
*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36548
source /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3025.969 ; gain = 2.023 ; free physical = 70642 ; free virtual = 170111
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3025.969 ; gain = 0.000 ; free physical = 70578 ; free virtual = 170048
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_inp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_k'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_q'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_v'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_2_1_outp_ln0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_37/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_33/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_vip_S02_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_vip_S03_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S03'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/bd_85ad_vip_S04_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S04'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_18/bd_85ad_vip_S05_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S05'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_24/bd_85ad_vip_S06_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S06'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_21/bd_85ad_vip_S07_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S07'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_27/bd_85ad_vip_S08_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S08'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_30/bd_85ad_vip_S09_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S09'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_36/bd_85ad_vip_S10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_39/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_interconnect2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_34/bd_85ad_interconnect10_10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_interconnect3_2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_interconnect4_3_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_interconnect5_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_19/bd_85ad_interconnect7_5_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_5/slice7_5'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_22/bd_85ad_interconnect6_6_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_6/slice6_6'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_25/bd_85ad_interconnect8_7_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_28/bd_85ad_interconnect9_8_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_31/bd_85ad_interconnect0_9_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_slice0_9_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_9/slice0_9'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 7091.785 ; gain = 128.980 ; free physical = 58756 ; free virtual = 159026
INFO: [Netlist 29-17] Analyzing 47051 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 17 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_7849_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_7849_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_7849_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_7849_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_7849_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_7849_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_7849_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_7849_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_7849_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_7849_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_7849_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_7849_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9608.383 ; gain = 0.000 ; free physical = 64467 ; free virtual = 165277
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.pblocks.xdc:203]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.pblocks.xdc:203]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9750.156 ; gain = 95.383 ; free physical = 64336 ; free virtual = 165170
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:228]
INFO: [Timing 38-35] Done setting XDC timing constraints. [ip_pcie4c_uscale_plus_x1y0.xdc:228]
set_switching_activity: Time (s): cpu = 00:13:31 ; elapsed = 00:03:40 . Memory (MB): peak = 16196.320 ; gain = 6440.164 ; free physical = 58002 ; free virtual = 159088
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 58591 ; free virtual = 159693
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 58551 ; free virtual = 159675
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 58492 ; free virtual = 159629
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 58477 ; free virtual = 159618
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 58446 ; free virtual = 159590
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 58440 ; free virtual = 159585
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 58401 ; free virtual = 159573
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 58304 ; free virtual = 159554
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 58274 ; free virtual = 159528
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 58200 ; free virtual = 159461
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 57722 ; free virtual = 158988
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 16196.320 ; gain = 0.000 ; free physical = 57606 ; free virtual = 158873
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/axi_data_sc'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_master*'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_middle*'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_slave*'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_master*'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_slave*'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:83]
get_pins: Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 23105.090 ; gain = 6908.770 ; free physical = 49261 ; free virtual = 150613
get_pins: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 23105.090 ; gain = 0.000 ; free physical = 49222 ; free virtual = 150581
get_pins: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 23361.090 ; gain = 256.000 ; free physical = 49204 ; free virtual = 150565
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 23361.090 ; gain = 0.000 ; free physical = 57463 ; free virtual = 158828
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:02:23 ; elapsed = 00:00:31 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 63274 ; free virtual = 164179
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
get_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 64363 ; free virtual = 164368
get_clocks: Time (s): cpu = 00:00:44 ; elapsed = 00:00:10 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 66804 ; free virtual = 164222
get_clocks: Time (s): cpu = 00:02:28 ; elapsed = 00:00:42 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 66387 ; free virtual = 164053
get_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 66172 ; free virtual = 163977
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 64356 ; free virtual = 162380
Restored from archive | CPU: 15.050000 secs | Memory: 240.638985 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 64322 ; free virtual = 162370
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y44'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCTRL_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y76'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y33'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y58'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
get_clocks: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 64919 ; free virtual = 163483
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice7_5/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice7_5/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice6_6/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice6_6/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_slice0_9_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/slice0_9/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_slice0_9_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/slice0_9/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
get_clocks: Time (s): cpu = 00:00:35 ; elapsed = 00:00:08 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 64751 ; free virtual = 163450
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, GND, EXT_LPF, and ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1/inst'
INFO: [Vivado 12-3520] Assignment of 'input_loader_1_U0, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1, ap_rst_reg_2_i_1, gmem3_m_axi_U, input_loader_q_1_U0, Linear_layer_qkv_17_1_U0, p_ZL5buf17_229_U/q0_reg, gmem2_m_axi_U, p_ZL5buf17_532_U/q0_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0, inp_q_U, p_ZL5buf17_431_U/q0_reg, p_ZL5buf17_330_U/q0_reg, ap_sync_reg_input_loader_q_1_U0_ap_ready_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, control_s_axi_U, gmem0_m_axi_U, block_wk_loader_U, ap_rst_reg_2_reg, inp_v_U, ap_sync_reg_input_loader_1_U0_ap_ready_reg, block_wv_loader_U, ap_rst_reg_1_reg, input_loader_kv_1_U0, ap_rst_n_inv_reg, GND, ap_sync_reg_weight_loader_r1_1_U0_ap_ready_reg, gmem5_m_axi_U, p_ZL5buf17_128_U/q0_reg, VCC, Linear_layer_qkv_18_1_U0, p_ZL5buf17_027_U/q0_reg, ap_sync_reg_input_loader_kv_1_U0_ap_ready_reg, p_ZL5buf17_633_U/q0_reg, p_ZL5buf17_734_U/q0_reg, Linear_layer_qkv_1_U0, gmem1_m_axi_U, inp_k_U, start_for_Linear_layer_qkv_17_1_U0_U, start_for_Linear_layer_qkv_18_1_U0_U, gmem4_m_axi_U, start_for_Linear_layer_qkv_1_U0_U, weight_loader_r1_1_U0, and block_wq_loader_U' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1/inst'
INFO: [Vivado 12-3520] Assignment of 'Layer_norm0_1_U0, VCC, Q_buffer_1_U0, K_writer_U0, Linear_layer_ds0_1_U0, K_V_U, Context_layer_1_U0, Attention_layer_1_U0, Res_layer0_1_U0, V_V_U, Softmax_layer_1_U0, GND, V_writer_U0, ap_rst_n_inv_reg, ap_rst_reg_1_reg, ap_rst_reg_2_i_1, ap_rst_reg_2_reg, ap_sync_reg_K_writer_U0_ap_ready_reg, ap_sync_reg_Q_buffer_1_U0_ap_ready_reg, ap_sync_reg_V_writer_U0_ap_ready_reg, ap_sync_reg_weight_ds0_loader_1_U0_ap_ready_reg, attn_outp_U, block_w_ds0_loader_U, control_s_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, inp_sfa_U, gmem0_m_axi_U, outp_ds0_U, outp_res0_U, outp_sfa_U, sfm_outp_U, start_for_Layer_norm0_1_U0_U, start_for_Linear_layer_ds0_1_U0_U, start_for_Res_layer0_1_U0_U, start_for_Softmax_layer_1_U0_U, and weight_ds0_loader_1_U0' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1/inst'
INFO: [Vivado 12-3520] Assignment of 'block_w_ds1_loader_0_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, ap_rst_reg_2_reg, block_w_ds1_loader_1_U, entry_proc28_U0, Linear_layer_ds1_1_U0, block_w_ds2_loader_1_U, ap_sync_reg_input_loader_ds1_res1_1_U0_ap_ready_reg, ap_rst_reg_1_reg, ap_rst_n_inv_reg, ap_rst_reg_2_i_1, block_w_ds2_loader_0_U, Gelu_layer_1_U0, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0, ap_sync_reg_weight_loader_r3_1_U0_ap_ready_reg, Linear_layer_ds2_1_U0, gmem1_m_axi_U, Layer_norm1_1_U0, VCC, GND, gmem0_m_axi_U, Res_layer1_1_U0, gmem2_m_axi_U, ap_sync_reg_entry_proc28_U0_ap_ready_reg, inp_ds1_U, control_s_axi_U, inp_res1_U, input_loader_ds1_res1_1_U0, outp_addr_c_U, outp_ds1_U, outp_ds2_U, outp_gelu_U, outp_ln1_U, outp_res1_U, output_writer_1_U0, start_for_Gelu_layer_1_U0_U, start_for_Layer_norm1_1_U0_U, start_for_Linear_layer_ds1_1_U0_U, start_for_Linear_layer_ds2_1_U0_U, start_for_Res_layer1_1_U0_U, start_for_output_writer_1_U0_U, and weight_loader_r3_1_U0' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 611 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 91 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.43 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 63621 ; free virtual = 162516
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3528 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 746 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 920 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 329 instances
  RAM16X1S => RAM32X1S (RAMS32): 46 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 46 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1046 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 145 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 63 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

141 Infos, 195 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:40:00 ; elapsed = 00:24:20 . Memory (MB): peak = 23361.105 ; gain = 20335.137 ; free physical = 63600 ; free virtual = 162517
source /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_clocks: Time (s): cpu = 00:05:05 ; elapsed = 00:01:17 . Memory (MB): peak = 23361.105 ; gain = 0.000 ; free physical = 60560 ; free virtual = 159563
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1' matched to 'pin' objects. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0' matched to 'pin' objects. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_kernel_00_unbuffered_net' already exists, overwriting the previous clock with the same name. [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1133280
   registers : 2266560
   brams     : 1776
   dsps      : 8304
get_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 23385.750 ; gain = 0.000 ; free physical = 60516 ; free virtual = 159541
required resources:
   luts      : 617908
   registers : 636802
   brams     : 455.5
   dsps      : 1662
report_accelerator_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 23385.750 ; gain = 0.000 ; free physical = 60373 ; free virtual = 159456
report_utilization: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 23385.750 ; gain = 0.000 ; free physical = 66278 ; free virtual = 165541
INFO: System Diagram: Run step: synthed

WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
create_generated_clock: Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 23385.750 ; gain = 0.000 ; free physical = 66223 ; free virtual = 165656
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 23417.770 ; gain = 32.020 ; free physical = 63406 ; free virtual = 162855

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 25b2c96f4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 23417.770 ; gain = 0.000 ; free physical = 60245 ; free virtual = 159703

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_19_1_U0/systolic_array_qkv_19_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_174[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_19_1_U0/systolic_array_qkv_19_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_174[3]_i_7__0, which resulted in an inversion of 123 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_20_1_U0/C_V_35_U/ap_return_0_preg[63]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_20_1_U0/C_V_35_U/SRL_SIG[0][63]_i_3__21, which resulted in an inversion of 126 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_20_1_U0/systolic_array_qkv_20_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_174[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_20_1_U0/systolic_array_qkv_20_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_174[3]_i_7, which resulted in an inversion of 1608 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/flow_control_loop_pipe_sequential_init_U/trunc_ln180_reg_2360[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_174[18]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/flow_control_loop_pipe_sequential_init_U/trunc_ln203_reg_2350[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_172[18]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wk_proc_U0/icmp_ln226_reg_399[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wk_proc_U0/flow_control_loop_pipe_U/mem_reg[67][0]_srl32_i_2, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wq_proc_U0/icmp_ln244_reg_399[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wq_proc_U0/flow_control_loop_pipe_U/indvar_flatten15_fu_104[26]_i_4__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wv_proc_U0/icmp_ln235_reg_399[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wv_proc_U0/flow_control_loop_pipe_U/mem_reg[67][0]_srl32_i_2__0, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_1_U0/mul_mul_24s_8s_32_4_1_U432/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__31 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_1_U0/SRL_SIG[0][63]_i_4, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_226_1_U0/mul_mul_24s_8s_32_4_1_U116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__16 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_226_1_U0/SRL_SIG_reg[15][0]_srl16_i_7, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_227_1_U0/mul_mul_24s_8s_32_4_1_U122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__15 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_227_1_U0/SRL_SIG_reg[14][0]_srl15_i_7, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_228_1_U0/mul_mul_24s_8s_32_4_1_U127/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__14 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_228_1_U0/SRL_SIG_reg[13][0]_srl14_i_7, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_229_1_U0/mul_mul_24s_8s_32_4_1_U132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__13 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_229_1_U0/SRL_SIG_reg[12][0]_srl13_i_7__0, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_230_1_U0/mul_mul_24s_8s_32_4_1_U137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__12 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_230_1_U0/SRL_SIG_reg[11][0]_srl12_i_7__1, which resulted in an inversion of 87 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_231_1_U0/mul_mul_24s_8s_32_4_1_U142/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__11 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_231_1_U0/SRL_SIG_reg[10][0]_srl11_i_7__1, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_232_1_U0/mul_mul_24s_8s_32_4_1_U147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__30 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_232_1_U0/SRL_SIG_reg[9][0]_srl10_i_7__3, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_233_1_U0/mul_mul_24s_8s_32_4_1_U152/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__46 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_233_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__4, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_234_1_U0/mul_mul_24s_8s_32_4_1_U157/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg_i_1__4 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_234_1_U0/mOutPtr[4]_i_3__515, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_235_1_U0/mul_mul_24s_8s_32_4_1_U162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg_i_1__3 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_235_1_U0/mOutPtr[4]_i_3__514, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_236_1_U0/mul_mul_24s_8s_32_4_1_U167/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__5 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_236_1_U0/SRL_SIG_reg[12][0]_srl13_i_7, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_237_1_U0/mul_mul_24s_8s_32_4_1_U172/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__168 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_237_1_U0/k_fu_78[7]_i_4__49, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_238_1_U0/mul_mul_24s_8s_32_4_1_U177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__4 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_238_1_U0/SRL_SIG_reg[10][0]_srl11_i_7, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_239_1_U0/mul_mul_24s_8s_32_4_1_U182/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__10 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_239_1_U0/SRL_SIG_reg[9][0]_srl10_i_7__2, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_240_1_U0/mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__29 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_240_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__2, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_241_1_U0/mul_mul_24s_8s_32_4_1_U192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__45 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_241_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__4, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_242_1_U0/mul_mul_24s_8s_32_4_1_U197/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg_i_1__2 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_242_1_U0/mOutPtr[4]_i_3__513, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_243_1_U0/mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg_i_1__1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_243_1_U0/mOutPtr[4]_i_3__512, which resulted in an inversion of 86 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_244_1_U0/mul_mul_24s_8s_32_4_1_U207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__169 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_244_1_U0/k_fu_78[7]_i_4__50, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_245_1_U0/mul_mul_24s_8s_32_4_1_U212/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__170 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_245_1_U0/k_fu_78[7]_i_4__51, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_246_1_U0/mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__3 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_246_1_U0/SRL_SIG_reg[9][0]_srl10_i_7__0, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_247_1_U0/mul_mul_24s_8s_32_4_1_U222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__9 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_247_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__0, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_248_1_U0/mul_mul_24s_8s_32_4_1_U227/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__28 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_248_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__2, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_249_1_U0/mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__44 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_249_1_U0/SRL_SIG_reg[6][0]_srl7_i_6__3, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_250_1_U0/mul_mul_24s_8s_32_4_1_U237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_250_1_U0/mOutPtr[4]_i_4__89, which resulted in an inversion of 81 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_251_1_U0/mul_mul_24s_8s_32_4_1_U242/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__2 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_251_1_U0/SRL_SIG_reg[11][0]_srl12_i_7, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_252_1_U0/mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__171 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_252_1_U0/k_fu_78[7]_i_4__52, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_253_1_U0/mul_mul_24s_8s_32_4_1_U252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_253_1_U0/SRL_SIG_reg[9][0]_srl10_i_7, which resulted in an inversion of 78 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_254_1_U0/mul_mul_24s_8s_32_4_1_U257/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__27 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_254_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__1, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_255_1_U0/mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__26 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_255_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__1, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_256_1_U0/mul_mul_24s_8s_32_4_1_U267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__25 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_256_1_U0/SRL_SIG_reg[6][0]_srl7_i_6__1, which resulted in an inversion of 81 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_257_1_U0/mul_mul_24s_8s_32_4_1_U272/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__43 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_257_1_U0/SRL_SIG_reg[5][0]_srl6_i_6__3, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_258_1_U0/mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__8 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_258_1_U0/SRL_SIG_reg[11][0]_srl12_i_7__0, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_259_1_U0/mul_mul_24s_8s_32_4_1_U282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__179 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_259_1_U0/mOutPtr[4]_i_3__511, which resulted in an inversion of 86 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_260_1_U0/mul_mul_24s_8s_32_4_1_U287/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__172 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_260_1_U0/k_fu_78[7]_i_4__47, which resulted in an inversion of 74 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_261_1_U0/mul_mul_24s_8s_32_4_1_U292/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_261_1_U0/SRL_SIG_reg[8][0]_srl9_i_6__93, which resulted in an inversion of 86 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_262_1_U0/mul_mul_24s_8s_32_4_1_U297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__24 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_262_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__0, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_263_1_U0/mul_mul_24s_8s_32_4_1_U302/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__23 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_263_1_U0/SRL_SIG_reg[6][0]_srl7_i_6__0, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_264_1_U0/mul_mul_24s_8s_32_4_1_U307/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__22 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_264_1_U0/SRL_SIG_reg[5][0]_srl6_i_6__1, which resulted in an inversion of 81 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_265_1_U0/mul_mul_24s_8s_32_4_1_U312/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__42 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_265_1_U0/SRL_SIG_reg[4][0]_srl5_i_6__2, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_266_1_U0/mul_mul_24s_8s_32_4_1_U317/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__7 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_266_1_U0/SRL_SIG_reg[10][0]_srl11_i_7__0, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_267_1_U0/mul_mul_24s_8s_32_4_1_U322/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__178 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_267_1_U0/mOutPtr[4]_i_3__510, which resulted in an inversion of 86 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_268_1_U0/mul_mul_24s_8s_32_4_1_U327/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__173 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_268_1_U0/k_fu_78[7]_i_4__48, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_269_1_U0/mul_mul_24s_8s_32_4_1_U332/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_269_1_U0/SRL_SIG_reg[7][0]_srl8_i_6, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_270_1_U0/mul_mul_24s_8s_32_4_1_U337/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__21 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_270_1_U0/SRL_SIG_reg[6][0]_srl7_i_6, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_271_1_U0/mul_mul_24s_8s_32_4_1_U342/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__20 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_271_1_U0/SRL_SIG_reg[5][0]_srl6_i_6__0, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_272_1_U0/mul_mul_24s_8s_32_4_1_U347/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__19 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_272_1_U0/SRL_SIG_reg[4][0]_srl5_i_6__0, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_273_1_U0/mul_mul_24s_8s_32_4_1_U352/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__41 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_273_1_U0/SRL_SIG_reg[3][0]_srl4_i_5__1, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_274_1_U0/mul_mul_24s_8s_32_4_1_U357/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__6 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_274_1_U0/SRL_SIG_reg[9][0]_srl10_i_7__1, which resulted in an inversion of 81 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_275_1_U0/mul_mul_24s_8s_32_4_1_U362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__177 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_275_1_U0/mOutPtr[4]_i_3__509, which resulted in an inversion of 80 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_276_1_U0/mul_mul_24s_8s_32_4_1_U367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__174 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_276_1_U0/k_fu_78[7]_i_4__53, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_277_1_U0/mul_mul_24s_8s_32_4_1_U372/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_277_1_U0/k_fu_78[7]_i_4__5, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_278_1_U0/mul_mul_24s_8s_32_4_1_U377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__18 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_278_1_U0/SRL_SIG_reg[5][0]_srl6_i_6, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_279_1_U0/mul_mul_24s_8s_32_4_1_U382/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__17 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_279_1_U0/SRL_SIG_reg[4][0]_srl5_i_6, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_280_1_U0/mul_mul_24s_8s_32_4_1_U387/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__40 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_280_1_U0/SRL_SIG_reg[3][0]_srl4_i_5__0, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_281_1_U0/mul_mul_24s_8s_32_4_1_U392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__39 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_281_1_U0/SRL_SIG_reg[2][0]_srl3_i_5__0, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_282_1_U0/mul_mul_24s_8s_32_4_1_U397/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__38 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_282_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__3, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_283_1_U0/mul_mul_24s_8s_32_4_1_U402/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__37 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_283_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__3, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_284_1_U0/mul_mul_24s_8s_32_4_1_U407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__36 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_284_1_U0/SRL_SIG_reg[6][0]_srl7_i_6__2, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_285_1_U0/mul_mul_24s_8s_32_4_1_U412/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__35 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_285_1_U0/SRL_SIG_reg[5][0]_srl6_i_6__2, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_286_1_U0/mul_mul_24s_8s_32_4_1_U417/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__34 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_286_1_U0/SRL_SIG_reg[4][0]_srl5_i_6__1, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_287_1_U0/mul_mul_24s_8s_32_4_1_U422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__33 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_287_1_U0/SRL_SIG_reg[3][0]_srl4_i_5, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_288_1_U0/mul_mul_24s_8s_32_4_1_U427/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__32 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_288_1_U0/SRL_SIG_reg[2][0]_srl3_i_5, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_174[0]_i_1__1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_174[3]_i_7__1, which resulted in an inversion of 1670 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/init_block_AB_proc17_U0/reg_valid0_i_1__1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/init_block_AB_proc17_U0/genblk1[1].ram_reg_mux_sel_37_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/l_bias_scale_j_proc18_U0/grp_l_bias_scale_j_proc18_Pipeline_l_bias_scale_j_fu_168/or_ln299_8_reg_4571[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/l_bias_scale_j_proc18_U0/grp_l_bias_scale_j_proc18_Pipeline_l_bias_scale_j_fu_168/i___184_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_162_1_U0/mul_mul_24s_8s_32_4_1_U1194/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__70 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_162_1_U0/SRL_SIG_reg[15][0]_srl16_i_7__0, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_163_1_U0/mul_mul_24s_8s_32_4_1_U1199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__69 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_163_1_U0/SRL_SIG_reg[14][0]_srl15_i_7__0, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_164_1_U0/mul_mul_24s_8s_32_4_1_U1204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__68 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_164_1_U0/SRL_SIG_reg[13][0]_srl14_i_7__0, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_165_1_U0/mul_mul_24s_8s_32_4_1_U1209/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__67 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_165_1_U0/SRL_SIG_reg[12][0]_srl13_i_7__2, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_166_1_U0/mul_mul_24s_8s_32_4_1_U1214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__66 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_166_1_U0/SRL_SIG_reg[11][0]_srl12_i_7__4, which resulted in an inversion of 87 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_167_1_U0/mul_mul_24s_8s_32_4_1_U1219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__65 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_167_1_U0/SRL_SIG_reg[10][0]_srl11_i_7__4, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_168_1_U0/mul_mul_24s_8s_32_4_1_U1224/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__84 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_168_1_U0/SRL_SIG_reg[9][0]_srl10_i_7__8, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_169_1_U0/mul_mul_24s_8s_32_4_1_U1229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__100 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_169_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__10, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_172_1_U0/mul_mul_24s_8s_32_4_1_U1244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__59 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_172_1_U0/SRL_SIG_reg[12][0]_srl13_i_7__1, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_174_1_U0/mul_mul_24s_8s_32_4_1_U1254/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__58 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_174_1_U0/SRL_SIG_reg[10][0]_srl11_i_7__2, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_175_1_U0/mul_mul_24s_8s_32_4_1_U1259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__64 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_175_1_U0/SRL_SIG_reg[9][0]_srl10_i_7__7, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_176_1_U0/mul_mul_24s_8s_32_4_1_U1264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__83 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_176_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__8, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_177_1_U0/mul_mul_24s_8s_32_4_1_U1269/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__99 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_177_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__10, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_180_1_U0/mul_mul_24s_8s_32_4_1_U1284/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__176 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_180_1_U0/SRL_SIG_reg[11][0]_srl12_i_7__8, which resulted in an inversion of 80 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_182_1_U0/mul_mul_24s_8s_32_4_1_U1294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__57 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_182_1_U0/SRL_SIG_reg[9][0]_srl10_i_7__5, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_183_1_U0/mul_mul_24s_8s_32_4_1_U1299/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__63 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_183_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__6, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_184_1_U0/mul_mul_24s_8s_32_4_1_U1304/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__82 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_184_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__8, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_185_1_U0/mul_mul_24s_8s_32_4_1_U1309/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__98 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_185_1_U0/SRL_SIG_reg[6][0]_srl7_i_6__8, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_187_1_U0/mul_mul_24s_8s_32_4_1_U1319/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__56 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_187_1_U0/SRL_SIG_reg[11][0]_srl12_i_7__2, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_189_1_U0/mul_mul_24s_8s_32_4_1_U1329/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__55 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_189_1_U0/SRL_SIG_reg[9][0]_srl10_i_7__4, which resulted in an inversion of 78 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_190_1_U0/mul_mul_24s_8s_32_4_1_U1334/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__81 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_190_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__7, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_191_1_U0/mul_mul_24s_8s_32_4_1_U1339/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__80 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_191_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__7, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_192_1_U0/mul_mul_24s_8s_32_4_1_U1344/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__79 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_192_1_U0/SRL_SIG_reg[6][0]_srl7_i_6__6, which resulted in an inversion of 81 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_193_1_U0/mul_mul_24s_8s_32_4_1_U1349/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__97 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/PE_int8_int16_r2_193_1_U0/SRL_SIG_reg[5][0]_srl6_i_6__8, which resulted in an inversion of 82 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 413 inverter(s) to 3855 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26d8e377f

Time (s): cpu = 00:05:01 ; elapsed = 00:03:11 . Memory (MB): peak = 23897.754 ; gain = 479.984 ; free physical = 52288 ; free virtual = 151909
INFO: [Opt 31-389] Phase Retarget created 3870 cells and removed 5877 cells
INFO: [Opt 31-1021] In phase Retarget, 9837 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 65 inverter(s) to 82 load pin(s).
Phase 2 Constant propagation | Checksum: 27944358d

Time (s): cpu = 00:05:41 ; elapsed = 00:03:52 . Memory (MB): peak = 23897.754 ; gain = 479.984 ; free physical = 52399 ; free virtual = 152030
INFO: [Opt 31-389] Phase Constant propagation created 8442 cells and removed 46441 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1800 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2a0dda77c

Time (s): cpu = 00:07:44 ; elapsed = 00:05:58 . Memory (MB): peak = 23897.754 ; gain = 479.984 ; free physical = 49081 ; free virtual = 149977
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 18902 cells
INFO: [Opt 31-1021] In phase Sweep, 1411546 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/ap_rst_n_inv
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/ap_rst_n_inv
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/ap_rst_n_inv
Phase 4 BUFG optimization | Checksum: 2c7d66218

Time (s): cpu = 00:08:52 ; elapsed = 00:06:40 . Memory (MB): peak = 23897.754 ; gain = 479.984 ; free physical = 48054 ; free virtual = 149457
INFO: [Opt 31-662] Phase BUFG optimization created 6 cells of which 3 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 244c71d27

Time (s): cpu = 00:09:05 ; elapsed = 00:06:53 . Memory (MB): peak = 23897.754 ; gain = 479.984 ; free physical = 48158 ; free virtual = 149766
INFO: [Opt 31-389] Phase Shift Register Optimization created 6 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 298b2cf38

Time (s): cpu = 00:09:26 ; elapsed = 00:07:15 . Memory (MB): peak = 23897.754 ; gain = 479.984 ; free physical = 48160 ; free virtual = 149744
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1842 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3870  |            5877  |                                           9837  |
|  Constant propagation         |            8442  |           46441  |                                           1800  |
|  Sweep                        |               0  |           18902  |                                        1411546  |
|  BUFG optimization            |               6  |               0  |                                             11  |
|  Shift Register Optimization  |               6  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1842  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 23897.754 ; gain = 0.000 ; free physical = 47915 ; free virtual = 149427
Ending Logic Optimization Task | Checksum: 2de4189aa

Time (s): cpu = 00:10:40 ; elapsed = 00:08:28 . Memory (MB): peak = 23897.754 ; gain = 479.984 ; free physical = 48037 ; free virtual = 149515

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 712 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 2de4189aa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 23897.766 ; gain = 0.012 ; free physical = 47884 ; free virtual = 149299

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2de4189aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 23897.766 ; gain = 0.000 ; free physical = 47919 ; free virtual = 149307

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.44 . Memory (MB): peak = 23897.766 ; gain = 0.000 ; free physical = 47923 ; free virtual = 149313
Ending Netlist Obfuscation Task | Checksum: 2de4189aa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 23897.766 ; gain = 0.000 ; free physical = 47904 ; free virtual = 149290
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 197 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:13:19 ; elapsed = 00:10:39 . Memory (MB): peak = 23897.766 ; gain = 512.016 ; free physical = 47912 ; free virtual = 149297
source /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 216 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.39 . Memory (MB): peak = 23929.773 ; gain = 0.000 ; free physical = 42137 ; free virtual = 143707
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16947108b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 23929.773 ; gain = 0.000 ; free physical = 42144 ; free virtual = 143714
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.39 . Memory (MB): peak = 23929.773 ; gain = 0.000 ; free physical = 42000 ; free virtual = 143636

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d990f3ac

Time (s): cpu = 00:10:34 ; elapsed = 00:09:02 . Memory (MB): peak = 23929.773 ; gain = 0.000 ; free physical = 48126 ; free virtual = 151010

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_01_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_00_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: hbm_aclk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: GTYE4_CHANNEL_TXOUTCLK[3]_7
Phase 1.3 Build Placer Netlist Model | Checksum: 1b5586bb1

Time (s): cpu = 00:24:47 ; elapsed = 00:15:52 . Memory (MB): peak = 24477.566 ; gain = 547.793 ; free physical = 51929 ; free virtual = 154836

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b5586bb1

Time (s): cpu = 00:24:55 ; elapsed = 00:16:00 . Memory (MB): peak = 24477.566 ; gain = 547.793 ; free physical = 51813 ; free virtual = 154746
Phase 1 Placer Initialization | Checksum: 1b5586bb1

Time (s): cpu = 00:26:39 ; elapsed = 00:17:27 . Memory (MB): peak = 24501.574 ; gain = 571.801 ; free physical = 51169 ; free virtual = 154529

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y2
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y1

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 176218708

Time (s): cpu = 00:44:54 ; elapsed = 00:25:43 . Memory (MB): peak = 24557.602 ; gain = 627.828 ; free physical = 58591 ; free virtual = 161783

Phase 2.1.1.2 PBP: Clock Region Placement
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: f9777a0f

Time (s): cpu = 00:47:35 ; elapsed = 00:28:29 . Memory (MB): peak = 24557.602 ; gain = 627.828 ; free physical = 60963 ; free virtual = 163830

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 10a42dbce

Time (s): cpu = 00:48:00 ; elapsed = 00:28:54 . Memory (MB): peak = 24557.602 ; gain = 627.828 ; free physical = 64006 ; free virtual = 166881

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 10a42dbce

Time (s): cpu = 00:48:33 ; elapsed = 00:29:06 . Memory (MB): peak = 24601.969 ; gain = 672.195 ; free physical = 62777 ; free virtual = 165651

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 15642a69f

Time (s): cpu = 00:48:54 ; elapsed = 00:29:28 . Memory (MB): peak = 24601.969 ; gain = 672.195 ; free physical = 62271 ; free virtual = 165193

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: d5f665f5

Time (s): cpu = 00:52:07 ; elapsed = 00:30:26 . Memory (MB): peak = 24601.969 ; gain = 672.195 ; free physical = 59919 ; free virtual = 162946

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: d5f665f5

Time (s): cpu = 00:52:46 ; elapsed = 00:31:06 . Memory (MB): peak = 24601.969 ; gain = 672.195 ; free physical = 59577 ; free virtual = 162604
Phase 2.1.1 Partition Driven Placement | Checksum: d5f665f5

Time (s): cpu = 00:52:48 ; elapsed = 00:31:08 . Memory (MB): peak = 24601.969 ; gain = 672.195 ; free physical = 59936 ; free virtual = 162963
Phase 2.1 Floorplanning | Checksum: d5f665f5

Time (s): cpu = 00:52:51 ; elapsed = 00:31:11 . Memory (MB): peak = 24601.969 ; gain = 672.195 ; free physical = 59936 ; free virtual = 162963

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0/interconnect_aresetn[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[4]. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 24633.980 ; gain = 0.000 ; free physical = 59357 ; free virtual = 162384
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.4 . Memory (MB): peak = 24633.980 ; gain = 0.000 ; free physical = 59352 ; free virtual = 162379

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            6  |              0  |                     6  |           0  |           1  |  00:00:50  |
|  Total                                |            6  |              0  |                     6  |           0  |           1  |  00:00:50  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 141ce171a

Time (s): cpu = 00:57:13 ; elapsed = 00:32:53 . Memory (MB): peak = 24633.980 ; gain = 704.207 ; free physical = 59118 ; free virtual = 162145

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: c584db77

Time (s): cpu = 00:57:27 ; elapsed = 00:33:01 . Memory (MB): peak = 24633.980 ; gain = 704.207 ; free physical = 59013 ; free virtual = 162040

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 8aa7bf12

Time (s): cpu = 00:57:34 ; elapsed = 00:33:09 . Memory (MB): peak = 24633.980 ; gain = 704.207 ; free physical = 58917 ; free virtual = 161944

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 524 LUTNM shape to break, 19264 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 285, two critical 239, total 524, new lutff created 14
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8967 nets or LUTs. Breaked 524 LUTs, combined 8443 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst.
INFO: [Physopt 32-942] Found 4 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 4 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 12 new cells, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 51 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 51 nets or cells. Created 110 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 2 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 12 new cells, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 53 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 51 nets or cells. Created 140 new cells, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 5 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 28 new cells, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 45 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 45 nets or cells. Created 84 new cells, deleted 16 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 4 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 23 new cells, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 17 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 16 new cells, deleted 10 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 4 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 24 new cells, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 20 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 22 new cells, deleted 13 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 25 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 26 new cells, deleted 20 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 4 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 22 new cells, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 12 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 13 new cells, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 8 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 38 new cells, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 50 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 45 nets or cells. Created 56 new cells, deleted 21 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 15 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 74 new cells, deleted 15 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 28 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 27 new cells, deleted 17 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 8 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 19 new cells, deleted 5 existing cells and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 24858.145 ; gain = 0.000 ; free physical = 40329 ; free virtual = 145403
INFO: [Physopt 32-1030] Pass 1. Identified 275 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 109 nets.  Re-placed 1098 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 109 nets or cells. Created 0 new cell, deleted 153 existing cells and moved 1098 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 24858.145 ; gain = 0.000 ; free physical = 34729 ; free virtual = 139955
INFO: [Physopt 32-76] Pass 1. Identified 25 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/dataflow_in_loop_l_pack_seq16_U0/block_gemm_proc15_wrapper_U0/block_gemm_proc15_U0/dataflow_in_loop_block_gemm13_U0/systolic_array_ds2_1_U0/systolic_array_ds2_1_Block_for_end142_proc_U0/ap_done_reg. Replicated 47 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3775/ce_r. Replicated 23 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3659/ce_r. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3733/ce_r. Replicated 27 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3104/ce_r. Replicated 27 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3145/ce_r. Replicated 21 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3779/ce_r. Replicated 22 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3772/ce_r. Replicated 22 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3773/ce_r. Replicated 22 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3147/ce_r. Replicated 20 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3776/ce_r. Replicated 20 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3778/ce_r. Replicated 18 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U965/ce_r. Replicated 15 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U970/ce_r. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3019/ce_r. Replicated 15 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U963/ce_r. Replicated 13 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/dmul_64ns_64ns_64_8_max_dsp_1_U1885/ce_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/dmul_64ns_64ns_64_8_max_dsp_1_U1897/ce_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_mean_var_j14_fu_334/fadd_32ns_32ns_32_5_no_dsp_1_U3050/ce_r. Replicated 9 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_mean_var_j14_fu_324/fadd_32ns_32ns_32_5_no_dsp_1_U3678/ce_r. Replicated 8 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U962/ce_r. Replicated 8 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/ce_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/sitodp_32ns_64_5_no_dsp_1_U994/ce_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/dmul_64ns_64ns_64_8_max_dsp_1_U1889/ce_r. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 24 nets. Created 29 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 29 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 24858.145 ; gain = 0.000 ; free physical = 42575 ; free virtual = 147804
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/ap_rst_n_inv. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 24858.145 ; gain = 0.000 ; free physical = 46476 ; free virtual = 151715
INFO: [Physopt 32-46] Identified 19 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 5 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/dataflow_in_loop_l_pack_seq16_U0/block_gemm_proc15_wrapper_U0/block_gemm_proc15_U0/dataflow_in_loop_block_gemm13_U0/systolic_array_ds2_1_U0/PE_int8_int16_r3_91_1_U0/mul_mul_24s_8s_32_4_1_U2363/Bert_layer_dataflow_region_3_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/dataflow_in_loop_l_pack_seq16_U0/block_gemm_proc15_wrapper_U0/block_gemm_proc15_U0/dataflow_in_loop_block_gemm13_U0/systolic_array_ds2_1_U0/PE_int8_int16_r3_64_1_U0/mul_mul_24s_8s_32_4_1_U2228/Bert_layer_dataflow_region_3_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_276_1_U0/mul_mul_24s_8s_32_4_1_U367/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/dataflow_in_loop_l_pack_seq16_U0/block_gemm_proc15_wrapper_U0/block_gemm_proc15_U0/dataflow_in_loop_block_gemm13_U0/systolic_array_ds2_1_U0/PE_int8_int16_r3_89_1_U0/mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_3_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/dataflow_in_loop_l_pack_seq16_U0/block_gemm_proc15_wrapper_U0/block_gemm_proc15_U0/dataflow_in_loop_block_gemm13_U0/systolic_array_ds2_1_U0/PE_int8_int16_r3_107_1_U0/mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_3_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-775] End 2 Pass. Optimized 5 nets or cells. Created 144 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 24858.145 ; gain = 0.000 ; free physical = 47277 ; free virtual = 152567
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 458 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 24858.145 ; gain = 0.000 ; free physical = 48291 ; free virtual = 153574
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 24858.145 ; gain = 0.000 ; free physical = 49969 ; free virtual = 155253

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          524  |           8443  |                  8967  |           0  |           1  |  00:00:25  |
|  Retime                                           |          762  |            164  |                   342  |           0  |           1  |  00:06:26  |
|  Equivalent Driver Rewiring                       |            0  |            153  |                   109  |           2  |           1  |  00:01:17  |
|  Very High Fanout                                 |           29  |              0  |                    24  |           0  |           1  |  00:00:58  |
|  Fanout                                           |           10  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          144  |              0  |                     5  |           8  |           1  |  00:00:06  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Shift Register                                   |          458  |              0  |                    30  |           0  |           1  |  00:00:06  |
|  BRAM Register                                    |            0  |              0  |                     0  |         198  |           1  |  00:00:02  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1927  |           8760  |                  9478  |         208  |          12  |  00:09:24  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 202122da0

Time (s): cpu = 02:09:04 ; elapsed = 01:13:42 . Memory (MB): peak = 24858.145 ; gain = 928.371 ; free physical = 32285 ; free virtual = 137741
Phase 2.5 Global Placement Core | Checksum: 14c524248

Time (s): cpu = 02:16:30 ; elapsed = 01:18:42 . Memory (MB): peak = 24858.145 ; gain = 928.371 ; free physical = 42007 ; free virtual = 147459
Phase 2 Global Placement | Checksum: 14c524248

Time (s): cpu = 02:16:33 ; elapsed = 01:18:45 . Memory (MB): peak = 24858.145 ; gain = 928.371 ; free physical = 42473 ; free virtual = 147925

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ca31ee27

Time (s): cpu = 02:19:31 ; elapsed = 01:20:06 . Memory (MB): peak = 24858.145 ; gain = 928.371 ; free physical = 42749 ; free virtual = 148214

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cceeb15e

Time (s): cpu = 02:25:16 ; elapsed = 01:23:04 . Memory (MB): peak = 24858.145 ; gain = 928.371 ; free physical = 38712 ; free virtual = 144182

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 21a945c20

Time (s): cpu = 02:41:34 ; elapsed = 01:32:52 . Memory (MB): peak = 24904.547 ; gain = 974.773 ; free physical = 33128 ; free virtual = 140006

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1e53de0f5

Time (s): cpu = 02:41:54 ; elapsed = 01:33:05 . Memory (MB): peak = 24904.547 ; gain = 974.773 ; free physical = 33230 ; free virtual = 140087

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 2425ec4a1

Time (s): cpu = 02:45:16 ; elapsed = 01:34:23 . Memory (MB): peak = 24912.551 ; gain = 982.777 ; free physical = 31725 ; free virtual = 138678
Phase 3.3.3 Slice Area Swap | Checksum: 200ee5cad

Time (s): cpu = 02:47:42 ; elapsed = 01:36:42 . Memory (MB): peak = 24912.551 ; gain = 982.777 ; free physical = 30924 ; free virtual = 137857
Phase 3.3 Small Shape DP | Checksum: 23fae46b5

Time (s): cpu = 02:52:23 ; elapsed = 01:38:20 . Memory (MB): peak = 24912.551 ; gain = 982.777 ; free physical = 30234 ; free virtual = 137232

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 23fae46b5

Time (s): cpu = 02:52:37 ; elapsed = 01:38:34 . Memory (MB): peak = 24912.551 ; gain = 982.777 ; free physical = 30100 ; free virtual = 137083

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1a8186a58

Time (s): cpu = 02:54:02 ; elapsed = 01:39:48 . Memory (MB): peak = 24944.562 ; gain = 1014.789 ; free physical = 29370 ; free virtual = 136477

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1a8186a58

Time (s): cpu = 03:00:08 ; elapsed = 01:45:58 . Memory (MB): peak = 24944.562 ; gain = 1014.789 ; free physical = 32572 ; free virtual = 140083

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1befcf55a

Time (s): cpu = 03:12:40 ; elapsed = 01:48:38 . Memory (MB): peak = 24976.578 ; gain = 1046.805 ; free physical = 33193 ; free virtual = 140773
Phase 3 Detail Placement | Checksum: 1befcf55a

Time (s): cpu = 03:12:50 ; elapsed = 01:48:48 . Memory (MB): peak = 24976.578 ; gain = 1046.805 ; free physical = 33137 ; free virtual = 140711

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2919a7795

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.366 | TNS=-1.306 |
Phase 1 Physical Synthesis Initialization | Checksum: 24fd168e5

Time (s): cpu = 00:02:03 ; elapsed = 00:00:27 . Memory (MB): peak = 25072.566 ; gain = 0.000 ; free physical = 40065 ; free virtual = 147563
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/dataflow_in_loop_l_pack_seq10_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_ds1_1_U0/C_V_145_U/systolic_array_ds1_1_Block_for_end142_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/dataflow_in_loop_l_pack_seq16_U0/block_gemm_proc15_wrapper_U0/block_gemm_proc15_U0/dataflow_in_loop_block_gemm13_U0/systolic_array_ds2_1_U0/systolic_array_ds2_1_Block_for_end142_proc_U0/systolic_array_ds2_1_Block_for_end142_proc_U0_ap_ready, inserted BUFG to drive 8192 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/grp_fu_193_ce, inserted BUFG to drive 7336 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/outp_gelu_U/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/dataflow_in_loop_l_pack_seq30_U0/block_gemm_proc29_wrapper_U0/block_gemm_proc29_U0/dataflow_in_loop_block_gemm27_U0/systolic_array_ds0_1_U0/systolic_array_ds0_1_Block_for_end132_proc_U0/systolic_array_ds0_1_Block_for_end132_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/outp_ln1_U/grp_Layer_norm1_1_Pipeline_l_j16_fu_380_grp_fu_438_p_ce, inserted BUFG to drive 4160 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/systolic_array_cont_1_Block_for_end132_proc_U0/systolic_array_cont_1_Block_for_end132_proc_U0_ap_ready, inserted BUFG to drive 4096 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/systolic_array_qkv_1_Block_for_end132_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Block_for_end132_proc_U0/systolic_array_attn_1_Block_for_end132_proc_U0_ap_ready, inserted BUFG to drive 4096 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_19_1_U0/systolic_array_qkv_19_1_Block_for_end132_proc_U0/systolic_array_qkv_19_1_Block_for_end132_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_20_1_U0/C_V_35_U/systolic_array_qkv_20_1_Block_for_end132_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/regslice_both_outp_ln0_V_data_V_U/grp_Layer_norm0_1_Pipeline_l_j16_fu_390_grp_fu_454_p_ce, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3777/ce_r, inserted BUFG to drive 3214 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3777/ce_r_reg_replica
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3144/ce_r, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3149/ce_r, inserted BUFG to drive 3142 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3149/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/l_bias_scale_j_proc18_U0/grp_l_bias_scale_j_proc18_Pipeline_l_bias_scale_j_fu_168/fmul_32ns_32ns_32_4_max_dsp_1_U2018/E[0], inserted BUFG to drive 3359 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3150/ce_r, inserted BUFG to drive 3124 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3150/ce_r_reg_replica
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3774/ce_r, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3143/ce_r, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/E[0], inserted BUFG to drive 3248 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1875/E[0], inserted BUFG to drive 3247 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3148/ce_r, inserted BUFG to drive 3064 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3148/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3146/ce_r, inserted BUFG to drive 3022 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3146/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/dataflow_in_loop_l_pack_seq16_U0/block_gemm_proc15_wrapper_U0/block_gemm_proc15_U0/dataflow_in_loop_block_gemm13_U0/l_bias_scale_j_proc12_U0/grp_l_bias_scale_j_proc12_Pipeline_l_bias_scale_j_fu_168/fmul_32ns_32ns_32_4_max_dsp_1_U3574/internal_empty_n_reg[0], inserted BUFG to drive 2798 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/dataflow_in_loop_l_pack_seq10_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/fmul_32ns_32ns_32_4_max_dsp_1_U1688/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2821/E[0], inserted BUFG to drive 2680 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U968/ce_r, inserted BUFG to drive 2225 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U968/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U972/ce_r, inserted BUFG to drive 2172 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U972/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U966/ce_r, inserted BUFG to drive 2165 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U966/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U971/ce_r, inserted BUFG to drive 2171 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U971/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U978/ce_r, inserted BUFG to drive 2163 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U978/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U964/ce_r, inserted BUFG to drive 2167 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U964/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U973/ce_r, inserted BUFG to drive 2167 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U973/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U974/ce_r, inserted BUFG to drive 2164 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U974/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U969/ce_r, inserted BUFG to drive 2156 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U969/ce_r_reg_replica
INFO: [Place 46-33] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U975/ce_r, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U976/ce_r, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/dataflow_in_loop_l_pack_seq30_U0/block_gemm_proc29_wrapper_U0/block_gemm_proc29_U0/dataflow_in_loop_block_gemm27_U0/l_bias_scale_j_proc26_U0/grp_l_bias_scale_j_proc26_Pipeline_l_bias_scale_j_fu_168/fmul_32ns_32ns_32_4_max_dsp_1_U2949/ap_block_pp0_stage0_subdone, inserted BUFG to drive 2304 loads.
INFO: [Place 46-33] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U977/ce_r, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/ddiv_64ns_64ns_64_31_no_dsp_1_U967/ce_r, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/input_loader_ds1_res1_1_U0/flow_control_loop_pipe_U/ap_block_pp0_stage0_subdone, inserted BUFG to drive 1538 loads.
INFO: [Place 46-33] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/sfm_outp_U/grp_fu_347_ce, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U49/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U24/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-33] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3659/ap_block_pp0_stage0_subdone, inserted BUFG to drive 1289 loads.
INFO: [Place 46-33] Processed net level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 49 candidate nets. Inserted BUFG: 29, Replicated BUFG Driver: 14, Skipped due to Placement/Routing Conflicts: 7, Skipped due to Timing Degradation: 13, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2868a93d0

Time (s): cpu = 00:07:36 ; elapsed = 00:04:57 . Memory (MB): peak = 25072.566 ; gain = 0.000 ; free physical = 40465 ; free virtual = 148547
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e36b3104

Time (s): cpu = 03:40:00 ; elapsed = 02:00:54 . Memory (MB): peak = 25072.566 ; gain = 1142.793 ; free physical = 40747 ; free virtual = 148884

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1e36b3104

Time (s): cpu = 03:40:14 ; elapsed = 02:01:09 . Memory (MB): peak = 25072.566 ; gain = 1142.793 ; free physical = 40718 ; free virtual = 148870

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.004. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1e1b9b131

Time (s): cpu = 03:48:04 ; elapsed = 02:09:15 . Memory (MB): peak = 25072.566 ; gain = 1142.793 ; free physical = 40539 ; free virtual = 147901

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.004. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 21b78b969

Time (s): cpu = 03:48:28 ; elapsed = 02:09:42 . Memory (MB): peak = 25072.566 ; gain = 1142.793 ; free physical = 40927 ; free virtual = 148288

Time (s): cpu = 03:48:28 ; elapsed = 02:09:42 . Memory (MB): peak = 25072.566 ; gain = 1142.793 ; free physical = 40939 ; free virtual = 148301
Phase 4.1 Post Commit Optimization | Checksum: 21b78b969

Time (s): cpu = 03:48:39 ; elapsed = 02:09:53 . Memory (MB): peak = 25072.566 ; gain = 1142.793 ; free physical = 40799 ; free virtual = 148161
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 25464.422 ; gain = 0.000 ; free physical = 38619 ; free virtual = 145983

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21dd13fce

Time (s): cpu = 03:53:56 ; elapsed = 02:12:56 . Memory (MB): peak = 25464.422 ; gain = 1534.648 ; free physical = 38780 ; free virtual = 146143

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              32x32|              16x16|              32x32|
|___________|___________________|___________________|___________________|
|      South|              16x16|              64x64|              32x32|
|___________|___________________|___________________|___________________|
|       East|              16x16|              16x16|              32x32|
|___________|___________________|___________________|___________________|
|       West|              16x16|                4x4|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21dd13fce

Time (s): cpu = 03:54:14 ; elapsed = 02:13:16 . Memory (MB): peak = 25464.422 ; gain = 1534.648 ; free physical = 38826 ; free virtual = 146190
Phase 4.3 Placer Reporting | Checksum: 21dd13fce

Time (s): cpu = 03:54:31 ; elapsed = 02:13:33 . Memory (MB): peak = 25464.422 ; gain = 1534.648 ; free physical = 38820 ; free virtual = 146183

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.43 . Memory (MB): peak = 25464.422 ; gain = 0.000 ; free physical = 38769 ; free virtual = 146133

Time (s): cpu = 03:54:32 ; elapsed = 02:13:34 . Memory (MB): peak = 25464.422 ; gain = 1534.648 ; free physical = 38767 ; free virtual = 146131
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19c705c77

Time (s): cpu = 03:54:50 ; elapsed = 02:13:53 . Memory (MB): peak = 25464.422 ; gain = 1534.648 ; free physical = 38755 ; free virtual = 146119
Ending Placer Task | Checksum: e32b8ac3

Time (s): cpu = 03:55:07 ; elapsed = 02:14:10 . Memory (MB): peak = 25464.422 ; gain = 1534.648 ; free physical = 38923 ; free virtual = 146289
INFO: [Common 17-83] Releasing license: Implementation
477 Infos, 204 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 04:13:22 ; elapsed = 02:19:56 . Memory (MB): peak = 25464.422 ; gain = 1566.656 ; free physical = 41658 ; free virtual = 149023
source /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 25464.422 ; gain = 0.000 ; free physical = 38376 ; free virtual = 145741
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:02:04 ; elapsed = 00:02:10 . Memory (MB): peak = 25464.422 ; gain = 0.000 ; free physical = 37358 ; free virtual = 144724
report_utilization: Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 25464.422 ; gain = 0.000 ; free physical = 36955 ; free virtual = 144321
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
481 Infos, 205 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:14:41 ; elapsed = 00:04:04 . Memory (MB): peak = 25464.422 ; gain = 0.000 ; free physical = 36938 ; free virtual = 144355
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 809d3ca8 ConstDB: 0 ShapeSum: 6035c7b6 RouteDB: 2588665
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 25464.430 ; gain = 0.000 ; free physical = 36370 ; free virtual = 143788
Post Restoration Checksum: NetGraph: c14f801 NumContArr: 8395f1ef Constraints: 2e77087a Timing: 0
Phase 1 Build RT Design | Checksum: be21f26a

Time (s): cpu = 00:18:38 ; elapsed = 00:08:25 . Memory (MB): peak = 25464.430 ; gain = 0.000 ; free physical = 37901 ; free virtual = 145320

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: be21f26a

Time (s): cpu = 00:19:42 ; elapsed = 00:09:30 . Memory (MB): peak = 25464.430 ; gain = 0.000 ; free physical = 35034 ; free virtual = 142454

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: be21f26a

Time (s): cpu = 00:20:44 ; elapsed = 00:10:33 . Memory (MB): peak = 25464.430 ; gain = 0.000 ; free physical = 34509 ; free virtual = 141928

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1fcd1141e

Time (s): cpu = 00:23:36 ; elapsed = 00:12:49 . Memory (MB): peak = 25464.430 ; gain = 0.000 ; free physical = 33987 ; free virtual = 141406

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2d022599d

Time (s): cpu = 00:34:54 ; elapsed = 00:17:30 . Memory (MB): peak = 25464.430 ; gain = 0.000 ; free physical = 32182 ; free virtual = 139602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=-0.162 | THS=-151.849|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2970f569d

Time (s): cpu = 01:03:48 ; elapsed = 00:26:48 . Memory (MB): peak = 25464.430 ; gain = 0.000 ; free physical = 29349 ; free virtual = 136769
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 23c56eb6f

Time (s): cpu = 01:05:33 ; elapsed = 00:28:05 . Memory (MB): peak = 25464.430 ; gain = 0.000 ; free physical = 29361 ; free virtual = 136782

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000172731 %
  Global Horizontal Routing Utilization  = 0.000326073 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1137981
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 980247
  Number of Partially Routed Nets     = 157734
  Number of Node Overlaps             = 7

Phase 2 Router Initialization | Checksum: 2e5f96826

Time (s): cpu = 01:07:35 ; elapsed = 00:29:29 . Memory (MB): peak = 25464.430 ; gain = 0.000 ; free physical = 28976 ; free virtual = 136397

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2e5f96826

Time (s): cpu = 01:08:35 ; elapsed = 00:30:31 . Memory (MB): peak = 25464.430 ; gain = 0.000 ; free physical = 29015 ; free virtual = 136436
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 31925baef

Time (s): cpu = 01:18:39 ; elapsed = 00:34:34 . Memory (MB): peak = 25592.410 ; gain = 127.980 ; free physical = 28055 ; free virtual = 135478

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      0.72|   32x32|      2.60|     4x4|      0.50|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      1.27|   64x64|      3.60|     8x8|      0.69|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.97|   64x64|      2.82|   16x16|      0.99|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      0.33|   16x16|      1.76|     4x4|      0.51|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X96Y615->INT_X103Y630 (CLEM_X96Y615->DSP_X103Y630)
	INT_X96Y624->INT_X103Y631 (CLEM_X96Y624->DSP_X103Y630)
	INT_X96Y616->INT_X103Y623 (CLEM_X96Y616->DSP_X103Y620)
	INT_X96Y623->INT_X103Y630 (CLEM_X96Y623->DSP_X103Y630)
	INT_X96Y615->INT_X103Y622 (CLEM_X96Y615->DSP_X103Y620)
SOUTH
	INT_X81Y552->INT_X104Y583 (URAM_URAM_FT_X80Y540->CLEL_R_X104Y583)
	INT_X83Y560->INT_X98Y575 (CLEM_X83Y560->URAM_URAM_FT_X98Y570)
	INT_X83Y563->INT_X98Y578 (CLEM_X83Y563->URAM_URAM_FT_X98Y570)
	INT_X83Y562->INT_X98Y577 (CLEM_X83Y562->URAM_URAM_FT_X98Y570)
	INT_X83Y561->INT_X98Y576 (CLEM_X83Y561->URAM_URAM_FT_X98Y570)
EAST
	INT_X105Y675->INT_X128Y690 (LAG_LAG_X104Y675->CLEL_R_X128Y690)
	INT_X112Y672->INT_X127Y687 (CLEM_X112Y672->CLEL_R_X127Y687)
	INT_X112Y671->INT_X127Y686 (CLEM_X112Y671->CLEL_R_X127Y686)
	INT_X112Y670->INT_X127Y685 (CLEM_X112Y670->CLEL_R_X127Y685)
	INT_X112Y669->INT_X127Y684 (CLEM_X112Y669->CLEL_R_X127Y684)
WEST
	INT_X8Y536->INT_X23Y543 (CMAC_X7Y480->CLEL_R_X23Y543)
	INT_X16Y536->INT_X23Y543 (CLEL_L_X16Y536->CLEL_R_X23Y543)
	INT_X16Y535->INT_X23Y542 (CLEL_L_X16Y535->CLEL_R_X23Y542)
	INT_X16Y537->INT_X23Y544 (CLEL_L_X16Y537->CLEL_R_X23Y544)
	INT_X9Y536->INT_X16Y543 (CLEM_X9Y536->CLEL_R_X16Y543)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X87Y592->INT_X102Y639 (CLEM_X87Y592->CLEL_R_X102Y639)
	INT_X112Y672->INT_X127Y687 (CLEM_X112Y672->CLEL_R_X127Y687)
	INT_X112Y656->INT_X127Y671 (CLEM_X112Y656->CLEL_R_X127Y671)
	INT_X96Y624->INT_X111Y639 (CLEM_X96Y624->DSP_X111Y635)
	INT_X96Y623->INT_X111Y638 (CLEM_X96Y623->DSP_X111Y635)
SOUTH
	INT_X77Y537->INT_X124Y600 (CLEM_X77Y537->CLEL_R_X124Y600)
	INT_X96Y560->INT_X127Y591 (CLEM_X96Y560->CLEL_R_X127Y591)
	INT_X96Y559->INT_X127Y590 (CLEM_X96Y559->CLEL_R_X127Y590)
	INT_X96Y558->INT_X127Y589 (CLEM_X96Y558->CLEL_R_X127Y589)
	INT_X96Y557->INT_X127Y588 (CLEM_X96Y557->CLEL_R_X127Y588)
EAST
	INT_X64Y571->INT_X95Y634 (CLEM_X64Y571->DSP_X95Y630)
	INT_X64Y592->INT_X95Y623 (CLEM_X64Y592->DSP_X95Y620)
	INT_X64Y591->INT_X95Y622 (CLEM_X64Y591->DSP_X95Y620)
	INT_X64Y590->INT_X95Y621 (CLEM_X64Y590->DSP_X95Y620)
	INT_X64Y589->INT_X95Y620 (CLEM_X64Y589->DSP_X95Y620)
WEST
	INT_X8Y528->INT_X23Y543 (CMAC_X7Y480->CLEL_R_X23Y543)
	INT_X8Y532->INT_X23Y547 (CMAC_X7Y480->CLEL_R_X23Y547)
	INT_X8Y531->INT_X23Y546 (CMAC_X7Y480->CLEL_R_X23Y546)
	INT_X8Y530->INT_X23Y545 (CMAC_X7Y480->CLEL_R_X23Y545)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X120Y672->INT_X127Y687 (CLEM_X120Y672->CLEL_R_X127Y687)
	INT_X120Y680->INT_X127Y687 (CLEM_X120Y680->CLEL_R_X127Y687)
	INT_X120Y679->INT_X127Y686 (CLEM_X120Y679->CLEL_R_X127Y686)
	INT_X120Y678->INT_X127Y685 (CLEM_X120Y678->CLEL_R_X127Y685)
	INT_X120Y677->INT_X127Y684 (CLEM_X120Y677->CLEL_R_X127Y684)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 218103
 Number of Nodes with overlaps = 20812
 Number of Nodes with overlaps = 1833
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.175 | TNS=-3.649 | WHS=-0.156 | THS=-51.618|

Phase 4.1 Global Iteration 0 | Checksum: 1ba4bbd92

Time (s): cpu = 02:31:44 ; elapsed = 01:08:25 . Memory (MB): peak = 25608.414 ; gain = 143.984 ; free physical = 28840 ; free virtual = 136267

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 367
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.112 | TNS=-0.721 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19a45dc97

Time (s): cpu = 02:48:36 ; elapsed = 01:19:20 . Memory (MB): peak = 25608.414 ; gain = 143.984 ; free physical = 29147 ; free virtual = 136575

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.011 | TNS=-0.011 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f2d93d8d

Time (s): cpu = 03:01:21 ; elapsed = 01:28:53 . Memory (MB): peak = 25608.414 ; gain = 143.984 ; free physical = 27024 ; free virtual = 134461

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 178c3c518

Time (s): cpu = 03:09:57 ; elapsed = 01:36:09 . Memory (MB): peak = 25608.414 ; gain = 143.984 ; free physical = 27611 ; free virtual = 135048
Phase 4 Rip-up And Reroute | Checksum: 178c3c518

Time (s): cpu = 03:11:00 ; elapsed = 01:37:14 . Memory (MB): peak = 25608.414 ; gain = 143.984 ; free physical = 26344 ; free virtual = 133781

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1136900e5

Time (s): cpu = 03:21:08 ; elapsed = 01:41:06 . Memory (MB): peak = 25608.414 ; gain = 143.984 ; free physical = 25594 ; free virtual = 133032
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=-0.007 | THS=-0.023 |

Phase 5.1 Delay CleanUp | Checksum: 1bf743da5

Time (s): cpu = 03:22:49 ; elapsed = 01:42:20 . Memory (MB): peak = 25608.414 ; gain = 143.984 ; free physical = 25840 ; free virtual = 133278

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bf743da5

Time (s): cpu = 03:23:51 ; elapsed = 01:43:24 . Memory (MB): peak = 25608.414 ; gain = 143.984 ; free physical = 24982 ; free virtual = 132419
Phase 5 Delay and Skew Optimization | Checksum: 1bf743da5

Time (s): cpu = 03:24:51 ; elapsed = 01:44:26 . Memory (MB): peak = 25608.414 ; gain = 143.984 ; free physical = 25617 ; free virtual = 133054

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17d6ec478

Time (s): cpu = 03:33:30 ; elapsed = 01:48:03 . Memory (MB): peak = 25608.414 ; gain = 143.984 ; free physical = 24421 ; free virtual = 131859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=-0.007 | THS=-0.023 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 19fb44cd1

Time (s): cpu = 03:38:12 ; elapsed = 01:50:44 . Memory (MB): peak = 26530.410 ; gain = 1065.980 ; free physical = 25505 ; free virtual = 132943
Phase 6.1 Hold Fix Iter | Checksum: 19fb44cd1

Time (s): cpu = 03:39:11 ; elapsed = 01:51:45 . Memory (MB): peak = 26530.410 ; gain = 1065.980 ; free physical = 24450 ; free virtual = 131888

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 22de57de8

Time (s): cpu = 03:48:42 ; elapsed = 01:55:31 . Memory (MB): peak = 26530.410 ; gain = 1065.980 ; free physical = 24432 ; free virtual = 131870
Phase 6 Post Hold Fix | Checksum: 1d11d48bd

Time (s): cpu = 03:57:48 ; elapsed = 01:59:00 . Memory (MB): peak = 26530.410 ; gain = 1065.980 ; free physical = 25078 ; free virtual = 132516

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1ac9020e2

Time (s): cpu = 04:08:38 ; elapsed = 02:03:01 . Memory (MB): peak = 27204.176 ; gain = 1739.746 ; free physical = 23804 ; free virtual = 131243

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.6596 %
  Global Horizontal Routing Utilization  = 18.7344 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f0789630

Time (s): cpu = 04:10:20 ; elapsed = 02:04:11 . Memory (MB): peak = 27204.176 ; gain = 1739.746 ; free physical = 25149 ; free virtual = 132588

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f0789630

Time (s): cpu = 04:11:24 ; elapsed = 02:05:17 . Memory (MB): peak = 27204.176 ; gain = 1739.746 ; free physical = 25045 ; free virtual = 132484

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f0789630

Time (s): cpu = 04:14:59 ; elapsed = 02:08:09 . Memory (MB): peak = 27236.188 ; gain = 1771.758 ; free physical = 23689 ; free virtual = 131128
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.04|     4x4|      0.64|     2x2|      0.04|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.35|     8x8|      2.45|     4x4|      0.23|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.07|     8x8|      0.77|     4x4|      0.28|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.12|     8x8|      1.11|     4x4|      0.27|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      0.81|   16x16|      2.17|     4x4|      0.78|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.79|     8x8|      1.73|     4x4|      0.89|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.20|     8x8|      1.04|     8x8|      0.77|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.31|     8x8|      1.61|     4x4|      0.58|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      1.40|   32x32|      5.63|     4x4|      0.76|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      2.69|   64x64|      6.62|     8x8|      0.96|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      2.65|   64x64|      6.67|   16x16|      1.91|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      0.55|   16x16|      2.56|     4x4|      0.68|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1f0789630

Time (s): cpu = 04:16:09 ; elapsed = 02:09:21 . Memory (MB): peak = 27236.188 ; gain = 1771.758 ; free physical = 23463 ; free virtual = 130902

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.016  | TNS=0.000  | WHS=0.006  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1f0789630

Time (s): cpu = 04:20:54 ; elapsed = 02:10:59 . Memory (MB): peak = 27236.188 ; gain = 1771.758 ; free physical = 24978 ; free virtual = 132418
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 04:27:22 ; elapsed = 02:15:27 . Memory (MB): peak = 27236.188 ; gain = 1771.758 ; free physical = 28066 ; free virtual = 135505

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
502 Infos, 206 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 04:40:32 ; elapsed = 02:20:08 . Memory (MB): peak = 27236.188 ; gain = 1771.766 ; free physical = 28066 ; free virtual = 135506
source /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 27236.188 ; gain = 0.000 ; free physical = 29398 ; free virtual = 136838
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:03:04 ; elapsed = 00:03:16 . Memory (MB): peak = 27236.188 ; gain = 0.000 ; free physical = 27761 ; free virtual = 135202
report_utilization: Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 27236.188 ; gain = 0.000 ; free physical = 26941 ; free virtual = 134382
get_cells: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 27236.188 ; gain = 0.000 ; free physical = 26879 ; free virtual = 134320
get_cells: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 27236.188 ; gain = 0.000 ; free physical = 27843 ; free virtual = 135283
get_cells: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 27236.188 ; gain = 0.000 ; free physical = 27860 ; free virtual = 135300
get_cells: Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 27236.188 ; gain = 0.000 ; free physical = 28764 ; free virtual = 136205
WARNING: Unable to find metadata file: /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/debug_ip_layout.rtd
Command: report_power
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date             : Sat Dec  9 06:32:55 2023
| Host             : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 44.693        |
|   FPGA Power (W)         | 41.791        |
|   HBM Power (W)          | 2.902         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 115.307 (MET) |
| Dynamic (W)              | 32.780        |
| Device Static (W)        | 11.913        |
| Effective TJA (C/W)      | 0.8           |
| Max Ambient (C)          | 66.5          |
| Junction Temperature (C) | 88.5          |
| Confidence Level         | Low           |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     5.397 |       70 |       --- |             --- |
| CLB Logic                |     6.870 |  1651724 |       --- |             --- |
|   LUT as Logic           |     4.747 |   617336 |   1303680 |           47.35 |
|   LUT as Distributed RAM |     0.650 |     9268 |    600960 |            1.54 |
|   Register               |     0.564 |   736549 |   2607360 |           28.25 |
|   CARRY8                 |     0.455 |    32357 |    162960 |           19.86 |
|   LUT as Shift Register  |     0.455 |    51716 |    600960 |            8.61 |
|   BUFG                   |    <0.001 |       32 |        96 |           33.33 |
|   Others                 |    <0.001 |    70224 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     9780 |   1303680 |            0.75 |
| Signals                  |     7.325 |  1352611 |       --- |             --- |
| Block RAM                |     1.976 |      651 |      2016 |           32.29 |
| URAM                     |     0.775 |      298 |       960 |           31.04 |
| HBM                      |     4.486 |        1 |         2 |           50.00 |
| MMCM                     |     0.003 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |     0.970 |     1666 |      9024 |           18.46 |
| I/O                      |     0.007 |       16 |       624 |            2.56 |
| GTY                      |     4.360 |       16 |        24 |           66.67 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |    11.913 |          |           |                 |
|   HBM Static             |     0.549 |          |           |                 |
|   Device Static          |    11.364 |          |           |                 |
| Total                    |    44.675 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)    |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Vccint     |       0.850 |    39.015 |      28.704 |     10.311 |       NA    |     150.000 | 110.985 (MET) |
| Vccint_io  |       0.850 |     2.666 |       1.700 |      0.965 |       NA    |       5.000 | 2.334 (MET)   |
| Vccbram    |       0.850 |     0.547 |       0.236 |      0.310 |       NA    |       3.000 | 2.453 (MET)   |
| Vccaux     |       1.800 |     0.797 |       0.083 |      0.714 |       NA    |       4.000 | 3.203 (MET)   |
| Vccaux_io  |       1.800 |     0.039 |       0.004 |      0.035 |       NA    |       3.000 | 2.961 (MET)   |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       2.000 | 2.000 (MET)   |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    |       0.025 | 0.001 (MET)   |
| VCC_IO_HBM |       1.200 |     1.298 |       1.109 |      0.189 |       NA    |       6.000 | 4.702 (MET)   |
| VCC_HBM    |       1.200 |     1.400 |       1.187 |      0.213 |       NA    |      12.000 | 10.600 (MET)  |
| VCCAUX_HBM |       2.500 |     0.050 |       0.023 |      0.027 |       NA    |       4.000 | 3.950 (MET)   |
| MGTYAVcc   |       0.900 |     0.711 |       0.616 |      0.095 |       NA    |       4.000 | 3.289 (MET)   |
| MGTYAVtt   |       1.200 |     2.564 |       2.536 |      0.028 |       NA    |       8.000 | 5.436 (MET)   |
| MGTYVccaux |       1.800 |     0.096 |       0.093 |      0.002 |       NA    |       0.500 | 0.404 (MET)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_QPLL0CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             4.1 |
| clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            20.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                        |             2.2 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                                                                                                                                                                                                                                                                                                    |            10.0 |
| io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                     | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                                 |            50.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   |           100.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                       |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     |          1000.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                            |           160.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                           |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       |             8.0 |
| pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   |             4.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| level0_wrapper                                       |    32.762 |
|   level0_i                                           |    32.759 |
|     blp                                              |     8.750 |
|       blp_i                                          |     8.750 |
|     ii_level0_pipe                                   |     0.075 |
|       inst                                           |     0.075 |
|     ulp                                              |    23.935 |
|       Bert_layer_dataflow_region_1_1                 |     2.253 |
|       Bert_layer_dataflow_region_2_1                 |     7.026 |
|       Bert_layer_dataflow_region_3_1                 |     7.432 |
|       SLR0                                           |     0.018 |
|       SLR1                                           |     0.013 |
|       SLR2                                           |     0.015 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_inp |     0.008 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_k   |     0.007 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_q   |     0.006 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_v   |     0.007 |
|       buffer_Bert_layer_dataflow_region_2_1_outp_ln0 |     0.022 |
|       hmss_0                                         |     7.040 |
|       ulp_cmp                                        |     0.002 |
|       ulp_ucs                                        |     0.084 |
+------------------------------------------------------+-----------+


502 Infos, 209 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:20:01 ; elapsed = 00:05:07 . Memory (MB): peak = 27260.281 ; gain = 24.094 ; free physical = 26652 ; free virtual = 134095
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:05:46 ; elapsed = 00:01:50 . Memory (MB): peak = 27276.293 ; gain = 16.012 ; free physical = 22319 ; free virtual = 133331
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:09:01 ; elapsed = 00:05:19 . Memory (MB): peak = 27276.293 ; gain = 16.012 ; free physical = 27115 ; free virtual = 135131
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:03:15 ; elapsed = 00:01:12 . Memory (MB): peak = 27276.293 ; gain = 0.000 ; free physical = 25406 ; free virtual = 133451
Starting optional post-route physical design optimization.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
512 Infos, 210 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 27276.293 ; gain = 0.000 ; free physical = 25275 ; free virtual = 133306
source /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_post_route_phys_opt_post.tcl
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:05:36 ; elapsed = 00:01:53 . Memory (MB): peak = 27276.293 ; gain = 0.000 ; free physical = 22718 ; free virtual = 134333
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:08:48 ; elapsed = 00:05:38 . Memory (MB): peak = 27276.293 ; gain = 0.000 ; free physical = 25673 ; free virtual = 134459
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_postroute_physopted.rpt -pb hw_bb_locked_timing_summary_postroute_physopted.pb -rpx hw_bb_locked_timing_summary_postroute_physopted.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:03:02 ; elapsed = 00:01:05 . Memory (MB): peak = 27276.293 ; gain = 0.000 ; free physical = 25533 ; free virtual = 134350
Finished optional post-route physical design optimization.
source /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'ulp_ucs/aclk_kernel_00':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_00
   original frequency : 245.0 MHz
kernel clock 'ulp_ucs/aclk_kernel_01':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_01
   original frequency : 500.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
INFO: Pin level0_i/ulp/ulp_ucs/aclk_kernel_01 has no clock
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
get_timing_paths: Time (s): cpu = 00:00:52 ; elapsed = 00:00:07 . Memory (MB): peak = 27276.293 ; gain = 0.000 ; free physical = 25518 ; free virtual = 134321
INFO: [OCL_UTIL] clock is 'clk_kernel_00_unbuffered_net' for pin 'level0_i/ulp/ulp_ucs/aclk_kernel_00'
get_timing_paths: Time (s): cpu = 00:00:54 ; elapsed = 00:00:07 . Memory (MB): peak = 27276.293 ; gain = 0.000 ; free physical = 25468 ; free virtual = 134271
get_timing_paths: Time (s): cpu = 00:00:55 ; elapsed = 00:00:07 . Memory (MB): peak = 27276.293 ; gain = 0.000 ; free physical = 25476 ; free virtual = 134279
Auto-frequency scaling completed
kernel clock 'ulp_ucs/aclk_kernel_01':
   original frequency : 500.0 MHz
   scaled frequency   : 500.0 MHz
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
kernel clock 'ulp_ucs/aclk_kernel_00':
   original frequency : 245.0 MHz
   scaled frequency   : 246.3 MHz
WARNING: The auto scaled frequency '246.3 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '245.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:52 ; elapsed = 00:01:02 . Memory (MB): peak = 27276.293 ; gain = 0.000 ; free physical = 25473 ; free virtual = 134277
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 461.0 MHz
WARNING: The auto scaled frequency '461.0 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '450.0' MHz.
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1875/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1875/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1877/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1877/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1878/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1878/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1879/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1879/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1880/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1880/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1881/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1881/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2808/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2808/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2809/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2809/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2810/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2810/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2811/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2811/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2812/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2812/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2813/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2813/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2814/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2814/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2815/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2815/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2816/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2816/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2817/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2817/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2818/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2818/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2819/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2819/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2820/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2820/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2821/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2821/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2822/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2822/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2823/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2823/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U18/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U18/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U19/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U19/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U20/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U20/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U21/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U21/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U22/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U22/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U23/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U23/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U24/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U24/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U42/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U42/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U43/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U43/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U44/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U44/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U45/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U45/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U46/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U46/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U47/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U47/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U48/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U48/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U49/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U49/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U3207/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3112/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3113/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3114/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3115/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3116/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3117/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3118/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3104/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3105/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3106/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3107/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3108/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3109/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3110/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3019/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3020/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3021/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3022/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3023/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3024/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3025/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3026/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1778/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1779/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1780/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1781/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1782/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1783/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1784/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1785/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U3834/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3740/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3741/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3742/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3743/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3744/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3745/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3746/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3747/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3733/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3734/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3735/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3736/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3737/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3738/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3739/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3659/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3660/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3661/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3662/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3663/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3664/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3665/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3666/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp overlaps with pblock_dynamic_region: 3.60%, pblock_dynamic_SLR0: 0.43%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr0 overlaps with pblock_dynamic_region: 1.29%, pblock_dynamic_SLR0: 1.29%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr2 overlaps with pblock_dynamic_region:10.97%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_blp: 0.27%, pblock_blp_slr0: 0.27%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with pblock_blp_slr2: 0.64%, pblock_blp: 0.73%, pblock_blp_slr0: 0.09%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[9], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[11], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[13]... and (the first 15 of 1014 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr0's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[9], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[11], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[13]... and (the first 15 of 870 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr2's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_1, level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_2, and level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state_reg[s_ready_i]
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A4)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A2)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A5)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A3)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 344 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Div_d1, level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Div_d1, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i... and (the first 15 of 251 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1875/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1875/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1875/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1877/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1877/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1877/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1878/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1878/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1878/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1879/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1879/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1879/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1880/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1880/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1880/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1881/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1881/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1881/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2808/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2808/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2808/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2809/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U923/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U924/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_17_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1866/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1867/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1868/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1869/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1870/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1871/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1873/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1874/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1875/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1877/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1878/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1879/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1880/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_18_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U1881/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2808/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2809/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2810/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2811/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2812/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2813/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2814/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2815/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2816/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2817/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2818/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2819/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2820/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2821/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2822/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_178/fmul_32ns_32ns_32_4_max_dsp_1_U2823/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U18/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U19/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U20/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U21/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U22/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U23/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U24/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U42/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U43/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U44/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U45/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U46/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U47/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U48/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U49/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U956/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U956/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U957/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U957/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U958/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U958/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U959/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U959/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U960/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U960/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U961/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U961/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U962/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U962/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/l_bias_scale_j_proc18_U0/grp_l_bias_scale_j_proc18_Pipeline_l_bias_scale_j_fu_168/fmul_32ns_32ns_32_4_max_dsp_1_U2007/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/l_bias_scale_j_proc18_U0/grp_l_bias_scale_j_proc18_Pipeline_l_bias_scale_j_fu_168/fmul_32ns_32ns_32_4_max_dsp_1_U2008/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/l_bias_scale_j_proc18_U0/grp_l_bias_scale_j_proc18_Pipeline_l_bias_scale_j_fu_168/fmul_32ns_32ns_32_4_max_dsp_1_U2009/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/l_bias_scale_j_proc18_U0/grp_l_bias_scale_j_proc18_Pipeline_l_bias_scale_j_fu_168/fmul_32ns_32ns_32_4_max_dsp_1_U2010/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-156' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2845 Warnings, 1296 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 625386304 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
733 Infos, 632 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:52:29 ; elapsed = 00:22:37 . Memory (MB): peak = 29772.480 ; gain = 2496.188 ; free physical = 22683 ; free virtual = 131567
source /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 07:10:44 2023...
