# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do COR_ASP_TopLevel_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:43 on May 28,2024
# vcom -reportprogress 300 -93 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 20:23:43 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:43 on May 28,2024
# vcom -reportprogress 300 -93 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 20:23:44 on May 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:01 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# ** Error: (vcom-11) Could not find work.tdmamin.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(29): (vcom-1195) Cannot find expanded name "work.TdmaMin".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(29): Unknown expanded name.
# -- Loading entity CORASP
# ** Error: (vcom-11) Could not find work.testcor.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(49): (vcom-1195) Cannot find expanded name "work.testCor".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(49): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.pd_asp.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(57): (vcom-1195) Cannot find expanded name "work.PD_ASP".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(57): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(63): VHDL Compiler exiting
# End time: 20:24:01 on May 28,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:06 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 20:24:06 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:09 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity PD_ASP
# -- Compiling architecture PD_RTL of PD_ASP
# End time: 20:24:09 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:11 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 20:24:11 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:13 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# ** Error: (vcom-11) Could not find work.tdmamin.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(29): (vcom-1195) Cannot find expanded name "work.TdmaMin".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(29): Unknown expanded name.
# -- Loading entity CORASP
# -- Loading entity testCor
# -- Loading entity PD_ASP
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(63): VHDL Compiler exiting
# End time: 20:24:13 on May 28,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:19 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# ** Error: (vcom-11) Could not find work.tdmaminslots.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(29): (vcom-1195) Cannot find expanded name "work.TdmaMinSlots".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(29): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tdmaminfabric.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(38): (vcom-1195) Cannot find expanded name "work.TdmaMinFabric".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(38): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tdmamininterface.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(50): (vcom-1195) Cannot find expanded name "work.TdmaMinInterface".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(50): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(66): VHDL Compiler exiting
# End time: 20:24:19 on May 28,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:19 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# ** Error: (vcom-11) Could not find work.tdmaminstage.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd(34): (vcom-1195) Cannot find expanded name "work.TdmaMinStage".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd(34): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd(45): VHDL Compiler exiting
# End time: 20:24:19 on May 28,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:19 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 20:24:19 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:19 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 20:24:19 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:19 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# ** Error: (vcom-11) Could not find work.tdmaminswitch.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd(23): (vcom-1195) Cannot find expanded name "work.TdmaMinSwitch".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd(23): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd(33): VHDL Compiler exiting
# End time: 20:24:19 on May 28,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:19 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 20:24:19 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:19 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 20:24:20 on May 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:21 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 20:24:22 on May 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:23 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 20:24:23 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:24 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# -- Loading entity TdmaMinSwitch
# End time: 20:24:24 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:26 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 20:24:26 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:28 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 20:24:28 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:29 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# -- Loading entity TdmaMinStage
# End time: 20:24:29 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:32 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# -- Loading entity TdmaMinFabric
# -- Loading entity TdmaMinInterface
# End time: 20:24:32 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:40 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# ** Error: (vcom-13) Recompile work.corasp because work.tdmamintypes has changed.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(39): (vcom-1195) Cannot find expanded name "work.CORASP".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(39): Unknown expanded name.
# ** Error: (vcom-13) Recompile work.testcor because work.tdmamintypes has changed.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(49): (vcom-1195) Cannot find expanded name "work.testCor".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(49): Unknown expanded name.
# ** Error: (vcom-13) Recompile work.pd_asp because work.tdmamintypes has changed.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(57): (vcom-1195) Cannot find expanded name "work.PD_ASP".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(57): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(63): VHDL Compiler exiting
# End time: 20:24:40 on May 28,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 20:24:54 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity PD_ASP
# -- Compiling architecture PD_RTL of PD_ASP
# End time: 20:24:55 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 20:24:56 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:58 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# -- Loading entity PD_ASP
# End time: 20:24:58 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:59 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 20:24:59 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cor_asp_toplevel_tb
# vsim work.cor_asp_toplevel_tb 
# Start time: 20:25:11 on May 28,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
# Loading work.pd_asp(pd_rtl)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/flag \
sim:/cor_asp_toplevel_tb/uut/pd_flag
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/test_cor/send
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/test_cor/recv
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/recv \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/send \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/counter \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/enable \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/switch \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/corre_curr \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/corre_prev
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/send \
sim:/cor_asp_toplevel_tb/uut/cor_asp/recv \
sim:/cor_asp_toplevel_tb/uut/cor_asp/avgVal \
sim:/cor_asp_toplevel_tb/uut/cor_asp/calc \
sim:/cor_asp_toplevel_tb/uut/cor_asp/sendCorr \
sim:/cor_asp_toplevel_tb/uut/cor_asp/correlation \
sim:/cor_asp_toplevel_tb/uut/cor_asp/addr_0 \
sim:/cor_asp_toplevel_tb/uut/cor_asp/addr_1 \
sim:/cor_asp_toplevel_tb/uut/cor_asp/flag \
sim:/cor_asp_toplevel_tb/uut/cor_asp/avgBuffer
run 10ms
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/enable
restart -f
run 10ms
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:50 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 20:32:50 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:51 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity PD_ASP
# -- Compiling architecture PD_RTL of PD_ASP
# End time: 20:32:51 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:52 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 20:32:52 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:54 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# -- Loading entity PD_ASP
# End time: 20:32:54 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:55 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 20:32:55 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
# Loading work.pd_asp(pd_rtl)
run 10ms
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:14 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(86): (vcom-1136) Unknown identifier "user".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(86): near "wants": (vcom-1576) expecting GENERATE or THEN or USE.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(98): VHDL Compiler exiting
# End time: 20:58:14 on May 28,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:29 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 20:58:29 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.cor_asp_toplevel_tb(tb)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/avgVal
run 10ms
vsim work.testcor
# End time: 21:04:14 on May 28,2024, Elapsed time: 0:39:03
# Errors: 5, Warnings: 1
# vsim work.testcor 
# Start time: 21:04:14 on May 28,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.testcor(rtl)
vsim work.cor_asp_toplevel_tb
# End time: 21:05:50 on May 28,2024, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim work.cor_asp_toplevel_tb 
# Start time: 21:05:50 on May 28,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
# Loading work.pd_asp(pd_rtl)
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:03 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 21:06:03 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:07 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 21:06:07 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cor_asp_toplevel_tb
# End time: 21:06:13 on May 28,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim work.cor_asp_toplevel_tb 
# Start time: 21:06:13 on May 28,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
# Loading work.pd_asp(pd_rtl)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/flag \
sim:/cor_asp_toplevel_tb/pd_flag
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/send \
sim:/cor_asp_toplevel_tb/uut/cor_asp/recv
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/correlation
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/avgBuffer
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/enable
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/test_cor/avgVal
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/recv \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/send \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/counter \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/enable \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/switch \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/corre_curr \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/corre_prev
run 10ms
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:51 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 21:11:51 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:55 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 21:11:55 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.testcor(rtl)
run 10ms
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:18 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 21:17:18 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.testcor(rtl)
run 10ms
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/test_cor/send
restart -f
run 10ms
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/tdma_min/push(1)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/tdma_min/push(2)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/tdma_min/push(3)
restart -f
run 10ms
restart -f
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 21:34:51 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.testcor(rtl)
run 10ms
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd(60): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd(86): VHDL Compiler exiting
# End time: 21:54:56 on May 28,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:56 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd(77): Enumeration literal '0' is not of type std.STANDARD.INTEGER.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd(89): VHDL Compiler exiting
# End time: 22:01:56 on May 28,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:07 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd(77): Enumeration literal '0' is not of type std.STANDARD.INTEGER.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd(89): VHDL Compiler exiting
# End time: 22:02:07 on May 28,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:14 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 22:03:14 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:19 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 22:03:19 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.testcor(rtl)
run 10ms
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:56 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 22:05:56 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.testcor(rtl)
run 10ms
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:13 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 22:09:13 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.testcor(rtl)
run 10ms
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:11 on May 28,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 22:29:11 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.testcor(rtl)
run 10ms
# End time: 23:50:22 on May 28,2024, Elapsed time: 2:44:09
# Errors: 9, Warnings: 0
