
*** Running vivado
    with args -log u96_v2_4tima_ropuf2_PWM_w_Int_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96_v2_4tima_ropuf2_PWM_w_Int_1_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96_v2_4tima_ropuf2_PWM_w_Int_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniele/Repo/Hw-designs/IPs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniele/Repo/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP u96_v2_4tima_ropuf2_PWM_w_Int_1_0, cache-ID = 74eecf66e5dad1bd.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 17:49:25 2024...
