
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+125 (git sha1 d5053033e, g++ 11.5.0 -fPIC -O3)

yosys> # Read liberty file

yosys> read_liberty -lib /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

1. Executing Liberty frontend: /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

yosys> 

yosys> # Read Verilog RTL

yosys> read_verilog /home/arumukamganesmoorthe/ME/digital_design/eight_bit_CLA/rtl/eight_bit_CLA.v

2. Executing Verilog-2005 frontend: /home/arumukamganesmoorthe/ME/digital_design/eight_bit_CLA/rtl/eight_bit_CLA.v
Parsing Verilog input from `/home/arumukamganesmoorthe/ME/digital_design/eight_bit_CLA/rtl/eight_bit_CLA.v' to AST representation.
Generating RTLIL representation for module `\eb_adder_top'.
Generating RTLIL representation for module `\eb_adder'.
Generating RTLIL representation for module `\CLA4bit'.
Successfully finished Verilog frontend.

yosys> 

yosys> # Hierarchy check

yosys> hierarchy -check -top eb_adder_top

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \eb_adder_top
Used module:     \eb_adder
Used module:         \CLA4bit

3.2. Analyzing design hierarchy..
Top module:  \eb_adder_top
Used module:     \eb_adder
Used module:         \CLA4bit
Removed 0 unused modules.
Mapping positional arguments of cell eb_adder.C2 (CLA4bit).
Mapping positional arguments of cell eb_adder.C1 (CLA4bit).

yosys> 

yosys> # Generic synthesis

yosys> synth -top eb_adder_top

4. Executing SYNTH pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \eb_adder_top
Used module:     \eb_adder
Used module:         \CLA4bit

4.1.2. Analyzing design hierarchy..
Top module:  \eb_adder_top
Used module:     \eb_adder
Used module:         \CLA4bit
Removed 0 unused modules.

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.2.4. Executing PROC_INIT pass (extract init attributes).

4.2.5. Executing PROC_ARST pass (detect async resets in processes).

4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.5. Executing CHECK pass (checking for obvious problems).
Checking module CLA4bit...
Checking module eb_adder...
Checking module eb_adder_top...
Found and reported 0 problems.

4.6. Executing OPT pass (performing simple optimizations).

4.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
<suppressed ~72 debug messages>
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 24 cells.

4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CLA4bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eb_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eb_adder_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CLA4bit.
  Optimizing cells in module \eb_adder.
  Optimizing cells in module \eb_adder_top.
Performed a total of 0 changes.

4.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 0 cells.

4.6.6. Executing OPT_DFF pass (perform DFF optimizations).

4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

4.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.6.9. Rerunning OPT passes. (Maybe there is more to do..)

4.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CLA4bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eb_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eb_adder_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CLA4bit.
  Optimizing cells in module \eb_adder.
  Optimizing cells in module \eb_adder_top.
Performed a total of 0 changes.

4.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 0 cells.

4.6.13. Executing OPT_DFF pass (perform DFF optimizations).

4.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..

4.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.6.16. Finished fast OPT passes. (There is nothing left to do.)

4.7. Executing FSM pass (extract and optimize FSM).

4.7.1. Executing FSM_DETECT pass (finding FSMs in design).

4.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..

4.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.8. Executing OPT pass (performing simple optimizations).

4.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 0 cells.

4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CLA4bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eb_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eb_adder_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CLA4bit.
  Optimizing cells in module \eb_adder.
  Optimizing cells in module \eb_adder_top.
Performed a total of 0 changes.

4.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 0 cells.

4.8.6. Executing OPT_DFF pass (perform DFF optimizations).

4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..

4.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.8.9. Finished fast OPT passes. (There is nothing left to do.)

4.9. Executing WREDUCE pass (reducing word size of cells).

4.10. Executing PEEPOPT pass (run peephole optimizers).

4.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..

4.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module CLA4bit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module eb_adder:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module eb_adder_top:
  created 0 $alu and 0 $macc cells.

4.13. Executing SHARE pass (SAT-based resource sharing).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CLA4bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eb_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eb_adder_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CLA4bit.
  Optimizing cells in module \eb_adder.
  Optimizing cells in module \eb_adder_top.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.14.9. Finished fast OPT passes. (There is nothing left to do.)

4.15. Executing MEMORY pass.

4.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..

4.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..

4.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..

4.17. Executing OPT pass (performing simple optimizations).

4.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 0 cells.

4.17.3. Executing OPT_DFF pass (perform DFF optimizations).

4.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..

4.17.5. Finished fast OPT passes.

4.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 0 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CLA4bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eb_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eb_adder_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CLA4bit.
  Optimizing cells in module \eb_adder.
  Optimizing cells in module \eb_adder_top.
Performed a total of 0 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 0 cells.

4.19.6. Executing OPT_SHARE pass.

4.19.7. Executing OPT_DFF pass (perform DFF optimizations).

4.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..

4.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.19.10. Finished fast OPT passes. (There is nothing left to do.)

4.20. Executing TECHMAP pass (map to technology primitives).

4.20.1. Executing Verilog-2005 frontend: /home/arumukamganesmoorthe/yosys/share/techmap.v
Parsing Verilog input from `/home/arumukamganesmoorthe/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~95 debug messages>

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
<suppressed ~12 debug messages>
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 4 cells.

4.21.3. Executing OPT_DFF pass (perform DFF optimizations).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.21.5. Finished fast OPT passes.

4.22. Executing ABC pass (technology mapping using ABC).

4.22.1. Extracting gate netlist of module `\CLA4bit' to `<abc-temp-dir>/input.blif'..

4.22.1.1. Executed ABC.
Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 5 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Sep 17 2025 23:50:06)
ABC: abc 01> set abcout /dev/stdout
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-ExmtdE/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 
ABC: abc 04> echo "ABC_DONE"

4.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        5
Removing temp directory.

4.22.2. Extracting gate netlist of module `\eb_adder' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

4.22.2.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

4.22.3. Extracting gate netlist of module `\eb_adder_top' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

4.22.3.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.
Removing global temp directory.

4.23. Executing OPT pass (performing simple optimizations).

4.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CLA4bit.
Optimizing module eb_adder.
Optimizing module eb_adder_top.

4.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CLA4bit'.
Finding identical cells in module `\eb_adder'.
Finding identical cells in module `\eb_adder_top'.
Removed a total of 0 cells.

4.23.3. Executing OPT_DFF pass (perform DFF optimizations).

4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

4.23.5. Finished fast OPT passes.

4.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `eb_adder_top'. Setting top module to eb_adder_top.

4.24.1. Analyzing design hierarchy..
Top module:  \eb_adder_top
Used module:     \eb_adder
Used module:         \CLA4bit

4.24.2. Analyzing design hierarchy..
Top module:  \eb_adder_top
Used module:     \eb_adder
Used module:         \CLA4bit
Removed 0 unused modules.

4.25. Printing statistics.

=== CLA4bit ===

        +----------Local Count, excluding submodules.
        | 
       23 wires
       35 wire bits
        8 public wires
       20 public wire bits
        7 ports
       16 port bits
       20 cells
        6   $_ANDNOT_
        1   $_AND_
        3   $_NAND_
        1   $_NOR_
        1   $_OR_
        5   $_XNOR_
        3   $_XOR_

=== eb_adder ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
       29 wire bits
        8 public wires
       29 public wire bits
        7 ports
       28 port bits
        2 submodules
        2   CLA4bit

=== eb_adder_top ===

        +----------Local Count, excluding submodules.
        | 
        7 wires
       28 wire bits
        7 public wires
       28 public wire bits
        7 ports
       28 port bits
        1 submodules
        1   eb_adder

=== design hierarchy ===

        +----------Count including submodules.
        | 
       40 eb_adder_top
       20   CLA4bit

        +----------Count including submodules.
        | 
       61 wires
      127 wire bits
       31 public wires
       97 public wire bits
       28 ports
       88 port bits
        - memories
        - memory bits
        - processes
       40 cells
       12   $_ANDNOT_
        2   $_AND_
        6   $_NAND_
        2   $_NOR_
        2   $_OR_
       10   $_XNOR_
        6   $_XOR_
        1 submodules
        1   eb_adder

4.26. Executing CHECK pass (checking for obvious problems).
Checking module CLA4bit...
Checking module eb_adder...
Checking module eb_adder_top...
Found and reported 0 problems.

yosys> 

yosys> # Technology mapping to Sky130 cells

yosys> dfflibmap -liberty /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

5. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__edfxtp_1 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFFE_PP_.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    \sky130_fd_sc_hd__edfxtp_1 _DFFE_PP_ (.CLK( C), .D( D), .DE( E), .Q( Q));
    \sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

5.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~24 debug messages>
Mapping DFF cells in module `\CLA4bit':
Mapping DFF cells in module `\eb_adder':
Mapping DFF cells in module `\eb_adder_top':

yosys> abc -liberty /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\CLA4bit' to `<abc-temp-dir>/input.blif'..

6.1.1. Executed ABC.
Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 5 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Sep 17 2025 23:50:06)
ABC: abc 01> set abcout /dev/stdout
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.28 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-stat+ strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 
ABC: e cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.38 sec
ABC: Memory =   19.85 MB. Time =     0.38 sec
ABC: Warning: Detected 9 multi-output cells (for example, "sky130_fd_sc_hd__fa_1").
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: abc 07> echo "ABC_DONE"

6.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__maj3_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        8
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        5
Removing temp directory.

6.2. Extracting gate netlist of module `\eb_adder' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

6.2.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

6.3. Extracting gate netlist of module `\eb_adder_top' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

6.3.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.
Removing global temp directory.

yosys> 

yosys> # Cleanup

yosys> opt_clean

7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CLA4bit..
Finding unused cells or wires in module \eb_adder..
Finding unused cells or wires in module \eb_adder_top..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

yosys> clean

yosys> 

yosys> # Write outputs

yosys> write_verilog -noattr -noexpr /home/arumukamganesmoorthe/ME/digital_design/eight_bit_CLA/synth/eight_bit_CLA_netlist.v

8. Executing Verilog backend.
Dumping module `\CLA4bit'.
Dumping module `\eb_adder'.
Dumping module `\eb_adder_top'.

yosys> write_json /home/arumukamganesmoorthe/ME/digital_design/eight_bit_CLA/synth/eight_bit_CLA_netlist.json

9. Executing JSON backend.

yosys> 

yosys> # Generate statistics report

yosys> tee -o /home/arumukamganesmoorthe/ME/digital_design/eight_bit_CLA/reports/synthesis_stats.rpt stat -liberty /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

10. Printing statistics.

=== CLA4bit ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       15        - wires
       27        - wire bits
        8        - public wires
       20        - public wire bits
        7        - ports
       16        - port bits
       12  110.106 cells
        4   40.038   sky130_fd_sc_hd__maj3_1
        8   70.067   sky130_fd_sc_hd__xnor2_1

   Chip area for module '\CLA4bit': 110.105600
     of which used for sequential elements: 0.000000 (0.00%)

=== eb_adder ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
       29        - wire bits
        8        - public wires
       29        - public wire bits
        7        - ports
       28        - port bits
        2        - submodules
        2        -   CLA4bit

   Chip area for module '\eb_adder': 0.000000
     of which used for sequential elements: 0.000000 (-nan%)

=== eb_adder_top ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
       28        - wire bits
        7        - public wires
       28        - public wire bits
        7        - ports
       28        - port bits
        1        - submodules
        1        -   eb_adder

   Chip area for module '\eb_adder_top': 0.000000
     of which used for sequential elements: 0.000000 (-nan%)

=== design hierarchy ===

        +----------Count including submodules.
        |        +-Area including submodules.
        |        | 
       24  220.211 eb_adder_top
       12  110.106   CLA4bit

        +----------Count including submodules.
        |        +-Area including submodules.
        |        | 
       45        - wires
      111        - wire bits
       31        - public wires
       97        - public wire bits
       28        - ports
       88        - port bits
        -        - memories
        -        - memory bits
        -        - processes
       24  220.211 cells
        8   80.077   sky130_fd_sc_hd__maj3_1
       16  140.134   sky130_fd_sc_hd__xnor2_1
        1  220.211 submodules
        1  220.211   eb_adder

   Chip area for top module '\eb_adder_top': 220.211200
     of which used for sequential elements: 0.000000 (0.00%)


yosys> 

yosys> exit
End of script. Logfile hash: 3bf2a2b7b4, CPU: user 0.66s system 0.12s, MEM: 48.50 MB peak
Yosys 0.57+125 (git sha1 d5053033e, g++ 11.5.0 -fPIC -O3)
Time spent: 45% 2x abc (0 sec), 13% 2x read_liberty (0 sec), ...
