#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fc255cc3d0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -12;
v0x55fc255ed780_0 .var "data", 7 0;
v0x55fc255ed880_0 .var/i "i", 31 0;
v0x55fc255ed960_0 .var/i "j", 31 0;
v0x55fc255eda20_0 .var "ld_tx_data", 0 0;
v0x55fc255edac0_0 .var "reset", 0 0;
v0x55fc255edb60_0 .net "rx_data", 7 0, v0x55fc255ec7a0_0;  1 drivers
v0x55fc255edc00_0 .net "rx_empty", 0 0, v0x55fc255ec880_0;  1 drivers
v0x55fc255edcd0_0 .var "rx_enable", 0 0;
v0x55fc255edda0_0 .var "rx_in", 0 0;
v0x55fc255ede70_0 .var "rxclk", 0 0;
v0x55fc255edf40_0 .var "tx_data", 7 0;
v0x55fc255ee010_0 .net "tx_empty", 0 0, v0x55fc255ed080_0;  1 drivers
v0x55fc255ee0e0_0 .var "tx_enable", 0 0;
v0x55fc255ee1b0_0 .net "tx_out", 0 0, v0x55fc255ed200_0;  1 drivers
v0x55fc255ee280_0 .var "txclk", 0 0;
v0x55fc255ee350_0 .var "uld_rx_data", 0 0;
S_0x55fc255cc550 .scope task, "rx" "rx" 2 59, 2 59 0, S_0x55fc255cc3d0;
 .timescale -9 -12;
E_0x55fc255b4c40 .event posedge, v0x55fc255ece00_0;
TD_testbench.rx ;
    %wait E_0x55fc255b4c40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc255edcd0_0, 0, 1;
    %fork TD_testbench.send_data, S_0x55fc255cc720;
    %join;
    %end;
S_0x55fc255cc720 .scope task, "send_data" "send_data" 2 70, 2 70 0, S_0x55fc255cc3d0;
 .timescale -9 -12;
TD_testbench.send_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fc255ed880_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55fc255ed880_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x55fc255ed780_0;
    %load/vec4 v0x55fc255ed880_0;
    %part/s 1;
    %store/vec4 v0x55fc255edda0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fc255ed960_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55fc255ed960_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_1.3, 5;
    %wait E_0x55fc255b4c40;
    %load/vec4 v0x55fc255ed960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55fc255ed960_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x55fc255b4c40;
    %load/vec4 v0x55fc255ed880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55fc255ed880_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
S_0x55fc255cc8f0 .scope task, "tx" "tx" 2 50, 2 50 0, S_0x55fc255cc3d0;
 .timescale -9 -12;
E_0x55fc255b54c0 .event posedge, v0x55fc255ed460_0;
TD_testbench.tx ;
    %wait E_0x55fc255b54c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc255eda20_0, 0, 1;
    %wait E_0x55fc255b54c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc255ee0e0_0, 0, 1;
    %end;
S_0x55fc255ccac0 .scope module, "uut" "uart" 2 31, 3 7 0, S_0x55fc255cc3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "txclk"
    .port_info 2 /INPUT 1 "ld_tx_data"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "tx_enable"
    .port_info 5 /OUTPUT 1 "tx_out"
    .port_info 6 /OUTPUT 1 "tx_empty"
    .port_info 7 /INPUT 1 "rxclk"
    .port_info 8 /INPUT 1 "uld_rx_data"
    .port_info 9 /OUTPUT 8 "rx_data"
    .port_info 10 /INPUT 1 "rx_enable"
    .port_info 11 /INPUT 1 "rx_in"
    .port_info 12 /OUTPUT 1 "rx_empty"
v0x55fc255c30f0_0 .net "ld_tx_data", 0 0, v0x55fc255eda20_0;  1 drivers
v0x55fc255c22b0_0 .net "reset", 0 0, v0x55fc255edac0_0;  1 drivers
v0x55fc255c2940_0 .var "rx_busy", 0 0;
v0x55fc255ec4f0_0 .var "rx_cnt", 3 0;
v0x55fc255ec5d0_0 .var "rx_d1", 0 0;
v0x55fc255ec6e0_0 .var "rx_d2", 0 0;
v0x55fc255ec7a0_0 .var "rx_data", 7 0;
v0x55fc255ec880_0 .var "rx_empty", 0 0;
v0x55fc255ec940_0 .net "rx_enable", 0 0, v0x55fc255edcd0_0;  1 drivers
v0x55fc255eca00_0 .var "rx_frame_err", 0 0;
v0x55fc255ecac0_0 .net "rx_in", 0 0, v0x55fc255edda0_0;  1 drivers
v0x55fc255ecb80_0 .var "rx_over_run", 0 0;
v0x55fc255ecc40_0 .var "rx_reg", 7 0;
v0x55fc255ecd20_0 .var "rx_sample_cnt", 3 0;
v0x55fc255ece00_0 .net "rxclk", 0 0, v0x55fc255ede70_0;  1 drivers
v0x55fc255ecec0_0 .var "tx_cnt", 3 0;
v0x55fc255ecfa0_0 .net "tx_data", 7 0, v0x55fc255edf40_0;  1 drivers
v0x55fc255ed080_0 .var "tx_empty", 0 0;
v0x55fc255ed140_0 .net "tx_enable", 0 0, v0x55fc255ee0e0_0;  1 drivers
v0x55fc255ed200_0 .var "tx_out", 0 0;
v0x55fc255ed2c0_0 .var "tx_over_run", 0 0;
v0x55fc255ed380_0 .var "tx_reg", 7 0;
v0x55fc255ed460_0 .net "txclk", 0 0, v0x55fc255ee280_0;  1 drivers
v0x55fc255ed520_0 .net "uld_rx_data", 0 0, v0x55fc255ee350_0;  1 drivers
E_0x55fc255b82f0 .event posedge, v0x55fc255c22b0_0, v0x55fc255ed460_0;
E_0x55fc255b88c0 .event posedge, v0x55fc255c22b0_0, v0x55fc255ece00_0;
    .scope S_0x55fc255ccac0;
T_3 ;
    %wait E_0x55fc255b88c0;
    %load/vec4 v0x55fc255c22b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc255ecc40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc255ec7a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fc255ecd20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fc255ec4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255eca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255ecb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc255ec880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc255ec5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc255ec6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255c2940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55fc255ecac0_0;
    %assign/vec4 v0x55fc255ec5d0_0, 0;
    %load/vec4 v0x55fc255ec5d0_0;
    %assign/vec4 v0x55fc255ec6e0_0, 0;
    %load/vec4 v0x55fc255ed520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55fc255ecc40_0;
    %assign/vec4 v0x55fc255ec7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc255ec880_0, 0;
T_3.2 ;
    %load/vec4 v0x55fc255ec940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55fc255c2940_0;
    %nor/r;
    %load/vec4 v0x55fc255ec6e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc255c2940_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55fc255ecd20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fc255ec4f0_0, 0;
T_3.6 ;
    %load/vec4 v0x55fc255c2940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55fc255ecd20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fc255ecd20_0, 0;
    %load/vec4 v0x55fc255ecd20_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x55fc255ec6e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fc255ec4f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255c2940_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x55fc255ec4f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fc255ec4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55fc255ec4f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55fc255ec4f0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x55fc255ec6e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55fc255ec4f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55fc255ecc40_0, 4, 5;
T_3.14 ;
    %load/vec4 v0x55fc255ec4f0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255c2940_0, 0;
    %load/vec4 v0x55fc255ec6e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc255eca00_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255ec880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255eca00_0, 0;
    %load/vec4 v0x55fc255ec880_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %pad/s 1;
    %assign/vec4 v0x55fc255ecb80_0, 0;
T_3.19 ;
T_3.16 ;
T_3.13 ;
T_3.10 ;
T_3.8 ;
T_3.4 ;
    %load/vec4 v0x55fc255ec940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255c2940_0, 0;
T_3.22 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fc255ccac0;
T_4 ;
    %wait E_0x55fc255b82f0;
    %load/vec4 v0x55fc255c22b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fc255ed380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc255ed080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255ed2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc255ed200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fc255ecec0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55fc255c30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55fc255ed080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255ed2c0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55fc255ecfa0_0;
    %assign/vec4 v0x55fc255ed380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255ed080_0, 0;
T_4.5 ;
T_4.2 ;
    %load/vec4 v0x55fc255ed140_0;
    %load/vec4 v0x55fc255ed080_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x55fc255ecec0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fc255ecec0_0, 0;
    %load/vec4 v0x55fc255ecec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fc255ed200_0, 0;
T_4.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55fc255ecec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55fc255ecec0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x55fc255ed380_0;
    %load/vec4 v0x55fc255ecec0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x55fc255ed200_0, 0;
T_4.10 ;
    %load/vec4 v0x55fc255ecec0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc255ed200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fc255ecec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc255ed080_0, 0;
T_4.12 ;
T_4.6 ;
    %load/vec4 v0x55fc255ed140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fc255ecec0_0, 0;
T_4.14 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fc255cc3d0;
T_5 ;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x55fc255ed780_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x55fc255cc3d0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc255ee280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc255ede70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc255edac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc255ee350_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc255edac0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc255edac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc255edda0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x55fc255edf40_0, 0, 8;
    %fork TD_testbench.tx, S_0x55fc255cc8f0;
    %join;
    %delay 2000, 0;
    %fork TD_testbench.rx, S_0x55fc255cc550;
    %join;
    %delay 1900000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc255ee350_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55fc255cc3d0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x55fc255ee280_0;
    %inv;
    %store/vec4 v0x55fc255ee280_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fc255cc3d0;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x55fc255ede70_0;
    %inv;
    %store/vec4 v0x55fc255ede70_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fc255cc3d0;
T_9 ;
    %vpi_call 2 120 "$display", "-I- VCD dump started..." {0 0 0};
    %vpi_call 2 121 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call 2 122 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fc255cc3d0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart.v";
