{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1470700688067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1470700688067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 09 01:58:07 2016 " "Processing started: Tue Aug 09 01:58:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1470700688067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1470700688067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1470700688067 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1470700688692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_BLOCK-rtl " "Found design unit 1: MEM_BLOCK-rtl" {  } { { "MEM_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/MEM_BLOCK.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689645 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_BLOCK " "Found entity 1: MEM_BLOCK" {  } { { "MEM_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/MEM_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700689645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689645 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700689645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_BLOCK-rtl " "Found design unit 1: IF_BLOCK-rtl" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689661 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_BLOCK " "Found entity 1: IF_BLOCK" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700689661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTR_CACHE-RTL " "Found design unit 1: INSTR_CACHE-RTL" {  } { { "INSTR_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/INSTR_CACHE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689661 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTR_CACHE " "Found entity 1: INSTR_CACHE" {  } { { "INSTR_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/INSTR_CACHE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700689661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_BLOCK-rtl " "Found design unit 1: ID_BLOCK-rtl" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689661 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_BLOCK " "Found entity 1: ID_BLOCK" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700689661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_BLOCK-rtl " "Found design unit 1: EX_BLOCK-rtl" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_BLOCK " "Found entity 1: EX_BLOCK" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-rtl " "Found design unit 1: REG_FILE-rtl" {  } { { "REG_FILE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/REG_FILE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/REG_FILE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_CACHE-rtl " "Found design unit 1: DATA_CACHE-rtl" {  } { { "DATA_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/DATA_CACHE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_CACHE " "Found entity 1: DATA_CACHE" {  } { { "DATA_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/DATA_CACHE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB_BLOCK-rtl " "Found design unit 1: WB_BLOCK-rtl" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB_BLOCK " "Found entity 1: WB_BLOCK" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700689676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1470700689770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_BLOCK IF_BLOCK:IF_BLOCK " "Elaborating entity \"IF_BLOCK\" for hierarchy \"IF_BLOCK:IF_BLOCK\"" {  } { { "CPU.vhd" "IF_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470700689833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_BLOCK ID_BLOCK:ID_BLOCK " "Elaborating entity \"ID_BLOCK\" for hierarchy \"ID_BLOCK:ID_BLOCK\"" {  } { { "CPU.vhd" "ID_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470700689833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_BLOCK EX_BLOCK:EX_BLOCK " "Elaborating entity \"EX_BLOCK\" for hierarchy \"EX_BLOCK:EX_BLOCK\"" {  } { { "CPU.vhd" "EX_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470700689848 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "pc_pom EX_BLOCK.vhd(118) " "VHDL Variable Declaration warning at EX_BLOCK.vhd(118): used default initial value for variable \"pc_pom\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 118 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1470700689848 "|CPU|EX_BLOCK:EX_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_BLOCK MEM_BLOCK:MEM_BLOCK " "Elaborating entity \"MEM_BLOCK\" for hierarchy \"MEM_BLOCK:MEM_BLOCK\"" {  } { { "CPU.vhd" "MEM_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470700690223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_BLOCK WB_BLOCK:WB_BLOCK " "Elaborating entity \"WB_BLOCK\" for hierarchy \"WB_BLOCK:WB_BLOCK\"" {  } { { "CPU.vhd" "WB_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470700690239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_pom WB_BLOCK.vhd(26) " "Verilog HDL or VHDL warning at WB_BLOCK.vhd(26): object \"ALU_pom\" assigned a value but never read" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470700690239 "|CPU|WB_BLOCK:WB_BLOCK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg_pom WB_BLOCK.vhd(27) " "Verilog HDL or VHDL warning at WB_BLOCK.vhd(27): object \"Reg_pom\" assigned a value but never read" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470700690239 "|CPU|WB_BLOCK:WB_BLOCK"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BLE_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BLE_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BGE_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BGE_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[5\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[5\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[6\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[6\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[7\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[7\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[8\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[8\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[9\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[9\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[10\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[10\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[11\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[11\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[12\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[12\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[13\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[13\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[14\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[14\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[15\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[15\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs2_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs2_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs2_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs2_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs2_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs2_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs2_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs2_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs2_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs2_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs1_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs1_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs1_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs1_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs1_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs1_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs1_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs1_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs1_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs1_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BLT_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BLT_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BGT_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BGT_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BNQ_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BNQ_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BEQ_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BEQ_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|POP_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|POP_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|PUSH_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|PUSH_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|JSR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|JSR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|JMP_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|JMP_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ROR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ROR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ROL_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ROL_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SAR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SAR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SHL_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SHL_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SHR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SHR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|NOT_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|NOT_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|XOR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|XOR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|OR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|OR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|AND_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|AND_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SUBI_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SUBI_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ADDI_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ADDI_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SUB_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SUB_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ADD_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ADD_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|MOVI_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|MOVI_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|MOV_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|MOV_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|STORE_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|STORE_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|LOAD_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|LOAD_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[22\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[22\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[21\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[21\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[20\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[20\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[19\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[19\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[18\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[18\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[17\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[17\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[0\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[0\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[16\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[16\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[15\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[15\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[14\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[14\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[13\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[13\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[12\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[12\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[11\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[11\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|jump_predicted_out " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|jump_predicted_out\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[10\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[10\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[9\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[9\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[8\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[8\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[7\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[7\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[6\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[6\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[5\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[5\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[4\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[4\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[3\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[3\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[2\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[2\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[1\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[1\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[23\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[23\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[24\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[24\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[25\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[25\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[26\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[26\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[27\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[27\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[28\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[28\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[29\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[29\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[30\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[30\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[31\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[31\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 74 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470700690676 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1470700690676 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "IF_BLOCK:IF_BLOCK\|jump_predicted_out_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"IF_BLOCK:IF_BLOCK\|jump_predicted_out_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1470700691114 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1470700691114 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 33 " "Parameter WIDTH set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1470700691114 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700691114 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1470700691114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_BLOCK:IF_BLOCK\|altshift_taps:jump_predicted_out_rtl_0 " "Elaborated megafunction instantiation \"IF_BLOCK:IF_BLOCK\|altshift_taps:jump_predicted_out_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700691208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_BLOCK:IF_BLOCK\|altshift_taps:jump_predicted_out_rtl_0 " "Instantiated megafunction \"IF_BLOCK:IF_BLOCK\|altshift_taps:jump_predicted_out_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470700691208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470700691208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 33 " "Parameter \"WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470700691208 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1470700691208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_p1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_p1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_p1m " "Found entity 1: shift_taps_p1m" {  } { { "db/shift_taps_p1m.tdf" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/db/shift_taps_p1m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700691317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700691317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fg31 " "Found entity 1: altsyncram_fg31" {  } { { "db/altsyncram_fg31.tdf" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/db/altsyncram_fg31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700691458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700691458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700691567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700691567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700691692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700691692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470700691802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470700691802 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rdReg1_ex_reg VCC " "Pin \"rdReg1_ex_reg\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|rdReg1_ex_reg"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdReg2_ex_reg VCC " "Pin \"rdReg2_ex_reg\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|rdReg2_ex_reg"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_mem_datacache VCC " "Pin \"rd_mem_datacache\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|rd_mem_datacache"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_mem_datacache GND " "Pin \"wr_mem_datacache\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|wr_mem_datacache"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[0\] GND " "Pin \"data_mem_datacache\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[1\] GND " "Pin \"data_mem_datacache\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[2\] GND " "Pin \"data_mem_datacache\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[3\] GND " "Pin \"data_mem_datacache\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[4\] GND " "Pin \"data_mem_datacache\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[5\] GND " "Pin \"data_mem_datacache\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[6\] GND " "Pin \"data_mem_datacache\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[7\] GND " "Pin \"data_mem_datacache\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[8\] GND " "Pin \"data_mem_datacache\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[9\] GND " "Pin \"data_mem_datacache\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[10\] GND " "Pin \"data_mem_datacache\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[11\] GND " "Pin \"data_mem_datacache\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[12\] GND " "Pin \"data_mem_datacache\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[13\] GND " "Pin \"data_mem_datacache\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[14\] GND " "Pin \"data_mem_datacache\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[15\] GND " "Pin \"data_mem_datacache\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[16\] GND " "Pin \"data_mem_datacache\[16\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[17\] GND " "Pin \"data_mem_datacache\[17\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[18\] GND " "Pin \"data_mem_datacache\[18\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[19\] GND " "Pin \"data_mem_datacache\[19\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[20\] GND " "Pin \"data_mem_datacache\[20\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[21\] GND " "Pin \"data_mem_datacache\[21\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[22\] GND " "Pin \"data_mem_datacache\[22\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[23\] GND " "Pin \"data_mem_datacache\[23\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[24\] GND " "Pin \"data_mem_datacache\[24\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[25\] GND " "Pin \"data_mem_datacache\[25\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[26\] GND " "Pin \"data_mem_datacache\[26\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[27\] GND " "Pin \"data_mem_datacache\[27\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[28\] GND " "Pin \"data_mem_datacache\[28\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[29\] GND " "Pin \"data_mem_datacache\[29\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[30\] GND " "Pin \"data_mem_datacache\[30\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[31\] GND " "Pin \"data_mem_datacache\[31\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|data_mem_datacache[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_wb_reg VCC " "Pin \"wr_wb_reg\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470700692571 "|CPU|wr_wb_reg"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1470700692571 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "251 " "251 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1470700692774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1470700693102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693102 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "65 " "Design contains 65 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[0\] " "No output dependent on input pin \"reg1_data_reg_ex\[0\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[1\] " "No output dependent on input pin \"reg1_data_reg_ex\[1\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[2\] " "No output dependent on input pin \"reg1_data_reg_ex\[2\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[3\] " "No output dependent on input pin \"reg1_data_reg_ex\[3\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[4\] " "No output dependent on input pin \"reg1_data_reg_ex\[4\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[5\] " "No output dependent on input pin \"reg1_data_reg_ex\[5\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[6\] " "No output dependent on input pin \"reg1_data_reg_ex\[6\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[7\] " "No output dependent on input pin \"reg1_data_reg_ex\[7\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[8\] " "No output dependent on input pin \"reg1_data_reg_ex\[8\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[9\] " "No output dependent on input pin \"reg1_data_reg_ex\[9\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[10\] " "No output dependent on input pin \"reg1_data_reg_ex\[10\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[11\] " "No output dependent on input pin \"reg1_data_reg_ex\[11\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[12\] " "No output dependent on input pin \"reg1_data_reg_ex\[12\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[13\] " "No output dependent on input pin \"reg1_data_reg_ex\[13\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[14\] " "No output dependent on input pin \"reg1_data_reg_ex\[14\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[15\] " "No output dependent on input pin \"reg1_data_reg_ex\[15\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[16\] " "No output dependent on input pin \"reg1_data_reg_ex\[16\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[17\] " "No output dependent on input pin \"reg1_data_reg_ex\[17\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[18\] " "No output dependent on input pin \"reg1_data_reg_ex\[18\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[19\] " "No output dependent on input pin \"reg1_data_reg_ex\[19\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[20\] " "No output dependent on input pin \"reg1_data_reg_ex\[20\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[21\] " "No output dependent on input pin \"reg1_data_reg_ex\[21\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[22\] " "No output dependent on input pin \"reg1_data_reg_ex\[22\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[23\] " "No output dependent on input pin \"reg1_data_reg_ex\[23\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[24\] " "No output dependent on input pin \"reg1_data_reg_ex\[24\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[25\] " "No output dependent on input pin \"reg1_data_reg_ex\[25\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[26\] " "No output dependent on input pin \"reg1_data_reg_ex\[26\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[27\] " "No output dependent on input pin \"reg1_data_reg_ex\[27\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[28\] " "No output dependent on input pin \"reg1_data_reg_ex\[28\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[29\] " "No output dependent on input pin \"reg1_data_reg_ex\[29\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[30\] " "No output dependent on input pin \"reg1_data_reg_ex\[30\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[31\] " "No output dependent on input pin \"reg1_data_reg_ex\[31\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg1_data_reg_ex[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[0\] " "No output dependent on input pin \"reg2_data_reg_ex\[0\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[1\] " "No output dependent on input pin \"reg2_data_reg_ex\[1\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[2\] " "No output dependent on input pin \"reg2_data_reg_ex\[2\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[3\] " "No output dependent on input pin \"reg2_data_reg_ex\[3\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[4\] " "No output dependent on input pin \"reg2_data_reg_ex\[4\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[5\] " "No output dependent on input pin \"reg2_data_reg_ex\[5\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[6\] " "No output dependent on input pin \"reg2_data_reg_ex\[6\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[7\] " "No output dependent on input pin \"reg2_data_reg_ex\[7\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[8\] " "No output dependent on input pin \"reg2_data_reg_ex\[8\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[9\] " "No output dependent on input pin \"reg2_data_reg_ex\[9\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[10\] " "No output dependent on input pin \"reg2_data_reg_ex\[10\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[11\] " "No output dependent on input pin \"reg2_data_reg_ex\[11\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[12\] " "No output dependent on input pin \"reg2_data_reg_ex\[12\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[13\] " "No output dependent on input pin \"reg2_data_reg_ex\[13\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[14\] " "No output dependent on input pin \"reg2_data_reg_ex\[14\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[15\] " "No output dependent on input pin \"reg2_data_reg_ex\[15\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[16\] " "No output dependent on input pin \"reg2_data_reg_ex\[16\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[17\] " "No output dependent on input pin \"reg2_data_reg_ex\[17\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[18\] " "No output dependent on input pin \"reg2_data_reg_ex\[18\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[19\] " "No output dependent on input pin \"reg2_data_reg_ex\[19\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[20\] " "No output dependent on input pin \"reg2_data_reg_ex\[20\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[21\] " "No output dependent on input pin \"reg2_data_reg_ex\[21\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[22\] " "No output dependent on input pin \"reg2_data_reg_ex\[22\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[23\] " "No output dependent on input pin \"reg2_data_reg_ex\[23\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[24\] " "No output dependent on input pin \"reg2_data_reg_ex\[24\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[25\] " "No output dependent on input pin \"reg2_data_reg_ex\[25\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[26\] " "No output dependent on input pin \"reg2_data_reg_ex\[26\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[27\] " "No output dependent on input pin \"reg2_data_reg_ex\[27\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[28\] " "No output dependent on input pin \"reg2_data_reg_ex\[28\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[29\] " "No output dependent on input pin \"reg2_data_reg_ex\[29\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[30\] " "No output dependent on input pin \"reg2_data_reg_ex\[30\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[31\] " "No output dependent on input pin \"reg2_data_reg_ex\[31\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470700693258 "|CPU|reg2_data_reg_ex[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1470700693258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "880 " "Implemented 880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1470700693274 ""} { "Info" "ICUT_CUT_TM_OPINS" "148 " "Implemented 148 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1470700693274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "569 " "Implemented 569 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1470700693274 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1470700693274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1470700693274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 200 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1470700693305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 09 01:58:13 2016 " "Processing ended: Tue Aug 09 01:58:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1470700693305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1470700693305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1470700693305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1470700693305 ""}
