INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_1/project_1.srcs/sources_1/new/test_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zadoff_chu_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_1/project_1.srcs/sim_1/new/test_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zff_Chu_tb1
