

================================================================
== Vitis HLS Report for 'read_markers_1_Pipeline_VITIS_LOOP_1104_2'
================================================================
* Date:           Tue Jun 18 12:24:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.787 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1104_2  |       16|       16|         1|          1|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      75|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|       27|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       27|     138|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln1104_fu_176_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln1105_fu_149_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln878_fu_126_p2    |         +|   0|  0|  15|           8|           1|
    |count_1_fu_170_p2      |         +|   0|  0|  19|          12|          12|
    |icmp_ln1104_fu_114_p2  |      icmp|   0|  0|  12|           5|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  75|          40|          29|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_count_load           |   9|          2|   12|         24|
    |ap_sig_allocacmp_i                    |   9|          2|    5|         10|
    |ap_sig_allocacmp_inc_i14_i96_in_load  |   9|          2|    8|         16|
    |count_fu_52                           |   9|          2|   12|         24|
    |i_1_fu_56                             |   9|          2|    5|         10|
    |inc_i14_i96_in_fu_60                  |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   51|        102|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   1|   0|    1|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |count_fu_52           |  12|   0|   12|          0|
    |i_1_fu_56             |   5|   0|    5|          0|
    |inc_i14_i96_in_fu_60  |   8|   0|    8|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  27|   0|   27|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|index                               |   in|    8|     ap_none|                                      index|        scalar|
|p_xhtbl_bits_2                      |   in|   10|     ap_none|                             p_xhtbl_bits_2|        scalar|
|count_out                           |  out|   12|      ap_vld|                                  count_out|       pointer|
|count_out_ap_vld                    |  out|    1|      ap_vld|                                  count_out|       pointer|
|p_jinfo_dc_xhuff_tbl_bits_address0  |  out|    8|   ap_memory|                  p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_ce0       |  out|    1|   ap_memory|                  p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_we0       |  out|    1|   ap_memory|                  p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_d0        |  out|    8|   ap_memory|                  p_jinfo_dc_xhuff_tbl_bits|         array|
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

