/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x60)
#define image_0_initialization_task        (0x60)
#define image_0_start_task_update_fifo_us_read_1st_wakeup_request        (0xeb0)
#define image_0_update_fifo_us_read_1st_wakeup_request        (0xeb0)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x2420)
#define image_0_ghost_reporting_1st_wakeup_request        (0x2420)
#define image_0_start_task_us_tx_task_1st_wakeup_request        (0x7b8)
#define image_0_us_tx_task_1st_wakeup_request        (0x7b8)
#define image_0_us_tx_task_wakeup_request        (0x7b8)
#define image_0_start_task_epon_update_fifo_read_1st_wakeup_request        (0x10a0)
#define image_0_epon_update_fifo_read_1st_wakeup_request        (0x10a0)
#define image_0_start_task_epon_tx_task_wakeup_request        (0x27e8)
#define image_0_epon_tx_task_wakeup_request        (0x27e8)
#define image_0_start_task_budget_allocator_us_1st_wakeup_request        (0x11e0)
#define image_0_budget_allocator_us_1st_wakeup_request        (0x11e0)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_debug_routine        (0x88)
#define image_0_start_task_gpon_control_wakeup_request        (0x5f8)
#define image_0_gpon_control_wakeup_request        (0x5f8)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x1870)
#define image_0_ds_tx_task_wakeup_request        (0x1870)
#define image_0_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1f20)
#define image_0_ovl_budget_allocator_1st_wakeup_request        (0x1f20)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x2298)
#define image_0_flush_task_1st_wakeup_request        (0x2298)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x1778)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x1778)
#define image_0_start_task_budget_allocator_ds_1st_wakeup_request        (0x1aa0)
#define image_0_budget_allocator_ds_1st_wakeup_request        (0x1aa0)
#define image_0_start_task_timer_common_task_wakeup_request        (0x2a08)
#define image_0_timer_common_task_wakeup_request        (0x2a08)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x2b28)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0x2b28)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0x2ba8)
#define image_0_service_queues_tx_task_wakeup_request        (0x2ba8)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x2dc0)
#define image_0_budget_allocator_1st_wakeup_request        (0x2dc0)
#define image_0_debug_routine_handler        (0xc)
#define image_0_scheduling_update_status        (0xbd0)
#define image_0_scheduling_action_not_valid        (0xdb8)
#define image_0_basic_scheduler_update_dwrr        (0x1750)
#define image_0_ds_tx_scheduling_update_status        (0x19e8)
#define image_0_ds_tx_scheduling_action_not_valid        (0x1a48)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0x1ed8)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0x1ee8)
#define image_0_complex_scheduler_update_dwrr_queues        (0x1ef8)
#define image_0_basic_rate_limiter_complex_scheduler        (0x1fd8)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0x2008)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0x2038)
#define image_0_basic_rate_limiter_queue_with_bs        (0x2090)
#define image_0_ovl_rate_limiter        (0x20c8)
#define image_0_complex_rate_limiter_queue_sir        (0x20e0)
#define image_0_complex_rate_limiter_queue_pir        (0x2120)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0x2160)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0x21a0)
#define image_0_scheduling_service_queues_update_status        (0x2cd0)
#define image_0_scheduling_service_queues_action_not_valid        (0x2d98)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0xdd8)
#define image_1_processing_wakeup_request        (0xdd8)
#define image_1_start_task_debug_routine        (0x4d18)
#define image_1_debug_routine        (0x4d18)
#define image_1_start_task_cpu_rx_wakeup_request        (0x5b70)
#define image_1_cpu_rx_wakeup_request        (0x5b70)
#define image_1_tmp8        (0x6220)
#define image_1_info_string0        (0x6220)
#define image_1_info_string1        (0x6220)
#define image_1_info_string2        (0x6220)
#define image_1_info_string3        (0x6220)
#define image_1_info_string4        (0x6220)
#define image_1_info_string5        (0x6220)
#define image_1_info_string6        (0x6220)
#define image_1_section_abbrev        (0x6220)
#define image_1_section_info        (0x6220)
#define image_1_cu_begin0        (0x6220)
#define image_1_debug_range        (0x6220)
#define image_1_debug_ranges0        (0x6220)
#define image_1_debug_macinfo        (0x6220)
#define image_1_cu_macro_begin0        (0x6220)
#define image_1_line_table_start0        (0x6220)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x6220)
#define image_1_cpu_recycle_wakeup_request        (0x6220)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x6d80)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x6d80)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x6370)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x6370)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x4e98)
#define image_1_cpu_rx_copy_wakeup_request        (0x4e98)
#define image_1_start_task_dhd_tx_complete_wakeup_request        (0x6420)
#define image_1_dhd_tx_complete_wakeup_request        (0x6420)
#define image_1_start_task_dhd_rx_complete_wakeup_request        (0x6740)
#define image_1_dhd_rx_complete_wakeup_request        (0x6740)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x6e30)
#define image_1_spdsvc_gen_wakeup_request        (0x6e30)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x7b88)
#define image_1_common_reprocessing_wakeup_request        (0x7b88)
#define image_1_c_cpu_rx_task        (0x5e78)
#define image_1_func_begin0        (0x5e78)
#define image_1_start_task_c_cpu_rx_wakeup_request        (0x5e78)
#define image_1_c_cpu_rx_wakeup_request        (0x5e78)
#define image_1_debug_routine_handler        (0xc)
#define image_1_action_exception        (0x40)
#define image_1_processing_header_update_length_calc        (0x296c)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2a30)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2a38)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2a40)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2a58)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2a64)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2a70)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2a90)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2a9c)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2ac0)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2ad0)
#define image_1_tcam_cmd_ic_submit        (0x3a50)
#define image_1_tcam_cmd_outer_tpid        (0x3a98)
#define image_1_tcam_cmd_inner_tpid        (0x3ab0)
#define image_1_tcam_cmd_ethertype        (0x3ac8)
#define image_1_tcam_cmd_outer_vid        (0x3ae0)
#define image_1_tcam_cmd_inner_vid        (0x3af8)
#define image_1_tcam_cmd_outer_pbit        (0x3b10)
#define image_1_tcam_cmd_inner_pbit        (0x3b28)
#define image_1_tcam_cmd_vlan_num        (0x3b40)
#define image_1_tcam_cmd_ip_protocol        (0x3b58)
#define image_1_tcam_cmd_l3_protocol        (0x3b70)
#define image_1_tcam_cmd_tos        (0x3b88)
#define image_1_tcam_cmd_network_layer        (0x3ba0)
#define image_1_tcam_cmd_ingress_port        (0x3bc0)
#define image_1_tcam_cmd_gem_flow        (0x3bd8)
#define image_1_tcam_cmd_ipv6_label        (0x3bf0)
#define image_1_tcam_cmd_src_ip        (0x3c20)
#define image_1_tcam_cmd_src_ipv6_masked        (0x3c70)
#define image_1_tcam_cmd_dst_ip        (0x3ca8)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x3cf8)
#define image_1_tcam_cmd_src_port        (0x3d30)
#define image_1_tcam_cmd_dst_port        (0x3d48)
#define image_1_tcam_cmd_src_mac        (0x3d60)
#define image_1_tcam_cmd_dst_mac        (0x3d90)
#define image_1_tcam_cmd_generic_l2        (0x3dc0)
#define image_1_tcam_cmd_generic_l3        (0x3df8)
#define image_1_tcam_cmd_generic_l4        (0x3e30)
#define image_1_gpe_cmd_replace_16        (0x43b0)
#define image_1_gpe_cmd_replace_32        (0x43b8)
#define image_1_gpe_cmd_replace_bits_16        (0x43d0)
#define image_1_gpe_cmd_copy_bits_16        (0x43f0)
#define image_1_gpe_cmd_skip_if        (0x4420)
#define image_1_gpe_vlan_action_cmd_drop        (0x4440)
#define image_1_gpe_vlan_action_cmd_dscp        (0x4448)
#define image_1_gpe_vlan_action_cmd_mac_hdr_copy        (0x4498)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0xf58)
#define image_2_processing_wakeup_request        (0xf58)
#define image_2_start_task_cpu_tx_wakeup_request        (0x4e98)
#define image_2_cpu_tx_wakeup_request        (0x4e98)
#define image_2_cpu_tx_read_ring_indices        (0x4e98)
#define image_2_start_task_debug_routine        (0x40)
#define image_2_debug_routine        (0x40)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x53f0)
#define image_2_cpu_recycle_wakeup_request        (0x53f0)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x5838)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x5838)
#define image_2_start_task_dhd_tx_post_wakeup_request        (0x5d00)
#define image_2_dhd_tx_post_wakeup_request        (0x5d00)
#define image_2_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x5cb0)
#define image_2_dhd_tx_post_update_fifo_wakeup_request        (0x5cb0)
#define image_2_start_task_dhd_timer_1st_wakeup_request        (0x58a0)
#define image_2_dhd_timer_1st_wakeup_request        (0x58a0)
#define image_2_start_task_dhd_mcast_wakeup_request        (0x68e0)
#define image_2_dhd_mcast_wakeup_request        (0x68e0)
#define image_2_debug_routine_handler        (0xc)
#define image_2_action_exception        (0x1c0)
#define image_2_processing_header_update_length_calc        (0x2aec)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2bb0)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2bb8)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2bc0)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2bd8)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2be4)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2bf0)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2c10)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2c1c)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2c40)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2c50)
#define image_2_tcam_cmd_ic_submit        (0x3bd0)
#define image_2_tcam_cmd_outer_tpid        (0x3c18)
#define image_2_tcam_cmd_inner_tpid        (0x3c30)
#define image_2_tcam_cmd_ethertype        (0x3c48)
#define image_2_tcam_cmd_outer_vid        (0x3c60)
#define image_2_tcam_cmd_inner_vid        (0x3c78)
#define image_2_tcam_cmd_outer_pbit        (0x3c90)
#define image_2_tcam_cmd_inner_pbit        (0x3ca8)
#define image_2_tcam_cmd_vlan_num        (0x3cc0)
#define image_2_tcam_cmd_ip_protocol        (0x3cd8)
#define image_2_tcam_cmd_l3_protocol        (0x3cf0)
#define image_2_tcam_cmd_tos        (0x3d08)
#define image_2_tcam_cmd_network_layer        (0x3d20)
#define image_2_tcam_cmd_ingress_port        (0x3d40)
#define image_2_tcam_cmd_gem_flow        (0x3d58)
#define image_2_tcam_cmd_ipv6_label        (0x3d70)
#define image_2_tcam_cmd_src_ip        (0x3da0)
#define image_2_tcam_cmd_src_ipv6_masked        (0x3df0)
#define image_2_tcam_cmd_dst_ip        (0x3e28)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x3e78)
#define image_2_tcam_cmd_src_port        (0x3eb0)
#define image_2_tcam_cmd_dst_port        (0x3ec8)
#define image_2_tcam_cmd_src_mac        (0x3ee0)
#define image_2_tcam_cmd_dst_mac        (0x3f10)
#define image_2_tcam_cmd_generic_l2        (0x3f40)
#define image_2_tcam_cmd_generic_l3        (0x3f78)
#define image_2_tcam_cmd_generic_l4        (0x3fb0)
#define image_2_gpe_cmd_replace_16        (0x4530)
#define image_2_gpe_cmd_replace_32        (0x4538)
#define image_2_gpe_cmd_replace_bits_16        (0x4550)
#define image_2_gpe_cmd_copy_bits_16        (0x4570)
#define image_2_gpe_cmd_skip_if        (0x45a0)
#define image_2_gpe_vlan_action_cmd_drop        (0x45c0)
#define image_2_gpe_vlan_action_cmd_dscp        (0x45c8)
#define image_2_gpe_vlan_action_cmd_mac_hdr_copy        (0x4618)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ca8, 0x3e28}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cf8, 0x3e78}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d90, 0x3f10}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d48, 0x3ec8}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ac8, 0x3c48}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bd8, 0x3d58}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3dc0, 0x3f40}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3df8, 0x3f78}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e30, 0x3fb0}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3a50, 0x3bd0}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bc0, 0x3d40}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b28, 0x3ca8}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ab0, 0x3c30}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3af8, 0x3c78}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b58, 0x3cd8}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bf0, 0x3d70}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b70, 0x3cf0}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ba0, 0x3d20}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b10, 0x3c90}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3a98, 0x3c18}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ae0, 0x3c60}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c20, 0x3da0}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c70, 0x3df0}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d60, 0x3ee0}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d30, 0x3eb0}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b88, 0x3d08}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b40, 0x3cc0}

#endif

