# Zynq UltraScale+ AXI Speedtest
##### Table of Contents
[Experimental Results](#expresults)

[Memory Testing Module](#memtestmodule)

[Memory Testing Module Tutorial](#memtesttutorial)

<a name="expresults"/>
## Experimental Results

Experimental results available at: https://drive.google.com/open?id=1uQApV60ZPeULmpTdM61_w9c1aRNkuKza

Backup results available in this git.


<a name="memtestmodule"/>
## Memory Testing Module

The memory testing module is packaged as an IP for easier use. The module contains other IPs provided by Xilinx to instantiate some primitives such as BlockRams. This IP is located in the "IP" folder and once added to a Vivado project, can be instantiated as any other IP in the Xilinx Vivado toolchain. Our IP is packaged using Vivado 18.2.1.


<a name="memtesttutorial"/>

## Memory Testing Module Tutorial
