{"filename": "fusesoc-2.3-2-any.pkg.tar.xz", "name": "fusesoc", "base": "fusesoc", "version": "2.3-2", "desc": "Package manager and build abstraction tool for FPGA/ASIC development", "csize": "107272", "isize": "611136", "md5sum": "9fa305df109d65a77f8023d513e35097", "sha256sum": "9ad2eb9e5ae652c294c3c1d7da7101eabf41fb5d60dd1d2b36a0fcbcc7683575", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmYvRMcACgkQdxk/FSvb5qaFfBAAktIliA7WPQ8n2yxMITZ0vS2yR9hqCnotlHFweTR3yaSJYpcIglaeXoQUbbqQujFcDSHj+d1sMhQq9ClaVcM5cHMAAPoNw6awiDZgZM2EsZZlLyjxCt7a1mnKUHbG02B+9ZfEDxxdLBB6Fg/0gUzWg11ZET/Wk5Hud4DWFhaeMvOgSesUcwNhQXubgtqLMjLO1RAurHCroNOyBkWXIth0HcXACJ9YC84ut8RdttjvOr57GUX/9QYf16GAMOAins9bQJmxS8MsHh52rsunHUDACyNr8x5p8ImA9L2iI1BKR1Z8KZhgwMscbmZYvqvJ4Yo1W+S84kHPZRzEapBZPyHfnjUsorZ11uucyuYiJllnIGy8dRj0uvTt01ScRNrUYpEYcU9UhaT40GRzre7XRRSumsLnpCVlya05SuV/iSdHaTrb952YhE/NfAS3zrt4jeAqjmcEYbyLSWnAxWKJCuhIOKR2hCTITie88URjEl30avpjjlU1pqtSAoIXWSHA473CVuCVgvejmFkNeSGxd9yQvtGEGDHixPXhaRhMpomxbb4HF3i15kdqUSEjRp+NjhFEefm7kcaaV63qXxIqqCGTytc8bPtv+lx0M+aS16mfsrcaJ1eQoj0DMFlt52ya8ly4lVJ9HrYPtqLcfm/7yD2H4LmIMwo5et5puOX5FswV2xQ=", "url": "https://github.com/olofk/fusesoc", "license": "BSD", "arch": "any", "builddate": "1714373817", "packager": "Arch Linux ARM Build System <builder+seattle@archlinuxarm.org>", "depends": ["python", "python-edalize", "python-pyparsing", "python-yaml", "python-simplesat", "python-fastjsonschema"], "optdepends": ["svn: opencores provider", "iverilog: run simulation/testbenchs"], "makedepends": ["python-setuptools-scm"]}