
*** Running vivado
    with args -log vga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vga.tcl -notrace
Command: synth_design -top vga -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 342.895 ; gain = 102.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:25]
INFO: [Synth 8-638] synthesizing module 'clk_VGA' [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/realtime/clk_VGA_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_VGA' (1#1) [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/realtime/clk_VGA_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_25' of module 'clk_VGA' requires 7 connections, but only 3 given [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:32]
WARNING: [Synth 8-350] instance 'clk_36' of module 'clk_VGA' requires 7 connections, but only 3 given [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:34]
WARNING: [Synth 8-350] instance 'clk_45' of module 'clk_VGA' requires 7 connections, but only 3 given [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:35]
WARNING: [Synth 8-350] instance 'clk_85' of module 'clk_VGA' requires 7 connections, but only 3 given [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:36]
WARNING: [Synth 8-567] referenced signal 'out_clk1' should be on the sensitivity list [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:37]
WARNING: [Synth 8-567] referenced signal 'out_clk2' should be on the sensitivity list [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:37]
WARNING: [Synth 8-567] referenced signal 'out_clk3' should be on the sensitivity list [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:37]
WARNING: [Synth 8-567] referenced signal 'out_clk4' should be on the sensitivity list [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:37]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (2#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:25]
INFO: [Synth 8-638] synthesizing module 'vgaSync' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:3]
INFO: [Synth 8-256] done synthesizing module 'vgaSync' (3#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:3]
INFO: [Synth 8-638] synthesizing module 'vgaRGB' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v:3]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (4#1) [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vgaRGB' (5#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v:3]
INFO: [Synth 8-638] synthesizing module 'seg' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:3]
	Parameter period bound to: 200000 - type: integer 
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:41]
WARNING: [Synth 8-567] referenced signal 'choice' should be on the sensitivity list [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:39]
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:73]
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:76]
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:93]
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:110]
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:127]
WARNING: [Synth 8-567] referenced signal 'choice' should be on the sensitivity list [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:71]
INFO: [Synth 8-256] done synthesizing module 'seg' (6#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:3]
INFO: [Synth 8-256] done synthesizing module 'vga' (7#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 394.945 ; gain = 154.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 394.945 ; gain = 154.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp2/blk_mem_gen_0_in_context.xdc] for cell 'rgb/ROM0'
Finished Parsing XDC File [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp2/blk_mem_gen_0_in_context.xdc] for cell 'rgb/ROM0'
Parsing XDC File [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc] for cell 'clock/clk_25'
Finished Parsing XDC File [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc] for cell 'clock/clk_25'
Parsing XDC File [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc] for cell 'clock/clk_36'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc:1]
Finished Parsing XDC File [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc] for cell 'clock/clk_36'
Parsing XDC File [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc] for cell 'clock/clk_45'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc:1]
Finished Parsing XDC File [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc] for cell 'clock/clk_45'
Parsing XDC File [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc] for cell 'clock/clk_85'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc:1]
Finished Parsing XDC File [G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc] for cell 'clock/clk_85'
Parsing XDC File [G:/2019fall_digital_design_project/VGA2.srcs/constrs_1/new/vga_con.xdc]
Finished Parsing XDC File [G:/2019fall_digital_design_project/VGA2.srcs/constrs_1/new/vga_con.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/2019fall_digital_design_project/VGA2.srcs/constrs_1/new/vga_con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 750.652 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rgb/ROM0' at clock pin 'clka' is different from the actual clock period '11.268', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 750.652 ; gain = 509.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 750.652 ; gain = 509.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  G:/2019fall_digital_design_project/VGA2.runs/synth_1/.Xil/Vivado-21584-LAPTOP-69NJ2TNC/dcp3/clk_VGA_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for clock/clk_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock/clk_36. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock/clk_45. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock/clk_85. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb/ROM0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 750.652 ; gain = 509.758
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:133]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:131]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:133]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:131]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:131]
WARNING: [Synth 8-6014] Unused sequential element hc_reg was removed.  [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:82]
WARNING: [Synth 8-6014] Unused sequential element vc_reg was removed.  [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:109]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v:60]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v:58]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v:60]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v:58]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v:57]
INFO: [Synth 8-5544] ROM "DIG_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 750.652 ; gain = 509.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 2     
	   5 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 3     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module vgaSync 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 2     
	   5 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module vgaRGB 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     18 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
Module seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 3     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "seg/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg/clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element syn/hc_reg was removed.  [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:82]
WARNING: [Synth 8-6014] Unused sequential element syn/vc_reg was removed.  [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:109]
DSP Report: Generating DSP rgb/addr0, operation Mode is: C'+A*(B:0x180).
DSP Report: register syn/hc_reg is absorbed into DSP rgb/addr0.
DSP Report: operator rgb/addr0 is absorbed into DSP rgb/addr0.
DSP Report: operator rgb/addr1 is absorbed into DSP rgb/addr0.
DSP Report: Generating DSP rgb/addr_reg, operation Mode is: (PCIN-(A:0x0):B-C)'.
DSP Report: register rgb/addr_reg is absorbed into DSP rgb/addr_reg.
DSP Report: operator rgb/addr0 is absorbed into DSP rgb/addr_reg.
WARNING: [Synth 8-3917] design vga has port DIG[3] driven by constant 1
WARNING: [Synth 8-3917] design vga has port Y[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 750.652 ; gain = 509.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga         | C'+A*(B:0x180)      | 18     | 9      | 11     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|vgaRGB      | (PCIN-(A:0x0):B-C)' | 30     | 8      | 8      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_25/clk_25m' to pin 'clock/clk_25/bbstub_clk_25m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_25/clk_35m' to pin 'clock/clk_25/bbstub_clk_35m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_25/clk_36m' to pin 'clock/clk_25/bbstub_clk_36m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_25/clk_45m' to pin 'clock/clk_25/bbstub_clk_45m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_25/clk_85m' to pin 'clock/clk_25/bbstub_clk_85m/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_36/clk_25m' to pin 'clock/clk_36/bbstub_clk_25m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_36/clk_35m' to pin 'clock/clk_36/bbstub_clk_35m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_36/clk_36m' to pin 'clock/clk_36/bbstub_clk_36m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_36/clk_45m' to pin 'clock/clk_36/bbstub_clk_45m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_36/clk_85m' to pin 'clock/clk_36/bbstub_clk_85m/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_45/clk_25m' to pin 'clock/clk_45/bbstub_clk_25m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_45/clk_35m' to pin 'clock/clk_45/bbstub_clk_35m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_45/clk_36m' to pin 'clock/clk_45/bbstub_clk_36m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_45/clk_45m' to pin 'clock/clk_45/bbstub_clk_45m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_45/clk_85m' to pin 'clock/clk_45/bbstub_clk_85m/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_85/clk_25m' to pin 'clock/clk_85/bbstub_clk_25m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_85/clk_35m' to pin 'clock/clk_85/bbstub_clk_35m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_85/clk_36m' to pin 'clock/clk_85/bbstub_clk_36m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_85/clk_45m' to pin 'clock/clk_85/bbstub_clk_45m/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_85/clk_85m' to pin 'clock/clk_85/bbstub_clk_85m/O'
INFO: [Synth 8-5819] Moved 20 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 788.055 ; gain = 547.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 812.625 ; gain = 571.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 816.293 ; gain = 575.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 816.293 ; gain = 575.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 816.293 ; gain = 575.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 816.293 ; gain = 575.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 816.293 ; gain = 575.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 816.293 ; gain = 575.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 816.293 ; gain = 575.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_VGA       |         4|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_VGA       |     1|
|3     |clk_VGA__1    |     1|
|4     |clk_VGA__2    |     1|
|5     |clk_VGA__3    |     1|
|6     |BUFG          |     1|
|7     |CARRY4        |    52|
|8     |DSP48E1       |     1|
|9     |DSP48E1_1     |     1|
|10    |LUT1          |    41|
|11    |LUT2          |    73|
|12    |LUT3          |    59|
|13    |LUT4          |    52|
|14    |LUT5          |    71|
|15    |LUT6          |    14|
|16    |FDCE          |    36|
|17    |FDRE          |    23|
|18    |FDSE          |    12|
|19    |IBUF          |     3|
|20    |OBUF          |    30|
+------+--------------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   501|
|2     |  clock  |clkdiv  |    21|
|3     |  rgb    |vgaRGB  |    48|
|4     |  seg    |seg     |   102|
|5     |  syn    |vgaSync |   296|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 816.293 ; gain = 575.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 816.293 ; gain = 219.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 816.293 ; gain = 575.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 816.293 ; gain = 585.910
INFO: [Common 17-1381] The checkpoint 'G:/2019fall_digital_design_project/VGA2.runs/synth_1/vga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_utilization_synth.rpt -pb vga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 816.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 22:16:36 2019...
