
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202306060858]     |
 |                                                                            |
 |  Copyright (C) 2012 - 2023 YosysHQ GmbH                                    |
 |                                                                            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30 (git sha1 f7a8284c7, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `synth.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

6. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

7. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

8. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

9. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

10. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

11. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_alu_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_alu_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_alu_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_alu_req_if.sv'

12. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_branch_ctl_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_branch_ctl_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_branch_ctl_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_branch_ctl_if.sv'

13. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_cmt_to_csr_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_cmt_to_csr_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_cmt_to_csr_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_cmt_to_csr_if.sv'

14. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_commit_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_commit_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_commit_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_commit_if.sv'

15. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_csr_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_csr_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_csr_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_csr_req_if.sv'

16. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_req_if.sv'

17. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_rsp_if.sv'

18. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_decode_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_decode_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_decode_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_decode_if.sv'

19. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fetch_to_csr_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fetch_to_csr_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fetch_to_csr_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fetch_to_csr_if.sv'

20. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_req_if.sv'

21. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_to_csr_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_to_csr_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_to_csr_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_to_csr_if.sv'

22. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_req_if.sv'

23. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_rsp_if.sv'

24. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpu_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpu_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpu_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpu_req_if.sv'

25. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ibuffer_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ibuffer_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ibuffer_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ibuffer_if.sv'

26. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_req_if.sv'

27. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_rsp_if.sv'

28. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_req_if.sv'

29. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_rsp_if.sv'

30. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_join_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_join_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_join_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_join_if.sv'

31. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_lsu_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_lsu_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_lsu_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_lsu_req_if.sv'

32. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_req_if.sv'

33. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_rsp_if.sv'

34. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_cache_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_cache_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_cache_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_cache_if.sv'

35. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_memsys_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_memsys_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_memsys_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_memsys_if.sv'

36. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_pipeline_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_pipeline_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_pipeline_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_pipeline_if.sv'

37. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_tex_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_tex_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_tex_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_tex_if.sv'

38. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_csr_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_csr_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_csr_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_csr_if.sv'

39. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_req_if.sv'

40. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_rsp_if.sv'

41. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_warp_ctl_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_warp_ctl_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_warp_ctl_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_warp_ctl_if.sv'

42. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_writeback_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_writeback_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_writeback_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_writeback_if.sv'

43. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_wstall_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_wstall_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_wstall_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_wstall_if.sv'

44. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_axi_adapter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_axi_adapter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_axi_adapter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_axi_adapter.sv'

45. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_insert.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_insert.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_insert.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_insert.sv'

46. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_remove.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_remove.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_remove.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_remove.sv'

47. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bypass_buffer.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bypass_buffer.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bypass_buffer.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bypass_buffer.sv'

48. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_divider.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_divider.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_divider.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_divider.sv'

49. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_dp_ram.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_dp_ram.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_dp_ram.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_dp_ram.sv'

50. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_elastic_buffer.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_elastic_buffer.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_elastic_buffer.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_elastic_buffer.sv'

51. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fair_arbiter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fair_arbiter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fair_arbiter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fair_arbiter.sv'

52. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fifo_queue.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fifo_queue.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fifo_queue.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fifo_queue.sv'

53. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_find_first.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_find_first.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_find_first.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_find_first.sv'

54. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fixed_arbiter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fixed_arbiter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fixed_arbiter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fixed_arbiter.sv'

55. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_buffer.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_buffer.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_buffer.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_buffer.sv'

56. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_queue.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_queue.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_queue.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_queue.sv'

57. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_lzc.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_lzc.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_lzc.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_lzc.sv'

58. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_matrix_arbiter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_matrix_arbiter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_matrix_arbiter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_matrix_arbiter.sv'

59. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_multiplier.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_multiplier.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_multiplier.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_multiplier.sv'

60. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_mux.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_mux.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_mux.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_mux.sv'

61. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_encoder.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_encoder.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_encoder.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_encoder.sv'

62. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_mux.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_mux.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_mux.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_mux.sv'

63. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pending_size.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pending_size.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pending_size.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pending_size.sv'

64. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pipe_register.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pipe_register.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pipe_register.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pipe_register.sv'

65. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_popcount.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_popcount.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_popcount.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_popcount.sv'

66. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_priority_encoder.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_priority_encoder.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_priority_encoder.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_priority_encoder.sv'

67. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_reset_relay.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_reset_relay.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_reset_relay.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_reset_relay.sv'

68. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_rr_arbiter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_rr_arbiter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_rr_arbiter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_rr_arbiter.sv'

69. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scan.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scan.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scan.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scan.sv'

70. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scope.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scope.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scope.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scope.sv'

71. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_serial_div.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_serial_div.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_serial_div.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_serial_div.sv'

72. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_shift_register.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_shift_register.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_shift_register.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_shift_register.sv'

73. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_skid_buffer.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_skid_buffer.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_skid_buffer.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_skid_buffer.sv'

74. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_sp_ram.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_sp_ram.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_sp_ram.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_sp_ram.sv'

75. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_arbiter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_arbiter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_arbiter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_arbiter.sv'

76. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_demux.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_demux.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_demux.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_demux.sv'

77. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_bank.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_bank.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_bank.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_bank.sv'

78. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache.sv'

79. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'

80. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_req_bank_sel.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_req_bank_sel.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_req_bank_sel.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_req_bank_sel.sv'

81. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_rsp_merge.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_rsp_merge.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_rsp_merge.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_rsp_merge.sv'

82. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_data_access.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_data_access.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_data_access.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_data_access.sv'

83. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_flush_ctrl.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_flush_ctrl.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_flush_ctrl.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_flush_ctrl.sv'

84. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_miss_resrv.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_miss_resrv.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_miss_resrv.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_miss_resrv.sv'

85. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_nc_bypass.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_nc_bypass.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_nc_bypass.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_nc_bypass.sv'

86. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_shared_mem.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_shared_mem.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_shared_mem.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_shared_mem.sv'

87. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_tag_access.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_tag_access.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_tag_access.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_tag_access.sv'

88. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'

89. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'

90. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here

91. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'

92. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'

93. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh'

94. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_alu_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_alu_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_alu_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_alu_unit.sv'

95. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cache_arb.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cache_arb.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cache_arb.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cache_arb.sv'

96. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cluster.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cluster.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cluster.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cluster.sv'

97. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_commit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_commit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_commit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_commit.sv'

98. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_core.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_core.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_core.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_core.sv'

99. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_data.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_data.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_data.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_data.sv'

100. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_unit.sv'

101. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_decode.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_decode.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_decode.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_decode.sv'

102. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_dispatch.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_dispatch.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_dispatch.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_dispatch.sv'

103. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_execute.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_execute.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_execute.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_execute.sv'

104. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fetch.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fetch.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fetch.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fetch.sv'

105. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fpu_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fpu_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fpu_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fpu_unit.sv'

106. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpr_stage.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpr_stage.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpr_stage.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpr_stage.sv'

107. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_unit.sv'

108. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ibuffer.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ibuffer.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ibuffer.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ibuffer.sv'

109. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_icache_stage.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_icache_stage.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_icache_stage.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_icache_stage.sv'

110. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ipdom_stack.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ipdom_stack.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ipdom_stack.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ipdom_stack.sv'

111. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_issue.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_issue.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_issue.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_issue.sv'

112. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_lsu_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_lsu_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_lsu_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_lsu_unit.sv'

113. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_arb.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_arb.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_arb.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_arb.sv'

114. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_unit.sv'

115. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_muldiv.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_muldiv.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_muldiv.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_muldiv.sv'

116. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_pipeline.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_pipeline.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_pipeline.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_pipeline.sv'

117. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scoreboard.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scoreboard.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scoreboard.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scoreboard.sv'

118. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_smem_arb.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_smem_arb.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_smem_arb.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_smem_arb.sv'

119. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_warp_sched.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_warp_sched.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_warp_sched.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_warp_sched.sv'

120. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_writeback.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_writeback.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_writeback.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_writeback.sv'

121. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex.sv'

122. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex_axi.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex_axi.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex_axi.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex_axi.sv'

123. Executing PREP pass.

123.1. Executing HIERARCHY pass (managing design hierarchy).
Statically elaborating the Verific parse tree.
Elaborating all modules in library 'work'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bypass_buffer.sv:3: compiling module 'VX_bypass_buffer'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_divider.sv:4: compiling module 'VX_divider'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_queue.sv:4: compiling module 'VX_index_queue'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_mux.sv:4: compiling module 'VX_mux'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_mux.sv:4: compiling module 'VX_onehot_mux'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scope.sv:4: compiling module 'VX_scope'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cache_arb.sv:3: compiling module 'VX_cache_arb'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex_axi.sv:3: compiling module 'Vortex_axi'
VERIFIC-ERROR [VERI-1063] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fpu_unit.sv:160: instantiating unknown module 'VX_fpu_fpga'
Running rewriter 'initial-assertions'.
Clearing rewriter list.
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:10: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:11: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:12: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:13: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:14: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:15: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:28: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:29: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:30: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:31: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:32: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:33: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:34: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:35: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:36: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:37: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:38: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:39: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:40: 'dpi_trace' is not declared

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202306060858]     |
 |                                                                            |
 |  Copyright (C) 2012 - 2023 YosysHQ GmbH                                    |
 |                                                                            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30 (git sha1 f7a8284c7, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `synth.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

6. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

7. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

8. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

9. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

10. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.

11. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_alu_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_alu_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_alu_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_alu_req_if.sv'

12. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_branch_ctl_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_branch_ctl_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_branch_ctl_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_branch_ctl_if.sv'

13. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_cmt_to_csr_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_cmt_to_csr_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_cmt_to_csr_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_cmt_to_csr_if.sv'

14. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_commit_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_commit_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_commit_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_commit_if.sv'

15. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_csr_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_csr_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_csr_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_csr_req_if.sv'

16. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_req_if.sv'

17. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_dcache_rsp_if.sv'

18. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_decode_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_decode_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_decode_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_decode_if.sv'

19. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fetch_to_csr_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fetch_to_csr_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fetch_to_csr_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fetch_to_csr_if.sv'

20. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_req_if.sv'

21. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_to_csr_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_to_csr_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_to_csr_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_fpu_to_csr_if.sv'

22. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_req_if.sv'

23. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpr_rsp_if.sv'

24. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpu_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpu_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpu_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_gpu_req_if.sv'

25. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ibuffer_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ibuffer_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ibuffer_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ibuffer_if.sv'

26. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_req_if.sv'

27. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_icache_rsp_if.sv'

28. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_req_if.sv'

29. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_ifetch_rsp_if.sv'

30. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_join_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_join_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_join_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_join_if.sv'

31. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_lsu_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_lsu_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_lsu_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_lsu_req_if.sv'

32. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_req_if.sv'

33. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/../cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_mem_rsp_if.sv'

34. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_cache_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_cache_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_cache_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_cache_if.sv'

35. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_memsys_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_memsys_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_memsys_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_memsys_if.sv'

36. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_pipeline_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_pipeline_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_pipeline_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_pipeline_if.sv'

37. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_tex_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_tex_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_tex_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_perf_tex_if.sv'

38. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_csr_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_csr_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_csr_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_csr_if.sv'

39. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_req_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_req_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_req_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_req_if.sv'

40. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_rsp_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_rsp_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_rsp_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_tex_rsp_if.sv'

41. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_warp_ctl_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_warp_ctl_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_warp_ctl_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_warp_ctl_if.sv'

42. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_writeback_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_writeback_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_writeback_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_writeback_if.sv'

43. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_wstall_if.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_wstall_if.sv:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_wstall_if.sv:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/interfaces/VX_wstall_if.sv'

44. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_axi_adapter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_axi_adapter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_axi_adapter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_axi_adapter.sv'

45. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_insert.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_insert.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_insert.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_insert.sv'

46. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_remove.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_remove.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_remove.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bits_remove.sv'

47. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bypass_buffer.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bypass_buffer.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bypass_buffer.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bypass_buffer.sv'

48. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_divider.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_divider.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_divider.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_divider.sv'

49. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_dp_ram.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_dp_ram.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_dp_ram.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_dp_ram.sv'

50. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_elastic_buffer.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_elastic_buffer.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_elastic_buffer.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_elastic_buffer.sv'

51. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fair_arbiter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fair_arbiter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fair_arbiter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fair_arbiter.sv'

52. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fifo_queue.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fifo_queue.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fifo_queue.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fifo_queue.sv'

53. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_find_first.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_find_first.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_find_first.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_find_first.sv'

54. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fixed_arbiter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fixed_arbiter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fixed_arbiter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_fixed_arbiter.sv'

55. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_buffer.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_buffer.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_buffer.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_buffer.sv'

56. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_queue.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_queue.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_queue.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_queue.sv'

57. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_lzc.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_lzc.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_lzc.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_lzc.sv'

58. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_matrix_arbiter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_matrix_arbiter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_matrix_arbiter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_matrix_arbiter.sv'

59. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_multiplier.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_multiplier.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_multiplier.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_multiplier.sv'

60. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_mux.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_mux.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_mux.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_mux.sv'

61. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_encoder.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_encoder.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_encoder.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_encoder.sv'

62. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_mux.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_mux.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_mux.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_mux.sv'

63. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pending_size.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pending_size.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pending_size.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pending_size.sv'

64. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pipe_register.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pipe_register.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pipe_register.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_pipe_register.sv'

65. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_popcount.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_popcount.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_popcount.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_popcount.sv'

66. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_priority_encoder.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_priority_encoder.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_priority_encoder.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_priority_encoder.sv'

67. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_reset_relay.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_reset_relay.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_reset_relay.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_reset_relay.sv'

68. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_rr_arbiter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_rr_arbiter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_rr_arbiter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_rr_arbiter.sv'

69. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scan.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scan.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scan.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scan.sv'

70. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scope.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scope.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scope.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scope.sv'

71. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_serial_div.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_serial_div.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_serial_div.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_serial_div.sv'

72. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_shift_register.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_shift_register.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_shift_register.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_shift_register.sv'

73. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_skid_buffer.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_skid_buffer.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_skid_buffer.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_skid_buffer.sv'

74. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_sp_ram.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_sp_ram.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_sp_ram.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_sp_ram.sv'

75. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_arbiter.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_arbiter.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_arbiter.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_arbiter.sv'

76. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_demux.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_demux.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_demux.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_stream_demux.sv'

77. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_bank.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_bank.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_bank.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_bank.sv'

78. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache.sv'

79. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'

80. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_req_bank_sel.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_req_bank_sel.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_req_bank_sel.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_req_bank_sel.sv'

81. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_rsp_merge.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_rsp_merge.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_rsp_merge.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_core_rsp_merge.sv'

82. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_data_access.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_data_access.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_data_access.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_data_access.sv'

83. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_flush_ctrl.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_flush_ctrl.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_flush_ctrl.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_flush_ctrl.sv'

84. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_miss_resrv.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_miss_resrv.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_miss_resrv.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_miss_resrv.sv'

85. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_nc_bypass.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_nc_bypass.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_nc_bypass.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_nc_bypass.sv'

86. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_shared_mem.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_shared_mem.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_shared_mem.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_shared_mem.sv'

87. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_tag_access.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_tag_access.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_cache_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_tag_access.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/cache/VX_tag_access.sv'

88. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'

89. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'

90. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here

91. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'

92. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'

93. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh'

94. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/dpi/float_dpi.vh'

95. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/dpi/util_dpi.vh'

96. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_alu_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_alu_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_alu_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_alu_unit.sv'

97. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cache_arb.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cache_arb.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cache_arb.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cache_arb.sv'

98. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cluster.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cluster.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cluster.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cluster.sv'

99. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_commit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_commit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_commit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_commit.sv'

100. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_core.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_core.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_core.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_core.sv'

101. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_data.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_data.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_data.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_data.sv'

102. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_csr_unit.sv'

103. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_decode.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_decode.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_decode.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_decode.sv'

104. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_dispatch.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_dispatch.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_dispatch.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_dispatch.sv'

105. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_execute.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_execute.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_execute.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_execute.sv'

106. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fetch.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fetch.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fetch.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fetch.sv'

107. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fpu_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fpu_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fpu_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fpu_unit.sv'

108. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpr_stage.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpr_stage.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpr_stage.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpr_stage.sv'

109. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_unit.sv'

110. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ibuffer.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ibuffer.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ibuffer.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ibuffer.sv'

111. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_icache_stage.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_icache_stage.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_icache_stage.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_icache_stage.sv'

112. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ipdom_stack.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ipdom_stack.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ipdom_stack.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_ipdom_stack.sv'

113. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_issue.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_issue.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_issue.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_issue.sv'

114. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_lsu_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_lsu_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_lsu_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_lsu_unit.sv'

115. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_arb.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_arb.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_arb.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_arb.sv'

116. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_unit.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_unit.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_unit.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_mem_unit.sv'

117. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_muldiv.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_muldiv.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_muldiv.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_muldiv.sv'

118. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_pipeline.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_pipeline.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_pipeline.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_pipeline.sv'

119. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scoreboard.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scoreboard.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scoreboard.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scoreboard.sv'

120. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_smem_arb.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_smem_arb.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_smem_arb.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_smem_arb.sv'

121. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_warp_sched.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_warp_sched.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_warp_sched.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_warp_sched.sv'

122. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_writeback.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_writeback.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_writeback.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_writeback.sv'

123. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex.sv'

124. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May23_SW_Release, released at Thu Jun  1 19:25:15 2023.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex_axi.sv'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex_axi.sv:1: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_scope.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh:8: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_platform.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_config.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:5: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: design element 'fpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/fp_cores/VX_fpu_types.vh:30: previous definition of design element 'fpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:413: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-INFO [VERI-1328] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: analyzing included file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:4: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh'
VERIFIC-WARNING [VERI-2171] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: design element 'gpu_types' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_gpu_types.vh:41: previous definition of design element 'gpu_types' is here
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh:414: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_define.vh'
VERIFIC-INFO [VERI-2320] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex_axi.sv:1: back to file '/mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex_axi.sv'

125. Executing PREP pass.

125.1. Executing HIERARCHY pass (managing design hierarchy).
Statically elaborating the Verific parse tree.
Elaborating all modules in library 'work'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_bypass_buffer.sv:3: compiling module 'VX_bypass_buffer'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_divider.sv:4: compiling module 'VX_divider'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_index_queue.sv:4: compiling module 'VX_index_queue'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_mux.sv:4: compiling module 'VX_mux'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_onehot_mux.sv:4: compiling module 'VX_onehot_mux'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/libs/VX_scope.sv:4: compiling module 'VX_scope'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_cache_arb.sv:3: compiling module 'VX_cache_arb'
VERIFIC-INFO [VERI-1018] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/Vortex_axi.sv:3: compiling module 'Vortex_axi'
VERIFIC-ERROR [VERI-1063] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_fpu_unit.sv:160: instantiating unknown module 'VX_fpu_fpga'
Running rewriter 'initial-assertions'.
Clearing rewriter list.
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:10: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:11: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:12: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:13: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:14: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:15: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:28: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:29: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:30: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:31: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:32: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:33: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:34: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:35: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:36: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:37: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:38: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:39: 'dpi_trace' is not declared
VERIFIC-ERROR [VERI-1128] /mnt/c/Users/Charan/Documents/RA/vortex/hw/rtl/VX_trace_instr.vh:40: 'dpi_trace' is not declared
