   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"system_stm32f4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	SystemCoreClock
  20              		.section	.data.SystemCoreClock,"aw",%progbits
  21              		.align	2
  24              	SystemCoreClock:
  25 0000 80D1F008 		.word	150000000
  26              		.global	AHBPrescTable
  27              		.section	.data.AHBPrescTable,"aw",%progbits
  28              		.align	2
  31              	AHBPrescTable:
  32 0000 00       		.byte	0
  33 0001 00       		.byte	0
  34 0002 00       		.byte	0
  35 0003 00       		.byte	0
  36 0004 00       		.byte	0
  37 0005 00       		.byte	0
  38 0006 00       		.byte	0
  39 0007 00       		.byte	0
  40 0008 01       		.byte	1
  41 0009 02       		.byte	2
  42 000a 03       		.byte	3
  43 000b 04       		.byte	4
  44 000c 06       		.byte	6
  45 000d 07       		.byte	7
  46 000e 08       		.byte	8
  47 000f 09       		.byte	9
  48              		.section	.text.SystemInit,"ax",%progbits
  49              		.align	2
  50              		.global	SystemInit
  51              		.thumb
  52              		.thumb_func
  54              	SystemInit:
  55              	.LFB110:
  56              		.file 1 "lib/startup/system_stm32f4xx.c"
   1:lib/startup/system_stm32f4xx.c **** /**
   2:lib/startup/system_stm32f4xx.c ****   ******************************************************************************
   3:lib/startup/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:lib/startup/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:lib/startup/system_stm32f4xx.c ****   * @version V1.0.0
   6:lib/startup/system_stm32f4xx.c ****   * @date    24-October-2011
   7:lib/startup/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:lib/startup/system_stm32f4xx.c ****   *          This file contains the system clock configuration for STM32F4xx devices,
   9:lib/startup/system_stm32f4xx.c ****   *          and is generated by the clock configuration tool
  10:lib/startup/system_stm32f4xx.c ****   *          stm32f4xx_Clock_Configuration_V1.0.0.xls
  11:lib/startup/system_stm32f4xx.c ****   *             
  12:lib/startup/system_stm32f4xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  13:lib/startup/system_stm32f4xx.c ****   *     user application:
  14:lib/startup/system_stm32f4xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  15:lib/startup/system_stm32f4xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  16:lib/startup/system_stm32f4xx.c ****   *                      depending on the configuration made in the clock xls tool. 
  17:lib/startup/system_stm32f4xx.c ****   *                      This function is called at startup just after reset and 
  18:lib/startup/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  19:lib/startup/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  20:lib/startup/system_stm32f4xx.c ****   *
  21:lib/startup/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  22:lib/startup/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  23:lib/startup/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  24:lib/startup/system_stm32f4xx.c ****   *                                     
  25:lib/startup/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:lib/startup/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  27:lib/startup/system_stm32f4xx.c ****   *                                 during program execution.
  28:lib/startup/system_stm32f4xx.c ****   *
  29:lib/startup/system_stm32f4xx.c ****   * 2. After each device reset the HSI (16 MHz) is used as system clock source.
  30:lib/startup/system_stm32f4xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
  31:lib/startup/system_stm32f4xx.c ****   *    configure the system clock before to branch to main program.
  32:lib/startup/system_stm32f4xx.c ****   *
  33:lib/startup/system_stm32f4xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  34:lib/startup/system_stm32f4xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  35:lib/startup/system_stm32f4xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  36:lib/startup/system_stm32f4xx.c ****   *
  37:lib/startup/system_stm32f4xx.c ****   * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
  38:lib/startup/system_stm32f4xx.c ****   *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
  39:lib/startup/system_stm32f4xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  40:lib/startup/system_stm32f4xx.c ****   *    value to your own configuration.
  41:lib/startup/system_stm32f4xx.c ****   *
  42:lib/startup/system_stm32f4xx.c ****   * 5. This file configures the system clock as follows:
  43:lib/startup/system_stm32f4xx.c ****   *=============================================================================
  44:lib/startup/system_stm32f4xx.c ****   *=============================================================================
  45:lib/startup/system_stm32f4xx.c ****   *        Supported STM32F4xx device revision    | Rev A
  46:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  47:lib/startup/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  48:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  49:lib/startup/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 150000000
  50:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  51:lib/startup/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 150000000
  52:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  53:lib/startup/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  54:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  55:lib/startup/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
  56:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  57:lib/startup/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
  58:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  59:lib/startup/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
  60:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  61:lib/startup/system_stm32f4xx.c ****   *        PLL_M                                  | 25
  62:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  63:lib/startup/system_stm32f4xx.c ****   *        PLL_N                                  | 300
  64:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  65:lib/startup/system_stm32f4xx.c ****   *        PLL_P                                  | 2
  66:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  67:lib/startup/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
  68:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  69:lib/startup/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
  70:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  71:lib/startup/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
  72:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  73:lib/startup/system_stm32f4xx.c ****   *        I2S input clock                        | NA
  74:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  75:lib/startup/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
  76:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  77:lib/startup/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
  78:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  79:lib/startup/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 4
  80:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  81:lib/startup/system_stm32f4xx.c ****   *        Prefetch Buffer                        | OFF
  82:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  83:lib/startup/system_stm32f4xx.c ****   *        Instruction cache                      | ON
  84:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  85:lib/startup/system_stm32f4xx.c ****   *        Data cache                             | ON
  86:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  87:lib/startup/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  88:lib/startup/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
  89:lib/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  90:lib/startup/system_stm32f4xx.c ****   *=============================================================================
  91:lib/startup/system_stm32f4xx.c ****   ****************************************************************************** 
  92:lib/startup/system_stm32f4xx.c ****   * @attention
  93:lib/startup/system_stm32f4xx.c ****   *
  94:lib/startup/system_stm32f4xx.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  95:lib/startup/system_stm32f4xx.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  96:lib/startup/system_stm32f4xx.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  97:lib/startup/system_stm32f4xx.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  98:lib/startup/system_stm32f4xx.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  99:lib/startup/system_stm32f4xx.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
 100:lib/startup/system_stm32f4xx.c ****   *
 101:lib/startup/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
 102:lib/startup/system_stm32f4xx.c ****   ******************************************************************************
 103:lib/startup/system_stm32f4xx.c ****   */
 104:lib/startup/system_stm32f4xx.c **** 
 105:lib/startup/system_stm32f4xx.c **** /** @addtogroup CMSIS
 106:lib/startup/system_stm32f4xx.c ****   * @{
 107:lib/startup/system_stm32f4xx.c ****   */
 108:lib/startup/system_stm32f4xx.c **** 
 109:lib/startup/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
 110:lib/startup/system_stm32f4xx.c ****   * @{
 111:lib/startup/system_stm32f4xx.c ****   */  
 112:lib/startup/system_stm32f4xx.c ****   
 113:lib/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
 114:lib/startup/system_stm32f4xx.c ****   * @{
 115:lib/startup/system_stm32f4xx.c ****   */
 116:lib/startup/system_stm32f4xx.c **** 
 117:lib/startup/system_stm32f4xx.c **** #include "stm32f4xx.h"
 118:lib/startup/system_stm32f4xx.c **** 
 119:lib/startup/system_stm32f4xx.c **** /**
 120:lib/startup/system_stm32f4xx.c ****   * @}
 121:lib/startup/system_stm32f4xx.c ****   */
 122:lib/startup/system_stm32f4xx.c **** 
 123:lib/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
 124:lib/startup/system_stm32f4xx.c ****   * @{
 125:lib/startup/system_stm32f4xx.c ****   */
 126:lib/startup/system_stm32f4xx.c **** 
 127:lib/startup/system_stm32f4xx.c **** /**
 128:lib/startup/system_stm32f4xx.c ****   * @}
 129:lib/startup/system_stm32f4xx.c ****   */
 130:lib/startup/system_stm32f4xx.c **** 
 131:lib/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
 132:lib/startup/system_stm32f4xx.c ****   * @{
 133:lib/startup/system_stm32f4xx.c ****   */
 134:lib/startup/system_stm32f4xx.c **** 
 135:lib/startup/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
 136:lib/startup/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 137:lib/startup/system_stm32f4xx.c ****      on STM324xG_EVAL board as data memory  */
 138:lib/startup/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
 139:lib/startup/system_stm32f4xx.c **** 
 140:lib/startup/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 141:lib/startup/system_stm32f4xx.c ****      Internal SRAM. */
 142:lib/startup/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 143:lib/startup/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 144:lib/startup/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 145:lib/startup/system_stm32f4xx.c **** /******************************************************************************/
 146:lib/startup/system_stm32f4xx.c **** 
 147:lib/startup/system_stm32f4xx.c **** /************************* PLL Parameters *************************************/
 148:lib/startup/system_stm32f4xx.c **** /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
 149:lib/startup/system_stm32f4xx.c **** #define PLL_M      25
 150:lib/startup/system_stm32f4xx.c **** #define PLL_N      300
 151:lib/startup/system_stm32f4xx.c **** 
 152:lib/startup/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 153:lib/startup/system_stm32f4xx.c **** #define PLL_P      2
 154:lib/startup/system_stm32f4xx.c **** 
 155:lib/startup/system_stm32f4xx.c **** /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
 156:lib/startup/system_stm32f4xx.c **** #define PLL_Q      7
 157:lib/startup/system_stm32f4xx.c **** 
 158:lib/startup/system_stm32f4xx.c **** /******************************************************************************/
 159:lib/startup/system_stm32f4xx.c **** 
 160:lib/startup/system_stm32f4xx.c **** /**
 161:lib/startup/system_stm32f4xx.c ****   * @}
 162:lib/startup/system_stm32f4xx.c ****   */
 163:lib/startup/system_stm32f4xx.c **** 
 164:lib/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 165:lib/startup/system_stm32f4xx.c ****   * @{
 166:lib/startup/system_stm32f4xx.c ****   */
 167:lib/startup/system_stm32f4xx.c **** 
 168:lib/startup/system_stm32f4xx.c **** /**
 169:lib/startup/system_stm32f4xx.c ****   * @}
 170:lib/startup/system_stm32f4xx.c ****   */
 171:lib/startup/system_stm32f4xx.c **** 
 172:lib/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 173:lib/startup/system_stm32f4xx.c ****   * @{
 174:lib/startup/system_stm32f4xx.c ****   */
 175:lib/startup/system_stm32f4xx.c **** 
 176:lib/startup/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 150000000;
 177:lib/startup/system_stm32f4xx.c **** 
 178:lib/startup/system_stm32f4xx.c ****   __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 179:lib/startup/system_stm32f4xx.c **** 
 180:lib/startup/system_stm32f4xx.c **** /**
 181:lib/startup/system_stm32f4xx.c ****   * @}
 182:lib/startup/system_stm32f4xx.c ****   */
 183:lib/startup/system_stm32f4xx.c **** 
 184:lib/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 185:lib/startup/system_stm32f4xx.c ****   * @{
 186:lib/startup/system_stm32f4xx.c ****   */
 187:lib/startup/system_stm32f4xx.c **** 
 188:lib/startup/system_stm32f4xx.c **** static void SetSysClock(void);
 189:lib/startup/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 190:lib/startup/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 191:lib/startup/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 192:lib/startup/system_stm32f4xx.c **** 
 193:lib/startup/system_stm32f4xx.c **** /**
 194:lib/startup/system_stm32f4xx.c ****   * @}
 195:lib/startup/system_stm32f4xx.c ****   */
 196:lib/startup/system_stm32f4xx.c **** 
 197:lib/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 198:lib/startup/system_stm32f4xx.c ****   * @{
 199:lib/startup/system_stm32f4xx.c ****   */
 200:lib/startup/system_stm32f4xx.c **** 
 201:lib/startup/system_stm32f4xx.c **** /**
 202:lib/startup/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 203:lib/startup/system_stm32f4xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 204:lib/startup/system_stm32f4xx.c ****   *         SystemFrequency variable.
 205:lib/startup/system_stm32f4xx.c ****   * @param  None
 206:lib/startup/system_stm32f4xx.c ****   * @retval None
 207:lib/startup/system_stm32f4xx.c ****   */
 208:lib/startup/system_stm32f4xx.c **** void SystemInit(void)
 209:lib/startup/system_stm32f4xx.c **** {
  57              		.loc 1 209 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 1, uses_anonymous_args = 0
  61 0000 80B5     		push	{r7, lr}
  62              	.LCFI0:
  63              		.cfi_def_cfa_offset 8
  64              		.cfi_offset 7, -8
  65              		.cfi_offset 14, -4
  66 0002 00AF     		add	r7, sp, #0
  67              	.LCFI1:
  68              		.cfi_def_cfa_register 7
 210:lib/startup/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 211:lib/startup/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 212:lib/startup/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  69              		.loc 1 212 0
  70 0004 4FF46D43 		mov	r3, #60672
  71 0008 CEF20003 		movt	r3, 57344
  72 000c 4FF46D42 		mov	r2, #60672
  73 0010 CEF20002 		movt	r2, 57344
  74 0014 D2F88820 		ldr	r2, [r2, #136]
  75 0018 42F47002 		orr	r2, r2, #15728640
  76 001c C3F88820 		str	r2, [r3, #136]
 213:lib/startup/system_stm32f4xx.c ****   #endif
 214:lib/startup/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 215:lib/startup/system_stm32f4xx.c ****   /* Set HSION bit */
 216:lib/startup/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  77              		.loc 1 216 0
  78 0020 4FF46053 		mov	r3, #14336
  79 0024 C4F20203 		movt	r3, 16386
  80 0028 4FF46052 		mov	r2, #14336
  81 002c C4F20202 		movt	r2, 16386
  82 0030 1268     		ldr	r2, [r2]
  83 0032 42F00102 		orr	r2, r2, #1
  84 0036 1A60     		str	r2, [r3]
 217:lib/startup/system_stm32f4xx.c **** 
 218:lib/startup/system_stm32f4xx.c ****   /* Reset CFGR register */
 219:lib/startup/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
  85              		.loc 1 219 0
  86 0038 4FF46053 		mov	r3, #14336
  87 003c C4F20203 		movt	r3, 16386
  88 0040 0022     		movs	r2, #0
  89 0042 9A60     		str	r2, [r3, #8]
 220:lib/startup/system_stm32f4xx.c **** 
 221:lib/startup/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 222:lib/startup/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  90              		.loc 1 222 0
  91 0044 4FF46053 		mov	r3, #14336
  92 0048 C4F20203 		movt	r3, 16386
  93 004c 4FF46052 		mov	r2, #14336
  94 0050 C4F20202 		movt	r2, 16386
  95 0054 1268     		ldr	r2, [r2]
  96 0056 22F08472 		bic	r2, r2, #17301504
  97 005a 22F48032 		bic	r2, r2, #65536
  98 005e 1A60     		str	r2, [r3]
 223:lib/startup/system_stm32f4xx.c **** 
 224:lib/startup/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 225:lib/startup/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
  99              		.loc 1 225 0
 100 0060 4FF46053 		mov	r3, #14336
 101 0064 C4F20203 		movt	r3, 16386
 102 0068 43F21002 		movw	r2, #12304
 103 006c C2F20042 		movt	r2, 9216
 104 0070 5A60     		str	r2, [r3, #4]
 226:lib/startup/system_stm32f4xx.c **** 
 227:lib/startup/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 228:lib/startup/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 105              		.loc 1 228 0
 106 0072 4FF46053 		mov	r3, #14336
 107 0076 C4F20203 		movt	r3, 16386
 108 007a 4FF46052 		mov	r2, #14336
 109 007e C4F20202 		movt	r2, 16386
 110 0082 1268     		ldr	r2, [r2]
 111 0084 22F48022 		bic	r2, r2, #262144
 112 0088 1A60     		str	r2, [r3]
 229:lib/startup/system_stm32f4xx.c **** 
 230:lib/startup/system_stm32f4xx.c ****   /* Disable all interrupts */
 231:lib/startup/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
 113              		.loc 1 231 0
 114 008a 4FF46053 		mov	r3, #14336
 115 008e C4F20203 		movt	r3, 16386
 116 0092 0022     		movs	r2, #0
 117 0094 DA60     		str	r2, [r3, #12]
 232:lib/startup/system_stm32f4xx.c **** 
 233:lib/startup/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 234:lib/startup/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 235:lib/startup/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 236:lib/startup/system_stm32f4xx.c ****          
 237:lib/startup/system_stm32f4xx.c ****   /* Configure the System clock source, PLL Multiplier and Divider factors, 
 238:lib/startup/system_stm32f4xx.c ****      AHB/APBx prescalers and Flash settings ----------------------------------*/
 239:lib/startup/system_stm32f4xx.c ****   SetSysClock();
 118              		.loc 1 239 0
 119 0096 FFF7FEFF 		bl	SetSysClock
 240:lib/startup/system_stm32f4xx.c **** 
 241:lib/startup/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 242:lib/startup/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 243:lib/startup/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 244:lib/startup/system_stm32f4xx.c **** #else
 245:lib/startup/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 120              		.loc 1 245 0
 121 009a 4FF46D43 		mov	r3, #60672
 122 009e CEF20003 		movt	r3, 57344
 123 00a2 4FF00062 		mov	r2, #134217728
 124 00a6 9A60     		str	r2, [r3, #8]
 246:lib/startup/system_stm32f4xx.c **** #endif
 247:lib/startup/system_stm32f4xx.c **** }
 125              		.loc 1 247 0
 126 00a8 80BD     		pop	{r7, pc}
 127              		.cfi_endproc
 128              	.LFE110:
 130 00aa 00BF     		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 131              		.align	2
 132              		.global	SystemCoreClockUpdate
 133              		.thumb
 134              		.thumb_func
 136              	SystemCoreClockUpdate:
 137              	.LFB111:
 248:lib/startup/system_stm32f4xx.c **** 
 249:lib/startup/system_stm32f4xx.c **** /**
 250:lib/startup/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 251:lib/startup/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 252:lib/startup/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 253:lib/startup/system_stm32f4xx.c ****   *         other parameters.
 254:lib/startup/system_stm32f4xx.c ****   *           
 255:lib/startup/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 256:lib/startup/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 257:lib/startup/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 258:lib/startup/system_stm32f4xx.c ****   *     
 259:lib/startup/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 260:lib/startup/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 261:lib/startup/system_stm32f4xx.c ****   *           constant and the selected clock source:
 262:lib/startup/system_stm32f4xx.c ****   *             
 263:lib/startup/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 264:lib/startup/system_stm32f4xx.c ****   *                                              
 265:lib/startup/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 266:lib/startup/system_stm32f4xx.c ****   *                          
 267:lib/startup/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 268:lib/startup/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 269:lib/startup/system_stm32f4xx.c ****   *         
 270:lib/startup/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 271:lib/startup/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 272:lib/startup/system_stm32f4xx.c ****   *             in voltage and temperature.   
 273:lib/startup/system_stm32f4xx.c ****   *    
 274:lib/startup/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 275:lib/startup/system_stm32f4xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 276:lib/startup/system_stm32f4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 277:lib/startup/system_stm32f4xx.c ****   *              have wrong result.
 278:lib/startup/system_stm32f4xx.c ****   *                
 279:lib/startup/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 280:lib/startup/system_stm32f4xx.c ****   *           value for HSE crystal.
 281:lib/startup/system_stm32f4xx.c ****   *     
 282:lib/startup/system_stm32f4xx.c ****   * @param  None
 283:lib/startup/system_stm32f4xx.c ****   * @retval None
 284:lib/startup/system_stm32f4xx.c ****   */
 285:lib/startup/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 286:lib/startup/system_stm32f4xx.c **** {
 138              		.loc 1 286 0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 24
 141              		@ frame_needed = 1, uses_anonymous_args = 0
 142              		@ link register save eliminated.
 143 0000 80B4     		push	{r7}
 144              	.LCFI2:
 145              		.cfi_def_cfa_offset 4
 146              		.cfi_offset 7, -4
 147 0002 87B0     		sub	sp, sp, #28
 148              	.LCFI3:
 149              		.cfi_def_cfa_offset 32
 150 0004 00AF     		add	r7, sp, #0
 151              	.LCFI4:
 152              		.cfi_def_cfa_register 7
 287:lib/startup/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 153              		.loc 1 287 0
 154 0006 0023     		movs	r3, #0
 155 0008 3B61     		str	r3, [r7, #16]
 156 000a 0023     		movs	r3, #0
 157 000c 7B61     		str	r3, [r7, #20]
 158 000e 0223     		movs	r3, #2
 159 0010 FB60     		str	r3, [r7, #12]
 160 0012 0023     		movs	r3, #0
 161 0014 BB60     		str	r3, [r7, #8]
 162 0016 0223     		movs	r3, #2
 163 0018 7B60     		str	r3, [r7, #4]
 288:lib/startup/system_stm32f4xx.c ****   
 289:lib/startup/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 290:lib/startup/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 164              		.loc 1 290 0
 165 001a 4FF46053 		mov	r3, #14336
 166 001e C4F20203 		movt	r3, 16386
 167 0022 9B68     		ldr	r3, [r3, #8]
 168 0024 03F00C03 		and	r3, r3, #12
 169 0028 3B61     		str	r3, [r7, #16]
 291:lib/startup/system_stm32f4xx.c **** 
 292:lib/startup/system_stm32f4xx.c ****   switch (tmp)
 170              		.loc 1 292 0
 171 002a 3B69     		ldr	r3, [r7, #16]
 172 002c 042B     		cmp	r3, #4
 173 002e 0DD0     		beq	.L4
 174 0030 082B     		cmp	r3, #8
 175 0032 15D0     		beq	.L5
 176 0034 002B     		cmp	r3, #0
 177 0036 63D1     		bne	.L10
 293:lib/startup/system_stm32f4xx.c ****   {
 294:lib/startup/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 295:lib/startup/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 178              		.loc 1 295 0
 179 0038 40F20003 		movw	r3, #:lower16:SystemCoreClock
 180 003c C0F20003 		movt	r3, #:upper16:SystemCoreClock
 181 0040 4FF41052 		mov	r2, #9216
 182 0044 C0F2F402 		movt	r2, 244
 183 0048 1A60     		str	r2, [r3]
 296:lib/startup/system_stm32f4xx.c ****       break;
 184              		.loc 1 296 0
 185 004a 63E0     		b	.L7
 186              	.L4:
 297:lib/startup/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 298:lib/startup/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 187              		.loc 1 298 0
 188 004c 40F20003 		movw	r3, #:lower16:SystemCoreClock
 189 0050 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 190 0054 47F64002 		movw	r2, #30784
 191 0058 C0F27D12 		movt	r2, 381
 192 005c 1A60     		str	r2, [r3]
 299:lib/startup/system_stm32f4xx.c ****       break;
 193              		.loc 1 299 0
 194 005e 59E0     		b	.L7
 195              	.L5:
 300:lib/startup/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 301:lib/startup/system_stm32f4xx.c **** 
 302:lib/startup/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 303:lib/startup/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 304:lib/startup/system_stm32f4xx.c ****          */    
 305:lib/startup/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 196              		.loc 1 305 0
 197 0060 4FF46053 		mov	r3, #14336
 198 0064 C4F20203 		movt	r3, 16386
 199 0068 5B68     		ldr	r3, [r3, #4]
 200 006a 03F48003 		and	r3, r3, #4194304
 201 006e 9B0D     		lsrs	r3, r3, #22
 202 0070 BB60     		str	r3, [r7, #8]
 306:lib/startup/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 203              		.loc 1 306 0
 204 0072 4FF46053 		mov	r3, #14336
 205 0076 C4F20203 		movt	r3, 16386
 206 007a 5B68     		ldr	r3, [r3, #4]
 207 007c 03F03F03 		and	r3, r3, #63
 208 0080 7B60     		str	r3, [r7, #4]
 307:lib/startup/system_stm32f4xx.c ****       
 308:lib/startup/system_stm32f4xx.c ****       if (pllsource != 0)
 209              		.loc 1 308 0
 210 0082 BB68     		ldr	r3, [r7, #8]
 211 0084 002B     		cmp	r3, #0
 212 0086 13D0     		beq	.L8
 309:lib/startup/system_stm32f4xx.c ****       {
 310:lib/startup/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 311:lib/startup/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 213              		.loc 1 311 0
 214 0088 47F64003 		movw	r3, #30784
 215 008c C0F27D13 		movt	r3, 381
 216 0090 7A68     		ldr	r2, [r7, #4]
 217 0092 B3FBF2F2 		udiv	r2, r3, r2
 218 0096 4FF46053 		mov	r3, #14336
 219 009a C4F20203 		movt	r3, 16386
 220 009e 5968     		ldr	r1, [r3, #4]
 221 00a0 47F6C073 		movw	r3, #32704
 222 00a4 0B40     		ands	r3, r3, r1
 223 00a6 9B09     		lsrs	r3, r3, #6
 224 00a8 03FB02F3 		mul	r3, r3, r2
 225 00ac 7B61     		str	r3, [r7, #20]
 226 00ae 12E0     		b	.L9
 227              	.L8:
 312:lib/startup/system_stm32f4xx.c ****       }
 313:lib/startup/system_stm32f4xx.c ****       else
 314:lib/startup/system_stm32f4xx.c ****       {
 315:lib/startup/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 316:lib/startup/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 228              		.loc 1 316 0
 229 00b0 4FF41053 		mov	r3, #9216
 230 00b4 C0F2F403 		movt	r3, 244
 231 00b8 7A68     		ldr	r2, [r7, #4]
 232 00ba B3FBF2F2 		udiv	r2, r3, r2
 233 00be 4FF46053 		mov	r3, #14336
 234 00c2 C4F20203 		movt	r3, 16386
 235 00c6 5968     		ldr	r1, [r3, #4]
 236 00c8 47F6C073 		movw	r3, #32704
 237 00cc 0B40     		ands	r3, r3, r1
 238 00ce 9B09     		lsrs	r3, r3, #6
 239 00d0 03FB02F3 		mul	r3, r3, r2
 240 00d4 7B61     		str	r3, [r7, #20]
 241              	.L9:
 317:lib/startup/system_stm32f4xx.c ****       }
 318:lib/startup/system_stm32f4xx.c **** 
 319:lib/startup/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 242              		.loc 1 319 0
 243 00d6 4FF46053 		mov	r3, #14336
 244 00da C4F20203 		movt	r3, 16386
 245 00de 5B68     		ldr	r3, [r3, #4]
 246 00e0 03F44033 		and	r3, r3, #196608
 247 00e4 1B0C     		lsrs	r3, r3, #16
 248 00e6 0133     		adds	r3, r3, #1
 249 00e8 5B00     		lsls	r3, r3, #1
 250 00ea FB60     		str	r3, [r7, #12]
 320:lib/startup/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 251              		.loc 1 320 0
 252 00ec 7A69     		ldr	r2, [r7, #20]
 253 00ee FB68     		ldr	r3, [r7, #12]
 254 00f0 B2FBF3F2 		udiv	r2, r2, r3
 255 00f4 40F20003 		movw	r3, #:lower16:SystemCoreClock
 256 00f8 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 257 00fc 1A60     		str	r2, [r3]
 321:lib/startup/system_stm32f4xx.c ****       break;
 258              		.loc 1 321 0
 259 00fe 09E0     		b	.L7
 260              	.L10:
 322:lib/startup/system_stm32f4xx.c ****     default:
 323:lib/startup/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 261              		.loc 1 323 0
 262 0100 40F20003 		movw	r3, #:lower16:SystemCoreClock
 263 0104 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 264 0108 4FF41052 		mov	r2, #9216
 265 010c C0F2F402 		movt	r2, 244
 266 0110 1A60     		str	r2, [r3]
 324:lib/startup/system_stm32f4xx.c ****       break;
 267              		.loc 1 324 0
 268 0112 00BF     		nop
 269              	.L7:
 325:lib/startup/system_stm32f4xx.c ****   }
 326:lib/startup/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 327:lib/startup/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 328:lib/startup/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 270              		.loc 1 328 0
 271 0114 4FF46053 		mov	r3, #14336
 272 0118 C4F20203 		movt	r3, 16386
 273 011c 9B68     		ldr	r3, [r3, #8]
 274 011e 03F0F003 		and	r3, r3, #240
 275 0122 1A09     		lsrs	r2, r3, #4
 276 0124 40F20003 		movw	r3, #:lower16:AHBPrescTable
 277 0128 C0F20003 		movt	r3, #:upper16:AHBPrescTable
 278 012c 9B5C     		ldrb	r3, [r3, r2]
 279 012e DBB2     		uxtb	r3, r3
 280 0130 3B61     		str	r3, [r7, #16]
 329:lib/startup/system_stm32f4xx.c ****   /* HCLK frequency */
 330:lib/startup/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 281              		.loc 1 330 0
 282 0132 40F20003 		movw	r3, #:lower16:SystemCoreClock
 283 0136 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 284 013a 1A68     		ldr	r2, [r3]
 285 013c 3B69     		ldr	r3, [r7, #16]
 286 013e DA40     		lsrs	r2, r2, r3
 287 0140 40F20003 		movw	r3, #:lower16:SystemCoreClock
 288 0144 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 289 0148 1A60     		str	r2, [r3]
 331:lib/startup/system_stm32f4xx.c **** }
 290              		.loc 1 331 0
 291 014a 1C37     		adds	r7, r7, #28
 292 014c BD46     		mov	sp, r7
 293              		@ sp needed
 294 014e 5DF8047B 		ldr	r7, [sp], #4
 295 0152 7047     		bx	lr
 296              		.cfi_endproc
 297              	.LFE111:
 299              		.section	.text.SetSysClock,"ax",%progbits
 300              		.align	2
 301              		.thumb
 302              		.thumb_func
 304              	SetSysClock:
 305              	.LFB112:
 332:lib/startup/system_stm32f4xx.c **** 
 333:lib/startup/system_stm32f4xx.c **** /**
 334:lib/startup/system_stm32f4xx.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
 335:lib/startup/system_stm32f4xx.c ****   *         AHB/APBx prescalers and Flash settings
 336:lib/startup/system_stm32f4xx.c ****   * @Note   This function should be called only once the RCC clock configuration  
 337:lib/startup/system_stm32f4xx.c ****   *         is reset to the default reset state (done in SystemInit() function).   
 338:lib/startup/system_stm32f4xx.c ****   * @param  None
 339:lib/startup/system_stm32f4xx.c ****   * @retval None
 340:lib/startup/system_stm32f4xx.c ****   */
 341:lib/startup/system_stm32f4xx.c **** static void SetSysClock(void)
 342:lib/startup/system_stm32f4xx.c **** {
 306              		.loc 1 342 0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 8
 309              		@ frame_needed = 1, uses_anonymous_args = 0
 310              		@ link register save eliminated.
 311 0000 80B4     		push	{r7}
 312              	.LCFI5:
 313              		.cfi_def_cfa_offset 4
 314              		.cfi_offset 7, -4
 315 0002 83B0     		sub	sp, sp, #12
 316              	.LCFI6:
 317              		.cfi_def_cfa_offset 16
 318 0004 00AF     		add	r7, sp, #0
 319              	.LCFI7:
 320              		.cfi_def_cfa_register 7
 343:lib/startup/system_stm32f4xx.c **** /******************************************************************************/
 344:lib/startup/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 345:lib/startup/system_stm32f4xx.c **** /******************************************************************************/
 346:lib/startup/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 321              		.loc 1 346 0
 322 0006 0023     		movs	r3, #0
 323 0008 7B60     		str	r3, [r7, #4]
 324 000a 0023     		movs	r3, #0
 325 000c 3B60     		str	r3, [r7]
 347:lib/startup/system_stm32f4xx.c ****   
 348:lib/startup/system_stm32f4xx.c ****   /* Enable HSE */
 349:lib/startup/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 326              		.loc 1 349 0
 327 000e 4FF46053 		mov	r3, #14336
 328 0012 C4F20203 		movt	r3, 16386
 329 0016 4FF46052 		mov	r2, #14336
 330 001a C4F20202 		movt	r2, 16386
 331 001e 1268     		ldr	r2, [r2]
 332 0020 42F48032 		orr	r2, r2, #65536
 333 0024 1A60     		str	r2, [r3]
 334              	.L13:
 350:lib/startup/system_stm32f4xx.c ****  
 351:lib/startup/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 352:lib/startup/system_stm32f4xx.c ****   do
 353:lib/startup/system_stm32f4xx.c ****   {
 354:lib/startup/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 335              		.loc 1 354 0 discriminator 1
 336 0026 4FF46053 		mov	r3, #14336
 337 002a C4F20203 		movt	r3, 16386
 338 002e 1B68     		ldr	r3, [r3]
 339 0030 03F40033 		and	r3, r3, #131072
 340 0034 3B60     		str	r3, [r7]
 355:lib/startup/system_stm32f4xx.c ****     StartUpCounter++;
 341              		.loc 1 355 0 discriminator 1
 342 0036 7B68     		ldr	r3, [r7, #4]
 343 0038 0133     		adds	r3, r3, #1
 344 003a 7B60     		str	r3, [r7, #4]
 356:lib/startup/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 345              		.loc 1 356 0 discriminator 1
 346 003c 3B68     		ldr	r3, [r7]
 347 003e 002B     		cmp	r3, #0
 348 0040 03D1     		bne	.L12
 349 0042 7B68     		ldr	r3, [r7, #4]
 350 0044 B3F5A06F 		cmp	r3, #1280
 351 0048 EDD1     		bne	.L13
 352              	.L12:
 357:lib/startup/system_stm32f4xx.c **** 
 358:lib/startup/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 353              		.loc 1 358 0
 354 004a 4FF46053 		mov	r3, #14336
 355 004e C4F20203 		movt	r3, 16386
 356 0052 1B68     		ldr	r3, [r3]
 357 0054 03F40033 		and	r3, r3, #131072
 358 0058 002B     		cmp	r3, #0
 359 005a 02D0     		beq	.L14
 359:lib/startup/system_stm32f4xx.c ****   {
 360:lib/startup/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
 360              		.loc 1 360 0
 361 005c 0123     		movs	r3, #1
 362 005e 3B60     		str	r3, [r7]
 363 0060 01E0     		b	.L15
 364              	.L14:
 361:lib/startup/system_stm32f4xx.c ****   }
 362:lib/startup/system_stm32f4xx.c ****   else
 363:lib/startup/system_stm32f4xx.c ****   {
 364:lib/startup/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 365              		.loc 1 364 0
 366 0062 0023     		movs	r3, #0
 367 0064 3B60     		str	r3, [r7]
 368              	.L15:
 365:lib/startup/system_stm32f4xx.c ****   }
 366:lib/startup/system_stm32f4xx.c **** 
 367:lib/startup/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
 369              		.loc 1 367 0
 370 0066 3B68     		ldr	r3, [r7]
 371 0068 012B     		cmp	r3, #1
 372 006a 40F08280 		bne	.L11
 368:lib/startup/system_stm32f4xx.c ****   {
 369:lib/startup/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
 370:lib/startup/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 373              		.loc 1 370 0
 374 006e 4FF46053 		mov	r3, #14336
 375 0072 C4F20203 		movt	r3, 16386
 376 0076 4FF46052 		mov	r2, #14336
 377 007a C4F20202 		movt	r2, 16386
 378 007e 126C     		ldr	r2, [r2, #64]
 379 0080 42F08052 		orr	r2, r2, #268435456
 380 0084 1A64     		str	r2, [r3, #64]
 371:lib/startup/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 381              		.loc 1 371 0
 382 0086 4FF4E043 		mov	r3, #28672
 383 008a C4F20003 		movt	r3, 16384
 384 008e 4FF4E042 		mov	r2, #28672
 385 0092 C4F20002 		movt	r2, 16384
 386 0096 1268     		ldr	r2, [r2]
 387 0098 42F48042 		orr	r2, r2, #16384
 388 009c 1A60     		str	r2, [r3]
 372:lib/startup/system_stm32f4xx.c **** 
 373:lib/startup/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 374:lib/startup/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 389              		.loc 1 374 0
 390 009e 4FF46053 		mov	r3, #14336
 391 00a2 C4F20203 		movt	r3, 16386
 392 00a6 4FF46052 		mov	r2, #14336
 393 00aa C4F20202 		movt	r2, 16386
 394 00ae 9268     		ldr	r2, [r2, #8]
 395 00b0 9A60     		str	r2, [r3, #8]
 375:lib/startup/system_stm32f4xx.c ****       
 376:lib/startup/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 377:lib/startup/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 396              		.loc 1 377 0
 397 00b2 4FF46053 		mov	r3, #14336
 398 00b6 C4F20203 		movt	r3, 16386
 399 00ba 4FF46052 		mov	r2, #14336
 400 00be C4F20202 		movt	r2, 16386
 401 00c2 9268     		ldr	r2, [r2, #8]
 402 00c4 42F40042 		orr	r2, r2, #32768
 403 00c8 9A60     		str	r2, [r3, #8]
 378:lib/startup/system_stm32f4xx.c ****     
 379:lib/startup/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 380:lib/startup/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 404              		.loc 1 380 0
 405 00ca 4FF46053 		mov	r3, #14336
 406 00ce C4F20203 		movt	r3, 16386
 407 00d2 4FF46052 		mov	r2, #14336
 408 00d6 C4F20202 		movt	r2, 16386
 409 00da 9268     		ldr	r2, [r2, #8]
 410 00dc 42F4A052 		orr	r2, r2, #5120
 411 00e0 9A60     		str	r2, [r3, #8]
 381:lib/startup/system_stm32f4xx.c **** 
 382:lib/startup/system_stm32f4xx.c ****     /* Configure the main PLL */
 383:lib/startup/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 412              		.loc 1 383 0
 413 00e2 4FF46053 		mov	r3, #14336
 414 00e6 C4F20203 		movt	r3, 16386
 415 00ea 44F61932 		movw	r2, #19225
 416 00ee C0F24072 		movt	r2, 1856
 417 00f2 5A60     		str	r2, [r3, #4]
 384:lib/startup/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 385:lib/startup/system_stm32f4xx.c **** 
 386:lib/startup/system_stm32f4xx.c ****     /* Enable the main PLL */
 387:lib/startup/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 418              		.loc 1 387 0
 419 00f4 4FF46053 		mov	r3, #14336
 420 00f8 C4F20203 		movt	r3, 16386
 421 00fc 4FF46052 		mov	r2, #14336
 422 0100 C4F20202 		movt	r2, 16386
 423 0104 1268     		ldr	r2, [r2]
 424 0106 42F08072 		orr	r2, r2, #16777216
 425 010a 1A60     		str	r2, [r3]
 388:lib/startup/system_stm32f4xx.c **** 
 389:lib/startup/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 390:lib/startup/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 426              		.loc 1 390 0
 427 010c 00BF     		nop
 428              	.L17:
 429              		.loc 1 390 0 is_stmt 0 discriminator 1
 430 010e 4FF46053 		mov	r3, #14336
 431 0112 C4F20203 		movt	r3, 16386
 432 0116 1B68     		ldr	r3, [r3]
 433 0118 03F00073 		and	r3, r3, #33554432
 434 011c 002B     		cmp	r3, #0
 435 011e F6D0     		beq	.L17
 391:lib/startup/system_stm32f4xx.c ****     {
 392:lib/startup/system_stm32f4xx.c ****     }
 393:lib/startup/system_stm32f4xx.c ****    
 394:lib/startup/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 395:lib/startup/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_4WS;
 436              		.loc 1 395 0 is_stmt 1
 437 0120 4FF47053 		mov	r3, #15360
 438 0124 C4F20203 		movt	r3, 16386
 439 0128 40F20462 		movw	r2, #1540
 440 012c 1A60     		str	r2, [r3]
 396:lib/startup/system_stm32f4xx.c **** 
 397:lib/startup/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 398:lib/startup/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 441              		.loc 1 398 0
 442 012e 4FF46053 		mov	r3, #14336
 443 0132 C4F20203 		movt	r3, 16386
 444 0136 4FF46052 		mov	r2, #14336
 445 013a C4F20202 		movt	r2, 16386
 446 013e 9268     		ldr	r2, [r2, #8]
 447 0140 22F00302 		bic	r2, r2, #3
 448 0144 9A60     		str	r2, [r3, #8]
 399:lib/startup/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 449              		.loc 1 399 0
 450 0146 4FF46053 		mov	r3, #14336
 451 014a C4F20203 		movt	r3, 16386
 452 014e 4FF46052 		mov	r2, #14336
 453 0152 C4F20202 		movt	r2, 16386
 454 0156 9268     		ldr	r2, [r2, #8]
 455 0158 42F00202 		orr	r2, r2, #2
 456 015c 9A60     		str	r2, [r3, #8]
 400:lib/startup/system_stm32f4xx.c **** 
 401:lib/startup/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 402:lib/startup/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 457              		.loc 1 402 0
 458 015e 00BF     		nop
 459              	.L18:
 460              		.loc 1 402 0 is_stmt 0 discriminator 1
 461 0160 4FF46053 		mov	r3, #14336
 462 0164 C4F20203 		movt	r3, 16386
 463 0168 9B68     		ldr	r3, [r3, #8]
 464 016a 03F00C03 		and	r3, r3, #12
 465 016e 082B     		cmp	r3, #8
 466 0170 F6D1     		bne	.L18
 467              	.L11:
 403:lib/startup/system_stm32f4xx.c ****     {
 404:lib/startup/system_stm32f4xx.c ****     }
 405:lib/startup/system_stm32f4xx.c ****   }
 406:lib/startup/system_stm32f4xx.c ****   else
 407:lib/startup/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 408:lib/startup/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 409:lib/startup/system_stm32f4xx.c ****   }
 410:lib/startup/system_stm32f4xx.c **** 
 411:lib/startup/system_stm32f4xx.c **** }
 468              		.loc 1 411 0 is_stmt 1
 469 0172 0C37     		adds	r7, r7, #12
 470 0174 BD46     		mov	sp, r7
 471              		@ sp needed
 472 0176 5DF8047B 		ldr	r7, [sp], #4
 473 017a 7047     		bx	lr
 474              		.cfi_endproc
 475              	.LFE112:
 477              		.text
 478              	.Letext0:
 479              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 480              		.file 3 "/usr/include/newlib/stdint.h"
 481              		.file 4 "lib/chip/CMSIS/Include/core_cm4.h"
 482              		.file 5 "lib/chip/CMSIS/ST/STM32F4xx/Include/stm32f4xx.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f4xx.c
     /tmp/ccp6LXac.s:24     .data.SystemCoreClock:00000000 SystemCoreClock
     /tmp/ccp6LXac.s:21     .data.SystemCoreClock:00000000 $d
     /tmp/ccp6LXac.s:31     .data.AHBPrescTable:00000000 AHBPrescTable
     /tmp/ccp6LXac.s:28     .data.AHBPrescTable:00000000 $d
     /tmp/ccp6LXac.s:49     .text.SystemInit:00000000 $t
     /tmp/ccp6LXac.s:54     .text.SystemInit:00000000 SystemInit
     /tmp/ccp6LXac.s:304    .text.SetSysClock:00000000 SetSysClock
     /tmp/ccp6LXac.s:131    .text.SystemCoreClockUpdate:00000000 $t
     /tmp/ccp6LXac.s:136    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
     /tmp/ccp6LXac.s:300    .text.SetSysClock:00000000 $t
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
