	component olive_std_core is
		port (
			clk_100m_clk           : in    std_logic                     := 'X';             -- clk
			clk_40m_clk            : in    std_logic                     := 'X';             -- clk
			epcs_ss_n              : out   std_logic;                                        -- ss_n
			epcs_sclk              : out   std_logic;                                        -- sclk
			epcs_mosi              : out   std_logic;                                        -- mosi
			epcs_miso              : in    std_logic                     := 'X';             -- miso
			hostuart_rxd           : in    std_logic                     := 'X';             -- rxd
			hostuart_txd           : out   std_logic;                                        -- txd
			i2c_scl                : in    std_logic                     := 'X';             -- scl
			i2c_scl_oe             : out   std_logic;                                        -- scl_oe
			i2c_sda                : in    std_logic                     := 'X';             -- sda
			i2c_sda_oe             : out   std_logic;                                        -- sda_oe
			led_export             : out   std_logic;                                        -- export
			nios2_cpu_resetrequest : in    std_logic                     := 'X';             -- cpu_resetrequest
			nios2_cpu_resettaken   : out   std_logic;                                        -- cpu_resettaken
			pfcif_pfc_clk          : out   std_logic;                                        -- pfc_clk
			pfcif_pfc_reset        : out   std_logic;                                        -- pfc_reset
			pfcif_cmd              : out   std_logic_vector(36 downto 0);                    -- cmd
			pfcif_resp             : in    std_logic_vector(31 downto 0) := (others => 'X'); -- resp
			reset_reset_n          : in    std_logic                     := 'X';             -- reset_n
			sdr_addr               : out   std_logic_vector(11 downto 0);                    -- addr
			sdr_ba                 : out   std_logic_vector(1 downto 0);                     -- ba
			sdr_cas_n              : out   std_logic;                                        -- cas_n
			sdr_cke                : out   std_logic;                                        -- cke
			sdr_cs_n               : out   std_logic;                                        -- cs_n
			sdr_dq                 : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdr_dqm                : out   std_logic_vector(1 downto 0);                     -- dqm
			sdr_ras_n              : out   std_logic;                                        -- ras_n
			sdr_we_n               : out   std_logic;                                        -- we_n
			servo_pwm              : out   std_logic_vector(7 downto 0);                     -- pwm
			servo_dsm              : out   std_logic_vector(7 downto 0);                     -- dsm
			spi_ss_n               : out   std_logic;                                        -- ss_n
			spi_sclk               : out   std_logic;                                        -- sclk
			spi_mosi               : out   std_logic;                                        -- mosi
			spi_miso               : in    std_logic                     := 'X';             -- miso
			uart0_rxd              : in    std_logic                     := 'X';             -- rxd
			uart0_txd              : out   std_logic;                                        -- txd
			uart0_cts_n            : in    std_logic                     := 'X';             -- cts_n
			uart0_rts_n            : out   std_logic;                                        -- rts_n
			uart1_rxd              : in    std_logic                     := 'X';             -- rxd
			uart1_txd              : out   std_logic;                                        -- txd
			uart1_cts_n            : in    std_logic                     := 'X';             -- cts_n
			uart1_rts_n            : out   std_logic                                         -- rts_n
		);
	end component olive_std_core;

