/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az257-132
+ date
Tue Sep 19 17:31:22 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1695144682
+ CACTUS_STARTTIME=1695144682
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Sep 19 2023 (17:22:20)
Run date:          Sep 19 2023 (17:31:23+0000)
Run host:          fv-az257-132 (pid=132462)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az257-132
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088120KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=d2801b11-20e4-de41-84c5-da1c02b2979d, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1011-azure, OSVersion="#11~22.04.1-Ubuntu SMP Wed Aug 23 19:26:19 UTC 2023", HostName=fv-az257-132, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088120KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00298167 sec
      iterations=10000000... time=0.0324414 sec
      iterations=100000000... time=0.306454 sec
      iterations=400000000... time=1.28477 sec
      iterations=400000000... time=0.92483 sec
      result: 2.22259 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00365457 sec
      iterations=10000000... time=0.0313552 sec
      iterations=100000000... time=0.319105 sec
      iterations=300000000... time=0.962874 sec
      iterations=600000000... time=1.93814 sec
      result: 9.90643 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202518 sec
      iterations=10000000... time=0.020737 sec
      iterations=100000000... time=0.217317 sec
      iterations=500000000... time=1.0417 sec
      result: 7.67977 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000163998 sec
      iterations=10000... time=0.00160689 sec
      iterations=100000... time=0.0155764 sec
      iterations=1000000... time=0.147919 sec
      iterations=7000000... time=1.07639 sec
      result: 1.53769 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000500196 sec
      iterations=10000... time=0.00462406 sec
      iterations=100000... time=0.0517023 sec
      iterations=1000000... time=0.517077 sec
      iterations=2000000... time=1.03692 sec
      result: 5.18462 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9.99999e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.88e-05 sec
      iterations=1000... time=0.000414896 sec
      iterations=10000... time=0.00371557 sec
      iterations=100000... time=0.0318882 sec
      iterations=1000000... time=0.296445 sec
      iterations=4000000... time=1.22729 sec
      result: 80.0983 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.2e-06 sec
      iterations=10... time=5.08e-05 sec
      iterations=100... time=0.000508495 sec
      iterations=1000... time=0.00537065 sec
      iterations=10000... time=0.0524719 sec
      iterations=100000... time=0.50575 sec
      iterations=200000... time=1.01786 sec
      result: 38.6318 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=2.7699e-05 sec
      iterations=100000... time=0.000267898 sec
      iterations=1000000... time=0.00281507 sec
      iterations=10000000... time=0.0285315 sec
      iterations=100000000... time=0.30448 sec
      iterations=400000000... time=1.2302 sec
      result: 0.384439 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.11e-05 sec
      iterations=10000... time=0.000231298 sec
      iterations=100000... time=0.00179858 sec
      iterations=1000000... time=0.0191189 sec
      iterations=10000000... time=0.187391 sec
      iterations=60000000... time=1.16132 sec
      result: 2.41942 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=5.4e-06 sec
      iterations=100... time=6.8099e-05 sec
      iterations=1000... time=0.000503295 sec
      iterations=10000... time=0.00575495 sec
      iterations=100000... time=0.0643196 sec
      iterations=1000000... time=0.61929 sec
      iterations=2000000... time=1.27658 sec
      result: 38.5028 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9e-06 sec
      iterations=10... time=9.0699e-05 sec
      iterations=100... time=0.00107639 sec
      iterations=1000... time=0.00936101 sec
      iterations=10000... time=0.0933992 sec
      iterations=100000... time=0.913781 sec
      iterations=200000... time=1.94056 sec
      result: 20.263 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.61e-05 sec
      iterations=10... time=0.000227397 sec
      iterations=100... time=0.00247598 sec
      iterations=1000... time=0.0271503 sec
      iterations=10000... time=0.256017 sec
      iterations=40000... time=1.03336 sec
      result: 0.0668888 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.3399e-05 sec
      iterations=10... time=0.000666294 sec
      iterations=100... time=0.00408366 sec
      iterations=1000... time=0.0443451 sec
      iterations=10000... time=0.423452 sec
      iterations=30000... time=1.26111 sec
      result: 0.289437 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00702064 sec
      iterations=10... time=0.0672924 sec
      iterations=100... time=0.627104 sec
      iterations=200... time=1.28753 sec
      result: 0.382185 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00361912 sec
      iterations=10000000... time=0.029797 sec
      iterations=100000000... time=0.314378 sec
      iterations=300000000... time=0.953733 sec
      iterations=600000000... time=1.91789 sec
      iterations=600000000... time=1.47006 sec
      result: 2.67961 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00318599 sec
      iterations=10000000... time=0.0319208 sec
      iterations=100000000... time=0.324771 sec
      iterations=300000000... time=0.964694 sec
      iterations=600000000... time=1.94731 sec
      result: 9.85975 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00185834 sec
      iterations=10000000... time=0.0199402 sec
      iterations=100000000... time=0.203191 sec
      iterations=500000000... time=1.08963 sec
      result: 7.34191 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149399 sec
      iterations=10000... time=0.00169224 sec
      iterations=100000... time=0.016157 sec
      iterations=1000000... time=0.164424 sec
      iterations=7000000... time=1.11678 sec
      result: 1.5954 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000416947 sec
      iterations=10000... time=0.00494001 sec
      iterations=100000... time=0.046583 sec
      iterations=1000000... time=0.479246 sec
      iterations=2000000... time=0.994356 sec
      iterations=4000000... time=1.96243 sec
      result: 4.90607 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=3.15e-06 sec
      iterations=100... time=3.095e-05 sec
      iterations=1000... time=0.000445798 sec
      iterations=10000... time=0.00337783 sec
      iterations=100000... time=0.0289224 sec
      iterations=1000000... time=0.301627 sec
      iterations=4000000... time=1.20747 sec
      result: 81.4135 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=4.8e-06 sec
      iterations=10... time=3.885e-05 sec
      iterations=100... time=0.000422748 sec
      iterations=1000... time=0.00476302 sec
      iterations=10000... time=0.0477288 sec
      iterations=100000... time=0.467562 sec
      iterations=200000... time=0.940338 sec
      iterations=400000... time=1.91146 sec
      result: 41.1429 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.45e-06 sec
      iterations=10000... time=2.81e-05 sec
      iterations=100000... time=0.000276797 sec
      iterations=1000000... time=0.00290373 sec
      iterations=10000000... time=0.0292639 sec
      iterations=100000000... time=0.309575 sec
      iterations=400000000... time=1.22588 sec
      result: 0.383088 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.8899e-05 sec
      iterations=10000... time=0.000147899 sec
      iterations=100000... time=0.00145954 sec
      iterations=1000000... time=0.0171511 sec
      iterations=10000000... time=0.182164 sec
      iterations=60000000... time=1.10828 sec
      result: 2.30891 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=1.285e-05 sec
      iterations=100... time=4.36e-05 sec
      iterations=1000... time=0.000538846 sec
      iterations=10000... time=0.00465517 sec
      iterations=100000... time=0.0490034 sec
      iterations=1000000... time=0.464463 sec
      iterations=2000000... time=0.910065 sec
      iterations=4000000... time=1.8654 sec
      result: 52.6987 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.45e-06 sec
      iterations=10... time=0.000135099 sec
      iterations=100... time=0.00105039 sec
      iterations=1000... time=0.0108297 sec
      iterations=10000... time=0.099509 sec
      iterations=100000... time=0.983483 sec
      iterations=200000... time=1.94271 sec
      result: 20.2406 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.85e-06 sec
      iterations=10... time=3.515e-05 sec
      iterations=100... time=0.000417547 sec
      iterations=1000... time=0.00278458 sec
      iterations=10000... time=0.0303746 sec
      iterations=100000... time=0.300868 sec
      iterations=400000... time=1.41635 sec
      result: 0.205881 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.165e-05 sec
      iterations=10... time=0.000147698 sec
      iterations=100... time=0.00158244 sec
      iterations=1000... time=0.0148159 sec
      iterations=10000... time=0.150976 sec
      iterations=70000... time=1.04064 sec
      result: 0.392295 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00158644 sec
      iterations=10... time=0.0166105 sec
      iterations=100... time=0.167226 sec
      iterations=700... time=1.16813 sec
      result: 1.47437 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Sep 19 17:32:27 UTC 2023
+ echo Done.
Done.
  Elapsed time: 65.3 s
