C:/Users/01/Documents/Rascunhos/SystemVerilog/circuito0/circuito0.sv {1 {vlog -work work -sv -stats=none C:/Users/01/Documents/Rascunhos/SystemVerilog/circuito0/circuito0.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module circuito0

Top level modules:
	circuito0

} {} {}}
