10:29:03 INFO  : Registering command handlers for SDK TCF services
10:29:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
10:29:10 INFO  : XSCT server has started successfully.
10:29:10 INFO  : Successfully done setting XSCT server connection channel  
10:29:22 INFO  : Successfully done setting SDK workspace  
10:29:23 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
10:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:37:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:39:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:39:25 INFO  : 'fpga -state' command is executed.
10:39:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:39:25 INFO  : 'jtag frequency' command is executed.
10:39:25 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:25 INFO  : Context for 'APU' is selected.
10:39:25 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:25 INFO  : Context for 'APU' is selected.
10:39:25 INFO  : 'stop' command is executed.
10:39:25 INFO  : 'ps7_init' command is executed.
10:39:25 INFO  : 'ps7_post_config' command is executed.
10:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:26 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:26 INFO  : Memory regions updated for context APU
10:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:26 INFO  : 'con' command is executed.
10:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:39:26 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:11:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:12:29 INFO  : Disconnected from the channel tcfchan#1.
11:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:30 INFO  : 'fpga -state' command is executed.
11:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:30 INFO  : 'jtag frequency' command is executed.
11:12:30 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:30 INFO  : Context for 'APU' is selected.
11:12:34 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:34 INFO  : Context for 'APU' is selected.
11:12:34 INFO  : 'stop' command is executed.
11:12:34 INFO  : 'ps7_init' command is executed.
11:12:34 INFO  : 'ps7_post_config' command is executed.
11:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:34 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:34 INFO  : Memory regions updated for context APU
11:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:34 INFO  : 'con' command is executed.
11:12:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:12:34 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:16:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563072794337,  Project:1563071254121
11:16:25 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:16:30 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
11:16:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:16:44 INFO  : 
11:16:45 INFO  : Updating hardware inferred compiler options for TestAPP.
11:16:45 INFO  : Clearing existing target manager status.
11:16:45 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:16:46 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
11:16:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:16:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:17:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:18:03 INFO  : Disconnected from the channel tcfchan#2.
11:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:18:05 INFO  : 'fpga -state' command is executed.
11:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:18:05 INFO  : 'jtag frequency' command is executed.
11:18:05 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:05 INFO  : Context for 'APU' is selected.
11:18:05 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:18:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:05 INFO  : Context for 'APU' is selected.
11:18:05 INFO  : 'stop' command is executed.
11:18:05 INFO  : 'ps7_init' command is executed.
11:18:05 INFO  : 'ps7_post_config' command is executed.
11:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:05 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:06 INFO  : Memory regions updated for context APU
11:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:06 INFO  : 'con' command is executed.
11:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:18:06 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:32:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:32:53 INFO  : Disconnected from the channel tcfchan#3.
11:32:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:32:54 INFO  : 'fpga -state' command is executed.
11:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:32:54 INFO  : 'jtag frequency' command is executed.
11:32:54 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:54 INFO  : Context for 'APU' is selected.
11:32:56 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:32:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:56 INFO  : Context for 'APU' is selected.
11:32:56 INFO  : 'stop' command is executed.
11:32:56 INFO  : 'ps7_init' command is executed.
11:32:56 INFO  : 'ps7_post_config' command is executed.
11:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:57 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:57 INFO  : Memory regions updated for context APU
11:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:57 INFO  : 'con' command is executed.
11:32:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:32:57 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:33:16 INFO  : Disconnected from the channel tcfchan#4.
11:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:33:17 INFO  : 'fpga -state' command is executed.
11:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:33:18 INFO  : 'jtag frequency' command is executed.
11:33:18 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:18 INFO  : Context for 'APU' is selected.
11:33:18 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:33:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:18 INFO  : Context for 'APU' is selected.
11:33:18 INFO  : 'stop' command is executed.
11:33:18 INFO  : 'ps7_init' command is executed.
11:33:18 INFO  : 'ps7_post_config' command is executed.
11:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:18 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:33:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:18 INFO  : 'fpga -state' command is executed.
11:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:18 INFO  : Memory regions updated for context APU
11:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:18 INFO  : 'con' command is executed.
11:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:33:18 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:33:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:33:19 INFO  : 'jtag frequency' command is executed.
11:33:19 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:19 INFO  : Context for 'APU' is selected.
11:33:19 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:19 INFO  : Context for 'APU' is selected.
11:33:19 INFO  : 'stop' command is executed.
11:33:19 INFO  : 'ps7_init' command is executed.
11:33:19 INFO  : 'ps7_post_config' command is executed.
11:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:19 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:20 INFO  : Memory regions updated for context APU
11:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:20 INFO  : 'con' command is executed.
11:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:33:20 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:33:28 INFO  : Disconnected from the channel tcfchan#5.
11:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:33:29 INFO  : 'fpga -state' command is executed.
11:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:33:29 INFO  : 'jtag frequency' command is executed.
11:33:29 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:29 INFO  : Context for 'APU' is selected.
11:33:29 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:33:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:29 INFO  : Context for 'APU' is selected.
11:33:29 INFO  : 'stop' command is executed.
11:33:29 INFO  : 'ps7_init' command is executed.
11:33:29 INFO  : 'ps7_post_config' command is executed.
11:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:29 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:30 INFO  : Memory regions updated for context APU
11:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:30 INFO  : 'con' command is executed.
11:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:33:30 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:34:55 WARN  : channel "tcfchan#5" closed
11:34:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:34:56 INFO  : 'fpga -state' command is executed.
11:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:34:56 INFO  : 'jtag frequency' command is executed.
11:34:56 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:56 INFO  : Context for 'APU' is selected.
11:34:56 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:56 INFO  : Context for 'APU' is selected.
11:34:56 INFO  : 'stop' command is executed.
11:34:56 INFO  : 'ps7_init' command is executed.
11:34:56 INFO  : 'ps7_post_config' command is executed.
11:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:57 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:57 INFO  : Memory regions updated for context APU
11:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:57 INFO  : 'con' command is executed.
11:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:34:57 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:36:20 INFO  : Disconnected from the channel tcfchan#6.
11:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:36:21 INFO  : 'fpga -state' command is executed.
11:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:36:21 INFO  : 'jtag frequency' command is executed.
11:36:21 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:21 INFO  : Context for 'APU' is selected.
11:36:21 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:21 INFO  : Context for 'APU' is selected.
11:36:21 INFO  : 'stop' command is executed.
11:36:22 INFO  : 'ps7_init' command is executed.
11:36:22 INFO  : 'ps7_post_config' command is executed.
11:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:22 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:22 INFO  : Memory regions updated for context APU
11:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:22 INFO  : 'con' command is executed.
11:36:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:36:22 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:40:59 WARN  : channel "tcfchan#6" closed
11:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:41:00 INFO  : 'fpga -state' command is executed.
11:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:00 INFO  : 'jtag frequency' command is executed.
11:41:00 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:00 INFO  : Context for 'APU' is selected.
11:41:00 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:00 INFO  : Context for 'APU' is selected.
11:41:00 INFO  : 'stop' command is executed.
11:41:01 INFO  : 'ps7_init' command is executed.
11:41:01 INFO  : 'ps7_post_config' command is executed.
11:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:01 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:01 INFO  : Memory regions updated for context APU
11:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:01 INFO  : 'con' command is executed.
11:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:41:01 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:41:24 INFO  : Disconnected from the channel tcfchan#7.
11:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:41:25 INFO  : 'fpga -state' command is executed.
11:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:25 INFO  : 'jtag frequency' command is executed.
11:41:25 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:25 INFO  : Context for 'APU' is selected.
11:41:25 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:41:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:25 INFO  : Context for 'APU' is selected.
11:41:25 INFO  : 'stop' command is executed.
11:41:25 INFO  : 'ps7_init' command is executed.
11:41:25 INFO  : 'ps7_post_config' command is executed.
11:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:25 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:26 INFO  : Memory regions updated for context APU
11:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:26 INFO  : 'con' command is executed.
11:41:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:41:26 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:43:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:43:52 WARN  : channel "tcfchan#7" closed
11:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:43:53 INFO  : 'fpga -state' command is executed.
11:43:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:54 INFO  : 'jtag frequency' command is executed.
11:43:54 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:54 INFO  : Context for 'APU' is selected.
11:43:54 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:43:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:54 INFO  : Context for 'APU' is selected.
11:43:54 INFO  : 'stop' command is executed.
11:43:54 INFO  : 'ps7_init' command is executed.
11:43:54 INFO  : 'ps7_post_config' command is executed.
11:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:54 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:54 INFO  : Memory regions updated for context APU
11:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:54 INFO  : 'con' command is executed.
11:43:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:43:54 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:45:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:45:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:45:41 INFO  : Disconnected from the channel tcfchan#8.
11:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:45:42 INFO  : 'fpga -state' command is executed.
11:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:45:42 INFO  : 'jtag frequency' command is executed.
11:45:42 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:42 INFO  : Context for 'APU' is selected.
11:45:42 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:42 INFO  : Context for 'APU' is selected.
11:45:42 INFO  : 'stop' command is executed.
11:45:43 INFO  : 'ps7_init' command is executed.
11:45:43 INFO  : 'ps7_post_config' command is executed.
11:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:46 ERROR : Memory write error at 0x100000. AP transaction timeout
11:45:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
----------------End of Script----------------

11:46:05 WARN  : channel "tcfchan#8" closed
11:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:46:06 INFO  : 'fpga -state' command is executed.
11:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:46:06 INFO  : 'jtag frequency' command is executed.
11:46:06 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:06 INFO  : Context for 'APU' is selected.
11:46:06 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:46:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:06 INFO  : Context for 'APU' is selected.
11:46:07 INFO  : 'stop' command is executed.
11:46:07 ERROR : AP transaction error, DAP status f0000021
11:46:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

11:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:46:28 INFO  : 'fpga -state' command is executed.
11:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:46:28 INFO  : 'jtag frequency' command is executed.
11:46:28 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:28 INFO  : Context for 'APU' is selected.
11:46:28 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:28 INFO  : Context for 'APU' is selected.
11:46:28 INFO  : 'stop' command is executed.
11:46:28 ERROR : AP transaction error, DAP status f0000021
11:46:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

11:47:00 INFO  : Registering command handlers for SDK TCF services
11:47:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
11:47:05 INFO  : XSCT server has started successfully.
11:47:12 INFO  : Successfully done setting XSCT server connection channel  
11:47:12 INFO  : Successfully done setting SDK workspace  
11:47:12 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
11:47:12 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
11:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:24 INFO  : 'fpga -state' command is executed.
11:47:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:25 INFO  : 'jtag frequency' command is executed.
11:47:25 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:25 INFO  : Context for 'APU' is selected.
11:47:25 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:47:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:25 INFO  : Context for 'APU' is selected.
11:47:25 INFO  : 'stop' command is executed.
11:47:25 ERROR : AP transaction error, DAP status f0000021
11:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

11:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:22 INFO  : 'fpga -state' command is executed.
11:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:22 INFO  : 'jtag frequency' command is executed.
11:48:22 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:22 INFO  : Context for 'APU' is selected.
11:48:22 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:48:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:22 INFO  : Context for 'APU' is selected.
11:48:22 INFO  : 'stop' command is executed.
11:48:22 ERROR : AP transaction error, DAP status f0000021
11:48:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

11:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:28 INFO  : 'fpga -state' command is executed.
11:48:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:28 INFO  : 'jtag frequency' command is executed.
11:48:28 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:28 INFO  : Context for 'APU' is selected.
11:48:29 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:48:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:29 INFO  : Context for 'APU' is selected.
11:48:29 INFO  : 'stop' command is executed.
11:48:29 ERROR : AP transaction error, DAP status f0000021
11:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

11:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:44 INFO  : 'fpga -state' command is executed.
11:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:44 INFO  : 'jtag frequency' command is executed.
11:48:44 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:44 INFO  : Context for 'APU' is selected.
11:48:44 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:48:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:44 INFO  : Context for 'APU' is selected.
11:48:44 INFO  : 'stop' command is executed.
11:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:44 ERROR : Context does not support memory read. Unsupported command
11:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

11:48:44 INFO  : 'fpga -state' command is executed.
11:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:44 INFO  : 'jtag frequency' command is executed.
11:48:44 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:44 INFO  : Context for 'APU' is selected.
11:48:44 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:48:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:44 INFO  : Context for 'APU' is selected.
11:48:44 INFO  : 'stop' command is executed.
11:48:45 INFO  : 'ps7_init' command is executed.
11:48:45 INFO  : 'ps7_post_config' command is executed.
11:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:45 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:45 INFO  : Memory regions updated for context APU
11:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:45 INFO  : 'con' command is executed.
11:48:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:48:45 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:48:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:51 INFO  : 'fpga -state' command is executed.
11:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:52 INFO  : 'jtag frequency' command is executed.
11:48:52 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:52 INFO  : Context for 'APU' is selected.
11:48:52 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:48:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:52 INFO  : Context for 'APU' is selected.
11:48:52 INFO  : 'stop' command is executed.
11:48:52 INFO  : 'ps7_init' command is executed.
11:48:52 INFO  : 'ps7_post_config' command is executed.
11:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:53 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:53 INFO  : Memory regions updated for context APU
11:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:53 INFO  : 'con' command is executed.
11:48:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:48:53 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:49:12 INFO  : Disconnected from the channel tcfchan#1.
11:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:49:13 INFO  : 'fpga -state' command is executed.
11:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:49:13 INFO  : 'jtag frequency' command is executed.
11:49:13 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:13 INFO  : Context for 'APU' is selected.
11:49:15 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:49:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:15 INFO  : Context for 'APU' is selected.
11:49:15 INFO  : 'stop' command is executed.
11:49:15 INFO  : 'ps7_init' command is executed.
11:49:15 INFO  : 'ps7_post_config' command is executed.
11:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:15 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:16 INFO  : Memory regions updated for context APU
11:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:16 INFO  : 'con' command is executed.
11:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:49:16 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
12:18:03 INFO  : Disconnected from the channel tcfchan#2.
12:52:21 INFO  : Registering command handlers for SDK TCF services
12:52:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
12:52:26 INFO  : XSCT server has started successfully.
12:52:26 INFO  : Successfully done setting XSCT server connection channel  
12:52:31 INFO  : Successfully done setting SDK workspace  
12:52:31 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
12:52:31 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
12:52:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563079761034,  Project:1563072794337
12:52:38 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
12:52:38 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
12:52:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:52:48 INFO  : 
12:52:49 INFO  : Updating hardware inferred compiler options for TestAPP.
12:52:49 INFO  : Clearing existing target manager status.
12:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:53:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:53:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:53:35 INFO  : 'fpga -state' command is executed.
12:53:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:53:35 INFO  : 'jtag frequency' command is executed.
12:53:35 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:35 INFO  : Context for 'APU' is selected.
12:53:35 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:35 INFO  : Context for 'APU' is selected.
12:53:36 INFO  : 'stop' command is executed.
12:53:36 INFO  : 'ps7_init' command is executed.
12:53:36 INFO  : 'ps7_post_config' command is executed.
12:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:36 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:36 INFO  : Memory regions updated for context APU
12:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:36 INFO  : 'con' command is executed.
12:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:53:36 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
12:54:04 INFO  : Disconnected from the channel tcfchan#1.
12:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:54:05 INFO  : 'fpga -state' command is executed.
12:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:05 INFO  : 'jtag frequency' command is executed.
12:54:05 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:05 INFO  : Context for 'APU' is selected.
12:54:07 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:54:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:07 INFO  : Context for 'APU' is selected.
12:54:07 INFO  : 'stop' command is executed.
12:54:07 INFO  : 'ps7_init' command is executed.
12:54:07 INFO  : 'ps7_post_config' command is executed.
12:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:08 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:08 INFO  : Memory regions updated for context APU
12:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:08 INFO  : 'con' command is executed.
12:54:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:54:08 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
12:55:09 INFO  : Disconnected from the channel tcfchan#2.
12:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:10 INFO  : 'fpga -state' command is executed.
12:55:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:10 INFO  : 'jtag frequency' command is executed.
12:55:10 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:10 INFO  : Context for 'APU' is selected.
12:55:10 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:10 INFO  : Context for 'APU' is selected.
12:55:10 INFO  : 'stop' command is executed.
12:55:10 INFO  : 'ps7_init' command is executed.
12:55:11 INFO  : 'ps7_post_config' command is executed.
12:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:11 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:11 INFO  : Memory regions updated for context APU
12:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:11 INFO  : 'con' command is executed.
12:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:55:11 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
12:55:55 INFO  : Disconnected from the channel tcfchan#3.
12:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:56 INFO  : 'fpga -state' command is executed.
12:55:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:56 INFO  : 'jtag frequency' command is executed.
12:55:56 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:56 INFO  : Context for 'APU' is selected.
12:55:56 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:55:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:56 INFO  : Context for 'APU' is selected.
12:55:56 INFO  : 'stop' command is executed.
12:55:57 INFO  : 'ps7_init' command is executed.
12:55:57 INFO  : 'ps7_post_config' command is executed.
12:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:57 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:57 INFO  : Memory regions updated for context APU
12:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:57 INFO  : 'con' command is executed.
12:55:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:55:57 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
12:57:35 INFO  : Disconnected from the channel tcfchan#4.
12:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:57:36 INFO  : 'fpga -state' command is executed.
12:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:57:36 INFO  : 'jtag frequency' command is executed.
12:57:36 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:36 INFO  : Context for 'APU' is selected.
12:57:36 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:57:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:36 INFO  : Context for 'APU' is selected.
12:57:36 INFO  : 'stop' command is executed.
12:57:36 INFO  : 'ps7_init' command is executed.
12:57:36 INFO  : 'ps7_post_config' command is executed.
12:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:36 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:36 INFO  : Memory regions updated for context APU
12:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:36 INFO  : 'con' command is executed.
12:57:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:57:36 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
12:58:18 INFO  : Disconnected from the channel tcfchan#5.
12:58:31 INFO  : Registering command handlers for SDK TCF services
12:58:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
12:58:33 INFO  : XSCT server has started successfully.
12:58:34 INFO  : Successfully done setting XSCT server connection channel  
12:58:34 INFO  : Successfully done setting SDK workspace  
12:58:34 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
12:58:34 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
12:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:19 INFO  : 'fpga -state' command is executed.
12:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:19 INFO  : 'jtag frequency' command is executed.
12:59:19 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:19 INFO  : Context for 'APU' is selected.
12:59:19 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:59:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:19 INFO  : Context for 'APU' is selected.
12:59:19 INFO  : 'stop' command is executed.
12:59:19 INFO  : 'ps7_init' command is executed.
12:59:19 INFO  : 'ps7_post_config' command is executed.
12:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:20 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:20 INFO  : Memory regions updated for context APU
12:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:20 INFO  : 'con' command is executed.
12:59:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:59:20 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
13:02:32 INFO  : Disconnected from the channel tcfchan#1.
13:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:33 INFO  : 'fpga -state' command is executed.
13:02:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:35 INFO  : 'jtag frequency' command is executed.
13:02:35 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:35 INFO  : Context for 'APU' is selected.
13:02:36 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:36 INFO  : Context for 'APU' is selected.
13:02:36 INFO  : 'stop' command is executed.
13:02:37 INFO  : 'ps7_init' command is executed.
13:02:37 INFO  : 'ps7_post_config' command is executed.
13:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:37 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:37 INFO  : Memory regions updated for context APU
13:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:37 INFO  : 'con' command is executed.
13:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:37 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
13:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:03:53 INFO  : Disconnected from the channel tcfchan#2.
13:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:03:54 INFO  : 'fpga -state' command is executed.
13:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:03:54 INFO  : 'jtag frequency' command is executed.
13:03:54 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:54 INFO  : Context for 'APU' is selected.
13:03:56 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:56 INFO  : Context for 'APU' is selected.
13:03:56 INFO  : 'stop' command is executed.
13:03:56 INFO  : 'ps7_init' command is executed.
13:03:56 INFO  : 'ps7_post_config' command is executed.
13:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:56 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:56 INFO  : Memory regions updated for context APU
13:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:56 INFO  : 'con' command is executed.
13:03:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:03:56 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
13:12:16 INFO  : Disconnected from the channel tcfchan#3.
15:13:32 INFO  : Registering command handlers for SDK TCF services
15:13:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
15:13:45 INFO  : XSCT server has started successfully.
15:13:45 INFO  : Successfully done setting XSCT server connection channel  
15:13:45 INFO  : Successfully done setting SDK workspace  
15:13:45 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
15:13:45 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:13:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563088369465,  Project:1563079761034
15:13:51 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
15:13:51 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
15:13:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:14:05 INFO  : 
15:14:06 INFO  : Updating hardware inferred compiler options for TestAPP.
15:14:06 INFO  : Clearing existing target manager status.
15:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:14:30 INFO  : 'fpga -state' command is executed.
15:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:31 INFO  : 'jtag frequency' command is executed.
15:14:31 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:31 INFO  : Context for 'APU' is selected.
15:14:31 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:31 INFO  : Context for 'APU' is selected.
15:14:31 INFO  : 'stop' command is executed.
15:14:31 INFO  : 'ps7_init' command is executed.
15:14:31 INFO  : 'ps7_post_config' command is executed.
15:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:32 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:32 INFO  : Memory regions updated for context APU
15:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:32 INFO  : 'con' command is executed.
15:14:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:14:32 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
15:17:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:17:36 INFO  : Disconnected from the channel tcfchan#1.
15:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:37 INFO  : 'fpga -state' command is executed.
15:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:37 INFO  : 'jtag frequency' command is executed.
15:17:37 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:37 INFO  : Context for 'APU' is selected.
15:17:39 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:39 INFO  : Context for 'APU' is selected.
15:17:39 INFO  : 'stop' command is executed.
15:17:39 INFO  : 'ps7_init' command is executed.
15:17:39 INFO  : 'ps7_post_config' command is executed.
15:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:39 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:40 INFO  : Memory regions updated for context APU
15:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:40 INFO  : 'con' command is executed.
15:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:17:40 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
15:19:43 INFO  : Disconnected from the channel tcfchan#2.
15:53:20 INFO  : Registering command handlers for SDK TCF services
15:53:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
15:53:31 INFO  : XSCT server has started successfully.
15:53:32 INFO  : Successfully done setting XSCT server connection channel  
15:53:32 INFO  : Successfully done setting SDK workspace  
15:53:32 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
15:53:32 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:53:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563090745563,  Project:1563088369465
15:53:37 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
15:53:38 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
15:54:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:54:11 INFO  : 
15:54:12 INFO  : Updating hardware inferred compiler options for TestAPP.
15:54:12 INFO  : Clearing existing target manager status.
15:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:40 INFO  : 'fpga -state' command is executed.
15:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:40 INFO  : 'jtag frequency' command is executed.
15:54:40 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:40 INFO  : Context for 'APU' is selected.
15:54:40 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:54:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:40 INFO  : Context for 'APU' is selected.
15:54:40 INFO  : 'stop' command is executed.
15:54:41 INFO  : 'ps7_init' command is executed.
15:54:41 INFO  : 'ps7_post_config' command is executed.
15:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:41 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:41 INFO  : Memory regions updated for context APU
15:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:41 INFO  : 'con' command is executed.
15:54:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:41 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
15:56:10 INFO  : Disconnected from the channel tcfchan#1.
15:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:11 INFO  : 'fpga -state' command is executed.
15:56:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:11 INFO  : 'jtag frequency' command is executed.
15:56:11 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:11 INFO  : Context for 'APU' is selected.
15:56:13 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:56:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:13 INFO  : Context for 'APU' is selected.
15:56:13 INFO  : 'stop' command is executed.
15:56:13 INFO  : 'ps7_init' command is executed.
15:56:13 INFO  : 'ps7_post_config' command is executed.
15:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:13 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:13 INFO  : Memory regions updated for context APU
15:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:13 INFO  : 'con' command is executed.
15:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:13 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
15:56:59 INFO  : Disconnected from the channel tcfchan#2.
15:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:00 INFO  : 'fpga -state' command is executed.
15:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:00 INFO  : 'jtag frequency' command is executed.
15:57:00 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:00 INFO  : Context for 'APU' is selected.
15:57:00 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:00 INFO  : Context for 'APU' is selected.
15:57:00 INFO  : 'stop' command is executed.
15:57:00 INFO  : 'ps7_init' command is executed.
15:57:00 INFO  : 'ps7_post_config' command is executed.
15:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:00 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:00 INFO  : Memory regions updated for context APU
15:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:00 INFO  : 'con' command is executed.
15:57:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:00 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
16:02:51 INFO  : Disconnected from the channel tcfchan#3.
16:02:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:02:52 INFO  : 'fpga -state' command is executed.
16:02:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:02:52 INFO  : 'jtag frequency' command is executed.
16:02:52 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:52 INFO  : Context for 'APU' is selected.
16:02:52 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:02:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:52 INFO  : Context for 'APU' is selected.
16:02:52 INFO  : 'stop' command is executed.
16:02:53 INFO  : 'ps7_init' command is executed.
16:02:53 INFO  : 'ps7_post_config' command is executed.
16:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:53 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:53 INFO  : Memory regions updated for context APU
16:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:53 INFO  : 'con' command is executed.
16:02:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:02:53 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
16:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:03:17 INFO  : Disconnected from the channel tcfchan#4.
16:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:18 INFO  : 'fpga -state' command is executed.
16:03:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:03:18 INFO  : 'jtag frequency' command is executed.
16:03:18 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:18 INFO  : Context for 'APU' is selected.
16:03:18 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:03:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:18 INFO  : Context for 'APU' is selected.
16:03:18 INFO  : 'stop' command is executed.
16:03:18 INFO  : 'ps7_init' command is executed.
16:03:18 INFO  : 'ps7_post_config' command is executed.
16:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:18 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:19 INFO  : Memory regions updated for context APU
16:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:19 INFO  : 'con' command is executed.
16:03:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:03:19 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
16:27:00 INFO  : Disconnected from the channel tcfchan#5.
16:27:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:27:01 INFO  : 'fpga -state' command is executed.
16:27:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:27:01 INFO  : 'jtag frequency' command is executed.
16:27:01 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:01 INFO  : Context for 'APU' is selected.
16:27:02 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:02 INFO  : Context for 'APU' is selected.
16:27:02 INFO  : 'stop' command is executed.
16:27:03 INFO  : 'ps7_init' command is executed.
16:27:03 INFO  : 'ps7_post_config' command is executed.
16:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:05 ERROR : Memory write error at 0x100000. AP transaction timeout
16:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
----------------End of Script----------------

16:27:52 INFO  : Registering command handlers for SDK TCF services
16:27:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
16:28:04 INFO  : XSCT server has started successfully.
16:28:04 INFO  : Successfully done setting XSCT server connection channel  
16:28:04 INFO  : Successfully done setting SDK workspace  
16:28:04 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
16:28:04 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:28:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:28:50 INFO  : 'fpga -state' command is executed.
16:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:28:50 INFO  : 'jtag frequency' command is executed.
16:28:50 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:50 INFO  : Context for 'APU' is selected.
16:28:50 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:28:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:51 INFO  : Context for 'APU' is selected.
16:28:51 INFO  : 'stop' command is executed.
16:28:51 ERROR : AP transaction error, DAP status f0000021
16:28:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

16:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:41 INFO  : 'fpga -state' command is executed.
16:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:41 INFO  : 'jtag frequency' command is executed.
16:30:41 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:41 INFO  : Context for 'APU' is selected.
16:30:41 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:30:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:41 INFO  : Context for 'APU' is selected.
16:30:41 INFO  : 'stop' command is executed.
16:30:41 ERROR : AP transaction error, DAP status f0000021
16:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

16:30:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:45 INFO  : 'fpga -state' command is executed.
16:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:45 INFO  : 'jtag frequency' command is executed.
16:30:45 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:45 INFO  : Context for 'APU' is selected.
16:30:45 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:45 INFO  : Context for 'APU' is selected.
16:30:45 INFO  : 'stop' command is executed.
16:30:45 ERROR : AP transaction error, DAP status f0000021
16:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

16:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:32:19 ERROR : fpga configuration failed. DONE PIN is not HIGH
16:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:35 INFO  : 'fpga -state' command is executed.
16:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:34:35 INFO  : 'jtag frequency' command is executed.
16:34:35 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:35 INFO  : Context for 'APU' is selected.
16:34:35 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:35 INFO  : Context for 'APU' is selected.
16:34:35 INFO  : 'stop' command is executed.
16:34:35 INFO  : 'ps7_init' command is executed.
16:34:35 INFO  : 'ps7_post_config' command is executed.
16:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:36 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:36 INFO  : Memory regions updated for context APU
16:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:36 INFO  : 'con' command is executed.
16:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:34:36 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
16:35:15 INFO  : Disconnected from the channel tcfchan#1.
16:35:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:16 INFO  : 'fpga -state' command is executed.
16:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:16 INFO  : 'jtag frequency' command is executed.
16:35:16 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:16 INFO  : Context for 'APU' is selected.
16:35:18 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:18 INFO  : Context for 'APU' is selected.
16:35:18 INFO  : 'stop' command is executed.
16:35:19 INFO  : 'ps7_init' command is executed.
16:35:19 INFO  : 'ps7_post_config' command is executed.
16:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:19 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:19 INFO  : Memory regions updated for context APU
16:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:19 INFO  : 'con' command is executed.
16:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:35:19 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
16:38:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563092731828,  Project:1563090745563
16:38:52 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:38:57 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
16:39:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:39:10 INFO  : 
16:39:10 INFO  : Updating hardware inferred compiler options for TestAPP.
16:39:10 INFO  : Clearing existing target manager status.
16:39:20 INFO  : Disconnected from the channel tcfchan#2.
16:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:21 INFO  : 'fpga -state' command is executed.
16:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:22 INFO  : 'jtag frequency' command is executed.
16:39:22 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:22 INFO  : Context for 'APU' is selected.
16:39:22 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:39:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:22 INFO  : Context for 'APU' is selected.
16:39:22 INFO  : 'stop' command is executed.
16:39:22 INFO  : 'ps7_init' command is executed.
16:39:22 INFO  : 'ps7_post_config' command is executed.
16:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:22 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:22 INFO  : Memory regions updated for context APU
16:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:22 INFO  : 'con' command is executed.
16:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:39:22 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
16:40:47 INFO  : Disconnected from the channel tcfchan#3.
16:43:14 INFO  : Registering command handlers for SDK TCF services
16:43:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
16:43:16 INFO  : XSCT server has started successfully.
16:43:16 INFO  : Successfully done setting XSCT server connection channel  
16:43:16 INFO  : Successfully done setting SDK workspace  
16:43:16 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
16:43:16 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:43:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563093743105,  Project:1563092731828
16:43:19 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
16:43:19 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
16:43:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:43:38 INFO  : 
16:43:39 INFO  : Updating hardware inferred compiler options for TestAPP.
16:43:39 INFO  : Clearing existing target manager status.
16:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:44:12 INFO  : 'fpga -state' command is executed.
16:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:12 INFO  : 'jtag frequency' command is executed.
16:44:12 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:12 INFO  : Context for 'APU' is selected.
16:44:12 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:44:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:12 INFO  : Context for 'APU' is selected.
16:44:12 INFO  : 'stop' command is executed.
16:44:12 INFO  : 'ps7_init' command is executed.
16:44:12 INFO  : 'ps7_post_config' command is executed.
16:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:13 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:13 INFO  : Memory regions updated for context APU
16:44:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:13 INFO  : 'con' command is executed.
16:44:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:44:13 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
09:38:48 INFO  : Registering command handlers for SDK TCF services
09:38:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
09:38:55 INFO  : XSCT server has started successfully.
09:39:17 INFO  : Registering command handlers for SDK TCF services
09:39:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
09:39:20 INFO  : XSCT server has started successfully.
09:39:20 INFO  : Successfully done setting XSCT server connection channel  
09:39:20 INFO  : Successfully done setting SDK workspace  
09:39:20 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
09:39:20 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
09:39:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563154566128,  Project:1563093743105
09:39:29 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
09:39:29 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
09:39:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:39:42 INFO  : 
09:39:43 INFO  : Updating hardware inferred compiler options for TestAPP.
09:39:43 INFO  : Clearing existing target manager status.
09:40:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:40:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:40:44 INFO  : 'fpga -state' command is executed.
09:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:40:44 INFO  : 'jtag frequency' command is executed.
09:40:44 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:40:44 INFO  : Context for 'APU' is selected.
09:40:44 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:40:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:44 INFO  : Context for 'APU' is selected.
09:40:44 INFO  : 'stop' command is executed.
09:40:45 INFO  : 'ps7_init' command is executed.
09:40:45 INFO  : 'ps7_post_config' command is executed.
09:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:45 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:45 INFO  : Memory regions updated for context APU
09:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:45 INFO  : 'con' command is executed.
09:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:40:45 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
09:42:06 INFO  : Disconnected from the channel tcfchan#1.
09:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:42:08 INFO  : 'fpga -state' command is executed.
09:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:42:08 INFO  : 'jtag frequency' command is executed.
09:42:08 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:08 INFO  : Context for 'APU' is selected.
09:42:09 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:09 INFO  : Context for 'APU' is selected.
09:42:09 INFO  : 'stop' command is executed.
09:42:10 INFO  : 'ps7_init' command is executed.
09:42:10 INFO  : 'ps7_post_config' command is executed.
09:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:10 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:10 INFO  : Memory regions updated for context APU
09:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:10 INFO  : 'con' command is executed.
09:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:42:10 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
09:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:49:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:50:09 INFO  : Disconnected from the channel tcfchan#2.
09:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:50:10 INFO  : 'fpga -state' command is executed.
09:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:50:10 INFO  : 'jtag frequency' command is executed.
09:50:10 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:10 INFO  : Context for 'APU' is selected.
09:50:10 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:10 INFO  : Context for 'APU' is selected.
09:50:10 INFO  : 'stop' command is executed.
09:50:11 INFO  : 'ps7_init' command is executed.
09:50:11 INFO  : 'ps7_post_config' command is executed.
09:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:11 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:11 INFO  : Memory regions updated for context APU
09:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:11 INFO  : 'con' command is executed.
09:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:50:11 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
10:23:06 INFO  : Disconnected from the channel tcfchan#3.
10:29:13 INFO  : Registering command handlers for SDK TCF services
10:29:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
10:29:21 INFO  : XSCT server has started successfully.
10:29:21 INFO  : Successfully done setting XSCT server connection channel  
10:29:21 INFO  : Successfully done setting SDK workspace  
10:29:21 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
10:29:21 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
10:29:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563157723357,  Project:1563154566128
10:29:26 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
10:29:26 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
10:29:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:29:36 INFO  : 
10:29:37 INFO  : Updating hardware inferred compiler options for TestAPP.
10:29:37 INFO  : Clearing existing target manager status.
10:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:30:22 INFO  : 'fpga -state' command is executed.
10:30:24 INFO  : Memory regions updated for context APU
10:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:30:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:30:34 INFO  : 'fpga -state' command is executed.
10:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:30:34 INFO  : 'jtag frequency' command is executed.
10:30:34 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:34 INFO  : Context for 'APU' is selected.
10:30:34 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:34 INFO  : Context for 'APU' is selected.
10:30:34 INFO  : 'stop' command is executed.
10:30:35 INFO  : 'ps7_init' command is executed.
10:30:35 INFO  : 'ps7_post_config' command is executed.
10:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:35 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:35 INFO  : Memory regions updated for context APU
10:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:35 INFO  : 'con' command is executed.
10:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:30:35 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
10:40:34 INFO  : Disconnected from the channel tcfchan#1.
10:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:41:05 INFO  : 'fpga -state' command is executed.
10:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:41:07 INFO  : 'jtag frequency' command is executed.
10:41:07 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:07 INFO  : Context for 'APU' is selected.
10:41:09 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:09 INFO  : Context for 'APU' is selected.
10:41:09 INFO  : 'stop' command is executed.
10:41:09 INFO  : 'ps7_init' command is executed.
10:41:09 INFO  : 'ps7_post_config' command is executed.
10:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:09 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:10 INFO  : Memory regions updated for context APU
10:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:10 INFO  : 'con' command is executed.
10:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:41:10 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
10:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:41:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:05:06 INFO  : Disconnected from the channel tcfchan#2.
11:09:17 INFO  : Registering command handlers for SDK TCF services
11:09:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
11:09:29 INFO  : XSCT server has started successfully.
11:09:29 INFO  : Successfully done setting XSCT server connection channel  
11:09:30 INFO  : Successfully done setting SDK workspace  
11:09:30 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
11:09:30 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
11:09:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563160121224,  Project:1563157723357
11:09:35 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
11:09:35 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
11:09:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:09:48 INFO  : 
11:09:49 INFO  : Updating hardware inferred compiler options for TestAPP.
11:09:49 INFO  : Clearing existing target manager status.
11:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:11:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:06 INFO  : 'fpga -state' command is executed.
11:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:06 INFO  : 'jtag frequency' command is executed.
11:12:06 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:06 INFO  : Context for 'APU' is selected.
11:12:06 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:12:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:06 INFO  : Context for 'APU' is selected.
11:12:06 INFO  : 'stop' command is executed.
11:12:07 INFO  : 'ps7_init' command is executed.
11:12:07 INFO  : 'ps7_post_config' command is executed.
11:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:07 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:07 INFO  : Memory regions updated for context APU
11:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:07 INFO  : 'con' command is executed.
11:12:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:12:07 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:12:56 INFO  : Disconnected from the channel tcfchan#1.
11:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:57 INFO  : 'fpga -state' command is executed.
11:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:57 INFO  : 'jtag frequency' command is executed.
11:12:57 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:57 INFO  : Context for 'APU' is selected.
11:12:59 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:12:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:59 INFO  : Context for 'APU' is selected.
11:12:59 INFO  : 'stop' command is executed.
11:12:59 INFO  : 'ps7_init' command is executed.
11:12:59 INFO  : 'ps7_post_config' command is executed.
11:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:59 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:59 INFO  : Memory regions updated for context APU
11:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:59 INFO  : 'con' command is executed.
11:12:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:12:59 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:15:17 INFO  : Disconnected from the channel tcfchan#2.
11:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:15:18 INFO  : 'fpga -state' command is executed.
11:15:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:15:18 INFO  : 'jtag frequency' command is executed.
11:15:18 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:15:18 INFO  : Context for 'APU' is selected.
11:15:18 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:15:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:18 INFO  : Context for 'APU' is selected.
11:15:18 INFO  : 'stop' command is executed.
11:15:18 INFO  : 'ps7_init' command is executed.
11:15:18 INFO  : 'ps7_post_config' command is executed.
11:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:18 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:18 INFO  : Memory regions updated for context APU
11:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:19 INFO  : 'con' command is executed.
11:15:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:15:19 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:23:44 INFO  : Disconnected from the channel tcfchan#3.
11:23:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:45 INFO  : 'fpga -state' command is executed.
11:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:45 INFO  : 'jtag frequency' command is executed.
11:23:45 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:45 INFO  : Context for 'APU' is selected.
11:23:45 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:23:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:45 INFO  : Context for 'APU' is selected.
11:23:45 INFO  : 'stop' command is executed.
11:23:45 INFO  : 'ps7_init' command is executed.
11:23:45 INFO  : 'ps7_post_config' command is executed.
11:23:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:46 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:46 INFO  : Memory regions updated for context APU
11:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:46 INFO  : 'con' command is executed.
11:23:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:23:46 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:38:01 INFO  : Disconnected from the channel tcfchan#4.
11:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:38:02 INFO  : 'fpga -state' command is executed.
11:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:38:02 INFO  : 'jtag frequency' command is executed.
11:38:02 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:02 INFO  : Context for 'APU' is selected.
11:38:02 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:02 INFO  : Context for 'APU' is selected.
11:38:02 INFO  : 'stop' command is executed.
11:38:02 INFO  : 'ps7_init' command is executed.
11:38:02 INFO  : 'ps7_post_config' command is executed.
11:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:02 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:03 INFO  : Memory regions updated for context APU
11:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:03 INFO  : 'con' command is executed.
11:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:38:03 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:39:22 INFO  : Disconnected from the channel tcfchan#5.
11:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:39:23 INFO  : 'fpga -state' command is executed.
11:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:39:23 INFO  : 'jtag frequency' command is executed.
11:39:23 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:23 INFO  : Context for 'APU' is selected.
11:39:23 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:23 INFO  : Context for 'APU' is selected.
11:39:23 INFO  : 'stop' command is executed.
11:39:24 INFO  : 'ps7_init' command is executed.
11:39:24 INFO  : 'ps7_post_config' command is executed.
11:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:24 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:24 INFO  : Memory regions updated for context APU
11:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:24 INFO  : 'con' command is executed.
11:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:39:24 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:58:15 INFO  : Disconnected from the channel tcfchan#6.
11:58:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:58:16 INFO  : 'fpga -state' command is executed.
11:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:58:16 INFO  : 'jtag frequency' command is executed.
11:58:16 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:16 INFO  : Context for 'APU' is selected.
11:58:16 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:58:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:16 INFO  : Context for 'APU' is selected.
11:58:16 INFO  : 'stop' command is executed.
11:58:17 INFO  : 'ps7_init' command is executed.
11:58:17 INFO  : 'ps7_post_config' command is executed.
11:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:17 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:17 INFO  : Memory regions updated for context APU
11:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:17 INFO  : 'con' command is executed.
11:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:58:17 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:58:40 INFO  : Disconnected from the channel tcfchan#7.
11:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:58:41 INFO  : 'fpga -state' command is executed.
11:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:58:41 INFO  : 'jtag frequency' command is executed.
11:58:41 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:42 INFO  : Context for 'APU' is selected.
11:58:42 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:58:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:42 INFO  : Context for 'APU' is selected.
11:58:42 INFO  : 'stop' command is executed.
11:58:42 INFO  : 'ps7_init' command is executed.
11:58:42 INFO  : 'ps7_post_config' command is executed.
11:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:42 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:42 INFO  : Memory regions updated for context APU
11:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:42 INFO  : 'con' command is executed.
11:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:58:42 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:59:24 INFO  : Disconnected from the channel tcfchan#8.
11:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:59:25 INFO  : 'fpga -state' command is executed.
11:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:59:25 INFO  : 'jtag frequency' command is executed.
11:59:25 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:26 INFO  : Context for 'APU' is selected.
11:59:26 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:26 INFO  : Context for 'APU' is selected.
11:59:26 INFO  : 'stop' command is executed.
11:59:26 INFO  : 'ps7_init' command is executed.
11:59:26 INFO  : 'ps7_post_config' command is executed.
11:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:26 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:26 INFO  : Memory regions updated for context APU
11:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:26 INFO  : 'con' command is executed.
11:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:59:26 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
11:59:55 INFO  : Disconnected from the channel tcfchan#9.
11:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:59:56 INFO  : 'fpga -state' command is executed.
11:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:59:56 INFO  : 'jtag frequency' command is executed.
11:59:56 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:56 INFO  : Context for 'APU' is selected.
11:59:56 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:59:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:56 INFO  : Context for 'APU' is selected.
11:59:56 INFO  : 'stop' command is executed.
11:59:57 INFO  : 'ps7_init' command is executed.
11:59:57 INFO  : 'ps7_post_config' command is executed.
11:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:57 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:57 INFO  : Memory regions updated for context APU
11:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:57 INFO  : 'con' command is executed.
11:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:59:57 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
12:00:21 INFO  : Disconnected from the channel tcfchan#10.
12:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:22 INFO  : 'fpga -state' command is executed.
12:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:22 INFO  : 'jtag frequency' command is executed.
12:00:22 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:22 INFO  : Context for 'APU' is selected.
12:00:22 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:00:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:22 INFO  : Context for 'APU' is selected.
12:00:22 INFO  : 'stop' command is executed.
12:00:22 INFO  : 'ps7_init' command is executed.
12:00:22 INFO  : 'ps7_post_config' command is executed.
12:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:22 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:22 INFO  : Memory regions updated for context APU
12:00:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:23 INFO  : 'con' command is executed.
12:00:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:00:23 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
12:02:20 INFO  : Disconnected from the channel tcfchan#11.
12:02:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:02:21 INFO  : 'fpga -state' command is executed.
12:02:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:02:21 INFO  : 'jtag frequency' command is executed.
12:02:21 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:21 INFO  : Context for 'APU' is selected.
12:02:21 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:21 INFO  : Context for 'APU' is selected.
12:02:21 INFO  : 'stop' command is executed.
12:02:22 INFO  : 'ps7_init' command is executed.
12:02:22 INFO  : 'ps7_post_config' command is executed.
12:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:22 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:22 INFO  : Memory regions updated for context APU
12:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:22 INFO  : 'con' command is executed.
12:02:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:02:22 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
12:07:17 INFO  : Disconnected from the channel tcfchan#12.
12:37:38 INFO  : Registering command handlers for SDK TCF services
12:37:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
12:37:44 INFO  : XSCT server has started successfully.
12:37:44 INFO  : Successfully done setting XSCT server connection channel  
12:37:57 INFO  : Successfully done setting SDK workspace  
12:37:57 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
12:37:57 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
12:38:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563164193793,  Project:1563160121224
12:38:06 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
12:38:07 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
12:38:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:38:19 INFO  : 
12:38:20 INFO  : Updating hardware inferred compiler options for TestAPP.
12:38:20 INFO  : Clearing existing target manager status.
12:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:25 INFO  : 'fpga -state' command is executed.
12:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:25 INFO  : 'jtag frequency' command is executed.
12:40:25 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:25 INFO  : Context for 'APU' is selected.
12:40:26 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:40:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:26 INFO  : Context for 'APU' is selected.
12:40:26 INFO  : 'stop' command is executed.
12:40:26 INFO  : 'ps7_init' command is executed.
12:40:26 INFO  : 'ps7_post_config' command is executed.
12:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:26 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:26 INFO  : Memory regions updated for context APU
12:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:26 INFO  : 'con' command is executed.
12:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:26 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
13:27:48 INFO  : Registering command handlers for SDK TCF services
13:27:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
13:27:55 INFO  : XSCT server has started successfully.
13:28:08 INFO  : Successfully done setting XSCT server connection channel  
13:28:08 INFO  : Successfully done setting SDK workspace  
13:28:09 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
13:28:09 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
13:28:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563168431919,  Project:1563164193793
13:28:18 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
13:28:18 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
13:28:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:28:52 INFO  : 
13:28:53 INFO  : Updating hardware inferred compiler options for TestAPP.
13:28:53 INFO  : Clearing existing target manager status.
13:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:29:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:29:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:29:29 INFO  : 'fpga -state' command is executed.
13:29:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:29:29 INFO  : 'jtag frequency' command is executed.
13:29:29 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:29 INFO  : Context for 'APU' is selected.
13:29:29 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:29 INFO  : Context for 'APU' is selected.
13:29:29 INFO  : 'stop' command is executed.
13:29:30 INFO  : 'ps7_init' command is executed.
13:29:30 INFO  : 'ps7_post_config' command is executed.
13:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:30 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:30 INFO  : Memory regions updated for context APU
13:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:30 INFO  : 'con' command is executed.
13:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:29:30 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
13:30:07 INFO  : Disconnected from the channel tcfchan#1.
13:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:08 INFO  : 'fpga -state' command is executed.
13:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:30:08 INFO  : 'jtag frequency' command is executed.
13:30:08 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:08 INFO  : Context for 'APU' is selected.
13:30:10 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:30:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:10 INFO  : Context for 'APU' is selected.
13:30:10 INFO  : 'stop' command is executed.
13:30:10 INFO  : 'ps7_init' command is executed.
13:30:10 INFO  : 'ps7_post_config' command is executed.
13:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:10 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:10 INFO  : Memory regions updated for context APU
13:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:11 INFO  : 'con' command is executed.
13:30:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:30:11 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
13:31:08 INFO  : Disconnected from the channel tcfchan#2.
13:48:07 INFO  : Registering command handlers for SDK TCF services
13:48:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
13:48:09 INFO  : XSCT server has started successfully.
13:48:10 INFO  : Successfully done setting XSCT server connection channel  
13:48:10 INFO  : Successfully done setting SDK workspace  
13:48:10 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
13:48:10 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
13:48:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563169568187,  Project:1563168431919
13:48:12 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
13:48:12 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
13:48:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:48:17 INFO  : 
13:48:18 INFO  : Updating hardware inferred compiler options for TestAPP.
13:48:18 INFO  : Clearing existing target manager status.
13:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:50:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:50:48 INFO  : 'fpga -state' command is executed.
13:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:50:48 INFO  : 'jtag frequency' command is executed.
13:50:48 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:50:48 INFO  : Context for 'APU' is selected.
13:50:48 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:48 INFO  : Context for 'APU' is selected.
13:50:48 INFO  : 'stop' command is executed.
13:50:48 INFO  : 'ps7_init' command is executed.
13:50:48 INFO  : 'ps7_post_config' command is executed.
13:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:48 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:49 INFO  : Memory regions updated for context APU
13:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:49 INFO  : 'con' command is executed.
13:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:50:49 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
13:54:15 INFO  : Disconnected from the channel tcfchan#1.
13:54:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:54:16 INFO  : 'fpga -state' command is executed.
13:54:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:54:16 INFO  : 'jtag frequency' command is executed.
13:54:16 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:16 INFO  : Context for 'APU' is selected.
13:54:18 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:54:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:18 INFO  : Context for 'APU' is selected.
13:54:18 INFO  : 'stop' command is executed.
13:54:18 INFO  : 'ps7_init' command is executed.
13:54:18 INFO  : 'ps7_post_config' command is executed.
13:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:18 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:18 INFO  : Memory regions updated for context APU
13:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:18 INFO  : 'con' command is executed.
13:54:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:54:18 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
16:28:39 INFO  : Disconnected from the channel tcfchan#2.
16:35:31 INFO  : Registering command handlers for SDK TCF services
16:35:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
16:35:37 INFO  : XSCT server has started successfully.
16:35:37 INFO  : Successfully done setting XSCT server connection channel  
16:35:45 INFO  : Successfully done setting SDK workspace  
16:35:45 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
16:35:45 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:35:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563179685392,  Project:1563169568187
16:35:54 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
16:35:54 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
16:35:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:36:07 INFO  : 
16:36:08 INFO  : Updating hardware inferred compiler options for TestAPP.
16:36:08 INFO  : Clearing existing target manager status.
16:38:20 INFO  : Registering command handlers for SDK TCF services
16:38:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
16:38:27 INFO  : XSCT server has started successfully.
16:38:41 INFO  : Successfully done setting XSCT server connection channel  
16:38:41 INFO  : Successfully done setting SDK workspace  
16:38:41 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
16:38:41 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:47 INFO  : 'fpga -state' command is executed.
16:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:48 INFO  : 'jtag frequency' command is executed.
16:39:48 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:48 INFO  : Context for 'APU' is selected.
16:39:48 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:48 INFO  : Context for 'APU' is selected.
16:39:48 INFO  : 'stop' command is executed.
16:39:48 INFO  : 'ps7_init' command is executed.
16:39:48 INFO  : 'ps7_post_config' command is executed.
16:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:49 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:49 INFO  : Memory regions updated for context APU
16:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:49 INFO  : 'con' command is executed.
16:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:39:49 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
16:50:49 INFO  : Disconnected from the channel tcfchan#1.
11:13:42 INFO  : Registering command handlers for SDK TCF services
11:13:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
11:13:45 INFO  : XSCT server has started successfully.
11:13:45 INFO  : Successfully done setting XSCT server connection channel  
11:13:45 INFO  : Successfully done setting SDK workspace  
11:13:45 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
11:13:45 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:05:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\Audio\audio\audio.sdk\temp_xsdb_launch_script.tcl
15:05:34 INFO  : XSCT server has started successfully.
15:05:34 INFO  : Successfully done setting XSCT server connection channel  
15:05:57 INFO  : Successfully done setting SDK workspace  
15:06:01 INFO  : Registering command handlers for SDK TCF services
15:06:03 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.sdk/system_wrapper.hdf.
15:06:03 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:14:28 INFO  : Registering command handlers for SDK TCF services
16:14:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
16:14:39 INFO  : XSCT server has started successfully.
16:14:53 INFO  : Successfully done setting XSCT server connection channel  
16:14:53 INFO  : Successfully done setting SDK workspace  
16:14:53 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
16:26:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
16:26:47 INFO  : XSCT server has started successfully.
16:26:56 INFO  : Successfully done setting XSCT server connection channel  
16:26:56 INFO  : Successfully done setting SDK workspace  
16:27:01 INFO  : Registering command handlers for SDK TCF services
16:27:03 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
16:27:03 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
18:44:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
18:44:37 INFO  : XSCT server has started successfully.
18:44:37 INFO  : Successfully done setting XSCT server connection channel  
18:44:58 INFO  : Successfully done setting SDK workspace  
18:45:02 INFO  : Registering command handlers for SDK TCF services
18:45:04 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
18:45:04 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
18:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:45:42 INFO  : 'fpga -state' command is executed.
18:45:47 INFO  : Memory regions updated for context APU
18:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:45:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:45:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:45:59 INFO  : 'fpga -state' command is executed.
18:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:45:59 INFO  : 'jtag frequency' command is executed.
18:45:59 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:45:59 INFO  : Context for 'APU' is selected.
18:45:59 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:59 INFO  : Context for 'APU' is selected.
18:45:59 INFO  : 'stop' command is executed.
18:45:59 INFO  : 'ps7_init' command is executed.
18:45:59 INFO  : 'ps7_post_config' command is executed.
18:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:00 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:00 INFO  : Memory regions updated for context APU
18:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:00 INFO  : 'con' command is executed.
18:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:46:00 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
18:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:50:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:50:31 INFO  : Disconnected from the channel tcfchan#1.
18:50:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:50:32 INFO  : 'fpga -state' command is executed.
18:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:50:32 INFO  : 'jtag frequency' command is executed.
18:50:32 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:32 INFO  : Context for 'APU' is selected.
18:50:32 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:32 INFO  : Context for 'APU' is selected.
18:50:32 INFO  : 'stop' command is executed.
18:50:32 INFO  : 'ps7_init' command is executed.
18:50:32 INFO  : 'ps7_post_config' command is executed.
18:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:32 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:33 INFO  : Memory regions updated for context APU
18:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:33 INFO  : 'con' command is executed.
18:50:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:50:33 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
19:06:12 INFO  : Disconnected from the channel tcfchan#2.
19:06:44 INFO  : Registering command handlers for SDK TCF services
19:06:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
19:06:47 INFO  : XSCT server has started successfully.
19:06:47 INFO  : Successfully done setting XSCT server connection channel  
19:06:52 INFO  : Successfully done setting SDK workspace  
19:06:52 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
19:06:57 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
19:06:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563361539619,  Project:1563179685000
19:06:58 INFO  : The hardware specification for project 'system_wrapper_hw_platform_1' is different from C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
19:06:58 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
19:07:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:07:02 INFO  : Clearing existing target manager status.
19:07:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:07:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:27 INFO  : 'fpga -state' command is executed.
19:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:27 INFO  : 'jtag frequency' command is executed.
19:07:27 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:27 INFO  : Context for 'APU' is selected.
19:07:27 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:27 INFO  : Context for 'APU' is selected.
19:07:28 INFO  : 'stop' command is executed.
19:07:29 INFO  : 'ps7_init' command is executed.
19:07:29 INFO  : 'ps7_post_config' command is executed.
19:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:29 ERROR : Memory write error at 0x100000. AP transaction timeout
19:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
----------------End of Script----------------

19:08:00 INFO  : Registering command handlers for SDK TCF services
19:08:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
19:08:02 INFO  : XSCT server has started successfully.
19:08:03 INFO  : Successfully done setting XSCT server connection channel  
19:08:03 INFO  : Successfully done setting SDK workspace  
19:08:03 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
19:08:03 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
19:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:08:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:11 INFO  : 'fpga -state' command is executed.
19:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:12 INFO  : 'jtag frequency' command is executed.
19:09:12 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:15 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
     3  Legacy Debug Hub
19:09:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

19:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:22 INFO  : 'fpga -state' command is executed.
19:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:22 INFO  : 'jtag frequency' command is executed.
19:09:22 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:25 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
     3  Legacy Debug Hub
19:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

19:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:33 INFO  : 'fpga -state' command is executed.
19:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:33 INFO  : 'jtag frequency' command is executed.
19:09:33 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:36 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
     3  Legacy Debug Hub
19:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

19:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:56 INFO  : 'fpga -state' command is executed.
19:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:56 INFO  : 'jtag frequency' command is executed.
19:09:56 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:56 INFO  : Context for 'APU' is selected.
19:09:56 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:09:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:56 INFO  : Context for 'APU' is selected.
19:09:56 INFO  : 'stop' command is executed.
19:09:57 INFO  : 'ps7_init' command is executed.
19:09:57 INFO  : 'ps7_post_config' command is executed.
19:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:57 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:57 INFO  : Memory regions updated for context APU
19:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:57 INFO  : 'con' command is executed.
19:09:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:09:57 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
19:12:28 INFO  : Disconnected from the channel tcfchan#1.
19:17:41 INFO  : Registering command handlers for SDK TCF services
19:17:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
19:17:44 INFO  : XSCT server has started successfully.
19:17:44 INFO  : Successfully done setting XSCT server connection channel  
19:17:44 INFO  : Successfully done setting SDK workspace  
19:17:44 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
19:17:44 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
19:18:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563362188580,  Project:1563361539619
19:18:45 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:18:46 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
19:18:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:18:49 INFO  : Clearing existing target manager status.
19:18:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:18:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:19:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:19:10 INFO  : 'fpga -state' command is executed.
19:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:19:10 INFO  : 'jtag frequency' command is executed.
19:19:10 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:10 INFO  : Context for 'APU' is selected.
19:19:10 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:10 INFO  : Context for 'APU' is selected.
19:19:10 INFO  : 'stop' command is executed.
19:19:10 INFO  : 'ps7_init' command is executed.
19:19:10 INFO  : 'ps7_post_config' command is executed.
19:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:11 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:11 INFO  : Memory regions updated for context APU
19:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:11 INFO  : 'con' command is executed.
19:19:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:19:11 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
20:03:34 INFO  : Disconnected from the channel tcfchan#1.
22:00:27 INFO  : Registering command handlers for SDK TCF services
22:00:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
22:00:42 INFO  : XSCT server has started successfully.
22:00:42 INFO  : Successfully done setting XSCT server connection channel  
22:00:42 INFO  : Successfully done setting SDK workspace  
22:00:42 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
22:00:42 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
22:00:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563371938967,  Project:1563362188580
22:00:59 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:01:01 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
22:01:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:01:04 INFO  : Clearing existing target manager status.
22:01:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:01:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:01:13 INFO  : 'fpga -state' command is executed.
22:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:01:13 INFO  : 'jtag frequency' command is executed.
22:01:13 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:13 INFO  : Context for 'APU' is selected.
22:01:14 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:01:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:14 INFO  : Context for 'APU' is selected.
22:01:14 INFO  : 'stop' command is executed.
22:01:14 INFO  : 'ps7_init' command is executed.
22:01:14 INFO  : 'ps7_post_config' command is executed.
22:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:14 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:14 INFO  : Memory regions updated for context APU
22:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:14 INFO  : 'con' command is executed.
22:01:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:01:14 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:08:39 INFO  : Disconnected from the channel tcfchan#1.
22:12:12 INFO  : Registering command handlers for SDK TCF services
22:12:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
22:12:15 INFO  : XSCT server has started successfully.
22:12:15 INFO  : Successfully done setting XSCT server connection channel  
22:12:15 INFO  : Successfully done setting SDK workspace  
22:12:15 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
22:12:15 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
22:16:47 INFO  : Registering command handlers for SDK TCF services
22:16:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
22:16:49 INFO  : XSCT server has started successfully.
22:16:49 INFO  : Successfully done setting XSCT server connection channel  
22:16:49 INFO  : Successfully done setting SDK workspace  
22:16:49 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
22:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:17:01 INFO  : 'fpga -state' command is executed.
22:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:17:02 INFO  : 'jtag frequency' command is executed.
22:17:02 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:02 INFO  : Context for 'APU' is selected.
22:17:02 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:17:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:02 INFO  : Context for 'APU' is selected.
22:17:02 INFO  : 'stop' command is executed.
22:17:02 INFO  : 'ps7_init' command is executed.
22:17:02 INFO  : 'ps7_post_config' command is executed.
22:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:02 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:02 INFO  : Memory regions updated for context APU
22:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:03 INFO  : 'con' command is executed.
22:17:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:17:03 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:20:59 WARN  : Couldn't find target with name: Linux Agent
22:24:21 INFO  : Disconnected from the channel tcfchan#1.
22:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:22 INFO  : 'fpga -state' command is executed.
22:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:22 INFO  : 'jtag frequency' command is executed.
22:24:22 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:22 INFO  : Context for 'APU' is selected.
22:24:24 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:24 INFO  : Context for 'APU' is selected.
22:24:24 INFO  : 'stop' command is executed.
22:24:24 INFO  : 'ps7_init' command is executed.
22:24:24 INFO  : 'ps7_post_config' command is executed.
22:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:25 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:25 INFO  : Memory regions updated for context APU
22:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:25 INFO  : 'con' command is executed.
22:24:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:24:25 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:59 INFO  : Disconnected from the channel tcfchan#2.
22:25:14 INFO  : Registering command handlers for SDK TCF services
22:25:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
22:25:17 INFO  : XSCT server has started successfully.
22:25:17 INFO  : Successfully done setting XSCT server connection channel  
22:25:17 INFO  : Successfully done setting SDK workspace  
22:25:17 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
22:25:17 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
22:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:59 INFO  : Registering command handlers for SDK TCF services
22:26:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
22:27:01 INFO  : XSCT server has started successfully.
22:27:01 INFO  : Successfully done setting XSCT server connection channel  
22:27:01 INFO  : Successfully done setting SDK workspace  
22:27:01 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
22:27:01 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
22:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
22:27:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:17 INFO  : 'fpga -state' command is executed.
22:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:27:18 INFO  : 'jtag frequency' command is executed.
22:27:18 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:18 INFO  : Context for 'APU' is selected.
22:27:18 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:18 INFO  : Context for 'APU' is selected.
22:27:18 INFO  : 'stop' command is executed.
22:27:18 INFO  : 'ps7_init' command is executed.
22:27:18 INFO  : 'ps7_post_config' command is executed.
22:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:18 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:18 INFO  : Memory regions updated for context APU
22:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:19 INFO  : 'con' command is executed.
22:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:27:19 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:28:14 INFO  : Disconnected from the channel tcfchan#1.
22:28:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:15 INFO  : 'fpga -state' command is executed.
22:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:28:15 INFO  : 'jtag frequency' command is executed.
22:28:15 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:15 INFO  : Context for 'APU' is selected.
22:28:16 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:28:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:16 INFO  : Context for 'APU' is selected.
22:28:17 INFO  : 'stop' command is executed.
22:28:17 INFO  : 'ps7_init' command is executed.
22:28:17 INFO  : 'ps7_post_config' command is executed.
22:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:17 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:17 INFO  : Memory regions updated for context APU
22:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:17 INFO  : 'con' command is executed.
22:28:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:28:17 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:39:14 INFO  : Disconnected from the channel tcfchan#2.
22:39:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:39:15 INFO  : 'fpga -state' command is executed.
22:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:39:15 INFO  : 'jtag frequency' command is executed.
22:39:15 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:15 INFO  : Context for 'APU' is selected.
22:39:17 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:39:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:17 INFO  : Context for 'APU' is selected.
22:39:17 INFO  : 'stop' command is executed.
22:39:17 INFO  : 'ps7_init' command is executed.
22:39:17 INFO  : 'ps7_post_config' command is executed.
22:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:17 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:17 INFO  : Memory regions updated for context APU
22:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:17 INFO  : 'con' command is executed.
22:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:39:17 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:40:20 INFO  : Disconnected from the channel tcfchan#3.
22:40:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:40:21 INFO  : 'fpga -state' command is executed.
22:40:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:40:21 INFO  : 'jtag frequency' command is executed.
22:40:21 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:21 INFO  : Context for 'APU' is selected.
22:40:23 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:23 INFO  : Context for 'APU' is selected.
22:40:23 INFO  : 'stop' command is executed.
22:40:23 INFO  : 'ps7_init' command is executed.
22:40:23 INFO  : 'ps7_post_config' command is executed.
22:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:23 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:23 INFO  : Memory regions updated for context APU
22:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:23 INFO  : 'con' command is executed.
22:40:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:40:23 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:40:42 INFO  : Disconnected from the channel tcfchan#4.
22:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:40:43 INFO  : 'fpga -state' command is executed.
22:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:40:43 INFO  : 'jtag frequency' command is executed.
22:40:43 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:43 INFO  : Context for 'APU' is selected.
22:40:45 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:40:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:45 INFO  : Context for 'APU' is selected.
22:40:45 INFO  : 'stop' command is executed.
22:40:45 INFO  : 'ps7_init' command is executed.
22:40:45 INFO  : 'ps7_post_config' command is executed.
22:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:45 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:45 INFO  : Memory regions updated for context APU
22:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:45 INFO  : 'con' command is executed.
22:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:40:45 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:41:04 INFO  : Disconnected from the channel tcfchan#5.
22:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:41:05 INFO  : 'fpga -state' command is executed.
22:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:41:05 INFO  : 'jtag frequency' command is executed.
22:41:05 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:05 INFO  : Context for 'APU' is selected.
22:41:06 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:41:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:06 INFO  : Context for 'APU' is selected.
22:41:06 INFO  : 'stop' command is executed.
22:41:07 INFO  : 'ps7_init' command is executed.
22:41:07 INFO  : 'ps7_post_config' command is executed.
22:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:07 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:07 INFO  : Memory regions updated for context APU
22:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:07 INFO  : 'con' command is executed.
22:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:41:07 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:41:16 INFO  : Disconnected from the channel tcfchan#6.
22:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:41:17 INFO  : 'fpga -state' command is executed.
22:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:41:17 INFO  : 'jtag frequency' command is executed.
22:41:17 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:17 INFO  : Context for 'APU' is selected.
22:41:19 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:41:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:19 INFO  : Context for 'APU' is selected.
22:41:19 INFO  : 'stop' command is executed.
22:41:19 INFO  : 'ps7_init' command is executed.
22:41:19 INFO  : 'ps7_post_config' command is executed.
22:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:20 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:20 INFO  : Memory regions updated for context APU
22:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:20 INFO  : 'con' command is executed.
22:41:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:41:20 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:41:28 INFO  : Disconnected from the channel tcfchan#7.
22:41:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:41:29 INFO  : 'fpga -state' command is executed.
22:41:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:41:29 INFO  : 'jtag frequency' command is executed.
22:41:29 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:29 INFO  : Context for 'APU' is selected.
22:41:31 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:41:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:31 INFO  : Context for 'APU' is selected.
22:41:31 INFO  : 'stop' command is executed.
22:41:31 INFO  : 'ps7_init' command is executed.
22:41:31 INFO  : 'ps7_post_config' command is executed.
22:41:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:31 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:31 INFO  : Memory regions updated for context APU
22:41:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:31 INFO  : 'con' command is executed.
22:41:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:41:31 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:41:42 INFO  : Disconnected from the channel tcfchan#8.
22:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:41:43 INFO  : 'fpga -state' command is executed.
22:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:41:43 INFO  : 'jtag frequency' command is executed.
22:41:43 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:43 INFO  : Context for 'APU' is selected.
22:41:45 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:41:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:45 INFO  : Context for 'APU' is selected.
22:41:45 INFO  : 'stop' command is executed.
22:41:45 INFO  : 'ps7_init' command is executed.
22:41:45 INFO  : 'ps7_post_config' command is executed.
22:41:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:45 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:45 INFO  : Memory regions updated for context APU
22:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:46 INFO  : 'con' command is executed.
22:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:41:46 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
22:59:47 INFO  : Disconnected from the channel tcfchan#9.
22:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:59:48 INFO  : 'fpga -state' command is executed.
22:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:59:48 INFO  : 'jtag frequency' command is executed.
22:59:48 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:48 INFO  : Context for 'APU' is selected.
22:59:50 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:50 INFO  : Context for 'APU' is selected.
22:59:50 INFO  : 'stop' command is executed.
22:59:50 INFO  : 'ps7_init' command is executed.
22:59:50 INFO  : 'ps7_post_config' command is executed.
22:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:51 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:51 INFO  : Memory regions updated for context APU
22:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:51 INFO  : 'con' command is executed.
22:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:59:51 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:00:00 INFO  : Disconnected from the channel tcfchan#10.
23:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:00:01 INFO  : 'fpga -state' command is executed.
23:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:00:01 INFO  : 'jtag frequency' command is executed.
23:00:01 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:01 INFO  : Context for 'APU' is selected.
23:00:03 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:00:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:03 INFO  : Context for 'APU' is selected.
23:00:03 INFO  : 'stop' command is executed.
23:00:03 INFO  : 'ps7_init' command is executed.
23:00:03 INFO  : 'ps7_post_config' command is executed.
23:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:04 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:04 INFO  : Memory regions updated for context APU
23:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:04 INFO  : 'con' command is executed.
23:00:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:00:04 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:00:32 INFO  : Disconnected from the channel tcfchan#11.
23:00:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:00:33 INFO  : 'fpga -state' command is executed.
23:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:00:34 INFO  : 'jtag frequency' command is executed.
23:00:34 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:34 INFO  : Context for 'APU' is selected.
23:00:35 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:00:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:35 INFO  : Context for 'APU' is selected.
23:00:36 INFO  : 'stop' command is executed.
23:00:36 INFO  : 'ps7_init' command is executed.
23:00:36 INFO  : 'ps7_post_config' command is executed.
23:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:36 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:36 INFO  : Memory regions updated for context APU
23:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:36 INFO  : 'con' command is executed.
23:00:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:00:36 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:04:41 INFO  : Disconnected from the channel tcfchan#12.
23:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:04:42 INFO  : 'fpga -state' command is executed.
23:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:04:43 INFO  : 'jtag frequency' command is executed.
23:04:43 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:43 INFO  : Context for 'APU' is selected.
23:04:44 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:04:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:44 INFO  : Context for 'APU' is selected.
23:04:44 INFO  : 'stop' command is executed.
23:04:45 INFO  : 'ps7_init' command is executed.
23:04:45 INFO  : 'ps7_post_config' command is executed.
23:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:45 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:45 INFO  : Memory regions updated for context APU
23:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:45 INFO  : 'con' command is executed.
23:04:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:04:45 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:06:27 INFO  : Disconnected from the channel tcfchan#13.
23:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:28 INFO  : 'fpga -state' command is executed.
23:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:29 INFO  : 'jtag frequency' command is executed.
23:06:29 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:29 INFO  : Context for 'APU' is selected.
23:06:30 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:06:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:30 INFO  : Context for 'APU' is selected.
23:06:30 INFO  : 'stop' command is executed.
23:06:30 INFO  : 'ps7_init' command is executed.
23:06:30 INFO  : 'ps7_post_config' command is executed.
23:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:31 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:31 INFO  : Memory regions updated for context APU
23:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:31 INFO  : 'con' command is executed.
23:06:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:31 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:06:53 INFO  : Disconnected from the channel tcfchan#14.
23:06:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:54 INFO  : 'fpga -state' command is executed.
23:06:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:55 INFO  : 'jtag frequency' command is executed.
23:06:55 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:55 INFO  : Context for 'APU' is selected.
23:06:56 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:06:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:56 INFO  : Context for 'APU' is selected.
23:06:56 INFO  : 'stop' command is executed.
23:06:57 INFO  : 'ps7_init' command is executed.
23:06:57 INFO  : 'ps7_post_config' command is executed.
23:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:57 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:57 INFO  : Memory regions updated for context APU
23:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:57 INFO  : 'con' command is executed.
23:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:57 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:07:07 INFO  : Disconnected from the channel tcfchan#15.
23:07:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:07:08 INFO  : 'fpga -state' command is executed.
23:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:07:08 INFO  : 'jtag frequency' command is executed.
23:07:08 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:08 INFO  : Context for 'APU' is selected.
23:07:10 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:10 INFO  : Context for 'APU' is selected.
23:07:10 INFO  : 'stop' command is executed.
23:07:10 INFO  : 'ps7_init' command is executed.
23:07:10 INFO  : 'ps7_post_config' command is executed.
23:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:10 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:10 INFO  : Memory regions updated for context APU
23:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:11 INFO  : 'con' command is executed.
23:07:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:07:11 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:08:43 INFO  : Disconnected from the channel tcfchan#16.
23:08:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:08:44 INFO  : 'fpga -state' command is executed.
23:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:08:44 INFO  : 'jtag frequency' command is executed.
23:08:44 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:44 INFO  : Context for 'APU' is selected.
23:08:46 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:08:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:46 INFO  : Context for 'APU' is selected.
23:08:46 INFO  : 'stop' command is executed.
23:08:46 INFO  : 'ps7_init' command is executed.
23:08:46 INFO  : 'ps7_post_config' command is executed.
23:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:46 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:46 INFO  : Memory regions updated for context APU
23:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:47 INFO  : 'con' command is executed.
23:08:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:08:47 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:09:09 INFO  : Disconnected from the channel tcfchan#17.
23:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:09:10 INFO  : 'fpga -state' command is executed.
23:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:09:10 INFO  : 'jtag frequency' command is executed.
23:09:10 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:09:10 INFO  : Context for 'APU' is selected.
23:09:12 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:12 INFO  : Context for 'APU' is selected.
23:09:12 INFO  : 'stop' command is executed.
23:09:12 INFO  : 'ps7_init' command is executed.
23:09:12 INFO  : 'ps7_post_config' command is executed.
23:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:12 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:12 INFO  : Memory regions updated for context APU
23:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:13 INFO  : 'con' command is executed.
23:09:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:09:13 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:09:29 INFO  : Disconnected from the channel tcfchan#18.
23:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:09:30 INFO  : 'fpga -state' command is executed.
23:09:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:09:30 INFO  : 'jtag frequency' command is executed.
23:09:30 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:09:30 INFO  : Context for 'APU' is selected.
23:09:32 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:09:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:32 INFO  : Context for 'APU' is selected.
23:09:32 INFO  : 'stop' command is executed.
23:09:32 INFO  : 'ps7_init' command is executed.
23:09:32 INFO  : 'ps7_post_config' command is executed.
23:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:32 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:32 INFO  : Memory regions updated for context APU
23:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:32 INFO  : 'con' command is executed.
23:09:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:09:32 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:09:48 INFO  : Disconnected from the channel tcfchan#19.
23:09:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:09:49 INFO  : 'fpga -state' command is executed.
23:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:09:49 INFO  : 'jtag frequency' command is executed.
23:09:49 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:09:49 INFO  : Context for 'APU' is selected.
23:09:51 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:09:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:51 INFO  : Context for 'APU' is selected.
23:09:51 INFO  : 'stop' command is executed.
23:09:51 INFO  : 'ps7_init' command is executed.
23:09:51 INFO  : 'ps7_post_config' command is executed.
23:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:52 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:52 INFO  : Memory regions updated for context APU
23:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:52 INFO  : 'con' command is executed.
23:09:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:09:52 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:10:17 INFO  : Disconnected from the channel tcfchan#20.
23:10:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:10:18 INFO  : 'fpga -state' command is executed.
23:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:10:18 INFO  : 'jtag frequency' command is executed.
23:10:18 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:18 INFO  : Context for 'APU' is selected.
23:10:20 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:10:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:20 INFO  : Context for 'APU' is selected.
23:10:20 INFO  : 'stop' command is executed.
23:10:20 INFO  : 'ps7_init' command is executed.
23:10:20 INFO  : 'ps7_post_config' command is executed.
23:10:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:20 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:20 INFO  : Memory regions updated for context APU
23:10:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:20 INFO  : 'con' command is executed.
23:10:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:10:20 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:10:37 INFO  : Disconnected from the channel tcfchan#21.
23:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:10:38 INFO  : 'fpga -state' command is executed.
23:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:10:38 INFO  : 'jtag frequency' command is executed.
23:10:38 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:38 INFO  : Context for 'APU' is selected.
23:10:40 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:40 INFO  : Context for 'APU' is selected.
23:10:40 INFO  : 'stop' command is executed.
23:10:40 INFO  : 'ps7_init' command is executed.
23:10:40 INFO  : 'ps7_post_config' command is executed.
23:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:40 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:40 INFO  : Memory regions updated for context APU
23:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:41 INFO  : 'con' command is executed.
23:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:10:41 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:13:30 INFO  : Disconnected from the channel tcfchan#22.
23:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:13:31 INFO  : 'fpga -state' command is executed.
23:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:13:31 INFO  : 'jtag frequency' command is executed.
23:13:31 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:13:31 INFO  : Context for 'APU' is selected.
23:13:33 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:33 INFO  : Context for 'APU' is selected.
23:13:33 INFO  : 'stop' command is executed.
23:13:33 INFO  : 'ps7_init' command is executed.
23:13:33 INFO  : 'ps7_post_config' command is executed.
23:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:33 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:33 INFO  : Memory regions updated for context APU
23:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:33 INFO  : 'con' command is executed.
23:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:13:33 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:35:13 INFO  : Disconnected from the channel tcfchan#23.
23:35:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:35:16 INFO  : 'fpga -state' command is executed.
23:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:35:16 INFO  : 'jtag frequency' command is executed.
23:35:16 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:17 INFO  : Context for 'APU' is selected.
23:35:18 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:18 INFO  : Context for 'APU' is selected.
23:35:18 INFO  : 'stop' command is executed.
23:35:18 INFO  : 'ps7_init' command is executed.
23:35:18 INFO  : 'ps7_post_config' command is executed.
23:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

23:35:18 INFO  : Memory regions updated for context APU
23:35:18 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:35:36 INFO  : Disconnected from the channel tcfchan#24.
23:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:35:39 INFO  : 'fpga -state' command is executed.
23:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:35:39 INFO  : 'jtag frequency' command is executed.
23:35:39 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:39 INFO  : Context for 'APU' is selected.
23:35:41 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:41 INFO  : Context for 'APU' is selected.
23:35:41 INFO  : 'stop' command is executed.
23:35:41 INFO  : 'ps7_init' command is executed.
23:35:41 INFO  : 'ps7_post_config' command is executed.
23:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

23:35:41 INFO  : Memory regions updated for context APU
23:35:41 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:38:57 INFO  : Disconnected from the channel tcfchan#25.
23:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:00 INFO  : 'fpga -state' command is executed.
23:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:39:00 INFO  : 'jtag frequency' command is executed.
23:39:00 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:00 INFO  : Context for 'APU' is selected.
23:39:01 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:01 INFO  : Context for 'APU' is selected.
23:39:01 INFO  : 'stop' command is executed.
23:39:02 INFO  : 'ps7_init' command is executed.
23:39:02 INFO  : 'ps7_post_config' command is executed.
23:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

23:39:02 INFO  : Memory regions updated for context APU
23:39:02 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:39:33 INFO  : Disconnected from the channel tcfchan#26.
23:39:48 INFO  : Registering command handlers for SDK TCF services
23:39:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
23:39:51 INFO  : XSCT server has started successfully.
23:39:51 INFO  : Successfully done setting XSCT server connection channel  
23:39:51 INFO  : Successfully done setting SDK workspace  
23:39:51 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
23:39:51 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
23:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:40:37 INFO  : 'fpga -state' command is executed.
23:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:40:37 INFO  : 'jtag frequency' command is executed.
23:40:37 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:37 INFO  : Context for 'APU' is selected.
23:40:37 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:37 INFO  : Context for 'APU' is selected.
23:40:37 INFO  : 'stop' command is executed.
23:40:37 INFO  : 'ps7_init' command is executed.
23:40:37 INFO  : 'ps7_post_config' command is executed.
23:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:38 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:38 INFO  : Memory regions updated for context APU
23:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:38 INFO  : 'con' command is executed.
23:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:40:38 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
23:42:55 INFO  : Disconnected from the channel tcfchan#1.
23:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:42:56 INFO  : 'fpga -state' command is executed.
23:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:42:56 INFO  : 'jtag frequency' command is executed.
23:42:56 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:42:56 INFO  : Context for 'APU' is selected.
23:42:58 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:42:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:58 INFO  : Context for 'APU' is selected.
23:42:58 INFO  : 'stop' command is executed.
23:42:58 INFO  : 'ps7_init' command is executed.
23:42:58 INFO  : 'ps7_post_config' command is executed.
23:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:58 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/TestAPP/Debug/TestAPP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:58 INFO  : Memory regions updated for context APU
23:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:59 INFO  : 'con' command is executed.
23:42:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:42:59 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
00:06:28 INFO  : Registering command handlers for SDK TCF services
00:06:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
00:06:35 INFO  : XSCT server has started successfully.
00:06:48 INFO  : Successfully done setting XSCT server connection channel  
00:06:48 INFO  : Successfully done setting SDK workspace  
00:06:48 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
00:06:48 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
00:06:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1563379491707,  Project:1563371938967
00:06:57 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
00:06:57 INFO  : Copied contents of C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
00:07:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:07:00 INFO  : Clearing existing target manager status.
00:07:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:07:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:08:13 INFO  : Saving repository preferences.
00:08:13 INFO  : Reading in cores from global repositories: 
		 C:\Users\ZYY\Documents\Vivado\project_1\project_1.srcs\in_out_ip\drivers\in_out_v1_0
00:08:13 INFO  : Cleaning BSP projects in the workspace.
00:10:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
00:10:52 INFO  : XSCT server has started successfully.
00:10:54 INFO  : Successfully done setting XSCT server connection channel  
00:10:54 INFO  : Successfully done setting SDK workspace  
00:10:56 INFO  : Registering command handlers for SDK TCF services
00:10:57 INFO  : Restoring global repository preferences: 
		 C:\Users\ZYY\Documents\Vivado\project_1\project_1.srcs\in_out_ip\drivers\in_out_v1_0
00:10:57 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
00:10:57 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
00:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:25:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:26:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:26:13 INFO  : 'fpga -state' command is executed.
00:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:26:13 INFO  : 'jtag frequency' command is executed.
00:26:13 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:13 INFO  : Context for 'APU' is selected.
00:26:13 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:26:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:13 INFO  : Context for 'APU' is selected.
00:26:13 INFO  : 'stop' command is executed.
00:26:14 INFO  : 'ps7_init' command is executed.
00:26:14 INFO  : 'ps7_post_config' command is executed.
00:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:14 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:14 INFO  : Memory regions updated for context APU
00:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:14 INFO  : 'con' command is executed.
00:26:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:26:14 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
00:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:51:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:51:43 INFO  : Disconnected from the channel tcfchan#1.
00:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:51:47 INFO  : 'fpga -state' command is executed.
00:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:51:47 INFO  : 'jtag frequency' command is executed.
00:51:47 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:47 INFO  : Context for 'APU' is selected.
00:51:49 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:51:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:49 INFO  : Context for 'APU' is selected.
00:51:49 INFO  : 'stop' command is executed.
00:51:49 INFO  : 'ps7_init' command is executed.
00:51:49 INFO  : 'ps7_post_config' command is executed.
00:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:50 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:50 INFO  : Memory regions updated for context APU
00:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:50 INFO  : 'con' command is executed.
00:51:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:51:50 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
00:54:07 INFO  : Disconnected from the channel tcfchan#2.
00:54:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:54:23 INFO  : 'fpga -state' command is executed.
00:54:28 INFO  : Memory regions updated for context APU
00:54:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:54:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:54:45 INFO  : 'fpga -state' command is executed.
00:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:54:45 INFO  : 'jtag frequency' command is executed.
00:54:45 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:45 INFO  : Context for 'APU' is selected.
00:54:45 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:45 INFO  : Context for 'APU' is selected.
00:54:45 INFO  : 'stop' command is executed.
00:54:45 INFO  : 'ps7_init' command is executed.
00:54:45 INFO  : 'ps7_post_config' command is executed.
00:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:45 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:45 INFO  : Memory regions updated for context APU
00:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:46 INFO  : 'con' command is executed.
00:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:54:46 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
00:55:03 INFO  : Disconnected from the channel tcfchan#3.
00:55:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:55:04 INFO  : 'fpga -state' command is executed.
00:55:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:55:04 INFO  : 'jtag frequency' command is executed.
00:55:04 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:04 INFO  : Context for 'APU' is selected.
00:55:06 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:06 INFO  : Context for 'APU' is selected.
00:55:06 INFO  : 'stop' command is executed.
00:55:06 INFO  : 'ps7_init' command is executed.
00:55:06 INFO  : 'ps7_post_config' command is executed.
00:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:07 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:07 INFO  : Memory regions updated for context APU
00:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:07 INFO  : 'con' command is executed.
00:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:55:07 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
00:58:39 INFO  : Disconnected from the channel tcfchan#4.
00:58:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:58:40 INFO  : 'fpga -state' command is executed.
00:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:58:40 INFO  : 'jtag frequency' command is executed.
00:58:40 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:40 INFO  : Context for 'APU' is selected.
00:58:42 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:58:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:42 INFO  : Context for 'APU' is selected.
00:58:42 INFO  : 'stop' command is executed.
00:58:42 INFO  : 'ps7_init' command is executed.
00:58:42 INFO  : 'ps7_post_config' command is executed.
00:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:42 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:42 INFO  : Memory regions updated for context APU
00:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:42 INFO  : 'con' command is executed.
00:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:58:42 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:00:30 INFO  : Disconnected from the channel tcfchan#5.
01:00:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:00:31 INFO  : 'fpga -state' command is executed.
01:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:00:31 INFO  : 'jtag frequency' command is executed.
01:00:31 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:31 INFO  : Context for 'APU' is selected.
01:00:33 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:33 INFO  : Context for 'APU' is selected.
01:00:33 INFO  : 'stop' command is executed.
01:00:34 INFO  : 'ps7_init' command is executed.
01:00:34 INFO  : 'ps7_post_config' command is executed.
01:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:34 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:34 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:34 INFO  : Memory regions updated for context APU
01:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:34 INFO  : 'con' command is executed.
01:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:00:34 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:03:05 INFO  : Disconnected from the channel tcfchan#6.
01:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:03:06 INFO  : 'fpga -state' command is executed.
01:03:11 INFO  : Memory regions updated for context APU
01:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:03:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
01:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:03:32 INFO  : 'fpga -state' command is executed.
01:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:03:32 INFO  : 'jtag frequency' command is executed.
01:03:32 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:03:32 INFO  : Context for 'APU' is selected.
01:03:32 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:03:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:32 INFO  : Context for 'APU' is selected.
01:03:32 INFO  : 'stop' command is executed.
01:03:32 INFO  : 'ps7_init' command is executed.
01:03:32 INFO  : 'ps7_post_config' command is executed.
01:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:33 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:33 INFO  : Memory regions updated for context APU
01:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:33 INFO  : 'con' command is executed.
01:03:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:03:33 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:10:05 INFO  : Disconnected from the channel tcfchan#7.
01:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:10:07 INFO  : 'fpga -state' command is executed.
01:10:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:10:07 INFO  : 'jtag frequency' command is executed.
01:10:07 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:10:07 INFO  : Context for 'APU' is selected.
01:10:08 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:10:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:08 INFO  : Context for 'APU' is selected.
01:10:08 INFO  : 'stop' command is executed.
01:10:09 INFO  : 'ps7_init' command is executed.
01:10:09 INFO  : 'ps7_post_config' command is executed.
01:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:09 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:09 INFO  : Memory regions updated for context APU
01:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:09 INFO  : 'con' command is executed.
01:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:10:09 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:16:02 INFO  : Disconnected from the channel tcfchan#8.
01:16:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:16:04 INFO  : 'fpga -state' command is executed.
01:16:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:16:04 INFO  : 'jtag frequency' command is executed.
01:16:04 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:04 INFO  : Context for 'APU' is selected.
01:16:06 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:16:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:06 INFO  : Context for 'APU' is selected.
01:16:06 INFO  : 'stop' command is executed.
01:16:06 INFO  : 'ps7_init' command is executed.
01:16:06 INFO  : 'ps7_post_config' command is executed.
01:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:06 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:06 INFO  : Memory regions updated for context APU
01:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:06 INFO  : 'con' command is executed.
01:16:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:16:06 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:18:57 INFO  : Disconnected from the channel tcfchan#9.
01:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:18:59 INFO  : 'fpga -state' command is executed.
01:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:18:59 INFO  : 'jtag frequency' command is executed.
01:18:59 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:59 INFO  : Context for 'APU' is selected.
01:19:00 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:19:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:00 INFO  : Context for 'APU' is selected.
01:19:00 INFO  : 'stop' command is executed.
01:19:01 INFO  : 'ps7_init' command is executed.
01:19:01 INFO  : 'ps7_post_config' command is executed.
01:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:01 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:01 INFO  : Memory regions updated for context APU
01:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:01 INFO  : 'con' command is executed.
01:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:19:01 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:33:10 INFO  : Disconnected from the channel tcfchan#10.
01:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:33:11 INFO  : 'fpga -state' command is executed.
01:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:33:12 INFO  : 'jtag frequency' command is executed.
01:33:12 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:33:12 INFO  : Context for 'APU' is selected.
01:33:13 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:13 INFO  : Context for 'APU' is selected.
01:33:13 INFO  : 'stop' command is executed.
01:33:14 INFO  : 'ps7_init' command is executed.
01:33:14 INFO  : 'ps7_post_config' command is executed.
01:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:14 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

01:33:14 INFO  : Memory regions updated for context APU
01:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:14 INFO  : 'con' command is executed.
01:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:33:14 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:42:18 INFO  : Disconnected from the channel tcfchan#11.
01:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:42:19 INFO  : 'fpga -state' command is executed.
01:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:42:20 INFO  : 'jtag frequency' command is executed.
01:42:20 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:42:20 INFO  : Context for 'APU' is selected.
01:42:21 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:42:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:21 INFO  : Context for 'APU' is selected.
01:42:21 INFO  : 'stop' command is executed.
01:42:21 INFO  : 'ps7_init' command is executed.
01:42:21 INFO  : 'ps7_post_config' command is executed.
01:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:22 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:42:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:22 INFO  : Memory regions updated for context APU
01:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:22 INFO  : 'con' command is executed.
01:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:42:22 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:44:48 INFO  : Disconnected from the channel tcfchan#12.
01:44:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:44:49 INFO  : 'fpga -state' command is executed.
01:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:44:49 INFO  : 'jtag frequency' command is executed.
01:44:49 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:44:49 INFO  : Context for 'APU' is selected.
01:44:51 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:51 INFO  : Context for 'APU' is selected.
01:44:51 INFO  : 'stop' command is executed.
01:44:51 INFO  : 'ps7_init' command is executed.
01:44:51 INFO  : 'ps7_post_config' command is executed.
01:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:52 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:52 INFO  : Memory regions updated for context APU
01:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:52 INFO  : 'con' command is executed.
01:44:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:44:52 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:47:14 INFO  : Disconnected from the channel tcfchan#13.
01:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:47:15 INFO  : 'fpga -state' command is executed.
01:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:47:15 INFO  : 'jtag frequency' command is executed.
01:47:15 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:47:15 INFO  : Context for 'APU' is selected.
01:47:17 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:47:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:17 INFO  : Context for 'APU' is selected.
01:47:17 INFO  : 'stop' command is executed.
01:47:17 INFO  : 'ps7_init' command is executed.
01:47:17 INFO  : 'ps7_post_config' command is executed.
01:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:17 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:17 INFO  : Memory regions updated for context APU
01:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:17 INFO  : 'con' command is executed.
01:47:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:47:17 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:50:22 INFO  : Disconnected from the channel tcfchan#14.
01:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:50:23 INFO  : 'fpga -state' command is executed.
01:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:50:23 INFO  : 'jtag frequency' command is executed.
01:50:23 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:50:23 INFO  : Context for 'APU' is selected.
01:50:25 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:50:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:25 INFO  : Context for 'APU' is selected.
01:50:25 INFO  : 'stop' command is executed.
01:50:25 INFO  : 'ps7_init' command is executed.
01:50:26 INFO  : 'ps7_post_config' command is executed.
01:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:26 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:26 INFO  : Memory regions updated for context APU
01:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:26 INFO  : 'con' command is executed.
01:50:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:50:26 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
01:52:00 INFO  : Disconnected from the channel tcfchan#15.
08:57:23 INFO  : Registering command handlers for SDK TCF services
08:57:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
08:57:30 INFO  : XSCT server has started successfully.
08:57:30 INFO  : Successfully done setting XSCT server connection channel  
08:57:44 INFO  : Successfully done setting SDK workspace  
08:57:44 INFO  : Restoring global repository preferences: 
		 C:\Users\ZYY\Documents\Vivado\project_1\project_1.srcs\in_out_ip\drivers\in_out_v1_0
08:57:44 INFO  : Processing command line option -hwspec C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper.hdf.
08:57:44 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
09:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:09:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:10:55 INFO  : 'fpga -state' command is executed.
09:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:10:55 INFO  : 'jtag frequency' command is executed.
09:10:55 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:10:55 INFO  : Context for 'APU' is selected.
09:10:56 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:10:56 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:56 INFO  : Context for 'APU' is selected.
09:10:56 INFO  : 'stop' command is executed.
09:10:56 INFO  : 'ps7_init' command is executed.
09:10:56 INFO  : 'ps7_post_config' command is executed.
09:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:56 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:10:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:10:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

09:10:56 INFO  : Memory regions updated for context APU
09:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:56 INFO  : 'con' command is executed.
09:10:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:10:56 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
09:14:02 INFO  : Disconnected from the channel tcfchan#1.
09:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:14:04 INFO  : 'fpga -state' command is executed.
09:14:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:14:04 INFO  : 'jtag frequency' command is executed.
09:14:04 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:14:04 INFO  : Context for 'APU' is selected.
09:14:06 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:14:06 INFO  : Context for 'APU' is selected.
09:14:06 INFO  : 'stop' command is executed.
09:14:06 INFO  : 'ps7_init' command is executed.
09:14:06 INFO  : 'ps7_post_config' command is executed.
09:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:06 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:14:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:14:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

09:14:06 INFO  : Memory regions updated for context APU
09:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:06 INFO  : 'con' command is executed.
09:14:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:14:06 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
09:15:40 INFO  : Disconnected from the channel tcfchan#2.
09:15:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:15:41 INFO  : 'fpga -state' command is executed.
09:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:15:41 INFO  : 'jtag frequency' command is executed.
09:15:41 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:15:41 INFO  : Context for 'APU' is selected.
09:15:43 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:15:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:15:43 INFO  : Context for 'APU' is selected.
09:15:43 INFO  : 'stop' command is executed.
09:15:43 INFO  : 'ps7_init' command is executed.
09:15:43 INFO  : 'ps7_post_config' command is executed.
09:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:15:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:15:43 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:15:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:15:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

09:15:43 INFO  : Memory regions updated for context APU
09:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:15:44 INFO  : 'con' command is executed.
09:15:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:15:44 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
09:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:17:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:18:00 INFO  : Disconnected from the channel tcfchan#3.
09:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:18:02 INFO  : 'fpga -state' command is executed.
09:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:18:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:18:02 INFO  : 'jtag frequency' command is executed.
09:18:02 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:18:02 INFO  : Context for 'APU' is selected.
09:18:04 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:18:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:18:04 INFO  : Context for 'APU' is selected.
09:18:04 INFO  : 'stop' command is executed.
09:18:05 INFO  : 'ps7_init' command is executed.
09:18:05 INFO  : 'ps7_post_config' command is executed.
09:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:18:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:18:05 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:18:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

09:18:05 INFO  : Memory regions updated for context APU
09:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:18:05 INFO  : 'con' command is executed.
09:18:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:18:05 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
09:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:32:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:32:22 INFO  : Disconnected from the channel tcfchan#4.
09:32:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:32:23 INFO  : 'fpga -state' command is executed.
09:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:32:23 INFO  : 'jtag frequency' command is executed.
09:32:23 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:32:23 INFO  : Context for 'APU' is selected.
09:32:25 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:32:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:25 INFO  : Context for 'APU' is selected.
09:32:25 INFO  : 'stop' command is executed.
09:32:26 INFO  : 'ps7_init' command is executed.
09:32:26 INFO  : 'ps7_post_config' command is executed.
09:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:26 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:26 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:26 INFO  : Memory regions updated for context APU
09:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:26 INFO  : 'con' command is executed.
09:32:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:32:26 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
09:33:48 INFO  : Disconnected from the channel tcfchan#5.
09:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:33:50 INFO  : 'fpga -state' command is executed.
09:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:33:50 INFO  : 'jtag frequency' command is executed.
09:33:50 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:33:50 INFO  : Context for 'APU' is selected.
09:33:52 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:52 INFO  : Context for 'APU' is selected.
09:33:52 INFO  : 'stop' command is executed.
09:33:52 INFO  : 'ps7_init' command is executed.
09:33:52 INFO  : 'ps7_post_config' command is executed.
09:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:52 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:52 INFO  : Memory regions updated for context APU
09:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:52 INFO  : 'con' command is executed.
09:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:33:52 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
09:36:14 INFO  : Disconnected from the channel tcfchan#6.
09:36:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:36:15 INFO  : 'fpga -state' command is executed.
09:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:36:15 INFO  : 'jtag frequency' command is executed.
09:36:15 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:36:15 INFO  : Context for 'APU' is selected.
09:36:17 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:36:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:17 INFO  : Context for 'APU' is selected.
09:36:17 INFO  : 'stop' command is executed.
09:36:17 INFO  : 'ps7_init' command is executed.
09:36:17 INFO  : 'ps7_post_config' command is executed.
09:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:17 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:17 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:17 INFO  : Memory regions updated for context APU
09:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:17 INFO  : 'con' command is executed.
09:36:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:36:17 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
10:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:18:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:18:30 INFO  : Disconnected from the channel tcfchan#7.
10:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:18:32 INFO  : 'fpga -state' command is executed.
10:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:18:32 INFO  : 'jtag frequency' command is executed.
10:18:32 INFO  : Sourcing of 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:32 INFO  : Context for 'APU' is selected.
10:18:33 INFO  : Hardware design information is loaded from 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:33 INFO  : Context for 'APU' is selected.
10:18:33 INFO  : 'stop' command is executed.
10:18:34 INFO  : 'ps7_init' command is executed.
10:18:34 INFO  : 'ps7_post_config' command is executed.
10:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:34 INFO  : The application 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ZYY/Documents/Vivado/project_1/project_1.sdk/Xilinx_Music/Debug/Xilinx_Music.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:34 INFO  : Memory regions updated for context APU
10:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:34 INFO  : 'con' command is executed.
10:18:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:18:34 INFO  : Launch script is exported to file 'C:\Users\ZYY\Documents\Vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_xilinx_music.elf_on_local.tcl'
