

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1000.0:1000.0:1000.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1000000000.000000:1000000000.000000:1000000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000100000000000:0.00000000100000000000:0.00000000100000000000:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
af1dc9a4a824acc557ee292a621d8abf  /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
Extracting PTX file and ptxas options    1: bfs.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
Extracting specific PTX file named bfs.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x56451388cfa6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=21, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x56451388cdbf, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b229940..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (bfs.1.sm_30.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (bfs.1.sm_30.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (bfs.1.sm_30.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (bfs.1.sm_30.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (bfs.1.sm_30.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (bfs.1.sm_30.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5432
gpu_sim_insn = 1245360
gpu_ipc =     229.2636
gpu_tot_sim_cycle = 5432
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     229.2636
gpu_tot_issued_cta = 128
gpu_occupancy = 55.8668% 
gpu_tot_occupancy = 55.8668% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1106
partiton_level_parallism_total  =       0.1106
partiton_level_parallism_util =       1.2573
partiton_level_parallism_util_total  =       1.2573
L2_BW  =      13.6848 GB/Sec
L2_BW_total  =      13.6848 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 1440
	L1I_total_cache_miss_rate = 0.0636
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 155, Miss = 51, Miss_rate = 0.329, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 539
	L1D_total_cache_miss_rate = 0.2558
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 3650
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13487	W0_Idle:21441	W0_Scoreboard:18977	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20667	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 7360 {40:184,}
maxmflatency = 283 
max_icnt2mem_latency = 44 
maxmrqlatency = 32 
max_icnt2sh_latency = 19 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 7 
mrq_lat_table:8 	1 	1 	5 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2103 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28 	27 	6 	540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1904 	209 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1336         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0      2097         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/6 = 4.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0         0       172       143       143       135       172         0         0         0         0       132         0         0       172
dram[1]:          0         0         0         0       146       142       133       132         0         0       132         0         0         0         0         0
dram[2]:          0       172         0         0       153       270       135       137         0       172         0       172         0       132         0         0
dram[3]:          0         0         0         0       157       145       132       134         0       172       132       132       132         0         0         0
dram[4]:          0         0         0         0       143       143       172       135         0         0         0         0         0         0       174         0
dram[5]:        172         0       172         0       142       147       134       132       172       172         0       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5019 n_nop=4998 n_act=4 n_pre=3 n_ref_event=94854700478032 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005579
n_activity=196 dram_eff=0.1429
bk0: 14a 4915i bk1: 0a 5016i bk2: 0a 5016i bk3: 0a 5017i bk4: 0a 5017i bk5: 0a 5019i bk6: 0a 5019i bk7: 0a 5019i bk8: 0a 5019i bk9: 0a 5019i bk10: 0a 5019i bk11: 0a 5019i bk12: 0a 5019i bk13: 0a 5021i bk14: 0a 5021i bk15: 0a 5022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005579 
total_CMD = 5019 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 4897 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5019 
n_nop = 4998 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94854700478032 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.001395 
CoL_Bus_Util = 0.002789 
Either_Row_CoL_Bus_Util = 0.004184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0436342
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5019 n_nop=5010 n_act=1 n_pre=0 n_ref_event=94854701324400 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003188
n_activity=61 dram_eff=0.2623
bk0: 8a 4995i bk1: 0a 5019i bk2: 0a 5019i bk3: 0a 5019i bk4: 0a 5019i bk5: 0a 5019i bk6: 0a 5019i bk7: 0a 5019i bk8: 0a 5019i bk9: 0a 5019i bk10: 0a 5019i bk11: 0a 5019i bk12: 0a 5019i bk13: 0a 5019i bk14: 0a 5019i bk15: 0a 5019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003188 
total_CMD = 5019 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 4985 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5019 
n_nop = 5010 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94854701324400 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000199 
CoL_Bus_Util = 0.001594 
Either_Row_CoL_Bus_Util = 0.001793 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00896593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5019 n_nop=5014 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001594
n_activity=40 dram_eff=0.2
bk0: 0a 5019i bk1: 0a 5020i bk2: 0a 5020i bk3: 0a 5020i bk4: 0a 5020i bk5: 4a 5001i bk6: 0a 5018i bk7: 0a 5018i bk8: 0a 5018i bk9: 0a 5018i bk10: 0a 5018i bk11: 0a 5019i bk12: 0a 5019i bk13: 0a 5019i bk14: 0a 5019i bk15: 0a 5019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001594 
total_CMD = 5019 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 4996 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5019 
n_nop = 5014 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000199 
CoL_Bus_Util = 0.000797 
Either_Row_CoL_Bus_Util = 0.000996 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0083682
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5019 n_nop=5019 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5019i bk1: 0a 5019i bk2: 0a 5019i bk3: 0a 5019i bk4: 0a 5019i bk5: 0a 5019i bk6: 0a 5019i bk7: 0a 5019i bk8: 0a 5019i bk9: 0a 5019i bk10: 0a 5019i bk11: 0a 5019i bk12: 0a 5019i bk13: 0a 5019i bk14: 0a 5019i bk15: 0a 5019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5019 
n_nop = 5019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5019 n_nop=5019 n_act=0 n_pre=0 n_ref_event=227392 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5019i bk1: 0a 5019i bk2: 0a 5019i bk3: 0a 5019i bk4: 0a 5019i bk5: 0a 5019i bk6: 0a 5019i bk7: 0a 5019i bk8: 0a 5019i bk9: 0a 5019i bk10: 0a 5019i bk11: 0a 5019i bk12: 0a 5019i bk13: 0a 5019i bk14: 0a 5019i bk15: 0a 5019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5019 
n_nop = 5019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 227392 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5019 n_nop=5019 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5019i bk1: 0a 5019i bk2: 0a 5019i bk3: 0a 5019i bk4: 0a 5019i bk5: 0a 5019i bk6: 0a 5019i bk7: 0a 5019i bk8: 0a 5019i bk9: 0a 5019i bk10: 0a 5019i bk11: 0a 5019i bk12: 0a 5019i bk13: 0a 5019i bk14: 0a 5019i bk15: 0a 5019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 5019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5019 
n_nop = 5019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330, Miss = 14, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 389
L2_cache_bank[1]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2323
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 509
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 375
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 375
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2323
icnt_total_pkts_simt_to_mem=601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.46409
	minimum = 5
	maximum = 19
Network latency average = 5.46409
	minimum = 5
	maximum = 19
Slowest packet = 14
Flit latency average = 5.46409
	minimum = 5
	maximum = 19
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0199367
	minimum = 0.00662739 (at node 11)
	maximum = 0.0607511 (at node 15)
Accepted packet rate average = 0.0199367
	minimum = 0.00773196 (at node 18)
	maximum = 0.0322165 (at node 0)
Injected flit rate average = 0.0199367
	minimum = 0.00662739 (at node 11)
	maximum = 0.0607511 (at node 15)
Accepted flit rate average= 0.0199367
	minimum = 0.00773196 (at node 18)
	maximum = 0.0322165 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.46409 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Network latency average = 5.46409 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Flit latency average = 5.46409 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0199367 (1 samples)
	minimum = 0.00662739 (1 samples)
	maximum = 0.0607511 (1 samples)
Accepted packet rate average = 0.0199367 (1 samples)
	minimum = 0.00773196 (1 samples)
	maximum = 0.0322165 (1 samples)
Injected flit rate average = 0.0199367 (1 samples)
	minimum = 0.00662739 (1 samples)
	maximum = 0.0607511 (1 samples)
Accepted flit rate average = 0.0199367 (1 samples)
	minimum = 0.00773196 (1 samples)
	maximum = 0.0322165 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 2716 (cycle/sec)
gpgpu_silicon_slowdown = 368188x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b2298cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cfa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (bfs.1.sm_30.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (bfs.1.sm_30.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2371
gpu_sim_insn = 1114192
gpu_ipc =     469.9249
gpu_tot_sim_cycle = 7803
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     302.3904
gpu_tot_issued_cta = 256
gpu_occupancy = 87.3321% 
gpu_tot_occupancy = 68.7230% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2421
partiton_level_parallism_total  =       0.1506
partiton_level_parallism_util =       1.3443
partiton_level_parallism_util_total  =       1.2983
L2_BW  =      29.6921 GB/Sec
L2_BW_total  =      18.5488 GB/Sec
gpu_total_sim_rate=786517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 2400
	L1I_total_cache_miss_rate = 0.0556
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 287, Miss = 86, Miss_rate = 0.300, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[1]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[5]: Access = 296, Miss = 78, Miss_rate = 0.264, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[6]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[9]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[10]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[11]: Access = 264, Miss = 70, Miss_rate = 0.265, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[13]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 1075
	L1D_total_cache_miss_rate = 0.2567
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24096
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40744
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2400
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
261, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 147, 136, 136, 136, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 3650
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19521	W0_Idle:34161	W0_Scoreboard:28947	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:39143	WS1:38956	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8280 {8:1035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165600 {40:4140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 283 
max_icnt2mem_latency = 44 
maxmrqlatency = 32 
max_icnt2sh_latency = 25 
averagemflatency = 133 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 8 
mrq_lat_table:11 	1 	3 	6 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4183 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	40 	44 	7 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3556 	509 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1336         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       305         0         0         0         0      2097         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/7 = 4.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0         0       172       143       143       135       172       172       153       133       138       172         0         0       172
dram[1]:          0         0         0         0       172       142       133       174       150       149       172       133         0         0         0         0
dram[2]:          0       172         0         0       153       270       135       137       139       172       132       172         0       132         0         0
dram[3]:          0         0         0         0       157       145       132       134       139       172       172       172       172         0         0         0
dram[4]:          0         0         0         0       143       143       172       135       148       161       133       132         0         0       174         0
dram[5]:        172         0       172         0       142       147       172       132       172       176       135       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=7188 n_act=4 n_pre=3 n_ref_event=94854700478032 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003884
n_activity=196 dram_eff=0.1429
bk0: 14a 7105i bk1: 0a 7206i bk2: 0a 7206i bk3: 0a 7207i bk4: 0a 7207i bk5: 0a 7209i bk6: 0a 7209i bk7: 0a 7209i bk8: 0a 7209i bk9: 0a 7209i bk10: 0a 7209i bk11: 0a 7209i bk12: 0a 7209i bk13: 0a 7211i bk14: 0a 7211i bk15: 0a 7212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003884 
total_CMD = 7209 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 7087 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7209 
n_nop = 7188 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94854700478032 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000971 
CoL_Bus_Util = 0.001942 
Either_Row_CoL_Bus_Util = 0.002913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0303787
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=7200 n_act=1 n_pre=0 n_ref_event=94854701324400 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002219
n_activity=61 dram_eff=0.2623
bk0: 8a 7185i bk1: 0a 7209i bk2: 0a 7209i bk3: 0a 7209i bk4: 0a 7209i bk5: 0a 7209i bk6: 0a 7209i bk7: 0a 7209i bk8: 0a 7209i bk9: 0a 7209i bk10: 0a 7209i bk11: 0a 7209i bk12: 0a 7209i bk13: 0a 7209i bk14: 0a 7209i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002219 
total_CMD = 7209 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7175 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7209 
n_nop = 7200 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94854701324400 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000139 
CoL_Bus_Util = 0.001110 
Either_Row_CoL_Bus_Util = 0.001248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0062422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=7195 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003329
n_activity=101 dram_eff=0.2376
bk0: 8a 7185i bk1: 0a 7209i bk2: 0a 7209i bk3: 0a 7209i bk4: 0a 7209i bk5: 4a 7190i bk6: 0a 7207i bk7: 0a 7207i bk8: 0a 7208i bk9: 0a 7208i bk10: 0a 7209i bk11: 0a 7210i bk12: 0a 7210i bk13: 0a 7210i bk14: 0a 7210i bk15: 0a 7210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003329 
total_CMD = 7209 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 7152 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7209 
n_nop = 7195 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.001665 
Either_Row_CoL_Bus_Util = 0.001942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0124844
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=7209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7209i bk1: 0a 7209i bk2: 0a 7209i bk3: 0a 7209i bk4: 0a 7209i bk5: 0a 7209i bk6: 0a 7209i bk7: 0a 7209i bk8: 0a 7209i bk9: 0a 7209i bk10: 0a 7209i bk11: 0a 7209i bk12: 0a 7209i bk13: 0a 7209i bk14: 0a 7209i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7209 
n_nop = 7209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=7209 n_act=0 n_pre=0 n_ref_event=227392 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7209i bk1: 0a 7209i bk2: 0a 7209i bk3: 0a 7209i bk4: 0a 7209i bk5: 0a 7209i bk6: 0a 7209i bk7: 0a 7209i bk8: 0a 7209i bk9: 0a 7209i bk10: 0a 7209i bk11: 0a 7209i bk12: 0a 7209i bk13: 0a 7209i bk14: 0a 7209i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7209 
n_nop = 7209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 227392 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=7209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7209i bk1: 0a 7209i bk2: 0a 7209i bk3: 0a 7209i bk4: 0a 7209i bk5: 0a 7209i bk6: 0a 7209i bk7: 0a 7209i bk8: 0a 7209i bk9: 0a 7209i bk10: 0a 7209i bk11: 0a 7209i bk12: 0a 7209i bk13: 0a 7209i bk14: 0a 7209i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7209 
n_nop = 7209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 14, Miss_rate = 0.027, Pending_hits = 30, Reservation_fails = 389
L2_cache_bank[1]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 464, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 224
L2_cache_bank[5]: Access = 358, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4523
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 733
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4140
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4523
icnt_total_pkts_simt_to_mem=1175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.05588
	minimum = 5
	maximum = 23
Network latency average = 6.05588
	minimum = 5
	maximum = 23
Slowest packet = 3688
Flit latency average = 6.05588
	minimum = 5
	maximum = 23
Slowest flit = 3688
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0433322
	minimum = 0.0143399 (at node 2)
	maximum = 0.124842 (at node 19)
Accepted packet rate average = 0.0433322
	minimum = 0.017714 (at node 16)
	maximum = 0.0674821 (at node 5)
Injected flit rate average = 0.0433322
	minimum = 0.0143399 (at node 2)
	maximum = 0.124842 (at node 19)
Accepted flit rate average= 0.0433322
	minimum = 0.017714 (at node 16)
	maximum = 0.0674821 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.75998 (2 samples)
	minimum = 5 (2 samples)
	maximum = 21 (2 samples)
Network latency average = 5.75998 (2 samples)
	minimum = 5 (2 samples)
	maximum = 21 (2 samples)
Flit latency average = 5.75998 (2 samples)
	minimum = 5 (2 samples)
	maximum = 21 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0316345 (2 samples)
	minimum = 0.0104837 (2 samples)
	maximum = 0.0927965 (2 samples)
Accepted packet rate average = 0.0316345 (2 samples)
	minimum = 0.012723 (2 samples)
	maximum = 0.0498493 (2 samples)
Injected flit rate average = 0.0316345 (2 samples)
	minimum = 0.0104837 (2 samples)
	maximum = 0.0927965 (2 samples)
Accepted flit rate average = 0.0316345 (2 samples)
	minimum = 0.012723 (2 samples)
	maximum = 0.0498493 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 786517 (inst/sec)
gpgpu_simulation_rate = 2601 (cycle/sec)
gpgpu_silicon_slowdown = 384467x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b229940..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6082
gpu_sim_insn = 1246360
gpu_ipc =     204.9260
gpu_tot_sim_cycle = 13885
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     259.6984
gpu_tot_issued_cta = 384
gpu_occupancy = 32.8499% 
gpu_tot_occupancy = 54.9381% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1154
partiton_level_parallism_total  =       0.1352
partiton_level_parallism_util =       1.3474
partiton_level_parallism_util_total  =       1.3163
L2_BW  =      13.1325 GB/Sec
L2_BW_total  =      16.1763 GB/Sec
gpu_total_sim_rate=721182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 2406
	L1I_total_cache_miss_rate = 0.0363
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 447, Miss = 126, Miss_rate = 0.282, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[1]: Access = 463, Miss = 127, Miss_rate = 0.274, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[2]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[3]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[4]: Access = 452, Miss = 115, Miss_rate = 0.254, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[5]: Access = 456, Miss = 118, Miss_rate = 0.259, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[6]: Access = 452, Miss = 115, Miss_rate = 0.254, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[7]: Access = 442, Miss = 135, Miss_rate = 0.305, Pending_hits = 240, Reservation_fails = 0
	L1D_cache_core[8]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[9]: Access = 486, Miss = 134, Miss_rate = 0.276, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[10]: Access = 415, Miss = 118, Miss_rate = 0.284, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[11]: Access = 471, Miss = 133, Miss_rate = 0.282, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[12]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[13]: Access = 399, Miss = 110, Miss_rate = 0.276, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[14]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 1763
	L1D_total_cache_miss_rate = 0.2667
	L1D_total_cache_pending_hits = 4608
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63914
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2406
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
361, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 236, 236, 236, 236, 236, 236, 236, 236, 236, 236, 236, 236, 247, 236, 236, 236, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 3650
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1627
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26025	W0_Idle:53798	W0_Scoreboard:60898	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:60289	WS1:60018	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13016 {8:1627,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260320 {40:6508,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 13120 {40:328,}
maxmflatency = 283 
max_icnt2mem_latency = 45 
maxmrqlatency = 32 
max_icnt2sh_latency = 25 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:24 	3 	3 	23 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6595 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46 	44 	7 	1780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6021 	516 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1336         0         0         0         0         0         0      2016      1855         0         0         0         0         0         0         0 
dram[2]:       305         0         0         0         0      2097         0      2820         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1358         0         0      2445         0         0         0      1456         0         0      1770         0      1379         0 
dram[4]:         0         0      2336         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       172       172       172       143       270       270       172       153       133       172       172       132         0       172
dram[1]:        172         0       172         0       172       172       172       269       274       172       172       270         0       172         0       172
dram[2]:          0       172         0       270       172       270       172       270       172       172       172       172       132       132       172       172
dram[3]:        172       172       270         0       172       270       134       173       172       272       172       271       270         0       270         0
dram[4]:        172       172       270         0       172       143       172       136       172       172       172       132         0       134       174         0
dram[5]:        172       172       172       172       270       147       172       172       172       176       135       172       172       132         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12828 n_nop=12797 n_act=6 n_pre=3 n_ref_event=94854700478032 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00343
n_activity=276 dram_eff=0.1594
bk0: 14a 12724i bk1: 0a 12825i bk2: 0a 12825i bk3: 0a 12826i bk4: 0a 12826i bk5: 0a 12830i bk6: 4a 12811i bk7: 4a 12809i bk8: 0a 12826i bk9: 0a 12827i bk10: 0a 12827i bk11: 0a 12828i bk12: 0a 12828i bk13: 0a 12830i bk14: 0a 12830i bk15: 0a 12831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003430 
total_CMD = 12828 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 12660 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12828 
n_nop = 12797 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94854700478032 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000702 
CoL_Bus_Util = 0.001715 
Either_Row_CoL_Bus_Util = 0.002417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0236202
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12828 n_nop=12804 n_act=4 n_pre=0 n_ref_event=94854701324400 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003118
n_activity=181 dram_eff=0.221
bk0: 8a 12804i bk1: 0a 12828i bk2: 0a 12829i bk3: 0a 12830i bk4: 0a 12830i bk5: 0a 12830i bk6: 0a 12830i bk7: 4a 12811i bk8: 4a 12809i bk9: 0a 12827i bk10: 0a 12827i bk11: 4a 12808i bk12: 0a 12825i bk13: 0a 12826i bk14: 0a 12826i bk15: 0a 12827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003118 
total_CMD = 12828 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 12725 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12828 
n_nop = 12804 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 94854701324400 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.001559 
Either_Row_CoL_Bus_Util = 0.001871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0130964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12828 n_nop=12804 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003118
n_activity=181 dram_eff=0.221
bk0: 8a 12805i bk1: 0a 12829i bk2: 0a 12829i bk3: 4a 12810i bk4: 0a 12827i bk5: 4a 12808i bk6: 0a 12825i bk7: 4a 12807i bk8: 0a 12826i bk9: 0a 12827i bk10: 0a 12828i bk11: 0a 12829i bk12: 0a 12829i bk13: 0a 12829i bk14: 0a 12829i bk15: 0a 12830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003118 
total_CMD = 12828 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 12725 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12828 
n_nop = 12804 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.001559 
Either_Row_CoL_Bus_Util = 0.001871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0135641
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12828 n_nop=12798 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003742
n_activity=187 dram_eff=0.2567
bk0: 0a 12825i bk1: 0a 12828i bk2: 4a 12810i bk3: 0a 12827i bk4: 0a 12827i bk5: 4a 12810i bk6: 0a 12827i bk7: 0a 12830i bk8: 0a 12830i bk9: 4a 12810i bk10: 0a 12829i bk11: 4a 12811i bk12: 4a 12809i bk13: 0a 12827i bk14: 4a 12808i bk15: 0a 12825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153846
Bank_Level_Parallism_Col = 1.141593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132743 

BW Util details:
bwutil = 0.003742 
total_CMD = 12828 
util_bw = 48 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 12707 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12828 
n_nop = 12798 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000468 
CoL_Bus_Util = 0.001871 
Either_Row_CoL_Bus_Util = 0.002339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0197225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12828 n_nop=12823 n_act=1 n_pre=0 n_ref_event=227392 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006236
n_activity=40 dram_eff=0.2
bk0: 0a 12828i bk1: 0a 12829i bk2: 4a 12810i bk3: 0a 12827i bk4: 0a 12827i bk5: 0a 12828i bk6: 0a 12828i bk7: 0a 12828i bk8: 0a 12828i bk9: 0a 12828i bk10: 0a 12828i bk11: 0a 12828i bk12: 0a 12828i bk13: 0a 12828i bk14: 0a 12828i bk15: 0a 12828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000624 
total_CMD = 12828 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 12805 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12828 
n_nop = 12823 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 227392 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.000312 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00311818
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12828 n_nop=12823 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006236
n_activity=40 dram_eff=0.2
bk0: 0a 12828i bk1: 0a 12829i bk2: 0a 12829i bk3: 0a 12829i bk4: 4a 12810i bk5: 0a 12827i bk6: 0a 12827i bk7: 0a 12827i bk8: 0a 12827i bk9: 0a 12828i bk10: 0a 12828i bk11: 0a 12828i bk12: 0a 12828i bk13: 0a 12828i bk14: 0a 12828i bk15: 0a 12828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000624 
total_CMD = 12828 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 12805 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12828 
n_nop = 12823 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.000312 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00327409

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722, Miss = 18, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 389
L2_cache_bank[1]: Access = 560, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 636, Miss = 12, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 654, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 224
L2_cache_bank[5]: Access = 571, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 562, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 557, Miss = 12, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 566, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 527, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 554, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7019
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 733
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7019
icnt_total_pkts_simt_to_mem=1877
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0122
	minimum = 5
	maximum = 7
Network latency average = 5.0122
	minimum = 5
	maximum = 7
Slowest packet = 5729
Flit latency average = 5.0122
	minimum = 5
	maximum = 7
Slowest flit = 5729
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0194746
	minimum = 0.00591911 (at node 2)
	maximum = 0.0371588 (at node 23)
Accepted packet rate average = 0.0194746
	minimum = 0.00789214 (at node 24)
	maximum = 0.0363367 (at node 11)
Injected flit rate average = 0.0194746
	minimum = 0.00591911 (at node 2)
	maximum = 0.0371588 (at node 23)
Accepted flit rate average= 0.0194746
	minimum = 0.00789214 (at node 24)
	maximum = 0.0363367 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.51072 (3 samples)
	minimum = 5 (3 samples)
	maximum = 16.3333 (3 samples)
Network latency average = 5.51072 (3 samples)
	minimum = 5 (3 samples)
	maximum = 16.3333 (3 samples)
Flit latency average = 5.51072 (3 samples)
	minimum = 5 (3 samples)
	maximum = 16.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0275812 (3 samples)
	minimum = 0.00896215 (3 samples)
	maximum = 0.0742506 (3 samples)
Accepted packet rate average = 0.0275812 (3 samples)
	minimum = 0.0111127 (3 samples)
	maximum = 0.0453451 (3 samples)
Injected flit rate average = 0.0275812 (3 samples)
	minimum = 0.00896215 (3 samples)
	maximum = 0.0742506 (3 samples)
Accepted flit rate average = 0.0275812 (3 samples)
	minimum = 0.0111127 (3 samples)
	maximum = 0.0453451 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 721182 (inst/sec)
gpgpu_simulation_rate = 2777 (cycle/sec)
gpgpu_silicon_slowdown = 360100x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b2298cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cfa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1882
gpu_sim_insn = 1114592
gpu_ipc =     592.2380
gpu_tot_sim_cycle = 15767
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     299.3914
gpu_tot_issued_cta = 512
gpu_occupancy = 74.9547% 
gpu_tot_occupancy = 58.2126% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3698
partiton_level_parallism_total  =       0.1632
partiton_level_parallism_util =       1.3333
partiton_level_parallism_util_total  =       1.3208
L2_BW  =      37.9511 GB/Sec
L2_BW_total  =      18.7754 GB/Sec
gpu_total_sim_rate=786750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 2406
	L1I_total_cache_miss_rate = 0.0276
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 575, Miss = 167, Miss_rate = 0.290, Pending_hits = 372, Reservation_fails = 0
	L1D_cache_core[1]: Access = 619, Miss = 172, Miss_rate = 0.278, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[2]: Access = 556, Miss = 145, Miss_rate = 0.261, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[3]: Access = 588, Miss = 153, Miss_rate = 0.260, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[4]: Access = 604, Miss = 157, Miss_rate = 0.260, Pending_hits = 444, Reservation_fails = 0
	L1D_cache_core[5]: Access = 592, Miss = 156, Miss_rate = 0.264, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[6]: Access = 600, Miss = 154, Miss_rate = 0.257, Pending_hits = 444, Reservation_fails = 0
	L1D_cache_core[7]: Access = 594, Miss = 185, Miss_rate = 0.311, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[8]: Access = 580, Miss = 147, Miss_rate = 0.253, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[9]: Access = 638, Miss = 176, Miss_rate = 0.276, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[10]: Access = 567, Miss = 160, Miss_rate = 0.282, Pending_hits = 372, Reservation_fails = 0
	L1D_cache_core[11]: Access = 603, Miss = 168, Miss_rate = 0.279, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[12]: Access = 592, Miss = 156, Miss_rate = 0.264, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[13]: Access = 551, Miss = 160, Miss_rate = 0.290, Pending_hits = 360, Reservation_fails = 0
	L1D_cache_core[14]: Access = 584, Miss = 158, Miss_rate = 0.271, Pending_hits = 420, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 2414
	L1D_total_cache_miss_rate = 0.2730
	L1D_total_cache_pending_hits = 6144
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84624
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2406
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
415, 228, 228, 228, 228, 228, 228, 228, 228, 228, 228, 228, 228, 228, 228, 228, 283, 272, 283, 272, 272, 272, 272, 272, 283, 272, 272, 272, 283, 272, 272, 272, 90, 90, 90, 90, 90, 90, 90, 90, 90, 101, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 3650
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2139
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30467	W0_Idle:56597	W0_Scoreboard:67353	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:78930	WS1:78747	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17112 {8:2139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342240 {40:8556,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 13120 {40:328,}
maxmflatency = 283 
max_icnt2mem_latency = 45 
maxmrqlatency = 32 
max_icnt2sh_latency = 25 
averagemflatency = 134 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:24 	3 	3 	23 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8827 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46 	44 	7 	2476 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8181 	588 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1336         0         0         0         0         0         0      2016      1855         0         0         0         0         0         0         0 
dram[2]:       305         0         0         0         0      2097         0      2820         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1358         0         0      2445         0         0         0      1456         0         0      1770         0      1379         0 
dram[4]:         0         0      2336         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       172       172       172       143       270       270       174       153       173       172       173       177         0       172
dram[1]:        172         0       172         0       172       172       172       269       274       174       173       270         0       172         0       172
dram[2]:          0       172         0       270       172       270       172       270       173       172       172       174       172       172       172       172
dram[3]:        172       172       270         0       172       270       176       173       172       272       172       271       270         0       270         0
dram[4]:        172       172       270         0       172       175       172       175       175       172       174       134         0       172       174         0
dram[5]:        172       172       172       172       270       172       172       172       172       176       172       172       172       172         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14567 n_nop=14536 n_act=6 n_pre=3 n_ref_event=94854700478032 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003021
n_activity=276 dram_eff=0.1594
bk0: 14a 14463i bk1: 0a 14564i bk2: 0a 14564i bk3: 0a 14565i bk4: 0a 14565i bk5: 0a 14569i bk6: 4a 14550i bk7: 4a 14548i bk8: 0a 14565i bk9: 0a 14566i bk10: 0a 14566i bk11: 0a 14567i bk12: 0a 14567i bk13: 0a 14569i bk14: 0a 14569i bk15: 0a 14570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003021 
total_CMD = 14567 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 14399 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14567 
n_nop = 14536 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94854700478032 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000618 
CoL_Bus_Util = 0.001510 
Either_Row_CoL_Bus_Util = 0.002128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0208004
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14567 n_nop=14543 n_act=4 n_pre=0 n_ref_event=94854701324400 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002746
n_activity=181 dram_eff=0.221
bk0: 8a 14543i bk1: 0a 14567i bk2: 0a 14568i bk3: 0a 14569i bk4: 0a 14569i bk5: 0a 14569i bk6: 0a 14569i bk7: 4a 14550i bk8: 4a 14548i bk9: 0a 14566i bk10: 0a 14566i bk11: 4a 14547i bk12: 0a 14564i bk13: 0a 14565i bk14: 0a 14565i bk15: 0a 14566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002746 
total_CMD = 14567 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 14464 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14567 
n_nop = 14543 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 94854701324400 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.001373 
Either_Row_CoL_Bus_Util = 0.001648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0115329
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14567 n_nop=14543 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002746
n_activity=181 dram_eff=0.221
bk0: 8a 14544i bk1: 0a 14568i bk2: 0a 14568i bk3: 4a 14549i bk4: 0a 14566i bk5: 4a 14547i bk6: 0a 14564i bk7: 4a 14546i bk8: 0a 14565i bk9: 0a 14566i bk10: 0a 14567i bk11: 0a 14568i bk12: 0a 14568i bk13: 0a 14568i bk14: 0a 14568i bk15: 0a 14569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002746 
total_CMD = 14567 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 14464 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14567 
n_nop = 14543 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.001373 
Either_Row_CoL_Bus_Util = 0.001648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14567 n_nop=14537 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003295
n_activity=187 dram_eff=0.2567
bk0: 0a 14564i bk1: 0a 14567i bk2: 4a 14549i bk3: 0a 14566i bk4: 0a 14566i bk5: 4a 14549i bk6: 0a 14566i bk7: 0a 14569i bk8: 0a 14569i bk9: 4a 14549i bk10: 0a 14568i bk11: 4a 14550i bk12: 4a 14548i bk13: 0a 14566i bk14: 4a 14547i bk15: 0a 14564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153846
Bank_Level_Parallism_Col = 1.141593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132743 

BW Util details:
bwutil = 0.003295 
total_CMD = 14567 
util_bw = 48 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 14446 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14567 
n_nop = 14537 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.001648 
Either_Row_CoL_Bus_Util = 0.002059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.017368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14567 n_nop=14562 n_act=1 n_pre=0 n_ref_event=227392 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005492
n_activity=40 dram_eff=0.2
bk0: 0a 14567i bk1: 0a 14568i bk2: 4a 14549i bk3: 0a 14566i bk4: 0a 14566i bk5: 0a 14567i bk6: 0a 14567i bk7: 0a 14567i bk8: 0a 14567i bk9: 0a 14567i bk10: 0a 14567i bk11: 0a 14567i bk12: 0a 14567i bk13: 0a 14567i bk14: 0a 14567i bk15: 0a 14567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000549 
total_CMD = 14567 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 14544 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14567 
n_nop = 14562 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 227392 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00274593
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14567 n_nop=14562 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005492
n_activity=40 dram_eff=0.2
bk0: 0a 14567i bk1: 0a 14568i bk2: 0a 14568i bk3: 0a 14568i bk4: 4a 14549i bk5: 0a 14566i bk6: 0a 14566i bk7: 0a 14566i bk8: 0a 14566i bk9: 0a 14567i bk10: 0a 14567i bk11: 0a 14567i bk12: 0a 14567i bk13: 0a 14567i bk14: 0a 14567i bk15: 0a 14567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000549 
total_CMD = 14567 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 14544 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14567 
n_nop = 14562 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00288323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956, Miss = 18, Miss_rate = 0.019, Pending_hits = 30, Reservation_fails = 389
L2_cache_bank[1]: Access = 738, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 822, Miss = 12, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 224
L2_cache_bank[5]: Access = 751, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 752, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 746, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 705, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9251
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0102
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 733
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9251
icnt_total_pkts_simt_to_mem=2573
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06626
	minimum = 5
	maximum = 9
Network latency average = 5.06626
	minimum = 5
	maximum = 9
Slowest packet = 9136
Flit latency average = 5.06626
	minimum = 5
	maximum = 9
Slowest flit = 9136
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0576219
	minimum = 0.0191286 (at node 11)
	maximum = 0.124336 (at node 15)
Accepted packet rate average = 0.0576219
	minimum = 0.0276302 (at node 16)
	maximum = 0.0892667 (at node 14)
Injected flit rate average = 0.0576219
	minimum = 0.0191286 (at node 11)
	maximum = 0.124336 (at node 15)
Accepted flit rate average= 0.0576219
	minimum = 0.0276302 (at node 16)
	maximum = 0.0892667 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.3996 (4 samples)
	minimum = 5 (4 samples)
	maximum = 14.5 (4 samples)
Network latency average = 5.3996 (4 samples)
	minimum = 5 (4 samples)
	maximum = 14.5 (4 samples)
Flit latency average = 5.3996 (4 samples)
	minimum = 5 (4 samples)
	maximum = 14.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0350914 (4 samples)
	minimum = 0.0115038 (4 samples)
	maximum = 0.0867719 (4 samples)
Accepted packet rate average = 0.0350914 (4 samples)
	minimum = 0.0152421 (4 samples)
	maximum = 0.0563255 (4 samples)
Injected flit rate average = 0.0350914 (4 samples)
	minimum = 0.0115038 (4 samples)
	maximum = 0.0867719 (4 samples)
Accepted flit rate average = 0.0350914 (4 samples)
	minimum = 0.0152421 (4 samples)
	maximum = 0.0563255 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 786750 (inst/sec)
gpgpu_simulation_rate = 2627 (cycle/sec)
gpgpu_silicon_slowdown = 380662x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b229940..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 9658
gpu_sim_insn = 1252440
gpu_ipc =     129.6790
gpu_tot_sim_cycle = 25425
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     234.9241
gpu_tot_issued_cta = 640
gpu_occupancy = 16.8012% 
gpu_tot_occupancy = 40.8433% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1704
partiton_level_parallism_total  =       0.1659
partiton_level_parallism_util =       1.1682
partiton_level_parallism_util_total  =       1.2568
L2_BW  =      15.4334 GB/Sec
L2_BW_total  =      17.5059 GB/Sec
gpu_total_sim_rate=746618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0213
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 884, Miss = 265, Miss_rate = 0.300, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1049, Miss = 354, Miss_rate = 0.337, Pending_hits = 480, Reservation_fails = 0
	L1D_cache_core[2]: Access = 929, Miss = 272, Miss_rate = 0.293, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[3]: Access = 831, Miss = 238, Miss_rate = 0.286, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[4]: Access = 872, Miss = 263, Miss_rate = 0.302, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[5]: Access = 852, Miss = 252, Miss_rate = 0.296, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[6]: Access = 876, Miss = 254, Miss_rate = 0.290, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[7]: Access = 865, Miss = 283, Miss_rate = 0.327, Pending_hits = 444, Reservation_fails = 0
	L1D_cache_core[8]: Access = 804, Miss = 220, Miss_rate = 0.274, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[9]: Access = 862, Miss = 270, Miss_rate = 0.313, Pending_hits = 468, Reservation_fails = 0
	L1D_cache_core[10]: Access = 815, Miss = 248, Miss_rate = 0.304, Pending_hits = 468, Reservation_fails = 0
	L1D_cache_core[11]: Access = 873, Miss = 275, Miss_rate = 0.315, Pending_hits = 468, Reservation_fails = 0
	L1D_cache_core[12]: Access = 870, Miss = 256, Miss_rate = 0.294, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[13]: Access = 861, Miss = 268, Miss_rate = 0.311, Pending_hits = 480, Reservation_fails = 0
	L1D_cache_core[14]: Access = 961, Miss = 289, Miss_rate = 0.301, Pending_hits = 576, Reservation_fails = 0
	L1D_total_cache_accesses = 13204
	L1D_total_cache_misses = 4007
	L1D_total_cache_miss_rate = 0.3035
	L1D_total_cache_pending_hits = 7680
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63008
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111049
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113464

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
575, 388, 388, 388, 388, 388, 388, 388, 388, 388, 388, 586, 388, 388, 388, 388, 383, 372, 518, 372, 372, 372, 372, 372, 383, 372, 372, 372, 383, 372, 372, 372, 90, 90, 90, 90, 90, 90, 90, 90, 90, 101, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 3684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3135
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37546	W0_Idle:110085	W0_Scoreboard:183720	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:102563	WS1:103596	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25080 {8:3135,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 501600 {40:12540,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 291 
max_icnt2mem_latency = 45 
maxmrqlatency = 40 
max_icnt2sh_latency = 25 
averagemflatency = 138 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 7 
mrq_lat_table:106 	28 	17 	69 	206 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13150 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	4114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12700 	695 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1755         0      2658         0      3407         0         0      1183         0         0         0      1243      1629         0         0         0 
dram[1]:      1336         0      3545      2834      5278         0      1633      2016      1855         0         0         0         0      2307         0         0 
dram[2]:       305         0      1906      3971      1975      2097         0      2820      1189         0         0         0         0         0      1636      2592 
dram[3]:         0         0      1358         0      4967      2445         0      5372      1190      1456         0         0      1770      2544      1379      1384 
dram[4]:      3413         0      2336         0         0      3133         0         0         0         0         0         0      3655      3751         0         0 
dram[5]:         0      3104      3857      3533      1513      1405         0         0         0         0         0         0      1568         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/65 = 6.676923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        283       172       283       172       283       172       270       283       174       172       173       270       271       177       172       269
dram[1]:        172       270       270       283       283       269       271       269       274       174       173       270       271       283       176       172
dram[2]:        172       270       270       284       270       270       172       283       283       175       172       174       172       172       283       270
dram[3]:        172       172       270       174       270       270       176       270       291       272       172       271       286       283       283       283
dram[4]:        270       282       270       172       172       283       173       175       175       270       174       172       271       283       270       172
dram[5]:        172       283       283       283       283       272       270       172       172       270       271       172       269       172       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23491 n_nop=23387 n_act=17 n_pre=9 n_ref_event=94854700478032 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006641
n_activity=835 dram_eff=0.1868
bk0: 18a 23358i bk1: 0a 23489i bk2: 12a 23408i bk3: 0a 23487i bk4: 16a 23398i bk5: 0a 23487i bk6: 4a 23469i bk7: 8a 23440i bk8: 0a 23487i bk9: 0a 23489i bk10: 0a 23491i bk11: 4a 23475i bk12: 8a 23470i bk13: 0a 23496i bk14: 0a 23496i bk15: 8a 23472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006641 
total_CMD = 23491 
util_bw = 156 
Wasted_Col = 263 
Wasted_Row = 108 
Idle = 22964 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23491 
n_nop = 23387 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94854700478032 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.001107 
CoL_Bus_Util = 0.003320 
Either_Row_CoL_Bus_Util = 0.004427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0464433
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23491 n_nop=23392 n_act=16 n_pre=4 n_ref_event=94854701324400 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006811
n_activity=693 dram_eff=0.2309
bk0: 8a 23466i bk1: 4a 23474i bk2: 4a 23476i bk3: 8a 23444i bk4: 8a 23442i bk5: 12a 23461i bk6: 4a 23470i bk7: 4a 23469i bk8: 8a 23467i bk9: 0a 23491i bk10: 0a 23491i bk11: 4a 23474i bk12: 4a 23473i bk13: 12a 23399i bk14: 0a 23487i bk15: 0a 23489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056471
Bank_Level_Parallism_Col = 1.063536
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022099 

BW Util details:
bwutil = 0.006811 
total_CMD = 23491 
util_bw = 160 
Wasted_Col = 234 
Wasted_Row = 48 
Idle = 23049 

BW Util Bottlenecks: 
RCDc_limit = 178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23491 
n_nop = 23392 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 94854701324400 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.003406 
Either_Row_CoL_Bus_Util = 0.004214 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.010101 
queue_avg = 0.035844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0358435
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23491 n_nop=23383 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007152
n_activity=848 dram_eff=0.1981
bk0: 8a 23466i bk1: 4a 23472i bk2: 4a 23471i bk3: 12a 23436i bk4: 4a 23470i bk5: 8a 23464i bk6: 0a 23490i bk7: 16a 23380i bk8: 8a 23438i bk9: 0a 23486i bk10: 0a 23488i bk11: 0a 23489i bk12: 0a 23494i bk13: 0a 23498i bk14: 16a 23411i bk15: 4a 23474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007152 
total_CMD = 23491 
util_bw = 168 
Wasted_Col = 267 
Wasted_Row = 84 
Idle = 22972 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23491 
n_nop = 23383 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.001022 
CoL_Bus_Util = 0.003576 
Either_Row_CoL_Bus_Util = 0.004598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0421438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23491 n_nop=23392 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006471
n_activity=642 dram_eff=0.2368
bk0: 0a 23482i bk1: 0a 23486i bk2: 4a 23469i bk3: 0a 23489i bk4: 4a 23473i bk5: 4a 23473i bk6: 0a 23493i bk7: 4a 23478i bk8: 8a 23440i bk9: 4a 23473i bk10: 0a 23494i bk11: 8a 23471i bk12: 12a 23414i bk13: 12a 23432i bk14: 8a 23437i bk15: 8a 23435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122353
Bank_Level_Parallism_Col = 1.055249
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041436 

BW Util details:
bwutil = 0.006471 
total_CMD = 23491 
util_bw = 152 
Wasted_Col = 239 
Wasted_Row = 48 
Idle = 23052 

BW Util Bottlenecks: 
RCDc_limit = 193 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23491 
n_nop = 23392 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000979 
CoL_Bus_Util = 0.003235 
Either_Row_CoL_Bus_Util = 0.004214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0428675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23491 n_nop=23429 n_act=11 n_pre=3 n_ref_event=227392 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004087
n_activity=481 dram_eff=0.1996
bk0: 4a 23470i bk1: 8a 23462i bk2: 4a 23471i bk3: 0a 23489i bk4: 0a 23489i bk5: 8a 23442i bk6: 0a 23488i bk7: 0a 23489i bk8: 0a 23490i bk9: 4a 23473i bk10: 0a 23494i bk11: 0a 23495i bk12: 4a 23477i bk13: 12a 23415i bk14: 4a 23472i bk15: 0a 23489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004087 
total_CMD = 23491 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 23190 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23491 
n_nop = 23429 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 227392 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000596 
CoL_Bus_Util = 0.002043 
Either_Row_CoL_Bus_Util = 0.002639 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0273296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23491 n_nop=23407 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005789
n_activity=622 dram_eff=0.2186
bk0: 0a 23495i bk1: 8a 23448i bk2: 16a 23433i bk3: 8a 23441i bk4: 8a 23437i bk5: 8a 23461i bk6: 8a 23462i bk7: 0a 23487i bk8: 0a 23490i bk9: 4a 23474i bk10: 4a 23473i bk11: 0a 23490i bk12: 4a 23473i bk13: 0a 23490i bk14: 0a 23491i bk15: 0a 23493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027472
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005789 
total_CMD = 23491 
util_bw = 136 
Wasted_Col = 196 
Wasted_Row = 48 
Idle = 23111 

BW Util Bottlenecks: 
RCDc_limit = 148 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23491 
n_nop = 23407 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000724 
CoL_Bus_Util = 0.002895 
Either_Row_CoL_Bus_Util = 0.003576 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.011905 
queue_avg = 0.030267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0302669

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1386, Miss = 58, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 389
L2_cache_bank[1]: Access = 1113, Miss = 20, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1256, Miss = 36, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 1104, Miss = 44, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1230, Miss = 40, Miss_rate = 0.033, Pending_hits = 24, Reservation_fails = 224
L2_cache_bank[5]: Access = 1154, Miss = 44, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1139, Miss = 36, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1146, Miss = 40, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1137, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1068, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1062, Miss = 40, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1114, Miss = 28, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13909
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 733
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13909
icnt_total_pkts_simt_to_mem=4219
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03252
	minimum = 5
	maximum = 8
Network latency average = 5.03252
	minimum = 5
	maximum = 8
Slowest packet = 13464
Flit latency average = 5.03252
	minimum = 5
	maximum = 8
Slowest flit = 13464
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0241749
	minimum = 0.00786912 (at node 8)
	maximum = 0.0449368 (at node 17)
Accepted packet rate average = 0.0241749
	minimum = 0.0121143 (at node 25)
	maximum = 0.0481466 (at node 1)
Injected flit rate average = 0.0241749
	minimum = 0.00786912 (at node 8)
	maximum = 0.0449368 (at node 17)
Accepted flit rate average= 0.0241749
	minimum = 0.0121143 (at node 25)
	maximum = 0.0481466 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.32619 (5 samples)
	minimum = 5 (5 samples)
	maximum = 13.2 (5 samples)
Network latency average = 5.32619 (5 samples)
	minimum = 5 (5 samples)
	maximum = 13.2 (5 samples)
Flit latency average = 5.32619 (5 samples)
	minimum = 5 (5 samples)
	maximum = 13.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0329081 (5 samples)
	minimum = 0.0107768 (5 samples)
	maximum = 0.0784049 (5 samples)
Accepted packet rate average = 0.0329081 (5 samples)
	minimum = 0.0146165 (5 samples)
	maximum = 0.0546897 (5 samples)
Injected flit rate average = 0.0329081 (5 samples)
	minimum = 0.0107768 (5 samples)
	maximum = 0.0784049 (5 samples)
Accepted flit rate average = 0.0329081 (5 samples)
	minimum = 0.0146165 (5 samples)
	maximum = 0.0546897 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 746618 (inst/sec)
gpgpu_simulation_rate = 3178 (cycle/sec)
gpgpu_silicon_slowdown = 314663x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b2298cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cfa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 2240
gpu_sim_insn = 1117092
gpu_ipc =     498.7018
gpu_tot_sim_cycle = 27665
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     256.2818
gpu_tot_issued_cta = 768
gpu_occupancy = 65.0995% 
gpu_tot_occupancy = 43.3015% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7071
partiton_level_parallism_total  =       0.2098
partiton_level_parallism_util =       1.5216
partiton_level_parallism_util_total  =       1.3195
L2_BW  =      44.5714 GB/Sec
L2_BW_total  =      19.6974 GB/Sec
gpu_total_sim_rate=787781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 1104, Miss = 354, Miss_rate = 0.321, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1241, Miss = 437, Miss_rate = 0.352, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1145, Miss = 364, Miss_rate = 0.318, Pending_hits = 684, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1087, Miss = 367, Miss_rate = 0.338, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1084, Miss = 362, Miss_rate = 0.334, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1052, Miss = 332, Miss_rate = 0.316, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1088, Miss = 343, Miss_rate = 0.315, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1053, Miss = 352, Miss_rate = 0.334, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1004, Miss = 311, Miss_rate = 0.310, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1074, Miss = 368, Miss_rate = 0.343, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1039, Miss = 347, Miss_rate = 0.334, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1081, Miss = 370, Miss_rate = 0.342, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1058, Miss = 336, Miss_rate = 0.318, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1069, Miss = 363, Miss_rate = 0.340, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1145, Miss = 368, Miss_rate = 0.321, Pending_hits = 672, Reservation_fails = 0
	L1D_total_cache_accesses = 16324
	L1D_total_cache_misses = 5374
	L1D_total_cache_miss_rate = 0.3292
	L1D_total_cache_pending_hits = 9216
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 73248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 132869
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
658, 460, 460, 460, 460, 471, 460, 460, 460, 460, 460, 658, 460, 471, 460, 471, 448, 437, 572, 437, 426, 448, 437, 437, 437, 426, 426, 426, 437, 437, 426, 437, 144, 144, 144, 155, 144, 144, 155, 144, 144, 155, 144, 144, 144, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 3684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3647
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42087	W0_Idle:115435	W0_Scoreboard:194645	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:122513	WS1:123458	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29176 {8:3647,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 583520 {40:14588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 291 
max_icnt2mem_latency = 48 
maxmrqlatency = 40 
max_icnt2sh_latency = 25 
averagemflatency = 139 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 7 
mrq_lat_table:106 	28 	17 	69 	206 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16270 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	5698 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15608 	907 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1755         0      2658         0      3407         0         0      1183         0         0         0      1243      1629         0         0         0 
dram[1]:      1336         0      3545      2834      5278         0      1633      2016      1855         0         0         0         0      2307         0         0 
dram[2]:       305         0      1906      3971      1975      2097         0      2820      1189         0         0         0         0         0      1636      2592 
dram[3]:         0         0      1358         0      4967      2445         0      5372      1190      1456         0         0      1770      2544      1379      1384 
dram[4]:      3413         0      2336         0         0      3133         0         0         0         0         0         0      3655      3751         0         0 
dram[5]:         0      3104      3857      3533      1513      1405         0         0         0         0         0         0      1568         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/65 = 6.676923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        283       172       283       172       283       173       270       283       184       173       179       270       271       177       172       269
dram[1]:        172       270       270       283       283       269       271       269       274       176       175       270       271       283       176       172
dram[2]:        172       270       270       284       270       270       175       283       283       175       176       174       176       173       283       270
dram[3]:        172       172       270       174       270       270       176       270       291       272       172       271       286       283       283       283
dram[4]:        270       282       270       172       172       283       173       175       175       270       177       173       271       283       270       172
dram[5]:        172       283       283       283       283       272       270       172       176       270       271       172       269       173       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25560 n_nop=25456 n_act=17 n_pre=9 n_ref_event=94854700478032 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006103
n_activity=835 dram_eff=0.1868
bk0: 18a 25427i bk1: 0a 25558i bk2: 12a 25477i bk3: 0a 25556i bk4: 16a 25467i bk5: 0a 25556i bk6: 4a 25538i bk7: 8a 25509i bk8: 0a 25556i bk9: 0a 25558i bk10: 0a 25560i bk11: 4a 25544i bk12: 8a 25539i bk13: 0a 25565i bk14: 0a 25565i bk15: 8a 25541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006103 
total_CMD = 25560 
util_bw = 156 
Wasted_Col = 263 
Wasted_Row = 108 
Idle = 25033 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25560 
n_nop = 25456 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94854700478032 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.001017 
CoL_Bus_Util = 0.003052 
Either_Row_CoL_Bus_Util = 0.004069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0426839
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25560 n_nop=25461 n_act=16 n_pre=4 n_ref_event=94854701324400 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00626
n_activity=693 dram_eff=0.2309
bk0: 8a 25535i bk1: 4a 25543i bk2: 4a 25545i bk3: 8a 25513i bk4: 8a 25511i bk5: 12a 25530i bk6: 4a 25539i bk7: 4a 25538i bk8: 8a 25536i bk9: 0a 25560i bk10: 0a 25560i bk11: 4a 25543i bk12: 4a 25542i bk13: 12a 25468i bk14: 0a 25556i bk15: 0a 25558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056471
Bank_Level_Parallism_Col = 1.063536
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022099 

BW Util details:
bwutil = 0.006260 
total_CMD = 25560 
util_bw = 160 
Wasted_Col = 234 
Wasted_Row = 48 
Idle = 25118 

BW Util Bottlenecks: 
RCDc_limit = 178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25560 
n_nop = 25461 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 94854701324400 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000782 
CoL_Bus_Util = 0.003130 
Either_Row_CoL_Bus_Util = 0.003873 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.010101 
queue_avg = 0.032942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0329421
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25560 n_nop=25452 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006573
n_activity=848 dram_eff=0.1981
bk0: 8a 25535i bk1: 4a 25541i bk2: 4a 25540i bk3: 12a 25505i bk4: 4a 25539i bk5: 8a 25533i bk6: 0a 25559i bk7: 16a 25449i bk8: 8a 25507i bk9: 0a 25555i bk10: 0a 25557i bk11: 0a 25558i bk12: 0a 25563i bk13: 0a 25567i bk14: 16a 25480i bk15: 4a 25543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006573 
total_CMD = 25560 
util_bw = 168 
Wasted_Col = 267 
Wasted_Row = 84 
Idle = 25041 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25560 
n_nop = 25452 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000939 
CoL_Bus_Util = 0.003286 
Either_Row_CoL_Bus_Util = 0.004225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0387324
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25560 n_nop=25461 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005947
n_activity=642 dram_eff=0.2368
bk0: 0a 25551i bk1: 0a 25555i bk2: 4a 25538i bk3: 0a 25558i bk4: 4a 25542i bk5: 4a 25542i bk6: 0a 25562i bk7: 4a 25547i bk8: 8a 25509i bk9: 4a 25542i bk10: 0a 25563i bk11: 8a 25540i bk12: 12a 25483i bk13: 12a 25501i bk14: 8a 25506i bk15: 8a 25504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122353
Bank_Level_Parallism_Col = 1.055249
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041436 

BW Util details:
bwutil = 0.005947 
total_CMD = 25560 
util_bw = 152 
Wasted_Col = 239 
Wasted_Row = 48 
Idle = 25121 

BW Util Bottlenecks: 
RCDc_limit = 193 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25560 
n_nop = 25461 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.002973 
Either_Row_CoL_Bus_Util = 0.003873 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0393975
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25560 n_nop=25498 n_act=11 n_pre=3 n_ref_event=227392 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003756
n_activity=481 dram_eff=0.1996
bk0: 4a 25539i bk1: 8a 25531i bk2: 4a 25540i bk3: 0a 25558i bk4: 0a 25558i bk5: 8a 25511i bk6: 0a 25557i bk7: 0a 25558i bk8: 0a 25559i bk9: 4a 25542i bk10: 0a 25563i bk11: 0a 25564i bk12: 4a 25546i bk13: 12a 25484i bk14: 4a 25541i bk15: 0a 25558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003756 
total_CMD = 25560 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 25259 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25560 
n_nop = 25498 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 227392 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000548 
CoL_Bus_Util = 0.001878 
Either_Row_CoL_Bus_Util = 0.002426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0251174
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25560 n_nop=25476 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005321
n_activity=622 dram_eff=0.2186
bk0: 0a 25564i bk1: 8a 25517i bk2: 16a 25502i bk3: 8a 25510i bk4: 8a 25506i bk5: 8a 25530i bk6: 8a 25531i bk7: 0a 25556i bk8: 0a 25559i bk9: 4a 25543i bk10: 4a 25542i bk11: 0a 25559i bk12: 4a 25542i bk13: 0a 25559i bk14: 0a 25560i bk15: 0a 25562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027472
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005321 
total_CMD = 25560 
util_bw = 136 
Wasted_Col = 196 
Wasted_Row = 48 
Idle = 25180 

BW Util Bottlenecks: 
RCDc_limit = 148 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25560 
n_nop = 25476 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000665 
CoL_Bus_Util = 0.002660 
Either_Row_CoL_Bus_Util = 0.003286 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.011905 
queue_avg = 0.027817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0278169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1906, Miss = 58, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 389
L2_cache_bank[1]: Access = 1355, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1489, Miss = 36, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 1333, Miss = 44, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1480, Miss = 40, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 224
L2_cache_bank[5]: Access = 1398, Miss = 44, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1376, Miss = 36, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1371, Miss = 40, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1381, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1310, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1287, Miss = 40, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 28, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17029
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 733
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14588
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17029
icnt_total_pkts_simt_to_mem=5803
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.1182
	minimum = 5
	maximum = 12
Network latency average = 5.1182
	minimum = 5
	maximum = 12
Slowest packet = 19181
Flit latency average = 5.1182
	minimum = 5
	maximum = 12
Slowest flit = 19181
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0777778
	minimum = 0.0357143 (at node 7)
	maximum = 0.232143 (at node 15)
Accepted packet rate average = 0.0777778
	minimum = 0.0441964 (at node 22)
	maximum = 0.173214 (at node 15)
Injected flit rate average = 0.0777778
	minimum = 0.0357143 (at node 7)
	maximum = 0.232143 (at node 15)
Accepted flit rate average= 0.0777778
	minimum = 0.0441964 (at node 22)
	maximum = 0.173214 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29152 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13 (6 samples)
Network latency average = 5.29152 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13 (6 samples)
Flit latency average = 5.29152 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0403864 (6 samples)
	minimum = 0.0149331 (6 samples)
	maximum = 0.104028 (6 samples)
Accepted packet rate average = 0.0403864 (6 samples)
	minimum = 0.0195465 (6 samples)
	maximum = 0.0744438 (6 samples)
Injected flit rate average = 0.0403864 (6 samples)
	minimum = 0.0149331 (6 samples)
	maximum = 0.104028 (6 samples)
Accepted flit rate average = 0.0403864 (6 samples)
	minimum = 0.0195465 (6 samples)
	maximum = 0.0744438 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 787781 (inst/sec)
gpgpu_simulation_rate = 3073 (cycle/sec)
gpgpu_silicon_slowdown = 325414x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b229940..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 19705
gpu_sim_insn = 1290400
gpu_ipc =      65.4859
gpu_tot_sim_cycle = 47370
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     176.9144
gpu_tot_issued_cta = 896
gpu_occupancy = 13.1215% 
gpu_tot_occupancy = 28.9668% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3685
partiton_level_parallism_total  =       0.2758
partiton_level_parallism_util =       1.2134
partiton_level_parallism_util_total  =       1.2583
L2_BW  =      27.8118 GB/Sec
L2_BW_total  =      23.0728 GB/Sec
gpu_total_sim_rate=644648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0133
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 2201, Miss = 836, Miss_rate = 0.380, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2333, Miss = 923, Miss_rate = 0.396, Pending_hits = 674, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2122, Miss = 785, Miss_rate = 0.370, Pending_hits = 792, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2237, Miss = 869, Miss_rate = 0.388, Pending_hits = 746, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1956, Miss = 729, Miss_rate = 0.373, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2231, Miss = 845, Miss_rate = 0.379, Pending_hits = 708, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2639, Miss = 1016, Miss_rate = 0.385, Pending_hits = 793, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2207, Miss = 846, Miss_rate = 0.383, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2297, Miss = 873, Miss_rate = 0.380, Pending_hits = 780, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2283, Miss = 902, Miss_rate = 0.395, Pending_hits = 662, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1947, Miss = 735, Miss_rate = 0.378, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2012, Miss = 775, Miss_rate = 0.385, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1927, Miss = 705, Miss_rate = 0.366, Pending_hits = 720, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2001, Miss = 757, Miss_rate = 0.378, Pending_hits = 673, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2149, Miss = 814, Miss_rate = 0.379, Pending_hits = 756, Reservation_fails = 0
	L1D_total_cache_accesses = 32542
	L1D_total_cache_misses = 12410
	L1D_total_cache_miss_rate = 0.3814
	L1D_total_cache_pending_hits = 10760
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 178496
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180911

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
894, 873, 540, 675, 540, 551, 717, 717, 654, 717, 540, 1039, 633, 644, 540, 707, 776, 756, 744, 609, 724, 548, 537, 651, 537, 526, 526, 526, 537, 537, 526, 651, 144, 144, 144, 155, 144, 144, 155, 144, 144, 155, 144, 144, 144, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 4363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6935
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49487	W0_Idle:171108	W0_Scoreboard:587121	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:165455	WS1:165949	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55480 {8:6935,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1109600 {40:27740,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 341 
max_icnt2mem_latency = 48 
maxmrqlatency = 85 
max_icnt2sh_latency = 25 
averagemflatency = 149 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:738 	241 	278 	156 	1021 	201 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31765 	2030 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	12960 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31152 	2486 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5171      6031      5586     11579     13794         0      4214      4551      7475      5431     13064      3474      4291      5373      4340      9241 
dram[1]:      5292     11712      9936     13013      5653     14855      2838      4381      4311      4247         0      7708      3880      4623      5673      5413 
dram[2]:      9775      4785     10352     13780     12829     10251      3256      4337      6011      7352      3522      4546      4339         0      4486      8873 
dram[3]:     10497      5768     11416      6345      5593      8760     11433      5372      7178      4135      3650      3467      4413      2648      4871      8860 
dram[4]:      5328      4984     13771      9694      5692      4621      4508      4080     10991      7473      7734      3420      7380      7539      8150      9742 
dram[5]:      4833      9150      6769      5069     13476      8074         0      2893      8636      7390      6515      5280      6940      4181      5696      4431 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  4.625000  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  5.285714  4.000000  6.400000 10.000000 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  6.857143 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2648/353 = 7.501416
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        295       285       284       284       288       272       290       321       285       294       285       283       284       285       283       283
dram[1]:        304       287       324       294       283       284       285       286       292       294       276       287       283       283       283       283
dram[2]:        284       286       286       295       283       285       283       284       283       283       284       283       284       270       296       318
dram[3]:        288       291       283       283       287       295       273       286       295       283       284       296       286       284       291       283
dram[4]:        293       294       302       291       286       295       286       294       290       340       335       293       295       341       293       304
dram[5]:        283       286       286       285       283       293       270       283       287       292       287       293       283       284       283       283
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43767 n_nop=43224 n_act=70 n_pre=54 n_ref_event=94854700478032 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01915
n_activity=3520 dram_eff=0.2381
bk0: 50a 43488i bk1: 24a 43643i bk2: 36a 43551i bk3: 16a 43697i bk4: 32a 43548i bk5: 4a 43742i bk6: 36a 43584i bk7: 36a 43448i bk8: 28a 43618i bk9: 20a 43619i bk10: 8a 43704i bk11: 20a 43663i bk12: 32a 43606i bk13: 28a 43670i bk14: 28a 43669i bk15: 20a 43710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852029
Row_Buffer_Locality_read = 0.854067
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.137255
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.042755
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019147 
total_CMD = 43767 
util_bw = 838 
Wasted_Col = 1022 
Wasted_Row = 566 
Idle = 41341 

BW Util Bottlenecks: 
RCDc_limit = 756 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 288 
WTRc_limit_alone = 0 
RTWc_limit_alone = 14 

Commands details: 
total_CMD = 43767 
n_nop = 43224 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 70 
n_pre = 54 
n_ref = 94854700478032 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 419 
Row_Bus_Util =  0.002833 
CoL_Bus_Util = 0.009573 
Either_Row_CoL_Bus_Util = 0.012407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.128704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.128704
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43767 n_nop=43222 n_act=61 n_pre=45 n_ref_event=94854701324400 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02011
n_activity=3354 dram_eff=0.2624
bk0: 44a 43562i bk1: 40a 43613i bk2: 32a 43572i bk3: 40a 43608i bk4: 56a 43514i bk5: 16a 43704i bk6: 12a 43685i bk7: 24a 43612i bk8: 32a 43594i bk9: 20a 43666i bk10: 16a 43721i bk11: 20a 43678i bk12: 24a 43625i bk13: 32a 43572i bk14: 16a 43703i bk15: 16a 43704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.154658
Bank_Level_Parallism_Col = 1.145946
Bank_Level_Parallism_Ready = 1.079365
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119519 

BW Util details:
bwutil = 0.020106 
total_CMD = 43767 
util_bw = 880 
Wasted_Col = 928 
Wasted_Row = 458 
Idle = 41501 

BW Util Bottlenecks: 
RCDc_limit = 663 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 314 
rwq = 0 
CCDLc_limit_alone = 314 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43767 
n_nop = 43222 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 94854701324400 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.002422 
CoL_Bus_Util = 0.010053 
Either_Row_CoL_Bus_Util = 0.012452 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001835 
queue_avg = 0.123221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.123221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43767 n_nop=43188 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0212
n_activity=3737 dram_eff=0.2483
bk0: 36a 43624i bk1: 32a 43602i bk2: 36a 43623i bk3: 28a 43634i bk4: 20a 43696i bk5: 28a 43606i bk6: 24a 43661i bk7: 56a 43469i bk8: 24a 43663i bk9: 24a 43691i bk10: 28a 43632i bk11: 20a 43673i bk12: 32a 43584i bk13: 8a 43747i bk14: 44a 43546i bk15: 24a 43635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866379
Row_Buffer_Locality_read = 0.866379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076539
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.004301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021203 
total_CMD = 43767 
util_bw = 928 
Wasted_Col = 1065 
Wasted_Row = 506 
Idle = 41268 

BW Util Bottlenecks: 
RCDc_limit = 741 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43767 
n_nop = 43188 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.002650 
CoL_Bus_Util = 0.010602 
Either_Row_CoL_Bus_Util = 0.013229 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001727 
queue_avg = 0.129321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.129321
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43767 n_nop=43164 n_act=69 n_pre=53 n_ref_event=0 n_req=481 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.02198
n_activity=3689 dram_eff=0.2608
bk0: 20a 43661i bk1: 44a 43597i bk2: 8a 43718i bk3: 28a 43640i bk4: 44a 43560i bk5: 36a 43547i bk6: 4a 43742i bk7: 32a 43607i bk8: 40a 43585i bk9: 20a 43698i bk10: 44a 43622i bk11: 48a 43577i bk12: 40a 43543i bk13: 32a 43600i bk14: 24a 43607i bk15: 16a 43645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869023
Row_Buffer_Locality_read = 0.870833
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.109845
Bank_Level_Parallism_Col = 1.064021
Bank_Level_Parallism_Ready = 1.012448
write_to_read_ratio_blp_rw_average = 0.003704
GrpLevelPara = 1.053439 

BW Util details:
bwutil = 0.021980 
total_CMD = 43767 
util_bw = 962 
Wasted_Col = 1086 
Wasted_Row = 502 
Idle = 41217 

BW Util Bottlenecks: 
RCDc_limit = 765 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 367 
rwq = 0 
CCDLc_limit_alone = 367 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43767 
n_nop = 43164 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 481 
total_req = 481 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 481 
Row_Bus_Util =  0.002787 
CoL_Bus_Util = 0.010990 
Either_Row_CoL_Bus_Util = 0.013778 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.136199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43767 n_nop=43199 n_act=65 n_pre=49 n_ref_event=227392 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02084
n_activity=3091 dram_eff=0.2951
bk0: 36a 43617i bk1: 40a 43615i bk2: 24a 43672i bk3: 36a 43614i bk4: 12a 43681i bk5: 44a 43480i bk6: 40a 43575i bk7: 52a 43499i bk8: 12a 43686i bk9: 28a 43571i bk10: 8a 43655i bk11: 8a 43686i bk12: 28a 43619i bk13: 48a 43485i bk14: 24a 43653i bk15: 16a 43672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870614
Row_Buffer_Locality_read = 0.870614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.327515
Bank_Level_Parallism_Col = 1.336150
Bank_Level_Parallism_Ready = 1.204348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254074 

BW Util details:
bwutil = 0.020838 
total_CMD = 43767 
util_bw = 912 
Wasted_Col = 869 
Wasted_Row = 462 
Idle = 41524 

BW Util Bottlenecks: 
RCDc_limit = 624 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 289 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43767 
n_nop = 43199 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 227392 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.002605 
CoL_Bus_Util = 0.010419 
Either_Row_CoL_Bus_Util = 0.012978 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.003521 
queue_avg = 0.164667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.164667
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43767 n_nop=43276 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01773
n_activity=3156 dram_eff=0.2459
bk0: 32a 43614i bk1: 36a 43554i bk2: 44a 43588i bk3: 44a 43528i bk4: 20a 43662i bk5: 24a 43620i bk6: 20a 43715i bk7: 12a 43676i bk8: 16a 43666i bk9: 20a 43647i bk10: 20a 43651i bk11: 20a 43670i bk12: 12a 43717i bk13: 32a 43638i bk14: 16a 43709i bk15: 20a 43683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111491
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.023136
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017730 
total_CMD = 43767 
util_bw = 776 
Wasted_Col = 894 
Wasted_Row = 457 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 647 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 282 
rwq = 0 
CCDLc_limit_alone = 282 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43767 
n_nop = 43276 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.002376 
CoL_Bus_Util = 0.008865 
Either_Row_CoL_Bus_Util = 0.011218 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002037 
queue_avg = 0.103663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.103663

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3346, Miss = 250, Miss_rate = 0.075, Pending_hits = 30, Reservation_fails = 389
L2_cache_bank[1]: Access = 2821, Miss = 168, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2997, Miss = 232, Miss_rate = 0.077, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 2747, Miss = 208, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2971, Miss = 244, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 224
L2_cache_bank[5]: Access = 2817, Miss = 220, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2773, Miss = 224, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2825, Miss = 257, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2729, Miss = 184, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2757, Miss = 272, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2635, Miss = 180, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2737, Miss = 210, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34155
L2_total_cache_misses = 2649
L2_total_cache_miss_rate = 0.0776
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 733
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27740
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=34155
icnt_total_pkts_simt_to_mem=13065
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.12994
	minimum = 5
	maximum = 14
Network latency average = 5.12994
	minimum = 5
	maximum = 14
Slowest packet = 42826
Flit latency average = 5.12994
	minimum = 5
	maximum = 14
Slowest flit = 42826
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0458391
	minimum = 0.0192337 (at node 4)
	maximum = 0.0765288 (at node 17)
Accepted packet rate average = 0.0458391
	minimum = 0.0294342 (at node 23)
	maximum = 0.0838873 (at node 6)
Injected flit rate average = 0.0458391
	minimum = 0.0192337 (at node 4)
	maximum = 0.0765288 (at node 17)
Accepted flit rate average= 0.0458391
	minimum = 0.0294342 (at node 23)
	maximum = 0.0838873 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.26844 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13.1429 (7 samples)
Network latency average = 5.26844 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13.1429 (7 samples)
Flit latency average = 5.26844 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0411653 (7 samples)
	minimum = 0.0155474 (7 samples)
	maximum = 0.100099 (7 samples)
Accepted packet rate average = 0.0411653 (7 samples)
	minimum = 0.020959 (7 samples)
	maximum = 0.0757929 (7 samples)
Injected flit rate average = 0.0411653 (7 samples)
	minimum = 0.0155474 (7 samples)
	maximum = 0.100099 (7 samples)
Accepted flit rate average = 0.0411653 (7 samples)
	minimum = 0.020959 (7 samples)
	maximum = 0.0757929 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 644648 (inst/sec)
gpgpu_simulation_rate = 3643 (cycle/sec)
gpgpu_silicon_slowdown = 274499x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b2298cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cfa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2528
gpu_sim_insn = 1132352
gpu_ipc =     447.9240
gpu_tot_sim_cycle = 49898
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     190.6447
gpu_tot_issued_cta = 1024
gpu_occupancy = 70.0135% 
gpu_tot_occupancy = 31.3872% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0918
partiton_level_parallism_total  =       0.3678
partiton_level_parallism_util =       2.7470
partiton_level_parallism_util_total  =       1.4911
L2_BW  =      86.3797 GB/Sec
L2_BW_total  =      26.2802 GB/Sec
gpu_total_sim_rate=634185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 2653, Miss = 1146, Miss_rate = 0.432, Pending_hits = 864, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2769, Miss = 1231, Miss_rate = 0.445, Pending_hits = 770, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2622, Miss = 1142, Miss_rate = 0.436, Pending_hits = 900, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2681, Miss = 1186, Miss_rate = 0.442, Pending_hits = 842, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2412, Miss = 1043, Miss_rate = 0.432, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2659, Miss = 1146, Miss_rate = 0.431, Pending_hits = 804, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3087, Miss = 1337, Miss_rate = 0.433, Pending_hits = 889, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2699, Miss = 1194, Miss_rate = 0.442, Pending_hits = 768, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2761, Miss = 1195, Miss_rate = 0.433, Pending_hits = 887, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2755, Miss = 1230, Miss_rate = 0.446, Pending_hits = 769, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2355, Miss = 1016, Miss_rate = 0.431, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2444, Miss = 1079, Miss_rate = 0.441, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2391, Miss = 1027, Miss_rate = 0.430, Pending_hits = 828, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2441, Miss = 1069, Miss_rate = 0.438, Pending_hits = 769, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2637, Miss = 1160, Miss_rate = 0.440, Pending_hits = 864, Reservation_fails = 0
	L1D_total_cache_accesses = 39366
	L1D_total_cache_misses = 17201
	L1D_total_cache_miss_rate = 0.4370
	L1D_total_cache_pending_hits = 12294
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97824
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204946
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207361

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
959, 927, 627, 751, 594, 627, 771, 782, 730, 793, 616, 1104, 720, 709, 605, 783, 830, 832, 809, 674, 800, 624, 624, 716, 613, 602, 602, 591, 602, 602, 602, 738, 209, 220, 209, 242, 209, 220, 220, 220, 209, 220, 220, 231, 220, 220, 209, 231, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 4363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7447
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54408	W0_Idle:176807	W0_Scoreboard:597901	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:190256	WS1:191146	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59576 {8:7447,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1191520 {40:29788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 412 
max_icnt2mem_latency = 258 
maxmrqlatency = 85 
max_icnt2sh_latency = 36 
averagemflatency = 154 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:738 	241 	278 	156 	1021 	201 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37893 	2726 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	16737 	851 	659 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	35639 	4375 	544 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5171      6031      5586     11579     13794         0      4214      4551      7475      5431     13064      3474      4291      5373      4340      9241 
dram[1]:      5292     11712      9936     13013      5653     14855      2838      4381      4311      4247         0      7708      3880      4623      5673      5413 
dram[2]:      9775      4785     10352     13780     12829     10251      3256      4337      6011      7352      3522      4546      4339         0      4486      8873 
dram[3]:     10497      5768     11416      6345      5593      8760     11433      5372      7178      4135      3650      3467      4413      2648      4871      8860 
dram[4]:      5328      4984     13771      9694      5692      4621      4508      4080     10991      7473      7734      3420      7380      7539      8150      9742 
dram[5]:      4833      9150      6769      5069     13476      8074         0      2893      8636      7390      6515      5280      6940      4181      5696      4431 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  4.625000  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  5.285714  4.000000  6.400000 10.000000 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  6.857143 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2648/353 = 7.501416
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        295       285       284       284       359       272       361       376       412       344       391       360       284       285       283       283
dram[1]:        304       287       324       294       361       314       285       286       323       337       349       325       283       283       283       283
dram[2]:        284       286       286       295       327       304       314       337       362       384       365       348       284       270       296       318
dram[3]:        288       291       283       283       344       295       273       286       344       364       333       358       286       284       291       283
dram[4]:        293       294       302       291       327       364       372       304       354       380       335       324       295       341       293       304
dram[5]:        283       286       286       285       350       320       270       283       375       354       316       341       283       284       283       283
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46102 n_nop=45559 n_act=70 n_pre=54 n_ref_event=94854700478032 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01818
n_activity=3520 dram_eff=0.2381
bk0: 50a 45823i bk1: 24a 45978i bk2: 36a 45886i bk3: 16a 46032i bk4: 32a 45883i bk5: 4a 46077i bk6: 36a 45919i bk7: 36a 45783i bk8: 28a 45953i bk9: 20a 45954i bk10: 8a 46039i bk11: 20a 45998i bk12: 32a 45941i bk13: 28a 46005i bk14: 28a 46004i bk15: 20a 46045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852029
Row_Buffer_Locality_read = 0.854067
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.137255
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.042755
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018177 
total_CMD = 46102 
util_bw = 838 
Wasted_Col = 1022 
Wasted_Row = 566 
Idle = 43676 

BW Util Bottlenecks: 
RCDc_limit = 756 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 288 
WTRc_limit_alone = 0 
RTWc_limit_alone = 14 

Commands details: 
total_CMD = 46102 
n_nop = 45559 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 70 
n_pre = 54 
n_ref = 94854700478032 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 419 
Row_Bus_Util =  0.002690 
CoL_Bus_Util = 0.009089 
Either_Row_CoL_Bus_Util = 0.011778 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.122186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.122186
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46102 n_nop=45557 n_act=61 n_pre=45 n_ref_event=94854701324400 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01909
n_activity=3354 dram_eff=0.2624
bk0: 44a 45897i bk1: 40a 45948i bk2: 32a 45907i bk3: 40a 45943i bk4: 56a 45849i bk5: 16a 46039i bk6: 12a 46020i bk7: 24a 45947i bk8: 32a 45929i bk9: 20a 46001i bk10: 16a 46056i bk11: 20a 46013i bk12: 24a 45960i bk13: 32a 45907i bk14: 16a 46038i bk15: 16a 46039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.154658
Bank_Level_Parallism_Col = 1.145946
Bank_Level_Parallism_Ready = 1.079365
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119519 

BW Util details:
bwutil = 0.019088 
total_CMD = 46102 
util_bw = 880 
Wasted_Col = 928 
Wasted_Row = 458 
Idle = 43836 

BW Util Bottlenecks: 
RCDc_limit = 663 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 314 
rwq = 0 
CCDLc_limit_alone = 314 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46102 
n_nop = 45557 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 94854701324400 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.002299 
CoL_Bus_Util = 0.009544 
Either_Row_CoL_Bus_Util = 0.011822 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001835 
queue_avg = 0.116980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.11698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46102 n_nop=45523 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02013
n_activity=3737 dram_eff=0.2483
bk0: 36a 45959i bk1: 32a 45937i bk2: 36a 45958i bk3: 28a 45969i bk4: 20a 46031i bk5: 28a 45941i bk6: 24a 45996i bk7: 56a 45804i bk8: 24a 45998i bk9: 24a 46026i bk10: 28a 45967i bk11: 20a 46008i bk12: 32a 45919i bk13: 8a 46082i bk14: 44a 45881i bk15: 24a 45970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866379
Row_Buffer_Locality_read = 0.866379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076539
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.004301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020129 
total_CMD = 46102 
util_bw = 928 
Wasted_Col = 1065 
Wasted_Row = 506 
Idle = 43603 

BW Util Bottlenecks: 
RCDc_limit = 741 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46102 
n_nop = 45523 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.002516 
CoL_Bus_Util = 0.010065 
Either_Row_CoL_Bus_Util = 0.012559 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001727 
queue_avg = 0.122771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.122771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46102 n_nop=45499 n_act=69 n_pre=53 n_ref_event=0 n_req=481 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.02087
n_activity=3689 dram_eff=0.2608
bk0: 20a 45996i bk1: 44a 45932i bk2: 8a 46053i bk3: 28a 45975i bk4: 44a 45895i bk5: 36a 45882i bk6: 4a 46077i bk7: 32a 45942i bk8: 40a 45920i bk9: 20a 46033i bk10: 44a 45957i bk11: 48a 45912i bk12: 40a 45878i bk13: 32a 45935i bk14: 24a 45942i bk15: 16a 45980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869023
Row_Buffer_Locality_read = 0.870833
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.109845
Bank_Level_Parallism_Col = 1.064021
Bank_Level_Parallism_Ready = 1.012448
write_to_read_ratio_blp_rw_average = 0.003704
GrpLevelPara = 1.053439 

BW Util details:
bwutil = 0.020867 
total_CMD = 46102 
util_bw = 962 
Wasted_Col = 1086 
Wasted_Row = 502 
Idle = 43552 

BW Util Bottlenecks: 
RCDc_limit = 765 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 367 
rwq = 0 
CCDLc_limit_alone = 367 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46102 
n_nop = 45499 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 481 
total_req = 481 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 481 
Row_Bus_Util =  0.002646 
CoL_Bus_Util = 0.010433 
Either_Row_CoL_Bus_Util = 0.013080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.129300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.1293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46102 n_nop=45534 n_act=65 n_pre=49 n_ref_event=227392 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01978
n_activity=3091 dram_eff=0.2951
bk0: 36a 45952i bk1: 40a 45950i bk2: 24a 46007i bk3: 36a 45949i bk4: 12a 46016i bk5: 44a 45815i bk6: 40a 45910i bk7: 52a 45834i bk8: 12a 46021i bk9: 28a 45906i bk10: 8a 45990i bk11: 8a 46021i bk12: 28a 45954i bk13: 48a 45820i bk14: 24a 45988i bk15: 16a 46007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870614
Row_Buffer_Locality_read = 0.870614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.327515
Bank_Level_Parallism_Col = 1.336150
Bank_Level_Parallism_Ready = 1.204348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254074 

BW Util details:
bwutil = 0.019782 
total_CMD = 46102 
util_bw = 912 
Wasted_Col = 869 
Wasted_Row = 462 
Idle = 43859 

BW Util Bottlenecks: 
RCDc_limit = 624 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 289 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46102 
n_nop = 45534 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 227392 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.002473 
CoL_Bus_Util = 0.009891 
Either_Row_CoL_Bus_Util = 0.012321 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.003521 
queue_avg = 0.156327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.156327
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46102 n_nop=45611 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=3156 dram_eff=0.2459
bk0: 32a 45949i bk1: 36a 45889i bk2: 44a 45923i bk3: 44a 45863i bk4: 20a 45997i bk5: 24a 45955i bk6: 20a 46050i bk7: 12a 46011i bk8: 16a 46001i bk9: 20a 45982i bk10: 20a 45986i bk11: 20a 46005i bk12: 12a 46052i bk13: 32a 45973i bk14: 16a 46044i bk15: 20a 46018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111491
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.023136
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016832 
total_CMD = 46102 
util_bw = 776 
Wasted_Col = 894 
Wasted_Row = 457 
Idle = 43975 

BW Util Bottlenecks: 
RCDc_limit = 647 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 282 
rwq = 0 
CCDLc_limit_alone = 282 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46102 
n_nop = 45611 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.002256 
CoL_Bus_Util = 0.008416 
Either_Row_CoL_Bus_Util = 0.010650 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002037 
queue_avg = 0.098412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0984122

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5001, Miss = 250, Miss_rate = 0.050, Pending_hits = 30, Reservation_fails = 389
L2_cache_bank[1]: Access = 3307, Miss = 168, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3474, Miss = 232, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 3205, Miss = 208, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3465, Miss = 244, Miss_rate = 0.070, Pending_hits = 24, Reservation_fails = 224
L2_cache_bank[5]: Access = 3270, Miss = 220, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3239, Miss = 224, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3294, Miss = 259, Miss_rate = 0.079, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3182, Miss = 184, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3243, Miss = 272, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3104, Miss = 180, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3195, Miss = 210, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 40979
L2_total_cache_misses = 2651
L2_total_cache_miss_rate = 0.0647
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 733
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29788
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=40979
icnt_total_pkts_simt_to_mem=18353
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.3881
	minimum = 5
	maximum = 220
Network latency average = 17.3881
	minimum = 5
	maximum = 220
Slowest packet = 49471
Flit latency average = 17.3881
	minimum = 5
	maximum = 220
Slowest flit = 49471
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.17745
	minimum = 0.123418 (at node 10)
	maximum = 0.654668 (at node 15)
Accepted packet rate average = 0.17745
	minimum = 0.129351 (at node 20)
	maximum = 0.602453 (at node 15)
Injected flit rate average = 0.17745
	minimum = 0.123418 (at node 10)
	maximum = 0.654668 (at node 15)
Accepted flit rate average= 0.17745
	minimum = 0.129351 (at node 20)
	maximum = 0.602453 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.7834 (8 samples)
	minimum = 5 (8 samples)
	maximum = 39 (8 samples)
Network latency average = 6.7834 (8 samples)
	minimum = 5 (8 samples)
	maximum = 39 (8 samples)
Flit latency average = 6.7834 (8 samples)
	minimum = 5 (8 samples)
	maximum = 39 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0582009 (8 samples)
	minimum = 0.0290312 (8 samples)
	maximum = 0.16942 (8 samples)
Accepted packet rate average = 0.0582009 (8 samples)
	minimum = 0.0345081 (8 samples)
	maximum = 0.141625 (8 samples)
Injected flit rate average = 0.0582009 (8 samples)
	minimum = 0.0290312 (8 samples)
	maximum = 0.16942 (8 samples)
Accepted flit rate average = 0.0582009 (8 samples)
	minimum = 0.0345081 (8 samples)
	maximum = 0.141625 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 634185 (inst/sec)
gpgpu_simulation_rate = 3326 (cycle/sec)
gpgpu_silicon_slowdown = 300661x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b229940..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 32196
gpu_sim_insn = 1510919
gpu_ipc =      46.9288
gpu_tot_sim_cycle = 82094
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     134.2815
gpu_tot_issued_cta = 1152
gpu_occupancy = 28.5681% 
gpu_tot_occupancy = 30.2027% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3181
partiton_level_parallism_total  =       0.7405
partiton_level_parallism_util =       1.8978
partiton_level_parallism_util_total  =       1.7534
L2_BW  =     101.6514 GB/Sec
L2_BW_total  =      55.8396 GB/Sec
gpu_total_sim_rate=479291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 7568, Miss = 3668, Miss_rate = 0.485, Pending_hits = 1012, Reservation_fails = 0
	L1D_cache_core[1]: Access = 7659, Miss = 3913, Miss_rate = 0.511, Pending_hits = 969, Reservation_fails = 75
	L1D_cache_core[2]: Access = 8453, Miss = 4221, Miss_rate = 0.499, Pending_hits = 1081, Reservation_fails = 59
	L1D_cache_core[3]: Access = 7462, Miss = 3673, Miss_rate = 0.492, Pending_hits = 1018, Reservation_fails = 3
	L1D_cache_core[4]: Access = 8002, Miss = 4061, Miss_rate = 0.507, Pending_hits = 1070, Reservation_fails = 191
	L1D_cache_core[5]: Access = 7302, Miss = 3664, Miss_rate = 0.502, Pending_hits = 987, Reservation_fails = 105
	L1D_cache_core[6]: Access = 8246, Miss = 4039, Miss_rate = 0.490, Pending_hits = 1082, Reservation_fails = 11
	L1D_cache_core[7]: Access = 7771, Miss = 3873, Miss_rate = 0.498, Pending_hits = 938, Reservation_fails = 31
	L1D_cache_core[8]: Access = 7863, Miss = 3935, Miss_rate = 0.500, Pending_hits = 1081, Reservation_fails = 51
	L1D_cache_core[9]: Access = 8345, Miss = 4206, Miss_rate = 0.504, Pending_hits = 979, Reservation_fails = 0
	L1D_cache_core[10]: Access = 7487, Miss = 3790, Miss_rate = 0.506, Pending_hits = 939, Reservation_fails = 74
	L1D_cache_core[11]: Access = 8250, Miss = 4160, Miss_rate = 0.504, Pending_hits = 971, Reservation_fails = 41
	L1D_cache_core[12]: Access = 7949, Miss = 4050, Miss_rate = 0.509, Pending_hits = 1048, Reservation_fails = 81
	L1D_cache_core[13]: Access = 6983, Miss = 3357, Miss_rate = 0.481, Pending_hits = 916, Reservation_fails = 39
	L1D_cache_core[14]: Access = 8560, Miss = 4445, Miss_rate = 0.519, Pending_hits = 1109, Reservation_fails = 142
	L1D_total_cache_accesses = 117900
	L1D_total_cache_misses = 59055
	L1D_total_cache_miss_rate = 0.5009
	L1D_total_cache_pending_hits = 15200
	L1D_total_cache_reservation_fails = 903
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 333906
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336321

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 903
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1351, 1663, 758, 1468, 851, 1217, 1287, 1372, 1071, 987, 1008, 1757, 1416, 1017, 1018, 956, 1285, 1047, 1294, 1430, 1317, 1319, 1132, 1066, 1121, 838, 973, 1036, 1349, 1452, 963, 1422, 209, 220, 209, 242, 209, 220, 220, 220, 209, 220, 220, 231, 220, 220, 209, 231, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 18375
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27392
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64811	W0_Idle:206793	W0_Scoreboard:1188608	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:311430	WS1:315914	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 219136 {8:27392,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4382720 {40:109568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 767 
max_icnt2mem_latency = 258 
maxmrqlatency = 502 
max_icnt2sh_latency = 79 
averagemflatency = 162 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 10 
mrq_lat_table:4164 	1721 	2268 	1258 	3508 	2156 	1143 	578 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129163 	13635 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	59090 	922 	674 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78296 	45934 	15930 	2700 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	163 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        32        24        28        24        28        44        36        28        36        24        36 
dram[1]:        40        48        36        60        20        36        28        28        52        48        52        60        32        40        44        48 
dram[2]:        44        40        48        36        36        25        20        28        20        40        40        40        28        28        32        32 
dram[3]:        36        44        44        56        40        36        28        24        52        28        32        32        28        52        36        32 
dram[4]:        60        40        52        44        28        20        32        16        44        44        32        68        36        36        17        32 
dram[5]:        36        45        52        36        28        20        24        20        28        64        40        32        24        32        32        24 
maximum service time to same row:
dram[0]:      7377      7284      8192     11579     13794      4497      6114      6116      7475      6605     13064      7019      6529      6608      7017      9241 
dram[1]:      7278     11712      9936     13013      5653     14855      5335      5612      6674      6881      6849      7708      6392      6412      6762      5754 
dram[2]:      9775      5361     10352     13780     12829     10251      5195      4799      6743      7352      7100      6803      6542      6408      7000      8873 
dram[3]:     10497      7325     11416      8009      5593      8760     11433      5372      7178      8618      7124      6705      6557      6369      6989      8860 
dram[4]:      7177      7531     13771      9694      5692      5749      5529      5434     10991      7473      7734      6630      7380      7539      8150      9742 
dram[5]:      6676      9150      6769      5069     13476      8074      5505      3804      8636      7390      6791      6852      6940      6577      6662      6851 
average row accesses per activate:
dram[0]: 15.333333 20.000000  9.375000 12.350000  8.000000 11.578947  9.210526  5.861111 13.818182 14.181818 22.666666 18.500000 10.571428 11.083333  9.230769 13.461538 
dram[1]: 14.230769 14.923077 11.130435 13.333333  7.636364  8.115385  5.750000  6.562500 13.818182 15.111111 28.799999 21.714285  9.062500 12.071428 15.111111  8.600000 
dram[2]: 13.615385 14.428572 10.650000 12.368421  9.333333  8.555555  6.766667  6.000000 10.500000 23.333334 15.555555 19.500000  9.933333 15.666667 11.866667  9.470589 
dram[3]: 12.000000 20.100000 12.250000 17.846153  7.038462  8.862069  7.571429  6.111111 16.444445 13.333333 17.777779 15.555555  9.235294 12.533334  8.750000  9.615385 
dram[4]: 16.714285 16.900000 17.000000 17.909090 10.333333  6.444445  7.363636  6.222222 21.142857 18.500000 17.714285 21.714285 11.214286 12.000000  7.217391  9.600000 
dram[5]: 13.533334 14.533334  9.346154 12.705882 13.846154  5.857143  8.153846  5.935484 15.200000 21.500000 21.000000 17.500000 10.666667 11.750000  9.473684  8.562500 
average row locality = 16858/1558 = 10.820282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         1         6         3         9        12        18         0         0         0         0         0         0         0         2 
dram[1]:         0         2         5         2         7        12        17        20         0         0         0         0         1         0         4         5 
dram[2]:         1         2         2         1         6         8        14        14         0         0         0         0         1         0         2         3 
dram[3]:         2         1         3         3         6         9        15        19         0         0         0         0         1         0         4         1 
dram[4]:         2         1         1         1         6        10        22        17         0         0         0         0         1         0         3         3 
dram[5]:         1         1         4         3         5        10        18        11         0         0         0         0         0         0         3         3 
total dram writes = 370
min_bank_accesses = 0!
chip skew: 75/51 = 1.47
average mf latency per bank:
dram[0]:     none      none      114457     23991     44771     20071     19356     13396    none      none      none      none      none      none      none       71289
dram[1]:     none       61867     30317     81553     21907     15006     13989     11399    none      none      none      none      410786    none       26818     20391
dram[2]:     115193     67893     70443    139635     28422     23418     17413     16847    none      none      none      none      417432    none       60990     36778
dram[3]:      60800    127004     43393     50166     24275     21041     15474     12068    none      none      none      none      386858    none       28851     98998
dram[4]:      70415    124012    145705    124567     26175     18509     11082     13930    none      none      none      none      395589    none       36145     37890
dram[5]:     141337    144031     36918     42516     31610     16860     13664     20504    none      none      none      none      none      none       40526     39900
maximum mf latency per bank:
dram[0]:        420       422       422       441       480       508       361       376       412       354       391       360       406       393       362       767
dram[1]:        375       409       424       529       361       495       383       341       344       337       349       346       356       368       335       369
dram[2]:        412       386       447       544       582       582       378       418       504       400       458       550       422       464       468       662
dram[3]:        507       390       503       525       445       477       379       344       344       364       333       358       318       337       367       395
dram[4]:        394       430       458       400       434       543       397       352       374       380       364       396       346       415       350       343
dram[5]:        475       449       500       422       468       520       412       381       375       363       417       421       367       415       546       411
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75851 n_nop=72626 n_act=248 n_pre=232 n_ref_event=94854700478032 n_req=2725 n_rd=2674 n_rd_L2_A=0 n_write=0 n_wr_bk=77 bw_util=0.07254
n_activity=13984 dram_eff=0.3934
bk0: 230a 74975i bk1: 180a 75121i bk2: 148a 74931i bk3: 240a 74472i bk4: 140a 74784i bk5: 212a 74382i bk6: 168a 74841i bk7: 192a 74029i bk8: 152a 75070i bk9: 156a 75074i bk10: 136a 75203i bk11: 148a 75181i bk12: 148a 75028i bk13: 132a 75087i bk14: 120a 75357i bk15: 172a 74334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911927
Row_Buffer_Locality_read = 0.921840
Row_Buffer_Locality_write = 0.392157
Bank_Level_Parallism = 1.734454
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.342258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072537 
total_CMD = 75851 
util_bw = 5502 
Wasted_Col = 3643 
Wasted_Row = 1616 
Idle = 65090 

BW Util Bottlenecks: 
RCDc_limit = 1948 
RCDWRc_limit = 143 
WTRc_limit = 125 
RTWc_limit = 560 
CCDLc_limit = 1623 
rwq = 0 
CCDLc_limit_alone = 1507 
WTRc_limit_alone = 118 
RTWc_limit_alone = 451 

Commands details: 
total_CMD = 75851 
n_nop = 72626 
Read = 2674 
Write = 0 
L2_Alloc = 0 
L2_WB = 77 
n_act = 248 
n_pre = 232 
n_ref = 94854700478032 
n_req = 2725 
total_req = 2751 

Dual Bus Interface Util: 
issued_total_row = 480 
issued_total_col = 2751 
Row_Bus_Util =  0.006328 
CoL_Bus_Util = 0.036268 
Either_Row_CoL_Bus_Util = 0.042518 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.001860 
queue_avg = 0.864788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.864788
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75851 n_nop=72497 n_act=271 n_pre=255 n_ref_event=94854701324400 n_req=2811 n_rd=2736 n_rd_L2_A=0 n_write=0 n_wr_bk=109 bw_util=0.07502
n_activity=14322 dram_eff=0.3973
bk0: 184a 75084i bk1: 192a 74981i bk2: 252a 74379i bk3: 236a 74449i bk4: 160a 74668i bk5: 200a 74396i bk6: 168a 74361i bk7: 192a 74208i bk8: 152a 75109i bk9: 136a 75236i bk10: 144a 75287i bk11: 152a 75224i bk12: 144a 75055i bk13: 168a 75004i bk14: 132a 75154i bk15: 124a 74849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905728
Row_Buffer_Locality_read = 0.921053
Row_Buffer_Locality_write = 0.346667
Bank_Level_Parallism = 1.721117
Bank_Level_Parallism_Col = 1.647398
Bank_Level_Parallism_Ready = 1.280966
write_to_read_ratio_blp_rw_average = 0.131823
GrpLevelPara = 1.464551 

BW Util details:
bwutil = 0.075015 
total_CMD = 75851 
util_bw = 5690 
Wasted_Col = 3848 
Wasted_Row = 1573 
Idle = 64740 

BW Util Bottlenecks: 
RCDc_limit = 1968 
RCDWRc_limit = 233 
WTRc_limit = 262 
RTWc_limit = 840 
CCDLc_limit = 1707 
rwq = 0 
CCDLc_limit_alone = 1544 
WTRc_limit_alone = 251 
RTWc_limit_alone = 688 

Commands details: 
total_CMD = 75851 
n_nop = 72497 
Read = 2736 
Write = 0 
L2_Alloc = 0 
L2_WB = 109 
n_act = 271 
n_pre = 255 
n_ref = 94854701324400 
n_req = 2811 
total_req = 2845 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 2845 
Row_Bus_Util =  0.006935 
CoL_Bus_Util = 0.037508 
Either_Row_CoL_Bus_Util = 0.044218 
Issued_on_Two_Bus_Simul_Util = 0.000224 
issued_two_Eff = 0.005069 
queue_avg = 0.765263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.765263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75851 n_nop=72513 n_act=269 n_pre=253 n_ref_event=0 n_req=2810 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.07467
n_activity=14763 dram_eff=0.3837
bk0: 176a 75098i bk1: 200a 74907i bk2: 208a 74587i bk3: 232a 74293i bk4: 188a 74630i bk5: 220a 74210i bk6: 188a 74137i bk7: 188a 73899i bk8: 84a 75207i bk9: 140a 75140i bk10: 140a 75103i bk11: 156a 74947i bk12: 148a 75033i bk13: 140a 75071i bk14: 176a 74807i bk15: 156a 74746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905694
Row_Buffer_Locality_read = 0.922263
Row_Buffer_Locality_write = 0.257143
Bank_Level_Parallism = 1.862161
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.495255
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.074673 
total_CMD = 75851 
util_bw = 5664 
Wasted_Col = 3878 
Wasted_Row = 1683 
Idle = 64626 

BW Util Bottlenecks: 
RCDc_limit = 1969 
RCDWRc_limit = 214 
WTRc_limit = 130 
RTWc_limit = 781 
CCDLc_limit = 1763 
rwq = 0 
CCDLc_limit_alone = 1611 
WTRc_limit_alone = 128 
RTWc_limit_alone = 631 

Commands details: 
total_CMD = 75851 
n_nop = 72513 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 269 
n_pre = 253 
n_ref = 0 
n_req = 2810 
total_req = 2832 

Dual Bus Interface Util: 
issued_total_row = 522 
issued_total_col = 2832 
Row_Bus_Util =  0.006882 
CoL_Bus_Util = 0.037336 
Either_Row_CoL_Bus_Util = 0.044007 
Issued_on_Two_Bus_Simul_Util = 0.000211 
issued_two_Eff = 0.004793 
queue_avg = 1.044508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75851 n_nop=72414 n_act=278 n_pre=262 n_ref_event=0 n_req=2870 n_rd=2796 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.07657
n_activity=14613 dram_eff=0.3975
bk0: 152a 74903i bk1: 200a 75031i bk2: 192a 74650i bk3: 228a 74615i bk4: 176a 74441i bk5: 244a 74246i bk6: 196a 74415i bk7: 204a 74019i bk8: 148a 75199i bk9: 120a 75294i bk10: 160a 75254i bk11: 140a 75332i bk12: 156a 75038i bk13: 188a 75035i bk14: 168a 74723i bk15: 124a 75176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905226
Row_Buffer_Locality_read = 0.920601
Row_Buffer_Locality_write = 0.324324
Bank_Level_Parallism = 1.700081
Bank_Level_Parallism_Col = 1.619828
Bank_Level_Parallism_Ready = 1.327304
write_to_read_ratio_blp_rw_average = 0.130101
GrpLevelPara = 1.419181 

BW Util details:
bwutil = 0.076571 
total_CMD = 75851 
util_bw = 5808 
Wasted_Col = 4016 
Wasted_Row = 1519 
Idle = 64508 

BW Util Bottlenecks: 
RCDc_limit = 2081 
RCDWRc_limit = 230 
WTRc_limit = 224 
RTWc_limit = 818 
CCDLc_limit = 1770 
rwq = 0 
CCDLc_limit_alone = 1627 
WTRc_limit_alone = 215 
RTWc_limit_alone = 684 

Commands details: 
total_CMD = 75851 
n_nop = 72414 
Read = 2796 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 278 
n_pre = 262 
n_ref = 0 
n_req = 2870 
total_req = 2904 

Dual Bus Interface Util: 
issued_total_row = 540 
issued_total_col = 2904 
Row_Bus_Util =  0.007119 
CoL_Bus_Util = 0.038286 
Either_Row_CoL_Bus_Util = 0.045313 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.002037 
queue_avg = 0.820965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.820965
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75851 n_nop=72486 n_act=261 n_pre=245 n_ref_event=227392 n_req=2836 n_rd=2764 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.07562
n_activity=14160 dram_eff=0.4051
bk0: 232a 74883i bk1: 168a 75059i bk2: 216a 74625i bk3: 196a 74813i bk4: 148a 74658i bk5: 164a 74354i bk6: 224a 73987i bk7: 208a 73972i bk8: 148a 75119i bk9: 148a 75118i bk10: 124a 75158i bk11: 152a 75216i bk12: 156a 75037i bk13: 180a 74825i bk14: 160a 74784i bk15: 140a 75081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910085
Row_Buffer_Locality_read = 0.923661
Row_Buffer_Locality_write = 0.388889
Bank_Level_Parallism = 1.796082
Bank_Level_Parallism_Col = 1.780299
Bank_Level_Parallism_Ready = 1.390868
write_to_read_ratio_blp_rw_average = 0.138988
GrpLevelPara = 1.538470 

BW Util details:
bwutil = 0.075622 
total_CMD = 75851 
util_bw = 5736 
Wasted_Col = 3659 
Wasted_Row = 1711 
Idle = 64745 

BW Util Bottlenecks: 
RCDc_limit = 1790 
RCDWRc_limit = 208 
WTRc_limit = 163 
RTWc_limit = 919 
CCDLc_limit = 1699 
rwq = 0 
CCDLc_limit_alone = 1528 
WTRc_limit_alone = 159 
RTWc_limit_alone = 752 

Commands details: 
total_CMD = 75851 
n_nop = 72486 
Read = 2764 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 261 
n_pre = 245 
n_ref = 227392 
n_req = 2836 
total_req = 2868 

Dual Bus Interface Util: 
issued_total_row = 506 
issued_total_col = 2868 
Row_Bus_Util =  0.006671 
CoL_Bus_Util = 0.037811 
Either_Row_CoL_Bus_Util = 0.044363 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.002675 
queue_avg = 0.764393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.764393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75851 n_nop=72506 n_act=269 n_pre=253 n_ref_event=0 n_req=2806 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.07478
n_activity=14331 dram_eff=0.3958
bk0: 200a 74783i bk1: 216a 74854i bk2: 236a 74305i bk3: 212a 74622i bk4: 176a 74893i bk5: 152a 74348i bk6: 192a 74131i bk7: 172a 74334i bk8: 152a 75059i bk9: 172a 75062i bk10: 168a 75034i bk11: 140a 75136i bk12: 96a 75321i bk13: 140a 75043i bk14: 176a 74680i bk15: 132a 75055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906985
Row_Buffer_Locality_read = 0.923865
Row_Buffer_Locality_write = 0.283784
Bank_Level_Parallism = 1.832262
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.436975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.074778 
total_CMD = 75851 
util_bw = 5672 
Wasted_Col = 3603 
Wasted_Row = 1614 
Idle = 64962 

BW Util Bottlenecks: 
RCDc_limit = 1847 
RCDWRc_limit = 232 
WTRc_limit = 238 
RTWc_limit = 764 
CCDLc_limit = 1609 
rwq = 0 
CCDLc_limit_alone = 1477 
WTRc_limit_alone = 225 
RTWc_limit_alone = 645 

Commands details: 
total_CMD = 75851 
n_nop = 72506 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 269 
n_pre = 253 
n_ref = 0 
n_req = 2806 
total_req = 2836 

Dual Bus Interface Util: 
issued_total_row = 522 
issued_total_col = 2836 
Row_Bus_Util =  0.006882 
CoL_Bus_Util = 0.037389 
Either_Row_CoL_Bus_Util = 0.044100 
Issued_on_Two_Bus_Simul_Util = 0.000171 
issued_two_Eff = 0.003886 
queue_avg = 0.897839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.897839

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13296, Miss = 1295, Miss_rate = 0.097, Pending_hits = 30, Reservation_fails = 389
L2_cache_bank[1]: Access = 12239, Miss = 1517, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12016, Miss = 1373, Miss_rate = 0.114, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 11924, Miss = 1459, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11818, Miss = 1363, Miss_rate = 0.115, Pending_hits = 24, Reservation_fails = 224
L2_cache_bank[5]: Access = 11907, Miss = 1502, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11384, Miss = 1465, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11561, Miss = 1529, Miss_rate = 0.132, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 12005, Miss = 1472, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11877, Miss = 1405, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11579, Miss = 1456, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11647, Miss = 1398, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 143253
L2_total_cache_misses = 17234
L2_total_cache_miss_rate = 0.1203
L2_total_cache_pending_hits = 67
L2_total_cache_reservation_fails = 733
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4054
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12362
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 558
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109568
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=143253
icnt_total_pkts_simt_to_mem=60792
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.08162
	minimum = 5
	maximum = 77
Network latency average = 8.08162
	minimum = 5
	maximum = 77
Slowest packet = 140699
Flit latency average = 8.08162
	minimum = 5
	maximum = 77
Slowest flit = 140699
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.166472
	minimum = 0.0721208 (at node 13)
	maximum = 0.277426 (at node 16)
Accepted packet rate average = 0.166472
	minimum = 0.107125 (at node 22)
	maximum = 0.256305 (at node 14)
Injected flit rate average = 0.166472
	minimum = 0.0721208 (at node 13)
	maximum = 0.277426 (at node 16)
Accepted flit rate average= 0.166472
	minimum = 0.107125 (at node 22)
	maximum = 0.256305 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.92765 (9 samples)
	minimum = 5 (9 samples)
	maximum = 43.2222 (9 samples)
Network latency average = 6.92765 (9 samples)
	minimum = 5 (9 samples)
	maximum = 43.2222 (9 samples)
Flit latency average = 6.92765 (9 samples)
	minimum = 5 (9 samples)
	maximum = 43.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.070231 (9 samples)
	minimum = 0.033819 (9 samples)
	maximum = 0.181421 (9 samples)
Accepted packet rate average = 0.070231 (9 samples)
	minimum = 0.0425766 (9 samples)
	maximum = 0.154368 (9 samples)
Injected flit rate average = 0.070231 (9 samples)
	minimum = 0.033819 (9 samples)
	maximum = 0.181421 (9 samples)
Accepted flit rate average = 0.070231 (9 samples)
	minimum = 0.0425766 (9 samples)
	maximum = 0.154368 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 479291 (inst/sec)
gpgpu_simulation_rate = 3569 (cycle/sec)
gpgpu_silicon_slowdown = 280190x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b2298cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cfa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 3438
gpu_sim_insn = 1211812
gpu_ipc =     352.4759
gpu_tot_sim_cycle = 85532
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     143.0519
gpu_tot_issued_cta = 1280
gpu_occupancy = 81.5426% 
gpu_tot_occupancy = 32.5387% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5108
partiton_level_parallism_total  =       0.8117
partiton_level_parallism_util =       2.9796
partiton_level_parallism_util_total  =       1.8480
L2_BW  =      94.6411 GB/Sec
L2_BW_total  =      57.3992 GB/Sec
gpu_total_sim_rate=509813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 8200, Miss = 4172, Miss_rate = 0.509, Pending_hits = 1108, Reservation_fails = 162
	L1D_cache_core[1]: Access = 8375, Miss = 4485, Miss_rate = 0.536, Pending_hits = 1075, Reservation_fails = 75
	L1D_cache_core[2]: Access = 9173, Miss = 4797, Miss_rate = 0.523, Pending_hits = 1186, Reservation_fails = 59
	L1D_cache_core[3]: Access = 8102, Miss = 4185, Miss_rate = 0.517, Pending_hits = 1113, Reservation_fails = 163
	L1D_cache_core[4]: Access = 8714, Miss = 4629, Miss_rate = 0.531, Pending_hits = 1177, Reservation_fails = 191
	L1D_cache_core[5]: Access = 8022, Miss = 4240, Miss_rate = 0.529, Pending_hits = 1093, Reservation_fails = 149
	L1D_cache_core[6]: Access = 8882, Miss = 4547, Miss_rate = 0.512, Pending_hits = 1176, Reservation_fails = 12
	L1D_cache_core[7]: Access = 8403, Miss = 4377, Miss_rate = 0.521, Pending_hits = 1032, Reservation_fails = 170
	L1D_cache_core[8]: Access = 8499, Miss = 4443, Miss_rate = 0.523, Pending_hits = 1177, Reservation_fails = 107
	L1D_cache_core[9]: Access = 9057, Miss = 4774, Miss_rate = 0.527, Pending_hits = 1086, Reservation_fails = 161
	L1D_cache_core[10]: Access = 8199, Miss = 4358, Miss_rate = 0.532, Pending_hits = 1047, Reservation_fails = 75
	L1D_cache_core[11]: Access = 8966, Miss = 4732, Miss_rate = 0.528, Pending_hits = 1078, Reservation_fails = 125
	L1D_cache_core[12]: Access = 8505, Miss = 4494, Miss_rate = 0.528, Pending_hits = 1130, Reservation_fails = 143
	L1D_cache_core[13]: Access = 7699, Miss = 3929, Miss_rate = 0.510, Pending_hits = 1022, Reservation_fails = 158
	L1D_cache_core[14]: Access = 9272, Miss = 5013, Miss_rate = 0.541, Pending_hits = 1215, Reservation_fails = 165
	L1D_total_cache_accesses = 128068
	L1D_total_cache_misses = 67175
	L1D_total_cache_miss_rate = 0.5245
	L1D_total_cache_pending_hits = 16715
	L1D_total_cache_reservation_fails = 1915
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 122400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 366951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 903
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 391
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 621
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1438, 1750, 845, 1544, 938, 1304, 1374, 1459, 1158, 1074, 1095, 1844, 1503, 1104, 1105, 1043, 1372, 1134, 1381, 1517, 1404, 1406, 1219, 1153, 1208, 914, 1060, 1123, 1436, 1539, 1050, 1509, 267, 278, 267, 300, 267, 278, 278, 278, 267, 278, 278, 289, 278, 278, 267, 289, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 18375
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27904
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70239	W0_Idle:215249	W0_Scoreboard:1215058	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:341027	WS1:345511	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 223232 {8:27904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4464640 {40:111616,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 767 
max_icnt2mem_latency = 477 
maxmrqlatency = 502 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 10 
mrq_lat_table:4166 	1723 	2268 	1259 	3508 	2156 	1143 	578 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135283 	17227 	551 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	62027 	2741 	2807 	1744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	85014 	47941 	16608 	3253 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	167 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        32        24        28        24        28        44        36        28        36        24        36 
dram[1]:        40        48        36        60        20        36        28        28        52        48        52        60        32        40        44        48 
dram[2]:        44        40        48        36        36        25        20        28        20        40        40        40        28        28        32        32 
dram[3]:        36        44        44        56        40        36        28        24        52        28        32        32        28        52        36        32 
dram[4]:        60        40        52        44        28        20        32        16        44        44        32        68        36        36        17        32 
dram[5]:        36        45        52        36        28        20        24        20        28        64        40        32        24        32        32        24 
maximum service time to same row:
dram[0]:      7377      7284      8192     11579     13794      4497      6114      6116      7475      6605     13064      7019      6529      6608      7017      9241 
dram[1]:      7278     11712      9936     13013      5653     14855      5335      5612      6674      6881      6849      7708      6392      6412      6762      5754 
dram[2]:      9775      5361     10352     13780     12829     10251      5195      4799      6743      7352      7100      6803      6542      6408      7000      8873 
dram[3]:     10497      7325     11416      8009      5593      8760     11433      5372      7178      8618      7124      6705      6557      6369      6989      8860 
dram[4]:      7177      7531     13771      9694      5692      5749      5529      5434     10991      7473      7734      6630      7380      7539      8150      9742 
dram[5]:      6676      9150      6769      5069     13476      8074      5505      3804      8636      7390      6791      6852      6940      6577      6662      6851 
average row accesses per activate:
dram[0]: 14.437500 20.000000  9.375000 12.350000  8.000000 11.578947  9.210526  5.861111 13.818182 14.181818 22.666666 18.500000 10.571428 11.083333  9.230769 13.461538 
dram[1]: 14.230769 14.923077 11.130435 13.333333  7.636364  8.115385  5.750000  6.562500 13.818182 15.111111 28.799999 21.714285  9.062500 12.071428 15.111111  8.600000 
dram[2]: 13.615385 14.428572 10.650000 12.368421  9.333333  8.555555  6.766667  6.000000 10.500000 23.333334 15.555555 19.500000  9.933333 15.666667 11.866667  9.470589 
dram[3]: 12.000000 20.100000 12.250000 17.846153  7.038462  8.862069  7.571429  6.111111 16.444445 13.333333 17.777779 15.555555  8.777778 12.533334  8.750000  9.615385 
dram[4]: 16.714285 15.545455 17.000000 17.909090 10.333333  6.444445  7.176471  6.222222 21.142857 18.500000 17.714285 21.714285 11.214286 12.000000  7.217391  9.600000 
dram[5]: 13.533334 14.533334  9.346154 12.705882 13.846154  5.857143  8.153846  5.935484 15.200000 21.500000 21.000000 17.500000 10.666667 11.750000  9.473684  8.562500 
average row locality = 16863/1562 = 10.795774
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         1         6         3         9        12        18         0         0         0         0         0         0         0         2 
dram[1]:         0         2         5         2         7        12        17        20         0         0         0         0         1         0         4         5 
dram[2]:         1         2         2         1         6         8        14        14         0         0         0         0         1         0         2         3 
dram[3]:         2         1         3         3         6         9        15        19         0         0         0         0         3         0         4         1 
dram[4]:         2         3         1         1         6        10        24        17         0         0         0         0         1         0         3         3 
dram[5]:         1         1         4         3         5        10        18        11         0         0         0         0         0         0         3         3 
total dram writes = 376
min_bank_accesses = 0!
chip skew: 75/51 = 1.47
average mf latency per bank:
dram[0]:     none      none      114457     23991     48193     21291     22360     14945    none      none      none      none      none      none      none       71289
dram[1]:     none       61867     30317     81553     23927     16105     15846     12787    none      none      none      none      433486    none       26818     20391
dram[2]:     115193     67893     70443    139635     30632     24975     19500     18895    none      none      none      none      435304    none       60990     36778
dram[3]:      60800    127004     43393     50166     26938     22858     17422     13574    none      none      none      none      135331    none       28851     98998
dram[4]:      70415     41337    145705    124567     27906     19853     11345     15481    none      none      none      none      413494    none       36145     37890
dram[5]:     141337    144031     36918     42516     34823     18258     15587     22960    none      none      none      none      none      none       40526     39900
maximum mf latency per bank:
dram[0]:        420       422       422       441       480       508       566       557       644       610       633       565       446       393       362       767
dram[1]:        375       409       424       529       530       495       505       371       583       606       532       521       434       404       335       369
dram[2]:        412       386       447       544       582       590       584       588       569       614       573       550       422       464       468       662
dram[3]:        507       390       503       525       548       551       379       470       570       555       493       537       328       509       367       395
dram[4]:        394       430       458       400       434       561       594       537       550       581       606       597       346       415       350       343
dram[5]:        475       449       500       422       519       520       458       405       565       539       571       561       441       415       546       411
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79027 n_nop=75799 n_act=249 n_pre=233 n_ref_event=94854700478032 n_req=2726 n_rd=2674 n_rd_L2_A=0 n_write=0 n_wr_bk=78 bw_util=0.06965
n_activity=14036 dram_eff=0.3921
bk0: 230a 78132i bk1: 180a 78296i bk2: 148a 78106i bk3: 240a 77647i bk4: 140a 77959i bk5: 212a 77558i bk6: 168a 78017i bk7: 192a 77205i bk8: 152a 78246i bk9: 156a 78250i bk10: 136a 78379i bk11: 148a 78357i bk12: 148a 78204i bk13: 132a 78264i bk14: 120a 78534i bk15: 172a 77511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911592
Row_Buffer_Locality_read = 0.921840
Row_Buffer_Locality_write = 0.384615
Bank_Level_Parallism = 1.733054
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.342134
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069647 
total_CMD = 79027 
util_bw = 5504 
Wasted_Col = 3650 
Wasted_Row = 1628 
Idle = 68245 

BW Util Bottlenecks: 
RCDc_limit = 1948 
RCDWRc_limit = 150 
WTRc_limit = 125 
RTWc_limit = 560 
CCDLc_limit = 1623 
rwq = 0 
CCDLc_limit_alone = 1507 
WTRc_limit_alone = 118 
RTWc_limit_alone = 451 

Commands details: 
total_CMD = 79027 
n_nop = 75799 
Read = 2674 
Write = 0 
L2_Alloc = 0 
L2_WB = 78 
n_act = 249 
n_pre = 233 
n_ref = 94854700478032 
n_req = 2726 
total_req = 2752 

Dual Bus Interface Util: 
issued_total_row = 482 
issued_total_col = 2752 
Row_Bus_Util =  0.006099 
CoL_Bus_Util = 0.034824 
Either_Row_CoL_Bus_Util = 0.040847 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.001859 
queue_avg = 0.830033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.830033
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79027 n_nop=75673 n_act=271 n_pre=255 n_ref_event=94854701324400 n_req=2811 n_rd=2736 n_rd_L2_A=0 n_write=0 n_wr_bk=109 bw_util=0.072
n_activity=14322 dram_eff=0.3973
bk0: 184a 78260i bk1: 192a 78157i bk2: 252a 77555i bk3: 236a 77625i bk4: 160a 77844i bk5: 200a 77572i bk6: 168a 77537i bk7: 192a 77384i bk8: 152a 78285i bk9: 136a 78412i bk10: 144a 78463i bk11: 152a 78400i bk12: 144a 78231i bk13: 168a 78180i bk14: 132a 78330i bk15: 124a 78025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905728
Row_Buffer_Locality_read = 0.921053
Row_Buffer_Locality_write = 0.346667
Bank_Level_Parallism = 1.721117
Bank_Level_Parallism_Col = 1.647398
Bank_Level_Parallism_Ready = 1.280966
write_to_read_ratio_blp_rw_average = 0.131823
GrpLevelPara = 1.464551 

BW Util details:
bwutil = 0.072001 
total_CMD = 79027 
util_bw = 5690 
Wasted_Col = 3848 
Wasted_Row = 1573 
Idle = 67916 

BW Util Bottlenecks: 
RCDc_limit = 1968 
RCDWRc_limit = 233 
WTRc_limit = 262 
RTWc_limit = 840 
CCDLc_limit = 1707 
rwq = 0 
CCDLc_limit_alone = 1544 
WTRc_limit_alone = 251 
RTWc_limit_alone = 688 

Commands details: 
total_CMD = 79027 
n_nop = 75673 
Read = 2736 
Write = 0 
L2_Alloc = 0 
L2_WB = 109 
n_act = 271 
n_pre = 255 
n_ref = 94854701324400 
n_req = 2811 
total_req = 2845 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 2845 
Row_Bus_Util =  0.006656 
CoL_Bus_Util = 0.036000 
Either_Row_CoL_Bus_Util = 0.042441 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.005069 
queue_avg = 0.734508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.734508
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79027 n_nop=75689 n_act=269 n_pre=253 n_ref_event=0 n_req=2810 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.07167
n_activity=14763 dram_eff=0.3837
bk0: 176a 78274i bk1: 200a 78083i bk2: 208a 77763i bk3: 232a 77469i bk4: 188a 77806i bk5: 220a 77386i bk6: 188a 77313i bk7: 188a 77075i bk8: 84a 78383i bk9: 140a 78316i bk10: 140a 78279i bk11: 156a 78123i bk12: 148a 78209i bk13: 140a 78247i bk14: 176a 77983i bk15: 156a 77922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905694
Row_Buffer_Locality_read = 0.922263
Row_Buffer_Locality_write = 0.257143
Bank_Level_Parallism = 1.862161
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.495255
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071672 
total_CMD = 79027 
util_bw = 5664 
Wasted_Col = 3878 
Wasted_Row = 1683 
Idle = 67802 

BW Util Bottlenecks: 
RCDc_limit = 1969 
RCDWRc_limit = 214 
WTRc_limit = 130 
RTWc_limit = 781 
CCDLc_limit = 1763 
rwq = 0 
CCDLc_limit_alone = 1611 
WTRc_limit_alone = 128 
RTWc_limit_alone = 631 

Commands details: 
total_CMD = 79027 
n_nop = 75689 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 269 
n_pre = 253 
n_ref = 0 
n_req = 2810 
total_req = 2832 

Dual Bus Interface Util: 
issued_total_row = 522 
issued_total_col = 2832 
Row_Bus_Util =  0.006605 
CoL_Bus_Util = 0.035836 
Either_Row_CoL_Bus_Util = 0.042239 
Issued_on_Two_Bus_Simul_Util = 0.000202 
issued_two_Eff = 0.004793 
queue_avg = 1.002531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00253
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79027 n_nop=75586 n_act=279 n_pre=263 n_ref_event=0 n_req=2871 n_rd=2796 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.07354
n_activity=14665 dram_eff=0.3963
bk0: 152a 78078i bk1: 200a 78206i bk2: 192a 77825i bk3: 228a 77791i bk4: 176a 77617i bk5: 244a 77422i bk6: 196a 77591i bk7: 204a 77196i bk8: 148a 78376i bk9: 120a 78471i bk10: 160a 78431i bk11: 140a 78509i bk12: 156a 78192i bk13: 188a 78210i bk14: 168a 77898i bk15: 124a 78351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904911
Row_Buffer_Locality_read = 0.920601
Row_Buffer_Locality_write = 0.320000
Bank_Level_Parallism = 1.698626
Bank_Level_Parallism_Col = 1.619160
Bank_Level_Parallism_Ready = 1.327080
write_to_read_ratio_blp_rw_average = 0.131038
GrpLevelPara = 1.418730 

BW Util details:
bwutil = 0.073544 
total_CMD = 79027 
util_bw = 5812 
Wasted_Col = 4024 
Wasted_Row = 1531 
Idle = 67660 

BW Util Bottlenecks: 
RCDc_limit = 2081 
RCDWRc_limit = 237 
WTRc_limit = 224 
RTWc_limit = 818 
CCDLc_limit = 1771 
rwq = 0 
CCDLc_limit_alone = 1628 
WTRc_limit_alone = 215 
RTWc_limit_alone = 684 

Commands details: 
total_CMD = 79027 
n_nop = 75586 
Read = 2796 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 279 
n_pre = 263 
n_ref = 0 
n_req = 2871 
total_req = 2906 

Dual Bus Interface Util: 
issued_total_row = 542 
issued_total_col = 2906 
Row_Bus_Util =  0.006858 
CoL_Bus_Util = 0.036772 
Either_Row_CoL_Bus_Util = 0.043542 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.002034 
queue_avg = 0.787971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.787971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79027 n_nop=75653 n_act=263 n_pre=247 n_ref_event=227392 n_req=2839 n_rd=2764 n_rd_L2_A=0 n_write=0 n_wr_bk=109 bw_util=0.07271
n_activity=14264 dram_eff=0.4028
bk0: 232a 78060i bk1: 168a 78211i bk2: 216a 77800i bk3: 196a 77988i bk4: 148a 77834i bk5: 164a 77530i bk6: 224a 77140i bk7: 208a 77147i bk8: 148a 78294i bk9: 148a 78293i bk10: 124a 78334i bk11: 152a 78392i bk12: 156a 78213i bk13: 180a 78002i bk14: 160a 77961i bk15: 140a 78258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909475
Row_Buffer_Locality_read = 0.923661
Row_Buffer_Locality_write = 0.386667
Bank_Level_Parallism = 1.792495
Bank_Level_Parallism_Col = 1.778288
Bank_Level_Parallism_Ready = 1.390193
write_to_read_ratio_blp_rw_average = 0.141207
GrpLevelPara = 1.537083 

BW Util details:
bwutil = 0.072709 
total_CMD = 79027 
util_bw = 5746 
Wasted_Col = 3676 
Wasted_Row = 1735 
Idle = 67870 

BW Util Bottlenecks: 
RCDc_limit = 1790 
RCDWRc_limit = 222 
WTRc_limit = 163 
RTWc_limit = 919 
CCDLc_limit = 1702 
rwq = 0 
CCDLc_limit_alone = 1531 
WTRc_limit_alone = 159 
RTWc_limit_alone = 752 

Commands details: 
total_CMD = 79027 
n_nop = 75653 
Read = 2764 
Write = 0 
L2_Alloc = 0 
L2_WB = 109 
n_act = 263 
n_pre = 247 
n_ref = 227392 
n_req = 2839 
total_req = 2873 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 2873 
Row_Bus_Util =  0.006453 
CoL_Bus_Util = 0.036355 
Either_Row_CoL_Bus_Util = 0.042694 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.002667 
queue_avg = 0.733775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.733775
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79027 n_nop=75682 n_act=269 n_pre=253 n_ref_event=0 n_req=2806 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.07177
n_activity=14331 dram_eff=0.3958
bk0: 200a 77959i bk1: 216a 78030i bk2: 236a 77481i bk3: 212a 77798i bk4: 176a 78069i bk5: 152a 77524i bk6: 192a 77307i bk7: 172a 77510i bk8: 152a 78235i bk9: 172a 78238i bk10: 168a 78210i bk11: 140a 78312i bk12: 96a 78497i bk13: 140a 78219i bk14: 176a 77856i bk15: 132a 78231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906985
Row_Buffer_Locality_read = 0.923865
Row_Buffer_Locality_write = 0.283784
Bank_Level_Parallism = 1.832262
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.436975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071773 
total_CMD = 79027 
util_bw = 5672 
Wasted_Col = 3603 
Wasted_Row = 1614 
Idle = 68138 

BW Util Bottlenecks: 
RCDc_limit = 1847 
RCDWRc_limit = 232 
WTRc_limit = 238 
RTWc_limit = 764 
CCDLc_limit = 1609 
rwq = 0 
CCDLc_limit_alone = 1477 
WTRc_limit_alone = 225 
RTWc_limit_alone = 645 

Commands details: 
total_CMD = 79027 
n_nop = 75682 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 269 
n_pre = 253 
n_ref = 0 
n_req = 2806 
total_req = 2836 

Dual Bus Interface Util: 
issued_total_row = 522 
issued_total_col = 2836 
Row_Bus_Util =  0.006605 
CoL_Bus_Util = 0.035886 
Either_Row_CoL_Bus_Util = 0.042327 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.003886 
queue_avg = 0.861756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.861756

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16010, Miss = 3349, Miss_rate = 0.209, Pending_hits = 30, Reservation_fails = 389
L2_cache_bank[1]: Access = 12914, Miss = 1568, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12699, Miss = 1429, Miss_rate = 0.113, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 12600, Miss = 1502, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12501, Miss = 1411, Miss_rate = 0.113, Pending_hits = 24, Reservation_fails = 224
L2_cache_bank[5]: Access = 12583, Miss = 1554, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12068, Miss = 1501, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12236, Miss = 1576, Miss_rate = 0.129, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 12681, Miss = 1516, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12552, Miss = 1456, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12254, Miss = 1504, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12323, Miss = 1438, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 153421
L2_total_cache_misses = 19804
L2_total_cache_miss_rate = 0.1291
L2_total_cache_pending_hits = 67
L2_total_cache_reservation_fails = 733
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4054
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12362
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2991
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111616
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.130
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=153421
icnt_total_pkts_simt_to_mem=69424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.511
	minimum = 5
	maximum = 417
Network latency average = 54.1873
	minimum = 5
	maximum = 387
Slowest packet = 206566
Flit latency average = 54.1873
	minimum = 5
	maximum = 387
Slowest flit = 206756
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.202529
	minimum = 0.137289 (at node 12)
	maximum = 0.789412 (at node 15)
Accepted packet rate average = 0.202529
	minimum = 0.159686 (at node 16)
	maximum = 0.751018 (at node 15)
Injected flit rate average = 0.202529
	minimum = 0.137289 (at node 12)
	maximum = 0.789412 (at node 15)
Accepted flit rate average= 0.202529
	minimum = 0.159686 (at node 16)
	maximum = 0.751018 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.786 (10 samples)
	minimum = 5 (10 samples)
	maximum = 80.6 (10 samples)
Network latency average = 11.6536 (10 samples)
	minimum = 5 (10 samples)
	maximum = 77.6 (10 samples)
Flit latency average = 11.6536 (10 samples)
	minimum = 5 (10 samples)
	maximum = 77.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0834609 (10 samples)
	minimum = 0.044166 (10 samples)
	maximum = 0.24222 (10 samples)
Accepted packet rate average = 0.0834609 (10 samples)
	minimum = 0.0542875 (10 samples)
	maximum = 0.214033 (10 samples)
Injected flit rate average = 0.0834609 (10 samples)
	minimum = 0.044166 (10 samples)
	maximum = 0.24222 (10 samples)
Accepted flit rate average = 0.0834609 (10 samples)
	minimum = 0.0542875 (10 samples)
	maximum = 0.214033 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 509813 (inst/sec)
gpgpu_simulation_rate = 3563 (cycle/sec)
gpgpu_silicon_slowdown = 280662x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b229940..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 119253
gpu_sim_insn = 2569542
gpu_ipc =      21.5470
gpu_tot_sim_cycle = 204785
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      72.2956
gpu_tot_issued_cta = 1408
gpu_occupancy = 55.9457% 
gpu_tot_occupancy = 46.5946% 
max_total_param_size = 0
gpu_stall_dramfull = 207350
gpu_stall_icnt2sh    = 308998
partiton_level_parallism =       2.0643
partiton_level_parallism_total  =       1.5411
partiton_level_parallism_util =       2.4263
partiton_level_parallism_util_total  =       2.2701
L2_BW  =     185.6941 GB/Sec
L2_BW_total  =     132.1095 GB/Sec
gpu_total_sim_rate=259737

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 27947, Miss = 19774, Miss_rate = 0.708, Pending_hits = 2686, Reservation_fails = 34374
	L1D_cache_core[1]: Access = 27837, Miss = 20473, Miss_rate = 0.735, Pending_hits = 2860, Reservation_fails = 49751
	L1D_cache_core[2]: Access = 31019, Miss = 22484, Miss_rate = 0.725, Pending_hits = 3044, Reservation_fails = 44014
	L1D_cache_core[3]: Access = 31110, Miss = 23076, Miss_rate = 0.742, Pending_hits = 3188, Reservation_fails = 45105
	L1D_cache_core[4]: Access = 28048, Miss = 20533, Miss_rate = 0.732, Pending_hits = 2885, Reservation_fails = 53256
	L1D_cache_core[5]: Access = 29639, Miss = 21812, Miss_rate = 0.736, Pending_hits = 3030, Reservation_fails = 46749
	L1D_cache_core[6]: Access = 27213, Miss = 19757, Miss_rate = 0.726, Pending_hits = 2811, Reservation_fails = 48021
	L1D_cache_core[7]: Access = 32073, Miss = 23737, Miss_rate = 0.740, Pending_hits = 3222, Reservation_fails = 50824
	L1D_cache_core[8]: Access = 27210, Miss = 19691, Miss_rate = 0.724, Pending_hits = 2918, Reservation_fails = 42976
	L1D_cache_core[9]: Access = 27626, Miss = 20021, Miss_rate = 0.725, Pending_hits = 2775, Reservation_fails = 47940
	L1D_cache_core[10]: Access = 28848, Miss = 20938, Miss_rate = 0.726, Pending_hits = 2781, Reservation_fails = 40338
	L1D_cache_core[11]: Access = 28331, Miss = 20703, Miss_rate = 0.731, Pending_hits = 2846, Reservation_fails = 49409
	L1D_cache_core[12]: Access = 26769, Miss = 19339, Miss_rate = 0.722, Pending_hits = 2758, Reservation_fails = 41203
	L1D_cache_core[13]: Access = 26300, Miss = 18985, Miss_rate = 0.722, Pending_hits = 2672, Reservation_fails = 43978
	L1D_cache_core[14]: Access = 28931, Miss = 21173, Miss_rate = 0.732, Pending_hits = 2978, Reservation_fails = 51418
	L1D_total_cache_accesses = 428901
	L1D_total_cache_misses = 312496
	L1D_total_cache_miss_rate = 0.7286
	L1D_total_cache_pending_hits = 43454
	L1D_total_cache_reservation_fails = 689356
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 176502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 688708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 613747
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 616162

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 612414
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 403
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 75891
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 648
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2583, 2652, 1633, 2437, 1705, 2260, 2287, 2288, 2050, 2049, 2124, 2747, 2543, 2008, 2040, 2073, 2598, 2393, 2513, 2483, 2524, 2401, 2266, 2359, 2517, 1930, 2086, 2529, 2661, 2755, 2159, 2482, 267, 278, 267, 300, 267, 278, 278, 278, 267, 278, 278, 289, 278, 278, 267, 289, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 533084
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 176502
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 351978
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:504810	W0_Idle:255186	W0_Scoreboard:3550127	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:580005	WS1:584010	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1412016 {8:176502,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28240320 {40:706008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112328 {8:139041,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2371 
max_icnt2mem_latency = 1460 
maxmrqlatency = 1914 
max_icnt2sh_latency = 382 
averagemflatency = 351 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 71 
avg_icnt2sh_latency = 84 
mrq_lat_table:15557 	5613 	6941 	5590 	13170 	12254 	9755 	7679 	4233 	1169 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	334410 	345257 	158345 	7041 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	188629 	34079 	49263 	37530 	5824 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	110005 	81975 	53531 	60050 	333052 	205901 	565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	221 	185 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       104       116       116        64        52        76        76        76        88       108       108       124        88        80        48        68 
dram[1]:        88       103        80       104        60        64        68        80        80        92       112       112        76        93        44        52 
dram[2]:        88       100       112       112        64        76        76        72        76       100       112       124       104        76        68        81 
dram[3]:       112        96        76       120        60        92        60        68        93        96       112       128        76        60        68        49 
dram[4]:        96       120       105       112        60        72        68        72        96       108       124       108        76        72        57        64 
dram[5]:       112       116       104       116        64        68        72        84        76        84       108       124        65        92        72        40 
maximum service time to same row:
dram[0]:      8976     11426     18564     14147     13794      8492      6114     15061     25693     25881     22518     26433     18201     19144     15321     15325 
dram[1]:     15446     19129     22109     13013     11688     18322      9690      9400     14695     25893     17804     23022     15474     16591     11183     14776 
dram[2]:     13268      8100     15392     13780     12829     10251     10223     10311     17168     18385     26908     14513     16159     16974     15484      8873 
dram[3]:     10497      7325     15451      8009     18224     10072     13783      9498     26065     25664     26855     27247     11824     21213     16339     17661 
dram[4]:     13375     14584     13771     14759     14889      9427     14185     16474     25746     25606     15653     27046     16810     10689     15962     23453 
dram[5]:     15079     11865     12140     18583     13476     18190      5563     19234     18751     18230     25629     26752     24218     23645     12875     21395 
average row accesses per activate:
dram[0]: 12.240964 11.784091 13.074627 10.009804  8.260870 10.760000  8.867256  7.846154 15.279070 16.204546 27.000000 32.750000 14.638298 14.019608  8.000000 10.125000 
dram[1]: 11.925000 12.351352 11.829268 12.662500  9.769231  9.805825  7.612403  7.409722 14.058824 20.793104 31.950001 32.549999 12.250000 14.280000  8.537500  9.195402 
dram[2]: 10.956989  9.500000 11.621951 12.313253  9.666667  8.720930  8.403101  7.710345 14.761905 14.979167 27.708334 29.041666 12.964912 16.347826  9.395349  9.222222 
dram[3]: 10.136364 11.637362 12.535212 13.611111  9.405941  9.576271  7.689394  7.492754 18.388889 13.833333 20.156250 29.695652 12.903846 12.131147  8.965517  8.954545 
dram[4]: 12.587500 12.297297 15.000000 17.226416 11.289157  8.973214  8.375940  8.297521 20.666666 19.764706 19.666666 22.703703 13.566038 13.181818  9.369565  8.921053 
dram[5]: 11.841463 14.304348 11.606742 14.272727 10.770115 10.177083  7.569445  8.104000 12.982142 15.260000 27.347826 27.791666 13.020833 13.365385  9.635294  9.576923 
average row locality = 82190/7241 = 11.350642
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        80        80        67        79        92       107       211       219        15        16         6         6        19        19        77        89 
dram[1]:        72        59        75        73        93       105       205       229        25         6         6         6        33        25        89        91 
dram[2]:        76        76        86        84       103       110       232       220        23        22        10        10        31        34        90        80 
dram[3]:        70        86        71        67        95       114       204       209        12        15        10         6        17        37        75        70 
dram[4]:        76        52        99        67        96       109       231       204        11         8        16        10        23        31        84        73 
dram[5]:        73        64        72        65       100       116       213       207        20        18        10         6        20        32        76        94 
total dram writes = 7195
bank skew: 232/6 = 38.67
chip skew: 1287/1158 = 1.11
average mf latency per bank:
dram[0]:      28534     30886     32888     30986     21069     20438      9720     11596    245314    193012    856285   1046380    273247    309188     25981     25093
dram[1]:      33348     40039     28911     32919     22322     21454     11002     10080    127854    482098    973291   1015701    179247    223991     22024     23588
dram[2]:      31210     32292     24535     28681     21685     20461     10821     10907    127636    145818    555386    611913    176353    168037     21225     26153
dram[3]:      27229     26994     27313     32396     18992     18703      9029     10315    208484    202221    471792    989227    282108    140440     22386     27798
dram[4]:      31764     31622     24791     25273     22585     15166     10639      7933    296738    266276    396127    417430    257883    122545     25553     17778
dram[5]:      35779     34694     31887     33118     21438     18472     11404     10155    160695    161641    563006    938701    275410    160677     28245     21058
maximum mf latency per bank:
dram[0]:       1585      1532      1998      1907      2007      1657      1934      2084      1398      1404      1555      1512      1531      1314      1524      1895
dram[1]:       1240      1593      1716      1640      1288      1573      1856      2010      1513      1605      1445      1666      1429      1811      1307      1755
dram[2]:       1796      1931      1274      2146      1531      1873      2371      1920      1390      1740      1284      1700      1413      1887      1894      1905
dram[3]:       1264      1621      1631      1578      1649      1577      1542      1583      1276      1248      1369      1285      1428      1611      1521      1579
dram[4]:       1715      1362      1606      1508      1339      1892      1851      1654      1360      1349      1450      1345      1495      1502      1599      1565
dram[5]:       2319      1675      1617      1936      1771      1998      1514      1534      1560      1325      1350      1249      1296      1442      1548      1650
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189216 n_nop=172520 n_act=1222 n_pre=1206 n_ref_event=94854700478032 n_req=13757 n_rd=12902 n_rd_L2_A=0 n_write=0 n_wr_bk=1466 bw_util=0.1519
n_activity=59456 dram_eff=0.4833
bk0: 955a 178952i bk1: 972a 178819i bk2: 825a 178148i bk3: 952a 176894i bk4: 881a 178122i bk5: 994a 176568i bk6: 872a 175916i bk7: 974a 173726i bk8: 648a 184543i bk9: 704a 183995i bk10: 672a 184873i bk11: 652a 184545i bk12: 673a 182609i bk13: 702a 183208i bk14: 681a 179097i bk15: 745a 179738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911754
Row_Buffer_Locality_read = 0.938382
Row_Buffer_Locality_write = 0.509942
Bank_Level_Parallism = 3.349352
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.824594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151869 
total_CMD = 189216 
util_bw = 28736 
Wasted_Col = 13988 
Wasted_Row = 5987 
Idle = 140505 

BW Util Bottlenecks: 
RCDc_limit = 6135 
RCDWRc_limit = 1626 
WTRc_limit = 1997 
RTWc_limit = 7987 
CCDLc_limit = 6415 
rwq = 0 
CCDLc_limit_alone = 5240 
WTRc_limit_alone = 1900 
RTWc_limit_alone = 6909 

Commands details: 
total_CMD = 189216 
n_nop = 172520 
Read = 12902 
Write = 0 
L2_Alloc = 0 
L2_WB = 1466 
n_act = 1222 
n_pre = 1206 
n_ref = 94854700478032 
n_req = 13757 
total_req = 14368 

Dual Bus Interface Util: 
issued_total_row = 2428 
issued_total_col = 14368 
Row_Bus_Util =  0.012832 
CoL_Bus_Util = 0.075934 
Either_Row_CoL_Bus_Util = 0.088238 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.005989 
queue_avg = 4.592175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.59218
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189216 n_nop=172860 n_act=1199 n_pre=1183 n_ref_event=94854701324400 n_req=13468 n_rd=12626 n_rd_L2_A=0 n_write=0 n_wr_bk=1458 bw_util=0.1489
n_activity=59057 dram_eff=0.477
bk0: 892a 178456i bk1: 869a 178770i bk2: 913a 178360i bk3: 950a 178674i bk4: 938a 177082i bk5: 936a 178548i bk6: 854a 174440i bk7: 923a 174599i bk8: 704a 183096i bk9: 600a 184953i bk10: 636a 185155i bk11: 648a 185392i bk12: 712a 182894i bk13: 696a 183217i bk14: 624a 179338i bk15: 731a 179856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911420
Row_Buffer_Locality_read = 0.939173
Row_Buffer_Locality_write = 0.495249
Bank_Level_Parallism = 3.317947
Bank_Level_Parallism_Col = 3.417789
Bank_Level_Parallism_Ready = 1.806684
write_to_read_ratio_blp_rw_average = 0.316163
GrpLevelPara = 2.100627 

BW Util details:
bwutil = 0.148867 
total_CMD = 189216 
util_bw = 28168 
Wasted_Col = 13874 
Wasted_Row = 6075 
Idle = 141099 

BW Util Bottlenecks: 
RCDc_limit = 6001 
RCDWRc_limit = 1722 
WTRc_limit = 2074 
RTWc_limit = 8399 
CCDLc_limit = 6517 
rwq = 0 
CCDLc_limit_alone = 5213 
WTRc_limit_alone = 1963 
RTWc_limit_alone = 7206 

Commands details: 
total_CMD = 189216 
n_nop = 172860 
Read = 12626 
Write = 0 
L2_Alloc = 0 
L2_WB = 1458 
n_act = 1199 
n_pre = 1183 
n_ref = 94854701324400 
n_req = 13468 
total_req = 14084 

Dual Bus Interface Util: 
issued_total_row = 2382 
issued_total_col = 14084 
Row_Bus_Util =  0.012589 
CoL_Bus_Util = 0.074433 
Either_Row_CoL_Bus_Util = 0.086441 
Issued_on_Two_Bus_Simul_Util = 0.000581 
issued_two_Eff = 0.006725 
queue_avg = 4.521129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.52113
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189216 n_nop=171868 n_act=1298 n_pre=1282 n_ref_event=0 n_req=14221 n_rd=13278 n_rd_L2_A=0 n_write=0 n_wr_bk=1602 bw_util=0.1573
n_activity=61987 dram_eff=0.4801
bk0: 948a 176843i bk1: 961a 178214i bk2: 888a 177815i bk3: 952a 177151i bk4: 961a 177136i bk5: 1036a 175139i bk6: 936a 172874i bk7: 971a 173082i bk8: 608a 184171i bk9: 708a 183081i bk10: 660a 184654i bk11: 692a 184431i bk12: 720a 180856i bk13: 728a 180974i bk14: 744a 178959i bk15: 765a 178331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909008
Row_Buffer_Locality_read = 0.938168
Row_Buffer_Locality_write = 0.498409
Bank_Level_Parallism = 3.533675
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.970278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.157281 
total_CMD = 189216 
util_bw = 29760 
Wasted_Col = 14460 
Wasted_Row = 6666 
Idle = 138330 

BW Util Bottlenecks: 
RCDc_limit = 6291 
RCDWRc_limit = 1796 
WTRc_limit = 2212 
RTWc_limit = 8491 
CCDLc_limit = 6692 
rwq = 0 
CCDLc_limit_alone = 5278 
WTRc_limit_alone = 2098 
RTWc_limit_alone = 7191 

Commands details: 
total_CMD = 189216 
n_nop = 171868 
Read = 13278 
Write = 0 
L2_Alloc = 0 
L2_WB = 1602 
n_act = 1298 
n_pre = 1282 
n_ref = 0 
n_req = 14221 
total_req = 14880 

Dual Bus Interface Util: 
issued_total_row = 2580 
issued_total_col = 14880 
Row_Bus_Util =  0.013635 
CoL_Bus_Util = 0.078640 
Either_Row_CoL_Bus_Util = 0.091684 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.006456 
queue_avg = 5.317600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.3176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189216 n_nop=172667 n_act=1244 n_pre=1228 n_ref_event=0 n_req=13583 n_rd=12753 n_rd_L2_A=0 n_write=0 n_wr_bk=1426 bw_util=0.1499
n_activity=59237 dram_eff=0.4787
bk0: 841a 179959i bk1: 989a 176511i bk2: 842a 179431i bk3: 924a 178621i bk4: 878a 177065i bk5: 1034a 176259i bk6: 889a 174847i bk7: 900a 174018i bk8: 656a 184410i bk9: 656a 183927i bk10: 640a 185070i bk11: 680a 184204i bk12: 660a 183742i bk13: 712a 180957i bk14: 720a 179301i bk15: 732a 180186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908857
Row_Buffer_Locality_read = 0.936956
Row_Buffer_Locality_write = 0.477108
Bank_Level_Parallism = 3.394120
Bank_Level_Parallism_Col = 3.489606
Bank_Level_Parallism_Ready = 1.866816
write_to_read_ratio_blp_rw_average = 0.312637
GrpLevelPara = 2.114434 

BW Util details:
bwutil = 0.149871 
total_CMD = 189216 
util_bw = 28358 
Wasted_Col = 13976 
Wasted_Row = 6073 
Idle = 140809 

BW Util Bottlenecks: 
RCDc_limit = 6163 
RCDWRc_limit = 1641 
WTRc_limit = 1781 
RTWc_limit = 8789 
CCDLc_limit = 6746 
rwq = 0 
CCDLc_limit_alone = 5378 
WTRc_limit_alone = 1697 
RTWc_limit_alone = 7505 

Commands details: 
total_CMD = 189216 
n_nop = 172667 
Read = 12753 
Write = 0 
L2_Alloc = 0 
L2_WB = 1426 
n_act = 1244 
n_pre = 1228 
n_ref = 0 
n_req = 13583 
total_req = 14179 

Dual Bus Interface Util: 
issued_total_row = 2472 
issued_total_col = 14179 
Row_Bus_Util =  0.013064 
CoL_Bus_Util = 0.074936 
Either_Row_CoL_Bus_Util = 0.087461 
Issued_on_Two_Bus_Simul_Util = 0.000539 
issued_two_Eff = 0.006164 
queue_avg = 4.533485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53349
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189216 n_nop=172901 n_act=1134 n_pre=1118 n_ref_event=227392 n_req=13539 n_rd=12692 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.1497
n_activity=57056 dram_eff=0.4964
bk0: 948a 179045i bk1: 865a 179708i bk2: 911a 177360i bk3: 861a 178800i bk4: 867a 178957i bk5: 927a 176324i bk6: 961a 174027i bk7: 876a 175448i bk8: 676a 184377i bk9: 668a 184463i bk10: 700a 183705i bk11: 608a 184130i bk12: 704a 183383i bk13: 708a 181999i bk14: 788a 178972i bk15: 624a 180783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916685
Row_Buffer_Locality_read = 0.942641
Row_Buffer_Locality_write = 0.527745
Bank_Level_Parallism = 3.424807
Bank_Level_Parallism_Col = 3.543746
Bank_Level_Parallism_Ready = 1.894910
write_to_read_ratio_blp_rw_average = 0.312682
GrpLevelPara = 2.152009 

BW Util details:
bwutil = 0.149670 
total_CMD = 189216 
util_bw = 28320 
Wasted_Col = 12933 
Wasted_Row = 5797 
Idle = 142166 

BW Util Bottlenecks: 
RCDc_limit = 5366 
RCDWRc_limit = 1530 
WTRc_limit = 2098 
RTWc_limit = 7808 
CCDLc_limit = 6053 
rwq = 0 
CCDLc_limit_alone = 4838 
WTRc_limit_alone = 2000 
RTWc_limit_alone = 6691 

Commands details: 
total_CMD = 189216 
n_nop = 172901 
Read = 12692 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 1134 
n_pre = 1118 
n_ref = 227392 
n_req = 13539 
total_req = 14160 

Dual Bus Interface Util: 
issued_total_row = 2252 
issued_total_col = 14160 
Row_Bus_Util =  0.011902 
CoL_Bus_Util = 0.074835 
Either_Row_CoL_Bus_Util = 0.086224 
Issued_on_Two_Bus_Simul_Util = 0.000513 
issued_two_Eff = 0.005945 
queue_avg = 4.482935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48293
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189216 n_nop=172731 n_act=1182 n_pre=1166 n_ref_event=0 n_req=13622 n_rd=12774 n_rd_L2_A=0 n_write=0 n_wr_bk=1466 bw_util=0.1505
n_activity=59456 dram_eff=0.479
bk0: 918a 178263i bk1: 940a 178812i bk2: 968a 177467i bk3: 894a 178667i bk4: 864a 177497i bk5: 889a 176753i bk6: 949a 174720i bk7: 880a 175199i bk8: 712a 183537i bk9: 752a 183847i bk10: 624a 184858i bk11: 664a 184661i bk12: 608a 183411i bk13: 672a 182624i bk14: 758a 178557i bk15: 682a 180397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913816
Row_Buffer_Locality_read = 0.941913
Row_Buffer_Locality_write = 0.490566
Bank_Level_Parallism = 3.376615
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.843724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.150516 
total_CMD = 189216 
util_bw = 28480 
Wasted_Col = 13589 
Wasted_Row = 6355 
Idle = 140792 

BW Util Bottlenecks: 
RCDc_limit = 5634 
RCDWRc_limit = 1776 
WTRc_limit = 2046 
RTWc_limit = 7967 
CCDLc_limit = 6448 
rwq = 0 
CCDLc_limit_alone = 5111 
WTRc_limit_alone = 1932 
RTWc_limit_alone = 6744 

Commands details: 
total_CMD = 189216 
n_nop = 172731 
Read = 12774 
Write = 0 
L2_Alloc = 0 
L2_WB = 1466 
n_act = 1182 
n_pre = 1166 
n_ref = 0 
n_req = 13622 
total_req = 14240 

Dual Bus Interface Util: 
issued_total_row = 2348 
issued_total_col = 14240 
Row_Bus_Util =  0.012409 
CoL_Bus_Util = 0.075258 
Either_Row_CoL_Bus_Util = 0.087123 
Issued_on_Two_Bus_Simul_Util = 0.000544 
issued_two_Eff = 0.006248 
queue_avg = 4.786133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.78613

========= L2 cache stats =========
L2_cache_bank[0]: Access = 73088, Miss = 10296, Miss_rate = 0.141, Pending_hits = 35, Reservation_fails = 389
L2_cache_bank[1]: Access = 71635, Miss = 8849, Miss_rate = 0.124, Pending_hits = 11, Reservation_fails = 1
L2_cache_bank[2]: Access = 70117, Miss = 8591, Miss_rate = 0.123, Pending_hits = 25, Reservation_fails = 120
L2_cache_bank[3]: Access = 71303, Miss = 8465, Miss_rate = 0.119, Pending_hits = 13, Reservation_fails = 6
L2_cache_bank[4]: Access = 70619, Miss = 9348, Miss_rate = 0.132, Pending_hits = 26, Reservation_fails = 226
L2_cache_bank[5]: Access = 69954, Miss = 9378, Miss_rate = 0.134, Pending_hits = 9, Reservation_fails = 3
L2_cache_bank[6]: Access = 69422, Miss = 8274, Miss_rate = 0.119, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[7]: Access = 69671, Miss = 8974, Miss_rate = 0.129, Pending_hits = 17, Reservation_fails = 4
L2_cache_bank[8]: Access = 70570, Miss = 9130, Miss_rate = 0.129, Pending_hits = 19, Reservation_fails = 2
L2_cache_bank[9]: Access = 68669, Miss = 7869, Miss_rate = 0.115, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[10]: Access = 70441, Miss = 8744, Miss_rate = 0.124, Pending_hits = 6, Reservation_fails = 2
L2_cache_bank[11]: Access = 69950, Miss = 8826, Miss_rate = 0.126, Pending_hits = 9, Reservation_fails = 1
L2_total_cache_accesses = 845439
L2_total_cache_misses = 106744
L2_total_cache_miss_rate = 0.1263
L2_total_cache_pending_hits = 189
L2_total_cache_reservation_fails = 756
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 628957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 58943
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25948
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 706008
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139041
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=845439
icnt_total_pkts_simt_to_mem=315648
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.5299
	minimum = 5
	maximum = 518
Network latency average = 71.716
	minimum = 5
	maximum = 518
Slowest packet = 567516
Flit latency average = 71.714
	minimum = 5
	maximum = 518
Slowest flit = 567530
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.291379
	minimum = 0.124953 (at node 12)
	maximum = 0.492407 (at node 16)
Accepted packet rate average = 0.291379
	minimum = 0.168088 (at node 24)
	maximum = 0.458806 (at node 7)
Injected flit rate average = 0.291395
	minimum = 0.124961 (at node 12)
	maximum = 0.492407 (at node 16)
Accepted flit rate average= 0.291395
	minimum = 0.168138 (at node 24)
	maximum = 0.458806 (at node 7)
Injected packet length average = 1.00006
Accepted packet length average = 1.00006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.8536 (11 samples)
	minimum = 5 (11 samples)
	maximum = 120.364 (11 samples)
Network latency average = 17.1138 (11 samples)
	minimum = 5 (11 samples)
	maximum = 117.636 (11 samples)
Flit latency average = 17.1136 (11 samples)
	minimum = 5 (11 samples)
	maximum = 117.636 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.102362 (11 samples)
	minimum = 0.0515102 (11 samples)
	maximum = 0.264964 (11 samples)
Accepted packet rate average = 0.102362 (11 samples)
	minimum = 0.064633 (11 samples)
	maximum = 0.236285 (11 samples)
Injected flit rate average = 0.102364 (11 samples)
	minimum = 0.051511 (11 samples)
	maximum = 0.264964 (11 samples)
Accepted flit rate average = 0.102364 (11 samples)
	minimum = 0.0646376 (11 samples)
	maximum = 0.236285 (11 samples)
Injected packet size average = 1.00001 (11 samples)
Accepted packet size average = 1.00001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 57 sec (57 sec)
gpgpu_simulation_rate = 259737 (inst/sec)
gpgpu_simulation_rate = 3592 (cycle/sec)
gpgpu_silicon_slowdown = 278396x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b2298cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cfa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 3417
gpu_sim_insn = 1431682
gpu_ipc =     418.9880
gpu_tot_sim_cycle = 208202
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      77.9855
gpu_tot_issued_cta = 1536
gpu_occupancy = 80.6560% 
gpu_tot_occupancy = 47.2006% 
max_total_param_size = 0
gpu_stall_dramfull = 207350
gpu_stall_icnt2sh    = 309087
partiton_level_parallism =       2.5473
partiton_level_parallism_total  =       1.5576
partiton_level_parallism_util =       3.1445
partiton_level_parallism_util_total  =       2.2871
L2_BW  =      95.8970 GB/Sec
L2_BW_total  =     131.5152 GB/Sec
gpu_total_sim_rate=270612

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 28667, Miss = 20350, Miss_rate = 0.710, Pending_hits = 2794, Reservation_fails = 34420
	L1D_cache_core[1]: Access = 28557, Miss = 21049, Miss_rate = 0.737, Pending_hits = 2966, Reservation_fails = 49751
	L1D_cache_core[2]: Access = 31739, Miss = 23060, Miss_rate = 0.727, Pending_hits = 3152, Reservation_fails = 44014
	L1D_cache_core[3]: Access = 31750, Miss = 23588, Miss_rate = 0.743, Pending_hits = 3281, Reservation_fails = 45200
	L1D_cache_core[4]: Access = 28768, Miss = 21109, Miss_rate = 0.734, Pending_hits = 2993, Reservation_fails = 53281
	L1D_cache_core[5]: Access = 30279, Miss = 22324, Miss_rate = 0.737, Pending_hits = 3125, Reservation_fails = 46900
	L1D_cache_core[6]: Access = 27853, Miss = 20269, Miss_rate = 0.728, Pending_hits = 2907, Reservation_fails = 48029
	L1D_cache_core[7]: Access = 32793, Miss = 24313, Miss_rate = 0.741, Pending_hits = 3330, Reservation_fails = 50887
	L1D_cache_core[8]: Access = 27850, Miss = 20203, Miss_rate = 0.725, Pending_hits = 3014, Reservation_fails = 43086
	L1D_cache_core[9]: Access = 28346, Miss = 20597, Miss_rate = 0.727, Pending_hits = 2881, Reservation_fails = 47940
	L1D_cache_core[10]: Access = 29488, Miss = 21450, Miss_rate = 0.727, Pending_hits = 2877, Reservation_fails = 40409
	L1D_cache_core[11]: Access = 29051, Miss = 21279, Miss_rate = 0.732, Pending_hits = 2953, Reservation_fails = 49409
	L1D_cache_core[12]: Access = 27409, Miss = 19851, Miss_rate = 0.724, Pending_hits = 2854, Reservation_fails = 41231
	L1D_cache_core[13]: Access = 27020, Miss = 19561, Miss_rate = 0.724, Pending_hits = 2777, Reservation_fails = 44022
	L1D_cache_core[14]: Access = 29571, Miss = 21685, Miss_rate = 0.733, Pending_hits = 3073, Reservation_fails = 51557
	L1D_total_cache_accesses = 439141
	L1D_total_cache_misses = 320688
	L1D_total_cache_miss_rate = 0.7303
	L1D_total_cache_pending_hits = 44977
	L1D_total_cache_reservation_fails = 690136
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 177014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 688963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 143674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 644467
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 646882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 612414
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 658
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 75891
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1173
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2670, 2739, 1720, 2524, 1792, 2347, 2374, 2375, 2137, 2136, 2211, 2834, 2630, 2095, 2127, 2160, 2685, 2480, 2600, 2570, 2611, 2488, 2353, 2446, 2604, 2017, 2173, 2616, 2748, 2842, 2246, 2569, 354, 365, 354, 387, 354, 365, 365, 365, 354, 365, 365, 376, 365, 365, 354, 376, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 533086
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 177014
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 351980
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:510558	W0_Idle:266362	W0_Scoreboard:3572981	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:609701	WS1:613706	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1416112 {8:177014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28322240 {40:708056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177864 {8:147233,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2371 
max_icnt2mem_latency = 1460 
maxmrqlatency = 1914 
max_icnt2sh_latency = 382 
averagemflatency = 350 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 71 
avg_icnt2sh_latency = 84 
mrq_lat_table:15729 	5682 	7052 	5612 	13216 	12267 	9755 	7679 	4233 	1169 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	340354 	349131 	158767 	7041 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	191935 	36686 	50871 	38707 	5830 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	115265 	84484 	53824 	60667 	334613 	205901 	565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	226 	187 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       104       116       116        64        52        76        76        76        88       108       108       124        88        80        48        68 
dram[1]:        88       103        80       104        60        64        68        80        80        92       112       112        76        93        44        52 
dram[2]:        88       100       112       112        64        76        76        72        76       100       112       124       104        76        68        81 
dram[3]:       112        96        80       120        60        92        60        68        93        96       112       128        76        60        68        49 
dram[4]:        96       120       105       112        60        72        68        72        96       108       124       108        76        72        57        64 
dram[5]:       112       116       104       116        64        68        72        84        76        84       108       124        65        92        72        40 
maximum service time to same row:
dram[0]:      8976     11426     18564     14147     13794      8492      6114     15061     25693     25881     22518     26433     18201     19144     15321     15325 
dram[1]:     15446     19129     22109     13013     11688     18322      9690      9400     14695     25893     17804     23022     15474     16591     11183     14776 
dram[2]:     13268      8100     15392     13780     12829     10251     10223     10311     17168     18385     26908     14513     16159     16974     15484      8873 
dram[3]:     10497      7325     15451      8009     18224     10072     13783      9498     26065     25664     26855     27247     11824     21213     16339     17661 
dram[4]:     13375     14584     13771     14759     14889      9427     14185     16474     25746     25606     15653     27046     16810     10689     15962     23453 
dram[5]:     15079     11865     12140     18583     13476     18190      5563     19234     18751     18230     25629     26752     24218     23645     12875     21395 
average row accesses per activate:
dram[0]: 12.240964 11.784091 13.074627 10.009804  8.260870 10.760000  8.867256  7.846154 15.386364 16.659090 26.269230 32.950001 14.638298 13.788462  8.000000 10.162500 
dram[1]: 11.925000 12.351352 11.829268 12.518518  9.769231  9.805825  7.612403  7.409722 14.403846 20.500000 30.619047 31.380953 12.250000 14.019608  8.537500  9.195402 
dram[2]: 10.956989  9.500000 11.493976 12.313253  9.666667  8.720930  8.403101  7.710345 15.348837 15.895833 27.240000 28.040001 12.964912 16.347826  9.406977  9.222222 
dram[3]: 10.136364 11.637362 12.375000 13.611111  9.405941  9.576271  7.689394  7.492754 18.324324 14.416667 20.656250 28.791666 12.903846 12.131147  8.875000  8.965909 
dram[4]: 12.587500 12.297297 15.000000 17.226416 11.289157  8.973214  8.375940  8.297521 21.272728 19.657143 19.675676 22.703703 13.566038 13.181818  9.369565  8.947369 
dram[5]: 11.841463 14.114285 11.606742 14.272727 10.770115 10.177083  7.569445  8.104000 13.385965 15.509804 26.541666 27.000000 13.020833 13.365385  9.647058  9.589744 
average row locality = 82623/7265 = 11.372746
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        80        80        67        79        92       107       211       219        15        16         6         6        19        21        77        93 
dram[1]:        72        59        75        75        93       105       205       229        25         6         6         6        33        26        89        91 
dram[2]:        76        76        87        84       103       110       232       220        23        22        10        10        31        34        92        80 
dram[3]:        70        86        72        67        95       114       204       209        12        15        10         6        17        37        77        70 
dram[4]:        76        52        99        67        96       109       231       204        11         8        16        10        23        31        84        76 
dram[5]:        73        66        72        65       100       116       213       207        20        18        10         6        20        32        78        96 
total dram writes = 7219
bank skew: 232/6 = 38.67
chip skew: 1290/1161 = 1.11
average mf latency per bank:
dram[0]:      28534     30886     32888     30986     21186     20541      9940     11718    299588    196516    866352   1053356    274849    280624     25981     24013
dram[1]:      33348     40039     28911     32042     22471     21593     11146     10188    130234    491253    980078   1022148    179786    216086     22024     23588
dram[2]:      31210     32292     24253     28681     21816     20592     10936     11028    130314    148680    559442    616186    176882    168549     20764     26153
dram[3]:      27229     26994     26934     32396     19143     18823      9156     10439    213013    206051    475868    996246    283131    140905     21804     27798
dram[4]:      31764     31622     24791     25273     22702     15292     10761      8084    302383    272995    398781    421285    258610    123054     25553     17076
dram[5]:      35779     33642     31887     33118     21581     18595     11528     10289    163726    164786    567018    945319    276271    161191     27521     20619
maximum mf latency per bank:
dram[0]:       1585      1532      1998      1907      2007      1657      1934      2084      1398      1404      1555      1512      1531      1314      1524      1895
dram[1]:       1240      1593      1716      1640      1288      1573      1856      2010      1513      1605      1445      1666      1429      1811      1307      1755
dram[2]:       1796      1931      1274      2146      1531      1873      2371      1920      1390      1740      1284      1700      1413      1887      1894      1905
dram[3]:       1264      1621      1631      1578      1649      1577      1542      1583      1276      1248      1369      1285      1428      1611      1521      1579
dram[4]:       1715      1362      1606      1508      1339      1892      1851      1654      1360      1349      1450      1345      1495      1502      1599      1565
dram[5]:       2319      1675      1617      1936      1771      1998      1514      1534      1560      1325      1350      1249      1296      1442      1548      1650
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192373 n_nop=175612 n_act=1225 n_pre=1209 n_ref_event=94854700478032 n_req=13814 n_rd=12954 n_rd_L2_A=0 n_write=0 n_wr_bk=1473 bw_util=0.15
n_activity=59865 dram_eff=0.482
bk0: 955a 182108i bk1: 972a 181975i bk2: 825a 181304i bk3: 952a 180052i bk4: 881a 181280i bk5: 994a 179726i bk6: 872a 179074i bk7: 974a 176884i bk8: 668a 187640i bk9: 724a 187123i bk10: 680a 187984i bk11: 656a 187695i bk12: 673a 185765i bk13: 702a 186345i bk14: 681a 182252i bk15: 745a 182876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911901
Row_Buffer_Locality_read = 0.938475
Row_Buffer_Locality_write = 0.511628
Bank_Level_Parallism = 3.338161
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.821247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.149990 
total_CMD = 192373 
util_bw = 28854 
Wasted_Col = 14081 
Wasted_Row = 6023 
Idle = 143415 

BW Util Bottlenecks: 
RCDc_limit = 6156 
RCDWRc_limit = 1633 
WTRc_limit = 2012 
RTWc_limit = 7997 
CCDLc_limit = 6457 
rwq = 0 
CCDLc_limit_alone = 5282 
WTRc_limit_alone = 1915 
RTWc_limit_alone = 6919 

Commands details: 
total_CMD = 192373 
n_nop = 175612 
Read = 12954 
Write = 0 
L2_Alloc = 0 
L2_WB = 1473 
n_act = 1225 
n_pre = 1209 
n_ref = 94854700478032 
n_req = 13814 
total_req = 14427 

Dual Bus Interface Util: 
issued_total_row = 2434 
issued_total_col = 14427 
Row_Bus_Util =  0.012653 
CoL_Bus_Util = 0.074995 
Either_Row_CoL_Bus_Util = 0.087128 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.005966 
queue_avg = 4.518217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51822
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192373 n_nop=175945 n_act=1205 n_pre=1189 n_ref_event=94854701324400 n_req=13526 n_rd=12682 n_rd_L2_A=0 n_write=0 n_wr_bk=1462 bw_util=0.147
n_activity=59509 dram_eff=0.4754
bk0: 892a 181611i bk1: 869a 181927i bk2: 913a 181520i bk3: 950a 181800i bk4: 938a 180239i bk5: 936a 181705i bk6: 854a 177597i bk7: 923a 177757i bk8: 736a 186180i bk9: 612a 188068i bk10: 640a 188282i bk11: 656a 188510i bk12: 712a 186049i bk13: 696a 186349i bk14: 624a 182492i bk15: 731a 183011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911356
Row_Buffer_Locality_read = 0.939126
Row_Buffer_Locality_write = 0.494076
Bank_Level_Parallism = 3.304643
Bank_Level_Parallism_Col = 3.405147
Bank_Level_Parallism_Ready = 1.803286
write_to_read_ratio_blp_rw_average = 0.315173
GrpLevelPara = 2.094940 

BW Util details:
bwutil = 0.147048 
total_CMD = 192373 
util_bw = 28288 
Wasted_Col = 13986 
Wasted_Row = 6135 
Idle = 143964 

BW Util Bottlenecks: 
RCDc_limit = 6049 
RCDWRc_limit = 1731 
WTRc_limit = 2074 
RTWc_limit = 8411 
CCDLc_limit = 6564 
rwq = 0 
CCDLc_limit_alone = 5260 
WTRc_limit_alone = 1963 
RTWc_limit_alone = 7218 

Commands details: 
total_CMD = 192373 
n_nop = 175945 
Read = 12682 
Write = 0 
L2_Alloc = 0 
L2_WB = 1462 
n_act = 1205 
n_pre = 1189 
n_ref = 94854701324400 
n_req = 13526 
total_req = 14144 

Dual Bus Interface Util: 
issued_total_row = 2394 
issued_total_col = 14144 
Row_Bus_Util =  0.012445 
CoL_Bus_Util = 0.073524 
Either_Row_CoL_Bus_Util = 0.085397 
Issued_on_Two_Bus_Simul_Util = 0.000572 
issued_two_Eff = 0.006696 
queue_avg = 4.450162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45016
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192373 n_nop=174909 n_act=1302 n_pre=1286 n_ref_event=0 n_req=14327 n_rd=13382 n_rd_L2_A=0 n_write=0 n_wr_bk=1606 bw_util=0.1558
n_activity=62579 dram_eff=0.479
bk0: 948a 179998i bk1: 961a 181371i bk2: 888a 180950i bk3: 952a 180307i bk4: 961a 180293i bk5: 1036a 178298i bk6: 936a 176033i bk7: 971a 176242i bk8: 648a 187243i bk9: 752a 186160i bk10: 676a 187764i bk11: 696a 187556i bk12: 720a 184009i bk13: 728a 184128i bk14: 744a 182110i bk15: 765a 181485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909402
Row_Buffer_Locality_read = 0.938425
Row_Buffer_Locality_write = 0.498413
Bank_Level_Parallism = 3.516851
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.963462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.155822 
total_CMD = 192373 
util_bw = 29976 
Wasted_Col = 14572 
Wasted_Row = 6706 
Idle = 141119 

BW Util Bottlenecks: 
RCDc_limit = 6325 
RCDWRc_limit = 1803 
WTRc_limit = 2212 
RTWc_limit = 8491 
CCDLc_limit = 6764 
rwq = 0 
CCDLc_limit_alone = 5350 
WTRc_limit_alone = 2098 
RTWc_limit_alone = 7191 

Commands details: 
total_CMD = 192373 
n_nop = 174909 
Read = 13382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1606 
n_act = 1302 
n_pre = 1286 
n_ref = 0 
n_req = 14327 
total_req = 14988 

Dual Bus Interface Util: 
issued_total_row = 2588 
issued_total_col = 14988 
Row_Bus_Util =  0.013453 
CoL_Bus_Util = 0.077911 
Either_Row_CoL_Bus_Util = 0.090782 
Issued_on_Two_Bus_Simul_Util = 0.000582 
issued_two_Eff = 0.006413 
queue_avg = 5.232429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.23243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192373 n_nop=175743 n_act=1248 n_pre=1232 n_ref_event=0 n_req=13654 n_rd=12821 n_rd_L2_A=0 n_write=0 n_wr_bk=1431 bw_util=0.1482
n_activity=59691 dram_eff=0.4775
bk0: 841a 183114i bk1: 989a 179667i bk2: 842a 182564i bk3: 924a 181777i bk4: 878a 180222i bk5: 1034a 179418i bk6: 889a 178006i bk7: 900a 177177i bk8: 672a 187516i bk9: 684a 187041i bk10: 656a 188201i bk11: 688a 187325i bk12: 660a 186898i bk13: 712a 184113i bk14: 720a 182434i bk15: 732a 183341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909038
Row_Buffer_Locality_read = 0.937134
Row_Buffer_Locality_write = 0.476591
Bank_Level_Parallism = 3.381151
Bank_Level_Parallism_Col = 3.476979
Bank_Level_Parallism_Ready = 1.862417
write_to_read_ratio_blp_rw_average = 0.311536
GrpLevelPara = 2.108917 

BW Util details:
bwutil = 0.148170 
total_CMD = 192373 
util_bw = 28504 
Wasted_Col = 14064 
Wasted_Row = 6121 
Idle = 143684 

BW Util Bottlenecks: 
RCDc_limit = 6187 
RCDWRc_limit = 1655 
WTRc_limit = 1781 
RTWc_limit = 8789 
CCDLc_limit = 6796 
rwq = 0 
CCDLc_limit_alone = 5428 
WTRc_limit_alone = 1697 
RTWc_limit_alone = 7505 

Commands details: 
total_CMD = 192373 
n_nop = 175743 
Read = 12821 
Write = 0 
L2_Alloc = 0 
L2_WB = 1431 
n_act = 1248 
n_pre = 1232 
n_ref = 0 
n_req = 13654 
total_req = 14252 

Dual Bus Interface Util: 
issued_total_row = 2480 
issued_total_col = 14252 
Row_Bus_Util =  0.012892 
CoL_Bus_Util = 0.074085 
Either_Row_CoL_Bus_Util = 0.086447 
Issued_on_Two_Bus_Simul_Util = 0.000530 
issued_two_Eff = 0.006133 
queue_avg = 4.460787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46079
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192373 n_nop=175994 n_act=1136 n_pre=1120 n_ref_event=227392 n_req=13597 n_rd=12748 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.1478
n_activity=57424 dram_eff=0.4953
bk0: 948a 182201i bk1: 865a 182864i bk2: 911a 180518i bk3: 861a 181958i bk4: 867a 182115i bk5: 927a 179482i bk6: 961a 177185i bk7: 876a 178606i bk8: 696a 187506i bk9: 684a 187572i bk10: 720a 186808i bk11: 608a 187284i bk12: 704a 186539i bk13: 708a 185155i bk14: 788a 182128i bk15: 624a 183933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916893
Row_Buffer_Locality_read = 0.942736
Row_Buffer_Locality_write = 0.528857
Bank_Level_Parallism = 3.415040
Bank_Level_Parallism_Col = 3.533026
Bank_Level_Parallism_Ready = 1.891166
write_to_read_ratio_blp_rw_average = 0.311564
GrpLevelPara = 2.147154 

BW Util details:
bwutil = 0.147838 
total_CMD = 192373 
util_bw = 28440 
Wasted_Col = 13001 
Wasted_Row = 5815 
Idle = 145117 

BW Util Bottlenecks: 
RCDc_limit = 5390 
RCDWRc_limit = 1530 
WTRc_limit = 2098 
RTWc_limit = 7808 
CCDLc_limit = 6097 
rwq = 0 
CCDLc_limit_alone = 4882 
WTRc_limit_alone = 2000 
RTWc_limit_alone = 6691 

Commands details: 
total_CMD = 192373 
n_nop = 175994 
Read = 12748 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 1136 
n_pre = 1120 
n_ref = 227392 
n_req = 13597 
total_req = 14220 

Dual Bus Interface Util: 
issued_total_row = 2256 
issued_total_col = 14220 
Row_Bus_Util =  0.011727 
CoL_Bus_Util = 0.073919 
Either_Row_CoL_Bus_Util = 0.085142 
Issued_on_Two_Bus_Simul_Util = 0.000504 
issued_two_Eff = 0.005922 
queue_avg = 4.410546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41055
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192373 n_nop=175792 n_act=1187 n_pre=1171 n_ref_event=0 n_req=13705 n_rd=12854 n_rd_L2_A=0 n_write=0 n_wr_bk=1472 bw_util=0.1489
n_activity=60024 dram_eff=0.4773
bk0: 918a 181420i bk1: 940a 181946i bk2: 968a 180622i bk3: 894a 181823i bk4: 864a 180653i bk5: 889a 179911i bk6: 949a 177880i bk7: 880a 178360i bk8: 748a 186618i bk9: 780a 186936i bk10: 632a 187977i bk11: 672a 187779i bk12: 608a 186566i bk13: 672a 185779i bk14: 758a 181709i bk15: 682a 183550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913973
Row_Buffer_Locality_read = 0.941964
Row_Buffer_Locality_write = 0.491187
Bank_Level_Parallism = 3.360861
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.838694
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.148940 
total_CMD = 192373 
util_bw = 28652 
Wasted_Col = 13706 
Wasted_Row = 6407 
Idle = 143608 

BW Util Bottlenecks: 
RCDc_limit = 5682 
RCDWRc_limit = 1783 
WTRc_limit = 2046 
RTWc_limit = 7967 
CCDLc_limit = 6510 
rwq = 0 
CCDLc_limit_alone = 5173 
WTRc_limit_alone = 1932 
RTWc_limit_alone = 6744 

Commands details: 
total_CMD = 192373 
n_nop = 175792 
Read = 12854 
Write = 0 
L2_Alloc = 0 
L2_WB = 1472 
n_act = 1187 
n_pre = 1171 
n_ref = 0 
n_req = 13705 
total_req = 14326 

Dual Bus Interface Util: 
issued_total_row = 2358 
issued_total_col = 14326 
Row_Bus_Util =  0.012257 
CoL_Bus_Util = 0.074470 
Either_Row_CoL_Bus_Util = 0.086192 
Issued_on_Two_Bus_Simul_Util = 0.000535 
issued_two_Eff = 0.006212 
queue_avg = 4.709887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.70989

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75824, Miss = 12528, Miss_rate = 0.165, Pending_hits = 35, Reservation_fails = 389
L2_cache_bank[1]: Access = 72315, Miss = 9033, Miss_rate = 0.125, Pending_hits = 11, Reservation_fails = 1
L2_cache_bank[2]: Access = 70805, Miss = 8787, Miss_rate = 0.124, Pending_hits = 25, Reservation_fails = 120
L2_cache_bank[3]: Access = 71983, Miss = 8645, Miss_rate = 0.120, Pending_hits = 13, Reservation_fails = 6
L2_cache_bank[4]: Access = 71307, Miss = 9560, Miss_rate = 0.134, Pending_hits = 26, Reservation_fails = 226
L2_cache_bank[5]: Access = 70634, Miss = 9590, Miss_rate = 0.136, Pending_hits = 9, Reservation_fails = 3
L2_cache_bank[6]: Access = 70110, Miss = 8462, Miss_rate = 0.121, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[7]: Access = 70351, Miss = 9166, Miss_rate = 0.130, Pending_hits = 17, Reservation_fails = 4
L2_cache_bank[8]: Access = 71250, Miss = 9326, Miss_rate = 0.131, Pending_hits = 19, Reservation_fails = 2
L2_cache_bank[9]: Access = 69349, Miss = 8045, Miss_rate = 0.116, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[10]: Access = 71121, Miss = 8948, Miss_rate = 0.126, Pending_hits = 6, Reservation_fails = 2
L2_cache_bank[11]: Access = 70630, Miss = 9022, Miss_rate = 0.128, Pending_hits = 9, Reservation_fails = 1
L2_total_cache_accesses = 855679
L2_total_cache_misses = 111112
L2_total_cache_miss_rate = 0.1299
L2_total_cache_pending_hits = 189
L2_total_cache_reservation_fails = 756
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 630589
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59359
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 29423
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 708056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147233
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=855679
icnt_total_pkts_simt_to_mem=324352
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.4662
	minimum = 5
	maximum = 396
Network latency average = 47.7081
	minimum = 5
	maximum = 367
Slowest packet = 1163526
Flit latency average = 47.7081
	minimum = 5
	maximum = 367
Slowest flit = 1163578
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.205335
	minimum = 0.159204 (at node 3)
	maximum = 0.800702 (at node 15)
Accepted packet rate average = 0.205335
	minimum = 0.162131 (at node 16)
	maximum = 0.762072 (at node 15)
Injected flit rate average = 0.205335
	minimum = 0.159204 (at node 3)
	maximum = 0.800702 (at node 15)
Accepted flit rate average= 0.205335
	minimum = 0.162131 (at node 16)
	maximum = 0.762072 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.488 (12 samples)
	minimum = 5 (12 samples)
	maximum = 143.333 (12 samples)
Network latency average = 19.6634 (12 samples)
	minimum = 5 (12 samples)
	maximum = 138.417 (12 samples)
Flit latency average = 19.6632 (12 samples)
	minimum = 5 (12 samples)
	maximum = 138.417 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.110944 (12 samples)
	minimum = 0.0604847 (12 samples)
	maximum = 0.309609 (12 samples)
Accepted packet rate average = 0.110944 (12 samples)
	minimum = 0.0727578 (12 samples)
	maximum = 0.2801 (12 samples)
Injected flit rate average = 0.110945 (12 samples)
	minimum = 0.0604854 (12 samples)
	maximum = 0.309609 (12 samples)
Accepted flit rate average = 0.110945 (12 samples)
	minimum = 0.072762 (12 samples)
	maximum = 0.2801 (12 samples)
Injected packet size average = 1.00001 (12 samples)
Accepted packet size average = 1.00001 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 0 sec (60 sec)
gpgpu_simulation_rate = 270612 (inst/sec)
gpgpu_simulation_rate = 3470 (cycle/sec)
gpgpu_silicon_slowdown = 288184x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b229940..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 214160
gpu_sim_insn = 4557217
gpu_ipc =      21.2795
gpu_tot_sim_cycle = 422362
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      49.2326
gpu_tot_issued_cta = 1664
gpu_occupancy = 55.4031% 
gpu_tot_occupancy = 51.5320% 
max_total_param_size = 0
gpu_stall_dramfull = 679176
gpu_stall_icnt2sh    = 1109021
partiton_level_parallism =       2.1131
partiton_level_parallism_total  =       1.8393
partiton_level_parallism_util =       2.3892
partiton_level_parallism_util_total  =       2.3455
L2_BW  =     212.2222 GB/Sec
L2_BW_total  =     172.4379 GB/Sec
gpu_total_sim_rate=167693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 65636, Miss = 52251, Miss_rate = 0.796, Pending_hits = 5809, Reservation_fails = 182465
	L1D_cache_core[1]: Access = 60906, Miss = 48935, Miss_rate = 0.803, Pending_hits = 5580, Reservation_fails = 180365
	L1D_cache_core[2]: Access = 65133, Miss = 51912, Miss_rate = 0.797, Pending_hits = 5848, Reservation_fails = 180327
	L1D_cache_core[3]: Access = 67874, Miss = 54726, Miss_rate = 0.806, Pending_hits = 6154, Reservation_fails = 187707
	L1D_cache_core[4]: Access = 61068, Miss = 48833, Miss_rate = 0.800, Pending_hits = 5568, Reservation_fails = 186319
	L1D_cache_core[5]: Access = 62382, Miss = 49978, Miss_rate = 0.801, Pending_hits = 5714, Reservation_fails = 177953
	L1D_cache_core[6]: Access = 64774, Miss = 52303, Miss_rate = 0.807, Pending_hits = 5852, Reservation_fails = 195529
	L1D_cache_core[7]: Access = 69475, Miss = 56032, Miss_rate = 0.807, Pending_hits = 6261, Reservation_fails = 192408
	L1D_cache_core[8]: Access = 60531, Miss = 48224, Miss_rate = 0.797, Pending_hits = 5620, Reservation_fails = 179514
	L1D_cache_core[9]: Access = 60922, Miss = 48697, Miss_rate = 0.799, Pending_hits = 5575, Reservation_fails = 183591
	L1D_cache_core[10]: Access = 66197, Miss = 53110, Miss_rate = 0.802, Pending_hits = 5831, Reservation_fails = 180876
	L1D_cache_core[11]: Access = 65281, Miss = 52484, Miss_rate = 0.804, Pending_hits = 5926, Reservation_fails = 192886
	L1D_cache_core[12]: Access = 65265, Miss = 52560, Miss_rate = 0.805, Pending_hits = 6000, Reservation_fails = 182700
	L1D_cache_core[13]: Access = 60976, Miss = 48937, Miss_rate = 0.803, Pending_hits = 5498, Reservation_fails = 180636
	L1D_cache_core[14]: Access = 66399, Miss = 53541, Miss_rate = 0.806, Pending_hits = 6112, Reservation_fails = 198363
	L1D_total_cache_accesses = 962819
	L1D_total_cache_misses = 772523
	L1D_total_cache_miss_rate = 0.8024
	L1D_total_cache_pending_hits = 87348
	L1D_total_cache_reservation_fails = 2781639
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.085
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 499572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2780466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161312
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 915807
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 918222

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2369077
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 722
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 410667
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1173
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3845, 4104, 2979, 3615, 3053, 3556, 3498, 3552, 3292, 3313, 3620, 4230, 3914, 3344, 3418, 3525, 3601, 3564, 3589, 3709, 3621, 3446, 3384, 3351, 3572, 2985, 3234, 3637, 3727, 3768, 3267, 3661, 354, 365, 354, 387, 354, 365, 365, 365, 354, 365, 365, 376, 365, 365, 354, 376, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 2703930
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 499572
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2144891
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3823340	W0_Idle:286627	W0_Scoreboard:5961988	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:866660	WS1:870373	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3996576 {8:499572,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 79931520 {40:1998288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2218384 {8:277298,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2584 
max_icnt2mem_latency = 1811 
maxmrqlatency = 1914 
max_icnt2sh_latency = 382 
averagemflatency = 392 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 102 
mrq_lat_table:39827 	13877 	18011 	15629 	33122 	31060 	19259 	13697 	7809 	1903 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	596612 	1152050 	508401 	18476 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	314299 	92958 	173938 	168449 	26303 	796 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	134946 	110463 	88236 	129994 	1088702 	722269 	1006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	241 	591 	8 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128        72        76        77        84       128       124       136       128       136        80        57        68 
dram[1]:       128       128       115       105       124        76        68        80       128       131       172       144        96       136        84        52 
dram[2]:       128       128       128       112        75        80        76        72       120       124       132       128       128       132        68        81 
dram[3]:       128       128       121       120        84        92        80        72       124       124       140       128       132       103       112        49 
dram[4]:       120       128       109       128        88        84        88        72       124       124       132       116       101       117        57        64 
dram[5]:       128       128       104       116        64        76        72       105       128       132       132       144       112       116        72        76 
maximum service time to same row:
dram[0]:     27998     19211     23695     25840     27911     28311     16399     15061     25693     29277     32404     40330     21035     19144     24185     22827 
dram[1]:     32579     28751     23341     14868     18818     19309     17079     10125     22570     48612     36010     27174     17014     29970     20406     18848 
dram[2]:     20295     26280     20302     23208     22768     29179     11693     11063     20486     20768     28698     30019     18863     34002     30939     19039 
dram[3]:     13850     21797     24050     21620     18224     21282     13783     13187     26065     26706     41182     40666     24930     21213     16339     29381 
dram[4]:     20435     14584     17993     26722     25194     26049     14322     16474     25746     25606     30338     39072     21123     16103     20410     23453 
dram[5]:     27462     19632     18299     24556     17089     18190     10205     22389     18751     30174     25629     31125     24218     23645     16898     22990 
average row accesses per activate:
dram[0]:  9.425373  9.409595 10.362319  9.255905  8.179311  8.855670  7.967153  7.444089 15.314815 14.439024 32.790699 32.133335 14.040983 13.424242  8.301310  9.203704 
dram[1]:  9.689243  9.572580 10.261468  9.760504  9.201550  9.220472  7.395189  7.133540 13.926229 14.857142 31.695652 30.020834 12.295774 15.185841  8.945273  8.474576 
dram[2]:  9.477733  8.531691  9.343096 10.333333  9.179688  8.716846  7.975352  7.616883 13.769912 14.586206 28.500000 25.450001 12.764706 14.829060  9.309859  9.105022 
dram[3]:  8.924242  9.289963 11.160000 10.599078  9.078431  9.218045  7.468439  7.240385 16.505051 13.157480 24.830509 35.634148 12.453238 11.900662  9.196261  8.871560 
dram[4]:  9.076087  8.923636 11.062201 12.658959  9.268775  8.542253  7.938983  7.534246 15.504587 16.857143 25.525423 26.301888 13.115108 11.231250  8.452282  8.333333 
dram[5]:  8.912587  9.060284  9.706122 11.257895  8.981274  9.294118  7.039039  7.873646 13.511451 14.363636 32.522728 33.142857 13.166667 12.576642  8.438819  9.402985 
average row locality = 194428/18872 = 10.302459
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       226       227       218       228       261       284       490       512        84        79        19        20        69        71       214       220 
dram[1]:       222       224       224       214       270       280       485       523        82        49        20        17        88        63       227       237 
dram[2]:       232       230       233       231       260       286       521       504        83        76        25        22        73        82       241       225 
dram[3]:       219       227       233       222       273       277       488       504        59        80        25        10        66        92       226       208 
dram[4]:       231       213       250       213       260       298       514       481        69        64        28        20        66        91       245       219 
dram[5]:       240       230       228       200       283       309       517       478        78        83        22        16        62        90       218       234 
total dram writes = 19530
bank skew: 523/10 = 52.30
chip skew: 3324/3209 = 1.04
average mf latency per bank:
dram[0]:      25617     28645     26798     27928     20537     21654     11100     12126    104417    101338    987267   1110916    275851    299858     23938     25965
dram[1]:      25816     29969     24205     30572     18684     22590     10832     12251     90010    173142    900585   1393546    209339    362496     20987     25027
dram[2]:      22866     24414     22486     23631     19301     18320      9877     11084     77266     99769    647167    863156    222405    207982     18170     21590
dram[3]:      23579     23791     22073     23707     18431     18499     10314     10290    114100     87768    687883   1850115    265939    177201     19894     22755
dram[4]:      29624     24136     27589     23864     25018     16766     12594     10034    125821    103635    867829    910972    359430    179526     25230     19960
dram[5]:      28093     25607     27530     27805     21272     17913     11697     11349    107084     90254    975472   1276743    344116    205142     26038     22113
maximum mf latency per bank:
dram[0]:       2143      1797      2150      1907      2007      2331      1998      2084      1666      1543      1996      1812      1900      1477      2000      1895
dram[1]:       1779      1593      2071      1640      1840      1949      2584      2010      1677      1702      1960      1823      1741      2071      1753      1755
dram[2]:       1917      1931      1976      2146      1724      1873      2371      1920      1629      1740      1739      1700      1631      1984      1894      1905
dram[3]:       1743      1621      2152      1776      1649      1844      1697      1876      1687      1499      1622      1676      1636      1701      1804      1584
dram[4]:       1715      1694      1621      1556      1746      1892      1851      1666      1411      1502      1651      1533      1552      1662      1701      1712
dram[5]:       2319      1824      2051      1936      1771      1998      1758      1734      1560      1679      1501      1720      1610      1859      1726      2177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390256 n_nop=349776 n_act=3194 n_pre=3178 n_ref_event=94854700478032 n_req=32694 n_rd=30135 n_rd_L2_A=0 n_write=0 n_wr_bk=4209 bw_util=0.176
n_activity=151925 dram_eff=0.4521
bk0: 2328a 366289i bk1: 2333a 365082i bk2: 1965a 365562i bk3: 2143a 363064i bk4: 2145a 365582i bk5: 2322a 361882i bk6: 1852a 362196i bk7: 1971a 360571i bk8: 1608a 378832i bk9: 1732a 377589i bk10: 1400a 381849i bk11: 1436a 381594i bk12: 1657a 376824i bk13: 1714a 376984i bk14: 1727a 368830i bk15: 1802a 368090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902551
Row_Buffer_Locality_read = 0.934926
Row_Buffer_Locality_write = 0.521297
Bank_Level_Parallism = 2.853932
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.613007
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.176008 
total_CMD = 390256 
util_bw = 68688 
Wasted_Col = 40465 
Wasted_Row = 16601 
Idle = 264502 

BW Util Bottlenecks: 
RCDc_limit = 16214 
RCDWRc_limit = 5159 
WTRc_limit = 5815 
RTWc_limit = 23250 
CCDLc_limit = 19585 
rwq = 0 
CCDLc_limit_alone = 15212 
WTRc_limit_alone = 5457 
RTWc_limit_alone = 19235 

Commands details: 
total_CMD = 390256 
n_nop = 349776 
Read = 30135 
Write = 0 
L2_Alloc = 0 
L2_WB = 4209 
n_act = 3194 
n_pre = 3178 
n_ref = 94854700478032 
n_req = 32694 
total_req = 34344 

Dual Bus Interface Util: 
issued_total_row = 6372 
issued_total_col = 34344 
Row_Bus_Util =  0.016328 
CoL_Bus_Util = 0.088004 
Either_Row_CoL_Bus_Util = 0.103727 
Issued_on_Two_Bus_Simul_Util = 0.000605 
issued_two_Eff = 0.005830 
queue_avg = 4.169025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16902
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390256 n_nop=350689 n_act=3099 n_pre=3083 n_ref_event=94854701324400 n_req=31949 n_rd=29422 n_rd_L2_A=0 n_write=0 n_wr_bk=4176 bw_util=0.1722
n_activity=150789 dram_eff=0.4456
bk0: 2216a 365299i bk1: 2177a 366216i bk2: 2049a 366703i bk3: 2135a 366013i bk4: 2139a 365170i bk5: 2109a 366160i bk6: 1822a 361798i bk7: 1940a 360728i bk8: 1656a 377362i bk9: 1532a 378893i bk10: 1448a 381795i bk11: 1432a 381925i bk12: 1676a 375276i bk13: 1660a 377763i bk14: 1624a 368885i bk15: 1807a 368837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903189
Row_Buffer_Locality_read = 0.936034
Row_Buffer_Locality_write = 0.520776
Bank_Level_Parallism = 2.838999
Bank_Level_Parallism_Col = 2.884753
Bank_Level_Parallism_Ready = 1.619827
write_to_read_ratio_blp_rw_average = 0.333943
GrpLevelPara = 1.837079 

BW Util details:
bwutil = 0.172184 
total_CMD = 390256 
util_bw = 67196 
Wasted_Col = 39606 
Wasted_Row = 16562 
Idle = 266892 

BW Util Bottlenecks: 
RCDc_limit = 15647 
RCDWRc_limit = 5137 
WTRc_limit = 5568 
RTWc_limit = 22804 
CCDLc_limit = 19557 
rwq = 0 
CCDLc_limit_alone = 15167 
WTRc_limit_alone = 5258 
RTWc_limit_alone = 18724 

Commands details: 
total_CMD = 390256 
n_nop = 350689 
Read = 29422 
Write = 0 
L2_Alloc = 0 
L2_WB = 4176 
n_act = 3099 
n_pre = 3083 
n_ref = 94854701324400 
n_req = 31949 
total_req = 33598 

Dual Bus Interface Util: 
issued_total_row = 6182 
issued_total_col = 33598 
Row_Bus_Util =  0.015841 
CoL_Bus_Util = 0.086092 
Either_Row_CoL_Bus_Util = 0.101387 
Issued_on_Two_Bus_Simul_Util = 0.000546 
issued_two_Eff = 0.005383 
queue_avg = 4.103798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1038
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390256 n_nop=350134 n_act=3153 n_pre=3137 n_ref_event=0 n_req=32394 n_rd=29767 n_rd_L2_A=0 n_write=0 n_wr_bk=4298 bw_util=0.1746
n_activity=150951 dram_eff=0.4513
bk0: 2138a 365199i bk1: 2218a 366563i bk2: 2041a 365572i bk3: 2160a 364884i bk4: 2105a 364196i bk5: 2184a 362473i bk6: 1910a 357774i bk7: 1976a 358687i bk8: 1512a 378634i bk9: 1652a 377422i bk10: 1412a 381527i bk11: 1516a 381237i bk12: 1680a 374752i bk13: 1669a 374819i bk14: 1784a 367270i bk15: 1810a 368019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902791
Row_Buffer_Locality_read = 0.935566
Row_Buffer_Locality_write = 0.531405
Bank_Level_Parallism = 2.989767
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.690030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.174578 
total_CMD = 390256 
util_bw = 68130 
Wasted_Col = 39336 
Wasted_Row = 16555 
Idle = 266235 

BW Util Bottlenecks: 
RCDc_limit = 15689 
RCDWRc_limit = 5052 
WTRc_limit = 5400 
RTWc_limit = 24196 
CCDLc_limit = 19309 
rwq = 0 
CCDLc_limit_alone = 14670 
WTRc_limit_alone = 5108 
RTWc_limit_alone = 19849 

Commands details: 
total_CMD = 390256 
n_nop = 350134 
Read = 29767 
Write = 0 
L2_Alloc = 0 
L2_WB = 4298 
n_act = 3153 
n_pre = 3137 
n_ref = 0 
n_req = 32394 
total_req = 34065 

Dual Bus Interface Util: 
issued_total_row = 6290 
issued_total_col = 34065 
Row_Bus_Util =  0.016118 
CoL_Bus_Util = 0.087289 
Either_Row_CoL_Bus_Util = 0.102809 
Issued_on_Two_Bus_Simul_Util = 0.000597 
issued_two_Eff = 0.005807 
queue_avg = 4.569459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56946
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390256 n_nop=350272 n_act=3138 n_pre=3122 n_ref_event=0 n_req=32322 n_rd=29801 n_rd_L2_A=0 n_write=0 n_wr_bk=4149 bw_util=0.174
n_activity=150559 dram_eff=0.451
bk0: 2166a 368062i bk1: 2289a 364514i bk2: 2051a 365911i bk3: 2121a 366211i bk4: 2083a 363686i bk5: 2207a 363303i bk6: 1902a 361519i bk7: 1903a 358651i bk8: 1604a 379044i bk9: 1628a 377810i bk10: 1452a 381679i bk11: 1456a 381620i bk12: 1677a 377457i bk13: 1722a 374447i bk14: 1780a 367276i bk15: 1760a 369067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903100
Row_Buffer_Locality_read = 0.935841
Row_Buffer_Locality_write = 0.516065
Bank_Level_Parallism = 2.909574
Bank_Level_Parallism_Col = 2.950315
Bank_Level_Parallism_Ready = 1.640119
write_to_read_ratio_blp_rw_average = 0.335674
GrpLevelPara = 1.870095 

BW Util details:
bwutil = 0.173988 
total_CMD = 390256 
util_bw = 67900 
Wasted_Col = 39522 
Wasted_Row = 16151 
Idle = 266683 

BW Util Bottlenecks: 
RCDc_limit = 15807 
RCDWRc_limit = 5014 
WTRc_limit = 5437 
RTWc_limit = 24039 
CCDLc_limit = 19702 
rwq = 0 
CCDLc_limit_alone = 15138 
WTRc_limit_alone = 5111 
RTWc_limit_alone = 19801 

Commands details: 
total_CMD = 390256 
n_nop = 350272 
Read = 29801 
Write = 0 
L2_Alloc = 0 
L2_WB = 4149 
n_act = 3138 
n_pre = 3122 
n_ref = 0 
n_req = 32322 
total_req = 33950 

Dual Bus Interface Util: 
issued_total_row = 6260 
issued_total_col = 33950 
Row_Bus_Util =  0.016041 
CoL_Bus_Util = 0.086994 
Either_Row_CoL_Bus_Util = 0.102456 
Issued_on_Two_Bus_Simul_Util = 0.000579 
issued_two_Eff = 0.005652 
queue_avg = 4.263863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.26386
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390256 n_nop=350080 n_act=3138 n_pre=3122 n_ref_event=227392 n_req=32473 n_rd=29883 n_rd_L2_A=0 n_write=0 n_wr_bk=4249 bw_util=0.1749
n_activity=150844 dram_eff=0.4525
bk0: 2304a 366980i bk1: 2250a 365840i bk2: 2103a 365025i bk3: 2010a 367136i bk4: 2125a 365629i bk5: 2183a 362281i bk6: 1969a 359885i bk7: 1861a 361677i bk8: 1652a 378403i bk9: 1616a 379060i bk10: 1492a 380840i bk11: 1384a 381084i bk12: 1761a 376952i bk13: 1725a 375603i bk14: 1832a 367685i bk15: 1616a 370203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903551
Row_Buffer_Locality_read = 0.936753
Row_Buffer_Locality_write = 0.520463
Bank_Level_Parallism = 2.857740
Bank_Level_Parallism_Col = 2.910377
Bank_Level_Parallism_Ready = 1.640817
write_to_read_ratio_blp_rw_average = 0.332698
GrpLevelPara = 1.867174 

BW Util details:
bwutil = 0.174921 
total_CMD = 390256 
util_bw = 68264 
Wasted_Col = 39163 
Wasted_Row = 16892 
Idle = 265937 

BW Util Bottlenecks: 
RCDc_limit = 15252 
RCDWRc_limit = 5179 
WTRc_limit = 5822 
RTWc_limit = 22561 
CCDLc_limit = 18917 
rwq = 0 
CCDLc_limit_alone = 14747 
WTRc_limit_alone = 5506 
RTWc_limit_alone = 18707 

Commands details: 
total_CMD = 390256 
n_nop = 350080 
Read = 29883 
Write = 0 
L2_Alloc = 0 
L2_WB = 4249 
n_act = 3138 
n_pre = 3122 
n_ref = 227392 
n_req = 32473 
total_req = 34132 

Dual Bus Interface Util: 
issued_total_row = 6260 
issued_total_col = 34132 
Row_Bus_Util =  0.016041 
CoL_Bus_Util = 0.087461 
Either_Row_CoL_Bus_Util = 0.102948 
Issued_on_Two_Bus_Simul_Util = 0.000553 
issued_two_Eff = 0.005376 
queue_avg = 4.218528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21853
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390256 n_nop=349863 n_act=3188 n_pre=3172 n_ref_event=0 n_req=32596 n_rd=29997 n_rd_L2_A=0 n_write=0 n_wr_bk=4268 bw_util=0.1756
n_activity=153533 dram_eff=0.4464
bk0: 2339a 364067i bk1: 2362a 364600i bk2: 2176a 364679i bk3: 1975a 367706i bk4: 2159a 362879i bk5: 2109a 362878i bk6: 1971a 360470i bk7: 1848a 361988i bk8: 1724a 377521i bk9: 1692a 378073i bk10: 1420a 381864i bk11: 1384a 381783i bk12: 1677a 377275i bk13: 1648a 375332i bk14: 1814a 368430i bk15: 1699a 370993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902442
Row_Buffer_Locality_read = 0.935594
Row_Buffer_Locality_write = 0.519815
Bank_Level_Parallism = 2.856376
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.622600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.175603 
total_CMD = 390256 
util_bw = 68530 
Wasted_Col = 40358 
Wasted_Row = 16889 
Idle = 264479 

BW Util Bottlenecks: 
RCDc_limit = 15850 
RCDWRc_limit = 5216 
WTRc_limit = 5855 
RTWc_limit = 22748 
CCDLc_limit = 19611 
rwq = 0 
CCDLc_limit_alone = 15224 
WTRc_limit_alone = 5528 
RTWc_limit_alone = 18688 

Commands details: 
total_CMD = 390256 
n_nop = 349863 
Read = 29997 
Write = 0 
L2_Alloc = 0 
L2_WB = 4268 
n_act = 3188 
n_pre = 3172 
n_ref = 0 
n_req = 32596 
total_req = 34265 

Dual Bus Interface Util: 
issued_total_row = 6360 
issued_total_col = 34265 
Row_Bus_Util =  0.016297 
CoL_Bus_Util = 0.087801 
Either_Row_CoL_Bus_Util = 0.103504 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.005744 
queue_avg = 4.265218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.26522

========= L2 cache stats =========
L2_cache_bank[0]: Access = 193755, Miss = 27051, Miss_rate = 0.140, Pending_hits = 38, Reservation_fails = 392
L2_cache_bank[1]: Access = 192261, Miss = 23742, Miss_rate = 0.123, Pending_hits = 17, Reservation_fails = 2
L2_cache_bank[2]: Access = 187265, Miss = 22696, Miss_rate = 0.121, Pending_hits = 31, Reservation_fails = 124
L2_cache_bank[3]: Access = 192127, Miss = 22353, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 13
L2_cache_bank[4]: Access = 189045, Miss = 23824, Miss_rate = 0.126, Pending_hits = 35, Reservation_fails = 228
L2_cache_bank[5]: Access = 188389, Miss = 23832, Miss_rate = 0.127, Pending_hits = 17, Reservation_fails = 14
L2_cache_bank[6]: Access = 187668, Miss = 22742, Miss_rate = 0.121, Pending_hits = 19, Reservation_fails = 10
L2_cache_bank[7]: Access = 187435, Miss = 22895, Miss_rate = 0.122, Pending_hits = 35, Reservation_fails = 7
L2_cache_bank[8]: Access = 191613, Miss = 23265, Miss_rate = 0.121, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[9]: Access = 187159, Miss = 22296, Miss_rate = 0.119, Pending_hits = 17, Reservation_fails = 10
L2_cache_bank[10]: Access = 190888, Miss = 23548, Miss_rate = 0.123, Pending_hits = 14, Reservation_fails = 7
L2_cache_bank[11]: Access = 188371, Miss = 22833, Miss_rate = 0.121, Pending_hits = 21, Reservation_fails = 7
L2_total_cache_accesses = 2275976
L2_total_cache_misses = 281077
L2_total_cache_miss_rate = 0.1235
L2_total_cache_pending_hits = 298
L2_total_cache_reservation_fails = 819
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1819211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 137189
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 89261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1998288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277298
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.396
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=2275976
icnt_total_pkts_simt_to_mem=776975
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 90.3083
	minimum = 5
	maximum = 583
Network latency average = 81.5974
	minimum = 5
	maximum = 583
Slowest packet = 1277223
Flit latency average = 81.5949
	minimum = 5
	maximum = 583
Slowest flit = 1277282
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.323892
	minimum = 0.129338 (at node 5)
	maximum = 0.562024 (at node 23)
Accepted packet rate average = 0.323892
	minimum = 0.173851 (at node 22)
	maximum = 0.47656 (at node 12)
Injected flit rate average = 0.323905
	minimum = 0.129357 (at node 5)
	maximum = 0.562024 (at node 23)
Accepted flit rate average= 0.323905
	minimum = 0.17387 (at node 22)
	maximum = 0.47656 (at node 12)
Injected packet length average = 1.00004
Accepted packet length average = 1.00004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.8588 (13 samples)
	minimum = 5 (13 samples)
	maximum = 177.154 (13 samples)
Network latency average = 24.4275 (13 samples)
	minimum = 5 (13 samples)
	maximum = 172.615 (13 samples)
Flit latency average = 24.4272 (13 samples)
	minimum = 5 (13 samples)
	maximum = 172.615 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.127324 (13 samples)
	minimum = 0.0657811 (13 samples)
	maximum = 0.329026 (13 samples)
Accepted packet rate average = 0.127324 (13 samples)
	minimum = 0.0805343 (13 samples)
	maximum = 0.295213 (13 samples)
Injected flit rate average = 0.127326 (13 samples)
	minimum = 0.0657832 (13 samples)
	maximum = 0.329026 (13 samples)
Accepted flit rate average = 0.127326 (13 samples)
	minimum = 0.0805396 (13 samples)
	maximum = 0.295213 (13 samples)
Injected packet size average = 1.00002 (13 samples)
Accepted packet size average = 1.00002 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 167693 (inst/sec)
gpgpu_simulation_rate = 3406 (cycle/sec)
gpgpu_silicon_slowdown = 293599x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b2298cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cfa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 3473
gpu_sim_insn = 1323702
gpu_ipc =     381.1408
gpu_tot_sim_cycle = 425835
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      51.9395
gpu_tot_issued_cta = 1792
gpu_occupancy = 80.2196% 
gpu_tot_occupancy = 51.7757% 
max_total_param_size = 0
gpu_stall_dramfull = 679176
gpu_stall_icnt2sh    = 1109054
partiton_level_parallism =       2.5062
partiton_level_parallism_total  =       1.8447
partiton_level_parallism_util =       3.0076
partiton_level_parallism_util_total  =       2.3512
L2_BW  =      94.3507 GB/Sec
L2_BW_total  =     171.8011 GB/Sec
gpu_total_sim_rate=174154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 66356, Miss = 52827, Miss_rate = 0.796, Pending_hits = 5916, Reservation_fails = 182552
	L1D_cache_core[1]: Access = 61546, Miss = 49447, Miss_rate = 0.803, Pending_hits = 5676, Reservation_fails = 180365
	L1D_cache_core[2]: Access = 65853, Miss = 52488, Miss_rate = 0.797, Pending_hits = 5956, Reservation_fails = 180521
	L1D_cache_core[3]: Access = 68514, Miss = 55238, Miss_rate = 0.806, Pending_hits = 6250, Reservation_fails = 187707
	L1D_cache_core[4]: Access = 61708, Miss = 49345, Miss_rate = 0.800, Pending_hits = 5664, Reservation_fails = 186481
	L1D_cache_core[5]: Access = 63102, Miss = 50554, Miss_rate = 0.801, Pending_hits = 5822, Reservation_fails = 177974
	L1D_cache_core[6]: Access = 65494, Miss = 52879, Miss_rate = 0.807, Pending_hits = 5960, Reservation_fails = 195680
	L1D_cache_core[7]: Access = 70115, Miss = 56544, Miss_rate = 0.806, Pending_hits = 6356, Reservation_fails = 192576
	L1D_cache_core[8]: Access = 61171, Miss = 48736, Miss_rate = 0.797, Pending_hits = 5715, Reservation_fails = 179620
	L1D_cache_core[9]: Access = 61642, Miss = 49273, Miss_rate = 0.799, Pending_hits = 5683, Reservation_fails = 183591
	L1D_cache_core[10]: Access = 66837, Miss = 53622, Miss_rate = 0.802, Pending_hits = 5927, Reservation_fails = 180876
	L1D_cache_core[11]: Access = 65921, Miss = 52996, Miss_rate = 0.804, Pending_hits = 6022, Reservation_fails = 192890
	L1D_cache_core[12]: Access = 65985, Miss = 53136, Miss_rate = 0.805, Pending_hits = 6108, Reservation_fails = 182718
	L1D_cache_core[13]: Access = 61776, Miss = 49577, Miss_rate = 0.803, Pending_hits = 5618, Reservation_fails = 180643
	L1D_cache_core[14]: Access = 67039, Miss = 54053, Miss_rate = 0.806, Pending_hits = 6208, Reservation_fails = 198555
	L1D_total_cache_accesses = 973059
	L1D_total_cache_misses = 780715
	L1D_total_cache_miss_rate = 0.8023
	L1D_total_cache_pending_hits = 88881
	L1D_total_cache_reservation_fails = 2782749
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.084
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 500084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2780500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 280631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 946527
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2369077
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 756
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 410667
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2249
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3932, 4191, 3066, 3702, 3140, 3643, 3585, 3639, 3379, 3400, 3707, 4317, 4001, 3431, 3505, 3612, 3688, 3651, 3676, 3796, 3708, 3533, 3471, 3438, 3659, 3072, 3321, 3724, 3814, 3855, 3354, 3748, 441, 452, 441, 474, 441, 452, 452, 452, 441, 452, 452, 463, 452, 452, 441, 463, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 2703993
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500084
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2144954
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3829198	W0_Idle:296825	W0_Scoreboard:5987748	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:896356	WS1:900069	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000672 {8:500084,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80013440 {40:2000336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283920 {8:285490,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2584 
max_icnt2mem_latency = 1811 
maxmrqlatency = 1914 
max_icnt2sh_latency = 382 
averagemflatency = 391 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 102 
mrq_lat_table:40215 	14057 	18291 	15808 	33246 	31098 	19259 	13697 	7809 	1903 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	601777 	1156516 	509010 	18476 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	317418 	94813 	176050 	170030 	26340 	796 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140209 	113037 	88718 	131149 	1089468 	722269 	1006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	245 	594 	8 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128        72        76        77        84       128       124       168       172       136        80        57        68 
dram[1]:       128       128       115       105       124        76        68        80       128       131       172       152        96       136        84        52 
dram[2]:       128       128       128       112        75        80        76        72       120       124       148       128       128       132        68        81 
dram[3]:       128       128       121       120        84        92        80        72       124       124       156       160       132       103       112        49 
dram[4]:       120       128       109       128        88        84        88        72       124       124       164       156       101       117        57        64 
dram[5]:       128       128       104       116        64        76        72       105       128       132       184       144       112       116        72        76 
maximum service time to same row:
dram[0]:     27998     19211     23695     25840     27911     28311     16399     15061     25693     29277     32404     40330     21035     19144     24185     22827 
dram[1]:     32579     28751     23341     14868     18818     19309     17079     10125     22570     48612     36010     27174     17014     29970     20406     18848 
dram[2]:     20295     26280     20302     23208     22768     29179     11693     11063     20486     20768     28698     30019     18863     34002     30939     19039 
dram[3]:     13850     21797     24050     21620     18224     21282     13783     13187     26065     26706     41182     40666     24930     21213     16339     29381 
dram[4]:     20435     14584     17993     26722     25194     26049     14322     16474     25746     25606     30338     39072     21123     16103     20410     23453 
dram[5]:     27462     19632     18299     24556     17089     18190     10205     22389     18751     30174     25629     31125     24218     23645     16898     22990 
average row accesses per activate:
dram[0]:  9.425373  9.378676 10.367149  9.239216  8.179311  8.855670  7.967153  7.444089 16.166666 15.089431 32.409092 31.869566 14.049180 13.424242  8.305676  9.175116 
dram[1]:  9.689243  9.572580 10.266055  9.732218  9.169884  9.220472  7.395189  7.133540 14.549180 15.283019 31.531916 29.653061 12.295774 15.185841  8.965174  8.491526 
dram[2]:  9.477733  8.531691  9.312500 10.292577  9.147860  8.716846  7.975352  7.616883 14.421053 15.275862 28.411764 25.229507 12.764706 14.829060  9.323944  9.105022 
dram[3]:  8.928030  9.289963 11.160000 10.559633  9.078431  9.218045  7.468439  7.240385 17.232323 13.787401 24.750000 34.976189 12.453238 11.907285  9.200934  8.889908 
dram[4]:  9.076087  8.923636 11.062201 12.591954  9.268775  8.542253  7.938983  7.534246 16.238533 17.673470 25.299999 26.185184 13.115108 11.231250  8.452282  8.342592 
dram[5]:  8.912587  9.067376  9.706122 11.209424  8.951492  9.294118  7.039039  7.873646 13.984848 14.991735 32.155556 32.651161 13.166667 12.576642  8.411765  9.412935 
average row locality = 195617/18900 = 10.350106
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       226       228       218       232       261       284       490       512        84        79        19        20        71        71       216       224 
dram[1]:       222       224       226       217       272       280       485       523        82        49        20        17        88        63       233       240 
dram[2]:       232       230       234       233       262       286       521       504        83        76        25        22        73        82       244       225 
dram[3]:       221       227       233       224       273       277       488       504        59        80        25        10        66        92       227       211 
dram[4]:       231       213       250       213       260       298       514       481        69        64        28        20        66        91       245       222 
dram[5]:       240       234       228       203       284       309       517       478        78        83        22        16        62        90       219       236 
total dram writes = 19589
bank skew: 523/10 = 52.30
chip skew: 3332/3217 = 1.04
average mf latency per bank:
dram[0]:      25617     28519     26798     27447     20578     21691     11191     12185    113881    102168    990224   1113130    268452    300127     23717     25501
dram[1]:      25816     29969     23990     30149     18590     22632     10906     12308     90882    174443    902907   1396135    209579    362803     20446     24714
dram[2]:      22866     24414     22390     23429     19194     18366      9936     11145     78105    100682    648845    865185    222667    208229     17946     21590
dram[3]:      23365     23791     22073     23495     18480     18561     10375     10349    115266     88643    689547   1854508    266229    177430     19806     22431
dram[4]:      29624     24136     27589     23864     25056     16813     12653     10099    126844    104650    869357    913040    359741    179718     25230     19690
dram[5]:      28093     25169     27530     27394     21237     17958     11763     11416    107986     91051    977526   1279394    344464    205321     25919     21926
maximum mf latency per bank:
dram[0]:       2143      1797      2150      1907      2007      2331      1998      2084      1666      1543      1996      1812      1900      1477      2000      1895
dram[1]:       1779      1593      2071      1640      1840      1949      2584      2010      1677      1702      1960      1823      1741      2071      1753      1755
dram[2]:       1917      1931      1976      2146      1724      1873      2371      1920      1629      1740      1739      1700      1631      1984      1894      1905
dram[3]:       1743      1621      2152      1776      1649      1844      1697      1876      1687      1499      1622      1676      1636      1701      1804      1584
dram[4]:       1715      1694      1621      1556      1746      1892      1851      1666      1411      1502      1651      1533      1552      1662      1701      1712
dram[5]:       2319      1824      2051      1936      1771      1998      1758      1734      1560      1679      1501      1720      1610      1859      1726      2177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393465 n_nop=352748 n_act=3199 n_pre=3183 n_ref_event=94854700478032 n_req=32914 n_rd=30343 n_rd_L2_A=0 n_write=0 n_wr_bk=4229 bw_util=0.1757
n_activity=152868 dram_eff=0.4523
bk0: 2328a 369497i bk1: 2333a 368269i bk2: 1965a 368770i bk3: 2143a 366213i bk4: 2145a 368789i bk5: 2322a 365090i bk6: 1852a 365404i bk7: 1971a 363780i bk8: 1700a 381827i bk9: 1812a 380621i bk10: 1416a 385003i bk11: 1456a 384744i bk12: 1657a 380031i bk13: 1714a 380194i bk14: 1727a 372024i bk15: 1802a 371274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903050
Row_Buffer_Locality_read = 0.935306
Row_Buffer_Locality_write = 0.522365
Bank_Level_Parallism = 2.846175
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.609053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.175731 
total_CMD = 393465 
util_bw = 69144 
Wasted_Col = 40637 
Wasted_Row = 16639 
Idle = 267045 

BW Util Bottlenecks: 
RCDc_limit = 16233 
RCDWRc_limit = 5180 
WTRc_limit = 5842 
RTWc_limit = 23284 
CCDLc_limit = 19683 
rwq = 0 
CCDLc_limit_alone = 15309 
WTRc_limit_alone = 5483 
RTWc_limit_alone = 19269 

Commands details: 
total_CMD = 393465 
n_nop = 352748 
Read = 30343 
Write = 0 
L2_Alloc = 0 
L2_WB = 4229 
n_act = 3199 
n_pre = 3183 
n_ref = 94854700478032 
n_req = 32914 
total_req = 34572 

Dual Bus Interface Util: 
issued_total_row = 6382 
issued_total_col = 34572 
Row_Bus_Util =  0.016220 
CoL_Bus_Util = 0.087866 
Either_Row_CoL_Bus_Util = 0.103483 
Issued_on_Two_Bus_Simul_Util = 0.000602 
issued_two_Eff = 0.005821 
queue_avg = 4.138889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.13889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393465 n_nop=353696 n_act=3104 n_pre=3088 n_ref_event=94854701324400 n_req=32134 n_rd=29594 n_rd_L2_A=0 n_write=0 n_wr_bk=4196 bw_util=0.1718
n_activity=151760 dram_eff=0.4453
bk0: 2216a 368510i bk1: 2177a 369427i bk2: 2049a 369911i bk3: 2135a 369201i bk4: 2139a 368356i bk5: 2109a 369367i bk6: 1822a 365005i bk7: 1940a 363935i bk8: 1732a 380425i bk9: 1592a 381966i bk10: 1472a 384932i bk11: 1444a 385079i bk12: 1676a 378484i bk13: 1660a 380971i bk14: 1624a 372070i bk15: 1807a 372044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903591
Row_Buffer_Locality_read = 0.936305
Row_Buffer_Locality_write = 0.522441
Bank_Level_Parallism = 2.831100
Bank_Level_Parallism_Col = 2.876298
Bank_Level_Parallism_Ready = 1.616331
write_to_read_ratio_blp_rw_average = 0.332895
GrpLevelPara = 1.833805 

BW Util details:
bwutil = 0.171756 
total_CMD = 393465 
util_bw = 67580 
Wasted_Col = 39777 
Wasted_Row = 16622 
Idle = 269486 

BW Util Bottlenecks: 
RCDc_limit = 15675 
RCDWRc_limit = 5151 
WTRc_limit = 5583 
RTWc_limit = 22820 
CCDLc_limit = 19659 
rwq = 0 
CCDLc_limit_alone = 15269 
WTRc_limit_alone = 5273 
RTWc_limit_alone = 18740 

Commands details: 
total_CMD = 393465 
n_nop = 353696 
Read = 29594 
Write = 0 
L2_Alloc = 0 
L2_WB = 4196 
n_act = 3104 
n_pre = 3088 
n_ref = 94854701324400 
n_req = 32134 
total_req = 33790 

Dual Bus Interface Util: 
issued_total_row = 6192 
issued_total_col = 33790 
Row_Bus_Util =  0.015737 
CoL_Bus_Util = 0.085878 
Either_Row_CoL_Bus_Util = 0.101074 
Issued_on_Two_Bus_Simul_Util = 0.000541 
issued_two_Eff = 0.005356 
queue_avg = 4.072667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393465 n_nop=353117 n_act=3159 n_pre=3143 n_ref_event=0 n_req=32605 n_rd=29971 n_rd_L2_A=0 n_write=0 n_wr_bk=4308 bw_util=0.1742
n_activity=151871 dram_eff=0.4514
bk0: 2138a 368409i bk1: 2218a 369774i bk2: 2041a 368764i bk3: 2160a 368050i bk4: 2105a 367383i bk5: 2184a 365681i bk6: 1910a 360983i bk7: 1976a 361897i bk8: 1600a 381632i bk9: 1732a 380465i bk10: 1436a 384670i bk11: 1528a 384388i bk12: 1680a 377958i bk13: 1669a 378026i bk14: 1784a 370411i bk15: 1810a 371228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903236
Row_Buffer_Locality_read = 0.935905
Row_Buffer_Locality_write = 0.531511
Bank_Level_Parallism = 2.981486
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.685782
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.174242 
total_CMD = 393465 
util_bw = 68558 
Wasted_Col = 39513 
Wasted_Row = 16604 
Idle = 268790 

BW Util Bottlenecks: 
RCDc_limit = 15715 
RCDWRc_limit = 5072 
WTRc_limit = 5410 
RTWc_limit = 24235 
CCDLc_limit = 19418 
rwq = 0 
CCDLc_limit_alone = 14772 
WTRc_limit_alone = 5116 
RTWc_limit_alone = 19883 

Commands details: 
total_CMD = 393465 
n_nop = 353117 
Read = 29971 
Write = 0 
L2_Alloc = 0 
L2_WB = 4308 
n_act = 3159 
n_pre = 3143 
n_ref = 0 
n_req = 32605 
total_req = 34279 

Dual Bus Interface Util: 
issued_total_row = 6302 
issued_total_col = 34279 
Row_Bus_Util =  0.016017 
CoL_Bus_Util = 0.087121 
Either_Row_CoL_Bus_Util = 0.102545 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.005775 
queue_avg = 4.535850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53585
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393465 n_nop=353280 n_act=3141 n_pre=3125 n_ref_event=0 n_req=32511 n_rd=29981 n_rd_L2_A=0 n_write=0 n_wr_bk=4164 bw_util=0.1736
n_activity=151477 dram_eff=0.4508
bk0: 2166a 371268i bk1: 2289a 367723i bk2: 2051a 369121i bk3: 2121a 369345i bk4: 2083a 366893i bk5: 2207a 366511i bk6: 1902a 364728i bk7: 1903a 361861i bk8: 1676a 382122i bk9: 1708a 380870i bk10: 1472a 384833i bk11: 1464a 384792i bk12: 1677a 380664i bk13: 1722a 377654i bk14: 1780a 370480i bk15: 1760a 372267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903571
Row_Buffer_Locality_read = 0.936160
Row_Buffer_Locality_write = 0.517391
Bank_Level_Parallism = 2.902100
Bank_Level_Parallism_Col = 2.941688
Bank_Level_Parallism_Ready = 1.636551
write_to_read_ratio_blp_rw_average = 0.334634
GrpLevelPara = 1.866809 

BW Util details:
bwutil = 0.173561 
total_CMD = 393465 
util_bw = 68290 
Wasted_Col = 39685 
Wasted_Row = 16176 
Idle = 269314 

BW Util Bottlenecks: 
RCDc_limit = 15831 
RCDWRc_limit = 5017 
WTRc_limit = 5444 
RTWc_limit = 24067 
CCDLc_limit = 19821 
rwq = 0 
CCDLc_limit_alone = 15257 
WTRc_limit_alone = 5118 
RTWc_limit_alone = 19829 

Commands details: 
total_CMD = 393465 
n_nop = 353280 
Read = 29981 
Write = 0 
L2_Alloc = 0 
L2_WB = 4164 
n_act = 3141 
n_pre = 3125 
n_ref = 0 
n_req = 32511 
total_req = 34145 

Dual Bus Interface Util: 
issued_total_row = 6266 
issued_total_col = 34145 
Row_Bus_Util =  0.015925 
CoL_Bus_Util = 0.086780 
Either_Row_CoL_Bus_Util = 0.102131 
Issued_on_Two_Bus_Simul_Util = 0.000574 
issued_two_Eff = 0.005624 
queue_avg = 4.231037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23104
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393465 n_nop=353087 n_act=3141 n_pre=3125 n_ref_event=227392 n_req=32668 n_rd=30075 n_rd_L2_A=0 n_write=0 n_wr_bk=4253 bw_util=0.1745
n_activity=151662 dram_eff=0.4527
bk0: 2304a 370190i bk1: 2250a 369050i bk2: 2103a 368235i bk3: 2010a 370326i bk4: 2125a 368837i bk5: 2183a 365489i bk6: 1969a 363093i bk7: 1861a 364885i bk8: 1732a 381446i bk9: 1696a 382097i bk10: 1504a 384008i bk11: 1404a 384236i bk12: 1761a 380160i bk13: 1725a 378811i bk14: 1832a 370893i bk15: 1616a 373409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904035
Row_Buffer_Locality_read = 0.937091
Row_Buffer_Locality_write = 0.520632
Bank_Level_Parallism = 2.850883
Bank_Level_Parallism_Col = 2.902701
Bank_Level_Parallism_Ready = 1.637304
write_to_read_ratio_blp_rw_average = 0.331257
GrpLevelPara = 1.864382 

BW Util details:
bwutil = 0.174491 
total_CMD = 393465 
util_bw = 68656 
Wasted_Col = 39289 
Wasted_Row = 16928 
Idle = 268592 

BW Util Bottlenecks: 
RCDc_limit = 15276 
RCDWRc_limit = 5186 
WTRc_limit = 5822 
RTWc_limit = 22561 
CCDLc_limit = 19012 
rwq = 0 
CCDLc_limit_alone = 14842 
WTRc_limit_alone = 5506 
RTWc_limit_alone = 18707 

Commands details: 
total_CMD = 393465 
n_nop = 353087 
Read = 30075 
Write = 0 
L2_Alloc = 0 
L2_WB = 4253 
n_act = 3141 
n_pre = 3125 
n_ref = 227392 
n_req = 32668 
total_req = 34328 

Dual Bus Interface Util: 
issued_total_row = 6266 
issued_total_col = 34328 
Row_Bus_Util =  0.015925 
CoL_Bus_Util = 0.087245 
Either_Row_CoL_Bus_Util = 0.102622 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005349 
queue_avg = 4.186903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1869
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=393465 n_nop=352864 n_act=3194 n_pre=3178 n_ref_event=0 n_req=32785 n_rd=30177 n_rd_L2_A=0 n_write=0 n_wr_bk=4284 bw_util=0.1752
n_activity=154549 dram_eff=0.446
bk0: 2339a 367276i bk1: 2362a 367804i bk2: 2176a 367890i bk3: 1975a 370875i bk4: 2159a 366066i bk5: 2109a 366087i bk6: 1971a 363680i bk7: 1848a 365199i bk8: 1800a 380562i bk9: 1768a 381139i bk10: 1436a 385025i bk11: 1396a 384948i bk12: 1677a 380481i bk13: 1648a 378538i bk14: 1814a 371615i bk15: 1699a 374185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902821
Row_Buffer_Locality_read = 0.935878
Row_Buffer_Locality_write = 0.520322
Bank_Level_Parallism = 2.847469
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.619097
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.175167 
total_CMD = 393465 
util_bw = 68922 
Wasted_Col = 40564 
Wasted_Row = 16955 
Idle = 267024 

BW Util Bottlenecks: 
RCDc_limit = 15886 
RCDWRc_limit = 5237 
WTRc_limit = 5859 
RTWc_limit = 22770 
CCDLc_limit = 19735 
rwq = 0 
CCDLc_limit_alone = 15348 
WTRc_limit_alone = 5532 
RTWc_limit_alone = 18710 

Commands details: 
total_CMD = 393465 
n_nop = 352864 
Read = 30177 
Write = 0 
L2_Alloc = 0 
L2_WB = 4284 
n_act = 3194 
n_pre = 3178 
n_ref = 0 
n_req = 32785 
total_req = 34461 

Dual Bus Interface Util: 
issued_total_row = 6372 
issued_total_col = 34461 
Row_Bus_Util =  0.016195 
CoL_Bus_Util = 0.087583 
Either_Row_CoL_Bus_Util = 0.103188 
Issued_on_Two_Bus_Simul_Util = 0.000590 
issued_two_Eff = 0.005714 
queue_avg = 4.233004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.233

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196491, Miss = 29371, Miss_rate = 0.149, Pending_hits = 38, Reservation_fails = 392
L2_cache_bank[1]: Access = 192941, Miss = 24006, Miss_rate = 0.124, Pending_hits = 17, Reservation_fails = 2
L2_cache_bank[2]: Access = 187953, Miss = 22960, Miss_rate = 0.122, Pending_hits = 31, Reservation_fails = 124
L2_cache_bank[3]: Access = 192807, Miss = 22585, Miss_rate = 0.117, Pending_hits = 24, Reservation_fails = 13
L2_cache_bank[4]: Access = 189733, Miss = 24104, Miss_rate = 0.127, Pending_hits = 35, Reservation_fails = 228
L2_cache_bank[5]: Access = 189069, Miss = 24092, Miss_rate = 0.127, Pending_hits = 17, Reservation_fails = 14
L2_cache_bank[6]: Access = 188356, Miss = 23002, Miss_rate = 0.122, Pending_hits = 19, Reservation_fails = 10
L2_cache_bank[7]: Access = 188115, Miss = 23155, Miss_rate = 0.123, Pending_hits = 35, Reservation_fails = 7
L2_cache_bank[8]: Access = 192293, Miss = 23521, Miss_rate = 0.122, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[9]: Access = 187839, Miss = 22572, Miss_rate = 0.120, Pending_hits = 17, Reservation_fails = 10
L2_cache_bank[10]: Access = 191568, Miss = 23808, Miss_rate = 0.124, Pending_hits = 14, Reservation_fails = 7
L2_cache_bank[11]: Access = 189051, Miss = 23097, Miss_rate = 0.122, Pending_hits = 21, Reservation_fails = 7
L2_total_cache_accesses = 2286216
L2_total_cache_misses = 286273
L2_total_cache_miss_rate = 0.1252
L2_total_cache_pending_hits = 298
L2_total_cache_reservation_fails = 819
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1820123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 138325
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 179224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13315
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92817
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2000336
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285490
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.394
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=2286216
icnt_total_pkts_simt_to_mem=785679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.254
	minimum = 5
	maximum = 426
Network latency average = 54.5139
	minimum = 5
	maximum = 383
Slowest packet = 3055969
Flit latency average = 54.5139
	minimum = 5
	maximum = 383
Slowest flit = 3057347
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.202024
	minimum = 0.156637 (at node 1)
	maximum = 0.787792 (at node 15)
Accepted packet rate average = 0.202024
	minimum = 0.159516 (at node 16)
	maximum = 0.749784 (at node 15)
Injected flit rate average = 0.202024
	minimum = 0.156637 (at node 1)
	maximum = 0.787792 (at node 15)
Accepted flit rate average= 0.202024
	minimum = 0.159516 (at node 16)
	maximum = 0.749784 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.0299 (14 samples)
	minimum = 5 (14 samples)
	maximum = 194.929 (14 samples)
Network latency average = 26.5765 (14 samples)
	minimum = 5 (14 samples)
	maximum = 187.643 (14 samples)
Flit latency average = 26.5762 (14 samples)
	minimum = 5 (14 samples)
	maximum = 187.643 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.13266 (14 samples)
	minimum = 0.0722708 (14 samples)
	maximum = 0.361795 (14 samples)
Accepted packet rate average = 0.13266 (14 samples)
	minimum = 0.0861758 (14 samples)
	maximum = 0.327682 (14 samples)
Injected flit rate average = 0.132662 (14 samples)
	minimum = 0.0722727 (14 samples)
	maximum = 0.361795 (14 samples)
Accepted flit rate average = 0.132662 (14 samples)
	minimum = 0.0861808 (14 samples)
	maximum = 0.327682 (14 samples)
Injected packet size average = 1.00002 (14 samples)
Accepted packet size average = 1.00002 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 174154 (inst/sec)
gpgpu_simulation_rate = 3353 (cycle/sec)
gpgpu_silicon_slowdown = 298240x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b229940..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 101397
gpu_sim_insn = 2766132
gpu_ipc =      27.2802
gpu_tot_sim_cycle = 527232
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      47.1970
gpu_tot_issued_cta = 1920
gpu_occupancy = 55.8920% 
gpu_tot_occupancy = 52.5951% 
max_total_param_size = 0
gpu_stall_dramfull = 855028
gpu_stall_icnt2sh    = 1427983
partiton_level_parallism =       1.6110
partiton_level_parallism_total  =       1.7998
partiton_level_parallism_util =       2.0131
partiton_level_parallism_util_total  =       2.2852
L2_BW  =     200.1940 GB/Sec
L2_BW_total  =     177.2616 GB/Sec
gpu_total_sim_rate=158495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 80301, Miss = 64428, Miss_rate = 0.802, Pending_hits = 6649, Reservation_fails = 246968
	L1D_cache_core[1]: Access = 74906, Miss = 60730, Miss_rate = 0.811, Pending_hits = 6326, Reservation_fails = 248125
	L1D_cache_core[2]: Access = 79837, Miss = 64203, Miss_rate = 0.804, Pending_hits = 6675, Reservation_fails = 248314
	L1D_cache_core[3]: Access = 81983, Miss = 66443, Miss_rate = 0.810, Pending_hits = 6982, Reservation_fails = 254922
	L1D_cache_core[4]: Access = 74073, Miss = 59850, Miss_rate = 0.808, Pending_hits = 6248, Reservation_fails = 251886
	L1D_cache_core[5]: Access = 76463, Miss = 61658, Miss_rate = 0.806, Pending_hits = 6508, Reservation_fails = 239426
	L1D_cache_core[6]: Access = 77510, Miss = 63075, Miss_rate = 0.814, Pending_hits = 6570, Reservation_fails = 259426
	L1D_cache_core[7]: Access = 82453, Miss = 66956, Miss_rate = 0.812, Pending_hits = 6996, Reservation_fails = 258215
	L1D_cache_core[8]: Access = 74434, Miss = 59785, Miss_rate = 0.803, Pending_hits = 6433, Reservation_fails = 242808
	L1D_cache_core[9]: Access = 74315, Miss = 59929, Miss_rate = 0.806, Pending_hits = 6344, Reservation_fails = 247445
	L1D_cache_core[10]: Access = 79078, Miss = 63924, Miss_rate = 0.808, Pending_hits = 6563, Reservation_fails = 244465
	L1D_cache_core[11]: Access = 78292, Miss = 63439, Miss_rate = 0.810, Pending_hits = 6638, Reservation_fails = 257175
	L1D_cache_core[12]: Access = 79366, Miss = 64384, Miss_rate = 0.811, Pending_hits = 6778, Reservation_fails = 251458
	L1D_cache_core[13]: Access = 73995, Miss = 59830, Miss_rate = 0.809, Pending_hits = 6318, Reservation_fails = 245444
	L1D_cache_core[14]: Access = 80223, Miss = 64990, Miss_rate = 0.810, Pending_hits = 6896, Reservation_fails = 260990
	L1D_total_cache_accesses = 1167229
	L1D_total_cache_misses = 943624
	L1D_total_cache_miss_rate = 0.8084
	L1D_total_cache_pending_hits = 98924
	L1D_total_cache_reservation_fails = 3757067
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 657081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3754818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 185888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1115793
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1118208

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3164995
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 756
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 589067
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2249
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4700, 4943, 3752, 4333, 3774, 4360, 4225, 4409, 4139, 4083, 4446, 5002, 4717, 4178, 4243, 4341, 4227, 4209, 4255, 4324, 4288, 4146, 4105, 3967, 4228, 3613, 3932, 4231, 4439, 4456, 4005, 4231, 441, 452, 441, 474, 441, 452, 452, 452, 441, 452, 452, 463, 452, 452, 441, 463, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 3636023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 657081
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2935999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5143351	W0_Idle:312858	W0_Scoreboard:7325356	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:1043566	WS1:1045035	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5256648 {8:657081,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105132960 {40:2628324,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334784 {8:291848,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2584 
max_icnt2mem_latency = 2111 
maxmrqlatency = 1914 
max_icnt2sh_latency = 382 
averagemflatency = 390 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 103 
mrq_lat_table:52338 	19135 	25598 	23495 	43145 	41846 	26763 	19455 	12017 	2741 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	763112 	1511707 	617604 	27596 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	353788 	110638 	221799 	226766 	34330 	1479 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	157795 	132464 	113559 	175939 	1398493 	940946 	1006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	259 	774 	11 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       104        84        77        84       128       124       168       172       136       156        77       112 
dram[1]:       128       128       115       128       124        76        72        80       128       131       172       152        96       136        84        76 
dram[2]:       128       128       128       128        92       105        76        84       120       124       148       128       128       132       104        81 
dram[3]:       128       128       121       120        92        92        80        76       124       124       156       160       132       103       112        64 
dram[4]:       128       128       120       128        88        92        88        84       124       124       164       156       116       117       100        72 
dram[5]:       128       128       120       128       108        76        72       105       128       132       184       144       112       116        72        76 
maximum service time to same row:
dram[0]:     27998     19211     23695     25840     27911     28311     16399     18341     25693     29277     32404     40330     21637     21860     24185     22827 
dram[1]:     32579     28751     23341     14868     18818     19309     17079     11606     22570     48612     36010     27174     17014     29970     20406     18848 
dram[2]:     20295     26280     20302     23208     22768     29179     13671     14864     20486     22767     28698     30019     19346     34002     30939     19039 
dram[3]:     13958     21797     24050     21620     18224     21282     17393     16863     26065     26706     41182     40666     24930     21522     16339     29381 
dram[4]:     20435     17955     17993     26722     25194     26049     14322     17310     25746     25606     30338     39072     22127     17916     21576     23453 
dram[5]:     27462     19632     18299     24556     17610     18190     14251     22389     18751     30174     25629     31125     24218     23645     16898     22990 
average row accesses per activate:
dram[0]: 10.782747 10.951769 11.745098 10.526667  9.210375  9.598314  8.589888  8.087939 15.316129 14.738095 28.771429 29.200001 15.791946 14.271085  9.578754 10.111525 
dram[1]: 11.381119 10.686666 11.941406 10.947735  9.870770 10.257235  8.148248  7.945545 15.163522 14.750000 31.833334 28.054794 13.626437 15.084415  9.992095  9.412587 
dram[2]: 10.772575  9.706587 10.457338 11.306859 10.320261  9.695267  8.517712  8.166246 13.945783 14.628049 27.739725 23.677778 13.970589 15.778523 10.150944  9.640570 
dram[3]: 10.201278 10.711039 12.481781 11.786517 10.285714 10.110769  7.984772  7.909548 15.897261 14.355422 23.931034 35.982456 13.988095 13.519553  9.996296  9.562724 
dram[4]: 10.164134  9.858006 12.280155 14.064815 10.467105  9.489676  8.709678  8.208000 15.292994 17.108696 27.166666 23.595238 14.716867 12.604167  9.454861  9.248148 
dram[5]:  9.976261 10.501557 11.051546 13.052402  9.962849 10.323718  7.808252  8.357924 13.717514 14.412790 32.730160 32.451614 15.274509 13.755814  9.239726 10.846473 
average row locality = 266810/23513 = 11.347340
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       269       270       263       270       319       353       637       663       149       139        45        41        86        90       257       262 
dram[1]:       266       264       273       257       339       347       639       681       143       110        43        35       101        79       275       280 
dram[2]:       270       272       277       274       323       359       672       661       149       141        50        41        87       101       282       268 
dram[3]:       269       274       276       270       342       358       642       662       121       143        49        27        82       105       275       252 
dram[4]:       267       257       287       256       329       375       664       625       130       124        46        38        81       106       288       267 
dram[5]:       289       271       266       244       351       382       668       636       140       153        38        35        76       105       260       273 
total dram writes = 24946
bank skew: 681/27 = 25.22
chip skew: 4227/4113 = 1.03
average mf latency per bank:
dram[0]:      25630     29086     26540     28193     20176     20909     10542     11788     72383     67902    542612    724727    293133    320272     24041     26969
dram[1]:      25773     30215     24265     30495     18308     22005     10422     11764     61749     90422    555757    896379    243690    384831     21338     25486
dram[2]:      23395     24136     22717     23429     18302     17244      9280     10245     50587     61878    419637    595116    245371    215816     18856     21460
dram[3]:      24037     24129     23644     24683     18515     17806     10311     10206     67632     58962    492376    940660    305737    216502     20935     23525
dram[4]:      30471     24237     28725     24766     23388     15976     12064      9831     77648     64063    682711    635269    380010    205256     25751     20130
dram[5]:      28140     25796     29626     27566     21264     17462     11523     10678     70408     57444    786181    758627    388698    229504     26984     22873
maximum mf latency per bank:
dram[0]:       2143      1932      2150      2037      2007      2331      1998      2294      1666      1543      1996      1901      1900      1807      2000      1895
dram[1]:       2166      1593      2071      1640      1840      2312      2584      2010      1677      1702      1960      1823      2051      2071      1935      1755
dram[2]:       1917      1931      1976      2146      2216      1873      2371      1920      1629      1756      1741      1700      1782      1984      1994      1905
dram[3]:       1892      1907      2152      2007      2023      1844      1914      1995      1687      1499      1701      1676      1750      1792      1804      2158
dram[4]:       1715      1921      1621      2304      1746      1892      1851      2201      1461      1919      1651      1871      1552      1908      1847      2031
dram[5]:       2319      1824      2051      2116      1771      2037      1758      2205      1560      1730      1616      1832      1610      1859      1726      2177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487155 n_nop=432661 n_act=3964 n_pre=3948 n_ref_event=94854700478032 n_req=44789 n_rd=41527 n_rd_L2_A=0 n_write=0 n_wr_bk=5373 bw_util=0.1925
n_activity=197090 dram_eff=0.4759
bk0: 3128a 454875i bk1: 3153a 456209i bk2: 2769a 455712i bk3: 2903a 452329i bk4: 2913a 454526i bk5: 3110a 449177i bk6: 2636a 449143i bk7: 2763a 446960i bk8: 2284a 469246i bk9: 2388a 467734i bk10: 1988a 474411i bk11: 2020a 473784i bk12: 2285a 469112i bk13: 2298a 467946i bk14: 2403a 459184i bk15: 2486a 458942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911675
Row_Buffer_Locality_read = 0.941339
Row_Buffer_Locality_write = 0.534028
Bank_Level_Parallism = 2.948423
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.643153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192547 
total_CMD = 487155 
util_bw = 93800 
Wasted_Col = 50771 
Wasted_Row = 19715 
Idle = 322869 

BW Util Bottlenecks: 
RCDc_limit = 19439 
RCDWRc_limit = 6028 
WTRc_limit = 7151 
RTWc_limit = 30657 
CCDLc_limit = 26051 
rwq = 0 
CCDLc_limit_alone = 20410 
WTRc_limit_alone = 6751 
RTWc_limit_alone = 25416 

Commands details: 
total_CMD = 487155 
n_nop = 432661 
Read = 41527 
Write = 0 
L2_Alloc = 0 
L2_WB = 5373 
n_act = 3964 
n_pre = 3948 
n_ref = 94854700478032 
n_req = 44789 
total_req = 46900 

Dual Bus Interface Util: 
issued_total_row = 7912 
issued_total_col = 46900 
Row_Bus_Util =  0.016241 
CoL_Bus_Util = 0.096273 
Either_Row_CoL_Bus_Util = 0.111862 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.005836 
queue_avg = 4.799428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.79943
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487155 n_nop=433590 n_act=3863 n_pre=3847 n_ref_event=94854701324400 n_req=44007 n_rd=40778 n_rd_L2_A=0 n_write=0 n_wr_bk=5350 bw_util=0.1894
n_activity=196512 dram_eff=0.4695
bk0: 3000a 454664i bk1: 2965a 455372i bk2: 2825a 456141i bk3: 2907a 454739i bk4: 2919a 453037i bk5: 2905a 454399i bk6: 2598a 448212i bk7: 2756a 446908i bk8: 2320a 467770i bk9: 2172a 468762i bk10: 2076a 474198i bk11: 2028a 473837i bk12: 2288a 466010i bk13: 2256a 469536i bk14: 2312a 459530i bk15: 2451a 458228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912355
Row_Buffer_Locality_read = 0.942150
Row_Buffer_Locality_write = 0.536079
Bank_Level_Parallism = 2.970746
Bank_Level_Parallism_Col = 3.012225
Bank_Level_Parallism_Ready = 1.649669
write_to_read_ratio_blp_rw_average = 0.329138
GrpLevelPara = 1.890258 

BW Util details:
bwutil = 0.189377 
total_CMD = 487155 
util_bw = 92256 
Wasted_Col = 49970 
Wasted_Row = 19922 
Idle = 325007 

BW Util Bottlenecks: 
RCDc_limit = 18970 
RCDWRc_limit = 5937 
WTRc_limit = 6985 
RTWc_limit = 30596 
CCDLc_limit = 26094 
rwq = 0 
CCDLc_limit_alone = 20446 
WTRc_limit_alone = 6607 
RTWc_limit_alone = 25326 

Commands details: 
total_CMD = 487155 
n_nop = 433590 
Read = 40778 
Write = 0 
L2_Alloc = 0 
L2_WB = 5350 
n_act = 3863 
n_pre = 3847 
n_ref = 94854701324400 
n_req = 44007 
total_req = 46128 

Dual Bus Interface Util: 
issued_total_row = 7710 
issued_total_col = 46128 
Row_Bus_Util =  0.015827 
CoL_Bus_Util = 0.094689 
Either_Row_CoL_Bus_Util = 0.109955 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.005097 
queue_avg = 4.755950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.75595
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487155 n_nop=432935 n_act=3973 n_pre=3957 n_ref_event=0 n_req=44457 n_rd=41104 n_rd_L2_A=0 n_write=0 n_wr_bk=5496 bw_util=0.1913
n_activity=197298 dram_eff=0.4724
bk0: 2971a 454392i bk1: 2998a 456122i bk2: 2833a 455652i bk3: 2892a 454749i bk4: 2853a 452961i bk5: 2968a 450398i bk6: 2678a 444655i bk7: 2768a 445274i bk8: 2220a 468305i bk9: 2312a 467257i bk10: 1996a 474161i bk11: 2108a 473785i bk12: 2304a 466966i bk13: 2269a 467465i bk14: 2452a 458827i bk15: 2482a 458420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910723
Row_Buffer_Locality_read = 0.940979
Row_Buffer_Locality_write = 0.539815
Bank_Level_Parallism = 3.022982
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.673504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191315 
total_CMD = 487155 
util_bw = 93200 
Wasted_Col = 50095 
Wasted_Row = 20181 
Idle = 323679 

BW Util Bottlenecks: 
RCDc_limit = 19393 
RCDWRc_limit = 6044 
WTRc_limit = 6916 
RTWc_limit = 31696 
CCDLc_limit = 25742 
rwq = 0 
CCDLc_limit_alone = 19694 
WTRc_limit_alone = 6521 
RTWc_limit_alone = 26043 

Commands details: 
total_CMD = 487155 
n_nop = 432935 
Read = 41104 
Write = 0 
L2_Alloc = 0 
L2_WB = 5496 
n_act = 3973 
n_pre = 3957 
n_ref = 0 
n_req = 44457 
total_req = 46600 

Dual Bus Interface Util: 
issued_total_row = 7930 
issued_total_col = 46600 
Row_Bus_Util =  0.016278 
CoL_Bus_Util = 0.095657 
Either_Row_CoL_Bus_Util = 0.111299 
Issued_on_Two_Bus_Simul_Util = 0.000636 
issued_two_Eff = 0.005717 
queue_avg = 5.044836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.04484
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487155 n_nop=433076 n_act=3918 n_pre=3902 n_ref_event=0 n_req=44444 n_rd=41225 n_rd_L2_A=0 n_write=0 n_wr_bk=5331 bw_util=0.1911
n_activity=197142 dram_eff=0.4723
bk0: 2962a 457958i bk1: 3053a 454493i bk2: 2859a 454711i bk3: 2921a 456520i bk4: 2887a 453168i bk5: 2983a 450691i bk6: 2702a 448539i bk7: 2699a 445741i bk8: 2248a 469906i bk9: 2296a 468501i bk10: 2052a 472949i bk11: 2036a 474114i bk12: 2285a 469014i bk13: 2330a 464901i bk14: 2468a 457633i bk15: 2444a 458265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911979
Row_Buffer_Locality_read = 0.941904
Row_Buffer_Locality_write = 0.528736
Bank_Level_Parallism = 2.981489
Bank_Level_Parallism_Col = 3.019379
Bank_Level_Parallism_Ready = 1.668990
write_to_read_ratio_blp_rw_average = 0.327603
GrpLevelPara = 1.906270 

BW Util details:
bwutil = 0.191134 
total_CMD = 487155 
util_bw = 93112 
Wasted_Col = 50159 
Wasted_Row = 19912 
Idle = 323972 

BW Util Bottlenecks: 
RCDc_limit = 19323 
RCDWRc_limit = 6005 
WTRc_limit = 6791 
RTWc_limit = 31496 
CCDLc_limit = 26186 
rwq = 0 
CCDLc_limit_alone = 20314 
WTRc_limit_alone = 6410 
RTWc_limit_alone = 26005 

Commands details: 
total_CMD = 487155 
n_nop = 433076 
Read = 41225 
Write = 0 
L2_Alloc = 0 
L2_WB = 5331 
n_act = 3918 
n_pre = 3902 
n_ref = 0 
n_req = 44444 
total_req = 46556 

Dual Bus Interface Util: 
issued_total_row = 7820 
issued_total_col = 46556 
Row_Bus_Util =  0.016052 
CoL_Bus_Util = 0.095567 
Either_Row_CoL_Bus_Util = 0.111010 
Issued_on_Two_Bus_Simul_Util = 0.000610 
issued_two_Eff = 0.005492 
queue_avg = 4.926102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9261
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487155 n_nop=433079 n_act=3902 n_pre=3886 n_ref_event=227392 n_req=44464 n_rd=41183 n_rd_L2_A=0 n_write=0 n_wr_bk=5403 bw_util=0.1913
n_activity=196568 dram_eff=0.474
bk0: 3096a 456698i bk1: 3018a 455255i bk2: 2903a 454464i bk3: 2818a 456788i bk4: 2913a 454625i bk5: 2919a 451356i bk6: 2777a 447078i bk7: 2649a 448560i bk8: 2312a 468097i bk9: 2280a 470269i bk10: 2096a 473501i bk11: 1960a 473562i bk12: 2369a 468227i bk13: 2333a 467051i bk14: 2472a 457854i bk15: 2268a 460244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912379
Row_Buffer_Locality_read = 0.942428
Row_Buffer_Locality_write = 0.535203
Bank_Level_Parallism = 2.936220
Bank_Level_Parallism_Col = 2.977076
Bank_Level_Parallism_Ready = 1.651395
write_to_read_ratio_blp_rw_average = 0.325526
GrpLevelPara = 1.893027 

BW Util details:
bwutil = 0.191257 
total_CMD = 487155 
util_bw = 93172 
Wasted_Col = 49887 
Wasted_Row = 20268 
Idle = 323828 

BW Util Bottlenecks: 
RCDc_limit = 18720 
RCDWRc_limit = 5994 
WTRc_limit = 7232 
RTWc_limit = 29728 
CCDLc_limit = 25550 
rwq = 0 
CCDLc_limit_alone = 20076 
WTRc_limit_alone = 6849 
RTWc_limit_alone = 24637 

Commands details: 
total_CMD = 487155 
n_nop = 433079 
Read = 41183 
Write = 0 
L2_Alloc = 0 
L2_WB = 5403 
n_act = 3902 
n_pre = 3886 
n_ref = 227392 
n_req = 44464 
total_req = 46586 

Dual Bus Interface Util: 
issued_total_row = 7788 
issued_total_col = 46586 
Row_Bus_Util =  0.015987 
CoL_Bus_Util = 0.095629 
Either_Row_CoL_Bus_Util = 0.111004 
Issued_on_Two_Bus_Simul_Util = 0.000612 
issued_two_Eff = 0.005511 
queue_avg = 4.826833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.82683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=487155 n_nop=432831 n_act=3931 n_pre=3915 n_ref_event=0 n_req=44649 n_rd=41349 n_rd_L2_A=0 n_write=0 n_wr_bk=5429 bw_util=0.192
n_activity=199246 dram_eff=0.4696
bk0: 3103a 453582i bk1: 3138a 455345i bk2: 2976a 454355i bk3: 2783a 457559i bk4: 2919a 451809i bk5: 2909a 451670i bk6: 2747a 447504i bk7: 2632a 448218i bk8: 2336a 468057i bk9: 2380a 467225i bk10: 2040a 474139i bk11: 1992a 474223i bk12: 2265a 469092i bk13: 2272a 466093i bk14: 2474a 458682i bk15: 2383a 460951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912137
Row_Buffer_Locality_read = 0.942103
Row_Buffer_Locality_write = 0.536667
Bank_Level_Parallism = 2.945648
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.646872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192046 
total_CMD = 487155 
util_bw = 93556 
Wasted_Col = 50899 
Wasted_Row = 20235 
Idle = 322465 

BW Util Bottlenecks: 
RCDc_limit = 19218 
RCDWRc_limit = 6097 
WTRc_limit = 7276 
RTWc_limit = 30037 
CCDLc_limit = 25980 
rwq = 0 
CCDLc_limit_alone = 20374 
WTRc_limit_alone = 6880 
RTWc_limit_alone = 24827 

Commands details: 
total_CMD = 487155 
n_nop = 432831 
Read = 41349 
Write = 0 
L2_Alloc = 0 
L2_WB = 5429 
n_act = 3931 
n_pre = 3915 
n_ref = 0 
n_req = 44649 
total_req = 46778 

Dual Bus Interface Util: 
issued_total_row = 7846 
issued_total_col = 46778 
Row_Bus_Util =  0.016106 
CoL_Bus_Util = 0.096023 
Either_Row_CoL_Bus_Util = 0.111513 
Issued_on_Two_Bus_Simul_Util = 0.000616 
issued_two_Eff = 0.005522 
queue_avg = 4.906100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 248893, Miss = 35226, Miss_rate = 0.142, Pending_hits = 38, Reservation_fails = 396
L2_cache_bank[1]: Access = 246542, Miss = 29814, Miss_rate = 0.121, Pending_hits = 19, Reservation_fails = 8
L2_cache_bank[2]: Access = 240329, Miss = 28799, Miss_rate = 0.120, Pending_hits = 35, Reservation_fails = 126
L2_cache_bank[3]: Access = 246731, Miss = 28425, Miss_rate = 0.115, Pending_hits = 29, Reservation_fails = 18
L2_cache_bank[4]: Access = 241856, Miss = 29998, Miss_rate = 0.124, Pending_hits = 36, Reservation_fails = 236
L2_cache_bank[5]: Access = 240720, Miss = 29882, Miss_rate = 0.124, Pending_hits = 17, Reservation_fails = 21
L2_cache_bank[6]: Access = 241556, Miss = 28874, Miss_rate = 0.120, Pending_hits = 23, Reservation_fails = 18
L2_cache_bank[7]: Access = 240746, Miss = 28971, Miss_rate = 0.120, Pending_hits = 35, Reservation_fails = 11
L2_cache_bank[8]: Access = 245857, Miss = 29373, Miss_rate = 0.119, Pending_hits = 30, Reservation_fails = 14
L2_cache_bank[9]: Access = 239630, Miss = 28300, Miss_rate = 0.118, Pending_hits = 17, Reservation_fails = 15
L2_cache_bank[10]: Access = 245708, Miss = 29563, Miss_rate = 0.120, Pending_hits = 14, Reservation_fails = 12
L2_cache_bank[11]: Access = 241994, Miss = 29015, Miss_rate = 0.120, Pending_hits = 25, Reservation_fails = 10
L2_total_cache_accesses = 2920562
L2_total_cache_misses = 356240
L2_total_cache_miss_rate = 0.1220
L2_total_cache_pending_hits = 318
L2_total_cache_reservation_fails = 885
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2381068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 189017
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 182638
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 94223
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2628324
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291848
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 152
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.407
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2920562
icnt_total_pkts_simt_to_mem=949034
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.6127
	minimum = 5
	maximum = 551
Network latency average = 78.5214
	minimum = 5
	maximum = 551
Slowest packet = 3082810
Flit latency average = 78.5214
	minimum = 5
	maximum = 551
Slowest flit = 3082937
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.291374
	minimum = 0.100851 (at node 6)
	maximum = 0.533941 (at node 25)
Accepted packet rate average = 0.291374
	minimum = 0.131394 (at node 20)
	maximum = 0.449481 (at node 2)
Injected flit rate average = 0.291374
	minimum = 0.100851 (at node 6)
	maximum = 0.533941 (at node 25)
Accepted flit rate average= 0.291374
	minimum = 0.131394 (at node 20)
	maximum = 0.449481 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.9354 (15 samples)
	minimum = 5 (15 samples)
	maximum = 218.667 (15 samples)
Network latency average = 30.0395 (15 samples)
	minimum = 5 (15 samples)
	maximum = 211.867 (15 samples)
Flit latency average = 30.0392 (15 samples)
	minimum = 5 (15 samples)
	maximum = 211.867 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.143241 (15 samples)
	minimum = 0.0741762 (15 samples)
	maximum = 0.373271 (15 samples)
Accepted packet rate average = 0.143241 (15 samples)
	minimum = 0.0891904 (15 samples)
	maximum = 0.335802 (15 samples)
Injected flit rate average = 0.143243 (15 samples)
	minimum = 0.074178 (15 samples)
	maximum = 0.373271 (15 samples)
Accepted flit rate average = 0.143243 (15 samples)
	minimum = 0.089195 (15 samples)
	maximum = 0.335802 (15 samples)
Injected packet size average = 1.00001 (15 samples)
Accepted packet size average = 1.00001 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 37 sec (157 sec)
gpgpu_simulation_rate = 158495 (inst/sec)
gpgpu_simulation_rate = 3358 (cycle/sec)
gpgpu_silicon_slowdown = 297796x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b2298cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cfa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2560
gpu_sim_insn = 1122762
gpu_ipc =     438.5789
gpu_tot_sim_cycle = 529792
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      49.0882
gpu_tot_issued_cta = 2048
gpu_occupancy = 69.9030% 
gpu_tot_occupancy = 52.6807% 
max_total_param_size = 0
gpu_stall_dramfull = 855028
gpu_stall_icnt2sh    = 1427983
partiton_level_parallism =       1.3078
partiton_level_parallism_total  =       1.7974
partiton_level_parallism_util =       2.1475
partiton_level_parallism_util_total  =       2.2846
L2_BW  =      61.0500 GB/Sec
L2_BW_total  =     176.7000 GB/Sec
gpu_total_sim_rate=164598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 80657, Miss = 64644, Miss_rate = 0.801, Pending_hits = 6757, Reservation_fails = 246968
	L1D_cache_core[1]: Access = 75206, Miss = 60909, Miss_rate = 0.810, Pending_hits = 6422, Reservation_fails = 248125
	L1D_cache_core[2]: Access = 80125, Miss = 64368, Miss_rate = 0.803, Pending_hits = 6771, Reservation_fails = 248314
	L1D_cache_core[3]: Access = 82315, Miss = 66642, Miss_rate = 0.810, Pending_hits = 7090, Reservation_fails = 254922
	L1D_cache_core[4]: Access = 74361, Miss = 60016, Miss_rate = 0.807, Pending_hits = 6344, Reservation_fails = 251886
	L1D_cache_core[5]: Access = 76783, Miss = 61852, Miss_rate = 0.806, Pending_hits = 6604, Reservation_fails = 239426
	L1D_cache_core[6]: Access = 77834, Miss = 63264, Miss_rate = 0.813, Pending_hits = 6678, Reservation_fails = 259426
	L1D_cache_core[7]: Access = 82785, Miss = 67154, Miss_rate = 0.811, Pending_hits = 7104, Reservation_fails = 258215
	L1D_cache_core[8]: Access = 74802, Miss = 60015, Miss_rate = 0.802, Pending_hits = 6541, Reservation_fails = 242808
	L1D_cache_core[9]: Access = 74663, Miss = 60137, Miss_rate = 0.805, Pending_hits = 6452, Reservation_fails = 247445
	L1D_cache_core[10]: Access = 79386, Miss = 64109, Miss_rate = 0.808, Pending_hits = 6659, Reservation_fails = 244465
	L1D_cache_core[11]: Access = 78580, Miss = 63603, Miss_rate = 0.809, Pending_hits = 6734, Reservation_fails = 257175
	L1D_cache_core[12]: Access = 79714, Miss = 64597, Miss_rate = 0.810, Pending_hits = 6886, Reservation_fails = 251458
	L1D_cache_core[13]: Access = 74367, Miss = 60061, Miss_rate = 0.808, Pending_hits = 6426, Reservation_fails = 245444
	L1D_cache_core[14]: Access = 80535, Miss = 65176, Miss_rate = 0.809, Pending_hits = 6992, Reservation_fails = 260990
	L1D_total_cache_accesses = 1172113
	L1D_total_cache_misses = 946547
	L1D_total_cache_miss_rate = 0.8076
	L1D_total_cache_pending_hits = 100460
	L1D_total_cache_reservation_fails = 3757067
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 100244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 657593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3754818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 196128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 288954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1139818
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1142233

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3164995
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 756
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 589067
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2249
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4754, 5019, 3828, 4398, 3828, 4436, 4290, 4474, 4226, 4148, 4511, 5056, 4771, 4243, 4308, 4417, 4314, 4274, 4320, 4389, 4364, 4211, 4181, 4032, 4304, 3678, 3986, 4285, 4504, 4532, 4059, 4296, 517, 506, 506, 528, 495, 506, 506, 517, 517, 528, 528, 517, 506, 539, 517, 528, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 3636023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 657593
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2935999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5148080	W0_Idle:318707	W0_Scoreboard:7344073	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:1066046	WS1:1067218	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5260744 {8:657593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105214880 {40:2630372,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357472 {8:294684,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2584 
max_icnt2mem_latency = 2111 
maxmrqlatency = 1914 
max_icnt2sh_latency = 382 
averagemflatency = 390 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 103 
mrq_lat_table:52692 	19324 	25929 	23914 	43639 	42019 	26764 	19455 	12017 	2741 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	766569 	1513134 	617604 	27596 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	357108 	110666 	221799 	226766 	34330 	1479 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	161609 	133060 	113964 	176008 	1398493 	940946 	1006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	265 	774 	11 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       104        84        77        84       128       124       168       172       136       156        77       112 
dram[1]:       128       128       115       128       124        76        72        80       128       131       172       152        96       136        84        76 
dram[2]:       128       128       128       128        92       105        76        84       120       124       148       128       128       132       104        81 
dram[3]:       128       128       121       120        92        92        80        76       124       124       156       160       132       103       112        64 
dram[4]:       128       128       120       128        88        92        88        84       124       124       164       156       116       117       100        72 
dram[5]:       128       128       120       128       108        76        72       105       128       132       184       144       112       116        72        76 
maximum service time to same row:
dram[0]:     27998     19211     23695     25840     27911     28311     16399     18341     25693     29277     32404     40330     21637     21860     24185     22827 
dram[1]:     32579     28751     23341     14868     18818     19309     17079     11606     22570     48612     36010     27174     17014     29970     20406     18848 
dram[2]:     20295     26280     20302     23208     22768     29179     13671     14864     20486     22767     28698     30019     19346     34002     30939     19039 
dram[3]:     13958     21797     24050     21620     18224     21282     17393     16863     26065     26706     41182     40666     24930     21522     16339     29381 
dram[4]:     20435     17955     17993     26722     25194     26049     14322     17310     25746     25606     30338     39072     22127     17916     21576     23453 
dram[5]:     27462     19632     18299     24556     17610     18190     14251     22389     18751     30174     25629     31125     24218     23645     16898     22990 
average row accesses per activate:
dram[0]: 10.785942 10.954984 11.745098 10.526667  9.210375  9.598314  8.592696  8.087939 16.116129 15.428572 29.056337 29.352112 15.791946 14.191617  9.582417 10.111525 
dram[1]: 11.381119 10.686666 11.898832 10.951220  9.870770 10.257235  8.148248  7.945545 15.893082 15.605263 32.014927 28.162163 13.626437 15.084415  9.956693  9.412587 
dram[2]: 10.772575  9.706587 10.425170 11.306859 10.320261  9.695267  8.517712  8.148241 14.698795 15.390244 28.027027 23.813187 13.970589 15.778523 10.158490  9.609929 
dram[3]: 10.204473 10.679611 12.481781 11.746268 10.285714 10.082822  7.984772  7.909548 16.719177 15.078313 24.204546 35.913792 13.988095 13.519553  9.966789  9.566308 
dram[4]: 10.164134  9.858006 12.280155 14.064815 10.436066  9.489676  8.709678  8.208000 16.063694 17.949276 27.278481 24.023809 14.716867 12.604167  9.429066  9.248148 
dram[5]:  9.982196 10.501557 11.054983 13.052402  9.938272 10.323718  7.808252  8.357924 14.378531 15.162790 32.718750 33.032257 15.274509 13.755814  9.239726 10.846473 
average row locality = 268771/23536 = 11.419570
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       269       270       263       270       319       353       637       663       149       139        45        41        86        90       257       262 
dram[1]:       266       264       273       257       339       347       639       681       143       114        43        35       101        79       275       280 
dram[2]:       270       272       277       274       323       359       672       661       149       141        50        41        87       101       282       268 
dram[3]:       269       274       276       270       342       358       642       662       121       143        49        27        82       105       275       252 
dram[4]:       267       257       287       256       329       375       664       625       130       124        46        38        81       106       288       267 
dram[5]:       290       271       266       244       351       382       668       636       140       154        38        35        76       105       260       273 
total dram writes = 24952
bank skew: 681/27 = 25.22
chip skew: 4227/4113 = 1.03
average mf latency per bank:
dram[0]:      25630     29086     26540     28193     20183     20915     10555     11801     73558     68204    543066    725181    293199    320328     24041     26969
dram[1]:      25773     30215     24265     30495     18316     22012     10435     11775     62028     87597    556192    896875    243746    384906     21338     25486
dram[2]:      23395     24136     22717     23429     18312     17253      9292     10254     50877     62172    420038    595560    245439    215861     18856     21460
dram[3]:      24037     24129     23644     24683     18519     17815     10323     10217     67962     59242    492815    941306    305791    216554     20935     23525
dram[4]:      30471     24237     28725     24766     23393     15983     12077      9843     77967     64394    683072    635778    380064    205302     25751     20130
dram[5]:      28043     25796     29626     27566     21270     17468     11535     10691     70693     57343    786653    759072    388766    229560     26984     22873
maximum mf latency per bank:
dram[0]:       2143      1932      2150      2037      2007      2331      1998      2294      1666      1543      1996      1901      1900      1807      2000      1895
dram[1]:       2166      1593      2071      1640      1840      2312      2584      2010      1677      1702      1960      1823      2051      2071      1935      1755
dram[2]:       1917      1931      1976      2146      2216      1873      2371      1920      1629      1756      1741      1700      1782      1984      1994      1905
dram[3]:       1892      1907      2152      2007      2023      1844      1914      1995      1687      1499      1701      1676      1750      1792      1804      2158
dram[4]:       1715      1921      1621      2304      1746      1892      1851      2201      1461      1919      1651      1871      1552      1908      1847      2031
dram[5]:       2319      1824      2051      2116      1771      2037      1758      2205      1560      1730      1616      1832      1610      1859      1726      2177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489520 n_nop=434686 n_act=3967 n_pre=3951 n_ref_event=94854700478032 n_req=45123 n_rd=41855 n_rd_L2_A=0 n_write=0 n_wr_bk=5379 bw_util=0.193
n_activity=198007 dram_eff=0.4771
bk0: 3128a 457182i bk1: 3153a 458572i bk2: 2769a 458075i bk3: 2903a 454693i bk4: 2913a 456891i bk5: 3110a 451542i bk6: 2636a 451508i bk7: 2763a 449327i bk8: 2408a 471287i bk9: 2504a 469790i bk10: 2036a 476638i bk11: 2060a 476025i bk12: 2285a 471477i bk13: 2298a 470255i bk14: 2403a 461530i bk15: 2486a 461303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912262
Row_Buffer_Locality_read = 0.941775
Row_Buffer_Locality_write = 0.534272
Bank_Level_Parallism = 2.942858
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.638727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192981 
total_CMD = 489520 
util_bw = 94468 
Wasted_Col = 50871 
Wasted_Row = 19727 
Idle = 324454 

BW Util Bottlenecks: 
RCDc_limit = 19443 
RCDWRc_limit = 6034 
WTRc_limit = 7151 
RTWc_limit = 30700 
CCDLc_limit = 26119 
rwq = 0 
CCDLc_limit_alone = 20476 
WTRc_limit_alone = 6751 
RTWc_limit_alone = 25457 

Commands details: 
total_CMD = 489520 
n_nop = 434686 
Read = 41855 
Write = 0 
L2_Alloc = 0 
L2_WB = 5379 
n_act = 3967 
n_pre = 3951 
n_ref = 94854700478032 
n_req = 45123 
total_req = 47234 

Dual Bus Interface Util: 
issued_total_row = 7918 
issued_total_col = 47234 
Row_Bus_Util =  0.016175 
CoL_Bus_Util = 0.096490 
Either_Row_CoL_Bus_Util = 0.112016 
Issued_on_Two_Bus_Simul_Util = 0.000650 
issued_two_Eff = 0.005799 
queue_avg = 4.784558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.78456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489520 n_nop=435616 n_act=3867 n_pre=3851 n_ref_event=94854701324400 n_req=44336 n_rd=41102 n_rd_L2_A=0 n_write=0 n_wr_bk=5357 bw_util=0.1898
n_activity=197586 dram_eff=0.4703
bk0: 3000a 457029i bk1: 2965a 457737i bk2: 2825a 458487i bk3: 2907a 457103i bk4: 2919a 455401i bk5: 2905a 456763i bk6: 2598a 450576i bk7: 2756a 449272i bk8: 2436a 469872i bk9: 2300a 470821i bk10: 2120a 476440i bk11: 2064a 476089i bk12: 2288a 468373i bk13: 2256a 471900i bk14: 2312a 461876i bk15: 2451a 460593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912915
Row_Buffer_Locality_read = 0.942558
Row_Buffer_Locality_write = 0.536178
Bank_Level_Parallism = 2.963142
Bank_Level_Parallism_Col = 3.003496
Bank_Level_Parallism_Ready = 1.645141
write_to_read_ratio_blp_rw_average = 0.327506
GrpLevelPara = 1.887813 

BW Util details:
bwutil = 0.189815 
total_CMD = 489520 
util_bw = 92918 
Wasted_Col = 50109 
Wasted_Row = 19955 
Idle = 326538 

BW Util Bottlenecks: 
RCDc_limit = 18977 
RCDWRc_limit = 5951 
WTRc_limit = 6985 
RTWc_limit = 30602 
CCDLc_limit = 26208 
rwq = 0 
CCDLc_limit_alone = 20560 
WTRc_limit_alone = 6607 
RTWc_limit_alone = 25332 

Commands details: 
total_CMD = 489520 
n_nop = 435616 
Read = 41102 
Write = 0 
L2_Alloc = 0 
L2_WB = 5357 
n_act = 3867 
n_pre = 3851 
n_ref = 94854701324400 
n_req = 44336 
total_req = 46459 

Dual Bus Interface Util: 
issued_total_row = 7718 
issued_total_col = 46459 
Row_Bus_Util =  0.015766 
CoL_Bus_Util = 0.094907 
Either_Row_CoL_Bus_Util = 0.110116 
Issued_on_Two_Bus_Simul_Util = 0.000558 
issued_two_Eff = 0.005065 
queue_avg = 4.738522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.73852
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489520 n_nop=434951 n_act=3978 n_pre=3962 n_ref_event=0 n_req=44797 n_rd=41436 n_rd_L2_A=0 n_write=0 n_wr_bk=5504 bw_util=0.1918
n_activity=198345 dram_eff=0.4733
bk0: 2971a 456756i bk1: 2998a 458487i bk2: 2833a 457990i bk3: 2892a 457112i bk4: 2853a 455326i bk5: 2968a 452763i bk6: 2678a 447020i bk7: 2768a 447621i bk8: 2344a 470345i bk9: 2436a 469289i bk10: 2044a 476388i bk11: 2144a 476041i bk12: 2304a 469328i bk13: 2269a 469827i bk14: 2452a 461190i bk15: 2482a 460765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911289
Row_Buffer_Locality_read = 0.941428
Row_Buffer_Locality_write = 0.539720
Bank_Level_Parallism = 3.016287
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.668810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191780 
total_CMD = 489520 
util_bw = 93880 
Wasted_Col = 50191 
Wasted_Row = 20217 
Idle = 325232 

BW Util Bottlenecks: 
RCDc_limit = 19397 
RCDWRc_limit = 6069 
WTRc_limit = 6916 
RTWc_limit = 31707 
CCDLc_limit = 25807 
rwq = 0 
CCDLc_limit_alone = 19759 
WTRc_limit_alone = 6521 
RTWc_limit_alone = 26054 

Commands details: 
total_CMD = 489520 
n_nop = 434951 
Read = 41436 
Write = 0 
L2_Alloc = 0 
L2_WB = 5504 
n_act = 3978 
n_pre = 3962 
n_ref = 0 
n_req = 44797 
total_req = 46940 

Dual Bus Interface Util: 
issued_total_row = 7940 
issued_total_col = 46940 
Row_Bus_Util =  0.016220 
CoL_Bus_Util = 0.095890 
Either_Row_CoL_Bus_Util = 0.111475 
Issued_on_Two_Bus_Simul_Util = 0.000635 
issued_two_Eff = 0.005699 
queue_avg = 5.029807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.02981
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489520 n_nop=435102 n_act=3924 n_pre=3908 n_ref_event=0 n_req=44771 n_rd=41545 n_rd_L2_A=0 n_write=0 n_wr_bk=5338 bw_util=0.1915
n_activity=198149 dram_eff=0.4732
bk0: 2962a 460235i bk1: 3053a 456756i bk2: 2859a 457074i bk3: 2921a 458864i bk4: 2887a 455532i bk5: 2983a 453030i bk6: 2702a 450901i bk7: 2699a 448104i bk8: 2368a 471988i bk9: 2416a 470588i bk10: 2100a 475187i bk11: 2068a 476382i bk12: 2285a 471377i bk13: 2330a 467266i bk14: 2468a 459945i bk15: 2444a 460598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912488
Row_Buffer_Locality_read = 0.942304
Row_Buffer_Locality_write = 0.528518
Bank_Level_Parallism = 2.975004
Bank_Level_Parallism_Col = 3.011320
Bank_Level_Parallism_Ready = 1.664698
write_to_read_ratio_blp_rw_average = 0.326691
GrpLevelPara = 1.903875 

BW Util details:
bwutil = 0.191547 
total_CMD = 489520 
util_bw = 93766 
Wasted_Col = 50344 
Wasted_Row = 19924 
Idle = 325486 

BW Util Bottlenecks: 
RCDc_limit = 19340 
RCDWRc_limit = 6025 
WTRc_limit = 6791 
RTWc_limit = 31595 
CCDLc_limit = 26318 
rwq = 0 
CCDLc_limit_alone = 20429 
WTRc_limit_alone = 6410 
RTWc_limit_alone = 26087 

Commands details: 
total_CMD = 489520 
n_nop = 435102 
Read = 41545 
Write = 0 
L2_Alloc = 0 
L2_WB = 5338 
n_act = 3924 
n_pre = 3908 
n_ref = 0 
n_req = 44771 
total_req = 46883 

Dual Bus Interface Util: 
issued_total_row = 7832 
issued_total_col = 46883 
Row_Bus_Util =  0.015999 
CoL_Bus_Util = 0.095773 
Either_Row_CoL_Bus_Util = 0.111166 
Issued_on_Two_Bus_Simul_Util = 0.000607 
issued_two_Eff = 0.005458 
queue_avg = 4.908106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.90811
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489520 n_nop=435126 n_act=3905 n_pre=3889 n_ref_event=227392 n_req=44776 n_rd=41491 n_rd_L2_A=0 n_write=0 n_wr_bk=5407 bw_util=0.1916
n_activity=197506 dram_eff=0.4749
bk0: 3096a 459062i bk1: 3018a 457620i bk2: 2903a 456829i bk3: 2818a 459153i bk4: 2913a 456970i bk5: 2919a 453720i bk6: 2777a 449442i bk7: 2649a 450926i bk8: 2432a 470153i bk9: 2396a 472335i bk10: 2132a 475762i bk11: 1996a 475844i bk12: 2369a 470591i bk13: 2333a 469415i bk14: 2472a 460199i bk15: 2268a 462608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912922
Row_Buffer_Locality_read = 0.942831
Row_Buffer_Locality_write = 0.535160
Bank_Level_Parallism = 2.929867
Bank_Level_Parallism_Col = 2.969729
Bank_Level_Parallism_Ready = 1.647161
write_to_read_ratio_blp_rw_average = 0.323964
GrpLevelPara = 1.891268 

BW Util details:
bwutil = 0.191608 
total_CMD = 489520 
util_bw = 93796 
Wasted_Col = 49995 
Wasted_Row = 20292 
Idle = 325437 

BW Util Bottlenecks: 
RCDc_limit = 18723 
RCDWRc_limit = 6008 
WTRc_limit = 7232 
RTWc_limit = 29728 
CCDLc_limit = 25644 
rwq = 0 
CCDLc_limit_alone = 20170 
WTRc_limit_alone = 6849 
RTWc_limit_alone = 24637 

Commands details: 
total_CMD = 489520 
n_nop = 435126 
Read = 41491 
Write = 0 
L2_Alloc = 0 
L2_WB = 5407 
n_act = 3905 
n_pre = 3889 
n_ref = 227392 
n_req = 44776 
total_req = 46898 

Dual Bus Interface Util: 
issued_total_row = 7794 
issued_total_col = 46898 
Row_Bus_Util =  0.015922 
CoL_Bus_Util = 0.095804 
Either_Row_CoL_Bus_Util = 0.111117 
Issued_on_Two_Bus_Simul_Util = 0.000609 
issued_two_Eff = 0.005479 
queue_avg = 4.812079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.81208
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489520 n_nop=434873 n_act=3933 n_pre=3917 n_ref_event=0 n_req=44968 n_rd=41661 n_rd_L2_A=0 n_write=0 n_wr_bk=5436 bw_util=0.1924
n_activity=200166 dram_eff=0.4706
bk0: 3103a 455775i bk1: 3138a 457712i bk2: 2976a 456722i bk3: 2783a 459926i bk4: 2919a 454101i bk5: 2909a 454034i bk6: 2747a 449868i bk7: 2632a 450582i bk8: 2452a 470140i bk9: 2508a 469269i bk10: 2072a 476410i bk11: 2028a 476505i bk12: 2265a 471455i bk13: 2272a 468456i bk14: 2474a 461047i bk15: 2383a 463317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912716
Row_Buffer_Locality_read = 0.942512
Row_Buffer_Locality_write = 0.537345
Bank_Level_Parallism = 2.940473
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.642657
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192421 
total_CMD = 489520 
util_bw = 94194 
Wasted_Col = 51017 
Wasted_Row = 20239 
Idle = 324070 

BW Util Bottlenecks: 
RCDc_limit = 19218 
RCDWRc_limit = 6097 
WTRc_limit = 7276 
RTWc_limit = 30085 
CCDLc_limit = 26080 
rwq = 0 
CCDLc_limit_alone = 20464 
WTRc_limit_alone = 6880 
RTWc_limit_alone = 24865 

Commands details: 
total_CMD = 489520 
n_nop = 434873 
Read = 41661 
Write = 0 
L2_Alloc = 0 
L2_WB = 5436 
n_act = 3933 
n_pre = 3917 
n_ref = 0 
n_req = 44968 
total_req = 47097 

Dual Bus Interface Util: 
issued_total_row = 7850 
issued_total_col = 47097 
Row_Bus_Util =  0.016036 
CoL_Bus_Util = 0.096211 
Either_Row_CoL_Bus_Util = 0.111634 
Issued_on_Two_Bus_Simul_Util = 0.000613 
issued_two_Eff = 0.005490 
queue_avg = 4.888268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.88827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 249945, Miss = 36157, Miss_rate = 0.145, Pending_hits = 38, Reservation_fails = 396
L2_cache_bank[1]: Access = 246900, Miss = 30021, Miss_rate = 0.122, Pending_hits = 19, Reservation_fails = 8
L2_cache_bank[2]: Access = 240686, Miss = 29006, Miss_rate = 0.121, Pending_hits = 35, Reservation_fails = 126
L2_cache_bank[3]: Access = 247070, Miss = 28636, Miss_rate = 0.116, Pending_hits = 29, Reservation_fails = 18
L2_cache_bank[4]: Access = 242222, Miss = 30226, Miss_rate = 0.125, Pending_hits = 36, Reservation_fails = 236
L2_cache_bank[5]: Access = 241055, Miss = 30090, Miss_rate = 0.125, Pending_hits = 17, Reservation_fails = 21
L2_cache_bank[6]: Access = 241903, Miss = 29084, Miss_rate = 0.120, Pending_hits = 23, Reservation_fails = 18
L2_cache_bank[7]: Access = 241095, Miss = 29173, Miss_rate = 0.121, Pending_hits = 35, Reservation_fails = 11
L2_cache_bank[8]: Access = 246192, Miss = 29572, Miss_rate = 0.120, Pending_hits = 30, Reservation_fails = 14
L2_cache_bank[9]: Access = 239988, Miss = 28506, Miss_rate = 0.119, Pending_hits = 17, Reservation_fails = 15
L2_cache_bank[10]: Access = 246057, Miss = 29755, Miss_rate = 0.121, Pending_hits = 14, Reservation_fails = 12
L2_cache_bank[11]: Access = 242333, Miss = 29227, Miss_rate = 0.121, Pending_hits = 25, Reservation_fails = 10
L2_total_cache_accesses = 2925446
L2_total_cache_misses = 359453
L2_total_cache_miss_rate = 0.1229
L2_total_cache_pending_hits = 318
L2_total_cache_reservation_fails = 885
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2381192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 190739
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95155
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2630372
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294684
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 152
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.405
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2925446
icnt_total_pkts_simt_to_mem=952382
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.70129
	minimum = 5
	maximum = 36
Network latency average = 6.70129
	minimum = 5
	maximum = 36
Slowest packet = 3870407
Flit latency average = 6.70129
	minimum = 5
	maximum = 36
Slowest flit = 3870534
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.119097
	minimum = 0.075 (at node 2)
	maximum = 0.410938 (at node 15)
Accepted packet rate average = 0.119097
	minimum = 0.0816406 (at node 20)
	maximum = 0.359375 (at node 15)
Injected flit rate average = 0.119097
	minimum = 0.075 (at node 2)
	maximum = 0.410938 (at node 15)
Accepted flit rate average= 0.119097
	minimum = 0.0816406 (at node 20)
	maximum = 0.359375 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.3583 (16 samples)
	minimum = 5 (16 samples)
	maximum = 207.25 (16 samples)
Network latency average = 28.5809 (16 samples)
	minimum = 5 (16 samples)
	maximum = 200.875 (16 samples)
Flit latency average = 28.5806 (16 samples)
	minimum = 5 (16 samples)
	maximum = 200.875 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.141732 (16 samples)
	minimum = 0.0742277 (16 samples)
	maximum = 0.375625 (16 samples)
Accepted packet rate average = 0.141732 (16 samples)
	minimum = 0.0887185 (16 samples)
	maximum = 0.337275 (16 samples)
Injected flit rate average = 0.141734 (16 samples)
	minimum = 0.0742293 (16 samples)
	maximum = 0.375625 (16 samples)
Accepted flit rate average = 0.141734 (16 samples)
	minimum = 0.0887229 (16 samples)
	maximum = 0.337275 (16 samples)
Injected packet size average = 1.00001 (16 samples)
Accepted packet size average = 1.00001 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 38 sec (158 sec)
gpgpu_simulation_rate = 164598 (inst/sec)
gpgpu_simulation_rate = 3353 (cycle/sec)
gpgpu_silicon_slowdown = 298240x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b229940..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 11807
gpu_sim_insn = 1283661
gpu_ipc =     108.7203
gpu_tot_sim_cycle = 541599
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      50.3882
gpu_tot_issued_cta = 2176
gpu_occupancy = 26.4134% 
gpu_tot_occupancy = 52.1337% 
max_total_param_size = 0
gpu_stall_dramfull = 855028
gpu_stall_icnt2sh    = 1427983
partiton_level_parallism =       0.4204
partiton_level_parallism_total  =       1.7674
partiton_level_parallism_util =       1.2676
partiton_level_parallism_util_total  =       2.2752
L2_BW  =      47.9363 GB/Sec
L2_BW_total  =     173.8930 GB/Sec
gpu_total_sim_rate=168458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 81255, Miss = 64960, Miss_rate = 0.799, Pending_hits = 6853, Reservation_fails = 246968
	L1D_cache_core[1]: Access = 75747, Miss = 61185, Miss_rate = 0.808, Pending_hits = 6519, Reservation_fails = 248125
	L1D_cache_core[2]: Access = 80665, Miss = 64642, Miss_rate = 0.801, Pending_hits = 6868, Reservation_fails = 248314
	L1D_cache_core[3]: Access = 82824, Miss = 66895, Miss_rate = 0.808, Pending_hits = 7186, Reservation_fails = 254922
	L1D_cache_core[4]: Access = 74997, Miss = 60363, Miss_rate = 0.805, Pending_hits = 6441, Reservation_fails = 251886
	L1D_cache_core[5]: Access = 77397, Miss = 62176, Miss_rate = 0.803, Pending_hits = 6712, Reservation_fails = 239426
	L1D_cache_core[6]: Access = 78416, Miss = 63566, Miss_rate = 0.811, Pending_hits = 6776, Reservation_fails = 259426
	L1D_cache_core[7]: Access = 83422, Miss = 67472, Miss_rate = 0.809, Pending_hits = 7215, Reservation_fails = 258215
	L1D_cache_core[8]: Access = 75321, Miss = 60278, Miss_rate = 0.800, Pending_hits = 6637, Reservation_fails = 242808
	L1D_cache_core[9]: Access = 75289, Miss = 60468, Miss_rate = 0.803, Pending_hits = 6561, Reservation_fails = 247445
	L1D_cache_core[10]: Access = 79942, Miss = 64399, Miss_rate = 0.806, Pending_hits = 6755, Reservation_fails = 244465
	L1D_cache_core[11]: Access = 79077, Miss = 63854, Miss_rate = 0.807, Pending_hits = 6830, Reservation_fails = 257175
	L1D_cache_core[12]: Access = 80290, Miss = 64893, Miss_rate = 0.808, Pending_hits = 6995, Reservation_fails = 251458
	L1D_cache_core[13]: Access = 75096, Miss = 60435, Miss_rate = 0.805, Pending_hits = 6550, Reservation_fails = 245444
	L1D_cache_core[14]: Access = 81146, Miss = 65500, Miss_rate = 0.807, Pending_hits = 7113, Reservation_fails = 260990
	L1D_total_cache_accesses = 1180884
	L1D_total_cache_misses = 951086
	L1D_total_cache_miss_rate = 0.8054
	L1D_total_cache_pending_hits = 102011
	L1D_total_cache_reservation_fails = 3757067
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 661834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3754818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1181598
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1184013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3164995
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 756
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 589067
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2249
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4875, 5151, 3990, 4612, 4075, 4516, 4452, 4606, 4443, 4280, 4591, 5199, 4974, 4364, 4388, 4497, 4476, 4395, 4515, 4636, 4444, 4362, 4313, 4142, 4466, 3799, 4285, 4535, 4699, 4675, 4202, 4480, 517, 506, 506, 528, 495, 506, 506, 517, 517, 528, 528, 517, 506, 539, 517, 528, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 3636712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661834
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2935999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5155381	W0_Idle:329982	W0_Scoreboard:7567550	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:1104439	WS1:1104622	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5294672 {8:661834,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105893440 {40:2647336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363256 {8:295407,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2584 
max_icnt2mem_latency = 2111 
maxmrqlatency = 1914 
max_icnt2sh_latency = 382 
averagemflatency = 388 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 102 
mrq_lat_table:54309 	19967 	26837 	24501 	45415 	43513 	27156 	19517 	12017 	2741 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	778485 	1518905 	617604 	27596 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	362072 	110666 	221799 	226766 	34330 	1479 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	174941 	137174 	114204 	176009 	1398493 	940946 	1006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	285 	778 	11 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       104        84        77        84       128       124       168       172       136       156        77       112 
dram[1]:       128       128       115       128       124        76        72        80       128       131       172       152        96       136        84        76 
dram[2]:       128       128       128       128        92       105        76        84       129       128       148       128       128       132       104        81 
dram[3]:       128       128       121       120        92        92        80        76       124       124       156       160       132       103       112        64 
dram[4]:       128       128       124       128        88        92        88        84       125       124       164       156       116       117       100        72 
dram[5]:       128       128       120       128       108        76        72       105       128       138       184       144       120       116        72       128 
maximum service time to same row:
dram[0]:     27998     19211     23695     25840     27911     28311     16399     18341     25693     29277     32404     40330     21637     21860     24185     22827 
dram[1]:     32579     28751     23341     14868     18818     19309     17079     11606     22570     48612     36010     27174     17014     29970     20406     18848 
dram[2]:     20295     26280     20302     23208     22768     29179     13671     14864     20486     22767     28698     30019     19346     34002     30939     19039 
dram[3]:     13958     21797     24050     21620     18224     21282     17393     16863     26065     26706     41182     40666     24930     21522     16339     29381 
dram[4]:     20435     17955     17993     26722     25194     26049     14322     17310     25746     25606     30338     39072     22127     17916     21576     23453 
dram[5]:     27462     19632     18299     24556     17610     18190     14251     22389     18751     30174     25629     31125     24218     23645     16898     22990 
average row accesses per activate:
dram[0]: 10.779503 10.952532 11.638783 10.559871  9.258427  9.684932  8.763587  8.218750 16.113924 15.283237 28.092106 28.263159 15.694805 13.994186  9.530249 10.120438 
dram[1]: 11.334471 10.665595 11.847328 10.938145  9.895209 10.246106  8.240932  8.028503 15.606061 15.538462 31.100000 27.333334 13.519553 14.937107  9.931034  9.398648 
dram[2]: 10.688312  9.673470 10.451505 11.300353 10.299685  9.678062  8.614173  8.330900 14.488372 15.294118 27.506493 23.357895 13.750000 15.519231 10.103703  9.585366 
dram[3]: 10.184375 10.800632 12.396078 11.683637 10.435898 10.026786  8.068796  7.985507 16.566668 14.877907 24.155556 34.015873 14.023392 13.508197  9.931159  9.598592 
dram[4]: 10.150887  9.785295 12.262358 13.995496 10.466666  9.575145  8.732648  8.229591 15.743902 17.907801 26.542170 23.348314 14.567251 12.578680  9.459184  9.152174 
dram[5]:  9.919309 10.411411 11.013468 12.737500  9.924699 10.266253  7.901409  8.492105 14.405556 15.056180 30.352112 31.402985 14.955975 13.670455  9.213333 10.660079 
average row locality = 276250/24264 = 11.385180
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       270       272       263       270       319       353       641       667       149       139        45        41        86        90       257       262 
dram[1]:       266       265       274       257       339       348       639       682       143       114        43        35       101        79       275       280 
dram[2]:       270       272       277       274       323       359       672       663       149       141        50        41        87       101       282       268 
dram[3]:       269       274       277       270       342       358       642       664       121       143        49        27        82       105       275       252 
dram[4]:       267       257       287       256       329       375       666       629       130       124        46        38        81       106       288       267 
dram[5]:       290       271       268       244       351       382       670       636       140       154        40        35        76       105       263       273 
total dram writes = 24987
bank skew: 682/27 = 25.26
chip skew: 4229/4124 = 1.03
average mf latency per bank:
dram[0]:      25634     28933     26635     28312     20293     21030     10576     11830     73664     68322    544567    726889    293851    320931     24112     27025
dram[1]:      25847     30220     24227     30548     18419     22046     10523     11844     62121     87724    557277    898630    244279    385713     21402     25579
dram[2]:      23472     24216     22788     23502     18416     17366      9376     10311     50983     62332    421217    597241    246092    216441     18892     21500
dram[3]:      24106     24257     23636     24759     18604     17898     10400     10265     68063     59359    493793    943975    306515    217136     20980     23585
dram[4]:      30567     24318     28806     24842     23508     16074     12126      9861     78112     64506    684361    637320    380830    205833     25806     20170
dram[5]:      28121     25894     29468     27651     21342     17544     11579     10780     70793     57477    749093    760891    389584    230035     26749     22958
maximum mf latency per bank:
dram[0]:       2143      1932      2150      2037      2007      2331      1998      2294      1666      1543      1996      1901      1900      1807      2000      1895
dram[1]:       2166      1593      2071      1640      1840      2312      2584      2010      1677      1702      1960      1823      2051      2071      1935      1755
dram[2]:       1917      1931      1976      2146      2216      1873      2371      1920      1629      1756      1741      1700      1782      1984      1994      1905
dram[3]:       1892      1907      2152      2007      2023      1844      1914      1995      1687      1499      1701      1676      1750      1792      1804      2158
dram[4]:       1715      1921      1621      2304      1746      1892      1851      2201      1461      1919      1651      1871      1552      1908      1847      2031
dram[5]:       2319      1824      2051      2116      1771      2037      1758      2205      1560      1730      1616      1832      1610      1859      1726      2177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500429 n_nop=444002 n_act=4087 n_pre=4071 n_ref_event=94854700478032 n_req=46479 n_rd=43187 n_rd_L2_A=0 n_write=0 n_wr_bk=5408 bw_util=0.1942
n_activity=203370 dram_eff=0.4779
bk0: 3220a 467465i bk1: 3205a 469104i bk2: 2833a 468394i bk3: 3007a 465123i bk4: 3009a 467049i bk5: 3226a 461925i bk6: 2800a 461626i bk7: 2959a 459163i bk8: 2456a 481916i bk9: 2556a 480360i bk10: 2108a 487166i bk11: 2124a 486622i bk12: 2349a 482089i bk13: 2334a 480955i bk14: 2463a 472036i bk15: 2538a 471885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912240
Row_Buffer_Locality_read = 0.941209
Row_Buffer_Locality_write = 0.532199
Bank_Level_Parallism = 2.918733
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.625939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.194213 
total_CMD = 500429 
util_bw = 97190 
Wasted_Col = 52140 
Wasted_Row = 20227 
Idle = 330872 

BW Util Bottlenecks: 
RCDc_limit = 20153 
RCDWRc_limit = 6077 
WTRc_limit = 7223 
RTWc_limit = 30989 
CCDLc_limit = 26707 
rwq = 0 
CCDLc_limit_alone = 21031 
WTRc_limit_alone = 6823 
RTWc_limit_alone = 25713 

Commands details: 
total_CMD = 500429 
n_nop = 444002 
Read = 43187 
Write = 0 
L2_Alloc = 0 
L2_WB = 5408 
n_act = 4087 
n_pre = 4071 
n_ref = 94854700478032 
n_req = 46479 
total_req = 48595 

Dual Bus Interface Util: 
issued_total_row = 8158 
issued_total_col = 48595 
Row_Bus_Util =  0.016302 
CoL_Bus_Util = 0.097107 
Either_Row_CoL_Bus_Util = 0.112757 
Issued_on_Two_Bus_Simul_Util = 0.000651 
issued_two_Eff = 0.005777 
queue_avg = 4.737919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.73792
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500429 n_nop=445063 n_act=3989 n_pre=3973 n_ref_event=94854701324400 n_req=45557 n_rd=42302 n_rd_L2_A=0 n_write=0 n_wr_bk=5378 bw_util=0.1906
n_activity=203014 dram_eff=0.4697
bk0: 3064a 467561i bk1: 3073a 467945i bk2: 2869a 468975i bk3: 2947a 467691i bk4: 3015a 465834i bk5: 3001a 466951i bk6: 2754a 460717i bk7: 2924a 459200i bk8: 2484a 480460i bk9: 2352a 481415i bk10: 2152a 487190i bk11: 2112a 486696i bk12: 2336a 478967i bk13: 2308a 482529i bk14: 2372a 472273i bk15: 2539a 470960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912571
Row_Buffer_Locality_read = 0.941776
Row_Buffer_Locality_write = 0.533026
Bank_Level_Parallism = 2.934733
Bank_Level_Parallism_Col = 2.972487
Bank_Level_Parallism_Ready = 1.634945
write_to_read_ratio_blp_rw_average = 0.322937
GrpLevelPara = 1.878955 

BW Util details:
bwutil = 0.190556 
total_CMD = 500429 
util_bw = 95360 
Wasted_Col = 51549 
Wasted_Row = 20631 
Idle = 332889 

BW Util Bottlenecks: 
RCDc_limit = 19775 
RCDWRc_limit = 6025 
WTRc_limit = 7045 
RTWc_limit = 30950 
CCDLc_limit = 26839 
rwq = 0 
CCDLc_limit_alone = 21140 
WTRc_limit_alone = 6667 
RTWc_limit_alone = 25629 

Commands details: 
total_CMD = 500429 
n_nop = 445063 
Read = 42302 
Write = 0 
L2_Alloc = 0 
L2_WB = 5378 
n_act = 3989 
n_pre = 3973 
n_ref = 94854701324400 
n_req = 45557 
total_req = 47680 

Dual Bus Interface Util: 
issued_total_row = 7962 
issued_total_col = 47680 
Row_Bus_Util =  0.015910 
CoL_Bus_Util = 0.095278 
Either_Row_CoL_Bus_Util = 0.110637 
Issued_on_Two_Bus_Simul_Util = 0.000552 
issued_two_Eff = 0.004985 
queue_avg = 4.679369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.67937
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500429 n_nop=444370 n_act=4100 n_pre=4084 n_ref_event=0 n_req=46050 n_rd=42664 n_rd_L2_A=0 n_write=0 n_wr_bk=5530 bw_util=0.1926
n_activity=203775 dram_eff=0.473
bk0: 3039a 467156i bk1: 3070a 468834i bk2: 2893a 468641i bk3: 2956a 467562i bk4: 2953a 465540i bk5: 3084a 462835i bk6: 2834a 457251i bk7: 2948a 457781i bk8: 2396a 480932i bk9: 2512a 479785i bk10: 2088a 487060i bk11: 2196a 486636i bk12: 2348a 479910i bk13: 2337a 480395i bk14: 2488a 471902i bk15: 2522a 471439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911053
Row_Buffer_Locality_read = 0.940746
Row_Buffer_Locality_write = 0.536917
Bank_Level_Parallism = 2.983873
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.655915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192611 
total_CMD = 500429 
util_bw = 96388 
Wasted_Col = 51657 
Wasted_Row = 20846 
Idle = 331538 

BW Util Bottlenecks: 
RCDc_limit = 20217 
RCDWRc_limit = 6148 
WTRc_limit = 6980 
RTWc_limit = 32008 
CCDLc_limit = 26439 
rwq = 0 
CCDLc_limit_alone = 20356 
WTRc_limit_alone = 6583 
RTWc_limit_alone = 26322 

Commands details: 
total_CMD = 500429 
n_nop = 444370 
Read = 42664 
Write = 0 
L2_Alloc = 0 
L2_WB = 5530 
n_act = 4100 
n_pre = 4084 
n_ref = 0 
n_req = 46050 
total_req = 48194 

Dual Bus Interface Util: 
issued_total_row = 8184 
issued_total_col = 48194 
Row_Bus_Util =  0.016354 
CoL_Bus_Util = 0.096305 
Either_Row_CoL_Bus_Util = 0.112022 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.005690 
queue_avg = 4.974056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.97406
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500429 n_nop=444616 n_act=4030 n_pre=4014 n_ref_event=0 n_req=45959 n_rd=42717 n_rd_L2_A=0 n_write=0 n_wr_bk=5355 bw_util=0.1921
n_activity=203506 dram_eff=0.4724
bk0: 3026a 470827i bk1: 3165a 467123i bk2: 2931a 467239i bk3: 2985a 469196i bk4: 2975a 466065i bk5: 3063a 463278i bk6: 2838a 461177i bk7: 2855a 458204i bk8: 2412a 482680i bk9: 2472a 481175i bk10: 2144a 485928i bk11: 2128a 487014i bk12: 2333a 482105i bk13: 2382a 477975i bk14: 2508a 470625i bk15: 2500a 471090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912444
Row_Buffer_Locality_read = 0.941663
Row_Buffer_Locality_write = 0.527452
Bank_Level_Parallism = 2.943372
Bank_Level_Parallism_Col = 2.977646
Bank_Level_Parallism_Ready = 1.654371
write_to_read_ratio_blp_rw_average = 0.321342
GrpLevelPara = 1.895066 

BW Util details:
bwutil = 0.192123 
total_CMD = 500429 
util_bw = 96144 
Wasted_Col = 51794 
Wasted_Row = 20539 
Idle = 331952 

BW Util Bottlenecks: 
RCDc_limit = 20156 
RCDWRc_limit = 6075 
WTRc_limit = 6857 
RTWc_limit = 31951 
CCDLc_limit = 26933 
rwq = 0 
CCDLc_limit_alone = 21007 
WTRc_limit_alone = 6475 
RTWc_limit_alone = 26407 

Commands details: 
total_CMD = 500429 
n_nop = 444616 
Read = 42717 
Write = 0 
L2_Alloc = 0 
L2_WB = 5355 
n_act = 4030 
n_pre = 4014 
n_ref = 0 
n_req = 45959 
total_req = 48072 

Dual Bus Interface Util: 
issued_total_row = 8044 
issued_total_col = 48072 
Row_Bus_Util =  0.016074 
CoL_Bus_Util = 0.096062 
Either_Row_CoL_Bus_Util = 0.111530 
Issued_on_Two_Bus_Simul_Util = 0.000605 
issued_two_Eff = 0.005429 
queue_avg = 4.839913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.83991
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500429 n_nop=444586 n_act=4026 n_pre=4010 n_ref_event=227392 n_req=45987 n_rd=42683 n_rd_L2_A=0 n_write=0 n_wr_bk=5429 bw_util=0.1923
n_activity=202898 dram_eff=0.4742
bk0: 3180a 469490i bk1: 3078a 467878i bk2: 2971a 467361i bk3: 2886a 469784i bk4: 3025a 467287i bk5: 3015a 464146i bk6: 2933a 459630i bk7: 2793a 461050i bk8: 2492a 480661i bk9: 2444a 482996i bk10: 2180a 486423i bk11: 2056a 486479i bk12: 2417a 481259i bk13: 2389a 480018i bk14: 2528a 470865i bk15: 2296a 473291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912584
Row_Buffer_Locality_read = 0.941968
Row_Buffer_Locality_write = 0.532990
Bank_Level_Parallism = 2.897217
Bank_Level_Parallism_Col = 2.932038
Bank_Level_Parallism_Ready = 1.634600
write_to_read_ratio_blp_rw_average = 0.317937
GrpLevelPara = 1.878382 

BW Util details:
bwutil = 0.192283 
total_CMD = 500429 
util_bw = 96224 
Wasted_Col = 51519 
Wasted_Row = 20874 
Idle = 331812 

BW Util Bottlenecks: 
RCDc_limit = 19580 
RCDWRc_limit = 6076 
WTRc_limit = 7307 
RTWc_limit = 29963 
CCDLc_limit = 26306 
rwq = 0 
CCDLc_limit_alone = 20786 
WTRc_limit_alone = 6923 
RTWc_limit_alone = 24827 

Commands details: 
total_CMD = 500429 
n_nop = 444586 
Read = 42683 
Write = 0 
L2_Alloc = 0 
L2_WB = 5429 
n_act = 4026 
n_pre = 4010 
n_ref = 227392 
n_req = 45987 
total_req = 48112 

Dual Bus Interface Util: 
issued_total_row = 8036 
issued_total_col = 48112 
Row_Bus_Util =  0.016058 
CoL_Bus_Util = 0.096142 
Either_Row_CoL_Bus_Util = 0.111590 
Issued_on_Two_Bus_Simul_Util = 0.000609 
issued_two_Eff = 0.005462 
queue_avg = 4.756049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.75605
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=500429 n_nop=444255 n_act=4070 n_pre=4054 n_ref_event=0 n_req=46218 n_rd=42885 n_rd_L2_A=0 n_write=0 n_wr_bk=5466 bw_util=0.1932
n_activity=205614 dram_eff=0.4703
bk0: 3179a 466115i bk1: 3230a 467883i bk2: 3028a 467151i bk3: 2847a 470354i bk4: 2991a 464362i bk5: 3001a 464388i bk6: 2895a 460019i bk7: 2800a 460755i bk8: 2500a 480804i bk9: 2580a 479809i bk10: 2132a 486925i bk11: 2084a 487109i bk12: 2305a 482102i bk13: 2312a 479179i bk14: 2538a 471534i bk15: 2463a 473604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912112
Row_Buffer_Locality_read = 0.941541
Row_Buffer_Locality_write = 0.533453
Bank_Level_Parallism = 2.913176
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.633621
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193238 
total_CMD = 500429 
util_bw = 96702 
Wasted_Col = 52517 
Wasted_Row = 20874 
Idle = 330336 

BW Util Bottlenecks: 
RCDc_limit = 20098 
RCDWRc_limit = 6191 
WTRc_limit = 7415 
RTWc_limit = 30395 
CCDLc_limit = 26719 
rwq = 0 
CCDLc_limit_alone = 21065 
WTRc_limit_alone = 7018 
RTWc_limit_alone = 25138 

Commands details: 
total_CMD = 500429 
n_nop = 444255 
Read = 42885 
Write = 0 
L2_Alloc = 0 
L2_WB = 5466 
n_act = 4070 
n_pre = 4054 
n_ref = 0 
n_req = 46218 
total_req = 48351 

Dual Bus Interface Util: 
issued_total_row = 8124 
issued_total_col = 48351 
Row_Bus_Util =  0.016234 
CoL_Bus_Util = 0.096619 
Either_Row_CoL_Bus_Util = 0.112252 
Issued_on_Two_Bus_Simul_Util = 0.000601 
issued_two_Eff = 0.005358 
queue_avg = 4.830438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.83044

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251449, Miss = 36817, Miss_rate = 0.146, Pending_hits = 38, Reservation_fails = 396
L2_cache_bank[1]: Access = 248499, Miss = 30694, Miss_rate = 0.124, Pending_hits = 19, Reservation_fails = 8
L2_cache_bank[2]: Access = 242027, Miss = 29554, Miss_rate = 0.122, Pending_hits = 35, Reservation_fails = 126
L2_cache_bank[3]: Access = 248617, Miss = 29288, Miss_rate = 0.118, Pending_hits = 29, Reservation_fails = 18
L2_cache_bank[4]: Access = 243656, Miss = 30786, Miss_rate = 0.126, Pending_hits = 36, Reservation_fails = 236
L2_cache_bank[5]: Access = 242564, Miss = 30758, Miss_rate = 0.127, Pending_hits = 17, Reservation_fails = 21
L2_cache_bank[6]: Access = 243218, Miss = 29620, Miss_rate = 0.122, Pending_hits = 23, Reservation_fails = 18
L2_cache_bank[7]: Access = 242666, Miss = 29809, Miss_rate = 0.123, Pending_hits = 35, Reservation_fails = 11
L2_cache_bank[8]: Access = 247717, Miss = 30205, Miss_rate = 0.122, Pending_hits = 30, Reservation_fails = 14
L2_cache_bank[9]: Access = 241373, Miss = 29067, Miss_rate = 0.120, Pending_hits = 17, Reservation_fails = 15
L2_cache_bank[10]: Access = 247557, Miss = 30315, Miss_rate = 0.122, Pending_hits = 14, Reservation_fails = 12
L2_cache_bank[11]: Access = 243790, Miss = 29891, Miss_rate = 0.123, Pending_hits = 25, Reservation_fails = 10
L2_total_cache_accesses = 2943133
L2_total_cache_misses = 366804
L2_total_cache_miss_rate = 0.1246
L2_total_cache_pending_hits = 318
L2_total_cache_reservation_fails = 885
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2390808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 196608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184905
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95155
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2647336
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295407
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 152
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.398
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2943133
icnt_total_pkts_simt_to_mem=957346
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.59512
	minimum = 5
	maximum = 31
Network latency average = 5.59512
	minimum = 5
	maximum = 31
Slowest packet = 3886493
Flit latency average = 5.59512
	minimum = 5
	maximum = 31
Slowest flit = 3886620
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0710533
	minimum = 0.0232913 (at node 11)
	maximum = 0.135428 (at node 16)
Accepted packet rate average = 0.0710533
	minimum = 0.0313373 (at node 21)
	maximum = 0.122724 (at node 13)
Injected flit rate average = 0.0710533
	minimum = 0.0232913 (at node 11)
	maximum = 0.135428 (at node 16)
Accepted flit rate average= 0.0710533
	minimum = 0.0313373 (at node 21)
	maximum = 0.122724 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.9016 (17 samples)
	minimum = 5 (17 samples)
	maximum = 196.882 (17 samples)
Network latency average = 27.2288 (17 samples)
	minimum = 5 (17 samples)
	maximum = 190.882 (17 samples)
Flit latency average = 27.2285 (17 samples)
	minimum = 5 (17 samples)
	maximum = 190.882 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.137574 (17 samples)
	minimum = 0.0712314 (17 samples)
	maximum = 0.361496 (17 samples)
Accepted packet rate average = 0.137574 (17 samples)
	minimum = 0.0853432 (17 samples)
	maximum = 0.324655 (17 samples)
Injected flit rate average = 0.137576 (17 samples)
	minimum = 0.071233 (17 samples)
	maximum = 0.361496 (17 samples)
Accepted flit rate average = 0.137576 (17 samples)
	minimum = 0.0853472 (17 samples)
	maximum = 0.324655 (17 samples)
Injected packet size average = 1.00001 (17 samples)
Accepted packet size average = 1.00001 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 42 sec (162 sec)
gpgpu_simulation_rate = 168458 (inst/sec)
gpgpu_simulation_rate = 3343 (cycle/sec)
gpgpu_silicon_slowdown = 299132x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b2298cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cfa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1663
gpu_sim_insn = 1114172
gpu_ipc =     669.9772
gpu_tot_sim_cycle = 543262
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      52.2849
gpu_tot_issued_cta = 2304
gpu_occupancy = 81.2553% 
gpu_tot_occupancy = 52.2236% 
max_total_param_size = 0
gpu_stall_dramfull = 855028
gpu_stall_icnt2sh    = 1427983
partiton_level_parallism =       0.3223
partiton_level_parallism_total  =       1.7630
partiton_level_parallism_util =       1.3300
partiton_level_parallism_util_total  =       2.2743
L2_BW  =      39.8701 GB/Sec
L2_BW_total  =     173.4827 GB/Sec
gpu_total_sim_rate=174260

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 81399, Miss = 64996, Miss_rate = 0.798, Pending_hits = 6961, Reservation_fails = 246968
	L1D_cache_core[1]: Access = 75883, Miss = 61223, Miss_rate = 0.807, Pending_hits = 6615, Reservation_fails = 248125
	L1D_cache_core[2]: Access = 80793, Miss = 64674, Miss_rate = 0.800, Pending_hits = 6964, Reservation_fails = 248314
	L1D_cache_core[3]: Access = 82968, Miss = 66931, Miss_rate = 0.807, Pending_hits = 7294, Reservation_fails = 254922
	L1D_cache_core[4]: Access = 75125, Miss = 60395, Miss_rate = 0.804, Pending_hits = 6537, Reservation_fails = 251886
	L1D_cache_core[5]: Access = 77545, Miss = 62215, Miss_rate = 0.802, Pending_hits = 6820, Reservation_fails = 239426
	L1D_cache_core[6]: Access = 78552, Miss = 63604, Miss_rate = 0.810, Pending_hits = 6872, Reservation_fails = 259426
	L1D_cache_core[7]: Access = 83566, Miss = 67508, Miss_rate = 0.808, Pending_hits = 7323, Reservation_fails = 258215
	L1D_cache_core[8]: Access = 75465, Miss = 60314, Miss_rate = 0.799, Pending_hits = 6745, Reservation_fails = 242808
	L1D_cache_core[9]: Access = 75417, Miss = 60500, Miss_rate = 0.802, Pending_hits = 6657, Reservation_fails = 247445
	L1D_cache_core[10]: Access = 80070, Miss = 64431, Miss_rate = 0.805, Pending_hits = 6851, Reservation_fails = 244465
	L1D_cache_core[11]: Access = 79221, Miss = 63890, Miss_rate = 0.806, Pending_hits = 6938, Reservation_fails = 257175
	L1D_cache_core[12]: Access = 80418, Miss = 64925, Miss_rate = 0.807, Pending_hits = 7091, Reservation_fails = 251458
	L1D_cache_core[13]: Access = 75244, Miss = 60474, Miss_rate = 0.804, Pending_hits = 6658, Reservation_fails = 245444
	L1D_cache_core[14]: Access = 81290, Miss = 65536, Miss_rate = 0.806, Pending_hits = 7221, Reservation_fails = 260990
	L1D_total_cache_accesses = 1182956
	L1D_total_cache_misses = 951616
	L1D_total_cache_miss_rate = 0.8044
	L1D_total_cache_pending_hits = 103547
	L1D_total_cache_reservation_fails = 3757067
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 662346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3754818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 220704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1202108
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1204523

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3164995
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 756
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 589067
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2249
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4929, 5205, 4044, 4666, 4129, 4570, 4506, 4660, 4497, 4334, 4645, 5253, 5028, 4418, 4442, 4551, 4530, 4449, 4569, 4690, 4498, 4416, 4367, 4196, 4520, 3853, 4339, 4589, 4753, 4729, 4256, 4534, 571, 560, 560, 582, 549, 560, 560, 571, 571, 582, 582, 571, 560, 593, 571, 582, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 3636712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662346
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2935999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5159676	W0_Idle:330719	W0_Scoreboard:7572884	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:1122893	WS1:1123098	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5298768 {8:662346,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105975360 {40:2649384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363448 {8:295431,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2584 
max_icnt2mem_latency = 2111 
maxmrqlatency = 1914 
max_icnt2sh_latency = 382 
averagemflatency = 388 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 102 
mrq_lat_table:54309 	19967 	26837 	24501 	45415 	43513 	27156 	19517 	12017 	2741 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	780557 	1518905 	617604 	27596 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	362608 	110666 	221799 	226766 	34330 	1479 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	176943 	137244 	114204 	176009 	1398493 	940946 	1006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	289 	778 	11 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       104        84        77        84       128       124       168       172       136       156        77       112 
dram[1]:       128       128       115       128       124        76        72        80       128       131       172       152        96       136        84        76 
dram[2]:       128       128       128       128        92       105        76        84       129       128       148       128       128       132       104        81 
dram[3]:       128       128       121       120        92        92        80        76       124       124       156       160       132       103       112        64 
dram[4]:       128       128       124       128        88        92        88        84       125       124       164       156       116       117       100        72 
dram[5]:       128       128       120       128       108        76        72       105       128       138       184       144       120       116        72       128 
maximum service time to same row:
dram[0]:     27998     19211     23695     25840     27911     28311     16399     18341     25693     29277     32404     40330     21637     21860     24185     22827 
dram[1]:     32579     28751     23341     14868     18818     19309     17079     11606     22570     48612     36010     27174     17014     29970     20406     18848 
dram[2]:     20295     26280     20302     23208     22768     29179     13671     14864     20486     22767     28698     30019     19346     34002     30939     19039 
dram[3]:     13958     21797     24050     21620     18224     21282     17393     16863     26065     26706     41182     40666     24930     21522     16339     29381 
dram[4]:     20435     17955     17993     26722     25194     26049     14322     17310     25746     25606     30338     39072     22127     17916     21576     23453 
dram[5]:     27462     19632     18299     24556     17610     18190     14251     22389     18751     30174     25629     31125     24218     23645     16898     22990 
average row accesses per activate:
dram[0]: 10.779503 10.952532 11.638783 10.559871  9.258427  9.684932  8.763587  8.218750 16.113924 15.283237 28.092106 28.263159 15.694805 13.994186  9.530249 10.120438 
dram[1]: 11.334471 10.665595 11.847328 10.938145  9.895209 10.246106  8.240932  8.028503 15.606061 15.538462 31.100000 27.333334 13.519553 14.937107  9.931034  9.398648 
dram[2]: 10.688312  9.673470 10.451505 11.300353 10.299685  9.678062  8.614173  8.330900 14.488372 15.294118 27.506493 23.357895 13.750000 15.519231 10.103703  9.585366 
dram[3]: 10.184375 10.800632 12.396078 11.683637 10.435898 10.026786  8.068796  7.985507 16.566668 14.877907 24.155556 34.015873 14.023392 13.508197  9.931159  9.598592 
dram[4]: 10.150887  9.785295 12.262358 13.995496 10.466666  9.575145  8.732648  8.229591 15.743902 17.907801 26.542170 23.348314 14.567251 12.578680  9.459184  9.152174 
dram[5]:  9.919309 10.411411 11.013468 12.737500  9.924699 10.266253  7.901409  8.492105 14.405556 15.056180 30.352112 31.402985 14.955975 13.670455  9.213333 10.660079 
average row locality = 276250/24264 = 11.385180
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       270       272       263       270       319       353       641       667       149       139        45        41        86        90       257       262 
dram[1]:       266       265       274       257       339       348       639       682       143       114        43        35       101        79       275       280 
dram[2]:       270       272       277       274       323       359       672       663       149       141        50        41        87       101       282       268 
dram[3]:       269       274       277       270       342       358       642       664       121       143        49        27        82       105       275       252 
dram[4]:       267       257       287       256       329       375       666       629       130       124        46        38        81       106       288       267 
dram[5]:       290       271       268       244       351       382       670       636       140       154        40        35        76       105       263       273 
total dram writes = 24987
bank skew: 682/27 = 25.26
chip skew: 4229/4124 = 1.03
average mf latency per bank:
dram[0]:      25634     28933     26635     28312     20293     21030     10576     11831     73784     68443    544706    727017    293851    320931     24112     27025
dram[1]:      25847     30220     24227     30548     18419     22046     10524     11845     62238     87871    557424    898785    244279    385713     21402     25579
dram[2]:      23472     24216     22788     23502     18416     17366      9376     10311     51096     62451    421343    597369    246094    216441     18892     21500
dram[3]:      24106     24257     23636     24759     18604     17898     10400     10265     68203     59476    493921    944181    306519    217136     20980     23585
dram[4]:      30567     24318     28806     24842     23508     16074     12126      9861     78242     64641    684475    637462    380830    205833     25806     20170
dram[5]:      28121     25894     29468     27651     21342     17544     11579     10780     70916     57585    749224    761050    389584    230035     26749     22958
maximum mf latency per bank:
dram[0]:       2143      1932      2150      2037      2007      2331      1998      2294      1666      1543      1996      1901      1900      1807      2000      1895
dram[1]:       2166      1593      2071      1640      1840      2312      2584      2010      1677      1702      1960      1823      2051      2071      1935      1755
dram[2]:       1917      1931      1976      2146      2216      1873      2371      1920      1629      1756      1741      1700      1782      1984      1994      1905
dram[3]:       1892      1907      2152      2007      2023      1844      1914      1995      1687      1499      1701      1676      1750      1792      1804      2158
dram[4]:       1715      1921      1621      2304      1746      1892      1851      2201      1461      1919      1651      1871      1552      1908      1847      2031
dram[5]:       2319      1824      2051      2116      1771      2037      1758      2205      1560      1730      1616      1832      1610      1859      1726      2177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501965 n_nop=445538 n_act=4087 n_pre=4071 n_ref_event=94854700478032 n_req=46479 n_rd=43187 n_rd_L2_A=0 n_write=0 n_wr_bk=5408 bw_util=0.1936
n_activity=203370 dram_eff=0.4779
bk0: 3220a 469001i bk1: 3205a 470640i bk2: 2833a 469930i bk3: 3007a 466659i bk4: 3009a 468585i bk5: 3226a 463461i bk6: 2800a 463162i bk7: 2959a 460699i bk8: 2456a 483452i bk9: 2556a 481896i bk10: 2108a 488702i bk11: 2124a 488158i bk12: 2349a 483625i bk13: 2334a 482491i bk14: 2463a 473572i bk15: 2538a 473421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912240
Row_Buffer_Locality_read = 0.941209
Row_Buffer_Locality_write = 0.532199
Bank_Level_Parallism = 2.918733
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.625939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193619 
total_CMD = 501965 
util_bw = 97190 
Wasted_Col = 52140 
Wasted_Row = 20227 
Idle = 332408 

BW Util Bottlenecks: 
RCDc_limit = 20153 
RCDWRc_limit = 6077 
WTRc_limit = 7223 
RTWc_limit = 30989 
CCDLc_limit = 26707 
rwq = 0 
CCDLc_limit_alone = 21031 
WTRc_limit_alone = 6823 
RTWc_limit_alone = 25713 

Commands details: 
total_CMD = 501965 
n_nop = 445538 
Read = 43187 
Write = 0 
L2_Alloc = 0 
L2_WB = 5408 
n_act = 4087 
n_pre = 4071 
n_ref = 94854700478032 
n_req = 46479 
total_req = 48595 

Dual Bus Interface Util: 
issued_total_row = 8158 
issued_total_col = 48595 
Row_Bus_Util =  0.016252 
CoL_Bus_Util = 0.096810 
Either_Row_CoL_Bus_Util = 0.112412 
Issued_on_Two_Bus_Simul_Util = 0.000649 
issued_two_Eff = 0.005777 
queue_avg = 4.723421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.72342
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501965 n_nop=446599 n_act=3989 n_pre=3973 n_ref_event=94854701324400 n_req=45557 n_rd=42302 n_rd_L2_A=0 n_write=0 n_wr_bk=5378 bw_util=0.19
n_activity=203014 dram_eff=0.4697
bk0: 3064a 469097i bk1: 3073a 469481i bk2: 2869a 470511i bk3: 2947a 469227i bk4: 3015a 467370i bk5: 3001a 468487i bk6: 2754a 462253i bk7: 2924a 460736i bk8: 2484a 481996i bk9: 2352a 482951i bk10: 2152a 488726i bk11: 2112a 488232i bk12: 2336a 480503i bk13: 2308a 484065i bk14: 2372a 473809i bk15: 2539a 472496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912571
Row_Buffer_Locality_read = 0.941776
Row_Buffer_Locality_write = 0.533026
Bank_Level_Parallism = 2.934733
Bank_Level_Parallism_Col = 2.972487
Bank_Level_Parallism_Ready = 1.634945
write_to_read_ratio_blp_rw_average = 0.322937
GrpLevelPara = 1.878955 

BW Util details:
bwutil = 0.189973 
total_CMD = 501965 
util_bw = 95360 
Wasted_Col = 51549 
Wasted_Row = 20631 
Idle = 334425 

BW Util Bottlenecks: 
RCDc_limit = 19775 
RCDWRc_limit = 6025 
WTRc_limit = 7045 
RTWc_limit = 30950 
CCDLc_limit = 26839 
rwq = 0 
CCDLc_limit_alone = 21140 
WTRc_limit_alone = 6667 
RTWc_limit_alone = 25629 

Commands details: 
total_CMD = 501965 
n_nop = 446599 
Read = 42302 
Write = 0 
L2_Alloc = 0 
L2_WB = 5378 
n_act = 3989 
n_pre = 3973 
n_ref = 94854701324400 
n_req = 45557 
total_req = 47680 

Dual Bus Interface Util: 
issued_total_row = 7962 
issued_total_col = 47680 
Row_Bus_Util =  0.015862 
CoL_Bus_Util = 0.094987 
Either_Row_CoL_Bus_Util = 0.110299 
Issued_on_Two_Bus_Simul_Util = 0.000550 
issued_two_Eff = 0.004985 
queue_avg = 4.665051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.66505
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501965 n_nop=445906 n_act=4100 n_pre=4084 n_ref_event=0 n_req=46050 n_rd=42664 n_rd_L2_A=0 n_write=0 n_wr_bk=5530 bw_util=0.192
n_activity=203775 dram_eff=0.473
bk0: 3039a 468692i bk1: 3070a 470370i bk2: 2893a 470177i bk3: 2956a 469098i bk4: 2953a 467076i bk5: 3084a 464371i bk6: 2834a 458787i bk7: 2948a 459317i bk8: 2396a 482468i bk9: 2512a 481321i bk10: 2088a 488596i bk11: 2196a 488172i bk12: 2348a 481446i bk13: 2337a 481931i bk14: 2488a 473438i bk15: 2522a 472975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911053
Row_Buffer_Locality_read = 0.940746
Row_Buffer_Locality_write = 0.536917
Bank_Level_Parallism = 2.983873
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.655915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192021 
total_CMD = 501965 
util_bw = 96388 
Wasted_Col = 51657 
Wasted_Row = 20846 
Idle = 333074 

BW Util Bottlenecks: 
RCDc_limit = 20217 
RCDWRc_limit = 6148 
WTRc_limit = 6980 
RTWc_limit = 32008 
CCDLc_limit = 26439 
rwq = 0 
CCDLc_limit_alone = 20356 
WTRc_limit_alone = 6583 
RTWc_limit_alone = 26322 

Commands details: 
total_CMD = 501965 
n_nop = 445906 
Read = 42664 
Write = 0 
L2_Alloc = 0 
L2_WB = 5530 
n_act = 4100 
n_pre = 4084 
n_ref = 0 
n_req = 46050 
total_req = 48194 

Dual Bus Interface Util: 
issued_total_row = 8184 
issued_total_col = 48194 
Row_Bus_Util =  0.016304 
CoL_Bus_Util = 0.096011 
Either_Row_CoL_Bus_Util = 0.111679 
Issued_on_Two_Bus_Simul_Util = 0.000636 
issued_two_Eff = 0.005690 
queue_avg = 4.958836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.95884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501965 n_nop=446152 n_act=4030 n_pre=4014 n_ref_event=0 n_req=45959 n_rd=42717 n_rd_L2_A=0 n_write=0 n_wr_bk=5355 bw_util=0.1915
n_activity=203506 dram_eff=0.4724
bk0: 3026a 472363i bk1: 3165a 468659i bk2: 2931a 468775i bk3: 2985a 470732i bk4: 2975a 467601i bk5: 3063a 464814i bk6: 2838a 462713i bk7: 2855a 459740i bk8: 2412a 484216i bk9: 2472a 482711i bk10: 2144a 487464i bk11: 2128a 488550i bk12: 2333a 483641i bk13: 2382a 479511i bk14: 2508a 472161i bk15: 2500a 472626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912444
Row_Buffer_Locality_read = 0.941663
Row_Buffer_Locality_write = 0.527452
Bank_Level_Parallism = 2.943372
Bank_Level_Parallism_Col = 2.977646
Bank_Level_Parallism_Ready = 1.654371
write_to_read_ratio_blp_rw_average = 0.321342
GrpLevelPara = 1.895066 

BW Util details:
bwutil = 0.191535 
total_CMD = 501965 
util_bw = 96144 
Wasted_Col = 51794 
Wasted_Row = 20539 
Idle = 333488 

BW Util Bottlenecks: 
RCDc_limit = 20156 
RCDWRc_limit = 6075 
WTRc_limit = 6857 
RTWc_limit = 31951 
CCDLc_limit = 26933 
rwq = 0 
CCDLc_limit_alone = 21007 
WTRc_limit_alone = 6475 
RTWc_limit_alone = 26407 

Commands details: 
total_CMD = 501965 
n_nop = 446152 
Read = 42717 
Write = 0 
L2_Alloc = 0 
L2_WB = 5355 
n_act = 4030 
n_pre = 4014 
n_ref = 0 
n_req = 45959 
total_req = 48072 

Dual Bus Interface Util: 
issued_total_row = 8044 
issued_total_col = 48072 
Row_Bus_Util =  0.016025 
CoL_Bus_Util = 0.095768 
Either_Row_CoL_Bus_Util = 0.111189 
Issued_on_Two_Bus_Simul_Util = 0.000604 
issued_two_Eff = 0.005429 
queue_avg = 4.825103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.8251
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501965 n_nop=446122 n_act=4026 n_pre=4010 n_ref_event=227392 n_req=45987 n_rd=42683 n_rd_L2_A=0 n_write=0 n_wr_bk=5429 bw_util=0.1917
n_activity=202898 dram_eff=0.4742
bk0: 3180a 471026i bk1: 3078a 469414i bk2: 2971a 468897i bk3: 2886a 471320i bk4: 3025a 468823i bk5: 3015a 465682i bk6: 2933a 461166i bk7: 2793a 462586i bk8: 2492a 482197i bk9: 2444a 484532i bk10: 2180a 487959i bk11: 2056a 488015i bk12: 2417a 482795i bk13: 2389a 481554i bk14: 2528a 472401i bk15: 2296a 474827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912584
Row_Buffer_Locality_read = 0.941968
Row_Buffer_Locality_write = 0.532990
Bank_Level_Parallism = 2.897217
Bank_Level_Parallism_Col = 2.932038
Bank_Level_Parallism_Ready = 1.634600
write_to_read_ratio_blp_rw_average = 0.317937
GrpLevelPara = 1.878382 

BW Util details:
bwutil = 0.191695 
total_CMD = 501965 
util_bw = 96224 
Wasted_Col = 51519 
Wasted_Row = 20874 
Idle = 333348 

BW Util Bottlenecks: 
RCDc_limit = 19580 
RCDWRc_limit = 6076 
WTRc_limit = 7307 
RTWc_limit = 29963 
CCDLc_limit = 26306 
rwq = 0 
CCDLc_limit_alone = 20786 
WTRc_limit_alone = 6923 
RTWc_limit_alone = 24827 

Commands details: 
total_CMD = 501965 
n_nop = 446122 
Read = 42683 
Write = 0 
L2_Alloc = 0 
L2_WB = 5429 
n_act = 4026 
n_pre = 4010 
n_ref = 227392 
n_req = 45987 
total_req = 48112 

Dual Bus Interface Util: 
issued_total_row = 8036 
issued_total_col = 48112 
Row_Bus_Util =  0.016009 
CoL_Bus_Util = 0.095847 
Either_Row_CoL_Bus_Util = 0.111249 
Issued_on_Two_Bus_Simul_Util = 0.000608 
issued_two_Eff = 0.005462 
queue_avg = 4.741496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.7415
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501965 n_nop=445791 n_act=4070 n_pre=4054 n_ref_event=0 n_req=46218 n_rd=42885 n_rd_L2_A=0 n_write=0 n_wr_bk=5466 bw_util=0.1926
n_activity=205614 dram_eff=0.4703
bk0: 3179a 467651i bk1: 3230a 469419i bk2: 3028a 468687i bk3: 2847a 471890i bk4: 2991a 465898i bk5: 3001a 465924i bk6: 2895a 461555i bk7: 2800a 462291i bk8: 2500a 482340i bk9: 2580a 481345i bk10: 2132a 488461i bk11: 2084a 488645i bk12: 2305a 483638i bk13: 2312a 480715i bk14: 2538a 473070i bk15: 2463a 475140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912112
Row_Buffer_Locality_read = 0.941541
Row_Buffer_Locality_write = 0.533453
Bank_Level_Parallism = 2.913176
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.633621
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192647 
total_CMD = 501965 
util_bw = 96702 
Wasted_Col = 52517 
Wasted_Row = 20874 
Idle = 331872 

BW Util Bottlenecks: 
RCDc_limit = 20098 
RCDWRc_limit = 6191 
WTRc_limit = 7415 
RTWc_limit = 30395 
CCDLc_limit = 26719 
rwq = 0 
CCDLc_limit_alone = 21065 
WTRc_limit_alone = 7018 
RTWc_limit_alone = 25138 

Commands details: 
total_CMD = 501965 
n_nop = 445791 
Read = 42885 
Write = 0 
L2_Alloc = 0 
L2_WB = 5466 
n_act = 4070 
n_pre = 4054 
n_ref = 0 
n_req = 46218 
total_req = 48351 

Dual Bus Interface Util: 
issued_total_row = 8124 
issued_total_col = 48351 
Row_Bus_Util =  0.016184 
CoL_Bus_Util = 0.096323 
Either_Row_CoL_Bus_Util = 0.111908 
Issued_on_Two_Bus_Simul_Util = 0.000600 
issued_two_Eff = 0.005358 
queue_avg = 4.815657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.81566

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251631, Miss = 36817, Miss_rate = 0.146, Pending_hits = 38, Reservation_fails = 396
L2_cache_bank[1]: Access = 248668, Miss = 30694, Miss_rate = 0.123, Pending_hits = 19, Reservation_fails = 8
L2_cache_bank[2]: Access = 242205, Miss = 29554, Miss_rate = 0.122, Pending_hits = 35, Reservation_fails = 126
L2_cache_bank[3]: Access = 248788, Miss = 29288, Miss_rate = 0.118, Pending_hits = 29, Reservation_fails = 18
L2_cache_bank[4]: Access = 243833, Miss = 30786, Miss_rate = 0.126, Pending_hits = 36, Reservation_fails = 236
L2_cache_bank[5]: Access = 242732, Miss = 30758, Miss_rate = 0.127, Pending_hits = 17, Reservation_fails = 21
L2_cache_bank[6]: Access = 243397, Miss = 29620, Miss_rate = 0.122, Pending_hits = 23, Reservation_fails = 18
L2_cache_bank[7]: Access = 242836, Miss = 29809, Miss_rate = 0.123, Pending_hits = 35, Reservation_fails = 11
L2_cache_bank[8]: Access = 247885, Miss = 30205, Miss_rate = 0.122, Pending_hits = 30, Reservation_fails = 14
L2_cache_bank[9]: Access = 241542, Miss = 29067, Miss_rate = 0.120, Pending_hits = 17, Reservation_fails = 15
L2_cache_bank[10]: Access = 247727, Miss = 30315, Miss_rate = 0.122, Pending_hits = 14, Reservation_fails = 12
L2_cache_bank[11]: Access = 243961, Miss = 29891, Miss_rate = 0.123, Pending_hits = 25, Reservation_fails = 10
L2_total_cache_accesses = 2945205
L2_total_cache_misses = 366804
L2_total_cache_miss_rate = 0.1245
L2_total_cache_pending_hits = 318
L2_total_cache_reservation_fails = 885
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2392856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 196608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95155
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2649384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295431
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 152
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.397
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2945205
icnt_total_pkts_simt_to_mem=957882
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0579
	minimum = 5
	maximum = 9
Network latency average = 5.0579
	minimum = 5
	maximum = 9
Slowest packet = 3901455
Flit latency average = 5.0579
	minimum = 5
	maximum = 9
Slowest flit = 3901582
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0580833
	minimum = 0.0192423 (at node 2)
	maximum = 0.109441 (at node 15)
Accepted packet rate average = 0.0580833
	minimum = 0.0252556 (at node 20)
	maximum = 0.0889958 (at node 5)
Injected flit rate average = 0.0580833
	minimum = 0.0192423 (at node 2)
	maximum = 0.109441 (at node 15)
Accepted flit rate average= 0.0580833
	minimum = 0.0252556 (at node 20)
	maximum = 0.0889958 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.577 (18 samples)
	minimum = 5 (18 samples)
	maximum = 186.444 (18 samples)
Network latency average = 25.9971 (18 samples)
	minimum = 5 (18 samples)
	maximum = 180.778 (18 samples)
Flit latency average = 25.9968 (18 samples)
	minimum = 5 (18 samples)
	maximum = 180.778 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.133158 (18 samples)
	minimum = 0.0683431 (18 samples)
	maximum = 0.347493 (18 samples)
Accepted packet rate average = 0.133158 (18 samples)
	minimum = 0.082005 (18 samples)
	maximum = 0.311562 (18 samples)
Injected flit rate average = 0.13316 (18 samples)
	minimum = 0.0683446 (18 samples)
	maximum = 0.347493 (18 samples)
Accepted flit rate average = 0.13316 (18 samples)
	minimum = 0.0820088 (18 samples)
	maximum = 0.311562 (18 samples)
Injected packet size average = 1.00001 (18 samples)
Accepted packet size average = 1.00001 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 43 sec (163 sec)
gpgpu_simulation_rate = 174260 (inst/sec)
gpgpu_simulation_rate = 3332 (cycle/sec)
gpgpu_silicon_slowdown = 300120x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b229890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b229940..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2811
gpu_sim_insn = 1245357
gpu_ipc =     443.0299
gpu_tot_sim_cycle = 546073
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      54.2963
gpu_tot_issued_cta = 2432
gpu_occupancy = 49.5585% 
gpu_tot_occupancy = 52.2124% 
max_total_param_size = 0
gpu_stall_dramfull = 855028
gpu_stall_icnt2sh    = 1427983
partiton_level_parallism =       0.1910
partiton_level_parallism_total  =       1.7549
partiton_level_parallism_util =       1.5794
partiton_level_parallism_util_total  =       2.2737
L2_BW  =      24.2476 GB/Sec
L2_BW_total  =     172.7145 GB/Sec
gpu_total_sim_rate=179695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 81543, Miss = 65032, Miss_rate = 0.798, Pending_hits = 7069, Reservation_fails = 246968
	L1D_cache_core[1]: Access = 76027, Miss = 61259, Miss_rate = 0.806, Pending_hits = 6723, Reservation_fails = 248125
	L1D_cache_core[2]: Access = 80921, Miss = 64706, Miss_rate = 0.800, Pending_hits = 7060, Reservation_fails = 248314
	L1D_cache_core[3]: Access = 83074, Miss = 66961, Miss_rate = 0.806, Pending_hits = 7366, Reservation_fails = 254922
	L1D_cache_core[4]: Access = 75269, Miss = 60431, Miss_rate = 0.803, Pending_hits = 6645, Reservation_fails = 251886
	L1D_cache_core[5]: Access = 77689, Miss = 62251, Miss_rate = 0.801, Pending_hits = 6928, Reservation_fails = 239426
	L1D_cache_core[6]: Access = 78703, Miss = 63644, Miss_rate = 0.809, Pending_hits = 6980, Reservation_fails = 259426
	L1D_cache_core[7]: Access = 83667, Miss = 67535, Miss_rate = 0.807, Pending_hits = 7395, Reservation_fails = 258215
	L1D_cache_core[8]: Access = 75609, Miss = 60350, Miss_rate = 0.798, Pending_hits = 6853, Reservation_fails = 242808
	L1D_cache_core[9]: Access = 75566, Miss = 60539, Miss_rate = 0.801, Pending_hits = 6765, Reservation_fails = 247445
	L1D_cache_core[10]: Access = 80214, Miss = 64467, Miss_rate = 0.804, Pending_hits = 6959, Reservation_fails = 244465
	L1D_cache_core[11]: Access = 79365, Miss = 63926, Miss_rate = 0.805, Pending_hits = 7046, Reservation_fails = 257175
	L1D_cache_core[12]: Access = 80562, Miss = 64961, Miss_rate = 0.806, Pending_hits = 7199, Reservation_fails = 251458
	L1D_cache_core[13]: Access = 75393, Miss = 60513, Miss_rate = 0.803, Pending_hits = 6766, Reservation_fails = 245444
	L1D_cache_core[14]: Access = 81434, Miss = 65572, Miss_rate = 0.805, Pending_hits = 7329, Reservation_fails = 260990
	L1D_total_cache_accesses = 1185036
	L1D_total_cache_misses = 952147
	L1D_total_cache_miss_rate = 0.8035
	L1D_total_cache_pending_hits = 105083
	L1D_total_cache_reservation_fails = 3757067
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 104867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 662877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3754818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 235040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224733
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1227148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3164995
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 756
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 589067
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2249
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
5029, 5305, 4144, 4766, 4229, 4670, 4606, 4760, 4597, 4434, 4745, 5353, 5128, 4518, 4542, 4651, 4610, 4529, 4649, 4770, 4578, 4496, 4447, 4276, 4600, 3933, 4419, 4669, 4833, 4809, 4336, 4614, 571, 560, 560, 582, 549, 560, 560, 571, 571, 582, 582, 571, 560, 593, 571, 582, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 3636712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662877
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2935999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5166175	W0_Idle:333012	W0_Scoreboard:7587367	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:1143433	WS1:1143709	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5303016 {8:662877,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106060320 {40:2651508,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2584 
max_icnt2mem_latency = 2111 
maxmrqlatency = 1914 
max_icnt2sh_latency = 382 
averagemflatency = 388 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 102 
mrq_lat_table:54314 	19971 	26838 	24501 	45431 	43515 	27156 	19517 	12017 	2741 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	782662 	1518930 	617604 	27596 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	363145 	110666 	221799 	226766 	34330 	1479 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	179073 	137244 	114204 	176009 	1398493 	940946 	1006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	295 	778 	11 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       104        84        77        84       128       124       168       172       136       156        77       112 
dram[1]:       128       128       115       128       124        76        72        80       128       131       172       152        96       136        84        76 
dram[2]:       128       128       128       128        92       105        76        84       129       128       148       128       128       132       104        81 
dram[3]:       128       128       121       120        92        92        80        76       124       124       156       160       132       103       112        64 
dram[4]:       128       128       124       128        88        92        88        84       125       124       164       156       116       117       100        72 
dram[5]:       128       128       120       128       108        76        72       105       128       138       184       144       120       116        72       128 
maximum service time to same row:
dram[0]:     27998     19211     23695     25840     27911     28311     16399     18341     25693     29277     32404     40330     21637     21860     24185     22827 
dram[1]:     32579     28751     23341     14868     18818     19309     17079     11606     22570     48612     36010     27174     17014     29970     20406     18848 
dram[2]:     20295     26280     20302     23208     22768     29179     13671     14864     20486     22767     28698     30019     19346     34002     30939     19039 
dram[3]:     13958     21797     24050     21620     18224     21282     17393     16863     26065     26706     41182     40666     24930     21522     16339     29381 
dram[4]:     20435     17955     17993     26722     25194     26049     14322     17310     25746     25606     30338     39072     22127     17916     21576     23453 
dram[5]:     27462     19632     18299     24556     17610     18190     14251     22389     18751     30174     25629     31125     24218     23645     16898     22990 
average row accesses per activate:
dram[0]: 10.779503 10.952532 11.638783 10.559871  9.258427  9.684932  8.763587  8.218750 16.113924 15.283237 28.092106 28.263159 15.694805 13.994186  9.530249 10.120438 
dram[1]: 11.334471 10.665595 11.847328 10.938145  9.895209 10.246106  8.240932  8.028503 15.536144 15.538462 31.100000 27.333334 13.519553 14.937107  9.931034  9.398648 
dram[2]: 10.688312  9.673470 10.451505 11.300353 10.299685  9.678062  8.614173  8.320389 14.488372 15.228070 27.506493 23.357895 13.750000 15.519231 10.103703  9.585366 
dram[3]: 10.184375 10.800632 12.396078 11.683637 10.435898 10.026786  8.068796  7.985507 16.566668 14.877907 24.155556 34.015873 14.023392 13.508197  9.931159  9.598592 
dram[4]: 10.150887  9.797059 12.262358 13.995496 10.466666  9.575145  8.732648  8.229591 15.743902 17.907801 26.542170 23.348314 14.567251 12.578680  9.459184  9.152174 
dram[5]:  9.919309 10.411411 10.989933 12.737500  9.924699 10.266253  7.892272  8.492105 14.405556 15.056180 30.352112 31.402985 14.955975 13.615819  9.213333 10.660079 
average row locality = 276278/24270 = 11.383519
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       270       272       263       270       319       353       641       667       149       139        45        41        86        90       257       262 
dram[1]:       266       265       274       257       339       348       639       682       143       114        43        35       101        79       275       280 
dram[2]:       270       272       277       274       323       359       672       663       149       141        50        41        87       101       282       268 
dram[3]:       269       274       277       270       342       358       642       664       121       143        49        27        82       105       275       252 
dram[4]:       267       257       287       256       329       375       666       629       130       124        46        38        81       106       288       267 
dram[5]:       290       271       268       244       351       382       670       636       140       154        40        35        76       105       263       273 
total dram writes = 24987
bank skew: 682/27 = 25.26
chip skew: 4229/4124 = 1.03
average mf latency per bank:
dram[0]:      25634     28933     26637     28312     20309     21045     10602     11856     73784     68443    544706    727017    293851    320949     24112     27025
dram[1]:      25847     30222     24227     30548     18435     22061     10551     11870     62246     87871    557424    898785    244279    385720     21402     25579
dram[2]:      23472     24216     22788     23502     18432     17384      9401     10338     51096     62459    421343    597381    246094    216441     18894     21500
dram[3]:      24106     24257     23636     24759     18619     17916     10426     10290     68203     59476    493942    944181    306519    217136     20980     23585
dram[4]:      30567     24322     28806     24842     23524     16091     12151      9888     78242     64641    684475    637462    380830    205833     25806     20170
dram[5]:      28121     25894     29474     27651     21357     17561     11606     10807     70916     57585    749224    761050    389584    230051     26749     22958
maximum mf latency per bank:
dram[0]:       2143      1932      2150      2037      2007      2331      1998      2294      1666      1543      1996      1901      1900      1807      2000      1895
dram[1]:       2166      1593      2071      1640      1840      2312      2584      2010      1677      1702      1960      1823      2051      2071      1935      1755
dram[2]:       1917      1931      1976      2146      2216      1873      2371      1920      1629      1756      1741      1700      1782      1984      1994      1905
dram[3]:       1892      1907      2152      2007      2023      1844      1914      1995      1687      1499      1701      1676      1750      1792      1804      2158
dram[4]:       1715      1921      1621      2304      1746      1892      1851      2201      1461      1919      1651      1871      1552      1908      1847      2031
dram[5]:       2319      1824      2051      2116      1771      2037      1758      2205      1560      1730      1616      1832      1610      1859      1726      2177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504562 n_nop=448135 n_act=4087 n_pre=4071 n_ref_event=94854700478032 n_req=46479 n_rd=43187 n_rd_L2_A=0 n_write=0 n_wr_bk=5408 bw_util=0.1926
n_activity=203370 dram_eff=0.4779
bk0: 3220a 471598i bk1: 3205a 473237i bk2: 2833a 472527i bk3: 3007a 469256i bk4: 3009a 471182i bk5: 3226a 466058i bk6: 2800a 465759i bk7: 2959a 463296i bk8: 2456a 486049i bk9: 2556a 484493i bk10: 2108a 491299i bk11: 2124a 490755i bk12: 2349a 486222i bk13: 2334a 485088i bk14: 2463a 476169i bk15: 2538a 476018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912240
Row_Buffer_Locality_read = 0.941209
Row_Buffer_Locality_write = 0.532199
Bank_Level_Parallism = 2.918733
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.625939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192623 
total_CMD = 504562 
util_bw = 97190 
Wasted_Col = 52140 
Wasted_Row = 20227 
Idle = 335005 

BW Util Bottlenecks: 
RCDc_limit = 20153 
RCDWRc_limit = 6077 
WTRc_limit = 7223 
RTWc_limit = 30989 
CCDLc_limit = 26707 
rwq = 0 
CCDLc_limit_alone = 21031 
WTRc_limit_alone = 6823 
RTWc_limit_alone = 25713 

Commands details: 
total_CMD = 504562 
n_nop = 448135 
Read = 43187 
Write = 0 
L2_Alloc = 0 
L2_WB = 5408 
n_act = 4087 
n_pre = 4071 
n_ref = 94854700478032 
n_req = 46479 
total_req = 48595 

Dual Bus Interface Util: 
issued_total_row = 8158 
issued_total_col = 48595 
Row_Bus_Util =  0.016168 
CoL_Bus_Util = 0.096311 
Either_Row_CoL_Bus_Util = 0.111834 
Issued_on_Two_Bus_Simul_Util = 0.000646 
issued_two_Eff = 0.005777 
queue_avg = 4.699110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.69911
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504562 n_nop=449190 n_act=3990 n_pre=3974 n_ref_event=94854701324400 n_req=45561 n_rd=42306 n_rd_L2_A=0 n_write=0 n_wr_bk=5378 bw_util=0.189
n_activity=203066 dram_eff=0.4696
bk0: 3064a 471694i bk1: 3073a 472078i bk2: 2869a 473108i bk3: 2947a 471824i bk4: 3015a 469967i bk5: 3001a 471085i bk6: 2754a 464851i bk7: 2924a 463334i bk8: 2488a 484563i bk9: 2352a 485547i bk10: 2152a 491322i bk11: 2112a 490828i bk12: 2336a 483099i bk13: 2308a 486662i bk14: 2372a 476406i bk15: 2539a 475093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912557
Row_Buffer_Locality_read = 0.941758
Row_Buffer_Locality_write = 0.533026
Bank_Level_Parallism = 2.934333
Bank_Level_Parallism_Col = 2.972193
Bank_Level_Parallism_Ready = 1.634892
write_to_read_ratio_blp_rw_average = 0.322889
GrpLevelPara = 1.878824 

BW Util details:
bwutil = 0.189011 
total_CMD = 504562 
util_bw = 95368 
Wasted_Col = 51564 
Wasted_Row = 20643 
Idle = 336987 

BW Util Bottlenecks: 
RCDc_limit = 19787 
RCDWRc_limit = 6025 
WTRc_limit = 7045 
RTWc_limit = 30950 
CCDLc_limit = 26842 
rwq = 0 
CCDLc_limit_alone = 21143 
WTRc_limit_alone = 6667 
RTWc_limit_alone = 25629 

Commands details: 
total_CMD = 504562 
n_nop = 449190 
Read = 42306 
Write = 0 
L2_Alloc = 0 
L2_WB = 5378 
n_act = 3990 
n_pre = 3974 
n_ref = 94854701324400 
n_req = 45561 
total_req = 47684 

Dual Bus Interface Util: 
issued_total_row = 7964 
issued_total_col = 47684 
Row_Bus_Util =  0.015784 
CoL_Bus_Util = 0.094506 
Either_Row_CoL_Bus_Util = 0.109743 
Issued_on_Two_Bus_Simul_Util = 0.000547 
issued_two_Eff = 0.004984 
queue_avg = 4.641194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.64119
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504562 n_nop=448491 n_act=4102 n_pre=4086 n_ref_event=0 n_req=46058 n_rd=42672 n_rd_L2_A=0 n_write=0 n_wr_bk=5530 bw_util=0.1911
n_activity=203879 dram_eff=0.4728
bk0: 3039a 471289i bk1: 3070a 472967i bk2: 2893a 472774i bk3: 2956a 471695i bk4: 2953a 469673i bk5: 3084a 466969i bk6: 2834a 461385i bk7: 2952a 461884i bk8: 2396a 485065i bk9: 2516a 483887i bk10: 2088a 491191i bk11: 2196a 490768i bk12: 2348a 484043i bk13: 2337a 484528i bk14: 2488a 476035i bk15: 2522a 475572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911025
Row_Buffer_Locality_read = 0.940711
Row_Buffer_Locality_write = 0.536917
Bank_Level_Parallism = 2.983060
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.655807
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191065 
total_CMD = 504562 
util_bw = 96404 
Wasted_Col = 51687 
Wasted_Row = 20870 
Idle = 335601 

BW Util Bottlenecks: 
RCDc_limit = 20241 
RCDWRc_limit = 6148 
WTRc_limit = 6980 
RTWc_limit = 32008 
CCDLc_limit = 26445 
rwq = 0 
CCDLc_limit_alone = 20362 
WTRc_limit_alone = 6583 
RTWc_limit_alone = 26322 

Commands details: 
total_CMD = 504562 
n_nop = 448491 
Read = 42672 
Write = 0 
L2_Alloc = 0 
L2_WB = 5530 
n_act = 4102 
n_pre = 4086 
n_ref = 0 
n_req = 46058 
total_req = 48202 

Dual Bus Interface Util: 
issued_total_row = 8188 
issued_total_col = 48202 
Row_Bus_Util =  0.016228 
CoL_Bus_Util = 0.095532 
Either_Row_CoL_Bus_Util = 0.111128 
Issued_on_Two_Bus_Simul_Util = 0.000632 
issued_two_Eff = 0.005689 
queue_avg = 4.933621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.93362
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504562 n_nop=448749 n_act=4030 n_pre=4014 n_ref_event=0 n_req=45959 n_rd=42717 n_rd_L2_A=0 n_write=0 n_wr_bk=5355 bw_util=0.1905
n_activity=203506 dram_eff=0.4724
bk0: 3026a 474960i bk1: 3165a 471256i bk2: 2931a 471372i bk3: 2985a 473329i bk4: 2975a 470198i bk5: 3063a 467411i bk6: 2838a 465310i bk7: 2855a 462337i bk8: 2412a 486813i bk9: 2472a 485308i bk10: 2144a 490061i bk11: 2128a 491147i bk12: 2333a 486238i bk13: 2382a 482108i bk14: 2508a 474758i bk15: 2500a 475223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912444
Row_Buffer_Locality_read = 0.941663
Row_Buffer_Locality_write = 0.527452
Bank_Level_Parallism = 2.943372
Bank_Level_Parallism_Col = 2.977646
Bank_Level_Parallism_Ready = 1.654371
write_to_read_ratio_blp_rw_average = 0.321342
GrpLevelPara = 1.895066 

BW Util details:
bwutil = 0.190549 
total_CMD = 504562 
util_bw = 96144 
Wasted_Col = 51794 
Wasted_Row = 20539 
Idle = 336085 

BW Util Bottlenecks: 
RCDc_limit = 20156 
RCDWRc_limit = 6075 
WTRc_limit = 6857 
RTWc_limit = 31951 
CCDLc_limit = 26933 
rwq = 0 
CCDLc_limit_alone = 21007 
WTRc_limit_alone = 6475 
RTWc_limit_alone = 26407 

Commands details: 
total_CMD = 504562 
n_nop = 448749 
Read = 42717 
Write = 0 
L2_Alloc = 0 
L2_WB = 5355 
n_act = 4030 
n_pre = 4014 
n_ref = 0 
n_req = 45959 
total_req = 48072 

Dual Bus Interface Util: 
issued_total_row = 8044 
issued_total_col = 48072 
Row_Bus_Util =  0.015943 
CoL_Bus_Util = 0.095275 
Either_Row_CoL_Bus_Util = 0.110617 
Issued_on_Two_Bus_Simul_Util = 0.000601 
issued_two_Eff = 0.005429 
queue_avg = 4.800268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.80027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504562 n_nop=448715 n_act=4026 n_pre=4010 n_ref_event=227392 n_req=45991 n_rd=42687 n_rd_L2_A=0 n_write=0 n_wr_bk=5429 bw_util=0.1907
n_activity=202919 dram_eff=0.4742
bk0: 3180a 473623i bk1: 3082a 472005i bk2: 2971a 471494i bk3: 2886a 473917i bk4: 3025a 471420i bk5: 3015a 468279i bk6: 2933a 463763i bk7: 2793a 465183i bk8: 2492a 484794i bk9: 2444a 487129i bk10: 2180a 490556i bk11: 2056a 490612i bk12: 2417a 485392i bk13: 2389a 484151i bk14: 2528a 474998i bk15: 2296a 477424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912592
Row_Buffer_Locality_read = 0.941973
Row_Buffer_Locality_write = 0.532990
Bank_Level_Parallism = 2.897102
Bank_Level_Parallism_Col = 2.931902
Bank_Level_Parallism_Ready = 1.634548
write_to_read_ratio_blp_rw_average = 0.317914
GrpLevelPara = 1.878320 

BW Util details:
bwutil = 0.190724 
total_CMD = 504562 
util_bw = 96232 
Wasted_Col = 51522 
Wasted_Row = 20874 
Idle = 335934 

BW Util Bottlenecks: 
RCDc_limit = 19580 
RCDWRc_limit = 6076 
WTRc_limit = 7307 
RTWc_limit = 29963 
CCDLc_limit = 26309 
rwq = 0 
CCDLc_limit_alone = 20789 
WTRc_limit_alone = 6923 
RTWc_limit_alone = 24827 

Commands details: 
total_CMD = 504562 
n_nop = 448715 
Read = 42687 
Write = 0 
L2_Alloc = 0 
L2_WB = 5429 
n_act = 4026 
n_pre = 4010 
n_ref = 227392 
n_req = 45991 
total_req = 48116 

Dual Bus Interface Util: 
issued_total_row = 8036 
issued_total_col = 48116 
Row_Bus_Util =  0.015927 
CoL_Bus_Util = 0.095362 
Either_Row_CoL_Bus_Util = 0.110684 
Issued_on_Two_Bus_Simul_Util = 0.000604 
issued_two_Eff = 0.005461 
queue_avg = 4.717103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.7171
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504562 n_nop=448370 n_act=4073 n_pre=4057 n_ref_event=0 n_req=46230 n_rd=42897 n_rd_L2_A=0 n_write=0 n_wr_bk=5466 bw_util=0.1917
n_activity=205764 dram_eff=0.4701
bk0: 3179a 470248i bk1: 3230a 472017i bk2: 3032a 471254i bk3: 2847a 474486i bk4: 2991a 468494i bk5: 3001a 468520i bk6: 2899a 464121i bk7: 2800a 464887i bk8: 2500a 484937i bk9: 2580a 483942i bk10: 2132a 491058i bk11: 2084a 491243i bk12: 2305a 486236i bk13: 2316a 483282i bk14: 2538a 475667i bk15: 2463a 477737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912070
Row_Buffer_Locality_read = 0.941488
Row_Buffer_Locality_write = 0.533453
Bank_Level_Parallism = 2.912009
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.633465
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191703 
total_CMD = 504562 
util_bw = 96726 
Wasted_Col = 52562 
Wasted_Row = 20910 
Idle = 334364 

BW Util Bottlenecks: 
RCDc_limit = 20134 
RCDWRc_limit = 6191 
WTRc_limit = 7415 
RTWc_limit = 30395 
CCDLc_limit = 26728 
rwq = 0 
CCDLc_limit_alone = 21074 
WTRc_limit_alone = 7018 
RTWc_limit_alone = 25138 

Commands details: 
total_CMD = 504562 
n_nop = 448370 
Read = 42897 
Write = 0 
L2_Alloc = 0 
L2_WB = 5466 
n_act = 4073 
n_pre = 4057 
n_ref = 0 
n_req = 46230 
total_req = 48363 

Dual Bus Interface Util: 
issued_total_row = 8130 
issued_total_col = 48363 
Row_Bus_Util =  0.016113 
CoL_Bus_Util = 0.095851 
Either_Row_CoL_Bus_Util = 0.111368 
Issued_on_Two_Bus_Simul_Util = 0.000597 
issued_two_Eff = 0.005357 
queue_avg = 4.791330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.79133

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251803, Miss = 36817, Miss_rate = 0.146, Pending_hits = 38, Reservation_fails = 396
L2_cache_bank[1]: Access = 248849, Miss = 30694, Miss_rate = 0.123, Pending_hits = 19, Reservation_fails = 8
L2_cache_bank[2]: Access = 242379, Miss = 29558, Miss_rate = 0.122, Pending_hits = 35, Reservation_fails = 126
L2_cache_bank[3]: Access = 248966, Miss = 29288, Miss_rate = 0.118, Pending_hits = 29, Reservation_fails = 18
L2_cache_bank[4]: Access = 244005, Miss = 30786, Miss_rate = 0.126, Pending_hits = 36, Reservation_fails = 236
L2_cache_bank[5]: Access = 242920, Miss = 30766, Miss_rate = 0.127, Pending_hits = 17, Reservation_fails = 21
L2_cache_bank[6]: Access = 243573, Miss = 29620, Miss_rate = 0.122, Pending_hits = 23, Reservation_fails = 18
L2_cache_bank[7]: Access = 243012, Miss = 29809, Miss_rate = 0.123, Pending_hits = 35, Reservation_fails = 11
L2_cache_bank[8]: Access = 248053, Miss = 30205, Miss_rate = 0.122, Pending_hits = 30, Reservation_fails = 14
L2_cache_bank[9]: Access = 241722, Miss = 29071, Miss_rate = 0.120, Pending_hits = 17, Reservation_fails = 15
L2_cache_bank[10]: Access = 247907, Miss = 30323, Miss_rate = 0.122, Pending_hits = 14, Reservation_fails = 12
L2_cache_bank[11]: Access = 244146, Miss = 29895, Miss_rate = 0.122, Pending_hits = 25, Reservation_fails = 10
L2_total_cache_accesses = 2947335
L2_total_cache_misses = 366832
L2_total_cache_miss_rate = 0.1245
L2_total_cache_pending_hits = 318
L2_total_cache_reservation_fails = 885
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2394952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 196629
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184935
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95155
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2651508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 152
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.396
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2947335
icnt_total_pkts_simt_to_mem=958419
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.01087
	minimum = 5
	maximum = 7
Network latency average = 5.01087
	minimum = 5
	maximum = 7
Slowest packet = 3902996
Flit latency average = 5.01087
	minimum = 5
	maximum = 7
Slowest flit = 3903123
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0351397
	minimum = 0.00996087 (at node 7)
	maximum = 0.0668801 (at node 20)
Accepted packet rate average = 0.0351397
	minimum = 0.0149413 (at node 23)
	maximum = 0.057275 (at node 6)
Injected flit rate average = 0.0351397
	minimum = 0.00996087 (at node 7)
	maximum = 0.0668801 (at node 20)
Accepted flit rate average= 0.0351397
	minimum = 0.0149413 (at node 23)
	maximum = 0.057275 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.3893 (19 samples)
	minimum = 5 (19 samples)
	maximum = 177 (19 samples)
Network latency average = 24.8925 (19 samples)
	minimum = 5 (19 samples)
	maximum = 171.632 (19 samples)
Flit latency average = 24.8923 (19 samples)
	minimum = 5 (19 samples)
	maximum = 171.632 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.127999 (19 samples)
	minimum = 0.0652704 (19 samples)
	maximum = 0.332724 (19 samples)
Accepted packet rate average = 0.127999 (19 samples)
	minimum = 0.0784753 (19 samples)
	maximum = 0.298179 (19 samples)
Injected flit rate average = 0.128001 (19 samples)
	minimum = 0.0652718 (19 samples)
	maximum = 0.332724 (19 samples)
Accepted flit rate average = 0.128001 (19 samples)
	minimum = 0.0784789 (19 samples)
	maximum = 0.298179 (19 samples)
Injected packet size average = 1.00001 (19 samples)
Accepted packet size average = 1.00001 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 45 sec (165 sec)
gpgpu_simulation_rate = 179695 (inst/sec)
gpgpu_simulation_rate = 3309 (cycle/sec)
gpgpu_silicon_slowdown = 302206x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b2298d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b2298cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x56451388cfa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1642
gpu_sim_insn = 1114112
gpu_ipc =     678.5092
gpu_tot_sim_cycle = 547715
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      56.1676
gpu_tot_issued_cta = 2560
gpu_occupancy = 82.4953% 
gpu_tot_occupancy = 52.3040% 
max_total_param_size = 0
gpu_stall_dramfull = 855028
gpu_stall_icnt2sh    = 1427983
partiton_level_parallism =       0.3118
partiton_level_parallism_total  =       1.7506
partiton_level_parallism_util =       1.4222
partiton_level_parallism_util_total  =       2.2730
L2_BW  =      39.9123 GB/Sec
L2_BW_total  =     172.3164 GB/Sec
gpu_total_sim_rate=184214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6160
L1D_cache:
	L1D_cache_core[0]: Access = 81687, Miss = 65068, Miss_rate = 0.797, Pending_hits = 7177, Reservation_fails = 246968
	L1D_cache_core[1]: Access = 76171, Miss = 61295, Miss_rate = 0.805, Pending_hits = 6831, Reservation_fails = 248125
	L1D_cache_core[2]: Access = 81065, Miss = 64742, Miss_rate = 0.799, Pending_hits = 7168, Reservation_fails = 248314
	L1D_cache_core[3]: Access = 83218, Miss = 66997, Miss_rate = 0.805, Pending_hits = 7474, Reservation_fails = 254922
	L1D_cache_core[4]: Access = 75413, Miss = 60467, Miss_rate = 0.802, Pending_hits = 6753, Reservation_fails = 251886
	L1D_cache_core[5]: Access = 77833, Miss = 62287, Miss_rate = 0.800, Pending_hits = 7036, Reservation_fails = 239426
	L1D_cache_core[6]: Access = 78831, Miss = 63676, Miss_rate = 0.808, Pending_hits = 7076, Reservation_fails = 259426
	L1D_cache_core[7]: Access = 83795, Miss = 67567, Miss_rate = 0.806, Pending_hits = 7491, Reservation_fails = 258215
	L1D_cache_core[8]: Access = 75737, Miss = 60382, Miss_rate = 0.797, Pending_hits = 6949, Reservation_fails = 242808
	L1D_cache_core[9]: Access = 75694, Miss = 60571, Miss_rate = 0.800, Pending_hits = 6861, Reservation_fails = 247445
	L1D_cache_core[10]: Access = 80358, Miss = 64503, Miss_rate = 0.803, Pending_hits = 7067, Reservation_fails = 244465
	L1D_cache_core[11]: Access = 79509, Miss = 63962, Miss_rate = 0.804, Pending_hits = 7154, Reservation_fails = 257175
	L1D_cache_core[12]: Access = 80690, Miss = 64993, Miss_rate = 0.805, Pending_hits = 7295, Reservation_fails = 251458
	L1D_cache_core[13]: Access = 75521, Miss = 60545, Miss_rate = 0.802, Pending_hits = 6862, Reservation_fails = 245444
	L1D_cache_core[14]: Access = 81562, Miss = 65604, Miss_rate = 0.804, Pending_hits = 7425, Reservation_fails = 260990
	L1D_total_cache_accesses = 1187084
	L1D_total_cache_misses = 952659
	L1D_total_cache_miss_rate = 0.8025
	L1D_total_cache_pending_hits = 106619
	L1D_total_cache_reservation_fails = 3757067
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3754818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 245280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1245213
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6160
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1247628

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3164995
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 756
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 589067
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2249
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6160
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
5083, 5359, 4198, 4820, 4283, 4724, 4660, 4814, 4651, 4488, 4799, 5407, 5182, 4572, 4596, 4705, 4664, 4583, 4703, 4824, 4632, 4550, 4501, 4330, 4654, 3987, 4473, 4723, 4887, 4863, 4390, 4668, 625, 614, 614, 636, 603, 614, 614, 625, 625, 636, 636, 625, 614, 647, 625, 636, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 3636712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663389
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2935999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5170514	W0_Idle:333323	W0_Scoreboard:7592513	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:1161865	WS1:1162141	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5307112 {8:663389,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106142240 {40:2653556,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 2584 
max_icnt2mem_latency = 2111 
maxmrqlatency = 1914 
max_icnt2sh_latency = 382 
averagemflatency = 388 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 102 
mrq_lat_table:54314 	19971 	26838 	24501 	45431 	43515 	27156 	19517 	12017 	2741 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	784710 	1518930 	617604 	27596 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	44 	7 	363657 	110666 	221799 	226766 	34330 	1479 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	181044 	137321 	114204 	176009 	1398493 	940946 	1006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	299 	778 	11 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       104        84        77        84       128       124       168       172       136       156        77       112 
dram[1]:       128       128       115       128       124        76        72        80       128       131       172       152        96       136        84        76 
dram[2]:       128       128       128       128        92       105        76        84       129       128       148       128       128       132       104        81 
dram[3]:       128       128       121       120        92        92        80        76       124       124       156       160       132       103       112        64 
dram[4]:       128       128       124       128        88        92        88        84       125       124       164       156       116       117       100        72 
dram[5]:       128       128       120       128       108        76        72       105       128       138       184       144       120       116        72       128 
maximum service time to same row:
dram[0]:     27998     19211     23695     25840     27911     28311     16399     18341     25693     29277     32404     40330     21637     21860     24185     22827 
dram[1]:     32579     28751     23341     14868     18818     19309     17079     11606     22570     48612     36010     27174     17014     29970     20406     18848 
dram[2]:     20295     26280     20302     23208     22768     29179     13671     14864     20486     22767     28698     30019     19346     34002     30939     19039 
dram[3]:     13958     21797     24050     21620     18224     21282     17393     16863     26065     26706     41182     40666     24930     21522     16339     29381 
dram[4]:     20435     17955     17993     26722     25194     26049     14322     17310     25746     25606     30338     39072     22127     17916     21576     23453 
dram[5]:     27462     19632     18299     24556     17610     18190     14251     22389     18751     30174     25629     31125     24218     23645     16898     22990 
average row accesses per activate:
dram[0]: 10.779503 10.952532 11.638783 10.559871  9.258427  9.684932  8.763587  8.218750 16.113924 15.283237 28.092106 28.263159 15.694805 13.994186  9.530249 10.120438 
dram[1]: 11.334471 10.665595 11.847328 10.938145  9.895209 10.246106  8.240932  8.028503 15.536144 15.538462 31.100000 27.333334 13.519553 14.937107  9.931034  9.398648 
dram[2]: 10.688312  9.673470 10.451505 11.300353 10.299685  9.678062  8.614173  8.320389 14.488372 15.228070 27.506493 23.357895 13.750000 15.519231 10.103703  9.585366 
dram[3]: 10.184375 10.800632 12.396078 11.683637 10.435898 10.026786  8.068796  7.985507 16.566668 14.877907 24.155556 34.015873 14.023392 13.508197  9.931159  9.598592 
dram[4]: 10.150887  9.797059 12.262358 13.995496 10.466666  9.575145  8.732648  8.229591 15.743902 17.907801 26.542170 23.348314 14.567251 12.578680  9.459184  9.152174 
dram[5]:  9.919309 10.411411 10.989933 12.737500  9.924699 10.266253  7.892272  8.492105 14.405556 15.056180 30.352112 31.402985 14.955975 13.615819  9.213333 10.660079 
average row locality = 276278/24270 = 11.383519
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       270       272       263       270       319       353       641       667       149       139        45        41        86        90       257       262 
dram[1]:       266       265       274       257       339       348       639       682       143       114        43        35       101        79       275       280 
dram[2]:       270       272       277       274       323       359       672       663       149       141        50        41        87       101       282       268 
dram[3]:       269       274       277       270       342       358       642       664       121       143        49        27        82       105       275       252 
dram[4]:       267       257       287       256       329       375       666       629       130       124        46        38        81       106       288       267 
dram[5]:       290       271       268       244       351       382       670       636       140       154        40        35        76       105       263       273 
total dram writes = 24987
bank skew: 682/27 = 25.26
chip skew: 4229/4124 = 1.03
average mf latency per bank:
dram[0]:      25634     28933     26637     28312     20309     21045     10602     11856     73898     68564    544846    727145    293851    320949     24112     27025
dram[1]:      25847     30222     24227     30548     18435     22061     10551     11870     62363     88018    557569    898934    244279    385720     21402     25579
dram[2]:      23472     24216     22788     23502     18432     17384      9401     10338     51210     62579    421468    597509    246094    216441     18894     21500
dram[3]:      24106     24257     23636     24759     18619     17916     10426     10290     68341     59594    494071    944375    306519    217136     20980     23585
dram[4]:      30567     24322     28806     24842     23524     16091     12151      9888     78373     64777    684590    637600    380830    205833     25806     20170
dram[5]:      28121     25894     29474     27651     21357     17561     11606     10807     71035     57695    749355    761199    389584    230051     26749     22958
maximum mf latency per bank:
dram[0]:       2143      1932      2150      2037      2007      2331      1998      2294      1666      1543      1996      1901      1900      1807      2000      1895
dram[1]:       2166      1593      2071      1640      1840      2312      2584      2010      1677      1702      1960      1823      2051      2071      1935      1755
dram[2]:       1917      1931      1976      2146      2216      1873      2371      1920      1629      1756      1741      1700      1782      1984      1994      1905
dram[3]:       1892      1907      2152      2007      2023      1844      1914      1995      1687      1499      1701      1676      1750      1792      1804      2158
dram[4]:       1715      1921      1621      2304      1746      1892      1851      2201      1461      1919      1651      1871      1552      1908      1847      2031
dram[5]:       2319      1824      2051      2116      1771      2037      1758      2205      1560      1730      1616      1832      1610      1859      1726      2177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506079 n_nop=449652 n_act=4087 n_pre=4071 n_ref_event=94854700478032 n_req=46479 n_rd=43187 n_rd_L2_A=0 n_write=0 n_wr_bk=5408 bw_util=0.192
n_activity=203370 dram_eff=0.4779
bk0: 3220a 473115i bk1: 3205a 474754i bk2: 2833a 474044i bk3: 3007a 470773i bk4: 3009a 472699i bk5: 3226a 467575i bk6: 2800a 467276i bk7: 2959a 464813i bk8: 2456a 487566i bk9: 2556a 486010i bk10: 2108a 492816i bk11: 2124a 492272i bk12: 2349a 487739i bk13: 2334a 486605i bk14: 2463a 477686i bk15: 2538a 477535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912240
Row_Buffer_Locality_read = 0.941209
Row_Buffer_Locality_write = 0.532199
Bank_Level_Parallism = 2.918733
Bank_Level_Parallism_Col = 0.674187
Bank_Level_Parallism_Ready = 1.625939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192045 
total_CMD = 506079 
util_bw = 97190 
Wasted_Col = 52140 
Wasted_Row = 20227 
Idle = 336522 

BW Util Bottlenecks: 
RCDc_limit = 20153 
RCDWRc_limit = 6077 
WTRc_limit = 7223 
RTWc_limit = 30989 
CCDLc_limit = 26707 
rwq = 0 
CCDLc_limit_alone = 21031 
WTRc_limit_alone = 6823 
RTWc_limit_alone = 25713 

Commands details: 
total_CMD = 506079 
n_nop = 449652 
Read = 43187 
Write = 0 
L2_Alloc = 0 
L2_WB = 5408 
n_act = 4087 
n_pre = 4071 
n_ref = 94854700478032 
n_req = 46479 
total_req = 48595 

Dual Bus Interface Util: 
issued_total_row = 8158 
issued_total_col = 48595 
Row_Bus_Util =  0.016120 
CoL_Bus_Util = 0.096023 
Either_Row_CoL_Bus_Util = 0.111498 
Issued_on_Two_Bus_Simul_Util = 0.000644 
issued_two_Eff = 0.005777 
queue_avg = 4.685023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.68502
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506079 n_nop=450707 n_act=3990 n_pre=3974 n_ref_event=94854701324400 n_req=45561 n_rd=42306 n_rd_L2_A=0 n_write=0 n_wr_bk=5378 bw_util=0.1884
n_activity=203066 dram_eff=0.4696
bk0: 3064a 473211i bk1: 3073a 473595i bk2: 2869a 474625i bk3: 2947a 473341i bk4: 3015a 471484i bk5: 3001a 472602i bk6: 2754a 466368i bk7: 2924a 464851i bk8: 2488a 486080i bk9: 2352a 487064i bk10: 2152a 492839i bk11: 2112a 492345i bk12: 2336a 484616i bk13: 2308a 488179i bk14: 2372a 477923i bk15: 2539a 476610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912557
Row_Buffer_Locality_read = 0.941758
Row_Buffer_Locality_write = 0.533026
Bank_Level_Parallism = 2.934333
Bank_Level_Parallism_Col = 2.972193
Bank_Level_Parallism_Ready = 1.634892
write_to_read_ratio_blp_rw_average = 0.322889
GrpLevelPara = 1.878824 

BW Util details:
bwutil = 0.188445 
total_CMD = 506079 
util_bw = 95368 
Wasted_Col = 51564 
Wasted_Row = 20643 
Idle = 338504 

BW Util Bottlenecks: 
RCDc_limit = 19787 
RCDWRc_limit = 6025 
WTRc_limit = 7045 
RTWc_limit = 30950 
CCDLc_limit = 26842 
rwq = 0 
CCDLc_limit_alone = 21143 
WTRc_limit_alone = 6667 
RTWc_limit_alone = 25629 

Commands details: 
total_CMD = 506079 
n_nop = 450707 
Read = 42306 
Write = 0 
L2_Alloc = 0 
L2_WB = 5378 
n_act = 3990 
n_pre = 3974 
n_ref = 94854701324400 
n_req = 45561 
total_req = 47684 

Dual Bus Interface Util: 
issued_total_row = 7964 
issued_total_col = 47684 
Row_Bus_Util =  0.015737 
CoL_Bus_Util = 0.094222 
Either_Row_CoL_Bus_Util = 0.109414 
Issued_on_Two_Bus_Simul_Util = 0.000545 
issued_two_Eff = 0.004984 
queue_avg = 4.627282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506079 n_nop=450008 n_act=4102 n_pre=4086 n_ref_event=0 n_req=46058 n_rd=42672 n_rd_L2_A=0 n_write=0 n_wr_bk=5530 bw_util=0.1905
n_activity=203879 dram_eff=0.4728
bk0: 3039a 472806i bk1: 3070a 474484i bk2: 2893a 474291i bk3: 2956a 473212i bk4: 2953a 471190i bk5: 3084a 468486i bk6: 2834a 462902i bk7: 2952a 463401i bk8: 2396a 486582i bk9: 2516a 485404i bk10: 2088a 492708i bk11: 2196a 492285i bk12: 2348a 485560i bk13: 2337a 486045i bk14: 2488a 477552i bk15: 2522a 477089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911025
Row_Buffer_Locality_read = 0.940711
Row_Buffer_Locality_write = 0.536917
Bank_Level_Parallism = 2.983060
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.655807
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.190492 
total_CMD = 506079 
util_bw = 96404 
Wasted_Col = 51687 
Wasted_Row = 20870 
Idle = 337118 

BW Util Bottlenecks: 
RCDc_limit = 20241 
RCDWRc_limit = 6148 
WTRc_limit = 6980 
RTWc_limit = 32008 
CCDLc_limit = 26445 
rwq = 0 
CCDLc_limit_alone = 20362 
WTRc_limit_alone = 6583 
RTWc_limit_alone = 26322 

Commands details: 
total_CMD = 506079 
n_nop = 450008 
Read = 42672 
Write = 0 
L2_Alloc = 0 
L2_WB = 5530 
n_act = 4102 
n_pre = 4086 
n_ref = 0 
n_req = 46058 
total_req = 48202 

Dual Bus Interface Util: 
issued_total_row = 8188 
issued_total_col = 48202 
Row_Bus_Util =  0.016179 
CoL_Bus_Util = 0.095246 
Either_Row_CoL_Bus_Util = 0.110795 
Issued_on_Two_Bus_Simul_Util = 0.000630 
issued_two_Eff = 0.005689 
queue_avg = 4.918833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.91883
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506079 n_nop=450266 n_act=4030 n_pre=4014 n_ref_event=0 n_req=45959 n_rd=42717 n_rd_L2_A=0 n_write=0 n_wr_bk=5355 bw_util=0.19
n_activity=203506 dram_eff=0.4724
bk0: 3026a 476477i bk1: 3165a 472773i bk2: 2931a 472889i bk3: 2985a 474846i bk4: 2975a 471715i bk5: 3063a 468928i bk6: 2838a 466827i bk7: 2855a 463854i bk8: 2412a 488330i bk9: 2472a 486825i bk10: 2144a 491578i bk11: 2128a 492664i bk12: 2333a 487755i bk13: 2382a 483625i bk14: 2508a 476275i bk15: 2500a 476740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912444
Row_Buffer_Locality_read = 0.941663
Row_Buffer_Locality_write = 0.527452
Bank_Level_Parallism = 2.943372
Bank_Level_Parallism_Col = 2.977646
Bank_Level_Parallism_Ready = 1.654371
write_to_read_ratio_blp_rw_average = 0.321342
GrpLevelPara = 1.895066 

BW Util details:
bwutil = 0.189978 
total_CMD = 506079 
util_bw = 96144 
Wasted_Col = 51794 
Wasted_Row = 20539 
Idle = 337602 

BW Util Bottlenecks: 
RCDc_limit = 20156 
RCDWRc_limit = 6075 
WTRc_limit = 6857 
RTWc_limit = 31951 
CCDLc_limit = 26933 
rwq = 0 
CCDLc_limit_alone = 21007 
WTRc_limit_alone = 6475 
RTWc_limit_alone = 26407 

Commands details: 
total_CMD = 506079 
n_nop = 450266 
Read = 42717 
Write = 0 
L2_Alloc = 0 
L2_WB = 5355 
n_act = 4030 
n_pre = 4014 
n_ref = 0 
n_req = 45959 
total_req = 48072 

Dual Bus Interface Util: 
issued_total_row = 8044 
issued_total_col = 48072 
Row_Bus_Util =  0.015895 
CoL_Bus_Util = 0.094989 
Either_Row_CoL_Bus_Util = 0.110285 
Issued_on_Two_Bus_Simul_Util = 0.000599 
issued_two_Eff = 0.005429 
queue_avg = 4.785879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.78588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506079 n_nop=450232 n_act=4026 n_pre=4010 n_ref_event=227392 n_req=45991 n_rd=42687 n_rd_L2_A=0 n_write=0 n_wr_bk=5429 bw_util=0.1902
n_activity=202919 dram_eff=0.4742
bk0: 3180a 475140i bk1: 3082a 473522i bk2: 2971a 473011i bk3: 2886a 475434i bk4: 3025a 472937i bk5: 3015a 469796i bk6: 2933a 465280i bk7: 2793a 466700i bk8: 2492a 486311i bk9: 2444a 488646i bk10: 2180a 492073i bk11: 2056a 492129i bk12: 2417a 486909i bk13: 2389a 485668i bk14: 2528a 476515i bk15: 2296a 478941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912592
Row_Buffer_Locality_read = 0.941973
Row_Buffer_Locality_write = 0.532990
Bank_Level_Parallism = 2.897102
Bank_Level_Parallism_Col = 2.931902
Bank_Level_Parallism_Ready = 1.634548
write_to_read_ratio_blp_rw_average = 0.317914
GrpLevelPara = 1.878320 

BW Util details:
bwutil = 0.190152 
total_CMD = 506079 
util_bw = 96232 
Wasted_Col = 51522 
Wasted_Row = 20874 
Idle = 337451 

BW Util Bottlenecks: 
RCDc_limit = 19580 
RCDWRc_limit = 6076 
WTRc_limit = 7307 
RTWc_limit = 29963 
CCDLc_limit = 26309 
rwq = 0 
CCDLc_limit_alone = 20789 
WTRc_limit_alone = 6923 
RTWc_limit_alone = 24827 

Commands details: 
total_CMD = 506079 
n_nop = 450232 
Read = 42687 
Write = 0 
L2_Alloc = 0 
L2_WB = 5429 
n_act = 4026 
n_pre = 4010 
n_ref = 227392 
n_req = 45991 
total_req = 48116 

Dual Bus Interface Util: 
issued_total_row = 8036 
issued_total_col = 48116 
Row_Bus_Util =  0.015879 
CoL_Bus_Util = 0.095076 
Either_Row_CoL_Bus_Util = 0.110352 
Issued_on_Two_Bus_Simul_Util = 0.000603 
issued_two_Eff = 0.005461 
queue_avg = 4.702963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.70296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506079 n_nop=449887 n_act=4073 n_pre=4057 n_ref_event=0 n_req=46230 n_rd=42897 n_rd_L2_A=0 n_write=0 n_wr_bk=5466 bw_util=0.1911
n_activity=205764 dram_eff=0.4701
bk0: 3179a 471765i bk1: 3230a 473534i bk2: 3032a 472771i bk3: 2847a 476003i bk4: 2991a 470011i bk5: 3001a 470037i bk6: 2899a 465638i bk7: 2800a 466404i bk8: 2500a 486454i bk9: 2580a 485459i bk10: 2132a 492575i bk11: 2084a 492760i bk12: 2305a 487753i bk13: 2316a 484799i bk14: 2538a 477184i bk15: 2463a 479254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912070
Row_Buffer_Locality_read = 0.941488
Row_Buffer_Locality_write = 0.533453
Bank_Level_Parallism = 2.912009
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.633465
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191128 
total_CMD = 506079 
util_bw = 96726 
Wasted_Col = 52562 
Wasted_Row = 20910 
Idle = 335881 

BW Util Bottlenecks: 
RCDc_limit = 20134 
RCDWRc_limit = 6191 
WTRc_limit = 7415 
RTWc_limit = 30395 
CCDLc_limit = 26728 
rwq = 0 
CCDLc_limit_alone = 21074 
WTRc_limit_alone = 7018 
RTWc_limit_alone = 25138 

Commands details: 
total_CMD = 506079 
n_nop = 449887 
Read = 42897 
Write = 0 
L2_Alloc = 0 
L2_WB = 5466 
n_act = 4073 
n_pre = 4057 
n_ref = 0 
n_req = 46230 
total_req = 48363 

Dual Bus Interface Util: 
issued_total_row = 8130 
issued_total_col = 48363 
Row_Bus_Util =  0.016065 
CoL_Bus_Util = 0.095564 
Either_Row_CoL_Bus_Util = 0.111034 
Issued_on_Two_Bus_Simul_Util = 0.000595 
issued_two_Eff = 0.005357 
queue_avg = 4.776968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251979, Miss = 36817, Miss_rate = 0.146, Pending_hits = 38, Reservation_fails = 396
L2_cache_bank[1]: Access = 249017, Miss = 30694, Miss_rate = 0.123, Pending_hits = 19, Reservation_fails = 8
L2_cache_bank[2]: Access = 242555, Miss = 29558, Miss_rate = 0.122, Pending_hits = 35, Reservation_fails = 126
L2_cache_bank[3]: Access = 249134, Miss = 29288, Miss_rate = 0.118, Pending_hits = 29, Reservation_fails = 18
L2_cache_bank[4]: Access = 244181, Miss = 30786, Miss_rate = 0.126, Pending_hits = 36, Reservation_fails = 236
L2_cache_bank[5]: Access = 243088, Miss = 30766, Miss_rate = 0.127, Pending_hits = 17, Reservation_fails = 21
L2_cache_bank[6]: Access = 243749, Miss = 29620, Miss_rate = 0.122, Pending_hits = 23, Reservation_fails = 18
L2_cache_bank[7]: Access = 243180, Miss = 29809, Miss_rate = 0.123, Pending_hits = 35, Reservation_fails = 11
L2_cache_bank[8]: Access = 248221, Miss = 30205, Miss_rate = 0.122, Pending_hits = 30, Reservation_fails = 14
L2_cache_bank[9]: Access = 241890, Miss = 29071, Miss_rate = 0.120, Pending_hits = 17, Reservation_fails = 15
L2_cache_bank[10]: Access = 248075, Miss = 30323, Miss_rate = 0.122, Pending_hits = 14, Reservation_fails = 12
L2_cache_bank[11]: Access = 244314, Miss = 29895, Miss_rate = 0.122, Pending_hits = 25, Reservation_fails = 10
L2_total_cache_accesses = 2949383
L2_total_cache_misses = 366832
L2_total_cache_miss_rate = 0.1244
L2_total_cache_pending_hits = 318
L2_total_cache_reservation_fails = 885
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2397000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 196629
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184935
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95155
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 599
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2653556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 152
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 134
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 599
L2_cache_data_port_util = 0.395
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2949383
icnt_total_pkts_simt_to_mem=958931
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.09336
	minimum = 5
	maximum = 10
Network latency average = 5.09336
	minimum = 5
	maximum = 10
Slowest packet = 3905896
Flit latency average = 5.09336
	minimum = 5
	maximum = 10
Slowest flit = 3906023
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0577435
	minimum = 0.0194884 (at node 6)
	maximum = 0.107186 (at node 15)
Accepted packet rate average = 0.0577435
	minimum = 0.0255786 (at node 16)
	maximum = 0.0876979 (at node 0)
Injected flit rate average = 0.0577435
	minimum = 0.0194884 (at node 6)
	maximum = 0.107186 (at node 15)
Accepted flit rate average= 0.0577435
	minimum = 0.0255786 (at node 16)
	maximum = 0.0876979 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.3245 (20 samples)
	minimum = 5 (20 samples)
	maximum = 168.65 (20 samples)
Network latency average = 23.9026 (20 samples)
	minimum = 5 (20 samples)
	maximum = 163.55 (20 samples)
Flit latency average = 23.9023 (20 samples)
	minimum = 5 (20 samples)
	maximum = 163.55 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.124486 (20 samples)
	minimum = 0.0629813 (20 samples)
	maximum = 0.321447 (20 samples)
Accepted packet rate average = 0.124486 (20 samples)
	minimum = 0.0758305 (20 samples)
	maximum = 0.287655 (20 samples)
Injected flit rate average = 0.124488 (20 samples)
	minimum = 0.0629826 (20 samples)
	maximum = 0.321447 (20 samples)
Accepted flit rate average = 0.124488 (20 samples)
	minimum = 0.0758339 (20 samples)
	maximum = 0.287655 (20 samples)
Injected packet size average = 1.00001 (20 samples)
Accepted packet size average = 1.00001 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 47 sec (167 sec)
gpgpu_simulation_rate = 184214 (inst/sec)
gpgpu_simulation_rate = 3279 (cycle/sec)
gpgpu_silicon_slowdown = 304971x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
