
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000052  00800200  00001f88  0000201c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001f88  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  00800252  00800252  0000206e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000206e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000258  00000000  00000000  000020ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001fbb  00000000  00000000  00002322  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000d9c  00000000  00000000  000042dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000015f1  00000000  00000000  00005079  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000048c  00000000  00000000  0000666c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006f6  00000000  00000000  00006af8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e7a  00000000  00000000  000071ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a8  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f2 c0       	rjmp	.+484    	; 0x1e6 <__ctors_end>
       2:	00 00       	nop
       4:	10 c1       	rjmp	.+544    	; 0x226 <__bad_interrupt>
       6:	00 00       	nop
       8:	0e c1       	rjmp	.+540    	; 0x226 <__bad_interrupt>
       a:	00 00       	nop
       c:	0c c1       	rjmp	.+536    	; 0x226 <__bad_interrupt>
       e:	00 00       	nop
      10:	0a c1       	rjmp	.+532    	; 0x226 <__bad_interrupt>
      12:	00 00       	nop
      14:	08 c1       	rjmp	.+528    	; 0x226 <__bad_interrupt>
      16:	00 00       	nop
      18:	06 c1       	rjmp	.+524    	; 0x226 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	04 c1       	rjmp	.+520    	; 0x226 <__bad_interrupt>
      1e:	00 00       	nop
      20:	02 c1       	rjmp	.+516    	; 0x226 <__bad_interrupt>
      22:	00 00       	nop
      24:	00 c1       	rjmp	.+512    	; 0x226 <__bad_interrupt>
      26:	00 00       	nop
      28:	fe c0       	rjmp	.+508    	; 0x226 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	fc c0       	rjmp	.+504    	; 0x226 <__bad_interrupt>
      2e:	00 00       	nop
      30:	fa c0       	rjmp	.+500    	; 0x226 <__bad_interrupt>
      32:	00 00       	nop
      34:	f8 c0       	rjmp	.+496    	; 0x226 <__bad_interrupt>
      36:	00 00       	nop
      38:	f6 c0       	rjmp	.+492    	; 0x226 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f4 c0       	rjmp	.+488    	; 0x226 <__bad_interrupt>
      3e:	00 00       	nop
      40:	f2 c0       	rjmp	.+484    	; 0x226 <__bad_interrupt>
      42:	00 00       	nop
      44:	f0 c0       	rjmp	.+480    	; 0x226 <__bad_interrupt>
      46:	00 00       	nop
      48:	ee c0       	rjmp	.+476    	; 0x226 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	ec c0       	rjmp	.+472    	; 0x226 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ea c0       	rjmp	.+468    	; 0x226 <__bad_interrupt>
      52:	00 00       	nop
      54:	e8 c0       	rjmp	.+464    	; 0x226 <__bad_interrupt>
      56:	00 00       	nop
      58:	e6 c0       	rjmp	.+460    	; 0x226 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e4 c0       	rjmp	.+456    	; 0x226 <__bad_interrupt>
      5e:	00 00       	nop
      60:	e2 c0       	rjmp	.+452    	; 0x226 <__bad_interrupt>
      62:	00 00       	nop
      64:	e0 c0       	rjmp	.+448    	; 0x226 <__bad_interrupt>
      66:	00 00       	nop
      68:	de c0       	rjmp	.+444    	; 0x226 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	dc c0       	rjmp	.+440    	; 0x226 <__bad_interrupt>
      6e:	00 00       	nop
      70:	da c0       	rjmp	.+436    	; 0x226 <__bad_interrupt>
      72:	00 00       	nop
      74:	d8 c0       	rjmp	.+432    	; 0x226 <__bad_interrupt>
      76:	00 00       	nop
      78:	d6 c0       	rjmp	.+428    	; 0x226 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d4 c0       	rjmp	.+424    	; 0x226 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d2 c0       	rjmp	.+420    	; 0x226 <__bad_interrupt>
      82:	00 00       	nop
      84:	d0 c0       	rjmp	.+416    	; 0x226 <__bad_interrupt>
      86:	00 00       	nop
      88:	ce c0       	rjmp	.+412    	; 0x226 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	cc c0       	rjmp	.+408    	; 0x226 <__bad_interrupt>
      8e:	00 00       	nop
      90:	ca c0       	rjmp	.+404    	; 0x226 <__bad_interrupt>
      92:	00 00       	nop
      94:	c8 c0       	rjmp	.+400    	; 0x226 <__bad_interrupt>
      96:	00 00       	nop
      98:	c6 c0       	rjmp	.+396    	; 0x226 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c4 c0       	rjmp	.+392    	; 0x226 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c2 c0       	rjmp	.+388    	; 0x226 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c0 c0       	rjmp	.+384    	; 0x226 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	be c0       	rjmp	.+380    	; 0x226 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	bc c0       	rjmp	.+376    	; 0x226 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	ba c0       	rjmp	.+372    	; 0x226 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	b8 c0       	rjmp	.+368    	; 0x226 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	b6 c0       	rjmp	.+364    	; 0x226 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	b4 c0       	rjmp	.+360    	; 0x226 <__bad_interrupt>
      be:	00 00       	nop
      c0:	b2 c0       	rjmp	.+356    	; 0x226 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b0 c0       	rjmp	.+352    	; 0x226 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ae c0       	rjmp	.+348    	; 0x226 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	ac c0       	rjmp	.+344    	; 0x226 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	aa c0       	rjmp	.+340    	; 0x226 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	a8 c0       	rjmp	.+336    	; 0x226 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	a6 c0       	rjmp	.+332    	; 0x226 <__bad_interrupt>
      da:	00 00       	nop
      dc:	a4 c0       	rjmp	.+328    	; 0x226 <__bad_interrupt>
      de:	00 00       	nop
      e0:	a2 c0       	rjmp	.+324    	; 0x226 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
      e4:	6e 61       	ori	r22, 0x1E	; 30
      e6:	6e 00       	.word	0x006e	; ????

000000e8 <__c.2159>:
      e8:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      f8:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     108:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     118:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     128:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     138:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     148:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     158:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     168:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     178:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     188:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     198:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1a8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     1b8:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     1c8:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     1d8:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000001e6 <__ctors_end>:
     1e6:	11 24       	eor	r1, r1
     1e8:	1f be       	out	0x3f, r1	; 63
     1ea:	cf ef       	ldi	r28, 0xFF	; 255
     1ec:	d1 e2       	ldi	r29, 0x21	; 33
     1ee:	de bf       	out	0x3e, r29	; 62
     1f0:	cd bf       	out	0x3d, r28	; 61
     1f2:	00 e0       	ldi	r16, 0x00	; 0
     1f4:	0c bf       	out	0x3c, r16	; 60

000001f6 <__do_copy_data>:
     1f6:	12 e0       	ldi	r17, 0x02	; 2
     1f8:	a0 e0       	ldi	r26, 0x00	; 0
     1fa:	b2 e0       	ldi	r27, 0x02	; 2
     1fc:	e8 e8       	ldi	r30, 0x88	; 136
     1fe:	ff e1       	ldi	r31, 0x1F	; 31
     200:	00 e0       	ldi	r16, 0x00	; 0
     202:	0b bf       	out	0x3b, r16	; 59
     204:	02 c0       	rjmp	.+4      	; 0x20a <__do_copy_data+0x14>
     206:	07 90       	elpm	r0, Z+
     208:	0d 92       	st	X+, r0
     20a:	a2 35       	cpi	r26, 0x52	; 82
     20c:	b1 07       	cpc	r27, r17
     20e:	d9 f7       	brne	.-10     	; 0x206 <__do_copy_data+0x10>

00000210 <__do_clear_bss>:
     210:	22 e0       	ldi	r18, 0x02	; 2
     212:	a2 e5       	ldi	r26, 0x52	; 82
     214:	b2 e0       	ldi	r27, 0x02	; 2
     216:	01 c0       	rjmp	.+2      	; 0x21a <.do_clear_bss_start>

00000218 <.do_clear_bss_loop>:
     218:	1d 92       	st	X+, r1

0000021a <.do_clear_bss_start>:
     21a:	ac 35       	cpi	r26, 0x5C	; 92
     21c:	b2 07       	cpc	r27, r18
     21e:	e1 f7       	brne	.-8      	; 0x218 <.do_clear_bss_loop>
     220:	e8 d2       	rcall	.+1488   	; 0x7f2 <main>
     222:	0c 94 c2 0f 	jmp	0x1f84	; 0x1f84 <_exit>

00000226 <__bad_interrupt>:
     226:	ec ce       	rjmp	.-552    	; 0x0 <__vectors>

00000228 <CAN_message_send_to_reg>:
		return 0;
	}
	return 1;
}

void CAN_message_send_to_reg(CAN_message const * const msg, uint8_t reg){
     228:	ff 92       	push	r15
     22a:	0f 93       	push	r16
     22c:	1f 93       	push	r17
     22e:	cf 93       	push	r28
     230:	df 93       	push	r29
     232:	ec 01       	movw	r28, r24
     234:	f6 2e       	mov	r15, r22
	//mcp2515_bit_modify(reg, TXP_MASK, msg->priority); //Setter prio
	mcp2515_write(reg + 1, msg->id>>3); //Setter de 8 msb av id
     236:	88 81       	ld	r24, Y
     238:	99 81       	ldd	r25, Y+1	; 0x01
     23a:	bc 01       	movw	r22, r24
     23c:	76 95       	lsr	r23
     23e:	67 95       	ror	r22
     240:	76 95       	lsr	r23
     242:	67 95       	ror	r22
     244:	76 95       	lsr	r23
     246:	67 95       	ror	r22
     248:	81 e0       	ldi	r24, 0x01	; 1
     24a:	8f 0d       	add	r24, r15
     24c:	62 d1       	rcall	.+708    	; 0x512 <mcp2515_write>
	mcp2515_write(reg + 2, msg->id<<5);	//De 3 lsb av id
     24e:	68 81       	ld	r22, Y
     250:	62 95       	swap	r22
     252:	66 0f       	add	r22, r22
     254:	60 7e       	andi	r22, 0xE0	; 224
     256:	82 e0       	ldi	r24, 0x02	; 2
     258:	8f 0d       	add	r24, r15
     25a:	5b d1       	rcall	.+694    	; 0x512 <mcp2515_write>
	mcp2515_write(reg + 5, msg->length);	//Data length. Kan sette RTR ved å | med 0b01000000
     25c:	6a 81       	ldd	r22, Y+2	; 0x02
     25e:	85 e0       	ldi	r24, 0x05	; 5
     260:	8f 0d       	add	r24, r15
     262:	57 d1       	rcall	.+686    	; 0x512 <mcp2515_write>
	
	for(uint8_t i = 0; i<msg->length; ++i){
     264:	8a 81       	ldd	r24, Y+2	; 0x02
     266:	88 23       	and	r24, r24
     268:	71 f0       	breq	.+28     	; 0x286 <CAN_message_send_to_reg+0x5e>
     26a:	10 e0       	ldi	r17, 0x00	; 0
		mcp2515_write(reg + i+6, msg->data[i]);
     26c:	06 e0       	ldi	r16, 0x06	; 6
     26e:	0f 0d       	add	r16, r15
     270:	fe 01       	movw	r30, r28
     272:	e1 0f       	add	r30, r17
     274:	f1 1d       	adc	r31, r1
     276:	63 81       	ldd	r22, Z+3	; 0x03
     278:	80 2f       	mov	r24, r16
     27a:	81 0f       	add	r24, r17
     27c:	4a d1       	rcall	.+660    	; 0x512 <mcp2515_write>
	//mcp2515_bit_modify(reg, TXP_MASK, msg->priority); //Setter prio
	mcp2515_write(reg + 1, msg->id>>3); //Setter de 8 msb av id
	mcp2515_write(reg + 2, msg->id<<5);	//De 3 lsb av id
	mcp2515_write(reg + 5, msg->length);	//Data length. Kan sette RTR ved å | med 0b01000000
	
	for(uint8_t i = 0; i<msg->length; ++i){
     27e:	1f 5f       	subi	r17, 0xFF	; 255
     280:	8a 81       	ldd	r24, Y+2	; 0x02
     282:	18 17       	cp	r17, r24
     284:	a8 f3       	brcs	.-22     	; 0x270 <CAN_message_send_to_reg+0x48>
		mcp2515_write(reg + i+6, msg->data[i]);
	}
	if(reg == MCP_TXB0CTRL){
     286:	80 e3       	ldi	r24, 0x30	; 48
     288:	f8 12       	cpse	r15, r24
     28a:	03 c0       	rjmp	.+6      	; 0x292 <CAN_message_send_to_reg+0x6a>
		mcp2515_request_to_send(MCP_RTS_TX0);
     28c:	81 e8       	ldi	r24, 0x81	; 129
     28e:	57 d1       	rcall	.+686    	; 0x53e <mcp2515_request_to_send>
     290:	0b c0       	rjmp	.+22     	; 0x2a8 <CAN_message_send_to_reg+0x80>
	}
	else if(reg == MCP_TXB1CTRL){
     292:	80 e4       	ldi	r24, 0x40	; 64
     294:	f8 12       	cpse	r15, r24
     296:	03 c0       	rjmp	.+6      	; 0x29e <CAN_message_send_to_reg+0x76>
		mcp2515_request_to_send(MCP_RTS_TX1);
     298:	82 e8       	ldi	r24, 0x82	; 130
     29a:	51 d1       	rcall	.+674    	; 0x53e <mcp2515_request_to_send>
     29c:	05 c0       	rjmp	.+10     	; 0x2a8 <CAN_message_send_to_reg+0x80>
	}
	else if(reg == MCP_TXB2CTRL){
     29e:	80 e5       	ldi	r24, 0x50	; 80
     2a0:	f8 12       	cpse	r15, r24
     2a2:	02 c0       	rjmp	.+4      	; 0x2a8 <CAN_message_send_to_reg+0x80>
		mcp2515_request_to_send(MCP_RTS_TX2);
     2a4:	84 e8       	ldi	r24, 0x84	; 132
     2a6:	4b d1       	rcall	.+662    	; 0x53e <mcp2515_request_to_send>
	}
}
     2a8:	df 91       	pop	r29
     2aa:	cf 91       	pop	r28
     2ac:	1f 91       	pop	r17
     2ae:	0f 91       	pop	r16
     2b0:	ff 90       	pop	r15
     2b2:	08 95       	ret

000002b4 <CAN_message_send>:
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
}


/*Returnerer 1 om meldignen ble sendt, ellers 0*/
uint8_t CAN_message_send(CAN_message const * const msg){
     2b4:	cf 93       	push	r28
     2b6:	df 93       	push	r29
     2b8:	ec 01       	movw	r28, r24
	//reg0, 0x30: status bit nr 2 
	//reg1, 0x40: status bit nr 4 
	//reg2, 0x50: status bit nr 6
	
	
	uint8_t status = mcp2515_read_status();
     2ba:	3a d1       	rcall	.+628    	; 0x530 <mcp2515_read_status>
	if(status | (1 << 2)){
		CAN_message_send_to_reg(msg, MCP_TXB0CTRL);
     2bc:	60 e3       	ldi	r22, 0x30	; 48
     2be:	ce 01       	movw	r24, r28
     2c0:	b3 df       	rcall	.-154    	; 0x228 <CAN_message_send_to_reg>
	}
	else{
		return 0;
	}
	return 1;
}
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	df 91       	pop	r29
     2c6:	cf 91       	pop	r28
     2c8:	08 95       	ret

000002ca <CAN_data_receive>:
	}
	return false;
}
*/

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
     2ca:	ef 92       	push	r14
     2cc:	ff 92       	push	r15
     2ce:	0f 93       	push	r16
     2d0:	1f 93       	push	r17
     2d2:	cf 93       	push	r28
     2d4:	df 93       	push	r29
     2d6:	ec 01       	movw	r28, r24
     2d8:	e6 2e       	mov	r14, r22
	
	memset(msg, 0, sizeof(CAN_message));
     2da:	8b e0       	ldi	r24, 0x0B	; 11
     2dc:	fe 01       	movw	r30, r28
     2de:	11 92       	st	Z+, r1
     2e0:	8a 95       	dec	r24
     2e2:	e9 f7       	brne	.-6      	; 0x2de <CAN_data_receive+0x14>
	
	uint8_t retVal = false;
	//reg0, 0x60: bit nr 0
	//reg1, 0x70: bit nr 1
	uint8_t status = mcp2515_read_status();
     2e4:	25 d1       	rcall	.+586    	; 0x530 <mcp2515_read_status>
	if(status | (1 << ((reg>>4)-6))){
     2e6:	2e 2d       	mov	r18, r14
     2e8:	22 95       	swap	r18
     2ea:	2f 70       	andi	r18, 0x0F	; 15
     2ec:	26 50       	subi	r18, 0x06	; 6
     2ee:	41 e0       	ldi	r20, 0x01	; 1
     2f0:	50 e0       	ldi	r21, 0x00	; 0
     2f2:	ba 01       	movw	r22, r20
     2f4:	02 c0       	rjmp	.+4      	; 0x2fa <CAN_data_receive+0x30>
     2f6:	66 0f       	add	r22, r22
     2f8:	77 1f       	adc	r23, r23
     2fa:	2a 95       	dec	r18
     2fc:	e2 f7       	brpl	.-8      	; 0x2f6 <CAN_data_receive+0x2c>
     2fe:	9b 01       	movw	r18, r22
     300:	28 2b       	or	r18, r24
     302:	23 2b       	or	r18, r19
     304:	69 f1       	breq	.+90     	; 0x360 <CAN_data_receive+0x96>
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
     306:	81 e0       	ldi	r24, 0x01	; 1
     308:	8e 0d       	add	r24, r14
     30a:	f7 d0       	rcall	.+494    	; 0x4fa <mcp2515_read>
     30c:	78 e0       	ldi	r23, 0x08	; 8
     30e:	87 9f       	mul	r24, r23
     310:	80 01       	movw	r16, r0
     312:	11 24       	eor	r1, r1
     314:	19 83       	std	Y+1, r17	; 0x01
     316:	08 83       	st	Y, r16
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
     318:	82 e0       	ldi	r24, 0x02	; 2
     31a:	8e 0d       	add	r24, r14
     31c:	ee d0       	rcall	.+476    	; 0x4fa <mcp2515_read>
     31e:	82 95       	swap	r24
     320:	86 95       	lsr	r24
     322:	87 70       	andi	r24, 0x07	; 7
     324:	08 2b       	or	r16, r24
     326:	19 83       	std	Y+1, r17	; 0x01
     328:	08 83       	st	Y, r16
		msg->length = mcp2515_read(reg+5) & 0x0f;
     32a:	85 e0       	ldi	r24, 0x05	; 5
     32c:	8e 0d       	add	r24, r14
     32e:	e5 d0       	rcall	.+458    	; 0x4fa <mcp2515_read>
     330:	8f 70       	andi	r24, 0x0F	; 15
     332:	8a 83       	std	Y+2, r24	; 0x02
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     334:	88 23       	and	r24, r24
     336:	b1 f0       	breq	.+44     	; 0x364 <CAN_data_receive+0x9a>
     338:	8e 01       	movw	r16, r28
     33a:	0d 5f       	subi	r16, 0xFD	; 253
     33c:	1f 4f       	sbci	r17, 0xFF	; 255
     33e:	f1 2c       	mov	r15, r1
			msg->data[i] = mcp2515_read(reg+6+i);
     340:	86 e0       	ldi	r24, 0x06	; 6
     342:	e8 0e       	add	r14, r24
     344:	8e 2d       	mov	r24, r14
     346:	8f 0d       	add	r24, r15
     348:	d8 d0       	rcall	.+432    	; 0x4fa <mcp2515_read>
     34a:	f8 01       	movw	r30, r16
     34c:	81 93       	st	Z+, r24
     34e:	8f 01       	movw	r16, r30
	if(status | (1 << ((reg>>4)-6))){
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     350:	f3 94       	inc	r15
     352:	8a 81       	ldd	r24, Y+2	; 0x02
     354:	f8 16       	cp	r15, r24
     356:	40 f4       	brcc	.+16     	; 0x368 <CAN_data_receive+0x9e>
     358:	f8 e0       	ldi	r31, 0x08	; 8
     35a:	ff 12       	cpse	r15, r31
     35c:	f3 cf       	rjmp	.-26     	; 0x344 <CAN_data_receive+0x7a>
     35e:	06 c0       	rjmp	.+12     	; 0x36c <CAN_data_receive+0xa2>

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
	
	memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
     360:	80 e0       	ldi	r24, 0x00	; 0
     362:	05 c0       	rjmp	.+10     	; 0x36e <CAN_data_receive+0xa4>
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
			msg->data[i] = mcp2515_read(reg+6+i);
		}
		retVal = true;
     364:	81 e0       	ldi	r24, 0x01	; 1
     366:	03 c0       	rjmp	.+6      	; 0x36e <CAN_data_receive+0xa4>
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	01 c0       	rjmp	.+2      	; 0x36e <CAN_data_receive+0xa4>
     36c:	81 e0       	ldi	r24, 0x01	; 1
	}	
	return retVal;
}
     36e:	df 91       	pop	r29
     370:	cf 91       	pop	r28
     372:	1f 91       	pop	r17
     374:	0f 91       	pop	r16
     376:	ff 90       	pop	r15
     378:	ef 90       	pop	r14
     37a:	08 95       	ret

0000037c <CAN_int>:

interrupt CAN_int(){
	if(!read_bit(interrupt_PIN, interrupt_bit)){
     37c:	7f 99       	sbic	0x0f, 7	; 15
     37e:	05 c0       	rjmp	.+10     	; 0x38a <CAN_int+0xe>
		//printf("Interupt active");
		interrupt retval = (interrupt)((mcp2515_read(MCP_CANSTAT)&MCP_CANSTAT_ICOD_MASK) >> 1);
     380:	8e e0       	ldi	r24, 0x0E	; 14
     382:	bb d0       	rcall	.+374    	; 0x4fa <mcp2515_read>
     384:	8e 70       	andi	r24, 0x0E	; 14
		//printf("%u",retval);
		return retval;
     386:	86 95       	lsr	r24
     388:	08 95       	ret
	}
	return NOINT;
     38a:	80 e0       	ldi	r24, 0x00	; 0
}
     38c:	08 95       	ret

0000038e <CAN_all_int_clear>:
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
	}
}

void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
     38e:	60 e0       	ldi	r22, 0x00	; 0
     390:	8c e2       	ldi	r24, 0x2C	; 44
     392:	bf c0       	rjmp	.+382    	; 0x512 <mcp2515_write>
     394:	08 95       	ret

00000396 <CAN_init>:

#include <stdio.h>
#include <string.h>

void CAN_init(){
	clear_bit(interrupt_DDR, interrupt_bit); //Input på interrupt pinen
     396:	87 98       	cbi	0x10, 7	; 16
	
	uint8_t value;
	SPI_init(); // Initialize SPI
     398:	ef d0       	rcall	.+478    	; 0x578 <SPI_init>
	mcp2515_reset(); // Send reset-command
     39a:	e9 d0       	rcall	.+466    	; 0x56e <mcp2515_reset>
	
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_CONFIG);
     39c:	40 e8       	ldi	r20, 0x80	; 128
     39e:	60 ee       	ldi	r22, 0xE0	; 224
     3a0:	8f e0       	ldi	r24, 0x0F	; 15
     3a2:	d1 d0       	rcall	.+418    	; 0x546 <mcp2515_bit_modify>
	// Self-test
	value = mcp2515_read(MCP_CANSTAT);
     3a4:	8e e0       	ldi	r24, 0x0E	; 14
     3a6:	a9 d0       	rcall	.+338    	; 0x4fa <mcp2515_read>
	if ((value & MODE_MASK) != MODE_CONFIG) {
     3a8:	80 7e       	andi	r24, 0xE0	; 224
     3aa:	80 38       	cpi	r24, 0x80	; 128
     3ac:	21 f0       	breq	.+8      	; 0x3b6 <CAN_init+0x20>
		puts("MCP2515 is NOT in configuration mode after reset!\n");
     3ae:	86 e0       	ldi	r24, 0x06	; 6
     3b0:	92 e0       	ldi	r25, 0x02	; 2
     3b2:	0e 94 ef 0d 	call	0x1bde	; 0x1bde <puts>
	}
		
	//Setter opp RXBOCTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0RXM_MASK, 1 << 5);
     3b6:	40 e2       	ldi	r20, 0x20	; 32
     3b8:	60 e6       	ldi	r22, 0x60	; 96
     3ba:	80 e6       	ldi	r24, 0x60	; 96
     3bc:	c4 d0       	rcall	.+392    	; 0x546 <mcp2515_bit_modify>
		//BUKT: 1 -> ting går til RXB1 når denne er full
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0BUKT_MASK, 1 << 2);
     3be:	44 e0       	ldi	r20, 0x04	; 4
     3c0:	64 e0       	ldi	r22, 0x04	; 4
     3c2:	80 e6       	ldi	r24, 0x60	; 96
     3c4:	c0 d0       	rcall	.+384    	; 0x546 <mcp2515_bit_modify>
	//RXB1CTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB1CTRL, MCP_RXB1RXM_MASK, 1 << 5);
     3c6:	40 e2       	ldi	r20, 0x20	; 32
     3c8:	60 e6       	ldi	r22, 0x60	; 96
     3ca:	80 e7       	ldi	r24, 0x70	; 112
     3cc:	bc d0       	rcall	.+376    	; 0x546 <mcp2515_bit_modify>
	//TX2IE = 0 Transmit 2 empty interrupt
	//TX1IE = 0 Transmit 1 empty interrupt
	//TX0IE = 0 Transmit 0 empty interrupt
	//RX1IE = 1 Interrupt når data på RX1
	//RX0IE = 1 -||- RX2
	mcp2515_write(MCP_CANINTE, 0b00000011);
     3ce:	63 e0       	ldi	r22, 0x03	; 3
     3d0:	8b e2       	ldi	r24, 0x2B	; 43
     3d2:	9f d0       	rcall	.+318    	; 0x512 <mcp2515_write>
	
	//Filtere:
	//Masken til RX0
	mcp2515_write(MCP_RXM0SIDH, NODE2_CANID_H_mask >> 3);
     3d4:	60 ea       	ldi	r22, 0xA0	; 160
     3d6:	80 e2       	ldi	r24, 0x20	; 32
     3d8:	9c d0       	rcall	.+312    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM0SIDL, 0b11100000U, NODE2_CANID_H_mask << 5);
     3da:	40 e2       	ldi	r20, 0x20	; 32
     3dc:	60 ee       	ldi	r22, 0xE0	; 224
     3de:	81 e2       	ldi	r24, 0x21	; 33
     3e0:	b2 d0       	rcall	.+356    	; 0x546 <mcp2515_bit_modify>
	
	//Masken til RX1
	mcp2515_write(MCP_RXM1SIDH, NODE2_CANID_L_mask >> 3);
     3e2:	60 ea       	ldi	r22, 0xA0	; 160
     3e4:	84 e2       	ldi	r24, 0x24	; 36
     3e6:	95 d0       	rcall	.+298    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM1SIDL, 0b11100000U, NODE2_CANID_L_mask << 5);
     3e8:	40 e6       	ldi	r20, 0x60	; 96
     3ea:	60 ee       	ldi	r22, 0xE0	; 224
     3ec:	85 e2       	ldi	r24, 0x25	; 37
     3ee:	ab d0       	rcall	.+342    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 0 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF0SIDH, NODE2_CANID_HIGHPRIO_0 >> 3);
     3f0:	60 e2       	ldi	r22, 0x20	; 32
     3f2:	80 e0       	ldi	r24, 0x00	; 0
     3f4:	8e d0       	rcall	.+284    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0b11100000U, NODE2_CANID_HIGHPRIO_0 << 5);
     3f6:	40 e0       	ldi	r20, 0x00	; 0
     3f8:	60 ee       	ldi	r22, 0xE0	; 224
     3fa:	81 e0       	ldi	r24, 0x01	; 1
     3fc:	a4 d0       	rcall	.+328    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 1 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF1SIDH, NODE2_CANID_HIGHPRIO_1 >> 3);
     3fe:	60 e2       	ldi	r22, 0x20	; 32
     400:	84 e0       	ldi	r24, 0x04	; 4
     402:	87 d0       	rcall	.+270    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF1SIDL, 0b11100000U, NODE2_CANID_HIGHPRIO_1 << 5);
     404:	40 e2       	ldi	r20, 0x20	; 32
     406:	60 ee       	ldi	r22, 0xE0	; 224
     408:	85 e0       	ldi	r24, 0x05	; 5
     40a:	9d d0       	rcall	.+314    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 2 (RX1)
	mcp2515_write(MCP_RXF2SIDH, NODE2_CANID_0 >> 3);
     40c:	60 ea       	ldi	r22, 0xA0	; 160
     40e:	88 e0       	ldi	r24, 0x08	; 8
     410:	80 d0       	rcall	.+256    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF2SIDL, 0b11100000U, NODE2_CANID_0 << 5);
     412:	40 e0       	ldi	r20, 0x00	; 0
     414:	60 ee       	ldi	r22, 0xE0	; 224
     416:	89 e0       	ldi	r24, 0x09	; 9
     418:	96 d0       	rcall	.+300    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 3 (RX1)
	mcp2515_write(MCP_RXF3SIDH, NODE2_CANID_1 >> 3);
     41a:	60 ea       	ldi	r22, 0xA0	; 160
     41c:	80 e1       	ldi	r24, 0x10	; 16
     41e:	79 d0       	rcall	.+242    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF3SIDL, 0b11100000U, NODE2_CANID_1 << 5);
     420:	40 e2       	ldi	r20, 0x20	; 32
     422:	60 ee       	ldi	r22, 0xE0	; 224
     424:	81 e1       	ldi	r24, 0x11	; 17
     426:	8f d0       	rcall	.+286    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 4 (RX1)
	mcp2515_write(MCP_RXF4SIDH, NODE2_CANID_2 >> 3);
     428:	60 ea       	ldi	r22, 0xA0	; 160
     42a:	84 e1       	ldi	r24, 0x14	; 20
     42c:	72 d0       	rcall	.+228    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF4SIDL, 0b11100000U, NODE2_CANID_2 << 5);
     42e:	40 e4       	ldi	r20, 0x40	; 64
     430:	60 ee       	ldi	r22, 0xE0	; 224
     432:	85 e1       	ldi	r24, 0x15	; 21
     434:	88 d0       	rcall	.+272    	; 0x546 <mcp2515_bit_modify>
	
	//Filter 5 (RX1)
	mcp2515_write(MCP_RXF5SIDH, NODE2_CANID_3 >> 3);
     436:	60 ea       	ldi	r22, 0xA0	; 160
     438:	88 e1       	ldi	r24, 0x18	; 24
     43a:	6b d0       	rcall	.+214    	; 0x512 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF5SIDL, 0b11100000U, NODE2_CANID_3 << 5);
     43c:	40 e6       	ldi	r20, 0x60	; 96
     43e:	60 ee       	ldi	r22, 0xE0	; 224
     440:	89 e1       	ldi	r24, 0x19	; 25
     442:	81 d0       	rcall	.+258    	; 0x546 <mcp2515_bit_modify>
	
	CAN_all_int_clear();
     444:	a4 df       	rcall	.-184    	; 0x38e <CAN_all_int_clear>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     446:	40 e0       	ldi	r20, 0x00	; 0
     448:	60 ee       	ldi	r22, 0xE0	; 224
     44a:	8f e0       	ldi	r24, 0x0F	; 15
     44c:	7c c0       	rjmp	.+248    	; 0x546 <mcp2515_bit_modify>
     44e:	08 95       	ret

00000450 <interruptToMask>:
void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
}

uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
     450:	86 30       	cpi	r24, 0x06	; 6
     452:	31 f0       	breq	.+12     	; 0x460 <interruptToMask+0x10>
     454:	87 30       	cpi	r24, 0x07	; 7
     456:	31 f0       	breq	.+12     	; 0x464 <interruptToMask+0x14>
     458:	81 30       	cpi	r24, 0x01	; 1
     45a:	31 f0       	breq	.+12     	; 0x468 <interruptToMask+0x18>
		case NOINT:
			return 0x00;
     45c:	80 e0       	ldi	r24, 0x00	; 0
     45e:	08 95       	ret
		case ERR:
			return 0b00100000;
		case RX0:
			return 0b00000001;
     460:	81 e0       	ldi	r24, 0x01	; 1
     462:	08 95       	ret
		case RX1:
			return 0b00000010;
     464:	82 e0       	ldi	r24, 0x02	; 2
     466:	08 95       	ret
uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
		case NOINT:
			return 0x00;
		case ERR:
			return 0b00100000;
     468:	80 e2       	ldi	r24, 0x20	; 32
		case RX1:
			return 0b00000010;
		default:
			return 0x00;
	}
     46a:	08 95       	ret

0000046c <CAN_int_clear>:
	}
	return NOINT;
}

void CAN_int_clear(interrupt CAN_interrupt){
	if(CAN_interrupt != NOINT){
     46c:	88 23       	and	r24, r24
     46e:	29 f0       	breq	.+10     	; 0x47a <CAN_int_clear+0xe>
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
     470:	ef df       	rcall	.-34     	; 0x450 <interruptToMask>
     472:	40 e0       	ldi	r20, 0x00	; 0
     474:	68 2f       	mov	r22, r24
     476:	8c e2       	ldi	r24, 0x2C	; 44
     478:	66 c0       	rjmp	.+204    	; 0x546 <mcp2515_bit_modify>
     47a:	08 95       	ret

0000047c <I2C_init>:
//Velger clock lik 285 714Hz ved prescaler lik 4^1 = 4, bitrate register = 5.

void I2C_init(){
	//Finn utgangen, og sett den til output?
	//I2C klokkehastighet på 285 714hz
	TWBR = 5;		//bitrate register
     47c:	85 e0       	ldi	r24, 0x05	; 5
     47e:	80 93 b8 00 	sts	0x00B8, r24
	TWSR |= (0b01); //Prescaler, 2 bit, gir scaling på 4^bitverdi
     482:	e9 eb       	ldi	r30, 0xB9	; 185
     484:	f0 e0       	ldi	r31, 0x00	; 0
     486:	80 81       	ld	r24, Z
     488:	81 60       	ori	r24, 0x01	; 1
     48a:	80 83       	st	Z, r24
	//set_bit(TWCR,TWEA); //Enable acknowledge bit //Muilig vi må gjøre det hver gang vi skal sende
	
	TWAR = (0b0001000 << 1) | (1 << 0); //Node2 sin adresse er 0000001, siste 1bit er at vi hører på general calls
     48c:	81 e1       	ldi	r24, 0x11	; 17
     48e:	80 93 ba 00 	sts	0x00BA, r24
	/*TWAMR disables bitene i adresse. Tror ikke vi trenger det?*/
	
	//red_bit(TWCR, TWWC); //Write collision flag, ?
	set_bit(TWCR,TWEN); //Aktiverer I2C
     492:	ec eb       	ldi	r30, 0xBC	; 188
     494:	f0 e0       	ldi	r31, 0x00	; 0
     496:	80 81       	ld	r24, Z
     498:	84 60       	ori	r24, 0x04	; 4
     49a:	80 83       	st	Z, r24
	//set_bit(TWCR,TWIE); //Interupt enable. Tror dette er ordentlig interupts, så det driter vi i.
	//uint8_t I2C_status = (TWSR >> 3);
	//TWDR = 0xff; //1 byte. I transmit mode: dataen som skal sendes. I receve mode: Dataen den har fått inn
	TWDR = 0xFF;
     49c:	8f ef       	ldi	r24, 0xFF	; 255
     49e:	80 93 bb 00 	sts	0x00BB, r24
     4a2:	08 95       	ret

000004a4 <I2C_transmit>:
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
     4a4:	94 ea       	ldi	r25, 0xA4	; 164
     4a6:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4aa:	ec eb       	ldi	r30, 0xBC	; 188
     4ac:	f0 e0       	ldi	r31, 0x00	; 0
     4ae:	90 81       	ld	r25, Z
	TWDR = 0xFF;
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
	while(!I2C_getInterrupt());	//Venter til start signalet er sendt
     4b0:	99 23       	and	r25, r25
     4b2:	ec f7       	brge	.-6      	; 0x4ae <I2C_transmit+0xa>
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
     4b4:	66 0f       	add	r22, r22
     4b6:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4ba:	94 e8       	ldi	r25, 0x84	; 132
     4bc:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4c0:	ec eb       	ldi	r30, 0xBC	; 188
     4c2:	f0 e0       	ldi	r31, 0x00	; 0
     4c4:	90 81       	ld	r25, Z
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når slave addr + write er sendt, og ack er motatt
     4c6:	99 23       	and	r25, r25
     4c8:	ec f7       	brge	.-6      	; 0x4c4 <I2C_transmit+0x20>
	
	//printf("State:%u\n",TWSR&0xF8); //SLA+w has been transmited. Bra!
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
     4ca:	10 92 bb 00 	sts	0x00BB, r1
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4ce:	94 e8       	ldi	r25, 0x84	; 132
     4d0:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4d4:	ec eb       	ldi	r30, 0xBC	; 188
     4d6:	f0 e0       	ldi	r31, 0x00	; 0
     4d8:	90 81       	ld	r25, Z
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når controll signal er sendt, og ack er motatt
     4da:	99 23       	and	r25, r25
     4dc:	ec f7       	brge	.-6      	; 0x4d8 <I2C_transmit+0x34>
	
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
     4de:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4e2:	84 e8       	ldi	r24, 0x84	; 132
     4e4:	80 93 bc 00 	sts	0x00BC, r24
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4e8:	ec eb       	ldi	r30, 0xBC	; 188
     4ea:	f0 e0       	ldi	r31, 0x00	; 0
     4ec:	80 81       	ld	r24, Z
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når data er sendt, og ack er motatt
     4ee:	88 23       	and	r24, r24
     4f0:	ec f7       	brge	.-6      	; 0x4ec <I2C_transmit+0x48>
	
	//printf("State:%u\n\n",TWSR&0xF8); //Data sendt, bra!
	
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
     4f2:	84 e9       	ldi	r24, 0x94	; 148
     4f4:	80 93 bc 00 	sts	0x00BC, r24
     4f8:	08 95       	ret

000004fa <mcp2515_read>:
#include "mcp2515.h"
#include "spi.h"
#include "MCP2515_register.h"


uint8_t mcp2515_read(uint8_t addr){
     4fa:	cf 93       	push	r28
     4fc:	c8 2f       	mov	r28, r24
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     4fe:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_READ);				//Sender instruksjon
     500:	83 e0       	ldi	r24, 0x03	; 3
     502:	42 d0       	rcall	.+132    	; 0x588 <SPI_communicate>
	SPI_communicate(addr);					//Sender adressen
     504:	8c 2f       	mov	r24, r28
     506:	40 d0       	rcall	.+128    	; 0x588 <SPI_communicate>
	uint8_t val = SPI_communicate(0x00);	//Tar imot data
     508:	80 e0       	ldi	r24, 0x00	; 0
     50a:	3e d0       	rcall	.+124    	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     50c:	28 9a       	sbi	0x05, 0	; 5
	return val;
}
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <mcp2515_write>:

void mcp2515_write(uint8_t addr, uint8_t data){
     512:	cf 93       	push	r28
     514:	df 93       	push	r29
     516:	d8 2f       	mov	r29, r24
     518:	c6 2f       	mov	r28, r22
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     51a:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_WRITE);				//Sender instruksjon
     51c:	82 e0       	ldi	r24, 0x02	; 2
     51e:	34 d0       	rcall	.+104    	; 0x588 <SPI_communicate>
	SPI_communicate(addr);					//Sender adressen
     520:	8d 2f       	mov	r24, r29
     522:	32 d0       	rcall	.+100    	; 0x588 <SPI_communicate>
	SPI_communicate(data);					//Sender data
     524:	8c 2f       	mov	r24, r28
     526:	30 d0       	rcall	.+96     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     528:	28 9a       	sbi	0x05, 0	; 5
}
     52a:	df 91       	pop	r29
     52c:	cf 91       	pop	r28
     52e:	08 95       	ret

00000530 <mcp2515_read_status>:

uint8_t mcp2515_read_status(){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     530:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_READ_STATUS);		//Sender instruksjon
     532:	80 ea       	ldi	r24, 0xA0	; 160
     534:	29 d0       	rcall	.+82     	; 0x588 <SPI_communicate>
	uint8_t val = SPI_communicate(0x00);
     536:	80 e0       	ldi	r24, 0x00	; 0
     538:	27 d0       	rcall	.+78     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     53a:	28 9a       	sbi	0x05, 0	; 5
	return val;
}
     53c:	08 95       	ret

0000053e <mcp2515_request_to_send>:


void mcp2515_request_to_send(uint8_t reg){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     53e:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(reg);					//Sender instruksjon
     540:	23 d0       	rcall	.+70     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     542:	28 9a       	sbi	0x05, 0	; 5
     544:	08 95       	ret

00000546 <mcp2515_bit_modify>:
}

void mcp2515_bit_modify(uint8_t addr, uint8_t mask, uint8_t data){
     546:	1f 93       	push	r17
     548:	cf 93       	push	r28
     54a:	df 93       	push	r29
     54c:	18 2f       	mov	r17, r24
     54e:	d6 2f       	mov	r29, r22
     550:	c4 2f       	mov	r28, r20
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     552:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_BITMOD);			//Sender instruksjon
     554:	85 e0       	ldi	r24, 0x05	; 5
     556:	18 d0       	rcall	.+48     	; 0x588 <SPI_communicate>
	SPI_communicate(addr);
     558:	81 2f       	mov	r24, r17
     55a:	16 d0       	rcall	.+44     	; 0x588 <SPI_communicate>
	SPI_communicate(mask);
     55c:	8d 2f       	mov	r24, r29
     55e:	14 d0       	rcall	.+40     	; 0x588 <SPI_communicate>
	SPI_communicate(data);
     560:	8c 2f       	mov	r24, r28
     562:	12 d0       	rcall	.+36     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     564:	28 9a       	sbi	0x05, 0	; 5
}
     566:	df 91       	pop	r29
     568:	cf 91       	pop	r28
     56a:	1f 91       	pop	r17
     56c:	08 95       	ret

0000056e <mcp2515_reset>:

void mcp2515_reset(){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     56e:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_RESET);				//Sender instruksjon
     570:	80 ec       	ldi	r24, 0xC0	; 192
     572:	0a d0       	rcall	.+20     	; 0x588 <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     574:	28 9a       	sbi	0x05, 0	; 5
     576:	08 95       	ret

00000578 <SPI_init>:

#include "spi.h"

void SPI_init(void){
	/* Set MOSI and SCK output, all others input */
	set_bit(master_out_ddr, master_out_bit);
     578:	22 9a       	sbi	0x04, 2	; 4
	clear_bit(master_inn_ddr, master_inn_bit);
     57a:	23 98       	cbi	0x04, 3	; 4
	set_bit(slave_clk_ddr, slave_clk_bit);
     57c:	21 9a       	sbi	0x04, 1	; 4
	set_bit(slave_cs_ddr, slave_cs_bit);
     57e:	20 9a       	sbi	0x04, 0	; 4
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     580:	8c b5       	in	r24, 0x2c	; 44
     582:	81 65       	ori	r24, 0x51	; 81
     584:	8c bd       	out	0x2c, r24	; 44
     586:	08 95       	ret

00000588 <SPI_communicate>:
	//SPIE, interrupt enable
}

char SPI_communicate(char cData){
	/* Start transmission */
	SPDR = cData;
     588:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     58a:	0d b4       	in	r0, 0x2d	; 45
     58c:	07 fe       	sbrs	r0, 7
     58e:	fd cf       	rjmp	.-6      	; 0x58a <SPI_communicate+0x2>
	return SPDR;
     590:	8e b5       	in	r24, 0x2e	; 46
     592:	08 95       	ret

00000594 <USART_Transmit>:
}

void USART_Transmit( unsigned char data ){

	//Wait for empty transmit buffer
	while( !( UCSR0A & (1<<UDRE0)) );
     594:	e0 ec       	ldi	r30, 0xC0	; 192
     596:	f0 e0       	ldi	r31, 0x00	; 0
     598:	90 81       	ld	r25, Z
     59a:	95 ff       	sbrs	r25, 5
     59c:	fd cf       	rjmp	.-6      	; 0x598 <USART_Transmit+0x4>

	//Put data into buffer, sends the data
	UDR0 = data;
     59e:	80 93 c6 00 	sts	0x00C6, r24
     5a2:	08 95       	ret

000005a4 <USART_Receive>:
}

unsigned char USART_Receive(void){
	
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     5a4:	e0 ec       	ldi	r30, 0xC0	; 192
     5a6:	f0 e0       	ldi	r31, 0x00	; 0
     5a8:	80 81       	ld	r24, Z
     5aa:	88 23       	and	r24, r24
     5ac:	ec f7       	brge	.-6      	; 0x5a8 <USART_Receive+0x4>
	//Get and return received data from buffer
	return UDR0;
     5ae:	80 91 c6 00 	lds	r24, 0x00C6
}
     5b2:	08 95       	ret

000005b4 <USART_init>:
void USART_init(){
	
	//ubbr = F_CPU
	unsigned int ubrr = MYUBRR;
	//Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     5b4:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     5b8:	87 e6       	ldi	r24, 0x67	; 103
     5ba:	80 93 c4 00 	sts	0x00C4, r24
	
	//Enable receiver and transmitter
	UCSR0B	 = (1<<RXEN0)|(1<<TXEN0);
     5be:	88 e1       	ldi	r24, 0x18	; 24
     5c0:	80 93 c1 00 	sts	0x00C1, r24
		//RXEN:  Aktiverer USART receiver
		//TXEN: Aktiverer USART transmitter
		
	
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);
     5c4:	86 e0       	ldi	r24, 0x06	; 6
     5c6:	80 93 c2 00 	sts	0x00C2, r24
		//URSEL: Skriver til UCSRC istedet for UBRRH, ved 1.
		//USBS0: Antall stop bits, 0->1bit, 1->2bit
		//UCZ0/1/2: Character size 011->8bit. 
		
	//Slik at vi kan bruke printf;
	fdevopen(USART_Transmit,USART_Receive);
     5ca:	62 ed       	ldi	r22, 0xD2	; 210
     5cc:	72 e0       	ldi	r23, 0x02	; 2
     5ce:	8a ec       	ldi	r24, 0xCA	; 202
     5d0:	92 e0       	ldi	r25, 0x02	; 2
     5d2:	0c 94 62 0d 	jmp	0x1ac4	; 0x1ac4 <fdevopen>
     5d6:	08 95       	ret

000005d8 <adc_init>:
 */ 
#include "../MainInclude.h"
#include "adc.h"

void adc_init(){
	clear_bit(DDRF,PF0);
     5d8:	80 98       	cbi	0x10, 0	; 16
	
	
	ADMUX |= (1<<MUX0); //Bruker ADC1
     5da:	ec e7       	ldi	r30, 0x7C	; 124
     5dc:	f0 e0       	ldi	r31, 0x00	; 0
     5de:	80 81       	ld	r24, Z
     5e0:	81 60       	ori	r24, 0x01	; 1
     5e2:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //Bruker AVCC som refferanse.
     5e4:	80 81       	ld	r24, Z
     5e6:	80 64       	ori	r24, 0x40	; 64
     5e8:	80 83       	st	Z, r24
	
	//ADC enable. //Prescaler, bytt ut en med verdier opp til 7. //Aktiverer interupt
	ADCSRA |= (1<<ADEN) | (1<<ADPS0) | (1<<ADIE);
     5ea:	ea e7       	ldi	r30, 0x7A	; 122
     5ec:	f0 e0       	ldi	r31, 0x00	; 0
     5ee:	80 81       	ld	r24, Z
     5f0:	89 68       	ori	r24, 0x89	; 137
     5f2:	80 83       	st	Z, r24
	ADCSRB |= (0<<ADTS0); //Free running mode
     5f4:	eb e7       	ldi	r30, 0x7B	; 123
     5f6:	f0 e0       	ldi	r31, 0x00	; 0
     5f8:	80 81       	ld	r24, Z
     5fa:	80 83       	st	Z, r24
     5fc:	08 95       	ret

000005fe <adc_getVal>:
}

uint16_t adc_getVal(){
	//Starter konvertering
	ADCSRA |= (1<<ADSC);
     5fe:	ea e7       	ldi	r30, 0x7A	; 122
     600:	f0 e0       	ldi	r31, 0x00	; 0
     602:	80 81       	ld	r24, Z
     604:	80 64       	ori	r24, 0x40	; 64
     606:	80 83       	st	Z, r24
	while(! (ADCSRA & ADIF)) //Så lenge konverteringa ikke er ferdig
     608:	80 81       	ld	r24, Z
     60a:	82 fd       	sbrc	r24, 2
     60c:	06 c0       	rjmp	.+12     	; 0x61a <adc_getVal+0x1c>
	ADCSRA |= ADIF; //Resetter interupten
     60e:	80 81       	ld	r24, Z
     610:	84 60       	ori	r24, 0x04	; 4
     612:	80 83       	st	Z, r24
}

uint16_t adc_getVal(){
	//Starter konvertering
	ADCSRA |= (1<<ADSC);
	while(! (ADCSRA & ADIF)) //Så lenge konverteringa ikke er ferdig
     614:	80 81       	ld	r24, Z
     616:	82 ff       	sbrs	r24, 2
     618:	fa cf       	rjmp	.-12     	; 0x60e <adc_getVal+0x10>
	ADCSRA |= ADIF; //Resetter interupten
	return ADC;
     61a:	80 91 78 00 	lds	r24, 0x0078
     61e:	90 91 79 00 	lds	r25, 0x0079
}
     622:	08 95       	ret

00000624 <adc_measure>:


uint16_t adc_measure(ADC_signal* signal){
     624:	0f 93       	push	r16
     626:	1f 93       	push	r17
     628:	cf 93       	push	r28
     62a:	df 93       	push	r29
     62c:	ec 01       	movw	r28, r24
	signal->nrMeasurements ++;
     62e:	88 81       	ld	r24, Y
     630:	8f 5f       	subi	r24, 0xFF	; 255
     632:	88 83       	st	Y, r24
	signal->sumValue += adc_getVal();
     634:	09 81       	ldd	r16, Y+1	; 0x01
     636:	1a 81       	ldd	r17, Y+2	; 0x02
     638:	e2 df       	rcall	.-60     	; 0x5fe <adc_getVal>
     63a:	80 0f       	add	r24, r16
     63c:	91 1f       	adc	r25, r17
     63e:	9a 83       	std	Y+2, r25	; 0x02
     640:	89 83       	std	Y+1, r24	; 0x01
	signal->edge = 0;
     642:	1c 82       	std	Y+4, r1	; 0x04
	
	if(signal->nrMeasurements > averagingPeriod){
     644:	68 81       	ld	r22, Y
     646:	63 33       	cpi	r22, 0x33	; 51
     648:	b8 f0       	brcs	.+46     	; 0x678 <adc_measure+0x54>
		if(signal->sumValue / signal->nrMeasurements < boolValueBorder){
     64a:	70 e0       	ldi	r23, 0x00	; 0
     64c:	0e 94 3e 0c 	call	0x187c	; 0x187c <__udivmodhi4>
     650:	62 33       	cpi	r22, 0x32	; 50
     652:	71 05       	cpc	r23, r1
     654:	68 f4       	brcc	.+26     	; 0x670 <adc_measure+0x4c>
			//printf("%u  \r",signal->sumValue / signal->nrMeasurements);
			if(signal->boolState != 1){
     656:	8b 81       	ldd	r24, Y+3	; 0x03
     658:	81 30       	cpi	r24, 0x01	; 1
     65a:	39 f0       	breq	.+14     	; 0x66a <adc_measure+0x46>
				signal->count++;
     65c:	9d 81       	ldd	r25, Y+5	; 0x05
     65e:	9f 5f       	subi	r25, 0xFF	; 255
     660:	9d 83       	std	Y+5, r25	; 0x05
			}
			if(signal->boolState == 0){
     662:	81 11       	cpse	r24, r1
     664:	02 c0       	rjmp	.+4      	; 0x66a <adc_measure+0x46>
				signal->edge = 1;
     666:	81 e0       	ldi	r24, 0x01	; 1
     668:	8c 83       	std	Y+4, r24	; 0x04
			}
			signal->boolState = 1;
     66a:	81 e0       	ldi	r24, 0x01	; 1
     66c:	8b 83       	std	Y+3, r24	; 0x03
     66e:	01 c0       	rjmp	.+2      	; 0x672 <adc_measure+0x4e>
		}
		else{
			signal->boolState = 0;
     670:	1b 82       	std	Y+3, r1	; 0x03
		}
		
		signal->nrMeasurements = 0;
     672:	18 82       	st	Y, r1
		signal->sumValue = 0;
     674:	1a 82       	std	Y+2, r1	; 0x02
     676:	19 82       	std	Y+1, r1	; 0x01
	}
     678:	df 91       	pop	r29
     67a:	cf 91       	pop	r28
     67c:	1f 91       	pop	r17
     67e:	0f 91       	pop	r16
     680:	08 95       	ret

00000682 <motorbox_set_power>:
	else{
		motorbox_set_power(POS_DIR, percent +40);
	}
}

void motorbox_set_power(uint8_t dir, uint8_t power){
     682:	96 2f       	mov	r25, r22
	if(dir){
     684:	88 23       	and	r24, r24
     686:	11 f0       	breq	.+4      	; 0x68c <motorbox_set_power+0xa>
		set_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     688:	8b 9a       	sbi	0x11, 3	; 17
     68a:	01 c0       	rjmp	.+2      	; 0x68e <motorbox_set_power+0xc>
	}
	else{
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     68c:	8b 98       	cbi	0x11, 3	; 17
	}
	//printf("%u \r",power);
	I2C_transmit(power,DAC_ADRESS);	
     68e:	68 e2       	ldi	r22, 0x28	; 40
     690:	89 2f       	mov	r24, r25
     692:	08 cf       	rjmp	.-496    	; 0x4a4 <I2C_transmit>
     694:	08 95       	ret

00000696 <motorbox_set_percent>:
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
	motorbox_reset_encoder();
}


void motorbox_set_percent(int16_t percent){
     696:	8c 39       	cpi	r24, 0x9C	; 156
     698:	2f ef       	ldi	r18, 0xFF	; 255
     69a:	92 07       	cpc	r25, r18
     69c:	14 f4       	brge	.+4      	; 0x6a2 <motorbox_set_percent+0xc>
     69e:	8c e9       	ldi	r24, 0x9C	; 156
     6a0:	9f ef       	ldi	r25, 0xFF	; 255
     6a2:	85 36       	cpi	r24, 0x65	; 101
     6a4:	91 05       	cpc	r25, r1
     6a6:	14 f0       	brlt	.+4      	; 0x6ac <motorbox_set_percent+0x16>
     6a8:	84 e6       	ldi	r24, 0x64	; 100
     6aa:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;
	}
	if(percent<10 && percent>-10){
     6ac:	9c 01       	movw	r18, r24
     6ae:	27 5f       	subi	r18, 0xF7	; 247
     6b0:	3f 4f       	sbci	r19, 0xFF	; 255
     6b2:	23 31       	cpi	r18, 0x13	; 19
     6b4:	31 05       	cpc	r19, r1
     6b6:	20 f4       	brcc	.+8      	; 0x6c0 <motorbox_set_percent+0x2a>
		motorbox_set_power(!POS_DIR, 0);
     6b8:	60 e0       	ldi	r22, 0x00	; 0
     6ba:	80 e0       	ldi	r24, 0x00	; 0
     6bc:	e2 cf       	rjmp	.-60     	; 0x682 <motorbox_set_power>
     6be:	08 95       	ret
	}
	else if(percent < 0){
     6c0:	99 23       	and	r25, r25
     6c2:	2c f4       	brge	.+10     	; 0x6ce <motorbox_set_percent+0x38>
		motorbox_set_power(!POS_DIR, -percent +40);
     6c4:	68 e2       	ldi	r22, 0x28	; 40
     6c6:	68 1b       	sub	r22, r24
     6c8:	80 e0       	ldi	r24, 0x00	; 0
     6ca:	db cf       	rjmp	.-74     	; 0x682 <motorbox_set_power>
     6cc:	08 95       	ret
	}
	else{
		motorbox_set_power(POS_DIR, percent +40);
     6ce:	68 e2       	ldi	r22, 0x28	; 40
     6d0:	68 0f       	add	r22, r24
     6d2:	81 e0       	ldi	r24, 0x01	; 1
     6d4:	d6 cf       	rjmp	.-84     	; 0x682 <motorbox_set_power>
     6d6:	08 95       	ret

000006d8 <motorbox_reset_encoder>:
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
	return -board_size/2-encoder_data;
}

void motorbox_reset_encoder(){
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     6d8:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6da:	8a e6       	ldi	r24, 0x6A	; 106
     6dc:	8a 95       	dec	r24
     6de:	f1 f7       	brne	.-4      	; 0x6dc <motorbox_reset_encoder+0x4>
     6e0:	00 c0       	rjmp	.+0      	; 0x6e2 <motorbox_reset_encoder+0xa>
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     6e2:	8e 9a       	sbi	0x11, 6	; 17
     6e4:	08 95       	ret

000006e6 <motorbox_init>:
 */ 

#include "MotorBox.h"

void motorbox_init(){
	MOTORBOX_CONTROLL_DDR |= (1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_RESET_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_ENABLE)|(1<<MOTOR_DIRECTION);
     6e6:	80 b3       	in	r24, 0x10	; 16
     6e8:	88 6f       	ori	r24, 0xF8	; 248
     6ea:	80 bb       	out	0x10, r24	; 16
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     6ec:	8e 98       	cbi	0x11, 6	; 17
	//Velger å ikke resette, skrur på motor
	MOTORBOX_CONTROLL_REG |= (1<<ENCODER_RESET_NOT)|(1<<MOTOR_ENABLE);
     6ee:	81 b3       	in	r24, 0x11	; 17
     6f0:	80 65       	ori	r24, 0x50	; 80
     6f2:	81 bb       	out	0x11, r24	; 17
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
     6f4:	81 b3       	in	r24, 0x11	; 17
     6f6:	87 75       	andi	r24, 0x57	; 87
     6f8:	81 bb       	out	0x11, r24	; 17
	motorbox_reset_encoder();
     6fa:	ee cf       	rjmp	.-36     	; 0x6d8 <motorbox_reset_encoder>
     6fc:	08 95       	ret

000006fe <reverse_byte>:
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
}

uint8_t reverse_byte(uint8_t b) {
	b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
     6fe:	82 95       	swap	r24
	b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
     700:	28 2f       	mov	r18, r24
     702:	23 73       	andi	r18, 0x33	; 51
     704:	22 0f       	add	r18, r18
     706:	22 0f       	add	r18, r18
     708:	98 2f       	mov	r25, r24
     70a:	9c 7c       	andi	r25, 0xCC	; 204
     70c:	96 95       	lsr	r25
     70e:	96 95       	lsr	r25
     710:	92 2b       	or	r25, r18
	b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
     712:	29 2f       	mov	r18, r25
     714:	25 75       	andi	r18, 0x55	; 85
     716:	22 0f       	add	r18, r18
     718:	9a 7a       	andi	r25, 0xAA	; 170
     71a:	89 2f       	mov	r24, r25
     71c:	86 95       	lsr	r24
	return b;
     71e:	82 2b       	or	r24, r18
     720:	08 95       	ret

00000722 <motorbox_get_encoder>:
	}
	//printf("%u \r",power);
	I2C_transmit(power,DAC_ADRESS);	
}

int16_t motorbox_get_encoder(){
     722:	cf 93       	push	r28
     724:	df 93       	push	r29
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     726:	8d 9a       	sbi	0x11, 5	; 17
     728:	8a e6       	ldi	r24, 0x6A	; 106
     72a:	8a 95       	dec	r24
     72c:	f1 f7       	brne	.-4      	; 0x72a <motorbox_get_encoder+0x8>
     72e:	00 c0       	rjmp	.+0      	; 0x730 <motorbox_get_encoder+0xe>
	_delay_us(20);
	uint16_t encoder_data = reverse_byte(MOTORBOX_DATA_PIN);;
     730:	80 91 06 01 	lds	r24, 0x0106
     734:	e4 df       	rcall	.-56     	; 0x6fe <reverse_byte>
     736:	c8 2f       	mov	r28, r24
     738:	d0 e0       	ldi	r29, 0x00	; 0
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     73a:	8d 98       	cbi	0x11, 5	; 17
     73c:	8a e6       	ldi	r24, 0x6A	; 106
     73e:	8a 95       	dec	r24
     740:	f1 f7       	brne	.-4      	; 0x73e <motorbox_get_encoder+0x1c>
     742:	00 c0       	rjmp	.+0      	; 0x744 <motorbox_get_encoder+0x22>
	_delay_us(20);
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
     744:	80 91 06 01 	lds	r24, 0x0106
     748:	da df       	rcall	.-76     	; 0x6fe <reverse_byte>
     74a:	d8 2b       	or	r29, r24
	return -board_size/2-encoder_data;
}
     74c:	80 ed       	ldi	r24, 0xD0	; 208
     74e:	9e ee       	ldi	r25, 0xEE	; 238
     750:	8c 1b       	sub	r24, r28
     752:	9d 0b       	sbc	r25, r29
     754:	df 91       	pop	r29
     756:	cf 91       	pop	r28
     758:	08 95       	ret

0000075a <servo_init>:
 */ 
#include "servo.h"
#include "../MainInclude.h"

void servo_init(){
	set_bit(PWM_DDR, PWM_bit);
     75a:	25 9a       	sbi	0x04, 5	; 4
	
	//Setter fast PWM 9 bit, 0110, WGM10. MAX = 0x01FF
	TCCR1A |= (1<<WGM11);
     75c:	a0 e8       	ldi	r26, 0x80	; 128
     75e:	b0 e0       	ldi	r27, 0x00	; 0
     760:	8c 91       	ld	r24, X
     762:	82 60       	ori	r24, 0x02	; 2
     764:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12)|(1<<WGM13);
     766:	e1 e8       	ldi	r30, 0x81	; 129
     768:	f0 e0       	ldi	r31, 0x00	; 0
     76a:	80 81       	ld	r24, Z
     76c:	88 61       	ori	r24, 0x18	; 24
     76e:	80 83       	st	Z, r24
	
	//Clear OC1A on compare match, set OC1A at BOTTOM
	TCCR1A |= (1<<COM1A1);
     770:	8c 91       	ld	r24, X
     772:	80 68       	ori	r24, 0x80	; 128
     774:	8c 93       	st	X, r24
	
	//Clock prescaler
	TCCR1B |= (clock_scaler << CS10);
     776:	80 81       	ld	r24, Z
     778:	82 60       	ori	r24, 0x02	; 2
     77a:	80 83       	st	Z, r24
	
	//TOP signalet
	ICR1 = duty_cycle_ms * F_CPU / clock_scaler_val;
     77c:	80 e4       	ldi	r24, 0x40	; 64
     77e:	9c e9       	ldi	r25, 0x9C	; 156
     780:	90 93 87 00 	sts	0x0087, r25
     784:	80 93 86 00 	sts	0x0086, r24
	
	//OC1A er pwm signalet	går ut på PB5
	//OCR1A nivået for sette lav. 
	OCR1A = pulse_width_min * F_CPU / clock_scaler_val;
     788:	88 e0       	ldi	r24, 0x08	; 8
     78a:	97 e0       	ldi	r25, 0x07	; 7
     78c:	90 93 89 00 	sts	0x0089, r25
     790:	80 93 88 00 	sts	0x0088, r24
     794:	08 95       	ret

00000796 <servo_set>:
}

void servo_set(int percent){
     796:	8c 39       	cpi	r24, 0x9C	; 156
     798:	2f ef       	ldi	r18, 0xFF	; 255
     79a:	92 07       	cpc	r25, r18
     79c:	14 f4       	brge	.+4      	; 0x7a2 <servo_set+0xc>
     79e:	8c e9       	ldi	r24, 0x9C	; 156
     7a0:	9f ef       	ldi	r25, 0xFF	; 255
     7a2:	85 36       	cpi	r24, 0x65	; 101
     7a4:	91 05       	cpc	r25, r1
     7a6:	14 f0       	brlt	.+4      	; 0x7ac <servo_set+0x16>
     7a8:	84 e6       	ldi	r24, 0x64	; 100
     7aa:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;		
	}
	OCR1A = (pulse_width_neutral + ((pulse_width_max-pulse_width_min)/200)*(-percent))* F_CPU / clock_scaler_val;
     7ac:	66 27       	eor	r22, r22
     7ae:	77 27       	eor	r23, r23
     7b0:	68 1b       	sub	r22, r24
     7b2:	79 0b       	sbc	r23, r25
     7b4:	88 27       	eor	r24, r24
     7b6:	77 fd       	sbrc	r23, 7
     7b8:	80 95       	com	r24
     7ba:	98 2f       	mov	r25, r24
     7bc:	c5 d3       	rcall	.+1930   	; 0xf48 <__floatsisf>
     7be:	2b e9       	ldi	r18, 0x9B	; 155
     7c0:	33 e5       	ldi	r19, 0x53	; 83
     7c2:	49 ec       	ldi	r20, 0xC9	; 201
     7c4:	56 e3       	ldi	r21, 0x36	; 54
     7c6:	70 d4       	rcall	.+2272   	; 0x10a8 <__mulsf3>
     7c8:	26 ea       	ldi	r18, 0xA6	; 166
     7ca:	3b e9       	ldi	r19, 0x9B	; 155
     7cc:	44 ec       	ldi	r20, 0xC4	; 196
     7ce:	5a e3       	ldi	r21, 0x3A	; 58
     7d0:	b8 d2       	rcall	.+1392   	; 0xd42 <__addsf3>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	34 e2       	ldi	r19, 0x24	; 36
     7d6:	44 e7       	ldi	r20, 0x74	; 116
     7d8:	5b e4       	ldi	r21, 0x4B	; 75
     7da:	66 d4       	rcall	.+2252   	; 0x10a8 <__mulsf3>
     7dc:	20 e0       	ldi	r18, 0x00	; 0
     7de:	30 e0       	ldi	r19, 0x00	; 0
     7e0:	40 e0       	ldi	r20, 0x00	; 0
     7e2:	5e e3       	ldi	r21, 0x3E	; 62
     7e4:	61 d4       	rcall	.+2242   	; 0x10a8 <__mulsf3>
     7e6:	82 d3       	rcall	.+1796   	; 0xeec <__fixunssfsi>
     7e8:	70 93 89 00 	sts	0x0089, r23
     7ec:	60 93 88 00 	sts	0x0088, r22
     7f0:	08 95       	ret

000007f2 <main>:
#include "CommunicationDrivers/I2C.h"
#include "regulator.h"
#include "MotorDrivers/Solenoid.h"
#include "SensorDrivers/HC-SR04.h"

int main(){
     7f2:	cf 93       	push	r28
     7f4:	df 93       	push	r29
     7f6:	cd b7       	in	r28, 0x3d	; 61
     7f8:	de b7       	in	r29, 0x3e	; 62
     7fa:	c5 5c       	subi	r28, 0xC5	; 197
     7fc:	d1 09       	sbc	r29, r1
     7fe:	0f b6       	in	r0, 0x3f	; 63
     800:	f8 94       	cli
     802:	de bf       	out	0x3e, r29	; 62
     804:	0f be       	out	0x3f, r0	; 63
     806:	cd bf       	out	0x3d, r28	; 61
	/*INITIALISATION*/
	USART_init();
     808:	d5 de       	rcall	.-598    	; 0x5b4 <USART_init>
	CAN_init();
     80a:	c5 dd       	rcall	.-1142   	; 0x396 <CAN_init>
	servo_init();
     80c:	a6 df       	rcall	.-180    	; 0x75a <servo_init>
	adc_init();
     80e:	e4 de       	rcall	.-568    	; 0x5d8 <adc_init>
	I2C_init();
     810:	35 de       	rcall	.-918    	; 0x47c <I2C_init>
	motorbox_init();
     812:	69 df       	rcall	.-302    	; 0x6e6 <motorbox_init>
	HCSR04_inti();
     814:	f8 d1       	rcall	.+1008   	; 0xc06 <HCSR04_inti>
	SOLENOID_DDR |= 1<<SOLENOID_BIT;
     816:	82 9a       	sbi	0x10, 2	; 16
	set_bit(SOLENOID_PORT,SOLENOID_BIT);
     818:	8a 9a       	sbi	0x11, 2	; 17
	/*Tillstandsvariable*/
	interrupt CAN_interrupt;
	uint8_t new_msg;
	
	CAN_message msgInn0;
	msgInn0.length = 0;
     81a:	1b 82       	std	Y+3, r1	; 0x03
	
	CAN_message msgPoint;
	msgPoint.length = 1;
     81c:	81 e0       	ldi	r24, 0x01	; 1
     81e:	8e 87       	std	Y+14, r24	; 0x0e
	msgPoint.id = NODE1_CANID_0;
     820:	80 e0       	ldi	r24, 0x00	; 0
     822:	96 e0       	ldi	r25, 0x06	; 6
     824:	9d 87       	std	Y+13, r25	; 0x0d
     826:	8c 87       	std	Y+12, r24	; 0x0c
	msgPoint.data[CANMSG_PACKAGESPECIFIER] = PACKAGESPECIFIER_GAMEPOINT;
     828:	82 e0       	ldi	r24, 0x02	; 2
     82a:	8f 87       	std	Y+15, r24	; 0x0f
	
	ADC_signal adcSignal;
	Regulator regulator;
	regulator_init(&regulator);
     82c:	ce 01       	movw	r24, r28
     82e:	4d 96       	adiw	r24, 0x1d	; 29
     830:	da d0       	rcall	.+436    	; 0x9e6 <regulator_init>
	
	//BURDE KJØØRE HCSR04_init(&S0_data) sånn som regulator_init
	HCSR04_data S0_data;
	HCSR04_data S1_data;
	S0_data.queuePointer = 0;
     832:	a2 96       	adiw	r28, 0x22	; 34
     834:	1f ae       	std	Y+63, r1	; 0x3f
     836:	a2 97       	sbiw	r28, 0x22	; 34
     838:	ed e5       	ldi	r30, 0x5D	; 93
     83a:	f0 e0       	ldi	r31, 0x00	; 0
     83c:	ec 0f       	add	r30, r28
     83e:	fd 1f       	adc	r31, r29
     840:	35 96       	adiw	r30, 0x05	; 5
     842:	ce 01       	movw	r24, r28
     844:	8a 53       	subi	r24, 0x3A	; 58
     846:	9f 4f       	sbci	r25, 0xFF	; 255
	S1_data.queuePointer = 0;
	for(uint8_t i=0;i<HCSR04_averagingPeriod;++i){
		S0_data.mesurements[i] = 0;
     848:	11 92       	st	Z+, r1
     84a:	11 92       	st	Z+, r1
	//BURDE KJØØRE HCSR04_init(&S0_data) sånn som regulator_init
	HCSR04_data S0_data;
	HCSR04_data S1_data;
	S0_data.queuePointer = 0;
	S1_data.queuePointer = 0;
	for(uint8_t i=0;i<HCSR04_averagingPeriod;++i){
     84c:	e8 17       	cp	r30, r24
     84e:	f9 07       	cpc	r31, r25
     850:	d9 f7       	brne	.-10     	; 0x848 <main+0x56>
     852:	91 2c       	mov	r9, r1
     854:	71 2c       	mov	r7, r1
     856:	c1 2c       	mov	r12, r1
     858:	d1 2c       	mov	r13, r1
		CAN_interrupt = CAN_int();
		switch(CAN_interrupt){
			case NOINT:
				break;
			case ERR:
				printf("CAN ERROR");
     85a:	0f 2e       	mov	r0, r31
     85c:	f9 e3       	ldi	r31, 0x39	; 57
     85e:	ef 2e       	mov	r14, r31
     860:	f2 e0       	ldi	r31, 0x02	; 2
     862:	ff 2e       	mov	r15, r31
     864:	f0 2d       	mov	r31, r0
			}
			else if(gameMode == GAMEMODE_SENS){
				//printf("SENS  \r");
				HCSR04_update_ref(&S0_data,SENSOR0);
				//HCSR04_update_ref(&S1_data,SENSOR1);
				printf("%i\r",S0_data.pos_ref);
     866:	0f 2e       	mov	r0, r31
     868:	f3 e4       	ldi	r31, 0x43	; 67
     86a:	af 2e       	mov	r10, r31
     86c:	f2 e0       	ldi	r31, 0x02	; 2
     86e:	bf 2e       	mov	r11, r31
     870:	f0 2d       	mov	r31, r0
	
	uint8_t gameMode = GAMEMODE_OFF;
	
	uint8_t push = 0;
	while(1){
		adc_measure(&adcSignal);
     872:	ce 01       	movw	r24, r28
     874:	47 96       	adiw	r24, 0x17	; 23
     876:	d6 de       	rcall	.-596    	; 0x624 <adc_measure>
		//printf("%i   \r",dist_data.pos_ref);
		
		CAN_interrupt = CAN_int();
     878:	81 dd       	rcall	.-1278   	; 0x37c <CAN_int>
     87a:	18 2f       	mov	r17, r24
		switch(CAN_interrupt){
     87c:	86 30       	cpi	r24, 0x06	; 6
     87e:	59 f0       	breq	.+22     	; 0x896 <main+0xa4>
     880:	87 30       	cpi	r24, 0x07	; 7
     882:	71 f0       	breq	.+28     	; 0x8a0 <main+0xae>
     884:	81 30       	cpi	r24, 0x01	; 1
     886:	81 f4       	brne	.+32     	; 0x8a8 <main+0xb6>
			case NOINT:
				break;
			case ERR:
				printf("CAN ERROR");
     888:	ff 92       	push	r15
     88a:	ef 92       	push	r14
     88c:	0e 94 de 0d 	call	0x1bbc	; 0x1bbc <printf>
				break;
     890:	0f 90       	pop	r0
     892:	0f 90       	pop	r0
     894:	09 c0       	rjmp	.+18     	; 0x8a8 <main+0xb6>
			case RX0:
				CAN_data_receive(&msgInn0, MCP_RXB0CTRL);
     896:	60 e6       	ldi	r22, 0x60	; 96
     898:	ce 01       	movw	r24, r28
     89a:	01 96       	adiw	r24, 0x01	; 1
     89c:	16 dd       	rcall	.-1492   	; 0x2ca <CAN_data_receive>
				//printf("RX0: %i\t%i   \t%i   \t%i   \r",msgInn0.data[CANMSG_PACKAGESPECIFIER],msgInn0.data[CANMSG_BTNR_BYTE],msgInn0.data[CANMSG_SLIDERR_BYTE],msgInn0.data[CANMSG_JSX_BYTE]);
				break;
     89e:	04 c0       	rjmp	.+8      	; 0x8a8 <main+0xb6>
			case RX1:
				CAN_data_receive(&msgInn0, MCP_RXB1CTRL);
     8a0:	60 e7       	ldi	r22, 0x70	; 112
     8a2:	ce 01       	movw	r24, r28
     8a4:	01 96       	adiw	r24, 0x01	; 1
     8a6:	11 dd       	rcall	.-1502   	; 0x2ca <CAN_data_receive>
				//printf("RX0: %i\t%i   \t%i   \t%i   \r",msgInn0.data[CANMSG_PACKAGESPECIFIER],msgInn0.data[CANMSG_BTNR_BYTE],msgInn0.data[CANMSG_SLIDERR_BYTE],msgInn0.data[CANMSG_JSX_BYTE]);
				break;
			default:
				break;
		}
		CAN_int_clear(CAN_interrupt);
     8a8:	81 2f       	mov	r24, r17
     8aa:	e0 dd       	rcall	.-1088   	; 0x46c <CAN_int_clear>
		
		if(msgInn0.length){
     8ac:	8b 81       	ldd	r24, Y+3	; 0x03
     8ae:	88 23       	and	r24, r24
     8b0:	51 f0       	breq	.+20     	; 0x8c6 <main+0xd4>
			switch(msgInn0.data[CANMSG_PACKAGESPECIFIER]){
     8b2:	8c 81       	ldd	r24, Y+4	; 0x04
     8b4:	88 23       	and	r24, r24
     8b6:	19 f0       	breq	.+6      	; 0x8be <main+0xcc>
     8b8:	81 30       	cpi	r24, 0x01	; 1
     8ba:	19 f0       	breq	.+6      	; 0x8c2 <main+0xd0>
     8bc:	04 c0       	rjmp	.+8      	; 0x8c6 <main+0xd4>
				case PACKAGESPECIFIER_MOTORSIGNALS:
					msgInn0.length = 0;
     8be:	1b 82       	std	Y+3, r1	; 0x03
				break;
     8c0:	02 c0       	rjmp	.+4      	; 0x8c6 <main+0xd4>
				case PACKAGESPECIFIER_GAMEMODE:
					gameMode = msgInn0.data[GAMEMODE_MODE_BYTE];
     8c2:	7d 80       	ldd	r7, Y+5	; 0x05
					msgInn0.length = 0;
     8c4:	1b 82       	std	Y+3, r1	; 0x03
			}
			
		}
		
		
		if(gameMode != GAMEMODE_OFF){
     8c6:	77 20       	and	r7, r7
     8c8:	09 f4       	brne	.+2      	; 0x8cc <main+0xda>
     8ca:	7d c0       	rjmp	.+250    	; 0x9c6 <main+0x1d4>
			//printf("%i\r\n",msgInn0.data[CANMSG_SLIDERR_BYTE]);
			servo_set(msgInn0.data[CANMSG_SLIDERR_BYTE]);
     8cc:	8e 81       	ldd	r24, Y+6	; 0x06
     8ce:	99 27       	eor	r25, r25
     8d0:	87 fd       	sbrc	r24, 7
     8d2:	90 95       	com	r25
     8d4:	60 df       	rcall	.-320    	; 0x796 <servo_set>
			regulator.dt = TCNT3*1.0/((F_CPU/64)*1.0);
     8d6:	e4 e9       	ldi	r30, 0x94	; 148
     8d8:	f0 e0       	ldi	r31, 0x00	; 0
     8da:	60 81       	ld	r22, Z
     8dc:	71 81       	ldd	r23, Z+1	; 0x01
     8de:	80 e0       	ldi	r24, 0x00	; 0
     8e0:	90 e0       	ldi	r25, 0x00	; 0
     8e2:	30 d3       	rcall	.+1632   	; 0xf44 <__floatunsisf>
     8e4:	20 e0       	ldi	r18, 0x00	; 0
     8e6:	34 e2       	ldi	r19, 0x24	; 36
     8e8:	44 e7       	ldi	r20, 0x74	; 116
     8ea:	58 e4       	ldi	r21, 0x48	; 72
     8ec:	92 d2       	rcall	.+1316   	; 0xe12 <__divsf3>
     8ee:	6d 96       	adiw	r28, 0x1d	; 29
     8f0:	6c af       	std	Y+60, r22	; 0x3c
     8f2:	7d af       	std	Y+61, r23	; 0x3d
     8f4:	8e af       	std	Y+62, r24	; 0x3e
     8f6:	9f af       	std	Y+63, r25	; 0x3f
     8f8:	6d 97       	sbiw	r28, 0x1d	; 29
			TCNT3 = 0;	
     8fa:	e4 e9       	ldi	r30, 0x94	; 148
     8fc:	f0 e0       	ldi	r31, 0x00	; 0
     8fe:	11 82       	std	Z+1, r1	; 0x01
     900:	10 82       	st	Z, r1
			if(gameMode == GAMEMODE_JS){
     902:	f1 e0       	ldi	r31, 0x01	; 1
     904:	7f 12       	cpse	r7, r31
     906:	29 c0       	rjmp	.+82     	; 0x95a <main+0x168>
				//printf("JS  \r");
				joySpeed = msgInn0.data[CANMSG_JSX_BYTE];
				joyPos += get_pos_from_percent(joySpeed)* regulator.dt * CONTROLLER_GAIN;
     908:	8f 81       	ldd	r24, Y+7	; 0x07
     90a:	78 d1       	rcall	.+752    	; 0xbfc <get_pos_from_percent>
     90c:	4c 01       	movw	r8, r24
     90e:	b6 01       	movw	r22, r12
     910:	88 27       	eor	r24, r24
     912:	77 fd       	sbrc	r23, 7
     914:	80 95       	com	r24
     916:	98 2f       	mov	r25, r24
     918:	17 d3       	rcall	.+1582   	; 0xf48 <__floatsisf>
     91a:	1b 01       	movw	r2, r22
     91c:	2c 01       	movw	r4, r24
     91e:	b4 01       	movw	r22, r8
     920:	88 27       	eor	r24, r24
     922:	77 fd       	sbrc	r23, 7
     924:	80 95       	com	r24
     926:	98 2f       	mov	r25, r24
     928:	0f d3       	rcall	.+1566   	; 0xf48 <__floatsisf>
     92a:	6d 96       	adiw	r28, 0x1d	; 29
     92c:	2c ad       	ldd	r18, Y+60	; 0x3c
     92e:	3d ad       	ldd	r19, Y+61	; 0x3d
     930:	4e ad       	ldd	r20, Y+62	; 0x3e
     932:	5f ad       	ldd	r21, Y+63	; 0x3f
     934:	6d 97       	sbiw	r28, 0x1d	; 29
     936:	b8 d3       	rcall	.+1904   	; 0x10a8 <__mulsf3>
     938:	9b 01       	movw	r18, r22
     93a:	ac 01       	movw	r20, r24
     93c:	02 d2       	rcall	.+1028   	; 0xd42 <__addsf3>
     93e:	9b 01       	movw	r18, r22
     940:	ac 01       	movw	r20, r24
     942:	c2 01       	movw	r24, r4
     944:	b1 01       	movw	r22, r2
     946:	fd d1       	rcall	.+1018   	; 0xd42 <__addsf3>
     948:	cc d2       	rcall	.+1432   	; 0xee2 <__fixsfsi>
     94a:	6b 01       	movw	r12, r22
				//printf("%i\r",joyPos);
				regulator_increment(&regulator,joyPos);
     94c:	ce 01       	movw	r24, r28
     94e:	4d 96       	adiw	r24, 0x1d	; 29
     950:	87 d0       	rcall	.+270    	; 0xa60 <regulator_increment>
				push = msgInn0.data[CANMSG_BTNR_BYTE] & (1<<CANMSG_BTNR_BIT);
     952:	8d 81       	ldd	r24, Y+5	; 0x05
     954:	81 70       	andi	r24, 0x01	; 1
     956:	98 2e       	mov	r9, r24
     958:	23 c0       	rjmp	.+70     	; 0x9a0 <main+0x1ae>
			}
			else if(gameMode == GAMEMODE_SENS){
     95a:	22 e0       	ldi	r18, 0x02	; 2
     95c:	72 12       	cpse	r7, r18
     95e:	20 c0       	rjmp	.+64     	; 0x9a0 <main+0x1ae>
				//printf("SENS  \r");
				HCSR04_update_ref(&S0_data,SENSOR0);
     960:	60 e0       	ldi	r22, 0x00	; 0
     962:	ce 01       	movw	r24, r28
     964:	83 5a       	subi	r24, 0xA3	; 163
     966:	9f 4f       	sbci	r25, 0xFF	; 255
     968:	9d d1       	rcall	.+826    	; 0xca4 <HCSR04_update_ref>
				//HCSR04_update_ref(&S1_data,SENSOR1);
				printf("%i\r",S0_data.pos_ref);
     96a:	6f 96       	adiw	r28, 0x1f	; 31
     96c:	8f ad       	ldd	r24, Y+63	; 0x3f
     96e:	6f 97       	sbiw	r28, 0x1f	; 31
     970:	8f 93       	push	r24
     972:	6e 96       	adiw	r28, 0x1e	; 30
     974:	8f ad       	ldd	r24, Y+63	; 0x3f
     976:	6e 97       	sbiw	r28, 0x1e	; 30
     978:	8f 93       	push	r24
     97a:	bf 92       	push	r11
     97c:	af 92       	push	r10
     97e:	0e 94 de 0d 	call	0x1bbc	; 0x1bbc <printf>
				regulator_increment(&regulator,S0_data.pos_ref);
     982:	6f 96       	adiw	r28, 0x1f	; 31
     984:	6e ad       	ldd	r22, Y+62	; 0x3e
     986:	7f ad       	ldd	r23, Y+63	; 0x3f
     988:	6f 97       	sbiw	r28, 0x1f	; 31
     98a:	ce 01       	movw	r24, r28
     98c:	4d 96       	adiw	r24, 0x1d	; 29
     98e:	68 d0       	rcall	.+208    	; 0xa60 <regulator_increment>
				if(S1_data.time < S1_ACTIVATION_POINT){
					push = 0;
				}
				else push = 0;
			}
			motorbox_set_percent(regulator.u);
     990:	89 a5       	ldd	r24, Y+41	; 0x29
     992:	9a a5       	ldd	r25, Y+42	; 0x2a
     994:	80 de       	rcall	.-768    	; 0x696 <motorbox_set_percent>
     996:	0f 90       	pop	r0
     998:	0f 90       	pop	r0
     99a:	0f 90       	pop	r0
     99c:	0f 90       	pop	r0
     99e:	10 c0       	rjmp	.+32     	; 0x9c0 <main+0x1ce>
     9a0:	89 a5       	ldd	r24, Y+41	; 0x29
     9a2:	9a a5       	ldd	r25, Y+42	; 0x2a
     9a4:	78 de       	rcall	.-784    	; 0x696 <motorbox_set_percent>
			
			if(push){
     9a6:	99 20       	and	r9, r9
     9a8:	59 f0       	breq	.+22     	; 0x9c0 <main+0x1ce>
				clear_bit(SOLENOID_PORT,SOLENOID_BIT);
     9aa:	8a 98       	cbi	0x11, 2	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9ac:	8f ef       	ldi	r24, 0xFF	; 255
     9ae:	91 ee       	ldi	r25, 0xE1	; 225
     9b0:	e4 e0       	ldi	r30, 0x04	; 4
     9b2:	81 50       	subi	r24, 0x01	; 1
     9b4:	90 40       	sbci	r25, 0x00	; 0
     9b6:	e0 40       	sbci	r30, 0x00	; 0
     9b8:	e1 f7       	brne	.-8      	; 0x9b2 <main+0x1c0>
     9ba:	00 c0       	rjmp	.+0      	; 0x9bc <main+0x1ca>
     9bc:	00 00       	nop
     9be:	0b c0       	rjmp	.+22     	; 0x9d6 <main+0x1e4>
				_delay_ms(100);
			}
			else{
				set_bit(SOLENOID_PORT,SOLENOID_BIT);
     9c0:	8a 9a       	sbi	0x11, 2	; 17
     9c2:	91 2c       	mov	r9, r1
     9c4:	08 c0       	rjmp	.+16     	; 0x9d6 <main+0x1e4>
			}
		}
		else{
			//printf("OFF  \r");
			TCNT3 = 0;
     9c6:	e4 e9       	ldi	r30, 0x94	; 148
     9c8:	f0 e0       	ldi	r31, 0x00	; 0
     9ca:	11 82       	std	Z+1, r1	; 0x01
     9cc:	10 82       	st	Z, r1
			motorbox_set_percent(0);
     9ce:	80 e0       	ldi	r24, 0x00	; 0
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	61 de       	rcall	.-830    	; 0x696 <motorbox_set_percent>
			motorbox_reset_encoder();
     9d4:	81 de       	rcall	.-766    	; 0x6d8 <motorbox_reset_encoder>
		}
		
		//Retursignal
		if(adcSignal.edge){
     9d6:	8b 8d       	ldd	r24, Y+27	; 0x1b
     9d8:	88 23       	and	r24, r24
     9da:	09 f4       	brne	.+2      	; 0x9de <main+0x1ec>
     9dc:	4a cf       	rjmp	.-364    	; 0x872 <main+0x80>
			CAN_message_send(&msgPoint);
     9de:	ce 01       	movw	r24, r28
     9e0:	0c 96       	adiw	r24, 0x0c	; 12
     9e2:	68 dc       	rcall	.-1840   	; 0x2b4 <CAN_message_send>
     9e4:	46 cf       	rjmp	.-372    	; 0x872 <main+0x80>

000009e6 <regulator_init>:
 * Created: 06.11.2015 11:02:05
 *  Author: sverrevr
 */ 
#include "regulator.h"

void regulator_init(Regulator* regulator){
     9e6:	dc 01       	movw	r26, r24
	regulator->P = 20;
     9e8:	40 e0       	ldi	r20, 0x00	; 0
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 ea       	ldi	r22, 0xA0	; 160
     9ee:	71 e4       	ldi	r23, 0x41	; 65
     9f0:	4d 93       	st	X+, r20
     9f2:	5d 93       	st	X+, r21
     9f4:	6d 93       	st	X+, r22
     9f6:	7c 93       	st	X, r23
     9f8:	13 97       	sbiw	r26, 0x03	; 3
	regulator->I = 10;
     9fa:	40 e0       	ldi	r20, 0x00	; 0
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	60 e2       	ldi	r22, 0x20	; 32
     a00:	71 e4       	ldi	r23, 0x41	; 65
     a02:	14 96       	adiw	r26, 0x04	; 4
     a04:	4d 93       	st	X+, r20
     a06:	5d 93       	st	X+, r21
     a08:	6d 93       	st	X+, r22
     a0a:	7c 93       	st	X, r23
     a0c:	17 97       	sbiw	r26, 0x07	; 7
	regulator->D = 0.3;
     a0e:	4a e9       	ldi	r20, 0x9A	; 154
     a10:	59 e9       	ldi	r21, 0x99	; 153
     a12:	69 e9       	ldi	r22, 0x99	; 153
     a14:	7e e3       	ldi	r23, 0x3E	; 62
     a16:	18 96       	adiw	r26, 0x08	; 8
     a18:	4d 93       	st	X+, r20
     a1a:	5d 93       	st	X+, r21
     a1c:	6d 93       	st	X+, r22
     a1e:	7c 93       	st	X, r23
     a20:	1b 97       	sbiw	r26, 0x0b	; 11
	regulator->u= 0;
     a22:	1d 96       	adiw	r26, 0x0d	; 13
     a24:	1c 92       	st	X, r1
     a26:	1e 92       	st	-X, r1
     a28:	1c 97       	sbiw	r26, 0x0c	; 12
	regulator->integralValue = 0.0f;
     a2a:	1e 96       	adiw	r26, 0x0e	; 14
     a2c:	1d 92       	st	X+, r1
     a2e:	1d 92       	st	X+, r1
     a30:	1d 92       	st	X+, r1
     a32:	1c 92       	st	X, r1
     a34:	51 97       	sbiw	r26, 0x11	; 17
     a36:	fc 01       	movw	r30, r24
     a38:	72 96       	adiw	r30, 0x12	; 18
	for(uint8_t i=0;i<DERIVATIVE_SAMPLES;++i){
     a3a:	80 e0       	ldi	r24, 0x00	; 0
		regulator->derivativeHistory[i] = 0;
     a3c:	11 92       	st	Z+, r1
     a3e:	11 92       	st	Z+, r1
     a40:	11 92       	st	Z+, r1
     a42:	11 92       	st	Z+, r1
	regulator->P = 20;
	regulator->I = 10;
	regulator->D = 0.3;
	regulator->u= 0;
	regulator->integralValue = 0.0f;
	for(uint8_t i=0;i<DERIVATIVE_SAMPLES;++i){
     a44:	8f 5f       	subi	r24, 0xFF	; 255
     a46:	8a 30       	cpi	r24, 0x0A	; 10
     a48:	c9 f7       	brne	.-14     	; 0xa3c <regulator_init+0x56>
		regulator->derivativeHistory[i] = 0;
	}
	regulator->derivativePointer = 0;
     a4a:	da 96       	adiw	r26, 0x3a	; 58
     a4c:	1c 92       	st	X, r1
     a4e:	da 97       	sbiw	r26, 0x3a	; 58
	//regulator->refPosValue = 0.0f;
	regulator->prevVal = 0;
     a50:	db 96       	adiw	r26, 0x3b	; 59
     a52:	1c 92       	st	X, r1
	float dt = 0;
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
	TCCR3B |= (0<<CS32)|(1<<CS31)|(1<<CS30); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
     a54:	e1 e9       	ldi	r30, 0x91	; 145
     a56:	f0 e0       	ldi	r31, 0x00	; 0
     a58:	80 81       	ld	r24, Z
     a5a:	83 60       	ori	r24, 0x03	; 3
     a5c:	80 83       	st	Z, r24
     a5e:	08 95       	ret

00000a60 <regulator_increment>:
	//TIMSK3 = (1<<TOIE3); //Overflow interrupt enable
	//TCNT3 holder verdien, resettes ved å sette den lik 0;	
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     a60:	2f 92       	push	r2
     a62:	3f 92       	push	r3
     a64:	4f 92       	push	r4
     a66:	5f 92       	push	r5
     a68:	6f 92       	push	r6
     a6a:	7f 92       	push	r7
     a6c:	8f 92       	push	r8
     a6e:	9f 92       	push	r9
     a70:	af 92       	push	r10
     a72:	bf 92       	push	r11
     a74:	cf 92       	push	r12
     a76:	df 92       	push	r13
     a78:	ef 92       	push	r14
     a7a:	ff 92       	push	r15
     a7c:	0f 93       	push	r16
     a7e:	1f 93       	push	r17
     a80:	cf 93       	push	r28
     a82:	df 93       	push	r29
     a84:	00 d0       	rcall	.+0      	; 0xa86 <regulator_increment+0x26>
     a86:	cd b7       	in	r28, 0x3d	; 61
     a88:	de b7       	in	r29, 0x3e	; 62
     a8a:	8c 01       	movw	r16, r24
     a8c:	7b 01       	movw	r14, r22
	int16_t encoderPos = motorbox_get_encoder();
     a8e:	49 de       	rcall	.-878    	; 0x722 <motorbox_get_encoder>
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
     a90:	97 01       	movw	r18, r14
     a92:	28 1b       	sub	r18, r24
     a94:	39 0b       	sbc	r19, r25
     a96:	c9 01       	movw	r24, r18
     a98:	68 e5       	ldi	r22, 0x58	; 88
     a9a:	70 e0       	ldi	r23, 0x00	; 0
     a9c:	03 d7       	rcall	.+3590   	; 0x18a4 <__divmodhi4>
     a9e:	1b 01       	movw	r2, r22
	regulator->integralValue+=avvik*regulator->dt;
     aa0:	88 27       	eor	r24, r24
     aa2:	77 fd       	sbrc	r23, 7
     aa4:	80 95       	com	r24
     aa6:	98 2f       	mov	r25, r24
     aa8:	4f d2       	rcall	.+1182   	; 0xf48 <__floatsisf>
     aaa:	4b 01       	movw	r8, r22
     aac:	5c 01       	movw	r10, r24
     aae:	f8 01       	movw	r30, r16
     ab0:	44 ac       	ldd	r4, Z+60	; 0x3c
     ab2:	55 ac       	ldd	r5, Z+61	; 0x3d
     ab4:	66 ac       	ldd	r6, Z+62	; 0x3e
     ab6:	77 ac       	ldd	r7, Z+63	; 0x3f
     ab8:	a3 01       	movw	r20, r6
     aba:	92 01       	movw	r18, r4
     abc:	f5 d2       	rcall	.+1514   	; 0x10a8 <__mulsf3>
     abe:	f8 01       	movw	r30, r16
     ac0:	26 85       	ldd	r18, Z+14	; 0x0e
     ac2:	37 85       	ldd	r19, Z+15	; 0x0f
     ac4:	40 89       	ldd	r20, Z+16	; 0x10
     ac6:	51 89       	ldd	r21, Z+17	; 0x11
     ac8:	3c d1       	rcall	.+632    	; 0xd42 <__addsf3>
     aca:	6b 01       	movw	r12, r22
     acc:	7c 01       	movw	r14, r24
     ace:	f8 01       	movw	r30, r16
     ad0:	66 87       	std	Z+14, r22	; 0x0e
     ad2:	77 87       	std	Z+15, r23	; 0x0f
     ad4:	80 8b       	std	Z+16, r24	; 0x10
     ad6:	91 8b       	std	Z+17, r25	; 0x11
	float derivatLedd = 0;
	float sum = 0;
	if(regulator->dt != 0){
     ad8:	20 e0       	ldi	r18, 0x00	; 0
     ada:	30 e0       	ldi	r19, 0x00	; 0
     adc:	a9 01       	movw	r20, r18
     ade:	c3 01       	movw	r24, r6
     ae0:	b2 01       	movw	r22, r4
     ae2:	93 d1       	rcall	.+806    	; 0xe0a <__cmpsf2>
     ae4:	88 23       	and	r24, r24
     ae6:	09 f4       	brne	.+2      	; 0xaea <regulator_increment+0x8a>
     ae8:	45 c0       	rjmp	.+138    	; 0xb74 <regulator_increment+0x114>
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
     aea:	f8 01       	movw	r30, r16
     aec:	f2 ad       	ldd	r31, Z+58	; 0x3a
     aee:	f9 83       	std	Y+1, r31	; 0x01
     af0:	98 01       	movw	r18, r16
     af2:	84 e0       	ldi	r24, 0x04	; 4
     af4:	f8 9f       	mul	r31, r24
     af6:	20 0d       	add	r18, r0
     af8:	31 1d       	adc	r19, r1
     afa:	11 24       	eor	r1, r1
     afc:	3b 83       	std	Y+3, r19	; 0x03
     afe:	2a 83       	std	Y+2, r18	; 0x02
     b00:	f8 01       	movw	r30, r16
     b02:	83 ad       	ldd	r24, Z+59	; 0x3b
     b04:	b1 01       	movw	r22, r2
     b06:	68 1b       	sub	r22, r24
     b08:	71 09       	sbc	r23, r1
     b0a:	87 fd       	sbrc	r24, 7
     b0c:	73 95       	inc	r23
     b0e:	88 27       	eor	r24, r24
     b10:	77 fd       	sbrc	r23, 7
     b12:	80 95       	com	r24
     b14:	98 2f       	mov	r25, r24
     b16:	18 d2       	rcall	.+1072   	; 0xf48 <__floatsisf>
     b18:	a3 01       	movw	r20, r6
     b1a:	92 01       	movw	r18, r4
     b1c:	7a d1       	rcall	.+756    	; 0xe12 <__divsf3>
     b1e:	ea 81       	ldd	r30, Y+2	; 0x02
     b20:	fb 81       	ldd	r31, Y+3	; 0x03
     b22:	62 8b       	std	Z+18, r22	; 0x12
     b24:	73 8b       	std	Z+19, r23	; 0x13
     b26:	84 8b       	std	Z+20, r24	; 0x14
     b28:	95 8b       	std	Z+21, r25	; 0x15
		regulator->derivativePointer ++;
     b2a:	89 81       	ldd	r24, Y+1	; 0x01
     b2c:	8f 5f       	subi	r24, 0xFF	; 255
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
     b2e:	8a 30       	cpi	r24, 0x0A	; 10
     b30:	18 f4       	brcc	.+6      	; 0xb38 <regulator_increment+0xd8>
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
	float sum = 0;
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
     b32:	f8 01       	movw	r30, r16
     b34:	82 af       	std	Z+58, r24	; 0x3a
     b36:	02 c0       	rjmp	.+4      	; 0xb3c <regulator_increment+0xdc>
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
     b38:	f8 01       	movw	r30, r16
     b3a:	12 ae       	std	Z+58, r1	; 0x3a
     b3c:	28 01       	movw	r4, r16
     b3e:	f2 e1       	ldi	r31, 0x12	; 18
     b40:	4f 0e       	add	r4, r31
     b42:	51 1c       	adc	r5, r1
	TCCR3B |= (0<<CS32)|(1<<CS31)|(1<<CS30); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
	//TIMSK3 = (1<<TOIE3); //Overflow interrupt enable
	//TCNT3 holder verdien, resettes ved å sette den lik 0;	
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     b44:	0f 2e       	mov	r0, r31
     b46:	fa e0       	ldi	r31, 0x0A	; 10
     b48:	7f 2e       	mov	r7, r31
     b4a:	f0 2d       	mov	r31, r0
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
	float sum = 0;
     b4c:	60 e0       	ldi	r22, 0x00	; 0
     b4e:	70 e0       	ldi	r23, 0x00	; 0
     b50:	cb 01       	movw	r24, r22
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
		for(uint8_t i = 0; i < DERIVATIVE_SAMPLES; ++i){
			sum += regulator->derivativeHistory[i];
     b52:	f2 01       	movw	r30, r4
     b54:	21 91       	ld	r18, Z+
     b56:	31 91       	ld	r19, Z+
     b58:	41 91       	ld	r20, Z+
     b5a:	51 91       	ld	r21, Z+
     b5c:	2f 01       	movw	r4, r30
     b5e:	f1 d0       	rcall	.+482    	; 0xd42 <__addsf3>
     b60:	7a 94       	dec	r7
	float sum = 0;
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
		for(uint8_t i = 0; i < DERIVATIVE_SAMPLES; ++i){
     b62:	b9 f7       	brne	.-18     	; 0xb52 <regulator_increment+0xf2>
			sum += regulator->derivativeHistory[i];
		}
		derivatLedd = sum/DERIVATIVE_SAMPLES;
     b64:	20 e0       	ldi	r18, 0x00	; 0
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e2       	ldi	r20, 0x20	; 32
     b6a:	51 e4       	ldi	r21, 0x41	; 65
     b6c:	52 d1       	rcall	.+676    	; 0xe12 <__divsf3>
     b6e:	2b 01       	movw	r4, r22
     b70:	3c 01       	movw	r6, r24
     b72:	03 c0       	rjmp	.+6      	; 0xb7a <regulator_increment+0x11a>

void regulator_increment(Regulator* regulator, int16_t pos_ref){
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
     b74:	41 2c       	mov	r4, r1
     b76:	51 2c       	mov	r5, r1
     b78:	32 01       	movw	r6, r4
		}
		derivatLedd = sum/DERIVATIVE_SAMPLES;
	}
	//printf("%f\r", derivatLedd);
	
	regulator->u =  avvik * regulator->P + regulator->integralValue * regulator->I + derivatLedd * regulator->D;
     b7a:	f8 01       	movw	r30, r16
     b7c:	20 81       	ld	r18, Z
     b7e:	31 81       	ldd	r19, Z+1	; 0x01
     b80:	42 81       	ldd	r20, Z+2	; 0x02
     b82:	53 81       	ldd	r21, Z+3	; 0x03
     b84:	c5 01       	movw	r24, r10
     b86:	b4 01       	movw	r22, r8
     b88:	8f d2       	rcall	.+1310   	; 0x10a8 <__mulsf3>
     b8a:	4b 01       	movw	r8, r22
     b8c:	5c 01       	movw	r10, r24
     b8e:	f8 01       	movw	r30, r16
     b90:	24 81       	ldd	r18, Z+4	; 0x04
     b92:	35 81       	ldd	r19, Z+5	; 0x05
     b94:	46 81       	ldd	r20, Z+6	; 0x06
     b96:	57 81       	ldd	r21, Z+7	; 0x07
     b98:	c7 01       	movw	r24, r14
     b9a:	b6 01       	movw	r22, r12
     b9c:	85 d2       	rcall	.+1290   	; 0x10a8 <__mulsf3>
     b9e:	9b 01       	movw	r18, r22
     ba0:	ac 01       	movw	r20, r24
     ba2:	c5 01       	movw	r24, r10
     ba4:	b4 01       	movw	r22, r8
     ba6:	cd d0       	rcall	.+410    	; 0xd42 <__addsf3>
     ba8:	6b 01       	movw	r12, r22
     baa:	7c 01       	movw	r14, r24
     bac:	f8 01       	movw	r30, r16
     bae:	20 85       	ldd	r18, Z+8	; 0x08
     bb0:	31 85       	ldd	r19, Z+9	; 0x09
     bb2:	42 85       	ldd	r20, Z+10	; 0x0a
     bb4:	53 85       	ldd	r21, Z+11	; 0x0b
     bb6:	c3 01       	movw	r24, r6
     bb8:	b2 01       	movw	r22, r4
     bba:	76 d2       	rcall	.+1260   	; 0x10a8 <__mulsf3>
     bbc:	9b 01       	movw	r18, r22
     bbe:	ac 01       	movw	r20, r24
     bc0:	c7 01       	movw	r24, r14
     bc2:	b6 01       	movw	r22, r12
     bc4:	be d0       	rcall	.+380    	; 0xd42 <__addsf3>
     bc6:	8d d1       	rcall	.+794    	; 0xee2 <__fixsfsi>
     bc8:	f8 01       	movw	r30, r16
     bca:	75 87       	std	Z+13, r23	; 0x0d
     bcc:	64 87       	std	Z+12, r22	; 0x0c
	regulator->prevVal = avvik;
     bce:	23 ae       	std	Z+59, r2	; 0x3b
}
     bd0:	0f 90       	pop	r0
     bd2:	0f 90       	pop	r0
     bd4:	0f 90       	pop	r0
     bd6:	df 91       	pop	r29
     bd8:	cf 91       	pop	r28
     bda:	1f 91       	pop	r17
     bdc:	0f 91       	pop	r16
     bde:	ff 90       	pop	r15
     be0:	ef 90       	pop	r14
     be2:	df 90       	pop	r13
     be4:	cf 90       	pop	r12
     be6:	bf 90       	pop	r11
     be8:	af 90       	pop	r10
     bea:	9f 90       	pop	r9
     bec:	8f 90       	pop	r8
     bee:	7f 90       	pop	r7
     bf0:	6f 90       	pop	r6
     bf2:	5f 90       	pop	r5
     bf4:	4f 90       	pop	r4
     bf6:	3f 90       	pop	r3
     bf8:	2f 90       	pop	r2
     bfa:	08 95       	ret

00000bfc <get_pos_from_percent>:
int16_t get_pos_from_percent(int8_t percent){
	return (board_size/200) * percent;
     bfc:	2c e2       	ldi	r18, 0x2C	; 44
     bfe:	82 02       	muls	r24, r18
     c00:	c0 01       	movw	r24, r0
     c02:	11 24       	eor	r1, r1
     c04:	08 95       	ret

00000c06 <HCSR04_inti>:

#include "HC-SR04.h"

void HCSR04_inti(){
	//porter
	set_bit(S0_TRIG_DDR,S0_TRIG_BIT);
     c06:	3f 9a       	sbi	0x07, 7	; 7
	clear_bit(S0_ECHO_DDR,S0_ECHO_BIT);
     c08:	3e 98       	cbi	0x07, 6	; 7
	set_bit(S1_TRIG_DDR,S1_TRIG_BIT);
     c0a:	3d 9a       	sbi	0x07, 5	; 7
	clear_bit(S1_ECHO_DDR,S1_ECHO_BIT);
     c0c:	3c 98       	cbi	0x07, 4	; 7
	//trenger en timer
	TCCR0B |= 0b100<<CS00;
     c0e:	85 b5       	in	r24, 0x25	; 37
     c10:	84 60       	ori	r24, 0x04	; 4
     c12:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= TOIE0; //Owerflow interupt enable
     c14:	ee e6       	ldi	r30, 0x6E	; 110
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	80 81       	ld	r24, Z
     c1a:	80 83       	st	Z, r24
     c1c:	08 95       	ret

00000c1e <HCSR04_measure>:
}

//Returnerer 58*cm
uint16_t HCSR04_measure(uint8_t sensorID){
	//if timer < 40ms return.
	if(TCNT0 < 16000/(64*40) && !(TIFR0 & TOV0)){
     c1e:	96 b5       	in	r25, 0x26	; 38
     c20:	96 30       	cpi	r25, 0x06	; 6
     c22:	20 f4       	brcc	.+8      	; 0xc2c <HCSR04_measure+0xe>
     c24:	85 b3       	in	r24, 0x15	; 21
		//printf("Too fast");
		return 0;
     c26:	20 e0       	ldi	r18, 0x00	; 0
     c28:	30 e0       	ldi	r19, 0x00	; 0
     c2a:	39 c0       	rjmp	.+114    	; 0xc9e <HCSR04_measure+0x80>
	}
	if (sensorID == SENSOR0){
     c2c:	81 11       	cpse	r24, r1
     c2e:	1a c0       	rjmp	.+52     	; 0xc64 <HCSR04_measure+0x46>
		set_bit(S0_TRIG_PORT,S0_TRIG_BIT);
     c30:	47 9a       	sbi	0x08, 7	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c32:	85 e3       	ldi	r24, 0x35	; 53
     c34:	8a 95       	dec	r24
     c36:	f1 f7       	brne	.-4      	; 0xc34 <HCSR04_measure+0x16>
     c38:	00 00       	nop
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S0_TRIG_PORT,S0_TRIG_BIT);
     c3a:	47 98       	cbi	0x08, 7	; 8
		
		TCNT0 = 0;		//resetter timer
     c3c:	16 bc       	out	0x26, r1	; 38
		TIFR0 |= TOV0;	//resetter overlow interupt
     c3e:	85 b3       	in	r24, 0x15	; 21
     c40:	85 bb       	out	0x15, r24	; 21
		while(!read_bit(S0_ECHO_PIN,S0_ECHO_BIT)){
     c42:	36 99       	sbic	0x06, 6	; 6
     c44:	03 c0       	rjmp	.+6      	; 0xc4c <HCSR04_measure+0x2e>
			if(TIFR0 & TOV0){ //if overflow
     c46:	85 b3       	in	r24, 0x15	; 21
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S0_TRIG_PORT,S0_TRIG_BIT);
		
		TCNT0 = 0;		//resetter timer
		TIFR0 |= TOV0;	//resetter overlow interupt
		while(!read_bit(S0_ECHO_PIN,S0_ECHO_BIT)){
     c48:	36 9b       	sbis	0x06, 6	; 6
     c4a:	fd cf       	rjmp	.-6      	; 0xc46 <HCSR04_measure+0x28>
				printf("Overflow");
				return 0;
			}
		}
		
		TCNT0 = 0;		//resetter timer
     c4c:	16 bc       	out	0x26, r1	; 38
		while (read_bit(S0_ECHO_PIN,S0_ECHO_BIT)){
     c4e:	36 9b       	sbis	0x06, 6	; 6
     c50:	03 c0       	rjmp	.+6      	; 0xc58 <HCSR04_measure+0x3a>
			if(TIFR0 & TOV0){ //if overflow
     c52:	85 b3       	in	r24, 0x15	; 21
				return 0;
			}
		}
		
		TCNT0 = 0;		//resetter timer
		while (read_bit(S0_ECHO_PIN,S0_ECHO_BIT)){
     c54:	36 99       	sbic	0x06, 6	; 6
     c56:	fd cf       	rjmp	.-6      	; 0xc52 <HCSR04_measure+0x34>
				printf("Overflow");
				return 0;
			}
		}
		
		return TCNT0* (HCSR04_PRESCALER/16);
     c58:	26 b5       	in	r18, 0x26	; 38
     c5a:	80 e1       	ldi	r24, 0x10	; 16
     c5c:	28 9f       	mul	r18, r24
     c5e:	90 01       	movw	r18, r0
     c60:	11 24       	eor	r1, r1
     c62:	1d c0       	rjmp	.+58     	; 0xc9e <HCSR04_measure+0x80>
	}
	else if(sensorID == SENSOR1){		
     c64:	81 30       	cpi	r24, 0x01	; 1
     c66:	d1 f4       	brne	.+52     	; 0xc9c <HCSR04_measure+0x7e>
		set_bit(S1_TRIG_PORT,S1_TRIG_BIT);
     c68:	45 9a       	sbi	0x08, 5	; 8
     c6a:	85 e3       	ldi	r24, 0x35	; 53
     c6c:	8a 95       	dec	r24
     c6e:	f1 f7       	brne	.-4      	; 0xc6c <HCSR04_measure+0x4e>
     c70:	00 00       	nop
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S1_TRIG_PORT,S1_TRIG_BIT);
     c72:	45 98       	cbi	0x08, 5	; 8
		
		TCNT0 = 0;		//resetter timer
     c74:	16 bc       	out	0x26, r1	; 38
		TIFR0 |= TOV0;	//resetter overlow interupt
     c76:	85 b3       	in	r24, 0x15	; 21
     c78:	85 bb       	out	0x15, r24	; 21
		while(!read_bit(S1_ECHO_PIN,S1_ECHO_BIT)){
     c7a:	34 99       	sbic	0x06, 4	; 6
     c7c:	03 c0       	rjmp	.+6      	; 0xc84 <HCSR04_measure+0x66>
			if(TIFR0 & TOV0){ //if overflow
     c7e:	85 b3       	in	r24, 0x15	; 21
		_delay_us(HCSR04_TRIGGERPULSEWIDTH_us);
		clear_bit(S1_TRIG_PORT,S1_TRIG_BIT);
		
		TCNT0 = 0;		//resetter timer
		TIFR0 |= TOV0;	//resetter overlow interupt
		while(!read_bit(S1_ECHO_PIN,S1_ECHO_BIT)){
     c80:	34 9b       	sbis	0x06, 4	; 6
     c82:	fd cf       	rjmp	.-6      	; 0xc7e <HCSR04_measure+0x60>
				printf("Overflow");
				return 0;
			}
		}
		
		TCNT0 = 0;		//resetter timer
     c84:	16 bc       	out	0x26, r1	; 38
		while (read_bit(S1_ECHO_PIN,S1_ECHO_BIT)){
     c86:	34 9b       	sbis	0x06, 4	; 6
     c88:	03 c0       	rjmp	.+6      	; 0xc90 <HCSR04_measure+0x72>
			if(TIFR0 & TOV0){ //if overflow
     c8a:	85 b3       	in	r24, 0x15	; 21
				return 0;
			}
		}
		
		TCNT0 = 0;		//resetter timer
		while (read_bit(S1_ECHO_PIN,S1_ECHO_BIT)){
     c8c:	34 99       	sbic	0x06, 4	; 6
     c8e:	fd cf       	rjmp	.-6      	; 0xc8a <HCSR04_measure+0x6c>
				printf("Overflow");
				return 0;
			}
		}
		
		return TCNT0* (HCSR04_PRESCALER/16);
     c90:	26 b5       	in	r18, 0x26	; 38
     c92:	80 e1       	ldi	r24, 0x10	; 16
     c94:	28 9f       	mul	r18, r24
     c96:	90 01       	movw	r18, r0
     c98:	11 24       	eor	r1, r1
     c9a:	01 c0       	rjmp	.+2      	; 0xc9e <HCSR04_measure+0x80>
     c9c:	08 95       	ret
     c9e:	82 2f       	mov	r24, r18
     ca0:	93 2f       	mov	r25, r19
	}
}
     ca2:	08 95       	ret

00000ca4 <HCSR04_update_ref>:

void HCSR04_update_ref(HCSR04_data* data, uint8_t sensorId){
     ca4:	1f 93       	push	r17
     ca6:	cf 93       	push	r28
     ca8:	df 93       	push	r29
     caa:	ec 01       	movw	r28, r24
     cac:	86 2f       	mov	r24, r22
	uint16_t time = HCSR04_measure(sensorId);
     cae:	b7 df       	rcall	.-146    	; 0xc1e <HCSR04_measure>
	if(time > HCSR04_MAX_TIME || time<HCSR04_MIN_TIME){
     cb0:	9c 01       	movw	r18, r24
     cb2:	2e 5a       	subi	r18, 0xAE	; 174
     cb4:	31 09       	sbc	r19, r1
     cb6:	24 36       	cpi	r18, 0x64	; 100
     cb8:	38 40       	sbci	r19, 0x08	; 8
     cba:	20 f0       	brcs	.+8      	; 0xcc4 <HCSR04_update_ref+0x20>
		puts("too far\n\r");
     cbc:	87 e4       	ldi	r24, 0x47	; 71
     cbe:	92 e0       	ldi	r25, 0x02	; 2
     cc0:	8e d7       	rcall	.+3868   	; 0x1bde <puts>
		return;
     cc2:	3a c0       	rjmp	.+116    	; 0xd38 <HCSR04_update_ref+0x94>
	}
	uint16_t sum = 0;
	data->mesurements[data->queuePointer] = time;
     cc4:	1c 81       	ldd	r17, Y+4	; 0x04
     cc6:	e1 2f       	mov	r30, r17
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	ee 0f       	add	r30, r30
     ccc:	ff 1f       	adc	r31, r31
     cce:	ec 0f       	add	r30, r28
     cd0:	fd 1f       	adc	r31, r29
     cd2:	96 83       	std	Z+6, r25	; 0x06
     cd4:	85 83       	std	Z+5, r24	; 0x05
     cd6:	fe 01       	movw	r30, r28
     cd8:	35 96       	adiw	r30, 0x05	; 5
     cda:	22 e3       	ldi	r18, 0x32	; 50
	uint16_t time = HCSR04_measure(sensorId);
	if(time > HCSR04_MAX_TIME || time<HCSR04_MIN_TIME){
		puts("too far\n\r");
		return;
	}
	uint16_t sum = 0;
     cdc:	40 e0       	ldi	r20, 0x00	; 0
     cde:	50 e0       	ldi	r21, 0x00	; 0
	data->mesurements[data->queuePointer] = time;
	for(uint8_t i = 0; i < HCSR04_averagingPeriod; ++i){
		sum += data->mesurements[i];
     ce0:	81 91       	ld	r24, Z+
     ce2:	91 91       	ld	r25, Z+
     ce4:	48 0f       	add	r20, r24
     ce6:	59 1f       	adc	r21, r25
     ce8:	21 50       	subi	r18, 0x01	; 1
		puts("too far\n\r");
		return;
	}
	uint16_t sum = 0;
	data->mesurements[data->queuePointer] = time;
	for(uint8_t i = 0; i < HCSR04_averagingPeriod; ++i){
     cea:	d1 f7       	brne	.-12     	; 0xce0 <HCSR04_update_ref+0x3c>
		sum += data->mesurements[i];
	}
	data->time = sum/HCSR04_averagingPeriod;
     cec:	9a 01       	movw	r18, r20
     cee:	36 95       	lsr	r19
     cf0:	27 95       	ror	r18
     cf2:	ab e7       	ldi	r26, 0x7B	; 123
     cf4:	b4 e1       	ldi	r27, 0x14	; 20
     cf6:	e9 d5       	rcall	.+3026   	; 0x18ca <__umulhisi3>
     cf8:	96 95       	lsr	r25
     cfa:	87 95       	ror	r24
     cfc:	9b 83       	std	Y+3, r25	; 0x03
     cfe:	8a 83       	std	Y+2, r24	; 0x02
	data->pos_ref = (sum * HCSR04_SCALER / HCSR04_averagingPeriod) - HCSR04_ZERO_POINT;
     d00:	ba 01       	movw	r22, r20
     d02:	80 e0       	ldi	r24, 0x00	; 0
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	1e d1       	rcall	.+572    	; 0xf44 <__floatunsisf>
     d08:	23 e3       	ldi	r18, 0x33	; 51
     d0a:	33 e3       	ldi	r19, 0x33	; 51
     d0c:	43 e7       	ldi	r20, 0x73	; 115
     d0e:	50 e4       	ldi	r21, 0x40	; 64
     d10:	cb d1       	rcall	.+918    	; 0x10a8 <__mulsf3>
     d12:	20 e0       	ldi	r18, 0x00	; 0
     d14:	30 e0       	ldi	r19, 0x00	; 0
     d16:	48 e4       	ldi	r20, 0x48	; 72
     d18:	52 e4       	ldi	r21, 0x42	; 66
     d1a:	7b d0       	rcall	.+246    	; 0xe12 <__divsf3>
     d1c:	20 e0       	ldi	r18, 0x00	; 0
     d1e:	30 e8       	ldi	r19, 0x80	; 128
     d20:	49 e8       	ldi	r20, 0x89	; 137
     d22:	55 e4       	ldi	r21, 0x45	; 69
     d24:	0d d0       	rcall	.+26     	; 0xd40 <__subsf3>
     d26:	dd d0       	rcall	.+442    	; 0xee2 <__fixsfsi>
     d28:	79 83       	std	Y+1, r23	; 0x01
     d2a:	68 83       	st	Y, r22
	data->queuePointer++;
     d2c:	1f 5f       	subi	r17, 0xFF	; 255
	if(data->queuePointer >= HCSR04_averagingPeriod){
     d2e:	12 33       	cpi	r17, 0x32	; 50
     d30:	10 f4       	brcc	.+4      	; 0xd36 <HCSR04_update_ref+0x92>
	for(uint8_t i = 0; i < HCSR04_averagingPeriod; ++i){
		sum += data->mesurements[i];
	}
	data->time = sum/HCSR04_averagingPeriod;
	data->pos_ref = (sum * HCSR04_SCALER / HCSR04_averagingPeriod) - HCSR04_ZERO_POINT;
	data->queuePointer++;
     d32:	1c 83       	std	Y+4, r17	; 0x04
     d34:	01 c0       	rjmp	.+2      	; 0xd38 <HCSR04_update_ref+0x94>
	if(data->queuePointer >= HCSR04_averagingPeriod){
		data->queuePointer = 0;
     d36:	1c 82       	std	Y+4, r1	; 0x04
	}
     d38:	df 91       	pop	r29
     d3a:	cf 91       	pop	r28
     d3c:	1f 91       	pop	r17
     d3e:	08 95       	ret

00000d40 <__subsf3>:
     d40:	50 58       	subi	r21, 0x80	; 128

00000d42 <__addsf3>:
     d42:	bb 27       	eor	r27, r27
     d44:	aa 27       	eor	r26, r26
     d46:	0e d0       	rcall	.+28     	; 0xd64 <__addsf3x>
     d48:	75 c1       	rjmp	.+746    	; 0x1034 <__fp_round>
     d4a:	66 d1       	rcall	.+716    	; 0x1018 <__fp_pscA>
     d4c:	30 f0       	brcs	.+12     	; 0xd5a <__addsf3+0x18>
     d4e:	6b d1       	rcall	.+726    	; 0x1026 <__fp_pscB>
     d50:	20 f0       	brcs	.+8      	; 0xd5a <__addsf3+0x18>
     d52:	31 f4       	brne	.+12     	; 0xd60 <__addsf3+0x1e>
     d54:	9f 3f       	cpi	r25, 0xFF	; 255
     d56:	11 f4       	brne	.+4      	; 0xd5c <__addsf3+0x1a>
     d58:	1e f4       	brtc	.+6      	; 0xd60 <__addsf3+0x1e>
     d5a:	5b c1       	rjmp	.+694    	; 0x1012 <__fp_nan>
     d5c:	0e f4       	brtc	.+2      	; 0xd60 <__addsf3+0x1e>
     d5e:	e0 95       	com	r30
     d60:	e7 fb       	bst	r30, 7
     d62:	51 c1       	rjmp	.+674    	; 0x1006 <__fp_inf>

00000d64 <__addsf3x>:
     d64:	e9 2f       	mov	r30, r25
     d66:	77 d1       	rcall	.+750    	; 0x1056 <__fp_split3>
     d68:	80 f3       	brcs	.-32     	; 0xd4a <__addsf3+0x8>
     d6a:	ba 17       	cp	r27, r26
     d6c:	62 07       	cpc	r22, r18
     d6e:	73 07       	cpc	r23, r19
     d70:	84 07       	cpc	r24, r20
     d72:	95 07       	cpc	r25, r21
     d74:	18 f0       	brcs	.+6      	; 0xd7c <__addsf3x+0x18>
     d76:	71 f4       	brne	.+28     	; 0xd94 <__addsf3x+0x30>
     d78:	9e f5       	brtc	.+102    	; 0xde0 <__addsf3x+0x7c>
     d7a:	8f c1       	rjmp	.+798    	; 0x109a <__fp_zero>
     d7c:	0e f4       	brtc	.+2      	; 0xd80 <__addsf3x+0x1c>
     d7e:	e0 95       	com	r30
     d80:	0b 2e       	mov	r0, r27
     d82:	ba 2f       	mov	r27, r26
     d84:	a0 2d       	mov	r26, r0
     d86:	0b 01       	movw	r0, r22
     d88:	b9 01       	movw	r22, r18
     d8a:	90 01       	movw	r18, r0
     d8c:	0c 01       	movw	r0, r24
     d8e:	ca 01       	movw	r24, r20
     d90:	a0 01       	movw	r20, r0
     d92:	11 24       	eor	r1, r1
     d94:	ff 27       	eor	r31, r31
     d96:	59 1b       	sub	r21, r25
     d98:	99 f0       	breq	.+38     	; 0xdc0 <__addsf3x+0x5c>
     d9a:	59 3f       	cpi	r21, 0xF9	; 249
     d9c:	50 f4       	brcc	.+20     	; 0xdb2 <__addsf3x+0x4e>
     d9e:	50 3e       	cpi	r21, 0xE0	; 224
     da0:	68 f1       	brcs	.+90     	; 0xdfc <__addsf3x+0x98>
     da2:	1a 16       	cp	r1, r26
     da4:	f0 40       	sbci	r31, 0x00	; 0
     da6:	a2 2f       	mov	r26, r18
     da8:	23 2f       	mov	r18, r19
     daa:	34 2f       	mov	r19, r20
     dac:	44 27       	eor	r20, r20
     dae:	58 5f       	subi	r21, 0xF8	; 248
     db0:	f3 cf       	rjmp	.-26     	; 0xd98 <__addsf3x+0x34>
     db2:	46 95       	lsr	r20
     db4:	37 95       	ror	r19
     db6:	27 95       	ror	r18
     db8:	a7 95       	ror	r26
     dba:	f0 40       	sbci	r31, 0x00	; 0
     dbc:	53 95       	inc	r21
     dbe:	c9 f7       	brne	.-14     	; 0xdb2 <__addsf3x+0x4e>
     dc0:	7e f4       	brtc	.+30     	; 0xde0 <__addsf3x+0x7c>
     dc2:	1f 16       	cp	r1, r31
     dc4:	ba 0b       	sbc	r27, r26
     dc6:	62 0b       	sbc	r22, r18
     dc8:	73 0b       	sbc	r23, r19
     dca:	84 0b       	sbc	r24, r20
     dcc:	ba f0       	brmi	.+46     	; 0xdfc <__addsf3x+0x98>
     dce:	91 50       	subi	r25, 0x01	; 1
     dd0:	a1 f0       	breq	.+40     	; 0xdfa <__addsf3x+0x96>
     dd2:	ff 0f       	add	r31, r31
     dd4:	bb 1f       	adc	r27, r27
     dd6:	66 1f       	adc	r22, r22
     dd8:	77 1f       	adc	r23, r23
     dda:	88 1f       	adc	r24, r24
     ddc:	c2 f7       	brpl	.-16     	; 0xdce <__addsf3x+0x6a>
     dde:	0e c0       	rjmp	.+28     	; 0xdfc <__addsf3x+0x98>
     de0:	ba 0f       	add	r27, r26
     de2:	62 1f       	adc	r22, r18
     de4:	73 1f       	adc	r23, r19
     de6:	84 1f       	adc	r24, r20
     de8:	48 f4       	brcc	.+18     	; 0xdfc <__addsf3x+0x98>
     dea:	87 95       	ror	r24
     dec:	77 95       	ror	r23
     dee:	67 95       	ror	r22
     df0:	b7 95       	ror	r27
     df2:	f7 95       	ror	r31
     df4:	9e 3f       	cpi	r25, 0xFE	; 254
     df6:	08 f0       	brcs	.+2      	; 0xdfa <__addsf3x+0x96>
     df8:	b3 cf       	rjmp	.-154    	; 0xd60 <__addsf3+0x1e>
     dfa:	93 95       	inc	r25
     dfc:	88 0f       	add	r24, r24
     dfe:	08 f0       	brcs	.+2      	; 0xe02 <__addsf3x+0x9e>
     e00:	99 27       	eor	r25, r25
     e02:	ee 0f       	add	r30, r30
     e04:	97 95       	ror	r25
     e06:	87 95       	ror	r24
     e08:	08 95       	ret

00000e0a <__cmpsf2>:
     e0a:	d9 d0       	rcall	.+434    	; 0xfbe <__fp_cmp>
     e0c:	08 f4       	brcc	.+2      	; 0xe10 <__cmpsf2+0x6>
     e0e:	81 e0       	ldi	r24, 0x01	; 1
     e10:	08 95       	ret

00000e12 <__divsf3>:
     e12:	0c d0       	rcall	.+24     	; 0xe2c <__divsf3x>
     e14:	0f c1       	rjmp	.+542    	; 0x1034 <__fp_round>
     e16:	07 d1       	rcall	.+526    	; 0x1026 <__fp_pscB>
     e18:	40 f0       	brcs	.+16     	; 0xe2a <__divsf3+0x18>
     e1a:	fe d0       	rcall	.+508    	; 0x1018 <__fp_pscA>
     e1c:	30 f0       	brcs	.+12     	; 0xe2a <__divsf3+0x18>
     e1e:	21 f4       	brne	.+8      	; 0xe28 <__divsf3+0x16>
     e20:	5f 3f       	cpi	r21, 0xFF	; 255
     e22:	19 f0       	breq	.+6      	; 0xe2a <__divsf3+0x18>
     e24:	f0 c0       	rjmp	.+480    	; 0x1006 <__fp_inf>
     e26:	51 11       	cpse	r21, r1
     e28:	39 c1       	rjmp	.+626    	; 0x109c <__fp_szero>
     e2a:	f3 c0       	rjmp	.+486    	; 0x1012 <__fp_nan>

00000e2c <__divsf3x>:
     e2c:	14 d1       	rcall	.+552    	; 0x1056 <__fp_split3>
     e2e:	98 f3       	brcs	.-26     	; 0xe16 <__divsf3+0x4>

00000e30 <__divsf3_pse>:
     e30:	99 23       	and	r25, r25
     e32:	c9 f3       	breq	.-14     	; 0xe26 <__divsf3+0x14>
     e34:	55 23       	and	r21, r21
     e36:	b1 f3       	breq	.-20     	; 0xe24 <__divsf3+0x12>
     e38:	95 1b       	sub	r25, r21
     e3a:	55 0b       	sbc	r21, r21
     e3c:	bb 27       	eor	r27, r27
     e3e:	aa 27       	eor	r26, r26
     e40:	62 17       	cp	r22, r18
     e42:	73 07       	cpc	r23, r19
     e44:	84 07       	cpc	r24, r20
     e46:	38 f0       	brcs	.+14     	; 0xe56 <__divsf3_pse+0x26>
     e48:	9f 5f       	subi	r25, 0xFF	; 255
     e4a:	5f 4f       	sbci	r21, 0xFF	; 255
     e4c:	22 0f       	add	r18, r18
     e4e:	33 1f       	adc	r19, r19
     e50:	44 1f       	adc	r20, r20
     e52:	aa 1f       	adc	r26, r26
     e54:	a9 f3       	breq	.-22     	; 0xe40 <__divsf3_pse+0x10>
     e56:	33 d0       	rcall	.+102    	; 0xebe <__divsf3_pse+0x8e>
     e58:	0e 2e       	mov	r0, r30
     e5a:	3a f0       	brmi	.+14     	; 0xe6a <__divsf3_pse+0x3a>
     e5c:	e0 e8       	ldi	r30, 0x80	; 128
     e5e:	30 d0       	rcall	.+96     	; 0xec0 <__divsf3_pse+0x90>
     e60:	91 50       	subi	r25, 0x01	; 1
     e62:	50 40       	sbci	r21, 0x00	; 0
     e64:	e6 95       	lsr	r30
     e66:	00 1c       	adc	r0, r0
     e68:	ca f7       	brpl	.-14     	; 0xe5c <__divsf3_pse+0x2c>
     e6a:	29 d0       	rcall	.+82     	; 0xebe <__divsf3_pse+0x8e>
     e6c:	fe 2f       	mov	r31, r30
     e6e:	27 d0       	rcall	.+78     	; 0xebe <__divsf3_pse+0x8e>
     e70:	66 0f       	add	r22, r22
     e72:	77 1f       	adc	r23, r23
     e74:	88 1f       	adc	r24, r24
     e76:	bb 1f       	adc	r27, r27
     e78:	26 17       	cp	r18, r22
     e7a:	37 07       	cpc	r19, r23
     e7c:	48 07       	cpc	r20, r24
     e7e:	ab 07       	cpc	r26, r27
     e80:	b0 e8       	ldi	r27, 0x80	; 128
     e82:	09 f0       	breq	.+2      	; 0xe86 <__divsf3_pse+0x56>
     e84:	bb 0b       	sbc	r27, r27
     e86:	80 2d       	mov	r24, r0
     e88:	bf 01       	movw	r22, r30
     e8a:	ff 27       	eor	r31, r31
     e8c:	93 58       	subi	r25, 0x83	; 131
     e8e:	5f 4f       	sbci	r21, 0xFF	; 255
     e90:	2a f0       	brmi	.+10     	; 0xe9c <__divsf3_pse+0x6c>
     e92:	9e 3f       	cpi	r25, 0xFE	; 254
     e94:	51 05       	cpc	r21, r1
     e96:	68 f0       	brcs	.+26     	; 0xeb2 <__divsf3_pse+0x82>
     e98:	b6 c0       	rjmp	.+364    	; 0x1006 <__fp_inf>
     e9a:	00 c1       	rjmp	.+512    	; 0x109c <__fp_szero>
     e9c:	5f 3f       	cpi	r21, 0xFF	; 255
     e9e:	ec f3       	brlt	.-6      	; 0xe9a <__divsf3_pse+0x6a>
     ea0:	98 3e       	cpi	r25, 0xE8	; 232
     ea2:	dc f3       	brlt	.-10     	; 0xe9a <__divsf3_pse+0x6a>
     ea4:	86 95       	lsr	r24
     ea6:	77 95       	ror	r23
     ea8:	67 95       	ror	r22
     eaa:	b7 95       	ror	r27
     eac:	f7 95       	ror	r31
     eae:	9f 5f       	subi	r25, 0xFF	; 255
     eb0:	c9 f7       	brne	.-14     	; 0xea4 <__divsf3_pse+0x74>
     eb2:	88 0f       	add	r24, r24
     eb4:	91 1d       	adc	r25, r1
     eb6:	96 95       	lsr	r25
     eb8:	87 95       	ror	r24
     eba:	97 f9       	bld	r25, 7
     ebc:	08 95       	ret
     ebe:	e1 e0       	ldi	r30, 0x01	; 1
     ec0:	66 0f       	add	r22, r22
     ec2:	77 1f       	adc	r23, r23
     ec4:	88 1f       	adc	r24, r24
     ec6:	bb 1f       	adc	r27, r27
     ec8:	62 17       	cp	r22, r18
     eca:	73 07       	cpc	r23, r19
     ecc:	84 07       	cpc	r24, r20
     ece:	ba 07       	cpc	r27, r26
     ed0:	20 f0       	brcs	.+8      	; 0xeda <__divsf3_pse+0xaa>
     ed2:	62 1b       	sub	r22, r18
     ed4:	73 0b       	sbc	r23, r19
     ed6:	84 0b       	sbc	r24, r20
     ed8:	ba 0b       	sbc	r27, r26
     eda:	ee 1f       	adc	r30, r30
     edc:	88 f7       	brcc	.-30     	; 0xec0 <__divsf3_pse+0x90>
     ede:	e0 95       	com	r30
     ee0:	08 95       	ret

00000ee2 <__fixsfsi>:
     ee2:	04 d0       	rcall	.+8      	; 0xeec <__fixunssfsi>
     ee4:	68 94       	set
     ee6:	b1 11       	cpse	r27, r1
     ee8:	d9 c0       	rjmp	.+434    	; 0x109c <__fp_szero>
     eea:	08 95       	ret

00000eec <__fixunssfsi>:
     eec:	bc d0       	rcall	.+376    	; 0x1066 <__fp_splitA>
     eee:	88 f0       	brcs	.+34     	; 0xf12 <__fixunssfsi+0x26>
     ef0:	9f 57       	subi	r25, 0x7F	; 127
     ef2:	90 f0       	brcs	.+36     	; 0xf18 <__fixunssfsi+0x2c>
     ef4:	b9 2f       	mov	r27, r25
     ef6:	99 27       	eor	r25, r25
     ef8:	b7 51       	subi	r27, 0x17	; 23
     efa:	a0 f0       	brcs	.+40     	; 0xf24 <__fixunssfsi+0x38>
     efc:	d1 f0       	breq	.+52     	; 0xf32 <__fixunssfsi+0x46>
     efe:	66 0f       	add	r22, r22
     f00:	77 1f       	adc	r23, r23
     f02:	88 1f       	adc	r24, r24
     f04:	99 1f       	adc	r25, r25
     f06:	1a f0       	brmi	.+6      	; 0xf0e <__fixunssfsi+0x22>
     f08:	ba 95       	dec	r27
     f0a:	c9 f7       	brne	.-14     	; 0xefe <__fixunssfsi+0x12>
     f0c:	12 c0       	rjmp	.+36     	; 0xf32 <__fixunssfsi+0x46>
     f0e:	b1 30       	cpi	r27, 0x01	; 1
     f10:	81 f0       	breq	.+32     	; 0xf32 <__fixunssfsi+0x46>
     f12:	c3 d0       	rcall	.+390    	; 0x109a <__fp_zero>
     f14:	b1 e0       	ldi	r27, 0x01	; 1
     f16:	08 95       	ret
     f18:	c0 c0       	rjmp	.+384    	; 0x109a <__fp_zero>
     f1a:	67 2f       	mov	r22, r23
     f1c:	78 2f       	mov	r23, r24
     f1e:	88 27       	eor	r24, r24
     f20:	b8 5f       	subi	r27, 0xF8	; 248
     f22:	39 f0       	breq	.+14     	; 0xf32 <__fixunssfsi+0x46>
     f24:	b9 3f       	cpi	r27, 0xF9	; 249
     f26:	cc f3       	brlt	.-14     	; 0xf1a <__fixunssfsi+0x2e>
     f28:	86 95       	lsr	r24
     f2a:	77 95       	ror	r23
     f2c:	67 95       	ror	r22
     f2e:	b3 95       	inc	r27
     f30:	d9 f7       	brne	.-10     	; 0xf28 <__fixunssfsi+0x3c>
     f32:	3e f4       	brtc	.+14     	; 0xf42 <__fixunssfsi+0x56>
     f34:	90 95       	com	r25
     f36:	80 95       	com	r24
     f38:	70 95       	com	r23
     f3a:	61 95       	neg	r22
     f3c:	7f 4f       	sbci	r23, 0xFF	; 255
     f3e:	8f 4f       	sbci	r24, 0xFF	; 255
     f40:	9f 4f       	sbci	r25, 0xFF	; 255
     f42:	08 95       	ret

00000f44 <__floatunsisf>:
     f44:	e8 94       	clt
     f46:	09 c0       	rjmp	.+18     	; 0xf5a <__floatsisf+0x12>

00000f48 <__floatsisf>:
     f48:	97 fb       	bst	r25, 7
     f4a:	3e f4       	brtc	.+14     	; 0xf5a <__floatsisf+0x12>
     f4c:	90 95       	com	r25
     f4e:	80 95       	com	r24
     f50:	70 95       	com	r23
     f52:	61 95       	neg	r22
     f54:	7f 4f       	sbci	r23, 0xFF	; 255
     f56:	8f 4f       	sbci	r24, 0xFF	; 255
     f58:	9f 4f       	sbci	r25, 0xFF	; 255
     f5a:	99 23       	and	r25, r25
     f5c:	a9 f0       	breq	.+42     	; 0xf88 <__floatsisf+0x40>
     f5e:	f9 2f       	mov	r31, r25
     f60:	96 e9       	ldi	r25, 0x96	; 150
     f62:	bb 27       	eor	r27, r27
     f64:	93 95       	inc	r25
     f66:	f6 95       	lsr	r31
     f68:	87 95       	ror	r24
     f6a:	77 95       	ror	r23
     f6c:	67 95       	ror	r22
     f6e:	b7 95       	ror	r27
     f70:	f1 11       	cpse	r31, r1
     f72:	f8 cf       	rjmp	.-16     	; 0xf64 <__floatsisf+0x1c>
     f74:	fa f4       	brpl	.+62     	; 0xfb4 <__floatsisf+0x6c>
     f76:	bb 0f       	add	r27, r27
     f78:	11 f4       	brne	.+4      	; 0xf7e <__floatsisf+0x36>
     f7a:	60 ff       	sbrs	r22, 0
     f7c:	1b c0       	rjmp	.+54     	; 0xfb4 <__floatsisf+0x6c>
     f7e:	6f 5f       	subi	r22, 0xFF	; 255
     f80:	7f 4f       	sbci	r23, 0xFF	; 255
     f82:	8f 4f       	sbci	r24, 0xFF	; 255
     f84:	9f 4f       	sbci	r25, 0xFF	; 255
     f86:	16 c0       	rjmp	.+44     	; 0xfb4 <__floatsisf+0x6c>
     f88:	88 23       	and	r24, r24
     f8a:	11 f0       	breq	.+4      	; 0xf90 <__floatsisf+0x48>
     f8c:	96 e9       	ldi	r25, 0x96	; 150
     f8e:	11 c0       	rjmp	.+34     	; 0xfb2 <__floatsisf+0x6a>
     f90:	77 23       	and	r23, r23
     f92:	21 f0       	breq	.+8      	; 0xf9c <__floatsisf+0x54>
     f94:	9e e8       	ldi	r25, 0x8E	; 142
     f96:	87 2f       	mov	r24, r23
     f98:	76 2f       	mov	r23, r22
     f9a:	05 c0       	rjmp	.+10     	; 0xfa6 <__floatsisf+0x5e>
     f9c:	66 23       	and	r22, r22
     f9e:	71 f0       	breq	.+28     	; 0xfbc <__floatsisf+0x74>
     fa0:	96 e8       	ldi	r25, 0x86	; 134
     fa2:	86 2f       	mov	r24, r22
     fa4:	70 e0       	ldi	r23, 0x00	; 0
     fa6:	60 e0       	ldi	r22, 0x00	; 0
     fa8:	2a f0       	brmi	.+10     	; 0xfb4 <__floatsisf+0x6c>
     faa:	9a 95       	dec	r25
     fac:	66 0f       	add	r22, r22
     fae:	77 1f       	adc	r23, r23
     fb0:	88 1f       	adc	r24, r24
     fb2:	da f7       	brpl	.-10     	; 0xfaa <__floatsisf+0x62>
     fb4:	88 0f       	add	r24, r24
     fb6:	96 95       	lsr	r25
     fb8:	87 95       	ror	r24
     fba:	97 f9       	bld	r25, 7
     fbc:	08 95       	ret

00000fbe <__fp_cmp>:
     fbe:	99 0f       	add	r25, r25
     fc0:	00 08       	sbc	r0, r0
     fc2:	55 0f       	add	r21, r21
     fc4:	aa 0b       	sbc	r26, r26
     fc6:	e0 e8       	ldi	r30, 0x80	; 128
     fc8:	fe ef       	ldi	r31, 0xFE	; 254
     fca:	16 16       	cp	r1, r22
     fcc:	17 06       	cpc	r1, r23
     fce:	e8 07       	cpc	r30, r24
     fd0:	f9 07       	cpc	r31, r25
     fd2:	c0 f0       	brcs	.+48     	; 0x1004 <__fp_cmp+0x46>
     fd4:	12 16       	cp	r1, r18
     fd6:	13 06       	cpc	r1, r19
     fd8:	e4 07       	cpc	r30, r20
     fda:	f5 07       	cpc	r31, r21
     fdc:	98 f0       	brcs	.+38     	; 0x1004 <__fp_cmp+0x46>
     fde:	62 1b       	sub	r22, r18
     fe0:	73 0b       	sbc	r23, r19
     fe2:	84 0b       	sbc	r24, r20
     fe4:	95 0b       	sbc	r25, r21
     fe6:	39 f4       	brne	.+14     	; 0xff6 <__fp_cmp+0x38>
     fe8:	0a 26       	eor	r0, r26
     fea:	61 f0       	breq	.+24     	; 0x1004 <__fp_cmp+0x46>
     fec:	23 2b       	or	r18, r19
     fee:	24 2b       	or	r18, r20
     ff0:	25 2b       	or	r18, r21
     ff2:	21 f4       	brne	.+8      	; 0xffc <__fp_cmp+0x3e>
     ff4:	08 95       	ret
     ff6:	0a 26       	eor	r0, r26
     ff8:	09 f4       	brne	.+2      	; 0xffc <__fp_cmp+0x3e>
     ffa:	a1 40       	sbci	r26, 0x01	; 1
     ffc:	a6 95       	lsr	r26
     ffe:	8f ef       	ldi	r24, 0xFF	; 255
    1000:	81 1d       	adc	r24, r1
    1002:	81 1d       	adc	r24, r1
    1004:	08 95       	ret

00001006 <__fp_inf>:
    1006:	97 f9       	bld	r25, 7
    1008:	9f 67       	ori	r25, 0x7F	; 127
    100a:	80 e8       	ldi	r24, 0x80	; 128
    100c:	70 e0       	ldi	r23, 0x00	; 0
    100e:	60 e0       	ldi	r22, 0x00	; 0
    1010:	08 95       	ret

00001012 <__fp_nan>:
    1012:	9f ef       	ldi	r25, 0xFF	; 255
    1014:	80 ec       	ldi	r24, 0xC0	; 192
    1016:	08 95       	ret

00001018 <__fp_pscA>:
    1018:	00 24       	eor	r0, r0
    101a:	0a 94       	dec	r0
    101c:	16 16       	cp	r1, r22
    101e:	17 06       	cpc	r1, r23
    1020:	18 06       	cpc	r1, r24
    1022:	09 06       	cpc	r0, r25
    1024:	08 95       	ret

00001026 <__fp_pscB>:
    1026:	00 24       	eor	r0, r0
    1028:	0a 94       	dec	r0
    102a:	12 16       	cp	r1, r18
    102c:	13 06       	cpc	r1, r19
    102e:	14 06       	cpc	r1, r20
    1030:	05 06       	cpc	r0, r21
    1032:	08 95       	ret

00001034 <__fp_round>:
    1034:	09 2e       	mov	r0, r25
    1036:	03 94       	inc	r0
    1038:	00 0c       	add	r0, r0
    103a:	11 f4       	brne	.+4      	; 0x1040 <__fp_round+0xc>
    103c:	88 23       	and	r24, r24
    103e:	52 f0       	brmi	.+20     	; 0x1054 <__fp_round+0x20>
    1040:	bb 0f       	add	r27, r27
    1042:	40 f4       	brcc	.+16     	; 0x1054 <__fp_round+0x20>
    1044:	bf 2b       	or	r27, r31
    1046:	11 f4       	brne	.+4      	; 0x104c <__fp_round+0x18>
    1048:	60 ff       	sbrs	r22, 0
    104a:	04 c0       	rjmp	.+8      	; 0x1054 <__fp_round+0x20>
    104c:	6f 5f       	subi	r22, 0xFF	; 255
    104e:	7f 4f       	sbci	r23, 0xFF	; 255
    1050:	8f 4f       	sbci	r24, 0xFF	; 255
    1052:	9f 4f       	sbci	r25, 0xFF	; 255
    1054:	08 95       	ret

00001056 <__fp_split3>:
    1056:	57 fd       	sbrc	r21, 7
    1058:	90 58       	subi	r25, 0x80	; 128
    105a:	44 0f       	add	r20, r20
    105c:	55 1f       	adc	r21, r21
    105e:	59 f0       	breq	.+22     	; 0x1076 <__fp_splitA+0x10>
    1060:	5f 3f       	cpi	r21, 0xFF	; 255
    1062:	71 f0       	breq	.+28     	; 0x1080 <__fp_splitA+0x1a>
    1064:	47 95       	ror	r20

00001066 <__fp_splitA>:
    1066:	88 0f       	add	r24, r24
    1068:	97 fb       	bst	r25, 7
    106a:	99 1f       	adc	r25, r25
    106c:	61 f0       	breq	.+24     	; 0x1086 <__fp_splitA+0x20>
    106e:	9f 3f       	cpi	r25, 0xFF	; 255
    1070:	79 f0       	breq	.+30     	; 0x1090 <__fp_splitA+0x2a>
    1072:	87 95       	ror	r24
    1074:	08 95       	ret
    1076:	12 16       	cp	r1, r18
    1078:	13 06       	cpc	r1, r19
    107a:	14 06       	cpc	r1, r20
    107c:	55 1f       	adc	r21, r21
    107e:	f2 cf       	rjmp	.-28     	; 0x1064 <__fp_split3+0xe>
    1080:	46 95       	lsr	r20
    1082:	f1 df       	rcall	.-30     	; 0x1066 <__fp_splitA>
    1084:	08 c0       	rjmp	.+16     	; 0x1096 <__fp_splitA+0x30>
    1086:	16 16       	cp	r1, r22
    1088:	17 06       	cpc	r1, r23
    108a:	18 06       	cpc	r1, r24
    108c:	99 1f       	adc	r25, r25
    108e:	f1 cf       	rjmp	.-30     	; 0x1072 <__fp_splitA+0xc>
    1090:	86 95       	lsr	r24
    1092:	71 05       	cpc	r23, r1
    1094:	61 05       	cpc	r22, r1
    1096:	08 94       	sec
    1098:	08 95       	ret

0000109a <__fp_zero>:
    109a:	e8 94       	clt

0000109c <__fp_szero>:
    109c:	bb 27       	eor	r27, r27
    109e:	66 27       	eor	r22, r22
    10a0:	77 27       	eor	r23, r23
    10a2:	cb 01       	movw	r24, r22
    10a4:	97 f9       	bld	r25, 7
    10a6:	08 95       	ret

000010a8 <__mulsf3>:
    10a8:	0b d0       	rcall	.+22     	; 0x10c0 <__mulsf3x>
    10aa:	c4 cf       	rjmp	.-120    	; 0x1034 <__fp_round>
    10ac:	b5 df       	rcall	.-150    	; 0x1018 <__fp_pscA>
    10ae:	28 f0       	brcs	.+10     	; 0x10ba <__mulsf3+0x12>
    10b0:	ba df       	rcall	.-140    	; 0x1026 <__fp_pscB>
    10b2:	18 f0       	brcs	.+6      	; 0x10ba <__mulsf3+0x12>
    10b4:	95 23       	and	r25, r21
    10b6:	09 f0       	breq	.+2      	; 0x10ba <__mulsf3+0x12>
    10b8:	a6 cf       	rjmp	.-180    	; 0x1006 <__fp_inf>
    10ba:	ab cf       	rjmp	.-170    	; 0x1012 <__fp_nan>
    10bc:	11 24       	eor	r1, r1
    10be:	ee cf       	rjmp	.-36     	; 0x109c <__fp_szero>

000010c0 <__mulsf3x>:
    10c0:	ca df       	rcall	.-108    	; 0x1056 <__fp_split3>
    10c2:	a0 f3       	brcs	.-24     	; 0x10ac <__mulsf3+0x4>

000010c4 <__mulsf3_pse>:
    10c4:	95 9f       	mul	r25, r21
    10c6:	d1 f3       	breq	.-12     	; 0x10bc <__mulsf3+0x14>
    10c8:	95 0f       	add	r25, r21
    10ca:	50 e0       	ldi	r21, 0x00	; 0
    10cc:	55 1f       	adc	r21, r21
    10ce:	62 9f       	mul	r22, r18
    10d0:	f0 01       	movw	r30, r0
    10d2:	72 9f       	mul	r23, r18
    10d4:	bb 27       	eor	r27, r27
    10d6:	f0 0d       	add	r31, r0
    10d8:	b1 1d       	adc	r27, r1
    10da:	63 9f       	mul	r22, r19
    10dc:	aa 27       	eor	r26, r26
    10de:	f0 0d       	add	r31, r0
    10e0:	b1 1d       	adc	r27, r1
    10e2:	aa 1f       	adc	r26, r26
    10e4:	64 9f       	mul	r22, r20
    10e6:	66 27       	eor	r22, r22
    10e8:	b0 0d       	add	r27, r0
    10ea:	a1 1d       	adc	r26, r1
    10ec:	66 1f       	adc	r22, r22
    10ee:	82 9f       	mul	r24, r18
    10f0:	22 27       	eor	r18, r18
    10f2:	b0 0d       	add	r27, r0
    10f4:	a1 1d       	adc	r26, r1
    10f6:	62 1f       	adc	r22, r18
    10f8:	73 9f       	mul	r23, r19
    10fa:	b0 0d       	add	r27, r0
    10fc:	a1 1d       	adc	r26, r1
    10fe:	62 1f       	adc	r22, r18
    1100:	83 9f       	mul	r24, r19
    1102:	a0 0d       	add	r26, r0
    1104:	61 1d       	adc	r22, r1
    1106:	22 1f       	adc	r18, r18
    1108:	74 9f       	mul	r23, r20
    110a:	33 27       	eor	r19, r19
    110c:	a0 0d       	add	r26, r0
    110e:	61 1d       	adc	r22, r1
    1110:	23 1f       	adc	r18, r19
    1112:	84 9f       	mul	r24, r20
    1114:	60 0d       	add	r22, r0
    1116:	21 1d       	adc	r18, r1
    1118:	82 2f       	mov	r24, r18
    111a:	76 2f       	mov	r23, r22
    111c:	6a 2f       	mov	r22, r26
    111e:	11 24       	eor	r1, r1
    1120:	9f 57       	subi	r25, 0x7F	; 127
    1122:	50 40       	sbci	r21, 0x00	; 0
    1124:	8a f0       	brmi	.+34     	; 0x1148 <__mulsf3_pse+0x84>
    1126:	e1 f0       	breq	.+56     	; 0x1160 <__mulsf3_pse+0x9c>
    1128:	88 23       	and	r24, r24
    112a:	4a f0       	brmi	.+18     	; 0x113e <__mulsf3_pse+0x7a>
    112c:	ee 0f       	add	r30, r30
    112e:	ff 1f       	adc	r31, r31
    1130:	bb 1f       	adc	r27, r27
    1132:	66 1f       	adc	r22, r22
    1134:	77 1f       	adc	r23, r23
    1136:	88 1f       	adc	r24, r24
    1138:	91 50       	subi	r25, 0x01	; 1
    113a:	50 40       	sbci	r21, 0x00	; 0
    113c:	a9 f7       	brne	.-22     	; 0x1128 <__mulsf3_pse+0x64>
    113e:	9e 3f       	cpi	r25, 0xFE	; 254
    1140:	51 05       	cpc	r21, r1
    1142:	70 f0       	brcs	.+28     	; 0x1160 <__mulsf3_pse+0x9c>
    1144:	60 cf       	rjmp	.-320    	; 0x1006 <__fp_inf>
    1146:	aa cf       	rjmp	.-172    	; 0x109c <__fp_szero>
    1148:	5f 3f       	cpi	r21, 0xFF	; 255
    114a:	ec f3       	brlt	.-6      	; 0x1146 <__mulsf3_pse+0x82>
    114c:	98 3e       	cpi	r25, 0xE8	; 232
    114e:	dc f3       	brlt	.-10     	; 0x1146 <__mulsf3_pse+0x82>
    1150:	86 95       	lsr	r24
    1152:	77 95       	ror	r23
    1154:	67 95       	ror	r22
    1156:	b7 95       	ror	r27
    1158:	f7 95       	ror	r31
    115a:	e7 95       	ror	r30
    115c:	9f 5f       	subi	r25, 0xFF	; 255
    115e:	c1 f7       	brne	.-16     	; 0x1150 <__mulsf3_pse+0x8c>
    1160:	fe 2b       	or	r31, r30
    1162:	88 0f       	add	r24, r24
    1164:	91 1d       	adc	r25, r1
    1166:	96 95       	lsr	r25
    1168:	87 95       	ror	r24
    116a:	97 f9       	bld	r25, 7
    116c:	08 95       	ret

0000116e <vfprintf>:
    116e:	2f 92       	push	r2
    1170:	3f 92       	push	r3
    1172:	4f 92       	push	r4
    1174:	5f 92       	push	r5
    1176:	6f 92       	push	r6
    1178:	7f 92       	push	r7
    117a:	8f 92       	push	r8
    117c:	9f 92       	push	r9
    117e:	af 92       	push	r10
    1180:	bf 92       	push	r11
    1182:	cf 92       	push	r12
    1184:	df 92       	push	r13
    1186:	ef 92       	push	r14
    1188:	ff 92       	push	r15
    118a:	0f 93       	push	r16
    118c:	1f 93       	push	r17
    118e:	cf 93       	push	r28
    1190:	df 93       	push	r29
    1192:	cd b7       	in	r28, 0x3d	; 61
    1194:	de b7       	in	r29, 0x3e	; 62
    1196:	63 97       	sbiw	r28, 0x13	; 19
    1198:	0f b6       	in	r0, 0x3f	; 63
    119a:	f8 94       	cli
    119c:	de bf       	out	0x3e, r29	; 62
    119e:	0f be       	out	0x3f, r0	; 63
    11a0:	cd bf       	out	0x3d, r28	; 61
    11a2:	7c 01       	movw	r14, r24
    11a4:	1b 01       	movw	r2, r22
    11a6:	6a 01       	movw	r12, r20
    11a8:	fc 01       	movw	r30, r24
    11aa:	17 82       	std	Z+7, r1	; 0x07
    11ac:	16 82       	std	Z+6, r1	; 0x06
    11ae:	83 81       	ldd	r24, Z+3	; 0x03
    11b0:	81 ff       	sbrs	r24, 1
    11b2:	49 c3       	rjmp	.+1682   	; 0x1846 <vfprintf+0x6d8>
    11b4:	be 01       	movw	r22, r28
    11b6:	6f 5f       	subi	r22, 0xFF	; 255
    11b8:	7f 4f       	sbci	r23, 0xFF	; 255
    11ba:	4b 01       	movw	r8, r22
    11bc:	f7 01       	movw	r30, r14
    11be:	93 81       	ldd	r25, Z+3	; 0x03
    11c0:	f1 01       	movw	r30, r2
    11c2:	93 fd       	sbrc	r25, 3
    11c4:	85 91       	lpm	r24, Z+
    11c6:	93 ff       	sbrs	r25, 3
    11c8:	81 91       	ld	r24, Z+
    11ca:	1f 01       	movw	r2, r30
    11cc:	88 23       	and	r24, r24
    11ce:	09 f4       	brne	.+2      	; 0x11d2 <vfprintf+0x64>
    11d0:	36 c3       	rjmp	.+1644   	; 0x183e <vfprintf+0x6d0>
    11d2:	85 32       	cpi	r24, 0x25	; 37
    11d4:	39 f4       	brne	.+14     	; 0x11e4 <vfprintf+0x76>
    11d6:	93 fd       	sbrc	r25, 3
    11d8:	85 91       	lpm	r24, Z+
    11da:	93 ff       	sbrs	r25, 3
    11dc:	81 91       	ld	r24, Z+
    11de:	1f 01       	movw	r2, r30
    11e0:	85 32       	cpi	r24, 0x25	; 37
    11e2:	31 f4       	brne	.+12     	; 0x11f0 <vfprintf+0x82>
    11e4:	b7 01       	movw	r22, r14
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	b7 d4       	rcall	.+2414   	; 0x1b58 <fputc>
    11ea:	56 01       	movw	r10, r12
    11ec:	65 01       	movw	r12, r10
    11ee:	e6 cf       	rjmp	.-52     	; 0x11bc <vfprintf+0x4e>
    11f0:	10 e0       	ldi	r17, 0x00	; 0
    11f2:	51 2c       	mov	r5, r1
    11f4:	20 e0       	ldi	r18, 0x00	; 0
    11f6:	20 32       	cpi	r18, 0x20	; 32
    11f8:	a0 f4       	brcc	.+40     	; 0x1222 <vfprintf+0xb4>
    11fa:	8b 32       	cpi	r24, 0x2B	; 43
    11fc:	69 f0       	breq	.+26     	; 0x1218 <vfprintf+0xaa>
    11fe:	30 f4       	brcc	.+12     	; 0x120c <vfprintf+0x9e>
    1200:	80 32       	cpi	r24, 0x20	; 32
    1202:	59 f0       	breq	.+22     	; 0x121a <vfprintf+0xac>
    1204:	83 32       	cpi	r24, 0x23	; 35
    1206:	69 f4       	brne	.+26     	; 0x1222 <vfprintf+0xb4>
    1208:	20 61       	ori	r18, 0x10	; 16
    120a:	2c c0       	rjmp	.+88     	; 0x1264 <vfprintf+0xf6>
    120c:	8d 32       	cpi	r24, 0x2D	; 45
    120e:	39 f0       	breq	.+14     	; 0x121e <vfprintf+0xb0>
    1210:	80 33       	cpi	r24, 0x30	; 48
    1212:	39 f4       	brne	.+14     	; 0x1222 <vfprintf+0xb4>
    1214:	21 60       	ori	r18, 0x01	; 1
    1216:	26 c0       	rjmp	.+76     	; 0x1264 <vfprintf+0xf6>
    1218:	22 60       	ori	r18, 0x02	; 2
    121a:	24 60       	ori	r18, 0x04	; 4
    121c:	23 c0       	rjmp	.+70     	; 0x1264 <vfprintf+0xf6>
    121e:	28 60       	ori	r18, 0x08	; 8
    1220:	21 c0       	rjmp	.+66     	; 0x1264 <vfprintf+0xf6>
    1222:	27 fd       	sbrc	r18, 7
    1224:	27 c0       	rjmp	.+78     	; 0x1274 <vfprintf+0x106>
    1226:	30 ed       	ldi	r19, 0xD0	; 208
    1228:	38 0f       	add	r19, r24
    122a:	3a 30       	cpi	r19, 0x0A	; 10
    122c:	78 f4       	brcc	.+30     	; 0x124c <vfprintf+0xde>
    122e:	26 ff       	sbrs	r18, 6
    1230:	06 c0       	rjmp	.+12     	; 0x123e <vfprintf+0xd0>
    1232:	fa e0       	ldi	r31, 0x0A	; 10
    1234:	1f 9f       	mul	r17, r31
    1236:	30 0d       	add	r19, r0
    1238:	11 24       	eor	r1, r1
    123a:	13 2f       	mov	r17, r19
    123c:	13 c0       	rjmp	.+38     	; 0x1264 <vfprintf+0xf6>
    123e:	6a e0       	ldi	r22, 0x0A	; 10
    1240:	56 9e       	mul	r5, r22
    1242:	30 0d       	add	r19, r0
    1244:	11 24       	eor	r1, r1
    1246:	53 2e       	mov	r5, r19
    1248:	20 62       	ori	r18, 0x20	; 32
    124a:	0c c0       	rjmp	.+24     	; 0x1264 <vfprintf+0xf6>
    124c:	8e 32       	cpi	r24, 0x2E	; 46
    124e:	21 f4       	brne	.+8      	; 0x1258 <vfprintf+0xea>
    1250:	26 fd       	sbrc	r18, 6
    1252:	f5 c2       	rjmp	.+1514   	; 0x183e <vfprintf+0x6d0>
    1254:	20 64       	ori	r18, 0x40	; 64
    1256:	06 c0       	rjmp	.+12     	; 0x1264 <vfprintf+0xf6>
    1258:	8c 36       	cpi	r24, 0x6C	; 108
    125a:	11 f4       	brne	.+4      	; 0x1260 <vfprintf+0xf2>
    125c:	20 68       	ori	r18, 0x80	; 128
    125e:	02 c0       	rjmp	.+4      	; 0x1264 <vfprintf+0xf6>
    1260:	88 36       	cpi	r24, 0x68	; 104
    1262:	41 f4       	brne	.+16     	; 0x1274 <vfprintf+0x106>
    1264:	f1 01       	movw	r30, r2
    1266:	93 fd       	sbrc	r25, 3
    1268:	85 91       	lpm	r24, Z+
    126a:	93 ff       	sbrs	r25, 3
    126c:	81 91       	ld	r24, Z+
    126e:	1f 01       	movw	r2, r30
    1270:	81 11       	cpse	r24, r1
    1272:	c1 cf       	rjmp	.-126    	; 0x11f6 <vfprintf+0x88>
    1274:	9b eb       	ldi	r25, 0xBB	; 187
    1276:	98 0f       	add	r25, r24
    1278:	93 30       	cpi	r25, 0x03	; 3
    127a:	18 f4       	brcc	.+6      	; 0x1282 <vfprintf+0x114>
    127c:	20 61       	ori	r18, 0x10	; 16
    127e:	80 5e       	subi	r24, 0xE0	; 224
    1280:	06 c0       	rjmp	.+12     	; 0x128e <vfprintf+0x120>
    1282:	9b e9       	ldi	r25, 0x9B	; 155
    1284:	98 0f       	add	r25, r24
    1286:	93 30       	cpi	r25, 0x03	; 3
    1288:	08 f0       	brcs	.+2      	; 0x128c <vfprintf+0x11e>
    128a:	9a c1       	rjmp	.+820    	; 0x15c0 <vfprintf+0x452>
    128c:	2f 7e       	andi	r18, 0xEF	; 239
    128e:	26 ff       	sbrs	r18, 6
    1290:	16 e0       	ldi	r17, 0x06	; 6
    1292:	2f 73       	andi	r18, 0x3F	; 63
    1294:	72 2e       	mov	r7, r18
    1296:	85 36       	cpi	r24, 0x65	; 101
    1298:	21 f4       	brne	.+8      	; 0x12a2 <vfprintf+0x134>
    129a:	f2 2f       	mov	r31, r18
    129c:	f0 64       	ori	r31, 0x40	; 64
    129e:	7f 2e       	mov	r7, r31
    12a0:	08 c0       	rjmp	.+16     	; 0x12b2 <vfprintf+0x144>
    12a2:	86 36       	cpi	r24, 0x66	; 102
    12a4:	21 f4       	brne	.+8      	; 0x12ae <vfprintf+0x140>
    12a6:	62 2f       	mov	r22, r18
    12a8:	60 68       	ori	r22, 0x80	; 128
    12aa:	76 2e       	mov	r7, r22
    12ac:	02 c0       	rjmp	.+4      	; 0x12b2 <vfprintf+0x144>
    12ae:	11 11       	cpse	r17, r1
    12b0:	11 50       	subi	r17, 0x01	; 1
    12b2:	77 fe       	sbrs	r7, 7
    12b4:	07 c0       	rjmp	.+14     	; 0x12c4 <vfprintf+0x156>
    12b6:	1c 33       	cpi	r17, 0x3C	; 60
    12b8:	48 f4       	brcc	.+18     	; 0x12cc <vfprintf+0x15e>
    12ba:	44 24       	eor	r4, r4
    12bc:	43 94       	inc	r4
    12be:	41 0e       	add	r4, r17
    12c0:	27 e0       	ldi	r18, 0x07	; 7
    12c2:	0b c0       	rjmp	.+22     	; 0x12da <vfprintf+0x16c>
    12c4:	18 30       	cpi	r17, 0x08	; 8
    12c6:	30 f4       	brcc	.+12     	; 0x12d4 <vfprintf+0x166>
    12c8:	21 2f       	mov	r18, r17
    12ca:	06 c0       	rjmp	.+12     	; 0x12d8 <vfprintf+0x16a>
    12cc:	27 e0       	ldi	r18, 0x07	; 7
    12ce:	4c e3       	ldi	r20, 0x3C	; 60
    12d0:	44 2e       	mov	r4, r20
    12d2:	03 c0       	rjmp	.+6      	; 0x12da <vfprintf+0x16c>
    12d4:	27 e0       	ldi	r18, 0x07	; 7
    12d6:	17 e0       	ldi	r17, 0x07	; 7
    12d8:	41 2c       	mov	r4, r1
    12da:	56 01       	movw	r10, r12
    12dc:	74 e0       	ldi	r23, 0x04	; 4
    12de:	a7 0e       	add	r10, r23
    12e0:	b1 1c       	adc	r11, r1
    12e2:	f6 01       	movw	r30, r12
    12e4:	60 81       	ld	r22, Z
    12e6:	71 81       	ldd	r23, Z+1	; 0x01
    12e8:	82 81       	ldd	r24, Z+2	; 0x02
    12ea:	93 81       	ldd	r25, Z+3	; 0x03
    12ec:	04 2d       	mov	r16, r4
    12ee:	a4 01       	movw	r20, r8
    12f0:	fb d2       	rcall	.+1526   	; 0x18e8 <__ftoa_engine>
    12f2:	6c 01       	movw	r12, r24
    12f4:	09 81       	ldd	r16, Y+1	; 0x01
    12f6:	00 ff       	sbrs	r16, 0
    12f8:	02 c0       	rjmp	.+4      	; 0x12fe <vfprintf+0x190>
    12fa:	03 ff       	sbrs	r16, 3
    12fc:	06 c0       	rjmp	.+12     	; 0x130a <vfprintf+0x19c>
    12fe:	71 fc       	sbrc	r7, 1
    1300:	07 c0       	rjmp	.+14     	; 0x1310 <vfprintf+0x1a2>
    1302:	72 fc       	sbrc	r7, 2
    1304:	08 c0       	rjmp	.+16     	; 0x1316 <vfprintf+0x1a8>
    1306:	61 2c       	mov	r6, r1
    1308:	08 c0       	rjmp	.+16     	; 0x131a <vfprintf+0x1ac>
    130a:	3d e2       	ldi	r19, 0x2D	; 45
    130c:	63 2e       	mov	r6, r19
    130e:	05 c0       	rjmp	.+10     	; 0x131a <vfprintf+0x1ac>
    1310:	2b e2       	ldi	r18, 0x2B	; 43
    1312:	62 2e       	mov	r6, r18
    1314:	02 c0       	rjmp	.+4      	; 0x131a <vfprintf+0x1ac>
    1316:	90 e2       	ldi	r25, 0x20	; 32
    1318:	69 2e       	mov	r6, r25
    131a:	80 2f       	mov	r24, r16
    131c:	8c 70       	andi	r24, 0x0C	; 12
    131e:	81 f1       	breq	.+96     	; 0x1380 <vfprintf+0x212>
    1320:	66 20       	and	r6, r6
    1322:	11 f0       	breq	.+4      	; 0x1328 <vfprintf+0x1ba>
    1324:	84 e0       	ldi	r24, 0x04	; 4
    1326:	01 c0       	rjmp	.+2      	; 0x132a <vfprintf+0x1bc>
    1328:	83 e0       	ldi	r24, 0x03	; 3
    132a:	85 15       	cp	r24, r5
    132c:	10 f0       	brcs	.+4      	; 0x1332 <vfprintf+0x1c4>
    132e:	51 2c       	mov	r5, r1
    1330:	0a c0       	rjmp	.+20     	; 0x1346 <vfprintf+0x1d8>
    1332:	58 1a       	sub	r5, r24
    1334:	73 fc       	sbrc	r7, 3
    1336:	07 c0       	rjmp	.+14     	; 0x1346 <vfprintf+0x1d8>
    1338:	b7 01       	movw	r22, r14
    133a:	80 e2       	ldi	r24, 0x20	; 32
    133c:	90 e0       	ldi	r25, 0x00	; 0
    133e:	0c d4       	rcall	.+2072   	; 0x1b58 <fputc>
    1340:	5a 94       	dec	r5
    1342:	d1 f7       	brne	.-12     	; 0x1338 <vfprintf+0x1ca>
    1344:	f4 cf       	rjmp	.-24     	; 0x132e <vfprintf+0x1c0>
    1346:	66 20       	and	r6, r6
    1348:	21 f0       	breq	.+8      	; 0x1352 <vfprintf+0x1e4>
    134a:	b7 01       	movw	r22, r14
    134c:	86 2d       	mov	r24, r6
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	03 d4       	rcall	.+2054   	; 0x1b58 <fputc>
    1352:	03 fd       	sbrc	r16, 3
    1354:	03 c0       	rjmp	.+6      	; 0x135c <vfprintf+0x1ee>
    1356:	08 ee       	ldi	r16, 0xE8	; 232
    1358:	10 e0       	ldi	r17, 0x00	; 0
    135a:	02 c0       	rjmp	.+4      	; 0x1360 <vfprintf+0x1f2>
    135c:	04 ee       	ldi	r16, 0xE4	; 228
    135e:	10 e0       	ldi	r17, 0x00	; 0
    1360:	f7 2d       	mov	r31, r7
    1362:	f0 71       	andi	r31, 0x10	; 16
    1364:	7f 2e       	mov	r7, r31
    1366:	f8 01       	movw	r30, r16
    1368:	84 91       	lpm	r24, Z
    136a:	88 23       	and	r24, r24
    136c:	09 f4       	brne	.+2      	; 0x1370 <vfprintf+0x202>
    136e:	5e c2       	rjmp	.+1212   	; 0x182c <vfprintf+0x6be>
    1370:	71 10       	cpse	r7, r1
    1372:	80 52       	subi	r24, 0x20	; 32
    1374:	b7 01       	movw	r22, r14
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	ef d3       	rcall	.+2014   	; 0x1b58 <fputc>
    137a:	0f 5f       	subi	r16, 0xFF	; 255
    137c:	1f 4f       	sbci	r17, 0xFF	; 255
    137e:	f3 cf       	rjmp	.-26     	; 0x1366 <vfprintf+0x1f8>
    1380:	77 fe       	sbrs	r7, 7
    1382:	0f c0       	rjmp	.+30     	; 0x13a2 <vfprintf+0x234>
    1384:	4c 0c       	add	r4, r12
    1386:	04 ff       	sbrs	r16, 4
    1388:	04 c0       	rjmp	.+8      	; 0x1392 <vfprintf+0x224>
    138a:	8a 81       	ldd	r24, Y+2	; 0x02
    138c:	81 33       	cpi	r24, 0x31	; 49
    138e:	09 f4       	brne	.+2      	; 0x1392 <vfprintf+0x224>
    1390:	4a 94       	dec	r4
    1392:	14 14       	cp	r1, r4
    1394:	74 f5       	brge	.+92     	; 0x13f2 <vfprintf+0x284>
    1396:	f8 e0       	ldi	r31, 0x08	; 8
    1398:	f4 15       	cp	r31, r4
    139a:	78 f5       	brcc	.+94     	; 0x13fa <vfprintf+0x28c>
    139c:	88 e0       	ldi	r24, 0x08	; 8
    139e:	48 2e       	mov	r4, r24
    13a0:	2c c0       	rjmp	.+88     	; 0x13fa <vfprintf+0x28c>
    13a2:	76 fc       	sbrc	r7, 6
    13a4:	2a c0       	rjmp	.+84     	; 0x13fa <vfprintf+0x28c>
    13a6:	81 2f       	mov	r24, r17
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	8c 15       	cp	r24, r12
    13ac:	9d 05       	cpc	r25, r13
    13ae:	9c f0       	brlt	.+38     	; 0x13d6 <vfprintf+0x268>
    13b0:	6c ef       	ldi	r22, 0xFC	; 252
    13b2:	c6 16       	cp	r12, r22
    13b4:	6f ef       	ldi	r22, 0xFF	; 255
    13b6:	d6 06       	cpc	r13, r22
    13b8:	74 f0       	brlt	.+28     	; 0x13d6 <vfprintf+0x268>
    13ba:	77 2d       	mov	r23, r7
    13bc:	70 68       	ori	r23, 0x80	; 128
    13be:	77 2e       	mov	r7, r23
    13c0:	0a c0       	rjmp	.+20     	; 0x13d6 <vfprintf+0x268>
    13c2:	e2 e0       	ldi	r30, 0x02	; 2
    13c4:	f0 e0       	ldi	r31, 0x00	; 0
    13c6:	ec 0f       	add	r30, r28
    13c8:	fd 1f       	adc	r31, r29
    13ca:	e1 0f       	add	r30, r17
    13cc:	f1 1d       	adc	r31, r1
    13ce:	80 81       	ld	r24, Z
    13d0:	80 33       	cpi	r24, 0x30	; 48
    13d2:	19 f4       	brne	.+6      	; 0x13da <vfprintf+0x26c>
    13d4:	11 50       	subi	r17, 0x01	; 1
    13d6:	11 11       	cpse	r17, r1
    13d8:	f4 cf       	rjmp	.-24     	; 0x13c2 <vfprintf+0x254>
    13da:	77 fe       	sbrs	r7, 7
    13dc:	0e c0       	rjmp	.+28     	; 0x13fa <vfprintf+0x28c>
    13de:	44 24       	eor	r4, r4
    13e0:	43 94       	inc	r4
    13e2:	41 0e       	add	r4, r17
    13e4:	81 2f       	mov	r24, r17
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	c8 16       	cp	r12, r24
    13ea:	d9 06       	cpc	r13, r25
    13ec:	2c f4       	brge	.+10     	; 0x13f8 <vfprintf+0x28a>
    13ee:	1c 19       	sub	r17, r12
    13f0:	04 c0       	rjmp	.+8      	; 0x13fa <vfprintf+0x28c>
    13f2:	44 24       	eor	r4, r4
    13f4:	43 94       	inc	r4
    13f6:	01 c0       	rjmp	.+2      	; 0x13fa <vfprintf+0x28c>
    13f8:	10 e0       	ldi	r17, 0x00	; 0
    13fa:	77 fe       	sbrs	r7, 7
    13fc:	07 c0       	rjmp	.+14     	; 0x140c <vfprintf+0x29e>
    13fe:	1c 14       	cp	r1, r12
    1400:	1d 04       	cpc	r1, r13
    1402:	3c f4       	brge	.+14     	; 0x1412 <vfprintf+0x2a4>
    1404:	96 01       	movw	r18, r12
    1406:	2f 5f       	subi	r18, 0xFF	; 255
    1408:	3f 4f       	sbci	r19, 0xFF	; 255
    140a:	05 c0       	rjmp	.+10     	; 0x1416 <vfprintf+0x2a8>
    140c:	25 e0       	ldi	r18, 0x05	; 5
    140e:	30 e0       	ldi	r19, 0x00	; 0
    1410:	02 c0       	rjmp	.+4      	; 0x1416 <vfprintf+0x2a8>
    1412:	21 e0       	ldi	r18, 0x01	; 1
    1414:	30 e0       	ldi	r19, 0x00	; 0
    1416:	66 20       	and	r6, r6
    1418:	11 f0       	breq	.+4      	; 0x141e <vfprintf+0x2b0>
    141a:	2f 5f       	subi	r18, 0xFF	; 255
    141c:	3f 4f       	sbci	r19, 0xFF	; 255
    141e:	11 23       	and	r17, r17
    1420:	31 f0       	breq	.+12     	; 0x142e <vfprintf+0x2c0>
    1422:	41 2f       	mov	r20, r17
    1424:	50 e0       	ldi	r21, 0x00	; 0
    1426:	4f 5f       	subi	r20, 0xFF	; 255
    1428:	5f 4f       	sbci	r21, 0xFF	; 255
    142a:	24 0f       	add	r18, r20
    142c:	35 1f       	adc	r19, r21
    142e:	45 2d       	mov	r20, r5
    1430:	50 e0       	ldi	r21, 0x00	; 0
    1432:	24 17       	cp	r18, r20
    1434:	35 07       	cpc	r19, r21
    1436:	14 f4       	brge	.+4      	; 0x143c <vfprintf+0x2ce>
    1438:	52 1a       	sub	r5, r18
    143a:	01 c0       	rjmp	.+2      	; 0x143e <vfprintf+0x2d0>
    143c:	51 2c       	mov	r5, r1
    143e:	87 2d       	mov	r24, r7
    1440:	89 70       	andi	r24, 0x09	; 9
    1442:	41 f4       	brne	.+16     	; 0x1454 <vfprintf+0x2e6>
    1444:	55 20       	and	r5, r5
    1446:	31 f0       	breq	.+12     	; 0x1454 <vfprintf+0x2e6>
    1448:	b7 01       	movw	r22, r14
    144a:	80 e2       	ldi	r24, 0x20	; 32
    144c:	90 e0       	ldi	r25, 0x00	; 0
    144e:	84 d3       	rcall	.+1800   	; 0x1b58 <fputc>
    1450:	5a 94       	dec	r5
    1452:	f8 cf       	rjmp	.-16     	; 0x1444 <vfprintf+0x2d6>
    1454:	66 20       	and	r6, r6
    1456:	21 f0       	breq	.+8      	; 0x1460 <vfprintf+0x2f2>
    1458:	b7 01       	movw	r22, r14
    145a:	86 2d       	mov	r24, r6
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	7c d3       	rcall	.+1784   	; 0x1b58 <fputc>
    1460:	73 fc       	sbrc	r7, 3
    1462:	08 c0       	rjmp	.+16     	; 0x1474 <vfprintf+0x306>
    1464:	55 20       	and	r5, r5
    1466:	31 f0       	breq	.+12     	; 0x1474 <vfprintf+0x306>
    1468:	b7 01       	movw	r22, r14
    146a:	80 e3       	ldi	r24, 0x30	; 48
    146c:	90 e0       	ldi	r25, 0x00	; 0
    146e:	74 d3       	rcall	.+1768   	; 0x1b58 <fputc>
    1470:	5a 94       	dec	r5
    1472:	f8 cf       	rjmp	.-16     	; 0x1464 <vfprintf+0x2f6>
    1474:	77 fe       	sbrs	r7, 7
    1476:	5d c0       	rjmp	.+186    	; 0x1532 <vfprintf+0x3c4>
    1478:	9c 2d       	mov	r25, r12
    147a:	8d 2d       	mov	r24, r13
    147c:	d7 fe       	sbrs	r13, 7
    147e:	02 c0       	rjmp	.+4      	; 0x1484 <vfprintf+0x316>
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	80 e0       	ldi	r24, 0x00	; 0
    1484:	69 2e       	mov	r6, r25
    1486:	78 2e       	mov	r7, r24
    1488:	40 e0       	ldi	r20, 0x00	; 0
    148a:	50 e0       	ldi	r21, 0x00	; 0
    148c:	c6 01       	movw	r24, r12
    148e:	84 19       	sub	r24, r4
    1490:	91 09       	sbc	r25, r1
    1492:	9d 87       	std	Y+13, r25	; 0x0d
    1494:	8c 87       	std	Y+12, r24	; 0x0c
    1496:	96 01       	movw	r18, r12
    1498:	26 19       	sub	r18, r6
    149a:	37 09       	sbc	r19, r7
    149c:	28 0d       	add	r18, r8
    149e:	39 1d       	adc	r19, r9
    14a0:	81 2f       	mov	r24, r17
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	ee 27       	eor	r30, r30
    14a6:	ff 27       	eor	r31, r31
    14a8:	e8 1b       	sub	r30, r24
    14aa:	f9 0b       	sbc	r31, r25
    14ac:	ff 87       	std	Y+15, r31	; 0x0f
    14ae:	ee 87       	std	Y+14, r30	; 0x0e
    14b0:	ff ef       	ldi	r31, 0xFF	; 255
    14b2:	6f 16       	cp	r6, r31
    14b4:	7f 06       	cpc	r7, r31
    14b6:	61 f4       	brne	.+24     	; 0x14d0 <vfprintf+0x362>
    14b8:	b7 01       	movw	r22, r14
    14ba:	8e e2       	ldi	r24, 0x2E	; 46
    14bc:	90 e0       	ldi	r25, 0x00	; 0
    14be:	2b 8b       	std	Y+19, r18	; 0x13
    14c0:	3a 8b       	std	Y+18, r19	; 0x12
    14c2:	48 8b       	std	Y+16, r20	; 0x10
    14c4:	59 8b       	std	Y+17, r21	; 0x11
    14c6:	48 d3       	rcall	.+1680   	; 0x1b58 <fputc>
    14c8:	59 89       	ldd	r21, Y+17	; 0x11
    14ca:	48 89       	ldd	r20, Y+16	; 0x10
    14cc:	3a 89       	ldd	r19, Y+18	; 0x12
    14ce:	2b 89       	ldd	r18, Y+19	; 0x13
    14d0:	c6 14       	cp	r12, r6
    14d2:	d7 04       	cpc	r13, r7
    14d4:	54 f0       	brlt	.+20     	; 0x14ea <vfprintf+0x37c>
    14d6:	6c 85       	ldd	r22, Y+12	; 0x0c
    14d8:	7d 85       	ldd	r23, Y+13	; 0x0d
    14da:	66 15       	cp	r22, r6
    14dc:	77 05       	cpc	r23, r7
    14de:	2c f4       	brge	.+10     	; 0x14ea <vfprintf+0x37c>
    14e0:	f9 01       	movw	r30, r18
    14e2:	e4 0f       	add	r30, r20
    14e4:	f5 1f       	adc	r31, r21
    14e6:	81 81       	ldd	r24, Z+1	; 0x01
    14e8:	01 c0       	rjmp	.+2      	; 0x14ec <vfprintf+0x37e>
    14ea:	80 e3       	ldi	r24, 0x30	; 48
    14ec:	71 e0       	ldi	r23, 0x01	; 1
    14ee:	67 1a       	sub	r6, r23
    14f0:	71 08       	sbc	r7, r1
    14f2:	4f 5f       	subi	r20, 0xFF	; 255
    14f4:	5f 4f       	sbci	r21, 0xFF	; 255
    14f6:	ee 85       	ldd	r30, Y+14	; 0x0e
    14f8:	ff 85       	ldd	r31, Y+15	; 0x0f
    14fa:	6e 16       	cp	r6, r30
    14fc:	7f 06       	cpc	r7, r31
    14fe:	64 f0       	brlt	.+24     	; 0x1518 <vfprintf+0x3aa>
    1500:	b7 01       	movw	r22, r14
    1502:	90 e0       	ldi	r25, 0x00	; 0
    1504:	2b 8b       	std	Y+19, r18	; 0x13
    1506:	3a 8b       	std	Y+18, r19	; 0x12
    1508:	48 8b       	std	Y+16, r20	; 0x10
    150a:	59 8b       	std	Y+17, r21	; 0x11
    150c:	25 d3       	rcall	.+1610   	; 0x1b58 <fputc>
    150e:	2b 89       	ldd	r18, Y+19	; 0x13
    1510:	3a 89       	ldd	r19, Y+18	; 0x12
    1512:	48 89       	ldd	r20, Y+16	; 0x10
    1514:	59 89       	ldd	r21, Y+17	; 0x11
    1516:	cc cf       	rjmp	.-104    	; 0x14b0 <vfprintf+0x342>
    1518:	6c 14       	cp	r6, r12
    151a:	7d 04       	cpc	r7, r13
    151c:	39 f4       	brne	.+14     	; 0x152c <vfprintf+0x3be>
    151e:	9a 81       	ldd	r25, Y+2	; 0x02
    1520:	96 33       	cpi	r25, 0x36	; 54
    1522:	18 f4       	brcc	.+6      	; 0x152a <vfprintf+0x3bc>
    1524:	95 33       	cpi	r25, 0x35	; 53
    1526:	11 f4       	brne	.+4      	; 0x152c <vfprintf+0x3be>
    1528:	04 ff       	sbrs	r16, 4
    152a:	81 e3       	ldi	r24, 0x31	; 49
    152c:	b7 01       	movw	r22, r14
    152e:	90 e0       	ldi	r25, 0x00	; 0
    1530:	45 c0       	rjmp	.+138    	; 0x15bc <vfprintf+0x44e>
    1532:	8a 81       	ldd	r24, Y+2	; 0x02
    1534:	81 33       	cpi	r24, 0x31	; 49
    1536:	09 f0       	breq	.+2      	; 0x153a <vfprintf+0x3cc>
    1538:	0f 7e       	andi	r16, 0xEF	; 239
    153a:	b7 01       	movw	r22, r14
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	0c d3       	rcall	.+1560   	; 0x1b58 <fputc>
    1540:	11 11       	cpse	r17, r1
    1542:	05 c0       	rjmp	.+10     	; 0x154e <vfprintf+0x3e0>
    1544:	74 fe       	sbrs	r7, 4
    1546:	16 c0       	rjmp	.+44     	; 0x1574 <vfprintf+0x406>
    1548:	85 e4       	ldi	r24, 0x45	; 69
    154a:	90 e0       	ldi	r25, 0x00	; 0
    154c:	15 c0       	rjmp	.+42     	; 0x1578 <vfprintf+0x40a>
    154e:	b7 01       	movw	r22, r14
    1550:	8e e2       	ldi	r24, 0x2E	; 46
    1552:	90 e0       	ldi	r25, 0x00	; 0
    1554:	01 d3       	rcall	.+1538   	; 0x1b58 <fputc>
    1556:	82 e0       	ldi	r24, 0x02	; 2
    1558:	66 24       	eor	r6, r6
    155a:	63 94       	inc	r6
    155c:	68 0e       	add	r6, r24
    155e:	f4 01       	movw	r30, r8
    1560:	e8 0f       	add	r30, r24
    1562:	f1 1d       	adc	r31, r1
    1564:	80 81       	ld	r24, Z
    1566:	b7 01       	movw	r22, r14
    1568:	90 e0       	ldi	r25, 0x00	; 0
    156a:	f6 d2       	rcall	.+1516   	; 0x1b58 <fputc>
    156c:	11 50       	subi	r17, 0x01	; 1
    156e:	51 f3       	breq	.-44     	; 0x1544 <vfprintf+0x3d6>
    1570:	86 2d       	mov	r24, r6
    1572:	f2 cf       	rjmp	.-28     	; 0x1558 <vfprintf+0x3ea>
    1574:	85 e6       	ldi	r24, 0x65	; 101
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	b7 01       	movw	r22, r14
    157a:	ee d2       	rcall	.+1500   	; 0x1b58 <fputc>
    157c:	d7 fc       	sbrc	r13, 7
    157e:	05 c0       	rjmp	.+10     	; 0x158a <vfprintf+0x41c>
    1580:	c1 14       	cp	r12, r1
    1582:	d1 04       	cpc	r13, r1
    1584:	39 f4       	brne	.+14     	; 0x1594 <vfprintf+0x426>
    1586:	04 ff       	sbrs	r16, 4
    1588:	05 c0       	rjmp	.+10     	; 0x1594 <vfprintf+0x426>
    158a:	d1 94       	neg	r13
    158c:	c1 94       	neg	r12
    158e:	d1 08       	sbc	r13, r1
    1590:	8d e2       	ldi	r24, 0x2D	; 45
    1592:	01 c0       	rjmp	.+2      	; 0x1596 <vfprintf+0x428>
    1594:	8b e2       	ldi	r24, 0x2B	; 43
    1596:	b7 01       	movw	r22, r14
    1598:	90 e0       	ldi	r25, 0x00	; 0
    159a:	de d2       	rcall	.+1468   	; 0x1b58 <fputc>
    159c:	80 e3       	ldi	r24, 0x30	; 48
    159e:	6a e0       	ldi	r22, 0x0A	; 10
    15a0:	c6 16       	cp	r12, r22
    15a2:	d1 04       	cpc	r13, r1
    15a4:	2c f0       	brlt	.+10     	; 0x15b0 <vfprintf+0x442>
    15a6:	8f 5f       	subi	r24, 0xFF	; 255
    15a8:	fa e0       	ldi	r31, 0x0A	; 10
    15aa:	cf 1a       	sub	r12, r31
    15ac:	d1 08       	sbc	r13, r1
    15ae:	f7 cf       	rjmp	.-18     	; 0x159e <vfprintf+0x430>
    15b0:	b7 01       	movw	r22, r14
    15b2:	90 e0       	ldi	r25, 0x00	; 0
    15b4:	d1 d2       	rcall	.+1442   	; 0x1b58 <fputc>
    15b6:	b7 01       	movw	r22, r14
    15b8:	c6 01       	movw	r24, r12
    15ba:	c0 96       	adiw	r24, 0x30	; 48
    15bc:	cd d2       	rcall	.+1434   	; 0x1b58 <fputc>
    15be:	36 c1       	rjmp	.+620    	; 0x182c <vfprintf+0x6be>
    15c0:	83 36       	cpi	r24, 0x63	; 99
    15c2:	31 f0       	breq	.+12     	; 0x15d0 <vfprintf+0x462>
    15c4:	83 37       	cpi	r24, 0x73	; 115
    15c6:	79 f0       	breq	.+30     	; 0x15e6 <vfprintf+0x478>
    15c8:	83 35       	cpi	r24, 0x53	; 83
    15ca:	09 f0       	breq	.+2      	; 0x15ce <vfprintf+0x460>
    15cc:	54 c0       	rjmp	.+168    	; 0x1676 <vfprintf+0x508>
    15ce:	20 c0       	rjmp	.+64     	; 0x1610 <vfprintf+0x4a2>
    15d0:	56 01       	movw	r10, r12
    15d2:	72 e0       	ldi	r23, 0x02	; 2
    15d4:	a7 0e       	add	r10, r23
    15d6:	b1 1c       	adc	r11, r1
    15d8:	f6 01       	movw	r30, r12
    15da:	80 81       	ld	r24, Z
    15dc:	89 83       	std	Y+1, r24	; 0x01
    15de:	01 e0       	ldi	r16, 0x01	; 1
    15e0:	10 e0       	ldi	r17, 0x00	; 0
    15e2:	64 01       	movw	r12, r8
    15e4:	13 c0       	rjmp	.+38     	; 0x160c <vfprintf+0x49e>
    15e6:	56 01       	movw	r10, r12
    15e8:	f2 e0       	ldi	r31, 0x02	; 2
    15ea:	af 0e       	add	r10, r31
    15ec:	b1 1c       	adc	r11, r1
    15ee:	f6 01       	movw	r30, r12
    15f0:	c0 80       	ld	r12, Z
    15f2:	d1 80       	ldd	r13, Z+1	; 0x01
    15f4:	26 ff       	sbrs	r18, 6
    15f6:	03 c0       	rjmp	.+6      	; 0x15fe <vfprintf+0x490>
    15f8:	61 2f       	mov	r22, r17
    15fa:	70 e0       	ldi	r23, 0x00	; 0
    15fc:	02 c0       	rjmp	.+4      	; 0x1602 <vfprintf+0x494>
    15fe:	6f ef       	ldi	r22, 0xFF	; 255
    1600:	7f ef       	ldi	r23, 0xFF	; 255
    1602:	c6 01       	movw	r24, r12
    1604:	2b 8b       	std	Y+19, r18	; 0x13
    1606:	53 d2       	rcall	.+1190   	; 0x1aae <strnlen>
    1608:	8c 01       	movw	r16, r24
    160a:	2b 89       	ldd	r18, Y+19	; 0x13
    160c:	2f 77       	andi	r18, 0x7F	; 127
    160e:	14 c0       	rjmp	.+40     	; 0x1638 <vfprintf+0x4ca>
    1610:	56 01       	movw	r10, r12
    1612:	f2 e0       	ldi	r31, 0x02	; 2
    1614:	af 0e       	add	r10, r31
    1616:	b1 1c       	adc	r11, r1
    1618:	f6 01       	movw	r30, r12
    161a:	c0 80       	ld	r12, Z
    161c:	d1 80       	ldd	r13, Z+1	; 0x01
    161e:	26 ff       	sbrs	r18, 6
    1620:	03 c0       	rjmp	.+6      	; 0x1628 <vfprintf+0x4ba>
    1622:	61 2f       	mov	r22, r17
    1624:	70 e0       	ldi	r23, 0x00	; 0
    1626:	02 c0       	rjmp	.+4      	; 0x162c <vfprintf+0x4be>
    1628:	6f ef       	ldi	r22, 0xFF	; 255
    162a:	7f ef       	ldi	r23, 0xFF	; 255
    162c:	c6 01       	movw	r24, r12
    162e:	2b 8b       	std	Y+19, r18	; 0x13
    1630:	33 d2       	rcall	.+1126   	; 0x1a98 <strnlen_P>
    1632:	8c 01       	movw	r16, r24
    1634:	2b 89       	ldd	r18, Y+19	; 0x13
    1636:	20 68       	ori	r18, 0x80	; 128
    1638:	72 2e       	mov	r7, r18
    163a:	23 fd       	sbrc	r18, 3
    163c:	18 c0       	rjmp	.+48     	; 0x166e <vfprintf+0x500>
    163e:	85 2d       	mov	r24, r5
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	08 17       	cp	r16, r24
    1644:	19 07       	cpc	r17, r25
    1646:	98 f4       	brcc	.+38     	; 0x166e <vfprintf+0x500>
    1648:	b7 01       	movw	r22, r14
    164a:	80 e2       	ldi	r24, 0x20	; 32
    164c:	90 e0       	ldi	r25, 0x00	; 0
    164e:	84 d2       	rcall	.+1288   	; 0x1b58 <fputc>
    1650:	5a 94       	dec	r5
    1652:	f5 cf       	rjmp	.-22     	; 0x163e <vfprintf+0x4d0>
    1654:	f6 01       	movw	r30, r12
    1656:	77 fc       	sbrc	r7, 7
    1658:	85 91       	lpm	r24, Z+
    165a:	77 fe       	sbrs	r7, 7
    165c:	81 91       	ld	r24, Z+
    165e:	6f 01       	movw	r12, r30
    1660:	b7 01       	movw	r22, r14
    1662:	90 e0       	ldi	r25, 0x00	; 0
    1664:	79 d2       	rcall	.+1266   	; 0x1b58 <fputc>
    1666:	51 10       	cpse	r5, r1
    1668:	5a 94       	dec	r5
    166a:	01 50       	subi	r16, 0x01	; 1
    166c:	11 09       	sbc	r17, r1
    166e:	01 15       	cp	r16, r1
    1670:	11 05       	cpc	r17, r1
    1672:	81 f7       	brne	.-32     	; 0x1654 <vfprintf+0x4e6>
    1674:	db c0       	rjmp	.+438    	; 0x182c <vfprintf+0x6be>
    1676:	84 36       	cpi	r24, 0x64	; 100
    1678:	11 f0       	breq	.+4      	; 0x167e <vfprintf+0x510>
    167a:	89 36       	cpi	r24, 0x69	; 105
    167c:	49 f5       	brne	.+82     	; 0x16d0 <vfprintf+0x562>
    167e:	56 01       	movw	r10, r12
    1680:	27 ff       	sbrs	r18, 7
    1682:	09 c0       	rjmp	.+18     	; 0x1696 <vfprintf+0x528>
    1684:	f4 e0       	ldi	r31, 0x04	; 4
    1686:	af 0e       	add	r10, r31
    1688:	b1 1c       	adc	r11, r1
    168a:	f6 01       	movw	r30, r12
    168c:	60 81       	ld	r22, Z
    168e:	71 81       	ldd	r23, Z+1	; 0x01
    1690:	82 81       	ldd	r24, Z+2	; 0x02
    1692:	93 81       	ldd	r25, Z+3	; 0x03
    1694:	0a c0       	rjmp	.+20     	; 0x16aa <vfprintf+0x53c>
    1696:	f2 e0       	ldi	r31, 0x02	; 2
    1698:	af 0e       	add	r10, r31
    169a:	b1 1c       	adc	r11, r1
    169c:	f6 01       	movw	r30, r12
    169e:	60 81       	ld	r22, Z
    16a0:	71 81       	ldd	r23, Z+1	; 0x01
    16a2:	88 27       	eor	r24, r24
    16a4:	77 fd       	sbrc	r23, 7
    16a6:	80 95       	com	r24
    16a8:	98 2f       	mov	r25, r24
    16aa:	02 2f       	mov	r16, r18
    16ac:	0f 76       	andi	r16, 0x6F	; 111
    16ae:	97 ff       	sbrs	r25, 7
    16b0:	08 c0       	rjmp	.+16     	; 0x16c2 <vfprintf+0x554>
    16b2:	90 95       	com	r25
    16b4:	80 95       	com	r24
    16b6:	70 95       	com	r23
    16b8:	61 95       	neg	r22
    16ba:	7f 4f       	sbci	r23, 0xFF	; 255
    16bc:	8f 4f       	sbci	r24, 0xFF	; 255
    16be:	9f 4f       	sbci	r25, 0xFF	; 255
    16c0:	00 68       	ori	r16, 0x80	; 128
    16c2:	2a e0       	ldi	r18, 0x0A	; 10
    16c4:	30 e0       	ldi	r19, 0x00	; 0
    16c6:	a4 01       	movw	r20, r8
    16c8:	b7 d2       	rcall	.+1390   	; 0x1c38 <__ultoa_invert>
    16ca:	c8 2e       	mov	r12, r24
    16cc:	c8 18       	sub	r12, r8
    16ce:	3d c0       	rjmp	.+122    	; 0x174a <vfprintf+0x5dc>
    16d0:	02 2f       	mov	r16, r18
    16d2:	85 37       	cpi	r24, 0x75	; 117
    16d4:	21 f4       	brne	.+8      	; 0x16de <vfprintf+0x570>
    16d6:	0f 7e       	andi	r16, 0xEF	; 239
    16d8:	2a e0       	ldi	r18, 0x0A	; 10
    16da:	30 e0       	ldi	r19, 0x00	; 0
    16dc:	1d c0       	rjmp	.+58     	; 0x1718 <vfprintf+0x5aa>
    16de:	09 7f       	andi	r16, 0xF9	; 249
    16e0:	8f 36       	cpi	r24, 0x6F	; 111
    16e2:	91 f0       	breq	.+36     	; 0x1708 <vfprintf+0x59a>
    16e4:	18 f4       	brcc	.+6      	; 0x16ec <vfprintf+0x57e>
    16e6:	88 35       	cpi	r24, 0x58	; 88
    16e8:	59 f0       	breq	.+22     	; 0x1700 <vfprintf+0x592>
    16ea:	a9 c0       	rjmp	.+338    	; 0x183e <vfprintf+0x6d0>
    16ec:	80 37       	cpi	r24, 0x70	; 112
    16ee:	19 f0       	breq	.+6      	; 0x16f6 <vfprintf+0x588>
    16f0:	88 37       	cpi	r24, 0x78	; 120
    16f2:	11 f0       	breq	.+4      	; 0x16f8 <vfprintf+0x58a>
    16f4:	a4 c0       	rjmp	.+328    	; 0x183e <vfprintf+0x6d0>
    16f6:	00 61       	ori	r16, 0x10	; 16
    16f8:	04 ff       	sbrs	r16, 4
    16fa:	09 c0       	rjmp	.+18     	; 0x170e <vfprintf+0x5a0>
    16fc:	04 60       	ori	r16, 0x04	; 4
    16fe:	07 c0       	rjmp	.+14     	; 0x170e <vfprintf+0x5a0>
    1700:	24 ff       	sbrs	r18, 4
    1702:	08 c0       	rjmp	.+16     	; 0x1714 <vfprintf+0x5a6>
    1704:	06 60       	ori	r16, 0x06	; 6
    1706:	06 c0       	rjmp	.+12     	; 0x1714 <vfprintf+0x5a6>
    1708:	28 e0       	ldi	r18, 0x08	; 8
    170a:	30 e0       	ldi	r19, 0x00	; 0
    170c:	05 c0       	rjmp	.+10     	; 0x1718 <vfprintf+0x5aa>
    170e:	20 e1       	ldi	r18, 0x10	; 16
    1710:	30 e0       	ldi	r19, 0x00	; 0
    1712:	02 c0       	rjmp	.+4      	; 0x1718 <vfprintf+0x5aa>
    1714:	20 e1       	ldi	r18, 0x10	; 16
    1716:	32 e0       	ldi	r19, 0x02	; 2
    1718:	56 01       	movw	r10, r12
    171a:	07 ff       	sbrs	r16, 7
    171c:	09 c0       	rjmp	.+18     	; 0x1730 <vfprintf+0x5c2>
    171e:	f4 e0       	ldi	r31, 0x04	; 4
    1720:	af 0e       	add	r10, r31
    1722:	b1 1c       	adc	r11, r1
    1724:	f6 01       	movw	r30, r12
    1726:	60 81       	ld	r22, Z
    1728:	71 81       	ldd	r23, Z+1	; 0x01
    172a:	82 81       	ldd	r24, Z+2	; 0x02
    172c:	93 81       	ldd	r25, Z+3	; 0x03
    172e:	08 c0       	rjmp	.+16     	; 0x1740 <vfprintf+0x5d2>
    1730:	f2 e0       	ldi	r31, 0x02	; 2
    1732:	af 0e       	add	r10, r31
    1734:	b1 1c       	adc	r11, r1
    1736:	f6 01       	movw	r30, r12
    1738:	60 81       	ld	r22, Z
    173a:	71 81       	ldd	r23, Z+1	; 0x01
    173c:	80 e0       	ldi	r24, 0x00	; 0
    173e:	90 e0       	ldi	r25, 0x00	; 0
    1740:	a4 01       	movw	r20, r8
    1742:	7a d2       	rcall	.+1268   	; 0x1c38 <__ultoa_invert>
    1744:	c8 2e       	mov	r12, r24
    1746:	c8 18       	sub	r12, r8
    1748:	0f 77       	andi	r16, 0x7F	; 127
    174a:	06 ff       	sbrs	r16, 6
    174c:	0b c0       	rjmp	.+22     	; 0x1764 <vfprintf+0x5f6>
    174e:	20 2f       	mov	r18, r16
    1750:	2e 7f       	andi	r18, 0xFE	; 254
    1752:	c1 16       	cp	r12, r17
    1754:	50 f4       	brcc	.+20     	; 0x176a <vfprintf+0x5fc>
    1756:	04 ff       	sbrs	r16, 4
    1758:	0a c0       	rjmp	.+20     	; 0x176e <vfprintf+0x600>
    175a:	02 fd       	sbrc	r16, 2
    175c:	08 c0       	rjmp	.+16     	; 0x176e <vfprintf+0x600>
    175e:	20 2f       	mov	r18, r16
    1760:	2e 7e       	andi	r18, 0xEE	; 238
    1762:	05 c0       	rjmp	.+10     	; 0x176e <vfprintf+0x600>
    1764:	dc 2c       	mov	r13, r12
    1766:	20 2f       	mov	r18, r16
    1768:	03 c0       	rjmp	.+6      	; 0x1770 <vfprintf+0x602>
    176a:	dc 2c       	mov	r13, r12
    176c:	01 c0       	rjmp	.+2      	; 0x1770 <vfprintf+0x602>
    176e:	d1 2e       	mov	r13, r17
    1770:	24 ff       	sbrs	r18, 4
    1772:	0d c0       	rjmp	.+26     	; 0x178e <vfprintf+0x620>
    1774:	fe 01       	movw	r30, r28
    1776:	ec 0d       	add	r30, r12
    1778:	f1 1d       	adc	r31, r1
    177a:	80 81       	ld	r24, Z
    177c:	80 33       	cpi	r24, 0x30	; 48
    177e:	11 f4       	brne	.+4      	; 0x1784 <vfprintf+0x616>
    1780:	29 7e       	andi	r18, 0xE9	; 233
    1782:	09 c0       	rjmp	.+18     	; 0x1796 <vfprintf+0x628>
    1784:	22 ff       	sbrs	r18, 2
    1786:	06 c0       	rjmp	.+12     	; 0x1794 <vfprintf+0x626>
    1788:	d3 94       	inc	r13
    178a:	d3 94       	inc	r13
    178c:	04 c0       	rjmp	.+8      	; 0x1796 <vfprintf+0x628>
    178e:	82 2f       	mov	r24, r18
    1790:	86 78       	andi	r24, 0x86	; 134
    1792:	09 f0       	breq	.+2      	; 0x1796 <vfprintf+0x628>
    1794:	d3 94       	inc	r13
    1796:	23 fd       	sbrc	r18, 3
    1798:	12 c0       	rjmp	.+36     	; 0x17be <vfprintf+0x650>
    179a:	20 ff       	sbrs	r18, 0
    179c:	06 c0       	rjmp	.+12     	; 0x17aa <vfprintf+0x63c>
    179e:	1c 2d       	mov	r17, r12
    17a0:	d5 14       	cp	r13, r5
    17a2:	18 f4       	brcc	.+6      	; 0x17aa <vfprintf+0x63c>
    17a4:	15 0d       	add	r17, r5
    17a6:	1d 19       	sub	r17, r13
    17a8:	d5 2c       	mov	r13, r5
    17aa:	d5 14       	cp	r13, r5
    17ac:	60 f4       	brcc	.+24     	; 0x17c6 <vfprintf+0x658>
    17ae:	b7 01       	movw	r22, r14
    17b0:	80 e2       	ldi	r24, 0x20	; 32
    17b2:	90 e0       	ldi	r25, 0x00	; 0
    17b4:	2b 8b       	std	Y+19, r18	; 0x13
    17b6:	d0 d1       	rcall	.+928    	; 0x1b58 <fputc>
    17b8:	d3 94       	inc	r13
    17ba:	2b 89       	ldd	r18, Y+19	; 0x13
    17bc:	f6 cf       	rjmp	.-20     	; 0x17aa <vfprintf+0x63c>
    17be:	d5 14       	cp	r13, r5
    17c0:	10 f4       	brcc	.+4      	; 0x17c6 <vfprintf+0x658>
    17c2:	5d 18       	sub	r5, r13
    17c4:	01 c0       	rjmp	.+2      	; 0x17c8 <vfprintf+0x65a>
    17c6:	51 2c       	mov	r5, r1
    17c8:	24 ff       	sbrs	r18, 4
    17ca:	11 c0       	rjmp	.+34     	; 0x17ee <vfprintf+0x680>
    17cc:	b7 01       	movw	r22, r14
    17ce:	80 e3       	ldi	r24, 0x30	; 48
    17d0:	90 e0       	ldi	r25, 0x00	; 0
    17d2:	2b 8b       	std	Y+19, r18	; 0x13
    17d4:	c1 d1       	rcall	.+898    	; 0x1b58 <fputc>
    17d6:	2b 89       	ldd	r18, Y+19	; 0x13
    17d8:	22 ff       	sbrs	r18, 2
    17da:	16 c0       	rjmp	.+44     	; 0x1808 <vfprintf+0x69a>
    17dc:	21 ff       	sbrs	r18, 1
    17de:	03 c0       	rjmp	.+6      	; 0x17e6 <vfprintf+0x678>
    17e0:	88 e5       	ldi	r24, 0x58	; 88
    17e2:	90 e0       	ldi	r25, 0x00	; 0
    17e4:	02 c0       	rjmp	.+4      	; 0x17ea <vfprintf+0x67c>
    17e6:	88 e7       	ldi	r24, 0x78	; 120
    17e8:	90 e0       	ldi	r25, 0x00	; 0
    17ea:	b7 01       	movw	r22, r14
    17ec:	0c c0       	rjmp	.+24     	; 0x1806 <vfprintf+0x698>
    17ee:	82 2f       	mov	r24, r18
    17f0:	86 78       	andi	r24, 0x86	; 134
    17f2:	51 f0       	breq	.+20     	; 0x1808 <vfprintf+0x69a>
    17f4:	21 fd       	sbrc	r18, 1
    17f6:	02 c0       	rjmp	.+4      	; 0x17fc <vfprintf+0x68e>
    17f8:	80 e2       	ldi	r24, 0x20	; 32
    17fa:	01 c0       	rjmp	.+2      	; 0x17fe <vfprintf+0x690>
    17fc:	8b e2       	ldi	r24, 0x2B	; 43
    17fe:	27 fd       	sbrc	r18, 7
    1800:	8d e2       	ldi	r24, 0x2D	; 45
    1802:	b7 01       	movw	r22, r14
    1804:	90 e0       	ldi	r25, 0x00	; 0
    1806:	a8 d1       	rcall	.+848    	; 0x1b58 <fputc>
    1808:	c1 16       	cp	r12, r17
    180a:	30 f4       	brcc	.+12     	; 0x1818 <vfprintf+0x6aa>
    180c:	b7 01       	movw	r22, r14
    180e:	80 e3       	ldi	r24, 0x30	; 48
    1810:	90 e0       	ldi	r25, 0x00	; 0
    1812:	a2 d1       	rcall	.+836    	; 0x1b58 <fputc>
    1814:	11 50       	subi	r17, 0x01	; 1
    1816:	f8 cf       	rjmp	.-16     	; 0x1808 <vfprintf+0x69a>
    1818:	ca 94       	dec	r12
    181a:	f4 01       	movw	r30, r8
    181c:	ec 0d       	add	r30, r12
    181e:	f1 1d       	adc	r31, r1
    1820:	80 81       	ld	r24, Z
    1822:	b7 01       	movw	r22, r14
    1824:	90 e0       	ldi	r25, 0x00	; 0
    1826:	98 d1       	rcall	.+816    	; 0x1b58 <fputc>
    1828:	c1 10       	cpse	r12, r1
    182a:	f6 cf       	rjmp	.-20     	; 0x1818 <vfprintf+0x6aa>
    182c:	55 20       	and	r5, r5
    182e:	09 f4       	brne	.+2      	; 0x1832 <vfprintf+0x6c4>
    1830:	dd cc       	rjmp	.-1606   	; 0x11ec <vfprintf+0x7e>
    1832:	b7 01       	movw	r22, r14
    1834:	80 e2       	ldi	r24, 0x20	; 32
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	8f d1       	rcall	.+798    	; 0x1b58 <fputc>
    183a:	5a 94       	dec	r5
    183c:	f7 cf       	rjmp	.-18     	; 0x182c <vfprintf+0x6be>
    183e:	f7 01       	movw	r30, r14
    1840:	86 81       	ldd	r24, Z+6	; 0x06
    1842:	97 81       	ldd	r25, Z+7	; 0x07
    1844:	02 c0       	rjmp	.+4      	; 0x184a <vfprintf+0x6dc>
    1846:	8f ef       	ldi	r24, 0xFF	; 255
    1848:	9f ef       	ldi	r25, 0xFF	; 255
    184a:	63 96       	adiw	r28, 0x13	; 19
    184c:	0f b6       	in	r0, 0x3f	; 63
    184e:	f8 94       	cli
    1850:	de bf       	out	0x3e, r29	; 62
    1852:	0f be       	out	0x3f, r0	; 63
    1854:	cd bf       	out	0x3d, r28	; 61
    1856:	df 91       	pop	r29
    1858:	cf 91       	pop	r28
    185a:	1f 91       	pop	r17
    185c:	0f 91       	pop	r16
    185e:	ff 90       	pop	r15
    1860:	ef 90       	pop	r14
    1862:	df 90       	pop	r13
    1864:	cf 90       	pop	r12
    1866:	bf 90       	pop	r11
    1868:	af 90       	pop	r10
    186a:	9f 90       	pop	r9
    186c:	8f 90       	pop	r8
    186e:	7f 90       	pop	r7
    1870:	6f 90       	pop	r6
    1872:	5f 90       	pop	r5
    1874:	4f 90       	pop	r4
    1876:	3f 90       	pop	r3
    1878:	2f 90       	pop	r2
    187a:	08 95       	ret

0000187c <__udivmodhi4>:
    187c:	aa 1b       	sub	r26, r26
    187e:	bb 1b       	sub	r27, r27
    1880:	51 e1       	ldi	r21, 0x11	; 17
    1882:	07 c0       	rjmp	.+14     	; 0x1892 <__udivmodhi4_ep>

00001884 <__udivmodhi4_loop>:
    1884:	aa 1f       	adc	r26, r26
    1886:	bb 1f       	adc	r27, r27
    1888:	a6 17       	cp	r26, r22
    188a:	b7 07       	cpc	r27, r23
    188c:	10 f0       	brcs	.+4      	; 0x1892 <__udivmodhi4_ep>
    188e:	a6 1b       	sub	r26, r22
    1890:	b7 0b       	sbc	r27, r23

00001892 <__udivmodhi4_ep>:
    1892:	88 1f       	adc	r24, r24
    1894:	99 1f       	adc	r25, r25
    1896:	5a 95       	dec	r21
    1898:	a9 f7       	brne	.-22     	; 0x1884 <__udivmodhi4_loop>
    189a:	80 95       	com	r24
    189c:	90 95       	com	r25
    189e:	bc 01       	movw	r22, r24
    18a0:	cd 01       	movw	r24, r26
    18a2:	08 95       	ret

000018a4 <__divmodhi4>:
    18a4:	97 fb       	bst	r25, 7
    18a6:	07 2e       	mov	r0, r23
    18a8:	16 f4       	brtc	.+4      	; 0x18ae <__divmodhi4+0xa>
    18aa:	00 94       	com	r0
    18ac:	06 d0       	rcall	.+12     	; 0x18ba <__divmodhi4_neg1>
    18ae:	77 fd       	sbrc	r23, 7
    18b0:	08 d0       	rcall	.+16     	; 0x18c2 <__divmodhi4_neg2>
    18b2:	e4 df       	rcall	.-56     	; 0x187c <__udivmodhi4>
    18b4:	07 fc       	sbrc	r0, 7
    18b6:	05 d0       	rcall	.+10     	; 0x18c2 <__divmodhi4_neg2>
    18b8:	3e f4       	brtc	.+14     	; 0x18c8 <__divmodhi4_exit>

000018ba <__divmodhi4_neg1>:
    18ba:	90 95       	com	r25
    18bc:	81 95       	neg	r24
    18be:	9f 4f       	sbci	r25, 0xFF	; 255
    18c0:	08 95       	ret

000018c2 <__divmodhi4_neg2>:
    18c2:	70 95       	com	r23
    18c4:	61 95       	neg	r22
    18c6:	7f 4f       	sbci	r23, 0xFF	; 255

000018c8 <__divmodhi4_exit>:
    18c8:	08 95       	ret

000018ca <__umulhisi3>:
    18ca:	a2 9f       	mul	r26, r18
    18cc:	b0 01       	movw	r22, r0
    18ce:	b3 9f       	mul	r27, r19
    18d0:	c0 01       	movw	r24, r0
    18d2:	a3 9f       	mul	r26, r19
    18d4:	70 0d       	add	r23, r0
    18d6:	81 1d       	adc	r24, r1
    18d8:	11 24       	eor	r1, r1
    18da:	91 1d       	adc	r25, r1
    18dc:	b2 9f       	mul	r27, r18
    18de:	70 0d       	add	r23, r0
    18e0:	81 1d       	adc	r24, r1
    18e2:	11 24       	eor	r1, r1
    18e4:	91 1d       	adc	r25, r1
    18e6:	08 95       	ret

000018e8 <__ftoa_engine>:
    18e8:	28 30       	cpi	r18, 0x08	; 8
    18ea:	08 f0       	brcs	.+2      	; 0x18ee <__ftoa_engine+0x6>
    18ec:	27 e0       	ldi	r18, 0x07	; 7
    18ee:	33 27       	eor	r19, r19
    18f0:	da 01       	movw	r26, r20
    18f2:	99 0f       	add	r25, r25
    18f4:	31 1d       	adc	r19, r1
    18f6:	87 fd       	sbrc	r24, 7
    18f8:	91 60       	ori	r25, 0x01	; 1
    18fa:	00 96       	adiw	r24, 0x00	; 0
    18fc:	61 05       	cpc	r22, r1
    18fe:	71 05       	cpc	r23, r1
    1900:	39 f4       	brne	.+14     	; 0x1910 <__ftoa_engine+0x28>
    1902:	32 60       	ori	r19, 0x02	; 2
    1904:	2e 5f       	subi	r18, 0xFE	; 254
    1906:	3d 93       	st	X+, r19
    1908:	30 e3       	ldi	r19, 0x30	; 48
    190a:	2a 95       	dec	r18
    190c:	e1 f7       	brne	.-8      	; 0x1906 <__ftoa_engine+0x1e>
    190e:	08 95       	ret
    1910:	9f 3f       	cpi	r25, 0xFF	; 255
    1912:	30 f0       	brcs	.+12     	; 0x1920 <__ftoa_engine+0x38>
    1914:	80 38       	cpi	r24, 0x80	; 128
    1916:	71 05       	cpc	r23, r1
    1918:	61 05       	cpc	r22, r1
    191a:	09 f0       	breq	.+2      	; 0x191e <__ftoa_engine+0x36>
    191c:	3c 5f       	subi	r19, 0xFC	; 252
    191e:	3c 5f       	subi	r19, 0xFC	; 252
    1920:	3d 93       	st	X+, r19
    1922:	91 30       	cpi	r25, 0x01	; 1
    1924:	08 f0       	brcs	.+2      	; 0x1928 <__ftoa_engine+0x40>
    1926:	80 68       	ori	r24, 0x80	; 128
    1928:	91 1d       	adc	r25, r1
    192a:	df 93       	push	r29
    192c:	cf 93       	push	r28
    192e:	1f 93       	push	r17
    1930:	0f 93       	push	r16
    1932:	ff 92       	push	r15
    1934:	ef 92       	push	r14
    1936:	19 2f       	mov	r17, r25
    1938:	98 7f       	andi	r25, 0xF8	; 248
    193a:	96 95       	lsr	r25
    193c:	e9 2f       	mov	r30, r25
    193e:	96 95       	lsr	r25
    1940:	96 95       	lsr	r25
    1942:	e9 0f       	add	r30, r25
    1944:	ff 27       	eor	r31, r31
    1946:	ea 5b       	subi	r30, 0xBA	; 186
    1948:	fe 4f       	sbci	r31, 0xFE	; 254
    194a:	99 27       	eor	r25, r25
    194c:	33 27       	eor	r19, r19
    194e:	ee 24       	eor	r14, r14
    1950:	ff 24       	eor	r15, r15
    1952:	a7 01       	movw	r20, r14
    1954:	e7 01       	movw	r28, r14
    1956:	05 90       	lpm	r0, Z+
    1958:	08 94       	sec
    195a:	07 94       	ror	r0
    195c:	28 f4       	brcc	.+10     	; 0x1968 <__ftoa_engine+0x80>
    195e:	36 0f       	add	r19, r22
    1960:	e7 1e       	adc	r14, r23
    1962:	f8 1e       	adc	r15, r24
    1964:	49 1f       	adc	r20, r25
    1966:	51 1d       	adc	r21, r1
    1968:	66 0f       	add	r22, r22
    196a:	77 1f       	adc	r23, r23
    196c:	88 1f       	adc	r24, r24
    196e:	99 1f       	adc	r25, r25
    1970:	06 94       	lsr	r0
    1972:	a1 f7       	brne	.-24     	; 0x195c <__ftoa_engine+0x74>
    1974:	05 90       	lpm	r0, Z+
    1976:	07 94       	ror	r0
    1978:	28 f4       	brcc	.+10     	; 0x1984 <__ftoa_engine+0x9c>
    197a:	e7 0e       	add	r14, r23
    197c:	f8 1e       	adc	r15, r24
    197e:	49 1f       	adc	r20, r25
    1980:	56 1f       	adc	r21, r22
    1982:	c1 1d       	adc	r28, r1
    1984:	77 0f       	add	r23, r23
    1986:	88 1f       	adc	r24, r24
    1988:	99 1f       	adc	r25, r25
    198a:	66 1f       	adc	r22, r22
    198c:	06 94       	lsr	r0
    198e:	a1 f7       	brne	.-24     	; 0x1978 <__ftoa_engine+0x90>
    1990:	05 90       	lpm	r0, Z+
    1992:	07 94       	ror	r0
    1994:	28 f4       	brcc	.+10     	; 0x19a0 <__ftoa_engine+0xb8>
    1996:	f8 0e       	add	r15, r24
    1998:	49 1f       	adc	r20, r25
    199a:	56 1f       	adc	r21, r22
    199c:	c7 1f       	adc	r28, r23
    199e:	d1 1d       	adc	r29, r1
    19a0:	88 0f       	add	r24, r24
    19a2:	99 1f       	adc	r25, r25
    19a4:	66 1f       	adc	r22, r22
    19a6:	77 1f       	adc	r23, r23
    19a8:	06 94       	lsr	r0
    19aa:	a1 f7       	brne	.-24     	; 0x1994 <__ftoa_engine+0xac>
    19ac:	05 90       	lpm	r0, Z+
    19ae:	07 94       	ror	r0
    19b0:	20 f4       	brcc	.+8      	; 0x19ba <__ftoa_engine+0xd2>
    19b2:	49 0f       	add	r20, r25
    19b4:	56 1f       	adc	r21, r22
    19b6:	c7 1f       	adc	r28, r23
    19b8:	d8 1f       	adc	r29, r24
    19ba:	99 0f       	add	r25, r25
    19bc:	66 1f       	adc	r22, r22
    19be:	77 1f       	adc	r23, r23
    19c0:	88 1f       	adc	r24, r24
    19c2:	06 94       	lsr	r0
    19c4:	a9 f7       	brne	.-22     	; 0x19b0 <__ftoa_engine+0xc8>
    19c6:	84 91       	lpm	r24, Z
    19c8:	10 95       	com	r17
    19ca:	17 70       	andi	r17, 0x07	; 7
    19cc:	41 f0       	breq	.+16     	; 0x19de <__ftoa_engine+0xf6>
    19ce:	d6 95       	lsr	r29
    19d0:	c7 95       	ror	r28
    19d2:	57 95       	ror	r21
    19d4:	47 95       	ror	r20
    19d6:	f7 94       	ror	r15
    19d8:	e7 94       	ror	r14
    19da:	1a 95       	dec	r17
    19dc:	c1 f7       	brne	.-16     	; 0x19ce <__ftoa_engine+0xe6>
    19de:	ec ee       	ldi	r30, 0xEC	; 236
    19e0:	f0 e0       	ldi	r31, 0x00	; 0
    19e2:	68 94       	set
    19e4:	15 90       	lpm	r1, Z+
    19e6:	15 91       	lpm	r17, Z+
    19e8:	35 91       	lpm	r19, Z+
    19ea:	65 91       	lpm	r22, Z+
    19ec:	95 91       	lpm	r25, Z+
    19ee:	05 90       	lpm	r0, Z+
    19f0:	7f e2       	ldi	r23, 0x2F	; 47
    19f2:	73 95       	inc	r23
    19f4:	e1 18       	sub	r14, r1
    19f6:	f1 0a       	sbc	r15, r17
    19f8:	43 0b       	sbc	r20, r19
    19fa:	56 0b       	sbc	r21, r22
    19fc:	c9 0b       	sbc	r28, r25
    19fe:	d0 09       	sbc	r29, r0
    1a00:	c0 f7       	brcc	.-16     	; 0x19f2 <__ftoa_engine+0x10a>
    1a02:	e1 0c       	add	r14, r1
    1a04:	f1 1e       	adc	r15, r17
    1a06:	43 1f       	adc	r20, r19
    1a08:	56 1f       	adc	r21, r22
    1a0a:	c9 1f       	adc	r28, r25
    1a0c:	d0 1d       	adc	r29, r0
    1a0e:	7e f4       	brtc	.+30     	; 0x1a2e <__ftoa_engine+0x146>
    1a10:	70 33       	cpi	r23, 0x30	; 48
    1a12:	11 f4       	brne	.+4      	; 0x1a18 <__ftoa_engine+0x130>
    1a14:	8a 95       	dec	r24
    1a16:	e6 cf       	rjmp	.-52     	; 0x19e4 <__ftoa_engine+0xfc>
    1a18:	e8 94       	clt
    1a1a:	01 50       	subi	r16, 0x01	; 1
    1a1c:	30 f0       	brcs	.+12     	; 0x1a2a <__ftoa_engine+0x142>
    1a1e:	08 0f       	add	r16, r24
    1a20:	0a f4       	brpl	.+2      	; 0x1a24 <__ftoa_engine+0x13c>
    1a22:	00 27       	eor	r16, r16
    1a24:	02 17       	cp	r16, r18
    1a26:	08 f4       	brcc	.+2      	; 0x1a2a <__ftoa_engine+0x142>
    1a28:	20 2f       	mov	r18, r16
    1a2a:	23 95       	inc	r18
    1a2c:	02 2f       	mov	r16, r18
    1a2e:	7a 33       	cpi	r23, 0x3A	; 58
    1a30:	28 f0       	brcs	.+10     	; 0x1a3c <__ftoa_engine+0x154>
    1a32:	79 e3       	ldi	r23, 0x39	; 57
    1a34:	7d 93       	st	X+, r23
    1a36:	2a 95       	dec	r18
    1a38:	e9 f7       	brne	.-6      	; 0x1a34 <__ftoa_engine+0x14c>
    1a3a:	10 c0       	rjmp	.+32     	; 0x1a5c <__ftoa_engine+0x174>
    1a3c:	7d 93       	st	X+, r23
    1a3e:	2a 95       	dec	r18
    1a40:	89 f6       	brne	.-94     	; 0x19e4 <__ftoa_engine+0xfc>
    1a42:	06 94       	lsr	r0
    1a44:	97 95       	ror	r25
    1a46:	67 95       	ror	r22
    1a48:	37 95       	ror	r19
    1a4a:	17 95       	ror	r17
    1a4c:	17 94       	ror	r1
    1a4e:	e1 18       	sub	r14, r1
    1a50:	f1 0a       	sbc	r15, r17
    1a52:	43 0b       	sbc	r20, r19
    1a54:	56 0b       	sbc	r21, r22
    1a56:	c9 0b       	sbc	r28, r25
    1a58:	d0 09       	sbc	r29, r0
    1a5a:	98 f0       	brcs	.+38     	; 0x1a82 <__ftoa_engine+0x19a>
    1a5c:	23 95       	inc	r18
    1a5e:	7e 91       	ld	r23, -X
    1a60:	73 95       	inc	r23
    1a62:	7a 33       	cpi	r23, 0x3A	; 58
    1a64:	08 f0       	brcs	.+2      	; 0x1a68 <__ftoa_engine+0x180>
    1a66:	70 e3       	ldi	r23, 0x30	; 48
    1a68:	7c 93       	st	X, r23
    1a6a:	20 13       	cpse	r18, r16
    1a6c:	b8 f7       	brcc	.-18     	; 0x1a5c <__ftoa_engine+0x174>
    1a6e:	7e 91       	ld	r23, -X
    1a70:	70 61       	ori	r23, 0x10	; 16
    1a72:	7d 93       	st	X+, r23
    1a74:	30 f0       	brcs	.+12     	; 0x1a82 <__ftoa_engine+0x19a>
    1a76:	83 95       	inc	r24
    1a78:	71 e3       	ldi	r23, 0x31	; 49
    1a7a:	7d 93       	st	X+, r23
    1a7c:	70 e3       	ldi	r23, 0x30	; 48
    1a7e:	2a 95       	dec	r18
    1a80:	e1 f7       	brne	.-8      	; 0x1a7a <__ftoa_engine+0x192>
    1a82:	11 24       	eor	r1, r1
    1a84:	ef 90       	pop	r14
    1a86:	ff 90       	pop	r15
    1a88:	0f 91       	pop	r16
    1a8a:	1f 91       	pop	r17
    1a8c:	cf 91       	pop	r28
    1a8e:	df 91       	pop	r29
    1a90:	99 27       	eor	r25, r25
    1a92:	87 fd       	sbrc	r24, 7
    1a94:	90 95       	com	r25
    1a96:	08 95       	ret

00001a98 <strnlen_P>:
    1a98:	fc 01       	movw	r30, r24
    1a9a:	05 90       	lpm	r0, Z+
    1a9c:	61 50       	subi	r22, 0x01	; 1
    1a9e:	70 40       	sbci	r23, 0x00	; 0
    1aa0:	01 10       	cpse	r0, r1
    1aa2:	d8 f7       	brcc	.-10     	; 0x1a9a <strnlen_P+0x2>
    1aa4:	80 95       	com	r24
    1aa6:	90 95       	com	r25
    1aa8:	8e 0f       	add	r24, r30
    1aaa:	9f 1f       	adc	r25, r31
    1aac:	08 95       	ret

00001aae <strnlen>:
    1aae:	fc 01       	movw	r30, r24
    1ab0:	61 50       	subi	r22, 0x01	; 1
    1ab2:	70 40       	sbci	r23, 0x00	; 0
    1ab4:	01 90       	ld	r0, Z+
    1ab6:	01 10       	cpse	r0, r1
    1ab8:	d8 f7       	brcc	.-10     	; 0x1ab0 <strnlen+0x2>
    1aba:	80 95       	com	r24
    1abc:	90 95       	com	r25
    1abe:	8e 0f       	add	r24, r30
    1ac0:	9f 1f       	adc	r25, r31
    1ac2:	08 95       	ret

00001ac4 <fdevopen>:
    1ac4:	0f 93       	push	r16
    1ac6:	1f 93       	push	r17
    1ac8:	cf 93       	push	r28
    1aca:	df 93       	push	r29
    1acc:	ec 01       	movw	r28, r24
    1ace:	8b 01       	movw	r16, r22
    1ad0:	00 97       	sbiw	r24, 0x00	; 0
    1ad2:	31 f4       	brne	.+12     	; 0x1ae0 <fdevopen+0x1c>
    1ad4:	61 15       	cp	r22, r1
    1ad6:	71 05       	cpc	r23, r1
    1ad8:	19 f4       	brne	.+6      	; 0x1ae0 <fdevopen+0x1c>
    1ada:	80 e0       	ldi	r24, 0x00	; 0
    1adc:	90 e0       	ldi	r25, 0x00	; 0
    1ade:	37 c0       	rjmp	.+110    	; 0x1b4e <fdevopen+0x8a>
    1ae0:	6e e0       	ldi	r22, 0x0E	; 14
    1ae2:	70 e0       	ldi	r23, 0x00	; 0
    1ae4:	81 e0       	ldi	r24, 0x01	; 1
    1ae6:	90 e0       	ldi	r25, 0x00	; 0
    1ae8:	05 d1       	rcall	.+522    	; 0x1cf4 <calloc>
    1aea:	fc 01       	movw	r30, r24
    1aec:	00 97       	sbiw	r24, 0x00	; 0
    1aee:	a9 f3       	breq	.-22     	; 0x1ada <fdevopen+0x16>
    1af0:	80 e8       	ldi	r24, 0x80	; 128
    1af2:	83 83       	std	Z+3, r24	; 0x03
    1af4:	01 15       	cp	r16, r1
    1af6:	11 05       	cpc	r17, r1
    1af8:	71 f0       	breq	.+28     	; 0x1b16 <fdevopen+0x52>
    1afa:	13 87       	std	Z+11, r17	; 0x0b
    1afc:	02 87       	std	Z+10, r16	; 0x0a
    1afe:	81 e8       	ldi	r24, 0x81	; 129
    1b00:	83 83       	std	Z+3, r24	; 0x03
    1b02:	80 91 52 02 	lds	r24, 0x0252
    1b06:	90 91 53 02 	lds	r25, 0x0253
    1b0a:	89 2b       	or	r24, r25
    1b0c:	21 f4       	brne	.+8      	; 0x1b16 <fdevopen+0x52>
    1b0e:	f0 93 53 02 	sts	0x0253, r31
    1b12:	e0 93 52 02 	sts	0x0252, r30
    1b16:	20 97       	sbiw	r28, 0x00	; 0
    1b18:	c9 f0       	breq	.+50     	; 0x1b4c <fdevopen+0x88>
    1b1a:	d1 87       	std	Z+9, r29	; 0x09
    1b1c:	c0 87       	std	Z+8, r28	; 0x08
    1b1e:	83 81       	ldd	r24, Z+3	; 0x03
    1b20:	82 60       	ori	r24, 0x02	; 2
    1b22:	83 83       	std	Z+3, r24	; 0x03
    1b24:	80 91 54 02 	lds	r24, 0x0254
    1b28:	90 91 55 02 	lds	r25, 0x0255
    1b2c:	89 2b       	or	r24, r25
    1b2e:	71 f4       	brne	.+28     	; 0x1b4c <fdevopen+0x88>
    1b30:	f0 93 55 02 	sts	0x0255, r31
    1b34:	e0 93 54 02 	sts	0x0254, r30
    1b38:	80 91 56 02 	lds	r24, 0x0256
    1b3c:	90 91 57 02 	lds	r25, 0x0257
    1b40:	89 2b       	or	r24, r25
    1b42:	21 f4       	brne	.+8      	; 0x1b4c <fdevopen+0x88>
    1b44:	f0 93 57 02 	sts	0x0257, r31
    1b48:	e0 93 56 02 	sts	0x0256, r30
    1b4c:	cf 01       	movw	r24, r30
    1b4e:	df 91       	pop	r29
    1b50:	cf 91       	pop	r28
    1b52:	1f 91       	pop	r17
    1b54:	0f 91       	pop	r16
    1b56:	08 95       	ret

00001b58 <fputc>:
    1b58:	0f 93       	push	r16
    1b5a:	1f 93       	push	r17
    1b5c:	cf 93       	push	r28
    1b5e:	df 93       	push	r29
    1b60:	18 2f       	mov	r17, r24
    1b62:	09 2f       	mov	r16, r25
    1b64:	eb 01       	movw	r28, r22
    1b66:	8b 81       	ldd	r24, Y+3	; 0x03
    1b68:	81 fd       	sbrc	r24, 1
    1b6a:	03 c0       	rjmp	.+6      	; 0x1b72 <fputc+0x1a>
    1b6c:	8f ef       	ldi	r24, 0xFF	; 255
    1b6e:	9f ef       	ldi	r25, 0xFF	; 255
    1b70:	20 c0       	rjmp	.+64     	; 0x1bb2 <fputc+0x5a>
    1b72:	82 ff       	sbrs	r24, 2
    1b74:	10 c0       	rjmp	.+32     	; 0x1b96 <fputc+0x3e>
    1b76:	4e 81       	ldd	r20, Y+6	; 0x06
    1b78:	5f 81       	ldd	r21, Y+7	; 0x07
    1b7a:	2c 81       	ldd	r18, Y+4	; 0x04
    1b7c:	3d 81       	ldd	r19, Y+5	; 0x05
    1b7e:	42 17       	cp	r20, r18
    1b80:	53 07       	cpc	r21, r19
    1b82:	7c f4       	brge	.+30     	; 0x1ba2 <fputc+0x4a>
    1b84:	e8 81       	ld	r30, Y
    1b86:	f9 81       	ldd	r31, Y+1	; 0x01
    1b88:	9f 01       	movw	r18, r30
    1b8a:	2f 5f       	subi	r18, 0xFF	; 255
    1b8c:	3f 4f       	sbci	r19, 0xFF	; 255
    1b8e:	39 83       	std	Y+1, r19	; 0x01
    1b90:	28 83       	st	Y, r18
    1b92:	10 83       	st	Z, r17
    1b94:	06 c0       	rjmp	.+12     	; 0x1ba2 <fputc+0x4a>
    1b96:	e8 85       	ldd	r30, Y+8	; 0x08
    1b98:	f9 85       	ldd	r31, Y+9	; 0x09
    1b9a:	81 2f       	mov	r24, r17
    1b9c:	19 95       	eicall
    1b9e:	89 2b       	or	r24, r25
    1ba0:	29 f7       	brne	.-54     	; 0x1b6c <fputc+0x14>
    1ba2:	2e 81       	ldd	r18, Y+6	; 0x06
    1ba4:	3f 81       	ldd	r19, Y+7	; 0x07
    1ba6:	2f 5f       	subi	r18, 0xFF	; 255
    1ba8:	3f 4f       	sbci	r19, 0xFF	; 255
    1baa:	3f 83       	std	Y+7, r19	; 0x07
    1bac:	2e 83       	std	Y+6, r18	; 0x06
    1bae:	81 2f       	mov	r24, r17
    1bb0:	90 2f       	mov	r25, r16
    1bb2:	df 91       	pop	r29
    1bb4:	cf 91       	pop	r28
    1bb6:	1f 91       	pop	r17
    1bb8:	0f 91       	pop	r16
    1bba:	08 95       	ret

00001bbc <printf>:
    1bbc:	cf 93       	push	r28
    1bbe:	df 93       	push	r29
    1bc0:	cd b7       	in	r28, 0x3d	; 61
    1bc2:	de b7       	in	r29, 0x3e	; 62
    1bc4:	fe 01       	movw	r30, r28
    1bc6:	36 96       	adiw	r30, 0x06	; 6
    1bc8:	61 91       	ld	r22, Z+
    1bca:	71 91       	ld	r23, Z+
    1bcc:	af 01       	movw	r20, r30
    1bce:	80 91 54 02 	lds	r24, 0x0254
    1bd2:	90 91 55 02 	lds	r25, 0x0255
    1bd6:	cb da       	rcall	.-2666   	; 0x116e <vfprintf>
    1bd8:	df 91       	pop	r29
    1bda:	cf 91       	pop	r28
    1bdc:	08 95       	ret

00001bde <puts>:
    1bde:	0f 93       	push	r16
    1be0:	1f 93       	push	r17
    1be2:	cf 93       	push	r28
    1be4:	df 93       	push	r29
    1be6:	e0 91 54 02 	lds	r30, 0x0254
    1bea:	f0 91 55 02 	lds	r31, 0x0255
    1bee:	23 81       	ldd	r18, Z+3	; 0x03
    1bf0:	21 ff       	sbrs	r18, 1
    1bf2:	1b c0       	rjmp	.+54     	; 0x1c2a <puts+0x4c>
    1bf4:	ec 01       	movw	r28, r24
    1bf6:	00 e0       	ldi	r16, 0x00	; 0
    1bf8:	10 e0       	ldi	r17, 0x00	; 0
    1bfa:	89 91       	ld	r24, Y+
    1bfc:	60 91 54 02 	lds	r22, 0x0254
    1c00:	70 91 55 02 	lds	r23, 0x0255
    1c04:	db 01       	movw	r26, r22
    1c06:	18 96       	adiw	r26, 0x08	; 8
    1c08:	ed 91       	ld	r30, X+
    1c0a:	fc 91       	ld	r31, X
    1c0c:	19 97       	sbiw	r26, 0x09	; 9
    1c0e:	88 23       	and	r24, r24
    1c10:	31 f0       	breq	.+12     	; 0x1c1e <puts+0x40>
    1c12:	19 95       	eicall
    1c14:	89 2b       	or	r24, r25
    1c16:	89 f3       	breq	.-30     	; 0x1bfa <puts+0x1c>
    1c18:	0f ef       	ldi	r16, 0xFF	; 255
    1c1a:	1f ef       	ldi	r17, 0xFF	; 255
    1c1c:	ee cf       	rjmp	.-36     	; 0x1bfa <puts+0x1c>
    1c1e:	8a e0       	ldi	r24, 0x0A	; 10
    1c20:	19 95       	eicall
    1c22:	89 2b       	or	r24, r25
    1c24:	11 f4       	brne	.+4      	; 0x1c2a <puts+0x4c>
    1c26:	c8 01       	movw	r24, r16
    1c28:	02 c0       	rjmp	.+4      	; 0x1c2e <puts+0x50>
    1c2a:	8f ef       	ldi	r24, 0xFF	; 255
    1c2c:	9f ef       	ldi	r25, 0xFF	; 255
    1c2e:	df 91       	pop	r29
    1c30:	cf 91       	pop	r28
    1c32:	1f 91       	pop	r17
    1c34:	0f 91       	pop	r16
    1c36:	08 95       	ret

00001c38 <__ultoa_invert>:
    1c38:	fa 01       	movw	r30, r20
    1c3a:	aa 27       	eor	r26, r26
    1c3c:	28 30       	cpi	r18, 0x08	; 8
    1c3e:	51 f1       	breq	.+84     	; 0x1c94 <__ultoa_invert+0x5c>
    1c40:	20 31       	cpi	r18, 0x10	; 16
    1c42:	81 f1       	breq	.+96     	; 0x1ca4 <__ultoa_invert+0x6c>
    1c44:	e8 94       	clt
    1c46:	6f 93       	push	r22
    1c48:	6e 7f       	andi	r22, 0xFE	; 254
    1c4a:	6e 5f       	subi	r22, 0xFE	; 254
    1c4c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c4e:	8f 4f       	sbci	r24, 0xFF	; 255
    1c50:	9f 4f       	sbci	r25, 0xFF	; 255
    1c52:	af 4f       	sbci	r26, 0xFF	; 255
    1c54:	b1 e0       	ldi	r27, 0x01	; 1
    1c56:	3e d0       	rcall	.+124    	; 0x1cd4 <__ultoa_invert+0x9c>
    1c58:	b4 e0       	ldi	r27, 0x04	; 4
    1c5a:	3c d0       	rcall	.+120    	; 0x1cd4 <__ultoa_invert+0x9c>
    1c5c:	67 0f       	add	r22, r23
    1c5e:	78 1f       	adc	r23, r24
    1c60:	89 1f       	adc	r24, r25
    1c62:	9a 1f       	adc	r25, r26
    1c64:	a1 1d       	adc	r26, r1
    1c66:	68 0f       	add	r22, r24
    1c68:	79 1f       	adc	r23, r25
    1c6a:	8a 1f       	adc	r24, r26
    1c6c:	91 1d       	adc	r25, r1
    1c6e:	a1 1d       	adc	r26, r1
    1c70:	6a 0f       	add	r22, r26
    1c72:	71 1d       	adc	r23, r1
    1c74:	81 1d       	adc	r24, r1
    1c76:	91 1d       	adc	r25, r1
    1c78:	a1 1d       	adc	r26, r1
    1c7a:	20 d0       	rcall	.+64     	; 0x1cbc <__ultoa_invert+0x84>
    1c7c:	09 f4       	brne	.+2      	; 0x1c80 <__ultoa_invert+0x48>
    1c7e:	68 94       	set
    1c80:	3f 91       	pop	r19
    1c82:	2a e0       	ldi	r18, 0x0A	; 10
    1c84:	26 9f       	mul	r18, r22
    1c86:	11 24       	eor	r1, r1
    1c88:	30 19       	sub	r19, r0
    1c8a:	30 5d       	subi	r19, 0xD0	; 208
    1c8c:	31 93       	st	Z+, r19
    1c8e:	de f6       	brtc	.-74     	; 0x1c46 <__ultoa_invert+0xe>
    1c90:	cf 01       	movw	r24, r30
    1c92:	08 95       	ret
    1c94:	46 2f       	mov	r20, r22
    1c96:	47 70       	andi	r20, 0x07	; 7
    1c98:	40 5d       	subi	r20, 0xD0	; 208
    1c9a:	41 93       	st	Z+, r20
    1c9c:	b3 e0       	ldi	r27, 0x03	; 3
    1c9e:	0f d0       	rcall	.+30     	; 0x1cbe <__ultoa_invert+0x86>
    1ca0:	c9 f7       	brne	.-14     	; 0x1c94 <__ultoa_invert+0x5c>
    1ca2:	f6 cf       	rjmp	.-20     	; 0x1c90 <__ultoa_invert+0x58>
    1ca4:	46 2f       	mov	r20, r22
    1ca6:	4f 70       	andi	r20, 0x0F	; 15
    1ca8:	40 5d       	subi	r20, 0xD0	; 208
    1caa:	4a 33       	cpi	r20, 0x3A	; 58
    1cac:	18 f0       	brcs	.+6      	; 0x1cb4 <__ultoa_invert+0x7c>
    1cae:	49 5d       	subi	r20, 0xD9	; 217
    1cb0:	31 fd       	sbrc	r19, 1
    1cb2:	40 52       	subi	r20, 0x20	; 32
    1cb4:	41 93       	st	Z+, r20
    1cb6:	02 d0       	rcall	.+4      	; 0x1cbc <__ultoa_invert+0x84>
    1cb8:	a9 f7       	brne	.-22     	; 0x1ca4 <__ultoa_invert+0x6c>
    1cba:	ea cf       	rjmp	.-44     	; 0x1c90 <__ultoa_invert+0x58>
    1cbc:	b4 e0       	ldi	r27, 0x04	; 4
    1cbe:	a6 95       	lsr	r26
    1cc0:	97 95       	ror	r25
    1cc2:	87 95       	ror	r24
    1cc4:	77 95       	ror	r23
    1cc6:	67 95       	ror	r22
    1cc8:	ba 95       	dec	r27
    1cca:	c9 f7       	brne	.-14     	; 0x1cbe <__ultoa_invert+0x86>
    1ccc:	00 97       	sbiw	r24, 0x00	; 0
    1cce:	61 05       	cpc	r22, r1
    1cd0:	71 05       	cpc	r23, r1
    1cd2:	08 95       	ret
    1cd4:	9b 01       	movw	r18, r22
    1cd6:	ac 01       	movw	r20, r24
    1cd8:	0a 2e       	mov	r0, r26
    1cda:	06 94       	lsr	r0
    1cdc:	57 95       	ror	r21
    1cde:	47 95       	ror	r20
    1ce0:	37 95       	ror	r19
    1ce2:	27 95       	ror	r18
    1ce4:	ba 95       	dec	r27
    1ce6:	c9 f7       	brne	.-14     	; 0x1cda <__ultoa_invert+0xa2>
    1ce8:	62 0f       	add	r22, r18
    1cea:	73 1f       	adc	r23, r19
    1cec:	84 1f       	adc	r24, r20
    1cee:	95 1f       	adc	r25, r21
    1cf0:	a0 1d       	adc	r26, r0
    1cf2:	08 95       	ret

00001cf4 <calloc>:
    1cf4:	0f 93       	push	r16
    1cf6:	1f 93       	push	r17
    1cf8:	cf 93       	push	r28
    1cfa:	df 93       	push	r29
    1cfc:	86 9f       	mul	r24, r22
    1cfe:	80 01       	movw	r16, r0
    1d00:	87 9f       	mul	r24, r23
    1d02:	10 0d       	add	r17, r0
    1d04:	96 9f       	mul	r25, r22
    1d06:	10 0d       	add	r17, r0
    1d08:	11 24       	eor	r1, r1
    1d0a:	c8 01       	movw	r24, r16
    1d0c:	0d d0       	rcall	.+26     	; 0x1d28 <malloc>
    1d0e:	ec 01       	movw	r28, r24
    1d10:	00 97       	sbiw	r24, 0x00	; 0
    1d12:	21 f0       	breq	.+8      	; 0x1d1c <calloc+0x28>
    1d14:	a8 01       	movw	r20, r16
    1d16:	60 e0       	ldi	r22, 0x00	; 0
    1d18:	70 e0       	ldi	r23, 0x00	; 0
    1d1a:	2d d1       	rcall	.+602    	; 0x1f76 <memset>
    1d1c:	ce 01       	movw	r24, r28
    1d1e:	df 91       	pop	r29
    1d20:	cf 91       	pop	r28
    1d22:	1f 91       	pop	r17
    1d24:	0f 91       	pop	r16
    1d26:	08 95       	ret

00001d28 <malloc>:
    1d28:	cf 93       	push	r28
    1d2a:	df 93       	push	r29
    1d2c:	82 30       	cpi	r24, 0x02	; 2
    1d2e:	91 05       	cpc	r25, r1
    1d30:	10 f4       	brcc	.+4      	; 0x1d36 <malloc+0xe>
    1d32:	82 e0       	ldi	r24, 0x02	; 2
    1d34:	90 e0       	ldi	r25, 0x00	; 0
    1d36:	e0 91 5a 02 	lds	r30, 0x025A
    1d3a:	f0 91 5b 02 	lds	r31, 0x025B
    1d3e:	20 e0       	ldi	r18, 0x00	; 0
    1d40:	30 e0       	ldi	r19, 0x00	; 0
    1d42:	a0 e0       	ldi	r26, 0x00	; 0
    1d44:	b0 e0       	ldi	r27, 0x00	; 0
    1d46:	30 97       	sbiw	r30, 0x00	; 0
    1d48:	39 f1       	breq	.+78     	; 0x1d98 <malloc+0x70>
    1d4a:	40 81       	ld	r20, Z
    1d4c:	51 81       	ldd	r21, Z+1	; 0x01
    1d4e:	48 17       	cp	r20, r24
    1d50:	59 07       	cpc	r21, r25
    1d52:	b8 f0       	brcs	.+46     	; 0x1d82 <malloc+0x5a>
    1d54:	48 17       	cp	r20, r24
    1d56:	59 07       	cpc	r21, r25
    1d58:	71 f4       	brne	.+28     	; 0x1d76 <malloc+0x4e>
    1d5a:	82 81       	ldd	r24, Z+2	; 0x02
    1d5c:	93 81       	ldd	r25, Z+3	; 0x03
    1d5e:	10 97       	sbiw	r26, 0x00	; 0
    1d60:	29 f0       	breq	.+10     	; 0x1d6c <malloc+0x44>
    1d62:	13 96       	adiw	r26, 0x03	; 3
    1d64:	9c 93       	st	X, r25
    1d66:	8e 93       	st	-X, r24
    1d68:	12 97       	sbiw	r26, 0x02	; 2
    1d6a:	2c c0       	rjmp	.+88     	; 0x1dc4 <malloc+0x9c>
    1d6c:	90 93 5b 02 	sts	0x025B, r25
    1d70:	80 93 5a 02 	sts	0x025A, r24
    1d74:	27 c0       	rjmp	.+78     	; 0x1dc4 <malloc+0x9c>
    1d76:	21 15       	cp	r18, r1
    1d78:	31 05       	cpc	r19, r1
    1d7a:	31 f0       	breq	.+12     	; 0x1d88 <malloc+0x60>
    1d7c:	42 17       	cp	r20, r18
    1d7e:	53 07       	cpc	r21, r19
    1d80:	18 f0       	brcs	.+6      	; 0x1d88 <malloc+0x60>
    1d82:	a9 01       	movw	r20, r18
    1d84:	db 01       	movw	r26, r22
    1d86:	01 c0       	rjmp	.+2      	; 0x1d8a <malloc+0x62>
    1d88:	ef 01       	movw	r28, r30
    1d8a:	9a 01       	movw	r18, r20
    1d8c:	bd 01       	movw	r22, r26
    1d8e:	df 01       	movw	r26, r30
    1d90:	02 80       	ldd	r0, Z+2	; 0x02
    1d92:	f3 81       	ldd	r31, Z+3	; 0x03
    1d94:	e0 2d       	mov	r30, r0
    1d96:	d7 cf       	rjmp	.-82     	; 0x1d46 <malloc+0x1e>
    1d98:	21 15       	cp	r18, r1
    1d9a:	31 05       	cpc	r19, r1
    1d9c:	f9 f0       	breq	.+62     	; 0x1ddc <malloc+0xb4>
    1d9e:	28 1b       	sub	r18, r24
    1da0:	39 0b       	sbc	r19, r25
    1da2:	24 30       	cpi	r18, 0x04	; 4
    1da4:	31 05       	cpc	r19, r1
    1da6:	80 f4       	brcc	.+32     	; 0x1dc8 <malloc+0xa0>
    1da8:	8a 81       	ldd	r24, Y+2	; 0x02
    1daa:	9b 81       	ldd	r25, Y+3	; 0x03
    1dac:	61 15       	cp	r22, r1
    1dae:	71 05       	cpc	r23, r1
    1db0:	21 f0       	breq	.+8      	; 0x1dba <malloc+0x92>
    1db2:	fb 01       	movw	r30, r22
    1db4:	93 83       	std	Z+3, r25	; 0x03
    1db6:	82 83       	std	Z+2, r24	; 0x02
    1db8:	04 c0       	rjmp	.+8      	; 0x1dc2 <malloc+0x9a>
    1dba:	90 93 5b 02 	sts	0x025B, r25
    1dbe:	80 93 5a 02 	sts	0x025A, r24
    1dc2:	fe 01       	movw	r30, r28
    1dc4:	32 96       	adiw	r30, 0x02	; 2
    1dc6:	44 c0       	rjmp	.+136    	; 0x1e50 <malloc+0x128>
    1dc8:	fe 01       	movw	r30, r28
    1dca:	e2 0f       	add	r30, r18
    1dcc:	f3 1f       	adc	r31, r19
    1dce:	81 93       	st	Z+, r24
    1dd0:	91 93       	st	Z+, r25
    1dd2:	22 50       	subi	r18, 0x02	; 2
    1dd4:	31 09       	sbc	r19, r1
    1dd6:	39 83       	std	Y+1, r19	; 0x01
    1dd8:	28 83       	st	Y, r18
    1dda:	3a c0       	rjmp	.+116    	; 0x1e50 <malloc+0x128>
    1ddc:	20 91 58 02 	lds	r18, 0x0258
    1de0:	30 91 59 02 	lds	r19, 0x0259
    1de4:	23 2b       	or	r18, r19
    1de6:	41 f4       	brne	.+16     	; 0x1df8 <malloc+0xd0>
    1de8:	20 91 02 02 	lds	r18, 0x0202
    1dec:	30 91 03 02 	lds	r19, 0x0203
    1df0:	30 93 59 02 	sts	0x0259, r19
    1df4:	20 93 58 02 	sts	0x0258, r18
    1df8:	20 91 00 02 	lds	r18, 0x0200
    1dfc:	30 91 01 02 	lds	r19, 0x0201
    1e00:	21 15       	cp	r18, r1
    1e02:	31 05       	cpc	r19, r1
    1e04:	41 f4       	brne	.+16     	; 0x1e16 <malloc+0xee>
    1e06:	2d b7       	in	r18, 0x3d	; 61
    1e08:	3e b7       	in	r19, 0x3e	; 62
    1e0a:	40 91 04 02 	lds	r20, 0x0204
    1e0e:	50 91 05 02 	lds	r21, 0x0205
    1e12:	24 1b       	sub	r18, r20
    1e14:	35 0b       	sbc	r19, r21
    1e16:	e0 91 58 02 	lds	r30, 0x0258
    1e1a:	f0 91 59 02 	lds	r31, 0x0259
    1e1e:	e2 17       	cp	r30, r18
    1e20:	f3 07       	cpc	r31, r19
    1e22:	a0 f4       	brcc	.+40     	; 0x1e4c <malloc+0x124>
    1e24:	2e 1b       	sub	r18, r30
    1e26:	3f 0b       	sbc	r19, r31
    1e28:	28 17       	cp	r18, r24
    1e2a:	39 07       	cpc	r19, r25
    1e2c:	78 f0       	brcs	.+30     	; 0x1e4c <malloc+0x124>
    1e2e:	ac 01       	movw	r20, r24
    1e30:	4e 5f       	subi	r20, 0xFE	; 254
    1e32:	5f 4f       	sbci	r21, 0xFF	; 255
    1e34:	24 17       	cp	r18, r20
    1e36:	35 07       	cpc	r19, r21
    1e38:	48 f0       	brcs	.+18     	; 0x1e4c <malloc+0x124>
    1e3a:	4e 0f       	add	r20, r30
    1e3c:	5f 1f       	adc	r21, r31
    1e3e:	50 93 59 02 	sts	0x0259, r21
    1e42:	40 93 58 02 	sts	0x0258, r20
    1e46:	81 93       	st	Z+, r24
    1e48:	91 93       	st	Z+, r25
    1e4a:	02 c0       	rjmp	.+4      	; 0x1e50 <malloc+0x128>
    1e4c:	e0 e0       	ldi	r30, 0x00	; 0
    1e4e:	f0 e0       	ldi	r31, 0x00	; 0
    1e50:	cf 01       	movw	r24, r30
    1e52:	df 91       	pop	r29
    1e54:	cf 91       	pop	r28
    1e56:	08 95       	ret

00001e58 <free>:
    1e58:	cf 93       	push	r28
    1e5a:	df 93       	push	r29
    1e5c:	00 97       	sbiw	r24, 0x00	; 0
    1e5e:	09 f4       	brne	.+2      	; 0x1e62 <free+0xa>
    1e60:	87 c0       	rjmp	.+270    	; 0x1f70 <free+0x118>
    1e62:	fc 01       	movw	r30, r24
    1e64:	32 97       	sbiw	r30, 0x02	; 2
    1e66:	13 82       	std	Z+3, r1	; 0x03
    1e68:	12 82       	std	Z+2, r1	; 0x02
    1e6a:	c0 91 5a 02 	lds	r28, 0x025A
    1e6e:	d0 91 5b 02 	lds	r29, 0x025B
    1e72:	20 97       	sbiw	r28, 0x00	; 0
    1e74:	81 f4       	brne	.+32     	; 0x1e96 <free+0x3e>
    1e76:	20 81       	ld	r18, Z
    1e78:	31 81       	ldd	r19, Z+1	; 0x01
    1e7a:	28 0f       	add	r18, r24
    1e7c:	39 1f       	adc	r19, r25
    1e7e:	80 91 58 02 	lds	r24, 0x0258
    1e82:	90 91 59 02 	lds	r25, 0x0259
    1e86:	82 17       	cp	r24, r18
    1e88:	93 07       	cpc	r25, r19
    1e8a:	79 f5       	brne	.+94     	; 0x1eea <free+0x92>
    1e8c:	f0 93 59 02 	sts	0x0259, r31
    1e90:	e0 93 58 02 	sts	0x0258, r30
    1e94:	6d c0       	rjmp	.+218    	; 0x1f70 <free+0x118>
    1e96:	de 01       	movw	r26, r28
    1e98:	20 e0       	ldi	r18, 0x00	; 0
    1e9a:	30 e0       	ldi	r19, 0x00	; 0
    1e9c:	ae 17       	cp	r26, r30
    1e9e:	bf 07       	cpc	r27, r31
    1ea0:	50 f4       	brcc	.+20     	; 0x1eb6 <free+0x5e>
    1ea2:	12 96       	adiw	r26, 0x02	; 2
    1ea4:	4d 91       	ld	r20, X+
    1ea6:	5c 91       	ld	r21, X
    1ea8:	13 97       	sbiw	r26, 0x03	; 3
    1eaa:	9d 01       	movw	r18, r26
    1eac:	41 15       	cp	r20, r1
    1eae:	51 05       	cpc	r21, r1
    1eb0:	09 f1       	breq	.+66     	; 0x1ef4 <free+0x9c>
    1eb2:	da 01       	movw	r26, r20
    1eb4:	f3 cf       	rjmp	.-26     	; 0x1e9c <free+0x44>
    1eb6:	b3 83       	std	Z+3, r27	; 0x03
    1eb8:	a2 83       	std	Z+2, r26	; 0x02
    1eba:	40 81       	ld	r20, Z
    1ebc:	51 81       	ldd	r21, Z+1	; 0x01
    1ebe:	84 0f       	add	r24, r20
    1ec0:	95 1f       	adc	r25, r21
    1ec2:	8a 17       	cp	r24, r26
    1ec4:	9b 07       	cpc	r25, r27
    1ec6:	71 f4       	brne	.+28     	; 0x1ee4 <free+0x8c>
    1ec8:	8d 91       	ld	r24, X+
    1eca:	9c 91       	ld	r25, X
    1ecc:	11 97       	sbiw	r26, 0x01	; 1
    1ece:	84 0f       	add	r24, r20
    1ed0:	95 1f       	adc	r25, r21
    1ed2:	02 96       	adiw	r24, 0x02	; 2
    1ed4:	91 83       	std	Z+1, r25	; 0x01
    1ed6:	80 83       	st	Z, r24
    1ed8:	12 96       	adiw	r26, 0x02	; 2
    1eda:	8d 91       	ld	r24, X+
    1edc:	9c 91       	ld	r25, X
    1ede:	13 97       	sbiw	r26, 0x03	; 3
    1ee0:	93 83       	std	Z+3, r25	; 0x03
    1ee2:	82 83       	std	Z+2, r24	; 0x02
    1ee4:	21 15       	cp	r18, r1
    1ee6:	31 05       	cpc	r19, r1
    1ee8:	29 f4       	brne	.+10     	; 0x1ef4 <free+0x9c>
    1eea:	f0 93 5b 02 	sts	0x025B, r31
    1eee:	e0 93 5a 02 	sts	0x025A, r30
    1ef2:	3e c0       	rjmp	.+124    	; 0x1f70 <free+0x118>
    1ef4:	d9 01       	movw	r26, r18
    1ef6:	13 96       	adiw	r26, 0x03	; 3
    1ef8:	fc 93       	st	X, r31
    1efa:	ee 93       	st	-X, r30
    1efc:	12 97       	sbiw	r26, 0x02	; 2
    1efe:	4d 91       	ld	r20, X+
    1f00:	5d 91       	ld	r21, X+
    1f02:	a4 0f       	add	r26, r20
    1f04:	b5 1f       	adc	r27, r21
    1f06:	ea 17       	cp	r30, r26
    1f08:	fb 07       	cpc	r31, r27
    1f0a:	79 f4       	brne	.+30     	; 0x1f2a <free+0xd2>
    1f0c:	80 81       	ld	r24, Z
    1f0e:	91 81       	ldd	r25, Z+1	; 0x01
    1f10:	84 0f       	add	r24, r20
    1f12:	95 1f       	adc	r25, r21
    1f14:	02 96       	adiw	r24, 0x02	; 2
    1f16:	d9 01       	movw	r26, r18
    1f18:	11 96       	adiw	r26, 0x01	; 1
    1f1a:	9c 93       	st	X, r25
    1f1c:	8e 93       	st	-X, r24
    1f1e:	82 81       	ldd	r24, Z+2	; 0x02
    1f20:	93 81       	ldd	r25, Z+3	; 0x03
    1f22:	13 96       	adiw	r26, 0x03	; 3
    1f24:	9c 93       	st	X, r25
    1f26:	8e 93       	st	-X, r24
    1f28:	12 97       	sbiw	r26, 0x02	; 2
    1f2a:	e0 e0       	ldi	r30, 0x00	; 0
    1f2c:	f0 e0       	ldi	r31, 0x00	; 0
    1f2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f30:	9b 81       	ldd	r25, Y+3	; 0x03
    1f32:	00 97       	sbiw	r24, 0x00	; 0
    1f34:	19 f0       	breq	.+6      	; 0x1f3c <free+0xe4>
    1f36:	fe 01       	movw	r30, r28
    1f38:	ec 01       	movw	r28, r24
    1f3a:	f9 cf       	rjmp	.-14     	; 0x1f2e <free+0xd6>
    1f3c:	ce 01       	movw	r24, r28
    1f3e:	02 96       	adiw	r24, 0x02	; 2
    1f40:	28 81       	ld	r18, Y
    1f42:	39 81       	ldd	r19, Y+1	; 0x01
    1f44:	82 0f       	add	r24, r18
    1f46:	93 1f       	adc	r25, r19
    1f48:	20 91 58 02 	lds	r18, 0x0258
    1f4c:	30 91 59 02 	lds	r19, 0x0259
    1f50:	28 17       	cp	r18, r24
    1f52:	39 07       	cpc	r19, r25
    1f54:	69 f4       	brne	.+26     	; 0x1f70 <free+0x118>
    1f56:	30 97       	sbiw	r30, 0x00	; 0
    1f58:	29 f4       	brne	.+10     	; 0x1f64 <free+0x10c>
    1f5a:	10 92 5b 02 	sts	0x025B, r1
    1f5e:	10 92 5a 02 	sts	0x025A, r1
    1f62:	02 c0       	rjmp	.+4      	; 0x1f68 <free+0x110>
    1f64:	13 82       	std	Z+3, r1	; 0x03
    1f66:	12 82       	std	Z+2, r1	; 0x02
    1f68:	d0 93 59 02 	sts	0x0259, r29
    1f6c:	c0 93 58 02 	sts	0x0258, r28
    1f70:	df 91       	pop	r29
    1f72:	cf 91       	pop	r28
    1f74:	08 95       	ret

00001f76 <memset>:
    1f76:	dc 01       	movw	r26, r24
    1f78:	01 c0       	rjmp	.+2      	; 0x1f7c <memset+0x6>
    1f7a:	6d 93       	st	X+, r22
    1f7c:	41 50       	subi	r20, 0x01	; 1
    1f7e:	50 40       	sbci	r21, 0x00	; 0
    1f80:	e0 f7       	brcc	.-8      	; 0x1f7a <memset+0x4>
    1f82:	08 95       	ret

00001f84 <_exit>:
    1f84:	f8 94       	cli

00001f86 <__stop_program>:
    1f86:	ff cf       	rjmp	.-2      	; 0x1f86 <__stop_program>
