// Seed: 625725209
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri0  id_4,
    output tri1  id_5,
    input  tri0  id_6
    , id_8
);
  assign id_5 = 1 + id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output wor id_2,
    input wor id_3,
    output tri1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    output uwire id_7,
    input supply0 id_8
);
  tri0 id_10;
  nor (id_6, id_8, id_10, id_3, id_11, id_12, id_5, id_13);
  tri0 id_11 = 1;
  assign id_0 = 1 ? 1 == id_3 : id_10;
  wire id_12;
  initial
  fork : id_13
  join_any
  module_0(
      id_5, id_10, id_5, id_3, id_7, id_7, id_8
  );
endmodule
