Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 11 19:47:39 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_colorbar_top_timing_summary_routed.rpt -pb hdmi_colorbar_top_timing_summary_routed.pb -rpx hdmi_colorbar_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_colorbar_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.531        0.000                      0                  147        0.169        0.000                      0                  147        2.845        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 12.500}       25.000          40.000          
  clk_out2_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       20.531        0.000                      0                  123        0.169        0.000                      0                  123       12.000        0.000                       0                    86  
  clk_out2_clk_wiz_0                                                                                                                                                    2.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       22.392        0.000                      0                   24        0.411        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.531ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.427ns (32.671%)  route 2.941ns (67.329%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.845    -2.358    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419    -1.939 f  u_video_driver/cnt_h_reg[7]/Q
                         net (fo=11, routed)          1.247    -0.692    u_video_driver/cnt_h[7]
    SLICE_X109Y75        LUT3 (Prop_lut3_I2_O)        0.325    -0.367 f  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=2, routed)           1.057     0.690    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.356     1.046 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.637     1.683    u_video_driver/cnt_h1
    SLICE_X110Y75        LUT2 (Prop_lut2_I0_O)        0.327     2.010 r  u_video_driver/cnt_h[0]_i_1/O
                         net (fo=1, routed)           0.000     2.010    u_video_driver/cnt_h[0]_i_1_n_0
    SLICE_X110Y75        FDCE                                         r  u_video_driver/cnt_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.669    22.995    u_video_driver/CLK
    SLICE_X110Y75        FDCE                                         r  u_video_driver/cnt_h_reg[0]/C
                         clock pessimism             -0.375    22.620    
                         clock uncertainty           -0.108    22.512    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)        0.029    22.541    u_video_driver/cnt_h_reg[0]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                          -2.010    
  -------------------------------------------------------------------
                         slack                                 20.531    

Slack (MET) :             20.551ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.453ns (33.069%)  route 2.941ns (66.931%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.845    -2.358    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419    -1.939 f  u_video_driver/cnt_h_reg[7]/Q
                         net (fo=11, routed)          1.247    -0.692    u_video_driver/cnt_h[7]
    SLICE_X109Y75        LUT3 (Prop_lut3_I2_O)        0.325    -0.367 f  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=2, routed)           1.057     0.690    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.356     1.046 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.637     1.683    u_video_driver/cnt_h1
    SLICE_X110Y75        LUT4 (Prop_lut4_I2_O)        0.353     2.036 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=1, routed)           0.000     2.036    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X110Y75        FDCE                                         r  u_video_driver/cnt_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.669    22.995    u_video_driver/CLK
    SLICE_X110Y75        FDCE                                         r  u_video_driver/cnt_h_reg[10]/C
                         clock pessimism             -0.375    22.620    
                         clock uncertainty           -0.108    22.512    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)        0.075    22.587    u_video_driver/cnt_h_reg[10]
  -------------------------------------------------------------------
                         required time                         22.587    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                 20.551    

Slack (MET) :             20.566ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.427ns (33.252%)  route 2.864ns (66.748%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.845    -2.358    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419    -1.939 f  u_video_driver/cnt_h_reg[7]/Q
                         net (fo=11, routed)          1.247    -0.692    u_video_driver/cnt_h[7]
    SLICE_X109Y75        LUT3 (Prop_lut3_I2_O)        0.325    -0.367 f  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=2, routed)           1.057     0.690    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.356     1.046 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.561     1.607    u_video_driver/cnt_h1
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.327     1.934 r  u_video_driver/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000     1.934    u_video_driver/cnt_h[4]_i_1_n_0
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    22.992    u_video_driver/CLK
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[4]/C
                         clock pessimism             -0.415    22.577    
                         clock uncertainty           -0.108    22.469    
    SLICE_X109Y74        FDCE (Setup_fdce_C_D)        0.031    22.500    u_video_driver/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                         22.500    
                         arrival time                          -1.934    
  -------------------------------------------------------------------
                         slack                                 20.566    

Slack (MET) :             20.584ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.427ns (32.908%)  route 2.909ns (67.092%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.845    -2.358    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419    -1.939 f  u_video_driver/cnt_h_reg[7]/Q
                         net (fo=11, routed)          1.247    -0.692    u_video_driver/cnt_h[7]
    SLICE_X109Y75        LUT3 (Prop_lut3_I2_O)        0.325    -0.367 f  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=2, routed)           1.057     0.690    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.356     1.046 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.606     1.652    u_video_driver/cnt_h1
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.327     1.979 r  u_video_driver/cnt_h[6]_i_1/O
                         net (fo=1, routed)           0.000     1.979    u_video_driver/cnt_h[6]_i_1_n_0
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.669    22.995    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[6]/C
                         clock pessimism             -0.353    22.642    
                         clock uncertainty           -0.108    22.534    
    SLICE_X111Y75        FDCE (Setup_fdce_C_D)        0.029    22.563    u_video_driver/cnt_h_reg[6]
  -------------------------------------------------------------------
                         required time                         22.563    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 20.584    

Slack (MET) :             20.636ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.421ns (32.815%)  route 2.909ns (67.185%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.845    -2.358    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419    -1.939 f  u_video_driver/cnt_h_reg[7]/Q
                         net (fo=11, routed)          1.247    -0.692    u_video_driver/cnt_h[7]
    SLICE_X109Y75        LUT3 (Prop_lut3_I2_O)        0.325    -0.367 f  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=2, routed)           1.057     0.690    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.356     1.046 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.606     1.652    u_video_driver/cnt_h1
    SLICE_X111Y75        LUT5 (Prop_lut5_I3_O)        0.321     1.973 r  u_video_driver/cnt_h[7]_i_1/O
                         net (fo=1, routed)           0.000     1.973    u_video_driver/cnt_h[7]_i_1_n_0
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.669    22.995    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
                         clock pessimism             -0.353    22.642    
                         clock uncertainty           -0.108    22.534    
    SLICE_X111Y75        FDCE (Setup_fdce_C_D)        0.075    22.609    u_video_driver/cnt_h_reg[7]
  -------------------------------------------------------------------
                         required time                         22.609    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 20.636    

Slack (MET) :             20.640ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.427ns (33.831%)  route 2.791ns (66.169%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.845    -2.358    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419    -1.939 f  u_video_driver/cnt_h_reg[7]/Q
                         net (fo=11, routed)          1.247    -0.692    u_video_driver/cnt_h[7]
    SLICE_X109Y75        LUT3 (Prop_lut3_I2_O)        0.325    -0.367 f  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=2, routed)           1.057     0.690    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.356     1.046 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.488     1.533    u_video_driver/cnt_h1
    SLICE_X109Y74        LUT4 (Prop_lut4_I0_O)        0.327     1.860 r  u_video_driver/cnt_h[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    u_video_driver/cnt_h[2]_i_1_n_0
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    22.992    u_video_driver/CLK
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[2]/C
                         clock pessimism             -0.415    22.577    
                         clock uncertainty           -0.108    22.469    
    SLICE_X109Y74        FDCE (Setup_fdce_C_D)        0.031    22.500    u_video_driver/cnt_h_reg[2]
  -------------------------------------------------------------------
                         required time                         22.500    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 20.640    

Slack (MET) :             20.642ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.427ns (33.863%)  route 2.787ns (66.137%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.845    -2.358    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419    -1.939 f  u_video_driver/cnt_h_reg[7]/Q
                         net (fo=11, routed)          1.247    -0.692    u_video_driver/cnt_h[7]
    SLICE_X109Y75        LUT3 (Prop_lut3_I2_O)        0.325    -0.367 f  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=2, routed)           1.057     0.690    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.356     1.046 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.484     1.529    u_video_driver/cnt_h1
    SLICE_X109Y74        LUT3 (Prop_lut3_I0_O)        0.327     1.856 r  u_video_driver/cnt_h[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    u_video_driver/cnt_h[1]_i_1_n_0
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    22.992    u_video_driver/CLK
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[1]/C
                         clock pessimism             -0.415    22.577    
                         clock uncertainty           -0.108    22.469    
    SLICE_X109Y74        FDCE (Setup_fdce_C_D)        0.029    22.498    u_video_driver/cnt_h_reg[1]
  -------------------------------------------------------------------
                         required time                         22.498    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                 20.642    

Slack (MET) :             20.689ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.422ns (33.753%)  route 2.791ns (66.247%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.845    -2.358    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419    -1.939 f  u_video_driver/cnt_h_reg[7]/Q
                         net (fo=11, routed)          1.247    -0.692    u_video_driver/cnt_h[7]
    SLICE_X109Y75        LUT3 (Prop_lut3_I2_O)        0.325    -0.367 f  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=2, routed)           1.057     0.690    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.356     1.046 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.488     1.533    u_video_driver/cnt_h1
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.322     1.855 r  u_video_driver/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    u_video_driver/cnt_h[3]_i_1_n_0
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    22.992    u_video_driver/CLK
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[3]/C
                         clock pessimism             -0.415    22.577    
                         clock uncertainty           -0.108    22.469    
    SLICE_X109Y74        FDCE (Setup_fdce_C_D)        0.075    22.544    u_video_driver/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                         22.544    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 20.689    

Slack (MET) :             20.690ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.427ns (33.887%)  route 2.784ns (66.113%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.845    -2.358    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419    -1.939 f  u_video_driver/cnt_h_reg[7]/Q
                         net (fo=11, routed)          1.247    -0.692    u_video_driver/cnt_h[7]
    SLICE_X109Y75        LUT3 (Prop_lut3_I2_O)        0.325    -0.367 f  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=2, routed)           1.057     0.690    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.356     1.046 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.481     1.527    u_video_driver/cnt_h1
    SLICE_X110Y76        LUT6 (Prop_lut6_I4_O)        0.327     1.854 r  u_video_driver/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000     1.854    u_video_driver/cnt_h[9]_i_1_n_0
    SLICE_X110Y76        FDCE                                         r  u_video_driver/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.671    22.997    u_video_driver/CLK
    SLICE_X110Y76        FDCE                                         r  u_video_driver/cnt_h_reg[9]/C
                         clock pessimism             -0.375    22.622    
                         clock uncertainty           -0.108    22.514    
    SLICE_X110Y76        FDCE (Setup_fdce_C_D)        0.029    22.543    u_video_driver/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                         22.543    
                         arrival time                          -1.854    
  -------------------------------------------------------------------
                         slack                                 20.690    

Slack (MET) :             20.694ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.421ns (33.769%)  route 2.787ns (66.231%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.845    -2.358    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419    -1.939 f  u_video_driver/cnt_h_reg[7]/Q
                         net (fo=11, routed)          1.247    -0.692    u_video_driver/cnt_h[7]
    SLICE_X109Y75        LUT3 (Prop_lut3_I2_O)        0.325    -0.367 f  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=2, routed)           1.057     0.690    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.356     1.046 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=11, routed)          0.484     1.529    u_video_driver/cnt_h1
    SLICE_X109Y74        LUT3 (Prop_lut3_I0_O)        0.321     1.850 r  u_video_driver/cnt_h[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    u_video_driver/cnt_h[5]_i_1_n_0
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    22.992    u_video_driver/CLK
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[5]/C
                         clock pessimism             -0.415    22.577    
                         clock uncertainty           -0.108    22.469    
    SLICE_X109Y74        FDCE (Setup_fdce_C_D)        0.075    22.544    u_video_driver/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                         22.544    
                         arrival time                          -1.850    
  -------------------------------------------------------------------
                         slack                                 20.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_video_display/pixel_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_r/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.623    -0.569    u_video_display/clk_out1
    SLICE_X108Y76        FDRE                                         r  u_video_display/pixel_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  u_video_display/pixel_data_reg[16]/Q
                         net (fo=1, routed)           0.116    -0.289    u_video_driver/din_q_reg[0]_1
    SLICE_X112Y76        LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  u_video_driver/din_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.244    u_rgb2dvi_0/encoder_r/din_q_reg[0]_0
    SLICE_X112Y76        FDRE                                         r  u_rgb2dvi_0/encoder_r/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.893    -0.340    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X112Y76        FDRE                                         r  u_rgb2dvi_0/encoder_r/din_q_reg[0]/C
                         clock pessimism             -0.193    -0.533    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.120    -0.413    u_rgb2dvi_0/encoder_r/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.623    -0.569    u_video_driver/CLK
    SLICE_X111Y75        FDCE                                         r  u_video_driver/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  u_video_driver/cnt_h_reg[6]/Q
                         net (fo=13, routed)          0.110    -0.318    u_video_driver/cnt_h[6]
    SLICE_X110Y75        LUT6 (Prop_lut6_I0_O)        0.045    -0.273 r  u_video_driver/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u_video_driver/cnt_h[8]_i_1_n_0
    SLICE_X110Y75        FDCE                                         r  u_video_driver/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.892    -0.341    u_video_driver/CLK
    SLICE_X110Y75        FDCE                                         r  u_video_driver/cnt_h_reg[8]/C
                         clock pessimism             -0.215    -0.556    
    SLICE_X110Y75        FDCE (Hold_fdce_C_D)         0.092    -0.464    u_video_driver/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/c1_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.625    -0.567    u_video_driver/CLK
    SLICE_X109Y77        FDCE                                         r  u_video_driver/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  u_video_driver/cnt_v_reg[4]/Q
                         net (fo=6, routed)           0.138    -0.288    u_video_driver/cnt_v_reg_n_0_[4]
    SLICE_X108Y76        LUT6 (Prop_lut6_I4_O)        0.045    -0.243 r  u_video_driver/c1_q_i_1/O
                         net (fo=1, routed)           0.000    -0.243    u_rgb2dvi_0/encoder_b/c1
    SLICE_X108Y76        FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.890    -0.343    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X108Y76        FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/C
                         clock pessimism             -0.213    -0.556    
    SLICE_X108Y76        FDRE (Hold_fdre_C_D)         0.121    -0.435    u_rgb2dvi_0/encoder_b/c1_q_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.625    -0.567    u_video_driver/CLK
    SLICE_X108Y77        FDCE                                         r  u_video_driver/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_video_driver/cnt_v_reg[6]/Q
                         net (fo=6, routed)           0.117    -0.287    u_video_driver/cnt_v_reg_n_0_[6]
    SLICE_X109Y77        LUT5 (Prop_lut5_I0_O)        0.048    -0.239 r  u_video_driver/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    u_video_driver/cnt_v[8]_i_1_n_0
    SLICE_X109Y77        FDCE                                         r  u_video_driver/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.892    -0.341    u_video_driver/CLK
    SLICE_X109Y77        FDCE                                         r  u_video_driver/cnt_v_reg[8]/C
                         clock pessimism             -0.213    -0.554    
    SLICE_X109Y77        FDCE (Hold_fdce_C_D)         0.107    -0.447    u_video_driver/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.081%)  route 0.145ns (46.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.624    -0.568    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X112Y76        FDRE                                         r  u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  u_rgb2dvi_0/encoder_b/din_q_reg[0]/Q
                         net (fo=2, routed)           0.145    -0.259    u_rgb2dvi_0/encoder_b/din_q_reg_n_0_[0]
    SLICE_X112Y74        FDRE                                         r  u_rgb2dvi_0/encoder_b/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.892    -0.341    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X112Y74        FDRE                                         r  u_rgb2dvi_0/encoder_b/n1q_m_reg[3]/C
                         clock pessimism             -0.193    -0.534    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.063    -0.471    u_rgb2dvi_0/encoder_b/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_video_driver/data_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/video_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.882%)  route 0.180ns (56.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.623    -0.569    u_video_driver/CLK
    SLICE_X109Y76        FDCE                                         r  u_video_driver/data_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  u_video_driver/data_req_reg/Q
                         net (fo=7, routed)           0.180    -0.248    u_video_driver/data_req
    SLICE_X111Y76        FDCE                                         r  u_video_driver/video_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.893    -0.340    u_video_driver/CLK
    SLICE_X111Y76        FDCE                                         r  u_video_driver/video_en_reg/C
                         clock pessimism             -0.193    -0.533    
    SLICE_X111Y76        FDCE (Hold_fdce_C_D)         0.070    -0.463    u_video_driver/video_en_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.350%)  route 0.162ns (49.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.623    -0.569    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X108Y76        FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  u_rgb2dvi_0/encoder_b/c0_q_reg/Q
                         net (fo=1, routed)           0.162    -0.243    u_rgb2dvi_0/encoder_b/c0_q
    SLICE_X113Y76        FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.893    -0.340    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X113Y76        FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/C
                         clock pessimism             -0.193    -0.533    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.070    -0.463    u_rgb2dvi_0/encoder_b/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.013%)  route 0.158ns (45.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_video_driver/CLK
    SLICE_X110Y77        FDCE                                         r  u_video_driver/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  u_video_driver/cnt_v_reg[0]/Q
                         net (fo=9, routed)           0.158    -0.267    u_video_driver/cnt_v_reg_n_0_[0]
    SLICE_X109Y77        LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  u_video_driver/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u_video_driver/cnt_v[4]_i_1_n_0
    SLICE_X109Y77        FDCE                                         r  u_video_driver/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.892    -0.341    u_video_driver/CLK
    SLICE_X109Y77        FDCE                                         r  u_video_driver/cnt_v_reg[4]/C
                         clock pessimism             -0.193    -0.534    
    SLICE_X109Y77        FDCE (Hold_fdce_C_D)         0.092    -0.442    u_video_driver/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.625    -0.567    u_video_driver/CLK
    SLICE_X108Y77        FDCE                                         r  u_video_driver/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_video_driver/cnt_v_reg[6]/Q
                         net (fo=6, routed)           0.117    -0.287    u_video_driver/cnt_v_reg_n_0_[6]
    SLICE_X109Y77        LUT4 (Prop_lut4_I1_O)        0.045    -0.242 r  u_video_driver/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    u_video_driver/cnt_v[7]_i_1_n_0
    SLICE_X109Y77        FDCE                                         r  u_video_driver/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.892    -0.341    u_video_driver/CLK
    SLICE_X109Y77        FDCE                                         r  u_video_driver/cnt_v_reg[7]/C
                         clock pessimism             -0.213    -0.554    
    SLICE_X109Y77        FDCE (Hold_fdce_C_D)         0.091    -0.463    u_video_driver/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_video_driver/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.625    -0.567    u_video_driver/CLK
    SLICE_X108Y77        FDCE                                         r  u_video_driver/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_video_driver/cnt_v_reg[6]/Q
                         net (fo=6, routed)           0.118    -0.286    u_video_driver/cnt_v_reg_n_0_[6]
    SLICE_X109Y77        LUT6 (Prop_lut6_I2_O)        0.045    -0.241 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    u_video_driver/cnt_v[9]_i_2_n_0
    SLICE_X109Y77        FDCE                                         r  u_video_driver/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.892    -0.341    u_video_driver/CLK
    SLICE_X109Y77        FDCE                                         r  u_video_driver/cnt_v_reg[9]/C
                         clock pessimism             -0.213    -0.554    
    SLICE_X109Y77        FDCE (Hold_fdce_C_D)         0.092    -0.462    u_video_driver/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y70    u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y69    u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y72    u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y71    u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y80    u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y79    u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y84    u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y83    u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X108Y76   u_rgb2dvi_0/encoder_b/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X108Y76   u_rgb2dvi_0/encoder_b/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X113Y76   u_rgb2dvi_0/encoder_b/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X113Y76   u_rgb2dvi_0/encoder_b/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X108Y76   u_rgb2dvi_0/encoder_b/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X108Y76   u_rgb2dvi_0/encoder_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X110Y73   u_rgb2dvi_0/encoder_b/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X110Y73   u_rgb2dvi_0/encoder_b/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X112Y71   u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X112Y71   u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X108Y76   u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X108Y76   u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X113Y76   u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X113Y76   u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X108Y76   u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X108Y76   u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X110Y73   u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X110Y73   u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X112Y71   u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X112Y71   u_rgb2dvi_0/encoder_b/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y70    u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y69    u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y72    u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y71    u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y80    u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y79    u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y84    u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y83    u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.392ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.456ns (21.944%)  route 1.622ns (78.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 23.006 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.851    -2.352    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.456    -1.896 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.622    -0.274    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y84        FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.680    23.006    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X113Y84        FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[1]/C
                         clock pessimism             -0.375    22.631    
                         clock uncertainty           -0.108    22.523    
    SLICE_X113Y84        FDCE (Recov_fdce_C_CLR)     -0.405    22.118    u_rgb2dvi_0/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.118    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                 22.392    

Slack (MET) :             22.392ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.456ns (21.944%)  route 1.622ns (78.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 23.006 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.851    -2.352    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.456    -1.896 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.622    -0.274    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y84        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.680    23.006    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X113Y84        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[0]/C
                         clock pessimism             -0.375    22.631    
                         clock uncertainty           -0.108    22.523    
    SLICE_X113Y84        FDCE (Recov_fdce_C_CLR)     -0.405    22.118    u_rgb2dvi_0/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         22.118    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                 22.392    

Slack (MET) :             22.436ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.456ns (21.944%)  route 1.622ns (78.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 23.006 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.851    -2.352    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.456    -1.896 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.622    -0.274    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X112Y84        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.680    23.006    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X112Y84        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[2]/C
                         clock pessimism             -0.375    22.631    
                         clock uncertainty           -0.108    22.523    
    SLICE_X112Y84        FDCE (Recov_fdce_C_CLR)     -0.361    22.162    u_rgb2dvi_0/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                 22.436    

Slack (MET) :             22.478ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.456ns (21.944%)  route 1.622ns (78.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 23.006 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.851    -2.352    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.456    -1.896 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.622    -0.274    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X112Y84        FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.680    23.006    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X112Y84        FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[2]/C
                         clock pessimism             -0.375    22.631    
                         clock uncertainty           -0.108    22.523    
    SLICE_X112Y84        FDCE (Recov_fdce_C_CLR)     -0.319    22.204    u_rgb2dvi_0/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                 22.478    

Slack (MET) :             23.081ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.456ns (31.964%)  route 0.971ns (68.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 22.998 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.851    -2.352    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.456    -1.896 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.971    -0.925    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X112Y72        FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.672    22.998    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X112Y72        FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism             -0.415    22.583    
                         clock uncertainty           -0.108    22.475    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.319    22.156    u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                 23.081    

Slack (MET) :             23.081ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.456ns (31.964%)  route 0.971ns (68.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 22.998 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.851    -2.352    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.456    -1.896 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.971    -0.925    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X112Y72        FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.672    22.998    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X112Y72        FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
                         clock pessimism             -0.415    22.583    
                         clock uncertainty           -0.108    22.475    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.319    22.156    u_rgb2dvi_0/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                 23.081    

Slack (MET) :             23.190ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.042%)  route 0.775ns (62.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.851    -2.352    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.456    -1.896 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.775    -1.121    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X111Y73        FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.671    22.997    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X111Y73        FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism             -0.415    22.582    
                         clock uncertainty           -0.108    22.474    
    SLICE_X111Y73        FDCE (Recov_fdce_C_CLR)     -0.405    22.069    u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                 23.190    

Slack (MET) :             23.201ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.456ns (34.778%)  route 0.855ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 23.004 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.851    -2.352    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.456    -1.896 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.855    -1.040    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X112Y82        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.678    23.004    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X112Y82        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[8]/C
                         clock pessimism             -0.375    22.629    
                         clock uncertainty           -0.108    22.521    
    SLICE_X112Y82        FDCE (Recov_fdce_C_CLR)     -0.361    22.160    u_rgb2dvi_0/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         22.160    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                 23.201    

Slack (MET) :             23.201ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.456ns (34.778%)  route 0.855ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 23.004 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.851    -2.352    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.456    -1.896 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.855    -1.040    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X112Y82        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.678    23.004    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X112Y82        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[9]/C
                         clock pessimism             -0.375    22.629    
                         clock uncertainty           -0.108    22.521    
    SLICE_X112Y82        FDCE (Recov_fdce_C_CLR)     -0.361    22.160    u_rgb2dvi_0/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         22.160    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                 23.201    

Slack (MET) :             23.226ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.594%)  route 0.825ns (64.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.851    -2.352    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.456    -1.896 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.825    -1.070    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X112Y73        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.326 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.671    22.997    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X112Y73        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism             -0.415    22.582    
                         clock uncertainty           -0.108    22.474    
    SLICE_X112Y73        FDCE (Recov_fdce_C_CLR)     -0.319    22.155    u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                 23.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.161%)  route 0.193ns (57.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.193    -0.232    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X111Y79        FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.897    -0.336    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X111Y79        FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[1]/C
                         clock pessimism             -0.215    -0.551    
    SLICE_X111Y79        FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_rgb2dvi_0/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.004%)  route 0.221ns (60.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.221    -0.205    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X113Y79        FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.897    -0.336    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X113Y79        FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
                         clock pessimism             -0.215    -0.551    
    SLICE_X113Y79        FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_rgb2dvi_0/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.004%)  route 0.221ns (60.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.221    -0.205    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X113Y79        FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.897    -0.336    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X113Y79        FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                         clock pessimism             -0.215    -0.551    
    SLICE_X113Y79        FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_rgb2dvi_0/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.004%)  route 0.221ns (60.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.221    -0.205    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X113Y79        FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.897    -0.336    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X113Y79        FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[8]/C
                         clock pessimism             -0.215    -0.551    
    SLICE_X113Y79        FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    u_rgb2dvi_0/encoder_g/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.132%)  route 0.298ns (67.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.298    -0.127    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X112Y71        FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.896    -0.337    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X112Y71        FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                         clock pessimism             -0.193    -0.530    
    SLICE_X112Y71        FDCE (Remov_fdce_C_CLR)     -0.067    -0.597    u_rgb2dvi_0/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.289%)  route 0.296ns (67.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.296    -0.129    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X112Y80        FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.898    -0.335    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X112Y80        FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism             -0.215    -0.550    
    SLICE_X112Y80        FDCE (Remov_fdce_C_CLR)     -0.067    -0.617    u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.132%)  route 0.298ns (67.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.298    -0.127    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X113Y71        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.896    -0.337    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X113Y71        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[0]/C
                         clock pessimism             -0.193    -0.530    
    SLICE_X113Y71        FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    u_rgb2dvi_0/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.132%)  route 0.298ns (67.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.298    -0.127    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X113Y71        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.896    -0.337    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X113Y71        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[2]/C
                         clock pessimism             -0.193    -0.530    
    SLICE_X113Y71        FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    u_rgb2dvi_0/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.132%)  route 0.298ns (67.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.298    -0.127    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X113Y71        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.896    -0.337    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X113Y71        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[8]/C
                         clock pessimism             -0.193    -0.530    
    SLICE_X113Y71        FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    u_rgb2dvi_0/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.289%)  route 0.296ns (67.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.626    -0.566    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.296    -0.129    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X113Y80        FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.898    -0.335    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X113Y80        FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[0]/C
                         clock pessimism             -0.215    -0.550    
    SLICE_X113Y80        FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    u_rgb2dvi_0/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.513    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.141ns  (logic 1.140ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.893    -0.340    u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y72         OSERDESE2                                    r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.204    -0.136 r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.135    u_rgb2dvi_0/tmds_clk_serial
    N19                  OBUFDS (Prop_obufds_I_OB)    0.936     0.801 r  u_rgb2dvi_0/TMDS3/OB
                         net (fo=0)                   0.000     0.801    tmds_clk_n
    N20                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.140ns  (logic 1.139ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.893    -0.340    u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y72         OSERDESE2                                    r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.204    -0.136 r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.135    u_rgb2dvi_0/tmds_clk_serial
    N19                  OBUFDS (Prop_obufds_I_O)     0.935     0.800 r  u_rgb2dvi_0/TMDS3/O
                         net (fo=0)                   0.000     0.800    tmds_clk_p
    N19                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.131ns  (logic 1.130ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898    -0.335    u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y84         OSERDESE2                                    r  u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.204    -0.131 r  u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.130    u_rgb2dvi_0/tmds_data_serial_2
    J21                  OBUFDS (Prop_obufds_I_OB)    0.926     0.796 r  u_rgb2dvi_0/TMDS2/OB
                         net (fo=0)                   0.000     0.796    tmds_data_n[2]
    J22                                                               r  tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 1.133ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.894    -0.339    u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y70         OSERDESE2                                    r  u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.204    -0.135 r  u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.134    u_rgb2dvi_0/tmds_data_serial_0
    M21                  OBUFDS (Prop_obufds_I_OB)    0.929     0.795 r  u_rgb2dvi_0/TMDS0/OB
                         net (fo=0)                   0.000     0.795    tmds_data_n[0]
    M22                                                               r  tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.130ns  (logic 1.129ns (99.912%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898    -0.335    u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y84         OSERDESE2                                    r  u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.204    -0.131 r  u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.130    u_rgb2dvi_0/tmds_data_serial_2
    J21                  OBUFDS (Prop_obufds_I_O)     0.925     0.795 r  u_rgb2dvi_0/TMDS2/O
                         net (fo=0)                   0.000     0.795    tmds_data_p[2]
    J21                                                               r  tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.133ns  (logic 1.132ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.894    -0.339    u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y70         OSERDESE2                                    r  u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.204    -0.135 r  u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.134    u_rgb2dvi_0/tmds_data_serial_0
    M21                  OBUFDS (Prop_obufds_I_O)     0.928     0.794 r  u_rgb2dvi_0/TMDS0/O
                         net (fo=0)                   0.000     0.794    tmds_data_p[0]
    M21                                                               r  tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 1.115ns (99.910%)  route 0.001ns (0.090%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.894    -0.339    u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y80         OSERDESE2                                    r  u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.204    -0.135 r  u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.134    u_rgb2dvi_0/tmds_data_serial_1
    L21                  OBUFDS (Prop_obufds_I_OB)    0.911     0.777 r  u_rgb2dvi_0/TMDS1/OB
                         net (fo=0)                   0.000     0.777    tmds_data_n[1]
    L22                                                               r  tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 1.114ns (99.910%)  route 0.001ns (0.090%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.894    -0.339    u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y80         OSERDESE2                                    r  u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.204    -0.135 r  u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -0.134    u_rgb2dvi_0/tmds_data_serial_1
    L21                  OBUFDS (Prop_obufds_I_O)     0.910     0.776 r  u_rgb2dvi_0/TMDS1/O
                         net (fo=0)                   0.000     0.776    tmds_data_p[1]
    L21                                                               r  tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.156ns  (logic 2.155ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.653    -2.020    u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y80         OSERDESE2                                    r  u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -1.571 r  u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.570    u_rgb2dvi_0/tmds_data_serial_1
    L21                  OBUFDS (Prop_obufds_I_O)     1.706     0.136 r  u_rgb2dvi_0/TMDS1/O
                         net (fo=0)                   0.000     0.136    tmds_data_p[1]
    L21                                                               r  tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.157ns  (logic 2.156ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.653    -2.020    u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y80         OSERDESE2                                    r  u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -1.571 r  u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.570    u_rgb2dvi_0/tmds_data_serial_1
    L21                  OBUFDS (Prop_obufds_I_OB)    1.707     0.137 r  u_rgb2dvi_0/TMDS1/OB
                         net (fo=0)                   0.000     0.137    tmds_data_n[1]
    L22                                                               r  tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.174ns  (logic 2.173ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.653    -2.020    u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y70         OSERDESE2                                    r  u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -1.571 r  u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.570    u_rgb2dvi_0/tmds_data_serial_0
    M21                  OBUFDS (Prop_obufds_I_O)     1.724     0.154 r  u_rgb2dvi_0/TMDS0/O
                         net (fo=0)                   0.000     0.154    tmds_data_p[0]
    M21                                                               r  tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.171ns  (logic 2.170ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.657    -2.016    u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y84         OSERDESE2                                    r  u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -1.567 r  u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.566    u_rgb2dvi_0/tmds_data_serial_2
    J21                  OBUFDS (Prop_obufds_I_O)     1.721     0.154 r  u_rgb2dvi_0/TMDS2/O
                         net (fo=0)                   0.000     0.154    tmds_data_p[2]
    J21                                                               r  tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.175ns  (logic 2.174ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.653    -2.020    u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y70         OSERDESE2                                    r  u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -1.571 r  u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.570    u_rgb2dvi_0/tmds_data_serial_0
    M21                  OBUFDS (Prop_obufds_I_OB)    1.725     0.155 r  u_rgb2dvi_0/TMDS0/OB
                         net (fo=0)                   0.000     0.155    tmds_data_n[0]
    M22                                                               r  tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.172ns  (logic 2.171ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.657    -2.016    u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y84         OSERDESE2                                    r  u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -1.567 r  u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.566    u_rgb2dvi_0/tmds_data_serial_2
    J21                  OBUFDS (Prop_obufds_I_OB)    1.722     0.155 r  u_rgb2dvi_0/TMDS2/OB
                         net (fo=0)                   0.000     0.155    tmds_data_n[2]
    J22                                                               r  tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.181ns  (logic 2.180ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.652    -2.021    u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y72         OSERDESE2                                    r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -1.572 r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.571    u_rgb2dvi_0/tmds_clk_serial
    N19                  OBUFDS (Prop_obufds_I_O)     1.731     0.160 r  u_rgb2dvi_0/TMDS3/O
                         net (fo=0)                   0.000     0.160    tmds_clk_p
    N19                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.182ns  (logic 2.181ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.652    -2.021    u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y72         OSERDESE2                                    r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -1.572 r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.571    u_rgb2dvi_0/tmds_clk_serial
    N19                  OBUFDS (Prop_obufds_I_OB)    1.732     0.161 r  u_rgb2dvi_0/TMDS3/OB
                         net (fo=0)                   0.000     0.161    tmds_clk_n
    N20                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.029ns (1.953%)  route 1.456ns (98.047%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    M19                                               0.000    10.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392    10.392 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.727     8.146 f  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.592     8.738    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.767 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.864     9.631    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 0.091ns (2.654%)  route 3.338ns (97.346%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -2.056    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/pixel_xpos_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.047ns  (logic 1.578ns (38.994%)  route 2.469ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.285     2.739    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     2.863 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          1.184     4.047    u_video_driver/reset
    SLICE_X109Y75        FDCE                                         f  u_video_driver/pixel_xpos_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    -2.008    u_video_driver/CLK
    SLICE_X109Y75        FDCE                                         r  u_video_driver/pixel_xpos_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/pixel_xpos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.047ns  (logic 1.578ns (38.994%)  route 2.469ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.285     2.739    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     2.863 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          1.184     4.047    u_video_driver/reset
    SLICE_X109Y75        FDCE                                         f  u_video_driver/pixel_xpos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    -2.008    u_video_driver/CLK
    SLICE_X109Y75        FDCE                                         r  u_video_driver/pixel_xpos_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/pixel_xpos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.047ns  (logic 1.578ns (38.994%)  route 2.469ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.285     2.739    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     2.863 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          1.184     4.047    u_video_driver/reset
    SLICE_X108Y75        FDCE                                         f  u_video_driver/pixel_xpos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    -2.008    u_video_driver/CLK
    SLICE_X108Y75        FDCE                                         r  u_video_driver/pixel_xpos_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/pixel_xpos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.047ns  (logic 1.578ns (38.994%)  route 2.469ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.285     2.739    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     2.863 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          1.184     4.047    u_video_driver/reset
    SLICE_X108Y75        FDCE                                         f  u_video_driver/pixel_xpos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    -2.008    u_video_driver/CLK
    SLICE_X108Y75        FDCE                                         r  u_video_driver/pixel_xpos_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/pixel_xpos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.047ns  (logic 1.578ns (38.994%)  route 2.469ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.285     2.739    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     2.863 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          1.184     4.047    u_video_driver/reset
    SLICE_X108Y75        FDCE                                         f  u_video_driver/pixel_xpos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    -2.008    u_video_driver/CLK
    SLICE_X108Y75        FDCE                                         r  u_video_driver/pixel_xpos_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/cnt_h_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.025ns  (logic 1.578ns (39.209%)  route 2.447ns (60.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.285     2.739    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     2.863 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          1.162     4.025    u_video_driver/reset
    SLICE_X109Y74        FDCE                                         f  u_video_driver/cnt_h_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    -2.008    u_video_driver/CLK
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/cnt_h_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.025ns  (logic 1.578ns (39.209%)  route 2.447ns (60.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.285     2.739    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     2.863 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          1.162     4.025    u_video_driver/reset
    SLICE_X109Y74        FDCE                                         f  u_video_driver/cnt_h_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    -2.008    u_video_driver/CLK
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/cnt_h_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.025ns  (logic 1.578ns (39.209%)  route 2.447ns (60.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.285     2.739    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     2.863 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          1.162     4.025    u_video_driver/reset
    SLICE_X109Y74        FDCE                                         f  u_video_driver/cnt_h_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    -2.008    u_video_driver/CLK
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/cnt_h_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.025ns  (logic 1.578ns (39.209%)  route 2.447ns (60.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.285     2.739    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     2.863 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          1.162     4.025    u_video_driver/reset
    SLICE_X109Y74        FDCE                                         f  u_video_driver/cnt_h_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    -2.008    u_video_driver/CLK
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/cnt_h_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.025ns  (logic 1.578ns (39.209%)  route 2.447ns (60.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.285     2.739    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     2.863 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          1.162     4.025    u_video_driver/reset
    SLICE_X109Y74        FDCE                                         f  u_video_driver/cnt_h_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          1.666    -2.008    u_video_driver/CLK
    SLICE_X109Y74        FDCE                                         r  u_video_driver/cnt_h_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_display/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.267ns (29.682%)  route 0.633ns (70.318%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.633     0.855    u_video_display/sys_rst_n_IBUF
    SLICE_X112Y76        LUT2 (Prop_lut2_I1_O)        0.045     0.900 r  u_video_display/pixel_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.900    u_video_display/pixel_data[0]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  u_video_display/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.893    -0.340    u_video_display/clk_out1
    SLICE_X112Y76        FDRE                                         r  u_video_display/pixel_data_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_rgb2dvi_0/reset_syn/reset_1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.264ns (26.274%)  route 0.741ns (73.726%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.507     0.729    u_rgb2dvi_0/reset_syn/sys_rst_n_IBUF
    SLICE_X113Y78        LUT2 (Prop_lut2_I0_O)        0.042     0.771 f  u_rgb2dvi_0/reset_syn/reset_1_i_1/O
                         net (fo=2, routed)           0.234     1.005    u_rgb2dvi_0/reset_syn/reset_1_i_1_n_0
    SLICE_X113Y78        FDPE                                         f  u_rgb2dvi_0/reset_syn/reset_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.896    -0.337    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_rgb2dvi_0/reset_syn/reset_2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.264ns (26.274%)  route 0.741ns (73.726%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.507     0.729    u_rgb2dvi_0/reset_syn/sys_rst_n_IBUF
    SLICE_X113Y78        LUT2 (Prop_lut2_I0_O)        0.042     0.771 f  u_rgb2dvi_0/reset_syn/reset_1_i_1/O
                         net (fo=2, routed)           0.234     1.005    u_rgb2dvi_0/reset_syn/reset_1_i_1_n_0
    SLICE_X113Y78        FDPE                                         f  u_rgb2dvi_0/reset_syn/reset_2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.896    -0.337    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X113Y78        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_display/pixel_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.265ns (26.032%)  route 0.753ns (73.968%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.753     0.975    u_video_display/sys_rst_n_IBUF
    SLICE_X108Y76        LUT2 (Prop_lut2_I1_O)        0.043     1.018 r  u_video_display/pixel_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.018    u_video_display/pixel_data[8]_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  u_video_display/pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.890    -0.343    u_video_display/clk_out1
    SLICE_X108Y76        FDRE                                         r  u_video_display/pixel_data_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_display/pixel_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.267ns (26.177%)  route 0.753ns (73.823%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.753     0.975    u_video_display/sys_rst_n_IBUF
    SLICE_X108Y76        LUT4 (Prop_lut4_I3_O)        0.045     1.020 r  u_video_display/pixel_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.020    u_video_display/pixel_data[16]_i_1_n_0
    SLICE_X108Y76        FDRE                                         r  u_video_display/pixel_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.890    -0.343    u_video_display/clk_out1
    SLICE_X108Y76        FDRE                                         r  u_video_display/pixel_data_reg[16]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/data_req_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.267ns (26.022%)  route 0.759ns (73.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.507     0.729    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.045     0.774 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          0.252     1.027    u_video_driver/reset
    SLICE_X109Y76        FDCE                                         f  u_video_driver/data_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.890    -0.343    u_video_driver/CLK
    SLICE_X109Y76        FDCE                                         r  u_video_driver/data_req_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/cnt_v_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.267ns (25.552%)  route 0.778ns (74.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.507     0.729    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.045     0.774 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          0.271     1.045    u_video_driver/reset
    SLICE_X110Y77        FDCE                                         f  u_video_driver/cnt_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.895    -0.338    u_video_driver/CLK
    SLICE_X110Y77        FDCE                                         r  u_video_driver/cnt_v_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/cnt_v_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.267ns (25.552%)  route 0.778ns (74.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.507     0.729    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.045     0.774 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          0.271     1.045    u_video_driver/reset
    SLICE_X110Y77        FDCE                                         f  u_video_driver/cnt_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.895    -0.338    u_video_driver/CLK
    SLICE_X110Y77        FDCE                                         r  u_video_driver/cnt_v_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/cnt_v_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.267ns (25.552%)  route 0.778ns (74.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.507     0.729    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.045     0.774 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          0.271     1.045    u_video_driver/reset
    SLICE_X110Y77        FDCE                                         f  u_video_driver/cnt_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.895    -0.338    u_video_driver/CLK
    SLICE_X110Y77        FDCE                                         r  u_video_driver/cnt_v_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_video_driver/cnt_v_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.267ns (25.552%)  route 0.778ns (74.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.507     0.729    u_video_driver/sys_rst_n_IBUF
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.045     0.774 f  u_video_driver/clk_wiz_0_i_1/O
                         net (fo=29, routed)          0.271     1.045    u_video_driver/reset
    SLICE_X110Y77        FDCE                                         f  u_video_driver/cnt_v_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=84, routed)          0.895    -0.338    u_video_driver/CLK
    SLICE_X110Y77        FDCE                                         r  u_video_driver/cnt_v_reg[3]/C





