#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Aug 13 11:21:01 2020
# Process ID: 18388
# Log file: e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/vivado.log
# Journal file: e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_ex.tcl
# set srcIpDir "e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0"
# create_project -name axi_fifo_mm_s_0_example -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
# set_property part xc7z020clg400-2 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set returnCode 0
# set_property ip_repo_paths [list [list e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0] [list e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0] [list e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave_1.0] [list e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_master_1.0]] [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_master_1.0'.
# import_ip -files [list [file join $srcIpDir axi_fifo_mm_s_0.xci]] -name axi_fifo_mm_s_0
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.vhdl'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0.dcp' to 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.v' to 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.vhdl' to 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.v' to 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.vhdl' to 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.vhdl'
# reset_target {example} [get_ips axi_fifo_mm_s_0]
WARNING: [Vivado 12-4104] The example target will be deprecated in a future release.
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips axi_fifo_mm_s_0]] [get_ips axi_fifo_mm_s_0]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'axi_fifo_mm_s_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'axi_fifo_mm_s_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'axi_fifo_mm_s_0'. Target already exists and is up to date.
# add_files -scan_for_includes -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir axi_fifo_mm_s_0/example_design/axi_fifo_mm_s_0_exdes.vhd]]
# add_files -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir addr.coe]] \
#   [list [file join $srcIpDir data.coe]] \
#   [list [file join $srcIpDir mask.coe]] \
#   [list [file join $srcIpDir ctrl.coe]]
# add_files -quiet -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir axi_fifo_mm_s_0/example_design/axi_fifo_mm_s_0_exdes.xdc]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -scan_for_includes -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir axi_fifo_mm_s_0/simulation/axi_fifo_mm_s_0_tb.vhd]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir axi_fifo_mm_s_0/simulation/axi_fifo_mm_s_0_tb.vhd]]
# import_files
# set_property TOP [lindex [find_top] 0] [current_fileset]
# if {[catch {source [file join $srcIpDir gen_ex_core.tcl]} errMsg]} {
#   puts "Error encountered while sourcing custom IP example design script."
#   puts "$errorInfo"
#   incr returnCode
# }
## lindex [get_property name [get_files *addr.coe]] 0 
## lindex [get_property name [get_files *mask.coe]] 0 
## lindex [get_property name [get_files *ctrl.coe]] 0 
## lindex [get_property name [get_files *data.coe]] 0 
## list CONFIG.C_ATG_MODE {AXI4-Lite} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF $addr_coe CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF $mask_coe CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF $ctrl_coe CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF $data_coe CONFIG.C_ATG_SYSINIT_MODES {System_Test} CONFIG.C_ATG_SYSTEM_TEST_MAX_CLKS {2147483647} CONFIG.C_ATG_SYSTEM_CMD_MAX_RETRY {256} CONFIG.C_ATG_MIF_DATA_DEPTH {256} CONFIG.C_ATG_SYSTEM_MAX_CHANNELS {1} CONFIG.C_ATG_SYSTEM_CH1_HIGH {0x80000FFF} CONFIG.C_ATG_SYSTEM_CH1_LOW {0x80000000}
## get_ips atg_lite_agent
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/imports/axi_fifo_mm_s_0/ctrl.coe' provided. It will be converted relative to IP Instance files '..\..\imports\axi_fifo_mm_s_0\ctrl.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/imports/axi_fifo_mm_s_0/mask.coe' provided. It will be converted relative to IP Instance files '..\..\imports\axi_fifo_mm_s_0\mask.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/imports/axi_fifo_mm_s_0/addr.coe' provided. It will be converted relative to IP Instance files '..\..\imports\axi_fifo_mm_s_0\addr.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_fifo_mm_s_0_example/axi_fifo_mm_s_0_example.srcs/sources_1/imports/axi_fifo_mm_s_0/data.coe' provided. It will be converted relative to IP Instance files '..\..\imports\axi_fifo_mm_s_0\data.coe'
## get_files atg_lite_agent.xci
## get_ips atg_lite_agent
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'atg_lite_agent'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'atg_lite_agent'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'atg_lite_agent'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'atg_lite_agent'...
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set dfile e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/oepdone.txt
# set doneFile [open $dfile w]
# puts $doneFile "Open Example Project DONE"
# close $doneFile
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 13 11:23:19 2020...
