and r0, r1, r2, ror 31
add r3, r0, r2
bic r2, r3, r2, asr 1
mvn r1, r2
