// Seed: 3363299988
module module_0;
  wire id_2;
  logic [7:0] id_3;
  wire id_4;
  always disable id_5;
  wire id_6;
  wire id_7;
  wire id_8, id_9;
  wire  id_10 = id_4;
  uwire id_11 = 1, id_12;
  wire  id_13;
  assign id_3[1] = id_6;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output supply0 id_2
    , id_5,
    output tri1 id_3
);
  wire  id_6;
  uwire id_7 = id_1;
  module_0();
  wire  id_8;
endmodule
module module_2 (
    input  wand id_0,
    output wor  id_1,
    input  wand id_2
);
  wire id_4;
  wor id_5;
  supply1 id_6 = id_0, id_7 = 1;
  wire id_8;
  supply0 id_9 = id_2;
  xor (id_1, id_2, id_4, id_5, id_6, id_7, id_8, id_9);
  module_0();
  assign id_5 = 1;
endmodule
