Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Tue Jan 19 20:30:51 2016
| Host             : Centaurus running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z030fbg676-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.514 |
| Dynamic (W)              | 2.343 |
| Device Static (W)        | 0.170 |
| Total Off-Chip Power (W) | 0.025 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 80.3  |
| Junction Temperature (C) | 29.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |       14 |       --- |             --- |
| Slice Logic              |     0.031 |    49642 |       --- |             --- |
|   LUT as Logic           |     0.030 |    33748 |     78600 |           42.93 |
|   Register               |    <0.001 |     7580 |    157200 |            4.82 |
|   LUT as Shift Register  |    <0.001 |      368 |     26600 |            1.38 |
|   CARRY4                 |    <0.001 |      369 |     19650 |            1.87 |
|   F7/F8 Muxes            |    <0.001 |     1160 |     78600 |            1.47 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.12 |
|   LUT as Distributed RAM |    <0.001 |       72 |     26600 |            0.27 |
|   Others                 |     0.000 |      943 |       --- |             --- |
| Signals                  |     0.070 |    42794 |       --- |             --- |
| Block RAM                |     0.097 |     72.5 |       265 |           27.35 |
| MMCM                     |     0.089 |        1 |         5 |           20.00 |
| PLL                      |     0.119 |        1 |         5 |           20.00 |
| I/O                      |     0.395 |       73 |       250 |           29.20 |
| PS7                      |     1.531 |        1 |       --- |             --- |
| Static Power             |     0.170 |          |           |                 |
| Total                    |     2.514 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.259 |       0.232 |      0.027 |
| Vccaux    |       1.800 |     0.171 |       0.145 |      0.026 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.188 |       0.187 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.008 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.736 |       0.718 |      0.019 |
| Vccpaux   |       1.800 |     0.062 |       0.052 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+
| Clock                                                   | Domain                                                                                   | Constraint (ns) |
+---------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+
| channel_x_clk_p                                         | channel_x_clk_p                                                                          |            30.8 |
| clk_fpga_0                                              | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                              |            10.0 |
| clk_fpga_1                                              | design_1_i/processing_system7_0/inst/FCLK_CLK1                                           |            10.0 |
| clk_fpga_1                                              | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                              |            10.0 |
| clk_out1_design_1_clk_wiz_0_0                           | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                  |            24.6 |
| clk_out2_design_1_clk_wiz_0_0                           | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                  |            12.7 |
| clkfbout_design_1_clk_wiz_0_0                           | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                                  |            50.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK                                                             |            30.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE_temp                                                      |            60.0 |
| diff_clock_clk_p                                        | diff_clock_clk_p                                                                         |             5.0 |
| rx_mmcmout_x1                                           | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1 |            30.8 |
| rx_mmcmout_xs                                           | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_xs |             4.4 |
+---------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| design_1_wrapper                                                      |     2.357 |
|   dbg_hub                                                             |     0.003 |
|     inst                                                              |     0.003 |
|       UUT_MASTER                                                      |     0.003 |
|         U_ICON_INTERFACE                                              |     0.001 |
|           U_CMD1                                                      |    <0.001 |
|           U_CMD2                                                      |    <0.001 |
|           U_CMD3                                                      |    <0.001 |
|           U_CMD4                                                      |    <0.001 |
|           U_CMD5                                                      |    <0.001 |
|           U_CMD6_RD                                                   |    <0.001 |
|             U_RD_FIFO                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                         |    <0.001 |
|                   gconvfifo.rf                                        |    <0.001 |
|                     grf.rf                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                    |     0.000 |
|                         gsync_stage[2].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                    |     0.000 |
|                       gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                         gr1.rfwft                                     |    <0.001 |
|                         gras.rsts                                     |    <0.001 |
|                         rpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                         gwas.wsts                                     |     0.000 |
|                         wpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                           |    <0.001 |
|                         gdm.dm                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                            |    <0.001 |
|                           RAM_reg_0_15_12_15                          |    <0.001 |
|                           RAM_reg_0_15_6_11                           |    <0.001 |
|                       rstblk                                          |    <0.001 |
|           U_CMD6_WR                                                   |    <0.001 |
|             U_WR_FIFO                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                         |    <0.001 |
|                   gconvfifo.rf                                        |    <0.001 |
|                     grf.rf                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                    |     0.000 |
|                         gsync_stage[1].wr_stg_inst                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                    |     0.000 |
|                         gsync_stage[2].wr_stg_inst                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                         gras.rsts                                     |    <0.001 |
|                         rpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                         gwas.wsts                                     |    <0.001 |
|                         wpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                           |    <0.001 |
|                         gdm.dm                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                            |    <0.001 |
|                           RAM_reg_0_15_12_15                          |    <0.001 |
|                           RAM_reg_0_15_6_11                           |    <0.001 |
|                       rstblk                                          |    <0.001 |
|           U_CMD7_CTL                                                  |    <0.001 |
|           U_CMD7_STAT                                                 |    <0.001 |
|           U_STATIC_STATUS                                             |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                     |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                         |     0.002 |
|           U_CLR_ERROR_FLAG                                            |    <0.001 |
|           U_RD_ABORT_FLAG                                             |    <0.001 |
|           U_RD_REQ_FLAG                                               |    <0.001 |
|           U_TIMER                                                     |     0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                 |    <0.001 |
|           U_RD_DIN_BUS_MUX                                            |    <0.001 |
|       U_ICON                                                          |    <0.001 |
|         U_CMD                                                         |    <0.001 |
|         U_STAT                                                        |    <0.001 |
|         U_SYNC                                                        |    <0.001 |
|       bscan_inst                                                      |    <0.001 |
|   design_1_i                                                          |     2.009 |
|     address_gen_param_0                                               |    <0.001 |
|       inst                                                            |    <0.001 |
|     axi_bram_ctrl_0                                                   |     0.008 |
|       U0                                                              |     0.008 |
|         gext_inst.abcv4_0_ext_inst                                    |     0.008 |
|           GEN_AXI4.I_FULL_AXI                                         |     0.008 |
|             GEN_ARB.I_SNG_PORT                                        |    <0.001 |
|             I_RD_CHNL                                                 |     0.004 |
|               I_WRAP_BRST                                             |    <0.001 |
|             I_WR_CHNL                                                 |     0.003 |
|               BID_FIFO                                                |    <0.001 |
|               I_WRAP_BRST                                             |    <0.001 |
|     axi_mem_intercon                                                  |     0.000 |
|       s00_couplers                                                    |     0.000 |
|         auto_pc                                                       |     0.000 |
|     axis_dwidth_converter_0                                           |     0.005 |
|       inst                                                            |     0.005 |
|         gen_downsizer_conversion.axisc_downsizer_0                    |     0.003 |
|         gen_upsizer_conversion.axisc_upsizer_0                        |     0.002 |
|     blk_mem_gen_0                                                     |     0.097 |
|       U0                                                              |     0.097 |
|         inst_blk_mem_gen                                              |     0.097 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen              |     0.097 |
|             valid.cstr                                                |     0.097 |
|               ramloop[0].ram.r                                        |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[10].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[11].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[12].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[13].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[14].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[15].ram.r                                       |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[16].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[17].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[18].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[19].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[1].ram.r                                        |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[20].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[21].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[22].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[23].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[24].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[25].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[26].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[27].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[28].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[29].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[2].ram.r                                        |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[30].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[31].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                       |     0.002 |
|               ramloop[3].ram.r                                        |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[4].ram.r                                        |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[5].ram.r                                        |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[6].ram.r                                        |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[7].ram.r                                        |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[8].ram.r                                        |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|               ramloop[9].ram.r                                        |     0.004 |
|                 prim_noinit.ram                                       |     0.004 |
|     blk_mem_gen_1                                                     |    <0.001 |
|       U0                                                              |    <0.001 |
|         inst_blk_mem_gen                                              |    <0.001 |
|           gnativebmg.native_blk_mem_gen                               |    <0.001 |
|             valid.cstr                                                |    <0.001 |
|               has_mux_b.B                                             |    <0.001 |
|               ramloop[0].ram.r                                        |    <0.001 |
|                 prim_noinit.ram                                       |    <0.001 |
|               ramloop[1].ram.r                                        |    <0.001 |
|                 prim_noinit.ram                                       |    <0.001 |
|     bram_mask_0                                                       |     0.006 |
|       inst                                                            |     0.006 |
|     bus_doubler_0                                                     |     0.003 |
|       inst                                                            |     0.003 |
|         dw_conv_wrapper_i                                             |    <0.001 |
|           dw_conv_i                                                   |    <0.001 |
|             axis_dwidth_converter_0                                   |    <0.001 |
|               inst                                                    |    <0.001 |
|                 gen_upsizer_conversion.axisc_upsizer_0                |    <0.001 |
|     c_shift_ram_0                                                     |    <0.001 |
|       U0                                                              |    <0.001 |
|         i_synth                                                       |    <0.001 |
|           i_bb_inst                                                   |    <0.001 |
|     c_shift_ram_1                                                     |    <0.001 |
|       U0                                                              |    <0.001 |
|         i_synth                                                       |    <0.001 |
|           i_bb_inst                                                   |    <0.001 |
|     cameralink_to_axis_0                                              |     0.179 |
|       inst                                                            |     0.178 |
|         top_lvds_4x3_7to1_sdr_rx_inst                                 |     0.176 |
|           rx0                                                         |     0.171 |
|             loop0[1].rxn                                              |     0.026 |
|               loop3[0].data_in                                        |     0.002 |
|               loop3[0].dc_inst                                        |    <0.001 |
|               loop3[1].data_in                                        |     0.002 |
|               loop3[1].dc_inst                                        |    <0.001 |
|               loop3[2].data_in                                        |     0.002 |
|               loop3[2].dc_inst                                        |    <0.001 |
|               loop3[3].data_in                                        |     0.002 |
|               loop3[3].dc_inst                                        |    <0.001 |
|             loop0[2].rxn                                              |     0.026 |
|               loop3[0].data_in                                        |     0.002 |
|               loop3[0].dc_inst                                        |    <0.001 |
|               loop3[1].data_in                                        |     0.002 |
|               loop3[1].dc_inst                                        |    <0.001 |
|               loop3[2].data_in                                        |     0.002 |
|               loop3[2].dc_inst                                        |    <0.001 |
|               loop3[3].data_in                                        |     0.002 |
|               loop3[3].dc_inst                                        |    <0.001 |
|             rx0                                                       |     0.118 |
|               iob_clk_in                                              |     0.003 |
|               loop3[0].data_in                                        |     0.002 |
|               loop3[0].dc_inst                                        |    <0.001 |
|               loop3[1].data_in                                        |     0.002 |
|               loop3[1].dc_inst                                        |    <0.001 |
|               loop3[2].data_in                                        |     0.002 |
|               loop3[2].dc_inst                                        |    <0.001 |
|               loop3[3].data_in                                        |     0.002 |
|               loop3[3].dc_inst                                        |    <0.001 |
|         v_vid_in_axi4s_0_inst                                         |     0.003 |
|           inst                                                        |     0.003 |
|             in_coupler_i                                              |     0.003 |
|               in_bridge_async_fifo_2_i                                |     0.002 |
|             vid_in_formatter                                          |    <0.001 |
|     clk_wiz_0                                                         |     0.120 |
|       inst                                                            |     0.120 |
|     fifo_generator_0                                                  |    <0.001 |
|       U0                                                              |    <0.001 |
|         inst_fifo_gen                                                 |    <0.001 |
|           gconvfifo.rf                                                |    <0.001 |
|             grf.rf                                                    |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                |     0.000 |
|                 gras.rsts                                             |     0.000 |
|                 rpntr                                                 |     0.000 |
|               gntv_or_sync_fifo.gl0.wr                                |    <0.001 |
|                 gwas.wsts                                             |    <0.001 |
|                 wpntr                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                              |    <0.001 |
|                   inst_blk_mem_gen                                    |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                       valid.cstr                                      |    <0.001 |
|                         ramloop[0].ram.r                              |    <0.001 |
|                           prim_noinit.ram                             |    <0.001 |
|               rstblk                                                  |    <0.001 |
|     hls_threshold_0                                                   |    <0.001 |
|       inst                                                            |    <0.001 |
|     homography_latest_0                                               |     0.057 |
|       inst                                                            |     0.057 |
|         doLookUpInst                                                  |     0.056 |
|           p1                                                          |    <0.001 |
|         lut_bram_inst                                                 |    <0.001 |
|         lut_offsets_inst                                              |    <0.001 |
|     line_buf_0                                                        |     0.001 |
|       inst                                                            |     0.001 |
|         line_buf_reg_r1_0_63_0_2                                      |     0.000 |
|         line_buf_reg_r1_0_63_12_14                                    |     0.000 |
|         line_buf_reg_r1_0_63_15_15                                    |     0.000 |
|         line_buf_reg_r1_0_63_3_5                                      |     0.000 |
|         line_buf_reg_r1_0_63_6_8                                      |     0.000 |
|         line_buf_reg_r1_0_63_9_11                                     |     0.000 |
|         line_buf_reg_r2_0_63_0_2                                      |     0.000 |
|         line_buf_reg_r2_0_63_12_14                                    |     0.000 |
|         line_buf_reg_r2_0_63_15_15                                    |     0.000 |
|         line_buf_reg_r2_0_63_3_5                                      |     0.000 |
|         line_buf_reg_r2_0_63_6_8                                      |     0.000 |
|         line_buf_reg_r2_0_63_9_11                                     |     0.000 |
|     proc_sys_reset_0                                                  |    <0.001 |
|       U0                                                              |    <0.001 |
|         EXT_LPF                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                   |    <0.001 |
|         SEQ                                                           |    <0.001 |
|           SEQ_COUNTER                                                 |    <0.001 |
|     proc_sys_reset_1                                                  |    <0.001 |
|       U0                                                              |    <0.001 |
|         EXT_LPF                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                   |    <0.001 |
|         SEQ                                                           |    <0.001 |
|           SEQ_COUNTER                                                 |    <0.001 |
|     processing_system7_0                                              |     1.531 |
|       inst                                                            |     1.531 |
|     rst_clk_wiz_1_100M                                                |    <0.001 |
|       U0                                                              |    <0.001 |
|         EXT_LPF                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                   |    <0.001 |
|         SEQ                                                           |    <0.001 |
|           SEQ_COUNTER                                                 |    <0.001 |
|     util_reduced_logic_0                                              |    <0.001 |
|     xlconcat_0                                                        |     0.000 |
|   u_ila_0                                                             |     0.018 |
|     inst                                                              |     0.018 |
|       ila_core_inst                                                   |     0.016 |
|         ila_trace_memory_inst                                         |     0.000 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                    |     0.000 |
|             inst_blk_mem_gen                                          |     0.000 |
|               gnativebmg.native_blk_mem_gen                           |     0.000 |
|                 valid.cstr                                            |     0.000 |
|                   ramloop[0].ram.r                                    |     0.000 |
|                     prim_noinit.ram                                   |     0.000 |
|                   ramloop[1].ram.r                                    |     0.000 |
|                     prim_noinit.ram                                   |     0.000 |
|         u_ila_cap_ctrl                                                |    <0.001 |
|           U_CDONE                                                     |     0.000 |
|           U_NS0                                                       |     0.000 |
|           U_NS1                                                       |    <0.001 |
|           u_cap_addrgen                                               |    <0.001 |
|             U_CMPRESET                                                |     0.000 |
|             u_cap_sample_counter                                      |    <0.001 |
|               U_SCE                                                   |     0.000 |
|               U_SCMPCE                                                |     0.000 |
|               U_SCRST                                                 |     0.000 |
|               u_scnt_cmp                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|             u_cap_window_counter                                      |    <0.001 |
|               U_WCE                                                   |     0.000 |
|               U_WHCMPCE                                               |     0.000 |
|               U_WLCMPCE                                               |     0.000 |
|               u_wcnt_hcmp                                             |     0.000 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |     0.000 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|               u_wcnt_lcmp                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|         u_ila_regs                                                    |     0.014 |
|           MU_SRL[0].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                       |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                        |    <0.001 |
|           MU_STATUS[0].mu_width_reg                                   |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           MU_STATUS[10].mu_tpid_reg                                   |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           MU_STATUS[12].mu_tpid_reg                                   |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           MU_STATUS[14].mu_tpid_reg                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           MU_STATUS[16].mu_tpid_reg                                   |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           MU_STATUS[18].mu_tpid_reg                                   |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           MU_STATUS[4].mu_tpid_reg                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           MU_STATUS[6].mu_tpid_reg                                    |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           MU_STATUS[8].mu_tpid_reg                                    |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           STRG_QUAL.qual_strg_srl_reg                                 |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                        |    <0.001 |
|           U_XSDB_SLAVE                                                |     0.004 |
|           reg_0                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_1                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_10                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_12                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_13                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_14                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_15                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_16                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_17                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_18                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_19                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_1a                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_2                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_3                                                       |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           reg_4                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_6                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_7                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_8                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_80                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_81                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_82                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_83                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_84                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_85                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_88d                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_88f                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_9                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_a                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_b                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_c                                                       |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           reg_e                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_f                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_srl_fff                                                 |    <0.001 |
|           reg_stream_ffd                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_stream_ffe                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|         u_ila_reset_ctrl                                              |    <0.001 |
|           arm_detection_inst                                          |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                  |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                 |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                 |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                |    <0.001 |
|           halt_detection_inst                                         |    <0.001 |
|         u_trig                                                        |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |     0.000 |
|                   u_srlA                                              |     0.000 |
|                   u_srlB                                              |     0.000 |
|                   u_srlC                                              |     0.000 |
|                   u_srlD                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |     0.000 |
|                   u_srlA                                              |     0.000 |
|                   u_srlB                                              |     0.000 |
|                   u_srlC                                              |     0.000 |
|                   u_srlD                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |     0.000 |
|                   u_srlB                                              |     0.000 |
|                   u_srlC                                              |     0.000 |
|                   u_srlD                                              |     0.000 |
|           U_TM                                                        |    <0.001 |
|             G_NMU[0].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[10].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[11].U_M                                             |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |     0.000 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[12].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[13].U_M                                             |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |     0.000 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[14].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[15].U_M                                             |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |     0.000 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[16].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[17].U_M                                             |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |     0.000 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[18].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[19].U_M                                             |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |     0.000 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[1].U_M                                              |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |     0.000 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[2].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[3].U_M                                              |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |     0.000 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[4].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[5].U_M                                              |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |     0.000 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[6].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[7].U_M                                              |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |     0.000 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[8].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             G_NMU[9].U_M                                              |     0.000 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |     0.000 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|           genblk1[0].U_TC                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |     0.000 |
|                   u_srlA                                              |     0.000 |
|                   u_srlB                                              |     0.000 |
|                   u_srlC                                              |     0.000 |
|                   u_srlD                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |     0.000 |
|                   u_srlA                                              |     0.000 |
|                   u_srlB                                              |     0.000 |
|                   u_srlC                                              |     0.000 |
|                   u_srlD                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |     0.000 |
|                   u_srlB                                              |     0.000 |
|                   u_srlC                                              |     0.000 |
|                   u_srlD                                              |     0.000 |
|         xsdb_memory_read_inst                                         |    <0.001 |
|   u_ila_1                                                             |     0.011 |
|     inst                                                              |     0.011 |
|       ila_core_inst                                                   |     0.011 |
|         ila_trace_memory_inst                                         |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                    |    <0.001 |
|             inst_blk_mem_gen                                          |    <0.001 |
|               gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                 valid.cstr                                            |    <0.001 |
|                   ramloop[0].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|         u_ila_cap_ctrl                                                |    <0.001 |
|           U_CDONE                                                     |    <0.001 |
|           U_NS0                                                       |    <0.001 |
|           U_NS1                                                       |    <0.001 |
|           u_cap_addrgen                                               |    <0.001 |
|             U_CMPRESET                                                |     0.000 |
|             u_cap_sample_counter                                      |    <0.001 |
|               U_SCE                                                   |     0.000 |
|               U_SCMPCE                                                |     0.000 |
|               U_SCRST                                                 |     0.000 |
|               u_scnt_cmp                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|             u_cap_window_counter                                      |    <0.001 |
|               U_WCE                                                   |     0.000 |
|               U_WHCMPCE                                               |     0.000 |
|               U_WLCMPCE                                               |     0.000 |
|               u_wcnt_hcmp                                             |     0.000 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |     0.000 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|               u_wcnt_lcmp                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|         u_ila_regs                                                    |     0.010 |
|           MU_SRL[0].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                        |    <0.001 |
|           MU_STATUS[0].mu_width_reg                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                 |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                        |    <0.001 |
|           U_XSDB_SLAVE                                                |     0.003 |
|           reg_0                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_1                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_11                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_13                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_14                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_15                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_16                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_17                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_18                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_19                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_1a                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_2                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_3                                                       |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           reg_4                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_6                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_7                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_8                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_80                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_81                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_82                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_83                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_84                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_85                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_88d                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_88f                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_9                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_c                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_d                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_e                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_srl_fff                                                 |    <0.001 |
|           reg_stream_ffd                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_stream_ffe                                              |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|         u_ila_reset_ctrl                                              |    <0.001 |
|           arm_detection_inst                                          |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                  |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                 |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                 |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                |    <0.001 |
|           halt_detection_inst                                         |    <0.001 |
|         u_trig                                                        |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                       |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |     0.000 |
|                   u_srlB                                              |     0.000 |
|                   u_srlC                                              |     0.000 |
|                   u_srlD                                              |     0.000 |
|           U_TM                                                        |    <0.001 |
|             G_NMU[0].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             G_NMU[1].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             G_NMU[2].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|             G_NMU[3].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |    <0.001 |
|                     u_srlB                                            |    <0.001 |
|                     u_srlC                                            |    <0.001 |
|                     u_srlD                                            |    <0.001 |
|           genblk1[0].U_TC                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |     0.000 |
|                   u_srlB                                              |     0.000 |
|                   u_srlC                                              |     0.000 |
|                   u_srlD                                              |     0.000 |
|         xsdb_memory_read_inst                                         |    <0.001 |
+-----------------------------------------------------------------------+-----------+


