<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.1</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01fa78ae6d93e6fe6b7fdac8d0d6fca162.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="row__reduce__store__xe_8hpp_source.html">row_reduce_store_xe.hpp</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for gpu::xetla::group::group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01e37f4a1d48f32f694ed7d9ed4a31746a.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_01wg__size__y_00_01max__simd__len_00_01gpu__arch_1_1Xe_01_4_coll__map" alt="Collaboration graph"/></div>
<map name="agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_01wg__size__y_00_01max__simd__len_00_01gpu__arch_1_1Xe_01_4_coll__map" id="agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_01wg__size__y_00_01max__simd__len_00_01gpu__arch_1_1Xe_01_4_coll__map">
<area shape="rect" title=" " alt="" coords="548,164,736,263"/>
<area shape="rect" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html" title=" " alt="" coords="202,5,389,45"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title=" " alt="" coords="219,70,372,125"/>
<area shape="rect" title=" " alt="" coords="5,85,143,110"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title=" " alt="" coords="192,149,399,277"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title=" " alt="" coords="219,302,371,357"/>
<area shape="rect" title=" " alt="" coords="6,317,142,342"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title=" " alt="" coords="192,381,399,509"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a80f04cf8dc36775e510f4e1b0740d4b4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a80f04cf8dc36775e510f4e1b0740d4b4">local_st_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; row_size, 1, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a80f04cf8dc36775e510f4e1b0740d4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af602281f9e69e199b2c1ee0dcc3b0ac8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af602281f9e69e199b2c1ee0dcc3b0ac8">local_st_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; dtype_acc, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a80f04cf8dc36775e510f4e1b0740d4b4">local_st_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:af602281f9e69e199b2c1ee0dcc3b0ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a80e2b4909be820d71233f74270a74d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a6a80e2b4909be820d71233f74270a74d">local_st_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; dtype_acc, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a80f04cf8dc36775e510f4e1b0740d4b4">local_st_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a80f04cf8dc36775e510f4e1b0740d4b4">local_st_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a6a80e2b4909be820d71233f74270a74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac524875db0386f124efec7fddaac77fe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac524875db0386f124efec7fddaac77fe">local_ld_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aa7060c8c8f54cdb2e6c6ff01f91e451b">local_tile_size_x</a>, wg_size_y, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a>, wg_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:ac524875db0386f124efec7fddaac77fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae84d353eb5499712d7ed2e0bfcbc188"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aae84d353eb5499712d7ed2e0bfcbc188">local_ld_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; dtype_acc, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac524875db0386f124efec7fddaac77fe">local_ld_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:aae84d353eb5499712d7ed2e0bfcbc188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71fb85b08591fc64f6d236cbbacdf95"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad71fb85b08591fc64f6d236cbbacdf95">local_ld_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; dtype_acc, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac524875db0386f124efec7fddaac77fe">local_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac524875db0386f124efec7fddaac77fe">local_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ad71fb85b08591fc64f6d236cbbacdf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c21b63066e1d5c3e0cfa1f3f0490af"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af2c21b63066e1d5c3e0cfa1f3f0490af">global_st_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aa7060c8c8f54cdb2e6c6ff01f91e451b">local_tile_size_x</a>, 1, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:af2c21b63066e1d5c3e0cfa1f3f0490af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af50dc02c78218fe5f18ad412a68c474e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af50dc02c78218fe5f18ad412a68c474e">global_st_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; dtype_out, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af2c21b63066e1d5c3e0cfa1f3f0490af">global_st_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:af50dc02c78218fe5f18ad412a68c474e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2912208007a27137fbfd56140ab3051"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aa2912208007a27137fbfd56140ab3051">global_st_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; dtype_out, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af2c21b63066e1d5c3e0cfa1f3f0490af">global_st_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aa7060c8c8f54cdb2e6c6ff01f91e451b">local_tile_size_x</a> *sizeof(dtype_out) &gt; 64) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a> :<a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:aa2912208007a27137fbfd56140ab3051"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3e59acbbb1608149bf8c316b75176ece"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a3e59acbbb1608149bf8c316b75176ece">init</a> (uint32_t sg_idx_=0, uint32_t sg_idy_=0, uint32_t slm_base=0, uint32_t nbarrier_base=0)</td></tr>
<tr class="separator:a3e59acbbb1608149bf8c316b75176ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7363cd9d55eb3c430e56618a30b3a8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad7363cd9d55eb3c430e56618a30b3a8a">operator()</a> (dtype_out *ptr, uint32_t st_width, uint32_t st_height, uint32_t st_pitch, int start_n_base, int start_m_base, <a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; dtype_acc, row_size &gt; buffer)</td></tr>
<tr class="separator:ad7363cd9d55eb3c430e56618a30b3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a4ad84052fb20a847aa1dabfb526ea8ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t</a>&lt; wg_size_y, wg_size_y &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a4ad84052fb20a847aa1dabfb526ea8ae">nbarrier</a></td></tr>
<tr class="separator:a4ad84052fb20a847aa1dabfb526ea8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f30ca246e086e8fadd42dd4b94728a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af602281f9e69e199b2c1ee0dcc3b0ac8">local_st_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a2f30ca246e086e8fadd42dd4b94728a1">local_st</a></td></tr>
<tr class="separator:a2f30ca246e086e8fadd42dd4b94728a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d62c6b8826df53dbe3aa13c9c99c83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a6a80e2b4909be820d71233f74270a74d">local_st_payload_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af2d62c6b8826df53dbe3aa13c9c99c83">local_st_payload</a></td></tr>
<tr class="separator:af2d62c6b8826df53dbe3aa13c9c99c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf8a2afca632d65fcadaccc8fe5c92a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aae84d353eb5499712d7ed2e0bfcbc188">local_ld_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#acdf8a2afca632d65fcadaccc8fe5c92a">local_ld</a></td></tr>
<tr class="separator:acdf8a2afca632d65fcadaccc8fe5c92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8579616a11712ca21097934de8fd9ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad71fb85b08591fc64f6d236cbbacdf95">local_ld_payload_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac8579616a11712ca21097934de8fd9ab">local_ld_payload</a></td></tr>
<tr class="separator:ac8579616a11712ca21097934de8fd9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e6c131a71bfd8f3ddcf138576adc35"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a27e6c131a71bfd8f3ddcf138576adc35">sg_idx</a></td></tr>
<tr class="separator:a27e6c131a71bfd8f3ddcf138576adc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c73cecba8323540ec145b9d5e11b5d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a36c73cecba8323540ec145b9d5e11b5d">sg_idy</a></td></tr>
<tr class="separator:a36c73cecba8323540ec145b9d5e11b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a428242a6e38d4c41a416bf4c0bc01404"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a>&lt;row_size, max_simd_len&gt;::value</td></tr>
<tr class="separator:a428242a6e38d4c41a416bf4c0bc01404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a059ed2da382f6e56c92aa0250add68fb"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a059ed2da382f6e56c92aa0250add68fb">num_block_x</a> = row_size / <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a></td></tr>
<tr class="separator:a059ed2da382f6e56c92aa0250add68fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74975994b97bc0c7c11bed656ae7313"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad74975994b97bc0c7c11bed656ae7313">num_block_per_thd</a> = (<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a059ed2da382f6e56c92aa0250add68fb">num_block_x</a> &lt; wg_size_y) ? 1 : <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a059ed2da382f6e56c92aa0250add68fb">num_block_x</a> / wg_size_y</td></tr>
<tr class="separator:ad74975994b97bc0c7c11bed656ae7313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9baf5091737aec99be8721fe8f6de83"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad9baf5091737aec99be8721fe8f6de83">cooperative_thd_num</a> = (<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a059ed2da382f6e56c92aa0250add68fb">num_block_x</a> &lt; wg_size_y) ? <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a059ed2da382f6e56c92aa0250add68fb">num_block_x</a> : wg_size_y</td></tr>
<tr class="separator:ad9baf5091737aec99be8721fe8f6de83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7060c8c8f54cdb2e6c6ff01f91e451b"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aa7060c8c8f54cdb2e6c6ff01f91e451b">local_tile_size_x</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad74975994b97bc0c7c11bed656ae7313">num_block_per_thd</a> * <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a></td></tr>
<tr class="separator:aa7060c8c8f54cdb2e6c6ff01f91e451b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Typedef Documentation</h2>
<a id="aa2912208007a27137fbfd56140ab3051" name="aa2912208007a27137fbfd56140ab3051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2912208007a27137fbfd56140ab3051">&#9670;&#160;</a></span>global_st_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_st_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;dtype_out, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af2c21b63066e1d5c3e0cfa1f3f0490af">global_st_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aa7060c8c8f54cdb2e6c6ff01f91e451b">local_tile_size_x</a> * sizeof(dtype_out) &gt; 64) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a> : <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af50dc02c78218fe5f18ad412a68c474e" name="af50dc02c78218fe5f18ad412a68c474e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af50dc02c78218fe5f18ad412a68c474e">&#9670;&#160;</a></span>global_st_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_st_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;dtype_out, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af2c21b63066e1d5c3e0cfa1f3f0490af">global_st_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2c21b63066e1d5c3e0cfa1f3f0490af" name="af2c21b63066e1d5c3e0cfa1f3f0490af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c21b63066e1d5c3e0cfa1f3f0490af">&#9670;&#160;</a></span>global_st_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_st_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aa7060c8c8f54cdb2e6c6ff01f91e451b">local_tile_size_x</a>, 1, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad71fb85b08591fc64f6d236cbbacdf95" name="ad71fb85b08591fc64f6d236cbbacdf95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad71fb85b08591fc64f6d236cbbacdf95">&#9670;&#160;</a></span>local_ld_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_ld_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;dtype_acc, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac524875db0386f124efec7fddaac77fe">local_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac524875db0386f124efec7fddaac77fe">local_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae84d353eb5499712d7ed2e0bfcbc188" name="aae84d353eb5499712d7ed2e0bfcbc188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae84d353eb5499712d7ed2e0bfcbc188">&#9670;&#160;</a></span>local_ld_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_ld_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;dtype_acc, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ac524875db0386f124efec7fddaac77fe">local_ld_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac524875db0386f124efec7fddaac77fe" name="ac524875db0386f124efec7fddaac77fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac524875db0386f124efec7fddaac77fe">&#9670;&#160;</a></span>local_ld_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_ld_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aa7060c8c8f54cdb2e6c6ff01f91e451b">local_tile_size_x</a>, wg_size_y, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a>, wg_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a80e2b4909be820d71233f74270a74d" name="a6a80e2b4909be820d71233f74270a74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a80e2b4909be820d71233f74270a74d">&#9670;&#160;</a></span>local_st_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_st_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;dtype_acc, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a80f04cf8dc36775e510f4e1b0740d4b4">local_st_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a80f04cf8dc36775e510f4e1b0740d4b4">local_st_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af602281f9e69e199b2c1ee0dcc3b0ac8" name="af602281f9e69e199b2c1ee0dcc3b0ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af602281f9e69e199b2c1ee0dcc3b0ac8">&#9670;&#160;</a></span>local_st_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_st_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;dtype_acc, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a80f04cf8dc36775e510f4e1b0740d4b4">local_st_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80f04cf8dc36775e510f4e1b0740d4b4" name="a80f04cf8dc36775e510f4e1b0740d4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f04cf8dc36775e510f4e1b0740d4b4">&#9670;&#160;</a></span>local_st_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_st_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;row_size, 1, <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a3e59acbbb1608149bf8c316b75176ece" name="a3e59acbbb1608149bf8c316b75176ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e59acbbb1608149bf8c316b75176ece">&#9670;&#160;</a></span>init()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::init </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sg_idx_</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sg_idy_</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>slm_base</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>nbarrier_base</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7363cd9d55eb3c430e56618a30b3a8a" name="ad7363cd9d55eb3c430e56618a30b3a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7363cd9d55eb3c430e56618a30b3a8a">&#9670;&#160;</a></span>operator()()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> void <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::operator() </td>
          <td>(</td>
          <td class="paramtype">dtype_out *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>st_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>st_height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>st_pitch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>start_n_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>start_m_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; dtype_acc, row_size &gt;&#160;</td>
          <td class="paramname"><em>buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a428242a6e38d4c41a416bf4c0bc01404" name="a428242a6e38d4c41a416bf4c0bc01404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a428242a6e38d4c41a416bf4c0bc01404">&#9670;&#160;</a></span>block_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::block_size_x = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a>&lt;row_size, max_simd_len&gt;::value</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9baf5091737aec99be8721fe8f6de83" name="ad9baf5091737aec99be8721fe8f6de83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9baf5091737aec99be8721fe8f6de83">&#9670;&#160;</a></span>cooperative_thd_num</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::cooperative_thd_num = (<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a059ed2da382f6e56c92aa0250add68fb">num_block_x</a> &lt; wg_size_y) ? <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a059ed2da382f6e56c92aa0250add68fb">num_block_x</a> : wg_size_y</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acdf8a2afca632d65fcadaccc8fe5c92a" name="acdf8a2afca632d65fcadaccc8fe5c92a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf8a2afca632d65fcadaccc8fe5c92a">&#9670;&#160;</a></span>local_ld</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#aae84d353eb5499712d7ed2e0bfcbc188">local_ld_t</a> <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_ld</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8579616a11712ca21097934de8fd9ab" name="ac8579616a11712ca21097934de8fd9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8579616a11712ca21097934de8fd9ab">&#9670;&#160;</a></span>local_ld_payload</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad71fb85b08591fc64f6d236cbbacdf95">local_ld_payload_t</a> <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_ld_payload</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f30ca246e086e8fadd42dd4b94728a1" name="a2f30ca246e086e8fadd42dd4b94728a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f30ca246e086e8fadd42dd4b94728a1">&#9670;&#160;</a></span>local_st</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#af602281f9e69e199b2c1ee0dcc3b0ac8">local_st_t</a> <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_st</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2d62c6b8826df53dbe3aa13c9c99c83" name="af2d62c6b8826df53dbe3aa13c9c99c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d62c6b8826df53dbe3aa13c9c99c83">&#9670;&#160;</a></span>local_st_payload</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a6a80e2b4909be820d71233f74270a74d">local_st_payload_t</a> <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_st_payload</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7060c8c8f54cdb2e6c6ff01f91e451b" name="aa7060c8c8f54cdb2e6c6ff01f91e451b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7060c8c8f54cdb2e6c6ff01f91e451b">&#9670;&#160;</a></span>local_tile_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::local_tile_size_x = <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#ad74975994b97bc0c7c11bed656ae7313">num_block_per_thd</a> * <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ad84052fb20a847aa1dabfb526ea8ae" name="a4ad84052fb20a847aa1dabfb526ea8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad84052fb20a847aa1dabfb526ea8ae">&#9670;&#160;</a></span>nbarrier</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t</a>&lt;wg_size_y, wg_size_y&gt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::nbarrier</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad74975994b97bc0c7c11bed656ae7313" name="ad74975994b97bc0c7c11bed656ae7313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad74975994b97bc0c7c11bed656ae7313">&#9670;&#160;</a></span>num_block_per_thd</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::num_block_per_thd = (<a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a059ed2da382f6e56c92aa0250add68fb">num_block_x</a> &lt; wg_size_y) ? 1 : <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a059ed2da382f6e56c92aa0250add68fb">num_block_x</a> / wg_size_y</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a059ed2da382f6e56c92aa0250add68fb" name="a059ed2da382f6e56c92aa0250add68fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a059ed2da382f6e56c92aa0250add68fb">&#9670;&#160;</a></span>num_block_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::num_block_x = row_size / <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html#a428242a6e38d4c41a416bf4c0bc01404">block_size_x</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a27e6c131a71bfd8f3ddcf138576adc35" name="a27e6c131a71bfd8f3ddcf138576adc35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e6c131a71bfd8f3ddcf138576adc35">&#9670;&#160;</a></span>sg_idx</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::sg_idx</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36c73cecba8323540ec145b9d5e11b5d" name="a36c73cecba8323540ec145b9d5e11b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36c73cecba8323540ec145b9d5e11b5d">&#9670;&#160;</a></span>sg_idy</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_acc , typename dtype_out , uint32_t row_size, uint32_t wg_size_x, uint32_t wg_size_y, uint32_t max_simd_len&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">gpu::xetla::group::group_row_reduce_store_t</a>&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::sg_idy</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1group.html">group</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html">group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
