\documentclass{cvclass}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Default Font Typefaces
% Reference:
%   https://www.overleaf.com/learn/latex/Font_typefaces
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\usepackage{charter}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Formatting Date and Time
% Reference:
%   https://www.ctan.org/pkg/datetime
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\usepackage[us]{datetime}
\newdateformat{shortmmyyformat}{\shortmonthname[\THEMONTH]. \THEYEAR}
\newcommand{\simplemmyy}[3]{\shortmmyyformat\formatdate{#3}{#2}{#1}}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Personal Information
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\name{Kuan-Yu Chang}
\jobtitle{Design Verification Engineer}
\address{ASMedia Technology Inc. \\
    6F, No. 115, Minquan Rd., Xindian Dist., \\
    New Taipei City 231, Taiwan, R.O.C.}
\phone{+886-2-2219-6088\#5244}
\email{kuanyu\_chang@asmedia.com.tw}
\latestver{https://github.com/KuanYuChang/curriculum\_vitae/blob/main/CV.pdf}

\begin{document}

\makeinfo

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Experiences
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\section{Professional Experiences}

\experience{Design Verification Engineer}
    {Logic Design Department II, Research and Development Center}
    {ASMedia Technology Inc., Taiwan}
    {\simplemmyy{2023}{7}{17} - present}
    {width=.33\linewidth}{logos-png/asmedia.png}
    {\begin{itemize}
        \item Universal Serial Bus 4 (USB4\textsuperscript{\tiny\textregistered}),  Version 1.0 \href{https://www.usb.org/usb4}{[Read more]}
        \begin{itemize}
            \item Perform the design verification utilizing Synopsys\textsuperscript{\tiny\textregistered} VC Verification IPs \href{https://www.synopsys.com/verification/verification-ip/subsystems/vc-verification-ip-usb4.html}{[Read more]}
            \item Develop compliance test cases based on USB4CV Compliance Test Specifications. \href{https://www.usb.org/document-library/usb4cv-compliance-test-specification}{[Read more]}
            \begin{itemize}
                \item USB4\texttrademark Host Interface Compliance Test Specification Revision 1.9
                \begin{itemize}
                    \item Host-to-Host Tunneling transfer in Raw mode and Frame mode
                    \item End-to-End Flow Control
                    \item Multiple Host-to-Host Paths (up to 20 paths operate concurrently)
                \end{itemize}
                \item USB4\texttrademark Logical Layer Compliance Test Specification for Router Assemblies Revision 1.10
                \begin{itemize}
                    \item Lane Initialization including Phases and Lane Adapter States
                    \item Entry and Exit of Low Power States including CL2, CL1, CL0s
                \end{itemize}
                \item Reproduce design issues reported by Customer feedback
            \end{itemize}
            \item Enhance Bus Functional Models (BFMs) that are co-worked with the RTL design
            \begin{itemize}
                \item The BFM for controlling the Sideband Channel
                \item The BFM for accessing the Host Interface Adapter Layer's programming interface
            \end{itemize}
        \end{itemize}
    \end{itemize}}

\experience{Verification IP (VIP) Engineer (RDSS)\footnote{RDSS stands for Research and Development Substitute Services.}}
    {Upper Layer Group of PCIe VIP Team}
    {Avery Design Systems, Inc., Taiwan\footnote{Siemens Digital Industries Software acquired Avery Design Systems, Inc. in March 2023. \href{https://newsroom.sw.siemens.com/en-US/siemens-avery-design-systems/}{[Read more]}}}
    {\simplemmyy{2021}{7}{19} - \simplemmyy{2023}{4}{10}}
    {width=.33\linewidth}{logos-png/avery-design-systems.png}
    {\begin{itemize}
        \item PCI Express\textsuperscript{\tiny\textregistered} (PCIe\textsuperscript{\tiny\textregistered}) 6.0 \href{https://pcisig.com/pci-express-6.0-specification}{[Read more]}
        \begin{itemize}
            \item Enhance the Bus Functional Model (BFM) to support Flit mode.
            \begin{itemize}
                \item Flit\_Marker mechanism
                \item Flit Ack, Nak, and Discard Rules
                \item Flit Replay Rules (especially the Selective Replay)
            \end{itemize}
            \item Enhance / Develop compliance test cases for Flit mode.
            \begin{itemize}
                \item 14-Bit Tag mechanism
                \item Orthogonal Header Content (OHC) of Transaction Layer Packets
                \item Shared Flow Control with extended virtual channels
            \end{itemize}
        \end{itemize}
        \item Streaming Fabric Interface (SFI), Revision 1.0 \href{https://www.intel.com/content/www/us/en/content-details/644200/streaming-fabric-interface-sfi-specification.html}{[Read more]}
        \begin{itemize}
            \item Design the architecture of the BFM.
            \item Lead the schedule of the product development.
            \item Develop the functionality to align with the latest specification.
        \end{itemize}
        \item Resolved \textbf{350+} issues while supporting customers on the bug tracking system (Bugzilla)
        \begin{itemize}
            \item {\textbf{67.33\%} Customer Issues / \textbf{27.56\%} Product Enhancements}
        \end{itemize}
        \item Contributed \textbf{13k+} lines of SystemVerilog code on the Concurrent Versions System (CVS, Linux)
        \begin{itemize}
            \item \textbf{16.07\%} PCIe BFM / \textbf{25.96\%} SFI BFM / \textbf{57.97\%} Test cases
        \end{itemize}
    \end{itemize}}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Education
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\section{Education}

\education{National Tsing Hua University, Hsinchu, Taiwan}
        {Advisor: Prof. Chun-Yi Lee}
        {width=.15\linewidth}{logos-png/national-tsing-hua-university.png}{
    \begin{itemize}
        \item M.S. in Computer Science -- \textit{\simplemmyy{2021}{6}{30}} % (GPA: \textbf{4.22} / 4.30)
        \begin{itemize}
            \item \textbf{Masterâ€™s Thesis}: \textit{Mapping Nearest Neighbor Compliant Quantum Circuits onto a 2-D Hexagonal Architecture} \href{https://hdl.handle.net/11296/dpttkc}{[NDLTD]}
        \end{itemize}
        \item B.S. in Interdisciplinary Program of Science -- \textit{\simplemmyy{2017}{6}{30}} % (CS-Major GPA: \textbf{4.10} / 4.30)
        \begin{itemize}
            \item Double expertise in \textit{Computer Science} and \textit{Chemistry}
        \end{itemize}
    \end{itemize}}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Publications
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\makepublications

\end{document}
