--- flipflop_from_uhdm.il	2025-08-14 21:55:38.052458635 -0700
+++ flipflop_from_verilog.il	2025-08-14 21:55:38.084457623 -0700
@@ -1,5 +1,5 @@
 # Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
-autoidx 6
+autoidx 8
 attribute \top 1
 attribute \src "dut.sv:2.1-17.10"
 module \flipflop
@@ -11,10 +11,9 @@
   wire output 4 \q
   attribute \src "dut.sv:4.18-4.23"
   wire input 2 \rst_n
-  attribute \"has_async_reset" 1
   attribute \always_ff 1
   attribute \src "dut.sv:9.5-15.8"
-  cell $adff $procdff$5
+  cell $adff $procdff$7
     parameter \ARST_POLARITY 0
     parameter \ARST_VALUE 1'0
     parameter \CLK_POLARITY 1'1
