

================================================================
== Vitis HLS Report for 'Autoencoder_Pipeline_VITIS_LOOP_69_4'
================================================================
* Date:           Thu Jul 13 23:01:07 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.430 us|  0.430 us|   43|   43|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_4  |       41|       41|         3|          1|          1|    40|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty, void @empty_32, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%DecWeights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %DecWeights"   --->   Operation 8 'read' 'DecWeights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_out"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_1_out"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_2_out"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_3_out"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_4_out"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_5_out"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_6_out"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_7_out"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_8_out"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_9_out"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_10_out"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_11_out"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_12_out"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_13_out"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_14_out"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_15_out"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_16_out"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_17_out"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_18_out"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_19_out"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_20_out"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_21_out"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_22_out"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_23_out"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_24_out"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_25_out"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_26_out"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_27_out"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_28_out"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_29_out"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_30_out"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_31_out"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_32_out"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_33_out"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_34_out"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_35_out"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_36_out"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_37_out"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_38_out"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %DecoderWeights_V_39_out"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [HLS/src/AutoEncoder.cpp:69]   --->   Operation 51 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %DecWeights_read" [HLS/src/AutoEncoder.cpp:69]   --->   Operation 53 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.42ns)   --->   "%icmp_ln69 = icmp_eq  i6 %i_1, i6 40" [HLS/src/AutoEncoder.cpp:69]   --->   Operation 55 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln69 = add i6 %i_1, i6 1" [HLS/src/AutoEncoder.cpp:69]   --->   Operation 57 'add' 'add_ln69' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc57.split, void %VITIS_LOOP_90_6.preheader.exitStub" [HLS/src/AutoEncoder.cpp:69]   --->   Operation 58 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.95ns)   --->   "%switch_ln71 = switch i6 %i_1, void %arrayidx56.case.39, i6 0, void %for.inc57.split.arrayidx56.exit_crit_edge, i6 1, void %for.inc57.split.arrayidx56.exit_crit_edge2, i6 2, void %arrayidx56.case.2, i6 3, void %arrayidx56.case.3, i6 4, void %arrayidx56.case.4, i6 5, void %arrayidx56.case.5, i6 6, void %arrayidx56.case.6, i6 7, void %arrayidx56.case.7, i6 8, void %arrayidx56.case.8, i6 9, void %arrayidx56.case.9, i6 10, void %arrayidx56.case.10, i6 11, void %arrayidx56.case.11, i6 12, void %arrayidx56.case.12, i6 13, void %arrayidx56.case.13, i6 14, void %arrayidx56.case.14, i6 15, void %arrayidx56.case.15, i6 16, void %arrayidx56.case.16, i6 17, void %arrayidx56.case.17, i6 18, void %arrayidx56.case.18, i6 19, void %arrayidx56.case.19, i6 20, void %arrayidx56.case.20, i6 21, void %arrayidx56.case.21, i6 22, void %arrayidx56.case.22, i6 23, void %arrayidx56.case.23, i6 24, void %arrayidx56.case.24, i6 25, void %arrayidx56.case.25, i6 26, void %arrayidx56.case.26, i6 27, void %arrayidx56.case.27, i6 28, void %arrayidx56.case.28, i6 29, void %arrayidx56.case.29, i6 30, void %arrayidx56.case.30, i6 31, void %arrayidx56.case.31, i6 32, void %arrayidx56.case.32, i6 33, void %arrayidx56.case.33, i6 34, void %arrayidx56.case.34, i6 35, void %arrayidx56.case.35, i6 36, void %arrayidx56.case.36, i6 37, void %arrayidx56.case.37, i6 38, void %arrayidx56.case.38" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 59 'switch' 'switch_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.95>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 %add_ln69, i6 %i" [HLS/src/AutoEncoder.cpp:69]   --->   Operation 60 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc57" [HLS/src/AutoEncoder.cpp:69]   --->   Operation 61 'br' 'br_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [HLS/src/AutoEncoder.cpp:69]   --->   Operation 62 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 63 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i8 %gmem0_addr_read" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 64 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 145 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_39_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 65 'store' 'store_ln71' <Predicate = (i_1 == 38)> <Delay = 1.58>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 66 'br' 'br_ln71' <Predicate = (i_1 == 38)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_38_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 67 'store' 'store_ln71' <Predicate = (i_1 == 37)> <Delay = 1.58>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 68 'br' 'br_ln71' <Predicate = (i_1 == 37)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_37_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 69 'store' 'store_ln71' <Predicate = (i_1 == 36)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 70 'br' 'br_ln71' <Predicate = (i_1 == 36)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_36_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 71 'store' 'store_ln71' <Predicate = (i_1 == 35)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 72 'br' 'br_ln71' <Predicate = (i_1 == 35)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_35_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 73 'store' 'store_ln71' <Predicate = (i_1 == 34)> <Delay = 1.58>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 74 'br' 'br_ln71' <Predicate = (i_1 == 34)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_34_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 75 'store' 'store_ln71' <Predicate = (i_1 == 33)> <Delay = 1.58>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 76 'br' 'br_ln71' <Predicate = (i_1 == 33)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_33_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 77 'store' 'store_ln71' <Predicate = (i_1 == 32)> <Delay = 1.58>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 78 'br' 'br_ln71' <Predicate = (i_1 == 32)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_32_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 79 'store' 'store_ln71' <Predicate = (i_1 == 31)> <Delay = 1.58>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 80 'br' 'br_ln71' <Predicate = (i_1 == 31)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_31_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 81 'store' 'store_ln71' <Predicate = (i_1 == 30)> <Delay = 1.58>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 82 'br' 'br_ln71' <Predicate = (i_1 == 30)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_30_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 83 'store' 'store_ln71' <Predicate = (i_1 == 29)> <Delay = 1.58>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 84 'br' 'br_ln71' <Predicate = (i_1 == 29)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_29_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 85 'store' 'store_ln71' <Predicate = (i_1 == 28)> <Delay = 1.58>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 86 'br' 'br_ln71' <Predicate = (i_1 == 28)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_28_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 87 'store' 'store_ln71' <Predicate = (i_1 == 27)> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 88 'br' 'br_ln71' <Predicate = (i_1 == 27)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_27_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 89 'store' 'store_ln71' <Predicate = (i_1 == 26)> <Delay = 1.58>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 90 'br' 'br_ln71' <Predicate = (i_1 == 26)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_26_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 91 'store' 'store_ln71' <Predicate = (i_1 == 25)> <Delay = 1.58>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 92 'br' 'br_ln71' <Predicate = (i_1 == 25)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_25_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 93 'store' 'store_ln71' <Predicate = (i_1 == 24)> <Delay = 1.58>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 94 'br' 'br_ln71' <Predicate = (i_1 == 24)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_24_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 95 'store' 'store_ln71' <Predicate = (i_1 == 23)> <Delay = 1.58>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 96 'br' 'br_ln71' <Predicate = (i_1 == 23)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_23_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 97 'store' 'store_ln71' <Predicate = (i_1 == 22)> <Delay = 1.58>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 98 'br' 'br_ln71' <Predicate = (i_1 == 22)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_22_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 99 'store' 'store_ln71' <Predicate = (i_1 == 21)> <Delay = 1.58>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 100 'br' 'br_ln71' <Predicate = (i_1 == 21)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_21_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 101 'store' 'store_ln71' <Predicate = (i_1 == 20)> <Delay = 1.58>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 102 'br' 'br_ln71' <Predicate = (i_1 == 20)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_20_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 103 'store' 'store_ln71' <Predicate = (i_1 == 19)> <Delay = 1.58>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 104 'br' 'br_ln71' <Predicate = (i_1 == 19)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_19_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 105 'store' 'store_ln71' <Predicate = (i_1 == 18)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 106 'br' 'br_ln71' <Predicate = (i_1 == 18)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_18_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 107 'store' 'store_ln71' <Predicate = (i_1 == 17)> <Delay = 1.58>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 108 'br' 'br_ln71' <Predicate = (i_1 == 17)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_17_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 109 'store' 'store_ln71' <Predicate = (i_1 == 16)> <Delay = 1.58>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 110 'br' 'br_ln71' <Predicate = (i_1 == 16)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_16_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 111 'store' 'store_ln71' <Predicate = (i_1 == 15)> <Delay = 1.58>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 112 'br' 'br_ln71' <Predicate = (i_1 == 15)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_15_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 113 'store' 'store_ln71' <Predicate = (i_1 == 14)> <Delay = 1.58>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 114 'br' 'br_ln71' <Predicate = (i_1 == 14)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_14_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 115 'store' 'store_ln71' <Predicate = (i_1 == 13)> <Delay = 1.58>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 116 'br' 'br_ln71' <Predicate = (i_1 == 13)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_13_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 117 'store' 'store_ln71' <Predicate = (i_1 == 12)> <Delay = 1.58>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 118 'br' 'br_ln71' <Predicate = (i_1 == 12)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_12_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 119 'store' 'store_ln71' <Predicate = (i_1 == 11)> <Delay = 1.58>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 120 'br' 'br_ln71' <Predicate = (i_1 == 11)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_11_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 121 'store' 'store_ln71' <Predicate = (i_1 == 10)> <Delay = 1.58>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 122 'br' 'br_ln71' <Predicate = (i_1 == 10)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_10_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 123 'store' 'store_ln71' <Predicate = (i_1 == 9)> <Delay = 1.58>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 124 'br' 'br_ln71' <Predicate = (i_1 == 9)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_9_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 125 'store' 'store_ln71' <Predicate = (i_1 == 8)> <Delay = 1.58>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 126 'br' 'br_ln71' <Predicate = (i_1 == 8)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_8_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 127 'store' 'store_ln71' <Predicate = (i_1 == 7)> <Delay = 1.58>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 128 'br' 'br_ln71' <Predicate = (i_1 == 7)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_7_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 129 'store' 'store_ln71' <Predicate = (i_1 == 6)> <Delay = 1.58>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 130 'br' 'br_ln71' <Predicate = (i_1 == 6)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_6_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 131 'store' 'store_ln71' <Predicate = (i_1 == 5)> <Delay = 1.58>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 132 'br' 'br_ln71' <Predicate = (i_1 == 5)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_5_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 133 'store' 'store_ln71' <Predicate = (i_1 == 4)> <Delay = 1.58>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 134 'br' 'br_ln71' <Predicate = (i_1 == 4)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_4_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 135 'store' 'store_ln71' <Predicate = (i_1 == 3)> <Delay = 1.58>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 136 'br' 'br_ln71' <Predicate = (i_1 == 3)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_3_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 137 'store' 'store_ln71' <Predicate = (i_1 == 2)> <Delay = 1.58>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 138 'br' 'br_ln71' <Predicate = (i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_2_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 139 'store' 'store_ln71' <Predicate = (i_1 == 1)> <Delay = 1.58>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 140 'br' 'br_ln71' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_1_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 141 'store' 'store_ln71' <Predicate = (i_1 == 0)> <Delay = 1.58>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 142 'br' 'br_ln71' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln71 = store i1 %trunc_ln71, i1 %DecoderWeights_V_out" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 143 'store' 'store_ln71' <Predicate = (i_1 == 63) | (i_1 == 62) | (i_1 == 61) | (i_1 == 60) | (i_1 == 59) | (i_1 == 58) | (i_1 == 57) | (i_1 == 56) | (i_1 == 55) | (i_1 == 54) | (i_1 == 53) | (i_1 == 52) | (i_1 == 51) | (i_1 == 50) | (i_1 == 49) | (i_1 == 48) | (i_1 == 47) | (i_1 == 46) | (i_1 == 45) | (i_1 == 44) | (i_1 == 43) | (i_1 == 42) | (i_1 == 41) | (i_1 == 40) | (i_1 == 39)> <Delay = 1.58>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx56.exit" [HLS/src/AutoEncoder.cpp:71]   --->   Operation 144 'br' 'br_ln71' <Predicate = (i_1 == 63) | (i_1 == 62) | (i_1 == 61) | (i_1 == 60) | (i_1 == 59) | (i_1 == 58) | (i_1 == 57) | (i_1 == 56) | (i_1 == 55) | (i_1 == 54) | (i_1 == 53) | (i_1 == 52) | (i_1 == 51) | (i_1 == 50) | (i_1 == 49) | (i_1 == 48) | (i_1 == 47) | (i_1 == 46) | (i_1 == 45) | (i_1 == 44) | (i_1 == 43) | (i_1 == 42) | (i_1 == 41) | (i_1 == 40) | (i_1 == 39)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.41ns
The critical path consists of the following:
	'alloca' operation ('i') [43]  (0 ns)
	'load' operation ('i', HLS/src/AutoEncoder.cpp:69) on local variable 'i' [89]  (0 ns)
	'add' operation ('add_ln69', HLS/src/AutoEncoder.cpp:69) [95]  (1.83 ns)
	'store' operation ('store_ln69', HLS/src/AutoEncoder.cpp:69) of variable 'add_ln69', HLS/src/AutoEncoder.cpp:69 on local variable 'i' [223]  (1.59 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', HLS/src/AutoEncoder.cpp:71) on port 'gmem0' (HLS/src/AutoEncoder.cpp:71) [99]  (7.3 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln71', HLS/src/AutoEncoder.cpp:71) of variable 'trunc_ln71', HLS/src/AutoEncoder.cpp:71 on local variable 'DecoderWeights_V_38_out' [106]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
