
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Starting shell in Topographical mode...
source dc_setup.tcl
set_app_var target_library saed32rvt_tt1p05v25c.db saed32io_wb_tt1p05v25c_2p5v.db saed32pll_tt1p05v25c_2p5v.db saed32sram_tt1p05v25c.db_new  
Start to load technology file /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/techfile/techfile.tf.
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/techfile/techfile.tf has been loaded successfully.
ViewDB Library /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db loaded by check_library
ViewDB Library /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32io_wb_tt1p05v25c_2p5v.db loaded by check_library
ViewDB Library /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32pll_tt1p05v25c_2p5v.db loaded by check_library
ViewDB Library /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32sram_tt1p05v25c.db_new loaded by check_library

#BEGIN_XCHECK_LIBRARY

Logic Library:    saed32rvt_tt1p05v25c 
                  saed32io_wb_tt1p05v25c_2p5v 
                  saed32pll_tt1p05v25c_2p5v 
                  saed32sram_tt1p05v25c 
Physical Library: /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/mw/cells_rvt.mw 
                  /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/mw/io_wb.mw 
                  /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/mw/io_pll.mw 
                  /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/mw/saed32sram_tt1p05v25c.mw 
check_library options: 	
Version: 				G-2012.06-SP3
Check date and time:	Thu Nov 20 17:38:34 2014

          List of logic library and file names
------------------------------------------------------------------------------
Logic library name           Logic library file name
------------------------------------------------------------------------------
saed32rvt_tt1p05v25c         /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db
saed32io_wb_tt1p05v25c_2p5v  /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32io_wb_tt1p05v25c_2p5v.db
saed32pll_tt1p05v25c_2p5v    /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32pll_tt1p05v25c_2p5v.db
saed32sram_tt1p05v25c        /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32sram_tt1p05v25c.db_new
------------------------------------------------------------------------------

#BEGIN_XCHECK_LOGICCELLS

Number of cells missing in logic library:	56 (out of 392)

Information: List of cells missing in logic library (LIBCHK-210)
-------------------------------------------------------------------------
Cell name                  Cell type             Physical library
-------------------------------------------------------------------------
HEAD2X16_RVT               Core                  cells_rvt.mw
HEAD2X2_RVT                Core                  cells_rvt.mw
HEAD2X32_RVT               Core                  cells_rvt.mw
HEAD2X4_RVT                Core                  cells_rvt.mw
HEAD2X8_RVT                Core                  cells_rvt.mw
HEADX16_RVT                Core                  cells_rvt.mw
FOOT2X16_RVT               Core                  cells_rvt.mw
FOOT2X2_RVT                Core                  cells_rvt.mw
FOOT2X32_RVT               Core                  cells_rvt.mw
FOOT2X4_RVT                Core                  cells_rvt.mw
FOOT2X8_RVT                Core                  cells_rvt.mw
HEADX2_RVT                 Core                  cells_rvt.mw
HEADX32_RVT                Core                  cells_rvt.mw
HEADX4_RVT                 Core                  cells_rvt.mw
HEADX8_RVT                 Core                  cells_rvt.mw
FOOTX16_RVT                Core                  cells_rvt.mw
FOOTX2_RVT                 Core                  cells_rvt.mw
FOOTX32_RVT                Core                  cells_rvt.mw
FOOTX4_RVT                 Core                  cells_rvt.mw
FOOTX8_RVT                 Core                  cells_rvt.mw
LSDNENCLSSX1_RVT           Core                  cells_rvt.mw
LSDNENCLSSX2_RVT           Core                  cells_rvt.mw
LSDNENCLSSX4_RVT           Core                  cells_rvt.mw
LSDNENCLSSX8_RVT           Core                  cells_rvt.mw
LSDNENCLX1_RVT             Core                  cells_rvt.mw
LSDNENCLX2_RVT             Core                  cells_rvt.mw
LSUPENCLX2_RVT             Core                  cells_rvt.mw
LSUPENCLX4_RVT             Core                  cells_rvt.mw
LSUPENCLX8_RVT             Core                  cells_rvt.mw
LSUPENX1_RVT               Core                  cells_rvt.mw
LSUPENX2_RVT               Core                  cells_rvt.mw
LSUPENX4_RVT               Core                  cells_rvt.mw
LSUPENX8_RVT               Core                  cells_rvt.mw
LSDNENCLX4_RVT             Core                  cells_rvt.mw
LSDNENCLX8_RVT             Core                  cells_rvt.mw
LSDNENSSX1_RVT             Core                  cells_rvt.mw
LSDNENSSX2_RVT             Core                  cells_rvt.mw
LSDNENSSX4_RVT             Core                  cells_rvt.mw
LSDNENSSX8_RVT             Core                  cells_rvt.mw
LSDNENX1_RVT               Core                  cells_rvt.mw
LSDNENX2_RVT               Core                  cells_rvt.mw
LSDNENX4_RVT               Core                  cells_rvt.mw
LSDNENX8_RVT               Core                  cells_rvt.mw
LSDNSSX1_RVT               Core                  cells_rvt.mw
LSDNSSX2_RVT               Core                  cells_rvt.mw
LSDNSSX4_RVT               Core                  cells_rvt.mw
LSUPX1_RVT                 Core                  cells_rvt.mw
LSUPX2_RVT                 Core                  cells_rvt.mw
LSUPX4_RVT                 Core                  cells_rvt.mw
LSUPX8_RVT                 Core                  cells_rvt.mw
LSDNSSX8_RVT               Core                  cells_rvt.mw
LSDNX1_RVT                 Core                  cells_rvt.mw
LSDNX2_RVT                 Core                  cells_rvt.mw
LSDNX4_RVT                 Core                  cells_rvt.mw
LSDNX8_RVT                 Core                  cells_rvt.mw
LSUPENCLX1_RVT             Core                  cells_rvt.mw
-------------------------------------------------------------------------

#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_PHYSICALCELLS

Number of cells missing in physical library:	0 (out of 448)

#END_XCHECK_PHYSICALCELLS

#BEGIN_XCHECK_PINS

Number of cells with missing or mismatched pins in libraries:	0

#END_XCHECK_PINS

#BEGIN_XCHECK_CELLANTENNADIODETYPE

Number of cells with inconsistent antenna_diode_type:	0

#END_XCHECK_CELLANTENNADIODETYPE

Logic vs. physical library check summary:
Number of cells missing in logic library:	56 
Information: Logic library is INCONSISTENT with physical library (LIBCHK-220)

#END_XCHECK_LIBRARY


Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/tluplus/max.tluplus
 min_tlu+: /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/tluplus/min.tluplus
 mapping_file: /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/techfile/tech2itf.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: riscv_top_LIB

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
#################################################################################
# Setup for Formality verification
#################################################################################
set_svf ${RESULTS_DIR}/${DCRM_SVF_OUTPUT_FILE}
1
#################################################################################
# Read in the RTL Design
#################################################################################
define_design_lib WORK -path ./WORK
1
analyze -format verilog ${RTL_SOURCE_FILES}
Running PRESTO HDLC
Searching for ./const.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/const.vh
Searching for ../../src/const.vh
Searching for ./ALU.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/ALU.v
Searching for ../../src/ALU.v
Searching for ./ALUdec.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/ALUdec.v
Searching for ../../src/ALUdec.v
Searching for ./ALUop.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/ALUop.vh
Searching for ../../src/ALUop.vh
Searching for ./riscv_arbiter.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/riscv_arbiter.v
Searching for ../../src/riscv_arbiter.v
Searching for ./Cache.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Cache.v
Searching for ../../src/Cache.v
Searching for ./controller.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/controller.v
Searching for ../../src/controller.v
Searching for ./datapath.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/datapath.v
Searching for ../../src/datapath.v
Searching for ./Memory141.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Memory141.v
Searching for ../../src/Memory141.v
Searching for ./Opcode.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Opcode.vh
Searching for ../../src/Opcode.vh
Searching for ./Riscv141.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Riscv141.v
Searching for ../../src/Riscv141.v
Searching for ./riscv_top.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/riscv_top.v
Searching for ../../src/riscv_top.v
Searching for ./BranchPro.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/BranchPro.v
Searching for ../../src/BranchPro.v
Searching for ./ImmProcess.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/ImmProcess.v
Searching for ../../src/ImmProcess.v
Searching for ./MemWHB.v
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/MemWHB.v
Searching for ../../src/MemWHB.v
Compiling source file ../../src/const.vh
Compiling source file ../../src/ALU.v
Searching for ./Opcode.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Opcode.vh
Searching for ../../src/Opcode.vh
Opening include file ../../src/Opcode.vh
Searching for ./ALUop.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/ALUop.vh
Searching for ../../src/ALUop.vh
Opening include file ../../src/ALUop.vh
Compiling source file ../../src/ALUdec.v
Searching for ./Opcode.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Opcode.vh
Searching for ../../src/Opcode.vh
Opening include file ../../src/Opcode.vh
Searching for ./ALUop.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/ALUop.vh
Searching for ../../src/ALUop.vh
Opening include file ../../src/ALUop.vh
Compiling source file ../../src/ALUop.vh
Compiling source file ../../src/riscv_arbiter.v
Compiling source file ../../src/Cache.v
Compiling source file ../../src/controller.v
Searching for ./Opcode.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Opcode.vh
Searching for ../../src/Opcode.vh
Opening include file ../../src/Opcode.vh
Searching for ./const.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/const.vh
Searching for ../../src/const.vh
Opening include file ../../src/const.vh
Compiling source file ../../src/datapath.v
Searching for ./Opcode.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Opcode.vh
Searching for ../../src/Opcode.vh
Opening include file ../../src/Opcode.vh
Searching for ./const.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/const.vh
Searching for ../../src/const.vh
Opening include file ../../src/const.vh
Warning:  ../../src/datapath.v:28: Redeclaration of port 'csr_tohost'. (VER-331)
Compiling source file ../../src/Memory141.v
Compiling source file ../../src/Opcode.vh
Compiling source file ../../src/Riscv141.v
Compiling source file ../../src/riscv_top.v
Compiling source file ../../src/BranchPro.v
Searching for ./Opcode.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Opcode.vh
Searching for ../../src/Opcode.vh
Opening include file ../../src/Opcode.vh
Compiling source file ../../src/ImmProcess.v
Searching for ./Opcode.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Opcode.vh
Searching for ../../src/Opcode.vh
Opening include file ../../src/Opcode.vh
Searching for ./const.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/const.vh
Searching for ../../src/const.vh
Opening include file ../../src/const.vh
Compiling source file ../../src/MemWHB.v
Searching for ./Opcode.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/Opcode.vh
Searching for ../../src/Opcode.vh
Opening include file ../../src/Opcode.vh
Searching for ./const.vh
Searching for /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/db/const.vh
Searching for ../../src/const.vh
Opening include file ../../src/const.vh
Presto compilation completed successfully.
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db'
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32pll_tt1p05v25c_2p5v.db'
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32sram_tt1p05v25c.db_new'
Loading db file '/home/ff/cs250/tools/synopsys/dc/current/libraries/syn/dw_foundation.sldb'
1
#return
elaborate ${DESIGN_NAME}
Loading db file '/home/ff/cs250/tools/synopsys/dc/current/libraries/syn/gtech.db'
Loading db file '/home/ff/cs250/tools/synopsys/dc/current/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'saed32pll_tt1p05v25c_2p5v'
  Loading link library 'saed32sram_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'riscv_top'.
Information: Building the design 'Memory141'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Riscv141'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cache'. (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  ../../src/Cache.v:107: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/Cache.v:108: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/Cache.v:110: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/Cache.v:111: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/Cache.v:112: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/Cache.v:113: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/Cache.v:115: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/Cache.v:228: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 105 in file
	'../../src/Cache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           106            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cache line 120 in file
		'../../src/Cache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| r_cpu_req_data_reg  | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
| r_cpu_req_write_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  r_cpu_req_val_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   reset_count_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|  refill_count_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
| r_cpu_req_addr_reg  | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    cache/214     |  128   |    1    |      7       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_arbiter'. (HDL-193)

Inferred memory devices in process
	in routine riscv_arbiter line 32 in file
		'../../src/riscv_arbiter.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| reg_ic_mem_req_ready_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| reg_dc_mem_req_ready_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'controller'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'../../src/controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
|            69            |    auto/auto     |
|            71            |    auto/auto     |
|            78            |     no/auto      |
===============================================

Statistics for case statements in always block at line 159 in file
	'../../src/controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 201 in file
	'../../src/controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           203            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine controller line 35 in file
		'../../src/controller.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    MemWrite_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine controller line 159 in file
		'../../src/controller.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    DhazardSt_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'datapath'. (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Statistics for case statements in always block at line 215 in file
	'../../src/datapath.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           239            |     no/auto      |
===============================================

Statistics for case statements in always block at line 293 in file
	'../../src/datapath.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           294            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine datapath line 81 in file
		'../../src/datapath.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      PCReg_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine datapath line 103 in file
		'../../src/datapath.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     InstrE_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       PCE_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine datapath line 215 in file
		'../../src/datapath.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALUOutM_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  RegWriteSrcM_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     InstrM_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       PCM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    WriteRegM_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RegFile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   csr_tohost_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    RegWriteM_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   datapath/162   |   32   |   32    |      5       | N  |
|   datapath/170   |   32   |   32    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'ALUdec'. (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../src/ALUdec.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
|            29            |    auto/auto     |
|            52            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ImmProcess'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'../../src/ImmProcess.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)
Warning:  ../../src/ALU.v:33: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 23 in file
	'../../src/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'BranchPro'. (HDL-193)
Warning:  ../../src/BranchPro.v:14: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/BranchPro.v:15: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/BranchPro.v:16: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/BranchPro.v:17: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/BranchPro.v:18: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../src/BranchPro.v:19: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 11 in file
	'../../src/BranchPro.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MemWHB'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'../../src/MemWHB.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            16            |     no/auto      |
|            18            |     no/auto      |
|            24            |    auto/auto     |
|            33            |    auto/auto     |
|            35            |     no/auto      |
|            41            |     no/auto      |
|            47            |    auto/auto     |
|            54            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MemWHB line 14 in file
		'../../src/MemWHB.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    MemWHBout_reg    | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
1
write -hierarchy -format ddc -output ${RESULTS_DIR}/${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
Writing ddc file 'results/riscv_top.elab.ddc'.
1
#return
#################################################################################
# Apply Logical Design Constraints
#################################################################################
source -echo ${DCRM_CONSTRAINTS_INPUT_FILE}
# create clock
create_clock -name clk -period ${CLOCK_PERIOD} [get_pins cpu/clk]
set_clock_uncertainty ${CLOCK_UNCERTAINTY} [get_clocks clk]
#set_clock_groups -asynchronous #  -group { fast_clk } #  -group { slow_clk } 
set_clock_gate_latency -clock [get_clocks *] -stage 0 -fanout_latency {1-inf 0.15} -overwrite
1
#################################################################################
# Apply Additional Optimization Constraints
#################################################################################
# multi-vt flow
set_leakage_optimization true
1
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
#################################################################################
# Compile the Design
#################################################################################
#return
#compile_ultra -gate_clock -no_autoungroup
compile_ultra -no_autoungroup -no_boundary_optimization -no_seq_output_inversion
Information: Performing leakage power optimization. (PWR-850)
Analyzing: "/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32io_wb_tt1p05v25c_2p5v.db"
Analyzing: "/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32pll_tt1p05v25c_2p5v.db"
Analyzing: "/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32sram_tt1p05v25c.db_new"
Library analysis succeeded.
Information: linking reference library : /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/mw/cells_rvt.mw. (PSYN-878)
Information: linking reference library : /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/mw/io_wb.mw. (PSYN-878)
Information: linking reference library : /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/mw/io_pll.mw. (PSYN-878)
Information: linking reference library : /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/mw/saed32sram_tt1p05v25c.mw. (PSYN-878)

  Linking design 'riscv_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /home/cc/ee141/fa14/class/ee141-am/project_skeleton_18_11/dc-syn/build-dc-2014-11-20_17-38/riscv_top.db, etc
  saed32rvt_tt1p05v25c (library) /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32io_wb_tt1p05v25c_2p5v.db
  saed32pll_tt1p05v25c_2p5v (library) /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32pll_tt1p05v25c_2p5v.db
  saed32sram_tt1p05v25c (library) /home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32sram_tt1p05v25c.db_new
  dw_foundation.sldb (library) /home/ff/cs250/tools/synopsys/dc/current/libraries/syn/dw_foundation.sldb


TLU+ File = /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/tluplus/max.tluplus
TLU+ File = /home/ff/ee141/fall14//stdcells/synopsys-32nm/multi_vt/tluplus/min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.3 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.3 |     *     |
============================================================================


Information: There are 254 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
  Loading target library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading target library 'saed32pll_tt1p05v25c_2p5v'
  Loading target library 'saed32sram_tt1p05v25c'
Loaded alib file '../alib/alib-52/saed32rvt_tt1p05v25c.db.alib'
Loaded alib file '../alib/alib-52/saed32io_wb_tt1p05v25c_2p5v.db.alib' (placeholder)
Loaded alib file '../alib/alib-52/saed32pll_tt1p05v25c_2p5v.db.alib' (placeholder)
Loaded alib file '../alib/alib-52/saed32sram_tt1p05v25c.db_new.alib' (placeholder)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cache_0'
Information: Added key list 'DesignWare' to design 'cache_0'. (DDB-72)
Information: The register 'r_cpu_req_data_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[52]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[53]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[54]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[56]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[57]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[58]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[59]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[60]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[61]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[64]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[65]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[66]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[67]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[68]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[69]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[70]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[71]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[72]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[73]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[74]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[75]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[76]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[77]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[78]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[79]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[80]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[81]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[82]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[83]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[84]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[85]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[86]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[87]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[88]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[89]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[90]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[91]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[92]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[93]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[94]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[95]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[96]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[97]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[98]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[99]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[100]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[101]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[102]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[103]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[104]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[105]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[106]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[107]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[108]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[109]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[110]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[111]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[112]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[113]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[114]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[115]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[116]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[117]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[118]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[119]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[120]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[121]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[122]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[123]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[124]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[125]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[126]' is a constant and will be removed. (OPT-1206)
Information: The register 'r_cpu_req_data_reg[127]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'cache_0'.
  Processing 'datapath'
 Implement Synthetic for 'datapath'.
Information: Added key list 'DesignWare' to design 'datapath'. (DDB-72)
  Processing 'MemWHB_0'
  Processing 'riscv_top'
  Processing 'ALU'
 Implement Synthetic for 'ALU'.
  Processing 'controller'
Information: Added key list 'DesignWare' to design 'controller'. (DDB-72)
  Processing 'Memory141'
  Processing 'BranchPro'
Information: Added key list 'DesignWare' to design 'BranchPro'. (DDB-72)
 Implement Synthetic for 'BranchPro'.
  Processing 'Riscv141'
  Processing 'ImmProcess'
  Processing 'ALUdec'
  Processing 'riscv_arbiter'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
  Mapping Optimization (Phase 1)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:17  270205.5      0.00       0.0     185.0                           4106669056.0000
    0:01:17  270205.5      0.00       0.0     185.0                           4106669056.0000
    0:01:17  270205.5      0.00       0.0     185.0                           4106669056.0000
    0:01:17  270205.5      0.00       0.0     185.0                           4106669056.0000
    0:01:17  270205.5      0.00       0.0     185.0                           4106669056.0000
    0:01:17  270205.5      0.00       0.0     185.0                           4106669056.0000
    0:01:17  270205.5      0.00       0.0     185.0                           4106669056.0000
    0:01:17  270205.5      0.00       0.0     185.0                           4106669056.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
    0:01:17  270205.5      0.00       0.0     185.0                           4106669056.0000
    0:01:17  270205.5      0.00       0.0     185.0                           4106669056.0000
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
    0:01:22  269016.9      0.00       0.0      85.8                           3228467968.0000
    0:01:22  269016.9      0.00       0.0      85.8                           3228467968.0000
    0:01:22  269016.9      0.00       0.0      85.8                           3228467968.0000
    0:01:23  269016.9      0.00       0.0      85.8                           3228467968.0000
    0:01:23  269195.8      0.00       0.0      88.4                           3344605696.0000
    0:01:23  269195.8      0.00       0.0      88.4                           3344605696.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:01:23  269195.8      0.00       0.0      88.4                           3344605696.0000
    0:01:23  269195.8      0.00       0.0      88.4                           3344605696.0000
    0:01:23  269195.8      0.00       0.0      88.4                           3344605696.0000
    0:01:23  269195.8      0.00       0.0      88.4                           3344605696.0000
    0:01:23  269195.8      0.00       0.0      88.4                           3344605696.0000
    0:01:23  269195.8      0.00       0.0      88.4                           3344605696.0000
    0:01:23  269195.8      0.00       0.0      88.4                           3344605696.0000
    0:01:23  269195.8      0.00       0.0      88.4                           3344605696.0000
    0:01:24  269151.3      0.00       0.0      87.5                           3342882816.0000
    0:01:24  269151.3      0.00       0.0      87.5                           3342882816.0000
    0:01:24  269151.3      0.00       0.0      87.5                           3342882816.0000
    0:01:25  269151.3      0.00       0.0      87.5                           3342882816.0000
    0:01:25  269151.3      0.00       0.0      87.5                           3342882816.0000
    0:01:25  269151.3      0.00       0.0      87.5                           3342882816.0000
    0:01:25  269151.3      0.00       0.0      87.5                           3342882816.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db'
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32pll_tt1p05v25c_2p5v.db'
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32sram_tt1p05v25c.db_new'
Warning: Design 'riscv_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'mem/dcache/clk': 1418 load(s), 1 driver(s)
  Loading design 'riscv_top'
Warning: Design 'riscv_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)

...

20%...40%...60%...80%...100% done.


 Collecting Buffer Trees ... Found 2336

 Processing Buffer Trees ... 

    [234]  10% ...
    [468]  20% ...
    [702]  30% ...
    [936]  40% ...
    [1170]  50% ...
    [1404]  60% ...
    [1638]  70% ...
    [1872]  80% ...
    [2106]  90% ...

Warning: Skipping high-fanout net 'mem/dcache/clk' because it is drc disabled net. (PSYN-1002)
Information: Identified 188 drivers for buffer tree removal. (HFS-800)
Information: Automatic high-fanout synthesis in progress for high fanout nets. (PSYN-869)
Information: Identified 635 drivers for buffer tree insertion. (HFS-801)

    [2336] 100% Done ...


Information: Automatic high-fanout synthesis deletes 175 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 3373 new cells. (PSYN-864)


Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:54  276475.5      0.00       0.0   11609.4                           5634450944.0000
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
    0:01:55  276475.5      0.00       0.0   11609.4                           5634450944.0000
    0:01:58  275728.6      0.00       0.0   11382.8                           4970966528.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------
    0:01:58  275728.6      0.00       0.0   11382.8                           4970966528.0000
    0:02:07  280958.1      0.00       0.0       9.7                           6458512896.0000
    0:02:07  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:07  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:07  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:07  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:07  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:07  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:08  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:09  281093.3      0.00       0.0       9.7                           6502175744.0000
    0:02:16  275903.2      0.00       0.0       9.6                           4768083456.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning High Effort Optimization Phase
  ----------------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Timing Optimization
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:16  275903.2      0.00       0.0       9.6                           4768083456.0000
    0:02:16  275903.2      0.00       0.0       9.6                           4768083456.0000
    0:02:19  275849.5      0.00       0.0      15.5                           4739997696.0000
    0:02:19  275849.5      0.00       0.0      15.5                           4739997696.0000
    0:02:20  275849.5      0.00       0.0      15.5                           4739997696.0000
    0:02:20  275849.5      0.00       0.0      15.5                           4739997696.0000
    0:02:20  275849.5      0.00       0.0      15.5                           4739997696.0000
    0:02:20  275849.5      0.00       0.0      15.5                           4739997696.0000
    0:02:20  275849.5      0.00       0.0      15.5                           4739997696.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  High Effort Optimization Phase Complete
  ---------------------------------------

Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
    0:02:24  275819.0      0.00       0.0      22.8                           4254536448.0000

  Optimization Complete
  ---------------------
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db'
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32pll_tt1p05v25c_2p5v.db'
Loading db file '/home/ff/ee141/fall14/stdcells/synopsys-32nm/multi_vt/db/saed32sram_tt1p05v25c.db_new'
  Loading target library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading target library 'saed32pll_tt1p05v25c_2p5v'
  Loading target library 'saed32sram_tt1p05v25c'
Warning: Reference PLL contains internal pins with clock attribute. (TIM-103)
1
#compile
check_design
 
****************************************
check_design summary:
Version:     G-2012.06-SP3
Date:        Thu Nov 20 17:41:38 2014
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    130
    Unconnected ports (LINT-28)                                   130

Cells                                                              44
    Connected to power or ground (LINT-32)                         39
    Nets connected to multiple pins on same cell (LINT-33)          5
--------------------------------------------------------------------------------

Warning: In design 'Memory141', port 'dcache_addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Memory141', port 'dcache_addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Memory141', port 'icache_addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Memory141', port 'icache_addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[95]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[94]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[93]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[92]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[91]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[90]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[89]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[88]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[87]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[86]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[85]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[84]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[83]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[82]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[81]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[80]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[79]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[78]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[77]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[76]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[75]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[74]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[73]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[72]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[71]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[63]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[62]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[61]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[60]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[59]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[58]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[57]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[56]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[55]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[54]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[53]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[52]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[51]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[50]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[49]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[48]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[47]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[46]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[45]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[44]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[31]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[29]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[28]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[27]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[26]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[25]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[11]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[10]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[9]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[8]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'datapath_contents[7]' is not connected to any nets. (LINT-28)
Warning: In design 'datapath', port 'dpath_controls_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'datapath', port 'hazard_controls[2]' is not connected to any nets. (LINT-28)
Warning: In design 'datapath', port 'hazard_controls[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ImmProcess', port 'Imm[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ImmProcess', port 'Imm[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ImmProcess', port 'Imm[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ImmProcess', port 'Imm[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ImmProcess', port 'Imm[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ImmProcess', port 'Imm[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ImmProcess', port 'Imm[0]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_0', port 'Adr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'MemWHB_1', port 'Adr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[31]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[30]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[29]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[28]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[27]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[26]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[25]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[24]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[23]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[22]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[21]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[20]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[19]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[18]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[17]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[16]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[15]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[14]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[13]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[12]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[11]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[10]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[9]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[8]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[7]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[6]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[5]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[4]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[3]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[2]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[1]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_data[0]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_write[3]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_write[2]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_write[1]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cpu_req_write[0]' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_req_data_ready' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'icache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_resp_nack' is connected to logic 0. 
Warning: In design 'Memory141', a pin on submodule 'dcache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_resp_nack' is connected to logic 0. 
Warning: In design 'Memory141', the same net is connected to more than one pin on submodule 'icache'. (LINT-33)
   Net 'net67153' is connected to pins 'cpu_req_data[31]', 'cpu_req_data[30]'', 'cpu_req_data[29]', 'cpu_req_data[28]', 'cpu_req_data[27]', 'cpu_req_data[26]', 'cpu_req_data[25]', 'cpu_req_data[24]', 'cpu_req_data[23]', 'cpu_req_data[22]', 'cpu_req_data[21]', 'cpu_req_data[20]', 'cpu_req_data[19]', 'cpu_req_data[18]', 'cpu_req_data[17]', 'cpu_req_data[16]', 'cpu_req_data[15]', 'cpu_req_data[14]', 'cpu_req_data[13]', 'cpu_req_data[12]', 'cpu_req_data[11]', 'cpu_req_data[10]', 'cpu_req_data[9]', 'cpu_req_data[8]', 'cpu_req_data[7]', 'cpu_req_data[6]', 'cpu_req_data[5]', 'cpu_req_data[4]', 'cpu_req_data[3]', 'cpu_req_data[2]', 'cpu_req_data[1]', 'cpu_req_data[0]', 'cpu_req_write[3]', 'cpu_req_write[2]', 'cpu_req_write[1]', 'cpu_req_write[0]', 'mem_req_data_ready', 'mem_resp_nack'.
Warning: In design 'datapath', the same net is connected to more than one pin on submodule 'Dut2'. (LINT-33)
   Net 'datapath_contents[6]' is connected to pins 'Imm[6]', 'opcode[6]''.
Warning: In design 'datapath', the same net is connected to more than one pin on submodule 'Dut2'. (LINT-33)
   Net 'datapath_contents[4]' is connected to pins 'Imm[4]', 'opcode[4]''.
Warning: In design 'datapath', the same net is connected to more than one pin on submodule 'Dut2'. (LINT-33)
   Net 'datapath_contents[1]' is connected to pins 'Imm[1]', 'opcode[1]''.
Warning: In design 'datapath', the same net is connected to more than one pin on submodule 'Dut2'. (LINT-33)
   Net 'datapath_contents[0]' is connected to pins 'Imm[0]', 'opcode[0]''.
1
#################################################################################
# Write Out Final Design and Reports
#
#        .ddc:   Recommended binary format used for subsequent Design Compiler sessions
#        .v  :   Verilog netlist for ASCII flow (Formality, PrimeTime, VCS)
#        .sdf:   SDF backannotated topographical mode timing for PrimeTime
#        .sdc:   SDC constraints for ASCII flow
#
#################################################################################
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
set_svf -off
1
write -format ddc -hierarchy -output ${RESULTS_DIR}/${DCRM_FINAL_DDC_OUTPUT_FILE}
Writing ddc file 'results/riscv_top.mapped.ddc'.
1
write -f verilog -hierarchy -output ${RESULTS_DIR}/${DCRM_FINAL_VERILOG_OUTPUT_FILE}
Writing verilog file '/home/cc/ee141/fa14/class/ee141-am/project_skeleton_18_11/dc-syn/build-dc-2014-11-20_17-38/results/riscv_top.mapped.v'.
1
write_sdc -nosplit ${RESULTS_DIR}/${DCRM_FINAL_SDC_OUTPUT_FILE}
1
write_sdf ${RESULTS_DIR}/${DCRM_DCT_FINAL_SDF_OUTPUT_FILE}
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/cc/ee141/fa14/class/ee141-am/project_skeleton_18_11/dc-syn/build-dc-2014-11-20_17-38/results/riscv_top.mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'riscv_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
source find_regs.tcl
find_regs ${STRIP_PATH}
#################################################################################
# Generate Final Reports
#################################################################################
report_qor > ${REPORTS_DIR}/${DCRM_FINAL_QOR_REPORT}
report_timing -input_pins -capacitance -transition_time -nets -significant_digits 4 -nosplit -nworst 10 -max_paths 10 > ${REPORTS_DIR}/${DESIGN_NAME}.mapped.timing.rpt
report_area -hierarchy -physical -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}
report_area -hierarchy -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}
report_power -nosplit -hier > ${REPORTS_DIR}/${DCRM_FINAL_POWER_REPORT}
report_clock_gating -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_CLOCK_GATING_REPORT}
report_reference -nosplit -hierarchy > ${REPORTS_DIR}/${DESIGN_NAME}.mapped.reference.rpt
report_resources -nosplit -hierarchy > ${REPORTS_DIR}/${DESIGN_NAME}.mapped.resources.rpt
exit

Thank you...
