/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [24:0] _01_;
  wire [10:0] _02_;
  reg [26:0] _03_;
  reg [7:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [28:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [30:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire [21:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = !(celloutsig_0_5z ? celloutsig_0_10z : celloutsig_0_14z);
  assign celloutsig_1_0z = ~((in_data[174] | in_data[105]) & in_data[164]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_2z) & celloutsig_1_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_10z | _00_) & celloutsig_0_10z);
  assign celloutsig_0_21z = celloutsig_0_11z ^ celloutsig_0_16z;
  reg [3:0] _10_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 4'h0;
    else _10_ <= { celloutsig_0_26z, celloutsig_0_41z, celloutsig_0_22z, celloutsig_0_50z };
  assign out_data[35:32] = _10_;
  reg [10:0] _11_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 11'h000;
    else _11_ <= { in_data[73:72], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _00_, _02_[9:8], _01_[24:19], _02_[1:0] } = _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 27'h0000000;
    else _03_ <= { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 8'h00;
    else _04_ <= { _03_[17:14], celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_33z = _04_[2:0] & { celloutsig_0_29z[1:0], celloutsig_0_24z };
  assign celloutsig_0_36z = celloutsig_0_27z[28:7] & { celloutsig_0_31z[19:6], celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_29z };
  assign celloutsig_1_15z = { in_data[176:165], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z } & { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_13z = { _02_[8], _01_[24:19], _02_[1:0], celloutsig_0_10z } & celloutsig_0_6z[9:0];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >= { in_data[151], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[140:139], celloutsig_1_5z } >= { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_9z = in_data[76:73] >= { celloutsig_0_6z[2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_22z = celloutsig_0_17z[5:1] >= { _00_, _02_[9:8], _01_[24], celloutsig_0_1z };
  assign celloutsig_0_30z = celloutsig_0_27z[26:15] >= { celloutsig_0_27z[22:13], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_50z = celloutsig_0_36z[13:11] > _03_[15:13];
  assign celloutsig_0_58z = celloutsig_0_31z[30:23] > { _01_[22:21], celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_33z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z } > { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z } > { celloutsig_1_9z[2:0], celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_26z = { celloutsig_0_17z, celloutsig_0_15z } > { celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_0_0z = in_data[90:60] <= in_data[51:21];
  assign celloutsig_1_19z = in_data[188:169] <= in_data[123:104];
  assign celloutsig_0_10z = celloutsig_0_8z[3:1] <= celloutsig_0_8z[3:1];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z } && { in_data[142:140], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_5z = ! { in_data[44], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_24z = { _03_[11:0], celloutsig_0_0z } || { celloutsig_0_6z[12:1], celloutsig_0_5z };
  assign celloutsig_0_11z = celloutsig_0_1z & ~(celloutsig_0_4z);
  assign celloutsig_0_15z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_0_23z = celloutsig_0_1z & ~(celloutsig_0_2z);
  assign celloutsig_0_8z = { in_data[81:80], celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, _01_[20:19], _02_[1] };
  assign celloutsig_0_18z = { _01_[23:20], celloutsig_0_10z, celloutsig_0_2z } % { 1'h1, _03_[15:11] };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } != { in_data[93:88], celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[171:146], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } != { in_data[183:158], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_9z[2:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_3z } != { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[81:78] != { in_data[49:47], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_13z[8:0], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_1z } != { celloutsig_0_6z[10:0], celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_6z[14:6], celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_22z } != { _03_[23:9], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_17z = { _02_[9:8], _01_[24:21] } | { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_27z = { in_data[55:50], celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_13z } | { celloutsig_0_13z[6:5], celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_29z = { _03_[15:14], celloutsig_0_16z } | { celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_22z };
  assign celloutsig_1_1z = | { in_data[174:164], celloutsig_1_0z };
  assign celloutsig_1_4z = | in_data[156:143];
  assign celloutsig_0_3z = | { in_data[48:46], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_10z = | { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, in_data[129:123] };
  assign celloutsig_0_41z = ~^ { celloutsig_0_29z[2:1], celloutsig_0_26z, celloutsig_0_2z };
  assign celloutsig_0_2z = ^ { in_data[76:75], celloutsig_0_1z };
  assign celloutsig_1_9z = { in_data[186], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } >> { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_6z = { in_data[90:75], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z } <<< { in_data[71:56], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_3z } <<< { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_31z = { celloutsig_0_6z[17:10], celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_9z } <<< { _03_[24:2], _04_ };
  assign _01_[18:0] = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_33z };
  assign { _02_[10], _02_[7:2] } = { _00_, _01_[24:19] };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z };
endmodule
