<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p186" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_186{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_186{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_186{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_186{left:69px;bottom:1084px;}
#t5_186{left:95px;bottom:1088px;letter-spacing:-0.28px;word-spacing:-0.34px;}
#t6_186{left:69px;bottom:1061px;}
#t7_186{left:95px;bottom:1065px;letter-spacing:-0.27px;word-spacing:-0.34px;}
#t8_186{left:69px;bottom:1038px;}
#t9_186{left:95px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ta_186{left:69px;bottom:1015px;}
#tb_186{left:95px;bottom:1019px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tc_186{left:69px;bottom:993px;}
#td_186{left:95px;bottom:996px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#te_186{left:69px;bottom:970px;}
#tf_186{left:95px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_186{left:69px;bottom:947px;}
#th_186{left:95px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_186{left:69px;bottom:924px;}
#tj_186{left:95px;bottom:927px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tk_186{left:69px;bottom:901px;}
#tl_186{left:95px;bottom:904px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#tm_186{left:69px;bottom:878px;}
#tn_186{left:95px;bottom:881px;letter-spacing:-0.32px;word-spacing:-0.34px;}
#to_186{left:69px;bottom:855px;}
#tp_186{left:95px;bottom:859px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tq_186{left:69px;bottom:832px;}
#tr_186{left:95px;bottom:836px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#ts_186{left:69px;bottom:809px;}
#tt_186{left:95px;bottom:813px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#tu_186{left:69px;bottom:786px;}
#tv_186{left:95px;bottom:790px;letter-spacing:-0.26px;word-spacing:-0.39px;}
#tw_186{left:69px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_186{left:69px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_186{left:69px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_186{left:69px;bottom:707px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t10_186{left:69px;bottom:639px;letter-spacing:0.16px;}
#t11_186{left:150px;bottom:639px;letter-spacing:0.2px;word-spacing:0.06px;}
#t12_186{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_186{left:69px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_186{left:69px;bottom:573px;letter-spacing:-0.13px;}
#t15_186{left:95px;bottom:573px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t16_186{left:69px;bottom:548px;letter-spacing:-0.14px;}
#t17_186{left:95px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t18_186{left:69px;bottom:524px;letter-spacing:-0.14px;}
#t19_186{left:95px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_186{left:69px;bottom:499px;letter-spacing:-0.14px;}
#t1b_186{left:95px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_186{left:69px;bottom:475px;letter-spacing:-0.14px;}
#t1d_186{left:95px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_186{left:69px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_186{left:69px;bottom:434px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1g_186{left:69px;bottom:417px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1h_186{left:69px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1i_186{left:69px;bottom:342px;letter-spacing:0.13px;}
#t1j_186{left:151px;bottom:342px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1k_186{left:69px;bottom:318px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1l_186{left:69px;bottom:301px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t1m_186{left:69px;bottom:284px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_186{left:69px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1o_186{left:69px;bottom:250px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t1p_186{left:69px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t1q_186{left:69px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1r_186{left:69px;bottom:192px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1s_186{left:69px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1t_186{left:69px;bottom:159px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1u_186{left:69px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1v_186{left:69px;bottom:118px;letter-spacing:-0.13px;}
#t1w_186{left:95px;bottom:118px;letter-spacing:-0.14px;word-spacing:0.02px;}

.s1_186{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_186{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_186{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_186{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_186{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_186{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts186" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg186Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg186" style="-webkit-user-select: none;"><object width="935" height="1210" data="186/186.svg" type="image/svg+xml" id="pdf186" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_186" class="t s1_186">5-24 </span><span id="t2_186" class="t s1_186">Vol. 3A </span>
<span id="t3_186" class="t s2_186">PROTECTION </span>
<span id="t4_186" class="t s3_186">• </span><span id="t5_186" class="t s4_186">LTR — Load task register. </span>
<span id="t6_186" class="t s3_186">• </span><span id="t7_186" class="t s4_186">LIDT — Load IDT register. </span>
<span id="t8_186" class="t s3_186">• </span><span id="t9_186" class="t s4_186">MOV (control registers) — Load and store control registers. </span>
<span id="ta_186" class="t s3_186">• </span><span id="tb_186" class="t s4_186">LMSW — Load machine status word. </span>
<span id="tc_186" class="t s3_186">• </span><span id="td_186" class="t s4_186">CLTS — Clear task-switched flag in register CR0. </span>
<span id="te_186" class="t s3_186">• </span><span id="tf_186" class="t s4_186">MOV (debug registers) — Load and store debug registers. </span>
<span id="tg_186" class="t s3_186">• </span><span id="th_186" class="t s4_186">INVD — Invalidate cache, without writeback. </span>
<span id="ti_186" class="t s3_186">• </span><span id="tj_186" class="t s4_186">WBINVD — Invalidate cache, with writeback. </span>
<span id="tk_186" class="t s3_186">• </span><span id="tl_186" class="t s4_186">INVLPG —Invalidate TLB entry. </span>
<span id="tm_186" class="t s3_186">• </span><span id="tn_186" class="t s4_186">HLT— Halt processor. </span>
<span id="to_186" class="t s3_186">• </span><span id="tp_186" class="t s4_186">RDMSR — Read Model-Specific Registers. </span>
<span id="tq_186" class="t s3_186">• </span><span id="tr_186" class="t s4_186">WRMSR —Write Model-Specific Registers. </span>
<span id="ts_186" class="t s3_186">• </span><span id="tt_186" class="t s4_186">RDPMC — Read Performance-Monitoring Counter. </span>
<span id="tu_186" class="t s3_186">• </span><span id="tv_186" class="t s4_186">RDTSC — Read Time-Stamp Counter. </span>
<span id="tw_186" class="t s4_186">Some of the privileged instructions are available only in the more recent families of Intel 64 and IA-32 processors </span>
<span id="tx_186" class="t s4_186">(see Section 23.13, “New Instructions In the Pentium and Later IA-32 Processors”). </span>
<span id="ty_186" class="t s4_186">The PCE and TSD flags in register CR4 (bits 4 and 2, respectively) enable the RDPMC and RDTSC instructions, </span>
<span id="tz_186" class="t s4_186">respectively, to be executed at any CPL. </span>
<span id="t10_186" class="t s5_186">5.10 </span><span id="t11_186" class="t s5_186">POINTER VALIDATION </span>
<span id="t12_186" class="t s4_186">When operating in protected mode, the processor validates all pointers to enforce protection between segments </span>
<span id="t13_186" class="t s4_186">and maintain isolation between privilege levels. Pointer validation consists of the following checks: </span>
<span id="t14_186" class="t s4_186">1. </span><span id="t15_186" class="t s4_186">Checking access rights to determine if the segment type is compatible with its use. </span>
<span id="t16_186" class="t s4_186">2. </span><span id="t17_186" class="t s4_186">Checking read/write rights. </span>
<span id="t18_186" class="t s4_186">3. </span><span id="t19_186" class="t s4_186">Checking if the pointer offset exceeds the segment limit. </span>
<span id="t1a_186" class="t s4_186">4. </span><span id="t1b_186" class="t s4_186">Checking if the supplier of the pointer is allowed to access the segment. </span>
<span id="t1c_186" class="t s4_186">5. </span><span id="t1d_186" class="t s4_186">Checking the offset alignment. </span>
<span id="t1e_186" class="t s4_186">The processor automatically performs first, second, and third checks during instruction execution. Software must </span>
<span id="t1f_186" class="t s4_186">explicitly request the fourth check by issuing an ARPL instruction. The fifth check (offset alignment) is performed </span>
<span id="t1g_186" class="t s4_186">automatically at privilege level 3 if alignment checking is turned on. Offset alignment does not affect isolation of </span>
<span id="t1h_186" class="t s4_186">privilege levels. </span>
<span id="t1i_186" class="t s6_186">5.10.1 </span><span id="t1j_186" class="t s6_186">Checking Access Rights (LAR Instruction) </span>
<span id="t1k_186" class="t s4_186">When the processor accesses a segment using a far pointer, it performs an access rights check on the segment </span>
<span id="t1l_186" class="t s4_186">descriptor pointed to by the far pointer. This check is performed to determine if type and privilege level (DPL) of the </span>
<span id="t1m_186" class="t s4_186">segment descriptor are compatible with the operation to be performed. For example, when making a far call in </span>
<span id="t1n_186" class="t s4_186">protected mode, the segment-descriptor type must be for a conforming or nonconforming code segment, a call </span>
<span id="t1o_186" class="t s4_186">gate, a task gate, or a TSS. Then, if the call is to a nonconforming code segment, the DPL of the code segment must </span>
<span id="t1p_186" class="t s4_186">be equal to the CPL, and the RPL of the code segment’s segment selector must be less than or equal to the DPL. If </span>
<span id="t1q_186" class="t s4_186">type or privilege level are found to be incompatible, the appropriate exception is generated. </span>
<span id="t1r_186" class="t s4_186">To prevent type incompatibility exceptions from being generated, software can check the access rights of a </span>
<span id="t1s_186" class="t s4_186">segment descriptor using the LAR (load access rights) instruction. The LAR instruction specifies the segment </span>
<span id="t1t_186" class="t s4_186">selector for the segment descriptor whose access rights are to be checked and a destination register. The instruc- </span>
<span id="t1u_186" class="t s4_186">tion then performs the following operations: </span>
<span id="t1v_186" class="t s4_186">1. </span><span id="t1w_186" class="t s4_186">Check that the segment selector is not null. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
