/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */

//#include <stdio.h>
//#include "platform.h"
//#include "xil_printf.h"
//#include "xil_io.h"
//#include "xparameters.h"
//#include "xaxidma.h"
//#include "xil_cache.h"
//
///* DEFINE */
//#define AXI_BASE XPAR_AXI_IP_0_S00_AXI_BASEADDR
//
//#define REG_CTRL   (AXI_BASE + 0x00)  // slv_reg0
//#define REG_MODE   (AXI_BASE + 0x04)  // slv_reg1
//#define REG_STATUS (AXI_BASE + 0x08)  // slv_reg2
//
//#define DMA_DEV_ID     XPAR_AXIDMA_0_DEVICE_ID
//#define TX_BUFFER_BASE 0x01000000   // DDR safe region
//#define MAX_PKT_LEN    64            // bytes
//
///* GLOBAL */
//XAxiDma AxiDma;
//u32 *TxBufferPtr = (u32 *)TX_BUFFER_BASE;
//
///* FUNCTION */
//int init_dma() {
//    XAxiDma_Config *CfgPtr;
//
//    CfgPtr = XAxiDma_LookupConfig(DMA_DEV_ID);
//    if (!CfgPtr) return XST_FAILURE;
//
//    if (XAxiDma_CfgInitialize(&AxiDma, CfgPtr) != XST_SUCCESS)
//        return XST_FAILURE;
//
//    if (XAxiDma_HasSg(&AxiDma)) {
//        xil_printf("DMA configured as SG\n");
//        return XST_FAILURE;
//    }
//
//    return XST_SUCCESS;
//}
//
//int dma_send() {
//    int i;
//
//    for (i = 0; i < MAX_PKT_LEN/4; i++)
//        TxBufferPtr[i] = i;   // test pattern
//
//    Xil_DCacheFlushRange((UINTPTR)TxBufferPtr, MAX_PKT_LEN);
//
//    return XAxiDma_SimpleTransfer(
//        &AxiDma,
//        (UINTPTR)TxBufferPtr,
//        MAX_PKT_LEN,
//        XAXIDMA_DMA_TO_DEVICE
//    );
//}
//
//
//int main()
//{
////    print("Image Rotation AXI Demo\n\r");
////
////    // chọn mode
////    Xil_Out32(REG_MODE, 0x1);   // mirror demo
////
////    // start = 1
////    Xil_Out32(REG_CTRL, 0x1);
////    for (int i = 0; i < 8; i++) {
////            xil_printf("Pixel %d -> %d\r\n", i, i + 20);
////        }
////
////    // đợi
////    for (volatile int i = 0; i < 1000000; i++);
////
////    // stop
////    Xil_Out32(REG_CTRL, 0x0);
////
////    print("Done\n\r");
////    return 0;
//
//	xil_printf("AXI DMA Stream Test\r\n");
//
//	    if (init_dma() != XST_SUCCESS) {
//	        xil_printf("DMA init failed\r\n");
//	        return -1;
//	    }
//
//	    xil_printf("Sending stream...\r\n");
//	    dma_send();
//
//	    while (XAxiDma_Busy(&AxiDma, XAXIDMA_DMA_TO_DEVICE));
//
//	    xil_printf("Done!\r\n");
//	    return 0;
//
//}

#include <stdio.h>
#include "xil_printf.h"
#include "xparameters.h"
#include "xaxidma.h"
#include "xil_cache.h"

#define BRAM_BASE_ADDR   0x40000000
#define DMA_DEV_ID       XPAR_AXIDMA_0_DEVICE_ID
#define TEST_SIZE        16   // số word 32-bit

XAxiDma AxiDma;

int main()
{
    int Status;
    int i;
    XAxiDma_Config *CfgPtr;
    u32 *bram_ptr = (u32 *)BRAM_BASE_ADDR;

    xil_printf("AXI DMA MM2S test start\r\n");

    /* Khởi tạo DMA */
    CfgPtr = XAxiDma_LookupConfig(DMA_DEV_ID);
    if (!CfgPtr) {
        xil_printf("No DMA config found\r\n");
        return -1;
    }

    Status = XAxiDma_CfgInitialize(&AxiDma, CfgPtr);
    if (Status != XST_SUCCESS) {
        xil_printf("DMA init failed\r\n");
        return -1;
    }

    if (XAxiDma_HasSg(&AxiDma)) {
        xil_printf("DMA configured as SG mode, not simple mode\r\n");
        return -1;
    }

    /* Ghi dữ liệu test vào BRAM */
    for (i = 0; i < TEST_SIZE; i++) {
        bram_ptr[i] = 0xA0000000 + i;
        xil_printf("BRAM[%d] = 0x%08x\r\n", i, bram_ptr[i]);
    }

    Xil_DCacheFlushRange((UINTPTR)bram_ptr, TEST_SIZE * 4);

    /* Start DMA MM2S */
    Status = XAxiDma_SimpleTransfer(
        &AxiDma,
        (UINTPTR)bram_ptr,
        TEST_SIZE * 4,
        XAXIDMA_DMA_TO_DEVICE   // MM2S
    );

    if (Status != XST_SUCCESS) {
        xil_printf("DMA transfer failed\r\n");
        return -1;
    }

    xil_printf("DMA transfer started...\r\n");

    /* Chờ DMA xong */
    while (XAxiDma_Busy(&AxiDma, XAXIDMA_DMA_TO_DEVICE));

    xil_printf("DMA transfer done!\r\n");

    while (1); // giữ chương trình
}

