<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1767147780" />
    <testcase name="test_uart_tx_reset" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="133" time="0.00036907196044921875" sim_time_ns="50.0" ratio_time="135474.93540051678" />
    <testcase name="test_uart_tx_single_byte" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="143" time="0.022368907928466797" sim_time_ns="82540.0" ratio_time="3689943.213318838" />
    <testcase name="test_uart_tx_multiple_bytes" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="154" time="0.09882211685180664" sim_time_ns="364690.0" ratio_time="3690368.2254336653" />
    <testcase name="test_uart_tx_edge_cases" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="172" time="0.048249006271362305" sim_time_ns="169360.0" ratio_time="3510124.105924268" />
    <testcase name="test_uart_tx_timing" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="184" time="0.029544830322265625" sim_time_ns="86880.0" ratio_time="2940615.9741768884" />
    <testcase name="test_uart_rx_reset" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="201" time="7.009506225585938e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_single_byte" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="211" time="2.4080276489257812e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_multiple_bytes" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="226" time="2.193450927734375e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_edge_cases" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="242" time="2.193450927734375e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_false_start" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="256" time="2.193450927734375e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_rx_framing_error" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="272" time="2.0265579223632812e-05" sim_time_ns="0.0" ratio_time="0.0" />
    <testcase name="test_uart_loopback_single" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="288" time="0.021898269653320312" sim_time_ns="82530.0" ratio_time="3768790.9276195453" />
    <testcase name="test_uart_loopback_multiple" classname="tests.test_uart" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart.py" lineno="307" time="0.07314419746398926" sim_time_ns="256170.0" ratio_time="3502260.0408749986" />
  </testsuite>
</testsuites>