
cnc.elf:     file format elf32-littlenios2
cnc.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x01000000

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00000164 memsz 0x00000164 flags r-x
    LOAD off    0x00001800 vaddr 0x00080800 paddr 0x00080800 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00002000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00007694 memsz 0x00007b6c flags rwx

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  00080800  00080800  00001800  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000164  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00005968  01000000  01000000  00002000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000032c  01005968  01005968  00007968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001a00  01005c94  01005c94  00007c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000004d8  01007694  01007694  00009694  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  00009694  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000750  00000000  00000000  000096c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00001018  00000000  00000000  00009e10  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000d2e8  00000000  00000000  0000ae28  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004129  00000000  00000000  00018110  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000b501  00000000  00000000  0001c239  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000ec0  00000000  00000000  0002773c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002690  00000000  00000000  000285fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000043bf  00000000  00000000  0002ac8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0002f04c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000748  00000000  00000000  0002f090  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  000323d1  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  000323d4  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000323d9  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000323da  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  000323db  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  000323df  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  000323e3  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  000323e7  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000006  00000000  00000000  000323f2  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000006  00000000  00000000  000323f8  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000008  00000000  00000000  000323fe  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000017  00000000  00000000  00032406  2**0
                  CONTENTS, READONLY
 29 .jdi          000048a9  00000000  00000000  0003241d  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     000933a6  00000000  00000000  00036cc6  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00080800 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
01000000 l    d  .text	00000000 .text
01005968 l    d  .rodata	00000000 .rodata
01005c94 l    d  .rwdata	00000000 .rwdata
01007694 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
01000034 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 LCD.c
00000000 l    df *ABS*	00000000 Test.c
00000000 l    df *ABS*	00000000 hello_led.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
010010c4 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
01005cc4 l     O .rwdata	000000d8 cfi_flash_0
01005d9c l     O .rwdata	000000c8 epcs_controller
01005e64 l     O .rwdata	00001060 jtag_uart_0
01006ec4 l     O .rwdata	00000120 lcd_16207_0
01006fe4 l     O .rwdata	000000c4 uart_0
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
01001b2c l     F .text	00000060 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
01002a38 l     F .text	00000058 altera_avalon_jtag_uart_timeout
01002b10 l     F .text	00000108 altera_avalon_jtag_uart_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
01002f88 l     F .text	00000084 lcd_write_command
0100300c l     F .text	0000019c lcd_repaint_screen
0100765c l     O .rwdata	00000004 colstart
010031a8 l     F .text	00000078 alt_lcd_16207_timeout
01003220 l     F .text	000000a0 lcd_clear_screen
010033a4 l     F .text	00000080 lcd_scroll_up
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
01003950 l     F .text	0000003c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
010039e4 l     F .text	00000144 altera_avalon_uart_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00000000 l    df *ABS*	00000000 epcs_commands.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev.c
010044f4 l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
01004794 l     F .text	00000088 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
01004d28 l     F .text	00000150 alt_write_word_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
01004e78 l     F .text	00000108 alt_unlock_block_intel
01005108 l     F .text	000000a0 alt_write_word_intel
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
01005b0f l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
01007250 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0100579c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
01002448 g     F .text	00000038 alt_epcs_flash_get_info
0100137c g     F .text	00000064 alt_main
01001f54 g     F .text	0000001c alt_read_query_entry_32bit
010078dc g     O .bss	00000100 alt_irq
01001794 g     F .text	00000190 alt_flash_cfi_write
01007698 g     O .bss	00000001 pendant_keys
01007650 g     O .rwdata	00000006 ether_addr
01000494 g     F .text	000001b8 ReceivePacket
01000130 g     F .text	00000104 LCD_Test
00000000  w      *UND*	00000000 __errno
01003fb0 g     F .text	000000d0 epcs_sector_erase
01001f9c g     F .text	00000018 alt_write_flash_command_32bit_device_16bit_mode
00080800 g     F .entry	00000000 __reset
01007699 g     O .bss	00000001 temp_but
010014f8 g     F .text	000001d8 alt_flash_program_block
010076d8 g     O .bss	00000004 errno
01000c7c g     F .text	0000021c DM9000_init
010076c8 g     O .bss	00000004 alt_argv
0100f650 g       *ABS*	00000000 _gp
010013e0 g     F .text	00000004 usleep
00080800 g       *ABS*	00000000 __alt_mem_epcs_controller
010076dc g     O .bss	00000200 RXT
010070d0 g     O .rwdata	00000180 alt_fd_list
010003a4 g     F .text	00000040 receiver_interupts
0100426c g     F .text	00000058 epcs_write_status_register
010052cc g     F .text	00000094 alt_find_dev
01005530 g     F .text	000000a0 memcpy
0100481c g     F .text	0000008c alt_io_redirect
01005968 g       *ABS*	00000000 __DTOR_END__
01000320 g     F .text	0000001c iow
01002500 g     F .text	000000d0 alt_epcs_flash_write_block
0100769a g     O .bss	00000001 igpio_31_24
01002ca0 g     F .text	0000016c altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
01001200 g     F .text	00000008 __udivsi3
01005084 g     F .text	00000084 alt_program_intel
010044f0 g     F .text	00000004 alt_dcache_flush
01007670 g     O .rwdata	00000004 alt_max_fd
01001f28 g     F .text	00000014 alt_read_query_entry_8bit
01004f80 g     F .text	00000104 alt_erase_block_intel
010012bc g     F .text	000000c0 alt_irq_register
0100769c g     O .bss	00000004 temp
01002974 g     F .text	00000054 alt_epcs_flash_erase_block
01007690 g     O .rwdata	00000004 _global_impure_ptr
01003ed0 g     F .text	0000004c epcs_exit_4_bytes_mode
010076a0 g     O .bss	00000004 aaa
01007b6c g       *ABS*	00000000 __bss_end
0100470c g     F .text	00000088 alt_iic_isr_register
01004ac4 g     F .text	000000c0 alt_tick
01003b28 g     F .text	00000040 altera_avalon_uart_init
01007688 g     O .rwdata	00000004 __ctype_ptr
010076a4 g     O .bss	00000001 button
01004670 g     F .text	00000018 alt_ic_irq_enabled
01004a90 g     F .text	00000034 alt_alarm_stop
010076c0 g     O .bss	00000004 alt_irq_active
000000ec g     F .exceptions	00000098 alt_irq_handler
010070a8 g     O .rwdata	00000028 alt_dev_null
01001abc g     F .text	00000070 alt_set_flash_algorithm_func
010076a8 g     O .bss	00000004 packet_num
01002014 g     F .text	00000010 alt_write_flash_command_8bit_device_8bit_mode
01007668 g     O .rwdata	00000008 alt_dev_list
010002bc g     F .text	00000064 basic_test
01001b8c g     F .text	0000009c alt_check_primary_table
01007694 g     O .bss	00000004 to_send
01001208 g     F .text	00000008 __umodsi3
01001768 g     F .text	0000002c alt_flash_cfi_read
01001fc8 g     F .text	0000000c alt_write_native_8bit
01003e44 g     F .text	00000054 epcs_read_electronic_signature
01007b6c g       *ABS*	00000000 end
01001fec g     F .text	00000028 alt_write_flash_command_16bit_device_8bit_mode
01003424 g     F .text	000004cc altera_avalon_lcd_16207_write
01003ca8 g     F .text	00000138 altera_avalon_uart_write
01001c28 g     F .text	00000300 alt_read_cfi_table
01002a90 g     F .text	00000080 altera_avalon_jtag_uart_init
010076ac g     O .bss	00000004 i
01005964 g       *ABS*	00000000 __CTOR_LIST__
01800000 g       *ABS*	00000000 __alt_stack_pointer
01003900 g     F .text	00000050 alt_avalon_timer_sc_init
0100399c g     F .text	00000010 altera_avalon_uart_write_fd
0100398c g     F .text	00000010 altera_avalon_uart_close_fd
01002e0c g     F .text	0000017c altera_avalon_jtag_uart_write
01001924 g     F .text	00000068 alt_flash_cfi_init
01800000 g       *ABS*	00000000 __alt_mem_cfi_flash_0
010057a0 g     F .text	000001b0 __call_exitprocs
01000000 g     F .text	00000038 _start
010076d0 g     O .bss	00000004 _alt_tick_rate
010051a8 g     F .text	00000124 alt_avalon_spi_command
010076d4 g     O .bss	00000004 _alt_nticks
01001404 g     F .text	000000bc alt_sys_init
01005668 g     F .text	00000134 __register_exitproc
010003e4 g     F .text	0000001c ior
01001f3c g     F .text	00000018 alt_read_query_entry_16bit
01002a04 g     F .text	00000034 altera_avalon_jtag_uart_close
01001210 g     F .text	00000038 __mulsi3
0100198c g     F .text	00000130 alt_set_flash_width_func
01003f68 g     F .text	00000048 epcs_read_status_register
0100075c g     F .text	00000520 ethernet_interrupts
010029f4 g     F .text	00000010 altera_avalon_jtag_uart_read_fd
01005410 g     F .text	00000060 alt_get_fd
01004358 g     F .text	000000a4 alt_busy_sleep
01004b8c g     F .text	0000017c alt_erase_block_amd
01003de0 g     F .text	00000064 epcs_read_device_id
010054bc g     F .text	00000074 memcmp
010029d4 g     F .text	00000010 altera_avalon_jtag_uart_close_fd
01007b6c g       *ABS*	00000000 __alt_stack_base
010029c8 g     F .text	0000000c altera_avalon_jtag_uart_ioctl_fd
01002024 g     F .text	00000424 alt_read_cfi_width
01005360 g     F .text	000000b0 alt_find_file
010044fc g     F .text	0000007c alt_dev_llist_insert
01007678 g     O .rwdata	00000008 alt_flash_dev_list
01001fb4 g     F .text	00000014 alt_write_flash_command_16bit_device_16bit_mode
01007694 g       *ABS*	00000000 __bss_start
01000050 g     F .text	0000007c LCD_Init
010055d0 g     F .text	00000098 memset
01000e98 g     F .text	0000022c main
010076cc g     O .bss	00000004 alt_envp
010029e4 g     F .text	00000010 altera_avalon_jtag_uart_write_fd
010032c0 g     F .text	000000e4 altera_avalon_lcd_16207_init
01000038 g     F .text	00000018 LCD_Line2
010079dc g     O .bss	00000190 _atexit0
01007674 g     O .rwdata	00000004 alt_errno
01001f78 g     F .text	00000018 alt_write_flash_command_32bit_device_32bit_mode
010016d0 g     F .text	00000098 alt_write_value_to_flash
01001f90 g     F .text	0000000c alt_write_native_16bit
01001140 g     F .text	00000060 __divsi3
01005968 g       *ABS*	00000000 __CTOR_END__
010076b0 g     O .bss	00000004 seven_segs
010025d0 g     F .text	000001d0 alt_epcs_flash_write
0100033c g     F .text	00000028 transmit
01005968 g       *ABS*	00000000 __DTOR_LIST__
00000000 g       *ABS*	00000000 __alt_mem_sram_0
010013e4 g     F .text	00000020 alt_irq_init
010000cc g     F .text	00000064 LCD_Show_Text
01000400 g     F .text	00000094 phy_write
0100064c g     F .text	00000110 TransmitPacket
01004a34 g     F .text	0000005c alt_release_fd
01000234 g     F .text	00000030 init_button_irq
01005470 g     F .text	00000014 atexit
0100768c g     O .rwdata	00000004 _impure_ptr
010076c4 g     O .bss	00000004 alt_argc
01000364 g     F .text	00000040 receive
010045c4 g     F .text	0000004c _do_dtors
01000000 g       *ABS*	00000000 __alt_mem_sdram_0
00000020 g       .exceptions	00000000 alt_irq_entry
010038f0 g     F .text	00000010 altera_avalon_lcd_16207_write_fd
01007660 g     O .rwdata	00000008 alt_fs_list
01001fd4 g     F .text	00000018 alt_write_flash_command_32bit_device_8bit_mode
010076b4 g     O .bss	00000001 old_pendant_leds
010076b5 g     O .bss	00000001 igpio_23_16
0100418c g     F .text	000000e0 epcs_read_buffer
010027a0 g     F .text	000001d4 alt_epcs_flash_init
01004708 g     F .text	00000004 alt_ic_isr_register
01007694 g       *ABS*	00000000 _edata
010039ac g     F .text	00000010 altera_avalon_uart_read_fd
01007b6c g       *ABS*	00000000 _end
01004624 g     F .text	0000004c alt_flash_open_dev
01002c18 g     F .text	00000088 altera_avalon_jtag_uart_ioctl
010046c8 g     F .text	00000040 alt_ic_irq_disable
01003f1c g     F .text	0000004c epcs_enter_4_bytes_mode
01004b84 g     F .text	00000008 altera_nios2_qsys_irq_init
01005484 g     F .text	00000038 exit
01004610 g     F .text	00000014 alt_flash_close_dev
010011a0 g     F .text	00000060 __modsi3
01800000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
01005a0e g     O .rodata	00000101 _ctype_
010039bc g     F .text	00000028 altera_avalon_uart_close
010076b8 g     O .bss	00000004 rx_len
01005950 g     F .text	00000014 _exit
010042c4 g     F .text	00000094 alt_alarm_start
01005c94 g     O .rwdata	0000002e TXT
01001f70 g     F .text	00000008 alt_write_native_32bit
01001248 g     F .text	00000074 strlen
01003e98 g     F .text	00000038 epcs_write_enable
010048a8 g     F .text	0000018c open
010014c0 g     F .text	00000038 alt_flash_cfi_get_info
01007658 g     O .rwdata	00000004 alt_priority_mask
01004688 g     F .text	00000040 alt_ic_irq_enable
01003b68 g     F .text	00000140 altera_avalon_uart_read
01002480 g     F .text	00000080 alt_epcs_flash_read
01007680 g     O .rwdata	00000008 alt_alarm_list
01004578 g     F .text	0000004c _do_ctors
01000264 g     F .text	00000058 handle_button_interrupts
010043fc g     F .text	000000f4 close
01004d08 g     F .text	00000020 alt_program_amd
010076bc g     O .bss	00000001 pendant_pressed
00000000  w      *UND*	00000000 free
01004080 g     F .text	0000010c epcs_write_buffer



Disassembly of section .exceptions:

00000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  44:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defffe04 	addi	sp,sp,-8
  f0:	dfc00115 	stw	ra,4(sp)
  f4:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  f8:	000b313a 	rdctl	r5,ipending
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  fc:	2880004c 	andi	r2,r5,1
 100:	1005003a 	cmpeq	r2,r2,zero
 104:	04004034 	movhi	r16,256
 108:	841e3704 	addi	r16,r16,30940
 10c:	10001126 	beq	r2,zero,154 <alt_irq_handler+0x68>
 110:	00c00044 	movi	r3,1
 114:	0009883a 	mov	r4,zero
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 118:	18c7883a 	add	r3,r3,r3
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 11c:	28c4703a 	and	r2,r5,r3
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
      i++;
 120:	21000044 	addi	r4,r4,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 124:	103ffc26 	beq	r2,zero,118 <alt_irq_handler+0x2c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 128:	200490fa 	slli	r2,r4,3
 12c:	1405883a 	add	r2,r2,r16
 130:	11000117 	ldw	r4,4(r2)
 134:	10c00017 	ldw	r3,0(r2)
 138:	183ee83a 	callr	r3
 13c:	0005313a 	rdctl	r2,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 140:	10000c26 	beq	r2,zero,174 <alt_irq_handler+0x88>
 144:	100b883a 	mov	r5,r2
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 148:	2880004c 	andi	r2,r5,1
 14c:	1005003a 	cmpeq	r2,r2,zero
 150:	103fef1e 	bne	r2,zero,110 <alt_irq_handler+0x24>
 154:	0009883a 	mov	r4,zero
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 158:	200490fa 	slli	r2,r4,3
 15c:	1405883a 	add	r2,r2,r16
 160:	11000117 	ldw	r4,4(r2)
 164:	10c00017 	ldw	r3,0(r2)
 168:	183ee83a 	callr	r3
 16c:	0005313a 	rdctl	r2,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 170:	103ff41e 	bne	r2,zero,144 <alt_irq_handler+0x58>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 174:	dfc00117 	ldw	ra,4(sp)
 178:	dc000017 	ldw	r16,0(sp)
 17c:	dec00204 	addi	sp,sp,8
 180:	f800283a 	ret

Disassembly of section .text:

01000000 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 1000000:	06c06034 	movhi	sp,384
    ori sp, sp, %lo(__alt_stack_pointer)
 1000004:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 1000008:	06804034 	movhi	gp,256
    ori gp, gp, %lo(_gp)
 100000c:	d6bd9414 	ori	gp,gp,63056
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 1000010:	00804034 	movhi	r2,256
    ori r2, r2, %lo(__bss_start)
 1000014:	109da514 	ori	r2,r2,30356

    movhi r3, %hi(__bss_end)
 1000018:	00c04034 	movhi	r3,256
    ori r3, r3, %lo(__bss_end)
 100001c:	18dedb14 	ori	r3,r3,31596

    beq r2, r3, 1f
 1000020:	10c00326 	beq	r2,r3,1000030 <_start+0x30>

0:
    stw zero, (r2)
 1000024:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 1000028:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 100002c:	10fffd36 	bltu	r2,r3,1000024 <_start+0x24>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 1000030:	100137c0 	call	100137c <alt_main>

01000034 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 1000034:	003fff06 	br	1000034 <alt_after_alt_main>

01000038 <LCD_Line2>:
 1000038:	00c03004 	movi	r3,192
 100003c:	00800234 	movhi	r2,8
 1000040:	10846804 	addi	r2,r2,4512
 1000044:	10c00035 	stwio	r3,0(r2)
 1000048:	0101f404 	movi	r4,2000
 100004c:	10013e01 	jmpi	10013e0 <usleep>

01000050 <LCD_Init>:
 1000050:	defffd04 	addi	sp,sp,-12
 1000054:	dc800115 	stw	r18,4(sp)
 1000058:	00800e04 	movi	r2,56
 100005c:	04800234 	movhi	r18,8
 1000060:	94846804 	addi	r18,r18,4512
 1000064:	dfc00215 	stw	ra,8(sp)
 1000068:	dc400015 	stw	r17,0(sp)
 100006c:	90800035 	stwio	r2,0(r18)
 1000070:	0441f404 	movi	r17,2000
 1000074:	8809883a 	mov	r4,r17
 1000078:	10013e00 	call	10013e0 <usleep>
 100007c:	00c00304 	movi	r3,12
 1000080:	90c00035 	stwio	r3,0(r18)
 1000084:	8809883a 	mov	r4,r17
 1000088:	10013e00 	call	10013e0 <usleep>
 100008c:	00c00044 	movi	r3,1
 1000090:	90c00035 	stwio	r3,0(r18)
 1000094:	8809883a 	mov	r4,r17
 1000098:	10013e00 	call	10013e0 <usleep>
 100009c:	00c00184 	movi	r3,6
 10000a0:	90c00035 	stwio	r3,0(r18)
 10000a4:	8809883a 	mov	r4,r17
 10000a8:	10013e00 	call	10013e0 <usleep>
 10000ac:	00c02004 	movi	r3,128
 10000b0:	90c00035 	stwio	r3,0(r18)
 10000b4:	8809883a 	mov	r4,r17
 10000b8:	dfc00217 	ldw	ra,8(sp)
 10000bc:	dc800117 	ldw	r18,4(sp)
 10000c0:	dc400017 	ldw	r17,0(sp)
 10000c4:	dec00304 	addi	sp,sp,12
 10000c8:	10013e01 	jmpi	10013e0 <usleep>

010000cc <LCD_Show_Text>:
 10000cc:	defffc04 	addi	sp,sp,-16
 10000d0:	dc800215 	stw	r18,8(sp)
 10000d4:	dc400115 	stw	r17,4(sp)
 10000d8:	dc000015 	stw	r16,0(sp)
 10000dc:	2023883a 	mov	r17,r4
 10000e0:	0021883a 	mov	r16,zero
 10000e4:	04800234 	movhi	r18,8
 10000e8:	94846a04 	addi	r18,r18,4520
 10000ec:	dfc00315 	stw	ra,12(sp)
 10000f0:	00000506 	br	1000108 <LCD_Show_Text+0x3c>
 10000f4:	18800007 	ldb	r2,0(r3)
 10000f8:	90800035 	stwio	r2,0(r18)
 10000fc:	0101f404 	movi	r4,2000
 1000100:	10013e00 	call	10013e0 <usleep>
 1000104:	84000044 	addi	r16,r16,1
 1000108:	8809883a 	mov	r4,r17
 100010c:	10012480 	call	1001248 <strlen>
 1000110:	8c07883a 	add	r3,r17,r16
 1000114:	80bff736 	bltu	r16,r2,10000f4 <LCD_Show_Text+0x28>
 1000118:	dfc00317 	ldw	ra,12(sp)
 100011c:	dc800217 	ldw	r18,8(sp)
 1000120:	dc400117 	ldw	r17,4(sp)
 1000124:	dc000017 	ldw	r16,0(sp)
 1000128:	dec00404 	addi	sp,sp,16
 100012c:	f800283a 	ret

01000130 <LCD_Test>:
 1000130:	00804034 	movhi	r2,256
 1000134:	10965a04 	addi	r2,r2,22888
 1000138:	00c04034 	movhi	r3,256
 100013c:	18d65f04 	addi	r3,r3,22908
 1000140:	12400317 	ldw	r9,12(r2)
 1000144:	11000017 	ldw	r4,0(r2)
 1000148:	11400117 	ldw	r5,4(r2)
 100014c:	11800217 	ldw	r6,8(r2)
 1000150:	1a800317 	ldw	r10,12(r3)
 1000154:	19c00017 	ldw	r7,0(r3)
 1000158:	18800117 	ldw	r2,4(r3)
 100015c:	1a000217 	ldw	r8,8(r3)
 1000160:	defff404 	addi	sp,sp,-48
 1000164:	dc800a15 	stw	r18,40(sp)
 1000168:	dc400915 	stw	r17,36(sp)
 100016c:	dc000815 	stw	r16,32(sp)
 1000170:	dfc00b15 	stw	ra,44(sp)
 1000174:	d9000415 	stw	r4,16(sp)
 1000178:	d9400515 	stw	r5,20(sp)
 100017c:	d9800615 	stw	r6,24(sp)
 1000180:	da400715 	stw	r9,28(sp)
 1000184:	d9c00015 	stw	r7,0(sp)
 1000188:	d8800115 	stw	r2,4(sp)
 100018c:	da000215 	stw	r8,8(sp)
 1000190:	da800315 	stw	r10,12(sp)
 1000194:	0021883a 	mov	r16,zero
 1000198:	10000500 	call	1000050 <LCD_Init>
 100019c:	dc400404 	addi	r17,sp,16
 10001a0:	04800234 	movhi	r18,8
 10001a4:	94846a04 	addi	r18,r18,4520
 10001a8:	00000506 	br	10001c0 <LCD_Test+0x90>
 10001ac:	18800007 	ldb	r2,0(r3)
 10001b0:	90800035 	stwio	r2,0(r18)
 10001b4:	0101f404 	movi	r4,2000
 10001b8:	10013e00 	call	10013e0 <usleep>
 10001bc:	84000044 	addi	r16,r16,1
 10001c0:	8809883a 	mov	r4,r17
 10001c4:	10012480 	call	1001248 <strlen>
 10001c8:	8c07883a 	add	r3,r17,r16
 10001cc:	80bff736 	bltu	r16,r2,10001ac <LCD_Test+0x7c>
 10001d0:	00c03004 	movi	r3,192
 10001d4:	00800234 	movhi	r2,8
 10001d8:	10846804 	addi	r2,r2,4512
 10001dc:	10c00035 	stwio	r3,0(r2)
 10001e0:	0101f404 	movi	r4,2000
 10001e4:	10013e00 	call	10013e0 <usleep>
 10001e8:	0021883a 	mov	r16,zero
 10001ec:	04400234 	movhi	r17,8
 10001f0:	8c446a04 	addi	r17,r17,4520
 10001f4:	00000506 	br	100020c <LCD_Test+0xdc>
 10001f8:	18800007 	ldb	r2,0(r3)
 10001fc:	88800035 	stwio	r2,0(r17)
 1000200:	0101f404 	movi	r4,2000
 1000204:	10013e00 	call	10013e0 <usleep>
 1000208:	84000044 	addi	r16,r16,1
 100020c:	d809883a 	mov	r4,sp
 1000210:	10012480 	call	1001248 <strlen>
 1000214:	dc07883a 	add	r3,sp,r16
 1000218:	80bff736 	bltu	r16,r2,10001f8 <LCD_Test+0xc8>
 100021c:	dfc00b17 	ldw	ra,44(sp)
 1000220:	dc800a17 	ldw	r18,40(sp)
 1000224:	dc400917 	ldw	r17,36(sp)
 1000228:	dc000817 	ldw	r16,32(sp)
 100022c:	dec00c04 	addi	sp,sp,48
 1000230:	f800283a 	ret

01000234 <init_button_irq>:
 1000234:	008003c4 	movi	r2,15
 1000238:	00c00234 	movhi	r3,8
 100023c:	18c45e04 	addi	r3,r3,4472
 1000240:	18800035 	stwio	r2,0(r3)
 1000244:	01000234 	movhi	r4,8
 1000248:	21045f04 	addi	r4,r4,4476
 100024c:	20000035 	stwio	zero,0(r4)
 1000250:	01000144 	movi	r4,5
 1000254:	000b883a 	mov	r5,zero
 1000258:	01804034 	movhi	r6,256
 100025c:	31809904 	addi	r6,r6,612
 1000260:	10012bc1 	jmpi	10012bc <alt_irq_register>

01000264 <handle_button_interrupts>:
 1000264:	defffd04 	addi	sp,sp,-12
 1000268:	dc000015 	stw	r16,0(sp)
 100026c:	dfc00215 	stw	ra,8(sp)
 1000270:	dc400115 	stw	r17,4(sp)
 1000274:	04000234 	movhi	r16,8
 1000278:	84045f04 	addi	r16,r16,4476
 100027c:	81000037 	ldwio	r4,0(r16)
 1000280:	81400037 	ldwio	r5,0(r16)
 1000284:	04400234 	movhi	r17,8
 1000288:	8c446004 	addi	r17,r17,4480
 100028c:	10012100 	call	1001210 <__mulsi3>
 1000290:	88800035 	stwio	r2,0(r17)
 1000294:	80000035 	stwio	zero,0(r16)
 1000298:	01000234 	movhi	r4,8
 100029c:	21284804 	addi	r4,r4,-24288
 10002a0:	10013e00 	call	10013e0 <usleep>
 10002a4:	88000035 	stwio	zero,0(r17)
 10002a8:	dfc00217 	ldw	ra,8(sp)
 10002ac:	dc400117 	ldw	r17,4(sp)
 10002b0:	dc000017 	ldw	r16,0(sp)
 10002b4:	dec00304 	addi	sp,sp,12
 10002b8:	f800283a 	ret

010002bc <basic_test>:
 10002bc:	deffff04 	addi	sp,sp,-4
 10002c0:	dfc00015 	stw	ra,0(sp)
 10002c4:	10001300 	call	1000130 <LCD_Test>
 10002c8:	00800234 	movhi	r2,8
 10002cc:	10846004 	addi	r2,r2,4480
 10002d0:	10000035 	stwio	zero,0(r2)
 10002d4:	00c00234 	movhi	r3,8
 10002d8:	18c46404 	addi	r3,r3,4496
 10002dc:	18000035 	stwio	zero,0(r3)
 10002e0:	01044474 	movhi	r4,4369
 10002e4:	21044444 	addi	r4,r4,4369
 10002e8:	10801804 	addi	r2,r2,96
 10002ec:	11000035 	stwio	r4,0(r2)
 10002f0:	014003c4 	movi	r5,15
 10002f4:	10bfe604 	addi	r2,r2,-104
 10002f8:	11400035 	stwio	r5,0(r2)
 10002fc:	18fffb04 	addi	r3,r3,-20
 1000300:	18000035 	stwio	zero,0(r3)
 1000304:	01000144 	movi	r4,5
 1000308:	000b883a 	mov	r5,zero
 100030c:	01804034 	movhi	r6,256
 1000310:	31809904 	addi	r6,r6,612
 1000314:	dfc00017 	ldw	ra,0(sp)
 1000318:	dec00104 	addi	sp,sp,4
 100031c:	10012bc1 	jmpi	10012bc <alt_irq_register>

01000320 <iow>:
 1000320:	00800234 	movhi	r2,8
 1000324:	10846e04 	addi	r2,r2,4536
 1000328:	11000035 	stwio	r4,0(r2)
 100032c:	00c00234 	movhi	r3,8
 1000330:	18c46f04 	addi	r3,r3,4540
 1000334:	19400035 	stwio	r5,0(r3)
 1000338:	f800283a 	ret

0100033c <transmit>:
 100033c:	00c00234 	movhi	r3,8
 1000340:	18c45204 	addi	r3,r3,4424
 1000344:	18800037 	ldwio	r2,0(r3)
 1000348:	1080100c 	andi	r2,r2,64
 100034c:	1000011e 	bne	r2,zero,1000354 <transmit+0x18>
 1000350:	f800283a 	ret
 1000354:	00800234 	movhi	r2,8
 1000358:	10845104 	addi	r2,r2,4420
 100035c:	11000035 	stwio	r4,0(r2)
 1000360:	f800283a 	ret

01000364 <receive>:
 1000364:	00c00234 	movhi	r3,8
 1000368:	18c45204 	addi	r3,r3,4424
 100036c:	18800037 	ldwio	r2,0(r3)
 1000370:	00c03fc4 	movi	r3,255
 1000374:	10803fcc 	andi	r2,r2,255
 1000378:	1080201c 	xori	r2,r2,128
 100037c:	10bfe004 	addi	r2,r2,-128
 1000380:	10000216 	blt	r2,zero,100038c <receive+0x28>
 1000384:	1805883a 	mov	r2,r3
 1000388:	f800283a 	ret
 100038c:	00800234 	movhi	r2,8
 1000390:	10845004 	addi	r2,r2,4416
 1000394:	10c00037 	ldwio	r3,0(r2)
 1000398:	18c03fcc 	andi	r3,r3,255
 100039c:	1805883a 	mov	r2,r3
 10003a0:	f800283a 	ret

010003a4 <receiver_interupts>:
 10003a4:	01000234 	movhi	r4,8
 10003a8:	21045204 	addi	r4,r4,4424
 10003ac:	20800037 	ldwio	r2,0(r4)
 10003b0:	10803fcc 	andi	r2,r2,255
 10003b4:	1080201c 	xori	r2,r2,128
 10003b8:	10bfe004 	addi	r2,r2,-128
 10003bc:	10000116 	blt	r2,zero,10003c4 <receiver_interupts+0x20>
 10003c0:	f800283a 	ret
 10003c4:	00800234 	movhi	r2,8
 10003c8:	10845004 	addi	r2,r2,4416
 10003cc:	10c00037 	ldwio	r3,0(r2)
 10003d0:	d0e01205 	stb	r3,-32696(gp)
 10003d4:	20000035 	stwio	zero,0(r4)
 10003d8:	00800044 	movi	r2,1
 10003dc:	d0a01b05 	stb	r2,-32660(gp)
 10003e0:	f800283a 	ret

010003e4 <ior>:
 10003e4:	00800234 	movhi	r2,8
 10003e8:	10846e04 	addi	r2,r2,4536
 10003ec:	11000035 	stwio	r4,0(r2)
 10003f0:	00c00234 	movhi	r3,8
 10003f4:	18c46f04 	addi	r3,r3,4540
 10003f8:	18800037 	ldwio	r2,0(r3)
 10003fc:	f800283a 	ret

01000400 <phy_write>:
 1000400:	defffd04 	addi	sp,sp,-12
 1000404:	01800234 	movhi	r6,8
 1000408:	31846e04 	addi	r6,r6,4536
 100040c:	00800304 	movi	r2,12
 1000410:	dfc00215 	stw	ra,8(sp)
 1000414:	dc400115 	stw	r17,4(sp)
 1000418:	dc000015 	stw	r16,0(sp)
 100041c:	30800035 	stwio	r2,0(r6)
 1000420:	21001014 	ori	r4,r4,64
 1000424:	04000234 	movhi	r16,8
 1000428:	84046f04 	addi	r16,r16,4540
 100042c:	81000035 	stwio	r4,0(r16)
 1000430:	00c00384 	movi	r3,14
 1000434:	30c00035 	stwio	r3,0(r6)
 1000438:	2804d23a 	srli	r2,r5,8
 100043c:	01003fc4 	movi	r4,255
 1000440:	1104703a 	and	r2,r2,r4
 1000444:	80800035 	stwio	r2,0(r16)
 1000448:	00c00344 	movi	r3,13
 100044c:	30c00035 	stwio	r3,0(r6)
 1000450:	290a703a 	and	r5,r5,r4
 1000454:	81400035 	stwio	r5,0(r16)
 1000458:	008002c4 	movi	r2,11
 100045c:	30800035 	stwio	r2,0(r6)
 1000460:	04400204 	movi	r17,8
 1000464:	84400035 	stwio	r17,0(r16)
 1000468:	00800284 	movi	r2,10
 100046c:	80800035 	stwio	r2,0(r16)
 1000470:	01000504 	movi	r4,20
 1000474:	10013e00 	call	10013e0 <usleep>
 1000478:	84400035 	stwio	r17,0(r16)
 100047c:	01000c84 	movi	r4,50
 1000480:	dfc00217 	ldw	ra,8(sp)
 1000484:	dc400117 	ldw	r17,4(sp)
 1000488:	dc000017 	ldw	r16,0(sp)
 100048c:	dec00304 	addi	sp,sp,12
 1000490:	10013e01 	jmpi	10013e0 <usleep>

01000494 <ReceivePacket>:
 1000494:	defff904 	addi	sp,sp,-28
 1000498:	dd400515 	stw	r21,20(sp)
 100049c:	dc400115 	stw	r17,4(sp)
 10004a0:	05403fc4 	movi	r21,255
 10004a4:	04400234 	movhi	r17,8
 10004a8:	8c446e04 	addi	r17,r17,4536
 10004ac:	dfc00615 	stw	ra,24(sp)
 10004b0:	dd000415 	stw	r20,16(sp)
 10004b4:	dcc00315 	stw	r19,12(sp)
 10004b8:	dc800215 	stw	r18,8(sp)
 10004bc:	dc000015 	stw	r16,0(sp)
 10004c0:	28000015 	stw	zero,0(r5)
 10004c4:	8d400035 	stwio	r21,0(r17)
 10004c8:	04800234 	movhi	r18,8
 10004cc:	94846f04 	addi	r18,r18,4540
 10004d0:	05002004 	movi	r20,128
 10004d4:	95000035 	stwio	r20,0(r18)
 10004d8:	00803c04 	movi	r2,240
 10004dc:	88800035 	stwio	r2,0(r17)
 10004e0:	90c00037 	ldwio	r3,0(r18)
 10004e4:	90800037 	ldwio	r2,0(r18)
 10004e8:	04c00044 	movi	r19,1
 10004ec:	108000cc 	andi	r2,r2,3
 10004f0:	14c03726 	beq	r2,r19,10005d0 <ReceivePacket+0x13c>
 10004f4:	98802c2e 	bgeu	r19,r2,10005a8 <ReceivePacket+0x114>
 10004f8:	88000035 	stwio	zero,0(r17)
 10004fc:	040000c4 	movi	r16,3
 1000500:	94000035 	stwio	r16,0(r18)
 1000504:	01000504 	movi	r4,20
 1000508:	10013e00 	call	10013e0 <usleep>
 100050c:	88000035 	stwio	zero,0(r17)
 1000510:	90000035 	stwio	zero,0(r18)
 1000514:	88000035 	stwio	zero,0(r17)
 1000518:	94000035 	stwio	r16,0(r18)
 100051c:	01000504 	movi	r4,20
 1000520:	10013e00 	call	10013e0 <usleep>
 1000524:	88000035 	stwio	zero,0(r17)
 1000528:	90000035 	stwio	zero,0(r18)
 100052c:	88000035 	stwio	zero,0(r17)
 1000530:	90000035 	stwio	zero,0(r18)
 1000534:	00800204 	movi	r2,8
 1000538:	88800035 	stwio	r2,0(r17)
 100053c:	00c00fc4 	movi	r3,63
 1000540:	90c00035 	stwio	r3,0(r18)
 1000544:	00800244 	movi	r2,9
 1000548:	88800035 	stwio	r2,0(r17)
 100054c:	00c01684 	movi	r3,90
 1000550:	90c00035 	stwio	r3,0(r18)
 1000554:	00800284 	movi	r2,10
 1000558:	88800035 	stwio	r2,0(r17)
 100055c:	00c00a44 	movi	r3,41
 1000560:	90c00035 	stwio	r3,0(r18)
 1000564:	008003c4 	movi	r2,15
 1000568:	88800035 	stwio	r2,0(r17)
 100056c:	90000035 	stwio	zero,0(r18)
 1000570:	00800b44 	movi	r2,45
 1000574:	88800035 	stwio	r2,0(r17)
 1000578:	95000035 	stwio	r20,0(r18)
 100057c:	00800c04 	movi	r2,48
 1000580:	88800035 	stwio	r2,0(r17)
 1000584:	00c020c4 	movi	r3,131
 1000588:	90c00035 	stwio	r3,0(r18)
 100058c:	8d400035 	stwio	r21,0(r17)
 1000590:	00802044 	movi	r2,129
 1000594:	90800035 	stwio	r2,0(r18)
 1000598:	00c00144 	movi	r3,5
 100059c:	88c00035 	stwio	r3,0(r17)
 10005a0:	00800e44 	movi	r2,57
 10005a4:	90800035 	stwio	r2,0(r18)
 10005a8:	9805883a 	mov	r2,r19
 10005ac:	dfc00617 	ldw	ra,24(sp)
 10005b0:	dd400517 	ldw	r21,20(sp)
 10005b4:	dd000417 	ldw	r20,16(sp)
 10005b8:	dcc00317 	ldw	r19,12(sp)
 10005bc:	dc800217 	ldw	r18,8(sp)
 10005c0:	dc400117 	ldw	r17,4(sp)
 10005c4:	dc000017 	ldw	r16,0(sp)
 10005c8:	dec00704 	addi	sp,sp,28
 10005cc:	f800283a 	ret
 10005d0:	00803c84 	movi	r2,242
 10005d4:	88800035 	stwio	r2,0(r17)
 10005d8:	90c00037 	ldwio	r3,0(r18)
 10005dc:	91800037 	ldwio	r6,0(r18)
 10005e0:	18efc00c 	andi	r3,r3,48896
 10005e4:	29800015 	stw	r6,0(r5)
 10005e8:	18000f1e 	bne	r3,zero,1000628 <ReceivePacket+0x194>
 10005ec:	00817c44 	movi	r2,1521
 10005f0:	11800d36 	bltu	r2,r6,1000628 <ReceivePacket+0x194>
 10005f4:	30000a26 	beq	r6,zero,1000620 <ReceivePacket+0x18c>
 10005f8:	900f883a 	mov	r7,r18
 10005fc:	000d883a 	mov	r6,zero
 1000600:	38800037 	ldwio	r2,0(r7)
 1000604:	1006d23a 	srli	r3,r2,8
 1000608:	20800005 	stb	r2,0(r4)
 100060c:	31800084 	addi	r6,r6,2
 1000610:	20c00045 	stb	r3,1(r4)
 1000614:	28800017 	ldw	r2,0(r5)
 1000618:	21000084 	addi	r4,r4,2
 100061c:	30bff836 	bltu	r6,r2,1000600 <ReceivePacket+0x16c>
 1000620:	0005883a 	mov	r2,zero
 1000624:	003fe106 	br	10005ac <ReceivePacket+0x118>
 1000628:	30000526 	beq	r6,zero,1000640 <ReceivePacket+0x1ac>
 100062c:	9009883a 	mov	r4,r18
 1000630:	0007883a 	mov	r3,zero
 1000634:	20800037 	ldwio	r2,0(r4)
 1000638:	18c00084 	addi	r3,r3,2
 100063c:	19bffd36 	bltu	r3,r6,1000634 <ReceivePacket+0x1a0>
 1000640:	00800044 	movi	r2,1
 1000644:	28000015 	stw	zero,0(r5)
 1000648:	003fd806 	br	10005ac <ReceivePacket+0x118>

0100064c <TransmitPacket>:
 100064c:	defffc04 	addi	sp,sp,-16
 1000650:	200f883a 	mov	r7,r4
 1000654:	00803fc4 	movi	r2,255
 1000658:	01000234 	movhi	r4,8
 100065c:	21046e04 	addi	r4,r4,4536
 1000660:	dfc00315 	stw	ra,12(sp)
 1000664:	dc800215 	stw	r18,8(sp)
 1000668:	dc400115 	stw	r17,4(sp)
 100066c:	dc000015 	stw	r16,0(sp)
 1000670:	20800035 	stwio	r2,0(r4)
 1000674:	01800234 	movhi	r6,8
 1000678:	31846f04 	addi	r6,r6,4540
 100067c:	00802004 	movi	r2,128
 1000680:	30800035 	stwio	r2,0(r6)
 1000684:	00c03f44 	movi	r3,253
 1000688:	20c00035 	stwio	r3,0(r4)
 100068c:	2804d23a 	srli	r2,r5,8
 1000690:	10803fcc 	andi	r2,r2,255
 1000694:	30800035 	stwio	r2,0(r6)
 1000698:	00c03f04 	movi	r3,252
 100069c:	20c00035 	stwio	r3,0(r4)
 10006a0:	28803fcc 	andi	r2,r5,255
 10006a4:	30800035 	stwio	r2,0(r6)
 10006a8:	00c03e04 	movi	r3,248
 10006ac:	20c00035 	stwio	r3,0(r4)
 10006b0:	28000b26 	beq	r5,zero,10006e0 <TransmitPacket+0x94>
 10006b4:	3809883a 	mov	r4,r7
 10006b8:	300f883a 	mov	r7,r6
 10006bc:	000d883a 	mov	r6,zero
 10006c0:	20800043 	ldbu	r2,1(r4)
 10006c4:	20c00003 	ldbu	r3,0(r4)
 10006c8:	1004923a 	slli	r2,r2,8
 10006cc:	10c4b03a 	or	r2,r2,r3
 10006d0:	38800035 	stwio	r2,0(r7)
 10006d4:	31800084 	addi	r6,r6,2
 10006d8:	21000084 	addi	r4,r4,2
 10006dc:	317ff836 	bltu	r6,r5,10006c0 <TransmitPacket+0x74>
 10006e0:	01000234 	movhi	r4,8
 10006e4:	21046e04 	addi	r4,r4,4536
 10006e8:	00800084 	movi	r2,2
 10006ec:	20800035 	stwio	r2,0(r4)
 10006f0:	00c00234 	movhi	r3,8
 10006f4:	18c46f04 	addi	r3,r3,4540
 10006f8:	00800044 	movi	r2,1
 10006fc:	18800035 	stwio	r2,0(r3)
 1000700:	2021883a 	mov	r16,r4
 1000704:	1025883a 	mov	r18,r2
 1000708:	1823883a 	mov	r17,r3
 100070c:	00000106 	br	1000714 <TransmitPacket+0xc8>
 1000710:	10013e00 	call	10013e0 <usleep>
 1000714:	84800035 	stwio	r18,0(r16)
 1000718:	88800037 	ldwio	r2,0(r17)
 100071c:	01000504 	movi	r4,20
 1000720:	1080030c 	andi	r2,r2,12
 1000724:	103ffa26 	beq	r2,zero,1000710 <TransmitPacket+0xc4>
 1000728:	84800035 	stwio	r18,0(r16)
 100072c:	88000035 	stwio	zero,0(r17)
 1000730:	00803fc4 	movi	r2,255
 1000734:	80800035 	stwio	r2,0(r16)
 1000738:	00c02044 	movi	r3,129
 100073c:	88c00035 	stwio	r3,0(r17)
 1000740:	0005883a 	mov	r2,zero
 1000744:	dfc00317 	ldw	ra,12(sp)
 1000748:	dc800217 	ldw	r18,8(sp)
 100074c:	dc400117 	ldw	r17,4(sp)
 1000750:	dc000017 	ldw	r16,0(sp)
 1000754:	dec00404 	addi	sp,sp,16
 1000758:	f800283a 	ret

0100075c <ethernet_interrupts>:
 100075c:	defffc04 	addi	sp,sp,-16
 1000760:	01400234 	movhi	r5,8
 1000764:	29446e04 	addi	r5,r5,4536
 1000768:	01003f84 	movi	r4,254
 100076c:	dfc00315 	stw	ra,12(sp)
 1000770:	dc800215 	stw	r18,8(sp)
 1000774:	dc400115 	stw	r17,4(sp)
 1000778:	dc000015 	stw	r16,0(sp)
 100077c:	29000035 	stwio	r4,0(r5)
 1000780:	00c00234 	movhi	r3,8
 1000784:	18c46f04 	addi	r3,r3,4540
 1000788:	18800037 	ldwio	r2,0(r3)
 100078c:	29000035 	stwio	r4,0(r5)
 1000790:	18800035 	stwio	r2,0(r3)
 1000794:	1080004c 	andi	r2,r2,1
 1000798:	1005003a 	cmpeq	r2,r2,zero
 100079c:	10000626 	beq	r2,zero,10007b8 <ethernet_interrupts+0x5c>
 10007a0:	dfc00317 	ldw	ra,12(sp)
 10007a4:	dc800217 	ldw	r18,8(sp)
 10007a8:	dc400117 	ldw	r17,4(sp)
 10007ac:	dc000017 	ldw	r16,0(sp)
 10007b0:	dec00404 	addi	sp,sp,16
 10007b4:	f800283a 	ret
 10007b8:	04004034 	movhi	r16,256
 10007bc:	841db704 	addi	r16,r16,30428
 10007c0:	8009883a 	mov	r4,r16
 10007c4:	d1601a04 	addi	r5,gp,-32664
 10007c8:	10004940 	call	1000494 <ReceivePacket>
 10007cc:	80c00303 	ldbu	r3,12(r16)
 10007d0:	d0a01415 	stw	r2,-32688(gp)
 10007d4:	00802004 	movi	r2,128
 10007d8:	1c403fcc 	andi	r17,r3,255
 10007dc:	8880041e 	bne	r17,r2,10007f0 <ethernet_interrupts+0x94>
 10007e0:	80800343 	ldbu	r2,13(r16)
 10007e4:	00c02ac4 	movi	r3,171
 10007e8:	14803fcc 	andi	r18,r2,255
 10007ec:	90c01826 	beq	r18,r3,1000850 <ethernet_interrupts+0xf4>
 10007f0:	d1a01717 	ldw	r6,-32676(gp)
 10007f4:	d0e01817 	ldw	r3,-32672(gp)
 10007f8:	00bfc004 	movi	r2,-256
 10007fc:	31800044 	addi	r6,r6,1
 1000800:	31003fcc 	andi	r4,r6,255
 1000804:	04004034 	movhi	r16,256
 1000808:	84172504 	addi	r16,r16,23700
 100080c:	1886703a 	and	r3,r3,r2
 1000810:	00bfea84 	movi	r2,-86
 1000814:	1906b03a 	or	r3,r3,r4
 1000818:	01400384 	movi	r5,14
 100081c:	8009883a 	mov	r4,r16
 1000820:	80800345 	stb	r2,13(r16)
 1000824:	d0e01815 	stw	r3,-32672(gp)
 1000828:	d1a01715 	stw	r6,-32676(gp)
 100082c:	100064c0 	call	100064c <TransmitPacket>
 1000830:	00ffeac4 	movi	r3,-85
 1000834:	80c00345 	stb	r3,13(r16)
 1000838:	dfc00317 	ldw	ra,12(sp)
 100083c:	dc800217 	ldw	r18,8(sp)
 1000840:	dc400117 	ldw	r17,4(sp)
 1000844:	dc000017 	ldw	r16,0(sp)
 1000848:	dec00404 	addi	sp,sp,16
 100084c:	f800283a 	ret
 1000850:	00800234 	movhi	r2,8
 1000854:	10840904 	addi	r2,r2,4132
 1000858:	10c00037 	ldwio	r3,0(r2)
 100085c:	01804034 	movhi	r6,256
 1000860:	31972504 	addi	r6,r6,23700
 1000864:	18bfc00c 	andi	r2,r3,65280
 1000868:	1004d23a 	srli	r2,r2,8
 100086c:	30c00385 	stb	r3,14(r6)
 1000870:	d0e01315 	stw	r3,-32692(gp)
 1000874:	308003c5 	stb	r2,15(r6)
 1000878:	d1201943 	ldbu	r4,-32667(gp)
 100087c:	00c00234 	movhi	r3,8
 1000880:	18c40a04 	addi	r3,r3,4136
 1000884:	31000405 	stb	r4,16(r6)
 1000888:	d0a01283 	ldbu	r2,-32694(gp)
 100088c:	30800445 	stb	r2,17(r6)
 1000890:	19400037 	ldwio	r5,0(r3)
 1000894:	293fc00c 	andi	r4,r5,65280
 1000898:	2008d23a 	srli	r4,r4,8
 100089c:	28803fec 	andhi	r2,r5,255
 10008a0:	1004d43a 	srli	r2,r2,16
 10008a4:	31400485 	stb	r5,18(r6)
 10008a8:	2806d63a 	srli	r3,r5,24
 10008ac:	310004c5 	stb	r4,19(r6)
 10008b0:	30800505 	stb	r2,20(r6)
 10008b4:	30c00545 	stb	r3,21(r6)
 10008b8:	d1601315 	stw	r5,-32692(gp)
 10008bc:	00800234 	movhi	r2,8
 10008c0:	10840b04 	addi	r2,r2,4140
 10008c4:	11000037 	ldwio	r4,0(r2)
 10008c8:	20ffc00c 	andi	r3,r4,65280
 10008cc:	1806d23a 	srli	r3,r3,8
 10008d0:	20803fec 	andhi	r2,r4,255
 10008d4:	1004d43a 	srli	r2,r2,16
 10008d8:	31000585 	stb	r4,22(r6)
 10008dc:	200ad63a 	srli	r5,r4,24
 10008e0:	30c005c5 	stb	r3,23(r6)
 10008e4:	30800605 	stb	r2,24(r6)
 10008e8:	31400645 	stb	r5,25(r6)
 10008ec:	d1201315 	stw	r4,-32692(gp)
 10008f0:	00800234 	movhi	r2,8
 10008f4:	10840c04 	addi	r2,r2,4144
 10008f8:	11000037 	ldwio	r4,0(r2)
 10008fc:	20ffc00c 	andi	r3,r4,65280
 1000900:	1806d23a 	srli	r3,r3,8
 1000904:	20803fec 	andhi	r2,r4,255
 1000908:	1004d43a 	srli	r2,r2,16
 100090c:	31000685 	stb	r4,26(r6)
 1000910:	200ad63a 	srli	r5,r4,24
 1000914:	30c006c5 	stb	r3,27(r6)
 1000918:	30800705 	stb	r2,28(r6)
 100091c:	31400745 	stb	r5,29(r6)
 1000920:	d1201315 	stw	r4,-32692(gp)
 1000924:	00800234 	movhi	r2,8
 1000928:	10840d04 	addi	r2,r2,4148
 100092c:	11000037 	ldwio	r4,0(r2)
 1000930:	20ffc00c 	andi	r3,r4,65280
 1000934:	1806d23a 	srli	r3,r3,8
 1000938:	20803fec 	andhi	r2,r4,255
 100093c:	1004d43a 	srli	r2,r2,16
 1000940:	31000785 	stb	r4,30(r6)
 1000944:	200ad63a 	srli	r5,r4,24
 1000948:	30c007c5 	stb	r3,31(r6)
 100094c:	30800805 	stb	r2,32(r6)
 1000950:	31400845 	stb	r5,33(r6)
 1000954:	d1201315 	stw	r4,-32692(gp)
 1000958:	00800234 	movhi	r2,8
 100095c:	10840e04 	addi	r2,r2,4152
 1000960:	11000037 	ldwio	r4,0(r2)
 1000964:	20ffc00c 	andi	r3,r4,65280
 1000968:	1806d23a 	srli	r3,r3,8
 100096c:	20803fec 	andhi	r2,r4,255
 1000970:	1004d43a 	srli	r2,r2,16
 1000974:	31000885 	stb	r4,34(r6)
 1000978:	200ad63a 	srli	r5,r4,24
 100097c:	30c008c5 	stb	r3,35(r6)
 1000980:	30800905 	stb	r2,36(r6)
 1000984:	31400945 	stb	r5,37(r6)
 1000988:	d1201315 	stw	r4,-32692(gp)
 100098c:	00800234 	movhi	r2,8
 1000990:	10840f04 	addi	r2,r2,4156
 1000994:	11000037 	ldwio	r4,0(r2)
 1000998:	20ffc00c 	andi	r3,r4,65280
 100099c:	1806d23a 	srli	r3,r3,8
 10009a0:	20803fec 	andhi	r2,r4,255
 10009a4:	1004d43a 	srli	r2,r2,16
 10009a8:	31000985 	stb	r4,38(r6)
 10009ac:	200ad63a 	srli	r5,r4,24
 10009b0:	30c009c5 	stb	r3,39(r6)
 10009b4:	30800a05 	stb	r2,40(r6)
 10009b8:	31400a45 	stb	r5,41(r6)
 10009bc:	d1201315 	stw	r4,-32692(gp)
 10009c0:	00800234 	movhi	r2,8
 10009c4:	10841004 	addi	r2,r2,4160
 10009c8:	11c00037 	ldwio	r7,0(r2)
 10009cc:	01400b84 	movi	r5,46
 10009d0:	38ffc00c 	andi	r3,r7,65280
 10009d4:	1806d23a 	srli	r3,r3,8
 10009d8:	38803fec 	andhi	r2,r7,255
 10009dc:	1004d43a 	srli	r2,r2,16
 10009e0:	31c00a85 	stb	r7,42(r6)
 10009e4:	3810d63a 	srli	r8,r7,24
 10009e8:	30c00ac5 	stb	r3,43(r6)
 10009ec:	30800b05 	stb	r2,44(r6)
 10009f0:	3009883a 	mov	r4,r6
 10009f4:	32000b45 	stb	r8,45(r6)
 10009f8:	d1e01315 	stw	r7,-32692(gp)
 10009fc:	100064c0 	call	100064c <TransmitPacket>
 1000a00:	80c00303 	ldbu	r3,12(r16)
 1000a04:	18c03fcc 	andi	r3,r3,255
 1000a08:	1c7f651e 	bne	r3,r17,10007a0 <ethernet_interrupts+0x44>
 1000a0c:	80800343 	ldbu	r2,13(r16)
 1000a10:	10803fcc 	andi	r2,r2,255
 1000a14:	14bf621e 	bne	r2,r18,10007a0 <ethernet_interrupts+0x44>
 1000a18:	80800443 	ldbu	r2,17(r16)
 1000a1c:	81400403 	ldbu	r5,16(r16)
 1000a20:	810003c3 	ldbu	r4,15(r16)
 1000a24:	1004963a 	slli	r2,r2,24
 1000a28:	29403fcc 	andi	r5,r5,255
 1000a2c:	280a943a 	slli	r5,r5,16
 1000a30:	80c00383 	ldbu	r3,14(r16)
 1000a34:	21003fcc 	andi	r4,r4,255
 1000a38:	d1a01617 	ldw	r6,-32680(gp)
 1000a3c:	2008923a 	slli	r4,r4,8
 1000a40:	1144b03a 	or	r2,r2,r5
 1000a44:	18c03fcc 	andi	r3,r3,255
 1000a48:	10c4b03a 	or	r2,r2,r3
 1000a4c:	2088b03a 	or	r4,r4,r2
 1000a50:	31800044 	addi	r6,r6,1
 1000a54:	00800234 	movhi	r2,8
 1000a58:	10840004 	addi	r2,r2,4096
 1000a5c:	d1a01615 	stw	r6,-32680(gp)
 1000a60:	11000035 	stwio	r4,0(r2)
 1000a64:	80c00543 	ldbu	r3,21(r16)
 1000a68:	81400503 	ldbu	r5,20(r16)
 1000a6c:	808004c3 	ldbu	r2,19(r16)
 1000a70:	1806963a 	slli	r3,r3,24
 1000a74:	29403fcc 	andi	r5,r5,255
 1000a78:	280a943a 	slli	r5,r5,16
 1000a7c:	81000483 	ldbu	r4,18(r16)
 1000a80:	10803fcc 	andi	r2,r2,255
 1000a84:	1004923a 	slli	r2,r2,8
 1000a88:	1946b03a 	or	r3,r3,r5
 1000a8c:	21003fcc 	andi	r4,r4,255
 1000a90:	1906b03a 	or	r3,r3,r4
 1000a94:	10c4b03a 	or	r2,r2,r3
 1000a98:	01000234 	movhi	r4,8
 1000a9c:	21040104 	addi	r4,r4,4100
 1000aa0:	20800035 	stwio	r2,0(r4)
 1000aa4:	80c00643 	ldbu	r3,25(r16)
 1000aa8:	81400603 	ldbu	r5,24(r16)
 1000aac:	808005c3 	ldbu	r2,23(r16)
 1000ab0:	1806963a 	slli	r3,r3,24
 1000ab4:	29403fcc 	andi	r5,r5,255
 1000ab8:	280a943a 	slli	r5,r5,16
 1000abc:	81000583 	ldbu	r4,22(r16)
 1000ac0:	10803fcc 	andi	r2,r2,255
 1000ac4:	1004923a 	slli	r2,r2,8
 1000ac8:	1946b03a 	or	r3,r3,r5
 1000acc:	21003fcc 	andi	r4,r4,255
 1000ad0:	1906b03a 	or	r3,r3,r4
 1000ad4:	10c4b03a 	or	r2,r2,r3
 1000ad8:	01000234 	movhi	r4,8
 1000adc:	21040204 	addi	r4,r4,4104
 1000ae0:	20800035 	stwio	r2,0(r4)
 1000ae4:	80c00743 	ldbu	r3,29(r16)
 1000ae8:	81400703 	ldbu	r5,28(r16)
 1000aec:	808006c3 	ldbu	r2,27(r16)
 1000af0:	1806963a 	slli	r3,r3,24
 1000af4:	29403fcc 	andi	r5,r5,255
 1000af8:	280a943a 	slli	r5,r5,16
 1000afc:	81000683 	ldbu	r4,26(r16)
 1000b00:	10803fcc 	andi	r2,r2,255
 1000b04:	1004923a 	slli	r2,r2,8
 1000b08:	1946b03a 	or	r3,r3,r5
 1000b0c:	21003fcc 	andi	r4,r4,255
 1000b10:	1906b03a 	or	r3,r3,r4
 1000b14:	10c4b03a 	or	r2,r2,r3
 1000b18:	01000234 	movhi	r4,8
 1000b1c:	21040304 	addi	r4,r4,4108
 1000b20:	20800035 	stwio	r2,0(r4)
 1000b24:	80c00843 	ldbu	r3,33(r16)
 1000b28:	81400803 	ldbu	r5,32(r16)
 1000b2c:	808007c3 	ldbu	r2,31(r16)
 1000b30:	1806963a 	slli	r3,r3,24
 1000b34:	29403fcc 	andi	r5,r5,255
 1000b38:	280a943a 	slli	r5,r5,16
 1000b3c:	81000783 	ldbu	r4,30(r16)
 1000b40:	10803fcc 	andi	r2,r2,255
 1000b44:	1004923a 	slli	r2,r2,8
 1000b48:	1946b03a 	or	r3,r3,r5
 1000b4c:	21003fcc 	andi	r4,r4,255
 1000b50:	1906b03a 	or	r3,r3,r4
 1000b54:	10c4b03a 	or	r2,r2,r3
 1000b58:	01000234 	movhi	r4,8
 1000b5c:	21040404 	addi	r4,r4,4112
 1000b60:	20800035 	stwio	r2,0(r4)
 1000b64:	80c00943 	ldbu	r3,37(r16)
 1000b68:	81400903 	ldbu	r5,36(r16)
 1000b6c:	808008c3 	ldbu	r2,35(r16)
 1000b70:	1806963a 	slli	r3,r3,24
 1000b74:	29403fcc 	andi	r5,r5,255
 1000b78:	280a943a 	slli	r5,r5,16
 1000b7c:	81000883 	ldbu	r4,34(r16)
 1000b80:	10803fcc 	andi	r2,r2,255
 1000b84:	1004923a 	slli	r2,r2,8
 1000b88:	1946b03a 	or	r3,r3,r5
 1000b8c:	21003fcc 	andi	r4,r4,255
 1000b90:	1906b03a 	or	r3,r3,r4
 1000b94:	10c4b03a 	or	r2,r2,r3
 1000b98:	01000234 	movhi	r4,8
 1000b9c:	21040504 	addi	r4,r4,4116
 1000ba0:	20800035 	stwio	r2,0(r4)
 1000ba4:	80c00a43 	ldbu	r3,41(r16)
 1000ba8:	81400a03 	ldbu	r5,40(r16)
 1000bac:	808009c3 	ldbu	r2,39(r16)
 1000bb0:	1806963a 	slli	r3,r3,24
 1000bb4:	29403fcc 	andi	r5,r5,255
 1000bb8:	280a943a 	slli	r5,r5,16
 1000bbc:	81000983 	ldbu	r4,38(r16)
 1000bc0:	10803fcc 	andi	r2,r2,255
 1000bc4:	1004923a 	slli	r2,r2,8
 1000bc8:	1946b03a 	or	r3,r3,r5
 1000bcc:	21003fcc 	andi	r4,r4,255
 1000bd0:	1906b03a 	or	r3,r3,r4
 1000bd4:	10c4b03a 	or	r2,r2,r3
 1000bd8:	01000234 	movhi	r4,8
 1000bdc:	21040604 	addi	r4,r4,4120
 1000be0:	20800035 	stwio	r2,0(r4)
 1000be4:	80c00b43 	ldbu	r3,45(r16)
 1000be8:	81400b03 	ldbu	r5,44(r16)
 1000bec:	80800ac3 	ldbu	r2,43(r16)
 1000bf0:	1806963a 	slli	r3,r3,24
 1000bf4:	29403fcc 	andi	r5,r5,255
 1000bf8:	280a943a 	slli	r5,r5,16
 1000bfc:	81000a83 	ldbu	r4,42(r16)
 1000c00:	10803fcc 	andi	r2,r2,255
 1000c04:	1004923a 	slli	r2,r2,8
 1000c08:	1946b03a 	or	r3,r3,r5
 1000c0c:	21003fcc 	andi	r4,r4,255
 1000c10:	1906b03a 	or	r3,r3,r4
 1000c14:	10c4b03a 	or	r2,r2,r3
 1000c18:	01000234 	movhi	r4,8
 1000c1c:	21040704 	addi	r4,r4,4124
 1000c20:	20800035 	stwio	r2,0(r4)
 1000c24:	80c00c43 	ldbu	r3,49(r16)
 1000c28:	81000c03 	ldbu	r4,48(r16)
 1000c2c:	80800bc3 	ldbu	r2,47(r16)
 1000c30:	1806963a 	slli	r3,r3,24
 1000c34:	21003fcc 	andi	r4,r4,255
 1000c38:	81400b83 	ldbu	r5,46(r16)
 1000c3c:	2008943a 	slli	r4,r4,16
 1000c40:	10803fcc 	andi	r2,r2,255
 1000c44:	1004923a 	slli	r2,r2,8
 1000c48:	1906b03a 	or	r3,r3,r4
 1000c4c:	29403fcc 	andi	r5,r5,255
 1000c50:	1946b03a 	or	r3,r3,r5
 1000c54:	10c4b03a 	or	r2,r2,r3
 1000c58:	01000234 	movhi	r4,8
 1000c5c:	21040804 	addi	r4,r4,4128
 1000c60:	20800035 	stwio	r2,0(r4)
 1000c64:	300cd1fa 	srli	r6,r6,7
 1000c68:	00800234 	movhi	r2,8
 1000c6c:	10846004 	addi	r2,r2,4480
 1000c70:	3180004c 	andi	r6,r6,1
 1000c74:	11800035 	stwio	r6,0(r2)
 1000c78:	003ec906 	br	10007a0 <ethernet_interrupts+0x44>

01000c7c <DM9000_init>:
 1000c7c:	defff804 	addi	sp,sp,-32
 1000c80:	dc400115 	stw	r17,4(sp)
 1000c84:	00800784 	movi	r2,30
 1000c88:	04400234 	movhi	r17,8
 1000c8c:	8c446e04 	addi	r17,r17,4536
 1000c90:	dfc00715 	stw	ra,28(sp)
 1000c94:	ddc00615 	stw	r23,24(sp)
 1000c98:	dd400515 	stw	r21,20(sp)
 1000c9c:	dd000415 	stw	r20,16(sp)
 1000ca0:	dcc00315 	stw	r19,12(sp)
 1000ca4:	dc800215 	stw	r18,8(sp)
 1000ca8:	dc000015 	stw	r16,0(sp)
 1000cac:	88800035 	stwio	r2,0(r17)
 1000cb0:	04000234 	movhi	r16,8
 1000cb4:	84046f04 	addi	r16,r16,4540
 1000cb8:	05400044 	movi	r21,1
 1000cbc:	85400035 	stwio	r21,0(r16)
 1000cc0:	04c007c4 	movi	r19,31
 1000cc4:	8cc00035 	stwio	r19,0(r17)
 1000cc8:	80000035 	stwio	zero,0(r16)
 1000ccc:	05c4e204 	movi	r23,5000
 1000cd0:	b809883a 	mov	r4,r23
 1000cd4:	10013e00 	call	10013e0 <usleep>
 1000cd8:	88000035 	stwio	zero,0(r17)
 1000cdc:	048000c4 	movi	r18,3
 1000ce0:	84800035 	stwio	r18,0(r16)
 1000ce4:	05000504 	movi	r20,20
 1000ce8:	a009883a 	mov	r4,r20
 1000cec:	10013e00 	call	10013e0 <usleep>
 1000cf0:	88000035 	stwio	zero,0(r17)
 1000cf4:	80000035 	stwio	zero,0(r16)
 1000cf8:	88000035 	stwio	zero,0(r17)
 1000cfc:	84800035 	stwio	r18,0(r16)
 1000d00:	a009883a 	mov	r4,r20
 1000d04:	10013e00 	call	10013e0 <usleep>
 1000d08:	88000035 	stwio	zero,0(r17)
 1000d0c:	80000035 	stwio	zero,0(r16)
 1000d10:	8cc00035 	stwio	r19,0(r17)
 1000d14:	85400035 	stwio	r21,0(r16)
 1000d18:	8cc00035 	stwio	r19,0(r17)
 1000d1c:	80000035 	stwio	zero,0(r16)
 1000d20:	0109c404 	movi	r4,10000
 1000d24:	10013e00 	call	10013e0 <usleep>
 1000d28:	01600014 	movui	r5,32768
 1000d2c:	0009883a 	mov	r4,zero
 1000d30:	10004000 	call	1000400 <phy_write>
 1000d34:	01000c84 	movi	r4,50
 1000d38:	10013e00 	call	10013e0 <usleep>
 1000d3c:	04800404 	movi	r18,16
 1000d40:	9009883a 	mov	r4,r18
 1000d44:	01410104 	movi	r5,1028
 1000d48:	10004000 	call	1000400 <phy_write>
 1000d4c:	01000104 	movi	r4,4
 1000d50:	01417844 	movi	r5,1505
 1000d54:	10004000 	call	1000400 <phy_write>
 1000d58:	01448004 	movi	r5,4608
 1000d5c:	0009883a 	mov	r4,zero
 1000d60:	10004000 	call	1000400 <phy_write>
 1000d64:	b809883a 	mov	r4,r23
 1000d68:	10013e00 	call	10013e0 <usleep>
 1000d6c:	d0e00003 	ldbu	r3,-32768(gp)
 1000d70:	d1200004 	addi	r4,gp,-32768
 1000d74:	8c800035 	stwio	r18,0(r17)
 1000d78:	80c00035 	stwio	r3,0(r16)
 1000d7c:	21400043 	ldbu	r5,1(r4)
 1000d80:	00800444 	movi	r2,17
 1000d84:	88800035 	stwio	r2,0(r17)
 1000d88:	81400035 	stwio	r5,0(r16)
 1000d8c:	20c00083 	ldbu	r3,2(r4)
 1000d90:	00800484 	movi	r2,18
 1000d94:	88800035 	stwio	r2,0(r17)
 1000d98:	80c00035 	stwio	r3,0(r16)
 1000d9c:	214000c3 	ldbu	r5,3(r4)
 1000da0:	008004c4 	movi	r2,19
 1000da4:	88800035 	stwio	r2,0(r17)
 1000da8:	81400035 	stwio	r5,0(r16)
 1000dac:	20800103 	ldbu	r2,4(r4)
 1000db0:	8d000035 	stwio	r20,0(r17)
 1000db4:	80800035 	stwio	r2,0(r16)
 1000db8:	20c00143 	ldbu	r3,5(r4)
 1000dbc:	00800544 	movi	r2,21
 1000dc0:	88800035 	stwio	r2,0(r17)
 1000dc4:	80c00035 	stwio	r3,0(r16)
 1000dc8:	00803f84 	movi	r2,254
 1000dcc:	88800035 	stwio	r2,0(r17)
 1000dd0:	00c00fc4 	movi	r3,63
 1000dd4:	80c00035 	stwio	r3,0(r16)
 1000dd8:	8d400035 	stwio	r21,0(r17)
 1000ddc:	00800b04 	movi	r2,44
 1000de0:	80800035 	stwio	r2,0(r16)
 1000de4:	88000035 	stwio	zero,0(r17)
 1000de8:	80000035 	stwio	zero,0(r16)
 1000dec:	00800204 	movi	r2,8
 1000df0:	88800035 	stwio	r2,0(r17)
 1000df4:	80c00035 	stwio	r3,0(r16)
 1000df8:	00800244 	movi	r2,9
 1000dfc:	88800035 	stwio	r2,0(r17)
 1000e00:	00c01684 	movi	r3,90
 1000e04:	80c00035 	stwio	r3,0(r16)
 1000e08:	00800284 	movi	r2,10
 1000e0c:	88800035 	stwio	r2,0(r17)
 1000e10:	00c00a44 	movi	r3,41
 1000e14:	80c00035 	stwio	r3,0(r16)
 1000e18:	008003c4 	movi	r2,15
 1000e1c:	88800035 	stwio	r2,0(r17)
 1000e20:	80000035 	stwio	zero,0(r16)
 1000e24:	01000b44 	movi	r4,45
 1000e28:	89000035 	stwio	r4,0(r17)
 1000e2c:	01402004 	movi	r5,128
 1000e30:	81400035 	stwio	r5,0(r16)
 1000e34:	00800c04 	movi	r2,48
 1000e38:	88800035 	stwio	r2,0(r17)
 1000e3c:	00c020c4 	movi	r3,131
 1000e40:	80c00035 	stwio	r3,0(r16)
 1000e44:	00803fc4 	movi	r2,255
 1000e48:	88800035 	stwio	r2,0(r17)
 1000e4c:	00c02044 	movi	r3,129
 1000e50:	80c00035 	stwio	r3,0(r16)
 1000e54:	00800144 	movi	r2,5
 1000e58:	88800035 	stwio	r2,0(r17)
 1000e5c:	00c00e44 	movi	r3,57
 1000e60:	80c00035 	stwio	r3,0(r16)
 1000e64:	89000035 	stwio	r4,0(r17)
 1000e68:	80800037 	ldwio	r2,0(r16)
 1000e6c:	1144c03a 	cmpne	r2,r2,r5
 1000e70:	dfc00717 	ldw	ra,28(sp)
 1000e74:	ddc00617 	ldw	r23,24(sp)
 1000e78:	dd400517 	ldw	r21,20(sp)
 1000e7c:	dd000417 	ldw	r20,16(sp)
 1000e80:	dcc00317 	ldw	r19,12(sp)
 1000e84:	dc800217 	ldw	r18,8(sp)
 1000e88:	dc400117 	ldw	r17,4(sp)
 1000e8c:	dc000017 	ldw	r16,0(sp)
 1000e90:	dec00804 	addi	sp,sp,32
 1000e94:	f800283a 	ret

01000e98 <main>:
 1000e98:	defff604 	addi	sp,sp,-40
 1000e9c:	dc400615 	stw	r17,24(sp)
 1000ea0:	00800234 	movhi	r2,8
 1000ea4:	10840504 	addi	r2,r2,4116
 1000ea8:	0023883a 	mov	r17,zero
 1000eac:	dfc00915 	stw	ra,36(sp)
 1000eb0:	dcc00815 	stw	r19,32(sp)
 1000eb4:	dc800715 	stw	r18,28(sp)
 1000eb8:	dc000515 	stw	r16,20(sp)
 1000ebc:	10000035 	stwio	zero,0(r2)
 1000ec0:	010000b4 	movhi	r4,2
 1000ec4:	2121a804 	addi	r4,r4,-31072
 1000ec8:	10013e00 	call	10013e0 <usleep>
 1000ecc:	10001300 	call	1000130 <LCD_Test>
 1000ed0:	1000c7c0 	call	1000c7c <DM9000_init>
 1000ed4:	1000c7c0 	call	1000c7c <DM9000_init>
 1000ed8:	01000204 	movi	r4,8
 1000edc:	000b883a 	mov	r5,zero
 1000ee0:	01804034 	movhi	r6,256
 1000ee4:	3181d704 	addi	r6,r6,1884
 1000ee8:	10012bc0 	call	10012bc <alt_irq_register>
 1000eec:	01000084 	movi	r4,2
 1000ef0:	000b883a 	mov	r5,zero
 1000ef4:	01804034 	movhi	r6,256
 1000ef8:	3180e904 	addi	r6,r6,932
 1000efc:	10012bc0 	call	10012bc <alt_irq_register>
 1000f00:	00c04034 	movhi	r3,256
 1000f04:	18d66404 	addi	r3,r3,22928
 1000f08:	19000117 	ldw	r4,4(r3)
 1000f0c:	19800317 	ldw	r6,12(r3)
 1000f10:	18800017 	ldw	r2,0(r3)
 1000f14:	19400217 	ldw	r5,8(r3)
 1000f18:	d0201615 	stw	zero,-32680(gp)
 1000f1c:	d8800115 	stw	r2,4(sp)
 1000f20:	d9000215 	stw	r4,8(sp)
 1000f24:	d9400315 	stw	r5,12(sp)
 1000f28:	d9800415 	stw	r6,16(sp)
 1000f2c:	10000380 	call	1000038 <LCD_Line2>
 1000f30:	d9000104 	addi	r4,sp,4
 1000f34:	10000cc0 	call	10000cc <LCD_Show_Text>
 1000f38:	d4201817 	ldw	r16,-32672(gp)
 1000f3c:	04c04034 	movhi	r19,256
 1000f40:	9cd72504 	addi	r19,r19,23700
 1000f44:	04804034 	movhi	r18,256
 1000f48:	949db704 	addi	r18,r18,30428
 1000f4c:	d8000015 	stw	zero,0(sp)
 1000f50:	00000f06 	br	1000f90 <main+0xf8>
 1000f54:	90c00c43 	ldbu	r3,49(r18)
 1000f58:	d0a01903 	ldbu	r2,-32668(gp)
 1000f5c:	01004034 	movhi	r4,256
 1000f60:	211db704 	addi	r4,r4,30428
 1000f64:	10c00726 	beq	r2,r3,1000f84 <main+0xec>
 1000f68:	20800c43 	ldbu	r2,49(r4)
 1000f6c:	d0a01905 	stb	r2,-32668(gp)
 1000f70:	20c00c43 	ldbu	r3,49(r4)
 1000f74:	00800234 	movhi	r2,8
 1000f78:	10845104 	addi	r2,r2,4420
 1000f7c:	18c03fcc 	andi	r3,r3,255
 1000f80:	10c00035 	stwio	r3,0(r2)
 1000f84:	d8800017 	ldw	r2,0(sp)
 1000f88:	10800044 	addi	r2,r2,1
 1000f8c:	d8800015 	stw	r2,0(sp)
 1000f90:	d0a01b03 	ldbu	r2,-32660(gp)
 1000f94:	00ffc074 	movhi	r3,65281
 1000f98:	18ffffc4 	addi	r3,r3,-1
 1000f9c:	80ca703a 	and	r5,r16,r3
 1000fa0:	11803fcc 	andi	r6,r2,255
 1000fa4:	00c00044 	movi	r3,1
 1000fa8:	30c01626 	beq	r6,r3,1001004 <main+0x16c>
 1000fac:	d9000017 	ldw	r4,0(sp)
 1000fb0:	0140fa04 	movi	r5,1000
 1000fb4:	10012080 	call	1001208 <__umodsi3>
 1000fb8:	103fe61e 	bne	r2,zero,1000f54 <main+0xbc>
 1000fbc:	98c00983 	ldbu	r3,38(r19)
 1000fc0:	8c400044 	addi	r17,r17,1
 1000fc4:	89003fcc 	andi	r4,r17,255
 1000fc8:	1806963a 	slli	r3,r3,24
 1000fcc:	00804034 	movhi	r2,256
 1000fd0:	10bfffc4 	addi	r2,r2,-1
 1000fd4:	8084703a 	and	r2,r16,r2
 1000fd8:	2008923a 	slli	r4,r4,8
 1000fdc:	10c4b03a 	or	r2,r2,r3
 1000fe0:	00fffff4 	movhi	r3,65535
 1000fe4:	18c03fc4 	addi	r3,r3,255
 1000fe8:	10c4703a 	and	r2,r2,r3
 1000fec:	1104b03a 	or	r2,r2,r4
 1000ff0:	1021883a 	mov	r16,r2
 1000ff4:	00c00234 	movhi	r3,8
 1000ff8:	18c47804 	addi	r3,r3,4576
 1000ffc:	18800035 	stwio	r2,0(r3)
 1001000:	003fd406 	br	1000f54 <main+0xbc>
 1001004:	d0201b05 	stb	zero,-32660(gp)
 1001008:	d1201203 	ldbu	r4,-32696(gp)
 100100c:	d0a01203 	ldbu	r2,-32696(gp)
 1001010:	21003fcc 	andi	r4,r4,255
 1001014:	10803fcc 	andi	r2,r2,255
 1001018:	1004d13a 	srli	r2,r2,4
 100101c:	2008943a 	slli	r4,r4,16
 1001020:	d0a01505 	stb	r2,-32684(gp)
 1001024:	d0e01503 	ldbu	r3,-32684(gp)
 1001028:	008001c4 	movi	r2,7
 100102c:	2920b03a 	or	r16,r5,r4
 1001030:	18c03fcc 	andi	r3,r3,255
 1001034:	10c01036 	bltu	r2,r3,1001078 <main+0x1e0>
 1001038:	d0a01503 	ldbu	r2,-32684(gp)
 100103c:	10803fcc 	andi	r2,r2,255
 1001040:	3084983a 	sll	r2,r6,r2
 1001044:	0084303a 	nor	r2,zero,r2
 1001048:	d0a01245 	stb	r2,-32695(gp)
 100104c:	d1201943 	ldbu	r4,-32667(gp)
 1001050:	d1601243 	ldbu	r5,-32695(gp)
 1001054:	d0a01203 	ldbu	r2,-32696(gp)
 1001058:	d0e01503 	ldbu	r3,-32684(gp)
 100105c:	2148703a 	and	r4,r4,r5
 1001060:	3084703a 	and	r2,r6,r2
 1001064:	18c03fcc 	andi	r3,r3,255
 1001068:	10c4983a 	sll	r2,r2,r3
 100106c:	2088b03a 	or	r4,r4,r2
 1001070:	d1201945 	stb	r4,-32667(gp)
 1001074:	003fcd06 	br	1000fac <main+0x114>
 1001078:	d0e01503 	ldbu	r3,-32684(gp)
 100107c:	18fffe04 	addi	r3,r3,-8
 1001080:	d0e01505 	stb	r3,-32684(gp)
 1001084:	d0a01503 	ldbu	r2,-32684(gp)
 1001088:	10803fcc 	andi	r2,r2,255
 100108c:	3084983a 	sll	r2,r6,r2
 1001090:	0084303a 	nor	r2,zero,r2
 1001094:	d0a01245 	stb	r2,-32695(gp)
 1001098:	d1201283 	ldbu	r4,-32694(gp)
 100109c:	d1601243 	ldbu	r5,-32695(gp)
 10010a0:	d0a01203 	ldbu	r2,-32696(gp)
 10010a4:	d0e01503 	ldbu	r3,-32684(gp)
 10010a8:	2148703a 	and	r4,r4,r5
 10010ac:	3084703a 	and	r2,r6,r2
 10010b0:	18c03fcc 	andi	r3,r3,255
 10010b4:	10c4983a 	sll	r2,r2,r3
 10010b8:	2088b03a 	or	r4,r4,r2
 10010bc:	d1201285 	stb	r4,-32694(gp)
 10010c0:	003fba06 	br	1000fac <main+0x114>

010010c4 <udivmodsi4>:
 10010c4:	29001b2e 	bgeu	r5,r4,1001134 <udivmodsi4+0x70>
 10010c8:	28001a16 	blt	r5,zero,1001134 <udivmodsi4+0x70>
 10010cc:	00800044 	movi	r2,1
 10010d0:	0007883a 	mov	r3,zero
 10010d4:	01c007c4 	movi	r7,31
 10010d8:	00000306 	br	10010e8 <udivmodsi4+0x24>
 10010dc:	19c01326 	beq	r3,r7,100112c <udivmodsi4+0x68>
 10010e0:	18c00044 	addi	r3,r3,1
 10010e4:	28000416 	blt	r5,zero,10010f8 <udivmodsi4+0x34>
 10010e8:	294b883a 	add	r5,r5,r5
 10010ec:	1085883a 	add	r2,r2,r2
 10010f0:	293ffa36 	bltu	r5,r4,10010dc <udivmodsi4+0x18>
 10010f4:	10000d26 	beq	r2,zero,100112c <udivmodsi4+0x68>
 10010f8:	0007883a 	mov	r3,zero
 10010fc:	21400236 	bltu	r4,r5,1001108 <udivmodsi4+0x44>
 1001100:	2149c83a 	sub	r4,r4,r5
 1001104:	1886b03a 	or	r3,r3,r2
 1001108:	1004d07a 	srli	r2,r2,1
 100110c:	280ad07a 	srli	r5,r5,1
 1001110:	103ffa1e 	bne	r2,zero,10010fc <udivmodsi4+0x38>
 1001114:	30000226 	beq	r6,zero,1001120 <udivmodsi4+0x5c>
 1001118:	2005883a 	mov	r2,r4
 100111c:	f800283a 	ret
 1001120:	1809883a 	mov	r4,r3
 1001124:	2005883a 	mov	r2,r4
 1001128:	f800283a 	ret
 100112c:	0007883a 	mov	r3,zero
 1001130:	003ff806 	br	1001114 <udivmodsi4+0x50>
 1001134:	00800044 	movi	r2,1
 1001138:	0007883a 	mov	r3,zero
 100113c:	003fef06 	br	10010fc <udivmodsi4+0x38>

01001140 <__divsi3>:
 1001140:	defffe04 	addi	sp,sp,-8
 1001144:	dc000015 	stw	r16,0(sp)
 1001148:	dfc00115 	stw	ra,4(sp)
 100114c:	0021883a 	mov	r16,zero
 1001150:	20000c16 	blt	r4,zero,1001184 <__divsi3+0x44>
 1001154:	000d883a 	mov	r6,zero
 1001158:	28000e16 	blt	r5,zero,1001194 <__divsi3+0x54>
 100115c:	10010c40 	call	10010c4 <udivmodsi4>
 1001160:	1007883a 	mov	r3,r2
 1001164:	8005003a 	cmpeq	r2,r16,zero
 1001168:	1000011e 	bne	r2,zero,1001170 <__divsi3+0x30>
 100116c:	00c7c83a 	sub	r3,zero,r3
 1001170:	1805883a 	mov	r2,r3
 1001174:	dfc00117 	ldw	ra,4(sp)
 1001178:	dc000017 	ldw	r16,0(sp)
 100117c:	dec00204 	addi	sp,sp,8
 1001180:	f800283a 	ret
 1001184:	0109c83a 	sub	r4,zero,r4
 1001188:	04000044 	movi	r16,1
 100118c:	000d883a 	mov	r6,zero
 1001190:	283ff20e 	bge	r5,zero,100115c <__divsi3+0x1c>
 1001194:	014bc83a 	sub	r5,zero,r5
 1001198:	8021003a 	cmpeq	r16,r16,zero
 100119c:	003fef06 	br	100115c <__divsi3+0x1c>

010011a0 <__modsi3>:
 10011a0:	deffff04 	addi	sp,sp,-4
 10011a4:	dfc00015 	stw	ra,0(sp)
 10011a8:	01800044 	movi	r6,1
 10011ac:	2807883a 	mov	r3,r5
 10011b0:	20000416 	blt	r4,zero,10011c4 <__modsi3+0x24>
 10011b4:	28000c16 	blt	r5,zero,10011e8 <__modsi3+0x48>
 10011b8:	dfc00017 	ldw	ra,0(sp)
 10011bc:	dec00104 	addi	sp,sp,4
 10011c0:	10010c41 	jmpi	10010c4 <udivmodsi4>
 10011c4:	0109c83a 	sub	r4,zero,r4
 10011c8:	28000b16 	blt	r5,zero,10011f8 <__modsi3+0x58>
 10011cc:	180b883a 	mov	r5,r3
 10011d0:	01800044 	movi	r6,1
 10011d4:	10010c40 	call	10010c4 <udivmodsi4>
 10011d8:	0085c83a 	sub	r2,zero,r2
 10011dc:	dfc00017 	ldw	ra,0(sp)
 10011e0:	dec00104 	addi	sp,sp,4
 10011e4:	f800283a 	ret
 10011e8:	014bc83a 	sub	r5,zero,r5
 10011ec:	dfc00017 	ldw	ra,0(sp)
 10011f0:	dec00104 	addi	sp,sp,4
 10011f4:	10010c41 	jmpi	10010c4 <udivmodsi4>
 10011f8:	0147c83a 	sub	r3,zero,r5
 10011fc:	003ff306 	br	10011cc <__modsi3+0x2c>

01001200 <__udivsi3>:
 1001200:	000d883a 	mov	r6,zero
 1001204:	10010c41 	jmpi	10010c4 <udivmodsi4>

01001208 <__umodsi3>:
 1001208:	01800044 	movi	r6,1
 100120c:	10010c41 	jmpi	10010c4 <udivmodsi4>

01001210 <__mulsi3>:
 1001210:	20000a26 	beq	r4,zero,100123c <__mulsi3+0x2c>
 1001214:	0007883a 	mov	r3,zero
 1001218:	2080004c 	andi	r2,r4,1
 100121c:	1005003a 	cmpeq	r2,r2,zero
 1001220:	2008d07a 	srli	r4,r4,1
 1001224:	1000011e 	bne	r2,zero,100122c <__mulsi3+0x1c>
 1001228:	1947883a 	add	r3,r3,r5
 100122c:	294b883a 	add	r5,r5,r5
 1001230:	203ff91e 	bne	r4,zero,1001218 <__mulsi3+0x8>
 1001234:	1805883a 	mov	r2,r3
 1001238:	f800283a 	ret
 100123c:	0007883a 	mov	r3,zero
 1001240:	1805883a 	mov	r2,r3
 1001244:	f800283a 	ret

01001248 <strlen>:
 1001248:	208000cc 	andi	r2,r4,3
 100124c:	2011883a 	mov	r8,r4
 1001250:	1000161e 	bne	r2,zero,10012ac <strlen+0x64>
 1001254:	20c00017 	ldw	r3,0(r4)
 1001258:	017fbff4 	movhi	r5,65279
 100125c:	297fbfc4 	addi	r5,r5,-257
 1001260:	01e02074 	movhi	r7,32897
 1001264:	39e02004 	addi	r7,r7,-32640
 1001268:	1945883a 	add	r2,r3,r5
 100126c:	11c4703a 	and	r2,r2,r7
 1001270:	00c6303a 	nor	r3,zero,r3
 1001274:	1886703a 	and	r3,r3,r2
 1001278:	18000c1e 	bne	r3,zero,10012ac <strlen+0x64>
 100127c:	280d883a 	mov	r6,r5
 1001280:	380b883a 	mov	r5,r7
 1001284:	21000104 	addi	r4,r4,4
 1001288:	20800017 	ldw	r2,0(r4)
 100128c:	1187883a 	add	r3,r2,r6
 1001290:	1946703a 	and	r3,r3,r5
 1001294:	0084303a 	nor	r2,zero,r2
 1001298:	10c4703a 	and	r2,r2,r3
 100129c:	103ff926 	beq	r2,zero,1001284 <strlen+0x3c>
 10012a0:	20800007 	ldb	r2,0(r4)
 10012a4:	10000326 	beq	r2,zero,10012b4 <strlen+0x6c>
 10012a8:	21000044 	addi	r4,r4,1
 10012ac:	20800007 	ldb	r2,0(r4)
 10012b0:	103ffd1e 	bne	r2,zero,10012a8 <strlen+0x60>
 10012b4:	2205c83a 	sub	r2,r4,r8
 10012b8:	f800283a 	ret

010012bc <alt_irq_register>:
                      alt_isr_func handler)
{
  int rc = -EINVAL;  
  alt_irq_context status;

  if (id < ALT_NIRQ)
 10012bc:	008007c4 	movi	r2,31
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
 10012c0:	200f883a 	mov	r7,r4
  int rc = -EINVAL;  
  alt_irq_context status;

  if (id < ALT_NIRQ)
 10012c4:	00fffa84 	movi	r3,-22
 10012c8:	1100022e 	bgeu	r2,r4,10012d4 <alt_irq_register+0x18>
    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);

    alt_irq_enable_all(status);
  }
  return rc; 
}
 10012cc:	1805883a 	mov	r2,r3
 10012d0:	f800283a 	ret
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 10012d4:	0011303a 	rdctl	r8,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 10012d8:	013fff84 	movi	r4,-2
 10012dc:	4104703a 	and	r2,r8,r4
 10012e0:	1001703a 	wrctl	status,r2
     * state.
     */

    status = alt_irq_disable_all ();

    alt_irq[id].handler = handler;
 10012e4:	380690fa 	slli	r3,r7,3
 10012e8:	00804034 	movhi	r2,256
 10012ec:	109e3704 	addi	r2,r2,30940
 10012f0:	1887883a 	add	r3,r3,r2
    alt_irq[id].context = context;
 10012f4:	19400115 	stw	r5,4(r3)
     * state.
     */

    status = alt_irq_disable_all ();

    alt_irq[id].handler = handler;
 10012f8:	19800015 	stw	r6,0(r3)
    alt_irq[id].context = context;

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
 10012fc:	30001126 	beq	r6,zero,1001344 <alt_irq_register+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1001300:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1001304:	2904703a 	and	r2,r5,r4
 1001308:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
 100130c:	01004034 	movhi	r4,256
 1001310:	211db004 	addi	r4,r4,30400
 1001314:	00800044 	movi	r2,1
 1001318:	20c00017 	ldw	r3,0(r4)
 100131c:	11c4983a 	sll	r2,r2,r7
 1001320:	10c4b03a 	or	r2,r2,r3
 1001324:	20800015 	stw	r2,0(r4)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 1001328:	20c00017 	ldw	r3,0(r4)
 100132c:	180170fa 	wrctl	ienable,r3
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1001330:	2801703a 	wrctl	status,r5
 1001334:	4001703a 	wrctl	status,r8
 1001338:	0007883a 	mov	r3,zero

    alt_irq_enable_all(status);
  }
  return rc; 
}
 100133c:	1805883a 	mov	r2,r3
 1001340:	f800283a 	ret
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1001344:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1001348:	2904703a 	and	r2,r5,r4
 100134c:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
 1001350:	01004034 	movhi	r4,256
 1001354:	211db004 	addi	r4,r4,30400
 1001358:	00bfff84 	movi	r2,-2
 100135c:	20c00017 	ldw	r3,0(r4)
 1001360:	11c4183a 	rol	r2,r2,r7
 1001364:	10c4703a 	and	r2,r2,r3
 1001368:	20800015 	stw	r2,0(r4)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 100136c:	20c00017 	ldw	r3,0(r4)
 1001370:	180170fa 	wrctl	ienable,r3
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1001374:	2801703a 	wrctl	status,r5
 1001378:	003fee06 	br	1001334 <alt_irq_register+0x78>

0100137c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 100137c:	defffe04 	addi	sp,sp,-8
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 1001380:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 1001384:	dfc00115 	stw	ra,4(sp)
 1001388:	dc400015 	stw	r17,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 100138c:	10013e40 	call	10013e4 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 1001390:	10014040 	call	1001404 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 1001394:	01004034 	movhi	r4,256
 1001398:	21166904 	addi	r4,r4,22948
 100139c:	200b883a 	mov	r5,r4
 10013a0:	01804034 	movhi	r6,256
 10013a4:	31966c04 	addi	r6,r6,22960
 10013a8:	100481c0 	call	100481c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 10013ac:	10045780 	call	1004578 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 10013b0:	01004034 	movhi	r4,256
 10013b4:	21117104 	addi	r4,r4,17860
 10013b8:	10054700 	call	1005470 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 10013bc:	d1201d17 	ldw	r4,-32652(gp)
 10013c0:	d1601e17 	ldw	r5,-32648(gp)
 10013c4:	d1a01f17 	ldw	r6,-32644(gp)
 10013c8:	1000e980 	call	1000e98 <main>
 10013cc:	1023883a 	mov	r17,r2
  close(STDOUT_FILENO);
 10013d0:	01000044 	movi	r4,1
 10013d4:	10043fc0 	call	10043fc <close>
  exit (result);
 10013d8:	8809883a 	mov	r4,r17
 10013dc:	10054840 	call	1005484 <exit>

010013e0 <usleep>:
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  return alt_busy_sleep(us);
 10013e0:	10043581 	jmpi	1004358 <alt_busy_sleep>

010013e4 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 10013e4:	deffff04 	addi	sp,sp,-4
 10013e8:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU_0, cpu_0);
 10013ec:	1004b840 	call	1004b84 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 10013f0:	00800044 	movi	r2,1
 10013f4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 10013f8:	dfc00017 	ldw	ra,0(sp)
 10013fc:	dec00104 	addi	sp,sp,4
 1001400:	f800283a 	ret

01001404 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 1001404:	defffd04 	addi	sp,sp,-12
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 1001408:	01c0fa04 	movi	r7,1000
 100140c:	000b883a 	mov	r5,zero
 1001410:	018000c4 	movi	r6,3
 1001414:	01000234 	movhi	r4,8
 1001418:	21044804 	addi	r4,r4,4384
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 100141c:	dfc00215 	stw	ra,8(sp)
 1001420:	dc800115 	stw	r18,4(sp)
 1001424:	dc000015 	stw	r16,0(sp)
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 1001428:	10039000 	call	1003900 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1, timer_1);
    ALTERA_AVALON_CFI_FLASH_INIT ( CFI_FLASH_0, cfi_flash_0);
 100142c:	01004034 	movhi	r4,256
 1001430:	21173104 	addi	r4,r4,23748
 1001434:	10019240 	call	1001924 <alt_flash_cfi_init>
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS_CONTROLLER, epcs_controller);
 1001438:	01004034 	movhi	r4,256
 100143c:	21176704 	addi	r4,r4,23964
 1001440:	10027a00 	call	10027a0 <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 1001444:	04004034 	movhi	r16,256
 1001448:	8417a304 	addi	r16,r16,24204
 100144c:	01800044 	movi	r6,1

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 1001450:	04804034 	movhi	r18,256
 1001454:	949d9a04 	addi	r18,r18,30312
 1001458:	8009883a 	mov	r4,r16
 100145c:	000b883a 	mov	r5,zero
 1001460:	1002a900 	call	1002a90 <altera_avalon_jtag_uart_init>
 1001464:	900b883a 	mov	r5,r18
 1001468:	813ff604 	addi	r4,r16,-40
    ALTERA_AVALON_LCD_16207_INIT ( LCD_16207_0, lcd_16207_0);
 100146c:	04004034 	movhi	r16,256
 1001470:	841bbb04 	addi	r16,r16,28396
 1001474:	10044fc0 	call	10044fc <alt_dev_llist_insert>
 1001478:	8009883a 	mov	r4,r16
 100147c:	10032c00 	call	10032c0 <altera_avalon_lcd_16207_init>
 1001480:	900b883a 	mov	r5,r18
 1001484:	813ff604 	addi	r4,r16,-40
 1001488:	10044fc0 	call	10044fc <alt_dev_llist_insert>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
 100148c:	04004034 	movhi	r16,256
 1001490:	841c0304 	addi	r16,r16,28684
 1001494:	8009883a 	mov	r4,r16
 1001498:	000b883a 	mov	r5,zero
 100149c:	01800084 	movi	r6,2
 10014a0:	1003b280 	call	1003b28 <altera_avalon_uart_init>
 10014a4:	813ff604 	addi	r4,r16,-40
 10014a8:	900b883a 	mov	r5,r18
}
 10014ac:	dfc00217 	ldw	ra,8(sp)
 10014b0:	dc800117 	ldw	r18,4(sp)
 10014b4:	dc000017 	ldw	r16,0(sp)
 10014b8:	dec00304 	addi	sp,sp,12
 10014bc:	10044fc1 	jmpi	10044fc <alt_dev_llist_insert>

010014c0 <alt_flash_cfi_get_info>:
                            int* number_of_regions)
{
  int ret_code = 0;
  alt_flash_dev* flash = (alt_flash_dev*)fd;

  *number_of_regions = flash->number_of_regions;
 10014c0:	20800c17 	ldw	r2,48(r4)

  if (!flash->number_of_regions)
 10014c4:	01fffec4 	movi	r7,-5
                            int* number_of_regions)
{
  int ret_code = 0;
  alt_flash_dev* flash = (alt_flash_dev*)fd;

  *number_of_regions = flash->number_of_regions;
 10014c8:	30800015 	stw	r2,0(r6)

  if (!flash->number_of_regions)
 10014cc:	20c00c17 	ldw	r3,48(r4)
 10014d0:	1800021e 	bne	r3,zero,10014dc <alt_flash_cfi_get_info+0x1c>
  {
    *info = &flash->region_info[0];
  }

  return ret_code;
}
 10014d4:	3805883a 	mov	r2,r7
 10014d8:	f800283a 	ret

  if (!flash->number_of_regions)
  {
    ret_code = -EIO;
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 10014dc:	00800204 	movi	r2,8
  {
    ret_code = -ENOMEM;
  }
  else
  {
    *info = &flash->region_info[0];
 10014e0:	21000d04 	addi	r4,r4,52

  if (!flash->number_of_regions)
  {
    ret_code = -EIO;
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 10014e4:	01fffd04 	movi	r7,-12
 10014e8:	10fffa16 	blt	r2,r3,10014d4 <alt_flash_cfi_get_info+0x14>
  {
    ret_code = -ENOMEM;
  }
  else
  {
    *info = &flash->region_info[0];
 10014ec:	000f883a 	mov	r7,zero
 10014f0:	29000015 	stw	r4,0(r5)
 10014f4:	003ff706 	br	10014d4 <alt_flash_cfi_get_info+0x14>

010014f8 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
 10014f8:	defff504 	addi	sp,sp,-44
 10014fc:	dc400215 	stw	r17,8(sp)
 1001500:	dc000115 	stw	r16,4(sp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
 1001504:	24400a17 	ldw	r17,40(r4)
 1001508:	24002e17 	ldw	r16,184(r4)
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
 100150c:	dd800715 	stw	r22,28(sp)
 1001510:	282d883a 	mov	r22,r5
 1001514:	dcc00415 	stw	r19,16(sp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
 1001518:	800b883a 	mov	r5,r16
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
 100151c:	2027883a 	mov	r19,r4

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
 1001520:	b449883a 	add	r4,r22,r17
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
 1001524:	df000915 	stw	fp,36(sp)
 1001528:	dd400615 	stw	r21,24(sp)
 100152c:	dc800315 	stw	r18,12(sp)
 1001530:	dfc00a15 	stw	ra,40(sp)
 1001534:	3825883a 	mov	r18,r7
 1001538:	ddc00815 	stw	r23,32(sp)
 100153c:	dd000515 	stw	r20,20(sp)
 1001540:	302b883a 	mov	r21,r6

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
 1001544:	10011a00 	call	10011a0 <__modsi3>
 1001548:	100f883a 	mov	r7,r2
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
 100154c:	df000b17 	ldw	fp,44(sp)
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
 1001550:	10004826 	beq	r2,zero,1001674 <alt_flash_program_block+0x17c>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
 1001554:	80a1c83a 	sub	r16,r16,r2
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
 1001558:	0080590e 	bge	zero,r2,10016c0 <alt_flash_program_block+0x1c8>
 100155c:	b08bc83a 	sub	r5,r22,r2
 1001560:	000d883a 	mov	r6,zero
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
 1001564:	2985883a 	add	r2,r5,r6
 1001568:	1445883a 	add	r2,r2,r17
 100156c:	11000023 	ldbuio	r4,0(r2)
 1001570:	d987883a 	add	r3,sp,r6
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
 1001574:	31800044 	addi	r6,r6,1
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
 1001578:	19000005 	stb	r4,0(r3)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
 100157c:	39bff91e 	bne	r7,r6,1001564 <alt_flash_program_block+0x6c>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
 1001580:	0400080e 	bge	zero,r16,10015a4 <alt_flash_program_block+0xac>
 1001584:	d9c9883a 	add	r4,sp,r7
 1001588:	000d883a 	mov	r6,zero
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
 100158c:	a985883a 	add	r2,r21,r6
 1001590:	10c00003 	ldbu	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
 1001594:	31800044 	addi	r6,r6,1
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
 1001598:	20c00005 	stb	r3,0(r4)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
 100159c:	21000044 	addi	r4,r4,1
 10015a0:	81bffa1e 	bne	r16,r6,100158c <alt_flash_program_block+0x94>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
 10015a4:	9809883a 	mov	r4,r19
 10015a8:	d80d883a 	mov	r6,sp
 10015ac:	e03ee83a 	callr	fp
  else
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
 10015b0:	99402e17 	ldw	r5,184(r19)
 10015b4:	b4af883a 	add	r23,r22,r18
 10015b8:	b809883a 	mov	r4,r23
    for (i=0;i<unaligned_bytes;i++)
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
 10015bc:	1023883a 	mov	r17,r2
  else
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
 10015c0:	10011a00 	call	10011a0 <__modsi3>
 10015c4:	1029883a 	mov	r20,r2
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
 10015c8:	88003026 	beq	r17,zero,100168c <alt_flash_program_block+0x194>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
 10015cc:	a0001c26 	beq	r20,zero,1001640 <alt_flash_program_block+0x148>
 10015d0:	88001b1e 	bne	r17,zero,1001640 <alt_flash_program_block+0x148>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
 10015d4:	98802e17 	ldw	r2,184(r19)
 10015d8:	150fc83a 	sub	r7,r2,r20
    
    for (j=0;j<unaligned_end_bytes;j++)
 10015dc:	0500080e 	bge	zero,r20,1001600 <alt_flash_program_block+0x108>
 10015e0:	ac0d883a 	add	r6,r21,r16
 10015e4:	000b883a 	mov	r5,zero
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
 10015e8:	3145883a 	add	r2,r6,r5
 10015ec:	11000003 	ldbu	r4,0(r2)
 10015f0:	d947883a 	add	r3,sp,r5
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
 10015f4:	29400044 	addi	r5,r5,1
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
 10015f8:	19000005 	stb	r4,0(r3)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
 10015fc:	2d3ffa1e 	bne	r5,r20,10015e8 <alt_flash_program_block+0xf0>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
 1001600:	01c00a0e 	bge	zero,r7,100162c <alt_flash_program_block+0x134>
 1001604:	9c400a17 	ldw	r17,40(r19)
 1001608:	dd09883a 	add	r4,sp,r20
 100160c:	000b883a 	mov	r5,zero
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
 1001610:	b945883a 	add	r2,r23,r5
 1001614:	1445883a 	add	r2,r2,r17
 1001618:	10c00023 	ldbuio	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
 100161c:	29400044 	addi	r5,r5,1
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
 1001620:	20c00005 	stb	r3,0(r4)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
 1001624:	21000044 	addi	r4,r4,1
 1001628:	397ff91e 	bne	r7,r5,1001610 <alt_flash_program_block+0x118>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
 100162c:	b40b883a 	add	r5,r22,r16
 1001630:	9809883a 	mov	r4,r19
 1001634:	d80d883a 	mov	r6,sp
 1001638:	e03ee83a 	callr	fp
 100163c:	1023883a 	mov	r17,r2
  }

  return ret_code;
}
 1001640:	8805883a 	mov	r2,r17
 1001644:	dfc00a17 	ldw	ra,40(sp)
 1001648:	df000917 	ldw	fp,36(sp)
 100164c:	ddc00817 	ldw	r23,32(sp)
 1001650:	dd800717 	ldw	r22,28(sp)
 1001654:	dd400617 	ldw	r21,24(sp)
 1001658:	dd000517 	ldw	r20,20(sp)
 100165c:	dcc00417 	ldw	r19,16(sp)
 1001660:	dc800317 	ldw	r18,12(sp)
 1001664:	dc400217 	ldw	r17,8(sp)
 1001668:	dc000117 	ldw	r16,4(sp)
 100166c:	dec00b04 	addi	sp,sp,44
 1001670:	f800283a 	ret
  else
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
 1001674:	b4af883a 	add	r23,r22,r18
 1001678:	800b883a 	mov	r5,r16
 100167c:	b809883a 	mov	r4,r23
 1001680:	10011a00 	call	10011a0 <__modsi3>
 1001684:	1029883a 	mov	r20,r2
 1001688:	0021883a 	mov	r16,zero
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
 100168c:	9525c83a 	sub	r18,r18,r20
 1001690:	84800216 	blt	r16,r18,100169c <alt_flash_program_block+0x1a4>
 1001694:	00000c06 	br	10016c8 <alt_flash_program_block+0x1d0>
 1001698:	84bfcc0e 	bge	r16,r18,10015cc <alt_flash_program_block+0xd4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
 100169c:	b40b883a 	add	r5,r22,r16
 10016a0:	ac0d883a 	add	r6,r21,r16
 10016a4:	9809883a 	mov	r4,r19
 10016a8:	e03ee83a 	callr	fp
 10016ac:	1023883a 	mov	r17,r2
    i += flash->mode_width;     
 10016b0:	98802e17 	ldw	r2,184(r19)
 10016b4:	80a1883a 	add	r16,r16,r2
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
 10016b8:	883ff726 	beq	r17,zero,1001698 <alt_flash_program_block+0x1a0>
 10016bc:	003fc306 	br	10015cc <alt_flash_program_block+0xd4>
 10016c0:	b08bc83a 	sub	r5,r22,r2
 10016c4:	003fae06 	br	1001580 <alt_flash_program_block+0x88>
 10016c8:	0023883a 	mov	r17,zero
 10016cc:	003fbf06 	br	10015cc <alt_flash_program_block+0xd4>

010016d0 <alt_write_value_to_flash>:
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
 10016d0:	20c02e17 	ldw	r3,184(r4)
 10016d4:	00800044 	movi	r2,1
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
 10016d8:	2011883a 	mov	r8,r4
 10016dc:	300f883a 	mov	r7,r6
 10016e0:	2813883a 	mov	r9,r5
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
 10016e4:	18801326 	beq	r3,r2,1001734 <alt_write_value_to_flash+0x64>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
 10016e8:	00800084 	movi	r2,2
 10016ec:	18801626 	beq	r3,r2,1001748 <alt_write_value_to_flash+0x78>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
 10016f0:	00800104 	movi	r2,4
 10016f4:	18800126 	beq	r3,r2,10016fc <alt_write_value_to_flash+0x2c>
 10016f8:	f800283a 	ret
  {
    word_value = (alt_u32)(*src_addr);
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
 10016fc:	318000c3 	ldbu	r6,3(r6)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
  {
    word_value = (alt_u32)(*src_addr);
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
 1001700:	39400043 	ldbu	r5,1(r7)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
 1001704:	38c00083 	ldbu	r3,2(r7)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
  {
    word_value = (alt_u32)(*src_addr);
 1001708:	39000003 	ldbu	r4,0(r7)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
 100170c:	280a923a 	slli	r5,r5,8
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
 1001710:	300c963a 	slli	r6,r6,24
 1001714:	1806943a 	slli	r3,r3,16
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
 1001718:	40800a17 	ldw	r2,40(r8)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
  {
    word_value = (alt_u32)(*src_addr);
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
 100171c:	2148b03a 	or	r4,r4,r5
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
 1001720:	1986b03a 	or	r3,r3,r6
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
 1001724:	4885883a 	add	r2,r9,r2
 1001728:	20c8b03a 	or	r4,r4,r3
 100172c:	11000035 	stwio	r4,0(r2)
 1001730:	f800283a 	ret
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
 1001734:	20800a17 	ldw	r2,40(r4)
 1001738:	30c00003 	ldbu	r3,0(r6)
 100173c:	2885883a 	add	r2,r5,r2
 1001740:	10c00025 	stbio	r3,0(r2)
 1001744:	f800283a 	ret
  }
  else if (flash->mode_width == 2)
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
 1001748:	30800043 	ldbu	r2,1(r6)
 100174c:	20c00a17 	ldw	r3,40(r4)
 1001750:	31000003 	ldbu	r4,0(r6)
 1001754:	1004923a 	slli	r2,r2,8
 1001758:	28c7883a 	add	r3,r5,r3
 100175c:	1104b03a 	or	r2,r2,r4
 1001760:	1880002d 	sthio	r2,0(r3)
 1001764:	f800283a 	ret

01001768 <alt_flash_cfi_read>:
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
 1001768:	20800a17 	ldw	r2,40(r4)
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
 100176c:	deffff04 	addi	sp,sp,-4
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
 1001770:	3009883a 	mov	r4,r6
 1001774:	288b883a 	add	r5,r5,r2
 1001778:	380d883a 	mov	r6,r7
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
 100177c:	dfc00015 	stw	ra,0(sp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
 1001780:	10055300 	call	1005530 <memcpy>
  return 0;
}
 1001784:	0005883a 	mov	r2,zero
 1001788:	dfc00017 	ldw	ra,0(sp)
 100178c:	dec00104 	addi	sp,sp,4
 1001790:	f800283a 	ret

01001794 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
 1001794:	defff104 	addi	sp,sp,-60
 1001798:	ddc00c15 	stw	r23,48(sp)
 100179c:	202f883a 	mov	r23,r4
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
 10017a0:	21000c17 	ldw	r4,48(r4)
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
 10017a4:	dd800b15 	stw	r22,44(sp)
 10017a8:	dfc00e15 	stw	ra,56(sp)
 10017ac:	df000d15 	stw	fp,52(sp)
 10017b0:	dd400a15 	stw	r21,40(sp)
 10017b4:	dd000915 	stw	r20,36(sp)
 10017b8:	dcc00815 	stw	r19,32(sp)
 10017bc:	dc800715 	stw	r18,28(sp)
 10017c0:	dc400615 	stw	r17,24(sp)
 10017c4:	dc000515 	stw	r16,20(sp)
 10017c8:	d9400215 	stw	r5,8(sp)
 10017cc:	302d883a 	mov	r22,r6
 10017d0:	d9c00315 	stw	r7,12(sp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
 10017d4:	0100500e 	bge	zero,r4,1001918 <alt_flash_cfi_write+0x184>
 10017d8:	b9c00a17 	ldw	r7,40(r23)
 10017dc:	dc400217 	ldw	r17,8(sp)
 10017e0:	dd400317 	ldw	r21,12(sp)
 10017e4:	b829883a 	mov	r20,r23
 10017e8:	d8000115 	stw	zero,4(sp)
 10017ec:	0039883a 	mov	fp,zero
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
 10017f0:	a4000d17 	ldw	r16,52(r20)
 10017f4:	8c000f16 	blt	r17,r16,1001834 <alt_flash_cfi_write+0xa0>
 10017f8:	a0800e17 	ldw	r2,56(r20)
 10017fc:	8085883a 	add	r2,r16,r2
 1001800:	88800c0e 	bge	r17,r2,1001834 <alt_flash_cfi_write+0xa0>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
 1001804:	a0c00f17 	ldw	r3,60(r20)
 1001808:	00c00a0e 	bge	zero,r3,1001834 <alt_flash_cfi_write+0xa0>
 100180c:	a0801017 	ldw	r2,64(r20)
 1001810:	0027883a 	mov	r19,zero
      {
        if ((offset >= current_offset ) && 
 1001814:	8c000216 	blt	r17,r16,1001820 <alt_flash_cfi_write+0x8c>
 1001818:	808d883a 	add	r6,r16,r2
 100181c:	89801916 	blt	r17,r6,1001884 <alt_flash_cfi_write+0xf0>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
 1001820:	9cc00044 	addi	r19,r19,1
 1001824:	98c0020e 	bge	r19,r3,1001830 <alt_flash_cfi_write+0x9c>
          
          length -= data_to_write;
          offset = current_offset + flash->dev.region_info[i].block_size;
          src_addr = (alt_u8*)src_addr + data_to_write;
        }
        current_offset += flash->dev.region_info[i].block_size;
 1001828:	80a1883a 	add	r16,r16,r2
 100182c:	003ff906 	br	1001814 <alt_flash_cfi_write+0x80>
 1001830:	b9000c17 	ldw	r4,48(r23)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
 1001834:	e7000044 	addi	fp,fp,1
 1001838:	a5000404 	addi	r20,r20,16
 100183c:	e13fec16 	blt	fp,r4,10017f0 <alt_flash_cfi_write+0x5c>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
 1001840:	d8800217 	ldw	r2,8(sp)
 1001844:	d9400317 	ldw	r5,12(sp)
 1001848:	11c9883a 	add	r4,r2,r7
 100184c:	10044f00 	call	10044f0 <alt_dcache_flush>
  return ret_code;
}
 1001850:	d8800117 	ldw	r2,4(sp)
 1001854:	dfc00e17 	ldw	ra,56(sp)
 1001858:	df000d17 	ldw	fp,52(sp)
 100185c:	ddc00c17 	ldw	r23,48(sp)
 1001860:	dd800b17 	ldw	r22,44(sp)
 1001864:	dd400a17 	ldw	r21,40(sp)
 1001868:	dd000917 	ldw	r20,36(sp)
 100186c:	dcc00817 	ldw	r19,32(sp)
 1001870:	dc800717 	ldw	r18,28(sp)
 1001874:	dc400617 	ldw	r17,24(sp)
 1001878:	dc000517 	ldw	r16,20(sp)
 100187c:	dec00f04 	addi	sp,sp,60
 1001880:	f800283a 	ret
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
 1001884:	3465c83a 	sub	r18,r6,r17
                            - offset); 
          data_to_write = MIN(data_to_write, length);
 1001888:	ac80010e 	bge	r21,r18,1001890 <alt_flash_cfi_write+0xfc>
 100188c:	a825883a 	mov	r18,r21
          if(memcmp(src_addr, 
 1001890:	89cb883a 	add	r5,r17,r7
 1001894:	d9c00415 	stw	r7,16(sp)
 1001898:	b009883a 	mov	r4,r22
 100189c:	900d883a 	mov	r6,r18
 10018a0:	10054bc0 	call	10054bc <memcmp>
 10018a4:	d9c00417 	ldw	r7,16(sp)
 10018a8:	1000091e 	bne	r2,zero,10018d0 <alt_flash_cfi_write+0x13c>
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
 10018ac:	957fe426 	beq	r18,r21,1001840 <alt_flash_cfi_write+0xac>
 10018b0:	d8800117 	ldw	r2,4(sp)
 10018b4:	103fe21e 	bne	r2,zero,1001840 <alt_flash_cfi_write+0xac>
          {
            goto finished;
          }
          
          length -= data_to_write;
          offset = current_offset + flash->dev.region_info[i].block_size;
 10018b8:	a0801017 	ldw	r2,64(r20)
 10018bc:	a0c00f17 	ldw	r3,60(r20)
          src_addr = (alt_u8*)src_addr + data_to_write;
 10018c0:	b4ad883a 	add	r22,r22,r18
          if ((length == data_to_write) || ret_code)
          {
            goto finished;
          }
          
          length -= data_to_write;
 10018c4:	acabc83a 	sub	r21,r21,r18
          offset = current_offset + flash->dev.region_info[i].block_size;
 10018c8:	80a3883a 	add	r17,r16,r2
 10018cc:	003fd406 	br	1001820 <alt_flash_cfi_write+0x8c>
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
 10018d0:	b8c00817 	ldw	r3,32(r23)
 10018d4:	b809883a 	mov	r4,r23
 10018d8:	800b883a 	mov	r5,r16
 10018dc:	183ee83a 	callr	r3
 10018e0:	d8800115 	stw	r2,4(sp)

            if (!ret_code)
 10018e4:	10000226 	beq	r2,zero,10018f0 <alt_flash_cfi_write+0x15c>
 10018e8:	b9c00a17 	ldw	r7,40(r23)
 10018ec:	003fef06 	br	10018ac <alt_flash_cfi_write+0x118>
            {
              ret_code = (*flash->dev.write_block)( 
 10018f0:	b8c00917 	ldw	r3,36(r23)
 10018f4:	b00f883a 	mov	r7,r22
 10018f8:	dc800015 	stw	r18,0(sp)
 10018fc:	880d883a 	mov	r6,r17
 1001900:	b809883a 	mov	r4,r23
 1001904:	800b883a 	mov	r5,r16
 1001908:	183ee83a 	callr	r3
 100190c:	b9c00a17 	ldw	r7,40(r23)
 1001910:	d8800115 	stw	r2,4(sp)
 1001914:	003fe506 	br	10018ac <alt_flash_cfi_write+0x118>
 1001918:	b9c00a17 	ldw	r7,40(r23)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
 100191c:	d8000115 	stw	zero,4(sp)
 1001920:	003fc706 	br	1001840 <alt_flash_cfi_write+0xac>

01001924 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
 1001924:	defffe04 	addi	sp,sp,-8
 1001928:	dc000015 	stw	r16,0(sp)
 100192c:	dfc00115 	stw	ra,4(sp)
 1001930:	2021883a 	mov	r16,r4
  int ret_code = 0;
 
  ret_code = alt_read_cfi_width( flash );
 1001934:	10020240 	call	1002024 <alt_read_cfi_width>
  
  if (!ret_code)
    ret_code = alt_set_flash_width_func( flash );
 1001938:	8009883a 	mov	r4,r16
{
  int ret_code = 0;
 
  ret_code = alt_read_cfi_width( flash );
  
  if (!ret_code)
 100193c:	10000426 	beq	r2,zero,1001950 <alt_flash_cfi_init+0x2c>
  */ 
  if (!ret_code)
    ret_code = alt_flash_device_register(&(flash->dev));
 
  return ret_code;
}
 1001940:	dfc00117 	ldw	ra,4(sp)
 1001944:	dc000017 	ldw	r16,0(sp)
 1001948:	dec00204 	addi	sp,sp,8
 100194c:	f800283a 	ret
  int ret_code = 0;
 
  ret_code = alt_read_cfi_width( flash );
  
  if (!ret_code)
    ret_code = alt_set_flash_width_func( flash );
 1001950:	100198c0 	call	100198c <alt_set_flash_width_func>
  
  if (!ret_code)
    ret_code = alt_read_cfi_table( flash );
 1001954:	8009883a 	mov	r4,r16
  ret_code = alt_read_cfi_width( flash );
  
  if (!ret_code)
    ret_code = alt_set_flash_width_func( flash );
  
  if (!ret_code)
 1001958:	103ff91e 	bne	r2,zero,1001940 <alt_flash_cfi_init+0x1c>
    ret_code = alt_read_cfi_table( flash );
 100195c:	1001c280 	call	1001c28 <alt_read_cfi_table>

  if (!ret_code) 
    ret_code = alt_set_flash_algorithm_func( flash);
 1001960:	8009883a 	mov	r4,r16
    ret_code = alt_set_flash_width_func( flash );
  
  if (!ret_code)
    ret_code = alt_read_cfi_table( flash );

  if (!ret_code) 
 1001964:	103ff61e 	bne	r2,zero,1001940 <alt_flash_cfi_init+0x1c>
    ret_code = alt_set_flash_algorithm_func( flash);
 1001968:	1001abc0 	call	1001abc <alt_set_flash_algorithm_func>

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
 100196c:	01404034 	movhi	r5,256
 1001970:	295d9e04 	addi	r5,r5,30328
 1001974:	8009883a 	mov	r4,r16

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
 1001978:	103ff11e 	bne	r2,zero,1001940 <alt_flash_cfi_init+0x1c>
    ret_code = alt_flash_device_register(&(flash->dev));
 
  return ret_code;
}
 100197c:	dfc00117 	ldw	ra,4(sp)
 1001980:	dc000017 	ldw	r16,0(sp)
 1001984:	dec00204 	addi	sp,sp,8
 1001988:	10044fc1 	jmpi	10044fc <alt_dev_llist_insert>

0100198c <alt_set_flash_width_func>:
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
  int ret_code = 0;
  
  switch(flash->mode_width)
 100198c:	20c02e17 	ldw	r3,184(r4)
 1001990:	01800084 	movi	r6,2
 1001994:	19800726 	beq	r3,r6,10019b4 <alt_set_flash_width_func+0x28>
 1001998:	01c00104 	movi	r7,4
 100199c:	19c01726 	beq	r3,r7,10019fc <alt_set_flash_width_func+0x70>
 10019a0:	00800044 	movi	r2,1
 10019a4:	18802426 	beq	r3,r2,1001a38 <alt_set_flash_width_func+0xac>
        break;
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
        break;
 10019a8:	00fffcc4 	movi	r3,-13
      }
    }
  }

  return ret_code;
}
 10019ac:	1805883a 	mov	r2,r3
 10019b0:	f800283a 	ret
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;

      if (flash->device_width == 2)
 10019b4:	21402f17 	ldw	r5,188(r4)
      }
      break;
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
 10019b8:	00804034 	movhi	r2,256
 10019bc:	1087e404 	addi	r2,r2,8080
 10019c0:	20803515 	stw	r2,212(r4)

      if (flash->device_width == 2)
 10019c4:	28c03126 	beq	r5,r3,1001a8c <alt_set_flash_width_func+0x100>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
 10019c8:	00800104 	movi	r2,4
 10019cc:	28802526 	beq	r5,r2,1001a64 <alt_set_flash_width_func+0xd8>
    }
  }

  if (!ret_code)
  {
    switch(flash->device_width)
 10019d0:	00800084 	movi	r2,2
 10019d4:	28801226 	beq	r5,r2,1001a20 <alt_set_flash_width_func+0x94>
 10019d8:	00800104 	movi	r2,4
 10019dc:	28802526 	beq	r5,r2,1001a74 <alt_set_flash_width_func+0xe8>
 10019e0:	00800044 	movi	r2,1
 10019e4:	28bff01e 	bne	r5,r2,10019a8 <alt_set_flash_width_func+0x1c>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
 10019e8:	00804034 	movhi	r2,256
 10019ec:	1087ca04 	addi	r2,r2,7976
 10019f0:	0007883a 	mov	r3,zero
 10019f4:	20803415 	stw	r2,208(r4)
 10019f8:	003fec06 	br	10019ac <alt_set_flash_width_func+0x20>
 10019fc:	21402f17 	ldw	r5,188(r4)

      break;
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
 1001a00:	00804034 	movhi	r2,256
 1001a04:	1087dc04 	addi	r2,r2,8048
 1001a08:	20803515 	stw	r2,212(r4)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
 1001a0c:	00c04034 	movhi	r3,256
 1001a10:	18c7de04 	addi	r3,r3,8056
    }
  }

  if (!ret_code)
  {
    switch(flash->device_width)
 1001a14:	00800084 	movi	r2,2
      break;
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
 1001a18:	20c03315 	stw	r3,204(r4)
    }
  }

  if (!ret_code)
  {
    switch(flash->device_width)
 1001a1c:	28bfee1e 	bne	r5,r2,10019d8 <alt_set_flash_width_func+0x4c>
        flash->read_query = alt_read_query_entry_8bit;
        break;
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
 1001a20:	0007883a 	mov	r3,zero
 1001a24:	00804034 	movhi	r2,256
 1001a28:	1087cf04 	addi	r2,r2,7996
 1001a2c:	20803415 	stw	r2,208(r4)
      }
    }
  }

  return ret_code;
}
 1001a30:	1805883a 	mov	r2,r3
 1001a34:	f800283a 	ret
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;

      if (flash->device_width == 1)
 1001a38:	21402f17 	ldw	r5,188(r4)
  
  switch(flash->mode_width)
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
 1001a3c:	00804034 	movhi	r2,256
 1001a40:	1087f204 	addi	r2,r2,8136
 1001a44:	20803515 	stw	r2,212(r4)

      if (flash->device_width == 1)
 1001a48:	28c01426 	beq	r5,r3,1001a9c <alt_set_flash_width_func+0x110>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
 1001a4c:	29801726 	beq	r5,r6,1001aac <alt_set_flash_width_func+0x120>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
 1001a50:	29ffdf1e 	bne	r5,r7,10019d0 <alt_set_flash_width_func+0x44>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
 1001a54:	00804034 	movhi	r2,256
 1001a58:	1087f504 	addi	r2,r2,8148
 1001a5c:	20803315 	stw	r2,204(r4)
 1001a60:	003fdb06 	br	10019d0 <alt_set_flash_width_func+0x44>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
 1001a64:	00804034 	movhi	r2,256
 1001a68:	1087e704 	addi	r2,r2,8092
 1001a6c:	20803315 	stw	r2,204(r4)
 1001a70:	003fd706 	br	10019d0 <alt_set_flash_width_func+0x44>
        flash->read_query = alt_read_query_entry_16bit;
        break;
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
 1001a74:	0007883a 	mov	r3,zero
 1001a78:	00804034 	movhi	r2,256
 1001a7c:	1087d504 	addi	r2,r2,8020
 1001a80:	20803415 	stw	r2,208(r4)
      }
    }
  }

  return ret_code;
}
 1001a84:	1805883a 	mov	r2,r3
 1001a88:	f800283a 	ret
    {
      flash->write_native = alt_write_native_16bit;

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
 1001a8c:	00804034 	movhi	r2,256
 1001a90:	1087ed04 	addi	r2,r2,8116
 1001a94:	20803315 	stw	r2,204(r4)
 1001a98:	003fcd06 	br	10019d0 <alt_set_flash_width_func+0x44>
    {
      flash->write_native = alt_write_native_8bit;

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
 1001a9c:	00804034 	movhi	r2,256
 1001aa0:	10880504 	addi	r2,r2,8212
 1001aa4:	20803315 	stw	r2,204(r4)
 1001aa8:	003fc906 	br	10019d0 <alt_set_flash_width_func+0x44>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
 1001aac:	00804034 	movhi	r2,256
 1001ab0:	1087fb04 	addi	r2,r2,8172
 1001ab4:	20803315 	stw	r2,204(r4)
 1001ab8:	003fc506 	br	10019d0 <alt_set_flash_width_func+0x44>

01001abc <alt_set_flash_algorithm_func>:
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
  int ret_code = 0;
 
  switch(flash->algorithm)
 1001abc:	20c02d17 	ldw	r3,180(r4)
 1001ac0:	00800084 	movi	r2,2
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
      flash->dev.write_block = alt_program_amd;
 1001ac4:	000b883a 	mov	r5,zero
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
  int ret_code = 0;
 
  switch(flash->algorithm)
 1001ac8:	18801026 	beq	r3,r2,1001b0c <alt_set_flash_algorithm_func+0x50>
 1001acc:	008000c4 	movi	r2,3
 1001ad0:	18800526 	beq	r3,r2,1001ae8 <alt_set_flash_algorithm_func+0x2c>
 1001ad4:	00800044 	movi	r2,1
 1001ad8:	017ffec4 	movi	r5,-5
 1001adc:	18800226 	beq	r3,r2,1001ae8 <alt_set_flash_algorithm_func+0x2c>
    {
      ret_code = -EIO;
    }
  } 
  return ret_code;  
}
 1001ae0:	2805883a 	mov	r2,r5
 1001ae4:	f800283a 	ret
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
      flash->dev.write_block = alt_program_intel;
 1001ae8:	00804034 	movhi	r2,256
 1001aec:	10942104 	addi	r2,r2,20612
 1001af0:	000b883a 	mov	r5,zero
 1001af4:	20800915 	stw	r2,36(r4)
      break;
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
 1001af8:	00c04034 	movhi	r3,256
 1001afc:	18d3e004 	addi	r3,r3,20352
    {
      ret_code = -EIO;
    }
  } 
  return ret_code;  
}
 1001b00:	2805883a 	mov	r2,r5
      break;
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
 1001b04:	20c00815 	stw	r3,32(r4)
    {
      ret_code = -EIO;
    }
  } 
  return ret_code;  
}
 1001b08:	f800283a 	ret
  switch(flash->algorithm)
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
      flash->dev.write_block = alt_program_amd;
 1001b0c:	00804034 	movhi	r2,256
 1001b10:	10934204 	addi	r2,r2,19720
 1001b14:	20800915 	stw	r2,36(r4)
 
  switch(flash->algorithm)
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
 1001b18:	00c04034 	movhi	r3,256
 1001b1c:	18d2e304 	addi	r3,r3,19340
    {
      ret_code = -EIO;
    }
  } 
  return ret_code;  
}
 1001b20:	2805883a 	mov	r2,r5
 
  switch(flash->algorithm)
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
 1001b24:	20c00815 	stw	r3,32(r4)
    {
      ret_code = -EIO;
    }
  } 
  return ret_code;  
}
 1001b28:	f800283a 	ret

01001b2c <alt_read_16bit_query_entry>:
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
 1001b2c:	20c03417 	ldw	r3,208(r4)
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
 1001b30:	defffc04 	addi	sp,sp,-16
 1001b34:	dfc00315 	stw	ra,12(sp)
 1001b38:	dd000215 	stw	r20,8(sp)
 1001b3c:	dcc00115 	stw	r19,4(sp)
 1001b40:	dc400015 	stw	r17,0(sp)
 1001b44:	2023883a 	mov	r17,r4
 1001b48:	2829883a 	mov	r20,r5
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
 1001b4c:	183ee83a 	callr	r3
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
 1001b50:	88c03417 	ldw	r3,208(r17)
 1001b54:	8809883a 	mov	r4,r17
 1001b58:	a1400044 	addi	r5,r20,1
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
 1001b5c:	1027883a 	mov	r19,r2
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
 1001b60:	183ee83a 	callr	r3
 1001b64:	10803fcc 	andi	r2,r2,255
 1001b68:	1004923a 	slli	r2,r2,8
 1001b6c:	9cc03fcc 	andi	r19,r19,255

  return ret_code;
}
 1001b70:	9884b03a 	or	r2,r19,r2
 1001b74:	dfc00317 	ldw	ra,12(sp)
 1001b78:	dd000217 	ldw	r20,8(sp)
 1001b7c:	dcc00117 	ldw	r19,4(sp)
 1001b80:	dc400017 	ldw	r17,0(sp)
 1001b84:	dec00404 	addi	sp,sp,16
 1001b88:	f800283a 	ret

01001b8c <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
 1001b8c:	defffb04 	addi	sp,sp,-20
  int i;
  int ret_code = 0;
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
 1001b90:	01400544 	movi	r5,21
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
 1001b94:	dc800315 	stw	r18,12(sp)
 1001b98:	dc400215 	stw	r17,8(sp)
 1001b9c:	dc000115 	stw	r16,4(sp)
 1001ba0:	dfc00415 	stw	ra,16(sp)
 1001ba4:	2021883a 	mov	r16,r4
  int i;
  int ret_code = 0;
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
 1001ba8:	1001b2c0 	call	1001b2c <alt_read_16bit_query_entry>
 1001bac:	10bfffcc 	andi	r2,r2,65535
 1001bb0:	80803215 	stw	r2,200(r16)
 1001bb4:	0023883a 	mov	r17,zero
 1001bb8:	048000c4 	movi	r18,3
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
 1001bbc:	81403217 	ldw	r5,200(r16)
 1001bc0:	81803417 	ldw	r6,208(r16)
 1001bc4:	8009883a 	mov	r4,r16
 1001bc8:	894b883a 	add	r5,r17,r5
 1001bcc:	303ee83a 	callr	r6
 1001bd0:	dc47883a 	add	r3,sp,r17
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
 1001bd4:	8c400044 	addi	r17,r17,1
  {
    primary_query_string[i] = 
 1001bd8:	18800005 	stb	r2,0(r3)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
 1001bdc:	8cbff71e 	bne	r17,r18,1001bbc <alt_check_primary_table+0x30>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
 1001be0:	d8c00003 	ldbu	r3,0(sp)
 1001be4:	00801404 	movi	r2,80
 1001be8:	1880031e 	bne	r3,r2,1001bf8 <alt_check_primary_table+0x6c>
 1001bec:	d8c00043 	ldbu	r3,1(sp)
 1001bf0:	00801484 	movi	r2,82
 1001bf4:	18800726 	beq	r3,r2,1001c14 <alt_check_primary_table+0x88>
 1001bf8:	00bffb44 	movi	r2,-19
  {
    ret_code = -ENODEV;
  }
  
  return ret_code;
}
 1001bfc:	dfc00417 	ldw	ra,16(sp)
 1001c00:	dc800317 	ldw	r18,12(sp)
 1001c04:	dc400217 	ldw	r17,8(sp)
 1001c08:	dc000117 	ldw	r16,4(sp)
 1001c0c:	dec00504 	addi	sp,sp,20
 1001c10:	f800283a 	ret
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
 1001c14:	d8c00083 	ldbu	r3,2(sp)
 1001c18:	00801244 	movi	r2,73
 1001c1c:	18bff61e 	bne	r3,r2,1001bf8 <alt_check_primary_table+0x6c>
 1001c20:	0005883a 	mov	r2,zero
 1001c24:	003ff506 	br	1001bfc <alt_check_primary_table+0x70>

01001c28 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
 1001c28:	defff804 	addi	sp,sp,-32
 1001c2c:	dc800215 	stw	r18,8(sp)
 1001c30:	dc000015 	stw	r16,0(sp)
 1001c34:	dfc00715 	stw	ra,28(sp)
 1001c38:	dd800615 	stw	r22,24(sp)
 1001c3c:	dd400515 	stw	r21,20(sp)
 1001c40:	dd000415 	stw	r20,16(sp)
 1001c44:	dcc00315 	stw	r19,12(sp)
 1001c48:	dc400115 	stw	r17,4(sp)
 1001c4c:	2021883a 	mov	r16,r4
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
 1001c50:	1001b8c0 	call	1001b8c <alt_check_primary_table>
 1001c54:	1025883a 	mov	r18,r2

  if (!ret_code)
 1001c58:	10000b26 	beq	r2,zero,1001c88 <alt_read_cfi_table+0x60>
      }
    } 
  }  

  return ret_code;
}
 1001c5c:	9005883a 	mov	r2,r18
 1001c60:	dfc00717 	ldw	ra,28(sp)
 1001c64:	dd800617 	ldw	r22,24(sp)
 1001c68:	dd400517 	ldw	r21,20(sp)
 1001c6c:	dd000417 	ldw	r20,16(sp)
 1001c70:	dcc00317 	ldw	r19,12(sp)
 1001c74:	dc800217 	ldw	r18,8(sp)
 1001c78:	dc400117 	ldw	r17,4(sp)
 1001c7c:	dc000017 	ldw	r16,0(sp)
 1001c80:	dec00804 	addi	sp,sp,32
 1001c84:	f800283a 	ret
  */
  ret_code = alt_check_primary_table(flash);

  if (!ret_code)
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
 1001c88:	80c03417 	ldw	r3,208(r16)
 1001c8c:	8009883a 	mov	r4,r16
 1001c90:	014004c4 	movi	r5,19
 1001c94:	183ee83a 	callr	r3
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
 1001c98:	81803417 	ldw	r6,208(r16)
  */
  ret_code = alt_check_primary_table(flash);

  if (!ret_code)
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
 1001c9c:	10803fcc 	andi	r2,r2,255
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
 1001ca0:	8009883a 	mov	r4,r16
 1001ca4:	014007c4 	movi	r5,31
  */
  ret_code = alt_check_primary_table(flash);

  if (!ret_code)
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
 1001ca8:	80802d15 	stw	r2,180(r16)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
 1001cac:	303ee83a 	callr	r6
    max_timeout = (*flash->read_query)( flash, 0x23);
 1001cb0:	80c03417 	ldw	r3,208(r16)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
 1001cb4:	1023883a 	mov	r17,r2
    max_timeout = (*flash->read_query)( flash, 0x23);
 1001cb8:	8009883a 	mov	r4,r16
 1001cbc:	014008c4 	movi	r5,35
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 1001cc0:	8c403fcc 	andi	r17,r17,255
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
 1001cc4:	183ee83a 	callr	r3
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 1001cc8:	88006226 	beq	r17,zero,1001e54 <alt_read_cfi_table+0x22c>
 1001ccc:	10c03fcc 	andi	r3,r2,255
 1001cd0:	18006026 	beq	r3,zero,1001e54 <alt_read_cfi_table+0x22c>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
 1001cd4:	00800044 	movi	r2,1
 1001cd8:	1444983a 	sll	r2,r2,r17
 1001cdc:	10c4983a 	sll	r2,r2,r3
 1001ce0:	80803015 	stw	r2,192(r16)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
 1001ce4:	80c03417 	ldw	r3,208(r16)
 1001ce8:	8009883a 	mov	r4,r16
 1001cec:	01400844 	movi	r5,33
 1001cf0:	183ee83a 	callr	r3
    max_timeout = (*flash->read_query)( flash, 0x25);
 1001cf4:	80c03417 	ldw	r3,208(r16)
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
 1001cf8:	1023883a 	mov	r17,r2
    max_timeout = (*flash->read_query)( flash, 0x25);
 1001cfc:	8009883a 	mov	r4,r16
 1001d00:	01400944 	movi	r5,37
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 1001d04:	8c403fcc 	andi	r17,r17,255
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
 1001d08:	183ee83a 	callr	r3
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 1001d0c:	88005426 	beq	r17,zero,1001e60 <alt_read_cfi_table+0x238>
 1001d10:	10803fcc 	andi	r2,r2,255
 1001d14:	10005226 	beq	r2,zero,1001e60 <alt_read_cfi_table+0x238>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
 1001d18:	01000044 	movi	r4,1
 1001d1c:	2448983a 	sll	r4,r4,r17
 1001d20:	0140fa04 	movi	r5,1000
 1001d24:	2088983a 	sll	r4,r4,r2
 1001d28:	10012100 	call	1001210 <__mulsi3>
 1001d2c:	80803115 	stw	r2,196(r16)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
 1001d30:	80c03417 	ldw	r3,208(r16)
 1001d34:	8009883a 	mov	r4,r16
 1001d38:	014009c4 	movi	r5,39
 1001d3c:	183ee83a 	callr	r3
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
 1001d40:	80c03417 	ldw	r3,208(r16)
 1001d44:	8009883a 	mov	r4,r16
 1001d48:	01400b04 	movi	r5,44
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
 1001d4c:	102d883a 	mov	r22,r2
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
 1001d50:	183ee83a 	callr	r3
 1001d54:	10c03fcc 	andi	r3,r2,255
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 1001d58:	00800204 	movi	r2,8
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
 1001d5c:	80c00c15 	stw	r3,48(r16)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 1001d60:	10c0430e 	bge	r2,r3,1001e70 <alt_read_cfi_table+0x248>
 1001d64:	04bffd04 	movi	r18,-12
      {
        ret_code = -ENODEV;
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
 1001d68:	81403217 	ldw	r5,200(r16)
 1001d6c:	80c03417 	ldw	r3,208(r16)
 1001d70:	8009883a 	mov	r4,r16
 1001d74:	294003c4 	addi	r5,r5,15
 1001d78:	183ee83a 	callr	r3
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
 1001d7c:	80c02d17 	ldw	r3,180(r16)
      {
        ret_code = -ENODEV;
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
 1001d80:	1009883a 	mov	r4,r2
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
 1001d84:	00800084 	movi	r2,2
 1001d88:	18801526 	beq	r3,r2,1001de0 <alt_read_cfi_table+0x1b8>
 1001d8c:	80c00c17 	ldw	r3,48(r16)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
 1001d90:	00c00a0e 	bge	zero,r3,1001dbc <alt_read_cfi_table+0x194>
 1001d94:	8009883a 	mov	r4,r16
 1001d98:	000d883a 	mov	r6,zero
 1001d9c:	000b883a 	mov	r5,zero
    {
      flash->dev.region_info[i].offset = offset;
 1001da0:	21400d15 	stw	r5,52(r4)
      offset += flash->dev.region_info[i].region_size;
 1001da4:	20800e17 	ldw	r2,56(r4)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
 1001da8:	80c00c17 	ldw	r3,48(r16)
 1001dac:	31800044 	addi	r6,r6,1
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
 1001db0:	288b883a 	add	r5,r5,r2
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
 1001db4:	21000404 	addi	r4,r4,16
 1001db8:	30fff916 	blt	r6,r3,1001da0 <alt_read_cfi_table+0x178>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
 1001dbc:	80c02d17 	ldw	r3,180(r16)
 1001dc0:	00800084 	movi	r2,2
 1001dc4:	18805026 	beq	r3,r2,1001f08 <alt_read_cfi_table+0x2e0>
 1001dc8:	008000c4 	movi	r2,3
 1001dcc:	18804826 	beq	r3,r2,1001ef0 <alt_read_cfi_table+0x2c8>
 1001dd0:	00800044 	movi	r2,1
 1001dd4:	18804626 	beq	r3,r2,1001ef0 <alt_read_cfi_table+0x2c8>
 1001dd8:	04bffec4 	movi	r18,-5
 1001ddc:	003f9f06 	br	1001c5c <alt_read_cfi_table+0x34>
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
 1001de0:	20c03fcc 	andi	r3,r4,255
 1001de4:	008000c4 	movi	r2,3
 1001de8:	18bfe81e 	bne	r3,r2,1001d8c <alt_read_cfi_table+0x164>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
 1001dec:	80c00c17 	ldw	r3,48(r16)
 1001df0:	1abfffc4 	addi	r10,r3,-1
          j<=i;i--,j++)
 1001df4:	503fe616 	blt	r10,zero,1001d90 <alt_read_cfi_table+0x168>
 1001df8:	5004913a 	slli	r2,r10,4
 1001dfc:	8013883a 	mov	r9,r16
 1001e00:	0017883a 	mov	r11,zero
 1001e04:	1411883a 	add	r8,r2,r16
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
 1001e08:	48800e17 	ldw	r2,56(r9)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
 1001e0c:	48c01017 	ldw	r3,64(r9)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
 1001e10:	49000f17 	ldw	r4,60(r9)
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
 1001e14:	41400e17 	ldw	r5,56(r8)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
 1001e18:	41801017 	ldw	r6,64(r8)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
 1001e1c:	41c00f17 	ldw	r7,60(r8)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
 1001e20:	40800e15 	stw	r2,56(r8)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
 1001e24:	40c01015 	stw	r3,64(r8)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
 1001e28:	41000f15 	stw	r4,60(r8)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
 1001e2c:	52bfffc4 	addi	r10,r10,-1
 1001e30:	5ac00044 	addi	r11,r11,1
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
 1001e34:	49400e15 	stw	r5,56(r9)

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 1001e38:	49801015 	stw	r6,64(r9)
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
 1001e3c:	49c00f15 	stw	r7,60(r9)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
 1001e40:	423ffc04 	addi	r8,r8,-16
 1001e44:	4a400404 	addi	r9,r9,16
 1001e48:	52ffef0e 	bge	r10,r11,1001e08 <alt_read_cfi_table+0x1e0>
 1001e4c:	80c00c17 	ldw	r3,48(r16)
 1001e50:	003fcf06 	br	1001d90 <alt_read_cfi_table+0x168>
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
 1001e54:	0080fa04 	movi	r2,1000
 1001e58:	80803015 	stw	r2,192(r16)
 1001e5c:	003fa106 	br	1001ce4 <alt_read_cfi_table+0xbc>
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
 1001e60:	00804c74 	movhi	r2,305
 1001e64:	108b4004 	addi	r2,r2,11520
 1001e68:	80803115 	stw	r2,196(r16)
 1001e6c:	003fb006 	br	1001d30 <alt_read_cfi_table+0x108>
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
 1001e70:	00c02b0e 	bge	zero,r3,1001f20 <alt_read_cfi_table+0x2f8>
 1001e74:	8023883a 	mov	r17,r16
 1001e78:	0029883a 	mov	r20,zero
 1001e7c:	002b883a 	mov	r21,zero
 1001e80:	04c00b44 	movi	r19,45
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
 1001e84:	980b883a 	mov	r5,r19
 1001e88:	8009883a 	mov	r4,r16
 1001e8c:	1001b2c0 	call	1001b2c <alt_read_16bit_query_entry>
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
 1001e90:	10bfffcc 	andi	r2,r2,65535
 1001e94:	10800044 	addi	r2,r2,1
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
 1001e98:	99400084 	addi	r5,r19,2
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
 1001e9c:	88800f15 	stw	r2,60(r17)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
 1001ea0:	8009883a 	mov	r4,r16
 1001ea4:	1001b2c0 	call	1001b2c <alt_read_16bit_query_entry>
 1001ea8:	113fffcc 	andi	r4,r2,65535
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
 1001eac:	2008923a 	slli	r4,r4,8
        flash->dev.region_info[i].region_size = 
 1001eb0:	89400f17 	ldw	r5,60(r17)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
 1001eb4:	a5000044 	addi	r20,r20,1
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
 1001eb8:	89001015 	stw	r4,64(r17)
        flash->dev.region_info[i].region_size = 
 1001ebc:	10012100 	call	1001210 <__mulsi3>
 1001ec0:	88800e15 	stw	r2,56(r17)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
 1001ec4:	80c00c17 	ldw	r3,48(r16)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
 1001ec8:	a8ab883a 	add	r21,r21,r2
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
 1001ecc:	9cc00104 	addi	r19,r19,4
 1001ed0:	8c400404 	addi	r17,r17,16
 1001ed4:	a0ffeb16 	blt	r20,r3,1001e84 <alt_read_cfi_table+0x25c>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
 1001ed8:	b0c03fcc 	andi	r3,r22,255
 1001edc:	00800044 	movi	r2,1
 1001ee0:	10c4983a 	sll	r2,r2,r3
 1001ee4:	157fa026 	beq	r2,r21,1001d68 <alt_read_cfi_table+0x140>
 1001ee8:	04bffb44 	movi	r18,-19
 1001eec:	003f9e06 	br	1001d68 <alt_read_cfi_table+0x140>
        break;
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
 1001ef0:	81000a17 	ldw	r4,40(r16)
 1001ef4:	80803317 	ldw	r2,204(r16)
 1001ef8:	01401544 	movi	r5,85
 1001efc:	01803fc4 	movi	r6,255
 1001f00:	103ee83a 	callr	r2
 1001f04:	003f5506 	br	1001c5c <alt_read_cfi_table+0x34>

    switch(flash->algorithm)
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
 1001f08:	81000a17 	ldw	r4,40(r16)
 1001f0c:	80803317 	ldw	r2,204(r16)
 1001f10:	01401544 	movi	r5,85
 1001f14:	01803c04 	movi	r6,240
 1001f18:	103ee83a 	callr	r2
 1001f1c:	003f4f06 	br	1001c5c <alt_read_cfi_table+0x34>
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
 1001f20:	002b883a 	mov	r21,zero
 1001f24:	003fec06 	br	1001ed8 <alt_read_cfi_table+0x2b0>

01001f28 <alt_read_query_entry_8bit>:
/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
 1001f28:	20800a17 	ldw	r2,40(r4)
 1001f2c:	288b883a 	add	r5,r5,r2
 1001f30:	28800023 	ldbuio	r2,0(r5)
}
 1001f34:	10803fcc 	andi	r2,r2,255
 1001f38:	f800283a 	ret

01001f3c <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
 1001f3c:	20800a17 	ldw	r2,40(r4)
 1001f40:	294b883a 	add	r5,r5,r5
 1001f44:	288b883a 	add	r5,r5,r2
 1001f48:	2880002b 	ldhuio	r2,0(r5)
}
 1001f4c:	10803fcc 	andi	r2,r2,255
 1001f50:	f800283a 	ret

01001f54 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
 1001f54:	20800a17 	ldw	r2,40(r4)
 1001f58:	294b883a 	add	r5,r5,r5
 1001f5c:	294b883a 	add	r5,r5,r5
 1001f60:	288b883a 	add	r5,r5,r2
 1001f64:	28800037 	ldwio	r2,0(r5)
}
 1001f68:	10803fcc 	andi	r2,r2,255
 1001f6c:	f800283a 	ret

01001f70 <alt_write_native_32bit>:
  return;
}

void alt_write_native_32bit( void* address, alt_u32 value)
{
  IOWR_32DIRECT(address, 0, value);
 1001f70:	21400035 	stwio	r5,0(r4)
  return;
}
 1001f74:	f800283a 	ret

01001f78 <alt_write_flash_command_32bit_device_32bit_mode>:
  return;
}

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
 1001f78:	294b883a 	add	r5,r5,r5
 1001f7c:	294b883a 	add	r5,r5,r5
 1001f80:	290b883a 	add	r5,r5,r4
 1001f84:	31803fcc 	andi	r6,r6,255
 1001f88:	29800035 	stwio	r6,0(r5)
  return;
}
 1001f8c:	f800283a 	ret

01001f90 <alt_write_native_16bit>:
  return;
}

void alt_write_native_16bit( void* address, alt_u32 value)
{
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
 1001f90:	297fffcc 	andi	r5,r5,65535
 1001f94:	2140002d 	sthio	r5,0(r4)
  return;
}
 1001f98:	f800283a 	ret

01001f9c <alt_write_flash_command_32bit_device_16bit_mode>:
  return;
}

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
 1001f9c:	294b883a 	add	r5,r5,r5
 1001fa0:	294b883a 	add	r5,r5,r5
 1001fa4:	290b883a 	add	r5,r5,r4
 1001fa8:	31803fcc 	andi	r6,r6,255
 1001fac:	2980002d 	sthio	r6,0(r5)
  return;
}
 1001fb0:	f800283a 	ret

01001fb4 <alt_write_flash_command_16bit_device_16bit_mode>:
  return;
}

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
 1001fb4:	294b883a 	add	r5,r5,r5
 1001fb8:	290b883a 	add	r5,r5,r4
 1001fbc:	31803fcc 	andi	r6,r6,255
 1001fc0:	2980002d 	sthio	r6,0(r5)
  return;
}
 1001fc4:	f800283a 	ret

01001fc8 <alt_write_native_8bit>:
/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
 1001fc8:	29403fcc 	andi	r5,r5,255
 1001fcc:	21400025 	stbio	r5,0(r4)
  return;
}
 1001fd0:	f800283a 	ret

01001fd4 <alt_write_flash_command_32bit_device_8bit_mode>:
  return;
}

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  IOWR_8DIRECT(base_addr, offset*4, value);
 1001fd4:	294b883a 	add	r5,r5,r5
 1001fd8:	294b883a 	add	r5,r5,r5
 1001fdc:	290b883a 	add	r5,r5,r4
 1001fe0:	31803fcc 	andi	r6,r6,255
 1001fe4:	29800025 	stbio	r6,0(r5)
  return;
}
 1001fe8:	f800283a 	ret

01001fec <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  if (offset % 2)
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
 1001fec:	2945883a 	add	r2,r5,r5
  return;
}

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  if (offset % 2)
 1001ff0:	2940004c 	andi	r5,r5,1
 1001ff4:	280b003a 	cmpeq	r5,r5,zero
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
 1001ff8:	1105883a 	add	r2,r2,r4
 1001ffc:	31003fcc 	andi	r4,r6,255
  return;
}

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  if (offset % 2)
 1002000:	2800021e 	bne	r5,zero,100200c <alt_write_flash_command_16bit_device_8bit_mode+0x20>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
 1002004:	11000025 	stbio	r4,0(r2)
 1002008:	f800283a 	ret
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
 100200c:	11000065 	stbio	r4,1(r2)
 1002010:	f800283a 	ret

01002014 <alt_write_flash_command_8bit_device_8bit_mode>:
/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  IOWR_8DIRECT(base_addr, offset, value);
 1002014:	2149883a 	add	r4,r4,r5
 1002018:	31803fcc 	andi	r6,r6,255
 100201c:	21800025 	stbio	r6,0(r4)
  return;
}
 1002020:	f800283a 	ret

01002024 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
 1002024:	defffb04 	addi	sp,sp,-20
 1002028:	dc000315 	stw	r16,12(sp)
 100202c:	2021883a 	mov	r16,r4
  int ret_code = 0;

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1002030:	21000a17 	ldw	r4,40(r4)
 1002034:	01401544 	movi	r5,85
 1002038:	01802604 	movi	r6,152
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
 100203c:	dfc00415 	stw	ra,16(sp)
  int ret_code = 0;

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1002040:	10020140 	call	1002014 <alt_write_flash_command_8bit_device_8bit_mode>
 1002044:	81000a17 	ldw	r4,40(r16)
 1002048:	000d883a 	mov	r6,zero
 100204c:	02000044 	movi	r8,1
 1002050:	01c000c4 	movi	r7,3
 1002054:	21400404 	addi	r5,r4,16

  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
 1002058:	28c00023 	ldbuio	r3,0(r5)
 100205c:	d985883a 	add	r2,sp,r6
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
 1002060:	31800044 	addi	r6,r6,1
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
 1002064:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
 1002068:	29400044 	addi	r5,r5,1
 100206c:	31fffa1e 	bne	r6,r7,1002058 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
 1002070:	d8c00003 	ldbu	r3,0(sp)
 1002074:	00801444 	movi	r2,81
 1002078:	1880ba26 	beq	r3,r2,1002364 <alt_read_cfi_width+0x340>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 100207c:	01401544 	movi	r5,85
 1002080:	01802604 	movi	r6,152
 1002084:	1001fec0 	call	1001fec <alt_write_flash_command_16bit_device_8bit_mode>
 1002088:	81000a17 	ldw	r4,40(r16)
 100208c:	000d883a 	mov	r6,zero
 1002090:	01c00184 	movi	r7,6
 1002094:	21400804 	addi	r5,r4,32
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
 1002098:	28c00023 	ldbuio	r3,0(r5)
 100209c:	d985883a 	add	r2,sp,r6
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
 10020a0:	31800044 	addi	r6,r6,1
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
 10020a4:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
 10020a8:	29400044 	addi	r5,r5,1
 10020ac:	31fffa1e 	bne	r6,r7,1002098 <alt_read_cfi_width+0x74>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
 10020b0:	d8c00003 	ldbu	r3,0(sp)
 10020b4:	00801444 	movi	r2,81
 10020b8:	1880cd26 	beq	r3,r2,10023f0 <alt_read_cfi_width+0x3cc>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 10020bc:	01401544 	movi	r5,85
 10020c0:	01802604 	movi	r6,152
 10020c4:	1001fb40 	call	1001fb4 <alt_write_flash_command_16bit_device_16bit_mode>
 10020c8:	81000a17 	ldw	r4,40(r16)
 10020cc:	000d883a 	mov	r6,zero
 10020d0:	01c00184 	movi	r7,6
 10020d4:	21400804 	addi	r5,r4,32
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
 10020d8:	28c00023 	ldbuio	r3,0(r5)
 10020dc:	d985883a 	add	r2,sp,r6
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
 10020e0:	31800044 	addi	r6,r6,1
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
 10020e4:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
 10020e8:	29400044 	addi	r5,r5,1
 10020ec:	31fffa1e 	bne	r6,r7,10020d8 <alt_read_cfi_width+0xb4>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
 10020f0:	d8c00003 	ldbu	r3,0(sp)
 10020f4:	00801444 	movi	r2,81
 10020f8:	1880a926 	beq	r3,r2,10023a0 <alt_read_cfi_width+0x37c>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 10020fc:	01401544 	movi	r5,85
 1002100:	01802604 	movi	r6,152
 1002104:	1001f780 	call	1001f78 <alt_write_flash_command_32bit_device_32bit_mode>
 1002108:	81000a17 	ldw	r4,40(r16)
 100210c:	000d883a 	mov	r6,zero
 1002110:	01c00304 	movi	r7,12
 1002114:	21401004 	addi	r5,r4,64
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1002118:	28c00023 	ldbuio	r3,0(r5)
 100211c:	d985883a 	add	r2,sp,r6
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
 1002120:	31800044 	addi	r6,r6,1
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1002124:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
 1002128:	29400044 	addi	r5,r5,1
 100212c:	31fffa1e 	bne	r6,r7,1002118 <alt_read_cfi_width+0xf4>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
 1002130:	d8c00003 	ldbu	r3,0(sp)
 1002134:	00801444 	movi	r2,81
 1002138:	18802526 	beq	r3,r2,10021d0 <alt_read_cfi_width+0x1ac>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 100213c:	01401544 	movi	r5,85
 1002140:	01802604 	movi	r6,152
 1002144:	1001f9c0 	call	1001f9c <alt_write_flash_command_32bit_device_16bit_mode>
 1002148:	81000a17 	ldw	r4,40(r16)
 100214c:	000d883a 	mov	r6,zero
 1002150:	01c00304 	movi	r7,12
 1002154:	21401004 	addi	r5,r4,64
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1002158:	28c00023 	ldbuio	r3,0(r5)
 100215c:	d985883a 	add	r2,sp,r6
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
 1002160:	31800044 	addi	r6,r6,1
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1002164:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
 1002168:	29400044 	addi	r5,r5,1
 100216c:	31fffa1e 	bne	r6,r7,1002158 <alt_read_cfi_width+0x134>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
 1002170:	d8c00003 	ldbu	r3,0(sp)
 1002174:	00801444 	movi	r2,81
 1002178:	18803626 	beq	r3,r2,1002254 <alt_read_cfi_width+0x230>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 100217c:	01401544 	movi	r5,85
 1002180:	01802604 	movi	r6,152
 1002184:	1001fd40 	call	1001fd4 <alt_write_flash_command_32bit_device_8bit_mode>
 1002188:	81000a17 	ldw	r4,40(r16)
 100218c:	000d883a 	mov	r6,zero
 1002190:	01c00304 	movi	r7,12
 1002194:	21401004 	addi	r5,r4,64
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1002198:	28c00023 	ldbuio	r3,0(r5)
 100219c:	d985883a 	add	r2,sp,r6
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
 10021a0:	31800044 	addi	r6,r6,1
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 10021a4:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
 10021a8:	29400044 	addi	r5,r5,1
 10021ac:	31fffa1e 	bne	r6,r7,1002198 <alt_read_cfi_width+0x174>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
 10021b0:	d8c00003 	ldbu	r3,0(sp)
 10021b4:	00801444 	movi	r2,81
 10021b8:	18804826 	beq	r3,r2,10022dc <alt_read_cfi_width+0x2b8>
            {
              flash->mode_width = 1;
              flash->device_width = 4; 
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
              iface += 1;
              if (!(iface & 0x4))
 10021bc:	0005883a 	mov	r2,zero
      }
    }
  }
  
  return ret_code;
}
 10021c0:	dfc00417 	ldw	ra,16(sp)
 10021c4:	dc000317 	ldw	r16,12(sp)
 10021c8:	dec00504 	addi	sp,sp,20
 10021cc:	f800283a 	ret
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
 10021d0:	d8800043 	ldbu	r2,1(sp)
 10021d4:	103fd91e 	bne	r2,zero,100213c <alt_read_cfi_width+0x118>
 10021d8:	d8800083 	ldbu	r2,2(sp)
 10021dc:	103fd71e 	bne	r2,zero,100213c <alt_read_cfi_width+0x118>
 10021e0:	d88000c3 	ldbu	r2,3(sp)
 10021e4:	103fd51e 	bne	r2,zero,100213c <alt_read_cfi_width+0x118>
 10021e8:	d8c00103 	ldbu	r3,4(sp)
 10021ec:	00801484 	movi	r2,82
 10021f0:	18bfd21e 	bne	r3,r2,100213c <alt_read_cfi_width+0x118>
 10021f4:	d8800143 	ldbu	r2,5(sp)
 10021f8:	103fd01e 	bne	r2,zero,100213c <alt_read_cfi_width+0x118>
 10021fc:	d8800183 	ldbu	r2,6(sp)
 1002200:	103fce1e 	bne	r2,zero,100213c <alt_read_cfi_width+0x118>
 1002204:	d88001c3 	ldbu	r2,7(sp)
 1002208:	103fcc1e 	bne	r2,zero,100213c <alt_read_cfi_width+0x118>
 100220c:	d8c00203 	ldbu	r3,8(sp)
 1002210:	00801644 	movi	r2,89
 1002214:	18bfc91e 	bne	r3,r2,100213c <alt_read_cfi_width+0x118>
 1002218:	d8800243 	ldbu	r2,9(sp)
 100221c:	103fc71e 	bne	r2,zero,100213c <alt_read_cfi_width+0x118>
 1002220:	d8800283 	ldbu	r2,10(sp)
 1002224:	103fc51e 	bne	r2,zero,100213c <alt_read_cfi_width+0x118>
 1002228:	d88002c3 	ldbu	r2,11(sp)
 100222c:	103fc31e 	bne	r2,zero,100213c <alt_read_cfi_width+0x118>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
 1002230:	00c00104 	movi	r3,4
          flash->device_width = 4; 
 1002234:	80c02f15 	stw	r3,188(r16)
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
 1002238:	80c02e15 	stw	r3,184(r16)
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
 100223c:	20802837 	ldwio	r2,160(r4)
          iface += 1;
          if (!(iface & 0x4))
 1002240:	10800044 	addi	r2,r2,1
 1002244:	10c4703a 	and	r2,r2,r3
 1002248:	103fdc1e 	bne	r2,zero,10021bc <alt_read_cfi_width+0x198>
            {
              flash->mode_width = 1;
              flash->device_width = 4; 
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
              iface += 1;
              if (!(iface & 0x4))
 100224c:	00bffb44 	movi	r2,-19
 1002250:	003fdb06 	br	10021c0 <alt_read_cfi_width+0x19c>
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
 1002254:	d8800043 	ldbu	r2,1(sp)
 1002258:	103fc81e 	bne	r2,zero,100217c <alt_read_cfi_width+0x158>
 100225c:	d8800083 	ldbu	r2,2(sp)
 1002260:	10ffc61e 	bne	r2,r3,100217c <alt_read_cfi_width+0x158>
 1002264:	d88000c3 	ldbu	r2,3(sp)
 1002268:	103fc41e 	bne	r2,zero,100217c <alt_read_cfi_width+0x158>
 100226c:	d8c00103 	ldbu	r3,4(sp)
 1002270:	00801484 	movi	r2,82
 1002274:	18bfc11e 	bne	r3,r2,100217c <alt_read_cfi_width+0x158>
 1002278:	d8800143 	ldbu	r2,5(sp)
 100227c:	103fbf1e 	bne	r2,zero,100217c <alt_read_cfi_width+0x158>
 1002280:	d8800183 	ldbu	r2,6(sp)
 1002284:	10ffbd1e 	bne	r2,r3,100217c <alt_read_cfi_width+0x158>
 1002288:	d88001c3 	ldbu	r2,7(sp)
 100228c:	103fbb1e 	bne	r2,zero,100217c <alt_read_cfi_width+0x158>
 1002290:	d8c00203 	ldbu	r3,8(sp)
 1002294:	00801644 	movi	r2,89
 1002298:	18bfb81e 	bne	r3,r2,100217c <alt_read_cfi_width+0x158>
 100229c:	d8800243 	ldbu	r2,9(sp)
 10022a0:	103fb61e 	bne	r2,zero,100217c <alt_read_cfi_width+0x158>
 10022a4:	d8800283 	ldbu	r2,10(sp)
 10022a8:	10ffb41e 	bne	r2,r3,100217c <alt_read_cfi_width+0x158>
 10022ac:	d88002c3 	ldbu	r2,11(sp)
 10022b0:	103fb21e 	bne	r2,zero,100217c <alt_read_cfi_width+0x158>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
 10022b4:	00800104 	movi	r2,4
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
 10022b8:	00c00084 	movi	r3,2
            flash->device_width = 4; 
 10022bc:	80802f15 	stw	r2,188(r16)
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
 10022c0:	80c02e15 	stw	r3,184(r16)
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
 10022c4:	20802837 	ldwio	r2,160(r4)
            iface += 1;
            if (!(iface & 0x4))
 10022c8:	10800044 	addi	r2,r2,1
 10022cc:	1080010c 	andi	r2,r2,4
 10022d0:	103fba1e 	bne	r2,zero,10021bc <alt_read_cfi_width+0x198>
            {
              flash->mode_width = 1;
              flash->device_width = 4; 
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
              iface += 1;
              if (!(iface & 0x4))
 10022d4:	00bffb44 	movi	r2,-19
 10022d8:	003fb906 	br	10021c0 <alt_read_cfi_width+0x19c>
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
 10022dc:	d8800043 	ldbu	r2,1(sp)
 10022e0:	10ffb61e 	bne	r2,r3,10021bc <alt_read_cfi_width+0x198>
 10022e4:	d8c00083 	ldbu	r3,2(sp)
 10022e8:	18bfb41e 	bne	r3,r2,10021bc <alt_read_cfi_width+0x198>
 10022ec:	d88000c3 	ldbu	r2,3(sp)
 10022f0:	10ffb21e 	bne	r2,r3,10021bc <alt_read_cfi_width+0x198>
 10022f4:	d8c00103 	ldbu	r3,4(sp)
 10022f8:	00801484 	movi	r2,82
 10022fc:	18bfaf1e 	bne	r3,r2,10021bc <alt_read_cfi_width+0x198>
 1002300:	d8800143 	ldbu	r2,5(sp)
 1002304:	10ffad1e 	bne	r2,r3,10021bc <alt_read_cfi_width+0x198>
 1002308:	d8c00183 	ldbu	r3,6(sp)
 100230c:	18bfab1e 	bne	r3,r2,10021bc <alt_read_cfi_width+0x198>
 1002310:	d88001c3 	ldbu	r2,7(sp)
 1002314:	10ffa91e 	bne	r2,r3,10021bc <alt_read_cfi_width+0x198>
 1002318:	d8c00203 	ldbu	r3,8(sp)
 100231c:	00801644 	movi	r2,89
 1002320:	18bfa61e 	bne	r3,r2,10021bc <alt_read_cfi_width+0x198>
 1002324:	d8800243 	ldbu	r2,9(sp)
 1002328:	10ffa41e 	bne	r2,r3,10021bc <alt_read_cfi_width+0x198>
 100232c:	d8c00283 	ldbu	r3,10(sp)
 1002330:	18bfa21e 	bne	r3,r2,10021bc <alt_read_cfi_width+0x198>
 1002334:	d88002c3 	ldbu	r2,11(sp)
 1002338:	10ffa01e 	bne	r2,r3,10021bc <alt_read_cfi_width+0x198>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
              flash->device_width = 4; 
 100233c:	00800104 	movi	r2,4
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
 1002340:	00c00044 	movi	r3,1
              flash->device_width = 4; 
 1002344:	80802f15 	stw	r2,188(r16)
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
 1002348:	80c02e15 	stw	r3,184(r16)
              flash->device_width = 4; 
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
 100234c:	20802837 	ldwio	r2,160(r4)
              iface += 1;
              if (!(iface & 0x4))
 1002350:	10c5883a 	add	r2,r2,r3
 1002354:	1080010c 	andi	r2,r2,4
 1002358:	103f981e 	bne	r2,zero,10021bc <alt_read_cfi_width+0x198>
 100235c:	00bffb44 	movi	r2,-19
 1002360:	003f9706 	br	10021c0 <alt_read_cfi_width+0x19c>
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
 1002364:	d8c00043 	ldbu	r3,1(sp)
 1002368:	00801484 	movi	r2,82
 100236c:	18bf431e 	bne	r3,r2,100207c <alt_read_cfi_width+0x58>
 1002370:	d8c00083 	ldbu	r3,2(sp)
 1002374:	00801644 	movi	r2,89
 1002378:	18bf401e 	bne	r3,r2,100207c <alt_read_cfi_width+0x58>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
 100237c:	82002f15 	stw	r8,188(r16)

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
 1002380:	82002e15 	stw	r8,184(r16)
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
 1002384:	20800a2b 	ldhuio	r2,40(r4)
    iface += 1;
    if (!(iface & 0x1))
 1002388:	10800044 	addi	r2,r2,1
 100238c:	1080004c 	andi	r2,r2,1
 1002390:	1005003a 	cmpeq	r2,r2,zero
 1002394:	103f8926 	beq	r2,zero,10021bc <alt_read_cfi_width+0x198>
            {
              flash->mode_width = 1;
              flash->device_width = 4; 
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
              iface += 1;
              if (!(iface & 0x4))
 1002398:	00bffb44 	movi	r2,-19
 100239c:	003f8806 	br	10021c0 <alt_read_cfi_width+0x19c>
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
 10023a0:	d8800043 	ldbu	r2,1(sp)
 10023a4:	103f551e 	bne	r2,zero,10020fc <alt_read_cfi_width+0xd8>
 10023a8:	d8c00083 	ldbu	r3,2(sp)
 10023ac:	00801484 	movi	r2,82
 10023b0:	18bf521e 	bne	r3,r2,10020fc <alt_read_cfi_width+0xd8>
 10023b4:	d88000c3 	ldbu	r2,3(sp)
 10023b8:	103f501e 	bne	r2,zero,10020fc <alt_read_cfi_width+0xd8>
 10023bc:	d8c00103 	ldbu	r3,4(sp)
 10023c0:	00801644 	movi	r2,89
 10023c4:	18bf4d1e 	bne	r3,r2,10020fc <alt_read_cfi_width+0xd8>
 10023c8:	d8800143 	ldbu	r2,5(sp)
 10023cc:	103f4b1e 	bne	r2,zero,10020fc <alt_read_cfi_width+0xd8>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
 10023d0:	00c00084 	movi	r3,2
        flash->device_width = 2; 
 10023d4:	80c02f15 	stw	r3,188(r16)
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
 10023d8:	80c02e15 	stw	r3,184(r16)
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
 10023dc:	2080142b 	ldhuio	r2,80(r4)
        iface += 1;
        if (!(iface & 0x2))
 10023e0:	10800044 	addi	r2,r2,1
 10023e4:	10c4703a 	and	r2,r2,r3
 10023e8:	103f741e 	bne	r2,zero,10021bc <alt_read_cfi_width+0x198>
 10023ec:	003f9706 	br	100224c <alt_read_cfi_width+0x228>
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
 10023f0:	d8800043 	ldbu	r2,1(sp)
 10023f4:	10ff311e 	bne	r2,r3,10020bc <alt_read_cfi_width+0x98>
 10023f8:	d8c00083 	ldbu	r3,2(sp)
 10023fc:	00801484 	movi	r2,82
 1002400:	18bf2e1e 	bne	r3,r2,10020bc <alt_read_cfi_width+0x98>
 1002404:	d88000c3 	ldbu	r2,3(sp)
 1002408:	10ff2c1e 	bne	r2,r3,10020bc <alt_read_cfi_width+0x98>
 100240c:	d8c00103 	ldbu	r3,4(sp)
 1002410:	00801644 	movi	r2,89
 1002414:	18bf291e 	bne	r3,r2,10020bc <alt_read_cfi_width+0x98>
 1002418:	d8800143 	ldbu	r2,5(sp)
 100241c:	10ff271e 	bne	r2,r3,10020bc <alt_read_cfi_width+0x98>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
 1002420:	00800084 	movi	r2,2
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
 1002424:	00c00044 	movi	r3,1
      flash->device_width = 2; 
 1002428:	80802f15 	stw	r2,188(r16)
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
 100242c:	80c02e15 	stw	r3,184(r16)
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
 1002430:	2080142b 	ldhuio	r2,80(r4)
      iface += 1;
      if (!(iface & 0x1))
 1002434:	10c5883a 	add	r2,r2,r3
 1002438:	10c4703a 	and	r2,r2,r3
 100243c:	1005003a 	cmpeq	r2,r2,zero
 1002440:	103f5e26 	beq	r2,zero,10021bc <alt_read_cfi_width+0x198>
 1002444:	003f8106 	br	100224c <alt_read_cfi_width+0x228>

01002448 <alt_epcs_flash_get_info>:
{
  int ret_code = 0;

  alt_flash_dev* flash = (alt_flash_dev*)fd;

  *number_of_regions = flash->number_of_regions;
 1002448:	20800c17 	ldw	r2,48(r4)

  if (!flash->number_of_regions)
 100244c:	01fffec4 	movi	r7,-5
{
  int ret_code = 0;

  alt_flash_dev* flash = (alt_flash_dev*)fd;

  *number_of_regions = flash->number_of_regions;
 1002450:	30800015 	stw	r2,0(r6)

  if (!flash->number_of_regions)
 1002454:	20c00c17 	ldw	r3,48(r4)
 1002458:	1800021e 	bne	r3,zero,1002464 <alt_epcs_flash_get_info+0x1c>
  {
    *info = &flash->region_info[0];
  }

  return ret_code;
}
 100245c:	3805883a 	mov	r2,r7
 1002460:	f800283a 	ret

  if (!flash->number_of_regions)
  {
    ret_code = -EIO;
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 1002464:	00800204 	movi	r2,8
  {
    ret_code = -ENOMEM;
  }
  else
  {
    *info = &flash->region_info[0];
 1002468:	21000d04 	addi	r4,r4,52

  if (!flash->number_of_regions)
  {
    ret_code = -EIO;
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 100246c:	01fffd04 	movi	r7,-12
 1002470:	10fffa16 	blt	r2,r3,100245c <alt_epcs_flash_get_info+0x14>
  {
    ret_code = -ENOMEM;
  }
  else
  {
    *info = &flash->region_info[0];
 1002474:	000f883a 	mov	r7,zero
 1002478:	29000015 	stw	r4,0(r5)
 100247c:	003ff706 	br	100245c <alt_epcs_flash_get_info+0x14>

01002480 <alt_epcs_flash_read>:
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
 1002480:	20800c17 	ldw	r2,48(r4)
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
 1002484:	2011883a 	mov	r8,r4
 1002488:	defffd04 	addi	sp,sp,-12
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
 100248c:	10bfffc4 	addi	r2,r2,-1
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 1002490:	1004913a 	slli	r2,r2,4
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
 1002494:	dc000115 	stw	r16,4(sp)
 1002498:	dfc00215 	stw	ra,8(sp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 100249c:	1105883a 	add	r2,r2,r4
 10024a0:	10c00d17 	ldw	r3,52(r2)
 10024a4:	11000e17 	ldw	r4,56(r2)
 10024a8:	027ffec4 	movi	r9,-5
 10024ac:	18ffffc4 	addi	r3,r3,-1
 10024b0:	1907883a 	add	r3,r3,r4
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
 10024b4:	3821883a 	mov	r16,r7
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 10024b8:	19400636 	bltu	r3,r5,10024d4 <alt_epcs_flash_read+0x54>

  ret_code = alt_epcs_test_address(flash_info, offset);

  if (ret_code >= 0)
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
 10024bc:	41002d17 	ldw	r4,180(r8)
 10024c0:	40803117 	ldw	r2,196(r8)
 10024c4:	d8800015 	stw	r2,0(sp)
 10024c8:	100418c0 	call	100418c <epcs_read_buffer>
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
 10024cc:	1013883a 	mov	r9,r2
 10024d0:	80800526 	beq	r16,r2,10024e8 <alt_epcs_flash_read+0x68>
    {
      ret_code = 0;
    }
  }
  return ret_code;
}
 10024d4:	4805883a 	mov	r2,r9
 10024d8:	dfc00217 	ldw	ra,8(sp)
 10024dc:	dc000117 	ldw	r16,4(sp)
 10024e0:	dec00304 	addi	sp,sp,12
 10024e4:	f800283a 	ret
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
 10024e8:	0013883a 	mov	r9,zero
    {
      ret_code = 0;
    }
  }
  return ret_code;
}
 10024ec:	4805883a 	mov	r2,r9
 10024f0:	dfc00217 	ldw	ra,8(sp)
 10024f4:	dc000117 	ldw	r16,4(sp)
 10024f8:	dec00304 	addi	sp,sp,12
 10024fc:	f800283a 	ret

01002500 <alt_epcs_flash_write_block>:
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
 1002500:	20800c17 	ldw	r2,48(r4)
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
 1002504:	defff904 	addi	sp,sp,-28
 1002508:	dc800315 	stw	r18,12(sp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
 100250c:	10bfffc4 	addi	r2,r2,-1
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 1002510:	1004913a 	slli	r2,r2,4
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
 1002514:	2025883a 	mov	r18,r4
 1002518:	dd000515 	stw	r20,20(sp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 100251c:	1105883a 	add	r2,r2,r4
 1002520:	10c00d17 	ldw	r3,52(r2)
 1002524:	11000e17 	ldw	r4,56(r2)
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
 1002528:	dc000115 	stw	r16,4(sp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 100252c:	18ffffc4 	addi	r3,r3,-1
 1002530:	1907883a 	add	r3,r3,r4
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
 1002534:	dfc00615 	stw	ra,24(sp)
 1002538:	dcc00415 	stw	r19,16(sp)
 100253c:	dc400215 	stw	r17,8(sp)
 1002540:	3011883a 	mov	r8,r6
 1002544:	3829883a 	mov	r20,r7
 1002548:	dc000717 	ldw	r16,28(sp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 100254c:	19801e36 	bltu	r3,r6,10025c8 <alt_epcs_flash_write_block+0xc8>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
 1002550:	80001426 	beq	r16,zero,10025a4 <alt_epcs_flash_write_block+0xa4>
 1002554:	0027883a 	mov	r19,zero
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
 1002558:	90803017 	ldw	r2,192(r18)
      length_of_current_write = MIN(length, next_page_start - data_offset);

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
 100255c:	400b883a 	mov	r5,r8
 1002560:	a4cd883a 	add	r6,r20,r19
    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
 1002564:	0087c83a 	sub	r3,zero,r2
 1002568:	1205883a 	add	r2,r2,r8
 100256c:	10e2703a 	and	r17,r2,r3
      length_of_current_write = MIN(length, next_page_start - data_offset);
 1002570:	8a05c83a 	sub	r2,r17,r8
 1002574:	8007883a 	mov	r3,r16
 1002578:	1400010e 	bge	r2,r16,1002580 <alt_epcs_flash_write_block+0x80>
 100257c:	1007883a 	mov	r3,r2

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
 1002580:	91002d17 	ldw	r4,180(r18)
 1002584:	90803117 	ldw	r2,196(r18)
 1002588:	180f883a 	mov	r7,r3
          f->four_bytes_mode);

      length -= length_of_current_write;
 100258c:	80e1c83a 	sub	r16,r16,r3
    while (length)
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
      length_of_current_write = MIN(length, next_page_start - data_offset);

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
 1002590:	d8800015 	stw	r2,0(sp)
          f->four_bytes_mode);

      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
 1002594:	98e7883a 	add	r19,r19,r3
    while (length)
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
      length_of_current_write = MIN(length, next_page_start - data_offset);

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
 1002598:	10040800 	call	1004080 <epcs_write_buffer>
          f->four_bytes_mode);

      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
 100259c:	8811883a 	mov	r8,r17
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
 10025a0:	803fed1e 	bne	r16,zero,1002558 <alt_epcs_flash_write_block+0x58>
 10025a4:	0005883a 	mov	r2,zero
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
}
 10025a8:	dfc00617 	ldw	ra,24(sp)
 10025ac:	dd000517 	ldw	r20,20(sp)
 10025b0:	dcc00417 	ldw	r19,16(sp)
 10025b4:	dc800317 	ldw	r18,12(sp)
 10025b8:	dc400217 	ldw	r17,8(sp)
 10025bc:	dc000117 	ldw	r16,4(sp)
 10025c0:	dec00704 	addi	sp,sp,28
 10025c4:	f800283a 	ret
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 10025c8:	00bffec4 	movi	r2,-5
 10025cc:	003ff606 	br	10025a8 <alt_epcs_flash_write_block+0xa8>

010025d0 <alt_epcs_flash_write>:
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
 10025d0:	20c00c17 	ldw	r3,48(r4)
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
 10025d4:	deffe804 	addi	sp,sp,-96
 10025d8:	ddc01515 	stw	r23,84(sp)
 10025dc:	dd801415 	stw	r22,80(sp)
 10025e0:	dcc01115 	stw	r19,68(sp)
 10025e4:	dfc01715 	stw	ra,92(sp)
 10025e8:	df001615 	stw	fp,88(sp)
 10025ec:	dd401315 	stw	r21,76(sp)
 10025f0:	dd001215 	stw	r20,72(sp)
 10025f4:	dc801015 	stw	r18,64(sp)
 10025f8:	dc400f15 	stw	r17,60(sp)
 10025fc:	dc000e15 	stw	r16,56(sp)
 1002600:	202d883a 	mov	r22,r4
 1002604:	2827883a 	mov	r19,r5
 1002608:	302f883a 	mov	r23,r6
 100260c:	d9c00d15 	stw	r7,52(sp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
 1002610:	00c0610e 	bge	zero,r3,1002798 <alt_epcs_flash_write+0x1c8>
 1002614:	d9000915 	stw	r4,36(sp)
 1002618:	d8000c15 	stw	zero,48(sp)
 100261c:	d8000b15 	stw	zero,44(sp)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
 1002620:	d8800917 	ldw	r2,36(sp)
 1002624:	15000d17 	ldw	r20,52(r2)
 1002628:	9d003e16 	blt	r19,r20,1002724 <alt_epcs_flash_write+0x154>
 100262c:	10800e17 	ldw	r2,56(r2)
 1002630:	a085883a 	add	r2,r20,r2
 1002634:	98803b0e 	bge	r19,r2,1002724 <alt_epcs_flash_write+0x154>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
 1002638:	d8800917 	ldw	r2,36(sp)
 100263c:	11000f17 	ldw	r4,60(r2)
 1002640:	0100380e 	bge	zero,r4,1002724 <alt_epcs_flash_write+0x154>
 1002644:	10c01017 	ldw	r3,64(r2)
 1002648:	d8000a15 	stw	zero,40(sp)
      {
        if ((offset >= current_offset ) &&
 100264c:	9d002e16 	blt	r19,r20,1002708 <alt_epcs_flash_write+0x138>
 1002650:	a0c5883a 	add	r2,r20,r3
 1002654:	98802c0e 	bge	r19,r2,1002708 <alt_epcs_flash_write+0x138>
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
                            - offset);
          data_to_write = MIN(data_to_write, length);
 1002658:	d9000d17 	ldw	r4,52(sp)
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
 100265c:	14ebc83a 	sub	r21,r2,r19
                            - offset);
          data_to_write = MIN(data_to_write, length);
 1002660:	2540010e 	bge	r4,r21,1002668 <alt_epcs_flash_write+0x98>
 1002664:	202b883a 	mov	r21,r4
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
 1002668:	a8001b26 	beq	r21,zero,10026d8 <alt_epcs_flash_write+0x108>
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
                            - offset);
          data_to_write = MIN(data_to_write, length);

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
 100266c:	a823883a 	mov	r17,r21
 1002670:	0025883a 	mov	r18,zero
 1002674:	07000804 	movi	fp,32
 1002678:	00000306 	br	1002688 <alt_epcs_flash_write+0xb8>
      */
      return -1;
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
 100267c:	10054bc0 	call	10054bc <memcmp>
 1002680:	10000f1e 	bne	r2,zero,10026c0 <alt_epcs_flash_write+0xf0>
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
 1002684:	88001426 	beq	r17,zero,10026d8 <alt_epcs_flash_write+0x108>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
 1002688:	94cb883a 	add	r5,r18,r19
 100268c:	b009883a 	mov	r4,r22
 1002690:	d9800104 	addi	r6,sp,4
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
 1002694:	8821883a 	mov	r16,r17
 1002698:	e440012e 	bgeu	fp,r17,10026a0 <alt_epcs_flash_write+0xd0>
 100269c:	04000804 	movi	r16,32
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
 10026a0:	800f883a 	mov	r7,r16
 10026a4:	10024800 	call	1002480 <alt_epcs_flash_read>
    if (this_chunk_cmp)
    {
      return this_chunk_cmp;
    }

    n -= this_chunk_size;
 10026a8:	8c23c83a 	sub	r17,r17,r16
      */
      return -1;
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
 10026ac:	bc89883a 	add	r4,r23,r18
 10026b0:	d9400104 	addi	r5,sp,4
    {
      return this_chunk_cmp;
    }

    n -= this_chunk_size;
    current_offset += this_chunk_size;
 10026b4:	9425883a 	add	r18,r18,r16
      */
      return -1;
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
 10026b8:	800d883a 	mov	r6,r16
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
 10026bc:	103fef0e 	bge	r2,zero,100267c <alt_epcs_flash_write+0xac>
                            - offset);
          data_to_write = MIN(data_to_write, length);

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
 10026c0:	b0c00817 	ldw	r3,32(r22)
 10026c4:	b009883a 	mov	r4,r22
 10026c8:	a00b883a 	mov	r5,r20
 10026cc:	183ee83a 	callr	r3
 10026d0:	d8800c15 	stw	r2,48(sp)

            if (!ret_code)
 10026d4:	10002726 	beq	r2,zero,1002774 <alt_epcs_flash_write+0x1a4>
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
 10026d8:	d8800d17 	ldw	r2,52(sp)
 10026dc:	a8801826 	beq	r21,r2,1002740 <alt_epcs_flash_write+0x170>
 10026e0:	d9000c17 	ldw	r4,48(sp)
 10026e4:	2000161e 	bne	r4,zero,1002740 <alt_epcs_flash_write+0x170>
          {
            goto finished;
          }

          length -= data_to_write;
          offset = current_offset + flash_info->region_info[i].block_size;
 10026e8:	d8800917 	ldw	r2,36(sp)
          src_addr = (alt_u8*)src_addr + data_to_write;
 10026ec:	bd6f883a 	add	r23,r23,r21
          {
            goto finished;
          }

          length -= data_to_write;
          offset = current_offset + flash_info->region_info[i].block_size;
 10026f0:	10c01017 	ldw	r3,64(r2)
 10026f4:	11000f17 	ldw	r4,60(r2)
          if ((length == data_to_write) || ret_code)
          {
            goto finished;
          }

          length -= data_to_write;
 10026f8:	d8800d17 	ldw	r2,52(sp)
          offset = current_offset + flash_info->region_info[i].block_size;
 10026fc:	a0e7883a 	add	r19,r20,r3
          if ((length == data_to_write) || ret_code)
          {
            goto finished;
          }

          length -= data_to_write;
 1002700:	1545c83a 	sub	r2,r2,r21
 1002704:	d8800d15 	stw	r2,52(sp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
 1002708:	d8800a17 	ldw	r2,40(sp)
 100270c:	10800044 	addi	r2,r2,1
 1002710:	d8800a15 	stw	r2,40(sp)
 1002714:	1100020e 	bge	r2,r4,1002720 <alt_epcs_flash_write+0x150>

          length -= data_to_write;
          offset = current_offset + flash_info->region_info[i].block_size;
          src_addr = (alt_u8*)src_addr + data_to_write;
        }
        current_offset += flash_info->region_info[i].block_size;
 1002718:	a0e9883a 	add	r20,r20,r3
 100271c:	003fcb06 	br	100264c <alt_epcs_flash_write+0x7c>
 1002720:	b0c00c17 	ldw	r3,48(r22)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
 1002724:	d9000b17 	ldw	r4,44(sp)
 1002728:	d8800917 	ldw	r2,36(sp)
 100272c:	21000044 	addi	r4,r4,1
 1002730:	10800404 	addi	r2,r2,16
 1002734:	d9000b15 	stw	r4,44(sp)
 1002738:	d8800915 	stw	r2,36(sp)
 100273c:	20ffb816 	blt	r4,r3,1002620 <alt_epcs_flash_write+0x50>
    }
  }

finished:
  return ret_code;
}
 1002740:	d8800c17 	ldw	r2,48(sp)
 1002744:	dfc01717 	ldw	ra,92(sp)
 1002748:	df001617 	ldw	fp,88(sp)
 100274c:	ddc01517 	ldw	r23,84(sp)
 1002750:	dd801417 	ldw	r22,80(sp)
 1002754:	dd401317 	ldw	r21,76(sp)
 1002758:	dd001217 	ldw	r20,72(sp)
 100275c:	dcc01117 	ldw	r19,68(sp)
 1002760:	dc801017 	ldw	r18,64(sp)
 1002764:	dc400f17 	ldw	r17,60(sp)
 1002768:	dc000e17 	ldw	r16,56(sp)
 100276c:	dec01804 	addi	sp,sp,96
 1002770:	f800283a 	ret
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);

            if (!ret_code)
            {
              ret_code = (*flash_info->write_block)(
 1002774:	b0c00917 	ldw	r3,36(r22)
 1002778:	980d883a 	mov	r6,r19
 100277c:	dd400015 	stw	r21,0(sp)
 1002780:	b009883a 	mov	r4,r22
 1002784:	a00b883a 	mov	r5,r20
 1002788:	b80f883a 	mov	r7,r23
 100278c:	183ee83a 	callr	r3
 1002790:	d8800c15 	stw	r2,48(sp)
 1002794:	003fd006 	br	10026d8 <alt_epcs_flash_write+0x108>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
 1002798:	d8000c15 	stw	zero,48(sp)
 100279c:	003fe806 	br	1002740 <alt_epcs_flash_write+0x170>

010027a0 <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
 10027a0:	defffe04 	addi	sp,sp,-8
 10027a4:	dc000015 	stw	r16,0(sp)
 10027a8:	2021883a 	mov	r16,r4
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
  
  /* Send the RES command sequence */
  flash->silicon_id =
 10027ac:	21002d17 	ldw	r4,180(r4)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
 10027b0:	80003115 	stw	zero,196(r16)
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
 10027b4:	dfc00115 	stw	ra,4(sp)
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
  
  /* Send the RES command sequence */
  flash->silicon_id =
 10027b8:	1003e440 	call	1003e44 <epcs_read_electronic_signature>
 10027bc:	10c03fcc 	andi	r3,r2,255
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
 10027c0:	00800584 	movi	r2,22
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
  
  /* Send the RES command sequence */
  flash->silicon_id =
 10027c4:	80c02f15 	stw	r3,188(r16)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
 10027c8:	18802026 	beq	r3,r2,100284c <alt_epcs_flash_init+0xac>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
    flash->dev.region_info[0].number_of_blocks = 128;
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
 10027cc:	00800504 	movi	r2,20
 10027d0:	18803226 	beq	r3,r2,100289c <alt_epcs_flash_init+0xfc>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
    flash->dev.region_info[0].number_of_blocks = 32;
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
 10027d4:	008004c4 	movi	r2,19
 10027d8:	18803726 	beq	r3,r2,10028b8 <alt_epcs_flash_init+0x118>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
    flash->dev.region_info[0].number_of_blocks = 16;
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
 10027dc:	00800484 	movi	r2,18
 10027e0:	18804326 	beq	r3,r2,10028f0 <alt_epcs_flash_init+0x150>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
    flash->dev.region_info[0].number_of_blocks = 8;
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
 10027e4:	00800404 	movi	r2,16
 10027e8:	18803a26 	beq	r3,r2,10028d4 <alt_epcs_flash_init+0x134>
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
 10027ec:	81002d17 	ldw	r4,180(r16)
 10027f0:	1003de00 	call	1003de0 <epcs_read_device_id>
 10027f4:	1009883a 	mov	r4,r2
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
 10027f8:	00804034 	movhi	r2,256
 10027fc:	10bfffc4 	addi	r2,r2,-1
 1002800:	2084703a 	and	r2,r4,r2
 1002804:	00c00874 	movhi	r3,33
 1002808:	18ee8604 	addi	r3,r3,-17896
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
 100280c:	81002f15 	stw	r4,188(r16)
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
 1002810:	10c03e26 	beq	r2,r3,100290c <alt_epcs_flash_init+0x16c>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
 1002814:	20c03fcc 	andi	r3,r4,255
 1002818:	00800604 	movi	r2,24
 100281c:	18804226 	beq	r3,r2,1002928 <alt_epcs_flash_init+0x188>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
      flash->dev.region_info[0].number_of_blocks = 64;
      flash->dev.region_info[0].block_size = 262144;
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
 1002820:	00800644 	movi	r2,25
 1002824:	1880471e 	bne	r3,r2,1002944 <alt_epcs_flash_init+0x1a4>
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
 1002828:	00808034 	movhi	r2,512
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
 100282c:	00c08004 	movi	r3,512
      flash->dev.region_info[0].number_of_blocks = 64;
      flash->dev.region_info[0].block_size = 262144;
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
 1002830:	80800e15 	stw	r2,56(r16)
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
 1002834:	80c00f15 	stw	r3,60(r16)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 1002838:	00800074 	movhi	r2,1
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
 100283c:	00c00044 	movi	r3,1
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 1002840:	80801015 	stw	r2,64(r16)
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
 1002844:	80c03115 	stw	r3,196(r16)
 1002848:	00000606 	br	1002864 <alt_epcs_flash_init+0xc4>
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
 100284c:	00802034 	movhi	r2,128
 1002850:	80800e15 	stw	r2,56(r16)
    flash->dev.region_info[0].number_of_blocks = 128;
 1002854:	00c02004 	movi	r3,128
    flash->dev.region_info[0].block_size = 65536;
 1002858:	00800074 	movhi	r2,1

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
    flash->dev.region_info[0].number_of_blocks = 128;
 100285c:	80c00f15 	stw	r3,60(r16)
    flash->dev.region_info[0].block_size = 65536;
 1002860:	80801015 	stw	r2,64(r16)
    {
      ret_code = -ENODEV; /* No known device found! */
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
 1002864:	80800e17 	ldw	r2,56(r16)
  flash->dev.number_of_regions = 1;
 1002868:	00c00044 	movi	r3,1
 100286c:	8009883a 	mov	r4,r16
    {
      ret_code = -ENODEV; /* No known device found! */
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
 1002870:	80802e15 	stw	r2,184(r16)
 1002874:	01404034 	movhi	r5,256
 1002878:	295d9e04 	addi	r5,r5,30328
  flash->dev.number_of_regions = 1;
  flash->dev.region_info[0].offset = 0;
  flash->page_size = 256;
 100287c:	00804004 	movi	r2,256
      ret_code = -ENODEV; /* No known device found! */
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
  flash->dev.number_of_regions = 1;
 1002880:	80c00c15 	stw	r3,48(r16)
  flash->dev.region_info[0].offset = 0;
  flash->page_size = 256;
 1002884:	80803015 	stw	r2,192(r16)
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
  flash->dev.number_of_regions = 1;
  flash->dev.region_info[0].offset = 0;
 1002888:	80000d15 	stw	zero,52(r16)
  */
  if (!ret_code)
    ret_code = alt_flash_device_register(&(flash->dev));

  return ret_code;
}
 100288c:	dfc00117 	ldw	ra,4(sp)
 1002890:	dc000017 	ldw	r16,0(sp)
 1002894:	dec00204 	addi	sp,sp,8
 1002898:	10044fc1 	jmpi	10044fc <alt_dev_llist_insert>
    flash->dev.region_info[0].number_of_blocks = 128;
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
 100289c:	00800834 	movhi	r2,32
 10028a0:	80800e15 	stw	r2,56(r16)
    flash->dev.region_info[0].number_of_blocks = 32;
 10028a4:	00c00804 	movi	r3,32
    flash->dev.region_info[0].block_size = 65536;
 10028a8:	00800074 	movhi	r2,1
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
    flash->dev.region_info[0].number_of_blocks = 32;
 10028ac:	80c00f15 	stw	r3,60(r16)
    flash->dev.region_info[0].block_size = 65536;
 10028b0:	80801015 	stw	r2,64(r16)
 10028b4:	003feb06 	br	1002864 <alt_epcs_flash_init+0xc4>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
 10028b8:	00800434 	movhi	r2,16
 10028bc:	80800e15 	stw	r2,56(r16)
    flash->dev.region_info[0].number_of_blocks = 16;
 10028c0:	00c00404 	movi	r3,16
    flash->dev.region_info[0].block_size = 65536;
 10028c4:	00800074 	movhi	r2,1
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
    flash->dev.region_info[0].number_of_blocks = 16;
 10028c8:	80c00f15 	stw	r3,60(r16)
    flash->dev.region_info[0].block_size = 65536;
 10028cc:	80801015 	stw	r2,64(r16)
 10028d0:	003fe406 	br	1002864 <alt_epcs_flash_init+0xc4>
    flash->dev.region_info[0].number_of_blocks = 8;
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
 10028d4:	008000b4 	movhi	r2,2
 10028d8:	80800e15 	stw	r2,56(r16)
    flash->dev.region_info[0].number_of_blocks = 4;
 10028dc:	00c00104 	movi	r3,4
    flash->dev.region_info[0].block_size = 32768;
 10028e0:	00a00014 	movui	r2,32768
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
    flash->dev.region_info[0].number_of_blocks = 4;
 10028e4:	80c00f15 	stw	r3,60(r16)
    flash->dev.region_info[0].block_size = 32768;
 10028e8:	80801015 	stw	r2,64(r16)
 10028ec:	003fdd06 	br	1002864 <alt_epcs_flash_init+0xc4>
    flash->dev.region_info[0].number_of_blocks = 16;
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
 10028f0:	00800234 	movhi	r2,8
 10028f4:	80800e15 	stw	r2,56(r16)
    flash->dev.region_info[0].number_of_blocks = 8;
 10028f8:	00c00204 	movi	r3,8
    flash->dev.region_info[0].block_size = 65536;
 10028fc:	00800074 	movhi	r2,1
    flash->dev.region_info[0].block_size = 65536;
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
    flash->dev.region_info[0].number_of_blocks = 8;
 1002900:	80c00f15 	stw	r3,60(r16)
    flash->dev.region_info[0].block_size = 65536;
 1002904:	80801015 	stw	r2,64(r16)
 1002908:	003fd606 	br	1002864 <alt_epcs_flash_init+0xc4>
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
 100290c:	00804034 	movhi	r2,256
 1002910:	80800e15 	stw	r2,56(r16)
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
 1002914:	00c04004 	movi	r3,256
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 1002918:	00800074 	movhi	r2,1
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
 100291c:	80c00f15 	stw	r3,60(r16)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 1002920:	80801015 	stw	r2,64(r16)
 1002924:	003fcf06 	br	1002864 <alt_epcs_flash_init+0xc4>
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
 1002928:	00804034 	movhi	r2,256
 100292c:	80800e15 	stw	r2,56(r16)
      flash->dev.region_info[0].number_of_blocks = 64;
 1002930:	00c01004 	movi	r3,64
      flash->dev.region_info[0].block_size = 262144;
 1002934:	00800134 	movhi	r2,4
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
      flash->dev.region_info[0].number_of_blocks = 64;
 1002938:	80c00f15 	stw	r3,60(r16)
      flash->dev.region_info[0].block_size = 262144;
 100293c:	80801015 	stw	r2,64(r16)
 1002940:	003fc806 	br	1002864 <alt_epcs_flash_init+0xc4>
    {
      ret_code = -ENODEV; /* No known device found! */
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
 1002944:	80800e17 	ldw	r2,56(r16)
  flash->dev.number_of_regions = 1;
  flash->dev.region_info[0].offset = 0;
  flash->page_size = 256;
 1002948:	00c04004 	movi	r3,256
 100294c:	80c03015 	stw	r3,192(r16)
    {
      ret_code = -ENODEV; /* No known device found! */
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
 1002950:	80802e15 	stw	r2,184(r16)
  flash->dev.number_of_regions = 1;
 1002954:	00c00044 	movi	r3,1
  */
  if (!ret_code)
    ret_code = alt_flash_device_register(&(flash->dev));

  return ret_code;
}
 1002958:	00bffb44 	movi	r2,-19
      ret_code = -ENODEV; /* No known device found! */
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
  flash->dev.number_of_regions = 1;
 100295c:	80c00c15 	stw	r3,48(r16)
  flash->dev.region_info[0].offset = 0;
 1002960:	80000d15 	stw	zero,52(r16)
  */
  if (!ret_code)
    ret_code = alt_flash_device_register(&(flash->dev));

  return ret_code;
}
 1002964:	dfc00117 	ldw	ra,4(sp)
 1002968:	dc000017 	ldw	r16,0(sp)
 100296c:	dec00204 	addi	sp,sp,8
 1002970:	f800283a 	ret

01002974 <alt_epcs_flash_erase_block>:
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
 1002974:	20800c17 	ldw	r2,48(r4)
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
 1002978:	200f883a 	mov	r7,r4
 100297c:	deffff04 	addi	sp,sp,-4
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
 1002980:	10bfffc4 	addi	r2,r2,-1
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 1002984:	1004913a 	slli	r2,r2,4
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
 1002988:	dfc00015 	stw	ra,0(sp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
 100298c:	01bffec4 	movi	r6,-5
 1002990:	1105883a 	add	r2,r2,r4
 1002994:	10c00d17 	ldw	r3,52(r2)
 1002998:	11000e17 	ldw	r4,56(r2)
 100299c:	18ffffc4 	addi	r3,r3,-1
 10029a0:	1907883a 	add	r3,r3,r4
 10029a4:	19400436 	bltu	r3,r5,10029b8 <alt_epcs_flash_erase_block+0x44>
  if (ret_code >= 0)
  {
    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset, f->four_bytes_mode);
 10029a8:	39803117 	ldw	r6,196(r7)
 10029ac:	39002d17 	ldw	r4,180(r7)
 10029b0:	1003fb00 	call	1003fb0 <epcs_sector_erase>
 10029b4:	000d883a 	mov	r6,zero
  }
  return ret_code;
}
 10029b8:	3005883a 	mov	r2,r6
 10029bc:	dfc00017 	ldw	ra,0(sp)
 10029c0:	dec00104 	addi	sp,sp,4
 10029c4:	f800283a 	ret

010029c8 <altera_avalon_jtag_uart_ioctl_fd>:
int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 10029c8:	21000017 	ldw	r4,0(r4)
 10029cc:	21000a04 	addi	r4,r4,40
 10029d0:	1002c181 	jmpi	1002c18 <altera_avalon_jtag_uart_ioctl>

010029d4 <altera_avalon_jtag_uart_close_fd>:
int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 10029d4:	20800017 	ldw	r2,0(r4)
 10029d8:	21400217 	ldw	r5,8(r4)
 10029dc:	11000a04 	addi	r4,r2,40
 10029e0:	1002a041 	jmpi	1002a04 <altera_avalon_jtag_uart_close>

010029e4 <altera_avalon_jtag_uart_write_fd>:
int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 10029e4:	20800017 	ldw	r2,0(r4)
 10029e8:	21c00217 	ldw	r7,8(r4)
 10029ec:	11000a04 	addi	r4,r2,40
 10029f0:	1002e0c1 	jmpi	1002e0c <altera_avalon_jtag_uart_write>

010029f4 <altera_avalon_jtag_uart_read_fd>:
int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 10029f4:	20800017 	ldw	r2,0(r4)
 10029f8:	21c00217 	ldw	r7,8(r4)
 10029fc:	11000a04 	addi	r4,r2,40
 1002a00:	1002ca01 	jmpi	1002ca0 <altera_avalon_jtag_uart_read>

01002a04 <altera_avalon_jtag_uart_close>:
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 1002a04:	21800c17 	ldw	r6,48(r4)
 1002a08:	2950000c 	andi	r5,r5,16384
 1002a0c:	280b003a 	cmpeq	r5,r5,zero
 1002a10:	20800d17 	ldw	r2,52(r4)
 1002a14:	11800626 	beq	r2,r6,1002a30 <altera_avalon_jtag_uart_close+0x2c>
 1002a18:	20c00917 	ldw	r3,36(r4)
 1002a1c:	20800117 	ldw	r2,4(r4)
 1002a20:	1880032e 	bgeu	r3,r2,1002a30 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 1002a24:	283ffa1e 	bne	r5,zero,1002a10 <altera_avalon_jtag_uart_close+0xc>
 1002a28:	00bffd44 	movi	r2,-11
 1002a2c:	f800283a 	ret
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 1002a30:	0005883a 	mov	r2,zero
      return -EWOULDBLOCK; 
    }
  }

  return 0;
}
 1002a34:	f800283a 	ret

01002a38 <altera_avalon_jtag_uart_timeout>:
static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 1002a38:	20c00017 	ldw	r3,0(r4)
 1002a3c:	18800137 	ldwio	r2,4(r3)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 1002a40:	1081000c 	andi	r2,r2,1024
 1002a44:	10000a1e 	bne	r2,zero,1002a70 <altera_avalon_jtag_uart_timeout+0x38>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    sp->host_inactive = 0;
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 1002a48:	20c00917 	ldw	r3,36(r4)
 1002a4c:	00a00034 	movhi	r2,32768
 1002a50:	10bfff04 	addi	r2,r2,-4
    sp->host_inactive++;
 1002a54:	19400044 	addi	r5,r3,1
  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    sp->host_inactive = 0;
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 1002a58:	10c00136 	bltu	r2,r3,1002a60 <altera_avalon_jtag_uart_timeout+0x28>
    sp->host_inactive++;
 1002a5c:	21400915 	stw	r5,36(r4)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 1002a60:	00c04034 	movhi	r3,256
 1002a64:	18ddb404 	addi	r3,r3,30416
 1002a68:	18800017 	ldw	r2,0(r3)
 1002a6c:	f800283a 	ret

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 1002a70:	20800817 	ldw	r2,32(r4)
 1002a74:	10810014 	ori	r2,r2,1024
 1002a78:	18800135 	stwio	r2,4(r3)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 1002a7c:	00c04034 	movhi	r3,256
 1002a80:	18ddb404 	addi	r3,r3,30416
 1002a84:	18800017 	ldw	r2,0(r3)
  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    sp->host_inactive = 0;
 1002a88:	20000915 	stw	zero,36(r4)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 1002a8c:	f800283a 	ret

01002a90 <altera_avalon_jtag_uart_init>:
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 1002a90:	20c00017 	ldw	r3,0(r4)
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 1002a94:	defffd04 	addi	sp,sp,-12
 1002a98:	dc000115 	stw	r16,4(sp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 1002a9c:	00800044 	movi	r2,1
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 1002aa0:	2021883a 	mov	r16,r4
 1002aa4:	dfc00215 	stw	ra,8(sp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 1002aa8:	20800815 	stw	r2,32(r4)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 1002aac:	18800135 	stwio	r2,4(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 1002ab0:	2809883a 	mov	r4,r5
 1002ab4:	800f883a 	mov	r7,r16
 1002ab8:	300b883a 	mov	r5,r6
 1002abc:	01804034 	movhi	r6,256
 1002ac0:	318ac404 	addi	r6,r6,11024
 1002ac4:	d8000015 	stw	zero,0(sp)
 1002ac8:	10047080 	call	1004708 <alt_ic_isr_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 1002acc:	00c04034 	movhi	r3,256
 1002ad0:	18ddb404 	addi	r3,r3,30416
 1002ad4:	19400017 	ldw	r5,0(r3)
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 1002ad8:	80000915 	stw	zero,36(r16)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 1002adc:	81000204 	addi	r4,r16,8
 1002ae0:	01804034 	movhi	r6,256
 1002ae4:	318a8e04 	addi	r6,r6,10808
 1002ae8:	800f883a 	mov	r7,r16
 1002aec:	10042c40 	call	10042c4 <alt_alarm_start>
 1002af0:	1000030e 	bge	r2,zero,1002b00 <altera_avalon_jtag_uart_init+0x70>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 1002af4:	00a00034 	movhi	r2,32768
 1002af8:	10bfffc4 	addi	r2,r2,-1
 1002afc:	80800115 	stw	r2,4(r16)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 1002b00:	dfc00217 	ldw	ra,8(sp)
 1002b04:	dc000117 	ldw	r16,4(sp)
 1002b08:	dec00304 	addi	sp,sp,12
 1002b0c:	f800283a 	ret

01002b10 <altera_avalon_jtag_uart_irq>:
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;
 1002b10:	21c00017 	ldw	r7,0(r4)
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 1002b14:	200b883a 	mov	r5,r4
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;
 1002b18:	3a800104 	addi	r10,r7,4
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 1002b1c:	52400037 	ldwio	r9,0(r10)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 1002b20:	4880c00c 	andi	r2,r9,768
 1002b24:	10003426 	beq	r2,zero,1002bf8 <altera_avalon_jtag_uart_irq+0xe8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 1002b28:	4880400c 	andi	r2,r9,256
 1002b2c:	10001626 	beq	r2,zero,1002b88 <altera_avalon_jtag_uart_irq+0x78>
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002b30:	28800a17 	ldw	r2,40(r5)
        if (next == sp->rx_out)
 1002b34:	2a000b17 	ldw	r8,44(r5)
 1002b38:	10800044 	addi	r2,r2,1
 1002b3c:	1081ffcc 	andi	r2,r2,2047
 1002b40:	40800c1e 	bne	r8,r2,1002b74 <altera_avalon_jtag_uart_irq+0x64>
 1002b44:	00002d06 	br	1002bfc <altera_avalon_jtag_uart_irq+0xec>
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 1002b48:	28800a17 	ldw	r2,40(r5)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002b4c:	28c00a17 	ldw	r3,40(r5)
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 1002b50:	1145883a 	add	r2,r2,r5
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002b54:	18c00044 	addi	r3,r3,1
 1002b58:	18c1ffcc 	andi	r3,r3,2047
 1002b5c:	28c00a15 	stw	r3,40(r5)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002b60:	29000a17 	ldw	r4,40(r5)
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 1002b64:	11800e05 	stb	r6,56(r2)
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
 1002b68:	21000044 	addi	r4,r4,1
 1002b6c:	2101ffcc 	andi	r4,r4,2047
 1002b70:	22000326 	beq	r4,r8,1002b80 <altera_avalon_jtag_uart_irq+0x70>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 1002b74:	39800037 	ldwio	r6,0(r7)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 1002b78:	30a0000c 	andi	r2,r6,32768
 1002b7c:	103ff21e 	bne	r2,zero,1002b48 <altera_avalon_jtag_uart_irq+0x38>

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 1002b80:	30bfffec 	andhi	r2,r6,65535
 1002b84:	10001d1e 	bne	r2,zero,1002bfc <altera_avalon_jtag_uart_irq+0xec>
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 1002b88:	4880800c 	andi	r2,r9,512
 1002b8c:	103fe326 	beq	r2,zero,1002b1c <altera_avalon_jtag_uart_irq+0xc>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 1002b90:	4808d43a 	srli	r4,r9,16

      while (space > 0 && sp->tx_out != sp->tx_in)
 1002b94:	20000b1e 	bne	r4,zero,1002bc4 <altera_avalon_jtag_uart_irq+0xb4>
 1002b98:	003fe006 	br	1002b1c <altera_avalon_jtag_uart_irq+0xc>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 1002b9c:	28800d17 	ldw	r2,52(r5)
 1002ba0:	1145883a 	add	r2,r2,r5
 1002ba4:	10c20e07 	ldb	r3,2104(r2)
 1002ba8:	38c00035 	stwio	r3,0(r7)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002bac:	28800d17 	ldw	r2,52(r5)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 1002bb0:	213fffc4 	addi	r4,r4,-1

      while (space > 0 && sp->tx_out != sp->tx_in)
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002bb4:	10800044 	addi	r2,r2,1
 1002bb8:	1081ffcc 	andi	r2,r2,2047
 1002bbc:	28800d15 	stw	r2,52(r5)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 1002bc0:	203fd626 	beq	r4,zero,1002b1c <altera_avalon_jtag_uart_irq+0xc>
 1002bc4:	28c00d17 	ldw	r3,52(r5)
 1002bc8:	28800c17 	ldw	r2,48(r5)
 1002bcc:	18bff31e 	bne	r3,r2,1002b9c <altera_avalon_jtag_uart_irq+0x8c>
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 1002bd0:	28800817 	ldw	r2,32(r5)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1002bd4:	29000017 	ldw	r4,0(r5)
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 1002bd8:	00ffff44 	movi	r3,-3
 1002bdc:	10c4703a 	and	r2,r2,r3
 1002be0:	28800815 	stw	r2,32(r5)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1002be4:	20800135 	stwio	r2,4(r4)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 1002be8:	50c00037 	ldwio	r3,0(r10)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 1002bec:	52400037 	ldwio	r9,0(r10)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 1002bf0:	4880c00c 	andi	r2,r9,768
 1002bf4:	103fcc1e 	bne	r2,zero,1002b28 <altera_avalon_jtag_uart_irq+0x18>
 1002bf8:	f800283a 	ret
      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 1002bfc:	28800817 	ldw	r2,32(r5)
 1002c00:	00ffff84 	movi	r3,-2
 1002c04:	10c4703a 	and	r2,r2,r3
 1002c08:	28800815 	stw	r2,32(r5)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 1002c0c:	50800035 	stwio	r2,0(r10)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 1002c10:	50c00037 	ldwio	r3,0(r10)
 1002c14:	003fdc06 	br	1002b88 <altera_avalon_jtag_uart_irq+0x78>

01002c18 <altera_avalon_jtag_uart_ioctl>:
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  int rc = -ENOTTY;

  switch (req)
 1002c18:	009a8044 	movi	r2,27137
 1002c1c:	28800f26 	beq	r5,r2,1002c5c <altera_avalon_jtag_uart_ioctl+0x44>
 1002c20:	009a8084 	movi	r2,27138
 1002c24:	28800326 	beq	r5,r2,1002c34 <altera_avalon_jtag_uart_ioctl+0x1c>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 1002c28:	00fff9c4 	movi	r3,-25
  default:
    break;
  }

  return rc;
}
 1002c2c:	1805883a 	mov	r2,r3
 1002c30:	f800283a 	ret
    }
    break;

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 1002c34:	21400117 	ldw	r5,4(r4)
 1002c38:	00a00034 	movhi	r2,32768
 1002c3c:	10bfffc4 	addi	r2,r2,-1
 1002c40:	28bff926 	beq	r5,r2,1002c28 <altera_avalon_jtag_uart_ioctl+0x10>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 1002c44:	20800917 	ldw	r2,36(r4)
 1002c48:	0007883a 	mov	r3,zero
 1002c4c:	1145803a 	cmpltu	r2,r2,r5
 1002c50:	30800015 	stw	r2,0(r6)
  default:
    break;
  }

  return rc;
}
 1002c54:	1805883a 	mov	r2,r3
 1002c58:	f800283a 	ret

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 1002c5c:	20c00117 	ldw	r3,4(r4)
 1002c60:	00a00034 	movhi	r2,32768
 1002c64:	10bfffc4 	addi	r2,r2,-1
 1002c68:	18bfef26 	beq	r3,r2,1002c28 <altera_avalon_jtag_uart_ioctl+0x10>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 1002c6c:	31800017 	ldw	r6,0(r6)
 1002c70:	10bfff44 	addi	r2,r2,-3
 1002c74:	30ffff84 	addi	r3,r6,-2
 1002c78:	10c00436 	bltu	r2,r3,1002c8c <altera_avalon_jtag_uart_ioctl+0x74>
 1002c7c:	0007883a 	mov	r3,zero
 1002c80:	21800115 	stw	r6,4(r4)
  default:
    break;
  }

  return rc;
}
 1002c84:	1805883a 	mov	r2,r3
 1002c88:	f800283a 	ret
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 1002c8c:	01a00034 	movhi	r6,32768
 1002c90:	31bfff84 	addi	r6,r6,-2
 1002c94:	0007883a 	mov	r3,zero
 1002c98:	21800115 	stw	r6,4(r4)
 1002c9c:	003ff906 	br	1002c84 <altera_avalon_jtag_uart_ioctl+0x6c>

01002ca0 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 1002ca0:	defff404 	addi	sp,sp,-48
 1002ca4:	dd400715 	stw	r21,28(sp)
 1002ca8:	dcc00515 	stw	r19,20(sp)
 1002cac:	dfc00b15 	stw	ra,44(sp)
 1002cb0:	df000a15 	stw	fp,40(sp)
 1002cb4:	ddc00915 	stw	r23,36(sp)
 1002cb8:	dd800815 	stw	r22,32(sp)
 1002cbc:	dd000615 	stw	r20,24(sp)
 1002cc0:	dc800415 	stw	r18,16(sp)
 1002cc4:	dc400315 	stw	r17,12(sp)
 1002cc8:	dc000215 	stw	r16,8(sp)
 1002ccc:	302b883a 	mov	r21,r6
 1002cd0:	2027883a 	mov	r19,r4
 1002cd4:	d9400015 	stw	r5,0(sp)
 1002cd8:	d9c00115 	stw	r7,4(sp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 1002cdc:	0180470e 	bge	zero,r6,1002dfc <altera_avalon_jtag_uart_read+0x15c>
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
 1002ce0:	dd000017 	ldw	r20,0(sp)
 1002ce4:	07020004 	movi	fp,2048
 1002ce8:	9dc00e04 	addi	r23,r19,56

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
      out = sp->rx_out;
 1002cec:	9c400b17 	ldw	r17,44(r19)
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 1002cf0:	9d800a17 	ldw	r22,40(r19)
      out = sp->rx_out;

      if (in >= out)
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 1002cf4:	e461c83a 	sub	r16,fp,r17
    do
    {
      in  = sp->rx_in;
      out = sp->rx_out;

      if (in >= out)
 1002cf8:	b4400136 	bltu	r22,r17,1002d00 <altera_avalon_jtag_uart_read+0x60>
        n = in - out;
 1002cfc:	b461c83a 	sub	r16,r22,r17
        break; /* No more data available */

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
 1002d00:	a009883a 	mov	r4,r20
 1002d04:	bc4b883a 	add	r5,r23,r17
 1002d08:	800d883a 	mov	r6,r16
      if (in >= out)
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
 1002d0c:	80000826 	beq	r16,zero,1002d30 <altera_avalon_jtag_uart_read+0x90>
        break; /* No more data available */

      if (n > space)
 1002d10:	ac002136 	bltu	r21,r16,1002d98 <altera_avalon_jtag_uart_read+0xf8>
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
 1002d14:	10055300 	call	1005530 <memcpy>
      ptr   += n;
      space -= n;

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002d18:	8445883a 	add	r2,r16,r17
 1002d1c:	1081ffcc 	andi	r2,r2,2047
      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
      ptr   += n;
      space -= n;
 1002d20:	ac2bc83a 	sub	r21,r21,r16

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002d24:	98800b15 	stw	r2,44(r19)

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
      ptr   += n;
 1002d28:	a429883a 	add	r20,r20,r16
      space -= n;

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);
 1002d2c:	057fef16 	blt	zero,r21,1002cec <altera_avalon_jtag_uart_read+0x4c>

    /* If we read any data then return it */
    if (ptr != buffer)
 1002d30:	d8800017 	ldw	r2,0(sp)
 1002d34:	a080241e 	bne	r20,r2,1002dc8 <altera_avalon_jtag_uart_read+0x128>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 1002d38:	d8c00117 	ldw	r3,4(sp)
 1002d3c:	1890000c 	andi	r2,r3,16384
 1002d40:	1000301e 	bne	r2,zero,1002e04 <altera_avalon_jtag_uart_read+0x164>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 1002d44:	98800a17 	ldw	r2,40(r19)
 1002d48:	b080031e 	bne	r22,r2,1002d58 <altera_avalon_jtag_uart_read+0xb8>
 1002d4c:	98c00917 	ldw	r3,36(r19)
 1002d50:	98800117 	ldw	r2,4(r19)
 1002d54:	18bffb36 	bltu	r3,r2,1002d44 <altera_avalon_jtag_uart_read+0xa4>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 1002d58:	98800a17 	ldw	r2,40(r19)
 1002d5c:	b0800126 	beq	r22,r2,1002d64 <altera_avalon_jtag_uart_read+0xc4>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 1002d60:	057fdf16 	blt	zero,r21,1002ce0 <altera_avalon_jtag_uart_read+0x40>
 1002d64:	00bffec4 	movi	r2,-5
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
  else
    return -EIO;
}
 1002d68:	dfc00b17 	ldw	ra,44(sp)
 1002d6c:	df000a17 	ldw	fp,40(sp)
 1002d70:	ddc00917 	ldw	r23,36(sp)
 1002d74:	dd800817 	ldw	r22,32(sp)
 1002d78:	dd400717 	ldw	r21,28(sp)
 1002d7c:	dd000617 	ldw	r20,24(sp)
 1002d80:	dcc00517 	ldw	r19,20(sp)
 1002d84:	dc800417 	ldw	r18,16(sp)
 1002d88:	dc400317 	ldw	r17,12(sp)
 1002d8c:	dc000217 	ldw	r16,8(sp)
 1002d90:	dec00c04 	addi	sp,sp,48
 1002d94:	f800283a 	ret
        break; /* No more data available */

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
 1002d98:	99400e04 	addi	r5,r19,56
 1002d9c:	a009883a 	mov	r4,r20
 1002da0:	a80d883a 	mov	r6,r21
 1002da4:	894b883a 	add	r5,r17,r5
 1002da8:	10055300 	call	1005530 <memcpy>
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 1002dac:	d8800017 	ldw	r2,0(sp)

      memcpy(ptr, sp->rx_buf + out, n);
      ptr   += n;
      space -= n;

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002db0:	ac47883a 	add	r3,r21,r17

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
      ptr   += n;
 1002db4:	a569883a 	add	r20,r20,r21
      space -= n;

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002db8:	18c1ffcc 	andi	r3,r3,2047
      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
      ptr   += n;
      space -= n;
 1002dbc:	002b883a 	mov	r21,zero

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002dc0:	98c00b15 	stw	r3,44(r19)
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 1002dc4:	a0bfdc26 	beq	r20,r2,1002d38 <altera_avalon_jtag_uart_read+0x98>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1002dc8:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1002dcc:	00bfff84 	movi	r2,-2
 1002dd0:	2084703a 	and	r2,r4,r2
 1002dd4:	1001703a 	wrctl	status,r2

  if (ptr != buffer)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 1002dd8:	98c00817 	ldw	r3,32(r19)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1002ddc:	98800017 	ldw	r2,0(r19)

  if (ptr != buffer)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 1002de0:	18c00054 	ori	r3,r3,1
 1002de4:	98c00815 	stw	r3,32(r19)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1002de8:	10c00135 	stwio	r3,4(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1002dec:	2001703a 	wrctl	status,r4
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    return ptr - buffer;
 1002df0:	d8c00017 	ldw	r3,0(sp)
 1002df4:	a0c5c83a 	sub	r2,r20,r3
 1002df8:	003fdb06 	br	1002d68 <altera_avalon_jtag_uart_read+0xc8>
  else if (flags & O_NONBLOCK)
 1002dfc:	3890000c 	andi	r2,r7,16384
 1002e00:	103fd826 	beq	r2,zero,1002d64 <altera_avalon_jtag_uart_read+0xc4>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 1002e04:	00bffd44 	movi	r2,-11
 1002e08:	003fd706 	br	1002d68 <altera_avalon_jtag_uart_read+0xc8>

01002e0c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 1002e0c:	defff804 	addi	sp,sp,-32
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 1002e10:	32000048 	cmpgei	r8,r6,1
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 1002e14:	dd800615 	stw	r22,24(sp)
 1002e18:	dd400515 	stw	r21,20(sp)
 1002e1c:	dcc00315 	stw	r19,12(sp)
 1002e20:	dc000015 	stw	r16,0(sp)
 1002e24:	dfc00715 	stw	ra,28(sp)
 1002e28:	dd000415 	stw	r20,16(sp)
 1002e2c:	dc800215 	stw	r18,8(sp)
 1002e30:	dc400115 	stw	r17,4(sp)
 1002e34:	3027883a 	mov	r19,r6
 1002e38:	2021883a 	mov	r16,r4
 1002e3c:	282d883a 	mov	r22,r5
 1002e40:	382b883a 	mov	r21,r7
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 1002e44:	40004826 	beq	r8,zero,1002f68 <altera_avalon_jtag_uart_write+0x15c>
 1002e48:	2829883a 	mov	r20,r5
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 1002e4c:	84800c17 	ldw	r18,48(r16)
      out = sp->tx_out;
 1002e50:	81400d17 	ldw	r5,52(r16)

      if (in < out)
 1002e54:	91403d2e 	bgeu	r18,r5,1002f4c <altera_avalon_jtag_uart_write+0x140>
        n = out - 1 - in;
 1002e58:	2c85c83a 	sub	r2,r5,r18
 1002e5c:	11bfffc4 	addi	r6,r2,-1
      else if (out > 0)
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
 1002e60:	30002526 	beq	r6,zero,1002ef8 <altera_avalon_jtag_uart_write+0xec>
        break;

      if (n > count)
 1002e64:	3023883a 	mov	r17,r6
 1002e68:	9980012e 	bgeu	r19,r6,1002e70 <altera_avalon_jtag_uart_write+0x64>
 1002e6c:	9823883a 	mov	r17,r19
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
 1002e70:	81020e04 	addi	r4,r16,2104
 1002e74:	a00b883a 	mov	r5,r20
 1002e78:	2489883a 	add	r4,r4,r18
 1002e7c:	880d883a 	mov	r6,r17
 1002e80:	10055300 	call	1005530 <memcpy>
      ptr   += n;
      count -= n;

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002e84:	9447883a 	add	r3,r18,r17
      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
      ptr   += n;
      count -= n;
 1002e88:	9c67c83a 	sub	r19,r19,r17

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1002e8c:	18c1ffcc 	andi	r3,r3,2047
 1002e90:	9a000048 	cmpgei	r8,r19,1
 1002e94:	80c00c15 	stw	r3,48(r16)

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
      ptr   += n;
 1002e98:	a469883a 	add	r20,r20,r17
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 1002e9c:	403feb1e 	bne	r8,zero,1002e4c <altera_avalon_jtag_uart_write+0x40>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1002ea0:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1002ea4:	00bfff84 	movi	r2,-2
 1002ea8:	2084703a 	and	r2,r4,r2
 1002eac:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 1002eb0:	80c00817 	ldw	r3,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1002eb4:	80800017 	ldw	r2,0(r16)
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 1002eb8:	18c00094 	ori	r3,r3,2
 1002ebc:	80c00815 	stw	r3,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1002ec0:	10c00135 	stwio	r3,4(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1002ec4:	2001703a 	wrctl	status,r4
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 1002ec8:	b5002926 	beq	r22,r20,1002f70 <altera_avalon_jtag_uart_write+0x164>
    return ptr - start;
 1002ecc:	a585c83a 	sub	r2,r20,r22
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
}
 1002ed0:	dfc00717 	ldw	ra,28(sp)
 1002ed4:	dd800617 	ldw	r22,24(sp)
 1002ed8:	dd400517 	ldw	r21,20(sp)
 1002edc:	dd000417 	ldw	r20,16(sp)
 1002ee0:	dcc00317 	ldw	r19,12(sp)
 1002ee4:	dc800217 	ldw	r18,8(sp)
 1002ee8:	dc400117 	ldw	r17,4(sp)
 1002eec:	dc000017 	ldw	r16,0(sp)
 1002ef0:	dec00804 	addi	sp,sp,32
 1002ef4:	f800283a 	ret
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1002ef8:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1002efc:	00bfff84 	movi	r2,-2
 1002f00:	2084703a 	and	r2,r4,r2
 1002f04:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 1002f08:	80c00817 	ldw	r3,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1002f0c:	80800017 	ldw	r2,0(r16)
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 1002f10:	18c00094 	ori	r3,r3,2
 1002f14:	80c00815 	stw	r3,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1002f18:	10c00135 	stwio	r3,4(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1002f1c:	2001703a 	wrctl	status,r4
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
 1002f20:	a890000c 	andi	r2,r21,16384
 1002f24:	103fe81e 	bne	r2,zero,1002ec8 <altera_avalon_jtag_uart_write+0xbc>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 1002f28:	80800d17 	ldw	r2,52(r16)
 1002f2c:	1140031e 	bne	r2,r5,1002f3c <altera_avalon_jtag_uart_write+0x130>
 1002f30:	80c00917 	ldw	r3,36(r16)
 1002f34:	80800117 	ldw	r2,4(r16)
 1002f38:	18bffb36 	bltu	r3,r2,1002f28 <altera_avalon_jtag_uart_write+0x11c>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 1002f3c:	80800d17 	ldw	r2,52(r16)
 1002f40:	117fe126 	beq	r2,r5,1002ec8 <altera_avalon_jtag_uart_write+0xbc>
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 1002f44:	403fc11e 	bne	r8,zero,1002e4c <altera_avalon_jtag_uart_write+0x40>
 1002f48:	003fd506 	br	1002ea0 <altera_avalon_jtag_uart_write+0x94>
      in  = sp->tx_in;
      out = sp->tx_out;

      if (in < out)
        n = out - 1 - in;
      else if (out > 0)
 1002f4c:	28000326 	beq	r5,zero,1002f5c <altera_avalon_jtag_uart_write+0x150>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 1002f50:	00820004 	movi	r2,2048
 1002f54:	148dc83a 	sub	r6,r2,r18
 1002f58:	003fc106 	br	1002e60 <altera_avalon_jtag_uart_write+0x54>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 1002f5c:	0081ffc4 	movi	r2,2047
 1002f60:	148dc83a 	sub	r6,r2,r18
 1002f64:	003fbe06 	br	1002e60 <altera_avalon_jtag_uart_write+0x54>
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 1002f68:	2829883a 	mov	r20,r5
 1002f6c:	003fcc06 	br	1002ea0 <altera_avalon_jtag_uart_write+0x94>
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    return ptr - start;
  else if (flags & O_NONBLOCK)
 1002f70:	a890000c 	andi	r2,r21,16384
 1002f74:	1000021e 	bne	r2,zero,1002f80 <altera_avalon_jtag_uart_write+0x174>
 1002f78:	00bffec4 	movi	r2,-5
 1002f7c:	003fd406 	br	1002ed0 <altera_avalon_jtag_uart_write+0xc4>
 1002f80:	00bffd44 	movi	r2,-11
 1002f84:	003fd206 	br	1002ed0 <altera_avalon_jtag_uart_write+0xc4>

01002f88 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
 1002f88:	defffd04 	addi	sp,sp,-12
 1002f8c:	dc400115 	stw	r17,4(sp)
 1002f90:	dc000015 	stw	r16,0(sp)
 1002f94:	dfc00215 	stw	ra,8(sp)
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
 1002f98:	20800807 	ldb	r2,32(r4)

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
 1002f9c:	2823883a 	mov	r17,r5
  unsigned int base = sp->base;
 1002fa0:	24000017 	ldw	r16,0(r4)
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
 1002fa4:	10000d1e 	bne	r2,zero,1002fdc <lcd_write_command+0x54>
/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  unsigned int base = sp->base;
 1002fa8:	81400104 	addi	r5,r16,4
 1002fac:	00c003f4 	movhi	r3,15
 1002fb0:	18d09004 	addi	r3,r3,16960
 1002fb4:	00000106 	br	1002fbc <lcd_write_command+0x34>
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    if (--i == 0)
 1002fb8:	18000d26 	beq	r3,zero,1002ff0 <lcd_write_command+0x68>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1002fbc:	28800037 	ldwio	r2,0(r5)
 1002fc0:	1080200c 	andi	r2,r2,128
    if (--i == 0)
 1002fc4:	18ffffc4 	addi	r3,r3,-1
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1002fc8:	103ffb1e 	bne	r2,zero,1002fb8 <lcd_write_command+0x30>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
 1002fcc:	01001904 	movi	r4,100
 1002fd0:	10013e00 	call	10013e0 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
 1002fd4:	88c03fcc 	andi	r3,r17,255
 1002fd8:	80c00035 	stwio	r3,0(r16)
}
 1002fdc:	dfc00217 	ldw	ra,8(sp)
 1002fe0:	dc400117 	ldw	r17,4(sp)
 1002fe4:	dc000017 	ldw	r16,0(sp)
 1002fe8:	dec00304 	addi	sp,sp,12
 1002fec:	f800283a 	ret

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    if (--i == 0)
    {
      sp->broken = 1;
 1002ff0:	00800044 	movi	r2,1
 1002ff4:	20800805 	stb	r2,32(r4)
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
 1002ff8:	dfc00217 	ldw	ra,8(sp)
 1002ffc:	dc400117 	ldw	r17,4(sp)
 1003000:	dc000017 	ldw	r16,0(sp)
 1003004:	dec00304 	addi	sp,sp,12
 1003008:	f800283a 	ret

0100300c <lcd_repaint_screen>:
}

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
 100300c:	defff204 	addi	sp,sp,-56
 1003010:	df000c15 	stw	fp,48(sp)
 1003014:	dd800a15 	stw	r22,40(sp)
 1003018:	dc800615 	stw	r18,24(sp)
 100301c:	dfc00d15 	stw	ra,52(sp)
 1003020:	ddc00b15 	stw	r23,44(sp)
 1003024:	dd400915 	stw	r21,36(sp)
 1003028:	dd000815 	stw	r20,32(sp)
 100302c:	dcc00715 	stw	r19,28(sp)
 1003030:	dc400515 	stw	r17,20(sp)
 1003034:	dc000415 	stw	r16,16(sp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
 1003038:	20800947 	ldb	r2,37(r4)
 100303c:	00c00c04 	movi	r3,48
}

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
 1003040:	2025883a 	mov	r18,r4
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
 1003044:	d8800115 	stw	r2,4(sp)
 1003048:	d9000015 	stw	r4,0(sp)
 100304c:	d8000215 	stw	zero,8(sp)
 1003050:	d7200304 	addi	fp,gp,-32756
 1003054:	202d883a 	mov	r22,r4
 1003058:	d8c00315 	stw	r3,12(sp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
 100305c:	d8800017 	ldw	r2,0(sp)
 1003060:	d9000117 	ldw	r4,4(sp)
 1003064:	11402483 	ldbu	r5,146(r2)

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width  = sp->line[y].width;
 1003068:	15c02447 	ldb	r23,145(r2)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
 100306c:	10012100 	call	1001210 <__mulsi3>
 1003070:	102bd23a 	srai	r21,r2,8
    if (offset >= width)
 1003074:	adc00116 	blt	r21,r23,100307c <lcd_repaint_screen+0x70>
 1003078:	002b883a 	mov	r21,zero
 100307c:	d8c00317 	ldw	r3,12(sp)
 1003080:	0029883a 	mov	r20,zero
 1003084:	90e7883a 	add	r19,r18,r3
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
    {
      char c = sp->line[y].data[(x + offset) % width];
 1003088:	ad09883a 	add	r4,r21,r20
 100308c:	b80b883a 	mov	r5,r23
 1003090:	10011a00 	call	10011a0 <__modsi3>
 1003094:	b085883a 	add	r2,r22,r2
 1003098:	14401003 	ldbu	r17,64(r2)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
 100309c:	98c00007 	ldb	r3,0(r19)
 10030a0:	88803fcc 	andi	r2,r17,255
 10030a4:	1080201c 	xori	r2,r2,128
 10030a8:	10bfe004 	addi	r2,r2,-128
 10030ac:	10c01d26 	beq	r2,r3,1003124 <lcd_repaint_screen+0x118>
      {
        unsigned char address = x + colstart[y];
 10030b0:	e0800003 	ldbu	r2,0(fp)

        if (address != sp->address)
 10030b4:	910008c7 	ldb	r4,35(r18)
      char c = sp->line[y].data[(x + offset) % width];

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
      {
        unsigned char address = x + colstart[y];
 10030b8:	a0a1883a 	add	r16,r20,r2

        if (address != sp->address)
 10030bc:	80c03fcc 	andi	r3,r16,255
 10030c0:	19000426 	beq	r3,r4,10030d4 <lcd_repaint_screen+0xc8>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
 10030c4:	19402014 	ori	r5,r3,128
 10030c8:	9009883a 	mov	r4,r18
 10030cc:	1002f880 	call	1002f88 <lcd_write_command>
          sp->address = address;
 10030d0:	940008c5 	stb	r16,35(r18)
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
 10030d4:	90800807 	ldb	r2,32(r18)
/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  unsigned int base = sp->base;
 10030d8:	94000017 	ldw	r16,0(r18)
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
 10030dc:	1000101e 	bne	r2,zero,1003120 <lcd_repaint_screen+0x114>

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    if (--i == 0)
    {
      sp->broken = 1;
 10030e0:	81000104 	addi	r4,r16,4
 10030e4:	00c003f4 	movhi	r3,15
 10030e8:	18d09004 	addi	r3,r3,16960
 10030ec:	00000106 	br	10030f4 <lcd_repaint_screen+0xe8>
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    if (--i == 0)
 10030f0:	18002a26 	beq	r3,zero,100319c <lcd_repaint_screen+0x190>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 10030f4:	20800037 	ldwio	r2,0(r4)
 10030f8:	1080200c 	andi	r2,r2,128
    if (--i == 0)
 10030fc:	18ffffc4 	addi	r3,r3,-1
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1003100:	103ffb1e 	bne	r2,zero,10030f0 <lcd_repaint_screen+0xe4>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
 1003104:	01001904 	movi	r4,100
 1003108:	10013e00 	call	10013e0 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
 100310c:	88c03fcc 	andi	r3,r17,255
 1003110:	80c00235 	stwio	r3,8(r16)

  sp->address++;
 1003114:	908008c3 	ldbu	r2,35(r18)
 1003118:	10800044 	addi	r2,r2,1
 100311c:	908008c5 	stb	r2,35(r18)
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
          sp->address = address;
        }

        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
 1003120:	9c400005 	stb	r17,0(r19)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
 1003124:	a5000044 	addi	r20,r20,1
 1003128:	00800404 	movi	r2,16
 100312c:	9cc00044 	addi	r19,r19,1
 1003130:	a0bfd51e 	bne	r20,r2,1003088 <lcd_repaint_screen+0x7c>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1003134:	d8800217 	ldw	r2,8(sp)
 1003138:	d8c00317 	ldw	r3,12(sp)
 100313c:	b58018c4 	addi	r22,r22,99
 1003140:	10800044 	addi	r2,r2,1
 1003144:	d8800215 	stw	r2,8(sp)
 1003148:	d8800017 	ldw	r2,0(sp)
 100314c:	18c018c4 	addi	r3,r3,99
 1003150:	d8c00315 	stw	r3,12(sp)
 1003154:	d8c00217 	ldw	r3,8(sp)
 1003158:	108018c4 	addi	r2,r2,99
 100315c:	d8800015 	stw	r2,0(sp)
 1003160:	00800084 	movi	r2,2
 1003164:	e7000044 	addi	fp,fp,1
 1003168:	18bfbc1e 	bne	r3,r2,100305c <lcd_repaint_screen+0x50>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
 100316c:	dfc00d17 	ldw	ra,52(sp)
 1003170:	df000c17 	ldw	fp,48(sp)
 1003174:	ddc00b17 	ldw	r23,44(sp)
 1003178:	dd800a17 	ldw	r22,40(sp)
 100317c:	dd400917 	ldw	r21,36(sp)
 1003180:	dd000817 	ldw	r20,32(sp)
 1003184:	dcc00717 	ldw	r19,28(sp)
 1003188:	dc800617 	ldw	r18,24(sp)
 100318c:	dc400517 	ldw	r17,20(sp)
 1003190:	dc000417 	ldw	r16,16(sp)
 1003194:	dec00e04 	addi	sp,sp,56
 1003198:	f800283a 	ret

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    if (--i == 0)
    {
      sp->broken = 1;
 100319c:	00800044 	movi	r2,1
 10031a0:	90800805 	stb	r2,32(r18)
 10031a4:	003fde06 	br	1003120 <lcd_repaint_screen+0x114>

010031a8 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
 10031a8:	defffe04 	addi	sp,sp,-8
 10031ac:	dc000015 	stw	r16,0(sp)
 10031b0:	dfc00115 	stw	ra,4(sp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
 10031b4:	20c00943 	ldbu	r3,37(r4)
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
 10031b8:	2021883a 	mov	r16,r4
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
 10031bc:	21000987 	ldb	r4,38(r4)
 10031c0:	18803fcc 	andi	r2,r3,255
 10031c4:	1080201c 	xori	r2,r2,128
 10031c8:	10bfe004 	addi	r2,r2,-128
 10031cc:	10800044 	addi	r2,r2,1
    sp->scrollpos = 0;
  else
    sp->scrollpos = sp->scrollpos + 1;
 10031d0:	18c00044 	addi	r3,r3,1
static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
 10031d4:	11000a16 	blt	r2,r4,1003200 <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
 10031d8:	80000945 	stb	zero,37(r16)
  else
    sp->scrollpos = sp->scrollpos + 1;

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
 10031dc:	0100030e 	bge	zero,r4,10031ec <alt_lcd_16207_timeout+0x44>
 10031e0:	808009c7 	ldb	r2,39(r16)
    lcd_repaint_screen(sp);
 10031e4:	8009883a 	mov	r4,r16
    sp->scrollpos = 0;
  else
    sp->scrollpos = sp->scrollpos + 1;

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
 10031e8:	10000726 	beq	r2,zero,1003208 <alt_lcd_16207_timeout+0x60>
    lcd_repaint_screen(sp);

  return sp->period;
}
 10031ec:	80800717 	ldw	r2,28(r16)
 10031f0:	dfc00117 	ldw	ra,4(sp)
 10031f4:	dc000017 	ldw	r16,0(sp)
 10031f8:	dec00204 	addi	sp,sp,8
 10031fc:	f800283a 	ret

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
    sp->scrollpos = 0;
  else
    sp->scrollpos = sp->scrollpos + 1;
 1003200:	80c00945 	stb	r3,37(r16)
 1003204:	003ff506 	br	10031dc <alt_lcd_16207_timeout+0x34>

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
    lcd_repaint_screen(sp);
 1003208:	100300c0 	call	100300c <lcd_repaint_screen>

  return sp->period;
}
 100320c:	80800717 	ldw	r2,28(r16)
 1003210:	dfc00117 	ldw	ra,4(sp)
 1003214:	dc000017 	ldw	r16,0(sp)
 1003218:	dec00204 	addi	sp,sp,8
 100321c:	f800283a 	ret

01003220 <lcd_clear_screen>:
}

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
 1003220:	defffa04 	addi	sp,sp,-24
 1003224:	dc000015 	stw	r16,0(sp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
 1003228:	01400044 	movi	r5,1
}

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
 100322c:	2021883a 	mov	r16,r4
 1003230:	dd000415 	stw	r20,16(sp)
 1003234:	dcc00315 	stw	r19,12(sp)
 1003238:	dc800215 	stw	r18,8(sp)
 100323c:	dc400115 	stw	r17,4(sp)
 1003240:	dfc00515 	stw	ra,20(sp)

  lcd_write_command(sp, LCD_CMD_CLEAR);

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;
 1003244:	2025883a 	mov	r18,r4
 1003248:	84400c04 	addi	r17,r16,48

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
 100324c:	1002f880 	call	1002f88 <lcd_write_command>

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;
 1003250:	0027883a 	mov	r19,zero
{
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);

  sp->x = 0;
 1003254:	80000845 	stb	zero,33(r16)
  sp->y = 0;
 1003258:	80000885 	stb	zero,34(r16)
  sp->address = 0;
 100325c:	800008c5 	stb	zero,35(r16)
 1003260:	05000084 	movi	r20,2
 1003264:	84001004 	addi	r16,r16,64

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
 1003268:	8009883a 	mov	r4,r16
 100326c:	01400804 	movi	r5,32
 1003270:	01801444 	movi	r6,81
 1003274:	10055d00 	call	10055d0 <memset>

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1003278:	9cc00044 	addi	r19,r19,1
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
 100327c:	8809883a 	mov	r4,r17
 1003280:	01400804 	movi	r5,32
 1003284:	01800404 	movi	r6,16
 1003288:	10055d00 	call	10055d0 <memset>

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 100328c:	840018c4 	addi	r16,r16,99
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
 1003290:	90002445 	stb	zero,145(r18)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1003294:	8c4018c4 	addi	r17,r17,99
 1003298:	948018c4 	addi	r18,r18,99
 100329c:	9d3ff21e 	bne	r19,r20,1003268 <lcd_clear_screen+0x48>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
 10032a0:	dfc00517 	ldw	ra,20(sp)
 10032a4:	dd000417 	ldw	r20,16(sp)
 10032a8:	dcc00317 	ldw	r19,12(sp)
 10032ac:	dc800217 	ldw	r18,8(sp)
 10032b0:	dc400117 	ldw	r17,4(sp)
 10032b4:	dc000017 	ldw	r16,0(sp)
 10032b8:	dec00604 	addi	sp,sp,24
 10032bc:	f800283a 	ret

010032c0 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
 10032c0:	defffc04 	addi	sp,sp,-16
 10032c4:	dcc00215 	stw	r19,8(sp)
 10032c8:	dc800115 	stw	r18,4(sp)
 10032cc:	dc400015 	stw	r17,0(sp)
 10032d0:	dfc00315 	stw	ra,12(sp)
  unsigned int base = sp->base;
 10032d4:	24c00017 	ldw	r19,0(r4)

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
 10032d8:	2023883a 	mov	r17,r4
  unsigned int base = sp->base;

  /* Mark the device as functional */
  sp->broken = 0;
 10032dc:	20000805 	stb	zero,32(r4)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
 10032e0:	010ea604 	movi	r4,15000
 10032e4:	10013e00 	call	10013e0 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
 10032e8:	04800c04 	movi	r18,48
 10032ec:	9c800035 	stwio	r18,0(r19)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
 10032f0:	01040104 	movi	r4,4100
 10032f4:	10013e00 	call	10013e0 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
 10032f8:	9c800035 	stwio	r18,0(r19)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
 10032fc:	0100fa04 	movi	r4,1000
 1003300:	10013e00 	call	10013e0 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
 1003304:	9c800035 	stwio	r18,0(r19)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
 1003308:	8809883a 	mov	r4,r17
 100330c:	01400e04 	movi	r5,56
 1003310:	1002f880 	call	1002f88 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
 1003314:	8809883a 	mov	r4,r17
 1003318:	01400204 	movi	r5,8
 100331c:	1002f880 	call	1002f88 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
 1003320:	8809883a 	mov	r4,r17
 1003324:	10032200 	call	1003220 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
 1003328:	01400184 	movi	r5,6
 100332c:	8809883a 	mov	r4,r17
 1003330:	1002f880 	call	1002f88 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
 1003334:	8809883a 	mov	r4,r17
 1003338:	01400304 	movi	r5,12
 100333c:	1002f880 	call	1002f88 <lcd_write_command>

  sp->esccount = -1;
 1003340:	00bfffc4 	movi	r2,-1
 1003344:	88800905 	stb	r2,36(r17)
  memset(sp->escape, 0, sizeof(sp->escape));
 1003348:	88c00a04 	addi	r3,r17,40
 100334c:	18000115 	stw	zero,4(r3)
 1003350:	18000015 	stw	zero,0(r3)

  sp->scrollpos = 0;
 1003354:	88000945 	stb	zero,37(r17)
  sp->scrollmax = 0;
 1003358:	88000985 	stb	zero,38(r17)
  sp->active = 0;
 100335c:	880009c5 	stb	zero,39(r17)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
 1003360:	00804034 	movhi	r2,256
 1003364:	109db404 	addi	r2,r2,30416
 1003368:	11000017 	ldw	r4,0(r2)
 100336c:	01400284 	movi	r5,10
 1003370:	10012000 	call	1001200 <__udivsi3>
 1003374:	100b883a 	mov	r5,r2

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
 1003378:	880f883a 	mov	r7,r17
 100337c:	89000104 	addi	r4,r17,4
 1003380:	01804034 	movhi	r6,256
 1003384:	318c6a04 	addi	r6,r6,12712

  sp->scrollpos = 0;
  sp->scrollmax = 0;
  sp->active = 0;

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
 1003388:	88800715 	stw	r2,28(r17)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
}
 100338c:	dfc00317 	ldw	ra,12(sp)
 1003390:	dcc00217 	ldw	r19,8(sp)
 1003394:	dc800117 	ldw	r18,4(sp)
 1003398:	dc400017 	ldw	r17,0(sp)
 100339c:	dec00404 	addi	sp,sp,16
  sp->scrollmax = 0;
  sp->active = 0;

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
 10033a0:	10042c41 	jmpi	10042c4 <alt_alarm_start>

010033a4 <lcd_scroll_up>:
}

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
 10033a4:	defffb04 	addi	sp,sp,-20
 10033a8:	dcc00315 	stw	r19,12(sp)
 10033ac:	dc800215 	stw	r18,8(sp)
 10033b0:	dc400115 	stw	r17,4(sp)
 10033b4:	dc000015 	stw	r16,0(sp)
 10033b8:	dfc00415 	stw	ra,16(sp)
 10033bc:	2021883a 	mov	r16,r4
 10033c0:	0023883a 	mov	r17,zero
 10033c4:	248028c4 	addi	r18,r4,163
 10033c8:	04c00044 	movi	r19,1
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    if (y < ALT_LCD_HEIGHT-1)
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
 10033cc:	81001004 	addi	r4,r16,64
 10033d0:	900b883a 	mov	r5,r18
 10033d4:	01801404 	movi	r6,80
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    if (y < ALT_LCD_HEIGHT-1)
 10033d8:	8800021e 	bne	r17,zero,10033e4 <lcd_scroll_up+0x40>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
 10033dc:	10055300 	call	1005530 <memcpy>
 10033e0:	04400044 	movi	r17,1

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 10033e4:	8c400044 	addi	r17,r17,1
  {
    if (y < ALT_LCD_HEIGHT-1)
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
 10033e8:	9009883a 	mov	r4,r18
 10033ec:	01400804 	movi	r5,32
 10033f0:	01801404 	movi	r6,80
 10033f4:	10055d00 	call	10055d0 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 10033f8:	9c7ff40e 	bge	r19,r17,10033cc <lcd_scroll_up+0x28>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
 10033fc:	80800883 	ldbu	r2,34(r16)
 1003400:	10bfffc4 	addi	r2,r2,-1
 1003404:	80800885 	stb	r2,34(r16)
}
 1003408:	dfc00417 	ldw	ra,16(sp)
 100340c:	dcc00317 	ldw	r19,12(sp)
 1003410:	dc800217 	ldw	r18,8(sp)
 1003414:	dc400117 	ldw	r17,4(sp)
 1003418:	dc000017 	ldw	r16,0(sp)
 100341c:	dec00504 	addi	sp,sp,20
 1003420:	f800283a 	ret

01003424 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
 1003424:	defff504 	addi	sp,sp,-44
 1003428:	ddc00815 	stw	r23,32(sp)
 100342c:	dc800315 	stw	r18,12(sp)
 1003430:	dfc00a15 	stw	ra,40(sp)
 1003434:	df000915 	stw	fp,36(sp)
 1003438:	dd800715 	stw	r22,28(sp)
 100343c:	dd400615 	stw	r21,24(sp)
 1003440:	dd000515 	stw	r20,20(sp)
 1003444:	dcc00415 	stw	r19,16(sp)
 1003448:	dc400215 	stw	r17,8(sp)
 100344c:	dc000115 	stw	r16,4(sp)
 1003450:	d9800015 	stw	r6,0(sp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
 1003454:	00800044 	movi	r2,1
/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  const char* end = ptr + len;
 1003458:	3147883a 	add	r3,r6,r5

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
 100345c:	282f883a 	mov	r23,r5
 1003460:	2025883a 	mov	r18,r4

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
 1003464:	208009c5 	stb	r2,39(r4)

  for ( ; ptr < end ; ptr++)
 1003468:	28c0392e 	bgeu	r5,r3,1003550 <altera_avalon_lcd_16207_write+0x12c>
 100346c:	282d883a 	mov	r22,r5
 1003470:	1979c83a 	sub	fp,r3,r5
 1003474:	00001906 	br	10034dc <altera_avalon_lcd_16207_write+0xb8>

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
 1003478:	85403fcc 	andi	r21,r16,255
 100347c:	ad40201c 	xori	r21,r21,128
 1003480:	ad7fe004 	addi	r21,r21,-128
 1003484:	008016c4 	movi	r2,91
 1003488:	a8802a26 	beq	r21,r2,1003534 <altera_avalon_lcd_16207_write+0x110>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
 100348c:	2485883a 	add	r2,r4,r18
 1003490:	10000a05 	stb	zero,40(r2)

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
 1003494:	90c00a07 	ldb	r3,40(r18)
 1003498:	008016c4 	movi	r2,91
 100349c:	18809426 	beq	r3,r2,10036f0 <altera_avalon_lcd_16207_write+0x2cc>
 10034a0:	04ffffc4 	movi	r19,-1
 10034a4:	0009883a 	mov	r4,zero
    }
  }
  else
    parm1 = -1;

  switch (c)
 10034a8:	a8c03fcc 	andi	r3,r21,255
 10034ac:	18c0201c 	xori	r3,r3,128
 10034b0:	18ffe004 	addi	r3,r3,-128
 10034b4:	00801284 	movi	r2,74
 10034b8:	1880aa26 	beq	r3,r2,1003764 <altera_avalon_lcd_16207_write+0x340>
 10034bc:	10c07816 	blt	r2,r3,10036a0 <altera_avalon_lcd_16207_write+0x27c>
 10034c0:	00801204 	movi	r2,72
 10034c4:	18807a26 	beq	r3,r2,10036b0 <altera_avalon_lcd_16207_write+0x28c>
      {
        sp->escape[esccount] = 0;

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
 10034c8:	017fffc4 	movi	r5,-1
 10034cc:	91400905 	stb	r5,36(r18)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
 10034d0:	b5800044 	addi	r22,r22,1
 10034d4:	bf05883a 	add	r2,r23,fp
 10034d8:	b0801d26 	beq	r22,r2,1003550 <altera_avalon_lcd_16207_write+0x12c>
  {
    char c = *ptr;

    if (sp->esccount >= 0)
 10034dc:	91400903 	ldbu	r5,36(r18)
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  {
    char c = *ptr;
 10034e0:	b4000003 	ldbu	r16,0(r22)

    if (sp->esccount >= 0)
 10034e4:	29003fcc 	andi	r4,r5,255
 10034e8:	2100201c 	xori	r4,r4,128
 10034ec:	213fe004 	addi	r4,r4,-128
 10034f0:	20004d16 	blt	r4,zero,1003628 <altera_avalon_lcd_16207_write+0x204>

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
 10034f4:	203fe026 	beq	r4,zero,1003478 <altera_avalon_lcd_16207_write+0x54>
 10034f8:	00804034 	movhi	r2,256
 10034fc:	109da204 	addi	r2,r2,30344
 1003500:	10c00017 	ldw	r3,0(r2)
 1003504:	85403fcc 	andi	r21,r16,255
 1003508:	ad40201c 	xori	r21,r21,128
 100350c:	ad7fe004 	addi	r21,r21,-128
 1003510:	a8c7883a 	add	r3,r21,r3
 1003514:	18800003 	ldbu	r2,0(r3)
 1003518:	1080010c 	andi	r2,r2,4
 100351c:	1000021e 	bne	r2,zero,1003528 <altera_avalon_lcd_16207_write+0x104>
 1003520:	00800ec4 	movi	r2,59
 1003524:	a8bfd91e 	bne	r21,r2,100348c <altera_avalon_lcd_16207_write+0x68>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
 1003528:	28c03fcc 	andi	r3,r5,255
 100352c:	00800184 	movi	r2,6
 1003530:	10ffe736 	bltu	r2,r3,10034d0 <altera_avalon_lcd_16207_write+0xac>
      {
        sp->escape[esccount] = c;
 1003534:	2485883a 	add	r2,r4,r18
        sp->esccount++;
 1003538:	28c00044 	addi	r3,r5,1

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
      {
        sp->escape[esccount] = c;
 100353c:	14000a05 	stb	r16,40(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
 1003540:	b5800044 	addi	r22,r22,1
 1003544:	bf05883a 	add	r2,r23,fp
        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
      {
        sp->escape[esccount] = c;
        sp->esccount++;
 1003548:	90c00905 	stb	r3,36(r18)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
 100354c:	b0bfe31e 	bne	r22,r2,10034dc <altera_avalon_lcd_16207_write+0xb8>
 1003550:	9027883a 	mov	r19,r18
 1003554:	05000404 	movi	r20,16
 1003558:	0023883a 	mov	r17,zero
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  }
 100355c:	04001404 	movi	r16,80
 1003560:	00000206 	br	100356c <altera_avalon_lcd_16207_write+0x148>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
 1003564:	20008426 	beq	r4,zero,1003778 <altera_avalon_lcd_16207_write+0x354>

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
 1003568:	2021883a 	mov	r16,r4
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
      if (sp->line[y].data[width-1] != ' ')
 100356c:	8809883a 	mov	r4,r17
 1003570:	014018c4 	movi	r5,99
 1003574:	10012100 	call	1001210 <__mulsi3>
 1003578:	1485883a 	add	r2,r2,r18
 100357c:	813fffc4 	addi	r4,r16,-1
 1003580:	1105883a 	add	r2,r2,r4
 1003584:	10c01007 	ldb	r3,64(r2)
 1003588:	00800804 	movi	r2,32
 100358c:	18bff526 	beq	r3,r2,1003564 <altera_avalon_lcd_16207_write+0x140>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
 1003590:	00800404 	movi	r2,16
 1003594:	1400780e 	bge	r2,r16,1003778 <altera_avalon_lcd_16207_write+0x354>
      width = ALT_LCD_WIDTH;
    else
      width++;
 1003598:	80800044 	addi	r2,r16,1
 100359c:	1007883a 	mov	r3,r2

    sp->line[y].width = width;
 10035a0:	98c02445 	stb	r3,145(r19)
 10035a4:	a080010e 	bge	r20,r2,10035ac <altera_avalon_lcd_16207_write+0x188>
 10035a8:	1029883a 	mov	r20,r2
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 10035ac:	8c400044 	addi	r17,r17,1
 10035b0:	00800084 	movi	r2,2
      width++;

    sp->line[y].width = width;
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
 10035b4:	98002485 	stb	zero,146(r19)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 10035b8:	9cc018c4 	addi	r19,r19,99
 10035bc:	88bfe71e 	bne	r17,r2,100355c <altera_avalon_lcd_16207_write+0x138>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
 10035c0:	04400404 	movi	r17,16
 10035c4:	8d007116 	blt	r17,r20,100378c <altera_avalon_lcd_16207_write+0x368>
 10035c8:	90c00947 	ldb	r3,37(r18)
    sp->scrollmax = 0;
 10035cc:	90000985 	stb	zero,38(r18)
 10035d0:	00000206 	br	10035dc <altera_avalon_lcd_16207_write+0x1b8>
    if (sp->scrollpos == old_scrollpos)
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
 10035d4:	00800044 	movi	r2,1
 10035d8:	908009c5 	stb	r2,39(r18)
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;

    lcd_repaint_screen(sp);
 10035dc:	9009883a 	mov	r4,r18
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
 10035e0:	1821883a 	mov	r16,r3

    lcd_repaint_screen(sp);
 10035e4:	100300c0 	call	100300c <lcd_repaint_screen>
    /* Let the timer routines repaint the display again */
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
 10035e8:	90c00947 	ldb	r3,37(r18)
    int old_scrollpos = sp->scrollpos;

    lcd_repaint_screen(sp);

    /* Let the timer routines repaint the display again */
    sp->active = 0;
 10035ec:	900009c5 	stb	zero,39(r18)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
 10035f0:	80fff81e 	bne	r16,r3,10035d4 <altera_avalon_lcd_16207_write+0x1b0>
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
}
 10035f4:	d8800017 	ldw	r2,0(sp)
 10035f8:	dfc00a17 	ldw	ra,40(sp)
 10035fc:	df000917 	ldw	fp,36(sp)
 1003600:	ddc00817 	ldw	r23,32(sp)
 1003604:	dd800717 	ldw	r22,28(sp)
 1003608:	dd400617 	ldw	r21,24(sp)
 100360c:	dd000517 	ldw	r20,20(sp)
 1003610:	dcc00417 	ldw	r19,16(sp)
 1003614:	dc800317 	ldw	r18,12(sp)
 1003618:	dc400217 	ldw	r17,8(sp)
 100361c:	dc000117 	ldw	r16,4(sp)
 1003620:	dec00b04 	addi	sp,sp,44
 1003624:	f800283a 	ret
      {
        sp->escape[esccount] = c;
        sp->esccount++;
      }
    }
    else if (c == 27) /* ESC */
 1003628:	80c03fcc 	andi	r3,r16,255
 100362c:	18c0201c 	xori	r3,r3,128
 1003630:	18ffe004 	addi	r3,r3,-128
 1003634:	008006c4 	movi	r2,27
 1003638:	18805226 	beq	r3,r2,1003784 <altera_avalon_lcd_16207_write+0x360>
    {
      sp->esccount = 0;
    }
    else if (c == '\r')
 100363c:	00800344 	movi	r2,13
 1003640:	18809126 	beq	r3,r2,1003888 <altera_avalon_lcd_16207_write+0x464>
    {
      sp->x = 0;
    }
    else if (c == '\n')
 1003644:	00800284 	movi	r2,10
 1003648:	18809126 	beq	r3,r2,1003890 <altera_avalon_lcd_16207_write+0x46c>
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    else if (c == '\b')
 100364c:	00800204 	movi	r2,8
 1003650:	18807826 	beq	r3,r2,1003834 <altera_avalon_lcd_16207_write+0x410>
    {
      if (sp->x > 0)
        sp->x--;
    }
    else if (isprint(c))
 1003654:	01004034 	movhi	r4,256
 1003658:	211da204 	addi	r4,r4,30344
 100365c:	20800017 	ldw	r2,0(r4)
 1003660:	1885883a 	add	r2,r3,r2
 1003664:	10c00007 	ldb	r3,0(r2)
 1003668:	18c025cc 	andi	r3,r3,151
 100366c:	183f9826 	beq	r3,zero,10034d0 <altera_avalon_lcd_16207_write+0xac>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
 1003670:	90c00883 	ldbu	r3,34(r18)
 1003674:	00800044 	movi	r2,1
 1003678:	10c0022e 	bgeu	r2,r3,1003684 <altera_avalon_lcd_16207_write+0x260>
        lcd_scroll_up(sp);
 100367c:	9009883a 	mov	r4,r18
 1003680:	10033a40 	call	10033a4 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
 1003684:	90c00843 	ldbu	r3,33(r18)
 1003688:	008013c4 	movi	r2,79
 100368c:	1c403fcc 	andi	r17,r3,255
 1003690:	1440892e 	bgeu	r2,r17,10038b8 <altera_avalon_lcd_16207_write+0x494>
        sp->line[sp->y].data[sp->x] = c;

      sp->x++;
 1003694:	18800044 	addi	r2,r3,1
 1003698:	90800845 	stb	r2,33(r18)
 100369c:	003f8c06 	br	10034d0 <altera_avalon_lcd_16207_write+0xac>
    }
  }
  else
    parm1 = -1;

  switch (c)
 10036a0:	008012c4 	movi	r2,75
 10036a4:	18806826 	beq	r3,r2,1003848 <altera_avalon_lcd_16207_write+0x424>
 10036a8:	00801984 	movi	r2,102
 10036ac:	18bf861e 	bne	r3,r2,10034c8 <altera_avalon_lcd_16207_write+0xa4>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
 10036b0:	0100020e 	bge	zero,r4,10036bc <altera_avalon_lcd_16207_write+0x298>
      sp->x = parm2 - 1;
 10036b4:	20bfffc4 	addi	r2,r4,-1
 10036b8:	90800845 	stb	r2,33(r18)
    if (parm1 > 0)
 10036bc:	04ff820e 	bge	zero,r19,10034c8 <altera_avalon_lcd_16207_write+0xa4>
    {
      sp->y = parm1 - 1;
 10036c0:	98bfffc4 	addi	r2,r19,-1
      if (sp->y > ALT_LCD_HEIGHT * 2)
 10036c4:	10c03fcc 	andi	r3,r2,255
 10036c8:	01000104 	movi	r4,4
  case 'f': /* Same as above */
    if (parm2 > 0)
      sp->x = parm2 - 1;
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
 10036cc:	90800885 	stb	r2,34(r18)
      if (sp->y > ALT_LCD_HEIGHT * 2)
 10036d0:	20c0482e 	bgeu	r4,r3,10037f4 <altera_avalon_lcd_16207_write+0x3d0>
        sp->y = ALT_LCD_HEIGHT * 2;
 10036d4:	91000885 	stb	r4,34(r18)
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
 10036d8:	9009883a 	mov	r4,r18
 10036dc:	10033a40 	call	10033a4 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
 10036e0:	90800883 	ldbu	r2,34(r18)
 10036e4:	00c00084 	movi	r3,2
 10036e8:	18bffb36 	bltu	r3,r2,10036d8 <altera_avalon_lcd_16207_write+0x2b4>
 10036ec:	003f7606 	br	10034c8 <altera_avalon_lcd_16207_write+0xa4>
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
 10036f0:	00c04034 	movhi	r3,256
 10036f4:	18dda204 	addi	r3,r3,30344
 10036f8:	1d000017 	ldw	r20,0(r3)
 10036fc:	94000a47 	ldb	r16,41(r18)
{
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
 1003700:	94400a44 	addi	r17,r18,41
    while (isdigit(*ptr))
 1003704:	a407883a 	add	r3,r20,r16
 1003708:	18800003 	ldbu	r2,0(r3)
 100370c:	1080010c 	andi	r2,r2,4
 1003710:	10007326 	beq	r2,zero,10038e0 <altera_avalon_lcd_16207_write+0x4bc>
 1003714:	0027883a 	mov	r19,zero
      parm1 = (parm1 * 10) + (*ptr++ - '0');
 1003718:	9809883a 	mov	r4,r19
 100371c:	01400284 	movi	r5,10
 1003720:	10012100 	call	1001210 <__mulsi3>
 1003724:	8c400044 	addi	r17,r17,1
 1003728:	1405883a 	add	r2,r2,r16
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
 100372c:	8c000007 	ldb	r16,0(r17)
      parm1 = (parm1 * 10) + (*ptr++ - '0');
 1003730:	14fff404 	addi	r19,r2,-48
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
 1003734:	a407883a 	add	r3,r20,r16
 1003738:	18800003 	ldbu	r2,0(r3)
 100373c:	1080010c 	andi	r2,r2,4
 1003740:	103ff51e 	bne	r2,zero,1003718 <altera_avalon_lcd_16207_write+0x2f4>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
 1003744:	00800ec4 	movi	r2,59
 1003748:	80801826 	beq	r16,r2,10037ac <altera_avalon_lcd_16207_write+0x388>
    }
  }
  else
    parm1 = -1;

  switch (c)
 100374c:	a8c03fcc 	andi	r3,r21,255
 1003750:	18c0201c 	xori	r3,r3,128
 1003754:	18ffe004 	addi	r3,r3,-128
 1003758:	00801284 	movi	r2,74
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
 100375c:	0009883a 	mov	r4,zero
    }
  }
  else
    parm1 = -1;

  switch (c)
 1003760:	18bf561e 	bne	r3,r2,10034bc <altera_avalon_lcd_16207_write+0x98>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
 1003764:	01000084 	movi	r4,2
 1003768:	993f571e 	bne	r19,r4,10034c8 <altera_avalon_lcd_16207_write+0xa4>
      lcd_clear_screen(sp);
 100376c:	9009883a 	mov	r4,r18
 1003770:	10032200 	call	1003220 <lcd_clear_screen>
 1003774:	003f5406 	br	10034c8 <altera_avalon_lcd_16207_write+0xa4>
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
      width = ALT_LCD_WIDTH;
    else
      width++;
 1003778:	00800404 	movi	r2,16
 100377c:	1007883a 	mov	r3,r2
 1003780:	003f8706 	br	10035a0 <altera_avalon_lcd_16207_write+0x17c>
        sp->esccount++;
      }
    }
    else if (c == 27) /* ESC */
    {
      sp->esccount = 0;
 1003784:	90000905 	stb	zero,36(r18)
 1003788:	003f5106 	br	10034d0 <altera_avalon_lcd_16207_write+0xac>
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
      if (sp->line[y].width > ALT_LCD_WIDTH)
 100378c:	91002447 	ldb	r4,145(r18)

  if (widthmax <= ALT_LCD_WIDTH)
    sp->scrollmax = 0;
  else
  {
    widthmax *= 2;
 1003790:	a521883a 	add	r16,r20,r20
    sp->scrollmax = widthmax;
 1003794:	94000985 	stb	r16,38(r18)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
      if (sp->line[y].width > ALT_LCD_WIDTH)
 1003798:	89001f16 	blt	r17,r4,1003818 <altera_avalon_lcd_16207_write+0x3f4>
 100379c:	91003d07 	ldb	r4,244(r18)
 10037a0:	89001716 	blt	r17,r4,1003800 <altera_avalon_lcd_16207_write+0x3dc>
 10037a4:	90c00947 	ldb	r3,37(r18)
 10037a8:	003f8c06 	br	10035dc <altera_avalon_lcd_16207_write+0x1b8>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
 10037ac:	8c000047 	ldb	r16,1(r17)
    while (isdigit(*ptr))
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
 10037b0:	8c400044 	addi	r17,r17,1
      while (isdigit(*ptr))
 10037b4:	a407883a 	add	r3,r20,r16
 10037b8:	18800003 	ldbu	r2,0(r3)
 10037bc:	1080010c 	andi	r2,r2,4
 10037c0:	103fe226 	beq	r2,zero,100374c <altera_avalon_lcd_16207_write+0x328>
 10037c4:	0009883a 	mov	r4,zero
        parm2 = (parm2 * 10) + (*ptr++ - '0');
 10037c8:	01400284 	movi	r5,10
 10037cc:	10012100 	call	1001210 <__mulsi3>
 10037d0:	8c400044 	addi	r17,r17,1
 10037d4:	1405883a 	add	r2,r2,r16
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
 10037d8:	8c000007 	ldb	r16,0(r17)
        parm2 = (parm2 * 10) + (*ptr++ - '0');
 10037dc:	113ff404 	addi	r4,r2,-48
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
 10037e0:	a407883a 	add	r3,r20,r16
 10037e4:	18800003 	ldbu	r2,0(r3)
 10037e8:	1080010c 	andi	r2,r2,4
 10037ec:	103ff61e 	bne	r2,zero,10037c8 <altera_avalon_lcd_16207_write+0x3a4>
 10037f0:	003f2d06 	br	10034a8 <altera_avalon_lcd_16207_write+0x84>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
 10037f4:	01000084 	movi	r4,2
 10037f8:	20ffb736 	bltu	r4,r3,10036d8 <altera_avalon_lcd_16207_write+0x2b4>
 10037fc:	003f3206 	br	10034c8 <altera_avalon_lcd_16207_write+0xa4>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
 1003800:	2008923a 	slli	r4,r4,8
 1003804:	800b883a 	mov	r5,r16
 1003808:	10011400 	call	1001140 <__divsi3>
 100380c:	90c00947 	ldb	r3,37(r18)
 1003810:	90803d45 	stb	r2,245(r18)
 1003814:	003f7106 	br	10035dc <altera_avalon_lcd_16207_write+0x1b8>
 1003818:	2008923a 	slli	r4,r4,8
 100381c:	800b883a 	mov	r5,r16
 1003820:	10011400 	call	1001140 <__divsi3>
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
      if (sp->line[y].width > ALT_LCD_WIDTH)
 1003824:	91003d07 	ldb	r4,244(r18)
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
 1003828:	90802485 	stb	r2,146(r18)
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
      if (sp->line[y].width > ALT_LCD_WIDTH)
 100382c:	893fdd0e 	bge	r17,r4,10037a4 <altera_avalon_lcd_16207_write+0x380>
 1003830:	003ff306 	br	1003800 <altera_avalon_lcd_16207_write+0x3dc>
      if (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    else if (c == '\b')
    {
      if (sp->x > 0)
 1003834:	90800843 	ldbu	r2,33(r18)
 1003838:	103f2526 	beq	r2,zero,10034d0 <altera_avalon_lcd_16207_write+0xac>
        sp->x--;
 100383c:	10bfffc4 	addi	r2,r2,-1
 1003840:	90800845 	stb	r2,33(r18)
 1003844:	003f2206 	br	10034d0 <altera_avalon_lcd_16207_write+0xac>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
 1003848:	04ff1f16 	blt	zero,r19,10034c8 <altera_avalon_lcd_16207_write+0xa4>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
 100384c:	94000843 	ldbu	r16,33(r18)
 1003850:	008013c4 	movi	r2,79
 1003854:	143f1c36 	bltu	r2,r16,10034c8 <altera_avalon_lcd_16207_write+0xa4>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
 1003858:	91000883 	ldbu	r4,34(r18)
 100385c:	014018c4 	movi	r5,99
 1003860:	04401404 	movi	r17,80
 1003864:	10012100 	call	1001210 <__mulsi3>
 1003868:	8085883a 	add	r2,r16,r2
 100386c:	8c23c83a 	sub	r17,r17,r16
 1003870:	10801004 	addi	r2,r2,64
 1003874:	9089883a 	add	r4,r18,r2
 1003878:	880d883a 	mov	r6,r17
 100387c:	01400804 	movi	r5,32
 1003880:	10055d00 	call	10055d0 <memset>
 1003884:	003f1006 	br	10034c8 <altera_avalon_lcd_16207_write+0xa4>
    {
      sp->esccount = 0;
    }
    else if (c == '\r')
    {
      sp->x = 0;
 1003888:	90000845 	stb	zero,33(r18)
 100388c:	003f1006 	br	10034d0 <altera_avalon_lcd_16207_write+0xac>
    }
    else if (c == '\n')
    {
      sp->x = 0;
      sp->y++;
 1003890:	90800883 	ldbu	r2,34(r18)
    {
      sp->x = 0;
    }
    else if (c == '\n')
    {
      sp->x = 0;
 1003894:	90000845 	stb	zero,33(r18)
      sp->y++;
 1003898:	10800044 	addi	r2,r2,1

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
 100389c:	10c03fcc 	andi	r3,r2,255
      sp->x = 0;
    }
    else if (c == '\n')
    {
      sp->x = 0;
      sp->y++;
 10038a0:	90800885 	stb	r2,34(r18)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
 10038a4:	00800084 	movi	r2,2
 10038a8:	10ff092e 	bgeu	r2,r3,10034d0 <altera_avalon_lcd_16207_write+0xac>
        lcd_scroll_up(sp);
 10038ac:	9009883a 	mov	r4,r18
 10038b0:	10033a40 	call	10033a4 <lcd_scroll_up>
 10038b4:	003f0606 	br	10034d0 <altera_avalon_lcd_16207_write+0xac>
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        sp->line[sp->y].data[sp->x] = c;
 10038b8:	91000883 	ldbu	r4,34(r18)
 10038bc:	014018c4 	movi	r5,99
 10038c0:	10012100 	call	1001210 <__mulsi3>
 10038c4:	1485883a 	add	r2,r2,r18
 10038c8:	1445883a 	add	r2,r2,r17
 10038cc:	14001005 	stb	r16,64(r2)
 10038d0:	90c00843 	ldbu	r3,33(r18)

      sp->x++;
 10038d4:	18800044 	addi	r2,r3,1
 10038d8:	90800845 	stb	r2,33(r18)
 10038dc:	003efc06 	br	10034d0 <altera_avalon_lcd_16207_write+0xac>
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
 10038e0:	00800ec4 	movi	r2,59
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
 10038e4:	0027883a 	mov	r19,zero
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
 10038e8:	80bf981e 	bne	r16,r2,100374c <altera_avalon_lcd_16207_write+0x328>
 10038ec:	003faf06 	br	10037ac <altera_avalon_lcd_16207_write+0x388>

010038f0 <altera_avalon_lcd_16207_write_fd>:
int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
 10038f0:	20800017 	ldw	r2,0(r4)
 10038f4:	21c00217 	ldw	r7,8(r4)
 10038f8:	11000a04 	addi	r4,r2,40
 10038fc:	10034241 	jmpi	1003424 <altera_avalon_lcd_16207_write>

01003900 <alt_avalon_timer_sc_init>:
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 1003900:	02004034 	movhi	r8,256
 1003904:	421db404 	addi	r8,r8,30416
 1003908:	40800017 	ldw	r2,0(r8)
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 100390c:	defffe04 	addi	sp,sp,-8
 1003910:	3807883a 	mov	r3,r7
 1003914:	dfc00115 	stw	ra,4(sp)
 1003918:	200f883a 	mov	r7,r4
 100391c:	1000011e 	bne	r2,zero,1003924 <alt_avalon_timer_sc_init+0x24>
  {
    _alt_tick_rate = nticks;
 1003920:	40c00015 	stw	r3,0(r8)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 1003924:	008001c4 	movi	r2,7
 1003928:	38800135 	stwio	r2,4(r7)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 100392c:	2809883a 	mov	r4,r5
 1003930:	300b883a 	mov	r5,r6
 1003934:	01804034 	movhi	r6,256
 1003938:	318e5404 	addi	r6,r6,14672
 100393c:	d8000015 	stw	zero,0(sp)
 1003940:	10047080 	call	1004708 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 1003944:	dfc00117 	ldw	ra,4(sp)
 1003948:	dec00204 	addi	sp,sp,8
 100394c:	f800283a 	ret

01003950 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 1003950:	defffe04 	addi	sp,sp,-8
 1003954:	dfc00115 	stw	ra,4(sp)
 1003958:	dc000015 	stw	r16,0(sp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 100395c:	20000035 	stwio	zero,0(r4)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 1003960:	20800137 	ldwio	r2,4(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1003964:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1003968:	00bfff84 	movi	r2,-2
 100396c:	8084703a 	and	r2,r16,r2
 1003970:	1001703a 	wrctl	status,r2
  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  alt_tick ();
 1003974:	1004ac40 	call	1004ac4 <alt_tick>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1003978:	8001703a 	wrctl	status,r16
  alt_irq_enable_all(cpu_sr);
}
 100397c:	dfc00117 	ldw	ra,4(sp)
 1003980:	dc000017 	ldw	r16,0(sp)
 1003984:	dec00204 	addi	sp,sp,8
 1003988:	f800283a 	ret

0100398c <altera_avalon_uart_close_fd>:
int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 100398c:	20800017 	ldw	r2,0(r4)
 1003990:	21400217 	ldw	r5,8(r4)
 1003994:	11000a04 	addi	r4,r2,40
 1003998:	10039bc1 	jmpi	10039bc <altera_avalon_uart_close>

0100399c <altera_avalon_uart_write_fd>:
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
 100399c:	20800017 	ldw	r2,0(r4)
 10039a0:	21c00217 	ldw	r7,8(r4)
 10039a4:	11000a04 	addi	r4,r2,40
 10039a8:	1003ca81 	jmpi	1003ca8 <altera_avalon_uart_write>

010039ac <altera_avalon_uart_read_fd>:
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
 10039ac:	20800017 	ldw	r2,0(r4)
 10039b0:	21c00217 	ldw	r7,8(r4)
 10039b4:	11000a04 	addi	r4,r2,40
 10039b8:	1003b681 	jmpi	1003b68 <altera_avalon_uart_read>

010039bc <altera_avalon_uart_close>:
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 10039bc:	20c00517 	ldw	r3,20(r4)
 10039c0:	2950000c 	andi	r5,r5,16384
 10039c4:	280b003a 	cmpeq	r5,r5,zero
 10039c8:	20800417 	ldw	r2,16(r4)
 10039cc:	10c00326 	beq	r2,r3,10039dc <altera_avalon_uart_close+0x20>
    if (flags & O_NONBLOCK) {
 10039d0:	283ffd1e 	bne	r5,zero,10039c8 <altera_avalon_uart_close+0xc>
 10039d4:	00bffd44 	movi	r2,-11
 10039d8:	f800283a 	ret
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 10039dc:	0005883a 	mov	r2,zero
      return -EWOULDBLOCK; 
    }
  }

  return 0;
}
 10039e0:	f800283a 	ret

010039e4 <altera_avalon_uart_irq>:
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 10039e4:	20800017 	ldw	r2,0(r4)
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 10039e8:	200d883a 	mov	r6,r4
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 10039ec:	10c00204 	addi	r3,r2,8
 10039f0:	1a000037 	ldwio	r8,0(r3)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 10039f4:	10000235 	stwio	zero,8(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 10039f8:	19000037 	ldwio	r4,0(r3)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 10039fc:	4080200c 	andi	r2,r8,128
 1003a00:	10000226 	beq	r2,zero,1003a0c <altera_avalon_uart_irq+0x28>
{
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 1003a04:	408000cc 	andi	r2,r8,3
 1003a08:	10002726 	beq	r2,zero,1003aa8 <altera_avalon_uart_irq+0xc4>
  {
    altera_avalon_uart_rxirq(sp, status);
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 1003a0c:	4081100c 	andi	r2,r8,1088
 1003a10:	10001c26 	beq	r2,zero,1003a84 <altera_avalon_uart_irq+0xa0>
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 1003a14:	30800417 	ldw	r2,16(r6)
 1003a18:	31400517 	ldw	r5,20(r6)
 1003a1c:	11401f26 	beq	r2,r5,1003a9c <altera_avalon_uart_irq+0xb8>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 1003a20:	30800617 	ldw	r2,24(r6)
 1003a24:	1080008c 	andi	r2,r2,2
 1003a28:	10000226 	beq	r2,zero,1003a34 <altera_avalon_uart_irq+0x50>
 1003a2c:	4082000c 	andi	r2,r8,2048
 1003a30:	10003226 	beq	r2,zero,1003afc <altera_avalon_uart_irq+0x118>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 1003a34:	30c00417 	ldw	r3,16(r6)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 1003a38:	30800417 	ldw	r2,16(r6)
 1003a3c:	31000017 	ldw	r4,0(r6)
 1003a40:	1185883a 	add	r2,r2,r6
 1003a44:	10c01703 	ldbu	r3,92(r2)
 1003a48:	20c00135 	stwio	r3,4(r4)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 1003a4c:	30800417 	ldw	r2,16(r6)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 1003a50:	31000117 	ldw	r4,4(r6)
 1003a54:	31c00017 	ldw	r7,0(r6)

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 1003a58:	10800044 	addi	r2,r2,1
 1003a5c:	30800415 	stw	r2,16(r6)
 1003a60:	30c00417 	ldw	r3,16(r6)
 1003a64:	31400517 	ldw	r5,20(r6)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 1003a68:	21001014 	ori	r4,r4,64

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 1003a6c:	18c00fcc 	andi	r3,r3,63
 1003a70:	30c00415 	stw	r3,16(r6)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 1003a74:	31000115 	stw	r4,4(r6)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 1003a78:	30800417 	ldw	r2,16(r6)
 1003a7c:	11400226 	beq	r2,r5,1003a88 <altera_avalon_uart_irq+0xa4>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003a80:	39000335 	stwio	r4,12(r7)
 1003a84:	f800283a 	ret
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 1003a88:	00beefc4 	movi	r2,-1089
 1003a8c:	2088703a 	and	r4,r4,r2
 1003a90:	31000115 	stw	r4,4(r6)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003a94:	39000335 	stwio	r4,12(r7)
 1003a98:	003ffa06 	br	1003a84 <altera_avalon_uart_irq+0xa0>
 1003a9c:	31c00017 	ldw	r7,0(r6)
 1003aa0:	31000117 	ldw	r4,4(r6)
 1003aa4:	003ff406 	br	1003a78 <altera_avalon_uart_irq+0x94>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 1003aa8:	30c00317 	ldw	r3,12(r6)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 1003aac:	30800317 	ldw	r2,12(r6)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 1003ab0:	31c00017 	ldw	r7,0(r6)
 1003ab4:	31000317 	ldw	r4,12(r6)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 1003ab8:	10800044 	addi	r2,r2,1
 1003abc:	10800fcc 	andi	r2,r2,63

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 1003ac0:	39400037 	ldwio	r5,0(r7)

  sp->rx_end = next;
 1003ac4:	30800315 	stw	r2,12(r6)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 1003ac8:	30c00317 	ldw	r3,12(r6)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 1003acc:	30800217 	ldw	r2,8(r6)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 1003ad0:	2189883a 	add	r4,r4,r6
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 1003ad4:	18c00044 	addi	r3,r3,1
 1003ad8:	18c00fcc 	andi	r3,r3,63

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 1003adc:	21400705 	stb	r5,28(r4)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 1003ae0:	18bfca1e 	bne	r3,r2,1003a0c <altera_avalon_uart_irq+0x28>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1003ae4:	30c00117 	ldw	r3,4(r6)
 1003ae8:	00bfdfc4 	movi	r2,-129
 1003aec:	1888703a 	and	r4,r3,r2
 1003af0:	31000115 	stw	r4,4(r6)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 1003af4:	39000335 	stwio	r4,12(r7)
 1003af8:	003fc406 	br	1003a0c <altera_avalon_uart_irq+0x28>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 1003afc:	31c00017 	ldw	r7,0(r6)
 1003b00:	38800237 	ldwio	r2,8(r7)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 1003b04:	1082000c 	andi	r2,r2,2048
 1003b08:	1000051e 	bne	r2,zero,1003b20 <altera_avalon_uart_irq+0x13c>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 1003b0c:	31000117 	ldw	r4,4(r6)
 1003b10:	00bfefc4 	movi	r2,-65
 1003b14:	2088703a 	and	r4,r4,r2
 1003b18:	31000115 	stw	r4,4(r6)
 1003b1c:	003fd606 	br	1003a78 <altera_avalon_uart_irq+0x94>
 1003b20:	31000117 	ldw	r4,4(r6)
 1003b24:	003fd406 	br	1003a78 <altera_avalon_uart_irq+0x94>

01003b28 <altera_avalon_uart_init>:

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  void* base = sp->base;
 1003b28:	20c00017 	ldw	r3,0(r4)
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 1003b2c:	defffe04 	addi	sp,sp,-8
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 1003b30:	00832004 	movi	r2,3200
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 1003b34:	200f883a 	mov	r7,r4
 1003b38:	dfc00115 	stw	ra,4(sp)
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 1003b3c:	20800115 	stw	r2,4(r4)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 1003b40:	18800335 	stwio	r2,12(r3)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 1003b44:	2809883a 	mov	r4,r5
 1003b48:	300b883a 	mov	r5,r6
 1003b4c:	01804034 	movhi	r6,256
 1003b50:	318e7904 	addi	r6,r6,14820
 1003b54:	d8000015 	stw	zero,0(sp)
 1003b58:	10047080 	call	1004708 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 1003b5c:	dfc00117 	ldw	ra,4(sp)
 1003b60:	dec00204 	addi	sp,sp,8
 1003b64:	f800283a 	ret

01003b68 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 1003b68:	defffe04 	addi	sp,sp,-8
 1003b6c:	dc000015 	stw	r16,0(sp)
 1003b70:	dfc00115 	stw	ra,4(sp)
 1003b74:	2021883a 	mov	r16,r4
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 1003b78:	39d0000c 	andi	r7,r7,16384
 1003b7c:	0011883a 	mov	r8,zero
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 1003b80:	41800d0e 	bge	r8,r6,1003bb8 <altera_avalon_uart_read+0x50>
 1003b84:	80800217 	ldw	r2,8(r16)
 1003b88:	80c00317 	ldw	r3,12(r16)
    {
      count++;
      *ptr++ = sp->rx_buf[sp->rx_start];
 1003b8c:	1409883a 	add	r4,r2,r16
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 1003b90:	10c00926 	beq	r2,r3,1003bb8 <altera_avalon_uart_read+0x50>
    {
      count++;
      *ptr++ = sp->rx_buf[sp->rx_start];
 1003b94:	20800703 	ldbu	r2,28(r4)
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    {
      count++;
 1003b98:	42000044 	addi	r8,r8,1
      *ptr++ = sp->rx_buf[sp->rx_start];
 1003b9c:	28800005 	stb	r2,0(r5)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
 1003ba0:	80800217 	ldw	r2,8(r16)
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    {
      count++;
      *ptr++ = sp->rx_buf[sp->rx_start];
 1003ba4:	29400044 	addi	r5,r5,1
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
 1003ba8:	10800044 	addi	r2,r2,1
 1003bac:	10800fcc 	andi	r2,r2,63
 1003bb0:	80800215 	stw	r2,8(r16)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 1003bb4:	41bff316 	blt	r8,r6,1003b84 <altera_avalon_uart_read+0x1c>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 1003bb8:	4000041e 	bne	r8,zero,1003bcc <altera_avalon_uart_read+0x64>
 1003bbc:	80c00317 	ldw	r3,12(r16)
 1003bc0:	80800217 	ldw	r2,8(r16)
 1003bc4:	10c01026 	beq	r2,r3,1003c08 <altera_avalon_uart_read+0xa0>
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 1003bc8:	303fed1e 	bne	r6,zero,1003b80 <altera_avalon_uart_read+0x18>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1003bcc:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1003bd0:	00bfff84 	movi	r2,-2
 1003bd4:	2084703a 	and	r2,r4,r2
 1003bd8:	1001703a 	wrctl	status,r2
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1003bdc:	80c00117 	ldw	r3,4(r16)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003be0:	80800017 	ldw	r2,0(r16)
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1003be4:	18c02014 	ori	r3,r3,128
 1003be8:	80c00115 	stw	r3,4(r16)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003bec:	10c00335 	stwio	r3,12(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1003bf0:	2001703a 	wrctl	status,r4
    return ~EWOULDBLOCK;
  }
  else {
    return count;
  }
}
 1003bf4:	4005883a 	mov	r2,r8
 1003bf8:	dfc00117 	ldw	ra,4(sp)
 1003bfc:	dc000017 	ldw	r16,0(sp)
 1003c00:	dec00204 	addi	sp,sp,8
 1003c04:	f800283a 	ret
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    {
      if (!block)
 1003c08:	38000c1e 	bne	r7,zero,1003c3c <altera_avalon_uart_read+0xd4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1003c0c:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1003c10:	00bfff84 	movi	r2,-2
 1003c14:	2084703a 	and	r2,r4,r2
 1003c18:	1001703a 	wrctl	status,r2
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1003c1c:	80c00117 	ldw	r3,4(r16)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003c20:	80800017 	ldw	r2,0(r16)
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1003c24:	18c02014 	ori	r3,r3,128
 1003c28:	80c00115 	stw	r3,4(r16)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003c2c:	10c00335 	stwio	r3,12(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1003c30:	2001703a 	wrctl	status,r4
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 1003c34:	303fd21e 	bne	r6,zero,1003b80 <altera_avalon_uart_read+0x18>
 1003c38:	003fe406 	br	1003bcc <altera_avalon_uart_read+0x64>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
 1003c3c:	00804034 	movhi	r2,256
 1003c40:	109d9d04 	addi	r2,r2,30324
 1003c44:	10800017 	ldw	r2,0(r2)
 1003c48:	10001426 	beq	r2,zero,1003c9c <altera_avalon_uart_read+0x134>
 1003c4c:	103ee83a 	callr	r2
 1003c50:	1007883a 	mov	r3,r2
    {
      if (!block)
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 1003c54:	008002c4 	movi	r2,11
 1003c58:	18800015 	stw	r2,0(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1003c5c:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1003c60:	00bfff84 	movi	r2,-2
 1003c64:	2084703a 	and	r2,r4,r2
 1003c68:	1001703a 	wrctl	status,r2
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1003c6c:	80c00117 	ldw	r3,4(r16)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003c70:	80800017 	ldw	r2,0(r16)
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1003c74:	18c02014 	ori	r3,r3,128
 1003c78:	80c00115 	stw	r3,4(r16)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003c7c:	10c00335 	stwio	r3,12(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1003c80:	2001703a 	wrctl	status,r4
 1003c84:	023ffd04 	movi	r8,-12
    return ~EWOULDBLOCK;
  }
  else {
    return count;
  }
}
 1003c88:	4005883a 	mov	r2,r8
 1003c8c:	dfc00117 	ldw	ra,4(sp)
 1003c90:	dc000017 	ldw	r16,0(sp)
 1003c94:	dec00204 	addi	sp,sp,8
 1003c98:	f800283a 	ret
 1003c9c:	00c04034 	movhi	r3,256
 1003ca0:	18ddb604 	addi	r3,r3,30424
 1003ca4:	003feb06 	br	1003c54 <altera_avalon_uart_read+0xec>

01003ca8 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 1003ca8:	defffc04 	addi	sp,sp,-16
 1003cac:	dc800215 	stw	r18,8(sp)
 1003cb0:	dc000015 	stw	r16,0(sp)
 1003cb4:	dfc00315 	stw	ra,12(sp)
 1003cb8:	dc400115 	stw	r17,4(sp)
 1003cbc:	3025883a 	mov	r18,r6
 1003cc0:	2021883a 	mov	r16,r4
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 1003cc4:	39d0000c 	andi	r7,r7,16384
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 1003cc8:	30004326 	beq	r6,zero,1003dd8 <altera_avalon_uart_write+0x130>
 1003ccc:	21000517 	ldw	r4,20(r4)
 1003cd0:	3023883a 	mov	r17,r6
 1003cd4:	00000806 	br	1003cf8 <altera_avalon_uart_write+0x50>

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 1003cd8:	28c00003 	ldbu	r3,0(r5)
 1003cdc:	2405883a 	add	r2,r4,r16
        }
        while ((next == sp->tx_start));
      }
    }

    count--;
 1003ce0:	8c7fffc4 	addi	r17,r17,-1

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    sp->tx_end = next;
 1003ce4:	3009883a 	mov	r4,r6

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 1003ce8:	10c01705 	stb	r3,92(r2)
    sp->tx_end = next;
 1003cec:	81800515 	stw	r6,20(r16)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 1003cf0:	88001a26 	beq	r17,zero,1003d5c <altera_avalon_uart_write+0xb4>

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 1003cf4:	29400044 	addi	r5,r5,1

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 1003cf8:	80c00417 	ldw	r3,16(r16)

  while (count)
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 1003cfc:	20800044 	addi	r2,r4,1
 1003d00:	11800fcc 	andi	r6,r2,63

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 1003d04:	30fff41e 	bne	r6,r3,1003cd8 <altera_avalon_uart_write+0x30>
    {
      if (no_block)
 1003d08:	3800261e 	bne	r7,zero,1003da4 <altera_avalon_uart_write+0xfc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1003d0c:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1003d10:	00bfff84 	movi	r2,-2
 1003d14:	2084703a 	and	r2,r4,r2
 1003d18:	1001703a 	wrctl	status,r2
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 1003d1c:	80c00117 	ldw	r3,4(r16)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003d20:	80800017 	ldw	r2,0(r16)
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 1003d24:	18c11014 	ori	r3,r3,1088
 1003d28:	80c00115 	stw	r3,4(r16)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003d2c:	10c00335 	stwio	r3,12(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1003d30:	2001703a 	wrctl	status,r4
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 1003d34:	80800417 	ldw	r2,16(r16)
 1003d38:	30bffe26 	beq	r6,r2,1003d34 <altera_avalon_uart_write+0x8c>
 1003d3c:	81000517 	ldw	r4,20(r16)

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 1003d40:	28c00003 	ldbu	r3,0(r5)
        }
        while ((next == sp->tx_start));
      }
    }

    count--;
 1003d44:	8c7fffc4 	addi	r17,r17,-1

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 1003d48:	2405883a 	add	r2,r4,r16
 1003d4c:	10c01705 	stb	r3,92(r2)
    sp->tx_end = next;
 1003d50:	3009883a 	mov	r4,r6
 1003d54:	81800515 	stw	r6,20(r16)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 1003d58:	883fe61e 	bne	r17,zero,1003cf4 <altera_avalon_uart_write+0x4c>

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 1003d5c:	944bc83a 	sub	r5,r18,r17
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1003d60:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1003d64:	00bfff84 	movi	r2,-2
 1003d68:	2084703a 	and	r2,r4,r2
 1003d6c:	1001703a 	wrctl	status,r2
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 1003d70:	80c00117 	ldw	r3,4(r16)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003d74:	80800017 	ldw	r2,0(r16)
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 1003d78:	18c11014 	ori	r3,r3,1088
 1003d7c:	80c00115 	stw	r3,4(r16)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1003d80:	10c00335 	stwio	r3,12(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1003d84:	2001703a 	wrctl	status,r4
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
}
 1003d88:	2805883a 	mov	r2,r5
 1003d8c:	dfc00317 	ldw	ra,12(sp)
 1003d90:	dc800217 	ldw	r18,8(sp)
 1003d94:	dc400117 	ldw	r17,4(sp)
 1003d98:	dc000017 	ldw	r16,0(sp)
 1003d9c:	dec00404 	addi	sp,sp,16
 1003da0:	f800283a 	ret
 1003da4:	00804034 	movhi	r2,256
 1003da8:	109d9d04 	addi	r2,r2,30324
 1003dac:	10800017 	ldw	r2,0(r2)
 1003db0:	10000626 	beq	r2,zero,1003dcc <altera_avalon_uart_write+0x124>
 1003db4:	103ee83a 	callr	r2
 1003db8:	1007883a 	mov	r3,r2
    {
      if (no_block)
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 1003dbc:	008002c4 	movi	r2,11
 1003dc0:	944bc83a 	sub	r5,r18,r17
 1003dc4:	18800015 	stw	r2,0(r3)
 1003dc8:	003fe506 	br	1003d60 <altera_avalon_uart_write+0xb8>
 1003dcc:	00c04034 	movhi	r3,256
 1003dd0:	18ddb604 	addi	r3,r3,30424
 1003dd4:	003ff906 	br	1003dbc <altera_avalon_uart_write+0x114>
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 1003dd8:	000b883a 	mov	r5,zero
 1003ddc:	003fe006 	br	1003d60 <altera_avalon_uart_write+0xb8>

01003de0 <epcs_read_device_id>:

  return res;
}

alt_u32 epcs_read_device_id(alt_u32 base)
{
 1003de0:	defffb04 	addi	sp,sp,-20
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
  alt_u8 id[3];

  alt_avalon_spi_command(
 1003de4:	d8c00304 	addi	r3,sp,12
 1003de8:	00800044 	movi	r2,1
 1003dec:	1891883a 	add	r8,r3,r2
 1003df0:	100d883a 	mov	r6,r2
 1003df4:	180f883a 	mov	r7,r3
 1003df8:	000b883a 	mov	r5,zero
 1003dfc:	00c000c4 	movi	r3,3
  return res;
}

alt_u32 epcs_read_device_id(alt_u32 base)
{
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
 1003e00:	00bfe7c4 	movi	r2,-97
  alt_u8 id[3];

  alt_avalon_spi_command(
 1003e04:	d8c00015 	stw	r3,0(sp)

  return res;
}

alt_u32 epcs_read_device_id(alt_u32 base)
{
 1003e08:	dfc00415 	stw	ra,16(sp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
 1003e0c:	d8800305 	stb	r2,12(sp)
  alt_u8 id[3];

  alt_avalon_spi_command(
 1003e10:	da000115 	stw	r8,4(sp)
 1003e14:	d8000215 	stw	zero,8(sp)
 1003e18:	10051a80 	call	10051a8 <alt_avalon_spi_command>
 1003e1c:	d8800343 	ldbu	r2,13(sp)
 1003e20:	d8c00383 	ldbu	r3,14(sp)
 1003e24:	d90003c3 	ldbu	r4,15(sp)
 1003e28:	1004943a 	slli	r2,r2,16
 1003e2c:	1806923a 	slli	r3,r3,8
 1003e30:	1104b03a 	or	r2,r2,r4
    id,
    0
  );

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
}
 1003e34:	1884b03a 	or	r2,r3,r2
 1003e38:	dfc00417 	ldw	ra,16(sp)
 1003e3c:	dec00504 	addi	sp,sp,20
 1003e40:	f800283a 	ret

01003e44 <epcs_read_electronic_signature>:
  return length;
}


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
 1003e44:	defffa04 	addi	sp,sp,-24
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
  alt_u8 res;

  alt_avalon_spi_command(
 1003e48:	00c00044 	movi	r3,1
 1003e4c:	d8800304 	addi	r2,sp,12
 1003e50:	10cf883a 	add	r7,r2,r3
}


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
 1003e54:	00bfeac4 	movi	r2,-85
 1003e58:	d8800345 	stb	r2,13(sp)
  alt_u8 res;

  alt_avalon_spi_command(
 1003e5c:	000b883a 	mov	r5,zero
 1003e60:	d8800304 	addi	r2,sp,12
 1003e64:	01800104 	movi	r6,4
  return length;
}


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
 1003e68:	dfc00515 	stw	ra,20(sp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
 1003e6c:	d8000385 	stb	zero,14(sp)
 1003e70:	d80003c5 	stb	zero,15(sp)
 1003e74:	d8000405 	stb	zero,16(sp)
  alt_u8 res;

  alt_avalon_spi_command(
 1003e78:	d8c00015 	stw	r3,0(sp)
 1003e7c:	d8800115 	stw	r2,4(sp)
 1003e80:	d8000215 	stw	zero,8(sp)
 1003e84:	10051a80 	call	10051a8 <alt_avalon_spi_command>
    &res,
    0
  );

  return res;
}
 1003e88:	d8800303 	ldbu	r2,12(sp)
 1003e8c:	dfc00517 	ldw	ra,20(sp)
 1003e90:	dec00604 	addi	sp,sp,24
 1003e94:	f800283a 	ret

01003e98 <epcs_write_enable>:

  return length;
}

void epcs_write_enable(alt_u32 base)
{
 1003e98:	defffb04 	addi	sp,sp,-20
  const alt_u8 wren = epcs_wren;
  alt_avalon_spi_command(
 1003e9c:	000b883a 	mov	r5,zero
 1003ea0:	01800044 	movi	r6,1
 1003ea4:	d9c00304 	addi	r7,sp,12
  return length;
}

void epcs_write_enable(alt_u32 base)
{
  const alt_u8 wren = epcs_wren;
 1003ea8:	00800184 	movi	r2,6

  return length;
}

void epcs_write_enable(alt_u32 base)
{
 1003eac:	dfc00415 	stw	ra,16(sp)
  const alt_u8 wren = epcs_wren;
 1003eb0:	d8800305 	stb	r2,12(sp)
  alt_avalon_spi_command(
 1003eb4:	d8000015 	stw	zero,0(sp)
 1003eb8:	d8000115 	stw	zero,4(sp)
 1003ebc:	d8000215 	stw	zero,8(sp)
 1003ec0:	10051a80 	call	10051a8 <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
 1003ec4:	dfc00417 	ldw	ra,16(sp)
 1003ec8:	dec00504 	addi	sp,sp,20
 1003ecc:	f800283a 	ret

01003ed0 <epcs_exit_4_bytes_mode>:

  return;
}

void epcs_exit_4_bytes_mode(alt_u32 base)
{
 1003ed0:	defffa04 	addi	sp,sp,-24
  const alt_u8 exit4b_cmd = epcs_dis4b;
 1003ed4:	00bffa44 	movi	r2,-23

  return;
}

void epcs_exit_4_bytes_mode(alt_u32 base)
{
 1003ed8:	dfc00515 	stw	ra,20(sp)
 1003edc:	dc400415 	stw	r17,16(sp)
  const alt_u8 exit4b_cmd = epcs_dis4b;
 1003ee0:	d8800305 	stb	r2,12(sp)

  return;
}

void epcs_exit_4_bytes_mode(alt_u32 base)
{
 1003ee4:	2023883a 	mov	r17,r4
  const alt_u8 exit4b_cmd = epcs_dis4b;

  /* First, WREN */
  epcs_write_enable(base);
 1003ee8:	1003e980 	call	1003e98 <epcs_write_enable>

  alt_avalon_spi_command(
 1003eec:	000b883a 	mov	r5,zero
 1003ef0:	8809883a 	mov	r4,r17
 1003ef4:	01800044 	movi	r6,1
 1003ef8:	d9c00304 	addi	r7,sp,12
 1003efc:	d8000015 	stw	zero,0(sp)
 1003f00:	d8000115 	stw	zero,4(sp)
 1003f04:	d8000215 	stw	zero,8(sp)
 1003f08:	10051a80 	call	10051a8 <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
 1003f0c:	dfc00517 	ldw	ra,20(sp)
 1003f10:	dc400417 	ldw	r17,16(sp)
 1003f14:	dec00604 	addi	sp,sp,24
 1003f18:	f800283a 	ret

01003f1c <epcs_enter_4_bytes_mode>:

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
}

void epcs_enter_4_bytes_mode(alt_u32 base)
{
 1003f1c:	defffa04 	addi	sp,sp,-24
  const alt_u8 en4b_cmd = epcs_en4b;
 1003f20:	00bfedc4 	movi	r2,-73

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
}

void epcs_enter_4_bytes_mode(alt_u32 base)
{
 1003f24:	dfc00515 	stw	ra,20(sp)
 1003f28:	dc400415 	stw	r17,16(sp)
  const alt_u8 en4b_cmd = epcs_en4b;
 1003f2c:	d8800305 	stb	r2,12(sp)

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
}

void epcs_enter_4_bytes_mode(alt_u32 base)
{
 1003f30:	2023883a 	mov	r17,r4
  const alt_u8 en4b_cmd = epcs_en4b;

  /* First, WREN */
  epcs_write_enable(base);
 1003f34:	1003e980 	call	1003e98 <epcs_write_enable>

  alt_avalon_spi_command(
 1003f38:	000b883a 	mov	r5,zero
 1003f3c:	8809883a 	mov	r4,r17
 1003f40:	01800044 	movi	r6,1
 1003f44:	d9c00304 	addi	r7,sp,12
 1003f48:	d8000015 	stw	zero,0(sp)
 1003f4c:	d8000115 	stw	zero,4(sp)
 1003f50:	d8000215 	stw	zero,8(sp)
 1003f54:	10051a80 	call	10051a8 <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
 1003f58:	dfc00517 	ldw	ra,20(sp)
 1003f5c:	dc400417 	ldw	r17,16(sp)
 1003f60:	dec00604 	addi	sp,sp,24
 1003f64:	f800283a 	ret

01003f68 <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
 1003f68:	defffb04 	addi	sp,sp,-20
  const alt_u8 rdsr = epcs_rdsr;
  alt_u8 status;
  alt_avalon_spi_command(
 1003f6c:	00c00044 	movi	r3,1
 1003f70:	d8800304 	addi	r2,sp,12
 1003f74:	10cf883a 	add	r7,r2,r3
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
  const alt_u8 rdsr = epcs_rdsr;
 1003f78:	00800144 	movi	r2,5
 1003f7c:	d8800345 	stb	r2,13(sp)
  alt_u8 status;
  alt_avalon_spi_command(
 1003f80:	180d883a 	mov	r6,r3
 1003f84:	d8800304 	addi	r2,sp,12
 1003f88:	000b883a 	mov	r5,zero
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
 1003f8c:	dfc00415 	stw	ra,16(sp)
  const alt_u8 rdsr = epcs_rdsr;
  alt_u8 status;
  alt_avalon_spi_command(
 1003f90:	d8c00015 	stw	r3,0(sp)
 1003f94:	d8800115 	stw	r2,4(sp)
 1003f98:	d8000215 	stw	zero,8(sp)
 1003f9c:	10051a80 	call	10051a8 <alt_avalon_spi_command>
    &status,
    0
  );

  return status;
}
 1003fa0:	d8800303 	ldbu	r2,12(sp)
 1003fa4:	dfc00417 	ldw	ra,16(sp)
 1003fa8:	dec00504 	addi	sp,sp,20
 1003fac:	f800283a 	ret

01003fb0 <epcs_sector_erase>:
  {
  }
}

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
 1003fb0:	defff704 	addi	sp,sp,-36
 1003fb4:	dc800715 	stw	r18,28(sp)
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
 1003fb8:	3025003a 	cmpeq	r18,r6,zero
  {
  }
}

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
 1003fbc:	dc000515 	stw	r16,20(sp)
 1003fc0:	dfc00815 	stw	ra,32(sp)
 1003fc4:	dc400615 	stw	r17,24(sp)
 1003fc8:	280f883a 	mov	r7,r5
 1003fcc:	2021883a 	mov	r16,r4
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
 1003fd0:	90001f26 	beq	r18,zero,1004050 <epcs_sector_erase+0xa0>
      epcs_enter_4_bytes_mode(base);
  }
  else
  {
      se[0] = epcs_se;
      se[1] = (offset >> 16) & 0xFF;
 1003fd4:	2804d43a 	srli	r2,r5,16
      se[2] = (offset >> 8) & 0xFF;
 1003fd8:	2808d23a 	srli	r4,r5,8
      len   = 5;
      epcs_enter_4_bytes_mode(base);
  }
  else
  {
      se[0] = epcs_se;
 1003fdc:	00fff604 	movi	r3,-40
 1003fe0:	d8c00305 	stb	r3,12(sp)
      se[1] = (offset >> 16) & 0xFF;
 1003fe4:	d8800345 	stb	r2,13(sp)
      se[2] = (offset >> 8) & 0xFF;
 1003fe8:	d9000385 	stb	r4,14(sp)
      se[3] = offset & 0xFF;
 1003fec:	d94003c5 	stb	r5,15(sp)
 1003ff0:	04400104 	movi	r17,4
      len   = 4;
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);
 1003ff4:	8009883a 	mov	r4,r16
 1003ff8:	1003e980 	call	1003e98 <epcs_write_enable>

  alt_avalon_spi_command(
 1003ffc:	880d883a 	mov	r6,r17
 1004000:	8009883a 	mov	r4,r16
 1004004:	000b883a 	mov	r5,zero
 1004008:	d9c00304 	addi	r7,sp,12
 100400c:	d8000015 	stw	zero,0(sp)
 1004010:	d8000115 	stw	zero,4(sp)
 1004014:	d8000215 	stw	zero,8(sp)
 1004018:	10051a80 	call	10051a8 <alt_avalon_spi_command>
  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
  return epcs_read_status_register(base) & 1;
 100401c:	8009883a 	mov	r4,r16
 1004020:	1003f680 	call	1003f68 <epcs_read_status_register>
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
 1004024:	1080004c 	andi	r2,r2,1
 1004028:	103ffc1e 	bne	r2,zero,100401c <epcs_sector_erase+0x6c>
    0
  );

  epcs_await_wip_released(base);

  if(four_bytes_mode)
 100402c:	9000021e 	bne	r18,zero,1004038 <epcs_sector_erase+0x88>
  {
    epcs_exit_4_bytes_mode(base);
 1004030:	8009883a 	mov	r4,r16
 1004034:	1003ed00 	call	1003ed0 <epcs_exit_4_bytes_mode>
  }
}
 1004038:	dfc00817 	ldw	ra,32(sp)
 100403c:	dc800717 	ldw	r18,28(sp)
 1004040:	dc400617 	ldw	r17,24(sp)
 1004044:	dc000517 	ldw	r16,20(sp)
 1004048:	dec00904 	addi	sp,sp,36
 100404c:	f800283a 	ret
  alt_u8 len;
  
  if(four_bytes_mode)
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
      se[1] = (offset >> 24) & 0xFF;
 1004050:	2806d63a 	srli	r3,r5,24
      se[2] = (offset >> 16) & 0xFF;
      se[3] = (offset >> 8) & 0xFF;
 1004054:	380cd23a 	srli	r6,r7,8
  
  if(four_bytes_mode)
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
      se[1] = (offset >> 24) & 0xFF;
      se[2] = (offset >> 16) & 0xFF;
 1004058:	280ad43a 	srli	r5,r5,16
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
 100405c:	00bff604 	movi	r2,-40
 1004060:	d8800305 	stb	r2,12(sp)
      se[1] = (offset >> 24) & 0xFF;
 1004064:	d8c00345 	stb	r3,13(sp)
      se[2] = (offset >> 16) & 0xFF;
 1004068:	d9400385 	stb	r5,14(sp)
      se[3] = (offset >> 8) & 0xFF;
 100406c:	d98003c5 	stb	r6,15(sp)
      se[4] = offset & 0xFF;
 1004070:	d9c00405 	stb	r7,16(sp)
      len   = 5;
      epcs_enter_4_bytes_mode(base);
 1004074:	04400144 	movi	r17,5
 1004078:	1003f1c0 	call	1003f1c <epcs_enter_4_bytes_mode>
 100407c:	003fdd06 	br	1003ff4 <epcs_sector_erase+0x44>

01004080 <epcs_write_buffer>:
}

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
 1004080:	defff504 	addi	sp,sp,-44
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
  
  if(four_bytes_mode)
 1004084:	d8c00b17 	ldw	r3,44(sp)
}

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
 1004088:	dcc00815 	stw	r19,32(sp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
 100408c:	00800084 	movi	r2,2
  
  if(four_bytes_mode)
 1004090:	1827003a 	cmpeq	r19,r3,zero
}

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
 1004094:	dd000915 	stw	r20,36(sp)
 1004098:	dc800715 	stw	r18,28(sp)
 100409c:	dc000515 	stw	r16,20(sp)
 10040a0:	dfc00a15 	stw	ra,40(sp)
 10040a4:	dc400615 	stw	r17,24(sp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
 10040a8:	d8800305 	stb	r2,12(sp)
}

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
 10040ac:	2811883a 	mov	r8,r5
 10040b0:	3029883a 	mov	r20,r6
 10040b4:	3825883a 	mov	r18,r7
 10040b8:	2021883a 	mov	r16,r4
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
  
  if(four_bytes_mode)
 10040bc:	98002926 	beq	r19,zero,1004164 <epcs_write_buffer+0xe4>
      cmd_len = 5;
      epcs_enter_4_bytes_mode(base);
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
 10040c0:	2805d43a 	srai	r2,r5,16
      pp[2] = (offset >> 8) & 0xFF;
 10040c4:	2807d23a 	srai	r3,r5,8
      pp[3] = offset & 0xFF;
 10040c8:	d94003c5 	stb	r5,15(sp)
      cmd_len = 5;
      epcs_enter_4_bytes_mode(base);
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
 10040cc:	d8800345 	stb	r2,13(sp)
      pp[2] = (offset >> 8) & 0xFF;
 10040d0:	d8c00385 	stb	r3,14(sp)
      pp[3] = offset & 0xFF;
 10040d4:	04400104 	movi	r17,4
      cmd_len = 4;
  }

  /* First, WREN */
  epcs_write_enable(base);
 10040d8:	8009883a 	mov	r4,r16
 10040dc:	1003e980 	call	1003e98 <epcs_write_enable>

  /* Send the PP command */
  alt_avalon_spi_command(
 10040e0:	880d883a 	mov	r6,r17
 10040e4:	8009883a 	mov	r4,r16
 10040e8:	000b883a 	mov	r5,zero
 10040ec:	d9c00304 	addi	r7,sp,12
 10040f0:	00800044 	movi	r2,1
 10040f4:	d8800215 	stw	r2,8(sp)
 10040f8:	d8000015 	stw	zero,0(sp)
 10040fc:	d8000115 	stw	zero,4(sp)
 1004100:	10051a80 	call	10051a8 <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
 1004104:	a00f883a 	mov	r7,r20
 1004108:	8009883a 	mov	r4,r16
 100410c:	000b883a 	mov	r5,zero
 1004110:	900d883a 	mov	r6,r18
 1004114:	d8000015 	stw	zero,0(sp)
 1004118:	d8000115 	stw	zero,4(sp)
 100411c:	d8000215 	stw	zero,8(sp)
 1004120:	10051a80 	call	10051a8 <alt_avalon_spi_command>
  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
  return epcs_read_status_register(base) & 1;
 1004124:	8009883a 	mov	r4,r16
 1004128:	1003f680 	call	1003f68 <epcs_read_status_register>
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
 100412c:	1080004c 	andi	r2,r2,1
 1004130:	103ffc1e 	bne	r2,zero,1004124 <epcs_write_buffer+0xa4>
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);

  if(four_bytes_mode)
 1004134:	9800021e 	bne	r19,zero,1004140 <epcs_write_buffer+0xc0>
  {
    epcs_exit_4_bytes_mode(base);
 1004138:	8009883a 	mov	r4,r16
 100413c:	1003ed00 	call	1003ed0 <epcs_exit_4_bytes_mode>
  }

  return length;
}
 1004140:	9005883a 	mov	r2,r18
 1004144:	dfc00a17 	ldw	ra,40(sp)
 1004148:	dd000917 	ldw	r20,36(sp)
 100414c:	dcc00817 	ldw	r19,32(sp)
 1004150:	dc800717 	ldw	r18,28(sp)
 1004154:	dc400617 	ldw	r17,24(sp)
 1004158:	dc000517 	ldw	r16,20(sp)
 100415c:	dec00b04 	addi	sp,sp,44
 1004160:	f800283a 	ret
  
  pp[0] = epcs_pp;
  
  if(four_bytes_mode)
  {
      pp[1] = (offset >> 24) & 0xFF;
 1004164:	2805d63a 	srai	r2,r5,24
      pp[2] = (offset >> 16) & 0xFF;
 1004168:	2807d43a 	srai	r3,r5,16
      pp[3] = (offset >> 8) & 0xFF;
 100416c:	280bd23a 	srai	r5,r5,8
  
  pp[0] = epcs_pp;
  
  if(four_bytes_mode)
  {
      pp[1] = (offset >> 24) & 0xFF;
 1004170:	d8800345 	stb	r2,13(sp)
      pp[2] = (offset >> 16) & 0xFF;
 1004174:	d8c00385 	stb	r3,14(sp)
      pp[3] = (offset >> 8) & 0xFF;
 1004178:	d94003c5 	stb	r5,15(sp)
      pp[4] = offset & 0xFF;
 100417c:	da000405 	stb	r8,16(sp)
      cmd_len = 5;
      epcs_enter_4_bytes_mode(base);
 1004180:	04400144 	movi	r17,5
 1004184:	1003f1c0 	call	1003f1c <epcs_enter_4_bytes_mode>
 1004188:	003fd306 	br	10040d8 <epcs_write_buffer+0x58>

0100418c <epcs_read_buffer>:
  }
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
 100418c:	defff504 	addi	sp,sp,-44
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
  
  if(four_bytes_mode)
 1004190:	d8c00b17 	ldw	r3,44(sp)
  }
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
 1004194:	dcc00815 	stw	r19,32(sp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
 1004198:	008000c4 	movi	r2,3
  
  if(four_bytes_mode)
 100419c:	1827003a 	cmpeq	r19,r3,zero
  }
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
 10041a0:	dd000915 	stw	r20,36(sp)
 10041a4:	dc800715 	stw	r18,28(sp)
 10041a8:	dc000515 	stw	r16,20(sp)
 10041ac:	dfc00a15 	stw	ra,40(sp)
 10041b0:	dc400615 	stw	r17,24(sp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
 10041b4:	d8800305 	stb	r2,12(sp)
  }
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
 10041b8:	2811883a 	mov	r8,r5
 10041bc:	3029883a 	mov	r20,r6
 10041c0:	3825883a 	mov	r18,r7
 10041c4:	2021883a 	mov	r16,r4
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
  
  if(four_bytes_mode)
 10041c8:	98001e26 	beq	r19,zero,1004244 <epcs_read_buffer+0xb8>
        cmd_len = 5;
        epcs_enter_4_bytes_mode(base);
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
 10041cc:	2805d43a 	srai	r2,r5,16
        read_command[2] = (offset >> 8) & 0xFF;
 10041d0:	2807d23a 	srai	r3,r5,8
        read_command[3] = offset & 0xFF;
 10041d4:	d94003c5 	stb	r5,15(sp)
        cmd_len = 5;
        epcs_enter_4_bytes_mode(base);
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
 10041d8:	d8800345 	stb	r2,13(sp)
        read_command[2] = (offset >> 8) & 0xFF;
 10041dc:	d8c00385 	stb	r3,14(sp)
        read_command[3] = offset & 0xFF;
 10041e0:	04400104 	movi	r17,4
  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
  return epcs_read_status_register(base) & 1;
 10041e4:	8009883a 	mov	r4,r16
 10041e8:	1003f680 	call	1003f68 <epcs_read_status_register>
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
 10041ec:	1080004c 	andi	r2,r2,1
 10041f0:	103ffc1e 	bne	r2,zero,10041e4 <epcs_read_buffer+0x58>
        cmd_len = 4;
  }

  epcs_await_wip_released(base);

  alt_avalon_spi_command(
 10041f4:	880d883a 	mov	r6,r17
 10041f8:	8009883a 	mov	r4,r16
 10041fc:	000b883a 	mov	r5,zero
 1004200:	d9c00304 	addi	r7,sp,12
 1004204:	dd000115 	stw	r20,4(sp)
 1004208:	dc800015 	stw	r18,0(sp)
 100420c:	d8000215 	stw	zero,8(sp)
 1004210:	10051a80 	call	10051a8 <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  if(four_bytes_mode)
 1004214:	9800021e 	bne	r19,zero,1004220 <epcs_read_buffer+0x94>
  {
    epcs_exit_4_bytes_mode(base);
 1004218:	8009883a 	mov	r4,r16
 100421c:	1003ed00 	call	1003ed0 <epcs_exit_4_bytes_mode>
  }

  return length;
}
 1004220:	9005883a 	mov	r2,r18
 1004224:	dfc00a17 	ldw	ra,40(sp)
 1004228:	dd000917 	ldw	r20,36(sp)
 100422c:	dcc00817 	ldw	r19,32(sp)
 1004230:	dc800717 	ldw	r18,28(sp)
 1004234:	dc400617 	ldw	r17,24(sp)
 1004238:	dc000517 	ldw	r16,20(sp)
 100423c:	dec00b04 	addi	sp,sp,44
 1004240:	f800283a 	ret

  read_command[0] = epcs_read;
  
  if(four_bytes_mode)
  {
        read_command[1] = (offset >> 24) & 0xFF;
 1004244:	2805d63a 	srai	r2,r5,24
        read_command[2] = (offset >> 16) & 0xFF;
 1004248:	2807d43a 	srai	r3,r5,16
        read_command[3] = (offset >> 8) & 0xFF;
 100424c:	280bd23a 	srai	r5,r5,8

  read_command[0] = epcs_read;
  
  if(four_bytes_mode)
  {
        read_command[1] = (offset >> 24) & 0xFF;
 1004250:	d8800345 	stb	r2,13(sp)
        read_command[2] = (offset >> 16) & 0xFF;
 1004254:	d8c00385 	stb	r3,14(sp)
        read_command[3] = (offset >> 8) & 0xFF;
 1004258:	d94003c5 	stb	r5,15(sp)
        read_command[4] = offset & 0xFF;
 100425c:	da000405 	stb	r8,16(sp)
        cmd_len = 5;
        epcs_enter_4_bytes_mode(base);
 1004260:	04400144 	movi	r17,5
 1004264:	1003f1c0 	call	1003f1c <epcs_enter_4_bytes_mode>
 1004268:	003fde06 	br	10041e4 <epcs_read_buffer+0x58>

0100426c <epcs_write_status_register>:
    0
  );
}

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
 100426c:	defffa04 	addi	sp,sp,-24
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
  wrsr[1] = value;
 1004270:	d9400345 	stb	r5,13(sp)

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
 1004274:	00800044 	movi	r2,1
  wrsr[1] = value;

  alt_avalon_spi_command(
 1004278:	000b883a 	mov	r5,zero
 100427c:	01800084 	movi	r6,2
 1004280:	d9c00304 	addi	r7,sp,12
    0
  );
}

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
 1004284:	dc000415 	stw	r16,16(sp)
 1004288:	dfc00515 	stw	ra,20(sp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
 100428c:	d8800305 	stb	r2,12(sp)
  wrsr[1] = value;

  alt_avalon_spi_command(
 1004290:	d8000015 	stw	zero,0(sp)
 1004294:	d8000115 	stw	zero,4(sp)
 1004298:	d8000215 	stw	zero,8(sp)
    0
  );
}

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
 100429c:	2021883a 	mov	r16,r4
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
  wrsr[1] = value;

  alt_avalon_spi_command(
 10042a0:	10051a80 	call	10051a8 <alt_avalon_spi_command>
  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
  return epcs_read_status_register(base) & 1;
 10042a4:	8009883a 	mov	r4,r16
 10042a8:	1003f680 	call	1003f68 <epcs_read_status_register>
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
 10042ac:	1080004c 	andi	r2,r2,1
 10042b0:	103ffc1e 	bne	r2,zero,10042a4 <epcs_write_status_register+0x38>
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
}
 10042b4:	dfc00517 	ldw	ra,20(sp)
 10042b8:	dc000417 	ldw	r16,16(sp)
 10042bc:	dec00604 	addi	sp,sp,24
 10042c0:	f800283a 	ret

010042c4 <alt_alarm_start>:
                     void* context)
{
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
 10042c4:	00804034 	movhi	r2,256
 10042c8:	109db404 	addi	r2,r2,30416
 10042cc:	10c00017 	ldw	r3,0(r2)
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 10042d0:	2011883a 	mov	r8,r4
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
 10042d4:	00bfde84 	movi	r2,-134
 10042d8:	1800011e 	bne	r3,zero,10042e0 <alt_alarm_start+0x1c>
  }
  else
  {
    return -ENOTSUP;
  }
}
 10042dc:	f800283a 	ret
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
  {
    if (alarm)
 10042e0:	00bffa84 	movi	r2,-22
 10042e4:	203ffd26 	beq	r4,zero,10042dc <alt_alarm_start+0x18>
    {
      alarm->callback = callback;
 10042e8:	21800315 	stw	r6,12(r4)
      alarm->context  = context;
 10042ec:	21c00515 	stw	r7,20(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 10042f0:	000d303a 	rdctl	r6,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 10042f4:	00bfff84 	movi	r2,-2
 10042f8:	3084703a 	and	r2,r6,r2
 10042fc:	1001703a 	wrctl	status,r2
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 1004300:	00c04034 	movhi	r3,256
 1004304:	18ddb504 	addi	r3,r3,30420
 1004308:	19000017 	ldw	r4,0(r3)
 
      irq_context = alt_irq_disable_all ();
      
      current_nticks = alt_nticks();
      
      alarm->time = nticks + current_nticks + 1; 
 100430c:	20800044 	addi	r2,r4,1
 1004310:	2885883a 	add	r2,r5,r2
 1004314:	40800215 	stw	r2,8(r8)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 1004318:	11000d2e 	bgeu	r2,r4,1004350 <alt_alarm_start+0x8c>
      {
        alarm->rollover = 1;
 100431c:	00800044 	movi	r2,1
 1004320:	40800405 	stb	r2,16(r8)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 1004324:	00804034 	movhi	r2,256
 1004328:	109da004 	addi	r2,r2,30336
  entry->next     = list->next;
 100432c:	10c00017 	ldw	r3,0(r2)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 1004330:	40800115 	stw	r2,4(r8)
  entry->next     = list->next;
 1004334:	40c00015 	stw	r3,0(r8)

  list->next->previous = entry;
 1004338:	11000017 	ldw	r4,0(r2)
  list->next           = entry;
 100433c:	12000015 	stw	r8,0(r2)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
 1004340:	22000115 	stw	r8,4(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1004344:	3001703a 	wrctl	status,r6
 1004348:	0005883a 	mov	r2,zero
  }
  else
  {
    return -ENOTSUP;
  }
}
 100434c:	f800283a 	ret
      {
        alarm->rollover = 1;
      }
      else
      {
        alarm->rollover = 0;
 1004350:	40000405 	stb	zero,16(r8)
 1004354:	003ff306 	br	1004324 <alt_alarm_start+0x60>

01004358 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 1004358:	defffe04 	addi	sp,sp,-8
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 100435c:	014666b4 	movhi	r5,6554
 1004360:	29666644 	addi	r5,r5,-26215
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 1004364:	dc000015 	stw	r16,0(sp)
 1004368:	dfc00115 	stw	ra,4(sp)
 100436c:	2021883a 	mov	r16,r4
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 1004370:	10012000 	call	1001200 <__udivsi3>
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 1004374:	10001726 	beq	r2,zero,10043d4 <alt_busy_sleep+0x7c>
  {
    for(i=0;i<big_loops;i++)
 1004378:	00800c0e 	bge	zero,r2,10043ac <alt_busy_sleep+0x54>
 100437c:	0007883a 	mov	r3,zero
 1004380:	01200034 	movhi	r4,32768
 1004384:	213fffc4 	addi	r4,r4,-1
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 1004388:	213fffc4 	addi	r4,r4,-1
 100438c:	203ffe1e 	bne	r4,zero,1004388 <alt_busy_sleep+0x30>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 1004390:	18c00044 	addi	r3,r3,1
 1004394:	10fffc1e 	bne	r2,r3,1004388 <alt_busy_sleep+0x30>
 1004398:	1009883a 	mov	r4,r2
 100439c:	017999b4 	movhi	r5,58982
 10043a0:	295999c4 	addi	r5,r5,26215
 10043a4:	10012100 	call	1001210 <__mulsi3>
 10043a8:	80a1883a 	add	r16,r16,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 10043ac:	8009883a 	mov	r4,r16
 10043b0:	01400144 	movi	r5,5
 10043b4:	10012100 	call	1001210 <__mulsi3>
 10043b8:	10bfffc4 	addi	r2,r2,-1
 10043bc:	103ffe1e 	bne	r2,zero,10043b8 <alt_busy_sleep+0x60>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
 10043c0:	0005883a 	mov	r2,zero
 10043c4:	dfc00117 	ldw	ra,4(sp)
 10043c8:	dc000017 	ldw	r16,0(sp)
 10043cc:	dec00204 	addi	sp,sp,8
 10043d0:	f800283a 	ret
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 10043d4:	8009883a 	mov	r4,r16
 10043d8:	01400144 	movi	r5,5
 10043dc:	10012100 	call	1001210 <__mulsi3>
 10043e0:	10bfffc4 	addi	r2,r2,-1
 10043e4:	00bffe16 	blt	zero,r2,10043e0 <alt_busy_sleep+0x88>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
 10043e8:	0005883a 	mov	r2,zero
 10043ec:	dfc00117 	ldw	ra,4(sp)
 10043f0:	dc000017 	ldw	r16,0(sp)
 10043f4:	dec00204 	addi	sp,sp,8
 10043f8:	f800283a 	ret

010043fc <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 10043fc:	defffd04 	addi	sp,sp,-12
 1004400:	dc000015 	stw	r16,0(sp)
 1004404:	dfc00215 	stw	ra,8(sp)
 1004408:	dc400115 	stw	r17,4(sp)
 100440c:	2021883a 	mov	r16,r4
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 1004410:	20001516 	blt	r4,zero,1004468 <close+0x6c>
 1004414:	01400304 	movi	r5,12
 1004418:	10012100 	call	1001210 <__mulsi3>
 100441c:	00c04034 	movhi	r3,256
 1004420:	18dc3404 	addi	r3,r3,28880
 1004424:	10c9883a 	add	r4,r2,r3

  if (fd)
 1004428:	20000f26 	beq	r4,zero,1004468 <close+0x6c>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 100442c:	20800017 	ldw	r2,0(r4)
 1004430:	10800417 	ldw	r2,16(r2)
 1004434:	10001b26 	beq	r2,zero,10044a4 <close+0xa8>
 1004438:	103ee83a 	callr	r2
 100443c:	1023883a 	mov	r17,r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 1004440:	8009883a 	mov	r4,r16
 1004444:	1004a340 	call	1004a34 <alt_release_fd>
    if (rval < 0)
 1004448:	88001c16 	blt	r17,zero,10044bc <close+0xc0>

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 100444c:	0007883a 	mov	r3,zero
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  }
}
 1004450:	1805883a 	mov	r2,r3
 1004454:	dfc00217 	ldw	ra,8(sp)
 1004458:	dc400117 	ldw	r17,4(sp)
 100445c:	dc000017 	ldw	r16,0(sp)
 1004460:	dec00304 	addi	sp,sp,12
 1004464:	f800283a 	ret
 1004468:	00804034 	movhi	r2,256
 100446c:	109d9d04 	addi	r2,r2,30324
 1004470:	10800017 	ldw	r2,0(r2)
 1004474:	10000e26 	beq	r2,zero,10044b0 <close+0xb4>
 1004478:	103ee83a 	callr	r2
 100447c:	1009883a 	mov	r4,r2
    }
    return 0;
  }
  else
  {
    ALT_ERRNO = EBADFD;
 1004480:	00ffffc4 	movi	r3,-1
 1004484:	00801444 	movi	r2,81
 1004488:	20800015 	stw	r2,0(r4)
    return -1;
  }
}
 100448c:	1805883a 	mov	r2,r3
 1004490:	dfc00217 	ldw	ra,8(sp)
 1004494:	dc400117 	ldw	r17,4(sp)
 1004498:	dc000017 	ldw	r16,0(sp)
 100449c:	dec00304 	addi	sp,sp,12
 10044a0:	f800283a 	ret

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 10044a4:	8009883a 	mov	r4,r16
 10044a8:	1004a340 	call	1004a34 <alt_release_fd>
 10044ac:	003fe706 	br	100444c <close+0x50>
 10044b0:	01004034 	movhi	r4,256
 10044b4:	211db604 	addi	r4,r4,30424
 10044b8:	003ff106 	br	1004480 <close+0x84>
 10044bc:	00804034 	movhi	r2,256
 10044c0:	109d9d04 	addi	r2,r2,30324
 10044c4:	10800017 	ldw	r2,0(r2)
 10044c8:	10000626 	beq	r2,zero,10044e4 <close+0xe8>
 10044cc:	103ee83a 	callr	r2
 10044d0:	1009883a 	mov	r4,r2
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
 10044d4:	0445c83a 	sub	r2,zero,r17
 10044d8:	00ffffc4 	movi	r3,-1
 10044dc:	20800015 	stw	r2,0(r4)
 10044e0:	003fdb06 	br	1004450 <close+0x54>
 10044e4:	01004034 	movhi	r4,256
 10044e8:	211db604 	addi	r4,r4,30424
 10044ec:	003ff906 	br	10044d4 <close+0xd8>

010044f0 <alt_dcache_flush>:
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 10044f0:	f800283a 	ret

010044f4 <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
 10044f4:	3005883a 	mov	r2,r6
 10044f8:	f800283a 	ret

010044fc <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 10044fc:	deffff04 	addi	sp,sp,-4
 1004500:	dfc00015 	stw	ra,0(sp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 1004504:	20000d26 	beq	r4,zero,100453c <alt_dev_llist_insert+0x40>
 1004508:	20800217 	ldw	r2,8(r4)
  list->next           = entry;
 100450c:	000d883a 	mov	r6,zero
 1004510:	10000a26 	beq	r2,zero,100453c <alt_dev_llist_insert+0x40>

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
 1004514:	28c00017 	ldw	r3,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 1004518:	21400115 	stw	r5,4(r4)
  entry->next     = list->next;
 100451c:	20c00015 	stw	r3,0(r4)

  list->next->previous = entry;
 1004520:	28800017 	ldw	r2,0(r5)
  list->next           = entry;
 1004524:	29000015 	stw	r4,0(r5)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
 1004528:	11000115 	stw	r4,4(r2)
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
 100452c:	3005883a 	mov	r2,r6
 1004530:	dfc00017 	ldw	ra,0(sp)
 1004534:	dec00104 	addi	sp,sp,4
 1004538:	f800283a 	ret
 100453c:	00804034 	movhi	r2,256
 1004540:	109d9d04 	addi	r2,r2,30324
 1004544:	10800017 	ldw	r2,0(r2)
 1004548:	00c04034 	movhi	r3,256
 100454c:	18ddb604 	addi	r3,r3,30424
 1004550:	10000226 	beq	r2,zero,100455c <alt_dev_llist_insert+0x60>
 1004554:	103ee83a 	callr	r2
 1004558:	1007883a 	mov	r3,r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
 100455c:	01bffa84 	movi	r6,-22
 1004560:	00800584 	movi	r2,22
 1004564:	18800015 	stw	r2,0(r3)
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
 1004568:	3005883a 	mov	r2,r6
 100456c:	dfc00017 	ldw	ra,0(sp)
 1004570:	dec00104 	addi	sp,sp,4
 1004574:	f800283a 	ret

01004578 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 1004578:	defffd04 	addi	sp,sp,-12
 100457c:	dc400115 	stw	r17,4(sp)
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 1004580:	00804034 	movhi	r2,256
 1004584:	10965904 	addi	r2,r2,22884
 1004588:	04404034 	movhi	r17,256
 100458c:	8c565904 	addi	r17,r17,22884
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 1004590:	dfc00215 	stw	ra,8(sp)
 1004594:	dc000015 	stw	r16,0(sp)
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 1004598:	14400536 	bltu	r2,r17,10045b0 <_do_ctors+0x38>
 100459c:	1021883a 	mov	r16,r2
        (*ctor) (); 
 10045a0:	80800017 	ldw	r2,0(r16)

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 10045a4:	843fff04 	addi	r16,r16,-4
        (*ctor) (); 
 10045a8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 10045ac:	847ffc2e 	bgeu	r16,r17,10045a0 <_do_ctors+0x28>
        (*ctor) (); 
}
 10045b0:	dfc00217 	ldw	ra,8(sp)
 10045b4:	dc400117 	ldw	r17,4(sp)
 10045b8:	dc000017 	ldw	r16,0(sp)
 10045bc:	dec00304 	addi	sp,sp,12
 10045c0:	f800283a 	ret

010045c4 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 10045c4:	defffd04 	addi	sp,sp,-12
 10045c8:	dc400115 	stw	r17,4(sp)
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 10045cc:	00804034 	movhi	r2,256
 10045d0:	10965904 	addi	r2,r2,22884
 10045d4:	04404034 	movhi	r17,256
 10045d8:	8c565a04 	addi	r17,r17,22888
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 10045dc:	dfc00215 	stw	ra,8(sp)
 10045e0:	dc000015 	stw	r16,0(sp)
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 10045e4:	14400536 	bltu	r2,r17,10045fc <_do_dtors+0x38>
 10045e8:	1021883a 	mov	r16,r2
        (*dtor) (); 
 10045ec:	80800017 	ldw	r2,0(r16)

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 10045f0:	843fff04 	addi	r16,r16,-4
        (*dtor) (); 
 10045f4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 10045f8:	847ffc2e 	bgeu	r16,r17,10045ec <_do_dtors+0x28>
        (*dtor) (); 
}
 10045fc:	dfc00217 	ldw	ra,8(sp)
 1004600:	dc400117 	ldw	r17,4(sp)
 1004604:	dc000017 	ldw	r16,0(sp)
 1004608:	dec00304 	addi	sp,sp,12
 100460c:	f800283a 	ret

01004610 <alt_flash_close_dev>:
  return dev;
}

void alt_flash_close_dev(alt_flash_fd* fd)
{
  if (fd && fd->close)
 1004610:	20000326 	beq	r4,zero,1004620 <alt_flash_close_dev+0x10>
 1004614:	20800417 	ldw	r2,16(r4)
 1004618:	10000126 	beq	r2,zero,1004620 <alt_flash_close_dev+0x10>
  {
    fd->close(fd);
 100461c:	1000683a 	jmp	r2
 1004620:	f800283a 	ret

01004624 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 1004624:	defffe04 	addi	sp,sp,-8
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 1004628:	d1600a04 	addi	r5,gp,-32728
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 100462c:	dc000015 	stw	r16,0(sp)
 1004630:	dfc00115 	stw	ra,4(sp)
 1004634:	2021883a 	mov	r16,r4
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 1004638:	10052cc0 	call	10052cc <alt_find_dev>

  if ((dev) && dev->open)
 100463c:	10000826 	beq	r2,zero,1004660 <alt_flash_open_dev+0x3c>
 1004640:	10c00317 	ldw	r3,12(r2)
  {
    return dev->open(dev, name);
 1004644:	1009883a 	mov	r4,r2
 1004648:	800b883a 	mov	r5,r16

alt_flash_fd* alt_flash_open_dev(const char* name)
{
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);

  if ((dev) && dev->open)
 100464c:	18000426 	beq	r3,zero,1004660 <alt_flash_open_dev+0x3c>
  {
    return dev->open(dev, name);
  }

  return dev;
}
 1004650:	dfc00117 	ldw	ra,4(sp)
 1004654:	dc000017 	ldw	r16,0(sp)
 1004658:	dec00204 	addi	sp,sp,8
{
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);

  if ((dev) && dev->open)
  {
    return dev->open(dev, name);
 100465c:	1800683a 	jmp	r3
  }

  return dev;
}
 1004660:	dfc00117 	ldw	ra,4(sp)
 1004664:	dc000017 	ldw	r16,0(sp)
 1004668:	dec00204 	addi	sp,sp,8
 100466c:	f800283a 	ret

01004670 <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 1004670:	000530fa 	rdctl	r2,ienable
 1004674:	00c00044 	movi	r3,1
 1004678:	1946983a 	sll	r3,r3,r5
 100467c:	10c4703a 	and	r2,r2,r3

    return (irq_enabled & (1 << irq)) ? 1: 0;
}
 1004680:	1004c03a 	cmpne	r2,r2,zero
 1004684:	f800283a 	ret

01004688 <alt_ic_irq_enable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1004688:	000d303a 	rdctl	r6,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 100468c:	00bfff84 	movi	r2,-2
 1004690:	3084703a 	and	r2,r6,r2
 1004694:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
 1004698:	01004034 	movhi	r4,256
 100469c:	211db004 	addi	r4,r4,30400
 10046a0:	00800044 	movi	r2,1
 10046a4:	20c00017 	ldw	r3,0(r4)
 10046a8:	1144983a 	sll	r2,r2,r5
 10046ac:	10c4b03a 	or	r2,r2,r3
 10046b0:	20800015 	stw	r2,0(r4)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 10046b4:	20c00017 	ldw	r3,0(r4)
 10046b8:	180170fa 	wrctl	ienable,r3
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 10046bc:	3001703a 	wrctl	status,r6
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
 10046c0:	0005883a 	mov	r2,zero
 10046c4:	f800283a 	ret

010046c8 <alt_ic_irq_disable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 10046c8:	000d303a 	rdctl	r6,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 10046cc:	00bfff84 	movi	r2,-2
 10046d0:	3084703a 	and	r2,r6,r2
 10046d4:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
 10046d8:	01004034 	movhi	r4,256
 10046dc:	211db004 	addi	r4,r4,30400
 10046e0:	00bfff84 	movi	r2,-2
 10046e4:	20c00017 	ldw	r3,0(r4)
 10046e8:	1144183a 	rol	r2,r2,r5
 10046ec:	10c4703a 	and	r2,r2,r3
 10046f0:	20800015 	stw	r2,0(r4)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 10046f4:	20c00017 	ldw	r3,0(r4)
 10046f8:	180170fa 	wrctl	ienable,r3
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 10046fc:	3001703a 	wrctl	status,r6
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
 1004700:	0005883a 	mov	r2,zero
 1004704:	f800283a 	ret

01004708 <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 1004708:	100470c1 	jmpi	100470c <alt_iic_isr_register>

0100470c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 100470c:	defffe04 	addi	sp,sp,-8
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
 1004710:	008007c4 	movi	r2,31
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 1004714:	dfc00115 	stw	ra,4(sp)
 1004718:	dc000015 	stw	r16,0(sp)
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
 100471c:	023ffa84 	movi	r8,-22
 1004720:	1140050e 	bge	r2,r5,1004738 <alt_iic_isr_register+0x2c>

    alt_irq_enable_all(status);
  }

  return rc; 
}
 1004724:	4005883a 	mov	r2,r8
 1004728:	dfc00117 	ldw	ra,4(sp)
 100472c:	dc000017 	ldw	r16,0(sp)
 1004730:	dec00204 	addi	sp,sp,8
 1004734:	f800283a 	ret
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1004738:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 100473c:	00bfff84 	movi	r2,-2
 1004740:	8084703a 	and	r2,r16,r2
 1004744:	1001703a 	wrctl	status,r2
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
 1004748:	280690fa 	slli	r3,r5,3
 100474c:	00804034 	movhi	r2,256
 1004750:	109e3704 	addi	r2,r2,30940
 1004754:	1887883a 	add	r3,r3,r2
    alt_irq[id].context = isr_context;
 1004758:	19c00115 	stw	r7,4(r3)
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
 100475c:	19800015 	stw	r6,0(r3)
    alt_irq[id].context = isr_context;

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 1004760:	30000826 	beq	r6,zero,1004784 <alt_iic_isr_register+0x78>
 1004764:	10046880 	call	1004688 <alt_ic_irq_enable>
 1004768:	1011883a 	mov	r8,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 100476c:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
 1004770:	4005883a 	mov	r2,r8
 1004774:	dfc00117 	ldw	ra,4(sp)
 1004778:	dc000017 	ldw	r16,0(sp)
 100477c:	dec00204 	addi	sp,sp,8
 1004780:	f800283a 	ret
    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
    alt_irq[id].context = isr_context;

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 1004784:	10046c80 	call	10046c8 <alt_ic_irq_disable>
 1004788:	1011883a 	mov	r8,r2
 100478c:	8001703a 	wrctl	status,r16
 1004790:	003ff706 	br	1004770 <alt_iic_isr_register+0x64>

01004794 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 1004794:	defffd04 	addi	sp,sp,-12
 1004798:	dc400115 	stw	r17,4(sp)
 100479c:	2023883a 	mov	r17,r4
  int old;

  old = open (name, flags, mode);
 10047a0:	2809883a 	mov	r4,r5
 10047a4:	300b883a 	mov	r5,r6
 10047a8:	380d883a 	mov	r6,r7
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 10047ac:	dc000015 	stw	r16,0(sp)
 10047b0:	dfc00215 	stw	ra,8(sp)
  int old;

  old = open (name, flags, mode);
 10047b4:	10048a80 	call	10048a8 <open>
 10047b8:	1021883a 	mov	r16,r2

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
 10047bc:	1009883a 	mov	r4,r2
 10047c0:	01400304 	movi	r5,12
{
  int old;

  old = open (name, flags, mode);

  if (old >= 0)
 10047c4:	10001016 	blt	r2,zero,1004808 <alt_open_fd+0x74>
  {
    fd->dev      = alt_fd_list[old].dev;
 10047c8:	10012100 	call	1001210 <__mulsi3>
 10047cc:	00c04034 	movhi	r3,256
 10047d0:	18dc3404 	addi	r3,r3,28880
 10047d4:	10c5883a 	add	r2,r2,r3
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;
 10047d8:	11000217 	ldw	r4,8(r2)

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
 10047dc:	10c00017 	ldw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 10047e0:	11400117 	ldw	r5,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 10047e4:	89000215 	stw	r4,8(r17)

    alt_release_fd (old);
 10047e8:	8009883a 	mov	r4,r16

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
 10047ec:	88c00015 	stw	r3,0(r17)
    fd->priv     = alt_fd_list[old].priv;
 10047f0:	89400115 	stw	r5,4(r17)
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
  }
} 
 10047f4:	dfc00217 	ldw	ra,8(sp)
 10047f8:	dc400117 	ldw	r17,4(sp)
 10047fc:	dc000017 	ldw	r16,0(sp)
 1004800:	dec00304 	addi	sp,sp,12
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
 1004804:	1004a341 	jmpi	1004a34 <alt_release_fd>
  }
} 
 1004808:	dfc00217 	ldw	ra,8(sp)
 100480c:	dc400117 	ldw	r17,4(sp)
 1004810:	dc000017 	ldw	r16,0(sp)
 1004814:	dec00304 	addi	sp,sp,12
 1004818:	f800283a 	ret

0100481c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 100481c:	defffa04 	addi	sp,sp,-24
 1004820:	dd800415 	stw	r22,16(sp)
 1004824:	dc800215 	stw	r18,8(sp)
 1004828:	dc000015 	stw	r16,0(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 100482c:	04807fc4 	movi	r18,511
 1004830:	04004034 	movhi	r16,256
 1004834:	841c3704 	addi	r16,r16,28892
 1004838:	05800044 	movi	r22,1
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 100483c:	dd000315 	stw	r20,12(sp)
 1004840:	dc400115 	stw	r17,4(sp)
 1004844:	2829883a 	mov	r20,r5
 1004848:	3023883a 	mov	r17,r6
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 100484c:	200b883a 	mov	r5,r4
 1004850:	b00d883a 	mov	r6,r22
 1004854:	8009883a 	mov	r4,r16
 1004858:	900f883a 	mov	r7,r18
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 100485c:	dfc00515 	stw	ra,20(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 1004860:	10047940 	call	1004794 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 1004864:	a00b883a 	mov	r5,r20
 1004868:	813ffd04 	addi	r4,r16,-12
 100486c:	900f883a 	mov	r7,r18
 1004870:	000d883a 	mov	r6,zero
 1004874:	10047940 	call	1004794 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 1004878:	81000304 	addi	r4,r16,12
 100487c:	880b883a 	mov	r5,r17
 1004880:	b00d883a 	mov	r6,r22
 1004884:	900f883a 	mov	r7,r18
}  
 1004888:	dfc00517 	ldw	ra,20(sp)
 100488c:	dd800417 	ldw	r22,16(sp)
 1004890:	dd000317 	ldw	r20,12(sp)
 1004894:	dc800217 	ldw	r18,8(sp)
 1004898:	dc400117 	ldw	r17,4(sp)
 100489c:	dc000017 	ldw	r16,0(sp)
 10048a0:	dec00604 	addi	sp,sp,24
{
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 10048a4:	10047941 	jmpi	1004794 <alt_open_fd>

010048a8 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 10048a8:	defff904 	addi	sp,sp,-28
 10048ac:	dcc00315 	stw	r19,12(sp)
 10048b0:	2827883a 	mov	r19,r5
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 10048b4:	01404034 	movhi	r5,256
 10048b8:	295d9a04 	addi	r5,r5,30312
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 10048bc:	dd400515 	stw	r21,20(sp)
 10048c0:	dd000415 	stw	r20,16(sp)
 10048c4:	dc400115 	stw	r17,4(sp)
 10048c8:	dfc00615 	stw	ra,24(sp)
 10048cc:	dc800215 	stw	r18,8(sp)
 10048d0:	dc000015 	stw	r16,0(sp)
 10048d4:	302b883a 	mov	r21,r6
 10048d8:	2029883a 	mov	r20,r4
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 10048dc:	10052cc0 	call	10052cc <alt_find_dev>
 10048e0:	1023883a 	mov	r17,r2
 10048e4:	10004a26 	beq	r2,zero,1004a10 <open+0x168>
 10048e8:	0025883a 	mov	r18,zero
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
 10048ec:	8809883a 	mov	r4,r17
 10048f0:	10054100 	call	1005410 <alt_get_fd>
 10048f4:	1021883a 	mov	r16,r2
 10048f8:	10003016 	blt	r2,zero,10049bc <open+0x114>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
 10048fc:	1009883a 	mov	r4,r2
 1004900:	01400304 	movi	r5,12
 1004904:	10012100 	call	1001210 <__mulsi3>
 1004908:	02004034 	movhi	r8,256
 100490c:	421c3404 	addi	r8,r8,28880
 1004910:	1209883a 	add	r4,r2,r8
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 1004914:	00900034 	movhi	r2,16384
 1004918:	10bfffc4 	addi	r2,r2,-1
 100491c:	988a703a 	and	r5,r19,r2
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 1004920:	9006c03a 	cmpne	r3,r18,zero
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 1004924:	21400215 	stw	r5,8(r4)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 1004928:	1800131e 	bne	r3,zero,1004978 <open+0xd0>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 100492c:	00804034 	movhi	r2,256
 1004930:	109d9c04 	addi	r2,r2,30320
 1004934:	11c00017 	ldw	r7,0(r2)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 1004938:	21800017 	ldw	r6,0(r4)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 100493c:	28900034 	orhi	r2,r5,16384
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 1004940:	0007883a 	mov	r3,zero
 1004944:	400b883a 	mov	r5,r8

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 1004948:	20800215 	stw	r2,8(r4)
 100494c:	00000206 	br	1004958 <open+0xb0>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 1004950:	29400304 	addi	r5,r5,12
 1004954:	38c00836 	bltu	r7,r3,1004978 <open+0xd0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 1004958:	28800017 	ldw	r2,0(r5)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 100495c:	18c00044 	addi	r3,r3,1
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 1004960:	11bffb1e 	bne	r2,r6,1004950 <open+0xa8>
 1004964:	28800217 	ldw	r2,8(r5)
 1004968:	103ff90e 	bge	r2,zero,1004950 <open+0xa8>
 100496c:	293ff826 	beq	r5,r4,1004950 <open+0xa8>
 1004970:	04400344 	movi	r17,13
 1004974:	00001206 	br	10049c0 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 1004978:	88800317 	ldw	r2,12(r17)
 100497c:	10000526 	beq	r2,zero,1004994 <open+0xec>
 1004980:	a00b883a 	mov	r5,r20
 1004984:	980d883a 	mov	r6,r19
 1004988:	a80f883a 	mov	r7,r21
 100498c:	103ee83a 	callr	r2
    status = -ENODEV;
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 1004990:	10001516 	blt	r2,zero,10049e8 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
}
 1004994:	8005883a 	mov	r2,r16
 1004998:	dfc00617 	ldw	ra,24(sp)
 100499c:	dd400517 	ldw	r21,20(sp)
 10049a0:	dd000417 	ldw	r20,16(sp)
 10049a4:	dcc00317 	ldw	r19,12(sp)
 10049a8:	dc800217 	ldw	r18,8(sp)
 10049ac:	dc400117 	ldw	r17,4(sp)
 10049b0:	dc000017 	ldw	r16,0(sp)
 10049b4:	dec00704 	addi	sp,sp,28
 10049b8:	f800283a 	ret
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
 10049bc:	00a3c83a 	sub	r17,zero,r2

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  {
    alt_release_fd (index);  
 10049c0:	8009883a 	mov	r4,r16
 10049c4:	1004a340 	call	1004a34 <alt_release_fd>
 10049c8:	00804034 	movhi	r2,256
 10049cc:	109d9d04 	addi	r2,r2,30324
 10049d0:	10800017 	ldw	r2,0(r2)
 10049d4:	10000b26 	beq	r2,zero,1004a04 <open+0x15c>
 10049d8:	103ee83a 	callr	r2
    ALT_ERRNO = -status;
 10049dc:	043fffc4 	movi	r16,-1
 10049e0:	14400015 	stw	r17,0(r2)
 10049e4:	003feb06 	br	1004994 <open+0xec>

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  {
    alt_release_fd (index);  
 10049e8:	8009883a 	mov	r4,r16
    status = -ENODEV;
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 10049ec:	00a3c83a 	sub	r17,zero,r2
  {
    alt_release_fd (index);  
 10049f0:	1004a340 	call	1004a34 <alt_release_fd>
 10049f4:	00804034 	movhi	r2,256
 10049f8:	109d9d04 	addi	r2,r2,30324
 10049fc:	10800017 	ldw	r2,0(r2)
 1004a00:	103ff51e 	bne	r2,zero,10049d8 <open+0x130>
 1004a04:	00804034 	movhi	r2,256
 1004a08:	109db604 	addi	r2,r2,30424
 1004a0c:	003ff306 	br	10049dc <open+0x134>
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 1004a10:	a009883a 	mov	r4,r20
 1004a14:	10053600 	call	1005360 <alt_find_file>
 1004a18:	1023883a 	mov	r17,r2

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 1004a1c:	10000226 	beq	r2,zero,1004a28 <open+0x180>
 1004a20:	04800044 	movi	r18,1
 1004a24:	003fb106 	br	10048ec <open+0x44>
  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  {
    alt_release_fd (index);  
    ALT_ERRNO = -status;
 1004a28:	043fffc4 	movi	r16,-1
 1004a2c:	044004c4 	movi	r17,19
 1004a30:	003fe306 	br	10049c0 <open+0x118>

01004a34 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 1004a34:	defffd04 	addi	sp,sp,-12
  if (fd > 2)
 1004a38:	00800084 	movi	r2,2
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 1004a3c:	dc400115 	stw	r17,4(sp)
 1004a40:	dc000015 	stw	r16,0(sp)
 1004a44:	dfc00215 	stw	ra,8(sp)
  if (fd > 2)
  {
    alt_fd_list[fd].fd_flags = 0;
 1004a48:	01400304 	movi	r5,12
 1004a4c:	04404034 	movhi	r17,256
 1004a50:	8c5c3404 	addi	r17,r17,28880
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 1004a54:	2021883a 	mov	r16,r4
  if (fd > 2)
 1004a58:	1100080e 	bge	r2,r4,1004a7c <alt_release_fd+0x48>
  {
    alt_fd_list[fd].fd_flags = 0;
 1004a5c:	10012100 	call	1001210 <__mulsi3>
 1004a60:	1445883a 	add	r2,r2,r17
    alt_fd_list[fd].dev      = 0;
 1004a64:	8009883a 	mov	r4,r16
 1004a68:	01400304 	movi	r5,12

void alt_release_fd (int fd)
{
  if (fd > 2)
  {
    alt_fd_list[fd].fd_flags = 0;
 1004a6c:	10000215 	stw	zero,8(r2)
    alt_fd_list[fd].dev      = 0;
 1004a70:	10012100 	call	1001210 <__mulsi3>
 1004a74:	1445883a 	add	r2,r2,r17
 1004a78:	10000015 	stw	zero,0(r2)
  }
}
 1004a7c:	dfc00217 	ldw	ra,8(sp)
 1004a80:	dc400117 	ldw	r17,4(sp)
 1004a84:	dc000017 	ldw	r16,0(sp)
 1004a88:	dec00304 	addi	sp,sp,12
 1004a8c:	f800283a 	ret

01004a90 <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1004a90:	000d303a 	rdctl	r6,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1004a94:	00bfff84 	movi	r2,-2
 1004a98:	3084703a 	and	r2,r6,r2
 1004a9c:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 1004aa0:	21400017 	ldw	r5,0(r4)
 1004aa4:	20800117 	ldw	r2,4(r4)
 1004aa8:	28800115 	stw	r2,4(r5)
  entry->previous->next = entry->next;
 1004aac:	20c00117 	ldw	r3,4(r4)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 1004ab0:	21000115 	stw	r4,4(r4)
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  entry->previous->next = entry->next;
 1004ab4:	19400015 	stw	r5,0(r3)
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  entry->next     = entry;
 1004ab8:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1004abc:	3001703a 	wrctl	status,r6
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  alt_llist_remove (&alarm->llist);
  alt_irq_enable_all (irq_context);
}
 1004ac0:	f800283a 	ret

01004ac4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 1004ac4:	defffc04 	addi	sp,sp,-16

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 1004ac8:	d0a02117 	ldw	r2,-32636(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 1004acc:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 1004ad0:	d4200c17 	ldw	r16,-32720(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 1004ad4:	dc800215 	stw	r18,8(sp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 1004ad8:	10800044 	addi	r2,r2,1
 1004adc:	d4a00c04 	addi	r18,gp,-32720
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 1004ae0:	dfc00315 	stw	ra,12(sp)
 1004ae4:	dc400115 	stw	r17,4(sp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 1004ae8:	d0a02115 	stw	r2,-32636(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 1004aec:	84800d26 	beq	r16,r18,1004b24 <alt_tick+0x60>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 1004af0:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
 1004af4:	84400017 	ldw	r17,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 1004af8:	10000326 	beq	r2,zero,1004b08 <alt_tick+0x44>
 1004afc:	d0a02117 	ldw	r2,-32636(gp)
 1004b00:	1000011e 	bne	r2,zero,1004b08 <alt_tick+0x44>
    {
      alarm->rollover = 0;
 1004b04:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 1004b08:	d0e02117 	ldw	r3,-32636(gp)
 1004b0c:	80800217 	ldw	r2,8(r16)
 1004b10:	18800236 	bltu	r3,r2,1004b1c <alt_tick+0x58>
 1004b14:	80800403 	ldbu	r2,16(r16)
 1004b18:	10000826 	beq	r2,zero,1004b3c <alt_tick+0x78>
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
 1004b1c:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 1004b20:	84bff31e 	bne	r16,r18,1004af0 <alt_tick+0x2c>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 1004b24:	dfc00317 	ldw	ra,12(sp)
 1004b28:	dc800217 	ldw	r18,8(sp)
 1004b2c:	dc400117 	ldw	r17,4(sp)
 1004b30:	dc000017 	ldw	r16,0(sp)
 1004b34:	dec00404 	addi	sp,sp,16
 1004b38:	f800283a 	ret
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    {
      next_callback = alarm->callback (alarm->context);
 1004b3c:	81000517 	ldw	r4,20(r16)
 1004b40:	80c00317 	ldw	r3,12(r16)
 1004b44:	183ee83a 	callr	r3
 1004b48:	1009883a 	mov	r4,r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 1004b4c:	10000926 	beq	r2,zero,1004b74 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
 1004b50:	80800217 	ldw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 1004b54:	d0e02117 	ldw	r3,-32636(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
 1004b58:	2085883a 	add	r2,r4,r2
 1004b5c:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 1004b60:	10ffee2e 	bgeu	r2,r3,1004b1c <alt_tick+0x58>
        {
          alarm->rollover = 1;
 1004b64:	00800044 	movi	r2,1
 1004b68:	80800405 	stb	r2,16(r16)
 1004b6c:	8821883a 	mov	r16,r17
 1004b70:	003feb06 	br	1004b20 <alt_tick+0x5c>

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
      {
        alt_alarm_stop (alarm);
 1004b74:	8009883a 	mov	r4,r16
 1004b78:	1004a900 	call	1004a90 <alt_alarm_stop>
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
 1004b7c:	8821883a 	mov	r16,r17
 1004b80:	003fe706 	br	1004b20 <alt_tick+0x5c>

01004b84 <altera_nios2_qsys_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
 1004b84:	000170fa 	wrctl	ienable,zero
}
 1004b88:	f800283a 	ret

01004b8c <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
 1004b8c:	defffb04 	addi	sp,sp,-20
 1004b90:	dc400215 	stw	r17,8(sp)
 1004b94:	2023883a 	mov	r17,r4
  int   ret_code = 0;
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 1004b98:	88803317 	ldw	r2,204(r17)
 1004b9c:	21000a17 	ldw	r4,40(r4)
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
 1004ba0:	dfc00415 	stw	ra,16(sp)
 1004ba4:	dc800315 	stw	r18,12(sp)
 1004ba8:	dc000115 	stw	r16,4(sp)
 1004bac:	2825883a 	mov	r18,r5
  int   ret_code = 0;
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 1004bb0:	01802a84 	movi	r6,170
 1004bb4:	01415544 	movi	r5,1365
 1004bb8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
 1004bbc:	89000a17 	ldw	r4,40(r17)
 1004bc0:	88803317 	ldw	r2,204(r17)
 1004bc4:	0140aa84 	movi	r5,682
 1004bc8:	01801544 	movi	r6,85
 1004bcc:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
 1004bd0:	89000a17 	ldw	r4,40(r17)
 1004bd4:	88803317 	ldw	r2,204(r17)
 1004bd8:	01415544 	movi	r5,1365
 1004bdc:	01802004 	movi	r6,128
 1004be0:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 1004be4:	89000a17 	ldw	r4,40(r17)
 1004be8:	88803317 	ldw	r2,204(r17)
 1004bec:	01415544 	movi	r5,1365
 1004bf0:	01802a84 	movi	r6,170
 1004bf4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
 1004bf8:	89000a17 	ldw	r4,40(r17)
 1004bfc:	88803317 	ldw	r2,204(r17)
 1004c00:	01801544 	movi	r6,85
 1004c04:	0140aa84 	movi	r5,682
 1004c08:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
 1004c0c:	89000a17 	ldw	r4,40(r17)
 1004c10:	88803517 	ldw	r2,212(r17)
 1004c14:	01400c04 	movi	r5,48
 1004c18:	9109883a 	add	r4,r18,r4
 1004c1c:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
 1004c20:	0109c404 	movi	r4,10000
 1004c24:	10013e00 	call	10013e0 <usleep>
 1004c28:	04000c84 	movi	r16,50
 1004c2c:	00000106 	br	1004c34 <alt_erase_block_amd+0xa8>
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    usleep(1000);
    timeout--;
  }while(!(value & 0x8) && (timeout > 0));
 1004c30:	80000a26 	beq	r16,zero,1004c5c <alt_erase_block_amd+0xd0>
   * this last 50S
   */
  timeout = 50;   
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 1004c34:	88800a17 	ldw	r2,40(r17)
 1004c38:	9085883a 	add	r2,r18,r2
 1004c3c:	10c00023 	ldbuio	r3,0(r2)
    usleep(1000);
 1004c40:	0100fa04 	movi	r4,1000
   * this last 50S
   */
  timeout = 50;   
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 1004c44:	d8c00005 	stb	r3,0(sp)
    usleep(1000);
 1004c48:	10013e00 	call	10013e0 <usleep>
    timeout--;
  }while(!(value & 0x8) && (timeout > 0));
 1004c4c:	d8c00003 	ldbu	r3,0(sp)
  timeout = 50;   
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    usleep(1000);
    timeout--;
 1004c50:	843fffc4 	addi	r16,r16,-1
  }while(!(value & 0x8) && (timeout > 0));
 1004c54:	18c0020c 	andi	r3,r3,8
 1004c58:	183ff526 	beq	r3,zero,1004c30 <alt_erase_block_amd+0xa4>


  timeout = flash->erase_timeout;
 1004c5c:	8c003117 	ldw	r16,196(r17)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
 1004c60:	04000616 	blt	zero,r16,1004c7c <alt_erase_block_amd+0xf0>
 1004c64:	00001f06 	br	1004ce4 <alt_erase_block_amd+0x158>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    if ((value & 0x80) || (value &0x20))
 1004c68:	d8800003 	ldbu	r2,0(sp)
 1004c6c:	1080080c 	andi	r2,r2,32
 1004c70:	10000d1e 	bne	r2,zero,1004ca8 <alt_erase_block_amd+0x11c>
    {
      break;
    }
    usleep(1000);
 1004c74:	10013e00 	call	10013e0 <usleep>
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
 1004c78:	04001a0e 	bge	zero,r16,1004ce4 <alt_erase_block_amd+0x158>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 1004c7c:	89400a17 	ldw	r5,40(r17)
 1004c80:	9145883a 	add	r2,r18,r5
 1004c84:	10c00023 	ldbuio	r3,0(r2)
    if ((value & 0x80) || (value &0x20))
    {
      break;
    }
    usleep(1000);
 1004c88:	0100fa04 	movi	r4,1000
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 1004c8c:	d8c00005 	stb	r3,0(sp)
    if ((value & 0x80) || (value &0x20))
 1004c90:	d8800003 	ldbu	r2,0(sp)
    {
      break;
    }
    usleep(1000);
    timeout -= 1000;
 1004c94:	843f0604 	addi	r16,r16,-1000
   *  1 it's an error
   */
  while (timeout > 0)
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    if ((value & 0x80) || (value &0x20))
 1004c98:	10803fcc 	andi	r2,r2,255
 1004c9c:	1080201c 	xori	r2,r2,128
 1004ca0:	10bfe004 	addi	r2,r2,-128
 1004ca4:	103ff00e 	bge	r2,zero,1004c68 <alt_erase_block_amd+0xdc>
  {
    ret_code = -ETIMEDOUT;
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 1004ca8:	9145883a 	add	r2,r18,r5
 1004cac:	10c00023 	ldbuio	r3,0(r2)
 1004cb0:	d8c00005 	stb	r3,0(sp)
    if (!(value & 0x80))
 1004cb4:	d8800003 	ldbu	r2,0(sp)
 1004cb8:	10803fcc 	andi	r2,r2,255
 1004cbc:	1080201c 	xori	r2,r2,128
 1004cc0:	10bfe004 	addi	r2,r2,-128
 1004cc4:	10000e0e 	bge	r2,zero,1004d00 <alt_erase_block_amd+0x174>
 1004cc8:	0005883a 	mov	r2,zero
      ret_code = -EIO;
    }
  }    
  
  return ret_code;
}
 1004ccc:	dfc00417 	ldw	ra,16(sp)
 1004cd0:	dc800317 	ldw	r18,12(sp)
 1004cd4:	dc400217 	ldw	r17,8(sp)
 1004cd8:	dc000117 	ldw	r16,4(sp)
 1004cdc:	dec00504 	addi	sp,sp,20
 1004ce0:	f800283a 	ret
    ret_code = -ETIMEDOUT;
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    if (!(value & 0x80))
 1004ce4:	00bfe304 	movi	r2,-116
      ret_code = -EIO;
    }
  }    
  
  return ret_code;
}
 1004ce8:	dfc00417 	ldw	ra,16(sp)
 1004cec:	dc800317 	ldw	r18,12(sp)
 1004cf0:	dc400217 	ldw	r17,8(sp)
 1004cf4:	dc000117 	ldw	r16,4(sp)
 1004cf8:	dec00504 	addi	sp,sp,20
 1004cfc:	f800283a 	ret
    ret_code = -ETIMEDOUT;
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    if (!(value & 0x80))
 1004d00:	00bffec4 	movi	r2,-5
 1004d04:	003ff106 	br	1004ccc <alt_erase_block_amd+0x140>

01004d08 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
 1004d08:	d8800017 	ldw	r2,0(sp)
  int ret_code = 0;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
 1004d0c:	300b883a 	mov	r5,r6
 1004d10:	380d883a 	mov	r6,r7
 1004d14:	100f883a 	mov	r7,r2
 1004d18:	00804034 	movhi	r2,256
 1004d1c:	10934a04 	addi	r2,r2,19752
 1004d20:	d8800015 	stw	r2,0(sp)
 1004d24:	10014f81 	jmpi	10014f8 <alt_flash_program_block>

01004d28 <alt_write_word_amd>:
}

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
 1004d28:	defffa04 	addi	sp,sp,-24
 1004d2c:	dc400215 	stw	r17,8(sp)
 1004d30:	2023883a 	mov	r17,r4
  int ret_code = 0;
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 1004d34:	88803317 	ldw	r2,204(r17)
 1004d38:	21000a17 	ldw	r4,40(r4)
}

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
 1004d3c:	dfc00515 	stw	ra,20(sp)
 1004d40:	dcc00415 	stw	r19,16(sp)
 1004d44:	dc800315 	stw	r18,12(sp)
 1004d48:	2827883a 	mov	r19,r5
 1004d4c:	3025883a 	mov	r18,r6
 1004d50:	dc000115 	stw	r16,4(sp)
  int ret_code = 0;
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 1004d54:	01415544 	movi	r5,1365
 1004d58:	01802a84 	movi	r6,170
 1004d5c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
 1004d60:	89000a17 	ldw	r4,40(r17)
 1004d64:	88803317 	ldw	r2,204(r17)
 1004d68:	0140aa84 	movi	r5,682
 1004d6c:	01801544 	movi	r6,85
 1004d70:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
 1004d74:	88803317 	ldw	r2,204(r17)
 1004d78:	89000a17 	ldw	r4,40(r17)
 1004d7c:	01415544 	movi	r5,1365
 1004d80:	01802804 	movi	r6,160
 1004d84:	103ee83a 	callr	r2
  
  value = *src_addr;

  alt_write_value_to_flash(flash, offset, src_addr);
 1004d88:	900d883a 	mov	r6,r18
 1004d8c:	8809883a 	mov	r4,r17
 1004d90:	980b883a 	mov	r5,r19
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
  
  value = *src_addr;
 1004d94:	94000003 	ldbu	r16,0(r18)

  alt_write_value_to_flash(flash, offset, src_addr);
 1004d98:	10016d00 	call	10016d0 <alt_write_value_to_flash>
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
 1004d9c:	89403017 	ldw	r5,192(r17)
 1004da0:	01001904 	movi	r4,100
 1004da4:	10012100 	call	1001210 <__mulsi3>
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
 1004da8:	89400a17 	ldw	r5,40(r17)
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
 1004dac:	1025883a 	mov	r18,r2
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
 1004db0:	9945883a 	add	r2,r19,r5
 1004db4:	10c00023 	ldbuio	r3,0(r2)
 1004db8:	d8c00005 	stb	r3,0(sp)
  while (timeout > 0)
 1004dbc:	04802b0e 	bge	zero,r18,1004e6c <alt_write_word_amd+0x144>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
 1004dc0:	d8800003 	ldbu	r2,0(sp)
 1004dc4:	8400200c 	andi	r16,r16,128
 1004dc8:	1080200c 	andi	r2,r2,128
 1004dcc:	14000c1e 	bne	r2,r16,1004e00 <alt_write_word_amd+0xd8>
 1004dd0:	00000e06 	br	1004e0c <alt_write_word_amd+0xe4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
 1004dd4:	01000044 	movi	r4,1
 1004dd8:	10013e00 	call	10013e0 <usleep>
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
 1004ddc:	89400a17 	ldw	r5,40(r17)
        (value & 0x20))
    {
      break;
    }
    usleep (1);
    timeout--;
 1004de0:	94bfffc4 	addi	r18,r18,-1
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
 1004de4:	9945883a 	add	r2,r19,r5
 1004de8:	10c00023 	ldbuio	r3,0(r2)
 1004dec:	d8c00005 	stb	r3,0(sp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
 1004df0:	90001426 	beq	r18,zero,1004e44 <alt_write_word_amd+0x11c>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
 1004df4:	d8800003 	ldbu	r2,0(sp)
 1004df8:	1080200c 	andi	r2,r2,128
 1004dfc:	14000326 	beq	r2,r16,1004e0c <alt_write_word_amd+0xe4>
 1004e00:	d8800003 	ldbu	r2,0(sp)
 1004e04:	1080080c 	andi	r2,r2,32
 1004e08:	103ff226 	beq	r2,zero,1004dd4 <alt_write_word_amd+0xac>
  {
    ret_code = -ETIMEDOUT;
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
 1004e0c:	9945883a 	add	r2,r19,r5
 1004e10:	10c00023 	ldbuio	r3,0(r2)
 1004e14:	d8c00005 	stb	r3,0(sp)
    if ((value & 0x80) != (data&0x80))
 1004e18:	d8800003 	ldbu	r2,0(sp)
 1004e1c:	1080200c 	andi	r2,r2,128
 1004e20:	8080101e 	bne	r16,r2,1004e64 <alt_write_word_amd+0x13c>
 1004e24:	0005883a 	mov	r2,zero
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
                                                  offset,
                                                  value);
  return ret_code;
  
}
 1004e28:	dfc00517 	ldw	ra,20(sp)
 1004e2c:	dcc00417 	ldw	r19,16(sp)
 1004e30:	dc800317 	ldw	r18,12(sp)
 1004e34:	dc400217 	ldw	r17,8(sp)
 1004e38:	dc000117 	ldw	r16,4(sp)
 1004e3c:	dec00604 	addi	sp,sp,24
 1004e40:	f800283a 	ret
    ret_code = -ETIMEDOUT;
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
    if ((value & 0x80) != (data&0x80))
 1004e44:	00bfe304 	movi	r2,-116
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
                                                  offset,
                                                  value);
  return ret_code;
  
}
 1004e48:	dfc00517 	ldw	ra,20(sp)
 1004e4c:	dcc00417 	ldw	r19,16(sp)
 1004e50:	dc800317 	ldw	r18,12(sp)
 1004e54:	dc400217 	ldw	r17,8(sp)
 1004e58:	dc000117 	ldw	r16,4(sp)
 1004e5c:	dec00604 	addi	sp,sp,24
 1004e60:	f800283a 	ret
    ret_code = -ETIMEDOUT;
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
    if ((value & 0x80) != (data&0x80))
 1004e64:	00bffec4 	movi	r2,-5
 1004e68:	003fef06 	br	1004e28 <alt_write_word_amd+0x100>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
 1004e6c:	903ff526 	beq	r18,zero,1004e44 <alt_write_word_amd+0x11c>
 1004e70:	8400200c 	andi	r16,r16,128
 1004e74:	003fe506 	br	1004e0c <alt_write_word_amd+0xe4>

01004e78 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
 1004e78:	defffb04 	addi	sp,sp,-20
 1004e7c:	dc000015 	stw	r16,0(sp)
 1004e80:	2021883a 	mov	r16,r4


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
 1004e84:	21000a17 	ldw	r4,40(r4)
 1004e88:	80803517 	ldw	r2,212(r16)
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
 1004e8c:	dcc00315 	stw	r19,12(sp)
 1004e90:	dc800215 	stw	r18,8(sp)
 1004e94:	dc400115 	stw	r17,4(sp)
 1004e98:	2825883a 	mov	r18,r5


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
 1004e9c:	2909883a 	add	r4,r5,r4
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
 1004ea0:	dfc00415 	stw	ra,16(sp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
 1004ea4:	01402404 	movi	r5,144
static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
  int timeout = flash->write_timeout * 100;
 1004ea8:	84c03017 	ldw	r19,192(r16)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
 1004eac:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
 1004eb0:	81400a17 	ldw	r5,40(r16)
 1004eb4:	9163883a 	add	r17,r18,r5
 1004eb8:	88800123 	ldbuio	r2,4(r17)
  if (locked & 0x1)
 1004ebc:	1080004c 	andi	r2,r2,1
 1004ec0:	1005003a 	cmpeq	r2,r2,zero
 1004ec4:	10000d26 	beq	r2,zero,1004efc <alt_unlock_block_intel+0x84>

    if (timeout == 0)
    {
      ret_code = -ETIMEDOUT;
    }
    else if (status & 0x7f)
 1004ec8:	0023883a 	mov	r17,zero
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
 1004ecc:	80803517 	ldw	r2,212(r16)
 1004ed0:	9149883a 	add	r4,r18,r5
 1004ed4:	01403fc4 	movi	r5,255
 1004ed8:	103ee83a 	callr	r2

  return ret_code;
}
 1004edc:	8805883a 	mov	r2,r17
 1004ee0:	dfc00417 	ldw	ra,16(sp)
 1004ee4:	dcc00317 	ldw	r19,12(sp)
 1004ee8:	dc800217 	ldw	r18,8(sp)
 1004eec:	dc400117 	ldw	r17,4(sp)
 1004ef0:	dc000017 	ldw	r16,0(sp)
 1004ef4:	dec00504 	addi	sp,sp,20
 1004ef8:	f800283a 	ret
static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
  int timeout = flash->write_timeout * 100;
 1004efc:	9809883a 	mov	r4,r19
 1004f00:	01401904 	movi	r5,100
 1004f04:	10012100 	call	1001210 <__mulsi3>
 1004f08:	1027883a 	mov	r19,r2
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
  if (locked & 0x1)
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
 1004f0c:	80803517 	ldw	r2,212(r16)
 1004f10:	8809883a 	mov	r4,r17
 1004f14:	01401804 	movi	r5,96
 1004f18:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
 1004f1c:	81000a17 	ldw	r4,40(r16)
 1004f20:	80803517 	ldw	r2,212(r16)
 1004f24:	01403404 	movi	r5,208
 1004f28:	9109883a 	add	r4,r18,r4
 1004f2c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1004f30:	81400a17 	ldw	r5,40(r16)
 1004f34:	9145883a 	add	r2,r18,r5
 1004f38:	10c00023 	ldbuio	r3,0(r2)
      if (status & 0x80)
      {
        break;
      }
      timeout--;
      usleep(1);
 1004f3c:	01000044 	movi	r4,1
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
 1004f40:	18803fcc 	andi	r2,r3,255
 1004f44:	1080201c 	xori	r2,r2,128
 1004f48:	10bfe004 	addi	r2,r2,-128
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1004f4c:	1823883a 	mov	r17,r3
      if (status & 0x80)
 1004f50:	10000416 	blt	r2,zero,1004f64 <alt_unlock_block_intel+0xec>
      {
        break;
      }
      timeout--;
 1004f54:	9cffffc4 	addi	r19,r19,-1
      usleep(1);
 1004f58:	10013e00 	call	10013e0 <usleep>
    }while(timeout > 0);
 1004f5c:	04fff416 	blt	zero,r19,1004f30 <alt_unlock_block_intel+0xb8>
 1004f60:	81400a17 	ldw	r5,40(r16)

    if (timeout == 0)
 1004f64:	98000426 	beq	r19,zero,1004f78 <alt_unlock_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
    }
    else if (status & 0x7f)
 1004f68:	88801fcc 	andi	r2,r17,127
 1004f6c:	103fd626 	beq	r2,zero,1004ec8 <alt_unlock_block_intel+0x50>
 1004f70:	047ffec4 	movi	r17,-5
 1004f74:	003fd506 	br	1004ecc <alt_unlock_block_intel+0x54>
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
 1004f78:	047fe304 	movi	r17,-116
 1004f7c:	003fd306 	br	1004ecc <alt_unlock_block_intel+0x54>

01004f80 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
 1004f80:	defffa04 	addi	sp,sp,-24
 1004f84:	dcc00415 	stw	r19,16(sp)
 1004f88:	dc800315 	stw	r18,12(sp)
 1004f8c:	dc400215 	stw	r17,8(sp)
 1004f90:	dc000115 	stw	r16,4(sp)
 1004f94:	dfc00515 	stw	ra,20(sp)
 1004f98:	2023883a 	mov	r17,r4
 1004f9c:	2825883a 	mov	r18,r5
  int   ret_code = 0;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
 1004fa0:	24003117 	ldw	r16,196(r4)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
 1004fa4:	1004e780 	call	1004e78 <alt_unlock_block_intel>
 1004fa8:	1027883a 	mov	r19,r2

  if (!ret_code)
 1004fac:	10000826 	beq	r2,zero,1004fd0 <alt_erase_block_intel+0x50>
    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  }
  
  return ret_code;
}
 1004fb0:	9805883a 	mov	r2,r19
 1004fb4:	dfc00517 	ldw	ra,20(sp)
 1004fb8:	dcc00417 	ldw	r19,16(sp)
 1004fbc:	dc800317 	ldw	r18,12(sp)
 1004fc0:	dc400217 	ldw	r17,8(sp)
 1004fc4:	dc000117 	ldw	r16,4(sp)
 1004fc8:	dec00604 	addi	sp,sp,24
 1004fcc:	f800283a 	ret
  ret_code = alt_unlock_block_intel(flash, block_offset);

  if (!ret_code)
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
 1004fd0:	89000a17 	ldw	r4,40(r17)
 1004fd4:	88803517 	ldw	r2,212(r17)
 1004fd8:	01400804 	movi	r5,32
 1004fdc:	9109883a 	add	r4,r18,r4
 1004fe0:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
 1004fe4:	89000a17 	ldw	r4,40(r17)
 1004fe8:	88803517 	ldw	r2,212(r17)
 1004fec:	01403404 	movi	r5,208
 1004ff0:	9109883a 	add	r4,r18,r4
 1004ff4:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1004ff8:	89400a17 	ldw	r5,40(r17)
 1004ffc:	914d883a 	add	r6,r18,r5
 1005000:	30c00023 	ldbuio	r3,0(r6)
      if (status & 0x80)
      {
        break;
      }
      usleep(1000);
 1005004:	0100fa04 	movi	r4,1000
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1005008:	d8c00005 	stb	r3,0(sp)
      if (status & 0x80)
 100500c:	d8800003 	ldbu	r2,0(sp)
 1005010:	10803fcc 	andi	r2,r2,255
 1005014:	1080201c 	xori	r2,r2,128
 1005018:	10bfe004 	addi	r2,r2,-128
 100501c:	10001116 	blt	r2,zero,1005064 <alt_erase_block_intel+0xe4>
      {
        break;
      }
      usleep(1000);
      timeout -= 1000;
 1005020:	843f0604 	addi	r16,r16,-1000
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
      }
      usleep(1000);
 1005024:	10013e00 	call	10013e0 <usleep>
      timeout -= 1000;
    }while(timeout > 0);
 1005028:	043ff316 	blt	zero,r16,1004ff8 <alt_erase_block_intel+0x78>
 100502c:	89400a17 	ldw	r5,40(r17)
    }
    else if (status & 0x7f)
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1005030:	04ffe304 	movi	r19,-116
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
 1005034:	88803517 	ldw	r2,212(r17)
 1005038:	9149883a 	add	r4,r18,r5
 100503c:	01403fc4 	movi	r5,255
 1005040:	103ee83a 	callr	r2
  }
  
  return ret_code;
}
 1005044:	9805883a 	mov	r2,r19
 1005048:	dfc00517 	ldw	ra,20(sp)
 100504c:	dcc00417 	ldw	r19,16(sp)
 1005050:	dc800317 	ldw	r18,12(sp)
 1005054:	dc400217 	ldw	r17,8(sp)
 1005058:	dc000117 	ldw	r16,4(sp)
 100505c:	dec00604 	addi	sp,sp,24
 1005060:	f800283a 	ret
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
 1005064:	043ff20e 	bge	zero,r16,1005030 <alt_erase_block_intel+0xb0>
    {
      ret_code = -ETIMEDOUT;
    }
    else if (status & 0x7f)
 1005068:	d8800003 	ldbu	r2,0(sp)
 100506c:	10801fcc 	andi	r2,r2,127
 1005070:	103ff026 	beq	r2,zero,1005034 <alt_erase_block_intel+0xb4>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1005074:	30800023 	ldbuio	r2,0(r6)
 1005078:	04fffec4 	movi	r19,-5
 100507c:	d8800005 	stb	r2,0(sp)
 1005080:	003fec06 	br	1005034 <alt_erase_block_intel+0xb4>

01005084 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
 1005084:	defffb04 	addi	sp,sp,-20
 1005088:	dd400215 	stw	r21,8(sp)
 100508c:	dd400517 	ldw	r21,20(sp)
 1005090:	ddc00315 	stw	r23,12(sp)
 1005094:	dcc00115 	stw	r19,4(sp)
 1005098:	302f883a 	mov	r23,r6
 100509c:	dc400015 	stw	r17,0(sp)
 10050a0:	2027883a 	mov	r19,r4
 10050a4:	3823883a 	mov	r17,r7
 10050a8:	dfc00415 	stw	ra,16(sp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
 10050ac:	1004e780 	call	1004e78 <alt_unlock_block_intel>

  if (!ret_code)
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
 10050b0:	880d883a 	mov	r6,r17
 10050b4:	9809883a 	mov	r4,r19
 10050b8:	b80b883a 	mov	r5,r23
 10050bc:	a80f883a 	mov	r7,r21
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);

  if (!ret_code)
 10050c0:	10000726 	beq	r2,zero,10050e0 <alt_program_intel+0x5c>
    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
                                        alt_write_word_intel);
  }
  
  return ret_code;
}
 10050c4:	dfc00417 	ldw	ra,16(sp)
 10050c8:	ddc00317 	ldw	r23,12(sp)
 10050cc:	dd400217 	ldw	r21,8(sp)
 10050d0:	dcc00117 	ldw	r19,4(sp)
 10050d4:	dc400017 	ldw	r17,0(sp)
 10050d8:	dec00504 	addi	sp,sp,20
 10050dc:	f800283a 	ret
  ret_code = alt_unlock_block_intel(flash, block_offset);

  if (!ret_code)
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
 10050e0:	00804034 	movhi	r2,256
 10050e4:	10944204 	addi	r2,r2,20744
 10050e8:	d8800515 	stw	r2,20(sp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
}
 10050ec:	dfc00417 	ldw	ra,16(sp)
 10050f0:	ddc00317 	ldw	r23,12(sp)
 10050f4:	dd400217 	ldw	r21,8(sp)
 10050f8:	dcc00117 	ldw	r19,4(sp)
 10050fc:	dc400017 	ldw	r17,0(sp)
 1005100:	dec00504 	addi	sp,sp,20
  ret_code = alt_unlock_block_intel(flash, block_offset);

  if (!ret_code)
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
 1005104:	10014f81 	jmpi	10014f8 <alt_flash_program_block>

01005108 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
 1005108:	defffc04 	addi	sp,sp,-16
 100510c:	dc000015 	stw	r16,0(sp)
 1005110:	2021883a 	mov	r16,r4
  int ret_code = 0;
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
 1005114:	21000a17 	ldw	r4,40(r4)
 1005118:	80803517 	ldw	r2,212(r16)
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
 100511c:	dfc00315 	stw	ra,12(sp)
  int ret_code = 0;
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
 1005120:	2909883a 	add	r4,r5,r4
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
 1005124:	dc800215 	stw	r18,8(sp)
 1005128:	dc400115 	stw	r17,4(sp)
 100512c:	2825883a 	mov	r18,r5
  int ret_code = 0;
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
 1005130:	01401004 	movi	r5,64
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
 1005134:	3023883a 	mov	r17,r6
  int ret_code = 0;
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
 1005138:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
 100513c:	880d883a 	mov	r6,r17
 1005140:	8009883a 	mov	r4,r16
 1005144:	900b883a 	mov	r5,r18
 1005148:	10016d00 	call	10016d0 <alt_write_value_to_flash>
 100514c:	81400a17 	ldw	r5,40(r16)
 1005150:	9149883a 	add	r4,r18,r5

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
 1005154:	20800023 	ldbuio	r2,0(r4)
  }while(!(status & 0x80));
 1005158:	10c03fcc 	andi	r3,r2,255
 100515c:	18c0201c 	xori	r3,r3,128
 1005160:	18ffe004 	addi	r3,r3,-128
 1005164:	183ffb0e 	bge	r3,zero,1005154 <alt_write_word_intel+0x4c>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
 1005168:	10801fcc 	andi	r2,r2,127
 100516c:	10000c1e 	bne	r2,zero,10051a0 <alt_write_word_intel+0x98>
 1005170:	0023883a 	mov	r17,zero
  {
    ret_code = -EIO;
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
 1005174:	80803517 	ldw	r2,212(r16)
 1005178:	9149883a 	add	r4,r18,r5
 100517c:	01403fc4 	movi	r5,255
 1005180:	103ee83a 	callr	r2
  
  return ret_code;
}
 1005184:	8805883a 	mov	r2,r17
 1005188:	dfc00317 	ldw	ra,12(sp)
 100518c:	dc800217 	ldw	r18,8(sp)
 1005190:	dc400117 	ldw	r17,4(sp)
 1005194:	dc000017 	ldw	r16,0(sp)
 1005198:	dec00404 	addi	sp,sp,16
 100519c:	f800283a 	ret
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
  }while(!(status & 0x80));

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
 10051a0:	047ffec4 	movi	r17,-5
 10051a4:	003ff306 	br	1005174 <alt_write_word_intel+0x6c>

010051a8 <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
 10051a8:	deffff04 	addi	sp,sp,-4
 10051ac:	dbc00117 	ldw	r15,4(sp)
 10051b0:	da800217 	ldw	r10,8(sp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
 10051b4:	00c00044 	movi	r3,1

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
 10051b8:	dc000015 	stw	r16,0(sp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
 10051bc:	194a983a 	sll	r5,r3,r5

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
 10051c0:	dc000317 	ldw	r16,12(sp)
  const alt_u8 * write_end = write_data + write_length;
 10051c4:	31db883a 	add	r13,r6,r7
  alt_u8 * read_end = read_data + read_length;
 10051c8:	7a9d883a 	add	r14,r15,r10
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
 10051cc:	21400535 	stwio	r5,20(r4)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
 10051d0:	8080008c 	andi	r2,r16,2
 10051d4:	10003a26 	beq	r2,zero,10052c0 <alt_avalon_spi_command+0x118>
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
 10051d8:	20800037 	ldwio	r2,0(r4)
 10051dc:	180b883a 	mov	r5,r3
 10051e0:	22c00204 	addi	r11,r4,8
 10051e4:	7819883a 	mov	r12,r15
 10051e8:	3013003a 	cmpeq	r9,r6,zero
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 10051ec:	58c00037 	ldwio	r3,0(r11)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 10051f0:	1880100c 	andi	r2,r3,64
 10051f4:	1011003a 	cmpeq	r8,r2,zero
 10051f8:	4000161e 	bne	r8,zero,1005254 <alt_avalon_spi_command+0xac>
 10051fc:	28001526 	beq	r5,zero,1005254 <alt_avalon_spi_command+0xac>
 1005200:	1880200c 	andi	r2,r3,128
 1005204:	1007003a 	cmpeq	r3,r2,zero

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
 1005208:	0140040e 	bge	zero,r5,100521c <alt_avalon_spi_command+0x74>
    {
      credits--;
 100520c:	297fffc4 	addi	r5,r5,-1

      if (write_data < write_end)
 1005210:	3b402436 	bltu	r7,r13,10052a4 <alt_avalon_spi_command+0xfc>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
      else if (write_zeros > 0)
 1005214:	6000271e 	bne	r12,zero,10052b4 <alt_avalon_spi_command+0x10c>
 1005218:	017f0004 	movi	r5,-1024
      }
      else
        credits = -1024;
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
 100521c:	183ff31e 	bne	r3,zero,10051ec <alt_avalon_spi_command+0x44>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
 1005220:	20800037 	ldwio	r2,0(r4)

      if (read_ignore > 0)
 1005224:	4800111e 	bne	r9,zero,100526c <alt_avalon_spi_command+0xc4>
        read_ignore--;
 1005228:	31bfffc4 	addi	r6,r6,-1
      else
        *read_data++ = (alt_u8)rxdata;
      credits++;

      if (read_ignore == 0 && read_data == read_end)
 100522c:	3013003a 	cmpeq	r9,r6,zero

      if (read_ignore > 0)
        read_ignore--;
      else
        *read_data++ = (alt_u8)rxdata;
      credits++;
 1005230:	29400044 	addi	r5,r5,1

      if (read_ignore == 0 && read_data == read_end)
 1005234:	483fed26 	beq	r9,zero,10051ec <alt_avalon_spi_command+0x44>
 1005238:	72801026 	beq	r14,r10,100527c <alt_avalon_spi_command+0xd4>
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
 100523c:	000d883a 	mov	r6,zero
 1005240:	02400044 	movi	r9,1
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 1005244:	58c00037 	ldwio	r3,0(r11)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 1005248:	1880100c 	andi	r2,r3,64
 100524c:	1011003a 	cmpeq	r8,r2,zero
 1005250:	403fea26 	beq	r8,zero,10051fc <alt_avalon_spi_command+0x54>
 1005254:	1880200c 	andi	r2,r3,128
 1005258:	1007003a 	cmpeq	r3,r2,zero
 100525c:	183fe31e 	bne	r3,zero,10051ec <alt_avalon_spi_command+0x44>

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
 1005260:	403fe926 	beq	r8,zero,1005208 <alt_avalon_spi_command+0x60>
        credits = -1024;
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
 1005264:	20800037 	ldwio	r2,0(r4)

      if (read_ignore > 0)
 1005268:	483fef26 	beq	r9,zero,1005228 <alt_avalon_spi_command+0x80>
        read_ignore--;
      else
        *read_data++ = (alt_u8)rxdata;
 100526c:	50800005 	stb	r2,0(r10)
 1005270:	52800044 	addi	r10,r10,1
      credits++;
 1005274:	29400044 	addi	r5,r5,1

      if (read_ignore == 0 && read_data == read_end)
 1005278:	72bff01e 	bne	r14,r10,100523c <alt_avalon_spi_command+0x94>
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 100527c:	58800037 	ldwio	r2,0(r11)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
 1005280:	1080080c 	andi	r2,r2,32
 1005284:	103ffd26 	beq	r2,zero,100527c <alt_avalon_spi_command+0xd4>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
 1005288:	8080004c 	andi	r2,r16,1
 100528c:	1000011e 	bne	r2,zero,1005294 <alt_avalon_spi_command+0xec>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
 1005290:	20000335 	stwio	zero,12(r4)

  return read_length;
}
 1005294:	7805883a 	mov	r2,r15
 1005298:	dc000017 	ldw	r16,0(sp)
 100529c:	dec00104 	addi	sp,sp,4
 10052a0:	f800283a 	ret
    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
    {
      credits--;

      if (write_data < write_end)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
 10052a4:	38800003 	ldbu	r2,0(r7)
 10052a8:	39c00044 	addi	r7,r7,1
 10052ac:	20800135 	stwio	r2,4(r4)
 10052b0:	003fda06 	br	100521c <alt_avalon_spi_command+0x74>
      else if (write_zeros > 0)
      {
        write_zeros--;
 10052b4:	633fffc4 	addi	r12,r12,-1
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
 10052b8:	20000135 	stwio	zero,4(r4)
 10052bc:	003fd706 	br	100521c <alt_avalon_spi_command+0x74>

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
 10052c0:	00810004 	movi	r2,1024
 10052c4:	20800335 	stwio	r2,12(r4)
 10052c8:	003fc306 	br	10051d8 <alt_avalon_spi_command+0x30>

010052cc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 10052cc:	defffb04 	addi	sp,sp,-20
 10052d0:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) llist->next;
 10052d4:	2c000017 	ldw	r16,0(r5)
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 10052d8:	dcc00315 	stw	r19,12(sp)
 10052dc:	dc400115 	stw	r17,4(sp)
 10052e0:	dfc00415 	stw	ra,16(sp)
 10052e4:	2823883a 	mov	r17,r5
 10052e8:	dc800215 	stw	r18,8(sp)
 10052ec:	2027883a 	mov	r19,r4
  alt_dev* next = (alt_dev*) llist->next;
  alt_32 len;

  len  = strlen(name) + 1;
 10052f0:	10012480 	call	1001248 <strlen>
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 10052f4:	84401126 	beq	r16,r17,100533c <alt_find_dev+0x70>
 10052f8:	14800044 	addi	r18,r2,1
 10052fc:	00000206 	br	1005308 <alt_find_dev+0x3c>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
 1005300:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 1005304:	84400d26 	beq	r16,r17,100533c <alt_find_dev+0x70>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 1005308:	81000217 	ldw	r4,8(r16)
 100530c:	980b883a 	mov	r5,r19
 1005310:	900d883a 	mov	r6,r18
 1005314:	10054bc0 	call	10054bc <memcmp>
 1005318:	103ff91e 	bne	r2,zero,1005300 <alt_find_dev+0x34>
  }
  
  /* No match found */
  
  return NULL;
}
 100531c:	8005883a 	mov	r2,r16
 1005320:	dfc00417 	ldw	ra,16(sp)
 1005324:	dcc00317 	ldw	r19,12(sp)
 1005328:	dc800217 	ldw	r18,8(sp)
 100532c:	dc400117 	ldw	r17,4(sp)
 1005330:	dc000017 	ldw	r16,0(sp)
 1005334:	dec00504 	addi	sp,sp,20
 1005338:	f800283a 	ret
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 100533c:	0021883a 	mov	r16,zero
  }
  
  /* No match found */
  
  return NULL;
}
 1005340:	8005883a 	mov	r2,r16
 1005344:	dfc00417 	ldw	ra,16(sp)
 1005348:	dcc00317 	ldw	r19,12(sp)
 100534c:	dc800217 	ldw	r18,8(sp)
 1005350:	dc400117 	ldw	r17,4(sp)
 1005354:	dc000017 	ldw	r16,0(sp)
 1005358:	dec00504 	addi	sp,sp,20
 100535c:	f800283a 	ret

01005360 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 1005360:	defffa04 	addi	sp,sp,-24
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 1005364:	00804034 	movhi	r2,256
 1005368:	109d9804 	addi	r2,r2,30304
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 100536c:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 1005370:	14000017 	ldw	r16,0(r2)
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 1005374:	dd000415 	stw	r20,16(sp)
 1005378:	dc800215 	stw	r18,8(sp)
 100537c:	dfc00515 	stw	ra,20(sp)
 1005380:	dcc00315 	stw	r19,12(sp)
 1005384:	dc400115 	stw	r17,4(sp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 1005388:	1029883a 	mov	r20,r2
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 100538c:	2025883a 	mov	r18,r4
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 1005390:	80801526 	beq	r16,r2,10053e8 <alt_find_file+0x88>
 1005394:	04c00bc4 	movi	r19,47
 1005398:	00000806 	br	10053bc <alt_find_file+0x5c>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 100539c:	3485883a 	add	r2,r6,r18
 10053a0:	10800007 	ldb	r2,0(r2)
 10053a4:	14c00126 	beq	r2,r19,10053ac <alt_find_file+0x4c>
 10053a8:	1000021e 	bne	r2,zero,10053b4 <alt_find_file+0x54>
 10053ac:	10054bc0 	call	10054bc <memcmp>
 10053b0:	10000e26 	beq	r2,zero,10053ec <alt_find_file+0x8c>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
 10053b4:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 10053b8:	85000b26 	beq	r16,r20,10053e8 <alt_find_file+0x88>
  {
    len = strlen(next->name);
 10053bc:	84400217 	ldw	r17,8(r16)
 10053c0:	8809883a 	mov	r4,r17
 10053c4:	10012480 	call	1001248 <strlen>
 10053c8:	100d883a 	mov	r6,r2
    
    if (next->name[len-1] == '/')
 10053cc:	8885883a 	add	r2,r17,r2
 10053d0:	10ffffc7 	ldb	r3,-1(r2)
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 10053d4:	8809883a 	mov	r4,r17
 10053d8:	900b883a 	mov	r5,r18
 
  while (next != (alt_dev*) &alt_fs_list)
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
 10053dc:	1cffef1e 	bne	r3,r19,100539c <alt_find_file+0x3c>
    {
      len -= 1;
 10053e0:	31bfffc4 	addi	r6,r6,-1
 10053e4:	003fed06 	br	100539c <alt_find_file+0x3c>
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 10053e8:	0021883a 	mov	r16,zero
  }
  
  /* No match found */
  
  return NULL;     
}
 10053ec:	8005883a 	mov	r2,r16
 10053f0:	dfc00517 	ldw	ra,20(sp)
 10053f4:	dd000417 	ldw	r20,16(sp)
 10053f8:	dcc00317 	ldw	r19,12(sp)
 10053fc:	dc800217 	ldw	r18,8(sp)
 1005400:	dc400117 	ldw	r17,4(sp)
 1005404:	dc000017 	ldw	r16,0(sp)
 1005408:	dec00604 	addi	sp,sp,24
 100540c:	f800283a 	ret

01005410 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 1005410:	01404034 	movhi	r5,256
 1005414:	295c3404 	addi	r5,r5,28880
 1005418:	0007883a 	mov	r3,zero
 100541c:	01c00804 	movi	r7,32
 1005420:	280d883a 	mov	r6,r5
 1005424:	00000306 	br	1005434 <alt_get_fd+0x24>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 1005428:	18c00044 	addi	r3,r3,1
 100542c:	31800304 	addi	r6,r6,12
 1005430:	19c00d26 	beq	r3,r7,1005468 <alt_get_fd+0x58>
  {
    if (!alt_fd_list[i].dev)
 1005434:	28800017 	ldw	r2,0(r5)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 1005438:	29400304 	addi	r5,r5,12
  {
    if (!alt_fd_list[i].dev)
 100543c:	103ffa1e 	bne	r2,zero,1005428 <alt_get_fd+0x18>
    {
      alt_fd_list[i].dev = dev;
      if (i > alt_max_fd)
 1005440:	01404034 	movhi	r5,256
 1005444:	295d9c04 	addi	r5,r5,30320
 1005448:	28800017 	ldw	r2,0(r5)

  for (i = 0; i < ALT_MAX_FD; i++)
  {
    if (!alt_fd_list[i].dev)
    {
      alt_fd_list[i].dev = dev;
 100544c:	31000015 	stw	r4,0(r6)
      if (i > alt_max_fd)
 1005450:	10c0030e 	bge	r2,r3,1005460 <alt_get_fd+0x50>
      {
        alt_max_fd = i;
 1005454:	1805883a 	mov	r2,r3
 1005458:	28c00015 	stw	r3,0(r5)
 100545c:	f800283a 	ret
  for (i = 0; i < ALT_MAX_FD; i++)
  {
    if (!alt_fd_list[i].dev)
    {
      alt_fd_list[i].dev = dev;
      if (i > alt_max_fd)
 1005460:	1805883a 	mov	r2,r3
 1005464:	f800283a 	ret
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 1005468:	00bffa04 	movi	r2,-24
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
}
 100546c:	f800283a 	ret

01005470 <atexit>:
 1005470:	200b883a 	mov	r5,r4
 1005474:	000d883a 	mov	r6,zero
 1005478:	0009883a 	mov	r4,zero
 100547c:	000f883a 	mov	r7,zero
 1005480:	10056681 	jmpi	1005668 <__register_exitproc>

01005484 <exit>:
 1005484:	defffe04 	addi	sp,sp,-8
 1005488:	000b883a 	mov	r5,zero
 100548c:	dc000015 	stw	r16,0(sp)
 1005490:	dfc00115 	stw	ra,4(sp)
 1005494:	2021883a 	mov	r16,r4
 1005498:	10057a00 	call	10057a0 <__call_exitprocs>
 100549c:	00804034 	movhi	r2,256
 10054a0:	109da404 	addi	r2,r2,30352
 10054a4:	11000017 	ldw	r4,0(r2)
 10054a8:	20800f17 	ldw	r2,60(r4)
 10054ac:	10000126 	beq	r2,zero,10054b4 <exit+0x30>
 10054b0:	103ee83a 	callr	r2
 10054b4:	8009883a 	mov	r4,r16
 10054b8:	10059500 	call	1005950 <_exit>

010054bc <memcmp>:
 10054bc:	00c000c4 	movi	r3,3
 10054c0:	1980032e 	bgeu	r3,r6,10054d0 <memcmp+0x14>
 10054c4:	2144b03a 	or	r2,r4,r5
 10054c8:	10c4703a 	and	r2,r2,r3
 10054cc:	10000f26 	beq	r2,zero,100550c <memcmp+0x50>
 10054d0:	31ffffc4 	addi	r7,r6,-1
 10054d4:	3000061e 	bne	r6,zero,10054f0 <memcmp+0x34>
 10054d8:	00000a06 	br	1005504 <memcmp+0x48>
 10054dc:	39ffffc4 	addi	r7,r7,-1
 10054e0:	00bfffc4 	movi	r2,-1
 10054e4:	21000044 	addi	r4,r4,1
 10054e8:	29400044 	addi	r5,r5,1
 10054ec:	38800526 	beq	r7,r2,1005504 <memcmp+0x48>
 10054f0:	20c00003 	ldbu	r3,0(r4)
 10054f4:	28800003 	ldbu	r2,0(r5)
 10054f8:	18bff826 	beq	r3,r2,10054dc <memcmp+0x20>
 10054fc:	1885c83a 	sub	r2,r3,r2
 1005500:	f800283a 	ret
 1005504:	0005883a 	mov	r2,zero
 1005508:	f800283a 	ret
 100550c:	180f883a 	mov	r7,r3
 1005510:	20c00017 	ldw	r3,0(r4)
 1005514:	28800017 	ldw	r2,0(r5)
 1005518:	18bfed1e 	bne	r3,r2,10054d0 <memcmp+0x14>
 100551c:	31bfff04 	addi	r6,r6,-4
 1005520:	21000104 	addi	r4,r4,4
 1005524:	29400104 	addi	r5,r5,4
 1005528:	39bff936 	bltu	r7,r6,1005510 <memcmp+0x54>
 100552c:	003fe806 	br	10054d0 <memcmp+0x14>

01005530 <memcpy>:
 1005530:	01c003c4 	movi	r7,15
 1005534:	2007883a 	mov	r3,r4
 1005538:	3980032e 	bgeu	r7,r6,1005548 <memcpy+0x18>
 100553c:	2904b03a 	or	r2,r5,r4
 1005540:	108000cc 	andi	r2,r2,3
 1005544:	10000926 	beq	r2,zero,100556c <memcpy+0x3c>
 1005548:	30000626 	beq	r6,zero,1005564 <memcpy+0x34>
 100554c:	30cd883a 	add	r6,r6,r3
 1005550:	28800003 	ldbu	r2,0(r5)
 1005554:	29400044 	addi	r5,r5,1
 1005558:	18800005 	stb	r2,0(r3)
 100555c:	18c00044 	addi	r3,r3,1
 1005560:	30fffb1e 	bne	r6,r3,1005550 <memcpy+0x20>
 1005564:	2005883a 	mov	r2,r4
 1005568:	f800283a 	ret
 100556c:	3811883a 	mov	r8,r7
 1005570:	200f883a 	mov	r7,r4
 1005574:	28c00017 	ldw	r3,0(r5)
 1005578:	31bffc04 	addi	r6,r6,-16
 100557c:	38c00015 	stw	r3,0(r7)
 1005580:	28800117 	ldw	r2,4(r5)
 1005584:	38800115 	stw	r2,4(r7)
 1005588:	28c00217 	ldw	r3,8(r5)
 100558c:	38c00215 	stw	r3,8(r7)
 1005590:	28800317 	ldw	r2,12(r5)
 1005594:	29400404 	addi	r5,r5,16
 1005598:	38800315 	stw	r2,12(r7)
 100559c:	39c00404 	addi	r7,r7,16
 10055a0:	41bff436 	bltu	r8,r6,1005574 <memcpy+0x44>
 10055a4:	008000c4 	movi	r2,3
 10055a8:	1180072e 	bgeu	r2,r6,10055c8 <memcpy+0x98>
 10055ac:	1007883a 	mov	r3,r2
 10055b0:	28800017 	ldw	r2,0(r5)
 10055b4:	31bfff04 	addi	r6,r6,-4
 10055b8:	29400104 	addi	r5,r5,4
 10055bc:	38800015 	stw	r2,0(r7)
 10055c0:	39c00104 	addi	r7,r7,4
 10055c4:	19bffa36 	bltu	r3,r6,10055b0 <memcpy+0x80>
 10055c8:	3807883a 	mov	r3,r7
 10055cc:	003fde06 	br	1005548 <memcpy+0x18>

010055d0 <memset>:
 10055d0:	008000c4 	movi	r2,3
 10055d4:	29403fcc 	andi	r5,r5,255
 10055d8:	2007883a 	mov	r3,r4
 10055dc:	1180022e 	bgeu	r2,r6,10055e8 <memset+0x18>
 10055e0:	2084703a 	and	r2,r4,r2
 10055e4:	10000826 	beq	r2,zero,1005608 <memset+0x38>
 10055e8:	30000526 	beq	r6,zero,1005600 <memset+0x30>
 10055ec:	2805883a 	mov	r2,r5
 10055f0:	30cd883a 	add	r6,r6,r3
 10055f4:	18800005 	stb	r2,0(r3)
 10055f8:	18c00044 	addi	r3,r3,1
 10055fc:	19bffd1e 	bne	r3,r6,10055f4 <memset+0x24>
 1005600:	2005883a 	mov	r2,r4
 1005604:	f800283a 	ret
 1005608:	2804923a 	slli	r2,r5,8
 100560c:	020003c4 	movi	r8,15
 1005610:	200f883a 	mov	r7,r4
 1005614:	2884b03a 	or	r2,r5,r2
 1005618:	1006943a 	slli	r3,r2,16
 100561c:	10c6b03a 	or	r3,r2,r3
 1005620:	41800a2e 	bgeu	r8,r6,100564c <memset+0x7c>
 1005624:	4005883a 	mov	r2,r8
 1005628:	31bffc04 	addi	r6,r6,-16
 100562c:	38c00015 	stw	r3,0(r7)
 1005630:	38c00115 	stw	r3,4(r7)
 1005634:	38c00215 	stw	r3,8(r7)
 1005638:	38c00315 	stw	r3,12(r7)
 100563c:	39c00404 	addi	r7,r7,16
 1005640:	11bff936 	bltu	r2,r6,1005628 <memset+0x58>
 1005644:	008000c4 	movi	r2,3
 1005648:	1180052e 	bgeu	r2,r6,1005660 <memset+0x90>
 100564c:	31bfff04 	addi	r6,r6,-4
 1005650:	008000c4 	movi	r2,3
 1005654:	38c00015 	stw	r3,0(r7)
 1005658:	39c00104 	addi	r7,r7,4
 100565c:	11bffb36 	bltu	r2,r6,100564c <memset+0x7c>
 1005660:	3807883a 	mov	r3,r7
 1005664:	003fe006 	br	10055e8 <memset+0x18>

01005668 <__register_exitproc>:
 1005668:	defffa04 	addi	sp,sp,-24
 100566c:	00804034 	movhi	r2,256
 1005670:	109da404 	addi	r2,r2,30352
 1005674:	dc000015 	stw	r16,0(sp)
 1005678:	14000017 	ldw	r16,0(r2)
 100567c:	dd000415 	stw	r20,16(sp)
 1005680:	2829883a 	mov	r20,r5
 1005684:	81405217 	ldw	r5,328(r16)
 1005688:	dcc00315 	stw	r19,12(sp)
 100568c:	dc800215 	stw	r18,8(sp)
 1005690:	dc400115 	stw	r17,4(sp)
 1005694:	dfc00515 	stw	ra,20(sp)
 1005698:	2023883a 	mov	r17,r4
 100569c:	3027883a 	mov	r19,r6
 10056a0:	3825883a 	mov	r18,r7
 10056a4:	28002526 	beq	r5,zero,100573c <__register_exitproc+0xd4>
 10056a8:	29000117 	ldw	r4,4(r5)
 10056ac:	008007c4 	movi	r2,31
 10056b0:	11002716 	blt	r2,r4,1005750 <__register_exitproc+0xe8>
 10056b4:	8800101e 	bne	r17,zero,10056f8 <__register_exitproc+0x90>
 10056b8:	2105883a 	add	r2,r4,r4
 10056bc:	1085883a 	add	r2,r2,r2
 10056c0:	20c00044 	addi	r3,r4,1
 10056c4:	1145883a 	add	r2,r2,r5
 10056c8:	0009883a 	mov	r4,zero
 10056cc:	15000215 	stw	r20,8(r2)
 10056d0:	28c00115 	stw	r3,4(r5)
 10056d4:	2005883a 	mov	r2,r4
 10056d8:	dfc00517 	ldw	ra,20(sp)
 10056dc:	dd000417 	ldw	r20,16(sp)
 10056e0:	dcc00317 	ldw	r19,12(sp)
 10056e4:	dc800217 	ldw	r18,8(sp)
 10056e8:	dc400117 	ldw	r17,4(sp)
 10056ec:	dc000017 	ldw	r16,0(sp)
 10056f0:	dec00604 	addi	sp,sp,24
 10056f4:	f800283a 	ret
 10056f8:	29802204 	addi	r6,r5,136
 10056fc:	00800044 	movi	r2,1
 1005700:	110e983a 	sll	r7,r2,r4
 1005704:	30c04017 	ldw	r3,256(r6)
 1005708:	2105883a 	add	r2,r4,r4
 100570c:	1085883a 	add	r2,r2,r2
 1005710:	1185883a 	add	r2,r2,r6
 1005714:	19c6b03a 	or	r3,r3,r7
 1005718:	14802015 	stw	r18,128(r2)
 100571c:	14c00015 	stw	r19,0(r2)
 1005720:	00800084 	movi	r2,2
 1005724:	30c04015 	stw	r3,256(r6)
 1005728:	88bfe31e 	bne	r17,r2,10056b8 <__register_exitproc+0x50>
 100572c:	30804117 	ldw	r2,260(r6)
 1005730:	11c4b03a 	or	r2,r2,r7
 1005734:	30804115 	stw	r2,260(r6)
 1005738:	003fdf06 	br	10056b8 <__register_exitproc+0x50>
 100573c:	00804034 	movhi	r2,256
 1005740:	109e7704 	addi	r2,r2,31196
 1005744:	100b883a 	mov	r5,r2
 1005748:	80805215 	stw	r2,328(r16)
 100574c:	003fd606 	br	10056a8 <__register_exitproc+0x40>
 1005750:	00800034 	movhi	r2,0
 1005754:	10800004 	addi	r2,r2,0
 1005758:	1000021e 	bne	r2,zero,1005764 <__register_exitproc+0xfc>
 100575c:	013fffc4 	movi	r4,-1
 1005760:	003fdc06 	br	10056d4 <__register_exitproc+0x6c>
 1005764:	01006404 	movi	r4,400
 1005768:	103ee83a 	callr	r2
 100576c:	1007883a 	mov	r3,r2
 1005770:	103ffa26 	beq	r2,zero,100575c <__register_exitproc+0xf4>
 1005774:	80805217 	ldw	r2,328(r16)
 1005778:	180b883a 	mov	r5,r3
 100577c:	18000115 	stw	zero,4(r3)
 1005780:	18800015 	stw	r2,0(r3)
 1005784:	80c05215 	stw	r3,328(r16)
 1005788:	18006215 	stw	zero,392(r3)
 100578c:	18006315 	stw	zero,396(r3)
 1005790:	0009883a 	mov	r4,zero
 1005794:	883fc826 	beq	r17,zero,10056b8 <__register_exitproc+0x50>
 1005798:	003fd706 	br	10056f8 <__register_exitproc+0x90>

0100579c <register_fini>:
 100579c:	f800283a 	ret

010057a0 <__call_exitprocs>:
 10057a0:	00804034 	movhi	r2,256
 10057a4:	109da404 	addi	r2,r2,30352
 10057a8:	10800017 	ldw	r2,0(r2)
 10057ac:	defff304 	addi	sp,sp,-52
 10057b0:	df000b15 	stw	fp,44(sp)
 10057b4:	d8800115 	stw	r2,4(sp)
 10057b8:	00800034 	movhi	r2,0
 10057bc:	10800004 	addi	r2,r2,0
 10057c0:	1005003a 	cmpeq	r2,r2,zero
 10057c4:	d8800215 	stw	r2,8(sp)
 10057c8:	d8800117 	ldw	r2,4(sp)
 10057cc:	dd400815 	stw	r21,32(sp)
 10057d0:	dd000715 	stw	r20,28(sp)
 10057d4:	10805204 	addi	r2,r2,328
 10057d8:	dfc00c15 	stw	ra,48(sp)
 10057dc:	ddc00a15 	stw	r23,40(sp)
 10057e0:	dd800915 	stw	r22,36(sp)
 10057e4:	dcc00615 	stw	r19,24(sp)
 10057e8:	dc800515 	stw	r18,20(sp)
 10057ec:	dc400415 	stw	r17,16(sp)
 10057f0:	dc000315 	stw	r16,12(sp)
 10057f4:	282b883a 	mov	r21,r5
 10057f8:	2039883a 	mov	fp,r4
 10057fc:	d8800015 	stw	r2,0(sp)
 1005800:	2829003a 	cmpeq	r20,r5,zero
 1005804:	d8800117 	ldw	r2,4(sp)
 1005808:	14405217 	ldw	r17,328(r2)
 100580c:	88001026 	beq	r17,zero,1005850 <__call_exitprocs+0xb0>
 1005810:	ddc00017 	ldw	r23,0(sp)
 1005814:	88800117 	ldw	r2,4(r17)
 1005818:	8c802204 	addi	r18,r17,136
 100581c:	143fffc4 	addi	r16,r2,-1
 1005820:	80000916 	blt	r16,zero,1005848 <__call_exitprocs+0xa8>
 1005824:	05bfffc4 	movi	r22,-1
 1005828:	a000151e 	bne	r20,zero,1005880 <__call_exitprocs+0xe0>
 100582c:	8409883a 	add	r4,r16,r16
 1005830:	2105883a 	add	r2,r4,r4
 1005834:	1485883a 	add	r2,r2,r18
 1005838:	10c02017 	ldw	r3,128(r2)
 100583c:	a8c01126 	beq	r21,r3,1005884 <__call_exitprocs+0xe4>
 1005840:	843fffc4 	addi	r16,r16,-1
 1005844:	85bff81e 	bne	r16,r22,1005828 <__call_exitprocs+0x88>
 1005848:	d8800217 	ldw	r2,8(sp)
 100584c:	10003126 	beq	r2,zero,1005914 <__call_exitprocs+0x174>
 1005850:	dfc00c17 	ldw	ra,48(sp)
 1005854:	df000b17 	ldw	fp,44(sp)
 1005858:	ddc00a17 	ldw	r23,40(sp)
 100585c:	dd800917 	ldw	r22,36(sp)
 1005860:	dd400817 	ldw	r21,32(sp)
 1005864:	dd000717 	ldw	r20,28(sp)
 1005868:	dcc00617 	ldw	r19,24(sp)
 100586c:	dc800517 	ldw	r18,20(sp)
 1005870:	dc400417 	ldw	r17,16(sp)
 1005874:	dc000317 	ldw	r16,12(sp)
 1005878:	dec00d04 	addi	sp,sp,52
 100587c:	f800283a 	ret
 1005880:	8409883a 	add	r4,r16,r16
 1005884:	88c00117 	ldw	r3,4(r17)
 1005888:	2105883a 	add	r2,r4,r4
 100588c:	1445883a 	add	r2,r2,r17
 1005890:	18ffffc4 	addi	r3,r3,-1
 1005894:	11800217 	ldw	r6,8(r2)
 1005898:	1c001526 	beq	r3,r16,10058f0 <__call_exitprocs+0x150>
 100589c:	10000215 	stw	zero,8(r2)
 10058a0:	303fe726 	beq	r6,zero,1005840 <__call_exitprocs+0xa0>
 10058a4:	00c00044 	movi	r3,1
 10058a8:	1c06983a 	sll	r3,r3,r16
 10058ac:	90804017 	ldw	r2,256(r18)
 10058b0:	8cc00117 	ldw	r19,4(r17)
 10058b4:	1884703a 	and	r2,r3,r2
 10058b8:	10001426 	beq	r2,zero,100590c <__call_exitprocs+0x16c>
 10058bc:	90804117 	ldw	r2,260(r18)
 10058c0:	1884703a 	and	r2,r3,r2
 10058c4:	10000c1e 	bne	r2,zero,10058f8 <__call_exitprocs+0x158>
 10058c8:	2105883a 	add	r2,r4,r4
 10058cc:	1485883a 	add	r2,r2,r18
 10058d0:	11400017 	ldw	r5,0(r2)
 10058d4:	e009883a 	mov	r4,fp
 10058d8:	303ee83a 	callr	r6
 10058dc:	88800117 	ldw	r2,4(r17)
 10058e0:	98bfc81e 	bne	r19,r2,1005804 <__call_exitprocs+0x64>
 10058e4:	b8800017 	ldw	r2,0(r23)
 10058e8:	147fd526 	beq	r2,r17,1005840 <__call_exitprocs+0xa0>
 10058ec:	003fc506 	br	1005804 <__call_exitprocs+0x64>
 10058f0:	8c000115 	stw	r16,4(r17)
 10058f4:	003fea06 	br	10058a0 <__call_exitprocs+0x100>
 10058f8:	2105883a 	add	r2,r4,r4
 10058fc:	1485883a 	add	r2,r2,r18
 1005900:	11000017 	ldw	r4,0(r2)
 1005904:	303ee83a 	callr	r6
 1005908:	003ff406 	br	10058dc <__call_exitprocs+0x13c>
 100590c:	303ee83a 	callr	r6
 1005910:	003ff206 	br	10058dc <__call_exitprocs+0x13c>
 1005914:	88800117 	ldw	r2,4(r17)
 1005918:	1000081e 	bne	r2,zero,100593c <__call_exitprocs+0x19c>
 100591c:	89000017 	ldw	r4,0(r17)
 1005920:	20000726 	beq	r4,zero,1005940 <__call_exitprocs+0x1a0>
 1005924:	b9000015 	stw	r4,0(r23)
 1005928:	8809883a 	mov	r4,r17
 100592c:	00000000 	call	0 <__alt_mem_sram_0>
 1005930:	bc400017 	ldw	r17,0(r23)
 1005934:	883fb71e 	bne	r17,zero,1005814 <__call_exitprocs+0x74>
 1005938:	003fc506 	br	1005850 <__call_exitprocs+0xb0>
 100593c:	89000017 	ldw	r4,0(r17)
 1005940:	882f883a 	mov	r23,r17
 1005944:	2023883a 	mov	r17,r4
 1005948:	883fb21e 	bne	r17,zero,1005814 <__call_exitprocs+0x74>
 100594c:	003fc006 	br	1005850 <__call_exitprocs+0xb0>

01005950 <_exit>:
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 1005950:	20000226 	beq	r4,zero,100595c <_exit+0xc>
    ALT_SIM_FAIL();
 1005954:	002af070 	cmpltui	zero,zero,43969
 1005958:	003fff06 	br	1005958 <_exit+0x8>
  } else {
    ALT_SIM_PASS();
 100595c:	002af0b0 	cmpltui	zero,zero,43970
 1005960:	003ffd06 	br	1005958 <_exit+0x8>
 1005964:	0100579c 	xori	r4,zero,350
