key.v,verilog,xil_defaultlib,../../../../bighomework.srcs/sources_1/ip/key_0/key.v,
key_0.v,verilog,xil_defaultlib,../../../../bighomework.srcs/sources_1/ip/key_0/sim/key_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
