%-------------------------------------------------------------------------------
%	SECTION TITLE
%-------------------------------------------------------------------------------
\cvsection{Projects}


%-------------------------------------------------------------------------------
%	CONTENT
%-------------------------------------------------------------------------------
\begin{cventries}

%---------------------------------------------------------
  \cventry
    {Master's degree thesis} % Organisation
    {\href{https://github.com/Luca-Dalmasso/Thesis}{MC2101: A RISC-V-based Microcontroller for Security Assessment and Training}} % Project
    {Politecnico di Torino, IT} % Location
    {2022} % Date(s)
    {
      \begin{cvitems} % Description(s) of project
        \item{RTL design of the bus infrastructure, memory and peripherals of a RISC-V microcontroller}
        \item{Software design of system libraries and test programs to evaluate the system on FPGA.}
      \end{cvitems}
    }
    
%---------------------------------------------------------
  \cventry
    {Testing and Fault Tolerance course project} % Organisation
    {\href{https://github.com/Luca-Dalmasso/RISCV_LBIST}{Design of a LBIST circuit for testing the RI5CY processor}} % Project
    {Politecnico di Torino, IT} % Location
    {2022} % Date(s)
    {
      \begin{cvitems} % Description(s) of project
        \item{Design of a synthesizable Logic build-in self-test (LBIST) for a RISC-V processor for power-on testing}.
        \item{Adoption of Test-per-Scan methodology optimised for area, timing and complexity reduction for testing big sequential circuits.}
      \end{cvitems}
    }

%---------------------------------------------------------
  \cventry
    {Microelectronic Systems course project} % Organisation
    {\href{https://github.com/Luca-Dalmasso/DLX}{Design of a 4-Stage pipelined RISC processor}} % Project
    {Politecnico di Torino, IT} % Location
    {2021} % Date(s)
    {
      \begin{cvitems} % Description(s) of project
        \item{Implemented complex arithmetic blocks from Pentium 4 and UltraSPARC T2 processors, Hazard Detection features and Clock Gating technique.}
      \end{cvitems}
    }

%---------------------------------------------------------
\end{cventries}
