$date
	Mon May 19 09:39:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_gates $end
$var wire 1 ! Y_xor $end
$var wire 1 " Y_or $end
$var wire 1 # Y_not $end
$var wire 1 $ Y_and $end
$var reg 1 % A $end
$var reg 1 & B $end
$scope module uut_and $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 $ Y $end
$upscope $end
$scope module uut_not $end
$var wire 1 % A $end
$var wire 1 # Y $end
$upscope $end
$scope module uut_or $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 " Y $end
$upscope $end
$scope module uut_xor $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
1#
0"
0!
$end
#10000
1"
1!
1&
#20000
0#
0&
1%
#30000
1$
0!
1&
#40000
