

================================================================
== Vitis HLS Report for 'fft_64pt_Pipeline_VITIS_LOOP_281_3'
================================================================
* Date:           Sun Aug 31 16:41:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_281_3  |       83|       83|         9|          5|          5|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body67"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [radixfft/core.cpp:292]   --->   Operation 15 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln281 = icmp_eq  i5 %k_1, i5 16" [radixfft/core.cpp:281]   --->   Operation 16 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln281 = add i5 %k_1, i5 1" [radixfft/core.cpp:281]   --->   Operation 18 'add' 'add_ln281' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln281, void %for.body67.split, void %for.end116.exitStub" [radixfft/core.cpp:281]   --->   Operation 19 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i5 %k_1" [radixfft/core.cpp:281]   --->   Operation 20 'zext' 'zext_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln281_1 = trunc i5 %k_1" [radixfft/core.cpp:281]   --->   Operation 21 'trunc' 'trunc_ln281_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln281" [radixfft/core.cpp:79]   --->   Operation 22 'getelementptr' 'TWIDDLE_REAL_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%w_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 23 'load' 'w_real_V' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln281" [radixfft/core.cpp:80]   --->   Operation 24 'getelementptr' 'TWIDDLE_IMAG_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%w_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 25 'load' 'w_imag_V' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i2 %trunc_ln281_1" [radixfft/core.cpp:286]   --->   Operation 26 'zext' 'zext_ln286' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%o1_out_real_V_addr = getelementptr i32 %o1_out_real_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 27 'getelementptr' 'o1_out_real_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%o1_out_real_V_1_addr = getelementptr i32 %o1_out_real_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 28 'getelementptr' 'o1_out_real_V_1_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%o1_out_real_V_2_addr = getelementptr i32 %o1_out_real_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 29 'getelementptr' 'o1_out_real_V_2_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%o1_out_real_V_3_addr = getelementptr i32 %o1_out_real_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 30 'getelementptr' 'o1_out_real_V_3_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%o1_out_imag_V_addr = getelementptr i32 %o1_out_imag_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 31 'getelementptr' 'o1_out_imag_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%o1_out_imag_V_1_addr = getelementptr i32 %o1_out_imag_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 32 'getelementptr' 'o1_out_imag_V_1_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%o1_out_imag_V_2_addr = getelementptr i32 %o1_out_imag_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 33 'getelementptr' 'o1_out_imag_V_2_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%o1_out_imag_V_3_addr = getelementptr i32 %o1_out_imag_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 34 'getelementptr' 'o1_out_imag_V_3_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%o1_out_real_V_load = load i2 %o1_out_real_V_addr" [radixfft/core.cpp:286]   --->   Operation 35 'load' 'o1_out_real_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%o1_out_real_V_1_load = load i2 %o1_out_real_V_1_addr" [radixfft/core.cpp:286]   --->   Operation 36 'load' 'o1_out_real_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%o1_out_real_V_2_load = load i2 %o1_out_real_V_2_addr" [radixfft/core.cpp:286]   --->   Operation 37 'load' 'o1_out_real_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%o1_out_real_V_3_load = load i2 %o1_out_real_V_3_addr" [radixfft/core.cpp:286]   --->   Operation 38 'load' 'o1_out_real_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%o1_out_imag_V_load = load i2 %o1_out_imag_V_addr" [radixfft/core.cpp:286]   --->   Operation 39 'load' 'o1_out_imag_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%o1_out_imag_V_1_load = load i2 %o1_out_imag_V_1_addr" [radixfft/core.cpp:286]   --->   Operation 40 'load' 'o1_out_imag_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%o1_out_imag_V_2_load = load i2 %o1_out_imag_V_2_addr" [radixfft/core.cpp:286]   --->   Operation 41 'load' 'o1_out_imag_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%o1_out_imag_V_3_load = load i2 %o1_out_imag_V_3_addr" [radixfft/core.cpp:286]   --->   Operation 42 'load' 'o1_out_imag_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%o2_out_real_V_addr = getelementptr i32 %o2_out_real_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 43 'getelementptr' 'o2_out_real_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%o2_out_real_V_1_addr = getelementptr i32 %o2_out_real_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 44 'getelementptr' 'o2_out_real_V_1_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%o2_out_real_V_2_addr = getelementptr i32 %o2_out_real_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 45 'getelementptr' 'o2_out_real_V_2_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%o2_out_real_V_3_addr = getelementptr i32 %o2_out_real_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 46 'getelementptr' 'o2_out_real_V_3_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%o2_out_imag_V_addr = getelementptr i32 %o2_out_imag_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 47 'getelementptr' 'o2_out_imag_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%o2_out_imag_V_1_addr = getelementptr i32 %o2_out_imag_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 48 'getelementptr' 'o2_out_imag_V_1_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%o2_out_imag_V_2_addr = getelementptr i32 %o2_out_imag_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 49 'getelementptr' 'o2_out_imag_V_2_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%o2_out_imag_V_3_addr = getelementptr i32 %o2_out_imag_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 50 'getelementptr' 'o2_out_imag_V_3_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%o2_out_real_V_load = load i2 %o2_out_real_V_addr" [radixfft/core.cpp:287]   --->   Operation 51 'load' 'o2_out_real_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%o2_out_real_V_1_load = load i2 %o2_out_real_V_1_addr" [radixfft/core.cpp:287]   --->   Operation 52 'load' 'o2_out_real_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%o2_out_real_V_2_load = load i2 %o2_out_real_V_2_addr" [radixfft/core.cpp:287]   --->   Operation 53 'load' 'o2_out_real_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%o2_out_real_V_3_load = load i2 %o2_out_real_V_3_addr" [radixfft/core.cpp:287]   --->   Operation 54 'load' 'o2_out_real_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%o2_out_imag_V_load = load i2 %o2_out_imag_V_addr" [radixfft/core.cpp:287]   --->   Operation 55 'load' 'o2_out_imag_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%o2_out_imag_V_1_load = load i2 %o2_out_imag_V_1_addr" [radixfft/core.cpp:287]   --->   Operation 56 'load' 'o2_out_imag_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%o2_out_imag_V_2_load = load i2 %o2_out_imag_V_2_addr" [radixfft/core.cpp:287]   --->   Operation 57 'load' 'o2_out_imag_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%o2_out_imag_V_3_load = load i2 %o2_out_imag_V_3_addr" [radixfft/core.cpp:287]   --->   Operation 58 'load' 'o2_out_imag_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln281 = store i5 %add_ln281, i5 %k" [radixfft/core.cpp:281]   --->   Operation 59 'store' 'store_ln281' <Predicate = (!icmp_ln281)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln281 = br void %for.body67" [radixfft/core.cpp:281]   --->   Operation 60 'br' 'br_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i5 %k_1" [radixfft/core.cpp:281]   --->   Operation 61 'trunc' 'trunc_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln281_1 = zext i5 %k_1" [radixfft/core.cpp:281]   --->   Operation 62 'zext' 'zext_ln281_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%w_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 63 'load' 'w_real_V' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%w_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 64 'load' 'w_imag_V' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i5 %k_1" [radixfft/core.cpp:284]   --->   Operation 65 'trunc' 'trunc_ln284' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln284, i2 0" [radixfft/core.cpp:284]   --->   Operation 66 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.82ns)   --->   "%sub_ln284 = sub i6 %shl_ln2, i6 %zext_ln281_1" [radixfft/core.cpp:284]   --->   Operation 67 'sub' 'sub_ln284' <Predicate = (!icmp_ln281)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %sub_ln284" [radixfft/core.cpp:79]   --->   Operation 68 'zext' 'zext_ln79' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr_1 = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:79]   --->   Operation 69 'getelementptr' 'TWIDDLE_REAL_V_addr_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%w_real_V_1 = load i6 %TWIDDLE_REAL_V_addr_1" [radixfft/core.cpp:79]   --->   Operation 70 'load' 'w_real_V_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr_1 = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:80]   --->   Operation 71 'getelementptr' 'TWIDDLE_IMAG_V_addr_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%w_imag_V_1 = load i6 %TWIDDLE_IMAG_V_addr_1" [radixfft/core.cpp:80]   --->   Operation 72 'load' 'w_imag_V_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln286_cast = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %k_1, i32 2, i32 3" [radixfft/core.cpp:292]   --->   Operation 73 'partselect' 'lshr_ln286_cast' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%o1_out_real_V_load = load i2 %o1_out_real_V_addr" [radixfft/core.cpp:286]   --->   Operation 74 'load' 'o1_out_real_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 75 [1/2] (2.32ns)   --->   "%o1_out_real_V_1_load = load i2 %o1_out_real_V_1_addr" [radixfft/core.cpp:286]   --->   Operation 75 'load' 'o1_out_real_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%o1_out_real_V_2_load = load i2 %o1_out_real_V_2_addr" [radixfft/core.cpp:286]   --->   Operation 76 'load' 'o1_out_real_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 77 [1/2] (2.32ns)   --->   "%o1_out_real_V_3_load = load i2 %o1_out_real_V_3_addr" [radixfft/core.cpp:286]   --->   Operation 77 'load' 'o1_out_real_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 78 [1/1] (1.82ns)   --->   "%b_real_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %o1_out_real_V_load, i32 %o1_out_real_V_1_load, i32 %o1_out_real_V_2_load, i32 %o1_out_real_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:286]   --->   Operation 78 'mux' 'b_real_V' <Predicate = (!icmp_ln281)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%o1_out_imag_V_load = load i2 %o1_out_imag_V_addr" [radixfft/core.cpp:286]   --->   Operation 79 'load' 'o1_out_imag_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 80 [1/2] (2.32ns)   --->   "%o1_out_imag_V_1_load = load i2 %o1_out_imag_V_1_addr" [radixfft/core.cpp:286]   --->   Operation 80 'load' 'o1_out_imag_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%o1_out_imag_V_2_load = load i2 %o1_out_imag_V_2_addr" [radixfft/core.cpp:286]   --->   Operation 81 'load' 'o1_out_imag_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 82 [1/2] (2.32ns)   --->   "%o1_out_imag_V_3_load = load i2 %o1_out_imag_V_3_addr" [radixfft/core.cpp:286]   --->   Operation 82 'load' 'o1_out_imag_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 83 [1/1] (1.82ns)   --->   "%b_imag_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %o1_out_imag_V_load, i32 %o1_out_imag_V_1_load, i32 %o1_out_imag_V_2_load, i32 %o1_out_imag_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:286]   --->   Operation 83 'mux' 'b_imag_V' <Predicate = (!icmp_ln281)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%o2_out_real_V_load = load i2 %o2_out_real_V_addr" [radixfft/core.cpp:287]   --->   Operation 84 'load' 'o2_out_real_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%o2_out_real_V_1_load = load i2 %o2_out_real_V_1_addr" [radixfft/core.cpp:287]   --->   Operation 85 'load' 'o2_out_real_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%o2_out_real_V_2_load = load i2 %o2_out_real_V_2_addr" [radixfft/core.cpp:287]   --->   Operation 86 'load' 'o2_out_real_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 87 [1/2] (2.32ns)   --->   "%o2_out_real_V_3_load = load i2 %o2_out_real_V_3_addr" [radixfft/core.cpp:287]   --->   Operation 87 'load' 'o2_out_real_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 88 [1/1] (1.82ns)   --->   "%b_real_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %o2_out_real_V_load, i32 %o2_out_real_V_1_load, i32 %o2_out_real_V_2_load, i32 %o2_out_real_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:287]   --->   Operation 88 'mux' 'b_real_V_1' <Predicate = (!icmp_ln281)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/2] (2.32ns)   --->   "%o2_out_imag_V_load = load i2 %o2_out_imag_V_addr" [radixfft/core.cpp:287]   --->   Operation 89 'load' 'o2_out_imag_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 90 [1/2] (2.32ns)   --->   "%o2_out_imag_V_1_load = load i2 %o2_out_imag_V_1_addr" [radixfft/core.cpp:287]   --->   Operation 90 'load' 'o2_out_imag_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 91 [1/2] (2.32ns)   --->   "%o2_out_imag_V_2_load = load i2 %o2_out_imag_V_2_addr" [radixfft/core.cpp:287]   --->   Operation 91 'load' 'o2_out_imag_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 92 [1/2] (2.32ns)   --->   "%o2_out_imag_V_3_load = load i2 %o2_out_imag_V_3_addr" [radixfft/core.cpp:287]   --->   Operation 92 'load' 'o2_out_imag_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 93 [1/1] (1.82ns)   --->   "%b_imag_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %o2_out_imag_V_load, i32 %o2_out_imag_V_1_load, i32 %o2_out_imag_V_2_load, i32 %o2_out_imag_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:287]   --->   Operation 93 'mux' 'b_imag_V_1' <Predicate = (!icmp_ln281)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k_1, i32 3" [radixfft/core.cpp:292]   --->   Operation 94 'bitselect' 'tmp' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %tmp, void %arrayidx85.18.case.0, void %arrayidx85.18.case.1" [radixfft/core.cpp:292]   --->   Operation 95 'br' 'br_ln292' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %tmp, void %arrayidx113.114.case.6, void %arrayidx113.114.case.7" [radixfft/core.cpp:293]   --->   Operation 96 'br' 'br_ln293' <Predicate = (!icmp_ln281)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%w_real_V_1 = load i6 %TWIDDLE_REAL_V_addr_1" [radixfft/core.cpp:79]   --->   Operation 97 'load' 'w_real_V_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%w_imag_V_1 = load i6 %TWIDDLE_IMAG_V_addr_1" [radixfft/core.cpp:80]   --->   Operation 98 'load' 'w_imag_V_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %b_real_V"   --->   Operation 99 'sext' 'sext_ln1273' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i18 %w_real_V"   --->   Operation 100 'sext' 'sext_ln1273_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i32 %b_imag_V"   --->   Operation 101 'sext' 'sext_ln1273_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i18 %w_imag_V"   --->   Operation 102 'sext' 'sext_ln1273_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_1"   --->   Operation 103 'mul' 'mul_ln813' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [2/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_2, i48 %sext_ln1273_3"   --->   Operation 104 'mul' 'mul_ln1348' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 105 [1/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_1"   --->   Operation 105 'mul' 'mul_ln813' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_2, i48 %sext_ln1273_3"   --->   Operation 106 'mul' 'mul_ln1348' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [2/2] (6.91ns)   --->   "%mul_ln813_1 = mul i48 %sext_ln1273, i48 %sext_ln1273_3"   --->   Operation 107 'mul' 'mul_ln813_1' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [2/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273_2, i48 %sext_ln1273_1"   --->   Operation 108 'mul' 'mul_ln1347' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 234 'ret' 'ret_ln0' <Predicate = (icmp_ln281)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 109 [1/1] (3.10ns)   --->   "%ret_V = sub i48 %mul_ln813, i48 %mul_ln1348"   --->   Operation 109 'sub' 'ret_V' <Predicate = (!icmp_ln281)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%r_real_V_8 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47"   --->   Operation 110 'partselect' 'r_real_V_8' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 111 [1/2] (6.91ns)   --->   "%mul_ln813_1 = mul i48 %sext_ln1273, i48 %sext_ln1273_3"   --->   Operation 111 'mul' 'mul_ln813_1' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273_2, i48 %sext_ln1273_1"   --->   Operation 112 'mul' 'mul_ln1347' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i32 %b_real_V_1"   --->   Operation 113 'sext' 'sext_ln1273_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i18 %w_real_V_1"   --->   Operation 114 'sext' 'sext_ln1273_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i32 %b_imag_V_1"   --->   Operation 115 'sext' 'sext_ln1273_6' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i18 %w_imag_V_1"   --->   Operation 116 'sext' 'sext_ln1273_7' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 117 [2/2] (6.91ns)   --->   "%mul_ln813_2 = mul i48 %sext_ln1273_4, i48 %sext_ln1273_5"   --->   Operation 117 'mul' 'mul_ln813_2' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [2/2] (6.91ns)   --->   "%mul_ln1348_1 = mul i48 %sext_ln1273_6, i48 %sext_ln1273_7"   --->   Operation 118 'mul' 'mul_ln1348_1' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 119 [1/1] (3.10ns)   --->   "%ret_V_1 = add i48 %mul_ln1347, i48 %mul_ln813_1"   --->   Operation 119 'add' 'ret_V_1' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%r_imag_V_11 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_1, i32 16, i32 47"   --->   Operation 120 'partselect' 'r_imag_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/2] (6.91ns)   --->   "%mul_ln813_2 = mul i48 %sext_ln1273_4, i48 %sext_ln1273_5"   --->   Operation 121 'mul' 'mul_ln813_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/2] (6.91ns)   --->   "%mul_ln1348_1 = mul i48 %sext_ln1273_6, i48 %sext_ln1273_7"   --->   Operation 122 'mul' 'mul_ln1348_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [2/2] (6.91ns)   --->   "%mul_ln813_3 = mul i48 %sext_ln1273_4, i48 %sext_ln1273_7"   --->   Operation 123 'mul' 'mul_ln813_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [2/2] (6.91ns)   --->   "%mul_ln1347_1 = mul i48 %sext_ln1273_6, i48 %sext_ln1273_5"   --->   Operation 124 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%e_out_real_V_addr = getelementptr i32 %e_out_real_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 125 'getelementptr' 'e_out_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%e_out_real_V_1_addr = getelementptr i32 %e_out_real_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 126 'getelementptr' 'e_out_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%e_out_real_V_2_addr = getelementptr i32 %e_out_real_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 127 'getelementptr' 'e_out_real_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%e_out_real_V_3_addr = getelementptr i32 %e_out_real_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 128 'getelementptr' 'e_out_real_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%e_out_imag_V_addr = getelementptr i32 %e_out_imag_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 129 'getelementptr' 'e_out_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%e_out_imag_V_1_addr = getelementptr i32 %e_out_imag_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 130 'getelementptr' 'e_out_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%e_out_imag_V_2_addr = getelementptr i32 %e_out_imag_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 131 'getelementptr' 'e_out_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%e_out_imag_V_3_addr = getelementptr i32 %e_out_imag_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 132 'getelementptr' 'e_out_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (2.32ns)   --->   "%e_out_real_V_load = load i2 %e_out_real_V_addr" [radixfft/core.cpp:292]   --->   Operation 133 'load' 'e_out_real_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%e_out_real_V_1_load = load i2 %e_out_real_V_1_addr" [radixfft/core.cpp:292]   --->   Operation 134 'load' 'e_out_real_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 135 [2/2] (2.32ns)   --->   "%e_out_real_V_2_load = load i2 %e_out_real_V_2_addr" [radixfft/core.cpp:292]   --->   Operation 135 'load' 'e_out_real_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 136 [2/2] (2.32ns)   --->   "%e_out_real_V_3_load = load i2 %e_out_real_V_3_addr" [radixfft/core.cpp:292]   --->   Operation 136 'load' 'e_out_real_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 137 [2/2] (2.32ns)   --->   "%e_out_imag_V_load = load i2 %e_out_imag_V_addr" [radixfft/core.cpp:292]   --->   Operation 137 'load' 'e_out_imag_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 138 [2/2] (2.32ns)   --->   "%e_out_imag_V_1_load = load i2 %e_out_imag_V_1_addr" [radixfft/core.cpp:292]   --->   Operation 138 'load' 'e_out_imag_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 139 [2/2] (2.32ns)   --->   "%e_out_imag_V_2_load = load i2 %e_out_imag_V_2_addr" [radixfft/core.cpp:292]   --->   Operation 139 'load' 'e_out_imag_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 140 [2/2] (2.32ns)   --->   "%e_out_imag_V_3_load = load i2 %e_out_imag_V_3_addr" [radixfft/core.cpp:292]   --->   Operation 140 'load' 'e_out_imag_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%e_out_real_V_4_addr = getelementptr i32 %e_out_real_V_4, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 141 'getelementptr' 'e_out_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%e_out_real_V_5_addr = getelementptr i32 %e_out_real_V_5, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 142 'getelementptr' 'e_out_real_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%e_out_real_V_6_addr = getelementptr i32 %e_out_real_V_6, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 143 'getelementptr' 'e_out_real_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%e_out_real_V_7_addr = getelementptr i32 %e_out_real_V_7, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 144 'getelementptr' 'e_out_real_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%e_out_imag_V_4_addr = getelementptr i32 %e_out_imag_V_4, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 145 'getelementptr' 'e_out_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%e_out_imag_V_5_addr = getelementptr i32 %e_out_imag_V_5, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 146 'getelementptr' 'e_out_imag_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%e_out_imag_V_6_addr = getelementptr i32 %e_out_imag_V_6, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 147 'getelementptr' 'e_out_imag_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%e_out_imag_V_7_addr = getelementptr i32 %e_out_imag_V_7, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 148 'getelementptr' 'e_out_imag_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (2.32ns)   --->   "%e_out_real_V_4_load = load i2 %e_out_real_V_4_addr" [radixfft/core.cpp:293]   --->   Operation 149 'load' 'e_out_real_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 150 [2/2] (2.32ns)   --->   "%e_out_real_V_5_load = load i2 %e_out_real_V_5_addr" [radixfft/core.cpp:293]   --->   Operation 150 'load' 'e_out_real_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 151 [2/2] (2.32ns)   --->   "%e_out_real_V_6_load = load i2 %e_out_real_V_6_addr" [radixfft/core.cpp:293]   --->   Operation 151 'load' 'e_out_real_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 152 [2/2] (2.32ns)   --->   "%e_out_real_V_7_load = load i2 %e_out_real_V_7_addr" [radixfft/core.cpp:293]   --->   Operation 152 'load' 'e_out_real_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 153 [2/2] (2.32ns)   --->   "%e_out_imag_V_4_load = load i2 %e_out_imag_V_4_addr" [radixfft/core.cpp:293]   --->   Operation 153 'load' 'e_out_imag_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 154 [2/2] (2.32ns)   --->   "%e_out_imag_V_5_load = load i2 %e_out_imag_V_5_addr" [radixfft/core.cpp:293]   --->   Operation 154 'load' 'e_out_imag_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 155 [2/2] (2.32ns)   --->   "%e_out_imag_V_6_load = load i2 %e_out_imag_V_6_addr" [radixfft/core.cpp:293]   --->   Operation 155 'load' 'e_out_imag_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 156 [2/2] (2.32ns)   --->   "%e_out_imag_V_7_load = load i2 %e_out_imag_V_7_addr" [radixfft/core.cpp:293]   --->   Operation 156 'load' 'e_out_imag_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 157 [1/1] (3.10ns)   --->   "%ret_V_2 = sub i48 %mul_ln813_2, i48 %mul_ln1348_1"   --->   Operation 157 'sub' 'ret_V_2' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%r_real_V_9 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_2, i32 16, i32 47"   --->   Operation 158 'partselect' 'r_real_V_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/2] (6.91ns)   --->   "%mul_ln813_3 = mul i48 %sext_ln1273_4, i48 %sext_ln1273_7"   --->   Operation 159 'mul' 'mul_ln813_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/2] (6.91ns)   --->   "%mul_ln1347_1 = mul i48 %sext_ln1273_6, i48 %sext_ln1273_5"   --->   Operation 160 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (2.55ns)   --->   "%b_real_V_3 = add i32 %r_real_V_9, i32 %r_real_V_8"   --->   Operation 161 'add' 'b_real_V_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (2.55ns)   --->   "%a_real_V_6 = sub i32 %r_real_V_8, i32 %r_real_V_9"   --->   Operation 162 'sub' 'a_real_V_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/2] (2.32ns)   --->   "%e_out_real_V_load = load i2 %e_out_real_V_addr" [radixfft/core.cpp:292]   --->   Operation 163 'load' 'e_out_real_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 164 [1/2] (2.32ns)   --->   "%e_out_real_V_1_load = load i2 %e_out_real_V_1_addr" [radixfft/core.cpp:292]   --->   Operation 164 'load' 'e_out_real_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 165 [1/2] (2.32ns)   --->   "%e_out_real_V_2_load = load i2 %e_out_real_V_2_addr" [radixfft/core.cpp:292]   --->   Operation 165 'load' 'e_out_real_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 166 [1/2] (2.32ns)   --->   "%e_out_real_V_3_load = load i2 %e_out_real_V_3_addr" [radixfft/core.cpp:292]   --->   Operation 166 'load' 'e_out_real_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 167 [1/1] (1.82ns)   --->   "%a_real_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %e_out_real_V_load, i32 %e_out_real_V_1_load, i32 %e_out_real_V_2_load, i32 %e_out_real_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:292]   --->   Operation 167 'mux' 'a_real_V_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/2] (2.32ns)   --->   "%e_out_imag_V_load = load i2 %e_out_imag_V_addr" [radixfft/core.cpp:292]   --->   Operation 168 'load' 'e_out_imag_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 169 [1/2] (2.32ns)   --->   "%e_out_imag_V_1_load = load i2 %e_out_imag_V_1_addr" [radixfft/core.cpp:292]   --->   Operation 169 'load' 'e_out_imag_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 170 [1/2] (2.32ns)   --->   "%e_out_imag_V_2_load = load i2 %e_out_imag_V_2_addr" [radixfft/core.cpp:292]   --->   Operation 170 'load' 'e_out_imag_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 171 [1/2] (2.32ns)   --->   "%e_out_imag_V_3_load = load i2 %e_out_imag_V_3_addr" [radixfft/core.cpp:292]   --->   Operation 171 'load' 'e_out_imag_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 172 [1/1] (1.82ns)   --->   "%a_imag_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %e_out_imag_V_load, i32 %e_out_imag_V_1_load, i32 %e_out_imag_V_2_load, i32 %e_out_imag_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:292]   --->   Operation 172 'mux' 'a_imag_V_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/2] (2.32ns)   --->   "%e_out_real_V_4_load = load i2 %e_out_real_V_4_addr" [radixfft/core.cpp:293]   --->   Operation 173 'load' 'e_out_real_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 174 [1/2] (2.32ns)   --->   "%e_out_real_V_5_load = load i2 %e_out_real_V_5_addr" [radixfft/core.cpp:293]   --->   Operation 174 'load' 'e_out_real_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 175 [1/2] (2.32ns)   --->   "%e_out_real_V_6_load = load i2 %e_out_real_V_6_addr" [radixfft/core.cpp:293]   --->   Operation 175 'load' 'e_out_real_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 176 [1/2] (2.32ns)   --->   "%e_out_real_V_7_load = load i2 %e_out_real_V_7_addr" [radixfft/core.cpp:293]   --->   Operation 176 'load' 'e_out_real_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 177 [1/1] (1.82ns)   --->   "%a_real_V_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %e_out_real_V_4_load, i32 %e_out_real_V_5_load, i32 %e_out_real_V_6_load, i32 %e_out_real_V_7_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:293]   --->   Operation 177 'mux' 'a_real_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/2] (2.32ns)   --->   "%e_out_imag_V_4_load = load i2 %e_out_imag_V_4_addr" [radixfft/core.cpp:293]   --->   Operation 178 'load' 'e_out_imag_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 179 [1/2] (2.32ns)   --->   "%e_out_imag_V_5_load = load i2 %e_out_imag_V_5_addr" [radixfft/core.cpp:293]   --->   Operation 179 'load' 'e_out_imag_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 180 [1/2] (2.32ns)   --->   "%e_out_imag_V_6_load = load i2 %e_out_imag_V_6_addr" [radixfft/core.cpp:293]   --->   Operation 180 'load' 'e_out_imag_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 181 [1/2] (2.32ns)   --->   "%e_out_imag_V_7_load = load i2 %e_out_imag_V_7_addr" [radixfft/core.cpp:293]   --->   Operation 181 'load' 'e_out_imag_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 182 [1/1] (1.82ns)   --->   "%a_imag_V_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %e_out_imag_V_4_load, i32 %e_out_imag_V_5_load, i32 %e_out_imag_V_6_load, i32 %e_out_imag_V_7_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:293]   --->   Operation 182 'mux' 'a_imag_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.65>
ST_8 : Operation 183 [1/1] (3.10ns)   --->   "%ret_V_3 = add i48 %mul_ln1347_1, i48 %mul_ln813_3"   --->   Operation 183 'add' 'ret_V_3' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%r_imag_V_12 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_3, i32 16, i32 47"   --->   Operation 184 'partselect' 'r_imag_V_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (2.55ns)   --->   "%b_imag_V_3 = add i32 %r_imag_V_12, i32 %r_imag_V_11"   --->   Operation 185 'add' 'b_imag_V_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (2.55ns)   --->   "%a_imag_V_2 = sub i32 %r_imag_V_11, i32 %r_imag_V_12"   --->   Operation 186 'sub' 'a_imag_V_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (2.55ns)   --->   "%r_real_V = add i32 %a_real_V_1, i32 %b_real_V_3"   --->   Operation 187 'add' 'r_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i3 %trunc_ln281" [radixfft/core.cpp:292]   --->   Operation 188 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%out_real_0_addr = getelementptr i32 %out_real_0, i64 0, i64 %zext_ln292" [radixfft/core.cpp:292]   --->   Operation 189 'getelementptr' 'out_real_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%out_real_1_addr = getelementptr i32 %out_real_1, i64 0, i64 %zext_ln292" [radixfft/core.cpp:292]   --->   Operation 190 'getelementptr' 'out_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln292 = store i32 %r_real_V, i3 %out_real_0_addr" [radixfft/core.cpp:292]   --->   Operation 191 'store' 'store_ln292' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln292 = store i32 %r_real_V, i3 %out_real_1_addr" [radixfft/core.cpp:292]   --->   Operation 192 'store' 'store_ln292' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 193 [1/1] (2.55ns)   --->   "%r_imag_V_6 = sub i32 %a_imag_V_3, i32 %a_real_V_6"   --->   Operation 193 'sub' 'r_imag_V_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%out_imag_2_addr = getelementptr i32 %out_imag_2, i64 0, i64 %zext_ln292" [radixfft/core.cpp:293]   --->   Operation 194 'getelementptr' 'out_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%out_imag_3_addr = getelementptr i32 %out_imag_3, i64 0, i64 %zext_ln292" [radixfft/core.cpp:293]   --->   Operation 195 'getelementptr' 'out_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (2.55ns)   --->   "%r_real_V_6 = sub i32 %a_real_V_1, i32 %b_real_V_3"   --->   Operation 196 'sub' 'r_real_V_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%out_real_4_addr = getelementptr i32 %out_real_4, i64 0, i64 %zext_ln292" [radixfft/core.cpp:294]   --->   Operation 197 'getelementptr' 'out_real_4_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (2.55ns)   --->   "%r_imag_V_9 = add i32 %a_imag_V_3, i32 %a_real_V_6"   --->   Operation 198 'add' 'r_imag_V_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%out_imag_6_addr = getelementptr i32 %out_imag_6, i64 0, i64 %zext_ln292" [radixfft/core.cpp:295]   --->   Operation 199 'getelementptr' 'out_imag_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%out_imag_7_addr = getelementptr i32 %out_imag_7, i64 0, i64 %zext_ln292" [radixfft/core.cpp:295]   --->   Operation 200 'getelementptr' 'out_imag_7_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (2.32ns)   --->   "%store_ln293 = store i32 %r_imag_V_6, i3 %out_imag_2_addr" [radixfft/core.cpp:293]   --->   Operation 201 'store' 'store_ln293' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 202 [1/1] (2.32ns)   --->   "%store_ln294 = store i32 %r_real_V_6, i3 %out_real_4_addr" [radixfft/core.cpp:294]   --->   Operation 202 'store' 'store_ln294' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 203 [1/1] (2.32ns)   --->   "%store_ln295 = store i32 %r_imag_V_9, i3 %out_imag_6_addr" [radixfft/core.cpp:295]   --->   Operation 203 'store' 'store_ln295' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln293 = store i32 %r_imag_V_6, i3 %out_imag_3_addr" [radixfft/core.cpp:293]   --->   Operation 204 'store' 'store_ln293' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%out_real_5_addr = getelementptr i32 %out_real_5, i64 0, i64 %zext_ln292" [radixfft/core.cpp:294]   --->   Operation 205 'getelementptr' 'out_real_5_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (2.32ns)   --->   "%store_ln294 = store i32 %r_real_V_6, i3 %out_real_5_addr" [radixfft/core.cpp:294]   --->   Operation 206 'store' 'store_ln294' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln295 = store i32 %r_imag_V_9, i3 %out_imag_7_addr" [radixfft/core.cpp:295]   --->   Operation 207 'store' 'store_ln295' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 4.87>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%specpipeline_ln282 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:282]   --->   Operation 208 'specpipeline' 'specpipeline_ln282' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [radixfft/core.cpp:75]   --->   Operation 209 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (2.55ns)   --->   "%r_imag_V = add i32 %a_imag_V_1, i32 %b_imag_V_3"   --->   Operation 210 'add' 'r_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%out_imag_0_addr = getelementptr i32 %out_imag_0, i64 0, i64 %zext_ln292" [radixfft/core.cpp:292]   --->   Operation 211 'getelementptr' 'out_imag_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%out_imag_1_addr = getelementptr i32 %out_imag_1, i64 0, i64 %zext_ln292" [radixfft/core.cpp:292]   --->   Operation 212 'getelementptr' 'out_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln292 = store i32 %r_imag_V, i3 %out_imag_0_addr" [radixfft/core.cpp:292]   --->   Operation 213 'store' 'store_ln292' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln292 = br void %arrayidx85.18.exit" [radixfft/core.cpp:292]   --->   Operation 214 'br' 'br_ln292' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (2.32ns)   --->   "%store_ln292 = store i32 %r_imag_V, i3 %out_imag_1_addr" [radixfft/core.cpp:292]   --->   Operation 215 'store' 'store_ln292' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln292 = br void %arrayidx85.18.exit" [radixfft/core.cpp:292]   --->   Operation 216 'br' 'br_ln292' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (2.55ns)   --->   "%r_real_V_5 = add i32 %a_real_V_3, i32 %a_imag_V_2"   --->   Operation 217 'add' 'r_real_V_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%out_real_2_addr = getelementptr i32 %out_real_2, i64 0, i64 %zext_ln292" [radixfft/core.cpp:293]   --->   Operation 218 'getelementptr' 'out_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%out_real_3_addr = getelementptr i32 %out_real_3, i64 0, i64 %zext_ln292" [radixfft/core.cpp:293]   --->   Operation 219 'getelementptr' 'out_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (2.55ns)   --->   "%r_imag_V_7 = sub i32 %a_imag_V_1, i32 %b_imag_V_3"   --->   Operation 220 'sub' 'r_imag_V_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%out_imag_4_addr = getelementptr i32 %out_imag_4, i64 0, i64 %zext_ln292" [radixfft/core.cpp:294]   --->   Operation 221 'getelementptr' 'out_imag_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%out_imag_5_addr = getelementptr i32 %out_imag_5, i64 0, i64 %zext_ln292" [radixfft/core.cpp:294]   --->   Operation 222 'getelementptr' 'out_imag_5_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (2.55ns)   --->   "%r_real_V_7 = sub i32 %a_real_V_3, i32 %a_imag_V_2"   --->   Operation 223 'sub' 'r_real_V_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%out_real_6_addr = getelementptr i32 %out_real_6, i64 0, i64 %zext_ln292" [radixfft/core.cpp:295]   --->   Operation 224 'getelementptr' 'out_real_6_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (2.32ns)   --->   "%store_ln293 = store i32 %r_real_V_5, i3 %out_real_2_addr" [radixfft/core.cpp:293]   --->   Operation 225 'store' 'store_ln293' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 226 [1/1] (2.32ns)   --->   "%store_ln294 = store i32 %r_imag_V_7, i3 %out_imag_4_addr" [radixfft/core.cpp:294]   --->   Operation 226 'store' 'store_ln294' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 227 [1/1] (2.32ns)   --->   "%store_ln295 = store i32 %r_real_V_7, i3 %out_real_6_addr" [radixfft/core.cpp:295]   --->   Operation 227 'store' 'store_ln295' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln295 = br void %arrayidx113.114.exit" [radixfft/core.cpp:295]   --->   Operation 228 'br' 'br_ln295' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (2.32ns)   --->   "%store_ln293 = store i32 %r_real_V_5, i3 %out_real_3_addr" [radixfft/core.cpp:293]   --->   Operation 229 'store' 'store_ln293' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 230 [1/1] (2.32ns)   --->   "%store_ln294 = store i32 %r_imag_V_7, i3 %out_imag_5_addr" [radixfft/core.cpp:294]   --->   Operation 230 'store' 'store_ln294' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%out_real_7_addr = getelementptr i32 %out_real_7, i64 0, i64 %zext_ln292" [radixfft/core.cpp:295]   --->   Operation 231 'getelementptr' 'out_real_7_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (2.32ns)   --->   "%store_ln295 = store i32 %r_real_V_7, i3 %out_real_7_addr" [radixfft/core.cpp:295]   --->   Operation 232 'store' 'store_ln295' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln295 = br void %arrayidx113.114.exit" [radixfft/core.cpp:295]   --->   Operation 233 'br' 'br_ln295' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('k') [51]  (0 ns)
	'load' operation ('k', radixfft/core.cpp:292) on local variable 'k' [55]  (0 ns)
	'add' operation ('add_ln281', radixfft/core.cpp:281) [58]  (1.78 ns)
	'store' operation ('store_ln281', radixfft/core.cpp:281) of variable 'add_ln281', radixfft/core.cpp:281 on local variable 'k' [235]  (1.59 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'sub' operation ('sub_ln284', radixfft/core.cpp:284) [73]  (1.83 ns)
	'getelementptr' operation ('TWIDDLE_REAL_V_addr_1', radixfft/core.cpp:79) [75]  (0 ns)
	'load' operation ('w.real.V', radixfft/core.cpp:79) on array 'TWIDDLE_REAL_V' [76]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813') [103]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813') [103]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813_1') [107]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813_2') [133]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813_3') [137]  (6.91 ns)

 <State 8>: 5.65ns
The critical path consists of the following:
	'add' operation ('ret.V') [139]  (3.1 ns)
	'add' operation ('r.imag.V') [142]  (2.55 ns)

 <State 9>: 4.87ns
The critical path consists of the following:
	'add' operation ('r.real.V') [199]  (2.55 ns)
	'store' operation ('store_ln293', radixfft/core.cpp:293) of variable 'r.real.V' on array 'out_real_3' [225]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
