//Discrete Inputs
#define DIGITAL_INPUT_STATE_1_DADDR 	0
#define DIGITAL_INPUT_STATE_2_DADDR 	1
#define DIGITAL_INPUT_STATE_3_DADDR 	2
#define DIGITAL_INPUT_STATE_4_DADDR 	3
#define DIGITAL_INPUT_STATE_5_DADDR 	4
#define DIGITAL_INPUT_STATE_6_DADDR 	5
#define DIGITAL_INPUT_STATE_7_DADDR 	6
#define DIGITAL_INPUT_STATE_8_DADDR 	7
#define UIO_DIGITAL_INPUT_STATE_1_DADDR 	8
#define UIO_DIGITAL_INPUT_STATE_2_DADDR 	9
#define UIO_DIGITAL_INPUT_STATE_3_DADDR 	10
#define UIO_DIGITAL_INPUT_STATE_4_DADDR 	11
#define DIGITAL_OUTPUT_STATE_1_DADDR 	20
#define DIGITAL_OUTPUT_STATE_2_DADDR 	21
#define DIGITAL_OUTPUT_STATE_3_DADDR 	22
#define DIGITAL_OUTPUT_STATE_4_DADDR 	23
#define DIGITAL_OUTPUT_STATE_5_DADDR 	24
#define DIGITAL_OUTPUT_STATE_6_DADDR 	25
#define UIO_DIGITAL_OUTPUT_STATE_1_DADDR 	26
#define UIO_DIGITAL_OUTPUT_STATE_2_DADDR 	27
#define UIO_DIGITAL_OUTPUT_STATE_3_DADDR 	28
#define UIO_DIGITAL_OUTPUT_STATE_4_DADDR 	29

//Coil Outputs
#define DIGITAL_OUTPUT_OUT_OF_SERVICE_1_CADDR 	30
#define DIGITAL_OUTPUT_OUT_OF_SERVICE_2_CADDR 	31
#define DIGITAL_OUTPUT_OUT_OF_SERVICE_3_CADDR 	32
#define DIGITAL_OUTPUT_OUT_OF_SERVICE_4_CADDR 	33
#define DIGITAL_OUTPUT_OUT_OF_SERVICE_5_CADDR 	34
#define DIGITAL_OUTPUT_OUT_OF_SERVICE_6_CADDR 	35
#define UIO_DIGITAL_OUTPUT_OUT_OF_SERVICE_1_CADDR 	36
#define UIO_DIGITAL_OUTPUT_OUT_OF_SERVICE_2_CADDR 	37
#define UIO_DIGITAL_OUTPUT_OUT_OF_SERVICE_3_CADDR 	38
#define UIO_DIGITAL_OUTPUT_OUT_OF_SERVICE_4_CADDR 	39
#define DIGITAL_OUTPUT_SET_STATE_1_CADDR 	40
#define DIGITAL_OUTPUT_SET_STATE_2_CADDR 	41
#define DIGITAL_OUTPUT_SET_STATE_3_CADDR 	42
#define DIGITAL_OUTPUT_SET_STATE_4_CADDR 	43
#define DIGITAL_OUTPUT_SET_STATE_5_CADDR 	44
#define DIGITAL_OUTPUT_SET_STATE_6_CADDR 	45
#define UIO_DIGITAL_OUTPUT_SET_STATE_1_CADDR 	46
#define UIO_DIGITAL_OUTPUT_SET_STATE_2_CADDR 	47
#define UIO_DIGITAL_OUTPUT_SET_STATE_3_CADDR 	48
#define UIO_DIGITAL_OUTPUT_SET_STATE_4_CADDR 	49
#define DIGITAL_INPUT_OUT_OF_SERVICE_1_CADDR 	50
#define DIGITAL_INPUT_OUT_OF_SERVICE_2_CADDR 	51
#define DIGITAL_INPUT_OUT_OF_SERVICE_3_CADDR 	52
#define DIGITAL_INPUT_OUT_OF_SERVICE_4_CADDR 	53
#define DIGITAL_INPUT_OUT_OF_SERVICE_5_CADDR 	54
#define DIGITAL_INPUT_OUT_OF_SERVICE_6_CADDR 	55
#define DIGITAL_INPUT_OUT_OF_SERVICE_7_CADDR 	56
#define DIGITAL_INPUT_OUT_OF_SERVICE_8_CADDR 	57
#define UIO_DIGITAL_INPUT_OUT_OF_SERVICE_1_CADDR 	58
#define UIO_DIGITAL_INPUT_OUT_OF_SERVICE_2_CADDR 	59
#define UIO_DIGITAL_INPUT_OUT_OF_SERVICE_3_CADDR 	60
#define UIO_DIGITAL_INPUT_OUT_OF_SERVICE_4_CADDR 	61
#define DIGITAL_INPUT_USER_SET_STATE_1_CADDR 	62
#define DIGITAL_INPUT_USER_SET_STATE_2_CADDR 	63
#define DIGITAL_INPUT_USER_SET_STATE_3_CADDR 	64
#define DIGITAL_INPUT_USER_SET_STATE_4_CADDR 	65
#define DIGITAL_INPUT_USER_SET_STATE_5_CADDR 	66
#define DIGITAL_INPUT_USER_SET_STATE_6_CADDR 	67
#define DIGITAL_INPUT_USER_SET_STATE_7_CADDR 	68
#define DIGITAL_INPUT_USER_SET_STATE_8_CADDR 	69
#define UIO_DIGITAL_INPUT_USER_SET_STATE_1_CADDR 	70
#define UIO_DIGITAL_INPUT_USER_SET_STATE_2_CADDR 	71
#define UIO_DIGITAL_INPUT_USER_SET_STATE_3_CADDR 	72
#define UIO_DIGITAL_INPUT_USER_SET_STATE_4_CADDR 	73
#define ANALOGUE_INPUT_OUT_OF_SERVICE_1_CADDR 	74
#define ANALOGUE_INPUT_OUT_OF_SERVICE_2_CADDR 	75
#define ANALOGUE_INPUT_OUT_OF_SERVICE_3_CADDR 	76
#define ANALOGUE_INPUT_OUT_OF_SERVICE_4_CADDR 	77
#define ANALOGUE_INPUT_OUT_OF_SERVICE_5_CADDR 	78
#define ANALOGUE_INPUT_OUT_OF_SERVICE_6_CADDR 	79
#define ANALOGUE_INPUT_OUT_OF_SERVICE_7_CADDR 	80
#define ANALOGUE_INPUT_OUT_OF_SERVICE_8_CADDR 	81
#define UIO_ANALOGUE_INPUT_OUT_OF_SERVICE_1_CADDR 	82
#define UIO_ANALOGUE_INPUT_OUT_OF_SERVICE_2_CADDR 	83
#define UIO_ANALOGUE_INPUT_OUT_OF_SERVICE_3_CADDR 	84
#define UIO_ANALOGUE_INPUT_OUT_OF_SERVICE_4_CADDR 	85
#define ANALOGUE_OUTPUT_OUT_OF_SERVICE_1_CADDR 	86
#define ANALOGUE_OUTPUT_OUT_OF_SERVICE_2_CADDR 	87
#define ANALOGUE_OUTPUT_OUT_OF_SERVICE_3_CADDR 	88
#define ANALOGUE_OUTPUT_OUT_OF_SERVICE_4_CADDR 	89
#define ANALOGUE_OUTPUT_OUT_OF_SERVICE_5_CADDR 	90
#define ANALOGUE_OUTPUT_OUT_OF_SERVICE_6_CADDR 	91
#define UIO_ANALOGUE_OUTPUT_OUT_OF_SERVICE_1_CADDR 	92
#define UIO_ANALOGUE_OUTPUT_OUT_OF_SERVICE_2_CADDR 	93
#define UIO_ANALOGUE_OUTPUT_OUT_OF_SERVICE_3_CADDR 	94
#define UIO_ANALOGUE_OUTPUT_OUT_OF_SERVICE_4_CADDR 	95
#define PULSE_ACCUMULATOR_ENABLE_1_CADDR 	96
#define PULSE_ACCUMULATOR_ENABLE_2_CADDR 	97
#define PULSE_ACCUMULATOR_ENABLE_3_CADDR 	98
#define PULSE_ACCUMULATOR_ENABLE_4_CADDR 	99
#define PULSE_ACCUMULATOR_ENABLE_5_CADDR 	100
#define PULSE_ACCUMULATOR_ENABLE_6_CADDR 	101
#define PULSE_ACCUMULATOR_ENABLE_7_CADDR 	102
#define PULSE_ACCUMULATOR_ENABLE_8_CADDR 	103
#define PULSE_ACCUMULATOR_ENABLE_9_CADDR 	104
#define PULSE_ACCUMULATOR_ENABLE_10_CADDR 	105
#define PULSE_ACCUMULATOR_ENABLE_11_CADDR 	106
#define PULSE_ACCUMULATOR_ENABLE_12_CADDR 	107
#define PULSE_ACCUMULATOR_RESET_COUNT_1_CADDR 	108
#define PULSE_ACCUMULATOR_RESET_COUNT_2_CADDR 	109
#define PULSE_ACCUMULATOR_RESET_COUNT_3_CADDR 	110
#define PULSE_ACCUMULATOR_RESET_COUNT_4_CADDR 	111
#define PULSE_ACCUMULATOR_RESET_COUNT_5_CADDR 	112
#define PULSE_ACCUMULATOR_RESET_COUNT_6_CADDR 	113
#define PULSE_ACCUMULATOR_RESET_COUNT_7_CADDR 	114
#define PULSE_ACCUMULATOR_RESET_COUNT_8_CADDR 	115
#define PULSE_ACCUMULATOR_RESET_COUNT_9_CADDR 	116
#define PULSE_ACCUMULATOR_RESET_COUNT_10_CADDR 	117
#define PULSE_ACCUMULATOR_RESET_COUNT_11_CADDR 	118
#define PULSE_ACCUMULATOR_RESET_COUNT_12_CADDR 	119

//Input Registers
#define ANALOGUE_INPUT_VALUE_1_IADDR 	40000
#define ANALOGUE_INPUT_VALUE_2_IADDR 	40002
#define ANALOGUE_INPUT_VALUE_3_IADDR 	40004
#define ANALOGUE_INPUT_VALUE_4_IADDR 	40006
#define ANALOGUE_INPUT_VALUE_5_IADDR 	40008
#define ANALOGUE_INPUT_VALUE_6_IADDR 	40010
#define ANALOGUE_INPUT_VALUE_7_IADDR 	40012
#define ANALOGUE_INPUT_VALUE_8_IADDR 	40014
#define UIO_ANALOGUE_INPUT_VALUE_1_IADDR 	40016
#define UIO_ANALOGUE_INPUT_VALUE_2_IADDR 	40018
#define UIO_ANALOGUE_INPUT_VALUE_3_IADDR 	40020
#define UIO_ANALOGUE_INPUT_VALUE_4_IADDR 	40022
#define ANALOGUE_INPUT_RAW_VALUE_1_IADDR 	40024
#define ANALOGUE_INPUT_RAW_VALUE_2_IADDR 	40026
#define ANALOGUE_INPUT_RAW_VALUE_3_IADDR 	40028
#define ANALOGUE_INPUT_RAW_VALUE_4_IADDR 	40030
#define ANALOGUE_INPUT_RAW_VALUE_5_IADDR 	40032
#define ANALOGUE_INPUT_RAW_VALUE_6_IADDR 	40034
#define ANALOGUE_INPUT_RAW_VALUE_7_IADDR 	40036
#define ANALOGUE_INPUT_RAW_VALUE_8_IADDR 	40038
#define UIO_ANALOGUE_INPUT_RAW_VALUE_1_IADDR 	40040
#define UIO_ANALOGUE_INPUT_RAW_VALUE_2_IADDR 	40042
#define UIO_ANALOGUE_INPUT_RAW_VALUE_3_IADDR 	40044
#define UIO_ANALOGUE_INPUT_RAW_VALUE_4_IADDR 	40046
#define ANALOGUE_INPUT_RELIABILITY_1_IADDR 	40048
#define ANALOGUE_INPUT_RELIABILITY_2_IADDR 	40049
#define ANALOGUE_INPUT_RELIABILITY_3_IADDR 	40050
#define ANALOGUE_INPUT_RELIABILITY_4_IADDR 	40051
#define ANALOGUE_INPUT_RELIABILITY_5_IADDR 	40052
#define ANALOGUE_INPUT_RELIABILITY_6_IADDR 	40053
#define ANALOGUE_INPUT_RELIABILITY_7_IADDR 	40054
#define ANALOGUE_INPUT_RELIABILITY_8_IADDR 	40055
#define UIO_ANALOGUE_INPUT_RELIABILITY_1_IADDR 	40056
#define UIO_ANALOGUE_INPUT_RELIABILITY_2_IADDR 	40057
#define UIO_ANALOGUE_INPUT_RELIABILITY_3_IADDR 	40058
#define UIO_ANALOGUE_INPUT_RELIABILITY_4_IADDR 	40059
#define ANALOGUE_OUTPUT_VALUE_1_IADDR 	40060
#define ANALOGUE_OUTPUT_VALUE_2_IADDR 	40062
#define ANALOGUE_OUTPUT_VALUE_3_IADDR 	40064
#define ANALOGUE_OUTPUT_VALUE_4_IADDR 	40066
#define ANALOGUE_OUTPUT_VALUE_5_IADDR 	40068
#define ANALOGUE_OUTPUT_VALUE_6_IADDR 	40070
#define UIO_ANALOGUE_OUTPUT_VALUE_1_IADDR 	40072
#define UIO_ANALOGUE_OUTPUT_VALUE_2_IADDR 	40074
#define UIO_ANALOGUE_OUTPUT_VALUE_3_IADDR 	40076
#define UIO_ANALOGUE_OUTPUT_VALUE_4_IADDR 	40078
#define ANALOGUE_OUTPUT_RAW_VALUE_1_IADDR 	40080
#define ANALOGUE_OUTPUT_RAW_VALUE_2_IADDR 	40082
#define ANALOGUE_OUTPUT_RAW_VALUE_3_IADDR 	40084
#define ANALOGUE_OUTPUT_RAW_VALUE_4_IADDR 	40086
#define ANALOGUE_OUTPUT_RAW_VALUE_5_IADDR 	40088
#define ANALOGUE_OUTPUT_RAW_VALUE_6_IADDR 	40090
#define UIO_ANALOGUE_OUTPUT_RAW_VALUE_1_IADDR 	40092
#define UIO_ANALOGUE_OUTPUT_RAW_VALUE_2_IADDR 	40094
#define UIO_ANALOGUE_OUTPUT_RAW_VALUE_3_IADDR 	40096
#define UIO_ANALOGUE_OUTPUT_RAW_VALUE_4_IADDR 	40098
#define PULSE_ACCUMULATOR_COUNTS_1_IADDR 	40100
#define PULSE_ACCUMULATOR_COUNTS_2_IADDR 	40102
#define PULSE_ACCUMULATOR_COUNTS_3_IADDR 	40104
#define PULSE_ACCUMULATOR_COUNTS_4_IADDR 	40106
#define PULSE_ACCUMULATOR_COUNTS_5_IADDR 	40108
#define PULSE_ACCUMULATOR_COUNTS_6_IADDR 	40110
#define PULSE_ACCUMULATOR_COUNTS_7_IADDR 	40112
#define PULSE_ACCUMULATOR_COUNTS_8_IADDR 	40114
#define PULSE_ACCUMULATOR_COUNTS_9_IADDR 	40116
#define PULSE_ACCUMULATOR_COUNTS_10_IADDR 	40118
#define PULSE_ACCUMULATOR_COUNTS_11_IADDR 	40120
#define PULSE_ACCUMULATOR_COUNTS_12_IADDR 	40122

//Holding Registers
#define ANALOGUE_INPUT_TYPE_1_HADDR 	40130
#define ANALOGUE_INPUT_TYPE_2_HADDR 	40131
#define ANALOGUE_INPUT_TYPE_3_HADDR 	40132
#define ANALOGUE_INPUT_TYPE_4_HADDR 	40133
#define ANALOGUE_INPUT_TYPE_5_HADDR 	40134
#define ANALOGUE_INPUT_TYPE_6_HADDR 	40135
#define ANALOGUE_INPUT_TYPE_7_HADDR 	40136
#define ANALOGUE_INPUT_TYPE_8_HADDR 	40137
#define UIO_TYPE_1_HADDR 	40138
#define UIO_TYPE_2_HADDR 	40139
#define UIO_TYPE_3_HADDR 	40140
#define UIO_TYPE_4_HADDR 	40141
#define ANALOGUE_INPUT_TEMPERATURE_TABLE_1_HADDR 	40142
#define ANALOGUE_INPUT_TEMPERATURE_TABLE_2_HADDR 	40143
#define ANALOGUE_INPUT_TEMPERATURE_TABLE_3_HADDR 	40144
#define ANALOGUE_INPUT_TEMPERATURE_TABLE_4_HADDR 	40145
#define ANALOGUE_INPUT_TEMPERATURE_TABLE_5_HADDR 	40146
#define ANALOGUE_INPUT_TEMPERATURE_TABLE_6_HADDR 	40147
#define ANALOGUE_INPUT_TEMPERATURE_TABLE_7_HADDR 	40148
#define ANALOGUE_INPUT_TEMPERATURE_TABLE_8_HADDR 	40149
#define UIO_ANALOGUE_INPUT_TEMPERATURE_TABLE_1_HADDR 	40150
#define UIO_ANALOGUE_INPUT_TEMPERATURE_TABLE_2_HADDR 	40151
#define UIO_ANALOGUE_INPUT_TEMPERATURE_TABLE_3_HADDR 	40152
#define UIO_ANALOGUE_INPUT_TEMPERATURE_TABLE_4_HADDR 	40153
#define ANALOGUE_INPUT_DECIMAL_POINT_1_HADDR 	40154
#define ANALOGUE_INPUT_DECIMAL_POINT_2_HADDR 	40155
#define ANALOGUE_INPUT_DECIMAL_POINT_3_HADDR 	40156
#define ANALOGUE_INPUT_DECIMAL_POINT_4_HADDR 	40157
#define ANALOGUE_INPUT_DECIMAL_POINT_5_HADDR 	40158
#define ANALOGUE_INPUT_DECIMAL_POINT_6_HADDR 	40159
#define ANALOGUE_INPUT_DECIMAL_POINT_7_HADDR 	40160
#define ANALOGUE_INPUT_DECIMAL_POINT_8_HADDR 	40161
#define UIO_ANALOGUE_INPUT_DECIMAL_POINT_1_HADDR 	40162
#define UIO_ANALOGUE_INPUT_DECIMAL_POINT_2_HADDR 	40163
#define UIO_ANALOGUE_INPUT_DECIMAL_POINT_3_HADDR 	40164
#define UIO_ANALOGUE_INPUT_DECIMAL_POINT_4_HADDR 	40165
#define ANALOGUE_INPUT_USER_SET_VALUE_1_HADDR 	40166
#define ANALOGUE_INPUT_USER_SET_VALUE_2_HADDR 	40168
#define ANALOGUE_INPUT_USER_SET_VALUE_3_HADDR 	40170
#define ANALOGUE_INPUT_USER_SET_VALUE_4_HADDR 	40172
#define ANALOGUE_INPUT_USER_SET_VALUE_5_HADDR 	40174
#define ANALOGUE_INPUT_USER_SET_VALUE_6_HADDR 	40176
#define ANALOGUE_INPUT_USER_SET_VALUE_7_HADDR 	40178
#define ANALOGUE_INPUT_USER_SET_VALUE_8_HADDR 	40180
#define UIO_ANALOGUE_INPUT_USER_SET_VALUE_1_HADDR 	40182
#define UIO_ANALOGUE_INPUT_USER_SET_VALUE_2_HADDR 	40184
#define UIO_ANALOGUE_INPUT_USER_SET_VALUE_3_HADDR 	40186
#define UIO_ANALOGUE_INPUT_USER_SET_VALUE_4_HADDR 	40188
#define ANALOGUE_INPUT_SCALE_HIGH_VALUE_1_HADDR 	40190
#define ANALOGUE_INPUT_SCALE_HIGH_VALUE_2_HADDR 	40192
#define ANALOGUE_INPUT_SCALE_HIGH_VALUE_3_HADDR 	40194
#define ANALOGUE_INPUT_SCALE_HIGH_VALUE_4_HADDR 	40196
#define ANALOGUE_INPUT_SCALE_HIGH_VALUE_5_HADDR 	40198
#define ANALOGUE_INPUT_SCALE_HIGH_VALUE_6_HADDR 	40200
#define ANALOGUE_INPUT_SCALE_HIGH_VALUE_7_HADDR 	40202
#define ANALOGUE_INPUT_SCALE_HIGH_VALUE_8_HADDR 	40204
#define UIO_ANALOGUE_INPUT_SCALE_HIGH_VALUE_1_HADDR 	40206
#define UIO_ANALOGUE_INPUT_SCALE_HIGH_VALUE_2_HADDR 	40208
#define UIO_ANALOGUE_INPUT_SCALE_HIGH_VALUE_3_HADDR 	40210
#define UIO_ANALOGUE_INPUT_SCALE_HIGH_VALUE_4_HADDR 	40212
#define ANALOGUE_INPUT_SCALE_LOW_VALUE_1_HADDR 	40214
#define ANALOGUE_INPUT_SCALE_LOW_VALUE_2_HADDR 	40216
#define ANALOGUE_INPUT_SCALE_LOW_VALUE_3_HADDR 	40218
#define ANALOGUE_INPUT_SCALE_LOW_VALUE_4_HADDR 	40220
#define ANALOGUE_INPUT_SCALE_LOW_VALUE_5_HADDR 	40222
#define ANALOGUE_INPUT_SCALE_LOW_VALUE_6_HADDR 	40224
#define ANALOGUE_INPUT_SCALE_LOW_VALUE_7_HADDR 	40226
#define ANALOGUE_INPUT_SCALE_LOW_VALUE_8_HADDR 	40228
#define UIO_ANALOGUE_INPUT_SCALE_LOW_VALUE_1_HADDR 	40230
#define UIO_ANALOGUE_INPUT_SCALE_LOW_VALUE_2_HADDR 	40232
#define UIO_ANALOGUE_INPUT_SCALE_LOW_VALUE_3_HADDR 	40234
#define UIO_ANALOGUE_INPUT_SCALE_LOW_VALUE_4_HADDR 	40236
#define ANALOGUE_OUTPUT_TYPE_1_HADDR 	40240
#define ANALOGUE_OUTPUT_TYPE_2_HADDR 	40241
#define ANALOGUE_OUTPUT_TYPE_3_HADDR 	40242
#define ANALOGUE_OUTPUT_TYPE_4_HADDR 	40243
#define ANALOGUE_OUTPUT_TYPE_5_HADDR 	40244
#define ANALOGUE_OUTPUT_TYPE_6_HADDR 	40245
#define ANALOGUE_OUTPUT_SET_VALUE_1_HADDR 	40246
#define ANALOGUE_OUTPUT_SET_VALUE_2_HADDR 	40248
#define ANALOGUE_OUTPUT_SET_VALUE_3_HADDR 	40250
#define ANALOGUE_OUTPUT_SET_VALUE_4_HADDR 	40252
#define ANALOGUE_OUTPUT_SET_VALUE_5_HADDR 	40254
#define ANALOGUE_OUTPUT_SET_VALUE_6_HADDR 	40256
#define UIO_ANALOGUE_OUTPUT_SET_VALUE_1_HADDR 	40258
#define UIO_ANALOGUE_OUTPUT_SET_VALUE_2_HADDR 	40260
#define UIO_ANALOGUE_OUTPUT_SET_VALUE_3_HADDR 	40262
#define UIO_ANALOGUE_OUTPUT_SET_VALUE_4_HADDR 	40264
#define ANALOGUE_OUTPUT_SCALE_HIGH_1_HADDR 	40266
#define ANALOGUE_OUTPUT_SCALE_HIGH_2_HADDR 	40268
#define ANALOGUE_OUTPUT_SCALE_HIGH_3_HADDR 	40270
#define ANALOGUE_OUTPUT_SCALE_HIGH_4_HADDR 	40272
#define ANALOGUE_OUTPUT_SCALE_HIGH_5_HADDR 	40274
#define ANALOGUE_OUTPUT_SCALE_HIGH_6_HADDR 	40276
#define UIO_ANALOGUE_OUTPUT_SCALE_HIGH_1_HADDR 	40278
#define UIO_ANALOGUE_OUTPUT_SCALE_HIGH_2_HADDR 	40280
#define UIO_ANALOGUE_OUTPUT_SCALE_HIGH_3_HADDR 	40282
#define UIO_ANALOGUE_OUTPUT_SCALE_HIGH_4_HADDR 	40284
#define ANALOGUE_OUTPUT_SCALE_LOW_1_HADDR 	40286
#define ANALOGUE_OUTPUT_SCALE_LOW_2_HADDR 	40288
#define ANALOGUE_OUTPUT_SCALE_LOW_3_HADDR 	40290
#define ANALOGUE_OUTPUT_SCALE_LOW_4_HADDR 	40292
#define ANALOGUE_OUTPUT_SCALE_LOW_5_HADDR 	40294
#define ANALOGUE_OUTPUT_SCALE_LOW_6_HADDR 	40296
#define UIO_ANALOGUE_OUTPUT_SCALE_LOW_1_HADDR 	40298
#define UIO_ANALOGUE_OUTPUT_SCALE_LOW_2_HADDR 	40300
#define UIO_ANALOGUE_OUTPUT_SCALE_LOW_3_HADDR 	40302
#define UIO_ANALOGUE_OUTPUT_SCALE_LOW_4_HADDR 	40304
#define RTC_YEAR_HADDR 	40310
#define RTC_MONTH_HADDR 	40311
#define RTC_DAY_HADDR 	40312
#define RTC_WEEKDAY_HADDR 	40313
#define RTC_HOUR_HADDR 	40314
#define RTC_MINUTE_HADDR 	40315
#define RTC_SECOND_HADDR 	40316
