Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 16:07:12 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_59_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ModCount641_instance/count_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No4_instance/Y_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.532ns (16.430%)  route 2.706ns (83.570%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 7.058 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.832ns, distribution 1.053ns)
  Clock Net Delay (Destination): 2.398ns (routing 1.663ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=21030, routed)       2.885     3.836    ModCount641_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y203       FDCE                                         r  ModCount641_instance/count_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y203       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.915 r  ModCount641_instance/count_reg[2]_rep__3/Q
                         net (fo=126, routed)         0.863     4.778    MUX_Product1_0_impl_0_LUT_instance/instLUT/count_reg[2]_rep__3
    SLICE_X119Y187       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     4.866 r  MUX_Product1_0_impl_0_LUT_instance/instLUT/Y[31]_i_8/O
                         net (fo=163, routed)         1.374     6.240    MUX_Product1_0_impl_0_instance/MUX_Product1_0_impl_0_LUT_out[1]
    SLICE_X105Y176       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.386 r  MUX_Product1_0_impl_0_instance/Y[14]_i_5/O
                         net (fo=1, routed)           0.207     6.593    MUX_Product1_0_impl_0_instance/Y[14]_i_5_n_0
    SLICE_X106Y182       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     6.716 r  MUX_Product1_0_impl_0_instance/Y[14]_i_2/O
                         net (fo=1, routed)           0.212     6.928    ModCount641_instance/Y_reg[14]_7
    SLICE_X108Y179       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     7.024 r  ModCount641_instance/Y[14]_i_1__3/O
                         net (fo=1, routed)           0.050     7.074    Delay1No4_instance/D[14]
    SLICE_X108Y179       FDCE                                         r  Delay1No4_instance/Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=21030, routed)       2.398     7.058    Delay1No4_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X108Y179       FDCE                                         r  Delay1No4_instance/Y_reg[14]/C
                         clock pessimism              0.460     7.518    
                         clock uncertainty           -0.035     7.482    
    SLICE_X108Y179       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.507    Delay1No4_instance/Y_reg[14]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  0.434    




