// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.2
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="black_scholes2,hls_ip_2014_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.623000,HLS_SYN_LAT=43,HLS_SYN_TPT=32,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module black_scholes2 (
        S,
        E,
        r,
        sigma,
        T,
        gaussian_random_number,
        ap_clk,
        ap_rst,
        ap_return,
        ap_done,
        ap_start,
        ap_idle,
        ap_ready
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_true = 1'b1;

input  [63:0] S;
input  [63:0] E;
input  [63:0] r;
input  [63:0] sigma;
input  [63:0] T;
input  [63:0] gaussian_random_number;
input   ap_clk;
input   ap_rst;
output  [63:0] ap_return;
output   ap_done;
input   ap_start;
output   ap_idle;
output   ap_ready;

reg ap_idle;
wire    black_scholes2_mult2_11_U0_ap_start;
wire    black_scholes2_mult2_11_U0_ap_done;
wire    black_scholes2_mult2_11_U0_ap_continue;
wire    black_scholes2_mult2_11_U0_ap_idle;
wire    black_scholes2_mult2_11_U0_ap_ready;
wire   [63:0] black_scholes2_mult2_11_U0_return_r;
wire    black_scholes2_mult2_11_U0_return_r_ap_vld;
wire   [63:0] black_scholes2_mult2_11_U0_a;
wire   [63:0] black_scholes2_mult2_11_U0_b;
wire   [63:0] black_scholes2_mult2_11_U0_a_out_din;
wire    black_scholes2_mult2_11_U0_a_out_full_n;
wire    black_scholes2_mult2_11_U0_a_out_write;
wire    ap_chn_write_black_scholes2_mult2_11_U0_p_channel35;
wire    p_channel35_full_n;
wire    black_scholes2_div_1_U0_ap_start;
wire    black_scholes2_div_1_U0_ap_done;
wire    black_scholes2_div_1_U0_ap_continue;
wire    black_scholes2_div_1_U0_ap_idle;
wire    black_scholes2_div_1_U0_ap_ready;
wire   [63:0] black_scholes2_div_1_U0_a_2;
wire    black_scholes2_div_1_U0_a_2_ap_vld;
wire   [63:0] black_scholes2_div_1_U0_a;
wire    ap_chn_write_black_scholes2_div_1_U0_tmp_1_channel;
wire    tmp_1_channel_full_n;
wire    black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start;
wire    black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_done;
wire    black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_continue;
wire    black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_idle;
wire    black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_tmp_1;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_din;
wire    black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_full_n;
wire    black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_write;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_return;
wire    ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_tmp_2_loc_channel;
wire    tmp_2_loc_channel_full_n;
wire    black_scholes2_mult2_12_U0_ap_start;
wire    black_scholes2_mult2_12_U0_ap_done;
wire    black_scholes2_mult2_12_U0_ap_continue;
wire    black_scholes2_mult2_12_U0_ap_idle;
wire    black_scholes2_mult2_12_U0_ap_ready;
wire   [63:0] black_scholes2_mult2_12_U0_return_r;
wire    black_scholes2_mult2_12_U0_return_r_ap_vld;
wire   [63:0] black_scholes2_mult2_12_U0_p_read;
wire   [63:0] black_scholes2_mult2_12_U0_b;
wire   [63:0] black_scholes2_mult2_12_U0_b_out_din;
wire    black_scholes2_mult2_12_U0_b_out_full_n;
wire    black_scholes2_mult2_12_U0_b_out_write;
wire    ap_chn_write_black_scholes2_mult2_12_U0_p_channel36;
wire    p_channel36_full_n;
wire    black_scholes2_mult2_11_1_U0_ap_start;
wire    black_scholes2_mult2_11_1_U0_ap_done;
wire    black_scholes2_mult2_11_1_U0_ap_continue;
wire    black_scholes2_mult2_11_1_U0_ap_idle;
wire    black_scholes2_mult2_11_1_U0_ap_ready;
wire   [63:0] black_scholes2_mult2_11_1_U0_return_r;
wire    black_scholes2_mult2_11_1_U0_return_r_ap_vld;
wire   [63:0] black_scholes2_mult2_11_1_U0_a_dout;
wire    black_scholes2_mult2_11_1_U0_a_empty_n;
wire    black_scholes2_mult2_11_1_U0_a_read;
wire   [63:0] black_scholes2_mult2_11_1_U0_b;
wire    ap_chn_write_black_scholes2_mult2_11_1_U0_p_channel37;
wire    p_channel37_full_n;
reg    black_scholes2_sqrt1_U0_ap_start = 1'b0;
wire    black_scholes2_sqrt1_U0_ap_done;
wire    black_scholes2_sqrt1_U0_ap_continue;
wire    black_scholes2_sqrt1_U0_ap_idle;
wire    black_scholes2_sqrt1_U0_ap_ready;
wire   [63:0] black_scholes2_sqrt1_U0_return_r;
wire    black_scholes2_sqrt1_U0_return_r_ap_vld;
wire   [63:0] black_scholes2_sqrt1_U0_a_dout;
wire    black_scholes2_sqrt1_U0_a_empty_n;
wire    black_scholes2_sqrt1_U0_a_read;
wire   [63:0] black_scholes2_sqrt1_U0_a_out_din;
wire    black_scholes2_sqrt1_U0_a_out_full_n;
wire    black_scholes2_sqrt1_U0_a_out_write;
wire    ap_chn_write_black_scholes2_sqrt1_U0_p_channel38;
wire    p_channel38_full_n;
wire    black_scholes2_mult2_11_2_U0_ap_start;
wire    black_scholes2_mult2_11_2_U0_ap_done;
wire    black_scholes2_mult2_11_2_U0_ap_continue;
wire    black_scholes2_mult2_11_2_U0_ap_idle;
wire    black_scholes2_mult2_11_2_U0_ap_ready;
wire   [63:0] black_scholes2_mult2_11_2_U0_return_r;
wire    black_scholes2_mult2_11_2_U0_return_r_ap_vld;
wire   [63:0] black_scholes2_mult2_11_2_U0_a;
wire   [63:0] black_scholes2_mult2_11_2_U0_b;
wire   [63:0] black_scholes2_mult2_11_2_U0_a_out_din;
wire    black_scholes2_mult2_11_2_U0_a_out_full_n;
wire    black_scholes2_mult2_11_2_U0_a_out_write;
wire    ap_chn_write_black_scholes2_mult2_11_2_U0_p_channel39;
wire    p_channel39_full_n;
wire    black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_start;
wire    black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_done;
wire    black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_continue;
wire    black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_idle;
wire    black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_ready;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp_3;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp2_1;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_return;
wire    ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp3_loc_channel;
wire    tmp3_loc_channel_full_n;
wire    black_scholes2_expo11_U0_ap_start;
wire    black_scholes2_expo11_U0_ap_done;
wire    black_scholes2_expo11_U0_ap_continue;
wire    black_scholes2_expo11_U0_ap_idle;
wire    black_scholes2_expo11_U0_ap_ready;
wire   [63:0] black_scholes2_expo11_U0_return_r;
wire    black_scholes2_expo11_U0_return_r_ap_vld;
wire   [63:0] black_scholes2_expo11_U0_p_read;
wire    ap_chn_write_black_scholes2_expo11_U0_p_channel40;
wire    p_channel40_full_n;
wire    black_scholes2_mult2_11_3_U0_ap_start;
wire    black_scholes2_mult2_11_3_U0_ap_done;
wire    black_scholes2_mult2_11_3_U0_ap_continue;
wire    black_scholes2_mult2_11_3_U0_ap_idle;
wire    black_scholes2_mult2_11_3_U0_ap_ready;
wire   [63:0] black_scholes2_mult2_11_3_U0_return_r;
wire    black_scholes2_mult2_11_3_U0_return_r_ap_vld;
wire   [63:0] black_scholes2_mult2_11_3_U0_a;
wire   [63:0] black_scholes2_mult2_11_3_U0_b;
wire   [63:0] black_scholes2_mult2_11_3_U0_a_out_din;
wire    black_scholes2_mult2_11_3_U0_a_out_full_n;
wire    black_scholes2_mult2_11_3_U0_a_out_write;
wire    ap_chn_write_black_scholes2_mult2_11_3_U0_p_channel41;
wire    p_channel41_full_n;
reg    black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_start = 1'b0;
wire    black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_done;
wire    black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_continue;
wire    black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_idle;
wire    black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_ready;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_dout;
wire    black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_empty_n;
wire    black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_read;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_dout;
wire    black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_empty_n;
wire    black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_read;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_return;
wire    ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_call_ret;
wire    call_ret_full_n;
wire    black_scholes2_expo12_U0_ap_start;
wire    black_scholes2_expo12_U0_ap_done;
wire    black_scholes2_expo12_U0_ap_continue;
wire    black_scholes2_expo12_U0_ap_idle;
wire    black_scholes2_expo12_U0_ap_ready;
wire   [63:0] black_scholes2_expo12_U0_return_r;
wire    black_scholes2_expo12_U0_return_r_ap_vld;
wire   [63:0] black_scholes2_expo12_U0_p_read;
wire    ap_chn_write_black_scholes2_expo12_U0_p_channel42;
wire    p_channel42_full_n;
wire    black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start;
wire    black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_done;
wire    black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_continue;
wire    black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_idle;
wire    black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp3_2;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_E;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp4;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_return;
wire    ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp4_1_loc_channel;
wire    tmp4_1_loc_channel_full_n;
wire    black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_start;
wire    black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_done;
wire    black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_continue;
wire    black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_idle;
wire    black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_ready;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge_proc_U0_p_read;
wire   [63:0] black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_return;
wire    ap_sig_hs_continue;
wire    p_channel35_U_ap_dummy_ce;
wire   [63:0] p_channel35_din;
wire    p_channel35_write;
wire   [63:0] p_channel35_dout;
wire    p_channel35_empty_n;
wire    p_channel35_read;
wire    sigma_channel_channel_U_ap_dummy_ce;
wire   [63:0] sigma_channel_channel_din;
wire    sigma_channel_channel_full_n;
wire    sigma_channel_channel_write;
wire   [63:0] sigma_channel_channel_dout;
wire    sigma_channel_channel_empty_n;
wire    sigma_channel_channel_read;
wire    tmp_1_channel_U_ap_dummy_ce;
wire   [63:0] tmp_1_channel_din;
wire    tmp_1_channel_write;
wire   [63:0] tmp_1_channel_dout;
wire    tmp_1_channel_empty_n;
wire    tmp_1_channel_read;
wire    r_channel_channel_U_ap_dummy_ce;
wire   [63:0] r_channel_channel_din;
wire    r_channel_channel_full_n;
wire    r_channel_channel_write;
wire   [63:0] r_channel_channel_dout;
wire    r_channel_channel_empty_n;
wire    r_channel_channel_read;
wire    tmp_2_loc_channel_U_ap_dummy_ce;
wire   [63:0] tmp_2_loc_channel_din;
wire    tmp_2_loc_channel_write;
wire   [63:0] tmp_2_loc_channel_dout;
wire    tmp_2_loc_channel_empty_n;
wire    tmp_2_loc_channel_read;
wire    p_channel36_U_ap_dummy_ce;
wire   [63:0] p_channel36_din;
wire    p_channel36_write;
wire   [63:0] p_channel36_dout;
wire    p_channel36_empty_n;
wire    p_channel36_read;
wire    T_channel_channel_U_ap_dummy_ce;
wire   [63:0] T_channel_channel_din;
wire    T_channel_channel_full_n;
wire    T_channel_channel_write;
wire   [63:0] T_channel_channel_dout;
wire    T_channel_channel_empty_n;
wire    T_channel_channel_read;
wire    p_channel37_U_ap_dummy_ce;
wire   [63:0] p_channel37_din;
wire    p_channel37_write;
wire   [63:0] p_channel37_dout;
wire    p_channel37_empty_n;
wire    p_channel37_read;
wire    p_channel38_U_ap_dummy_ce;
wire   [63:0] p_channel38_din;
wire    p_channel38_write;
wire   [63:0] p_channel38_dout;
wire    p_channel38_empty_n;
wire    p_channel38_read;
wire    T_channel31_channel_U_ap_dummy_ce;
wire   [63:0] T_channel31_channel_din;
wire    T_channel31_channel_full_n;
wire    T_channel31_channel_write;
wire   [63:0] T_channel31_channel_dout;
wire    T_channel31_channel_empty_n;
wire    T_channel31_channel_read;
wire    p_channel39_U_ap_dummy_ce;
wire   [63:0] p_channel39_din;
wire    p_channel39_write;
wire   [63:0] p_channel39_dout;
wire    p_channel39_empty_n;
wire    p_channel39_read;
wire    tmp3_loc_channel_U_ap_dummy_ce;
wire   [63:0] tmp3_loc_channel_din;
wire    tmp3_loc_channel_write;
wire   [63:0] tmp3_loc_channel_dout;
wire    tmp3_loc_channel_empty_n;
wire    tmp3_loc_channel_read;
wire    p_channel40_U_ap_dummy_ce;
wire   [63:0] p_channel40_din;
wire    p_channel40_write;
wire   [63:0] p_channel40_dout;
wire    p_channel40_empty_n;
wire    p_channel40_read;
wire    p_channel41_U_ap_dummy_ce;
wire   [63:0] p_channel41_din;
wire    p_channel41_write;
wire   [63:0] p_channel41_dout;
wire    p_channel41_empty_n;
wire    p_channel41_read;
wire    call_ret_U_ap_dummy_ce;
wire   [63:0] call_ret_din;
wire    call_ret_write;
wire   [63:0] call_ret_dout;
wire    call_ret_empty_n;
wire    call_ret_read;
wire    p_channel42_U_ap_dummy_ce;
wire   [63:0] p_channel42_din;
wire    p_channel42_write;
wire   [63:0] p_channel42_dout;
wire    p_channel42_empty_n;
wire    p_channel42_read;
wire    tmp4_1_loc_channel_U_ap_dummy_ce;
wire   [63:0] tmp4_1_loc_channel_din;
wire    tmp4_1_loc_channel_write;
wire   [63:0] tmp4_1_loc_channel_dout;
wire    tmp4_1_loc_channel_empty_n;
wire    tmp4_1_loc_channel_read;
reg    ap_reg_procdone_black_scholes2_mult2_11_U0 = 1'b0;
reg    ap_sig_hs_done;
reg    ap_reg_procdone_black_scholes2_div_1_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_mult2_12_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_mult2_11_1_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_sqrt1_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_mult2_11_2_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_expo11_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_mult2_11_3_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_expo12_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0 = 1'b0;
reg    ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge_proc_U0 = 1'b0;
reg    ap_CS;
reg    ap_sig_top_allready;
reg    ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready = 1'b0;
reg    ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready;
reg    ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start;
reg    ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready = 1'b0;
reg    ap_sig_ready_black_scholes2_mult2_12_U0_ap_ready;
reg    ap_sig_start_in_black_scholes2_mult2_12_U0_ap_start;
reg    ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready = 1'b0;
reg    ap_sig_ready_black_scholes2_mult2_11_3_U0_ap_ready;
reg    ap_sig_start_in_black_scholes2_mult2_11_3_U0_ap_start;
reg    ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready = 1'b0;
reg    ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready;
reg    ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start;
reg    ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready = 1'b0;
reg    ap_sig_ready_black_scholes2_mult2_11_U0_ap_ready;
reg    ap_sig_start_in_black_scholes2_mult2_11_U0_ap_start;
reg    ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready = 1'b0;
reg    ap_sig_ready_black_scholes2_mult2_11_1_U0_ap_ready;
reg    ap_sig_start_in_black_scholes2_mult2_11_1_U0_ap_start;


black_scholes2_mult2_11 black_scholes2_mult2_11_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_mult2_11_U0_ap_start ),
    .ap_done( black_scholes2_mult2_11_U0_ap_done ),
    .ap_continue( black_scholes2_mult2_11_U0_ap_continue ),
    .ap_idle( black_scholes2_mult2_11_U0_ap_idle ),
    .ap_ready( black_scholes2_mult2_11_U0_ap_ready ),
    .return_r( black_scholes2_mult2_11_U0_return_r ),
    .return_r_ap_vld( black_scholes2_mult2_11_U0_return_r_ap_vld ),
    .a( black_scholes2_mult2_11_U0_a ),
    .b( black_scholes2_mult2_11_U0_b ),
    .a_out_din( black_scholes2_mult2_11_U0_a_out_din ),
    .a_out_full_n( black_scholes2_mult2_11_U0_a_out_full_n ),
    .a_out_write( black_scholes2_mult2_11_U0_a_out_write )
);

black_scholes2_div_1 black_scholes2_div_1_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_div_1_U0_ap_start ),
    .ap_done( black_scholes2_div_1_U0_ap_done ),
    .ap_continue( black_scholes2_div_1_U0_ap_continue ),
    .ap_idle( black_scholes2_div_1_U0_ap_idle ),
    .ap_ready( black_scholes2_div_1_U0_ap_ready ),
    .a_2( black_scholes2_div_1_U0_a_2 ),
    .a_2_ap_vld( black_scholes2_div_1_U0_a_2_ap_vld ),
    .a( black_scholes2_div_1_U0_a )
);

black_scholes2_black_scholes2_Block_crit_edge14_proc black_scholes2_black_scholes2_Block_crit_edge14_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start ),
    .ap_done( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_done ),
    .ap_continue( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_continue ),
    .ap_idle( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_idle ),
    .ap_ready( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready ),
    .r( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r ),
    .tmp_1( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_tmp_1 ),
    .r_out_din( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_din ),
    .r_out_full_n( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_full_n ),
    .r_out_write( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_write ),
    .ap_return( black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_return )
);

black_scholes2_mult2_12 black_scholes2_mult2_12_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_mult2_12_U0_ap_start ),
    .ap_done( black_scholes2_mult2_12_U0_ap_done ),
    .ap_continue( black_scholes2_mult2_12_U0_ap_continue ),
    .ap_idle( black_scholes2_mult2_12_U0_ap_idle ),
    .ap_ready( black_scholes2_mult2_12_U0_ap_ready ),
    .return_r( black_scholes2_mult2_12_U0_return_r ),
    .return_r_ap_vld( black_scholes2_mult2_12_U0_return_r_ap_vld ),
    .p_read( black_scholes2_mult2_12_U0_p_read ),
    .b( black_scholes2_mult2_12_U0_b ),
    .b_out_din( black_scholes2_mult2_12_U0_b_out_din ),
    .b_out_full_n( black_scholes2_mult2_12_U0_b_out_full_n ),
    .b_out_write( black_scholes2_mult2_12_U0_b_out_write )
);

black_scholes2_mult2_11_1 black_scholes2_mult2_11_1_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_mult2_11_1_U0_ap_start ),
    .ap_done( black_scholes2_mult2_11_1_U0_ap_done ),
    .ap_continue( black_scholes2_mult2_11_1_U0_ap_continue ),
    .ap_idle( black_scholes2_mult2_11_1_U0_ap_idle ),
    .ap_ready( black_scholes2_mult2_11_1_U0_ap_ready ),
    .return_r( black_scholes2_mult2_11_1_U0_return_r ),
    .return_r_ap_vld( black_scholes2_mult2_11_1_U0_return_r_ap_vld ),
    .a_dout( black_scholes2_mult2_11_1_U0_a_dout ),
    .a_empty_n( black_scholes2_mult2_11_1_U0_a_empty_n ),
    .a_read( black_scholes2_mult2_11_1_U0_a_read ),
    .b( black_scholes2_mult2_11_1_U0_b )
);

black_scholes2_sqrt1 black_scholes2_sqrt1_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_sqrt1_U0_ap_start ),
    .ap_done( black_scholes2_sqrt1_U0_ap_done ),
    .ap_continue( black_scholes2_sqrt1_U0_ap_continue ),
    .ap_idle( black_scholes2_sqrt1_U0_ap_idle ),
    .ap_ready( black_scholes2_sqrt1_U0_ap_ready ),
    .return_r( black_scholes2_sqrt1_U0_return_r ),
    .return_r_ap_vld( black_scholes2_sqrt1_U0_return_r_ap_vld ),
    .a_dout( black_scholes2_sqrt1_U0_a_dout ),
    .a_empty_n( black_scholes2_sqrt1_U0_a_empty_n ),
    .a_read( black_scholes2_sqrt1_U0_a_read ),
    .a_out_din( black_scholes2_sqrt1_U0_a_out_din ),
    .a_out_full_n( black_scholes2_sqrt1_U0_a_out_full_n ),
    .a_out_write( black_scholes2_sqrt1_U0_a_out_write )
);

black_scholes2_mult2_11_2 black_scholes2_mult2_11_2_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_mult2_11_2_U0_ap_start ),
    .ap_done( black_scholes2_mult2_11_2_U0_ap_done ),
    .ap_continue( black_scholes2_mult2_11_2_U0_ap_continue ),
    .ap_idle( black_scholes2_mult2_11_2_U0_ap_idle ),
    .ap_ready( black_scholes2_mult2_11_2_U0_ap_ready ),
    .return_r( black_scholes2_mult2_11_2_U0_return_r ),
    .return_r_ap_vld( black_scholes2_mult2_11_2_U0_return_r_ap_vld ),
    .a( black_scholes2_mult2_11_2_U0_a ),
    .b( black_scholes2_mult2_11_2_U0_b ),
    .a_out_din( black_scholes2_mult2_11_2_U0_a_out_din ),
    .a_out_full_n( black_scholes2_mult2_11_2_U0_a_out_full_n ),
    .a_out_write( black_scholes2_mult2_11_2_U0_a_out_write )
);

black_scholes2_black_scholes2_Block_crit_edge111_proc black_scholes2_black_scholes2_Block_crit_edge111_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_start ),
    .ap_done( black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_done ),
    .ap_continue( black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_continue ),
    .ap_idle( black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_idle ),
    .ap_ready( black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_ready ),
    .tmp_3( black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp_3 ),
    .tmp2_1( black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp2_1 ),
    .ap_return( black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_return )
);

black_scholes2_expo11 black_scholes2_expo11_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_expo11_U0_ap_start ),
    .ap_done( black_scholes2_expo11_U0_ap_done ),
    .ap_continue( black_scholes2_expo11_U0_ap_continue ),
    .ap_idle( black_scholes2_expo11_U0_ap_idle ),
    .ap_ready( black_scholes2_expo11_U0_ap_ready ),
    .return_r( black_scholes2_expo11_U0_return_r ),
    .return_r_ap_vld( black_scholes2_expo11_U0_return_r_ap_vld ),
    .p_read( black_scholes2_expo11_U0_p_read )
);

black_scholes2_mult2_11_3 black_scholes2_mult2_11_3_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_mult2_11_3_U0_ap_start ),
    .ap_done( black_scholes2_mult2_11_3_U0_ap_done ),
    .ap_continue( black_scholes2_mult2_11_3_U0_ap_continue ),
    .ap_idle( black_scholes2_mult2_11_3_U0_ap_idle ),
    .ap_ready( black_scholes2_mult2_11_3_U0_ap_ready ),
    .return_r( black_scholes2_mult2_11_3_U0_return_r ),
    .return_r_ap_vld( black_scholes2_mult2_11_3_U0_return_r_ap_vld ),
    .a( black_scholes2_mult2_11_3_U0_a ),
    .b( black_scholes2_mult2_11_3_U0_b ),
    .a_out_din( black_scholes2_mult2_11_3_U0_a_out_din ),
    .a_out_full_n( black_scholes2_mult2_11_3_U0_a_out_full_n ),
    .a_out_write( black_scholes2_mult2_11_3_U0_a_out_write )
);

black_scholes2_black_scholes2_Block_crit_edge115_proc black_scholes2_black_scholes2_Block_crit_edge115_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_start ),
    .ap_done( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_done ),
    .ap_continue( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_continue ),
    .ap_idle( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_idle ),
    .ap_ready( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_ready ),
    .r_dout( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_dout ),
    .r_empty_n( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_empty_n ),
    .r_read( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_read ),
    .T_dout( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_dout ),
    .T_empty_n( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_empty_n ),
    .T_read( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_read ),
    .ap_return( black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_return )
);

black_scholes2_expo12 black_scholes2_expo12_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_expo12_U0_ap_start ),
    .ap_done( black_scholes2_expo12_U0_ap_done ),
    .ap_continue( black_scholes2_expo12_U0_ap_continue ),
    .ap_idle( black_scholes2_expo12_U0_ap_idle ),
    .ap_ready( black_scholes2_expo12_U0_ap_ready ),
    .return_r( black_scholes2_expo12_U0_return_r ),
    .return_r_ap_vld( black_scholes2_expo12_U0_return_r_ap_vld ),
    .p_read( black_scholes2_expo12_U0_p_read )
);

black_scholes2_black_scholes2_Block_crit_edge117_proc black_scholes2_black_scholes2_Block_crit_edge117_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start ),
    .ap_done( black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_done ),
    .ap_continue( black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_continue ),
    .ap_idle( black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_idle ),
    .ap_ready( black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready ),
    .tmp3_2( black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp3_2 ),
    .E( black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_E ),
    .tmp4( black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp4 ),
    .ap_return( black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_return )
);

black_scholes2_black_scholes2_Block_crit_edge_proc black_scholes2_black_scholes2_Block_crit_edge_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_start ),
    .ap_done( black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_done ),
    .ap_continue( black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_continue ),
    .ap_idle( black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_idle ),
    .ap_ready( black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_ready ),
    .p_read( black_scholes2_black_scholes2_Block_crit_edge_proc_U0_p_read ),
    .ap_return( black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_return )
);

FIFO_black_scholes2_p_channel35 p_channel35_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( p_channel35_U_ap_dummy_ce ),
    .if_write_ce( p_channel35_U_ap_dummy_ce ),
    .if_din( p_channel35_din ),
    .if_full_n( p_channel35_full_n ),
    .if_write( p_channel35_write ),
    .if_dout( p_channel35_dout ),
    .if_empty_n( p_channel35_empty_n ),
    .if_read( p_channel35_read )
);

FIFO_black_scholes2_sigma_channel_channel sigma_channel_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( sigma_channel_channel_U_ap_dummy_ce ),
    .if_write_ce( sigma_channel_channel_U_ap_dummy_ce ),
    .if_din( sigma_channel_channel_din ),
    .if_full_n( sigma_channel_channel_full_n ),
    .if_write( sigma_channel_channel_write ),
    .if_dout( sigma_channel_channel_dout ),
    .if_empty_n( sigma_channel_channel_empty_n ),
    .if_read( sigma_channel_channel_read )
);

FIFO_black_scholes2_tmp_1_channel tmp_1_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( tmp_1_channel_U_ap_dummy_ce ),
    .if_write_ce( tmp_1_channel_U_ap_dummy_ce ),
    .if_din( tmp_1_channel_din ),
    .if_full_n( tmp_1_channel_full_n ),
    .if_write( tmp_1_channel_write ),
    .if_dout( tmp_1_channel_dout ),
    .if_empty_n( tmp_1_channel_empty_n ),
    .if_read( tmp_1_channel_read )
);

FIFO_black_scholes2_r_channel_channel r_channel_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( r_channel_channel_U_ap_dummy_ce ),
    .if_write_ce( r_channel_channel_U_ap_dummy_ce ),
    .if_din( r_channel_channel_din ),
    .if_full_n( r_channel_channel_full_n ),
    .if_write( r_channel_channel_write ),
    .if_dout( r_channel_channel_dout ),
    .if_empty_n( r_channel_channel_empty_n ),
    .if_read( r_channel_channel_read )
);

FIFO_black_scholes2_tmp_2_loc_channel tmp_2_loc_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( tmp_2_loc_channel_U_ap_dummy_ce ),
    .if_write_ce( tmp_2_loc_channel_U_ap_dummy_ce ),
    .if_din( tmp_2_loc_channel_din ),
    .if_full_n( tmp_2_loc_channel_full_n ),
    .if_write( tmp_2_loc_channel_write ),
    .if_dout( tmp_2_loc_channel_dout ),
    .if_empty_n( tmp_2_loc_channel_empty_n ),
    .if_read( tmp_2_loc_channel_read )
);

FIFO_black_scholes2_p_channel36 p_channel36_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( p_channel36_U_ap_dummy_ce ),
    .if_write_ce( p_channel36_U_ap_dummy_ce ),
    .if_din( p_channel36_din ),
    .if_full_n( p_channel36_full_n ),
    .if_write( p_channel36_write ),
    .if_dout( p_channel36_dout ),
    .if_empty_n( p_channel36_empty_n ),
    .if_read( p_channel36_read )
);

FIFO_black_scholes2_T_channel_channel T_channel_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( T_channel_channel_U_ap_dummy_ce ),
    .if_write_ce( T_channel_channel_U_ap_dummy_ce ),
    .if_din( T_channel_channel_din ),
    .if_full_n( T_channel_channel_full_n ),
    .if_write( T_channel_channel_write ),
    .if_dout( T_channel_channel_dout ),
    .if_empty_n( T_channel_channel_empty_n ),
    .if_read( T_channel_channel_read )
);

FIFO_black_scholes2_p_channel37 p_channel37_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( p_channel37_U_ap_dummy_ce ),
    .if_write_ce( p_channel37_U_ap_dummy_ce ),
    .if_din( p_channel37_din ),
    .if_full_n( p_channel37_full_n ),
    .if_write( p_channel37_write ),
    .if_dout( p_channel37_dout ),
    .if_empty_n( p_channel37_empty_n ),
    .if_read( p_channel37_read )
);

FIFO_black_scholes2_p_channel38 p_channel38_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( p_channel38_U_ap_dummy_ce ),
    .if_write_ce( p_channel38_U_ap_dummy_ce ),
    .if_din( p_channel38_din ),
    .if_full_n( p_channel38_full_n ),
    .if_write( p_channel38_write ),
    .if_dout( p_channel38_dout ),
    .if_empty_n( p_channel38_empty_n ),
    .if_read( p_channel38_read )
);

FIFO_black_scholes2_T_channel31_channel T_channel31_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( T_channel31_channel_U_ap_dummy_ce ),
    .if_write_ce( T_channel31_channel_U_ap_dummy_ce ),
    .if_din( T_channel31_channel_din ),
    .if_full_n( T_channel31_channel_full_n ),
    .if_write( T_channel31_channel_write ),
    .if_dout( T_channel31_channel_dout ),
    .if_empty_n( T_channel31_channel_empty_n ),
    .if_read( T_channel31_channel_read )
);

FIFO_black_scholes2_p_channel39 p_channel39_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( p_channel39_U_ap_dummy_ce ),
    .if_write_ce( p_channel39_U_ap_dummy_ce ),
    .if_din( p_channel39_din ),
    .if_full_n( p_channel39_full_n ),
    .if_write( p_channel39_write ),
    .if_dout( p_channel39_dout ),
    .if_empty_n( p_channel39_empty_n ),
    .if_read( p_channel39_read )
);

FIFO_black_scholes2_tmp3_loc_channel tmp3_loc_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( tmp3_loc_channel_U_ap_dummy_ce ),
    .if_write_ce( tmp3_loc_channel_U_ap_dummy_ce ),
    .if_din( tmp3_loc_channel_din ),
    .if_full_n( tmp3_loc_channel_full_n ),
    .if_write( tmp3_loc_channel_write ),
    .if_dout( tmp3_loc_channel_dout ),
    .if_empty_n( tmp3_loc_channel_empty_n ),
    .if_read( tmp3_loc_channel_read )
);

FIFO_black_scholes2_p_channel40 p_channel40_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( p_channel40_U_ap_dummy_ce ),
    .if_write_ce( p_channel40_U_ap_dummy_ce ),
    .if_din( p_channel40_din ),
    .if_full_n( p_channel40_full_n ),
    .if_write( p_channel40_write ),
    .if_dout( p_channel40_dout ),
    .if_empty_n( p_channel40_empty_n ),
    .if_read( p_channel40_read )
);

FIFO_black_scholes2_p_channel41 p_channel41_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( p_channel41_U_ap_dummy_ce ),
    .if_write_ce( p_channel41_U_ap_dummy_ce ),
    .if_din( p_channel41_din ),
    .if_full_n( p_channel41_full_n ),
    .if_write( p_channel41_write ),
    .if_dout( p_channel41_dout ),
    .if_empty_n( p_channel41_empty_n ),
    .if_read( p_channel41_read )
);

FIFO_black_scholes2_call_ret call_ret_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( call_ret_U_ap_dummy_ce ),
    .if_write_ce( call_ret_U_ap_dummy_ce ),
    .if_din( call_ret_din ),
    .if_full_n( call_ret_full_n ),
    .if_write( call_ret_write ),
    .if_dout( call_ret_dout ),
    .if_empty_n( call_ret_empty_n ),
    .if_read( call_ret_read )
);

FIFO_black_scholes2_p_channel42 p_channel42_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( p_channel42_U_ap_dummy_ce ),
    .if_write_ce( p_channel42_U_ap_dummy_ce ),
    .if_din( p_channel42_din ),
    .if_full_n( p_channel42_full_n ),
    .if_write( p_channel42_write ),
    .if_dout( p_channel42_dout ),
    .if_empty_n( p_channel42_empty_n ),
    .if_read( p_channel42_read )
);

FIFO_black_scholes2_tmp4_1_loc_channel tmp4_1_loc_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .if_read_ce( tmp4_1_loc_channel_U_ap_dummy_ce ),
    .if_write_ce( tmp4_1_loc_channel_U_ap_dummy_ce ),
    .if_din( tmp4_1_loc_channel_din ),
    .if_full_n( tmp4_1_loc_channel_full_n ),
    .if_write( tmp4_1_loc_channel_write ),
    .if_dout( tmp4_1_loc_channel_dout ),
    .if_empty_n( tmp4_1_loc_channel_empty_n ),
    .if_read( tmp4_1_loc_channel_read )
);



/// ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge_proc_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge_proc_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge_proc_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_div_1_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_div_1_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_div_1_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_div_1_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_div_1_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_div_1_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_expo11_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_expo11_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_expo11_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_expo11_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_expo11_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_expo11_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_expo12_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_expo12_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_expo12_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_expo12_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_expo12_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_expo12_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_mult2_11_1_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_mult2_11_1_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_mult2_11_1_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_mult2_11_1_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_mult2_11_1_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_mult2_11_1_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_mult2_11_2_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_mult2_11_2_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_mult2_11_2_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_mult2_11_2_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_mult2_11_2_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_mult2_11_2_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_mult2_11_3_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_mult2_11_3_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_mult2_11_3_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_mult2_11_3_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_mult2_11_3_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_mult2_11_3_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_mult2_11_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_mult2_11_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_mult2_11_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_mult2_11_U0 <= ap_const_logic_0;
        end else if ((black_scholes2_mult2_11_U0_ap_done == ap_const_logic_1)) begin
            ap_reg_procdone_black_scholes2_mult2_11_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_mult2_12_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_mult2_12_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_mult2_12_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_mult2_12_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_mult2_12_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_mult2_12_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_black_scholes2_sqrt1_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_black_scholes2_sqrt1_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_black_scholes2_sqrt1_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_black_scholes2_sqrt1_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_sqrt1_U0_ap_done)) begin
            ap_reg_procdone_black_scholes2_sqrt1_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready
    if (ap_rst == 1'b1) begin
        ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_top_allready))) begin
            ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready)) begin
            ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready
    if (ap_rst == 1'b1) begin
        ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_top_allready))) begin
            ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready)) begin
            ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready
    if (ap_rst == 1'b1) begin
        ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_top_allready))) begin
            ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_mult2_11_1_U0_ap_ready)) begin
            ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready
    if (ap_rst == 1'b1) begin
        ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_top_allready))) begin
            ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_mult2_11_3_U0_ap_ready)) begin
            ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready
    if (ap_rst == 1'b1) begin
        ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_top_allready))) begin
            ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready <= ap_const_logic_0;
        end else if ((black_scholes2_mult2_11_U0_ap_ready == ap_const_logic_1)) begin
            ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready
    if (ap_rst == 1'b1) begin
        ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_top_allready))) begin
            ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == black_scholes2_mult2_12_U0_ap_ready)) begin
            ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready <= ap_const_logic_1;
        end
    end
end

/// black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_start assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_start
    if (ap_rst == 1'b1) begin
        black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_start <= ap_const_logic_0;
    end else begin
        black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_start <= ap_const_logic_1;
    end
end

/// black_scholes2_sqrt1_U0_ap_start assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_black_scholes2_sqrt1_U0_ap_start
    if (ap_rst == 1'b1) begin
        black_scholes2_sqrt1_U0_ap_start <= ap_const_logic_0;
    end else begin
        black_scholes2_sqrt1_U0_ap_start <= ap_const_logic_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    ap_CS <= ap_const_logic_0;
end

/// ap_idle assign process. ///
always @ (black_scholes2_mult2_11_U0_ap_idle or black_scholes2_div_1_U0_ap_idle or black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_idle or black_scholes2_mult2_12_U0_ap_idle or black_scholes2_mult2_11_1_U0_ap_idle or black_scholes2_sqrt1_U0_ap_idle or black_scholes2_mult2_11_2_U0_ap_idle or black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_idle or black_scholes2_expo11_U0_ap_idle or black_scholes2_mult2_11_3_U0_ap_idle or black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_idle or black_scholes2_expo12_U0_ap_idle or black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_idle or black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_idle or p_channel35_empty_n or tmp_1_channel_empty_n or tmp_2_loc_channel_empty_n or p_channel36_empty_n or p_channel37_empty_n or p_channel38_empty_n or p_channel39_empty_n or tmp3_loc_channel_empty_n or p_channel40_empty_n or p_channel41_empty_n or call_ret_empty_n or p_channel42_empty_n or tmp4_1_loc_channel_empty_n)
begin
    if (((black_scholes2_mult2_11_U0_ap_idle == ap_const_logic_1) & (ap_const_logic_1 == black_scholes2_div_1_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_mult2_12_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_mult2_11_1_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_sqrt1_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_mult2_11_2_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_expo11_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_mult2_11_3_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_expo12_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_idle) & (ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_idle) & (ap_const_logic_0 == p_channel35_empty_n) & (ap_const_logic_0 == tmp_1_channel_empty_n) & (ap_const_logic_0 == tmp_2_loc_channel_empty_n) & (ap_const_logic_0 == p_channel36_empty_n) & (ap_const_logic_0 == p_channel37_empty_n) & (ap_const_logic_0 == p_channel38_empty_n) & (ap_const_logic_0 == p_channel39_empty_n) & (ap_const_logic_0 == tmp3_loc_channel_empty_n) & (ap_const_logic_0 == p_channel40_empty_n) & (ap_const_logic_0 == p_channel41_empty_n) & (ap_const_logic_0 == call_ret_empty_n) & (ap_const_logic_0 == p_channel42_empty_n) & (ap_const_logic_0 == tmp4_1_loc_channel_empty_n))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_sig_hs_done assign process. ///
always @ (black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_done or ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge_proc_U0)
begin
    if (((ap_const_logic_1 == black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_done) | (ap_const_logic_1 == ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge_proc_U0))) begin
        ap_sig_hs_done = ap_const_logic_1;
    end else begin
        ap_sig_hs_done = ap_const_logic_0;
    end
end

/// ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready assign process. ///
always @ (black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready or ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready)) begin
        ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready = black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready;
    end else begin
        ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready = ap_const_logic_1;
    end
end

/// ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready assign process. ///
always @ (black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready or ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready)) begin
        ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready = black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready;
    end else begin
        ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready = ap_const_logic_1;
    end
end

/// ap_sig_ready_black_scholes2_mult2_11_1_U0_ap_ready assign process. ///
always @ (black_scholes2_mult2_11_1_U0_ap_ready or ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready)) begin
        ap_sig_ready_black_scholes2_mult2_11_1_U0_ap_ready = black_scholes2_mult2_11_1_U0_ap_ready;
    end else begin
        ap_sig_ready_black_scholes2_mult2_11_1_U0_ap_ready = ap_const_logic_1;
    end
end

/// ap_sig_ready_black_scholes2_mult2_11_3_U0_ap_ready assign process. ///
always @ (black_scholes2_mult2_11_3_U0_ap_ready or ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready)) begin
        ap_sig_ready_black_scholes2_mult2_11_3_U0_ap_ready = black_scholes2_mult2_11_3_U0_ap_ready;
    end else begin
        ap_sig_ready_black_scholes2_mult2_11_3_U0_ap_ready = ap_const_logic_1;
    end
end

/// ap_sig_ready_black_scholes2_mult2_11_U0_ap_ready assign process. ///
always @ (black_scholes2_mult2_11_U0_ap_ready or ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready)) begin
        ap_sig_ready_black_scholes2_mult2_11_U0_ap_ready = black_scholes2_mult2_11_U0_ap_ready;
    end else begin
        ap_sig_ready_black_scholes2_mult2_11_U0_ap_ready = ap_const_logic_1;
    end
end

/// ap_sig_ready_black_scholes2_mult2_12_U0_ap_ready assign process. ///
always @ (black_scholes2_mult2_12_U0_ap_ready or ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready)) begin
        ap_sig_ready_black_scholes2_mult2_12_U0_ap_ready = black_scholes2_mult2_12_U0_ap_ready;
    end else begin
        ap_sig_ready_black_scholes2_mult2_12_U0_ap_ready = ap_const_logic_1;
    end
end

/// ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start assign process. ///
always @ (ap_start or ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_0 == ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready))) begin
        ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start = ap_const_logic_0;
    end
end

/// ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start assign process. ///
always @ (ap_start or ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready)
begin
    if (((ap_const_logic_0 == ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready) & (ap_const_logic_1 == ap_start))) begin
        ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start = ap_const_logic_0;
    end
end

/// ap_sig_start_in_black_scholes2_mult2_11_1_U0_ap_start assign process. ///
always @ (ap_start or ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_0 == ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready))) begin
        ap_sig_start_in_black_scholes2_mult2_11_1_U0_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_black_scholes2_mult2_11_1_U0_ap_start = ap_const_logic_0;
    end
end

/// ap_sig_start_in_black_scholes2_mult2_11_3_U0_ap_start assign process. ///
always @ (ap_start or ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_0 == ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready))) begin
        ap_sig_start_in_black_scholes2_mult2_11_3_U0_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_black_scholes2_mult2_11_3_U0_ap_start = ap_const_logic_0;
    end
end

/// ap_sig_start_in_black_scholes2_mult2_11_U0_ap_start assign process. ///
always @ (ap_start or ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_0 == ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready))) begin
        ap_sig_start_in_black_scholes2_mult2_11_U0_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_black_scholes2_mult2_11_U0_ap_start = ap_const_logic_0;
    end
end

/// ap_sig_start_in_black_scholes2_mult2_12_U0_ap_start assign process. ///
always @ (ap_start or ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_0 == ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready))) begin
        ap_sig_start_in_black_scholes2_mult2_12_U0_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_black_scholes2_mult2_12_U0_ap_start = ap_const_logic_0;
    end
end

/// ap_sig_top_allready assign process. ///
always @ (ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready or ap_sig_ready_black_scholes2_mult2_12_U0_ap_ready or ap_sig_ready_black_scholes2_mult2_11_3_U0_ap_ready or ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready or ap_sig_ready_black_scholes2_mult2_11_U0_ap_ready or ap_sig_ready_black_scholes2_mult2_11_1_U0_ap_ready)
begin
    if (((ap_const_logic_1 == ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready) & (ap_const_logic_1 == ap_sig_ready_black_scholes2_mult2_12_U0_ap_ready) & (ap_const_logic_1 == ap_sig_ready_black_scholes2_mult2_11_3_U0_ap_ready) & (ap_const_logic_1 == ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready) & (ap_const_logic_1 == ap_sig_ready_black_scholes2_mult2_11_U0_ap_ready) & (ap_const_logic_1 == ap_sig_ready_black_scholes2_mult2_11_1_U0_ap_ready))) begin
        ap_sig_top_allready = ap_const_logic_1;
    end else begin
        ap_sig_top_allready = ap_const_logic_0;
    end
end
assign T_channel31_channel_U_ap_dummy_ce = ap_const_logic_1;
assign T_channel31_channel_din = black_scholes2_sqrt1_U0_a_out_din;
assign T_channel31_channel_read = black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_read;
assign T_channel31_channel_write = black_scholes2_sqrt1_U0_a_out_write;
assign T_channel_channel_U_ap_dummy_ce = ap_const_logic_1;
assign T_channel_channel_din = black_scholes2_mult2_12_U0_b_out_din;
assign T_channel_channel_read = black_scholes2_sqrt1_U0_a_read;
assign T_channel_channel_write = black_scholes2_mult2_12_U0_b_out_write;
assign ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp3_loc_channel = black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_done;
assign ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_call_ret = black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_done;
assign ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp4_1_loc_channel = black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_done;
assign ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_tmp_2_loc_channel = black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_done;
assign ap_chn_write_black_scholes2_div_1_U0_tmp_1_channel = black_scholes2_div_1_U0_ap_done;
assign ap_chn_write_black_scholes2_expo11_U0_p_channel40 = black_scholes2_expo11_U0_ap_done;
assign ap_chn_write_black_scholes2_expo12_U0_p_channel42 = black_scholes2_expo12_U0_ap_done;
assign ap_chn_write_black_scholes2_mult2_11_1_U0_p_channel37 = black_scholes2_mult2_11_1_U0_ap_done;
assign ap_chn_write_black_scholes2_mult2_11_2_U0_p_channel39 = black_scholes2_mult2_11_2_U0_ap_done;
assign ap_chn_write_black_scholes2_mult2_11_3_U0_p_channel41 = black_scholes2_mult2_11_3_U0_ap_done;
assign ap_chn_write_black_scholes2_mult2_11_U0_p_channel35 = black_scholes2_mult2_11_U0_ap_done;
assign ap_chn_write_black_scholes2_mult2_12_U0_p_channel36 = black_scholes2_mult2_12_U0_ap_done;
assign ap_chn_write_black_scholes2_sqrt1_U0_p_channel38 = black_scholes2_sqrt1_U0_ap_done;
assign ap_done = ap_sig_hs_done;
assign ap_ready = ap_sig_top_allready;
assign ap_return = black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_return;
assign ap_sig_hs_continue = ap_const_logic_1;
assign black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_continue = tmp3_loc_channel_full_n;
assign black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_start = (p_channel36_empty_n & p_channel39_empty_n);
assign black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp2_1 = p_channel39_dout;
assign black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp_3 = p_channel36_dout;
assign black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_dout = T_channel31_channel_dout;
assign black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_empty_n = T_channel31_channel_empty_n;
assign black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_continue = call_ret_full_n;
assign black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_dout = r_channel_channel_dout;
assign black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_empty_n = r_channel_channel_empty_n;
assign black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_E = E;
assign black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_continue = tmp4_1_loc_channel_full_n;
assign black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start = (p_channel41_empty_n & p_channel42_empty_n & ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start);
assign black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp3_2 = p_channel41_dout;
assign black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp4 = p_channel42_dout;
assign black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_continue = tmp_2_loc_channel_full_n;
assign black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start = (tmp_1_channel_empty_n & ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start);
assign black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r = r;
assign black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_full_n = r_channel_channel_full_n;
assign black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_tmp_1 = tmp_1_channel_dout;
assign black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_continue = ap_sig_hs_continue;
assign black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_start = tmp4_1_loc_channel_empty_n;
assign black_scholes2_black_scholes2_Block_crit_edge_proc_U0_p_read = tmp4_1_loc_channel_dout;
assign black_scholes2_div_1_U0_a = p_channel35_dout;
assign black_scholes2_div_1_U0_ap_continue = tmp_1_channel_full_n;
assign black_scholes2_div_1_U0_ap_start = p_channel35_empty_n;
assign black_scholes2_expo11_U0_ap_continue = p_channel40_full_n;
assign black_scholes2_expo11_U0_ap_start = tmp3_loc_channel_empty_n;
assign black_scholes2_expo11_U0_p_read = tmp3_loc_channel_dout;
assign black_scholes2_expo12_U0_ap_continue = p_channel42_full_n;
assign black_scholes2_expo12_U0_ap_start = call_ret_empty_n;
assign black_scholes2_expo12_U0_p_read = call_ret_dout;
assign black_scholes2_mult2_11_1_U0_a_dout = sigma_channel_channel_dout;
assign black_scholes2_mult2_11_1_U0_a_empty_n = sigma_channel_channel_empty_n;
assign black_scholes2_mult2_11_1_U0_ap_continue = p_channel37_full_n;
assign black_scholes2_mult2_11_1_U0_ap_start = ap_sig_start_in_black_scholes2_mult2_11_1_U0_ap_start;
assign black_scholes2_mult2_11_1_U0_b = gaussian_random_number;
assign black_scholes2_mult2_11_2_U0_a = p_channel37_dout;
assign black_scholes2_mult2_11_2_U0_a_out_full_n = ap_const_logic_1;
assign black_scholes2_mult2_11_2_U0_ap_continue = p_channel39_full_n;
assign black_scholes2_mult2_11_2_U0_ap_start = (p_channel37_empty_n & p_channel38_empty_n);
assign black_scholes2_mult2_11_2_U0_b = p_channel38_dout;
assign black_scholes2_mult2_11_3_U0_a = p_channel40_dout;
assign black_scholes2_mult2_11_3_U0_a_out_full_n = ap_const_logic_1;
assign black_scholes2_mult2_11_3_U0_ap_continue = p_channel41_full_n;
assign black_scholes2_mult2_11_3_U0_ap_start = (p_channel40_empty_n & ap_sig_start_in_black_scholes2_mult2_11_3_U0_ap_start);
assign black_scholes2_mult2_11_3_U0_b = S;
assign black_scholes2_mult2_11_U0_a = sigma;
assign black_scholes2_mult2_11_U0_a_out_full_n = sigma_channel_channel_full_n;
assign black_scholes2_mult2_11_U0_ap_continue = p_channel35_full_n;
assign black_scholes2_mult2_11_U0_ap_start = ap_sig_start_in_black_scholes2_mult2_11_U0_ap_start;
assign black_scholes2_mult2_11_U0_b = sigma;
assign black_scholes2_mult2_12_U0_ap_continue = p_channel36_full_n;
assign black_scholes2_mult2_12_U0_ap_start = (tmp_2_loc_channel_empty_n & ap_sig_start_in_black_scholes2_mult2_12_U0_ap_start);
assign black_scholes2_mult2_12_U0_b = T;
assign black_scholes2_mult2_12_U0_b_out_full_n = T_channel_channel_full_n;
assign black_scholes2_mult2_12_U0_p_read = tmp_2_loc_channel_dout;
assign black_scholes2_sqrt1_U0_a_dout = T_channel_channel_dout;
assign black_scholes2_sqrt1_U0_a_empty_n = T_channel_channel_empty_n;
assign black_scholes2_sqrt1_U0_a_out_full_n = T_channel31_channel_full_n;
assign black_scholes2_sqrt1_U0_ap_continue = p_channel38_full_n;
assign call_ret_U_ap_dummy_ce = ap_const_logic_1;
assign call_ret_din = black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_return;
assign call_ret_read = black_scholes2_expo12_U0_ap_ready;
assign call_ret_write = ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_call_ret;
assign p_channel35_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel35_din = black_scholes2_mult2_11_U0_return_r;
assign p_channel35_read = black_scholes2_div_1_U0_ap_ready;
assign p_channel35_write = ap_chn_write_black_scholes2_mult2_11_U0_p_channel35;
assign p_channel36_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel36_din = black_scholes2_mult2_12_U0_return_r;
assign p_channel36_read = black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_ready;
assign p_channel36_write = ap_chn_write_black_scholes2_mult2_12_U0_p_channel36;
assign p_channel37_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel37_din = black_scholes2_mult2_11_1_U0_return_r;
assign p_channel37_read = black_scholes2_mult2_11_2_U0_ap_ready;
assign p_channel37_write = ap_chn_write_black_scholes2_mult2_11_1_U0_p_channel37;
assign p_channel38_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel38_din = black_scholes2_sqrt1_U0_return_r;
assign p_channel38_read = black_scholes2_mult2_11_2_U0_ap_ready;
assign p_channel38_write = ap_chn_write_black_scholes2_sqrt1_U0_p_channel38;
assign p_channel39_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel39_din = black_scholes2_mult2_11_2_U0_return_r;
assign p_channel39_read = black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_ready;
assign p_channel39_write = ap_chn_write_black_scholes2_mult2_11_2_U0_p_channel39;
assign p_channel40_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel40_din = black_scholes2_expo11_U0_return_r;
assign p_channel40_read = black_scholes2_mult2_11_3_U0_ap_ready;
assign p_channel40_write = ap_chn_write_black_scholes2_expo11_U0_p_channel40;
assign p_channel41_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel41_din = black_scholes2_mult2_11_3_U0_return_r;
assign p_channel41_read = black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready;
assign p_channel41_write = ap_chn_write_black_scholes2_mult2_11_3_U0_p_channel41;
assign p_channel42_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel42_din = black_scholes2_expo12_U0_return_r;
assign p_channel42_read = black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready;
assign p_channel42_write = ap_chn_write_black_scholes2_expo12_U0_p_channel42;
assign r_channel_channel_U_ap_dummy_ce = ap_const_logic_1;
assign r_channel_channel_din = black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_din;
assign r_channel_channel_read = black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_read;
assign r_channel_channel_write = black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_write;
assign sigma_channel_channel_U_ap_dummy_ce = ap_const_logic_1;
assign sigma_channel_channel_din = black_scholes2_mult2_11_U0_a_out_din;
assign sigma_channel_channel_read = black_scholes2_mult2_11_1_U0_a_read;
assign sigma_channel_channel_write = black_scholes2_mult2_11_U0_a_out_write;
assign tmp3_loc_channel_U_ap_dummy_ce = ap_const_logic_1;
assign tmp3_loc_channel_din = black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_return;
assign tmp3_loc_channel_read = black_scholes2_expo11_U0_ap_ready;
assign tmp3_loc_channel_write = ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp3_loc_channel;
assign tmp4_1_loc_channel_U_ap_dummy_ce = ap_const_logic_1;
assign tmp4_1_loc_channel_din = black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_return;
assign tmp4_1_loc_channel_read = black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_ready;
assign tmp4_1_loc_channel_write = ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp4_1_loc_channel;
assign tmp_1_channel_U_ap_dummy_ce = ap_const_logic_1;
assign tmp_1_channel_din = black_scholes2_div_1_U0_a_2;
assign tmp_1_channel_read = black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready;
assign tmp_1_channel_write = ap_chn_write_black_scholes2_div_1_U0_tmp_1_channel;
assign tmp_2_loc_channel_U_ap_dummy_ce = ap_const_logic_1;
assign tmp_2_loc_channel_din = black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_return;
assign tmp_2_loc_channel_read = black_scholes2_mult2_12_U0_ap_ready;
assign tmp_2_loc_channel_write = ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_tmp_2_loc_channel;


endmodule //black_scholes2

