{"data": [{"name": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "category": 3}, {"name": "Parka - Thermally Insulated Nanophotonic Interconnects", "category": 4}, {"name": "Fabrics on Die - Where Function, Debug and Test Meet", "category": 6}, {"name": "Highway in TDM NoCs", "category": 6}, {"name": "Highly Fault-tolerant NoC Routing with Application-aware Congestion Management", "category": 5}, {"name": "NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine", "category": 5}, {"name": "Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism", "category": 0}, {"name": "Designing High-Performance, Power-Efficient NoCs With Embedded Silicon-in-Silica Nanophotonics", "category": 6}, {"name": "Fault-Tolerant 3D-NoC Architecture and Design - Recent Advances and Challenges", "category": 4}, {"name": "ARTEMIS - An Aging-Aware Runtime Application Mapping Framework for 3D NoC-based Chip Multiprocessors", "category": 1}, {"name": "Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence", "category": 2}, {"name": "Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing", "category": 2}, {"name": "MapPro - Proactive Runtime Mapping for Dynamic Workloads by Quantifying Ripple Effect of Applications on Networks-on-Chip", "category": 0}, {"name": "Wear-Aware Adaptive Routing for Networks-on-Chips", "category": 0}, {"name": "Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip", "category": 2}, {"name": "Improving DVFS in NoCs with Coherence Prediction", "category": 3}, {"name": "Modeling and Design of High-Radix On-Chip Crossbar Switches", "category": 4}, {"name": "Data Criticality in Network-On-Chip Design", "category": 1}, {"name": "Novel Hybrid Wired-Wireless Network-on-Chip Architectures - Transducer and Communication Fabric Design", "category": 4}, {"name": "Accurate System-level TSV-to-TSV Capacitive Coupling Fault Model for 3D-NoC", "category": 6}, {"name": "Unbiased Regional Congestion Aware Selection Function for NoCs", "category": 3}, {"name": "On-Chip Millimeter Wave Antennas and Transceivers", "category": 2}, {"name": "Achievable Performance Enhancements with mm-Wave Wireless Interconnects in NoC", "category": 4}, {"name": "User Cooperation Network Coding Approach for NoC Performance Improvement", "category": 2}, {"name": "An Interconnection Architecture for Seamless Inter and Intra-Chip Communication Using Wireless Links", "category": 6}, {"name": "DiAMOND - Distributed alteration of messages for on-chip network debug", "category": 2}, {"name": "Multi-Layer Test and Diagnosis for Dependable NoCs", "category": 1}, {"name": "Introduction to the special session on \"Silicon photonic interconnects - an illusion or a realistic solution?\"", "category": 1}, {"name": "Towards compelling cases for the viability of silicon-nanophotonic technology in future manycore systems", "category": 4}, {"name": "Introduction to the special session on \"Interconnect enhances architecture - Evolution of wireless NoC from planar to 3D\"", "category": 3}, {"name": "Design trade-offs in energy efficient NoC architectures", "category": 1}, {"name": "Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip", "category": 2}, {"name": "A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips", "category": 1}, {"name": "On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck", "category": 3}, {"name": "Asymmetric NoC Architectures for GPU Systems", "category": 3}, {"name": "SNet, a flexible, scalable network paradigm for manycore architectures", "category": 2}, {"name": "A Framework for Combining Concurrent Checking and On-Line Embedded Test for Low-Latency Fault Detection in NoC Routers", "category": 5}, {"name": "High-performance energy-efficient NoC fabrics - Evolution and future challenges", "category": 4}, {"name": "SpinNNaker - The world's biggest NoC", "category": 1}, {"name": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "category": 2}, {"name": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "category": 2}, {"name": "Dynamic synchronizer flip-flop performance in FinFET technologies", "category": 1}, {"name": "Sampling-based approaches to accelerate network-on-chip simulation", "category": 4}, {"name": "A novel non-minimal/minimal turn model for highly adaptive routing in 2D NoCs", "category": 5}, {"name": "QuT - A low-power optical Network-on-Chip", "category": 2}, {"name": "Single-cycle collective communication over a shared network fabric", "category": 2}, {"name": "Towards stochastic delay bound analysis for Network-on-Chip", "category": 0}, {"name": "Scalability-oriented multicast traffic characterization", "category": 1}, {"name": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "category": 1}, {"name": "Transient queuing models for input-buffered routers in Network-on-Chip", "category": 0}, {"name": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "category": 4}, {"name": "ICARO - Congestion isolation in networks-on-chip", "category": 0}, {"name": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "category": 4}, {"name": "Variable-width datapath for on-chip network static power reduction", "category": 2}, {"name": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "category": 6}, {"name": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "category": 1}, {"name": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "category": 1}, {"name": "Effective abstraction for response proof of communication fabrics", "category": 6}, {"name": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "category": 2}, {"name": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "category": 6}, {"name": "Backward probing deadlock detection for networks-on-chip", "category": 6}, {"name": "Leveraging the geometric properties of on-chip transmission line structures to improve interconnect performance - A case study in 65nm", "category": 0}, {"name": "An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance", "category": 2}, {"name": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "category": 5}, {"name": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "category": 3}, {"name": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "category": 6}, {"name": "Centralized buffer router - A low latency, low power router for high radix NOCs", "category": 2}, {"name": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "category": 5}, {"name": "Accelerating atomic operations on GPGPUs", "category": 6}, {"name": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "category": 3}, {"name": "Design of a low power NoC router using Marching Memory Through type", "category": 5}, {"name": "Using packet information for efficient communication in NoCs", "category": 5}, {"name": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "category": 4}, {"name": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "category": 2}, {"name": "Extending bufferless on-chip networks to high-throughput workloads", "category": 1}, {"name": "Energy-efficient adaptive wireless NoCs architecture", "category": 2}, {"name": "CLAP - a crosstalk and loss analysis platform for optical interconnects", "category": 1}, {"name": "An OFDMA based RF interconnect for massive multi-core processors", "category": 1}, {"name": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "category": 3}, {"name": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "category": 2}, {"name": "Scalable parallel simulation of networks on chip", "category": 0}, {"name": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "category": 0}, {"name": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "category": 1}, {"name": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "category": 0}, {"name": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "category": 3}, {"name": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "category": 3}, {"name": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "category": 1}, {"name": "Per-flow delay bound analysis based on a formalized microarchitectural model", "category": 4}, {"name": "Physical planning for the architectural exploration of large-scale chip multiprocessors", "category": 0}, {"name": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "category": 6}, {"name": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "category": 3}, {"name": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "category": 0}, {"name": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "category": 0}, {"name": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "category": 4}, {"name": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "category": 4}, {"name": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "category": 5}, {"name": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "category": 3}, {"name": "Modeling and Power Evaluation of On-Chip Router Components in Spintronics", "category": 6}, {"name": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "category": 6}, {"name": "Efficient Timing Channel Protection for On-Chip Networks", "category": 5}, {"name": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "category": 3}, {"name": "Two-hop Free-space based optical interconnects for chip multiprocessors", "category": 0}, {"name": "A Mixed Verification Strategy Tailored for Networks on Chip", "category": 2}, {"name": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "category": 6}, {"name": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "category": 1}, {"name": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "category": 3}, {"name": "Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip", "category": 5}, {"name": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "category": 3}, {"name": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "category": 3}, {"name": "NoCs simulation framework for OMNeT++", "category": 6}, {"name": "The XMOS XK-XMP-64 development board", "category": 3}, {"name": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "category": 5}, {"name": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "category": 5}, {"name": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "category": 0}, {"name": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "category": 1}, {"name": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "category": 6}, {"name": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "category": 0}, {"name": "Deadlock-free fine-grained thread migration", "category": 5}, {"name": "Energy and reliability oriented mapping for regular Networks-on-Chip", "category": 1}, {"name": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "category": 6}, {"name": "Prevention flow-control for low latency torus networks-on-chip", "category": 4}, {"name": "Dynamic power management of voltage-frequency island partitioned Networks-on-Chip using Intel's Single-chip Cloud Computer", "category": 0}, {"name": "Efficient routing implementation in complex systems-on-chip", "category": 1}, {"name": "Reconfiguration of a 3GPP-LTE telecommunication application on a 22-core NoC-based system-on-chip", "category": 3}, {"name": "Cross clock-domain TDM virtual circuits for networks on chips", "category": 2}, {"name": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "category": 6}, {"name": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "category": 1}, {"name": "A distributed and topology-agnostic approach for on-line NoC testing", "category": 1}, {"name": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "category": 1}, {"name": "Complex network inspired fault-tolerant NoC architectures with wireless links", "category": 6}, {"name": "Reducing network-on-chip energy consumption through spatial locality speculation", "category": 5}, {"name": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "category": 4}, {"name": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "category": 5}, {"name": "Link pipelining strategies for an application-specific asynchronous NoC", "category": 6}, {"name": "Analysis of application-aware on-chip routing under traffic uncertainty", "category": 0}, {"name": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "category": 0}, {"name": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "category": 4}, {"name": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "category": 6}, {"name": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "category": 2}, {"name": "VLSI micro-architectures for high-radix crossbar schedulers", "category": 6}, {"name": "Spidergon STNoC design flow", "category": 5}, {"name": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "category": 3}, {"name": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "category": 0}, {"name": "Photonic Chip-Scale Interconnection Networks for Performance-Energy Optimized Computing", "category": 2}, {"name": "Delay analysis of wormhole based heterogeneous NoC", "category": 2}, {"name": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "category": 4}, {"name": "Curbing energy cravings in networks - A cross-sectional view across the micro-macro boundary", "category": 5}, {"name": "Semiconductor Industry - Perspective, Evolution and Challenges", "category": 2}, {"name": "BLOCON - A Bufferless Photonic Clos network-on-chip architecture", "category": 2}, {"name": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "category": 0}, {"name": "Challenges and promises of nano and bio communication networks", "category": 2}, {"name": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "category": 6}, {"name": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "category": 2}, {"name": "A Network Congestion-Aware Memory Controller", "category": 3}, {"name": "Design of High-Radix Clos Network-on-Chip", "category": 4}, {"name": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "category": 2}, {"name": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "category": 6}, {"name": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "category": 6}, {"name": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "category": 3}, {"name": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "category": 5}, {"name": "Performance Evaluation of a Multicore System with Optically Connected Memory Modules", "category": 5}, {"name": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "category": 5}, {"name": "A software framework for trace analysis targeting multicore platforms design", "category": 0}, {"name": "Evaluating Bufferless Flow Control for On-chip Networks", "category": 3}, {"name": "A comprehensive Networks-on-Chip simulator for error control explorations", "category": 1}, {"name": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "category": 6}, {"name": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "category": 6}, {"name": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "category": 3}, {"name": "A Low-Latency and Memory-Efficient On-chip Network", "category": 5}, {"name": "Low-Power Bioelectronics for Massively Parallel Neuromonitoring", "category": 6}, {"name": "Fault-Tolerant Flow Control in On-chip Networks", "category": 0}, {"name": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "category": 0}, {"name": "Keynote 3 (Banquet Talk) Digital space", "category": 1}, {"name": "Network-on-Chip Architectures for Neural Networks", "category": 6}, {"name": "Dark Silicon - From Computation to Communication", "category": 3}, {"name": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "category": 0}, {"name": "Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip", "category": 4}, {"name": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "category": 2}, {"name": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "category": 3}, {"name": "Flow-aware allocation for on-chip networks", "category": 4}, {"name": "NoCs - It is about the memory and the programming model", "category": 2}, {"name": "Power reduction through physical placement of asynchronous routers", "category": 3}, {"name": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "category": 0}, {"name": "HOPE - Hotspot congestion control for Clos network on chip", "category": 3}, {"name": "NoC's at the center of chip architecture - Urgent needs (today) and what they must become (future)", "category": 4}, {"name": "The design of a latency constrained, power optimized NoC for a 4G SoC", "category": 2}, {"name": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "category": 5}, {"name": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "category": 3}, {"name": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "category": 0}, {"name": "A Modeling and exploration framework for interconnect network design in the nanometer era", "category": 5}, {"name": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "category": 1}, {"name": "Increasing NoC power estimation accuracy through a rate-based model", "category": 2}, {"name": "Connection-centric network for spiking neural networks", "category": 5}, {"name": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "category": 4}, {"name": "A Communication and configuration controller for NoC based reconfigurable data flow architecture", "category": 4}, {"name": "Performance Evaluation of NoC Architectures for Parallel Workloads", "category": 1}, {"name": "Silicon-photonic clos networks for global on-chip communication", "category": 5}, {"name": "On-Chip photonic interconnects for scalable multi-core architectures", "category": 5}, {"name": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "category": 0}, {"name": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "category": 4}, {"name": "Contention-free on-chip routing of optical packets", "category": 2}, {"name": "Using adaptive routing to compensate for performance heterogeneity", "category": 3}, {"name": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "category": 5}, {"name": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "category": 1}, {"name": "FIST - A fast, lightweight, FPGA-friendly packet latency estimator for NoC modeling in full-system simulations", "category": 3}, {"name": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "category": 4}, {"name": "Exploring concentration and channel slicing in on-chip network router", "category": 4}, {"name": "A modular synchronizing FIFO for NoCs", "category": 1}, {"name": "Best of both worlds - A bus enhanced NoC (BENoC)", "category": 3}, {"name": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "category": 3}, {"name": "Static virtual channel allocation in oblivious routing", "category": 5}, {"name": "Packet-level static timing analysis for NoCs", "category": 3}, {"name": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "category": 2}, {"name": "Diagnosis of interconnect shorts in mesh NoCs", "category": 4}, {"name": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "category": 3}, {"name": "Statistical Approach to NoC Design", "category": 1}, {"name": "A Network of Time-Division Multiplexed Wiring for FPGAs", "category": 3}, {"name": "Estimating reliability and throughput of source-synchronous wave-pipelined interconnect", "category": 3}, {"name": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "category": 3}, {"name": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "category": 6}, {"name": "Configurable emulated shared memory architecture for general purpose MP-SOCs and NOC regions", "category": 4}, {"name": "Network Simplicity for Latency Insensitive Cores", "category": 1}, {"name": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "category": 2}, {"name": "Scalability of network-on-chip communication architecture for 3-D meshes", "category": 6}, {"name": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "category": 4}, {"name": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "category": 1}, {"name": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "category": 6}, {"name": "Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip", "category": 3}, {"name": "Dual-Channel Access Mechanism for Cost-Effective NoC Design", "category": 1}, {"name": "Circuit-Switched Coherence", "category": 6}, {"name": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "category": 6}, {"name": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "category": 6}, {"name": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "category": 5}, {"name": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "category": 4}, {"name": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "category": 5}, {"name": "Implementation of Wave-Pipelined Interconnects in FPGAs", "category": 2}, {"name": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "category": 6}, {"name": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "category": 3}, {"name": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "category": 4}, {"name": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "category": 4}, {"name": "An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator", "category": 6}, {"name": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "category": 5}, {"name": "A Power and Energy Exploration of Network-on-Chip Architectures", "category": 3}, {"name": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "category": 1}, {"name": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "category": 4}, {"name": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "category": 0}, {"name": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "category": 1}, {"name": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "category": 4}, {"name": "The Power of Priority - NoC Based Distributed Cache Coherency", "category": 4}, {"name": "A Low-Latency and Low-Power Hybrid Insertion Methodology for Global Interconnects in VDSM Designs", "category": 3}, {"name": "Enabling Technology for On-Chip Interconnection Networks", "category": 4}, {"name": "NoC Communication Strategies Using Time-to-Digital Conversion", "category": 5}, {"name": "Transaction-Based Communication-Centric Debug", "category": 2}, {"name": "NOC-centric Security of Reconfigurable SoC", "category": 3}, {"name": "NoC - Network or Chip?", "category": 2}, {"name": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "category": 6}, {"name": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "category": 6}, {"name": "Simulation and Evaluation of On-Chip Interconnect Architectures - 2D Mesh, Spidergon, and WK-Recursive Network", "category": 3}, {"name": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "category": 2}, {"name": "ReNoC - A Network-on-Chip Architecture with Reconfigurable Topology", "category": 2}, {"name": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "category": 3}, {"name": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "category": 4}, {"name": "NoC-Based FPGA - Architecture and Routing", "category": 5}, {"name": "Adaptive stochastic routing in fault-tolerant on-chip networks", "category": 1}, {"name": "Design Technologies for Networks on Chips", "category": 6}, {"name": "Towards Open Network-on-Chip Benchmarks", "category": 5}, {"name": "Architecture of the Scalable Communications Core", "category": 3}, {"name": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "category": 4}, {"name": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "category": 3}, {"name": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "category": 5}, {"name": "Access Regulation to Hot-Modules in Wormhole NoCs", "category": 2}, {"name": "Mesh of Tree - Unifying Mesh and MFPGA for Better Device Performances", "category": 5}, {"name": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "category": 3}, {"name": "Approaching Ideal NoC Latency with Pre-Configured Routes", "category": 3}, {"name": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "category": 4}, {"name": "Fast, Accurate and Detailed NoC Simulations", "category": 4}, {"name": "Implementation of a Design-for-Test Architecture for Asynchronous Networks-on-Chip", "category": 3}, {"name": "DART - A programmable architecture for NoC simulation on FPGAs", "category": 6}, {"name": "A Study of NoC Exit Strategies", "category": 3}, {"name": "On the Design of a Photonic Network-on-Chip", "category": 0}, {"name": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "category": 4}, {"name": "Implementing DSP Algorithms with On-Chip Networks", "category": 5}, {"name": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "category": 1}, {"name": "Reflections on 10 Years as a Commercial On-Chip Interconnect Provider", "category": 1}, {"name": "The Impact of Higher Communication Layers on NoC Supported MP-SoCs", "category": 3}, {"name": "Reducing Interconnect Cost in NoC through Serialized Asynchronous Links", "category": 0}, {"name": "Thermal Impacts on NoC Interconnects", "category": 2}, {"name": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "category": 5}, {"name": "NoC Design and Implementation in 65nm Technology", "category": 1}, {"name": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "category": 1}, {"name": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "category": 4}, {"name": "Invited Talk 1- Past, Present, and Future Communicating Processors", "category": 2}, {"name": "Invited Talk 2 - Optical Interconnects for Backplane and Chip-to-Chip Photonics", "category": 5}, {"name": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "category": 1}, {"name": "Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder.", "category": 4}, {"name": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "category": 5}, {"name": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", "category": 3}, {"name": "A practical approach of memory access parallelization to exploit multiple off-chip DDR memories.", "category": 1}, {"name": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "category": 0}, {"name": "Application mapping for chip multiprocessors.", "category": 3}, {"name": "Concurrent topology and routing optimization in automotive network integration.", "category": 1}, {"name": "A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers.", "category": 0}, {"name": "DyAD - smart routing for networks-on-chip.", "category": 3}, {"name": "Operating-system controlled network on chip.", "category": 6}, {"name": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "category": 2}, {"name": "Design space exploration and prototyping for on-chip multimedia applications.", "category": 3}, {"name": "Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint.", "category": 1}, {"name": "Behavior and communication co-optimization for systems with sequential communication media.", "category": 2}, {"name": "Synthesis of high-performance packet processing pipelines.", "category": 5}, {"name": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "category": 4}, {"name": "Prediction-based flow control for network-on-chip traffic.", "category": 4}, {"name": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "category": 0}, {"name": "DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip.", "category": 1}, {"name": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "category": 0}, {"name": "VIX - Virtual Input Crossbar for Efficient Switch Allocation.", "category": 2}, {"name": "SHiFA - System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems.", "category": 5}, {"name": "Disease Diagnosis-on-a-Chip - Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis.", "category": 3}, {"name": "CAP - Communication Aware Programming.", "category": 0}, {"name": "Fort-NoCs - Mitigating the Threat of a Compromised NoC.", "category": 5}, {"name": "NoC-Sprinting - Interconnect for Fine-Grained Sprinting in the Dark Silicon Era.", "category": 6}, {"name": "darkNoC - Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon.", "category": 0}, {"name": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "category": 4}, {"name": "Quality-of-Service for a High-Radix Switch.", "category": 4}, {"name": "Complementary communication path for energy efficient on-chip optical interconnects.", "category": 6}, {"name": "On-chip interconnection network for accelerator-rich architectures.", "category": 5}, {"name": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "category": 3}, {"name": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "category": 2}, {"name": "Domain-wall memory buffer for low-energy NoCs.", "category": 3}, {"name": "SuperNet - multimode interconnect architecture for manycore chips.", "category": 6}, {"name": "Network footprint reduction through data access and computation placement in NoC-based manycores.", "category": 1}, {"name": "A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's.", "category": 5}, {"name": "O-Router - an optical routing framework for low power on-chip silicon nano-photonic integration.", "category": 5}, {"name": "Spectrum - a hybrid nanophotonic-electric on-chip network.", "category": 3}, {"name": "Exploring serial vertical interconnects for 3D ICs.", "category": 0}, {"name": "No cache-coherence - a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips.", "category": 6}, {"name": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "category": 5}, {"name": "Dynamic thread and data mapping for NoC based CMPs.", "category": 5}, {"name": "Cost-driven 3D integration with interconnect layers.", "category": 2}, {"name": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "category": 1}, {"name": "Virtual channels vs. multiple physical networks - a comparative analysis.", "category": 0}, {"name": "An efficient dynamically reconfigurable on-chip network architecture.", "category": 6}, {"name": "Networks on Chips - from research to products.", "category": 0}, {"name": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "category": 4}, {"name": "The evolution of SOC interconnect and how NOC fits within it.", "category": 6}, {"name": "Automated modeling and emulation of interconnect designs for many-core chip multiprocessors.", "category": 1}, {"name": "Trace-driven optimization of networks-on-chip configurations.", "category": 5}, {"name": "ACES - application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip.", "category": 4}, {"name": "NTPT - on the end-to-end traffic prediction in the on-chip networks.", "category": 5}, {"name": "Application-aware NoC design for efficient SDRAM access.", "category": 4}, {"name": "Network on chip design and optimization using specialized influence models.", "category": 1}, {"name": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "category": 2}, {"name": "Mapping on multi/many-core systems - survey of current and emerging trends.", "category": 5}, {"name": "Proactive circuit allocation in multiplane NoCs.", "category": 3}, {"name": "A heterogeneous multiple network-on-chip design - an application-aware approach.", "category": 4}, {"name": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "category": 6}, {"name": "RISO - relaxed network-on-chip isolation for cloud processors.", "category": 0}, {"name": "Smart hill climbing for agile dynamic mapping in many-core systems.", "category": 1}, {"name": "HCI-tolerant NoC router microarchitecture.", "category": 0}, {"name": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "category": 3}, {"name": "A low latency router supporting adaptivity for on-chip interconnects.", "category": 0}, {"name": "Floorplan-aware automated synthesis of bus-based communication architectures.", "category": 6}, {"name": "FLEXBUS - a high-performance system-on-chip communication architecture with a dynamically configurable topology.", "category": 4}, {"name": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "category": 2}, {"name": "Introducing the SuperGT Network-on-Chip; SuperGT QoS - more than just GT.", "category": 6}, {"name": "Layered Switching for Networks on Chip.", "category": 5}, {"name": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "category": 5}, {"name": "The Case for Low-Power Photonic Networks on Chip.", "category": 1}, {"name": "Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture.", "category": 0}, {"name": "Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures.", "category": 0}, {"name": "Quantum-Like Effects in Network-on-Chip Buffers Behavior.", "category": 3}, {"name": "Interconnects in the Third Dimension - Design Challenges for 3D ICs.", "category": 3}, {"name": "Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects.", "category": 1}, {"name": "Micro-Photonic Interconnects - Characteristics, Possibilities and Limitations.", "category": 2}, {"name": "CAD Implications of New Interconnect Technologies.", "category": 5}, {"name": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "category": 2}, {"name": "Attackboard - a novel dependency-aware traffic generator for exploring NoC design space.", "category": 6}, {"name": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "category": 2}, {"name": "Explicit modeling of control and data for improved NoC router estimation.", "category": 0}, {"name": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "category": 3}, {"name": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "category": 6}, {"name": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "category": 1}, {"name": "Rate-based vs delay-based control for DVFS in NoC.", "category": 0}, {"name": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "category": 3}, {"name": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "category": 1}, {"name": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "category": 1}, {"name": "Malleable NoC - dark silicon inspired adaptable Network-on-Chip.", "category": 2}, {"name": "Thermal aware design method for VCSEL-based on-chip optical interconnect.", "category": 6}, {"name": "d2-LBDR - distance-driven routing to handle permanent failures in 2D mesh NOCs.", "category": 0}, {"name": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "category": 5}, {"name": "A packet-switched interconnect for many-core systems with BE and RT service.", "category": 5}, {"name": "A cyber-physical systems approach to personalized medicine - challenges and opportunities for noc-based multicore platforms.", "category": 6}, {"name": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "category": 4}, {"name": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "category": 6}, {"name": "Minimally buffered single-cycle deflection router.", "category": 0}, {"name": "On-chip network-enabled many-core architectures for computational biology applications.", "category": 2}, {"name": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "category": 4}, {"name": "TAPP - temperature-aware application mapping for NoC-based many-core processors.", "category": 4}, {"name": "Adaptively tolerate power-gating-induced power/ground noise under process variations.", "category": 5}, {"name": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "category": 0}, {"name": "Time-critical computing on a single-chip massively parallel processor.", "category": 1}, {"name": "PhaseNoC - TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "category": 0}, {"name": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "category": 4}, {"name": "Brisk and limited-impact NoC routing reconfiguration.", "category": 4}, {"name": "Improving hamiltonian-based routing methods for on-chip networks - A turn model approach.", "category": 6}, {"name": "A novel model for system-level decision making with combined ASP and SMT solving.", "category": 4}, {"name": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "category": 6}, {"name": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "category": 1}, {"name": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "category": 4}, {"name": "An efficient network on-chip architecture based on isolating local and non-local communications.", "category": 1}, {"name": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "category": 4}, {"name": "Coherence based message prediction for optically interconnected chip multiprocessors.", "category": 1}, {"name": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "category": 4}, {"name": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "category": 4}, {"name": "ElastiStore - An elastic buffer architecture for Network-on-Chip routers.", "category": 6}, {"name": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "category": 3}, {"name": "Chameleon - Channel efficient Optical Network-on-Chip.", "category": 6}, {"name": "Exploring resource mapping policies for dynamic clustering on NoC-based MPSoCs.", "category": 4}, {"name": "Application mapping for express channel-based networks-on-chip.", "category": 2}], "links": [{"source": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "target": "NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine", "value": ""}, {"source": "Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism", "target": "Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip", "value": ""}, {"source": "Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip", "target": "Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism", "value": ""}, {"source": "On-Chip Millimeter Wave Antennas and Transceivers", "target": "Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip", "value": ""}, {"source": "User Cooperation Network Coding Approach for NoC Performance Improvement", "target": "NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "Highly Fault-tolerant NoC Routing with Application-aware Congestion Management", "value": ""}, {"source": "Effective abstraction for response proof of communication fabrics", "target": "Effective abstraction for response proof of communication fabrics", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "ElastiStore - An elastic buffer architecture for Network-on-Chip routers.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Fault-Tolerant 3D-NoC Architecture and Design - Recent Advances and Challenges", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "A cyber-physical systems approach to personalized medicine - challenges and opportunities for noc-based multicore platforms.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "User Cooperation Network Coding Approach for NoC Performance Improvement", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Thermal aware design method for VCSEL-based on-chip optical interconnect.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "ICARO - Congestion isolation in networks-on-chip", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Wear-Aware Adaptive Routing for Networks-on-Chips", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Unbiased Regional Congestion Aware Selection Function for NoCs", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Data Criticality in Network-On-Chip Design", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Per-flow delay bound analysis based on a formalized microarchitectural model", "target": "Towards stochastic delay bound analysis for Network-on-Chip", "value": ""}, {"source": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "target": "SuperNet - multimode interconnect architecture for manycore chips.", "value": ""}, {"source": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "target": "darkNoC - Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon.", "value": ""}, {"source": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "target": "Improving DVFS in NoCs with Coherence Prediction", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "DimNoC - a dim silicon approach towards power-efficient on-chip network.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "value": ""}, {"source": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "target": "An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance", "value": ""}, {"source": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "target": "Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "Fort-NoCs - Mitigating the Threat of a Compromised NoC.", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Physical planning for the architectural exploration of large-scale chip multiprocessors", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Chameleon - Channel efficient Optical Network-on-Chip.", "value": ""}, {"source": "NoCs simulation framework for OMNeT++", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "NoCs simulation framework for OMNeT++", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "SHiFA - System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Mapping on multi/many-core systems - survey of current and emerging trends.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "A heterogeneous multiple network-on-chip design - an application-aware approach.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Data Criticality in Network-On-Chip Design", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Improving DVFS in NoCs with Coherence Prediction", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Parka - Thermally Insulated Nanophotonic Interconnects", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Accurate System-level TSV-to-TSV Capacitive Coupling Fault Model for 3D-NoC", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "A Framework for Combining Concurrent Checking and On-Line Embedded Test for Low-Latency Fault Detection in NoC Routers", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A heterogeneous multiple network-on-chip design - an application-aware approach.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Attackboard - a novel dependency-aware traffic generator for exploring NoC design space.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Data Criticality in Network-On-Chip Design", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Improving DVFS in NoCs with Coherence Prediction", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Parka - Thermally Insulated Nanophotonic Interconnects", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "target": "Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip", "value": ""}, {"source": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Design of High-Radix Clos Network-on-Chip", "target": "HOPE - Hotspot congestion control for Clos network on chip", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "BLOCON - A Bufferless Photonic Clos network-on-chip architecture", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Fault-Tolerant Flow Control in On-chip Networks", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Transient queuing models for input-buffered routers in Network-on-Chip", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Challenges and promises of nano and bio communication networks", "value": ""}, {"source": "Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip", "target": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "ElastiStore - An elastic buffer architecture for Network-on-Chip routers.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Increasing NoC power estimation accuracy through a rate-based model", "target": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "A Communication and configuration controller for NoC based reconfigurable data flow architecture", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "A Communication and configuration controller for NoC based reconfigurable data flow architecture", "target": "Reconfiguration of a 3GPP-LTE telecommunication application on a 22-core NoC-based system-on-chip", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "Parka - Thermally Insulated Nanophotonic Interconnects", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Fault-Tolerant Flow Control in On-chip Networks", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Fault-Tolerant Flow Control in On-chip Networks", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip", "value": ""}, {"source": "FIST - A fast, lightweight, FPGA-friendly packet latency estimator for NoC modeling in full-system simulations", "target": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Asymmetric NoC Architectures for GPU Systems", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip", "value": ""}, {"source": "Packet-level static timing analysis for NoCs", "target": "Delay analysis of wormhole based heterogeneous NoC", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Towards stochastic delay bound analysis for Network-on-Chip", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Per-flow delay bound analysis based on a formalized microarchitectural model", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Transient queuing models for input-buffered routers in Network-on-Chip", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Delay analysis of wormhole based heterogeneous NoC", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "User Cooperation Network Coding Approach for NoC Performance Improvement", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Fault-Tolerant 3D-NoC Architecture and Design - Recent Advances and Challenges", "value": ""}, {"source": "Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "NoC-Sprinting - Interconnect for Fine-Grained Sprinting in the Dark Silicon Era.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Highly Fault-tolerant NoC Routing with Application-aware Congestion Management", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "ReNoC - A Network-on-Chip Architecture with Reconfigurable Topology", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Data Criticality in Network-On-Chip Design", "value": ""}, {"source": "Enabling Technology for On-Chip Interconnection Networks", "target": "ReNoC - A Network-on-Chip Architecture with Reconfigurable Topology", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "value": ""}, {"source": "NOC-centric Security of Reconfigurable SoC", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "Performance Evaluation of a Multicore System with Optically Connected Memory Modules", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Adaptive stochastic routing in fault-tolerant on-chip networks", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Adaptive stochastic routing in fault-tolerant on-chip networks", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "Improving hamiltonian-based routing methods for on-chip networks - A turn model approach.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "HOPE - Hotspot congestion control for Clos network on chip", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "DART - A programmable architecture for NoC simulation on FPGAs", "value": ""}, {"source": "Implementation of a Design-for-Test Architecture for Asynchronous Networks-on-Chip", "target": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "value": ""}, {"source": "DART - A programmable architecture for NoC simulation on FPGAs", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "target": "A modular synchronizing FIFO for NoCs", "value": ""}, {"source": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "The Impact of Higher Communication Layers on NoC Supported MP-SoCs", "target": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "value": ""}, {"source": "Thermal Impacts on NoC Interconnects", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "Thermal Impacts on NoC Interconnects", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "target": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "value": ""}, {"source": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "target": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "value": ""}, {"source": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", "target": "SHiFA - System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems.", "value": ""}, {"source": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip.", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "ICARO - Congestion isolation in networks-on-chip", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip.", "target": "Highly Fault-tolerant NoC Routing with Application-aware Congestion Management", "value": ""}, {"source": "DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip.", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip.", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip.", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Disease Diagnosis-on-a-Chip - Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis.", "target": "User Cooperation Network Coding Approach for NoC Performance Improvement", "value": ""}, {"source": "Disease Diagnosis-on-a-Chip - Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis.", "target": "NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine", "value": ""}, {"source": "Fort-NoCs - Mitigating the Threat of a Compromised NoC.", "target": "Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip", "value": ""}, {"source": "O-Router - an optical routing framework for low power on-chip silicon nano-photonic integration.", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Dynamic thread and data mapping for NoC based CMPs.", "target": "RISO - relaxed network-on-chip isolation for cloud processors.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Two-hop Free-space based optical interconnects for chip multiprocessors", "value": ""}, {"source": "Virtual channels vs. multiple physical networks - a comparative analysis.", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Virtual channels vs. multiple physical networks - a comparative analysis.", "target": "Data Criticality in Network-On-Chip Design", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Highway in TDM NoCs", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "value": ""}, {"source": "ACES - application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip.", "target": "Highly Fault-tolerant NoC Routing with Application-aware Congestion Management", "value": ""}, {"source": "NTPT - on the end-to-end traffic prediction in the on-chip networks.", "target": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "ARTEMIS - An Aging-Aware Runtime Application Mapping Framework for 3D NoC-based Chip Multiprocessors", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "SHiFA - System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Floorplan-aware automated synthesis of bus-based communication architectures.", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "FLEXBUS - a high-performance system-on-chip communication architecture with a dynamically configurable topology.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Introducing the SuperGT Network-on-Chip; SuperGT QoS - more than just GT.", "target": "Highway in TDM NoCs", "value": ""}, {"source": "Layered Switching for Networks on Chip.", "target": "Modeling and Power Evaluation of On-Chip Router Components in Spintronics", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Interconnects in the Third Dimension - Design Challenges for 3D ICs.", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Interconnects in the Third Dimension - Design Challenges for 3D ICs.", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Interconnects in the Third Dimension - Design Challenges for 3D ICs.", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "ARTEMIS - An Aging-Aware Runtime Application Mapping Framework for 3D NoC-based Chip Multiprocessors", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "Design trade-offs in energy efficient NoC architectures", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Design trade-offs in energy efficient NoC architectures", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "value": ""}, {"source": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "d2-LBDR - distance-driven routing to handle permanent failures in 2D mesh NOCs.", "target": "A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips", "value": ""}, {"source": "A cyber-physical systems approach to personalized medicine - challenges and opportunities for noc-based multicore platforms.", "target": "User Cooperation Network Coding Approach for NoC Performance Improvement", "value": ""}, {"source": "A cyber-physical systems approach to personalized medicine - challenges and opportunities for noc-based multicore platforms.", "target": "Mathematical Modeling and Control of Multifractal Workloads for Data-Center-on-a-Chip Optimization", "value": ""}, {"source": "A cyber-physical systems approach to personalized medicine - challenges and opportunities for noc-based multicore platforms.", "target": "NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "A cyber-physical systems approach to personalized medicine - challenges and opportunities for noc-based multicore platforms.", "value": ""}, {"source": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "target": "Towards compelling cases for the viability of silicon-nanophotonic technology in future manycore systems", "value": ""}, {"source": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}]}