v 20060906 1
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=16
T 300 2450 5 8 0 1 0 8 1
pinseq=1
T 450 2500 9 8 1 1 0 0 1
pinlabel=FUNCTION
T 450 2500 5 8 0 1 0 2 1
pintype=in
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=17
T 300 2050 5 8 0 1 0 8 1
pinseq=2
T 450 2100 9 8 1 1 0 0 1
pinlabel=STATUS
T 450 2100 5 8 0 1 0 2 1
pintype=out
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=18
T 300 1650 5 8 0 1 0 8 1
pinseq=3
T 525 1700 9 8 1 1 0 0 1
pinlabel=SCLK
T 525 1700 5 8 0 1 0 2 1
pintype=clk
}
L 500 1700 400 1775 3 0 0 0 -1 -1
L 500 1700 400 1625 3 0 0 0 -1 -1
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=19
T 300 1250 5 8 0 1 0 8 1
pinseq=4
T 450 1300 9 8 1 1 0 0 1
pinlabel=SDIO
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=20
T 300 850 5 8 0 1 0 8 1
pinseq=5
T 450 900 9 8 1 1 0 0 1
pinlabel=SDO
T 450 900 5 8 0 1 0 2 1
pintype=out
}
P 100 500 300 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=21
T 300 450 5 8 0 1 0 8 1
pinseq=6
T 450 500 9 8 1 1 0 0 1
pinlabel=\_CSB\_
T 450 500 5 8 0 1 0 2 1
pintype=in
}
V 350 500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 400 100 1400 2800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 3000 8 10 1 1 0 6 1
refdes=U?
T 400 3000 9 10 1 0 0 0 1
AD9510-CTRL
T 400 3200 5 10 0 0 0 0 1
device=AD9510
T 400 3400 5 10 0 0 0 0 1
footprint=LFCSP64
T 400 3600 5 10 0 0 0 0 1
author=mettus
T 400 3800 5 10 0 0 0 0 1
documentation=http://www.analog.com
T 400 4000 5 10 0 0 0 0 1
description=Clock Divider and PLL
T 400 4200 5 10 0 0 0 0 1
numslots=0
T 400 4400 5 10 0 0 0 0 1
comment=AD9510
T 400 4600 5 10 0 0 0 0 1
comment=Part 2 of 5
