// Seed: 4240403429
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output tri1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input wor id_2,
    input tri1 id_3,
    output tri1 id_4,
    output wand id_5,
    input uwire id_6,
    output wire id_7,
    input wor id_8,
    input wor id_9,
    output supply1 id_10,
    output logic id_11,
    input wor id_12,
    input uwire id_13
);
  assign id_7 = id_3 ? 1 : 1;
  wire id_15;
  final begin : LABEL_0
    id_11 <= 1;
  end
  wire id_16;
  assign id_5 = id_8;
  wire id_17;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
