#notemd
# Status Meeting

  - CCD  
    Useful Skew needs Clock & Data Optimization at the same time

<!-- end list -->

  - How to increase skew ??
      - buffers produce latency
  - Clock Timing source latency
  - ideal vs propagated
      - \-sourceオプションが指定された場合はソースレイテンシーとなり、ブ
        ロックレベルの場合、外部のクロックソースからブロックの入力ポート
        までのレイテンシーをモデリングすることになります。
      - \-sourceオプションが指定されない場合はネットワークレイテンシーと
        なり、ブロックの内部のレイテンシー、つまりブロックの入力ポートか
        ら末端のFFやSRAMまでのレイテンシーをモデリングすることになります。
  - DC Exploler ?

# Self Study

## Unit3

### Power/Area Correlation

  - 詳細配線前の(仮想)配線には誤差がある。最適化で良い結果を得るためには 誤差を少なくする必要がある。

  - **Metal layer resistance**
    
      - impacting pre-route R estimation
      - bad estimation leads to:
          - increased violations and buffer count
          - reduced correlation with post-route results
              - **Miscorrelation** results in sub-optimal pre-route
                buffering

  - Pre-Route Layer Optimization
    
      - Automatically assigns longer and more timing-critical nets to
        higher layers

  - RDE :: Route-Driven Extraction
    
      - builds a statistical model for RC extractionin all pre-route
        steps
          - to capture:
              - Detailed layer occupancy beyond min/max layer usage
              - GR topology and length
              - Via resistance
              - Cell pin geometries
          - all virtual routes will use the GR RC model for RC
            extraction
      - result in better area and powerwith similar post-route timing
        QoR
      - RDE capture occurs twice in the flow
          - At the beginning of place_opt and
            clock_opt final_opto

  - Dynamic Power-Driven Placement :: enhanced LPP or eLPP
    
      - moving cells to shorten high toggle rate activity

  - To perform accurate power-driven placement
    
      - Set the option `place.coarse.enhanced_low_power_effort`
      - Load accurate net switching activity (toggle rate) information
      - Apply set_scenariostatus -dynamic_power true
        toaft least one active scenario

## Lab3

``` example
Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func.ss_125c       (Setup)             0.01           0.00              0
test.ss_125c       (Setup)             0.04           0.00              0
Design             (Setup)             0.01           0.00              0

func.ff_125c       (Hold)             -0.08          -5.37            349
func.ff_m40c       (Hold)             -0.04          -4.80            316
test.ff_125c       (Hold)             -0.10         -57.94           3191
Design             (Hold)             -0.10         -59.94           3303
---------------------------------------------------------------------------

icc2_shell> report_app_options {place.* place_opt.* opt.*} -non_default -as_list
...
opt.common.advanced_logic_restructuring_mode area_timing
opt.common.enable_rde true
opt.power.mode total
opt.tie_cell.max_fanout 8
place.legalize.enable_advanced_legalizer true
place.legalize.enable_advanced_prerouted_net_check true
place_opt.flow.do_spg true
```

  - **place_optではHoldは直さないらしい？**

## Unit3 Appendix

  - Magnet Placement  
    fixed object

  - coarse placement  
    use the create_placement command

  - refine placement  
    reduce congestion further

  - Move bounds  
    to constrain the placementofcells within a specified region
    
      - Bound  
        boundary
    
    <!-- end list -->
    
      - useful to place cells in timing-critical modules together
      - soft/hard/exclude mode
          - exclude  
            Like hard, but non-boundcells not allowed inside

  - netlength attribute  
    to get an accurate wire length estimation

  - Multiple port is not good  
    will not buffer nets that are connected to two or more ports

  - high-pin-count cells  
    needs spacing

## 先輩方のZOOM

  - ameba chart
