Paolo Bonzini , Laura Pozzi, Recurrence-aware instruction set selection for extensible embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1259-1267, October 2008[doi>10.1109/TVLSI.2008.2001863]
D. Bull, S. Das, K. Shivashankar, G. S. Dasika, K. Flautner, and D. Blaauw. 2011. A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation. IEEE Journal of Solid-State Circuits. 46, 1, 18--31.
M. L. Bushnell and V. D. Agrawal. 2000. Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits. Springer, Netherlands.
Mario R. Casu , Stefano Colazzo , Paolo Mantovani, Coupling latency-insensitivity with variable-latency for better than worst case design: a RISC case study, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland[doi>10.1145/1973009.1973043]
Ruiming Chen , Hai Zhou, Fast estimation of timing yield bounds for process variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.3, p.241-248, March 2008[doi>10.1109/TVLSI.2007.915398]
Eric Chun , Zeshan Chishti , T. N. Vijaykumar, Shapeshifter: Dynamically changing pipeline width and speed to address process variations, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.411-422, November 08-12, 2008[doi>10.1109/MICRO.2008.4771809]
Nathan Clark , Amir Hormati , Scott Mahlke , Sami Yehia, Scalable subgraph mapping for acyclic computation accelerators, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176779]
Nathan T. Clark , Hongtao Zhong , Scott A. Mahlke, Automated Custom Instruction Generation for Domain-Specific Processor Acceleration, IEEE Transactions on Computers, v.54 n.10, p.1258-1270, October 2005[doi>10.1109/TC.2005.156]
FreePDK. 2010. A free open access 45nm PDK and cell library for university. http://www.eda.ncsu.edu.
Carlo Galuzzi , Koen Bertels, The Instruction-Set Extension Problem: A Survey, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.4 n.2, p.1-28, May 2011[doi>10.1145/1968502.1968509]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Y. Hara-Azumi, T. Azumi, and N. D. Dutt. 2013a. VISA synthesis: Variation-aware instruction set architecture synthesis. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 243--248.
Yuko Hara-Azumi , Farshad Firouzi , Saman Kiamehr , Mehdi Tahoori, Instruction-set extension under process variation and aging effects, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
M. Kamal, A. Afazli-Kusha, and M. Pedram. 2011. Timing variation-aware custom instruction extension technique. In Proceedings of the Design, Automation and Test in Europe (DATE). 1517--1520.
Mehdi Kamal , Ali Afzali-Kusha , Saeed Safari , Massoud Pedram, An architecture-level approach for mitigating the impact of process variations on extensible processors, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Mehdi Kamal , Ali Afzali-Kusha , Saeed Safari , Massoud Pedram, Considering the effect of process variations during the ISA extension design flow, Microprocessors & Microsystems, v.37 n.6-7, p.713-724, August, 2013[doi>10.1016/j.micpro.2012.09.014]
Mehdi Kamal , Ali Afzali-Kusha , Saeed Safari , Massoud Pedram, Impact of Process Variations on Speedup and Maximum Achievable Frequency of Extensible Processors, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.3, p.1-25, April 2014[doi>10.1145/2567665]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Xiaoyao Liang , David Brooks, Mitigating the Impact of Process Variations on Processor Register Files and Execution Units, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.504-514, December 09-13, 2006[doi>10.1109/MICRO.2006.37]
Xiaoyao Liang , Gu-Yeon Wei , David Brooks, ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.191-202, June 21-25, 2008[doi>10.1109/ISCA.2008.27]
Y. S. Lu, L. Shen, L. B. Huang, Z. Y. Wang, and N. Xiao. 2009. Optimal subgraph covering for customisable VLIW processors. IET Computer and Digital Techniques 3, 1, 14--23.
Nayan V. Mujadiya, Instruction scheduling for VLIW processors under variation scenario, Proceedings of the 9th international conference on Systems, architectures, modeling and simulation, July 20-23, 2009, Samos, Greece
Patrick Ndai , Nauman Rafique , Mithuna Thottethodi , Swaroop Ghosh , Swarup Bhunia , Kaushik Roy, Trifecta: a nonspeculative scheme to exploit common, data-dependent subcritical paths, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.1, p.53-65, January 2010[doi>10.1109/TVLSI.2008.2007491]
Michael Orshansky , Sani Nassif , Duane Boning, Design for Manufacturability and Statistical Design: A Constructive Approach, Springer Publishing Company, Incorporated, 2010
L. Pozzi , K. Atasu , P. Ienne, Exact and approximate algorithms for the extension of embedded processor instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1209-1229, July 2006[doi>10.1109/TCAD.2005.855950]
R. Ramaswamy and T. Wolf. 2003. PacketBench: A tool for workload characterization of network processing. In Proceedings of the IEEE International Workshop on Workload Characterization. 42--50.
Toshinori Sato , Shingo Watanabe, Uncriticality-directed scheduling for tackling variation and power challenges, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.820-825, March 16-18, 2009[doi>10.1109/ISQED.2009.4810398]
Sangwon Seo , Ronald G. Dreslinski , Mark Woh , Yongjun Park , Chaitali Charkrabari , Scott Mahlke , David Blaauw , Trevor Mudge, Process variation in near-threshold wide SIMD architectures, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228536]
L. Siew-Kei, T. Srikanthan, and C.T. Clarke. 2009. Selecting profitable custom instructions for area--time-efficient realization on reconfigurable architectures. IEEE Transactions on Industrial Electronics 56, 10, 3998--4005.
SNU. 2011. Real-time benchmarks. http://www.cprover.org/goto-cc/examples/snu.html.
Abhishek Tiwari , Smruti R. Sarangi , Josep Torrellas, ReCycle:: pipeline adaptation to tolerate process variation, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250703]
P. N. Whatmough, S. Das, and D. M. Bull. 2013. Hybrid circuit and algorithmic timing error correction for low-power robust DSP accelerators. In Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC). 29--32.
Yuan Xie , Yibo Chen, Statistical High-Level Synthesis under Process Variability, IEEE Design & Test, v.26 n.4, p.78-87, July 2009[doi>10.1109/MDT.2009.85]
