<stg><name>bin_dense</name>


<trans_list>

<trans id="291" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge_ifconv:0  %o_index_V_2_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %o_index_V_2)

]]></Node>
<StgValue><ssdm name="o_index_V_2_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1  %d_o_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_o_idx_V)

]]></Node>
<StgValue><ssdm name="d_o_idx_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="16">
<![CDATA[
._crit_edge_ifconv:8  %o_offset_V = trunc i16 %o_index_V_2_read to i6

]]></Node>
<StgValue><ssdm name="o_offset_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:18  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %o_index_V_2_read, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:19  %tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %o_index_V_2_read, i32 7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:20  %zext_ln1371 = zext i9 %tmp_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1371"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="10">
<![CDATA[
._crit_edge_ifconv:21  %tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %d_o_idx_V_read, i1 %tmp_19, i10 %zext_ln1371)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:22  %zext_ln631 = zext i12 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln631"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:23  %dmem_V_1_addr = getelementptr [4096 x i64]* %dmem_V_2, i64 0, i64 %zext_ln631

]]></Node>
<StgValue><ssdm name="dmem_V_1_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:24  %dmem_V_1_load = load i64* %dmem_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2  %d_i_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_i_idx_V)

]]></Node>
<StgValue><ssdm name="d_i_idx_V_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:4  %wt_mem_V_2_addr = getelementptr [4682 x i64]* %wt_mem_V_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="wt_mem_V_2_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:5  %wt_mem_V_2_addr_1 = getelementptr [4682 x i64]* %wt_mem_V_2, i64 0, i64 2341

]]></Node>
<StgValue><ssdm name="wt_mem_V_2_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:12  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %d_i_idx_V_read, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:13  %zext_ln643 = zext i12 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln643"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:14  %dmem_V_1_addr_1 = getelementptr [4096 x i64]* %dmem_V_2, i64 0, i64 %zext_ln643

]]></Node>
<StgValue><ssdm name="dmem_V_1_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:15  %or_ln643 = or i12 %tmp_s, 1024

]]></Node>
<StgValue><ssdm name="or_ln643"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
._crit_edge_ifconv:16  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln643)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:17  %dmem_V_1_addr_2 = getelementptr [4096 x i64]* %dmem_V_2, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="dmem_V_1_addr_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:24  %dmem_V_1_load = load i64* %dmem_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:25  %dmem_V_1_load_1 = load i64* %dmem_V_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_load_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:26  %wt_mem_V_2_load = load i64* %wt_mem_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_mem_V_2_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:144  %dmem_V_1_load_2 = load i64* %dmem_V_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_load_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:145  %wt_mem_V_2_load_1 = load i64* %wt_mem_V_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="wt_mem_V_2_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:25  %dmem_V_1_load_1 = load i64* %dmem_V_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_load_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:26  %wt_mem_V_2_load = load i64* %wt_mem_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_mem_V_2_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:27  %xor_ln1357 = xor i64 %wt_mem_V_2_load, %dmem_V_1_load_1

]]></Node>
<StgValue><ssdm name="xor_ln1357"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:30  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:34  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:35  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:36  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:37  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:38  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:39  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:40  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:41  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:42  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:43  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:44  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:45  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:46  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:47  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:48  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:49  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:50  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:51  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:52  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:53  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:54  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:55  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:56  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:57  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:58  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:59  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="63" op_0_bw="63" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
._crit_edge_ifconv:60  %and_ln = call i63 @_ssdm_op_BitConcatenate.i63.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_20, i1 false, i1 %tmp_21, i1 false, i1 %tmp_22, i1 false, i1 %tmp_23, i1 false, i1 %tmp_24, i1 false, i1 %tmp_25, i1 false, i1 %tmp_26, i1 false, i1 %tmp_27, i1 false, i1 %tmp_28, i1 false, i1 %tmp_29, i1 false, i1 %tmp_30, i1 false, i1 %tmp_31, i1 false, i1 %tmp_32, i1 false, i1 %tmp_33, i1 false, i1 %tmp_34, i1 false, i1 %tmp_35, i1 false, i1 %tmp_36, i1 false, i1 %tmp_37, i1 false, i1 %tmp_38, i1 false, i1 %tmp_39, i1 false, i1 %tmp_40, i1 false, i1 %tmp_41, i1 false, i1 %tmp_42, i1 false, i1 %tmp_43, i1 false, i1 %tmp_44, i1 false, i1 %tmp_45, i1 false, i1 %tmp_46, i1 false, i1 %tmp_47, i1 false, i1 %tmp_48, i1 false, i1 %tmp_49, i1 false, i1 %tmp_50, i1 false, i1 %tmp_51)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge_ifconv:61  %zext_ln1355 = zext i63 %and_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln1355"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:62  %sub_ln701 = sub nsw i64 %xor_ln1357, %zext_ln1355

]]></Node>
<StgValue><ssdm name="sub_ln701"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:63  %tmp_4 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 60, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:64  %tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 56, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:65  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 52, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:66  %tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 48, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:67  %tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 44, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:68  %tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 40, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:69  %tmp_10 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 36, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:70  %tmp_11 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 32, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:71  %tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 28, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:72  %tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:73  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 20, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:74  %tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 16, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:75  %tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:76  %tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:77  %tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:78  %trunc_ln1355 = trunc i64 %sub_ln701 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1355"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
._crit_edge_ifconv:79  %and_ln1355_1 = call i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %tmp_4, i2 0, i2 %tmp_5, i2 0, i2 %tmp_6, i2 0, i2 %tmp_7, i2 0, i2 %tmp_8, i2 0, i2 %tmp_9, i2 0, i2 %tmp_10, i2 0, i2 %tmp_11, i2 0, i2 %tmp_12, i2 0, i2 %tmp_13, i2 0, i2 %tmp_14, i2 0, i2 %tmp_15, i2 0, i2 %tmp_16, i2 0, i2 %tmp_17, i2 0, i2 %tmp_18, i2 0, i2 %trunc_ln1355)

]]></Node>
<StgValue><ssdm name="and_ln1355_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="63" op_0_bw="62">
<![CDATA[
._crit_edge_ifconv:80  %zext_ln1355_1 = zext i62 %and_ln1355_1 to i63

]]></Node>
<StgValue><ssdm name="zext_ln1355_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:81  %tmp_52 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:82  %tmp_53 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 58, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:83  %tmp_54 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 54, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:84  %tmp_55 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 50, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:85  %tmp_56 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 46, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:86  %tmp_57 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 42, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:87  %tmp_58 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 38, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:88  %tmp_59 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 34, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:89  %tmp_60 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 30, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:90  %tmp_61 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 26, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:91  %tmp_62 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 22, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:92  %tmp_63 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:93  %tmp_64 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:94  %tmp_65 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 10, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:95  %tmp_66 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:96  %tmp_67 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
._crit_edge_ifconv:97  %and_ln1355_2 = call i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %tmp_52, i2 0, i2 %tmp_53, i2 0, i2 %tmp_54, i2 0, i2 %tmp_55, i2 0, i2 %tmp_56, i2 0, i2 %tmp_57, i2 0, i2 %tmp_58, i2 0, i2 %tmp_59, i2 0, i2 %tmp_60, i2 0, i2 %tmp_61, i2 0, i2 %tmp_62, i2 0, i2 %tmp_63, i2 0, i2 %tmp_64, i2 0, i2 %tmp_65, i2 0, i2 %tmp_66, i2 0, i2 %tmp_67)

]]></Node>
<StgValue><ssdm name="and_ln1355_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="62">
<![CDATA[
._crit_edge_ifconv:98  %zext_ln1355_2 = zext i62 %and_ln1355_2 to i63

]]></Node>
<StgValue><ssdm name="zext_ln1355_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="60" op_0_bw="60" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
._crit_edge_ifconv:99  %trunc_ln68_3 = call i60 @_ssdm_op_BitConcatenate.i60.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 0, i2 %tmp_5, i2 0, i2 %tmp_6, i2 0, i2 %tmp_7, i2 0, i2 %tmp_8, i2 0, i2 %tmp_9, i2 0, i2 %tmp_10, i2 0, i2 %tmp_11, i2 0, i2 %tmp_12, i2 0, i2 %tmp_13, i2 0, i2 %tmp_14, i2 0, i2 %tmp_15, i2 0, i2 %tmp_16, i2 0, i2 %tmp_17, i2 0, i2 %tmp_18, i2 0, i2 %trunc_ln1355)

]]></Node>
<StgValue><ssdm name="trunc_ln68_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="60" op_0_bw="60" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
._crit_edge_ifconv:100  %trunc_ln68_4 = call i60 @_ssdm_op_BitConcatenate.i60.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 0, i2 %tmp_53, i2 0, i2 %tmp_54, i2 0, i2 %tmp_55, i2 0, i2 %tmp_56, i2 0, i2 %tmp_57, i2 0, i2 %tmp_58, i2 0, i2 %tmp_59, i2 0, i2 %tmp_60, i2 0, i2 %tmp_61, i2 0, i2 %tmp_62, i2 0, i2 %tmp_63, i2 0, i2 %tmp_64, i2 0, i2 %tmp_65, i2 0, i2 %tmp_66, i2 0, i2 %tmp_67)

]]></Node>
<StgValue><ssdm name="trunc_ln68_4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge_ifconv:101  %add_ln68_6 = add i62 %and_ln1355_1, %and_ln1355_2

]]></Node>
<StgValue><ssdm name="add_ln68_6"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge_ifconv:102  %add_ln68 = add i63 %zext_ln1355_2, %zext_ln1355_1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:103  %zext_ln700 = zext i2 %trunc_ln1355 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:104  %zext_ln700_1 = zext i2 %tmp_67 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="59" op_0_bw="59" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:105  %tmp_68 = call i59 @_ssdm_op_PartSelect.i59.i63.i32.i32(i63 %add_ln68, i32 4, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="60" op_0_bw="59">
<![CDATA[
._crit_edge_ifconv:106  %zext_ln68_2 = zext i59 %tmp_68 to i60

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
._crit_edge_ifconv:107  %add_ln68_1 = add i60 %trunc_ln68_3, %trunc_ln68_4

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
._crit_edge_ifconv:108  %add_ln68_2 = add i60 %zext_ln68_2, %add_ln68_1

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:109  %trunc_ln4 = call i4 @_ssdm_op_PartSelect.i4.i62.i32.i32(i62 %add_ln68_6, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:110  %tmp_69 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_2, i32 56, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:111  %tmp_70 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_2, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:112  %tmp_71 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_2, i32 40, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:113  %tmp_72 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_2, i32 32, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:114  %tmp_73 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_2, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:115  %tmp_74 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_2, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:116  %tmp_75 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_2, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="60">
<![CDATA[
._crit_edge_ifconv:117  %trunc_ln68 = trunc i60 %add_ln68_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:123  %add_ln700_7 = add i4 %zext_ln700, %trunc_ln4

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:124  %add_ln700 = add i4 %add_ln700_7, %zext_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:144  %dmem_V_1_load_2 = load i64* %dmem_V_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_load_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge_ifconv:145  %wt_mem_V_2_load_1 = load i64* %wt_mem_V_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="wt_mem_V_2_load_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:146  %xor_ln1357_1 = xor i64 %wt_mem_V_2_load_1, %dmem_V_1_load_2

]]></Node>
<StgValue><ssdm name="xor_ln1357_1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:147  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:148  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:149  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:150  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:151  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:152  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:153  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:154  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:155  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:156  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:157  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:158  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:159  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:160  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:161  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:162  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:163  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:164  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:165  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:166  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:167  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:168  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:169  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:170  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:171  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:172  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:173  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:174  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:175  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:176  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:177  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:178  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xor_ln1357_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="63" op_0_bw="63" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
._crit_edge_ifconv:179  %and_ln1355_3 = call i63 @_ssdm_op_BitConcatenate.i63.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_77, i1 false, i1 %tmp_78, i1 false, i1 %tmp_79, i1 false, i1 %tmp_80, i1 false, i1 %tmp_81, i1 false, i1 %tmp_82, i1 false, i1 %tmp_83, i1 false, i1 %tmp_84, i1 false, i1 %tmp_85, i1 false, i1 %tmp_86, i1 false, i1 %tmp_87, i1 false, i1 %tmp_88, i1 false, i1 %tmp_89, i1 false, i1 %tmp_90, i1 false, i1 %tmp_91, i1 false, i1 %tmp_92, i1 false, i1 %tmp_93, i1 false, i1 %tmp_94, i1 false, i1 %tmp_95, i1 false, i1 %tmp_96, i1 false, i1 %tmp_97, i1 false, i1 %tmp_98, i1 false, i1 %tmp_99, i1 false, i1 %tmp_100, i1 false, i1 %tmp_101, i1 false, i1 %tmp_102, i1 false, i1 %tmp_103, i1 false, i1 %tmp_104, i1 false, i1 %tmp_105, i1 false, i1 %tmp_106, i1 false, i1 %tmp_107, i1 false, i1 %tmp_108)

]]></Node>
<StgValue><ssdm name="and_ln1355_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge_ifconv:180  %zext_ln1355_3 = zext i63 %and_ln1355_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1355_3"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:181  %sub_ln701_1 = sub nsw i64 %xor_ln1357_1, %zext_ln1355_3

]]></Node>
<StgValue><ssdm name="sub_ln701_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:182  %tmp_109 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 60, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:183  %tmp_110 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 56, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:184  %tmp_111 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 52, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:185  %tmp_112 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 48, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:186  %tmp_113 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 44, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:187  %tmp_114 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 40, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:188  %tmp_115 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 36, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:189  %tmp_116 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 32, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:190  %tmp_117 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 28, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:191  %tmp_118 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:192  %tmp_119 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 20, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:193  %tmp_120 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 16, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:194  %tmp_121 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:195  %tmp_122 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:196  %tmp_123 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:197  %trunc_ln1355_1 = trunc i64 %sub_ln701_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1355_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
._crit_edge_ifconv:198  %and_ln1355_4 = call i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %tmp_109, i2 0, i2 %tmp_110, i2 0, i2 %tmp_111, i2 0, i2 %tmp_112, i2 0, i2 %tmp_113, i2 0, i2 %tmp_114, i2 0, i2 %tmp_115, i2 0, i2 %tmp_116, i2 0, i2 %tmp_117, i2 0, i2 %tmp_118, i2 0, i2 %tmp_119, i2 0, i2 %tmp_120, i2 0, i2 %tmp_121, i2 0, i2 %tmp_122, i2 0, i2 %tmp_123, i2 0, i2 %trunc_ln1355_1)

]]></Node>
<StgValue><ssdm name="and_ln1355_4"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="63" op_0_bw="62">
<![CDATA[
._crit_edge_ifconv:199  %zext_ln1355_4 = zext i62 %and_ln1355_4 to i63

]]></Node>
<StgValue><ssdm name="zext_ln1355_4"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:200  %tmp_124 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:201  %tmp_125 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 58, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:202  %tmp_126 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 54, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:203  %tmp_127 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 50, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:204  %tmp_128 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 46, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:205  %tmp_129 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 42, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:206  %tmp_130 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 38, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:207  %tmp_131 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 34, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:208  %tmp_132 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 30, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:209  %tmp_133 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 26, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:210  %tmp_134 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 22, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:211  %tmp_135 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:212  %tmp_136 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:213  %tmp_137 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 10, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:214  %tmp_138 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:215  %tmp_139 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %sub_ln701_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
._crit_edge_ifconv:216  %and_ln1355_5 = call i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %tmp_124, i2 0, i2 %tmp_125, i2 0, i2 %tmp_126, i2 0, i2 %tmp_127, i2 0, i2 %tmp_128, i2 0, i2 %tmp_129, i2 0, i2 %tmp_130, i2 0, i2 %tmp_131, i2 0, i2 %tmp_132, i2 0, i2 %tmp_133, i2 0, i2 %tmp_134, i2 0, i2 %tmp_135, i2 0, i2 %tmp_136, i2 0, i2 %tmp_137, i2 0, i2 %tmp_138, i2 0, i2 %tmp_139)

]]></Node>
<StgValue><ssdm name="and_ln1355_5"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="63" op_0_bw="62">
<![CDATA[
._crit_edge_ifconv:217  %zext_ln1355_5 = zext i62 %and_ln1355_5 to i63

]]></Node>
<StgValue><ssdm name="zext_ln1355_5"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="60" op_0_bw="60" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
._crit_edge_ifconv:218  %trunc_ln68_9 = call i60 @_ssdm_op_BitConcatenate.i60.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 0, i2 %tmp_110, i2 0, i2 %tmp_111, i2 0, i2 %tmp_112, i2 0, i2 %tmp_113, i2 0, i2 %tmp_114, i2 0, i2 %tmp_115, i2 0, i2 %tmp_116, i2 0, i2 %tmp_117, i2 0, i2 %tmp_118, i2 0, i2 %tmp_119, i2 0, i2 %tmp_120, i2 0, i2 %tmp_121, i2 0, i2 %tmp_122, i2 0, i2 %tmp_123, i2 0, i2 %trunc_ln1355_1)

]]></Node>
<StgValue><ssdm name="trunc_ln68_9"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="60" op_0_bw="60" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
._crit_edge_ifconv:219  %trunc_ln68_s = call i60 @_ssdm_op_BitConcatenate.i60.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 0, i2 %tmp_125, i2 0, i2 %tmp_126, i2 0, i2 %tmp_127, i2 0, i2 %tmp_128, i2 0, i2 %tmp_129, i2 0, i2 %tmp_130, i2 0, i2 %tmp_131, i2 0, i2 %tmp_132, i2 0, i2 %tmp_133, i2 0, i2 %tmp_134, i2 0, i2 %tmp_135, i2 0, i2 %tmp_136, i2 0, i2 %tmp_137, i2 0, i2 %tmp_138, i2 0, i2 %tmp_139)

]]></Node>
<StgValue><ssdm name="trunc_ln68_s"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge_ifconv:220  %add_ln68_7 = add i62 %and_ln1355_4, %and_ln1355_5

]]></Node>
<StgValue><ssdm name="add_ln68_7"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge_ifconv:221  %add_ln68_3 = add i63 %zext_ln1355_5, %zext_ln1355_4

]]></Node>
<StgValue><ssdm name="add_ln68_3"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:222  %zext_ln700_2 = zext i2 %trunc_ln1355_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:223  %zext_ln700_3 = zext i2 %tmp_139 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="59" op_0_bw="59" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:224  %tmp_140 = call i59 @_ssdm_op_PartSelect.i59.i63.i32.i32(i63 %add_ln68_3, i32 4, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="60" op_0_bw="59">
<![CDATA[
._crit_edge_ifconv:225  %zext_ln68_3 = zext i59 %tmp_140 to i60

]]></Node>
<StgValue><ssdm name="zext_ln68_3"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
._crit_edge_ifconv:226  %add_ln68_4 = add i60 %trunc_ln68_9, %trunc_ln68_s

]]></Node>
<StgValue><ssdm name="add_ln68_4"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
._crit_edge_ifconv:227  %add_ln68_5 = add i60 %zext_ln68_3, %add_ln68_4

]]></Node>
<StgValue><ssdm name="add_ln68_5"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:228  %trunc_ln700_3 = call i4 @_ssdm_op_PartSelect.i4.i62.i32.i32(i62 %add_ln68_7, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln700_3"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:229  %tmp_141 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_5, i32 56, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:230  %tmp_142 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_5, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:231  %tmp_143 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_5, i32 40, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:232  %tmp_144 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_5, i32 32, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:233  %tmp_145 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_5, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:234  %tmp_146 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_5, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:235  %tmp_147 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %add_ln68_5, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="60">
<![CDATA[
._crit_edge_ifconv:236  %trunc_ln68_1 = trunc i60 %add_ln68_5 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln68_1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:242  %add_ln700_14 = add i4 %zext_ln700_2, %trunc_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:243  %add_ln700_11 = add i4 %add_ln700_14, %zext_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:6  %kh_mem_V_2_addr = getelementptr [64 x i64]* %kh_mem_V_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kh_mem_V_2_addr"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="60" op_0_bw="60" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4">
<![CDATA[
._crit_edge_ifconv:118  %and_ln1 = call i60 @_ssdm_op_BitConcatenate.i60.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_69, i4 0, i4 %tmp_70, i4 0, i4 %tmp_71, i4 0, i4 %tmp_72, i4 0, i4 %tmp_73, i4 0, i4 %tmp_74, i4 0, i4 %tmp_75, i4 0, i4 %trunc_ln68)

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="61" op_0_bw="60">
<![CDATA[
._crit_edge_ifconv:119  %zext_ln68 = zext i60 %and_ln1 to i61

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="52" op_0_bw="52" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4">
<![CDATA[
._crit_edge_ifconv:120  %lshr_ln1503_3 = call i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_69, i4 0, i4 %tmp_70, i4 0, i4 %tmp_71, i4 0, i4 %tmp_72, i4 0, i4 %tmp_73, i4 0, i4 %tmp_74, i4 0, i4 %tmp_75)

]]></Node>
<StgValue><ssdm name="lshr_ln1503_3"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="60" op_0_bw="52">
<![CDATA[
._crit_edge_ifconv:121  %zext_ln1503_2 = zext i52 %lshr_ln1503_3 to i60

]]></Node>
<StgValue><ssdm name="zext_ln1503_2"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="61" op_0_bw="52">
<![CDATA[
._crit_edge_ifconv:122  %zext_ln1503 = zext i52 %lshr_ln1503_3 to i61

]]></Node>
<StgValue><ssdm name="zext_ln1503"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="47" op_0_bw="47" op_1_bw="3" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4">
<![CDATA[
._crit_edge_ifconv:125  %trunc_ln700_1 = call i47 @_ssdm_op_BitConcatenate.i47.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i3 0, i4 %tmp_71, i4 0, i4 %tmp_72, i4 0, i4 %tmp_73, i4 0, i4 %tmp_74, i4 0, i4 %tmp_75, i4 0, i4 %trunc_ln68)

]]></Node>
<StgValue><ssdm name="trunc_ln700_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="47" op_0_bw="47" op_1_bw="3" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4">
<![CDATA[
._crit_edge_ifconv:126  %trunc_ln700_2 = call i47 @_ssdm_op_BitConcatenate.i47.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i3 0, i4 %tmp_70, i4 0, i4 %tmp_71, i4 0, i4 %tmp_72, i4 0, i4 %tmp_73, i4 0, i4 %tmp_74, i4 0, i4 %tmp_75)

]]></Node>
<StgValue><ssdm name="trunc_ln700_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
._crit_edge_ifconv:127  %add_ln700_17 = add i60 %and_ln1, %zext_ln1503_2

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
._crit_edge_ifconv:128  %add_ln700_8 = add i61 %zext_ln1503, %zext_ln68

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
._crit_edge_ifconv:129  %add_ln700_10 = add i47 %trunc_ln700_1, %trunc_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="45" op_0_bw="45" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:130  %tmp_76 = call i45 @_ssdm_op_PartSelect.i45.i61.i32.i32(i61 %add_ln700_8, i32 16, i32 60)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="47" op_0_bw="45">
<![CDATA[
._crit_edge_ifconv:131  %zext_ln1503_6 = zext i45 %tmp_76 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1503_6"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
._crit_edge_ifconv:132  %add_ln700_9 = add i47 %zext_ln1503_6, %add_ln700_10

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:133  %zext_ln1503_1 = zext i4 %add_ln700 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1503_1"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
._crit_edge_ifconv:134  %trunc_ln1503_1 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 0, i4 %tmp_75)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_1"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:135  %trunc_ln1503_2 = call i7 @_ssdm_op_PartSelect.i7.i47.i32.i32(i47 %add_ln700_9, i32 32, i32 38)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_2"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:136  %trunc_ln1503_3 = call i7 @_ssdm_op_PartSelect.i7.i60.i32.i32(i60 %add_ln700_17, i32 16, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_3"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:137  %add_ln1503 = add i7 %trunc_ln1503_2, %trunc_ln1503_3

]]></Node>
<StgValue><ssdm name="add_ln1503"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:138  %add_ln1503_1 = add i7 %zext_ln1503_1, %trunc_ln1503_1

]]></Node>
<StgValue><ssdm name="add_ln1503_1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:139  %add_ln1503_2 = add i7 %add_ln1503_1, %add_ln1503

]]></Node>
<StgValue><ssdm name="add_ln1503_2"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:140  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln1503_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:141  %zext_ln1503_3 = zext i8 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln1503_3"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:142  %sub_ln68 = sub i9 64, %zext_ln1503_3

]]></Node>
<StgValue><ssdm name="sub_ln68"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:143  %sext_ln68 = sext i9 %sub_ln68 to i10

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="60" op_0_bw="60" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4">
<![CDATA[
._crit_edge_ifconv:237  %and_ln68_1 = call i60 @_ssdm_op_BitConcatenate.i60.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_141, i4 0, i4 %tmp_142, i4 0, i4 %tmp_143, i4 0, i4 %tmp_144, i4 0, i4 %tmp_145, i4 0, i4 %tmp_146, i4 0, i4 %tmp_147, i4 0, i4 %trunc_ln68_1)

]]></Node>
<StgValue><ssdm name="and_ln68_1"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="61" op_0_bw="60">
<![CDATA[
._crit_edge_ifconv:238  %zext_ln68_1 = zext i60 %and_ln68_1 to i61

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="52" op_0_bw="52" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4">
<![CDATA[
._crit_edge_ifconv:239  %lshr_ln1503_9 = call i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_141, i4 0, i4 %tmp_142, i4 0, i4 %tmp_143, i4 0, i4 %tmp_144, i4 0, i4 %tmp_145, i4 0, i4 %tmp_146, i4 0, i4 %tmp_147)

]]></Node>
<StgValue><ssdm name="lshr_ln1503_9"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="60" op_0_bw="52">
<![CDATA[
._crit_edge_ifconv:240  %zext_ln1503_8 = zext i52 %lshr_ln1503_9 to i60

]]></Node>
<StgValue><ssdm name="zext_ln1503_8"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="61" op_0_bw="52">
<![CDATA[
._crit_edge_ifconv:241  %zext_ln1503_4 = zext i52 %lshr_ln1503_9 to i61

]]></Node>
<StgValue><ssdm name="zext_ln1503_4"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="47" op_0_bw="47" op_1_bw="3" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4">
<![CDATA[
._crit_edge_ifconv:244  %trunc_ln700_4 = call i47 @_ssdm_op_BitConcatenate.i47.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i3 0, i4 %tmp_143, i4 0, i4 %tmp_144, i4 0, i4 %tmp_145, i4 0, i4 %tmp_146, i4 0, i4 %tmp_147, i4 0, i4 %trunc_ln68_1)

]]></Node>
<StgValue><ssdm name="trunc_ln700_4"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="47" op_0_bw="47" op_1_bw="3" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4">
<![CDATA[
._crit_edge_ifconv:245  %trunc_ln700_5 = call i47 @_ssdm_op_BitConcatenate.i47.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i3 0, i4 %tmp_142, i4 0, i4 %tmp_143, i4 0, i4 %tmp_144, i4 0, i4 %tmp_145, i4 0, i4 %tmp_146, i4 0, i4 %tmp_147)

]]></Node>
<StgValue><ssdm name="trunc_ln700_5"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
._crit_edge_ifconv:246  %add_ln700_18 = add i60 %and_ln68_1, %zext_ln1503_8

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
._crit_edge_ifconv:247  %add_ln700_12 = add i61 %zext_ln1503_4, %zext_ln68_1

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
._crit_edge_ifconv:248  %add_ln700_16 = add i47 %trunc_ln700_4, %trunc_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="45" op_0_bw="45" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:249  %tmp_148 = call i45 @_ssdm_op_PartSelect.i45.i61.i32.i32(i61 %add_ln700_12, i32 16, i32 60)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="47" op_0_bw="45">
<![CDATA[
._crit_edge_ifconv:250  %zext_ln1503_9 = zext i45 %tmp_148 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1503_9"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
._crit_edge_ifconv:251  %add_ln700_13 = add i47 %zext_ln1503_9, %add_ln700_16

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:252  %zext_ln1503_5 = zext i4 %add_ln700_11 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1503_5"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
._crit_edge_ifconv:253  %trunc_ln1503_5 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 0, i4 %tmp_147)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_5"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:254  %trunc_ln1503_6 = call i7 @_ssdm_op_PartSelect.i7.i47.i32.i32(i47 %add_ln700_13, i32 32, i32 38)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_6"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="7" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:255  %trunc_ln1503_7 = call i7 @_ssdm_op_PartSelect.i7.i60.i32.i32(i60 %add_ln700_18, i32 16, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_7"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:256  %add_ln1503_3 = add i7 %trunc_ln1503_6, %trunc_ln1503_7

]]></Node>
<StgValue><ssdm name="add_ln1503_3"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:257  %add_ln1503_4 = add i7 %zext_ln1503_5, %trunc_ln1503_5

]]></Node>
<StgValue><ssdm name="add_ln1503_4"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:258  %add_ln1503_5 = add i7 %add_ln1503_4, %add_ln1503_3

]]></Node>
<StgValue><ssdm name="add_ln1503_5"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:259  %shl_ln1503_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln1503_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1503_1"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:260  %zext_ln1503_7 = zext i8 %shl_ln1503_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1503_7"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:261  %sub_ln68_1 = sub i9 64, %zext_ln1503_7

]]></Node>
<StgValue><ssdm name="sub_ln68_1"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:262  %sext_ln68_1 = sext i9 %sub_ln68_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln68_1"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:263  %add_ln700_15 = add i10 %sext_ln68_1, %sext_ln68

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:265  %kh_mem_V_2_load = load i64* %kh_mem_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="kh_mem_V_2_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3  %layer_type_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %layer_type_V)

]]></Node>
<StgValue><ssdm name="layer_type_V_read"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:7  %icmp_ln879 = icmp eq i2 %layer_type_V_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:9  %tmp = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %d_o_idx_V_read, i11 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:10  %zext_ln180 = zext i12 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:11  %dmem_V_1_addr_3 = getelementptr [4096 x i64]* %dmem_V_2, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="dmem_V_1_addr_3"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge_ifconv:264  %sext_ln700 = sext i10 %add_ln700_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:265  %kh_mem_V_2_load = load i64* %kh_mem_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="kh_mem_V_2_load"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:266  %trunc_ln647 = trunc i64 %kh_mem_V_2_load to i16

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:267  %zext_ln555 = zext i6 %o_offset_V to i32

]]></Node>
<StgValue><ssdm name="zext_ln555"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge_ifconv:268  %icmp_ln816 = icmp slt i16 %sext_ln700, %trunc_ln647

]]></Node>
<StgValue><ssdm name="icmp_ln816"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:269  %zext_ln816 = zext i1 %icmp_ln816 to i32

]]></Node>
<StgValue><ssdm name="zext_ln816"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:270  %tmp_149 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i32(i64 %dmem_V_1_load, i32 %zext_ln555, i32 %zext_ln816)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:271  %select_ln879 = select i1 %icmp_ln879, i64 %tmp_149, i64 %dmem_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln879"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge_ifconv:272  store i64 %select_ln879, i64* %dmem_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln706"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:273  %icmp_ln879_3 = icmp eq i2 %layer_type_V_read, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv:274  br i1 %icmp_ln879_3, label %0, label %._crit_edge1979

]]></Node>
<StgValue><ssdm name="br_ln710"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="288" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="0">
<![CDATA[
:0  store i64 0, i64* %dmem_V_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln714"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1979

]]></Node>
<StgValue><ssdm name="br_ln715"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0">
<![CDATA[
._crit_edge1979:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln716"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
