<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!--Copyright (C) 2009-2011 ARM Limited. All rights reserved.-->
<platform_data xmlns:peripheral="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.arm.com/project_type" type="HARDWARE" xsi:schemaLocation="http://www.arm.com/project_type ../../../Schemas/platform_data-1.xsd">
    <project_type_list>
        <xi:include href="../../../Gdbserver/tcp_project_types.xml"/>
        <project_type type="BARE_METAL">
            <name language="en">Bare Metal Debug</name>
            <description language="en">This allows a bare-metal debug connection.</description>
            <execution_environment id="BARE_METAL">
                <name language="en">Bare Metal Debug</name>
                <description language="en">Connect to a platform using a DSTREAM/RVI</description>
                <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://LG_Electronics_L9.rvc" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_0</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_0</name>
                    <xi:include href="../../../Include/rvi_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_0</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_0</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_1</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_1</name>
                    <xi:include href="../../../Include/rvi_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_1</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_1</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP" id="dtsl_config" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/rvi_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP" id="dtsl_config" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP" id="dtsl_config" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP" id="dtsl_config" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG_WITH_TRACE" type="Debug_and_Trace">
                    <name language="en">Debug and Trace Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP_DSTREAM" id="dtsl_config" type="string" visible="false"/>
                    <param default="DSTREAM" id="dtsl_tracesource" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG_WITH_TRACE" type="Debug_and_Trace">
                    <name language="en">Debug and Trace Cortex-A9_0</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_0_DSTREAM" id="dtsl_config" type="string" visible="false"/>
                    <param default="DSTREAM" id="dtsl_tracesource" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG_WITH_TRACE" type="Debug_and_Trace">
                    <name language="en">Debug and Trace Cortex-A9_1</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_1_DSTREAM" id="dtsl_config" type="string" visible="false"/>
                    <param default="DSTREAM" id="dtsl_tracesource" type="string" visible="false"/>
                </activity>
            </execution_environment>
        </project_type>
        <project_type os_abstraction="LINUX_KERNEL" type="BARE_METAL">
            <name language="en">Linux Kernel and/or Device Driver Debug</name>
            <description language="en">This allows a bare-metal debug connection for Linux kernel or Linux device driver debug.</description>
            <execution_environment id="bare_metal_linux_kernel_debug">
                <name language="en">Linux Kernel Debug</name>
                <description language="en">Connect to a platform using a DSTREAM/RVI</description>
                <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://LG_Electronics_L9.rvc" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_0</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_0</name>
                    <xi:include href="../../../Include/rvi_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_0</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_0</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_1</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_1</name>
                    <xi:include href="../../../Include/rvi_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_1</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9_1</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP" id="dtsl_config" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/rvi_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP" id="dtsl_config" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP" id="dtsl_config" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP" id="dtsl_config" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG_WITH_TRACE" type="Debug_and_Trace">
                    <name language="en">Debug and Trace Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP_DSTREAM" id="dtsl_config" type="string" visible="false"/>
                    <param default="DSTREAM" id="dtsl_tracesource" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG_WITH_TRACE" type="Debug_and_Trace">
                    <name language="en">Debug and Kernel-only Trace Cortex-A9x2 SMP</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="SMP">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_SMP_DSTREAM_KERNEL_ONLY" id="dtsl_config" type="string" visible="false"/>
                    <param default="DSTREAM" id="dtsl_tracesource" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG_WITH_TRACE" type="Debug_and_Trace">
                    <name language="en">Debug and Trace Cortex-A9_0</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_0_DSTREAM" id="dtsl_config" type="string" visible="false"/>
                    <param default="DSTREAM" id="dtsl_tracesource" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG_WITH_TRACE" type="Debug_and_Trace">
                    <name language="en">Debug and Trace Cortex-A9_1</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_1_DSTREAM" id="dtsl_config" type="string" visible="false"/>
                    <param default="DSTREAM" id="dtsl_tracesource" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG_WITH_TRACE" type="Debug_and_Trace">
                    <name language="en">Debug and Kernel-only Trace Cortex-A9_0</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A9_0">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_0_DSTREAM_KernelOnly" id="dtsl_config" type="string" visible="false"/>
                    <param default="DSTREAM" id="dtsl_tracesource" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG_WITH_TRACE" type="Debug_and_Trace">
                    <name language="en">Debug and Kernel-only Trace Cortex-A9_1</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A9_1">
                        <core_definition>Cortex-A9</core_definition>
                    </core>
                    <param default="CDB://LG_Electronics_L9.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="TargetA9_1_DSTREAM_KernelOnly" id="dtsl_config" type="string" visible="false"/>
                    <param default="DSTREAM" id="dtsl_tracesource" type="string" visible="false"/>
                </activity>
            </execution_environment>
        </project_type>
    </project_type_list>
</platform_data>
