// Seed: 156375481
module module_0 (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    output uwire id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input wire id_7,
    output uwire id_8,
    input tri1 id_9,
    output wire id_10,
    input supply1 id_11,
    input wor id_12
);
  parameter id_14 = 1 == 1'h0;
  logic id_15;
  wire  id_16;
endmodule
module module_1 (
    output wand  id_0,
    output tri1  id_1,
    output wor   id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_0,
      id_0,
      id_3,
      id_3,
      id_4,
      id_1,
      id_4,
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
