
\begin{DoxyItemize}
\item \hyperlink{ASerialLdd1}{A\+Serial\+Ldd1 (Serial\+\_\+\+L\+DD)}
\item \hyperlink{TU1}{T\+U1 (Timer\+Unit\+\_\+\+L\+DD)}
\item \hyperlink{PwmLdd1}{Pwm\+Ldd1 (P\+W\+M\+\_\+\+L\+DD)}
\item \hyperlink{BitIoLdd1}{Bit\+Io\+Ldd1 (Bit\+I\+O\+\_\+\+L\+DD)}
\item \hyperlink{BitIoLdd2}{Bit\+Io\+Ldd2 (Bit\+I\+O\+\_\+\+L\+DD)} 
\end{DoxyItemize}\hypertarget{ASerialLdd1}{}\section{A\+Serial\+Ldd1 (Serial\+\_\+\+L\+DD)}\label{ASerialLdd1}
This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel.


\begin{DoxyItemize}
\item \hyperlink{ASerialLdd1_settings}{Component Settings}
\item \hyperlink{ASerialLdd1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{ASerialLdd1_regs_details}{Register Initialization Details}
\item \hyperlink{group___a_serial_ldd1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{ASerialLdd1_settings}{}\subsection{Component Settings}\label{ASerialLdd1_settings}

\begin{DoxyCode}
            Component name                                 : ASerialLdd1
            Device                                         : UART0
            Interrupt service/event                        : Enabled
              Interrupt RxD                                : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a}{INT\_UART0}
              Interrupt RxD priority                       : medium priority
              Interrupt TxD                                : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a}{INT\_UART0}
              Interrupt TxD priority                       : medium priority
              Interrupt Error                              : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a}{INT\_UART0}
              Interrupt Error priority                     : medium priority
            Settings                                       : 
              Data width                                   : 8 bits
              Parity                                       : None
              Stop bits                                    : 1
              Loop mode                                    : Normal
              Baud rate                                    : 19200 baud
              Wakeup condition                             : Idle line wakeup
              Stop in wait mode                            : no
              Idle line mode                               : Starts after start bit
              Transmitter output                           : Not inverted
              Receiver input                               : Not inverted
              Break generation length                      : 10/11 bits
              Receiver                                     : Enabled
                RxD                                        : TSI0\_CH2/PTA1/UART0\_RX/TPM2\_CH0
                RxD pin signal                             : 
              Transmitter                                  : Enabled
                TxD                                        : TSI0\_CH3/PTA2/UART0\_TX/TPM2\_CH1
                TxD pin signal                             : 
              Flow control                                 : None
            Initialization                                 : 
              Enabled in init. code                        : yes
              Auto initialization                          : no
              Event mask                                   : 
                OnBlockSent                                : Enabled
                OnBlockReceived                            : Enabled
                OnTxComplete                               : Disabled
                OnError                                    : Enabled
                OnBreak                                    : Enabled
            CPU clock/configuration selection              : 
              Clock configuration 0                        : This component enabled
              Clock configuration 1                        : This component disabled
              Clock configuration 2                        : This component disabled
              Clock configuration 3                        : This component disabled
              Clock configuration 4                        : This component disabled
              Clock configuration 5                        : This component disabled
              Clock configuration 6                        : This component disabled
              Clock configuration 7                        : This component disabled
<h1>
\end{DoxyCode}
 \hypertarget{ASerialLdd1_regs_overview}{}\subsection{Registers Initialization Overview}\label{ASerialLdd1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{A\+Serial\+Ldd1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048034&S\+I\+M\+\_\+\+S\+C\+G\+C4 &0x\+F0000430 &S\+I\+M\+\_\+\+S\+C\+G\+C4 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x40049004&P\+O\+R\+T\+A\+\_\+\+P\+C\+R1 &0x00000200 &P\+O\+R\+T\+A\+\_\+\+P\+C\+R1 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x40049008&P\+O\+R\+T\+A\+\_\+\+P\+C\+R2 &0x00000200 &P\+O\+R\+T\+A\+\_\+\+P\+C\+R2 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x\+E000\+E40C&N\+V\+I\+C\+\_\+\+I\+P\+R3 &0x00000080 &N\+V\+I\+C\+\_\+\+I\+P\+R3 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x\+E000\+E100&N\+V\+I\+C\+\_\+\+I\+S\+ER &0x00001000 &N\+V\+I\+C\+\_\+\+I\+S\+ER register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A002&U\+A\+R\+T0\+\_\+\+C1 &0x00000000 &U\+A\+R\+T0\+\_\+\+C1 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A006&U\+A\+R\+T0\+\_\+\+C3 &0x00000000 &U\+A\+R\+T0\+\_\+\+C3 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A00A&U\+A\+R\+T0\+\_\+\+C4 &0x00000000 &U\+A\+R\+T0\+\_\+\+C4 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A005&U\+A\+R\+T0\+\_\+\+S2 &0x00000000 &U\+A\+R\+T0\+\_\+\+S2 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{ASerialLdd1_regs_details}{}\subsection{Register Initialization Details}\label{ASerialLdd1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C4  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+P\+I1 }&\multirow{2}{\linewidth}{S\+P\+I0}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{C\+MP}&\multirow{2}{\linewidth}{U\+S\+B\+O\+TG}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&1&1&1&1&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{U\+A\+R\+T2}&\multirow{2}{\linewidth}{U\+A\+R\+T1}&\multirow{2}{\linewidth}{U\+A\+R\+T0 }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I2\+C1 }&\multirow{2}{\linewidth}{I2\+C0}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &1&1&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048034 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+F0000430 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+F0000030 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
23&S\+P\+I1&0x00&S\+P\+I1 Clock Gate Control \\\cline{1-4}
22&S\+P\+I0&0x00&S\+P\+I0 Clock Gate Control \\\cline{1-4}
19&C\+MP&0x00&Comparator Clock Gate Control \\\cline{1-4}
18&U\+S\+B\+O\+TG&0x00&U\+SB Clock Gate Control \\\cline{1-4}
12&U\+A\+R\+T2&0x00&U\+A\+R\+T2 Clock Gate Control \\\cline{1-4}
11&U\+A\+R\+T1&0x00&U\+A\+R\+T1 Clock Gate Control \\\cline{1-4}
10&U\+A\+R\+T0&0x01&U\+A\+R\+T0 Clock Gate Control \\\cline{1-4}
7&I2\+C1&0x00&I2\+C1 Clock Gate Control \\\cline{1-4}
6&I2\+C0&0x00&I2\+C0 Clock Gate Control \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+A\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40049004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+A\+\_\+\+P\+C\+R2  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40049008 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+P\+R3  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+15}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+14  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+13}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+12  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E40C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000080 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\+R\+I\+\_\+15&0x00&Priority of interrupt 15 \\\cline{1-4}
16 -\/ 23&P\+R\+I\+\_\+14&0x00&Priority of interrupt 14 \\\cline{1-4}
8 -\/ 15&P\+R\+I\+\_\+13&0x00&Priority of interrupt 12 \\\cline{1-4}
0 -\/ 7&P\+R\+I\+\_\+12&0x80&Priority of interrupt 11 \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+S\+ER  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00001000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\+E\+T\+E\+NA&0x00&Interrupt set enable bits \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+C1  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{L\+O\+O\+PS}&\multirow{2}{\linewidth}{D\+O\+Z\+E\+EN }&\multirow{2}{\linewidth}{R\+S\+RC}&\multirow{2}{\linewidth}{M}&\multirow{2}{\linewidth}{W\+A\+KE }&\multirow{2}{\linewidth}{I\+LT}&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PT  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+A002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&L\+O\+O\+PS&0x00&Loop Mode Select \\\cline{1-4}
6&D\+O\+Z\+E\+EN&0x00&Doze Enable \\\cline{1-4}
5&R\+S\+RC&0x00&Receiver Source Select \\\cline{1-4}
4&M&0x00&9-\/\+Bit or 8-\/\+Bit Mode Select \\\cline{1-4}
3&W\+A\+KE&0x00&Receiver Wakeup Method Select \\\cline{1-4}
2&I\+LT&0x00&Idle Line Type Select \\\cline{1-4}
1&PE&0x00&Parity Enable \\\cline{1-4}
0&PT&0x00&Parity Type \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+C3  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{R8\+T9}&\multirow{2}{\linewidth}{R9\+T8 }&\multirow{2}{\linewidth}{T\+X\+D\+IR}&\multirow{2}{\linewidth}{T\+X\+I\+NV}&\multirow{2}{\linewidth}{O\+R\+IE }&\multirow{2}{\linewidth}{N\+E\+IE}&\multirow{2}{\linewidth}{F\+E\+IE}&\multirow{2}{\linewidth}{P\+E\+IE  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+A006 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&R8\+T9&0x00&Receive Bit 8 / Transmit Bit 9 \\\cline{1-4}
6&R9\+T8&0x00&Receive Bit 9 / Transmit Bit 8 \\\cline{1-4}
5&T\+X\+D\+IR&0x00&U\+A\+RT \+\_\+\+TX Pin Direction in Single-\/\+Wire Mode \\\cline{1-4}
4&T\+X\+I\+NV&0x00&Transmit Data Inversion \\\cline{1-4}
3&O\+R\+IE&0x00&Overrun Interrupt Enable \\\cline{1-4}
2&N\+E\+IE&0x00&Noise Error Interrupt Enable \\\cline{1-4}
1&F\+E\+IE&0x00&Framing Error Interrupt Enable \\\cline{1-4}
0&P\+E\+IE&0x00&Parity Error Interrupt Enable \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+C4  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{M\+A\+E\+N1}&\multirow{2}{\linewidth}{M\+A\+E\+N2 }&\multirow{2}{\linewidth}{M10}&\multicolumn{5}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*5)*5/9}|}{\multirow{2}{\linewidth}{O\+SR  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{5}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*1)*5/9}|}{}\\\cline{1-9}
Reset&0&0&0&0&1&1&1&1  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+A00A }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x0000000F }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&M\+A\+E\+N1&0x00&Match Address Mode Enable 1 \\\cline{1-4}
6&M\+A\+E\+N2&0x00&Match Address Mode Enable 2 \\\cline{1-4}
5&M10&0x00&10-\/bit Mode select \\\cline{1-4}
0 -\/ 4&O\+SR&0x00&Over Sampling Ratio \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+S2  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{L\+B\+K\+D\+IF}&\multirow{2}{\linewidth}{R\+X\+E\+D\+G\+IF }&\multirow{2}{\linewidth}{M\+S\+BF}&\multirow{2}{\linewidth}{R\+X\+I\+NV}&\multirow{2}{\linewidth}{R\+W\+U\+ID }&\multirow{2}{\linewidth}{B\+R\+K13}&\multirow{2}{\linewidth}{L\+B\+K\+DE}&\multirow{1}{\linewidth}{R\+AF  }\\\cline{1-1}\cline{9-9}
W &&&&&&&&\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+A005 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&L\+B\+K\+D\+IF&0x00&L\+IN Break Detect Interrupt Flag \\\cline{1-4}
6&R\+X\+E\+D\+G\+IF&0x00&U\+A\+RT \+\_\+\+RX Pin Active Edge Interrupt Flag \\\cline{1-4}
5&M\+S\+BF&0x00&M\+SB First \\\cline{1-4}
4&R\+X\+I\+NV&0x00&Receive Data Inversion \\\cline{1-4}
3&R\+W\+U\+ID&0x00&Receive Wake Up Idle Detect \\\cline{1-4}
2&B\+R\+K13&0x00&Break Character Generation Length \\\cline{1-4}
1&L\+B\+K\+DE&0x00&L\+IN Break Detection Enable \\\cline{1-4}
0&R\+AF&0x00&Receiver Active Flag \\\cline{1-4}
\end{longtabu}
\hypertarget{TU1}{}\section{T\+U1 (Timer\+Unit\+\_\+\+L\+DD)}\label{TU1}
This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure.


\begin{DoxyItemize}
\item \hyperlink{TU1_settings}{Component Settings}
\item \hyperlink{TU1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{TU1_regs_details}{Register Initialization Details}
\item \hyperlink{group___t_u1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{TU1_settings}{}\subsection{Component Settings}\label{TU1_settings}

\begin{DoxyCode}
            Component name                                 : TU1
            Module name                                    : TPM1
            Counter                                        : TPM1\_CNT
            Counter direction                              : Up
            Counter width                                  : 16 bits
            Value type                                     : uint16\_t
            Input clock source                             : Internal
              Counter frequency                            : Auto select
            Counter restart                                : On-match
              Period device                                : TPM1\_MOD
              Period                                       : 1 ms
              Interrupt                                    : Disabled
            Channel list                                   : 1
              Channel 0                                    : 
                Mode                                       : Compare
                  Compare                                  : TPM1\_C0V
                  Offset                                   : 500 Âµs
                  Output on compare                        : Set
                    Output on overrun                      : Clear
                    Initial state                          : Low
                    Output pin                             : ADC0\_DP0/ADC0\_SE0/PTE20/TPM1\_CH0/UART0\_TX
                    Output pin signal                      : 
                  Interrupt                                : Disabled
            Initialization                                 : 
              Enabled in init. code                        : no
              Auto initialization                          : no
              Event mask                                   : 
                OnCounterRestart                           : Disabled
                OnChannel0                                 : Disabled
                OnChannel1                                 : Disabled
                OnChannel2                                 : Disabled
                OnChannel3                                 : Disabled
                OnChannel4                                 : Disabled
                OnChannel5                                 : Disabled
                OnChannel6                                 : Disabled
                OnChannel7                                 : Disabled
            CPU clock/configuration selection              : 
              Clock configuration 0                        : This component enabled
              Clock configuration 1                        : This component disabled
              Clock configuration 2                        : This component disabled
              Clock configuration 3                        : This component disabled
              Clock configuration 4                        : This component disabled
              Clock configuration 5                        : This component disabled
              Clock configuration 6                        : This component disabled
              Clock configuration 7                        : This component disabled
<h1>
\end{DoxyCode}
 \hypertarget{TU1_regs_overview}{}\subsection{Registers Initialization Overview}\label{TU1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{T\+U1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x4004803C&S\+I\+M\+\_\+\+S\+C\+G\+C6 &0x02000001 &S\+I\+M\+\_\+\+S\+C\+G\+C6 register, peripheral T\+U1. \\\cline{1-4}
0x40039000&T\+P\+M1\+\_\+\+SC &0x00000000 &T\+P\+M1\+\_\+\+SC register, peripheral T\+U1. \\\cline{1-4}
0x40039004&T\+P\+M1\+\_\+\+C\+NT &0x00000000 &T\+P\+M1\+\_\+\+C\+NT register, peripheral T\+U1. \\\cline{1-4}
0x4003900C&T\+P\+M1\+\_\+\+C0\+SC &0x0000002C &T\+P\+M1\+\_\+\+C0\+SC register, peripheral T\+U1. \\\cline{1-4}
0x40039014&T\+P\+M1\+\_\+\+C1\+SC &0x00000000 &T\+P\+M1\+\_\+\+C1\+SC register, peripheral T\+U1. \\\cline{1-4}
0x40039008&T\+P\+M1\+\_\+\+M\+OD &0x000051\+EB &T\+P\+M1\+\_\+\+M\+OD register, peripheral T\+U1. \\\cline{1-4}
0x40039010&T\+P\+M1\+\_\+\+C0V &0x000028\+F6 &T\+P\+M1\+\_\+\+C0V register, peripheral T\+U1. \\\cline{1-4}
0x4004\+D050&P\+O\+R\+T\+E\+\_\+\+P\+C\+R20 &0x00000300 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R20 register, peripheral T\+U1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{TU1_regs_details}{}\subsection{Register Initialization Details}\label{TU1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C6  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{D\+A\+C0}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{R\+TC}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{A\+D\+C0 }&\multirow{2}{\linewidth}{T\+P\+M2}&\multirow{2}{\linewidth}{T\+P\+M1}&\multirow{2}{\linewidth}{T\+P\+M0 }&\multirow{2}{\linewidth}{P\+IT}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+M\+A\+M\+UX }&\multirow{2}{\linewidth}{F\+TF  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004803C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x02000001 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\+A\+C0&0x00&D\+A\+C0 Clock Gate Control \\\cline{1-4}
29&R\+TC&0x00&R\+TC Access Control \\\cline{1-4}
27&A\+D\+C0&0x00&A\+D\+C0 Clock Gate Control \\\cline{1-4}
26&T\+P\+M2&0x00&T\+P\+M2 Clock Gate Control \\\cline{1-4}
25&T\+P\+M1&0x01&T\+P\+M1 Clock Gate Control \\\cline{1-4}
24&T\+P\+M0&0x00&T\+P\+M0 Clock Gate Control \\\cline{1-4}
23&P\+IT&0x00&P\+IT Clock Gate Control \\\cline{1-4}
1&D\+M\+A\+M\+UX&0x00&D\+MA Mux Clock Gate Control \\\cline{1-4}
0&F\+TF&0x01&Flash Memory Clock Gate Control \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+SC  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+MA}&\multirow{2}{\linewidth}{T\+OF }&\multirow{2}{\linewidth}{T\+O\+IE}&\multirow{2}{\linewidth}{C\+P\+W\+MS}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*2/17}|}{\multirow{2}{\linewidth}{C\+M\+OD }}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*3/17}|}{\multirow{2}{\linewidth}{PS  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40039000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
8&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
7&T\+OF&0x00&Timer Overflow Flag \\\cline{1-4}
6&T\+O\+IE&0x00&Timer Overflow Interrupt Enable \\\cline{1-4}
5&C\+P\+W\+MS&0x00&Center-\/aligned P\+WM Select \\\cline{1-4}
3 -\/ 4&C\+M\+OD&0x00&Clock Mode Selection \\\cline{1-4}
0 -\/ 2&PS&0x00&Prescale Factor Selection \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C\+NT  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{C\+O\+U\+NT  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40039004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&C\+O\+U\+NT&0x00&Counter value \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C0\+SC  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{C\+HF }&\multirow{2}{\linewidth}{C\+H\+IE}&\multirow{2}{\linewidth}{M\+SB}&\multirow{2}{\linewidth}{M\+SA }&\multirow{2}{\linewidth}{E\+L\+SB}&\multirow{2}{\linewidth}{E\+L\+SA}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{D\+MA  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4003900C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x0000002C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+HF&0x00&Channel Flag \\\cline{1-4}
6&C\+H\+IE&0x00&Channel Interrupt Enable \\\cline{1-4}
5&M\+SB&0x01&Channel Mode Select \\\cline{1-4}
4&M\+SA&0x00&Channel Mode Select \\\cline{1-4}
3&E\+L\+SB&0x01&Edge or Level Select \\\cline{1-4}
2&E\+L\+SA&0x01&Edge or Level Select \\\cline{1-4}
0&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C1\+SC  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{C\+HF }&\multirow{2}{\linewidth}{C\+H\+IE}&\multirow{2}{\linewidth}{M\+SB}&\multirow{2}{\linewidth}{M\+SA }&\multirow{2}{\linewidth}{E\+L\+SB}&\multirow{2}{\linewidth}{E\+L\+SA}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{D\+MA  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40039014 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+HF&0x00&Channel Flag \\\cline{1-4}
6&C\+H\+IE&0x00&Channel Interrupt Enable \\\cline{1-4}
5&M\+SB&0x00&Channel Mode Select \\\cline{1-4}
4&M\+SA&0x00&Channel Mode Select \\\cline{1-4}
3&E\+L\+SB&0x00&Edge or Level Select \\\cline{1-4}
2&E\+L\+SA&0x00&Edge or Level Select \\\cline{1-4}
0&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+M\+OD  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{M\+OD  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&1&1&1&1&1&1&1&1&1&1 &1&1&1&1&1&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40039008 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x000051\+EB }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x0000\+F\+F\+FF }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&M\+OD&0x00&Modulo value \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C0V  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{V\+AL  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40039010 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x000028\+F6 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&V\+AL&0x00&Channel Value \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R20  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\+D050 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000300 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{PwmLdd1}{}\section{Pwm\+Ldd1 (P\+W\+M\+\_\+\+L\+DD)}\label{PwmLdd1}
This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle. This P\+WM component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component.


\begin{DoxyItemize}
\item \hyperlink{PwmLdd1_settings}{Component Settings}
\item \hyperlink{PwmLdd1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{PwmLdd1_regs_details}{Register Initialization Details}
\item \hyperlink{group___pwm_ldd1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{PwmLdd1_settings}{}\subsection{Component Settings}\label{PwmLdd1_settings}

\begin{DoxyCode}
            Component name                                 : PwmLdd1
            Period device                                  : TPM1\_MOD
            Duty device                                    : TPM1\_C0V
            Output pin                                     : ADC0\_DP0/ADC0\_SE0/PTE20/TPM1\_CH0/UART0\_TX
            Output pin signal                              : 
            Counter                                        : TPM1\_CNT
            Interrupt service/event                        : Disabled
            Period                                         : 1 ms
            Starting pulse width                           : 500 Âµs
            Initial polarity                               : low
            Initialization                                 : 
              Enabled in init. code                        : no
              Auto initialization                          : yes
              Event mask                                   : 
                OnEnd                                      : Disabled
            CPU clock/configuration selection              : 
              Clock configuration 0                        : This component enabled
              Clock configuration 1                        : This component disabled
              Clock configuration 2                        : This component disabled
              Clock configuration 3                        : This component disabled
              Clock configuration 4                        : This component disabled
              Clock configuration 5                        : This component disabled
              Clock configuration 6                        : This component disabled
              Clock configuration 7                        : This component disabled
            Referenced components                          : 
              Linked component                             : TU1
<h1>
\end{DoxyCode}
 \hypertarget{PwmLdd1_regs_overview}{}\subsection{Registers Initialization Overview}\label{PwmLdd1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Pwm\+Ldd1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x4004803C&S\+I\+M\+\_\+\+S\+C\+G\+C6 &0x02000001 &S\+I\+M\+\_\+\+S\+C\+G\+C6 register, peripheral Pwm\+Ldd1. \\\cline{1-4}
0x40039000&T\+P\+M1\+\_\+\+SC &0x00000000 &T\+P\+M1\+\_\+\+SC register, peripheral Pwm\+Ldd1. \\\cline{1-4}
0x40039004&T\+P\+M1\+\_\+\+C\+NT &0x00000000 &T\+P\+M1\+\_\+\+C\+NT register, peripheral Pwm\+Ldd1. \\\cline{1-4}
0x4003900C&T\+P\+M1\+\_\+\+C0\+SC &0x0000002C &T\+P\+M1\+\_\+\+C0\+SC register, peripheral Pwm\+Ldd1. \\\cline{1-4}
0x40039014&T\+P\+M1\+\_\+\+C1\+SC &0x00000000 &T\+P\+M1\+\_\+\+C1\+SC register, peripheral Pwm\+Ldd1. \\\cline{1-4}
0x40039008&T\+P\+M1\+\_\+\+M\+OD &0x000051\+EB &T\+P\+M1\+\_\+\+M\+OD register, peripheral Pwm\+Ldd1. \\\cline{1-4}
0x40039010&T\+P\+M1\+\_\+\+C0V &0x000028\+F6 &T\+P\+M1\+\_\+\+C0V register, peripheral Pwm\+Ldd1. \\\cline{1-4}
0x4004\+D050&P\+O\+R\+T\+E\+\_\+\+P\+C\+R20 &0x00000300 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R20 register, peripheral Pwm\+Ldd1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{PwmLdd1_regs_details}{}\subsection{Register Initialization Details}\label{PwmLdd1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C6  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{D\+A\+C0}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{R\+TC}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{A\+D\+C0 }&\multirow{2}{\linewidth}{T\+P\+M2}&\multirow{2}{\linewidth}{T\+P\+M1}&\multirow{2}{\linewidth}{T\+P\+M0 }&\multirow{2}{\linewidth}{P\+IT}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+M\+A\+M\+UX }&\multirow{2}{\linewidth}{F\+TF  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004803C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x02000001 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\+A\+C0&0x00&D\+A\+C0 Clock Gate Control \\\cline{1-4}
29&R\+TC&0x00&R\+TC Access Control \\\cline{1-4}
27&A\+D\+C0&0x00&A\+D\+C0 Clock Gate Control \\\cline{1-4}
26&T\+P\+M2&0x00&T\+P\+M2 Clock Gate Control \\\cline{1-4}
25&T\+P\+M1&0x01&T\+P\+M1 Clock Gate Control \\\cline{1-4}
24&T\+P\+M0&0x00&T\+P\+M0 Clock Gate Control \\\cline{1-4}
23&P\+IT&0x00&P\+IT Clock Gate Control \\\cline{1-4}
1&D\+M\+A\+M\+UX&0x00&D\+MA Mux Clock Gate Control \\\cline{1-4}
0&F\+TF&0x01&Flash Memory Clock Gate Control \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+SC  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+MA}&\multirow{2}{\linewidth}{T\+OF }&\multirow{2}{\linewidth}{T\+O\+IE}&\multirow{2}{\linewidth}{C\+P\+W\+MS}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*2/17}|}{\multirow{2}{\linewidth}{C\+M\+OD }}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*3/17}|}{\multirow{2}{\linewidth}{PS  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40039000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
8&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
7&T\+OF&0x00&Timer Overflow Flag \\\cline{1-4}
6&T\+O\+IE&0x00&Timer Overflow Interrupt Enable \\\cline{1-4}
5&C\+P\+W\+MS&0x00&Center-\/aligned P\+WM Select \\\cline{1-4}
3 -\/ 4&C\+M\+OD&0x00&Clock Mode Selection \\\cline{1-4}
0 -\/ 2&PS&0x00&Prescale Factor Selection \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C\+NT  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{C\+O\+U\+NT  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40039004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&C\+O\+U\+NT&0x00&Counter value \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C0\+SC  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{C\+HF }&\multirow{2}{\linewidth}{C\+H\+IE}&\multirow{2}{\linewidth}{M\+SB}&\multirow{2}{\linewidth}{M\+SA }&\multirow{2}{\linewidth}{E\+L\+SB}&\multirow{2}{\linewidth}{E\+L\+SA}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{D\+MA  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4003900C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x0000002C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+HF&0x00&Channel Flag \\\cline{1-4}
6&C\+H\+IE&0x00&Channel Interrupt Enable \\\cline{1-4}
5&M\+SB&0x01&Channel Mode Select \\\cline{1-4}
4&M\+SA&0x00&Channel Mode Select \\\cline{1-4}
3&E\+L\+SB&0x01&Edge or Level Select \\\cline{1-4}
2&E\+L\+SA&0x01&Edge or Level Select \\\cline{1-4}
0&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C1\+SC  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{C\+HF }&\multirow{2}{\linewidth}{C\+H\+IE}&\multirow{2}{\linewidth}{M\+SB}&\multirow{2}{\linewidth}{M\+SA }&\multirow{2}{\linewidth}{E\+L\+SB}&\multirow{2}{\linewidth}{E\+L\+SA}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{D\+MA  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40039014 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+HF&0x00&Channel Flag \\\cline{1-4}
6&C\+H\+IE&0x00&Channel Interrupt Enable \\\cline{1-4}
5&M\+SB&0x00&Channel Mode Select \\\cline{1-4}
4&M\+SA&0x00&Channel Mode Select \\\cline{1-4}
3&E\+L\+SB&0x00&Edge or Level Select \\\cline{1-4}
2&E\+L\+SA&0x00&Edge or Level Select \\\cline{1-4}
0&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+M\+OD  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{M\+OD  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&1&1&1&1&1&1&1&1&1&1 &1&1&1&1&1&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40039008 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x000051\+EB }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x0000\+F\+F\+FF }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&M\+OD&0x00&Modulo value \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C0V  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{V\+AL  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40039010 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x000028\+F6 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&V\+AL&0x00&Channel Value \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R20  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\+D050 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000300 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{BitIoLdd1}{}\section{Bit\+Io\+Ldd1 (Bit\+I\+O\+\_\+\+L\+DD)}\label{BitIoLdd1}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \hyperlink{BitIoLdd1_settings}{Component Settings}
\item \hyperlink{BitIoLdd1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{BitIoLdd1_regs_details}{Register Initialization Details}
\item \hyperlink{group___bit_io_ldd1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{BitIoLdd1_settings}{}\subsection{Component Settings}\label{BitIoLdd1_settings}

\begin{DoxyCode}
            Component name                                 : BitIoLdd1
            Pin \textcolor{keywordflow}{for} I/O                                    : CMP0\_IN5/ADC0\_SE4b/PTE29/TPM0\_CH2/TPM\_CLKIN0
            Pin signal                                     : 
            Direction                                      : Output
            Initialization                                 : 
              Init. direction                              : Output
              Init. value                                  : 0
              Auto initialization                          : yes
            Safe mode                                      : yes
<h1>
\end{DoxyCode}
 \hypertarget{BitIoLdd1_regs_overview}{}\subsection{Registers Initialization Overview}\label{BitIoLdd1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Bit\+Io\+Ldd1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F114&G\+P\+I\+O\+E\+\_\+\+P\+D\+DR &0x20000000 &G\+P\+I\+O\+E\+\_\+\+P\+D\+DR register, peripheral Bit\+Io\+Ldd1. \\\cline{1-4}
0x400\+F\+F100&G\+P\+I\+O\+E\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+E\+\_\+\+P\+D\+OR register, peripheral Bit\+Io\+Ldd1. \\\cline{1-4}
0x4004\+D074&P\+O\+R\+T\+E\+\_\+\+P\+C\+R29 &0x00000100 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R29 register, peripheral Bit\+Io\+Ldd1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{BitIoLdd1_regs_details}{}\subsection{Register Initialization Details}\label{BitIoLdd1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+E\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\+F\+F114 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x20000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+E\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\+F\+F100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R29  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\+D074 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{BitIoLdd2}{}\section{Bit\+Io\+Ldd2 (Bit\+I\+O\+\_\+\+L\+DD)}\label{BitIoLdd2}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \hyperlink{BitIoLdd2_settings}{Component Settings}
\item \hyperlink{BitIoLdd2_regs_overview}{Registers Initialization Overview}
\item \hyperlink{BitIoLdd2_regs_details}{Register Initialization Details}
\item \hyperlink{group___bit_io_ldd2__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{BitIoLdd2_settings}{}\subsection{Component Settings}\label{BitIoLdd2_settings}

\begin{DoxyCode}
            Component name                                 : BitIoLdd2
            Pin \textcolor{keywordflow}{for} I/O                                    : DAC0\_OUT/ADC0\_SE23/CMP0\_IN4/PTE30/TPM0\_CH3/
      TPM\_CLKIN1
            Pin signal                                     : 
            Direction                                      : Output
            Initialization                                 : 
              Init. direction                              : Output
              Init. value                                  : 0
              Auto initialization                          : yes
            Safe mode                                      : yes
<h1>
\end{DoxyCode}
 \hypertarget{BitIoLdd2_regs_overview}{}\subsection{Registers Initialization Overview}\label{BitIoLdd2_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Bit\+Io\+Ldd2 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F114&G\+P\+I\+O\+E\+\_\+\+P\+D\+DR &0x60000000 &G\+P\+I\+O\+E\+\_\+\+P\+D\+DR register, peripheral Bit\+Io\+Ldd2. \\\cline{1-4}
0x400\+F\+F100&G\+P\+I\+O\+E\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+E\+\_\+\+P\+D\+OR register, peripheral Bit\+Io\+Ldd2. \\\cline{1-4}
0x4004\+D074&P\+O\+R\+T\+E\+\_\+\+P\+C\+R29 &0x00000100 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R29 register, peripheral Bit\+Io\+Ldd2. \\\cline{1-4}
0x4004\+D078&P\+O\+R\+T\+E\+\_\+\+P\+C\+R30 &0x00000100 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R30 register, peripheral Bit\+Io\+Ldd2. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{BitIoLdd2_regs_details}{}\subsection{Register Initialization Details}\label{BitIoLdd2_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+E\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\+F\+F114 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x60000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+E\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x400\+F\+F100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R29  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\+D074 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R30  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\+D078 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
