
STM32_Sample.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079b8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007b40  08007b40  00017b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b5c  08007b5c  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007b5c  08007b5c  00017b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b64  08007b64  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b64  08007b64  00017b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b68  08007b68  00017b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007b6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000810  20000090  08007bfc  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008a0  08007bfc  000208a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019efa  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a0b  00000000  00000000  00039fba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  0003d9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa8  00000000  00000000  0003ead0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000239de  00000000  00000000  0003fa78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f08  00000000  00000000  00063456  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb07a  00000000  00000000  0007a35e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001453d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004874  00000000  00000000  0014542c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007b28 	.word	0x08007b28

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08007b28 	.word	0x08007b28

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c4:	f000 fbf0 	bl	8000ca8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c8:	f000 f80e 	bl	80004e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004cc:	f000 f922 	bl	8000714 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d0:	f000 f88c 	bl	80005ec <MX_I2C1_Init>
  MX_I2S3_Init();
 80004d4:	f000 f8b8 	bl	8000648 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004d8:	f000 f8e6 	bl	80006a8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004dc:	f006 ff12 	bl	8007304 <MX_USB_HOST_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004e0:	f006 ff36 	bl	8007350 <MX_USB_HOST_Process>
 80004e4:	e7fc      	b.n	80004e0 <main+0x20>
	...

080004e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b098      	sub	sp, #96	; 0x60
 80004ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80004f2:	2230      	movs	r2, #48	; 0x30
 80004f4:	2100      	movs	r1, #0
 80004f6:	4618      	mov	r0, r3
 80004f8:	f007 fa46 	bl	8007988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004fc:	f107 031c 	add.w	r3, r7, #28
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
 8000506:	609a      	str	r2, [r3, #8]
 8000508:	60da      	str	r2, [r3, #12]
 800050a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800050c:	f107 030c 	add.w	r3, r7, #12
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	605a      	str	r2, [r3, #4]
 8000516:	609a      	str	r2, [r3, #8]
 8000518:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800051a:	2300      	movs	r3, #0
 800051c:	60bb      	str	r3, [r7, #8]
 800051e:	4b31      	ldr	r3, [pc, #196]	; (80005e4 <SystemClock_Config+0xfc>)
 8000520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000522:	4a30      	ldr	r2, [pc, #192]	; (80005e4 <SystemClock_Config+0xfc>)
 8000524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000528:	6413      	str	r3, [r2, #64]	; 0x40
 800052a:	4b2e      	ldr	r3, [pc, #184]	; (80005e4 <SystemClock_Config+0xfc>)
 800052c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800052e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000532:	60bb      	str	r3, [r7, #8]
 8000534:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000536:	2300      	movs	r3, #0
 8000538:	607b      	str	r3, [r7, #4]
 800053a:	4b2b      	ldr	r3, [pc, #172]	; (80005e8 <SystemClock_Config+0x100>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	4a2a      	ldr	r2, [pc, #168]	; (80005e8 <SystemClock_Config+0x100>)
 8000540:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000544:	6013      	str	r3, [r2, #0]
 8000546:	4b28      	ldr	r3, [pc, #160]	; (80005e8 <SystemClock_Config+0x100>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800054e:	607b      	str	r3, [r7, #4]
 8000550:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000552:	2301      	movs	r3, #1
 8000554:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000556:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800055a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800055c:	2302      	movs	r3, #2
 800055e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000560:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000564:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000566:	2308      	movs	r3, #8
 8000568:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800056a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800056e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000570:	2302      	movs	r3, #2
 8000572:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000574:	2307      	movs	r3, #7
 8000576:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000578:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800057c:	4618      	mov	r0, r3
 800057e:	f003 fa39 	bl	80039f4 <HAL_RCC_OscConfig>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000588:	f000 f9c2 	bl	8000910 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800058c:	230f      	movs	r3, #15
 800058e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000590:	2302      	movs	r3, #2
 8000592:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000594:	2300      	movs	r3, #0
 8000596:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000598:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800059c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800059e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005a2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005a4:	f107 031c 	add.w	r3, r7, #28
 80005a8:	2105      	movs	r1, #5
 80005aa:	4618      	mov	r0, r3
 80005ac:	f003 fc9a 	bl	8003ee4 <HAL_RCC_ClockConfig>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80005b6:	f000 f9ab 	bl	8000910 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80005ba:	2301      	movs	r3, #1
 80005bc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80005be:	23c0      	movs	r3, #192	; 0xc0
 80005c0:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80005c2:	2302      	movs	r3, #2
 80005c4:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80005c6:	f107 030c 	add.w	r3, r7, #12
 80005ca:	4618      	mov	r0, r3
 80005cc:	f003 fe72 	bl	80042b4 <HAL_RCCEx_PeriphCLKConfig>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80005d6:	f000 f99b 	bl	8000910 <Error_Handler>
  }
}
 80005da:	bf00      	nop
 80005dc:	3760      	adds	r7, #96	; 0x60
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40023800 	.word	0x40023800
 80005e8:	40007000 	.word	0x40007000

080005ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005f0:	4b12      	ldr	r3, [pc, #72]	; (800063c <MX_I2C1_Init+0x50>)
 80005f2:	4a13      	ldr	r2, [pc, #76]	; (8000640 <MX_I2C1_Init+0x54>)
 80005f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005f6:	4b11      	ldr	r3, [pc, #68]	; (800063c <MX_I2C1_Init+0x50>)
 80005f8:	4a12      	ldr	r2, [pc, #72]	; (8000644 <MX_I2C1_Init+0x58>)
 80005fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005fc:	4b0f      	ldr	r3, [pc, #60]	; (800063c <MX_I2C1_Init+0x50>)
 80005fe:	2200      	movs	r2, #0
 8000600:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000602:	4b0e      	ldr	r3, [pc, #56]	; (800063c <MX_I2C1_Init+0x50>)
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000608:	4b0c      	ldr	r3, [pc, #48]	; (800063c <MX_I2C1_Init+0x50>)
 800060a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800060e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000610:	4b0a      	ldr	r3, [pc, #40]	; (800063c <MX_I2C1_Init+0x50>)
 8000612:	2200      	movs	r2, #0
 8000614:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000616:	4b09      	ldr	r3, [pc, #36]	; (800063c <MX_I2C1_Init+0x50>)
 8000618:	2200      	movs	r2, #0
 800061a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800061c:	4b07      	ldr	r3, [pc, #28]	; (800063c <MX_I2C1_Init+0x50>)
 800061e:	2200      	movs	r2, #0
 8000620:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000622:	4b06      	ldr	r3, [pc, #24]	; (800063c <MX_I2C1_Init+0x50>)
 8000624:	2200      	movs	r2, #0
 8000626:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000628:	4804      	ldr	r0, [pc, #16]	; (800063c <MX_I2C1_Init+0x50>)
 800062a:	f002 fbff 	bl	8002e2c <HAL_I2C_Init>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000634:	f000 f96c 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000638:	bf00      	nop
 800063a:	bd80      	pop	{r7, pc}
 800063c:	200000bc 	.word	0x200000bc
 8000640:	40005400 	.word	0x40005400
 8000644:	000186a0 	.word	0x000186a0

08000648 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800064c:	4b13      	ldr	r3, [pc, #76]	; (800069c <MX_I2S3_Init+0x54>)
 800064e:	4a14      	ldr	r2, [pc, #80]	; (80006a0 <MX_I2S3_Init+0x58>)
 8000650:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000652:	4b12      	ldr	r3, [pc, #72]	; (800069c <MX_I2S3_Init+0x54>)
 8000654:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000658:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800065a:	4b10      	ldr	r3, [pc, #64]	; (800069c <MX_I2S3_Init+0x54>)
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000660:	4b0e      	ldr	r3, [pc, #56]	; (800069c <MX_I2S3_Init+0x54>)
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000666:	4b0d      	ldr	r3, [pc, #52]	; (800069c <MX_I2S3_Init+0x54>)
 8000668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800066c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800066e:	4b0b      	ldr	r3, [pc, #44]	; (800069c <MX_I2S3_Init+0x54>)
 8000670:	4a0c      	ldr	r2, [pc, #48]	; (80006a4 <MX_I2S3_Init+0x5c>)
 8000672:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000674:	4b09      	ldr	r3, [pc, #36]	; (800069c <MX_I2S3_Init+0x54>)
 8000676:	2200      	movs	r2, #0
 8000678:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800067a:	4b08      	ldr	r3, [pc, #32]	; (800069c <MX_I2S3_Init+0x54>)
 800067c:	2200      	movs	r2, #0
 800067e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000680:	4b06      	ldr	r3, [pc, #24]	; (800069c <MX_I2S3_Init+0x54>)
 8000682:	2200      	movs	r2, #0
 8000684:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000686:	4805      	ldr	r0, [pc, #20]	; (800069c <MX_I2S3_Init+0x54>)
 8000688:	f002 fd14 	bl	80030b4 <HAL_I2S_Init>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000692:	f000 f93d 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000696:	bf00      	nop
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	20000168 	.word	0x20000168
 80006a0:	40003c00 	.word	0x40003c00
 80006a4:	00017700 	.word	0x00017700

080006a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006ac:	4b17      	ldr	r3, [pc, #92]	; (800070c <MX_SPI1_Init+0x64>)
 80006ae:	4a18      	ldr	r2, [pc, #96]	; (8000710 <MX_SPI1_Init+0x68>)
 80006b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006b2:	4b16      	ldr	r3, [pc, #88]	; (800070c <MX_SPI1_Init+0x64>)
 80006b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ba:	4b14      	ldr	r3, [pc, #80]	; (800070c <MX_SPI1_Init+0x64>)
 80006bc:	2200      	movs	r2, #0
 80006be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006c0:	4b12      	ldr	r3, [pc, #72]	; (800070c <MX_SPI1_Init+0x64>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006c6:	4b11      	ldr	r3, [pc, #68]	; (800070c <MX_SPI1_Init+0x64>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006cc:	4b0f      	ldr	r3, [pc, #60]	; (800070c <MX_SPI1_Init+0x64>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	; (800070c <MX_SPI1_Init+0x64>)
 80006d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006da:	4b0c      	ldr	r3, [pc, #48]	; (800070c <MX_SPI1_Init+0x64>)
 80006dc:	2200      	movs	r2, #0
 80006de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006e0:	4b0a      	ldr	r3, [pc, #40]	; (800070c <MX_SPI1_Init+0x64>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006e6:	4b09      	ldr	r3, [pc, #36]	; (800070c <MX_SPI1_Init+0x64>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006ec:	4b07      	ldr	r3, [pc, #28]	; (800070c <MX_SPI1_Init+0x64>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006f2:	4b06      	ldr	r3, [pc, #24]	; (800070c <MX_SPI1_Init+0x64>)
 80006f4:	220a      	movs	r2, #10
 80006f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006f8:	4804      	ldr	r0, [pc, #16]	; (800070c <MX_SPI1_Init+0x64>)
 80006fa:	f003 ff1b 	bl	8004534 <HAL_SPI_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000704:	f000 f904 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	20000110 	.word	0x20000110
 8000710:	40013000 	.word	0x40013000

08000714 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b08c      	sub	sp, #48	; 0x30
 8000718:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071a:	f107 031c 	add.w	r3, r7, #28
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]
 8000726:	60da      	str	r2, [r3, #12]
 8000728:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	61bb      	str	r3, [r7, #24]
 800072e:	4b71      	ldr	r3, [pc, #452]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	4a70      	ldr	r2, [pc, #448]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 8000734:	f043 0310 	orr.w	r3, r3, #16
 8000738:	6313      	str	r3, [r2, #48]	; 0x30
 800073a:	4b6e      	ldr	r3, [pc, #440]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	f003 0310 	and.w	r3, r3, #16
 8000742:	61bb      	str	r3, [r7, #24]
 8000744:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
 800074a:	4b6a      	ldr	r3, [pc, #424]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	4a69      	ldr	r2, [pc, #420]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 8000750:	f043 0304 	orr.w	r3, r3, #4
 8000754:	6313      	str	r3, [r2, #48]	; 0x30
 8000756:	4b67      	ldr	r3, [pc, #412]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	f003 0304 	and.w	r3, r3, #4
 800075e:	617b      	str	r3, [r7, #20]
 8000760:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	613b      	str	r3, [r7, #16]
 8000766:	4b63      	ldr	r3, [pc, #396]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	4a62      	ldr	r2, [pc, #392]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 800076c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000770:	6313      	str	r3, [r2, #48]	; 0x30
 8000772:	4b60      	ldr	r3, [pc, #384]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800077a:	613b      	str	r3, [r7, #16]
 800077c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	4b5c      	ldr	r3, [pc, #368]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	4a5b      	ldr	r2, [pc, #364]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 8000788:	f043 0301 	orr.w	r3, r3, #1
 800078c:	6313      	str	r3, [r2, #48]	; 0x30
 800078e:	4b59      	ldr	r3, [pc, #356]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	f003 0301 	and.w	r3, r3, #1
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	60bb      	str	r3, [r7, #8]
 800079e:	4b55      	ldr	r3, [pc, #340]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	4a54      	ldr	r2, [pc, #336]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 80007a4:	f043 0302 	orr.w	r3, r3, #2
 80007a8:	6313      	str	r3, [r2, #48]	; 0x30
 80007aa:	4b52      	ldr	r3, [pc, #328]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	f003 0302 	and.w	r3, r3, #2
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	4b4e      	ldr	r3, [pc, #312]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	4a4d      	ldr	r2, [pc, #308]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 80007c0:	f043 0308 	orr.w	r3, r3, #8
 80007c4:	6313      	str	r3, [r2, #48]	; 0x30
 80007c6:	4b4b      	ldr	r3, [pc, #300]	; (80008f4 <MX_GPIO_Init+0x1e0>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	f003 0308 	and.w	r3, r3, #8
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2108      	movs	r1, #8
 80007d6:	4848      	ldr	r0, [pc, #288]	; (80008f8 <MX_GPIO_Init+0x1e4>)
 80007d8:	f000 fdaa 	bl	8001330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007dc:	2201      	movs	r2, #1
 80007de:	2101      	movs	r1, #1
 80007e0:	4846      	ldr	r0, [pc, #280]	; (80008fc <MX_GPIO_Init+0x1e8>)
 80007e2:	f000 fda5 	bl	8001330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007e6:	2200      	movs	r2, #0
 80007e8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007ec:	4844      	ldr	r0, [pc, #272]	; (8000900 <MX_GPIO_Init+0x1ec>)
 80007ee:	f000 fd9f 	bl	8001330 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007f2:	2308      	movs	r3, #8
 80007f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f6:	2301      	movs	r3, #1
 80007f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fe:	2300      	movs	r3, #0
 8000800:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000802:	f107 031c 	add.w	r3, r7, #28
 8000806:	4619      	mov	r1, r3
 8000808:	483b      	ldr	r0, [pc, #236]	; (80008f8 <MX_GPIO_Init+0x1e4>)
 800080a:	f000 fbf5 	bl	8000ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800080e:	2301      	movs	r3, #1
 8000810:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000812:	2301      	movs	r3, #1
 8000814:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	2300      	movs	r3, #0
 8000818:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081a:	2300      	movs	r3, #0
 800081c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800081e:	f107 031c 	add.w	r3, r7, #28
 8000822:	4619      	mov	r1, r3
 8000824:	4835      	ldr	r0, [pc, #212]	; (80008fc <MX_GPIO_Init+0x1e8>)
 8000826:	f000 fbe7 	bl	8000ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800082a:	2308      	movs	r3, #8
 800082c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082e:	2302      	movs	r3, #2
 8000830:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000836:	2300      	movs	r3, #0
 8000838:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800083a:	2305      	movs	r3, #5
 800083c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800083e:	f107 031c 	add.w	r3, r7, #28
 8000842:	4619      	mov	r1, r3
 8000844:	482d      	ldr	r0, [pc, #180]	; (80008fc <MX_GPIO_Init+0x1e8>)
 8000846:	f000 fbd7 	bl	8000ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800084a:	2301      	movs	r3, #1
 800084c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800084e:	4b2d      	ldr	r3, [pc, #180]	; (8000904 <MX_GPIO_Init+0x1f0>)
 8000850:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000852:	2300      	movs	r3, #0
 8000854:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000856:	f107 031c 	add.w	r3, r7, #28
 800085a:	4619      	mov	r1, r3
 800085c:	482a      	ldr	r0, [pc, #168]	; (8000908 <MX_GPIO_Init+0x1f4>)
 800085e:	f000 fbcb 	bl	8000ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000862:	2304      	movs	r3, #4
 8000864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000866:	2300      	movs	r3, #0
 8000868:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800086e:	f107 031c 	add.w	r3, r7, #28
 8000872:	4619      	mov	r1, r3
 8000874:	4825      	ldr	r0, [pc, #148]	; (800090c <MX_GPIO_Init+0x1f8>)
 8000876:	f000 fbbf 	bl	8000ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800087a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800087e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000880:	2302      	movs	r3, #2
 8000882:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000888:	2300      	movs	r3, #0
 800088a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800088c:	2305      	movs	r3, #5
 800088e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000890:	f107 031c 	add.w	r3, r7, #28
 8000894:	4619      	mov	r1, r3
 8000896:	481d      	ldr	r0, [pc, #116]	; (800090c <MX_GPIO_Init+0x1f8>)
 8000898:	f000 fbae 	bl	8000ff8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800089c:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008a0:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a2:	2301      	movs	r3, #1
 80008a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008aa:	2300      	movs	r3, #0
 80008ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008ae:	f107 031c 	add.w	r3, r7, #28
 80008b2:	4619      	mov	r1, r3
 80008b4:	4812      	ldr	r0, [pc, #72]	; (8000900 <MX_GPIO_Init+0x1ec>)
 80008b6:	f000 fb9f 	bl	8000ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80008ba:	2320      	movs	r3, #32
 80008bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008be:	2300      	movs	r3, #0
 80008c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	2300      	movs	r3, #0
 80008c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	4619      	mov	r1, r3
 80008cc:	480c      	ldr	r0, [pc, #48]	; (8000900 <MX_GPIO_Init+0x1ec>)
 80008ce:	f000 fb93 	bl	8000ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80008d2:	2302      	movs	r3, #2
 80008d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	; (8000904 <MX_GPIO_Init+0x1f0>)
 80008d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	2300      	movs	r3, #0
 80008dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80008de:	f107 031c 	add.w	r3, r7, #28
 80008e2:	4619      	mov	r1, r3
 80008e4:	4804      	ldr	r0, [pc, #16]	; (80008f8 <MX_GPIO_Init+0x1e4>)
 80008e6:	f000 fb87 	bl	8000ff8 <HAL_GPIO_Init>

}
 80008ea:	bf00      	nop
 80008ec:	3730      	adds	r7, #48	; 0x30
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40021000 	.word	0x40021000
 80008fc:	40020800 	.word	0x40020800
 8000900:	40020c00 	.word	0x40020c00
 8000904:	10120000 	.word	0x10120000
 8000908:	40020000 	.word	0x40020000
 800090c:	40020400 	.word	0x40020400

08000910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000914:	b672      	cpsid	i
}
 8000916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000918:	e7fe      	b.n	8000918 <Error_Handler+0x8>
	...

0800091c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	4b10      	ldr	r3, [pc, #64]	; (8000968 <HAL_MspInit+0x4c>)
 8000928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800092a:	4a0f      	ldr	r2, [pc, #60]	; (8000968 <HAL_MspInit+0x4c>)
 800092c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000930:	6453      	str	r3, [r2, #68]	; 0x44
 8000932:	4b0d      	ldr	r3, [pc, #52]	; (8000968 <HAL_MspInit+0x4c>)
 8000934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000936:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	603b      	str	r3, [r7, #0]
 8000942:	4b09      	ldr	r3, [pc, #36]	; (8000968 <HAL_MspInit+0x4c>)
 8000944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000946:	4a08      	ldr	r2, [pc, #32]	; (8000968 <HAL_MspInit+0x4c>)
 8000948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800094c:	6413      	str	r3, [r2, #64]	; 0x40
 800094e:	4b06      	ldr	r3, [pc, #24]	; (8000968 <HAL_MspInit+0x4c>)
 8000950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000956:	603b      	str	r3, [r7, #0]
 8000958:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800095a:	2007      	movs	r0, #7
 800095c:	f000 fb0a 	bl	8000f74 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000960:	bf00      	nop
 8000962:	3708      	adds	r7, #8
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40023800 	.word	0x40023800

0800096c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b08a      	sub	sp, #40	; 0x28
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000974:	f107 0314 	add.w	r3, r7, #20
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
 800097e:	609a      	str	r2, [r3, #8]
 8000980:	60da      	str	r2, [r3, #12]
 8000982:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a19      	ldr	r2, [pc, #100]	; (80009f0 <HAL_I2C_MspInit+0x84>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d12c      	bne.n	80009e8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	613b      	str	r3, [r7, #16]
 8000992:	4b18      	ldr	r3, [pc, #96]	; (80009f4 <HAL_I2C_MspInit+0x88>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a17      	ldr	r2, [pc, #92]	; (80009f4 <HAL_I2C_MspInit+0x88>)
 8000998:	f043 0302 	orr.w	r3, r3, #2
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <HAL_I2C_MspInit+0x88>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0302 	and.w	r3, r3, #2
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009aa:	f44f 7310 	mov.w	r3, #576	; 0x240
 80009ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009b0:	2312      	movs	r3, #18
 80009b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009b4:	2301      	movs	r3, #1
 80009b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b8:	2300      	movs	r3, #0
 80009ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009bc:	2304      	movs	r3, #4
 80009be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c0:	f107 0314 	add.w	r3, r7, #20
 80009c4:	4619      	mov	r1, r3
 80009c6:	480c      	ldr	r0, [pc, #48]	; (80009f8 <HAL_I2C_MspInit+0x8c>)
 80009c8:	f000 fb16 	bl	8000ff8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009cc:	2300      	movs	r3, #0
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <HAL_I2C_MspInit+0x88>)
 80009d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d4:	4a07      	ldr	r2, [pc, #28]	; (80009f4 <HAL_I2C_MspInit+0x88>)
 80009d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009da:	6413      	str	r3, [r2, #64]	; 0x40
 80009dc:	4b05      	ldr	r3, [pc, #20]	; (80009f4 <HAL_I2C_MspInit+0x88>)
 80009de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009e4:	60fb      	str	r3, [r7, #12]
 80009e6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80009e8:	bf00      	nop
 80009ea:	3728      	adds	r7, #40	; 0x28
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	40005400 	.word	0x40005400
 80009f4:	40023800 	.word	0x40023800
 80009f8:	40020400 	.word	0x40020400

080009fc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08a      	sub	sp, #40	; 0x28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	f107 0314 	add.w	r3, r7, #20
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a28      	ldr	r2, [pc, #160]	; (8000abc <HAL_I2S_MspInit+0xc0>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d14a      	bne.n	8000ab4 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]
 8000a22:	4b27      	ldr	r3, [pc, #156]	; (8000ac0 <HAL_I2S_MspInit+0xc4>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a26:	4a26      	ldr	r2, [pc, #152]	; (8000ac0 <HAL_I2S_MspInit+0xc4>)
 8000a28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a2e:	4b24      	ldr	r3, [pc, #144]	; (8000ac0 <HAL_I2S_MspInit+0xc4>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	4b20      	ldr	r3, [pc, #128]	; (8000ac0 <HAL_I2S_MspInit+0xc4>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	4a1f      	ldr	r2, [pc, #124]	; (8000ac0 <HAL_I2S_MspInit+0xc4>)
 8000a44:	f043 0301 	orr.w	r3, r3, #1
 8000a48:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4a:	4b1d      	ldr	r3, [pc, #116]	; (8000ac0 <HAL_I2S_MspInit+0xc4>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	60bb      	str	r3, [r7, #8]
 8000a5a:	4b19      	ldr	r3, [pc, #100]	; (8000ac0 <HAL_I2S_MspInit+0xc4>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	4a18      	ldr	r2, [pc, #96]	; (8000ac0 <HAL_I2S_MspInit+0xc4>)
 8000a60:	f043 0304 	orr.w	r3, r3, #4
 8000a64:	6313      	str	r3, [r2, #48]	; 0x30
 8000a66:	4b16      	ldr	r3, [pc, #88]	; (8000ac0 <HAL_I2S_MspInit+0xc4>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	f003 0304 	and.w	r3, r3, #4
 8000a6e:	60bb      	str	r3, [r7, #8]
 8000a70:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a72:	2310      	movs	r3, #16
 8000a74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	2302      	movs	r3, #2
 8000a78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a82:	2306      	movs	r3, #6
 8000a84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a86:	f107 0314 	add.w	r3, r7, #20
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	480d      	ldr	r0, [pc, #52]	; (8000ac4 <HAL_I2S_MspInit+0xc8>)
 8000a8e:	f000 fab3 	bl	8000ff8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000a92:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000aa4:	2306      	movs	r3, #6
 8000aa6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	4619      	mov	r1, r3
 8000aae:	4806      	ldr	r0, [pc, #24]	; (8000ac8 <HAL_I2S_MspInit+0xcc>)
 8000ab0:	f000 faa2 	bl	8000ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000ab4:	bf00      	nop
 8000ab6:	3728      	adds	r7, #40	; 0x28
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40003c00 	.word	0x40003c00
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	40020000 	.word	0x40020000
 8000ac8:	40020800 	.word	0x40020800

08000acc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b08a      	sub	sp, #40	; 0x28
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad4:	f107 0314 	add.w	r3, r7, #20
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]
 8000ade:	609a      	str	r2, [r3, #8]
 8000ae0:	60da      	str	r2, [r3, #12]
 8000ae2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a19      	ldr	r2, [pc, #100]	; (8000b50 <HAL_SPI_MspInit+0x84>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d12b      	bne.n	8000b46 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	613b      	str	r3, [r7, #16]
 8000af2:	4b18      	ldr	r3, [pc, #96]	; (8000b54 <HAL_SPI_MspInit+0x88>)
 8000af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af6:	4a17      	ldr	r2, [pc, #92]	; (8000b54 <HAL_SPI_MspInit+0x88>)
 8000af8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000afc:	6453      	str	r3, [r2, #68]	; 0x44
 8000afe:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <HAL_SPI_MspInit+0x88>)
 8000b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b06:	613b      	str	r3, [r7, #16]
 8000b08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60fb      	str	r3, [r7, #12]
 8000b0e:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <HAL_SPI_MspInit+0x88>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	4a10      	ldr	r2, [pc, #64]	; (8000b54 <HAL_SPI_MspInit+0x88>)
 8000b14:	f043 0301 	orr.w	r3, r3, #1
 8000b18:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <HAL_SPI_MspInit+0x88>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000b26:	23e0      	movs	r3, #224	; 0xe0
 8000b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b32:	2300      	movs	r3, #0
 8000b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b36:	2305      	movs	r3, #5
 8000b38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3a:	f107 0314 	add.w	r3, r7, #20
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4805      	ldr	r0, [pc, #20]	; (8000b58 <HAL_SPI_MspInit+0x8c>)
 8000b42:	f000 fa59 	bl	8000ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b46:	bf00      	nop
 8000b48:	3728      	adds	r7, #40	; 0x28
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40013000 	.word	0x40013000
 8000b54:	40023800 	.word	0x40023800
 8000b58:	40020000 	.word	0x40020000

08000b5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <NMI_Handler+0x4>

08000b62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b66:	e7fe      	b.n	8000b66 <HardFault_Handler+0x4>

08000b68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b6c:	e7fe      	b.n	8000b6c <MemManage_Handler+0x4>

08000b6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b72:	e7fe      	b.n	8000b72 <BusFault_Handler+0x4>

08000b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b78:	e7fe      	b.n	8000b78 <UsageFault_Handler+0x4>

08000b7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr

08000b88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b8c:	bf00      	nop
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr

08000b96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b96:	b480      	push	{r7}
 8000b98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr

08000ba4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba8:	f000 f8d0 	bl	8000d4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000bb4:	4802      	ldr	r0, [pc, #8]	; (8000bc0 <OTG_FS_IRQHandler+0x10>)
 8000bb6:	f000 fe3f 	bl	8001838 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	2000058c 	.word	0x2000058c

08000bc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bcc:	4a14      	ldr	r2, [pc, #80]	; (8000c20 <_sbrk+0x5c>)
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <_sbrk+0x60>)
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bd8:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <_sbrk+0x64>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <_sbrk+0x64>)
 8000be2:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <_sbrk+0x68>)
 8000be4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <_sbrk+0x64>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4413      	add	r3, r2
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d207      	bcs.n	8000c04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bf4:	f006 fe8e 	bl	8007914 <__errno>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000c02:	e009      	b.n	8000c18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c04:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c0a:	4b07      	ldr	r3, [pc, #28]	; (8000c28 <_sbrk+0x64>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4413      	add	r3, r2
 8000c12:	4a05      	ldr	r2, [pc, #20]	; (8000c28 <_sbrk+0x64>)
 8000c14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c16:	68fb      	ldr	r3, [r7, #12]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3718      	adds	r7, #24
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20020000 	.word	0x20020000
 8000c24:	00000400 	.word	0x00000400
 8000c28:	200000ac 	.word	0x200000ac
 8000c2c:	200008a0 	.word	0x200008a0

08000c30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c34:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <SystemInit+0x20>)
 8000c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c3a:	4a05      	ldr	r2, [pc, #20]	; (8000c50 <SystemInit+0x20>)
 8000c3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c8c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c58:	480d      	ldr	r0, [pc, #52]	; (8000c90 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c5a:	490e      	ldr	r1, [pc, #56]	; (8000c94 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c5c:	4a0e      	ldr	r2, [pc, #56]	; (8000c98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c60:	e002      	b.n	8000c68 <LoopCopyDataInit>

08000c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c66:	3304      	adds	r3, #4

08000c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c6c:	d3f9      	bcc.n	8000c62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c6e:	4a0b      	ldr	r2, [pc, #44]	; (8000c9c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c70:	4c0b      	ldr	r4, [pc, #44]	; (8000ca0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c74:	e001      	b.n	8000c7a <LoopFillZerobss>

08000c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c78:	3204      	adds	r2, #4

08000c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c7c:	d3fb      	bcc.n	8000c76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c7e:	f7ff ffd7 	bl	8000c30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c82:	f006 fe4d 	bl	8007920 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c86:	f7ff fc1b 	bl	80004c0 <main>
  bx  lr    
 8000c8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c94:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000c98:	08007b6c 	.word	0x08007b6c
  ldr r2, =_sbss
 8000c9c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000ca0:	200008a0 	.word	0x200008a0

08000ca4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ca4:	e7fe      	b.n	8000ca4 <ADC_IRQHandler>
	...

08000ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cac:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <HAL_Init+0x40>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a0d      	ldr	r2, [pc, #52]	; (8000ce8 <HAL_Init+0x40>)
 8000cb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	; (8000ce8 <HAL_Init+0x40>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a0a      	ldr	r2, [pc, #40]	; (8000ce8 <HAL_Init+0x40>)
 8000cbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cc4:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <HAL_Init+0x40>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a07      	ldr	r2, [pc, #28]	; (8000ce8 <HAL_Init+0x40>)
 8000cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd0:	2003      	movs	r0, #3
 8000cd2:	f000 f94f 	bl	8000f74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f000 f808 	bl	8000cec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cdc:	f7ff fe1e 	bl	800091c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40023c00 	.word	0x40023c00

08000cec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cf4:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <HAL_InitTick+0x54>)
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	4b12      	ldr	r3, [pc, #72]	; (8000d44 <HAL_InitTick+0x58>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 f967 	bl	8000fde <HAL_SYSTICK_Config>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	e00e      	b.n	8000d38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2b0f      	cmp	r3, #15
 8000d1e:	d80a      	bhi.n	8000d36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d20:	2200      	movs	r2, #0
 8000d22:	6879      	ldr	r1, [r7, #4]
 8000d24:	f04f 30ff 	mov.w	r0, #4294967295
 8000d28:	f000 f92f 	bl	8000f8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d2c:	4a06      	ldr	r2, [pc, #24]	; (8000d48 <HAL_InitTick+0x5c>)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d32:	2300      	movs	r3, #0
 8000d34:	e000      	b.n	8000d38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000000 	.word	0x20000000
 8000d44:	20000008 	.word	0x20000008
 8000d48:	20000004 	.word	0x20000004

08000d4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d50:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <HAL_IncTick+0x20>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	461a      	mov	r2, r3
 8000d56:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <HAL_IncTick+0x24>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	4a04      	ldr	r2, [pc, #16]	; (8000d70 <HAL_IncTick+0x24>)
 8000d5e:	6013      	str	r3, [r2, #0]
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	20000008 	.word	0x20000008
 8000d70:	200001b0 	.word	0x200001b0

08000d74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  return uwTick;
 8000d78:	4b03      	ldr	r3, [pc, #12]	; (8000d88 <HAL_GetTick+0x14>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	200001b0 	.word	0x200001b0

08000d8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d94:	f7ff ffee 	bl	8000d74 <HAL_GetTick>
 8000d98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000da4:	d005      	beq.n	8000db2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000da6:	4b0a      	ldr	r3, [pc, #40]	; (8000dd0 <HAL_Delay+0x44>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	461a      	mov	r2, r3
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	4413      	add	r3, r2
 8000db0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000db2:	bf00      	nop
 8000db4:	f7ff ffde 	bl	8000d74 <HAL_GetTick>
 8000db8:	4602      	mov	r2, r0
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	68fa      	ldr	r2, [r7, #12]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d8f7      	bhi.n	8000db4 <HAL_Delay+0x28>
  {
  }
}
 8000dc4:	bf00      	nop
 8000dc6:	bf00      	nop
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000008 	.word	0x20000008

08000dd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <__NVIC_SetPriorityGrouping+0x44>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dea:	68ba      	ldr	r2, [r7, #8]
 8000dec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000df0:	4013      	ands	r3, r2
 8000df2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e06:	4a04      	ldr	r2, [pc, #16]	; (8000e18 <__NVIC_SetPriorityGrouping+0x44>)
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	60d3      	str	r3, [r2, #12]
}
 8000e0c:	bf00      	nop
 8000e0e:	3714      	adds	r7, #20
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e20:	4b04      	ldr	r3, [pc, #16]	; (8000e34 <__NVIC_GetPriorityGrouping+0x18>)
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	0a1b      	lsrs	r3, r3, #8
 8000e26:	f003 0307 	and.w	r3, r3, #7
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	db0b      	blt.n	8000e62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	f003 021f 	and.w	r2, r3, #31
 8000e50:	4907      	ldr	r1, [pc, #28]	; (8000e70 <__NVIC_EnableIRQ+0x38>)
 8000e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e56:	095b      	lsrs	r3, r3, #5
 8000e58:	2001      	movs	r0, #1
 8000e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	e000e100 	.word	0xe000e100

08000e74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	6039      	str	r1, [r7, #0]
 8000e7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	db0a      	blt.n	8000e9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	b2da      	uxtb	r2, r3
 8000e8c:	490c      	ldr	r1, [pc, #48]	; (8000ec0 <__NVIC_SetPriority+0x4c>)
 8000e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e92:	0112      	lsls	r2, r2, #4
 8000e94:	b2d2      	uxtb	r2, r2
 8000e96:	440b      	add	r3, r1
 8000e98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e9c:	e00a      	b.n	8000eb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4908      	ldr	r1, [pc, #32]	; (8000ec4 <__NVIC_SetPriority+0x50>)
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	f003 030f 	and.w	r3, r3, #15
 8000eaa:	3b04      	subs	r3, #4
 8000eac:	0112      	lsls	r2, r2, #4
 8000eae:	b2d2      	uxtb	r2, r2
 8000eb0:	440b      	add	r3, r1
 8000eb2:	761a      	strb	r2, [r3, #24]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	e000e100 	.word	0xe000e100
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b089      	sub	sp, #36	; 0x24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f003 0307 	and.w	r3, r3, #7
 8000eda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	f1c3 0307 	rsb	r3, r3, #7
 8000ee2:	2b04      	cmp	r3, #4
 8000ee4:	bf28      	it	cs
 8000ee6:	2304      	movcs	r3, #4
 8000ee8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	3304      	adds	r3, #4
 8000eee:	2b06      	cmp	r3, #6
 8000ef0:	d902      	bls.n	8000ef8 <NVIC_EncodePriority+0x30>
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	3b03      	subs	r3, #3
 8000ef6:	e000      	b.n	8000efa <NVIC_EncodePriority+0x32>
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000efc:	f04f 32ff 	mov.w	r2, #4294967295
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	43da      	mvns	r2, r3
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	401a      	ands	r2, r3
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f10:	f04f 31ff 	mov.w	r1, #4294967295
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1a:	43d9      	mvns	r1, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f20:	4313      	orrs	r3, r2
         );
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3724      	adds	r7, #36	; 0x24
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
	...

08000f30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	3b01      	subs	r3, #1
 8000f3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f40:	d301      	bcc.n	8000f46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f42:	2301      	movs	r3, #1
 8000f44:	e00f      	b.n	8000f66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f46:	4a0a      	ldr	r2, [pc, #40]	; (8000f70 <SysTick_Config+0x40>)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f4e:	210f      	movs	r1, #15
 8000f50:	f04f 30ff 	mov.w	r0, #4294967295
 8000f54:	f7ff ff8e 	bl	8000e74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f58:	4b05      	ldr	r3, [pc, #20]	; (8000f70 <SysTick_Config+0x40>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f5e:	4b04      	ldr	r3, [pc, #16]	; (8000f70 <SysTick_Config+0x40>)
 8000f60:	2207      	movs	r2, #7
 8000f62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	e000e010 	.word	0xe000e010

08000f74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff ff29 	bl	8000dd4 <__NVIC_SetPriorityGrouping>
}
 8000f82:	bf00      	nop
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b086      	sub	sp, #24
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	4603      	mov	r3, r0
 8000f92:	60b9      	str	r1, [r7, #8]
 8000f94:	607a      	str	r2, [r7, #4]
 8000f96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f9c:	f7ff ff3e 	bl	8000e1c <__NVIC_GetPriorityGrouping>
 8000fa0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	68b9      	ldr	r1, [r7, #8]
 8000fa6:	6978      	ldr	r0, [r7, #20]
 8000fa8:	f7ff ff8e 	bl	8000ec8 <NVIC_EncodePriority>
 8000fac:	4602      	mov	r2, r0
 8000fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb2:	4611      	mov	r1, r2
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff ff5d 	bl	8000e74 <__NVIC_SetPriority>
}
 8000fba:	bf00      	nop
 8000fbc:	3718      	adds	r7, #24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b082      	sub	sp, #8
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	4603      	mov	r3, r0
 8000fca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff ff31 	bl	8000e38 <__NVIC_EnableIRQ>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f7ff ffa2 	bl	8000f30 <SysTick_Config>
 8000fec:	4603      	mov	r3, r0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b089      	sub	sp, #36	; 0x24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001002:	2300      	movs	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800100a:	2300      	movs	r3, #0
 800100c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
 8001012:	e16b      	b.n	80012ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001014:	2201      	movs	r2, #1
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	697a      	ldr	r2, [r7, #20]
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	429a      	cmp	r2, r3
 800102e:	f040 815a 	bne.w	80012e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	f003 0303 	and.w	r3, r3, #3
 800103a:	2b01      	cmp	r3, #1
 800103c:	d005      	beq.n	800104a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001046:	2b02      	cmp	r3, #2
 8001048:	d130      	bne.n	80010ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	2203      	movs	r2, #3
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	43db      	mvns	r3, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4013      	ands	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	68da      	ldr	r2, [r3, #12]
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4313      	orrs	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001080:	2201      	movs	r2, #1
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4013      	ands	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	091b      	lsrs	r3, r3, #4
 8001096:	f003 0201 	and.w	r2, r3, #1
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f003 0303 	and.w	r3, r3, #3
 80010b4:	2b03      	cmp	r3, #3
 80010b6:	d017      	beq.n	80010e8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	2203      	movs	r2, #3
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4013      	ands	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	689a      	ldr	r2, [r3, #8]
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4313      	orrs	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f003 0303 	and.w	r3, r3, #3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d123      	bne.n	800113c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	08da      	lsrs	r2, r3, #3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3208      	adds	r2, #8
 80010fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001100:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	f003 0307 	and.w	r3, r3, #7
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	220f      	movs	r2, #15
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	691a      	ldr	r2, [r3, #16]
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	f003 0307 	and.w	r3, r3, #7
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	4313      	orrs	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	08da      	lsrs	r2, r3, #3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	3208      	adds	r2, #8
 8001136:	69b9      	ldr	r1, [r7, #24]
 8001138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	2203      	movs	r2, #3
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4013      	ands	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 0203 	and.w	r2, r3, #3
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	4313      	orrs	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001178:	2b00      	cmp	r3, #0
 800117a:	f000 80b4 	beq.w	80012e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	4b60      	ldr	r3, [pc, #384]	; (8001304 <HAL_GPIO_Init+0x30c>)
 8001184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001186:	4a5f      	ldr	r2, [pc, #380]	; (8001304 <HAL_GPIO_Init+0x30c>)
 8001188:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800118c:	6453      	str	r3, [r2, #68]	; 0x44
 800118e:	4b5d      	ldr	r3, [pc, #372]	; (8001304 <HAL_GPIO_Init+0x30c>)
 8001190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800119a:	4a5b      	ldr	r2, [pc, #364]	; (8001308 <HAL_GPIO_Init+0x310>)
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	089b      	lsrs	r3, r3, #2
 80011a0:	3302      	adds	r3, #2
 80011a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	f003 0303 	and.w	r3, r3, #3
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	220f      	movs	r2, #15
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	43db      	mvns	r3, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4013      	ands	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a52      	ldr	r2, [pc, #328]	; (800130c <HAL_GPIO_Init+0x314>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d02b      	beq.n	800121e <HAL_GPIO_Init+0x226>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a51      	ldr	r2, [pc, #324]	; (8001310 <HAL_GPIO_Init+0x318>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d025      	beq.n	800121a <HAL_GPIO_Init+0x222>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a50      	ldr	r2, [pc, #320]	; (8001314 <HAL_GPIO_Init+0x31c>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d01f      	beq.n	8001216 <HAL_GPIO_Init+0x21e>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a4f      	ldr	r2, [pc, #316]	; (8001318 <HAL_GPIO_Init+0x320>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d019      	beq.n	8001212 <HAL_GPIO_Init+0x21a>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a4e      	ldr	r2, [pc, #312]	; (800131c <HAL_GPIO_Init+0x324>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d013      	beq.n	800120e <HAL_GPIO_Init+0x216>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a4d      	ldr	r2, [pc, #308]	; (8001320 <HAL_GPIO_Init+0x328>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d00d      	beq.n	800120a <HAL_GPIO_Init+0x212>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a4c      	ldr	r2, [pc, #304]	; (8001324 <HAL_GPIO_Init+0x32c>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d007      	beq.n	8001206 <HAL_GPIO_Init+0x20e>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a4b      	ldr	r2, [pc, #300]	; (8001328 <HAL_GPIO_Init+0x330>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d101      	bne.n	8001202 <HAL_GPIO_Init+0x20a>
 80011fe:	2307      	movs	r3, #7
 8001200:	e00e      	b.n	8001220 <HAL_GPIO_Init+0x228>
 8001202:	2308      	movs	r3, #8
 8001204:	e00c      	b.n	8001220 <HAL_GPIO_Init+0x228>
 8001206:	2306      	movs	r3, #6
 8001208:	e00a      	b.n	8001220 <HAL_GPIO_Init+0x228>
 800120a:	2305      	movs	r3, #5
 800120c:	e008      	b.n	8001220 <HAL_GPIO_Init+0x228>
 800120e:	2304      	movs	r3, #4
 8001210:	e006      	b.n	8001220 <HAL_GPIO_Init+0x228>
 8001212:	2303      	movs	r3, #3
 8001214:	e004      	b.n	8001220 <HAL_GPIO_Init+0x228>
 8001216:	2302      	movs	r3, #2
 8001218:	e002      	b.n	8001220 <HAL_GPIO_Init+0x228>
 800121a:	2301      	movs	r3, #1
 800121c:	e000      	b.n	8001220 <HAL_GPIO_Init+0x228>
 800121e:	2300      	movs	r3, #0
 8001220:	69fa      	ldr	r2, [r7, #28]
 8001222:	f002 0203 	and.w	r2, r2, #3
 8001226:	0092      	lsls	r2, r2, #2
 8001228:	4093      	lsls	r3, r2
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	4313      	orrs	r3, r2
 800122e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001230:	4935      	ldr	r1, [pc, #212]	; (8001308 <HAL_GPIO_Init+0x310>)
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	089b      	lsrs	r3, r3, #2
 8001236:	3302      	adds	r3, #2
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800123e:	4b3b      	ldr	r3, [pc, #236]	; (800132c <HAL_GPIO_Init+0x334>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	4313      	orrs	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001262:	4a32      	ldr	r2, [pc, #200]	; (800132c <HAL_GPIO_Init+0x334>)
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001268:	4b30      	ldr	r3, [pc, #192]	; (800132c <HAL_GPIO_Init+0x334>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	43db      	mvns	r3, r3
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4013      	ands	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	4313      	orrs	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800128c:	4a27      	ldr	r2, [pc, #156]	; (800132c <HAL_GPIO_Init+0x334>)
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001292:	4b26      	ldr	r3, [pc, #152]	; (800132c <HAL_GPIO_Init+0x334>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	43db      	mvns	r3, r3
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	4013      	ands	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d003      	beq.n	80012b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012b6:	4a1d      	ldr	r2, [pc, #116]	; (800132c <HAL_GPIO_Init+0x334>)
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012bc:	4b1b      	ldr	r3, [pc, #108]	; (800132c <HAL_GPIO_Init+0x334>)
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	43db      	mvns	r3, r3
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	4013      	ands	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d003      	beq.n	80012e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	4313      	orrs	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012e0:	4a12      	ldr	r2, [pc, #72]	; (800132c <HAL_GPIO_Init+0x334>)
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	3301      	adds	r3, #1
 80012ea:	61fb      	str	r3, [r7, #28]
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	2b0f      	cmp	r3, #15
 80012f0:	f67f ae90 	bls.w	8001014 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012f4:	bf00      	nop
 80012f6:	bf00      	nop
 80012f8:	3724      	adds	r7, #36	; 0x24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	40023800 	.word	0x40023800
 8001308:	40013800 	.word	0x40013800
 800130c:	40020000 	.word	0x40020000
 8001310:	40020400 	.word	0x40020400
 8001314:	40020800 	.word	0x40020800
 8001318:	40020c00 	.word	0x40020c00
 800131c:	40021000 	.word	0x40021000
 8001320:	40021400 	.word	0x40021400
 8001324:	40021800 	.word	0x40021800
 8001328:	40021c00 	.word	0x40021c00
 800132c:	40013c00 	.word	0x40013c00

08001330 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	460b      	mov	r3, r1
 800133a:	807b      	strh	r3, [r7, #2]
 800133c:	4613      	mov	r3, r2
 800133e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001340:	787b      	ldrb	r3, [r7, #1]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d003      	beq.n	800134e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001346:	887a      	ldrh	r2, [r7, #2]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800134c:	e003      	b.n	8001356 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800134e:	887b      	ldrh	r3, [r7, #2]
 8001350:	041a      	lsls	r2, r3, #16
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	619a      	str	r2, [r3, #24]
}
 8001356:	bf00      	nop
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr

08001362 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001362:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001364:	b08f      	sub	sp, #60	; 0x3c
 8001366:	af0a      	add	r7, sp, #40	; 0x28
 8001368:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d101      	bne.n	8001374 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e054      	b.n	800141e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2b00      	cmp	r3, #0
 8001384:	d106      	bne.n	8001394 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f006 f816 	bl	80073c0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2203      	movs	r2, #3
 8001398:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d102      	bne.n	80013ae <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f003 f9b9 	bl	800472a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	603b      	str	r3, [r7, #0]
 80013be:	687e      	ldr	r6, [r7, #4]
 80013c0:	466d      	mov	r5, sp
 80013c2:	f106 0410 	add.w	r4, r6, #16
 80013c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013d2:	e885 0003 	stmia.w	r5, {r0, r1}
 80013d6:	1d33      	adds	r3, r6, #4
 80013d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013da:	6838      	ldr	r0, [r7, #0]
 80013dc:	f003 f933 	bl	8004646 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2101      	movs	r1, #1
 80013e6:	4618      	mov	r0, r3
 80013e8:	f003 f9b0 	bl	800474c <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	603b      	str	r3, [r7, #0]
 80013f2:	687e      	ldr	r6, [r7, #4]
 80013f4:	466d      	mov	r5, sp
 80013f6:	f106 0410 	add.w	r4, r6, #16
 80013fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001400:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001402:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001406:	e885 0003 	stmia.w	r5, {r0, r1}
 800140a:	1d33      	adds	r3, r6, #4
 800140c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800140e:	6838      	ldr	r0, [r7, #0]
 8001410:	f003 fac2 	bl	8004998 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2201      	movs	r2, #1
 8001418:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	3714      	adds	r7, #20
 8001422:	46bd      	mov	sp, r7
 8001424:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001426 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001426:	b590      	push	{r4, r7, lr}
 8001428:	b089      	sub	sp, #36	; 0x24
 800142a:	af04      	add	r7, sp, #16
 800142c:	6078      	str	r0, [r7, #4]
 800142e:	4608      	mov	r0, r1
 8001430:	4611      	mov	r1, r2
 8001432:	461a      	mov	r2, r3
 8001434:	4603      	mov	r3, r0
 8001436:	70fb      	strb	r3, [r7, #3]
 8001438:	460b      	mov	r3, r1
 800143a:	70bb      	strb	r3, [r7, #2]
 800143c:	4613      	mov	r3, r2
 800143e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001446:	2b01      	cmp	r3, #1
 8001448:	d101      	bne.n	800144e <HAL_HCD_HC_Init+0x28>
 800144a:	2302      	movs	r3, #2
 800144c:	e076      	b.n	800153c <HAL_HCD_HC_Init+0x116>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2201      	movs	r2, #1
 8001452:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001456:	78fb      	ldrb	r3, [r7, #3]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	212c      	movs	r1, #44	; 0x2c
 800145c:	fb01 f303 	mul.w	r3, r1, r3
 8001460:	4413      	add	r3, r2
 8001462:	333d      	adds	r3, #61	; 0x3d
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001468:	78fb      	ldrb	r3, [r7, #3]
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	212c      	movs	r1, #44	; 0x2c
 800146e:	fb01 f303 	mul.w	r3, r1, r3
 8001472:	4413      	add	r3, r2
 8001474:	3338      	adds	r3, #56	; 0x38
 8001476:	787a      	ldrb	r2, [r7, #1]
 8001478:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800147a:	78fb      	ldrb	r3, [r7, #3]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	212c      	movs	r1, #44	; 0x2c
 8001480:	fb01 f303 	mul.w	r3, r1, r3
 8001484:	4413      	add	r3, r2
 8001486:	3340      	adds	r3, #64	; 0x40
 8001488:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800148a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800148c:	78fb      	ldrb	r3, [r7, #3]
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	212c      	movs	r1, #44	; 0x2c
 8001492:	fb01 f303 	mul.w	r3, r1, r3
 8001496:	4413      	add	r3, r2
 8001498:	3339      	adds	r3, #57	; 0x39
 800149a:	78fa      	ldrb	r2, [r7, #3]
 800149c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800149e:	78fb      	ldrb	r3, [r7, #3]
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	212c      	movs	r1, #44	; 0x2c
 80014a4:	fb01 f303 	mul.w	r3, r1, r3
 80014a8:	4413      	add	r3, r2
 80014aa:	333f      	adds	r3, #63	; 0x3f
 80014ac:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80014b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80014b2:	78fb      	ldrb	r3, [r7, #3]
 80014b4:	78ba      	ldrb	r2, [r7, #2]
 80014b6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80014ba:	b2d0      	uxtb	r0, r2
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	212c      	movs	r1, #44	; 0x2c
 80014c0:	fb01 f303 	mul.w	r3, r1, r3
 80014c4:	4413      	add	r3, r2
 80014c6:	333a      	adds	r3, #58	; 0x3a
 80014c8:	4602      	mov	r2, r0
 80014ca:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80014cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	da09      	bge.n	80014e8 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	212c      	movs	r1, #44	; 0x2c
 80014da:	fb01 f303 	mul.w	r3, r1, r3
 80014de:	4413      	add	r3, r2
 80014e0:	333b      	adds	r3, #59	; 0x3b
 80014e2:	2201      	movs	r2, #1
 80014e4:	701a      	strb	r2, [r3, #0]
 80014e6:	e008      	b.n	80014fa <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80014e8:	78fb      	ldrb	r3, [r7, #3]
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	212c      	movs	r1, #44	; 0x2c
 80014ee:	fb01 f303 	mul.w	r3, r1, r3
 80014f2:	4413      	add	r3, r2
 80014f4:	333b      	adds	r3, #59	; 0x3b
 80014f6:	2200      	movs	r2, #0
 80014f8:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80014fa:	78fb      	ldrb	r3, [r7, #3]
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	212c      	movs	r1, #44	; 0x2c
 8001500:	fb01 f303 	mul.w	r3, r1, r3
 8001504:	4413      	add	r3, r2
 8001506:	333c      	adds	r3, #60	; 0x3c
 8001508:	f897 2020 	ldrb.w	r2, [r7, #32]
 800150c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6818      	ldr	r0, [r3, #0]
 8001512:	787c      	ldrb	r4, [r7, #1]
 8001514:	78ba      	ldrb	r2, [r7, #2]
 8001516:	78f9      	ldrb	r1, [r7, #3]
 8001518:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800151a:	9302      	str	r3, [sp, #8]
 800151c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001520:	9301      	str	r3, [sp, #4]
 8001522:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	4623      	mov	r3, r4
 800152a:	f003 fbb7 	bl	8004c9c <USB_HC_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800153a:	7bfb      	ldrb	r3, [r7, #15]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	bd90      	pop	{r4, r7, pc}

08001544 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	460b      	mov	r3, r1
 800154e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001550:	2300      	movs	r3, #0
 8001552:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800155a:	2b01      	cmp	r3, #1
 800155c:	d101      	bne.n	8001562 <HAL_HCD_HC_Halt+0x1e>
 800155e:	2302      	movs	r3, #2
 8001560:	e00f      	b.n	8001582 <HAL_HCD_HC_Halt+0x3e>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2201      	movs	r2, #1
 8001566:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	78fa      	ldrb	r2, [r7, #3]
 8001570:	4611      	mov	r1, r2
 8001572:	4618      	mov	r0, r3
 8001574:	f003 fdf3 	bl	800515e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2200      	movs	r2, #0
 800157c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001580:	7bfb      	ldrb	r3, [r7, #15]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
	...

0800158c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	4608      	mov	r0, r1
 8001596:	4611      	mov	r1, r2
 8001598:	461a      	mov	r2, r3
 800159a:	4603      	mov	r3, r0
 800159c:	70fb      	strb	r3, [r7, #3]
 800159e:	460b      	mov	r3, r1
 80015a0:	70bb      	strb	r3, [r7, #2]
 80015a2:	4613      	mov	r3, r2
 80015a4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80015a6:	78fb      	ldrb	r3, [r7, #3]
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	212c      	movs	r1, #44	; 0x2c
 80015ac:	fb01 f303 	mul.w	r3, r1, r3
 80015b0:	4413      	add	r3, r2
 80015b2:	333b      	adds	r3, #59	; 0x3b
 80015b4:	78ba      	ldrb	r2, [r7, #2]
 80015b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80015b8:	78fb      	ldrb	r3, [r7, #3]
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	212c      	movs	r1, #44	; 0x2c
 80015be:	fb01 f303 	mul.w	r3, r1, r3
 80015c2:	4413      	add	r3, r2
 80015c4:	333f      	adds	r3, #63	; 0x3f
 80015c6:	787a      	ldrb	r2, [r7, #1]
 80015c8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80015ca:	7c3b      	ldrb	r3, [r7, #16]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d112      	bne.n	80015f6 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80015d0:	78fb      	ldrb	r3, [r7, #3]
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	212c      	movs	r1, #44	; 0x2c
 80015d6:	fb01 f303 	mul.w	r3, r1, r3
 80015da:	4413      	add	r3, r2
 80015dc:	3342      	adds	r3, #66	; 0x42
 80015de:	2203      	movs	r2, #3
 80015e0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80015e2:	78fb      	ldrb	r3, [r7, #3]
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	212c      	movs	r1, #44	; 0x2c
 80015e8:	fb01 f303 	mul.w	r3, r1, r3
 80015ec:	4413      	add	r3, r2
 80015ee:	333d      	adds	r3, #61	; 0x3d
 80015f0:	7f3a      	ldrb	r2, [r7, #28]
 80015f2:	701a      	strb	r2, [r3, #0]
 80015f4:	e008      	b.n	8001608 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80015f6:	78fb      	ldrb	r3, [r7, #3]
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	212c      	movs	r1, #44	; 0x2c
 80015fc:	fb01 f303 	mul.w	r3, r1, r3
 8001600:	4413      	add	r3, r2
 8001602:	3342      	adds	r3, #66	; 0x42
 8001604:	2202      	movs	r2, #2
 8001606:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001608:	787b      	ldrb	r3, [r7, #1]
 800160a:	2b03      	cmp	r3, #3
 800160c:	f200 80c6 	bhi.w	800179c <HAL_HCD_HC_SubmitRequest+0x210>
 8001610:	a201      	add	r2, pc, #4	; (adr r2, 8001618 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001616:	bf00      	nop
 8001618:	08001629 	.word	0x08001629
 800161c:	08001789 	.word	0x08001789
 8001620:	0800168d 	.word	0x0800168d
 8001624:	0800170b 	.word	0x0800170b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001628:	7c3b      	ldrb	r3, [r7, #16]
 800162a:	2b01      	cmp	r3, #1
 800162c:	f040 80b8 	bne.w	80017a0 <HAL_HCD_HC_SubmitRequest+0x214>
 8001630:	78bb      	ldrb	r3, [r7, #2]
 8001632:	2b00      	cmp	r3, #0
 8001634:	f040 80b4 	bne.w	80017a0 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001638:	8b3b      	ldrh	r3, [r7, #24]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d108      	bne.n	8001650 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800163e:	78fb      	ldrb	r3, [r7, #3]
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	212c      	movs	r1, #44	; 0x2c
 8001644:	fb01 f303 	mul.w	r3, r1, r3
 8001648:	4413      	add	r3, r2
 800164a:	3355      	adds	r3, #85	; 0x55
 800164c:	2201      	movs	r2, #1
 800164e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001650:	78fb      	ldrb	r3, [r7, #3]
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	212c      	movs	r1, #44	; 0x2c
 8001656:	fb01 f303 	mul.w	r3, r1, r3
 800165a:	4413      	add	r3, r2
 800165c:	3355      	adds	r3, #85	; 0x55
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d109      	bne.n	8001678 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001664:	78fb      	ldrb	r3, [r7, #3]
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	212c      	movs	r1, #44	; 0x2c
 800166a:	fb01 f303 	mul.w	r3, r1, r3
 800166e:	4413      	add	r3, r2
 8001670:	3342      	adds	r3, #66	; 0x42
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001676:	e093      	b.n	80017a0 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001678:	78fb      	ldrb	r3, [r7, #3]
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	212c      	movs	r1, #44	; 0x2c
 800167e:	fb01 f303 	mul.w	r3, r1, r3
 8001682:	4413      	add	r3, r2
 8001684:	3342      	adds	r3, #66	; 0x42
 8001686:	2202      	movs	r2, #2
 8001688:	701a      	strb	r2, [r3, #0]
      break;
 800168a:	e089      	b.n	80017a0 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800168c:	78bb      	ldrb	r3, [r7, #2]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d11d      	bne.n	80016ce <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001692:	78fb      	ldrb	r3, [r7, #3]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	212c      	movs	r1, #44	; 0x2c
 8001698:	fb01 f303 	mul.w	r3, r1, r3
 800169c:	4413      	add	r3, r2
 800169e:	3355      	adds	r3, #85	; 0x55
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d109      	bne.n	80016ba <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016a6:	78fb      	ldrb	r3, [r7, #3]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	212c      	movs	r1, #44	; 0x2c
 80016ac:	fb01 f303 	mul.w	r3, r1, r3
 80016b0:	4413      	add	r3, r2
 80016b2:	3342      	adds	r3, #66	; 0x42
 80016b4:	2200      	movs	r2, #0
 80016b6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80016b8:	e073      	b.n	80017a2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016ba:	78fb      	ldrb	r3, [r7, #3]
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	212c      	movs	r1, #44	; 0x2c
 80016c0:	fb01 f303 	mul.w	r3, r1, r3
 80016c4:	4413      	add	r3, r2
 80016c6:	3342      	adds	r3, #66	; 0x42
 80016c8:	2202      	movs	r2, #2
 80016ca:	701a      	strb	r2, [r3, #0]
      break;
 80016cc:	e069      	b.n	80017a2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80016ce:	78fb      	ldrb	r3, [r7, #3]
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	212c      	movs	r1, #44	; 0x2c
 80016d4:	fb01 f303 	mul.w	r3, r1, r3
 80016d8:	4413      	add	r3, r2
 80016da:	3354      	adds	r3, #84	; 0x54
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d109      	bne.n	80016f6 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016e2:	78fb      	ldrb	r3, [r7, #3]
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	212c      	movs	r1, #44	; 0x2c
 80016e8:	fb01 f303 	mul.w	r3, r1, r3
 80016ec:	4413      	add	r3, r2
 80016ee:	3342      	adds	r3, #66	; 0x42
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
      break;
 80016f4:	e055      	b.n	80017a2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016f6:	78fb      	ldrb	r3, [r7, #3]
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	212c      	movs	r1, #44	; 0x2c
 80016fc:	fb01 f303 	mul.w	r3, r1, r3
 8001700:	4413      	add	r3, r2
 8001702:	3342      	adds	r3, #66	; 0x42
 8001704:	2202      	movs	r2, #2
 8001706:	701a      	strb	r2, [r3, #0]
      break;
 8001708:	e04b      	b.n	80017a2 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800170a:	78bb      	ldrb	r3, [r7, #2]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d11d      	bne.n	800174c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001710:	78fb      	ldrb	r3, [r7, #3]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	212c      	movs	r1, #44	; 0x2c
 8001716:	fb01 f303 	mul.w	r3, r1, r3
 800171a:	4413      	add	r3, r2
 800171c:	3355      	adds	r3, #85	; 0x55
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d109      	bne.n	8001738 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001724:	78fb      	ldrb	r3, [r7, #3]
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	212c      	movs	r1, #44	; 0x2c
 800172a:	fb01 f303 	mul.w	r3, r1, r3
 800172e:	4413      	add	r3, r2
 8001730:	3342      	adds	r3, #66	; 0x42
 8001732:	2200      	movs	r2, #0
 8001734:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001736:	e034      	b.n	80017a2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001738:	78fb      	ldrb	r3, [r7, #3]
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	212c      	movs	r1, #44	; 0x2c
 800173e:	fb01 f303 	mul.w	r3, r1, r3
 8001742:	4413      	add	r3, r2
 8001744:	3342      	adds	r3, #66	; 0x42
 8001746:	2202      	movs	r2, #2
 8001748:	701a      	strb	r2, [r3, #0]
      break;
 800174a:	e02a      	b.n	80017a2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	212c      	movs	r1, #44	; 0x2c
 8001752:	fb01 f303 	mul.w	r3, r1, r3
 8001756:	4413      	add	r3, r2
 8001758:	3354      	adds	r3, #84	; 0x54
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d109      	bne.n	8001774 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001760:	78fb      	ldrb	r3, [r7, #3]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	212c      	movs	r1, #44	; 0x2c
 8001766:	fb01 f303 	mul.w	r3, r1, r3
 800176a:	4413      	add	r3, r2
 800176c:	3342      	adds	r3, #66	; 0x42
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
      break;
 8001772:	e016      	b.n	80017a2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001774:	78fb      	ldrb	r3, [r7, #3]
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	212c      	movs	r1, #44	; 0x2c
 800177a:	fb01 f303 	mul.w	r3, r1, r3
 800177e:	4413      	add	r3, r2
 8001780:	3342      	adds	r3, #66	; 0x42
 8001782:	2202      	movs	r2, #2
 8001784:	701a      	strb	r2, [r3, #0]
      break;
 8001786:	e00c      	b.n	80017a2 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001788:	78fb      	ldrb	r3, [r7, #3]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	212c      	movs	r1, #44	; 0x2c
 800178e:	fb01 f303 	mul.w	r3, r1, r3
 8001792:	4413      	add	r3, r2
 8001794:	3342      	adds	r3, #66	; 0x42
 8001796:	2200      	movs	r2, #0
 8001798:	701a      	strb	r2, [r3, #0]
      break;
 800179a:	e002      	b.n	80017a2 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800179c:	bf00      	nop
 800179e:	e000      	b.n	80017a2 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80017a0:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80017a2:	78fb      	ldrb	r3, [r7, #3]
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	212c      	movs	r1, #44	; 0x2c
 80017a8:	fb01 f303 	mul.w	r3, r1, r3
 80017ac:	4413      	add	r3, r2
 80017ae:	3344      	adds	r3, #68	; 0x44
 80017b0:	697a      	ldr	r2, [r7, #20]
 80017b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	8b3a      	ldrh	r2, [r7, #24]
 80017b8:	6879      	ldr	r1, [r7, #4]
 80017ba:	202c      	movs	r0, #44	; 0x2c
 80017bc:	fb00 f303 	mul.w	r3, r0, r3
 80017c0:	440b      	add	r3, r1
 80017c2:	334c      	adds	r3, #76	; 0x4c
 80017c4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80017c6:	78fb      	ldrb	r3, [r7, #3]
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	212c      	movs	r1, #44	; 0x2c
 80017cc:	fb01 f303 	mul.w	r3, r1, r3
 80017d0:	4413      	add	r3, r2
 80017d2:	3360      	adds	r3, #96	; 0x60
 80017d4:	2200      	movs	r2, #0
 80017d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80017d8:	78fb      	ldrb	r3, [r7, #3]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	212c      	movs	r1, #44	; 0x2c
 80017de:	fb01 f303 	mul.w	r3, r1, r3
 80017e2:	4413      	add	r3, r2
 80017e4:	3350      	adds	r3, #80	; 0x50
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80017ea:	78fb      	ldrb	r3, [r7, #3]
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	212c      	movs	r1, #44	; 0x2c
 80017f0:	fb01 f303 	mul.w	r3, r1, r3
 80017f4:	4413      	add	r3, r2
 80017f6:	3339      	adds	r3, #57	; 0x39
 80017f8:	78fa      	ldrb	r2, [r7, #3]
 80017fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80017fc:	78fb      	ldrb	r3, [r7, #3]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	212c      	movs	r1, #44	; 0x2c
 8001802:	fb01 f303 	mul.w	r3, r1, r3
 8001806:	4413      	add	r3, r2
 8001808:	3361      	adds	r3, #97	; 0x61
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6818      	ldr	r0, [r3, #0]
 8001812:	78fb      	ldrb	r3, [r7, #3]
 8001814:	222c      	movs	r2, #44	; 0x2c
 8001816:	fb02 f303 	mul.w	r3, r2, r3
 800181a:	3338      	adds	r3, #56	; 0x38
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	18d1      	adds	r1, r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	691b      	ldr	r3, [r3, #16]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	461a      	mov	r2, r3
 8001828:	f003 fb46 	bl	8004eb8 <USB_HC_StartXfer>
 800182c:	4603      	mov	r3, r0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop

08001838 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4618      	mov	r0, r3
 8001850:	f003 f85f 	bl	8004912 <USB_GetMode>
 8001854:	4603      	mov	r3, r0
 8001856:	2b01      	cmp	r3, #1
 8001858:	f040 80ef 	bne.w	8001a3a <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4618      	mov	r0, r3
 8001862:	f003 f843 	bl	80048ec <USB_ReadInterrupts>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	f000 80e5 	beq.w	8001a38 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4618      	mov	r0, r3
 8001874:	f003 f83a 	bl	80048ec <USB_ReadInterrupts>
 8001878:	4603      	mov	r3, r0
 800187a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800187e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001882:	d104      	bne.n	800188e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800188c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f003 f82a 	bl	80048ec <USB_ReadInterrupts>
 8001898:	4603      	mov	r3, r0
 800189a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800189e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80018a2:	d104      	bne.n	80018ae <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80018ac:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f003 f81a 	bl	80048ec <USB_ReadInterrupts>
 80018b8:	4603      	mov	r3, r0
 80018ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80018be:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80018c2:	d104      	bne.n	80018ce <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80018cc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f003 f80a 	bl	80048ec <USB_ReadInterrupts>
 80018d8:	4603      	mov	r3, r0
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d103      	bne.n	80018ea <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2202      	movs	r2, #2
 80018e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f002 fffc 	bl	80048ec <USB_ReadInterrupts>
 80018f4:	4603      	mov	r3, r0
 80018f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80018fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80018fe:	d115      	bne.n	800192c <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001908:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	2b00      	cmp	r3, #0
 8001918:	d108      	bne.n	800192c <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f005 fdce 	bl	80074bc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2101      	movs	r1, #1
 8001926:	4618      	mov	r0, r3
 8001928:	f003 f8f2 	bl	8004b10 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4618      	mov	r0, r3
 8001932:	f002 ffdb 	bl	80048ec <USB_ReadInterrupts>
 8001936:	4603      	mov	r3, r0
 8001938:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800193c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001940:	d102      	bne.n	8001948 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f001 f9ff 	bl	8002d46 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f002 ffcd 	bl	80048ec <USB_ReadInterrupts>
 8001952:	4603      	mov	r3, r0
 8001954:	f003 0308 	and.w	r3, r3, #8
 8001958:	2b08      	cmp	r3, #8
 800195a:	d106      	bne.n	800196a <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f005 fd91 	bl	8007484 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2208      	movs	r2, #8
 8001968:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f002 ffbc 	bl	80048ec <USB_ReadInterrupts>
 8001974:	4603      	mov	r3, r0
 8001976:	f003 0310 	and.w	r3, r3, #16
 800197a:	2b10      	cmp	r3, #16
 800197c:	d101      	bne.n	8001982 <HAL_HCD_IRQHandler+0x14a>
 800197e:	2301      	movs	r3, #1
 8001980:	e000      	b.n	8001984 <HAL_HCD_IRQHandler+0x14c>
 8001982:	2300      	movs	r3, #0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d012      	beq.n	80019ae <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	699a      	ldr	r2, [r3, #24]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f022 0210 	bic.w	r2, r2, #16
 8001996:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f001 f902 	bl	8002ba2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	699a      	ldr	r2, [r3, #24]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f042 0210 	orr.w	r2, r2, #16
 80019ac:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f002 ff9a 	bl	80048ec <USB_ReadInterrupts>
 80019b8:	4603      	mov	r3, r0
 80019ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80019c2:	d13a      	bne.n	8001a3a <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f003 fbb7 	bl	800513c <USB_HC_ReadInterrupt>
 80019ce:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	e025      	b.n	8001a22 <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	f003 030f 	and.w	r3, r3, #15
 80019dc:	68ba      	ldr	r2, [r7, #8]
 80019de:	fa22 f303 	lsr.w	r3, r2, r3
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d018      	beq.n	8001a1c <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	015a      	lsls	r2, r3, #5
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	4413      	add	r3, r2
 80019f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a00:	d106      	bne.n	8001a10 <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	4619      	mov	r1, r3
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f000 f8ab 	bl	8001b64 <HCD_HC_IN_IRQHandler>
 8001a0e:	e005      	b.n	8001a1c <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	4619      	mov	r1, r3
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f000 fcc6 	bl	80023a8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	697a      	ldr	r2, [r7, #20]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d3d4      	bcc.n	80019d6 <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a34:	615a      	str	r2, [r3, #20]
 8001a36:	e000      	b.n	8001a3a <HAL_HCD_IRQHandler+0x202>
      return;
 8001a38:	bf00      	nop
    }
  }
}
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d101      	bne.n	8001a56 <HAL_HCD_Start+0x16>
 8001a52:	2302      	movs	r3, #2
 8001a54:	e013      	b.n	8001a7e <HAL_HCD_Start+0x3e>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f002 fe50 	bl	8004708 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f003 f8b2 	bl	8004bd8 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d101      	bne.n	8001a9c <HAL_HCD_Stop+0x16>
 8001a98:	2302      	movs	r3, #2
 8001a9a:	e00d      	b.n	8001ab8 <HAL_HCD_Stop+0x32>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f003 fcb1 	bl	8005410 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3708      	adds	r7, #8
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f003 f859 	bl	8004b84 <USB_ResetPort>
 8001ad2:	4603      	mov	r3, r0
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001ae8:	78fb      	ldrb	r3, [r7, #3]
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	212c      	movs	r1, #44	; 0x2c
 8001aee:	fb01 f303 	mul.w	r3, r1, r3
 8001af2:	4413      	add	r3, r2
 8001af4:	3360      	adds	r3, #96	; 0x60
 8001af6:	781b      	ldrb	r3, [r3, #0]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001b10:	78fb      	ldrb	r3, [r7, #3]
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	212c      	movs	r1, #44	; 0x2c
 8001b16:	fb01 f303 	mul.w	r3, r1, r3
 8001b1a:	4413      	add	r3, r2
 8001b1c:	3350      	adds	r3, #80	; 0x50
 8001b1e:	681b      	ldr	r3, [r3, #0]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f003 f89d 	bl	8004c78 <USB_GetCurrentFrame>
 8001b3e:	4603      	mov	r3, r0
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f003 f878 	bl	8004c4a <USB_GetHostSpeed>
 8001b5a:	4603      	mov	r3, r0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001b7a:	78fb      	ldrb	r3, [r7, #3]
 8001b7c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	015a      	lsls	r2, r3, #5
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4413      	add	r3, r2
 8001b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f003 0304 	and.w	r3, r3, #4
 8001b90:	2b04      	cmp	r3, #4
 8001b92:	d119      	bne.n	8001bc8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	015a      	lsls	r2, r3, #5
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	2304      	movs	r3, #4
 8001ba4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	015a      	lsls	r2, r3, #5
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	4413      	add	r3, r2
 8001bae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	68fa      	ldr	r2, [r7, #12]
 8001bb6:	0151      	lsls	r1, r2, #5
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	440a      	add	r2, r1
 8001bbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001bc0:	f043 0302 	orr.w	r3, r3, #2
 8001bc4:	60d3      	str	r3, [r2, #12]
 8001bc6:	e101      	b.n	8001dcc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	015a      	lsls	r2, r3, #5
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	4413      	add	r3, r2
 8001bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001bde:	d12b      	bne.n	8001c38 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	015a      	lsls	r2, r3, #5
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	4413      	add	r3, r2
 8001be8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bec:	461a      	mov	r2, r3
 8001bee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bf2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	212c      	movs	r1, #44	; 0x2c
 8001bfa:	fb01 f303 	mul.w	r3, r1, r3
 8001bfe:	4413      	add	r3, r2
 8001c00:	3361      	adds	r3, #97	; 0x61
 8001c02:	2207      	movs	r2, #7
 8001c04:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	015a      	lsls	r2, r3, #5
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	68fa      	ldr	r2, [r7, #12]
 8001c16:	0151      	lsls	r1, r2, #5
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	440a      	add	r2, r1
 8001c1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c20:	f043 0302 	orr.w	r3, r3, #2
 8001c24:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	b2d2      	uxtb	r2, r2
 8001c2e:	4611      	mov	r1, r2
 8001c30:	4618      	mov	r0, r3
 8001c32:	f003 fa94 	bl	800515e <USB_HC_Halt>
 8001c36:	e0c9      	b.n	8001dcc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	015a      	lsls	r2, r3, #5
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	4413      	add	r3, r2
 8001c40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f003 0320 	and.w	r3, r3, #32
 8001c4a:	2b20      	cmp	r3, #32
 8001c4c:	d109      	bne.n	8001c62 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	015a      	lsls	r2, r3, #5
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	4413      	add	r3, r2
 8001c56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	2320      	movs	r3, #32
 8001c5e:	6093      	str	r3, [r2, #8]
 8001c60:	e0b4      	b.n	8001dcc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	015a      	lsls	r2, r3, #5
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	4413      	add	r3, r2
 8001c6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f003 0308 	and.w	r3, r3, #8
 8001c74:	2b08      	cmp	r3, #8
 8001c76:	d133      	bne.n	8001ce0 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	015a      	lsls	r2, r3, #5
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	4413      	add	r3, r2
 8001c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	0151      	lsls	r1, r2, #5
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	440a      	add	r2, r1
 8001c8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c92:	f043 0302 	orr.w	r3, r3, #2
 8001c96:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	212c      	movs	r1, #44	; 0x2c
 8001c9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ca2:	4413      	add	r3, r2
 8001ca4:	3361      	adds	r3, #97	; 0x61
 8001ca6:	2205      	movs	r2, #5
 8001ca8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	015a      	lsls	r2, r3, #5
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	2310      	movs	r3, #16
 8001cba:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	015a      	lsls	r2, r3, #5
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cc8:	461a      	mov	r2, r3
 8001cca:	2308      	movs	r3, #8
 8001ccc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	4611      	mov	r1, r2
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f003 fa40 	bl	800515e <USB_HC_Halt>
 8001cde:	e075      	b.n	8001dcc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	015a      	lsls	r2, r3, #5
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cf6:	d134      	bne.n	8001d62 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	015a      	lsls	r2, r3, #5
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	4413      	add	r3, r2
 8001d00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	0151      	lsls	r1, r2, #5
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	440a      	add	r2, r1
 8001d0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d12:	f043 0302 	orr.w	r3, r3, #2
 8001d16:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	212c      	movs	r1, #44	; 0x2c
 8001d1e:	fb01 f303 	mul.w	r3, r1, r3
 8001d22:	4413      	add	r3, r2
 8001d24:	3361      	adds	r3, #97	; 0x61
 8001d26:	2208      	movs	r2, #8
 8001d28:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	015a      	lsls	r2, r3, #5
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	4413      	add	r3, r2
 8001d32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d36:	461a      	mov	r2, r3
 8001d38:	2310      	movs	r3, #16
 8001d3a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	015a      	lsls	r2, r3, #5
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	4413      	add	r3, r2
 8001d44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d48:	461a      	mov	r2, r3
 8001d4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d4e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	b2d2      	uxtb	r2, r2
 8001d58:	4611      	mov	r1, r2
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f003 f9ff 	bl	800515e <USB_HC_Halt>
 8001d60:	e034      	b.n	8001dcc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	015a      	lsls	r2, r3, #5
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4413      	add	r3, r2
 8001d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d74:	2b80      	cmp	r3, #128	; 0x80
 8001d76:	d129      	bne.n	8001dcc <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	015a      	lsls	r2, r3, #5
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	4413      	add	r3, r2
 8001d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	0151      	lsls	r1, r2, #5
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	440a      	add	r2, r1
 8001d8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d92:	f043 0302 	orr.w	r3, r3, #2
 8001d96:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	212c      	movs	r1, #44	; 0x2c
 8001d9e:	fb01 f303 	mul.w	r3, r1, r3
 8001da2:	4413      	add	r3, r2
 8001da4:	3361      	adds	r3, #97	; 0x61
 8001da6:	2206      	movs	r2, #6
 8001da8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	b2d2      	uxtb	r2, r2
 8001db2:	4611      	mov	r1, r2
 8001db4:	4618      	mov	r0, r3
 8001db6:	f003 f9d2 	bl	800515e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	015a      	lsls	r2, r3, #5
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	2380      	movs	r3, #128	; 0x80
 8001dca:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	015a      	lsls	r2, r3, #5
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001de2:	d122      	bne.n	8001e2a <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	015a      	lsls	r2, r3, #5
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	4413      	add	r3, r2
 8001dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	0151      	lsls	r1, r2, #5
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	440a      	add	r2, r1
 8001dfa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001dfe:	f043 0302 	orr.w	r3, r3, #2
 8001e02:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	b2d2      	uxtb	r2, r2
 8001e0c:	4611      	mov	r1, r2
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f003 f9a5 	bl	800515e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	015a      	lsls	r2, r3, #5
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e20:	461a      	mov	r2, r3
 8001e22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e26:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001e28:	e2ba      	b.n	80023a0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	015a      	lsls	r2, r3, #5
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	4413      	add	r3, r2
 8001e32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	f040 811b 	bne.w	8002078 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d019      	beq.n	8001e7e <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	212c      	movs	r1, #44	; 0x2c
 8001e50:	fb01 f303 	mul.w	r3, r1, r3
 8001e54:	4413      	add	r3, r2
 8001e56:	3348      	adds	r3, #72	; 0x48
 8001e58:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	0159      	lsls	r1, r3, #5
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	440b      	add	r3, r1
 8001e62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001e6c:	1ad2      	subs	r2, r2, r3
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	202c      	movs	r0, #44	; 0x2c
 8001e74:	fb00 f303 	mul.w	r3, r0, r3
 8001e78:	440b      	add	r3, r1
 8001e7a:	3350      	adds	r3, #80	; 0x50
 8001e7c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	212c      	movs	r1, #44	; 0x2c
 8001e84:	fb01 f303 	mul.w	r3, r1, r3
 8001e88:	4413      	add	r3, r2
 8001e8a:	3361      	adds	r3, #97	; 0x61
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	212c      	movs	r1, #44	; 0x2c
 8001e96:	fb01 f303 	mul.w	r3, r1, r3
 8001e9a:	4413      	add	r3, r2
 8001e9c:	335c      	adds	r3, #92	; 0x5c
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	015a      	lsls	r2, r3, #5
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eae:	461a      	mov	r2, r3
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	212c      	movs	r1, #44	; 0x2c
 8001eba:	fb01 f303 	mul.w	r3, r1, r3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	333f      	adds	r3, #63	; 0x3f
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d009      	beq.n	8001edc <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	212c      	movs	r1, #44	; 0x2c
 8001ece:	fb01 f303 	mul.w	r3, r1, r3
 8001ed2:	4413      	add	r3, r2
 8001ed4:	333f      	adds	r3, #63	; 0x3f
 8001ed6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d121      	bne.n	8001f20 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	015a      	lsls	r2, r3, #5
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	0151      	lsls	r1, r2, #5
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	440a      	add	r2, r1
 8001ef2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001ef6:	f043 0302 	orr.w	r3, r3, #2
 8001efa:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	b2d2      	uxtb	r2, r2
 8001f04:	4611      	mov	r1, r2
 8001f06:	4618      	mov	r0, r3
 8001f08:	f003 f929 	bl	800515e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	015a      	lsls	r2, r3, #5
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	4413      	add	r3, r2
 8001f14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f18:	461a      	mov	r2, r3
 8001f1a:	2310      	movs	r3, #16
 8001f1c:	6093      	str	r3, [r2, #8]
 8001f1e:	e066      	b.n	8001fee <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	212c      	movs	r1, #44	; 0x2c
 8001f26:	fb01 f303 	mul.w	r3, r1, r3
 8001f2a:	4413      	add	r3, r2
 8001f2c:	333f      	adds	r3, #63	; 0x3f
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b03      	cmp	r3, #3
 8001f32:	d127      	bne.n	8001f84 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	015a      	lsls	r2, r3, #5
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	0151      	lsls	r1, r2, #5
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	440a      	add	r2, r1
 8001f4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f4e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f52:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	212c      	movs	r1, #44	; 0x2c
 8001f5a:	fb01 f303 	mul.w	r3, r1, r3
 8001f5e:	4413      	add	r3, r2
 8001f60:	3360      	adds	r3, #96	; 0x60
 8001f62:	2201      	movs	r2, #1
 8001f64:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	b2d9      	uxtb	r1, r3
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	202c      	movs	r0, #44	; 0x2c
 8001f70:	fb00 f303 	mul.w	r3, r0, r3
 8001f74:	4413      	add	r3, r2
 8001f76:	3360      	adds	r3, #96	; 0x60
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f005 faab 	bl	80074d8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8001f82:	e034      	b.n	8001fee <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	212c      	movs	r1, #44	; 0x2c
 8001f8a:	fb01 f303 	mul.w	r3, r1, r3
 8001f8e:	4413      	add	r3, r2
 8001f90:	333f      	adds	r3, #63	; 0x3f
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d12a      	bne.n	8001fee <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	212c      	movs	r1, #44	; 0x2c
 8001f9e:	fb01 f303 	mul.w	r3, r1, r3
 8001fa2:	4413      	add	r3, r2
 8001fa4:	3360      	adds	r3, #96	; 0x60
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	212c      	movs	r1, #44	; 0x2c
 8001fb0:	fb01 f303 	mul.w	r3, r1, r3
 8001fb4:	4413      	add	r3, r2
 8001fb6:	3354      	adds	r3, #84	; 0x54
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	f083 0301 	eor.w	r3, r3, #1
 8001fbe:	b2d8      	uxtb	r0, r3
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	212c      	movs	r1, #44	; 0x2c
 8001fc6:	fb01 f303 	mul.w	r3, r1, r3
 8001fca:	4413      	add	r3, r2
 8001fcc:	3354      	adds	r3, #84	; 0x54
 8001fce:	4602      	mov	r2, r0
 8001fd0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	b2d9      	uxtb	r1, r3
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	202c      	movs	r0, #44	; 0x2c
 8001fdc:	fb00 f303 	mul.w	r3, r0, r3
 8001fe0:	4413      	add	r3, r2
 8001fe2:	3360      	adds	r3, #96	; 0x60
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f005 fa75 	bl	80074d8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d12b      	bne.n	800204e <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	212c      	movs	r1, #44	; 0x2c
 8001ffc:	fb01 f303 	mul.w	r3, r1, r3
 8002000:	4413      	add	r3, r2
 8002002:	3348      	adds	r3, #72	; 0x48
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	202c      	movs	r0, #44	; 0x2c
 800200c:	fb00 f202 	mul.w	r2, r0, r2
 8002010:	440a      	add	r2, r1
 8002012:	3240      	adds	r2, #64	; 0x40
 8002014:	8812      	ldrh	r2, [r2, #0]
 8002016:	fbb3 f3f2 	udiv	r3, r3, r2
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	2b00      	cmp	r3, #0
 8002020:	f000 81be 	beq.w	80023a0 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	212c      	movs	r1, #44	; 0x2c
 800202a:	fb01 f303 	mul.w	r3, r1, r3
 800202e:	4413      	add	r3, r2
 8002030:	3354      	adds	r3, #84	; 0x54
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	f083 0301 	eor.w	r3, r3, #1
 8002038:	b2d8      	uxtb	r0, r3
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	212c      	movs	r1, #44	; 0x2c
 8002040:	fb01 f303 	mul.w	r3, r1, r3
 8002044:	4413      	add	r3, r2
 8002046:	3354      	adds	r3, #84	; 0x54
 8002048:	4602      	mov	r2, r0
 800204a:	701a      	strb	r2, [r3, #0]
}
 800204c:	e1a8      	b.n	80023a0 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	212c      	movs	r1, #44	; 0x2c
 8002054:	fb01 f303 	mul.w	r3, r1, r3
 8002058:	4413      	add	r3, r2
 800205a:	3354      	adds	r3, #84	; 0x54
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	f083 0301 	eor.w	r3, r3, #1
 8002062:	b2d8      	uxtb	r0, r3
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	212c      	movs	r1, #44	; 0x2c
 800206a:	fb01 f303 	mul.w	r3, r1, r3
 800206e:	4413      	add	r3, r2
 8002070:	3354      	adds	r3, #84	; 0x54
 8002072:	4602      	mov	r2, r0
 8002074:	701a      	strb	r2, [r3, #0]
}
 8002076:	e193      	b.n	80023a0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	015a      	lsls	r2, r3, #5
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	4413      	add	r3, r2
 8002080:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	2b02      	cmp	r3, #2
 800208c:	f040 8106 	bne.w	800229c <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	015a      	lsls	r2, r3, #5
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	4413      	add	r3, r2
 8002098:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	0151      	lsls	r1, r2, #5
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	440a      	add	r2, r1
 80020a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80020aa:	f023 0302 	bic.w	r3, r3, #2
 80020ae:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	212c      	movs	r1, #44	; 0x2c
 80020b6:	fb01 f303 	mul.w	r3, r1, r3
 80020ba:	4413      	add	r3, r2
 80020bc:	3361      	adds	r3, #97	; 0x61
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d109      	bne.n	80020d8 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	212c      	movs	r1, #44	; 0x2c
 80020ca:	fb01 f303 	mul.w	r3, r1, r3
 80020ce:	4413      	add	r3, r2
 80020d0:	3360      	adds	r3, #96	; 0x60
 80020d2:	2201      	movs	r2, #1
 80020d4:	701a      	strb	r2, [r3, #0]
 80020d6:	e0c9      	b.n	800226c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	212c      	movs	r1, #44	; 0x2c
 80020de:	fb01 f303 	mul.w	r3, r1, r3
 80020e2:	4413      	add	r3, r2
 80020e4:	3361      	adds	r3, #97	; 0x61
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	2b05      	cmp	r3, #5
 80020ea:	d109      	bne.n	8002100 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	212c      	movs	r1, #44	; 0x2c
 80020f2:	fb01 f303 	mul.w	r3, r1, r3
 80020f6:	4413      	add	r3, r2
 80020f8:	3360      	adds	r3, #96	; 0x60
 80020fa:	2205      	movs	r2, #5
 80020fc:	701a      	strb	r2, [r3, #0]
 80020fe:	e0b5      	b.n	800226c <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	212c      	movs	r1, #44	; 0x2c
 8002106:	fb01 f303 	mul.w	r3, r1, r3
 800210a:	4413      	add	r3, r2
 800210c:	3361      	adds	r3, #97	; 0x61
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b06      	cmp	r3, #6
 8002112:	d009      	beq.n	8002128 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	212c      	movs	r1, #44	; 0x2c
 800211a:	fb01 f303 	mul.w	r3, r1, r3
 800211e:	4413      	add	r3, r2
 8002120:	3361      	adds	r3, #97	; 0x61
 8002122:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002124:	2b08      	cmp	r3, #8
 8002126:	d150      	bne.n	80021ca <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	212c      	movs	r1, #44	; 0x2c
 800212e:	fb01 f303 	mul.w	r3, r1, r3
 8002132:	4413      	add	r3, r2
 8002134:	335c      	adds	r3, #92	; 0x5c
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	1c5a      	adds	r2, r3, #1
 800213a:	6879      	ldr	r1, [r7, #4]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	202c      	movs	r0, #44	; 0x2c
 8002140:	fb00 f303 	mul.w	r3, r0, r3
 8002144:	440b      	add	r3, r1
 8002146:	335c      	adds	r3, #92	; 0x5c
 8002148:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	212c      	movs	r1, #44	; 0x2c
 8002150:	fb01 f303 	mul.w	r3, r1, r3
 8002154:	4413      	add	r3, r2
 8002156:	335c      	adds	r3, #92	; 0x5c
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2b02      	cmp	r3, #2
 800215c:	d912      	bls.n	8002184 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	212c      	movs	r1, #44	; 0x2c
 8002164:	fb01 f303 	mul.w	r3, r1, r3
 8002168:	4413      	add	r3, r2
 800216a:	335c      	adds	r3, #92	; 0x5c
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	212c      	movs	r1, #44	; 0x2c
 8002176:	fb01 f303 	mul.w	r3, r1, r3
 800217a:	4413      	add	r3, r2
 800217c:	3360      	adds	r3, #96	; 0x60
 800217e:	2204      	movs	r2, #4
 8002180:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002182:	e073      	b.n	800226c <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	212c      	movs	r1, #44	; 0x2c
 800218a:	fb01 f303 	mul.w	r3, r1, r3
 800218e:	4413      	add	r3, r2
 8002190:	3360      	adds	r3, #96	; 0x60
 8002192:	2202      	movs	r2, #2
 8002194:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	015a      	lsls	r2, r3, #5
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4413      	add	r3, r2
 800219e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021ac:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021b4:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	015a      	lsls	r2, r3, #5
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	4413      	add	r3, r2
 80021be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021c2:	461a      	mov	r2, r3
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021c8:	e050      	b.n	800226c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	212c      	movs	r1, #44	; 0x2c
 80021d0:	fb01 f303 	mul.w	r3, r1, r3
 80021d4:	4413      	add	r3, r2
 80021d6:	3361      	adds	r3, #97	; 0x61
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	2b03      	cmp	r3, #3
 80021dc:	d122      	bne.n	8002224 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	212c      	movs	r1, #44	; 0x2c
 80021e4:	fb01 f303 	mul.w	r3, r1, r3
 80021e8:	4413      	add	r3, r2
 80021ea:	3360      	adds	r3, #96	; 0x60
 80021ec:	2202      	movs	r2, #2
 80021ee:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	015a      	lsls	r2, r3, #5
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	4413      	add	r3, r2
 80021f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002206:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800220e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	015a      	lsls	r2, r3, #5
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	4413      	add	r3, r2
 8002218:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800221c:	461a      	mov	r2, r3
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	e023      	b.n	800226c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	212c      	movs	r1, #44	; 0x2c
 800222a:	fb01 f303 	mul.w	r3, r1, r3
 800222e:	4413      	add	r3, r2
 8002230:	3361      	adds	r3, #97	; 0x61
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b07      	cmp	r3, #7
 8002236:	d119      	bne.n	800226c <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	212c      	movs	r1, #44	; 0x2c
 800223e:	fb01 f303 	mul.w	r3, r1, r3
 8002242:	4413      	add	r3, r2
 8002244:	335c      	adds	r3, #92	; 0x5c
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	1c5a      	adds	r2, r3, #1
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	202c      	movs	r0, #44	; 0x2c
 8002250:	fb00 f303 	mul.w	r3, r0, r3
 8002254:	440b      	add	r3, r1
 8002256:	335c      	adds	r3, #92	; 0x5c
 8002258:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	212c      	movs	r1, #44	; 0x2c
 8002260:	fb01 f303 	mul.w	r3, r1, r3
 8002264:	4413      	add	r3, r2
 8002266:	3360      	adds	r3, #96	; 0x60
 8002268:	2204      	movs	r2, #4
 800226a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	015a      	lsls	r2, r3, #5
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	4413      	add	r3, r2
 8002274:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002278:	461a      	mov	r2, r3
 800227a:	2302      	movs	r3, #2
 800227c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	b2d9      	uxtb	r1, r3
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	202c      	movs	r0, #44	; 0x2c
 8002288:	fb00 f303 	mul.w	r3, r0, r3
 800228c:	4413      	add	r3, r2
 800228e:	3360      	adds	r3, #96	; 0x60
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f005 f91f 	bl	80074d8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800229a:	e081      	b.n	80023a0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	015a      	lsls	r2, r3, #5
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	4413      	add	r3, r2
 80022a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f003 0310 	and.w	r3, r3, #16
 80022ae:	2b10      	cmp	r3, #16
 80022b0:	d176      	bne.n	80023a0 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	212c      	movs	r1, #44	; 0x2c
 80022b8:	fb01 f303 	mul.w	r3, r1, r3
 80022bc:	4413      	add	r3, r2
 80022be:	333f      	adds	r3, #63	; 0x3f
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	2b03      	cmp	r3, #3
 80022c4:	d121      	bne.n	800230a <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	212c      	movs	r1, #44	; 0x2c
 80022cc:	fb01 f303 	mul.w	r3, r1, r3
 80022d0:	4413      	add	r3, r2
 80022d2:	335c      	adds	r3, #92	; 0x5c
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	015a      	lsls	r2, r3, #5
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	4413      	add	r3, r2
 80022e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	0151      	lsls	r1, r2, #5
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	440a      	add	r2, r1
 80022ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80022f2:	f043 0302 	orr.w	r3, r3, #2
 80022f6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68fa      	ldr	r2, [r7, #12]
 80022fe:	b2d2      	uxtb	r2, r2
 8002300:	4611      	mov	r1, r2
 8002302:	4618      	mov	r0, r3
 8002304:	f002 ff2b 	bl	800515e <USB_HC_Halt>
 8002308:	e041      	b.n	800238e <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	212c      	movs	r1, #44	; 0x2c
 8002310:	fb01 f303 	mul.w	r3, r1, r3
 8002314:	4413      	add	r3, r2
 8002316:	333f      	adds	r3, #63	; 0x3f
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d009      	beq.n	8002332 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	212c      	movs	r1, #44	; 0x2c
 8002324:	fb01 f303 	mul.w	r3, r1, r3
 8002328:	4413      	add	r3, r2
 800232a:	333f      	adds	r3, #63	; 0x3f
 800232c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800232e:	2b02      	cmp	r3, #2
 8002330:	d12d      	bne.n	800238e <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	212c      	movs	r1, #44	; 0x2c
 8002338:	fb01 f303 	mul.w	r3, r1, r3
 800233c:	4413      	add	r3, r2
 800233e:	335c      	adds	r3, #92	; 0x5c
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d120      	bne.n	800238e <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	212c      	movs	r1, #44	; 0x2c
 8002352:	fb01 f303 	mul.w	r3, r1, r3
 8002356:	4413      	add	r3, r2
 8002358:	3361      	adds	r3, #97	; 0x61
 800235a:	2203      	movs	r2, #3
 800235c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	015a      	lsls	r2, r3, #5
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	4413      	add	r3, r2
 8002366:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	0151      	lsls	r1, r2, #5
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	440a      	add	r2, r1
 8002374:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002378:	f043 0302 	orr.w	r3, r3, #2
 800237c:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	4611      	mov	r1, r2
 8002388:	4618      	mov	r0, r3
 800238a:	f002 fee8 	bl	800515e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	015a      	lsls	r2, r3, #5
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	4413      	add	r3, r2
 8002396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800239a:	461a      	mov	r2, r3
 800239c:	2310      	movs	r3, #16
 800239e:	6093      	str	r3, [r2, #8]
}
 80023a0:	bf00      	nop
 80023a2:	3718      	adds	r7, #24
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b088      	sub	sp, #32
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	460b      	mov	r3, r1
 80023b2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80023be:	78fb      	ldrb	r3, [r7, #3]
 80023c0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	015a      	lsls	r2, r3, #5
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	4413      	add	r3, r2
 80023ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 0304 	and.w	r3, r3, #4
 80023d4:	2b04      	cmp	r3, #4
 80023d6:	d119      	bne.n	800240c <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	015a      	lsls	r2, r3, #5
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	4413      	add	r3, r2
 80023e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023e4:	461a      	mov	r2, r3
 80023e6:	2304      	movs	r3, #4
 80023e8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	015a      	lsls	r2, r3, #5
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	4413      	add	r3, r2
 80023f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	0151      	lsls	r1, r2, #5
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	440a      	add	r2, r1
 8002400:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002404:	f043 0302 	orr.w	r3, r3, #2
 8002408:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 800240a:	e3c6      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	015a      	lsls	r2, r3, #5
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	4413      	add	r3, r2
 8002414:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f003 0320 	and.w	r3, r3, #32
 800241e:	2b20      	cmp	r3, #32
 8002420:	d13e      	bne.n	80024a0 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	015a      	lsls	r2, r3, #5
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	4413      	add	r3, r2
 800242a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800242e:	461a      	mov	r2, r3
 8002430:	2320      	movs	r3, #32
 8002432:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	212c      	movs	r1, #44	; 0x2c
 800243a:	fb01 f303 	mul.w	r3, r1, r3
 800243e:	4413      	add	r3, r2
 8002440:	333d      	adds	r3, #61	; 0x3d
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2b01      	cmp	r3, #1
 8002446:	f040 83a8 	bne.w	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	212c      	movs	r1, #44	; 0x2c
 8002450:	fb01 f303 	mul.w	r3, r1, r3
 8002454:	4413      	add	r3, r2
 8002456:	333d      	adds	r3, #61	; 0x3d
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	212c      	movs	r1, #44	; 0x2c
 8002462:	fb01 f303 	mul.w	r3, r1, r3
 8002466:	4413      	add	r3, r2
 8002468:	3360      	adds	r3, #96	; 0x60
 800246a:	2202      	movs	r2, #2
 800246c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	015a      	lsls	r2, r3, #5
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	4413      	add	r3, r2
 8002476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	697a      	ldr	r2, [r7, #20]
 800247e:	0151      	lsls	r1, r2, #5
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	440a      	add	r2, r1
 8002484:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002488:	f043 0302 	orr.w	r3, r3, #2
 800248c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	b2d2      	uxtb	r2, r2
 8002496:	4611      	mov	r1, r2
 8002498:	4618      	mov	r0, r3
 800249a:	f002 fe60 	bl	800515e <USB_HC_Halt>
}
 800249e:	e37c      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	015a      	lsls	r2, r3, #5
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	4413      	add	r3, r2
 80024a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024b6:	d122      	bne.n	80024fe <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	015a      	lsls	r2, r3, #5
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	4413      	add	r3, r2
 80024c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	697a      	ldr	r2, [r7, #20]
 80024c8:	0151      	lsls	r1, r2, #5
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	440a      	add	r2, r1
 80024ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024d2:	f043 0302 	orr.w	r3, r3, #2
 80024d6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	697a      	ldr	r2, [r7, #20]
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	4611      	mov	r1, r2
 80024e2:	4618      	mov	r0, r3
 80024e4:	f002 fe3b 	bl	800515e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	015a      	lsls	r2, r3, #5
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	4413      	add	r3, r2
 80024f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024f4:	461a      	mov	r2, r3
 80024f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024fa:	6093      	str	r3, [r2, #8]
}
 80024fc:	e34d      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	015a      	lsls	r2, r3, #5
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	4413      	add	r3, r2
 8002506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f003 0301 	and.w	r3, r3, #1
 8002510:	2b01      	cmp	r3, #1
 8002512:	d150      	bne.n	80025b6 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	212c      	movs	r1, #44	; 0x2c
 800251a:	fb01 f303 	mul.w	r3, r1, r3
 800251e:	4413      	add	r3, r2
 8002520:	335c      	adds	r3, #92	; 0x5c
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	015a      	lsls	r2, r3, #5
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	4413      	add	r3, r2
 800252e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002538:	2b40      	cmp	r3, #64	; 0x40
 800253a:	d111      	bne.n	8002560 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	212c      	movs	r1, #44	; 0x2c
 8002542:	fb01 f303 	mul.w	r3, r1, r3
 8002546:	4413      	add	r3, r2
 8002548:	333d      	adds	r3, #61	; 0x3d
 800254a:	2201      	movs	r2, #1
 800254c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	015a      	lsls	r2, r3, #5
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	4413      	add	r3, r2
 8002556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800255a:	461a      	mov	r2, r3
 800255c:	2340      	movs	r3, #64	; 0x40
 800255e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	015a      	lsls	r2, r3, #5
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	4413      	add	r3, r2
 8002568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	0151      	lsls	r1, r2, #5
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	440a      	add	r2, r1
 8002576:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800257a:	f043 0302 	orr.w	r3, r3, #2
 800257e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	697a      	ldr	r2, [r7, #20]
 8002586:	b2d2      	uxtb	r2, r2
 8002588:	4611      	mov	r1, r2
 800258a:	4618      	mov	r0, r3
 800258c:	f002 fde7 	bl	800515e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	015a      	lsls	r2, r3, #5
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	4413      	add	r3, r2
 8002598:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800259c:	461a      	mov	r2, r3
 800259e:	2301      	movs	r3, #1
 80025a0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	212c      	movs	r1, #44	; 0x2c
 80025a8:	fb01 f303 	mul.w	r3, r1, r3
 80025ac:	4413      	add	r3, r2
 80025ae:	3361      	adds	r3, #97	; 0x61
 80025b0:	2201      	movs	r2, #1
 80025b2:	701a      	strb	r2, [r3, #0]
}
 80025b4:	e2f1      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	015a      	lsls	r2, r3, #5
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	4413      	add	r3, r2
 80025be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c8:	2b40      	cmp	r3, #64	; 0x40
 80025ca:	d13c      	bne.n	8002646 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	212c      	movs	r1, #44	; 0x2c
 80025d2:	fb01 f303 	mul.w	r3, r1, r3
 80025d6:	4413      	add	r3, r2
 80025d8:	3361      	adds	r3, #97	; 0x61
 80025da:	2204      	movs	r2, #4
 80025dc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	212c      	movs	r1, #44	; 0x2c
 80025e4:	fb01 f303 	mul.w	r3, r1, r3
 80025e8:	4413      	add	r3, r2
 80025ea:	333d      	adds	r3, #61	; 0x3d
 80025ec:	2201      	movs	r2, #1
 80025ee:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	212c      	movs	r1, #44	; 0x2c
 80025f6:	fb01 f303 	mul.w	r3, r1, r3
 80025fa:	4413      	add	r3, r2
 80025fc:	335c      	adds	r3, #92	; 0x5c
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	015a      	lsls	r2, r3, #5
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	4413      	add	r3, r2
 800260a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	0151      	lsls	r1, r2, #5
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	440a      	add	r2, r1
 8002618:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800261c:	f043 0302 	orr.w	r3, r3, #2
 8002620:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	4611      	mov	r1, r2
 800262c:	4618      	mov	r0, r3
 800262e:	f002 fd96 	bl	800515e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	015a      	lsls	r2, r3, #5
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	4413      	add	r3, r2
 800263a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800263e:	461a      	mov	r2, r3
 8002640:	2340      	movs	r3, #64	; 0x40
 8002642:	6093      	str	r3, [r2, #8]
}
 8002644:	e2a9      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	015a      	lsls	r2, r3, #5
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	4413      	add	r3, r2
 800264e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f003 0308 	and.w	r3, r3, #8
 8002658:	2b08      	cmp	r3, #8
 800265a:	d12a      	bne.n	80026b2 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	015a      	lsls	r2, r3, #5
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	4413      	add	r3, r2
 8002664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002668:	461a      	mov	r2, r3
 800266a:	2308      	movs	r3, #8
 800266c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	015a      	lsls	r2, r3, #5
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	4413      	add	r3, r2
 8002676:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	697a      	ldr	r2, [r7, #20]
 800267e:	0151      	lsls	r1, r2, #5
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	440a      	add	r2, r1
 8002684:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002688:	f043 0302 	orr.w	r3, r3, #2
 800268c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	697a      	ldr	r2, [r7, #20]
 8002694:	b2d2      	uxtb	r2, r2
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f002 fd60 	bl	800515e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	212c      	movs	r1, #44	; 0x2c
 80026a4:	fb01 f303 	mul.w	r3, r1, r3
 80026a8:	4413      	add	r3, r2
 80026aa:	3361      	adds	r3, #97	; 0x61
 80026ac:	2205      	movs	r2, #5
 80026ae:	701a      	strb	r2, [r3, #0]
}
 80026b0:	e273      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	015a      	lsls	r2, r3, #5
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	4413      	add	r3, r2
 80026ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f003 0310 	and.w	r3, r3, #16
 80026c4:	2b10      	cmp	r3, #16
 80026c6:	d150      	bne.n	800276a <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	212c      	movs	r1, #44	; 0x2c
 80026ce:	fb01 f303 	mul.w	r3, r1, r3
 80026d2:	4413      	add	r3, r2
 80026d4:	335c      	adds	r3, #92	; 0x5c
 80026d6:	2200      	movs	r2, #0
 80026d8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	212c      	movs	r1, #44	; 0x2c
 80026e0:	fb01 f303 	mul.w	r3, r1, r3
 80026e4:	4413      	add	r3, r2
 80026e6:	3361      	adds	r3, #97	; 0x61
 80026e8:	2203      	movs	r2, #3
 80026ea:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	212c      	movs	r1, #44	; 0x2c
 80026f2:	fb01 f303 	mul.w	r3, r1, r3
 80026f6:	4413      	add	r3, r2
 80026f8:	333d      	adds	r3, #61	; 0x3d
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d112      	bne.n	8002726 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	212c      	movs	r1, #44	; 0x2c
 8002706:	fb01 f303 	mul.w	r3, r1, r3
 800270a:	4413      	add	r3, r2
 800270c:	333c      	adds	r3, #60	; 0x3c
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d108      	bne.n	8002726 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	212c      	movs	r1, #44	; 0x2c
 800271a:	fb01 f303 	mul.w	r3, r1, r3
 800271e:	4413      	add	r3, r2
 8002720:	333d      	adds	r3, #61	; 0x3d
 8002722:	2201      	movs	r2, #1
 8002724:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	015a      	lsls	r2, r3, #5
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	4413      	add	r3, r2
 800272e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	697a      	ldr	r2, [r7, #20]
 8002736:	0151      	lsls	r1, r2, #5
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	440a      	add	r2, r1
 800273c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002740:	f043 0302 	orr.w	r3, r3, #2
 8002744:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	4611      	mov	r1, r2
 8002750:	4618      	mov	r0, r3
 8002752:	f002 fd04 	bl	800515e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	015a      	lsls	r2, r3, #5
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	4413      	add	r3, r2
 800275e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002762:	461a      	mov	r2, r3
 8002764:	2310      	movs	r3, #16
 8002766:	6093      	str	r3, [r2, #8]
}
 8002768:	e217      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	015a      	lsls	r2, r3, #5
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	4413      	add	r3, r2
 8002772:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800277c:	2b80      	cmp	r3, #128	; 0x80
 800277e:	d174      	bne.n	800286a <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d121      	bne.n	80027cc <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	212c      	movs	r1, #44	; 0x2c
 800278e:	fb01 f303 	mul.w	r3, r1, r3
 8002792:	4413      	add	r3, r2
 8002794:	3361      	adds	r3, #97	; 0x61
 8002796:	2206      	movs	r2, #6
 8002798:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	015a      	lsls	r2, r3, #5
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	4413      	add	r3, r2
 80027a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	0151      	lsls	r1, r2, #5
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	440a      	add	r2, r1
 80027b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80027b4:	f043 0302 	orr.w	r3, r3, #2
 80027b8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	b2d2      	uxtb	r2, r2
 80027c2:	4611      	mov	r1, r2
 80027c4:	4618      	mov	r0, r3
 80027c6:	f002 fcca 	bl	800515e <USB_HC_Halt>
 80027ca:	e044      	b.n	8002856 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	212c      	movs	r1, #44	; 0x2c
 80027d2:	fb01 f303 	mul.w	r3, r1, r3
 80027d6:	4413      	add	r3, r2
 80027d8:	335c      	adds	r3, #92	; 0x5c
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	1c5a      	adds	r2, r3, #1
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	202c      	movs	r0, #44	; 0x2c
 80027e4:	fb00 f303 	mul.w	r3, r0, r3
 80027e8:	440b      	add	r3, r1
 80027ea:	335c      	adds	r3, #92	; 0x5c
 80027ec:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	212c      	movs	r1, #44	; 0x2c
 80027f4:	fb01 f303 	mul.w	r3, r1, r3
 80027f8:	4413      	add	r3, r2
 80027fa:	335c      	adds	r3, #92	; 0x5c
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d920      	bls.n	8002844 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	212c      	movs	r1, #44	; 0x2c
 8002808:	fb01 f303 	mul.w	r3, r1, r3
 800280c:	4413      	add	r3, r2
 800280e:	335c      	adds	r3, #92	; 0x5c
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	212c      	movs	r1, #44	; 0x2c
 800281a:	fb01 f303 	mul.w	r3, r1, r3
 800281e:	4413      	add	r3, r2
 8002820:	3360      	adds	r3, #96	; 0x60
 8002822:	2204      	movs	r2, #4
 8002824:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	b2d9      	uxtb	r1, r3
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	202c      	movs	r0, #44	; 0x2c
 8002830:	fb00 f303 	mul.w	r3, r0, r3
 8002834:	4413      	add	r3, r2
 8002836:	3360      	adds	r3, #96	; 0x60
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f004 fe4b 	bl	80074d8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002842:	e008      	b.n	8002856 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	212c      	movs	r1, #44	; 0x2c
 800284a:	fb01 f303 	mul.w	r3, r1, r3
 800284e:	4413      	add	r3, r2
 8002850:	3360      	adds	r3, #96	; 0x60
 8002852:	2202      	movs	r2, #2
 8002854:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	015a      	lsls	r2, r3, #5
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	4413      	add	r3, r2
 800285e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002862:	461a      	mov	r2, r3
 8002864:	2380      	movs	r3, #128	; 0x80
 8002866:	6093      	str	r3, [r2, #8]
}
 8002868:	e197      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	015a      	lsls	r2, r3, #5
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	4413      	add	r3, r2
 8002872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800287c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002880:	d134      	bne.n	80028ec <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	015a      	lsls	r2, r3, #5
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	4413      	add	r3, r2
 800288a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	697a      	ldr	r2, [r7, #20]
 8002892:	0151      	lsls	r1, r2, #5
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	440a      	add	r2, r1
 8002898:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800289c:	f043 0302 	orr.w	r3, r3, #2
 80028a0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	b2d2      	uxtb	r2, r2
 80028aa:	4611      	mov	r1, r2
 80028ac:	4618      	mov	r0, r3
 80028ae:	f002 fc56 	bl	800515e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	015a      	lsls	r2, r3, #5
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	4413      	add	r3, r2
 80028ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028be:	461a      	mov	r2, r3
 80028c0:	2310      	movs	r3, #16
 80028c2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	015a      	lsls	r2, r3, #5
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	4413      	add	r3, r2
 80028cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028d0:	461a      	mov	r2, r3
 80028d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	212c      	movs	r1, #44	; 0x2c
 80028de:	fb01 f303 	mul.w	r3, r1, r3
 80028e2:	4413      	add	r3, r2
 80028e4:	3361      	adds	r3, #97	; 0x61
 80028e6:	2208      	movs	r2, #8
 80028e8:	701a      	strb	r2, [r3, #0]
}
 80028ea:	e156      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	015a      	lsls	r2, r3, #5
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	4413      	add	r3, r2
 80028f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b02      	cmp	r3, #2
 8002900:	f040 814b 	bne.w	8002b9a <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	015a      	lsls	r2, r3, #5
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	4413      	add	r3, r2
 800290c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	0151      	lsls	r1, r2, #5
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	440a      	add	r2, r1
 800291a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800291e:	f023 0302 	bic.w	r3, r3, #2
 8002922:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	212c      	movs	r1, #44	; 0x2c
 800292a:	fb01 f303 	mul.w	r3, r1, r3
 800292e:	4413      	add	r3, r2
 8002930:	3361      	adds	r3, #97	; 0x61
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d179      	bne.n	8002a2c <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	212c      	movs	r1, #44	; 0x2c
 800293e:	fb01 f303 	mul.w	r3, r1, r3
 8002942:	4413      	add	r3, r2
 8002944:	3360      	adds	r3, #96	; 0x60
 8002946:	2201      	movs	r2, #1
 8002948:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	212c      	movs	r1, #44	; 0x2c
 8002950:	fb01 f303 	mul.w	r3, r1, r3
 8002954:	4413      	add	r3, r2
 8002956:	333f      	adds	r3, #63	; 0x3f
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	2b02      	cmp	r3, #2
 800295c:	d00a      	beq.n	8002974 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	212c      	movs	r1, #44	; 0x2c
 8002964:	fb01 f303 	mul.w	r3, r1, r3
 8002968:	4413      	add	r3, r2
 800296a:	333f      	adds	r3, #63	; 0x3f
 800296c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800296e:	2b03      	cmp	r3, #3
 8002970:	f040 80fc 	bne.w	8002b6c <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	691b      	ldr	r3, [r3, #16]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d142      	bne.n	8002a02 <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	212c      	movs	r1, #44	; 0x2c
 8002982:	fb01 f303 	mul.w	r3, r1, r3
 8002986:	4413      	add	r3, r2
 8002988:	334c      	adds	r3, #76	; 0x4c
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 80ed 	beq.w	8002b6c <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	212c      	movs	r1, #44	; 0x2c
 8002998:	fb01 f303 	mul.w	r3, r1, r3
 800299c:	4413      	add	r3, r2
 800299e:	334c      	adds	r3, #76	; 0x4c
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	6879      	ldr	r1, [r7, #4]
 80029a4:	697a      	ldr	r2, [r7, #20]
 80029a6:	202c      	movs	r0, #44	; 0x2c
 80029a8:	fb00 f202 	mul.w	r2, r0, r2
 80029ac:	440a      	add	r2, r1
 80029ae:	3240      	adds	r2, #64	; 0x40
 80029b0:	8812      	ldrh	r2, [r2, #0]
 80029b2:	4413      	add	r3, r2
 80029b4:	3b01      	subs	r3, #1
 80029b6:	6879      	ldr	r1, [r7, #4]
 80029b8:	697a      	ldr	r2, [r7, #20]
 80029ba:	202c      	movs	r0, #44	; 0x2c
 80029bc:	fb00 f202 	mul.w	r2, r0, r2
 80029c0:	440a      	add	r2, r1
 80029c2:	3240      	adds	r2, #64	; 0x40
 80029c4:	8812      	ldrh	r2, [r2, #0]
 80029c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80029ca:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f000 80ca 	beq.w	8002b6c <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	212c      	movs	r1, #44	; 0x2c
 80029de:	fb01 f303 	mul.w	r3, r1, r3
 80029e2:	4413      	add	r3, r2
 80029e4:	3355      	adds	r3, #85	; 0x55
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	f083 0301 	eor.w	r3, r3, #1
 80029ec:	b2d8      	uxtb	r0, r3
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	212c      	movs	r1, #44	; 0x2c
 80029f4:	fb01 f303 	mul.w	r3, r1, r3
 80029f8:	4413      	add	r3, r2
 80029fa:	3355      	adds	r3, #85	; 0x55
 80029fc:	4602      	mov	r2, r0
 80029fe:	701a      	strb	r2, [r3, #0]
 8002a00:	e0b4      	b.n	8002b6c <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	212c      	movs	r1, #44	; 0x2c
 8002a08:	fb01 f303 	mul.w	r3, r1, r3
 8002a0c:	4413      	add	r3, r2
 8002a0e:	3355      	adds	r3, #85	; 0x55
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	f083 0301 	eor.w	r3, r3, #1
 8002a16:	b2d8      	uxtb	r0, r3
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	212c      	movs	r1, #44	; 0x2c
 8002a1e:	fb01 f303 	mul.w	r3, r1, r3
 8002a22:	4413      	add	r3, r2
 8002a24:	3355      	adds	r3, #85	; 0x55
 8002a26:	4602      	mov	r2, r0
 8002a28:	701a      	strb	r2, [r3, #0]
 8002a2a:	e09f      	b.n	8002b6c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	212c      	movs	r1, #44	; 0x2c
 8002a32:	fb01 f303 	mul.w	r3, r1, r3
 8002a36:	4413      	add	r3, r2
 8002a38:	3361      	adds	r3, #97	; 0x61
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	2b03      	cmp	r3, #3
 8002a3e:	d109      	bne.n	8002a54 <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	212c      	movs	r1, #44	; 0x2c
 8002a46:	fb01 f303 	mul.w	r3, r1, r3
 8002a4a:	4413      	add	r3, r2
 8002a4c:	3360      	adds	r3, #96	; 0x60
 8002a4e:	2202      	movs	r2, #2
 8002a50:	701a      	strb	r2, [r3, #0]
 8002a52:	e08b      	b.n	8002b6c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	212c      	movs	r1, #44	; 0x2c
 8002a5a:	fb01 f303 	mul.w	r3, r1, r3
 8002a5e:	4413      	add	r3, r2
 8002a60:	3361      	adds	r3, #97	; 0x61
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	2b04      	cmp	r3, #4
 8002a66:	d109      	bne.n	8002a7c <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	212c      	movs	r1, #44	; 0x2c
 8002a6e:	fb01 f303 	mul.w	r3, r1, r3
 8002a72:	4413      	add	r3, r2
 8002a74:	3360      	adds	r3, #96	; 0x60
 8002a76:	2202      	movs	r2, #2
 8002a78:	701a      	strb	r2, [r3, #0]
 8002a7a:	e077      	b.n	8002b6c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	212c      	movs	r1, #44	; 0x2c
 8002a82:	fb01 f303 	mul.w	r3, r1, r3
 8002a86:	4413      	add	r3, r2
 8002a88:	3361      	adds	r3, #97	; 0x61
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	2b05      	cmp	r3, #5
 8002a8e:	d109      	bne.n	8002aa4 <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	212c      	movs	r1, #44	; 0x2c
 8002a96:	fb01 f303 	mul.w	r3, r1, r3
 8002a9a:	4413      	add	r3, r2
 8002a9c:	3360      	adds	r3, #96	; 0x60
 8002a9e:	2205      	movs	r2, #5
 8002aa0:	701a      	strb	r2, [r3, #0]
 8002aa2:	e063      	b.n	8002b6c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	212c      	movs	r1, #44	; 0x2c
 8002aaa:	fb01 f303 	mul.w	r3, r1, r3
 8002aae:	4413      	add	r3, r2
 8002ab0:	3361      	adds	r3, #97	; 0x61
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	2b06      	cmp	r3, #6
 8002ab6:	d009      	beq.n	8002acc <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	212c      	movs	r1, #44	; 0x2c
 8002abe:	fb01 f303 	mul.w	r3, r1, r3
 8002ac2:	4413      	add	r3, r2
 8002ac4:	3361      	adds	r3, #97	; 0x61
 8002ac6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002ac8:	2b08      	cmp	r3, #8
 8002aca:	d14f      	bne.n	8002b6c <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	212c      	movs	r1, #44	; 0x2c
 8002ad2:	fb01 f303 	mul.w	r3, r1, r3
 8002ad6:	4413      	add	r3, r2
 8002ad8:	335c      	adds	r3, #92	; 0x5c
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	1c5a      	adds	r2, r3, #1
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	202c      	movs	r0, #44	; 0x2c
 8002ae4:	fb00 f303 	mul.w	r3, r0, r3
 8002ae8:	440b      	add	r3, r1
 8002aea:	335c      	adds	r3, #92	; 0x5c
 8002aec:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	212c      	movs	r1, #44	; 0x2c
 8002af4:	fb01 f303 	mul.w	r3, r1, r3
 8002af8:	4413      	add	r3, r2
 8002afa:	335c      	adds	r3, #92	; 0x5c
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d912      	bls.n	8002b28 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	212c      	movs	r1, #44	; 0x2c
 8002b08:	fb01 f303 	mul.w	r3, r1, r3
 8002b0c:	4413      	add	r3, r2
 8002b0e:	335c      	adds	r3, #92	; 0x5c
 8002b10:	2200      	movs	r2, #0
 8002b12:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	212c      	movs	r1, #44	; 0x2c
 8002b1a:	fb01 f303 	mul.w	r3, r1, r3
 8002b1e:	4413      	add	r3, r2
 8002b20:	3360      	adds	r3, #96	; 0x60
 8002b22:	2204      	movs	r2, #4
 8002b24:	701a      	strb	r2, [r3, #0]
 8002b26:	e021      	b.n	8002b6c <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	212c      	movs	r1, #44	; 0x2c
 8002b2e:	fb01 f303 	mul.w	r3, r1, r3
 8002b32:	4413      	add	r3, r2
 8002b34:	3360      	adds	r3, #96	; 0x60
 8002b36:	2202      	movs	r2, #2
 8002b38:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	015a      	lsls	r2, r3, #5
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	4413      	add	r3, r2
 8002b42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b50:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b58:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	015a      	lsls	r2, r3, #5
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	4413      	add	r3, r2
 8002b62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b66:	461a      	mov	r2, r3
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	015a      	lsls	r2, r3, #5
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	4413      	add	r3, r2
 8002b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b78:	461a      	mov	r2, r3
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	b2d9      	uxtb	r1, r3
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	202c      	movs	r0, #44	; 0x2c
 8002b88:	fb00 f303 	mul.w	r3, r0, r3
 8002b8c:	4413      	add	r3, r2
 8002b8e:	3360      	adds	r3, #96	; 0x60
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	461a      	mov	r2, r3
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f004 fc9f 	bl	80074d8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002b9a:	bf00      	nop
 8002b9c:	3720      	adds	r7, #32
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b08a      	sub	sp, #40	; 0x28
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	0c5b      	lsrs	r3, r3, #17
 8002bc8:	f003 030f 	and.w	r3, r3, #15
 8002bcc:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	091b      	lsrs	r3, r3, #4
 8002bd2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002bd6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d004      	beq.n	8002be8 <HCD_RXQLVL_IRQHandler+0x46>
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	2b05      	cmp	r3, #5
 8002be2:	f000 80a9 	beq.w	8002d38 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002be6:	e0aa      	b.n	8002d3e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f000 80a6 	beq.w	8002d3c <HCD_RXQLVL_IRQHandler+0x19a>
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	212c      	movs	r1, #44	; 0x2c
 8002bf6:	fb01 f303 	mul.w	r3, r1, r3
 8002bfa:	4413      	add	r3, r2
 8002bfc:	3344      	adds	r3, #68	; 0x44
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 809b 	beq.w	8002d3c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	212c      	movs	r1, #44	; 0x2c
 8002c0c:	fb01 f303 	mul.w	r3, r1, r3
 8002c10:	4413      	add	r3, r2
 8002c12:	3350      	adds	r3, #80	; 0x50
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	441a      	add	r2, r3
 8002c1a:	6879      	ldr	r1, [r7, #4]
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	202c      	movs	r0, #44	; 0x2c
 8002c20:	fb00 f303 	mul.w	r3, r0, r3
 8002c24:	440b      	add	r3, r1
 8002c26:	334c      	adds	r3, #76	; 0x4c
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d87a      	bhi.n	8002d24 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6818      	ldr	r0, [r3, #0]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	212c      	movs	r1, #44	; 0x2c
 8002c38:	fb01 f303 	mul.w	r3, r1, r3
 8002c3c:	4413      	add	r3, r2
 8002c3e:	3344      	adds	r3, #68	; 0x44
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	b292      	uxth	r2, r2
 8002c46:	4619      	mov	r1, r3
 8002c48:	f001 fe27 	bl	800489a <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	212c      	movs	r1, #44	; 0x2c
 8002c52:	fb01 f303 	mul.w	r3, r1, r3
 8002c56:	4413      	add	r3, r2
 8002c58:	3344      	adds	r3, #68	; 0x44
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	441a      	add	r2, r3
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	202c      	movs	r0, #44	; 0x2c
 8002c66:	fb00 f303 	mul.w	r3, r0, r3
 8002c6a:	440b      	add	r3, r1
 8002c6c:	3344      	adds	r3, #68	; 0x44
 8002c6e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	212c      	movs	r1, #44	; 0x2c
 8002c76:	fb01 f303 	mul.w	r3, r1, r3
 8002c7a:	4413      	add	r3, r2
 8002c7c:	3350      	adds	r3, #80	; 0x50
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	441a      	add	r2, r3
 8002c84:	6879      	ldr	r1, [r7, #4]
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	202c      	movs	r0, #44	; 0x2c
 8002c8a:	fb00 f303 	mul.w	r3, r0, r3
 8002c8e:	440b      	add	r3, r1
 8002c90:	3350      	adds	r3, #80	; 0x50
 8002c92:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	015a      	lsls	r2, r3, #5
 8002c98:	6a3b      	ldr	r3, [r7, #32]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	0cdb      	lsrs	r3, r3, #19
 8002ca4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ca8:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	212c      	movs	r1, #44	; 0x2c
 8002cb0:	fb01 f303 	mul.w	r3, r1, r3
 8002cb4:	4413      	add	r3, r2
 8002cb6:	3340      	adds	r3, #64	; 0x40
 8002cb8:	881b      	ldrh	r3, [r3, #0]
 8002cba:	461a      	mov	r2, r3
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d13c      	bne.n	8002d3c <HCD_RXQLVL_IRQHandler+0x19a>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d039      	beq.n	8002d3c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	015a      	lsls	r2, r3, #5
 8002ccc:	6a3b      	ldr	r3, [r7, #32]
 8002cce:	4413      	add	r3, r2
 8002cd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002cde:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ce6:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	015a      	lsls	r2, r3, #5
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	4413      	add	r3, r2
 8002cf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	212c      	movs	r1, #44	; 0x2c
 8002d00:	fb01 f303 	mul.w	r3, r1, r3
 8002d04:	4413      	add	r3, r2
 8002d06:	3354      	adds	r3, #84	; 0x54
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	f083 0301 	eor.w	r3, r3, #1
 8002d0e:	b2d8      	uxtb	r0, r3
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	212c      	movs	r1, #44	; 0x2c
 8002d16:	fb01 f303 	mul.w	r3, r1, r3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	3354      	adds	r3, #84	; 0x54
 8002d1e:	4602      	mov	r2, r0
 8002d20:	701a      	strb	r2, [r3, #0]
      break;
 8002d22:	e00b      	b.n	8002d3c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	212c      	movs	r1, #44	; 0x2c
 8002d2a:	fb01 f303 	mul.w	r3, r1, r3
 8002d2e:	4413      	add	r3, r2
 8002d30:	3360      	adds	r3, #96	; 0x60
 8002d32:	2204      	movs	r2, #4
 8002d34:	701a      	strb	r2, [r3, #0]
      break;
 8002d36:	e001      	b.n	8002d3c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002d38:	bf00      	nop
 8002d3a:	e000      	b.n	8002d3e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002d3c:	bf00      	nop
  }
}
 8002d3e:	bf00      	nop
 8002d40:	3728      	adds	r7, #40	; 0x28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b086      	sub	sp, #24
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002d72:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d10b      	bne.n	8002d96 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d102      	bne.n	8002d8e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f004 fb89 	bl	80074a0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	f043 0302 	orr.w	r3, r3, #2
 8002d94:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f003 0308 	and.w	r3, r3, #8
 8002d9c:	2b08      	cmp	r3, #8
 8002d9e:	d132      	bne.n	8002e06 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	f043 0308 	orr.w	r3, r3, #8
 8002da6:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f003 0304 	and.w	r3, r3, #4
 8002dae:	2b04      	cmp	r3, #4
 8002db0:	d126      	bne.n	8002e00 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d113      	bne.n	8002de2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002dc0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002dc4:	d106      	bne.n	8002dd4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2102      	movs	r1, #2
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f001 fe9f 	bl	8004b10 <USB_InitFSLSPClkSel>
 8002dd2:	e011      	b.n	8002df8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2101      	movs	r1, #1
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f001 fe98 	bl	8004b10 <USB_InitFSLSPClkSel>
 8002de0:	e00a      	b.n	8002df8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d106      	bne.n	8002df8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002df0:	461a      	mov	r2, r3
 8002df2:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002df6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f004 fb7b 	bl	80074f4 <HAL_HCD_PortEnabled_Callback>
 8002dfe:	e002      	b.n	8002e06 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f004 fb85 	bl	8007510 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f003 0320 	and.w	r3, r3, #32
 8002e0c:	2b20      	cmp	r3, #32
 8002e0e:	d103      	bne.n	8002e18 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	f043 0320 	orr.w	r3, r3, #32
 8002e16:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002e1e:	461a      	mov	r2, r3
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	6013      	str	r3, [r2, #0]
}
 8002e24:	bf00      	nop
 8002e26:	3718      	adds	r7, #24
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d101      	bne.n	8002e3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e12b      	b.n	8003096 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d106      	bne.n	8002e58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7fd fd8a 	bl	800096c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2224      	movs	r2, #36	; 0x24
 8002e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f022 0201 	bic.w	r2, r2, #1
 8002e6e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e7e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e8e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e90:	f001 f9fc 	bl	800428c <HAL_RCC_GetPCLK1Freq>
 8002e94:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4a81      	ldr	r2, [pc, #516]	; (80030a0 <HAL_I2C_Init+0x274>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d807      	bhi.n	8002eb0 <HAL_I2C_Init+0x84>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	4a80      	ldr	r2, [pc, #512]	; (80030a4 <HAL_I2C_Init+0x278>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	bf94      	ite	ls
 8002ea8:	2301      	movls	r3, #1
 8002eaa:	2300      	movhi	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	e006      	b.n	8002ebe <HAL_I2C_Init+0x92>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	4a7d      	ldr	r2, [pc, #500]	; (80030a8 <HAL_I2C_Init+0x27c>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	bf94      	ite	ls
 8002eb8:	2301      	movls	r3, #1
 8002eba:	2300      	movhi	r3, #0
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e0e7      	b.n	8003096 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	4a78      	ldr	r2, [pc, #480]	; (80030ac <HAL_I2C_Init+0x280>)
 8002eca:	fba2 2303 	umull	r2, r3, r2, r3
 8002ece:	0c9b      	lsrs	r3, r3, #18
 8002ed0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68ba      	ldr	r2, [r7, #8]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	4a6a      	ldr	r2, [pc, #424]	; (80030a0 <HAL_I2C_Init+0x274>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d802      	bhi.n	8002f00 <HAL_I2C_Init+0xd4>
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	3301      	adds	r3, #1
 8002efe:	e009      	b.n	8002f14 <HAL_I2C_Init+0xe8>
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f06:	fb02 f303 	mul.w	r3, r2, r3
 8002f0a:	4a69      	ldr	r2, [pc, #420]	; (80030b0 <HAL_I2C_Init+0x284>)
 8002f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f10:	099b      	lsrs	r3, r3, #6
 8002f12:	3301      	adds	r3, #1
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	6812      	ldr	r2, [r2, #0]
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f26:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	495c      	ldr	r1, [pc, #368]	; (80030a0 <HAL_I2C_Init+0x274>)
 8002f30:	428b      	cmp	r3, r1
 8002f32:	d819      	bhi.n	8002f68 <HAL_I2C_Init+0x13c>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	1e59      	subs	r1, r3, #1
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f42:	1c59      	adds	r1, r3, #1
 8002f44:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f48:	400b      	ands	r3, r1
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00a      	beq.n	8002f64 <HAL_I2C_Init+0x138>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	1e59      	subs	r1, r3, #1
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f62:	e051      	b.n	8003008 <HAL_I2C_Init+0x1dc>
 8002f64:	2304      	movs	r3, #4
 8002f66:	e04f      	b.n	8003008 <HAL_I2C_Init+0x1dc>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d111      	bne.n	8002f94 <HAL_I2C_Init+0x168>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	1e58      	subs	r0, r3, #1
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6859      	ldr	r1, [r3, #4]
 8002f78:	460b      	mov	r3, r1
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	440b      	add	r3, r1
 8002f7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f82:	3301      	adds	r3, #1
 8002f84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	bf0c      	ite	eq
 8002f8c:	2301      	moveq	r3, #1
 8002f8e:	2300      	movne	r3, #0
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	e012      	b.n	8002fba <HAL_I2C_Init+0x18e>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	1e58      	subs	r0, r3, #1
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6859      	ldr	r1, [r3, #4]
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	0099      	lsls	r1, r3, #2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002faa:	3301      	adds	r3, #1
 8002fac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	bf0c      	ite	eq
 8002fb4:	2301      	moveq	r3, #1
 8002fb6:	2300      	movne	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <HAL_I2C_Init+0x196>
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e022      	b.n	8003008 <HAL_I2C_Init+0x1dc>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d10e      	bne.n	8002fe8 <HAL_I2C_Init+0x1bc>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	1e58      	subs	r0, r3, #1
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6859      	ldr	r1, [r3, #4]
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	440b      	add	r3, r1
 8002fd8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fdc:	3301      	adds	r3, #1
 8002fde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fe6:	e00f      	b.n	8003008 <HAL_I2C_Init+0x1dc>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	1e58      	subs	r0, r3, #1
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6859      	ldr	r1, [r3, #4]
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	440b      	add	r3, r1
 8002ff6:	0099      	lsls	r1, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ffe:	3301      	adds	r3, #1
 8003000:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003004:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003008:	6879      	ldr	r1, [r7, #4]
 800300a:	6809      	ldr	r1, [r1, #0]
 800300c:	4313      	orrs	r3, r2
 800300e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	69da      	ldr	r2, [r3, #28]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a1b      	ldr	r3, [r3, #32]
 8003022:	431a      	orrs	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003036:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	6911      	ldr	r1, [r2, #16]
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	68d2      	ldr	r2, [r2, #12]
 8003042:	4311      	orrs	r1, r2
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	6812      	ldr	r2, [r2, #0]
 8003048:	430b      	orrs	r3, r1
 800304a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	695a      	ldr	r2, [r3, #20]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	431a      	orrs	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f042 0201 	orr.w	r2, r2, #1
 8003076:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2220      	movs	r2, #32
 8003082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3710      	adds	r7, #16
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	000186a0 	.word	0x000186a0
 80030a4:	001e847f 	.word	0x001e847f
 80030a8:	003d08ff 	.word	0x003d08ff
 80030ac:	431bde83 	.word	0x431bde83
 80030b0:	10624dd3 	.word	0x10624dd3

080030b4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b088      	sub	sp, #32
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e128      	b.n	8003318 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d109      	bne.n	80030e6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a90      	ldr	r2, [pc, #576]	; (8003320 <HAL_I2S_Init+0x26c>)
 80030de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f7fd fc8b 	bl	80009fc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2202      	movs	r2, #2
 80030ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	6812      	ldr	r2, [r2, #0]
 80030f8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80030fc:	f023 030f 	bic.w	r3, r3, #15
 8003100:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2202      	movs	r2, #2
 8003108:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	2b02      	cmp	r3, #2
 8003110:	d060      	beq.n	80031d4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d102      	bne.n	8003120 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800311a:	2310      	movs	r3, #16
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	e001      	b.n	8003124 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003120:	2320      	movs	r3, #32
 8003122:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	2b20      	cmp	r3, #32
 800312a:	d802      	bhi.n	8003132 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003132:	2001      	movs	r0, #1
 8003134:	f001 f9a0 	bl	8004478 <HAL_RCCEx_GetPeriphCLKFreq>
 8003138:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003142:	d125      	bne.n	8003190 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d010      	beq.n	800316e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	fbb2 f2f3 	udiv	r2, r2, r3
 8003156:	4613      	mov	r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	4413      	add	r3, r2
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	461a      	mov	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	fbb2 f3f3 	udiv	r3, r2, r3
 8003168:	3305      	adds	r3, #5
 800316a:	613b      	str	r3, [r7, #16]
 800316c:	e01f      	b.n	80031ae <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	fbb2 f2f3 	udiv	r2, r2, r3
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	461a      	mov	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	fbb2 f3f3 	udiv	r3, r2, r3
 800318a:	3305      	adds	r3, #5
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	e00e      	b.n	80031ae <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003190:	68fa      	ldr	r2, [r7, #12]
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	fbb2 f2f3 	udiv	r2, r2, r3
 8003198:	4613      	mov	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4413      	add	r3, r2
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	461a      	mov	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031aa:	3305      	adds	r3, #5
 80031ac:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	4a5c      	ldr	r2, [pc, #368]	; (8003324 <HAL_I2S_Init+0x270>)
 80031b2:	fba2 2303 	umull	r2, r3, r2, r3
 80031b6:	08db      	lsrs	r3, r3, #3
 80031b8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	085b      	lsrs	r3, r3, #1
 80031ca:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	021b      	lsls	r3, r3, #8
 80031d0:	61bb      	str	r3, [r7, #24]
 80031d2:	e003      	b.n	80031dc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80031d4:	2302      	movs	r3, #2
 80031d6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80031d8:	2300      	movs	r3, #0
 80031da:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d902      	bls.n	80031e8 <HAL_I2S_Init+0x134>
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	2bff      	cmp	r3, #255	; 0xff
 80031e6:	d907      	bls.n	80031f8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ec:	f043 0210 	orr.w	r2, r3, #16
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e08f      	b.n	8003318 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691a      	ldr	r2, [r3, #16]
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	ea42 0103 	orr.w	r1, r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	69fa      	ldr	r2, [r7, #28]
 8003208:	430a      	orrs	r2, r1
 800320a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003216:	f023 030f 	bic.w	r3, r3, #15
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6851      	ldr	r1, [r2, #4]
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	6892      	ldr	r2, [r2, #8]
 8003222:	4311      	orrs	r1, r2
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	68d2      	ldr	r2, [r2, #12]
 8003228:	4311      	orrs	r1, r2
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	6992      	ldr	r2, [r2, #24]
 800322e:	430a      	orrs	r2, r1
 8003230:	431a      	orrs	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800323a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a1b      	ldr	r3, [r3, #32]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d161      	bne.n	8003308 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a38      	ldr	r2, [pc, #224]	; (8003328 <HAL_I2S_Init+0x274>)
 8003248:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a37      	ldr	r2, [pc, #220]	; (800332c <HAL_I2S_Init+0x278>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d101      	bne.n	8003258 <HAL_I2S_Init+0x1a4>
 8003254:	4b36      	ldr	r3, [pc, #216]	; (8003330 <HAL_I2S_Init+0x27c>)
 8003256:	e001      	b.n	800325c <HAL_I2S_Init+0x1a8>
 8003258:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	6812      	ldr	r2, [r2, #0]
 8003262:	4932      	ldr	r1, [pc, #200]	; (800332c <HAL_I2S_Init+0x278>)
 8003264:	428a      	cmp	r2, r1
 8003266:	d101      	bne.n	800326c <HAL_I2S_Init+0x1b8>
 8003268:	4a31      	ldr	r2, [pc, #196]	; (8003330 <HAL_I2S_Init+0x27c>)
 800326a:	e001      	b.n	8003270 <HAL_I2S_Init+0x1bc>
 800326c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003270:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003274:	f023 030f 	bic.w	r3, r3, #15
 8003278:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a2b      	ldr	r2, [pc, #172]	; (800332c <HAL_I2S_Init+0x278>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d101      	bne.n	8003288 <HAL_I2S_Init+0x1d4>
 8003284:	4b2a      	ldr	r3, [pc, #168]	; (8003330 <HAL_I2S_Init+0x27c>)
 8003286:	e001      	b.n	800328c <HAL_I2S_Init+0x1d8>
 8003288:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800328c:	2202      	movs	r2, #2
 800328e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a25      	ldr	r2, [pc, #148]	; (800332c <HAL_I2S_Init+0x278>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d101      	bne.n	800329e <HAL_I2S_Init+0x1ea>
 800329a:	4b25      	ldr	r3, [pc, #148]	; (8003330 <HAL_I2S_Init+0x27c>)
 800329c:	e001      	b.n	80032a2 <HAL_I2S_Init+0x1ee>
 800329e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032a2:	69db      	ldr	r3, [r3, #28]
 80032a4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032ae:	d003      	beq.n	80032b8 <HAL_I2S_Init+0x204>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d103      	bne.n	80032c0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80032b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032bc:	613b      	str	r3, [r7, #16]
 80032be:	e001      	b.n	80032c4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80032c0:	2300      	movs	r3, #0
 80032c2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80032ce:	4313      	orrs	r3, r2
 80032d0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80032d8:	4313      	orrs	r3, r2
 80032da:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80032e2:	4313      	orrs	r3, r2
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	897b      	ldrh	r3, [r7, #10]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032f0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a0d      	ldr	r2, [pc, #52]	; (800332c <HAL_I2S_Init+0x278>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d101      	bne.n	8003300 <HAL_I2S_Init+0x24c>
 80032fc:	4b0c      	ldr	r3, [pc, #48]	; (8003330 <HAL_I2S_Init+0x27c>)
 80032fe:	e001      	b.n	8003304 <HAL_I2S_Init+0x250>
 8003300:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003304:	897a      	ldrh	r2, [r7, #10]
 8003306:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3720      	adds	r7, #32
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	0800342b 	.word	0x0800342b
 8003324:	cccccccd 	.word	0xcccccccd
 8003328:	08003541 	.word	0x08003541
 800332c:	40003800 	.word	0x40003800
 8003330:	40003400 	.word	0x40003400

08003334 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337c:	881a      	ldrh	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003388:	1c9a      	adds	r2, r3, #2
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003392:	b29b      	uxth	r3, r3
 8003394:	3b01      	subs	r3, #1
 8003396:	b29a      	uxth	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10e      	bne.n	80033c4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80033b4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f7ff ffb8 	bl	8003334 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80033c4:	bf00      	nop
 80033c6:	3708      	adds	r7, #8
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68da      	ldr	r2, [r3, #12]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033de:	b292      	uxth	r2, r2
 80033e0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e6:	1c9a      	adds	r2, r3, #2
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	3b01      	subs	r3, #1
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80033fe:	b29b      	uxth	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	d10e      	bne.n	8003422 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	685a      	ldr	r2, [r3, #4]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003412:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7ff ff93 	bl	8003348 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003422:	bf00      	nop
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b086      	sub	sp, #24
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b04      	cmp	r3, #4
 8003444:	d13a      	bne.n	80034bc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	2b01      	cmp	r3, #1
 800344e:	d109      	bne.n	8003464 <I2S_IRQHandler+0x3a>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800345a:	2b40      	cmp	r3, #64	; 0x40
 800345c:	d102      	bne.n	8003464 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7ff ffb4 	bl	80033cc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800346a:	2b40      	cmp	r3, #64	; 0x40
 800346c:	d126      	bne.n	80034bc <I2S_IRQHandler+0x92>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f003 0320 	and.w	r3, r3, #32
 8003478:	2b20      	cmp	r3, #32
 800347a:	d11f      	bne.n	80034bc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800348a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800348c:	2300      	movs	r3, #0
 800348e:	613b      	str	r3, [r7, #16]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	613b      	str	r3, [r7, #16]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	613b      	str	r3, [r7, #16]
 80034a0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ae:	f043 0202 	orr.w	r2, r3, #2
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7ff ff50 	bl	800335c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d136      	bne.n	8003536 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d109      	bne.n	80034e6 <I2S_IRQHandler+0xbc>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034dc:	2b80      	cmp	r3, #128	; 0x80
 80034de:	d102      	bne.n	80034e6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f7ff ff45 	bl	8003370 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f003 0308 	and.w	r3, r3, #8
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d122      	bne.n	8003536 <I2S_IRQHandler+0x10c>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f003 0320 	and.w	r3, r3, #32
 80034fa:	2b20      	cmp	r3, #32
 80034fc:	d11b      	bne.n	8003536 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800350c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800350e:	2300      	movs	r3, #0
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	60fb      	str	r3, [r7, #12]
 800351a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003528:	f043 0204 	orr.w	r2, r3, #4
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f7ff ff13 	bl	800335c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003536:	bf00      	nop
 8003538:	3718      	adds	r7, #24
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
	...

08003540 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b088      	sub	sp, #32
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4aa2      	ldr	r2, [pc, #648]	; (80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d101      	bne.n	800355e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800355a:	4ba2      	ldr	r3, [pc, #648]	; (80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800355c:	e001      	b.n	8003562 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800355e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a9b      	ldr	r2, [pc, #620]	; (80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d101      	bne.n	800357c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003578:	4b9a      	ldr	r3, [pc, #616]	; (80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800357a:	e001      	b.n	8003580 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800357c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800358c:	d004      	beq.n	8003598 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	f040 8099 	bne.w	80036ca <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d107      	bne.n	80035b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d002      	beq.n	80035b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f925 	bl	80037fc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	f003 0301 	and.w	r3, r3, #1
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d107      	bne.n	80035cc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d002      	beq.n	80035cc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 f9c8 	bl	800395c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035d2:	2b40      	cmp	r3, #64	; 0x40
 80035d4:	d13a      	bne.n	800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	f003 0320 	and.w	r3, r3, #32
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d035      	beq.n	800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a7e      	ldr	r2, [pc, #504]	; (80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d101      	bne.n	80035ee <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80035ea:	4b7e      	ldr	r3, [pc, #504]	; (80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80035ec:	e001      	b.n	80035f2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80035ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4979      	ldr	r1, [pc, #484]	; (80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80035fa:	428b      	cmp	r3, r1
 80035fc:	d101      	bne.n	8003602 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80035fe:	4b79      	ldr	r3, [pc, #484]	; (80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003600:	e001      	b.n	8003606 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003602:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003606:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800360a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800361a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800361c:	2300      	movs	r3, #0
 800361e:	60fb      	str	r3, [r7, #12]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	60fb      	str	r3, [r7, #12]
 8003630:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2201      	movs	r2, #1
 8003636:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363e:	f043 0202 	orr.w	r2, r3, #2
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7ff fe88 	bl	800335c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	f003 0308 	and.w	r3, r3, #8
 8003652:	2b08      	cmp	r3, #8
 8003654:	f040 80be 	bne.w	80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	f003 0320 	and.w	r3, r3, #32
 800365e:	2b00      	cmp	r3, #0
 8003660:	f000 80b8 	beq.w	80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003672:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a59      	ldr	r2, [pc, #356]	; (80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d101      	bne.n	8003682 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800367e:	4b59      	ldr	r3, [pc, #356]	; (80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003680:	e001      	b.n	8003686 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003682:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003686:	685a      	ldr	r2, [r3, #4]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4954      	ldr	r1, [pc, #336]	; (80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800368e:	428b      	cmp	r3, r1
 8003690:	d101      	bne.n	8003696 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003692:	4b54      	ldr	r3, [pc, #336]	; (80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003694:	e001      	b.n	800369a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003696:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800369a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800369e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80036a0:	2300      	movs	r3, #0
 80036a2:	60bb      	str	r3, [r7, #8]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	60bb      	str	r3, [r7, #8]
 80036ac:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ba:	f043 0204 	orr.w	r2, r3, #4
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f7ff fe4a 	bl	800335c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036c8:	e084      	b.n	80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d107      	bne.n	80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d002      	beq.n	80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f000 f8be 	bl	8003860 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d107      	bne.n	80036fe <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d002      	beq.n	80036fe <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 f8fd 	bl	80038f8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003704:	2b40      	cmp	r3, #64	; 0x40
 8003706:	d12f      	bne.n	8003768 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	f003 0320 	and.w	r3, r3, #32
 800370e:	2b00      	cmp	r3, #0
 8003710:	d02a      	beq.n	8003768 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003720:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a2e      	ldr	r2, [pc, #184]	; (80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d101      	bne.n	8003730 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800372c:	4b2d      	ldr	r3, [pc, #180]	; (80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800372e:	e001      	b.n	8003734 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003730:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4929      	ldr	r1, [pc, #164]	; (80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800373c:	428b      	cmp	r3, r1
 800373e:	d101      	bne.n	8003744 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003740:	4b28      	ldr	r3, [pc, #160]	; (80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003742:	e001      	b.n	8003748 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003744:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003748:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800374c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800375a:	f043 0202 	orr.w	r2, r3, #2
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f7ff fdfa 	bl	800335c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	f003 0308 	and.w	r3, r3, #8
 800376e:	2b08      	cmp	r3, #8
 8003770:	d131      	bne.n	80037d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	f003 0320 	and.w	r3, r3, #32
 8003778:	2b00      	cmp	r3, #0
 800377a:	d02c      	beq.n	80037d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a17      	ldr	r2, [pc, #92]	; (80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d101      	bne.n	800378a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003786:	4b17      	ldr	r3, [pc, #92]	; (80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003788:	e001      	b.n	800378e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800378a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4912      	ldr	r1, [pc, #72]	; (80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003796:	428b      	cmp	r3, r1
 8003798:	d101      	bne.n	800379e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800379a:	4b12      	ldr	r3, [pc, #72]	; (80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800379c:	e001      	b.n	80037a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800379e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037a2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80037a6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	685a      	ldr	r2, [r3, #4]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80037b6:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c4:	f043 0204 	orr.w	r2, r3, #4
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f7ff fdc5 	bl	800335c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80037d2:	e000      	b.n	80037d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80037d4:	bf00      	nop
}
 80037d6:	bf00      	nop
 80037d8:	3720      	adds	r7, #32
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	40003800 	.word	0x40003800
 80037e4:	40003400 	.word	0x40003400

080037e8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003808:	1c99      	adds	r1, r3, #2
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6251      	str	r1, [r2, #36]	; 0x24
 800380e:	881a      	ldrh	r2, [r3, #0]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800381a:	b29b      	uxth	r3, r3
 800381c:	3b01      	subs	r3, #1
 800381e:	b29a      	uxth	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003828:	b29b      	uxth	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d113      	bne.n	8003856 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800383c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003842:	b29b      	uxth	r3, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	d106      	bne.n	8003856 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f7ff ffc9 	bl	80037e8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003856:	bf00      	nop
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
	...

08003860 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386c:	1c99      	adds	r1, r3, #2
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	6251      	str	r1, [r2, #36]	; 0x24
 8003872:	8819      	ldrh	r1, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a1d      	ldr	r2, [pc, #116]	; (80038f0 <I2SEx_TxISR_I2SExt+0x90>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d101      	bne.n	8003882 <I2SEx_TxISR_I2SExt+0x22>
 800387e:	4b1d      	ldr	r3, [pc, #116]	; (80038f4 <I2SEx_TxISR_I2SExt+0x94>)
 8003880:	e001      	b.n	8003886 <I2SEx_TxISR_I2SExt+0x26>
 8003882:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003886:	460a      	mov	r2, r1
 8003888:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388e:	b29b      	uxth	r3, r3
 8003890:	3b01      	subs	r3, #1
 8003892:	b29a      	uxth	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800389c:	b29b      	uxth	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d121      	bne.n	80038e6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a12      	ldr	r2, [pc, #72]	; (80038f0 <I2SEx_TxISR_I2SExt+0x90>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d101      	bne.n	80038b0 <I2SEx_TxISR_I2SExt+0x50>
 80038ac:	4b11      	ldr	r3, [pc, #68]	; (80038f4 <I2SEx_TxISR_I2SExt+0x94>)
 80038ae:	e001      	b.n	80038b4 <I2SEx_TxISR_I2SExt+0x54>
 80038b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	490d      	ldr	r1, [pc, #52]	; (80038f0 <I2SEx_TxISR_I2SExt+0x90>)
 80038bc:	428b      	cmp	r3, r1
 80038be:	d101      	bne.n	80038c4 <I2SEx_TxISR_I2SExt+0x64>
 80038c0:	4b0c      	ldr	r3, [pc, #48]	; (80038f4 <I2SEx_TxISR_I2SExt+0x94>)
 80038c2:	e001      	b.n	80038c8 <I2SEx_TxISR_I2SExt+0x68>
 80038c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038c8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038cc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d106      	bne.n	80038e6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f7ff ff81 	bl	80037e8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038e6:	bf00      	nop
 80038e8:	3708      	adds	r7, #8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	40003800 	.word	0x40003800
 80038f4:	40003400 	.word	0x40003400

080038f8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	68d8      	ldr	r0, [r3, #12]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390a:	1c99      	adds	r1, r3, #2
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003910:	b282      	uxth	r2, r0
 8003912:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003926:	b29b      	uxth	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	d113      	bne.n	8003954 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800393a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003940:	b29b      	uxth	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d106      	bne.n	8003954 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f7ff ff4a 	bl	80037e8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003954:	bf00      	nop
 8003956:	3708      	adds	r7, #8
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a20      	ldr	r2, [pc, #128]	; (80039ec <I2SEx_RxISR_I2SExt+0x90>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d101      	bne.n	8003972 <I2SEx_RxISR_I2SExt+0x16>
 800396e:	4b20      	ldr	r3, [pc, #128]	; (80039f0 <I2SEx_RxISR_I2SExt+0x94>)
 8003970:	e001      	b.n	8003976 <I2SEx_RxISR_I2SExt+0x1a>
 8003972:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003976:	68d8      	ldr	r0, [r3, #12]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800397c:	1c99      	adds	r1, r3, #2
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003982:	b282      	uxth	r2, r0
 8003984:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800398a:	b29b      	uxth	r3, r3
 800398c:	3b01      	subs	r3, #1
 800398e:	b29a      	uxth	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003998:	b29b      	uxth	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d121      	bne.n	80039e2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a12      	ldr	r2, [pc, #72]	; (80039ec <I2SEx_RxISR_I2SExt+0x90>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d101      	bne.n	80039ac <I2SEx_RxISR_I2SExt+0x50>
 80039a8:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <I2SEx_RxISR_I2SExt+0x94>)
 80039aa:	e001      	b.n	80039b0 <I2SEx_RxISR_I2SExt+0x54>
 80039ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039b0:	685a      	ldr	r2, [r3, #4]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	490d      	ldr	r1, [pc, #52]	; (80039ec <I2SEx_RxISR_I2SExt+0x90>)
 80039b8:	428b      	cmp	r3, r1
 80039ba:	d101      	bne.n	80039c0 <I2SEx_RxISR_I2SExt+0x64>
 80039bc:	4b0c      	ldr	r3, [pc, #48]	; (80039f0 <I2SEx_RxISR_I2SExt+0x94>)
 80039be:	e001      	b.n	80039c4 <I2SEx_RxISR_I2SExt+0x68>
 80039c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039c4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80039c8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d106      	bne.n	80039e2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f7ff ff03 	bl	80037e8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039e2:	bf00      	nop
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	40003800 	.word	0x40003800
 80039f0:	40003400 	.word	0x40003400

080039f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e264      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d075      	beq.n	8003afe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a12:	4ba3      	ldr	r3, [pc, #652]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f003 030c 	and.w	r3, r3, #12
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d00c      	beq.n	8003a38 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a1e:	4ba0      	ldr	r3, [pc, #640]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a26:	2b08      	cmp	r3, #8
 8003a28:	d112      	bne.n	8003a50 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a2a:	4b9d      	ldr	r3, [pc, #628]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a36:	d10b      	bne.n	8003a50 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a38:	4b99      	ldr	r3, [pc, #612]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d05b      	beq.n	8003afc <HAL_RCC_OscConfig+0x108>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d157      	bne.n	8003afc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e23f      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a58:	d106      	bne.n	8003a68 <HAL_RCC_OscConfig+0x74>
 8003a5a:	4b91      	ldr	r3, [pc, #580]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a90      	ldr	r2, [pc, #576]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a64:	6013      	str	r3, [r2, #0]
 8003a66:	e01d      	b.n	8003aa4 <HAL_RCC_OscConfig+0xb0>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a70:	d10c      	bne.n	8003a8c <HAL_RCC_OscConfig+0x98>
 8003a72:	4b8b      	ldr	r3, [pc, #556]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a8a      	ldr	r2, [pc, #552]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a7c:	6013      	str	r3, [r2, #0]
 8003a7e:	4b88      	ldr	r3, [pc, #544]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a87      	ldr	r2, [pc, #540]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	e00b      	b.n	8003aa4 <HAL_RCC_OscConfig+0xb0>
 8003a8c:	4b84      	ldr	r3, [pc, #528]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a83      	ldr	r2, [pc, #524]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a96:	6013      	str	r3, [r2, #0]
 8003a98:	4b81      	ldr	r3, [pc, #516]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a80      	ldr	r2, [pc, #512]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003a9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003aa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d013      	beq.n	8003ad4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aac:	f7fd f962 	bl	8000d74 <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ab4:	f7fd f95e 	bl	8000d74 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b64      	cmp	r3, #100	; 0x64
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e204      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ac6:	4b76      	ldr	r3, [pc, #472]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0f0      	beq.n	8003ab4 <HAL_RCC_OscConfig+0xc0>
 8003ad2:	e014      	b.n	8003afe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad4:	f7fd f94e 	bl	8000d74 <HAL_GetTick>
 8003ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ada:	e008      	b.n	8003aee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003adc:	f7fd f94a 	bl	8000d74 <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	2b64      	cmp	r3, #100	; 0x64
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e1f0      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aee:	4b6c      	ldr	r3, [pc, #432]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d1f0      	bne.n	8003adc <HAL_RCC_OscConfig+0xe8>
 8003afa:	e000      	b.n	8003afe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003afc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d063      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b0a:	4b65      	ldr	r3, [pc, #404]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f003 030c 	and.w	r3, r3, #12
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00b      	beq.n	8003b2e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b16:	4b62      	ldr	r3, [pc, #392]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b1e:	2b08      	cmp	r3, #8
 8003b20:	d11c      	bne.n	8003b5c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b22:	4b5f      	ldr	r3, [pc, #380]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d116      	bne.n	8003b5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b2e:	4b5c      	ldr	r3, [pc, #368]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d005      	beq.n	8003b46 <HAL_RCC_OscConfig+0x152>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d001      	beq.n	8003b46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e1c4      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b46:	4b56      	ldr	r3, [pc, #344]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	4952      	ldr	r1, [pc, #328]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5a:	e03a      	b.n	8003bd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d020      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b64:	4b4f      	ldr	r3, [pc, #316]	; (8003ca4 <HAL_RCC_OscConfig+0x2b0>)
 8003b66:	2201      	movs	r2, #1
 8003b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6a:	f7fd f903 	bl	8000d74 <HAL_GetTick>
 8003b6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b70:	e008      	b.n	8003b84 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b72:	f7fd f8ff 	bl	8000d74 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d901      	bls.n	8003b84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e1a5      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b84:	4b46      	ldr	r3, [pc, #280]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0f0      	beq.n	8003b72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b90:	4b43      	ldr	r3, [pc, #268]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	4940      	ldr	r1, [pc, #256]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	600b      	str	r3, [r1, #0]
 8003ba4:	e015      	b.n	8003bd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ba6:	4b3f      	ldr	r3, [pc, #252]	; (8003ca4 <HAL_RCC_OscConfig+0x2b0>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bac:	f7fd f8e2 	bl	8000d74 <HAL_GetTick>
 8003bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bb2:	e008      	b.n	8003bc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bb4:	f7fd f8de 	bl	8000d74 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e184      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bc6:	4b36      	ldr	r3, [pc, #216]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d1f0      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0308 	and.w	r3, r3, #8
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d030      	beq.n	8003c40 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d016      	beq.n	8003c14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003be6:	4b30      	ldr	r3, [pc, #192]	; (8003ca8 <HAL_RCC_OscConfig+0x2b4>)
 8003be8:	2201      	movs	r2, #1
 8003bea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bec:	f7fd f8c2 	bl	8000d74 <HAL_GetTick>
 8003bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bf4:	f7fd f8be 	bl	8000d74 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e164      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c06:	4b26      	ldr	r3, [pc, #152]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d0f0      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x200>
 8003c12:	e015      	b.n	8003c40 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c14:	4b24      	ldr	r3, [pc, #144]	; (8003ca8 <HAL_RCC_OscConfig+0x2b4>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c1a:	f7fd f8ab 	bl	8000d74 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c22:	f7fd f8a7 	bl	8000d74 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e14d      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c34:	4b1a      	ldr	r3, [pc, #104]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003c36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1f0      	bne.n	8003c22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0304 	and.w	r3, r3, #4
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f000 80a0 	beq.w	8003d8e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c52:	4b13      	ldr	r3, [pc, #76]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10f      	bne.n	8003c7e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60bb      	str	r3, [r7, #8]
 8003c62:	4b0f      	ldr	r3, [pc, #60]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	4a0e      	ldr	r2, [pc, #56]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003c68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c6c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ca0 <HAL_RCC_OscConfig+0x2ac>)
 8003c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c76:	60bb      	str	r3, [r7, #8]
 8003c78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c7e:	4b0b      	ldr	r3, [pc, #44]	; (8003cac <HAL_RCC_OscConfig+0x2b8>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d121      	bne.n	8003cce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c8a:	4b08      	ldr	r3, [pc, #32]	; (8003cac <HAL_RCC_OscConfig+0x2b8>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a07      	ldr	r2, [pc, #28]	; (8003cac <HAL_RCC_OscConfig+0x2b8>)
 8003c90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c96:	f7fd f86d 	bl	8000d74 <HAL_GetTick>
 8003c9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c9c:	e011      	b.n	8003cc2 <HAL_RCC_OscConfig+0x2ce>
 8003c9e:	bf00      	nop
 8003ca0:	40023800 	.word	0x40023800
 8003ca4:	42470000 	.word	0x42470000
 8003ca8:	42470e80 	.word	0x42470e80
 8003cac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cb0:	f7fd f860 	bl	8000d74 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e106      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc2:	4b85      	ldr	r3, [pc, #532]	; (8003ed8 <HAL_RCC_OscConfig+0x4e4>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d0f0      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d106      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x2f0>
 8003cd6:	4b81      	ldr	r3, [pc, #516]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cda:	4a80      	ldr	r2, [pc, #512]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003cdc:	f043 0301 	orr.w	r3, r3, #1
 8003ce0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ce2:	e01c      	b.n	8003d1e <HAL_RCC_OscConfig+0x32a>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	2b05      	cmp	r3, #5
 8003cea:	d10c      	bne.n	8003d06 <HAL_RCC_OscConfig+0x312>
 8003cec:	4b7b      	ldr	r3, [pc, #492]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003cee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf0:	4a7a      	ldr	r2, [pc, #488]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003cf2:	f043 0304 	orr.w	r3, r3, #4
 8003cf6:	6713      	str	r3, [r2, #112]	; 0x70
 8003cf8:	4b78      	ldr	r3, [pc, #480]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cfc:	4a77      	ldr	r2, [pc, #476]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003cfe:	f043 0301 	orr.w	r3, r3, #1
 8003d02:	6713      	str	r3, [r2, #112]	; 0x70
 8003d04:	e00b      	b.n	8003d1e <HAL_RCC_OscConfig+0x32a>
 8003d06:	4b75      	ldr	r3, [pc, #468]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0a:	4a74      	ldr	r2, [pc, #464]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003d0c:	f023 0301 	bic.w	r3, r3, #1
 8003d10:	6713      	str	r3, [r2, #112]	; 0x70
 8003d12:	4b72      	ldr	r3, [pc, #456]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d16:	4a71      	ldr	r2, [pc, #452]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003d18:	f023 0304 	bic.w	r3, r3, #4
 8003d1c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d015      	beq.n	8003d52 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d26:	f7fd f825 	bl	8000d74 <HAL_GetTick>
 8003d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d2c:	e00a      	b.n	8003d44 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d2e:	f7fd f821 	bl	8000d74 <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d901      	bls.n	8003d44 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e0c5      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d44:	4b65      	ldr	r3, [pc, #404]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d0ee      	beq.n	8003d2e <HAL_RCC_OscConfig+0x33a>
 8003d50:	e014      	b.n	8003d7c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d52:	f7fd f80f 	bl	8000d74 <HAL_GetTick>
 8003d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d58:	e00a      	b.n	8003d70 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d5a:	f7fd f80b 	bl	8000d74 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d901      	bls.n	8003d70 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e0af      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d70:	4b5a      	ldr	r3, [pc, #360]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1ee      	bne.n	8003d5a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d7c:	7dfb      	ldrb	r3, [r7, #23]
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d105      	bne.n	8003d8e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d82:	4b56      	ldr	r3, [pc, #344]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d86:	4a55      	ldr	r2, [pc, #340]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003d88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d8c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	f000 809b 	beq.w	8003ece <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d98:	4b50      	ldr	r3, [pc, #320]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f003 030c 	and.w	r3, r3, #12
 8003da0:	2b08      	cmp	r3, #8
 8003da2:	d05c      	beq.n	8003e5e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d141      	bne.n	8003e30 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dac:	4b4c      	ldr	r3, [pc, #304]	; (8003ee0 <HAL_RCC_OscConfig+0x4ec>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db2:	f7fc ffdf 	bl	8000d74 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dba:	f7fc ffdb 	bl	8000d74 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e081      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dcc:	4b43      	ldr	r3, [pc, #268]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1f0      	bne.n	8003dba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	69da      	ldr	r2, [r3, #28]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	431a      	orrs	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de6:	019b      	lsls	r3, r3, #6
 8003de8:	431a      	orrs	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dee:	085b      	lsrs	r3, r3, #1
 8003df0:	3b01      	subs	r3, #1
 8003df2:	041b      	lsls	r3, r3, #16
 8003df4:	431a      	orrs	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfa:	061b      	lsls	r3, r3, #24
 8003dfc:	4937      	ldr	r1, [pc, #220]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e02:	4b37      	ldr	r3, [pc, #220]	; (8003ee0 <HAL_RCC_OscConfig+0x4ec>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e08:	f7fc ffb4 	bl	8000d74 <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e0e:	e008      	b.n	8003e22 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e10:	f7fc ffb0 	bl	8000d74 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e056      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e22:	4b2e      	ldr	r3, [pc, #184]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d0f0      	beq.n	8003e10 <HAL_RCC_OscConfig+0x41c>
 8003e2e:	e04e      	b.n	8003ece <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e30:	4b2b      	ldr	r3, [pc, #172]	; (8003ee0 <HAL_RCC_OscConfig+0x4ec>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e36:	f7fc ff9d 	bl	8000d74 <HAL_GetTick>
 8003e3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e3c:	e008      	b.n	8003e50 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e3e:	f7fc ff99 	bl	8000d74 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e03f      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e50:	4b22      	ldr	r3, [pc, #136]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1f0      	bne.n	8003e3e <HAL_RCC_OscConfig+0x44a>
 8003e5c:	e037      	b.n	8003ece <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d101      	bne.n	8003e6a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e032      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e6a:	4b1c      	ldr	r3, [pc, #112]	; (8003edc <HAL_RCC_OscConfig+0x4e8>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d028      	beq.n	8003eca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d121      	bne.n	8003eca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d11a      	bne.n	8003eca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ea0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d111      	bne.n	8003eca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb0:	085b      	lsrs	r3, r3, #1
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d107      	bne.n	8003eca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d001      	beq.n	8003ece <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e000      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3718      	adds	r7, #24
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40007000 	.word	0x40007000
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	42470060 	.word	0x42470060

08003ee4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d101      	bne.n	8003ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e0cc      	b.n	8004092 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ef8:	4b68      	ldr	r3, [pc, #416]	; (800409c <HAL_RCC_ClockConfig+0x1b8>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0307 	and.w	r3, r3, #7
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d90c      	bls.n	8003f20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f06:	4b65      	ldr	r3, [pc, #404]	; (800409c <HAL_RCC_ClockConfig+0x1b8>)
 8003f08:	683a      	ldr	r2, [r7, #0]
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f0e:	4b63      	ldr	r3, [pc, #396]	; (800409c <HAL_RCC_ClockConfig+0x1b8>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0307 	and.w	r3, r3, #7
 8003f16:	683a      	ldr	r2, [r7, #0]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d001      	beq.n	8003f20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e0b8      	b.n	8004092 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d020      	beq.n	8003f6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d005      	beq.n	8003f44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f38:	4b59      	ldr	r3, [pc, #356]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	4a58      	ldr	r2, [pc, #352]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0308 	and.w	r3, r3, #8
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d005      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f50:	4b53      	ldr	r3, [pc, #332]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	4a52      	ldr	r2, [pc, #328]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f5c:	4b50      	ldr	r3, [pc, #320]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	494d      	ldr	r1, [pc, #308]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d044      	beq.n	8004004 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d107      	bne.n	8003f92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f82:	4b47      	ldr	r3, [pc, #284]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d119      	bne.n	8003fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e07f      	b.n	8004092 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d003      	beq.n	8003fa2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f9e:	2b03      	cmp	r3, #3
 8003fa0:	d107      	bne.n	8003fb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa2:	4b3f      	ldr	r3, [pc, #252]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d109      	bne.n	8003fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e06f      	b.n	8004092 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb2:	4b3b      	ldr	r3, [pc, #236]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e067      	b.n	8004092 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fc2:	4b37      	ldr	r3, [pc, #220]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f023 0203 	bic.w	r2, r3, #3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	4934      	ldr	r1, [pc, #208]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fd4:	f7fc fece 	bl	8000d74 <HAL_GetTick>
 8003fd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fda:	e00a      	b.n	8003ff2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fdc:	f7fc feca 	bl	8000d74 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e04f      	b.n	8004092 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff2:	4b2b      	ldr	r3, [pc, #172]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 020c 	and.w	r2, r3, #12
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	429a      	cmp	r2, r3
 8004002:	d1eb      	bne.n	8003fdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004004:	4b25      	ldr	r3, [pc, #148]	; (800409c <HAL_RCC_ClockConfig+0x1b8>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0307 	and.w	r3, r3, #7
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	429a      	cmp	r2, r3
 8004010:	d20c      	bcs.n	800402c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004012:	4b22      	ldr	r3, [pc, #136]	; (800409c <HAL_RCC_ClockConfig+0x1b8>)
 8004014:	683a      	ldr	r2, [r7, #0]
 8004016:	b2d2      	uxtb	r2, r2
 8004018:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800401a:	4b20      	ldr	r3, [pc, #128]	; (800409c <HAL_RCC_ClockConfig+0x1b8>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0307 	and.w	r3, r3, #7
 8004022:	683a      	ldr	r2, [r7, #0]
 8004024:	429a      	cmp	r2, r3
 8004026:	d001      	beq.n	800402c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e032      	b.n	8004092 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b00      	cmp	r3, #0
 8004036:	d008      	beq.n	800404a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004038:	4b19      	ldr	r3, [pc, #100]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	4916      	ldr	r1, [pc, #88]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004046:	4313      	orrs	r3, r2
 8004048:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0308 	and.w	r3, r3, #8
 8004052:	2b00      	cmp	r3, #0
 8004054:	d009      	beq.n	800406a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004056:	4b12      	ldr	r3, [pc, #72]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	490e      	ldr	r1, [pc, #56]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	4313      	orrs	r3, r2
 8004068:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800406a:	f000 f821 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 800406e:	4602      	mov	r2, r0
 8004070:	4b0b      	ldr	r3, [pc, #44]	; (80040a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	091b      	lsrs	r3, r3, #4
 8004076:	f003 030f 	and.w	r3, r3, #15
 800407a:	490a      	ldr	r1, [pc, #40]	; (80040a4 <HAL_RCC_ClockConfig+0x1c0>)
 800407c:	5ccb      	ldrb	r3, [r1, r3]
 800407e:	fa22 f303 	lsr.w	r3, r2, r3
 8004082:	4a09      	ldr	r2, [pc, #36]	; (80040a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004084:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004086:	4b09      	ldr	r3, [pc, #36]	; (80040ac <HAL_RCC_ClockConfig+0x1c8>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4618      	mov	r0, r3
 800408c:	f7fc fe2e 	bl	8000cec <HAL_InitTick>

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	40023c00 	.word	0x40023c00
 80040a0:	40023800 	.word	0x40023800
 80040a4:	08007b44 	.word	0x08007b44
 80040a8:	20000000 	.word	0x20000000
 80040ac:	20000004 	.word	0x20000004

080040b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80040b4:	b084      	sub	sp, #16
 80040b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	607b      	str	r3, [r7, #4]
 80040bc:	2300      	movs	r3, #0
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	2300      	movs	r3, #0
 80040c2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040c8:	4b67      	ldr	r3, [pc, #412]	; (8004268 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f003 030c 	and.w	r3, r3, #12
 80040d0:	2b08      	cmp	r3, #8
 80040d2:	d00d      	beq.n	80040f0 <HAL_RCC_GetSysClockFreq+0x40>
 80040d4:	2b08      	cmp	r3, #8
 80040d6:	f200 80bd 	bhi.w	8004254 <HAL_RCC_GetSysClockFreq+0x1a4>
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d002      	beq.n	80040e4 <HAL_RCC_GetSysClockFreq+0x34>
 80040de:	2b04      	cmp	r3, #4
 80040e0:	d003      	beq.n	80040ea <HAL_RCC_GetSysClockFreq+0x3a>
 80040e2:	e0b7      	b.n	8004254 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040e4:	4b61      	ldr	r3, [pc, #388]	; (800426c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80040e6:	60bb      	str	r3, [r7, #8]
       break;
 80040e8:	e0b7      	b.n	800425a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040ea:	4b61      	ldr	r3, [pc, #388]	; (8004270 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80040ec:	60bb      	str	r3, [r7, #8]
      break;
 80040ee:	e0b4      	b.n	800425a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040f0:	4b5d      	ldr	r3, [pc, #372]	; (8004268 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040f8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040fa:	4b5b      	ldr	r3, [pc, #364]	; (8004268 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d04d      	beq.n	80041a2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004106:	4b58      	ldr	r3, [pc, #352]	; (8004268 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	099b      	lsrs	r3, r3, #6
 800410c:	461a      	mov	r2, r3
 800410e:	f04f 0300 	mov.w	r3, #0
 8004112:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004116:	f04f 0100 	mov.w	r1, #0
 800411a:	ea02 0800 	and.w	r8, r2, r0
 800411e:	ea03 0901 	and.w	r9, r3, r1
 8004122:	4640      	mov	r0, r8
 8004124:	4649      	mov	r1, r9
 8004126:	f04f 0200 	mov.w	r2, #0
 800412a:	f04f 0300 	mov.w	r3, #0
 800412e:	014b      	lsls	r3, r1, #5
 8004130:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004134:	0142      	lsls	r2, r0, #5
 8004136:	4610      	mov	r0, r2
 8004138:	4619      	mov	r1, r3
 800413a:	ebb0 0008 	subs.w	r0, r0, r8
 800413e:	eb61 0109 	sbc.w	r1, r1, r9
 8004142:	f04f 0200 	mov.w	r2, #0
 8004146:	f04f 0300 	mov.w	r3, #0
 800414a:	018b      	lsls	r3, r1, #6
 800414c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004150:	0182      	lsls	r2, r0, #6
 8004152:	1a12      	subs	r2, r2, r0
 8004154:	eb63 0301 	sbc.w	r3, r3, r1
 8004158:	f04f 0000 	mov.w	r0, #0
 800415c:	f04f 0100 	mov.w	r1, #0
 8004160:	00d9      	lsls	r1, r3, #3
 8004162:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004166:	00d0      	lsls	r0, r2, #3
 8004168:	4602      	mov	r2, r0
 800416a:	460b      	mov	r3, r1
 800416c:	eb12 0208 	adds.w	r2, r2, r8
 8004170:	eb43 0309 	adc.w	r3, r3, r9
 8004174:	f04f 0000 	mov.w	r0, #0
 8004178:	f04f 0100 	mov.w	r1, #0
 800417c:	0259      	lsls	r1, r3, #9
 800417e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004182:	0250      	lsls	r0, r2, #9
 8004184:	4602      	mov	r2, r0
 8004186:	460b      	mov	r3, r1
 8004188:	4610      	mov	r0, r2
 800418a:	4619      	mov	r1, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	461a      	mov	r2, r3
 8004190:	f04f 0300 	mov.w	r3, #0
 8004194:	f7fc f818 	bl	80001c8 <__aeabi_uldivmod>
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4613      	mov	r3, r2
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	e04a      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041a2:	4b31      	ldr	r3, [pc, #196]	; (8004268 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	099b      	lsrs	r3, r3, #6
 80041a8:	461a      	mov	r2, r3
 80041aa:	f04f 0300 	mov.w	r3, #0
 80041ae:	f240 10ff 	movw	r0, #511	; 0x1ff
 80041b2:	f04f 0100 	mov.w	r1, #0
 80041b6:	ea02 0400 	and.w	r4, r2, r0
 80041ba:	ea03 0501 	and.w	r5, r3, r1
 80041be:	4620      	mov	r0, r4
 80041c0:	4629      	mov	r1, r5
 80041c2:	f04f 0200 	mov.w	r2, #0
 80041c6:	f04f 0300 	mov.w	r3, #0
 80041ca:	014b      	lsls	r3, r1, #5
 80041cc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80041d0:	0142      	lsls	r2, r0, #5
 80041d2:	4610      	mov	r0, r2
 80041d4:	4619      	mov	r1, r3
 80041d6:	1b00      	subs	r0, r0, r4
 80041d8:	eb61 0105 	sbc.w	r1, r1, r5
 80041dc:	f04f 0200 	mov.w	r2, #0
 80041e0:	f04f 0300 	mov.w	r3, #0
 80041e4:	018b      	lsls	r3, r1, #6
 80041e6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80041ea:	0182      	lsls	r2, r0, #6
 80041ec:	1a12      	subs	r2, r2, r0
 80041ee:	eb63 0301 	sbc.w	r3, r3, r1
 80041f2:	f04f 0000 	mov.w	r0, #0
 80041f6:	f04f 0100 	mov.w	r1, #0
 80041fa:	00d9      	lsls	r1, r3, #3
 80041fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004200:	00d0      	lsls	r0, r2, #3
 8004202:	4602      	mov	r2, r0
 8004204:	460b      	mov	r3, r1
 8004206:	1912      	adds	r2, r2, r4
 8004208:	eb45 0303 	adc.w	r3, r5, r3
 800420c:	f04f 0000 	mov.w	r0, #0
 8004210:	f04f 0100 	mov.w	r1, #0
 8004214:	0299      	lsls	r1, r3, #10
 8004216:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800421a:	0290      	lsls	r0, r2, #10
 800421c:	4602      	mov	r2, r0
 800421e:	460b      	mov	r3, r1
 8004220:	4610      	mov	r0, r2
 8004222:	4619      	mov	r1, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	461a      	mov	r2, r3
 8004228:	f04f 0300 	mov.w	r3, #0
 800422c:	f7fb ffcc 	bl	80001c8 <__aeabi_uldivmod>
 8004230:	4602      	mov	r2, r0
 8004232:	460b      	mov	r3, r1
 8004234:	4613      	mov	r3, r2
 8004236:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004238:	4b0b      	ldr	r3, [pc, #44]	; (8004268 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	0c1b      	lsrs	r3, r3, #16
 800423e:	f003 0303 	and.w	r3, r3, #3
 8004242:	3301      	adds	r3, #1
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004250:	60bb      	str	r3, [r7, #8]
      break;
 8004252:	e002      	b.n	800425a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004254:	4b05      	ldr	r3, [pc, #20]	; (800426c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004256:	60bb      	str	r3, [r7, #8]
      break;
 8004258:	bf00      	nop
    }
  }
  return sysclockfreq;
 800425a:	68bb      	ldr	r3, [r7, #8]
}
 800425c:	4618      	mov	r0, r3
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004266:	bf00      	nop
 8004268:	40023800 	.word	0x40023800
 800426c:	00f42400 	.word	0x00f42400
 8004270:	007a1200 	.word	0x007a1200

08004274 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004274:	b480      	push	{r7}
 8004276:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004278:	4b03      	ldr	r3, [pc, #12]	; (8004288 <HAL_RCC_GetHCLKFreq+0x14>)
 800427a:	681b      	ldr	r3, [r3, #0]
}
 800427c:	4618      	mov	r0, r3
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	20000000 	.word	0x20000000

0800428c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004290:	f7ff fff0 	bl	8004274 <HAL_RCC_GetHCLKFreq>
 8004294:	4602      	mov	r2, r0
 8004296:	4b05      	ldr	r3, [pc, #20]	; (80042ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	0a9b      	lsrs	r3, r3, #10
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	4903      	ldr	r1, [pc, #12]	; (80042b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042a2:	5ccb      	ldrb	r3, [r1, r3]
 80042a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	40023800 	.word	0x40023800
 80042b0:	08007b54 	.word	0x08007b54

080042b4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b086      	sub	sp, #24
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042bc:	2300      	movs	r3, #0
 80042be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0301 	and.w	r3, r3, #1
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d105      	bne.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d035      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80042dc:	4b62      	ldr	r3, [pc, #392]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80042de:	2200      	movs	r2, #0
 80042e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042e2:	f7fc fd47 	bl	8000d74 <HAL_GetTick>
 80042e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80042e8:	e008      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80042ea:	f7fc fd43 	bl	8000d74 <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d901      	bls.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e0b0      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80042fc:	4b5b      	ldr	r3, [pc, #364]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d1f0      	bne.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	019a      	lsls	r2, r3, #6
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	071b      	lsls	r3, r3, #28
 8004314:	4955      	ldr	r1, [pc, #340]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004316:	4313      	orrs	r3, r2
 8004318:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800431c:	4b52      	ldr	r3, [pc, #328]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800431e:	2201      	movs	r2, #1
 8004320:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004322:	f7fc fd27 	bl	8000d74 <HAL_GetTick>
 8004326:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004328:	e008      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800432a:	f7fc fd23 	bl	8000d74 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d901      	bls.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e090      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800433c:	4b4b      	ldr	r3, [pc, #300]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0f0      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b00      	cmp	r3, #0
 8004352:	f000 8083 	beq.w	800445c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004356:	2300      	movs	r3, #0
 8004358:	60fb      	str	r3, [r7, #12]
 800435a:	4b44      	ldr	r3, [pc, #272]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800435c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435e:	4a43      	ldr	r2, [pc, #268]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004364:	6413      	str	r3, [r2, #64]	; 0x40
 8004366:	4b41      	ldr	r3, [pc, #260]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800436e:	60fb      	str	r3, [r7, #12]
 8004370:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004372:	4b3f      	ldr	r3, [pc, #252]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a3e      	ldr	r2, [pc, #248]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800437c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800437e:	f7fc fcf9 	bl	8000d74 <HAL_GetTick>
 8004382:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004384:	e008      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004386:	f7fc fcf5 	bl	8000d74 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	2b02      	cmp	r3, #2
 8004392:	d901      	bls.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e062      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004398:	4b35      	ldr	r3, [pc, #212]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0f0      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043a4:	4b31      	ldr	r3, [pc, #196]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ac:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d02f      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d028      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043c2:	4b2a      	ldr	r3, [pc, #168]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043ca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043cc:	4b29      	ldr	r3, [pc, #164]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80043ce:	2201      	movs	r2, #1
 80043d0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043d2:	4b28      	ldr	r3, [pc, #160]	; (8004474 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80043d8:	4a24      	ldr	r2, [pc, #144]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80043de:	4b23      	ldr	r3, [pc, #140]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d114      	bne.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80043ea:	f7fc fcc3 	bl	8000d74 <HAL_GetTick>
 80043ee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043f0:	e00a      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043f2:	f7fc fcbf 	bl	8000d74 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004400:	4293      	cmp	r3, r2
 8004402:	d901      	bls.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e02a      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004408:	4b18      	ldr	r3, [pc, #96]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800440a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800440c:	f003 0302 	and.w	r3, r3, #2
 8004410:	2b00      	cmp	r3, #0
 8004412:	d0ee      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800441c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004420:	d10d      	bne.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004422:	4b12      	ldr	r3, [pc, #72]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004432:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004436:	490d      	ldr	r1, [pc, #52]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004438:	4313      	orrs	r3, r2
 800443a:	608b      	str	r3, [r1, #8]
 800443c:	e005      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800443e:	4b0b      	ldr	r3, [pc, #44]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	4a0a      	ldr	r2, [pc, #40]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004444:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004448:	6093      	str	r3, [r2, #8]
 800444a:	4b08      	ldr	r3, [pc, #32]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800444c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004456:	4905      	ldr	r1, [pc, #20]	; (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004458:	4313      	orrs	r3, r2
 800445a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3718      	adds	r7, #24
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	42470068 	.word	0x42470068
 800446c:	40023800 	.word	0x40023800
 8004470:	40007000 	.word	0x40007000
 8004474:	42470e40 	.word	0x42470e40

08004478 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004478:	b480      	push	{r7}
 800447a:	b087      	sub	sp, #28
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004484:	2300      	movs	r3, #0
 8004486:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004488:	2300      	movs	r3, #0
 800448a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800448c:	2300      	movs	r3, #0
 800448e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b01      	cmp	r3, #1
 8004494:	d13e      	bne.n	8004514 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004496:	4b23      	ldr	r3, [pc, #140]	; (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800449e:	60fb      	str	r3, [r7, #12]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d005      	beq.n	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d12f      	bne.n	800450c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80044ac:	4b1e      	ldr	r3, [pc, #120]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80044ae:	617b      	str	r3, [r7, #20]
          break;
 80044b0:	e02f      	b.n	8004512 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80044b2:	4b1c      	ldr	r3, [pc, #112]	; (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044be:	d108      	bne.n	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80044c0:	4b18      	ldr	r3, [pc, #96]	; (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044c8:	4a18      	ldr	r2, [pc, #96]	; (800452c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80044ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ce:	613b      	str	r3, [r7, #16]
 80044d0:	e007      	b.n	80044e2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80044d2:	4b14      	ldr	r3, [pc, #80]	; (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044da:	4a15      	ldr	r2, [pc, #84]	; (8004530 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80044dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e0:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80044e2:	4b10      	ldr	r3, [pc, #64]	; (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80044e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044e8:	099b      	lsrs	r3, r3, #6
 80044ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	fb02 f303 	mul.w	r3, r2, r3
 80044f4:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80044f6:	4b0b      	ldr	r3, [pc, #44]	; (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80044f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044fc:	0f1b      	lsrs	r3, r3, #28
 80044fe:	f003 0307 	and.w	r3, r3, #7
 8004502:	68ba      	ldr	r2, [r7, #8]
 8004504:	fbb2 f3f3 	udiv	r3, r2, r3
 8004508:	617b      	str	r3, [r7, #20]
          break;
 800450a:	e002      	b.n	8004512 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800450c:	2300      	movs	r3, #0
 800450e:	617b      	str	r3, [r7, #20]
          break;
 8004510:	bf00      	nop
        }
      }
      break;
 8004512:	bf00      	nop
    }
  }
  return frequency;
 8004514:	697b      	ldr	r3, [r7, #20]
}
 8004516:	4618      	mov	r0, r3
 8004518:	371c      	adds	r7, #28
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	40023800 	.word	0x40023800
 8004528:	00bb8000 	.word	0x00bb8000
 800452c:	007a1200 	.word	0x007a1200
 8004530:	00f42400 	.word	0x00f42400

08004534 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e07b      	b.n	800463e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800454a:	2b00      	cmp	r3, #0
 800454c:	d108      	bne.n	8004560 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004556:	d009      	beq.n	800456c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	61da      	str	r2, [r3, #28]
 800455e:	e005      	b.n	800456c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b00      	cmp	r3, #0
 800457c:	d106      	bne.n	800458c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f7fc faa0 	bl	8000acc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2202      	movs	r2, #2
 8004590:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80045b4:	431a      	orrs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045be:	431a      	orrs	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	f003 0302 	and.w	r3, r3, #2
 80045c8:	431a      	orrs	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	431a      	orrs	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045dc:	431a      	orrs	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045e6:	431a      	orrs	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045f0:	ea42 0103 	orr.w	r1, r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	430a      	orrs	r2, r1
 8004602:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	0c1b      	lsrs	r3, r3, #16
 800460a:	f003 0104 	and.w	r1, r3, #4
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	f003 0210 	and.w	r2, r3, #16
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	430a      	orrs	r2, r1
 800461c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	69da      	ldr	r2, [r3, #28]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800462c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004646:	b084      	sub	sp, #16
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	f107 001c 	add.w	r0, r7, #28
 8004654:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800465a:	2b01      	cmp	r3, #1
 800465c:	d122      	bne.n	80046a4 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004662:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004672:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004686:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004688:	2b01      	cmp	r3, #1
 800468a:	d105      	bne.n	8004698 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 f949 	bl	8004930 <USB_CoreReset>
 800469e:	4603      	mov	r3, r0
 80046a0:	73fb      	strb	r3, [r7, #15]
 80046a2:	e01a      	b.n	80046da <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 f93d 	bl	8004930 <USB_CoreReset>
 80046b6:	4603      	mov	r3, r0
 80046b8:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80046ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d106      	bne.n	80046ce <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	639a      	str	r2, [r3, #56]	; 0x38
 80046cc:	e005      	b.n	80046da <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80046da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d10b      	bne.n	80046f8 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f043 0206 	orr.w	r2, r3, #6
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f043 0220 	orr.w	r2, r3, #32
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80046f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3710      	adds	r7, #16
 80046fe:	46bd      	mov	sp, r7
 8004700:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004704:	b004      	add	sp, #16
 8004706:	4770      	bx	lr

08004708 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f043 0201 	orr.w	r2, r3, #1
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	370c      	adds	r7, #12
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr

0800472a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800472a:	b480      	push	{r7}
 800472c:	b083      	sub	sp, #12
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f023 0201 	bic.w	r2, r3, #1
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	460b      	mov	r3, r1
 8004756:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004764:	78fb      	ldrb	r3, [r7, #3]
 8004766:	2b01      	cmp	r3, #1
 8004768:	d106      	bne.n	8004778 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	60da      	str	r2, [r3, #12]
 8004776:	e00b      	b.n	8004790 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004778:	78fb      	ldrb	r3, [r7, #3]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d106      	bne.n	800478c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	60da      	str	r2, [r3, #12]
 800478a:	e001      	b.n	8004790 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e003      	b.n	8004798 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004790:	2032      	movs	r0, #50	; 0x32
 8004792:	f7fc fafb 	bl	8000d8c <HAL_Delay>

  return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3708      	adds	r7, #8
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80047aa:	2300      	movs	r3, #0
 80047ac:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	019b      	lsls	r3, r3, #6
 80047b2:	f043 0220 	orr.w	r2, r3, #32
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	3301      	adds	r3, #1
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	4a09      	ldr	r2, [pc, #36]	; (80047e8 <USB_FlushTxFifo+0x48>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d901      	bls.n	80047cc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e006      	b.n	80047da <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	f003 0320 	and.w	r3, r3, #32
 80047d4:	2b20      	cmp	r3, #32
 80047d6:	d0f0      	beq.n	80047ba <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3714      	adds	r7, #20
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
 80047e6:	bf00      	nop
 80047e8:	00030d40 	.word	0x00030d40

080047ec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80047f4:	2300      	movs	r3, #0
 80047f6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2210      	movs	r2, #16
 80047fc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	3301      	adds	r3, #1
 8004802:	60fb      	str	r3, [r7, #12]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	4a09      	ldr	r2, [pc, #36]	; (800482c <USB_FlushRxFifo+0x40>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d901      	bls.n	8004810 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e006      	b.n	800481e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	f003 0310 	and.w	r3, r3, #16
 8004818:	2b10      	cmp	r3, #16
 800481a:	d0f0      	beq.n	80047fe <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3714      	adds	r7, #20
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	00030d40 	.word	0x00030d40

08004830 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004830:	b480      	push	{r7}
 8004832:	b089      	sub	sp, #36	; 0x24
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	4611      	mov	r1, r2
 800483c:	461a      	mov	r2, r3
 800483e:	460b      	mov	r3, r1
 8004840:	71fb      	strb	r3, [r7, #7]
 8004842:	4613      	mov	r3, r2
 8004844:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800484e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004852:	2b00      	cmp	r3, #0
 8004854:	d11a      	bne.n	800488c <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004856:	88bb      	ldrh	r3, [r7, #4]
 8004858:	3303      	adds	r3, #3
 800485a:	089b      	lsrs	r3, r3, #2
 800485c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800485e:	2300      	movs	r3, #0
 8004860:	61bb      	str	r3, [r7, #24]
 8004862:	e00f      	b.n	8004884 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004864:	79fb      	ldrb	r3, [r7, #7]
 8004866:	031a      	lsls	r2, r3, #12
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	4413      	add	r3, r2
 800486c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004870:	461a      	mov	r2, r3
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	3304      	adds	r3, #4
 800487c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	3301      	adds	r3, #1
 8004882:	61bb      	str	r3, [r7, #24]
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	429a      	cmp	r2, r3
 800488a:	d3eb      	bcc.n	8004864 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3724      	adds	r7, #36	; 0x24
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr

0800489a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800489a:	b480      	push	{r7}
 800489c:	b089      	sub	sp, #36	; 0x24
 800489e:	af00      	add	r7, sp, #0
 80048a0:	60f8      	str	r0, [r7, #12]
 80048a2:	60b9      	str	r1, [r7, #8]
 80048a4:	4613      	mov	r3, r2
 80048a6:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80048b0:	88fb      	ldrh	r3, [r7, #6]
 80048b2:	3303      	adds	r3, #3
 80048b4:	089b      	lsrs	r3, r3, #2
 80048b6:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80048b8:	2300      	movs	r3, #0
 80048ba:	61bb      	str	r3, [r7, #24]
 80048bc:	e00b      	b.n	80048d6 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	601a      	str	r2, [r3, #0]
    pDest++;
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	3304      	adds	r3, #4
 80048ce:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	3301      	adds	r3, #1
 80048d4:	61bb      	str	r3, [r7, #24]
 80048d6:	69ba      	ldr	r2, [r7, #24]
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	429a      	cmp	r2, r3
 80048dc:	d3ef      	bcc.n	80048be <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80048de:	69fb      	ldr	r3, [r7, #28]
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3724      	adds	r7, #36	; 0x24
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	4013      	ands	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004904:	68fb      	ldr	r3, [r7, #12]
}
 8004906:	4618      	mov	r0, r3
 8004908:	3714      	adds	r7, #20
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004912:	b480      	push	{r7}
 8004914:	b083      	sub	sp, #12
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	f003 0301 	and.w	r3, r3, #1
}
 8004922:	4618      	mov	r0, r3
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
	...

08004930 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8004938:	2300      	movs	r3, #0
 800493a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	3301      	adds	r3, #1
 8004940:	60fb      	str	r3, [r7, #12]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	4a13      	ldr	r2, [pc, #76]	; (8004994 <USB_CoreReset+0x64>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d901      	bls.n	800494e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e01b      	b.n	8004986 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	2b00      	cmp	r3, #0
 8004954:	daf2      	bge.n	800493c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004956:	2300      	movs	r3, #0
 8004958:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	f043 0201 	orr.w	r2, r3, #1
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	3301      	adds	r3, #1
 800496a:	60fb      	str	r3, [r7, #12]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	4a09      	ldr	r2, [pc, #36]	; (8004994 <USB_CoreReset+0x64>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d901      	bls.n	8004978 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e006      	b.n	8004986 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	691b      	ldr	r3, [r3, #16]
 800497c:	f003 0301 	and.w	r3, r3, #1
 8004980:	2b01      	cmp	r3, #1
 8004982:	d0f0      	beq.n	8004966 <USB_CoreReset+0x36>

  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	00030d40 	.word	0x00030d40

08004998 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004998:	b084      	sub	sp, #16
 800499a:	b580      	push	{r7, lr}
 800499c:	b084      	sub	sp, #16
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
 80049a2:	f107 001c 	add.w	r0, r7, #28
 80049a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80049b4:	461a      	mov	r2, r3
 80049b6:	2300      	movs	r3, #0
 80049b8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ca:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d018      	beq.n	8004a1c <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80049ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d10a      	bne.n	8004a06 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68ba      	ldr	r2, [r7, #8]
 80049fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049fe:	f043 0304 	orr.w	r3, r3, #4
 8004a02:	6013      	str	r3, [r2, #0]
 8004a04:	e014      	b.n	8004a30 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a14:	f023 0304 	bic.w	r3, r3, #4
 8004a18:	6013      	str	r3, [r2, #0]
 8004a1a:	e009      	b.n	8004a30 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a2a:	f023 0304 	bic.w	r3, r3, #4
 8004a2e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004a30:	2110      	movs	r1, #16
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f7ff feb4 	bl	80047a0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f7ff fed7 	bl	80047ec <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60fb      	str	r3, [r7, #12]
 8004a42:	e015      	b.n	8004a70 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	015a      	lsls	r2, r3, #5
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	4413      	add	r3, r2
 8004a4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a50:	461a      	mov	r2, r3
 8004a52:	f04f 33ff 	mov.w	r3, #4294967295
 8004a56:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	015a      	lsls	r2, r3, #5
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	4413      	add	r3, r2
 8004a60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a64:	461a      	mov	r2, r3
 8004a66:	2300      	movs	r3, #0
 8004a68:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	60fb      	str	r3, [r7, #12]
 8004a70:	6a3b      	ldr	r3, [r7, #32]
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d3e5      	bcc.n	8004a44 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8004a78:	2101      	movs	r1, #1
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 f8ac 	bl	8004bd8 <USB_DriveVbus>

  HAL_Delay(200U);
 8004a80:	20c8      	movs	r0, #200	; 0xc8
 8004a82:	f7fc f983 	bl	8000d8c <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a92:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d00b      	beq.n	8004ab8 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004aa6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a14      	ldr	r2, [pc, #80]	; (8004afc <USB_HostInit+0x164>)
 8004aac:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a13      	ldr	r2, [pc, #76]	; (8004b00 <USB_HostInit+0x168>)
 8004ab2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004ab6:	e009      	b.n	8004acc <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2280      	movs	r2, #128	; 0x80
 8004abc:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a10      	ldr	r2, [pc, #64]	; (8004b04 <USB_HostInit+0x16c>)
 8004ac2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a10      	ldr	r2, [pc, #64]	; (8004b08 <USB_HostInit+0x170>)
 8004ac8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d105      	bne.n	8004ade <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	699b      	ldr	r3, [r3, #24]
 8004ad6:	f043 0210 	orr.w	r2, r3, #16
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	699a      	ldr	r2, [r3, #24]
 8004ae2:	4b0a      	ldr	r3, [pc, #40]	; (8004b0c <USB_HostInit+0x174>)
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004af6:	b004      	add	sp, #16
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	01000200 	.word	0x01000200
 8004b00:	00e00300 	.word	0x00e00300
 8004b04:	00600080 	.word	0x00600080
 8004b08:	004000e0 	.word	0x004000e0
 8004b0c:	a3200008 	.word	0xa3200008

08004b10 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b2e:	f023 0303 	bic.w	r3, r3, #3
 8004b32:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	78fb      	ldrb	r3, [r7, #3]
 8004b3e:	f003 0303 	and.w	r3, r3, #3
 8004b42:	68f9      	ldr	r1, [r7, #12]
 8004b44:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004b4c:	78fb      	ldrb	r3, [r7, #3]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d107      	bne.n	8004b62 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b58:	461a      	mov	r2, r3
 8004b5a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004b5e:	6053      	str	r3, [r2, #4]
 8004b60:	e009      	b.n	8004b76 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004b62:	78fb      	ldrb	r3, [r7, #3]
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d106      	bne.n	8004b76 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b6e:	461a      	mov	r2, r3
 8004b70:	f241 7370 	movw	r3, #6000	; 0x1770
 8004b74:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004ba4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004bae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bb2:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004bb4:	2064      	movs	r0, #100	; 0x64
 8004bb6:	f7fc f8e9 	bl	8000d8c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	68fa      	ldr	r2, [r7, #12]
 8004bbe:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004bc2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bc6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004bc8:	200a      	movs	r0, #10
 8004bca:	f7fc f8df 	bl	8000d8c <HAL_Delay>

  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	460b      	mov	r3, r1
 8004be2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004be8:	2300      	movs	r3, #0
 8004bea:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004bfc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d109      	bne.n	8004c1c <USB_DriveVbus+0x44>
 8004c08:	78fb      	ldrb	r3, [r7, #3]
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d106      	bne.n	8004c1c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004c16:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c1a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c26:	d109      	bne.n	8004c3c <USB_DriveVbus+0x64>
 8004c28:	78fb      	ldrb	r3, [r7, #3]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d106      	bne.n	8004c3c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004c36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c3a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3714      	adds	r7, #20
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr

08004c4a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	b085      	sub	sp, #20
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004c56:	2300      	movs	r3, #0
 8004c58:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	0c5b      	lsrs	r3, r3, #17
 8004c68:	f003 0303 	and.w	r3, r3, #3
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3714      	adds	r7, #20
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	b29b      	uxth	r3, r3
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
	...

08004c9c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b088      	sub	sp, #32
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	4608      	mov	r0, r1
 8004ca6:	4611      	mov	r1, r2
 8004ca8:	461a      	mov	r2, r3
 8004caa:	4603      	mov	r3, r0
 8004cac:	70fb      	strb	r3, [r7, #3]
 8004cae:	460b      	mov	r3, r1
 8004cb0:	70bb      	strb	r3, [r7, #2]
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004cbe:	78fb      	ldrb	r3, [r7, #3]
 8004cc0:	015a      	lsls	r2, r3, #5
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cca:	461a      	mov	r2, r3
 8004ccc:	f04f 33ff 	mov.w	r3, #4294967295
 8004cd0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004cd2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004cd6:	2b03      	cmp	r3, #3
 8004cd8:	d87e      	bhi.n	8004dd8 <USB_HC_Init+0x13c>
 8004cda:	a201      	add	r2, pc, #4	; (adr r2, 8004ce0 <USB_HC_Init+0x44>)
 8004cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce0:	08004cf1 	.word	0x08004cf1
 8004ce4:	08004d9b 	.word	0x08004d9b
 8004ce8:	08004cf1 	.word	0x08004cf1
 8004cec:	08004d5d 	.word	0x08004d5d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004cf0:	78fb      	ldrb	r3, [r7, #3]
 8004cf2:	015a      	lsls	r2, r3, #5
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	f240 439d 	movw	r3, #1181	; 0x49d
 8004d02:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004d04:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	da10      	bge.n	8004d2e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004d0c:	78fb      	ldrb	r3, [r7, #3]
 8004d0e:	015a      	lsls	r2, r3, #5
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	78fa      	ldrb	r2, [r7, #3]
 8004d1c:	0151      	lsls	r1, r2, #5
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	440a      	add	r2, r1
 8004d22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d2a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8004d2c:	e057      	b.n	8004dde <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d051      	beq.n	8004dde <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8004d3a:	78fb      	ldrb	r3, [r7, #3]
 8004d3c:	015a      	lsls	r2, r3, #5
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	4413      	add	r3, r2
 8004d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	78fa      	ldrb	r2, [r7, #3]
 8004d4a:	0151      	lsls	r1, r2, #5
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	440a      	add	r2, r1
 8004d50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d54:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004d58:	60d3      	str	r3, [r2, #12]
      break;
 8004d5a:	e040      	b.n	8004dde <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004d5c:	78fb      	ldrb	r3, [r7, #3]
 8004d5e:	015a      	lsls	r2, r3, #5
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	4413      	add	r3, r2
 8004d64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d68:	461a      	mov	r2, r3
 8004d6a:	f240 639d 	movw	r3, #1693	; 0x69d
 8004d6e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004d70:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	da34      	bge.n	8004de2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004d78:	78fb      	ldrb	r3, [r7, #3]
 8004d7a:	015a      	lsls	r2, r3, #5
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	4413      	add	r3, r2
 8004d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	78fa      	ldrb	r2, [r7, #3]
 8004d88:	0151      	lsls	r1, r2, #5
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	440a      	add	r2, r1
 8004d8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d96:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004d98:	e023      	b.n	8004de2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004d9a:	78fb      	ldrb	r3, [r7, #3]
 8004d9c:	015a      	lsls	r2, r3, #5
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	4413      	add	r3, r2
 8004da2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004da6:	461a      	mov	r2, r3
 8004da8:	f240 2325 	movw	r3, #549	; 0x225
 8004dac:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004dae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	da17      	bge.n	8004de6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004db6:	78fb      	ldrb	r3, [r7, #3]
 8004db8:	015a      	lsls	r2, r3, #5
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	78fa      	ldrb	r2, [r7, #3]
 8004dc6:	0151      	lsls	r1, r2, #5
 8004dc8:	693a      	ldr	r2, [r7, #16]
 8004dca:	440a      	add	r2, r1
 8004dcc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004dd0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004dd4:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004dd6:	e006      	b.n	8004de6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	77fb      	strb	r3, [r7, #31]
      break;
 8004ddc:	e004      	b.n	8004de8 <USB_HC_Init+0x14c>
      break;
 8004dde:	bf00      	nop
 8004de0:	e002      	b.n	8004de8 <USB_HC_Init+0x14c>
      break;
 8004de2:	bf00      	nop
 8004de4:	e000      	b.n	8004de8 <USB_HC_Init+0x14c>
      break;
 8004de6:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dee:	699a      	ldr	r2, [r3, #24]
 8004df0:	78fb      	ldrb	r3, [r7, #3]
 8004df2:	f003 030f 	and.w	r3, r3, #15
 8004df6:	2101      	movs	r1, #1
 8004df8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dfc:	6939      	ldr	r1, [r7, #16]
 8004dfe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004e02:	4313      	orrs	r3, r2
 8004e04:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004e12:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	da03      	bge.n	8004e22 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004e1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e1e:	61bb      	str	r3, [r7, #24]
 8004e20:	e001      	b.n	8004e26 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f7ff ff0f 	bl	8004c4a <USB_GetHostSpeed>
 8004e2c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004e2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d106      	bne.n	8004e44 <USB_HC_Init+0x1a8>
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d003      	beq.n	8004e44 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004e3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e40:	617b      	str	r3, [r7, #20]
 8004e42:	e001      	b.n	8004e48 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004e44:	2300      	movs	r3, #0
 8004e46:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e48:	787b      	ldrb	r3, [r7, #1]
 8004e4a:	059b      	lsls	r3, r3, #22
 8004e4c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004e50:	78bb      	ldrb	r3, [r7, #2]
 8004e52:	02db      	lsls	r3, r3, #11
 8004e54:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e58:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004e5a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004e5e:	049b      	lsls	r3, r3, #18
 8004e60:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004e64:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e66:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004e68:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004e6c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e72:	78fb      	ldrb	r3, [r7, #3]
 8004e74:	0159      	lsls	r1, r3, #5
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	440b      	add	r3, r1
 8004e7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e7e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e84:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8004e86:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004e8a:	2b03      	cmp	r3, #3
 8004e8c:	d10f      	bne.n	8004eae <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8004e8e:	78fb      	ldrb	r3, [r7, #3]
 8004e90:	015a      	lsls	r2, r3, #5
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	4413      	add	r3, r2
 8004e96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	78fa      	ldrb	r2, [r7, #3]
 8004e9e:	0151      	lsls	r1, r2, #5
 8004ea0:	693a      	ldr	r2, [r7, #16]
 8004ea2:	440a      	add	r2, r1
 8004ea4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ea8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004eac:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004eae:	7ffb      	ldrb	r3, [r7, #31]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3720      	adds	r7, #32
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b08c      	sub	sp, #48	; 0x30
 8004ebc:	af02      	add	r7, sp, #8
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	785b      	ldrb	r3, [r3, #1]
 8004ece:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004ed0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ed4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d02d      	beq.n	8004f3e <USB_HC_StartXfer+0x86>
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	791b      	ldrb	r3, [r3, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d129      	bne.n	8004f3e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8004eea:	79fb      	ldrb	r3, [r7, #7]
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d117      	bne.n	8004f20 <USB_HC_StartXfer+0x68>
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	79db      	ldrb	r3, [r3, #7]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d003      	beq.n	8004f00 <USB_HC_StartXfer+0x48>
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	79db      	ldrb	r3, [r3, #7]
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d10f      	bne.n	8004f20 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	015a      	lsls	r2, r3, #5
 8004f04:	6a3b      	ldr	r3, [r7, #32]
 8004f06:	4413      	add	r3, r2
 8004f08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	69fa      	ldr	r2, [r7, #28]
 8004f10:	0151      	lsls	r1, r2, #5
 8004f12:	6a3a      	ldr	r2, [r7, #32]
 8004f14:	440a      	add	r2, r1
 8004f16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f1e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8004f20:	79fb      	ldrb	r3, [r7, #7]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10b      	bne.n	8004f3e <USB_HC_StartXfer+0x86>
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	795b      	ldrb	r3, [r3, #5]
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d107      	bne.n	8004f3e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	785b      	ldrb	r3, [r3, #1]
 8004f32:	4619      	mov	r1, r3
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f000 fa2f 	bl	8005398 <USB_DoPing>
      return HAL_OK;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	e0f8      	b.n	8005130 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d018      	beq.n	8004f78 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	8912      	ldrh	r2, [r2, #8]
 8004f4e:	4413      	add	r3, r2
 8004f50:	3b01      	subs	r3, #1
 8004f52:	68ba      	ldr	r2, [r7, #8]
 8004f54:	8912      	ldrh	r2, [r2, #8]
 8004f56:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f5a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004f5c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004f5e:	8b7b      	ldrh	r3, [r7, #26]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d90b      	bls.n	8004f7c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8004f64:	8b7b      	ldrh	r3, [r7, #26]
 8004f66:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004f68:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f6a:	68ba      	ldr	r2, [r7, #8]
 8004f6c:	8912      	ldrh	r2, [r2, #8]
 8004f6e:	fb02 f203 	mul.w	r2, r2, r3
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	611a      	str	r2, [r3, #16]
 8004f76:	e001      	b.n	8004f7c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	78db      	ldrb	r3, [r3, #3]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d007      	beq.n	8004f94 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004f84:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	8912      	ldrh	r2, [r2, #8]
 8004f8a:	fb02 f203 	mul.w	r2, r2, r3
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	611a      	str	r2, [r3, #16]
 8004f92:	e003      	b.n	8004f9c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	695a      	ldr	r2, [r3, #20]
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004fa4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004fa6:	04d9      	lsls	r1, r3, #19
 8004fa8:	4b63      	ldr	r3, [pc, #396]	; (8005138 <USB_HC_StartXfer+0x280>)
 8004faa:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004fac:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	7a9b      	ldrb	r3, [r3, #10]
 8004fb2:	075b      	lsls	r3, r3, #29
 8004fb4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004fb8:	69f9      	ldr	r1, [r7, #28]
 8004fba:	0148      	lsls	r0, r1, #5
 8004fbc:	6a39      	ldr	r1, [r7, #32]
 8004fbe:	4401      	add	r1, r0
 8004fc0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004fc4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004fc6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8004fc8:	79fb      	ldrb	r3, [r7, #7]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d009      	beq.n	8004fe2 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	68d9      	ldr	r1, [r3, #12]
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	015a      	lsls	r2, r3, #5
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	4413      	add	r3, r2
 8004fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fde:	460a      	mov	r2, r1
 8004fe0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004fe2:	6a3b      	ldr	r3, [r7, #32]
 8004fe4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	bf0c      	ite	eq
 8004ff2:	2301      	moveq	r3, #1
 8004ff4:	2300      	movne	r3, #0
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	015a      	lsls	r2, r3, #5
 8004ffe:	6a3b      	ldr	r3, [r7, #32]
 8005000:	4413      	add	r3, r2
 8005002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	69fa      	ldr	r2, [r7, #28]
 800500a:	0151      	lsls	r1, r2, #5
 800500c:	6a3a      	ldr	r2, [r7, #32]
 800500e:	440a      	add	r2, r1
 8005010:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005014:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005018:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	015a      	lsls	r2, r3, #5
 800501e:	6a3b      	ldr	r3, [r7, #32]
 8005020:	4413      	add	r3, r2
 8005022:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	7e7b      	ldrb	r3, [r7, #25]
 800502a:	075b      	lsls	r3, r3, #29
 800502c:	69f9      	ldr	r1, [r7, #28]
 800502e:	0148      	lsls	r0, r1, #5
 8005030:	6a39      	ldr	r1, [r7, #32]
 8005032:	4401      	add	r1, r0
 8005034:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005038:	4313      	orrs	r3, r2
 800503a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	015a      	lsls	r2, r3, #5
 8005040:	6a3b      	ldr	r3, [r7, #32]
 8005042:	4413      	add	r3, r2
 8005044:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005052:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	78db      	ldrb	r3, [r3, #3]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d004      	beq.n	8005066 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005062:	613b      	str	r3, [r7, #16]
 8005064:	e003      	b.n	800506e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800506c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005074:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	015a      	lsls	r2, r3, #5
 800507a:	6a3b      	ldr	r3, [r7, #32]
 800507c:	4413      	add	r3, r2
 800507e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005082:	461a      	mov	r2, r3
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800508e:	2300      	movs	r3, #0
 8005090:	e04e      	b.n	8005130 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	78db      	ldrb	r3, [r3, #3]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d149      	bne.n	800512e <USB_HC_StartXfer+0x276>
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	695b      	ldr	r3, [r3, #20]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d045      	beq.n	800512e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	79db      	ldrb	r3, [r3, #7]
 80050a6:	2b03      	cmp	r3, #3
 80050a8:	d830      	bhi.n	800510c <USB_HC_StartXfer+0x254>
 80050aa:	a201      	add	r2, pc, #4	; (adr r2, 80050b0 <USB_HC_StartXfer+0x1f8>)
 80050ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050b0:	080050c1 	.word	0x080050c1
 80050b4:	080050e5 	.word	0x080050e5
 80050b8:	080050c1 	.word	0x080050c1
 80050bc:	080050e5 	.word	0x080050e5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	695b      	ldr	r3, [r3, #20]
 80050c4:	3303      	adds	r3, #3
 80050c6:	089b      	lsrs	r3, r3, #2
 80050c8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80050ca:	8afa      	ldrh	r2, [r7, #22]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d91c      	bls.n	8005110 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	f043 0220 	orr.w	r2, r3, #32
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	619a      	str	r2, [r3, #24]
        }
        break;
 80050e2:	e015      	b.n	8005110 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	695b      	ldr	r3, [r3, #20]
 80050e8:	3303      	adds	r3, #3
 80050ea:	089b      	lsrs	r3, r3, #2
 80050ec:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80050ee:	8afa      	ldrh	r2, [r7, #22]
 80050f0:	6a3b      	ldr	r3, [r7, #32]
 80050f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d90a      	bls.n	8005114 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	619a      	str	r2, [r3, #24]
        }
        break;
 800510a:	e003      	b.n	8005114 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800510c:	bf00      	nop
 800510e:	e002      	b.n	8005116 <USB_HC_StartXfer+0x25e>
        break;
 8005110:	bf00      	nop
 8005112:	e000      	b.n	8005116 <USB_HC_StartXfer+0x25e>
        break;
 8005114:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	68d9      	ldr	r1, [r3, #12]
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	785a      	ldrb	r2, [r3, #1]
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	695b      	ldr	r3, [r3, #20]
 8005122:	b29b      	uxth	r3, r3
 8005124:	2000      	movs	r0, #0
 8005126:	9000      	str	r0, [sp, #0]
 8005128:	68f8      	ldr	r0, [r7, #12]
 800512a:	f7ff fb81 	bl	8004830 <USB_WritePacket>
  }

  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	3728      	adds	r7, #40	; 0x28
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	1ff80000 	.word	0x1ff80000

0800513c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800514e:	695b      	ldr	r3, [r3, #20]
 8005150:	b29b      	uxth	r3, r3
}
 8005152:	4618      	mov	r0, r3
 8005154:	3714      	adds	r7, #20
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr

0800515e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800515e:	b480      	push	{r7}
 8005160:	b089      	sub	sp, #36	; 0x24
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
 8005166:	460b      	mov	r3, r1
 8005168:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800516e:	78fb      	ldrb	r3, [r7, #3]
 8005170:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8005172:	2300      	movs	r3, #0
 8005174:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	015a      	lsls	r2, r3, #5
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	4413      	add	r3, r2
 800517e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	0c9b      	lsrs	r3, r3, #18
 8005186:	f003 0303 	and.w	r3, r3, #3
 800518a:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	015a      	lsls	r2, r3, #5
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	4413      	add	r3, r2
 8005194:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	0fdb      	lsrs	r3, r3, #31
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	f003 0320 	and.w	r3, r3, #32
 80051aa:	2b20      	cmp	r3, #32
 80051ac:	d104      	bne.n	80051b8 <USB_HC_Halt+0x5a>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80051b4:	2300      	movs	r3, #0
 80051b6:	e0e8      	b.n	800538a <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d002      	beq.n	80051c4 <USB_HC_Halt+0x66>
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d173      	bne.n	80052ac <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	015a      	lsls	r2, r3, #5
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	4413      	add	r3, r2
 80051cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	0151      	lsls	r1, r2, #5
 80051d6:	69ba      	ldr	r2, [r7, #24]
 80051d8:	440a      	add	r2, r1
 80051da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051e2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f003 0320 	and.w	r3, r3, #32
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	f040 80cb 	bne.w	8005388 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d143      	bne.n	8005286 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	015a      	lsls	r2, r3, #5
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	4413      	add	r3, r2
 8005206:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	0151      	lsls	r1, r2, #5
 8005210:	69ba      	ldr	r2, [r7, #24]
 8005212:	440a      	add	r2, r1
 8005214:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005218:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800521c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	015a      	lsls	r2, r3, #5
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	4413      	add	r3, r2
 8005226:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	697a      	ldr	r2, [r7, #20]
 800522e:	0151      	lsls	r1, r2, #5
 8005230:	69ba      	ldr	r2, [r7, #24]
 8005232:	440a      	add	r2, r1
 8005234:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005238:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800523c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	015a      	lsls	r2, r3, #5
 8005242:	69bb      	ldr	r3, [r7, #24]
 8005244:	4413      	add	r3, r2
 8005246:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	0151      	lsls	r1, r2, #5
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	440a      	add	r2, r1
 8005254:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005258:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800525c:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	3301      	adds	r3, #1
 8005262:	61fb      	str	r3, [r7, #28]
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800526a:	d81d      	bhi.n	80052a8 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	015a      	lsls	r2, r3, #5
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	4413      	add	r3, r2
 8005274:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800527e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005282:	d0ec      	beq.n	800525e <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005284:	e080      	b.n	8005388 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	015a      	lsls	r2, r3, #5
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	4413      	add	r3, r2
 800528e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	697a      	ldr	r2, [r7, #20]
 8005296:	0151      	lsls	r1, r2, #5
 8005298:	69ba      	ldr	r2, [r7, #24]
 800529a:	440a      	add	r2, r1
 800529c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80052a4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80052a6:	e06f      	b.n	8005388 <USB_HC_Halt+0x22a>
            break;
 80052a8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80052aa:	e06d      	b.n	8005388 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	015a      	lsls	r2, r3, #5
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	4413      	add	r3, r2
 80052b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	0151      	lsls	r1, r2, #5
 80052be:	69ba      	ldr	r2, [r7, #24]
 80052c0:	440a      	add	r2, r1
 80052c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052ca:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d143      	bne.n	8005364 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	015a      	lsls	r2, r3, #5
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	4413      	add	r3, r2
 80052e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	697a      	ldr	r2, [r7, #20]
 80052ec:	0151      	lsls	r1, r2, #5
 80052ee:	69ba      	ldr	r2, [r7, #24]
 80052f0:	440a      	add	r2, r1
 80052f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80052fa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	015a      	lsls	r2, r3, #5
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	4413      	add	r3, r2
 8005304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	0151      	lsls	r1, r2, #5
 800530e:	69ba      	ldr	r2, [r7, #24]
 8005310:	440a      	add	r2, r1
 8005312:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005316:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800531a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	015a      	lsls	r2, r3, #5
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	4413      	add	r3, r2
 8005324:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	0151      	lsls	r1, r2, #5
 800532e:	69ba      	ldr	r2, [r7, #24]
 8005330:	440a      	add	r2, r1
 8005332:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005336:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800533a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	3301      	adds	r3, #1
 8005340:	61fb      	str	r3, [r7, #28]
 8005342:	69fb      	ldr	r3, [r7, #28]
 8005344:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005348:	d81d      	bhi.n	8005386 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	015a      	lsls	r2, r3, #5
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	4413      	add	r3, r2
 8005352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800535c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005360:	d0ec      	beq.n	800533c <USB_HC_Halt+0x1de>
 8005362:	e011      	b.n	8005388 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	015a      	lsls	r2, r3, #5
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	4413      	add	r3, r2
 800536c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	697a      	ldr	r2, [r7, #20]
 8005374:	0151      	lsls	r1, r2, #5
 8005376:	69ba      	ldr	r2, [r7, #24]
 8005378:	440a      	add	r2, r1
 800537a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800537e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005382:	6013      	str	r3, [r2, #0]
 8005384:	e000      	b.n	8005388 <USB_HC_Halt+0x22a>
          break;
 8005386:	bf00      	nop
    }
  }

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3724      	adds	r7, #36	; 0x24
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
	...

08005398 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005398:	b480      	push	{r7}
 800539a:	b087      	sub	sp, #28
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	460b      	mov	r3, r1
 80053a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80053a8:	78fb      	ldrb	r3, [r7, #3]
 80053aa:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80053ac:	2301      	movs	r3, #1
 80053ae:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	04da      	lsls	r2, r3, #19
 80053b4:	4b15      	ldr	r3, [pc, #84]	; (800540c <USB_DoPing+0x74>)
 80053b6:	4013      	ands	r3, r2
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	0151      	lsls	r1, r2, #5
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	440a      	add	r2, r1
 80053c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053c8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	015a      	lsls	r2, r3, #5
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	4413      	add	r3, r2
 80053d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80053e0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053e8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	015a      	lsls	r2, r3, #5
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	4413      	add	r3, r2
 80053f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053f6:	461a      	mov	r2, r3
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	371c      	adds	r7, #28
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	1ff80000 	.word	0x1ff80000

08005410 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b086      	sub	sp, #24
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800541c:	2300      	movs	r3, #0
 800541e:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f7ff f982 	bl	800472a <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8005426:	2110      	movs	r1, #16
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f7ff f9b9 	bl	80047a0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7ff f9dc 	bl	80047ec <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005434:	2300      	movs	r3, #0
 8005436:	613b      	str	r3, [r7, #16]
 8005438:	e01f      	b.n	800547a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	015a      	lsls	r2, r3, #5
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4413      	add	r3, r2
 8005442:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005450:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005458:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005460:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	015a      	lsls	r2, r3, #5
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	4413      	add	r3, r2
 800546a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800546e:	461a      	mov	r2, r3
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	3301      	adds	r3, #1
 8005478:	613b      	str	r3, [r7, #16]
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	2b0f      	cmp	r3, #15
 800547e:	d9dc      	bls.n	800543a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005480:	2300      	movs	r3, #0
 8005482:	613b      	str	r3, [r7, #16]
 8005484:	e034      	b.n	80054f0 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	015a      	lsls	r2, r3, #5
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	4413      	add	r3, r2
 800548e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800549c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054a4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80054ac:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	015a      	lsls	r2, r3, #5
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	4413      	add	r3, r2
 80054b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054ba:	461a      	mov	r2, r3
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	3301      	adds	r3, #1
 80054c4:	617b      	str	r3, [r7, #20]
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054cc:	d80c      	bhi.n	80054e8 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	015a      	lsls	r2, r3, #5
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	4413      	add	r3, r2
 80054d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054e4:	d0ec      	beq.n	80054c0 <USB_StopHost+0xb0>
 80054e6:	e000      	b.n	80054ea <USB_StopHost+0xda>
        break;
 80054e8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	3301      	adds	r3, #1
 80054ee:	613b      	str	r3, [r7, #16]
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	2b0f      	cmp	r3, #15
 80054f4:	d9c7      	bls.n	8005486 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80054fc:	461a      	mov	r2, r3
 80054fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005502:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f04f 32ff 	mov.w	r2, #4294967295
 800550a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f7ff f8fb 	bl	8004708 <USB_EnableGlobalInt>

  return HAL_OK;
 8005512:	2300      	movs	r3, #0
}
 8005514:	4618      	mov	r0, r3
 8005516:	3718      	adds	r7, #24
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800551c:	b590      	push	{r4, r7, lr}
 800551e:	b089      	sub	sp, #36	; 0x24
 8005520:	af04      	add	r7, sp, #16
 8005522:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005524:	2301      	movs	r3, #1
 8005526:	2202      	movs	r2, #2
 8005528:	2102      	movs	r1, #2
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 fc66 	bl	8005dfc <USBH_FindInterface>
 8005530:	4603      	mov	r3, r0
 8005532:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005534:	7bfb      	ldrb	r3, [r7, #15]
 8005536:	2bff      	cmp	r3, #255	; 0xff
 8005538:	d002      	beq.n	8005540 <USBH_CDC_InterfaceInit+0x24>
 800553a:	7bfb      	ldrb	r3, [r7, #15]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d901      	bls.n	8005544 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005540:	2302      	movs	r3, #2
 8005542:	e13d      	b.n	80057c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005544:	7bfb      	ldrb	r3, [r7, #15]
 8005546:	4619      	mov	r1, r3
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 fc3b 	bl	8005dc4 <USBH_SelectInterface>
 800554e:	4603      	mov	r3, r0
 8005550:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005552:	7bbb      	ldrb	r3, [r7, #14]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d001      	beq.n	800555c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005558:	2302      	movs	r3, #2
 800555a:	e131      	b.n	80057c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005562:	2050      	movs	r0, #80	; 0x50
 8005564:	f002 fa00 	bl	8007968 <malloc>
 8005568:	4603      	mov	r3, r0
 800556a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005572:	69db      	ldr	r3, [r3, #28]
 8005574:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d101      	bne.n	8005580 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800557c:	2302      	movs	r3, #2
 800557e:	e11f      	b.n	80057c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005580:	2250      	movs	r2, #80	; 0x50
 8005582:	2100      	movs	r1, #0
 8005584:	68b8      	ldr	r0, [r7, #8]
 8005586:	f002 f9ff 	bl	8007988 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800558a:	7bfb      	ldrb	r3, [r7, #15]
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	211a      	movs	r1, #26
 8005590:	fb01 f303 	mul.w	r3, r1, r3
 8005594:	4413      	add	r3, r2
 8005596:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	b25b      	sxtb	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	da15      	bge.n	80055ce <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80055a2:	7bfb      	ldrb	r3, [r7, #15]
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	211a      	movs	r1, #26
 80055a8:	fb01 f303 	mul.w	r3, r1, r3
 80055ac:	4413      	add	r3, r2
 80055ae:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80055b2:	781a      	ldrb	r2, [r3, #0]
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80055b8:	7bfb      	ldrb	r3, [r7, #15]
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	211a      	movs	r1, #26
 80055be:	fb01 f303 	mul.w	r3, r1, r3
 80055c2:	4413      	add	r3, r2
 80055c4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80055c8:	881a      	ldrh	r2, [r3, #0]
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	785b      	ldrb	r3, [r3, #1]
 80055d2:	4619      	mov	r1, r3
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f001 fe32 	bl	800723e <USBH_AllocPipe>
 80055da:	4603      	mov	r3, r0
 80055dc:	461a      	mov	r2, r3
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	7819      	ldrb	r1, [r3, #0]
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	7858      	ldrb	r0, [r3, #1]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	8952      	ldrh	r2, [r2, #10]
 80055fa:	9202      	str	r2, [sp, #8]
 80055fc:	2203      	movs	r2, #3
 80055fe:	9201      	str	r2, [sp, #4]
 8005600:	9300      	str	r3, [sp, #0]
 8005602:	4623      	mov	r3, r4
 8005604:	4602      	mov	r2, r0
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f001 fdea 	bl	80071e0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	2200      	movs	r2, #0
 8005612:	4619      	mov	r1, r3
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f002 f8f9 	bl	800780c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800561a:	2300      	movs	r3, #0
 800561c:	2200      	movs	r2, #0
 800561e:	210a      	movs	r1, #10
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 fbeb 	bl	8005dfc <USBH_FindInterface>
 8005626:	4603      	mov	r3, r0
 8005628:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800562a:	7bfb      	ldrb	r3, [r7, #15]
 800562c:	2bff      	cmp	r3, #255	; 0xff
 800562e:	d002      	beq.n	8005636 <USBH_CDC_InterfaceInit+0x11a>
 8005630:	7bfb      	ldrb	r3, [r7, #15]
 8005632:	2b01      	cmp	r3, #1
 8005634:	d901      	bls.n	800563a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005636:	2302      	movs	r3, #2
 8005638:	e0c2      	b.n	80057c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800563a:	7bfb      	ldrb	r3, [r7, #15]
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	211a      	movs	r1, #26
 8005640:	fb01 f303 	mul.w	r3, r1, r3
 8005644:	4413      	add	r3, r2
 8005646:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800564a:	781b      	ldrb	r3, [r3, #0]
 800564c:	b25b      	sxtb	r3, r3
 800564e:	2b00      	cmp	r3, #0
 8005650:	da16      	bge.n	8005680 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005652:	7bfb      	ldrb	r3, [r7, #15]
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	211a      	movs	r1, #26
 8005658:	fb01 f303 	mul.w	r3, r1, r3
 800565c:	4413      	add	r3, r2
 800565e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005662:	781a      	ldrb	r2, [r3, #0]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005668:	7bfb      	ldrb	r3, [r7, #15]
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	211a      	movs	r1, #26
 800566e:	fb01 f303 	mul.w	r3, r1, r3
 8005672:	4413      	add	r3, r2
 8005674:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005678:	881a      	ldrh	r2, [r3, #0]
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	835a      	strh	r2, [r3, #26]
 800567e:	e015      	b.n	80056ac <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005680:	7bfb      	ldrb	r3, [r7, #15]
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	211a      	movs	r1, #26
 8005686:	fb01 f303 	mul.w	r3, r1, r3
 800568a:	4413      	add	r3, r2
 800568c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005690:	781a      	ldrb	r2, [r3, #0]
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005696:	7bfb      	ldrb	r3, [r7, #15]
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	211a      	movs	r1, #26
 800569c:	fb01 f303 	mul.w	r3, r1, r3
 80056a0:	4413      	add	r3, r2
 80056a2:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80056a6:	881a      	ldrh	r2, [r3, #0]
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80056ac:	7bfb      	ldrb	r3, [r7, #15]
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	211a      	movs	r1, #26
 80056b2:	fb01 f303 	mul.w	r3, r1, r3
 80056b6:	4413      	add	r3, r2
 80056b8:	f203 3356 	addw	r3, r3, #854	; 0x356
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	b25b      	sxtb	r3, r3
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	da16      	bge.n	80056f2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80056c4:	7bfb      	ldrb	r3, [r7, #15]
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	211a      	movs	r1, #26
 80056ca:	fb01 f303 	mul.w	r3, r1, r3
 80056ce:	4413      	add	r3, r2
 80056d0:	f203 3356 	addw	r3, r3, #854	; 0x356
 80056d4:	781a      	ldrb	r2, [r3, #0]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80056da:	7bfb      	ldrb	r3, [r7, #15]
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	211a      	movs	r1, #26
 80056e0:	fb01 f303 	mul.w	r3, r1, r3
 80056e4:	4413      	add	r3, r2
 80056e6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80056ea:	881a      	ldrh	r2, [r3, #0]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	835a      	strh	r2, [r3, #26]
 80056f0:	e015      	b.n	800571e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80056f2:	7bfb      	ldrb	r3, [r7, #15]
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	211a      	movs	r1, #26
 80056f8:	fb01 f303 	mul.w	r3, r1, r3
 80056fc:	4413      	add	r3, r2
 80056fe:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005702:	781a      	ldrb	r2, [r3, #0]
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005708:	7bfb      	ldrb	r3, [r7, #15]
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	211a      	movs	r1, #26
 800570e:	fb01 f303 	mul.w	r3, r1, r3
 8005712:	4413      	add	r3, r2
 8005714:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005718:	881a      	ldrh	r2, [r3, #0]
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	7b9b      	ldrb	r3, [r3, #14]
 8005722:	4619      	mov	r1, r3
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f001 fd8a 	bl	800723e <USBH_AllocPipe>
 800572a:	4603      	mov	r3, r0
 800572c:	461a      	mov	r2, r3
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	7bdb      	ldrb	r3, [r3, #15]
 8005736:	4619      	mov	r1, r3
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f001 fd80 	bl	800723e <USBH_AllocPipe>
 800573e:	4603      	mov	r3, r0
 8005740:	461a      	mov	r2, r3
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	7b59      	ldrb	r1, [r3, #13]
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	7b98      	ldrb	r0, [r3, #14]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	8b12      	ldrh	r2, [r2, #24]
 800575e:	9202      	str	r2, [sp, #8]
 8005760:	2202      	movs	r2, #2
 8005762:	9201      	str	r2, [sp, #4]
 8005764:	9300      	str	r3, [sp, #0]
 8005766:	4623      	mov	r3, r4
 8005768:	4602      	mov	r2, r0
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f001 fd38 	bl	80071e0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	7b19      	ldrb	r1, [r3, #12]
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	7bd8      	ldrb	r0, [r3, #15]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005784:	68ba      	ldr	r2, [r7, #8]
 8005786:	8b52      	ldrh	r2, [r2, #26]
 8005788:	9202      	str	r2, [sp, #8]
 800578a:	2202      	movs	r2, #2
 800578c:	9201      	str	r2, [sp, #4]
 800578e:	9300      	str	r3, [sp, #0]
 8005790:	4623      	mov	r3, r4
 8005792:	4602      	mov	r2, r0
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f001 fd23 	bl	80071e0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	7b5b      	ldrb	r3, [r3, #13]
 80057a6:	2200      	movs	r2, #0
 80057a8:	4619      	mov	r1, r3
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f002 f82e 	bl	800780c <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	7b1b      	ldrb	r3, [r3, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	4619      	mov	r1, r3
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f002 f827 	bl	800780c <USBH_LL_SetToggle>

  return USBH_OK;
 80057be:	2300      	movs	r3, #0
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3714      	adds	r7, #20
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd90      	pop	{r4, r7, pc}

080057c8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80057d6:	69db      	ldr	r3, [r3, #28]
 80057d8:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d00e      	beq.n	8005800 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	4619      	mov	r1, r3
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f001 fd18 	bl	800721e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	4619      	mov	r1, r3
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f001 fd43 	bl	8007280 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2200      	movs	r2, #0
 80057fe:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	7b1b      	ldrb	r3, [r3, #12]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d00e      	beq.n	8005826 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	7b1b      	ldrb	r3, [r3, #12]
 800580c:	4619      	mov	r1, r3
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f001 fd05 	bl	800721e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	7b1b      	ldrb	r3, [r3, #12]
 8005818:	4619      	mov	r1, r3
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f001 fd30 	bl	8007280 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	7b5b      	ldrb	r3, [r3, #13]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00e      	beq.n	800584c <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	7b5b      	ldrb	r3, [r3, #13]
 8005832:	4619      	mov	r1, r3
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f001 fcf2 	bl	800721e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	7b5b      	ldrb	r3, [r3, #13]
 800583e:	4619      	mov	r1, r3
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f001 fd1d 	bl	8007280 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2200      	movs	r2, #0
 800584a:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005852:	69db      	ldr	r3, [r3, #28]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00b      	beq.n	8005870 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800585e:	69db      	ldr	r3, [r3, #28]
 8005860:	4618      	mov	r0, r3
 8005862:	f002 f889 	bl	8007978 <free>
    phost->pActiveClass->pData = 0U;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800586c:	2200      	movs	r2, #0
 800586e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}

0800587a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800587a:	b580      	push	{r7, lr}
 800587c:	b084      	sub	sp, #16
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005888:	69db      	ldr	r3, [r3, #28]
 800588a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	3340      	adds	r3, #64	; 0x40
 8005890:	4619      	mov	r1, r3
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 f8b1 	bl	80059fa <GetLineCoding>
 8005898:	4603      	mov	r3, r0
 800589a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800589c:	7afb      	ldrb	r3, [r7, #11]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d105      	bne.n	80058ae <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80058a8:	2102      	movs	r1, #2
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80058ae:	7afb      	ldrb	r3, [r7, #11]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80058c0:	2301      	movs	r3, #1
 80058c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80058c4:	2300      	movs	r3, #0
 80058c6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80058ce:	69db      	ldr	r3, [r3, #28]
 80058d0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80058d8:	2b04      	cmp	r3, #4
 80058da:	d877      	bhi.n	80059cc <USBH_CDC_Process+0x114>
 80058dc:	a201      	add	r2, pc, #4	; (adr r2, 80058e4 <USBH_CDC_Process+0x2c>)
 80058de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e2:	bf00      	nop
 80058e4:	080058f9 	.word	0x080058f9
 80058e8:	080058ff 	.word	0x080058ff
 80058ec:	0800592f 	.word	0x0800592f
 80058f0:	080059a3 	.word	0x080059a3
 80058f4:	080059b1 	.word	0x080059b1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80058f8:	2300      	movs	r3, #0
 80058fa:	73fb      	strb	r3, [r7, #15]
      break;
 80058fc:	e06d      	b.n	80059da <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005902:	4619      	mov	r1, r3
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 f897 	bl	8005a38 <SetLineCoding>
 800590a:	4603      	mov	r3, r0
 800590c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800590e:	7bbb      	ldrb	r3, [r7, #14]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d104      	bne.n	800591e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	2202      	movs	r2, #2
 8005918:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800591c:	e058      	b.n	80059d0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800591e:	7bbb      	ldrb	r3, [r7, #14]
 8005920:	2b01      	cmp	r3, #1
 8005922:	d055      	beq.n	80059d0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	2204      	movs	r2, #4
 8005928:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800592c:	e050      	b.n	80059d0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	3340      	adds	r3, #64	; 0x40
 8005932:	4619      	mov	r1, r3
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 f860 	bl	80059fa <GetLineCoding>
 800593a:	4603      	mov	r3, r0
 800593c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800593e:	7bbb      	ldrb	r3, [r7, #14]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d126      	bne.n	8005992 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005956:	791b      	ldrb	r3, [r3, #4]
 8005958:	429a      	cmp	r2, r3
 800595a:	d13b      	bne.n	80059d4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005966:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005968:	429a      	cmp	r2, r3
 800596a:	d133      	bne.n	80059d4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005976:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005978:	429a      	cmp	r2, r3
 800597a:	d12b      	bne.n	80059d4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005984:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005986:	429a      	cmp	r2, r3
 8005988:	d124      	bne.n	80059d4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 f958 	bl	8005c40 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005990:	e020      	b.n	80059d4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8005992:	7bbb      	ldrb	r3, [r7, #14]
 8005994:	2b01      	cmp	r3, #1
 8005996:	d01d      	beq.n	80059d4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	2204      	movs	r2, #4
 800599c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80059a0:	e018      	b.n	80059d4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 f867 	bl	8005a76 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 f8da 	bl	8005b62 <CDC_ProcessReception>
      break;
 80059ae:	e014      	b.n	80059da <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80059b0:	2100      	movs	r1, #0
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f000 ffe3 	bl	800697e <USBH_ClrFeature>
 80059b8:	4603      	mov	r3, r0
 80059ba:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80059bc:	7bbb      	ldrb	r3, [r7, #14]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d10a      	bne.n	80059d8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80059ca:	e005      	b.n	80059d8 <USBH_CDC_Process+0x120>

    default:
      break;
 80059cc:	bf00      	nop
 80059ce:	e004      	b.n	80059da <USBH_CDC_Process+0x122>
      break;
 80059d0:	bf00      	nop
 80059d2:	e002      	b.n	80059da <USBH_CDC_Process+0x122>
      break;
 80059d4:	bf00      	nop
 80059d6:	e000      	b.n	80059da <USBH_CDC_Process+0x122>
      break;
 80059d8:	bf00      	nop

  }

  return status;
 80059da:	7bfb      	ldrb	r3, [r7, #15]
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr

080059fa <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b082      	sub	sp, #8
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
 8005a02:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	22a1      	movs	r2, #161	; 0xa1
 8005a08:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2221      	movs	r2, #33	; 0x21
 8005a0e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2207      	movs	r2, #7
 8005a20:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	2207      	movs	r2, #7
 8005a26:	4619      	mov	r1, r3
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f001 f988 	bl	8006d3e <USBH_CtlReq>
 8005a2e:	4603      	mov	r3, r0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3708      	adds	r7, #8
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2221      	movs	r2, #33	; 0x21
 8005a46:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2207      	movs	r2, #7
 8005a5e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	2207      	movs	r2, #7
 8005a64:	4619      	mov	r1, r3
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f001 f969 	bl	8006d3e <USBH_CtlReq>
 8005a6c:	4603      	mov	r3, r0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b086      	sub	sp, #24
 8005a7a:	af02      	add	r7, sp, #8
 8005a7c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005a84:	69db      	ldr	r3, [r3, #28]
 8005a86:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d002      	beq.n	8005a9c <CDC_ProcessTransmission+0x26>
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d023      	beq.n	8005ae2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8005a9a:	e05e      	b.n	8005b5a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa0:	68fa      	ldr	r2, [r7, #12]
 8005aa2:	8b12      	ldrh	r2, [r2, #24]
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d90b      	bls.n	8005ac0 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	69d9      	ldr	r1, [r3, #28]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8b1a      	ldrh	r2, [r3, #24]
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	7b5b      	ldrb	r3, [r3, #13]
 8005ab4:	2001      	movs	r0, #1
 8005ab6:	9000      	str	r0, [sp, #0]
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f001 fb4e 	bl	800715a <USBH_BulkSendData>
 8005abe:	e00b      	b.n	8005ad8 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	7b5b      	ldrb	r3, [r3, #13]
 8005ace:	2001      	movs	r0, #1
 8005ad0:	9000      	str	r0, [sp, #0]
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f001 fb41 	bl	800715a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2202      	movs	r2, #2
 8005adc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005ae0:	e03b      	b.n	8005b5a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	7b5b      	ldrb	r3, [r3, #13]
 8005ae6:	4619      	mov	r1, r3
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f001 fe65 	bl	80077b8 <USBH_LL_GetURBState>
 8005aee:	4603      	mov	r3, r0
 8005af0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8005af2:	7afb      	ldrb	r3, [r7, #11]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d128      	bne.n	8005b4a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afc:	68fa      	ldr	r2, [r7, #12]
 8005afe:	8b12      	ldrh	r2, [r2, #24]
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d90e      	bls.n	8005b22 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	8b12      	ldrh	r2, [r2, #24]
 8005b0c:	1a9a      	subs	r2, r3, r2
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	8b12      	ldrh	r2, [r2, #24]
 8005b1a:	441a      	add	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	61da      	str	r2, [r3, #28]
 8005b20:	e002      	b.n	8005b28 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d004      	beq.n	8005b3a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005b38:	e00e      	b.n	8005b58 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 f868 	bl	8005c18 <USBH_CDC_TransmitCallback>
      break;
 8005b48:	e006      	b.n	8005b58 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8005b4a:	7afb      	ldrb	r3, [r7, #11]
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d103      	bne.n	8005b58 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005b58:	bf00      	nop
  }
}
 8005b5a:	bf00      	nop
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b086      	sub	sp, #24
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005b70:	69db      	ldr	r3, [r3, #28]
 8005b72:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005b74:	2300      	movs	r3, #0
 8005b76:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005b7e:	2b03      	cmp	r3, #3
 8005b80:	d002      	beq.n	8005b88 <CDC_ProcessReception+0x26>
 8005b82:	2b04      	cmp	r3, #4
 8005b84:	d00e      	beq.n	8005ba4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005b86:	e043      	b.n	8005c10 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	6a19      	ldr	r1, [r3, #32]
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	8b5a      	ldrh	r2, [r3, #26]
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	7b1b      	ldrb	r3, [r3, #12]
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f001 fb05 	bl	80071a4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	2204      	movs	r2, #4
 8005b9e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005ba2:	e035      	b.n	8005c10 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	7b1b      	ldrb	r3, [r3, #12]
 8005ba8:	4619      	mov	r1, r3
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f001 fe04 	bl	80077b8 <USBH_LL_GetURBState>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005bb4:	7cfb      	ldrb	r3, [r7, #19]
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d129      	bne.n	8005c0e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	7b1b      	ldrb	r3, [r3, #12]
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f001 fd67 	bl	8007694 <USBH_LL_GetLastXferSize>
 8005bc6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d016      	beq.n	8005c00 <CDC_ProcessReception+0x9e>
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	8b5b      	ldrh	r3, [r3, #26]
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d910      	bls.n	8005c00 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	1ad2      	subs	r2, r2, r3
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	6a1a      	ldr	r2, [r3, #32]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	441a      	add	r2, r3
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	2203      	movs	r2, #3
 8005bfa:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005bfe:	e006      	b.n	8005c0e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f80f 	bl	8005c2c <USBH_CDC_ReceiveCallback>
      break;
 8005c0e:	bf00      	nop
  }
}
 8005c10:	bf00      	nop
 8005c12:	3718      	adds	r7, #24
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005c20:	bf00      	nop
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005c34:	bf00      	nop
 8005c36:	370c      	adds	r7, #12
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d101      	bne.n	8005c6c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005c68:	2302      	movs	r3, #2
 8005c6a:	e029      	b.n	8005cc0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	79fa      	ldrb	r2, [r7, #7]
 8005c70:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 f81f 	bl	8005cc8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d003      	beq.n	8005cb8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f001 fc37 	bl	800752c <USBH_LL_Init>

  return USBH_OK;
 8005cbe:	2300      	movs	r3, #0
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3710      	adds	r7, #16
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	60fb      	str	r3, [r7, #12]
 8005cd8:	e009      	b.n	8005cee <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	33e0      	adds	r3, #224	; 0xe0
 8005ce0:	009b      	lsls	r3, r3, #2
 8005ce2:	4413      	add	r3, r2
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	3301      	adds	r3, #1
 8005cec:	60fb      	str	r3, [r7, #12]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2b0e      	cmp	r3, #14
 8005cf2:	d9f2      	bls.n	8005cda <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	60fb      	str	r3, [r7, #12]
 8005cf8:	e009      	b.n	8005d0e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4413      	add	r3, r2
 8005d00:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005d04:	2200      	movs	r2, #0
 8005d06:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	60fb      	str	r3, [r7, #12]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d14:	d3f1      	bcc.n	8005cfa <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2240      	movs	r2, #64	; 0x40
 8005d3a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005d62:	2300      	movs	r3, #0
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3714      	adds	r7, #20
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b085      	sub	sp, #20
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d016      	beq.n	8005db2 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d10e      	bne.n	8005dac <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005d94:	1c59      	adds	r1, r3, #1
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	33de      	adds	r3, #222	; 0xde
 8005da0:	6839      	ldr	r1, [r7, #0]
 8005da2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005da6:	2300      	movs	r3, #0
 8005da8:	73fb      	strb	r3, [r7, #15]
 8005daa:	e004      	b.n	8005db6 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005dac:	2302      	movs	r3, #2
 8005dae:	73fb      	strb	r3, [r7, #15]
 8005db0:	e001      	b.n	8005db6 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005db2:	2302      	movs	r3, #2
 8005db4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3714      	adds	r7, #20
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	460b      	mov	r3, r1
 8005dce:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005dda:	78fa      	ldrb	r2, [r7, #3]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d204      	bcs.n	8005dea <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	78fa      	ldrb	r2, [r7, #3]
 8005de4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005de8:	e001      	b.n	8005dee <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005dea:	2302      	movs	r3, #2
 8005dec:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	3714      	adds	r7, #20
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b087      	sub	sp, #28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	4608      	mov	r0, r1
 8005e06:	4611      	mov	r1, r2
 8005e08:	461a      	mov	r2, r3
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	70fb      	strb	r3, [r7, #3]
 8005e0e:	460b      	mov	r3, r1
 8005e10:	70bb      	strb	r3, [r7, #2]
 8005e12:	4613      	mov	r3, r2
 8005e14:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005e16:	2300      	movs	r3, #0
 8005e18:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8005e24:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005e26:	e025      	b.n	8005e74 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005e28:	7dfb      	ldrb	r3, [r7, #23]
 8005e2a:	221a      	movs	r2, #26
 8005e2c:	fb02 f303 	mul.w	r3, r2, r3
 8005e30:	3308      	adds	r3, #8
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	4413      	add	r3, r2
 8005e36:	3302      	adds	r3, #2
 8005e38:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	795b      	ldrb	r3, [r3, #5]
 8005e3e:	78fa      	ldrb	r2, [r7, #3]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d002      	beq.n	8005e4a <USBH_FindInterface+0x4e>
 8005e44:	78fb      	ldrb	r3, [r7, #3]
 8005e46:	2bff      	cmp	r3, #255	; 0xff
 8005e48:	d111      	bne.n	8005e6e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005e4e:	78ba      	ldrb	r2, [r7, #2]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d002      	beq.n	8005e5a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005e54:	78bb      	ldrb	r3, [r7, #2]
 8005e56:	2bff      	cmp	r3, #255	; 0xff
 8005e58:	d109      	bne.n	8005e6e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005e5e:	787a      	ldrb	r2, [r7, #1]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d002      	beq.n	8005e6a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005e64:	787b      	ldrb	r3, [r7, #1]
 8005e66:	2bff      	cmp	r3, #255	; 0xff
 8005e68:	d101      	bne.n	8005e6e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005e6a:	7dfb      	ldrb	r3, [r7, #23]
 8005e6c:	e006      	b.n	8005e7c <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005e6e:	7dfb      	ldrb	r3, [r7, #23]
 8005e70:	3301      	adds	r3, #1
 8005e72:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005e74:	7dfb      	ldrb	r3, [r7, #23]
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d9d6      	bls.n	8005e28 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005e7a:	23ff      	movs	r3, #255	; 0xff
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	371c      	adds	r7, #28
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f001 fb87 	bl	80075a4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8005e96:	2101      	movs	r1, #1
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f001 fca0 	bl	80077de <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005e9e:	2300      	movs	r3, #0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b088      	sub	sp, #32
 8005eac:	af04      	add	r7, sp, #16
 8005eae:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d102      	bne.n	8005eca <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2203      	movs	r2, #3
 8005ec8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2b0b      	cmp	r3, #11
 8005ed2:	f200 81b3 	bhi.w	800623c <USBH_Process+0x394>
 8005ed6:	a201      	add	r2, pc, #4	; (adr r2, 8005edc <USBH_Process+0x34>)
 8005ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005edc:	08005f0d 	.word	0x08005f0d
 8005ee0:	08005f3f 	.word	0x08005f3f
 8005ee4:	08005fa7 	.word	0x08005fa7
 8005ee8:	080061d7 	.word	0x080061d7
 8005eec:	0800623d 	.word	0x0800623d
 8005ef0:	0800604b 	.word	0x0800604b
 8005ef4:	0800617d 	.word	0x0800617d
 8005ef8:	08006081 	.word	0x08006081
 8005efc:	080060a1 	.word	0x080060a1
 8005f00:	080060c1 	.word	0x080060c1
 8005f04:	080060ef 	.word	0x080060ef
 8005f08:	080061bf 	.word	0x080061bf
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f000 8193 	beq.w	8006240 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005f20:	20c8      	movs	r0, #200	; 0xc8
 8005f22:	f001 fca3 	bl	800786c <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f001 fb99 	bl	800765e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8005f3c:	e180      	b.n	8006240 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d107      	bne.n	8005f58 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2202      	movs	r2, #2
 8005f54:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005f56:	e182      	b.n	800625e <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005f5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f62:	d914      	bls.n	8005f8e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005f6a:	3301      	adds	r3, #1
 8005f6c:	b2da      	uxtb	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005f7a:	2b03      	cmp	r3, #3
 8005f7c:	d903      	bls.n	8005f86 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	220d      	movs	r2, #13
 8005f82:	701a      	strb	r2, [r3, #0]
      break;
 8005f84:	e16b      	b.n	800625e <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	701a      	strb	r2, [r3, #0]
      break;
 8005f8c:	e167      	b.n	800625e <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005f94:	f103 020a 	add.w	r2, r3, #10
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8005f9e:	200a      	movs	r0, #10
 8005fa0:	f001 fc64 	bl	800786c <USBH_Delay>
      break;
 8005fa4:	e15b      	b.n	800625e <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d005      	beq.n	8005fbc <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005fb6:	2104      	movs	r1, #4
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8005fbc:	2064      	movs	r0, #100	; 0x64
 8005fbe:	f001 fc55 	bl	800786c <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f001 fb24 	bl	8007610 <USBH_LL_GetSpeed>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	461a      	mov	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2205      	movs	r2, #5
 8005fd6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8005fd8:	2100      	movs	r1, #0
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f001 f92f 	bl	800723e <USBH_AllocPipe>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8005fe8:	2180      	movs	r1, #128	; 0x80
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f001 f927 	bl	800723e <USBH_AllocPipe>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	7919      	ldrb	r1, [r3, #4]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800600c:	b292      	uxth	r2, r2
 800600e:	9202      	str	r2, [sp, #8]
 8006010:	2200      	movs	r2, #0
 8006012:	9201      	str	r2, [sp, #4]
 8006014:	9300      	str	r3, [sp, #0]
 8006016:	4603      	mov	r3, r0
 8006018:	2280      	movs	r2, #128	; 0x80
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f001 f8e0 	bl	80071e0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	7959      	ldrb	r1, [r3, #5]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006030:	687a      	ldr	r2, [r7, #4]
 8006032:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006034:	b292      	uxth	r2, r2
 8006036:	9202      	str	r2, [sp, #8]
 8006038:	2200      	movs	r2, #0
 800603a:	9201      	str	r2, [sp, #4]
 800603c:	9300      	str	r3, [sp, #0]
 800603e:	4603      	mov	r3, r0
 8006040:	2200      	movs	r2, #0
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f001 f8cc 	bl	80071e0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006048:	e109      	b.n	800625e <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 f90c 	bl	8006268 <USBH_HandleEnum>
 8006050:	4603      	mov	r3, r0
 8006052:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006054:	7bbb      	ldrb	r3, [r7, #14]
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b00      	cmp	r3, #0
 800605a:	f040 80f3 	bne.w	8006244 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800606c:	2b01      	cmp	r3, #1
 800606e:	d103      	bne.n	8006078 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2208      	movs	r2, #8
 8006074:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006076:	e0e5      	b.n	8006244 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2207      	movs	r2, #7
 800607c:	701a      	strb	r2, [r3, #0]
      break;
 800607e:	e0e1      	b.n	8006244 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006086:	2b00      	cmp	r3, #0
 8006088:	f000 80de 	beq.w	8006248 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006092:	2101      	movs	r1, #1
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2208      	movs	r2, #8
 800609c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800609e:	e0d3      	b.n	8006248 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	4619      	mov	r1, r3
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 fc20 	bl	80068f0 <USBH_SetCfg>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f040 80ca 	bne.w	800624c <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2209      	movs	r2, #9
 80060bc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80060be:	e0c5      	b.n	800624c <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80060c6:	f003 0320 	and.w	r3, r3, #32
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d00b      	beq.n	80060e6 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80060ce:	2101      	movs	r1, #1
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 fc30 	bl	8006936 <USBH_SetFeature>
 80060d6:	4603      	mov	r3, r0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f040 80b9 	bne.w	8006250 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	220a      	movs	r2, #10
 80060e2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80060e4:	e0b4      	b.n	8006250 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	220a      	movs	r2, #10
 80060ea:	701a      	strb	r2, [r3, #0]
      break;
 80060ec:	e0b0      	b.n	8006250 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 80ad 	beq.w	8006254 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006102:	2300      	movs	r3, #0
 8006104:	73fb      	strb	r3, [r7, #15]
 8006106:	e016      	b.n	8006136 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006108:	7bfa      	ldrb	r2, [r7, #15]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	32de      	adds	r2, #222	; 0xde
 800610e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006112:	791a      	ldrb	r2, [r3, #4]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800611a:	429a      	cmp	r2, r3
 800611c:	d108      	bne.n	8006130 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800611e:	7bfa      	ldrb	r2, [r7, #15]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	32de      	adds	r2, #222	; 0xde
 8006124:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800612e:	e005      	b.n	800613c <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006130:	7bfb      	ldrb	r3, [r7, #15]
 8006132:	3301      	adds	r3, #1
 8006134:	73fb      	strb	r3, [r7, #15]
 8006136:	7bfb      	ldrb	r3, [r7, #15]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d0e5      	beq.n	8006108 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006142:	2b00      	cmp	r3, #0
 8006144:	d016      	beq.n	8006174 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	4798      	blx	r3
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d109      	bne.n	800616c <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2206      	movs	r2, #6
 800615c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006164:	2103      	movs	r1, #3
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800616a:	e073      	b.n	8006254 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	220d      	movs	r2, #13
 8006170:	701a      	strb	r2, [r3, #0]
      break;
 8006172:	e06f      	b.n	8006254 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	220d      	movs	r2, #13
 8006178:	701a      	strb	r2, [r3, #0]
      break;
 800617a:	e06b      	b.n	8006254 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006182:	2b00      	cmp	r3, #0
 8006184:	d017      	beq.n	80061b6 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800618c:	691b      	ldr	r3, [r3, #16]
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	4798      	blx	r3
 8006192:	4603      	mov	r3, r0
 8006194:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006196:	7bbb      	ldrb	r3, [r7, #14]
 8006198:	b2db      	uxtb	r3, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d103      	bne.n	80061a6 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	220b      	movs	r2, #11
 80061a2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80061a4:	e058      	b.n	8006258 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80061a6:	7bbb      	ldrb	r3, [r7, #14]
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d154      	bne.n	8006258 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	220d      	movs	r2, #13
 80061b2:	701a      	strb	r2, [r3, #0]
      break;
 80061b4:	e050      	b.n	8006258 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	220d      	movs	r2, #13
 80061ba:	701a      	strb	r2, [r3, #0]
      break;
 80061bc:	e04c      	b.n	8006258 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d049      	beq.n	800625c <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061ce:	695b      	ldr	r3, [r3, #20]
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	4798      	blx	r3
      }
      break;
 80061d4:	e042      	b.n	800625c <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f7ff fd72 	bl	8005cc8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d009      	beq.n	8006202 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006208:	2b00      	cmp	r3, #0
 800620a:	d005      	beq.n	8006218 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006212:	2105      	movs	r1, #5
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800621e:	b2db      	uxtb	r3, r3
 8006220:	2b01      	cmp	r3, #1
 8006222:	d107      	bne.n	8006234 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f7ff fe2b 	bl	8005e88 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006232:	e014      	b.n	800625e <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f001 f9b5 	bl	80075a4 <USBH_LL_Start>
      break;
 800623a:	e010      	b.n	800625e <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 800623c:	bf00      	nop
 800623e:	e00e      	b.n	800625e <USBH_Process+0x3b6>
      break;
 8006240:	bf00      	nop
 8006242:	e00c      	b.n	800625e <USBH_Process+0x3b6>
      break;
 8006244:	bf00      	nop
 8006246:	e00a      	b.n	800625e <USBH_Process+0x3b6>
    break;
 8006248:	bf00      	nop
 800624a:	e008      	b.n	800625e <USBH_Process+0x3b6>
      break;
 800624c:	bf00      	nop
 800624e:	e006      	b.n	800625e <USBH_Process+0x3b6>
      break;
 8006250:	bf00      	nop
 8006252:	e004      	b.n	800625e <USBH_Process+0x3b6>
      break;
 8006254:	bf00      	nop
 8006256:	e002      	b.n	800625e <USBH_Process+0x3b6>
      break;
 8006258:	bf00      	nop
 800625a:	e000      	b.n	800625e <USBH_Process+0x3b6>
      break;
 800625c:	bf00      	nop
  }
  return USBH_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b088      	sub	sp, #32
 800626c:	af04      	add	r7, sp, #16
 800626e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006270:	2301      	movs	r3, #1
 8006272:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006274:	2301      	movs	r3, #1
 8006276:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	785b      	ldrb	r3, [r3, #1]
 800627c:	2b07      	cmp	r3, #7
 800627e:	f200 81c1 	bhi.w	8006604 <USBH_HandleEnum+0x39c>
 8006282:	a201      	add	r2, pc, #4	; (adr r2, 8006288 <USBH_HandleEnum+0x20>)
 8006284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006288:	080062a9 	.word	0x080062a9
 800628c:	08006367 	.word	0x08006367
 8006290:	080063d1 	.word	0x080063d1
 8006294:	0800645f 	.word	0x0800645f
 8006298:	080064c9 	.word	0x080064c9
 800629c:	08006539 	.word	0x08006539
 80062a0:	0800657f 	.word	0x0800657f
 80062a4:	080065c5 	.word	0x080065c5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80062a8:	2108      	movs	r1, #8
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 fa50 	bl	8006750 <USBH_Get_DevDesc>
 80062b0:	4603      	mov	r3, r0
 80062b2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80062b4:	7bbb      	ldrb	r3, [r7, #14]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d130      	bne.n	800631c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	7919      	ldrb	r1, [r3, #4]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80062da:	687a      	ldr	r2, [r7, #4]
 80062dc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80062de:	b292      	uxth	r2, r2
 80062e0:	9202      	str	r2, [sp, #8]
 80062e2:	2200      	movs	r2, #0
 80062e4:	9201      	str	r2, [sp, #4]
 80062e6:	9300      	str	r3, [sp, #0]
 80062e8:	4603      	mov	r3, r0
 80062ea:	2280      	movs	r2, #128	; 0x80
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 ff77 	bl	80071e0 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	7959      	ldrb	r1, [r3, #5]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006306:	b292      	uxth	r2, r2
 8006308:	9202      	str	r2, [sp, #8]
 800630a:	2200      	movs	r2, #0
 800630c:	9201      	str	r2, [sp, #4]
 800630e:	9300      	str	r3, [sp, #0]
 8006310:	4603      	mov	r3, r0
 8006312:	2200      	movs	r2, #0
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 ff63 	bl	80071e0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800631a:	e175      	b.n	8006608 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800631c:	7bbb      	ldrb	r3, [r7, #14]
 800631e:	2b03      	cmp	r3, #3
 8006320:	f040 8172 	bne.w	8006608 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800632a:	3301      	adds	r3, #1
 800632c:	b2da      	uxtb	r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800633a:	2b03      	cmp	r3, #3
 800633c:	d903      	bls.n	8006346 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	220d      	movs	r2, #13
 8006342:	701a      	strb	r2, [r3, #0]
      break;
 8006344:	e160      	b.n	8006608 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	795b      	ldrb	r3, [r3, #5]
 800634a:	4619      	mov	r1, r3
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 ff97 	bl	8007280 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	791b      	ldrb	r3, [r3, #4]
 8006356:	4619      	mov	r1, r3
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 ff91 	bl	8007280 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	701a      	strb	r2, [r3, #0]
      break;
 8006364:	e150      	b.n	8006608 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006366:	2112      	movs	r1, #18
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 f9f1 	bl	8006750 <USBH_Get_DevDesc>
 800636e:	4603      	mov	r3, r0
 8006370:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006372:	7bbb      	ldrb	r3, [r7, #14]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d103      	bne.n	8006380 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2202      	movs	r2, #2
 800637c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800637e:	e145      	b.n	800660c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006380:	7bbb      	ldrb	r3, [r7, #14]
 8006382:	2b03      	cmp	r3, #3
 8006384:	f040 8142 	bne.w	800660c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800638e:	3301      	adds	r3, #1
 8006390:	b2da      	uxtb	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800639e:	2b03      	cmp	r3, #3
 80063a0:	d903      	bls.n	80063aa <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	220d      	movs	r2, #13
 80063a6:	701a      	strb	r2, [r3, #0]
      break;
 80063a8:	e130      	b.n	800660c <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	795b      	ldrb	r3, [r3, #5]
 80063ae:	4619      	mov	r1, r3
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 ff65 	bl	8007280 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	791b      	ldrb	r3, [r3, #4]
 80063ba:	4619      	mov	r1, r3
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 ff5f 	bl	8007280 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	701a      	strb	r2, [r3, #0]
      break;
 80063ce:	e11d      	b.n	800660c <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80063d0:	2101      	movs	r1, #1
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 fa68 	bl	80068a8 <USBH_SetAddress>
 80063d8:	4603      	mov	r3, r0
 80063da:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80063dc:	7bbb      	ldrb	r3, [r7, #14]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d132      	bne.n	8006448 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80063e2:	2002      	movs	r0, #2
 80063e4:	f001 fa42 	bl	800786c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2203      	movs	r2, #3
 80063f4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	7919      	ldrb	r1, [r3, #4]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800640a:	b292      	uxth	r2, r2
 800640c:	9202      	str	r2, [sp, #8]
 800640e:	2200      	movs	r2, #0
 8006410:	9201      	str	r2, [sp, #4]
 8006412:	9300      	str	r3, [sp, #0]
 8006414:	4603      	mov	r3, r0
 8006416:	2280      	movs	r2, #128	; 0x80
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 fee1 	bl	80071e0 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	7959      	ldrb	r1, [r3, #5]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006432:	b292      	uxth	r2, r2
 8006434:	9202      	str	r2, [sp, #8]
 8006436:	2200      	movs	r2, #0
 8006438:	9201      	str	r2, [sp, #4]
 800643a:	9300      	str	r3, [sp, #0]
 800643c:	4603      	mov	r3, r0
 800643e:	2200      	movs	r2, #0
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f000 fecd 	bl	80071e0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006446:	e0e3      	b.n	8006610 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006448:	7bbb      	ldrb	r3, [r7, #14]
 800644a:	2b03      	cmp	r3, #3
 800644c:	f040 80e0 	bne.w	8006610 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	220d      	movs	r2, #13
 8006454:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	705a      	strb	r2, [r3, #1]
      break;
 800645c:	e0d8      	b.n	8006610 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800645e:	2109      	movs	r1, #9
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f000 f99d 	bl	80067a0 <USBH_Get_CfgDesc>
 8006466:	4603      	mov	r3, r0
 8006468:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800646a:	7bbb      	ldrb	r3, [r7, #14]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d103      	bne.n	8006478 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2204      	movs	r2, #4
 8006474:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006476:	e0cd      	b.n	8006614 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006478:	7bbb      	ldrb	r3, [r7, #14]
 800647a:	2b03      	cmp	r3, #3
 800647c:	f040 80ca 	bne.w	8006614 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006486:	3301      	adds	r3, #1
 8006488:	b2da      	uxtb	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006496:	2b03      	cmp	r3, #3
 8006498:	d903      	bls.n	80064a2 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	220d      	movs	r2, #13
 800649e:	701a      	strb	r2, [r3, #0]
      break;
 80064a0:	e0b8      	b.n	8006614 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	795b      	ldrb	r3, [r3, #5]
 80064a6:	4619      	mov	r1, r3
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 fee9 	bl	8007280 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	791b      	ldrb	r3, [r3, #4]
 80064b2:	4619      	mov	r1, r3
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f000 fee3 	bl	8007280 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	701a      	strb	r2, [r3, #0]
      break;
 80064c6:	e0a5      	b.n	8006614 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80064ce:	4619      	mov	r1, r3
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f000 f965 	bl	80067a0 <USBH_Get_CfgDesc>
 80064d6:	4603      	mov	r3, r0
 80064d8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80064da:	7bbb      	ldrb	r3, [r7, #14]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d103      	bne.n	80064e8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2205      	movs	r2, #5
 80064e4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80064e6:	e097      	b.n	8006618 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80064e8:	7bbb      	ldrb	r3, [r7, #14]
 80064ea:	2b03      	cmp	r3, #3
 80064ec:	f040 8094 	bne.w	8006618 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80064f6:	3301      	adds	r3, #1
 80064f8:	b2da      	uxtb	r2, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006506:	2b03      	cmp	r3, #3
 8006508:	d903      	bls.n	8006512 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	220d      	movs	r2, #13
 800650e:	701a      	strb	r2, [r3, #0]
      break;
 8006510:	e082      	b.n	8006618 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	795b      	ldrb	r3, [r3, #5]
 8006516:	4619      	mov	r1, r3
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 feb1 	bl	8007280 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	791b      	ldrb	r3, [r3, #4]
 8006522:	4619      	mov	r1, r3
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 feab 	bl	8007280 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	701a      	strb	r2, [r3, #0]
      break;
 8006536:	e06f      	b.n	8006618 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800653e:	2b00      	cmp	r3, #0
 8006540:	d019      	beq.n	8006576 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800654e:	23ff      	movs	r3, #255	; 0xff
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 f949 	bl	80067e8 <USBH_Get_StringDesc>
 8006556:	4603      	mov	r3, r0
 8006558:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800655a:	7bbb      	ldrb	r3, [r7, #14]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d103      	bne.n	8006568 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2206      	movs	r2, #6
 8006564:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006566:	e059      	b.n	800661c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006568:	7bbb      	ldrb	r3, [r7, #14]
 800656a:	2b03      	cmp	r3, #3
 800656c:	d156      	bne.n	800661c <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2206      	movs	r2, #6
 8006572:	705a      	strb	r2, [r3, #1]
      break;
 8006574:	e052      	b.n	800661c <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2206      	movs	r2, #6
 800657a:	705a      	strb	r2, [r3, #1]
      break;
 800657c:	e04e      	b.n	800661c <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006584:	2b00      	cmp	r3, #0
 8006586:	d019      	beq.n	80065bc <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006594:	23ff      	movs	r3, #255	; 0xff
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 f926 	bl	80067e8 <USBH_Get_StringDesc>
 800659c:	4603      	mov	r3, r0
 800659e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80065a0:	7bbb      	ldrb	r3, [r7, #14]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d103      	bne.n	80065ae <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2207      	movs	r2, #7
 80065aa:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80065ac:	e038      	b.n	8006620 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80065ae:	7bbb      	ldrb	r3, [r7, #14]
 80065b0:	2b03      	cmp	r3, #3
 80065b2:	d135      	bne.n	8006620 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2207      	movs	r2, #7
 80065b8:	705a      	strb	r2, [r3, #1]
      break;
 80065ba:	e031      	b.n	8006620 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2207      	movs	r2, #7
 80065c0:	705a      	strb	r2, [r3, #1]
      break;
 80065c2:	e02d      	b.n	8006620 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d017      	beq.n	80065fe <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80065da:	23ff      	movs	r3, #255	; 0xff
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 f903 	bl	80067e8 <USBH_Get_StringDesc>
 80065e2:	4603      	mov	r3, r0
 80065e4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80065e6:	7bbb      	ldrb	r3, [r7, #14]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d102      	bne.n	80065f2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80065ec:	2300      	movs	r3, #0
 80065ee:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80065f0:	e018      	b.n	8006624 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80065f2:	7bbb      	ldrb	r3, [r7, #14]
 80065f4:	2b03      	cmp	r3, #3
 80065f6:	d115      	bne.n	8006624 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80065f8:	2300      	movs	r3, #0
 80065fa:	73fb      	strb	r3, [r7, #15]
      break;
 80065fc:	e012      	b.n	8006624 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80065fe:	2300      	movs	r3, #0
 8006600:	73fb      	strb	r3, [r7, #15]
      break;
 8006602:	e00f      	b.n	8006624 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006604:	bf00      	nop
 8006606:	e00e      	b.n	8006626 <USBH_HandleEnum+0x3be>
      break;
 8006608:	bf00      	nop
 800660a:	e00c      	b.n	8006626 <USBH_HandleEnum+0x3be>
      break;
 800660c:	bf00      	nop
 800660e:	e00a      	b.n	8006626 <USBH_HandleEnum+0x3be>
      break;
 8006610:	bf00      	nop
 8006612:	e008      	b.n	8006626 <USBH_HandleEnum+0x3be>
      break;
 8006614:	bf00      	nop
 8006616:	e006      	b.n	8006626 <USBH_HandleEnum+0x3be>
      break;
 8006618:	bf00      	nop
 800661a:	e004      	b.n	8006626 <USBH_HandleEnum+0x3be>
      break;
 800661c:	bf00      	nop
 800661e:	e002      	b.n	8006626 <USBH_HandleEnum+0x3be>
      break;
 8006620:	bf00      	nop
 8006622:	e000      	b.n	8006626 <USBH_HandleEnum+0x3be>
      break;
 8006624:	bf00      	nop
  }
  return Status;
 8006626:	7bfb      	ldrb	r3, [r7, #15]
}
 8006628:	4618      	mov	r0, r3
 800662a:	3710      	adds	r7, #16
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}

08006630 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	683a      	ldr	r2, [r7, #0]
 800663e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006642:	bf00      	nop
 8006644:	370c      	adds	r7, #12
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr

0800664e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800664e:	b580      	push	{r7, lr}
 8006650:	b082      	sub	sp, #8
 8006652:	af00      	add	r7, sp, #0
 8006654:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800665c:	1c5a      	adds	r2, r3, #1
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 f804 	bl	8006672 <USBH_HandleSof>
}
 800666a:	bf00      	nop
 800666c:	3708      	adds	r7, #8
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006672:	b580      	push	{r7, lr}
 8006674:	b082      	sub	sp, #8
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	b2db      	uxtb	r3, r3
 8006680:	2b0b      	cmp	r3, #11
 8006682:	d10a      	bne.n	800669a <USBH_HandleSof+0x28>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800668a:	2b00      	cmp	r3, #0
 800668c:	d005      	beq.n	800669a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006694:	699b      	ldr	r3, [r3, #24]
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	4798      	blx	r3
  }
}
 800669a:	bf00      	nop
 800669c:	3708      	adds	r7, #8
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}

080066a2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80066a2:	b480      	push	{r7}
 80066a4:	b083      	sub	sp, #12
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 80066b2:	bf00      	nop
}
 80066b4:	370c      	adds	r7, #12
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr

080066be <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80066be:	b480      	push	{r7}
 80066c0:	b083      	sub	sp, #12
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80066ce:	bf00      	nop
}
 80066d0:	370c      	adds	r7, #12
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80066da:	b480      	push	{r7}
 80066dc:	b083      	sub	sp, #12
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2201      	movs	r2, #1
 80066e6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 ff56 	bl	80075da <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	791b      	ldrb	r3, [r3, #4]
 8006732:	4619      	mov	r1, r3
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 fda3 	bl	8007280 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	795b      	ldrb	r3, [r3, #5]
 800673e:	4619      	mov	r1, r3
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f000 fd9d 	bl	8007280 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006746:	2300      	movs	r3, #0
}
 8006748:	4618      	mov	r0, r3
 800674a:	3708      	adds	r7, #8
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af02      	add	r7, sp, #8
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	460b      	mov	r3, r1
 800675a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006762:	78fb      	ldrb	r3, [r7, #3]
 8006764:	b29b      	uxth	r3, r3
 8006766:	9300      	str	r3, [sp, #0]
 8006768:	4613      	mov	r3, r2
 800676a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800676e:	2100      	movs	r1, #0
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 f864 	bl	800683e <USBH_GetDescriptor>
 8006776:	4603      	mov	r3, r0
 8006778:	73fb      	strb	r3, [r7, #15]
 800677a:	7bfb      	ldrb	r3, [r7, #15]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d10a      	bne.n	8006796 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800678c:	78fa      	ldrb	r2, [r7, #3]
 800678e:	b292      	uxth	r2, r2
 8006790:	4619      	mov	r1, r3
 8006792:	f000 f918 	bl	80069c6 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006796:	7bfb      	ldrb	r3, [r7, #15]
}
 8006798:	4618      	mov	r0, r3
 800679a:	3710      	adds	r7, #16
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b086      	sub	sp, #24
 80067a4:	af02      	add	r7, sp, #8
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	460b      	mov	r3, r1
 80067aa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	331c      	adds	r3, #28
 80067b0:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80067b2:	887b      	ldrh	r3, [r7, #2]
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067bc:	2100      	movs	r1, #0
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 f83d 	bl	800683e <USBH_GetDescriptor>
 80067c4:	4603      	mov	r3, r0
 80067c6:	72fb      	strb	r3, [r7, #11]
 80067c8:	7afb      	ldrb	r3, [r7, #11]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d107      	bne.n	80067de <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80067d4:	887a      	ldrh	r2, [r7, #2]
 80067d6:	68f9      	ldr	r1, [r7, #12]
 80067d8:	4618      	mov	r0, r3
 80067da:	f000 f964 	bl	8006aa6 <USBH_ParseCfgDesc>
  }

  return status;
 80067de:	7afb      	ldrb	r3, [r7, #11]
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3710      	adds	r7, #16
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b088      	sub	sp, #32
 80067ec:	af02      	add	r7, sp, #8
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	607a      	str	r2, [r7, #4]
 80067f2:	461a      	mov	r2, r3
 80067f4:	460b      	mov	r3, r1
 80067f6:	72fb      	strb	r3, [r7, #11]
 80067f8:	4613      	mov	r3, r2
 80067fa:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 80067fc:	7afb      	ldrb	r3, [r7, #11]
 80067fe:	b29b      	uxth	r3, r3
 8006800:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006804:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800680c:	893b      	ldrh	r3, [r7, #8]
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	460b      	mov	r3, r1
 8006812:	2100      	movs	r1, #0
 8006814:	68f8      	ldr	r0, [r7, #12]
 8006816:	f000 f812 	bl	800683e <USBH_GetDescriptor>
 800681a:	4603      	mov	r3, r0
 800681c:	75fb      	strb	r3, [r7, #23]
 800681e:	7dfb      	ldrb	r3, [r7, #23]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d107      	bne.n	8006834 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800682a:	893a      	ldrh	r2, [r7, #8]
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	4618      	mov	r0, r3
 8006830:	f000 fa37 	bl	8006ca2 <USBH_ParseStringDesc>
  }

  return status;
 8006834:	7dfb      	ldrb	r3, [r7, #23]
}
 8006836:	4618      	mov	r0, r3
 8006838:	3718      	adds	r7, #24
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}

0800683e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800683e:	b580      	push	{r7, lr}
 8006840:	b084      	sub	sp, #16
 8006842:	af00      	add	r7, sp, #0
 8006844:	60f8      	str	r0, [r7, #12]
 8006846:	607b      	str	r3, [r7, #4]
 8006848:	460b      	mov	r3, r1
 800684a:	72fb      	strb	r3, [r7, #11]
 800684c:	4613      	mov	r3, r2
 800684e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	789b      	ldrb	r3, [r3, #2]
 8006854:	2b01      	cmp	r3, #1
 8006856:	d11c      	bne.n	8006892 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006858:	7afb      	ldrb	r3, [r7, #11]
 800685a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800685e:	b2da      	uxtb	r2, r3
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2206      	movs	r2, #6
 8006868:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	893a      	ldrh	r2, [r7, #8]
 800686e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006870:	893b      	ldrh	r3, [r7, #8]
 8006872:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006876:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800687a:	d104      	bne.n	8006886 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f240 4209 	movw	r2, #1033	; 0x409
 8006882:	829a      	strh	r2, [r3, #20]
 8006884:	e002      	b.n	800688c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2200      	movs	r2, #0
 800688a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	8b3a      	ldrh	r2, [r7, #24]
 8006890:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006892:	8b3b      	ldrh	r3, [r7, #24]
 8006894:	461a      	mov	r2, r3
 8006896:	6879      	ldr	r1, [r7, #4]
 8006898:	68f8      	ldr	r0, [r7, #12]
 800689a:	f000 fa50 	bl	8006d3e <USBH_CtlReq>
 800689e:	4603      	mov	r3, r0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b082      	sub	sp, #8
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	460b      	mov	r3, r1
 80068b2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	789b      	ldrb	r3, [r3, #2]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d10f      	bne.n	80068dc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2205      	movs	r2, #5
 80068c6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80068c8:	78fb      	ldrb	r3, [r7, #3]
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80068dc:	2200      	movs	r2, #0
 80068de:	2100      	movs	r1, #0
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 fa2c 	bl	8006d3e <USBH_CtlReq>
 80068e6:	4603      	mov	r3, r0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3708      	adds	r7, #8
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b082      	sub	sp, #8
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	460b      	mov	r3, r1
 80068fa:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	789b      	ldrb	r3, [r3, #2]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d10e      	bne.n	8006922 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2200      	movs	r2, #0
 8006908:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2209      	movs	r2, #9
 800690e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	887a      	ldrh	r2, [r7, #2]
 8006914:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006922:	2200      	movs	r2, #0
 8006924:	2100      	movs	r1, #0
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 fa09 	bl	8006d3e <USBH_CtlReq>
 800692c:	4603      	mov	r3, r0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3708      	adds	r7, #8
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}

08006936 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006936:	b580      	push	{r7, lr}
 8006938:	b082      	sub	sp, #8
 800693a:	af00      	add	r7, sp, #0
 800693c:	6078      	str	r0, [r7, #4]
 800693e:	460b      	mov	r3, r1
 8006940:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	789b      	ldrb	r3, [r3, #2]
 8006946:	2b01      	cmp	r3, #1
 8006948:	d10f      	bne.n	800696a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2203      	movs	r2, #3
 8006954:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006956:	78fb      	ldrb	r3, [r7, #3]
 8006958:	b29a      	uxth	r2, r3
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800696a:	2200      	movs	r2, #0
 800696c:	2100      	movs	r1, #0
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 f9e5 	bl	8006d3e <USBH_CtlReq>
 8006974:	4603      	mov	r3, r0
}
 8006976:	4618      	mov	r0, r3
 8006978:	3708      	adds	r7, #8
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}

0800697e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800697e:	b580      	push	{r7, lr}
 8006980:	b082      	sub	sp, #8
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
 8006986:	460b      	mov	r3, r1
 8006988:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	789b      	ldrb	r3, [r3, #2]
 800698e:	2b01      	cmp	r3, #1
 8006990:	d10f      	bne.n	80069b2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2202      	movs	r2, #2
 8006996:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80069a4:	78fb      	ldrb	r3, [r7, #3]
 80069a6:	b29a      	uxth	r2, r3
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80069b2:	2200      	movs	r2, #0
 80069b4:	2100      	movs	r1, #0
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 f9c1 	bl	8006d3e <USBH_CtlReq>
 80069bc:	4603      	mov	r3, r0
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3708      	adds	r7, #8
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}

080069c6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80069c6:	b480      	push	{r7}
 80069c8:	b085      	sub	sp, #20
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	60f8      	str	r0, [r7, #12]
 80069ce:	60b9      	str	r1, [r7, #8]
 80069d0:	4613      	mov	r3, r2
 80069d2:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	781a      	ldrb	r2, [r3, #0]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	785a      	ldrb	r2, [r3, #1]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	3302      	adds	r3, #2
 80069e8:	781b      	ldrb	r3, [r3, #0]
 80069ea:	b29a      	uxth	r2, r3
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	3303      	adds	r3, #3
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	021b      	lsls	r3, r3, #8
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	4313      	orrs	r3, r2
 80069fa:	b29a      	uxth	r2, r3
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	791a      	ldrb	r2, [r3, #4]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	795a      	ldrb	r2, [r3, #5]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	799a      	ldrb	r2, [r3, #6]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	79da      	ldrb	r2, [r3, #7]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006a20:	88fb      	ldrh	r3, [r7, #6]
 8006a22:	2b08      	cmp	r3, #8
 8006a24:	d939      	bls.n	8006a9a <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	3308      	adds	r3, #8
 8006a2a:	781b      	ldrb	r3, [r3, #0]
 8006a2c:	b29a      	uxth	r2, r3
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	3309      	adds	r3, #9
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	021b      	lsls	r3, r3, #8
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	b29a      	uxth	r2, r3
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	330a      	adds	r3, #10
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	b29a      	uxth	r2, r3
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	330b      	adds	r3, #11
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	021b      	lsls	r3, r3, #8
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	4313      	orrs	r3, r2
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	330c      	adds	r3, #12
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	330d      	adds	r3, #13
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	021b      	lsls	r3, r3, #8
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	4313      	orrs	r3, r2
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	7b9a      	ldrb	r2, [r3, #14]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	7bda      	ldrb	r2, [r3, #15]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	7c1a      	ldrb	r2, [r3, #16]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	7c5a      	ldrb	r2, [r3, #17]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	745a      	strb	r2, [r3, #17]
  }
}
 8006a9a:	bf00      	nop
 8006a9c:	3714      	adds	r7, #20
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr

08006aa6 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8006aa6:	b580      	push	{r7, lr}
 8006aa8:	b08a      	sub	sp, #40	; 0x28
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	60f8      	str	r0, [r7, #12]
 8006aae:	60b9      	str	r1, [r7, #8]
 8006ab0:	4613      	mov	r3, r2
 8006ab2:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	781a      	ldrb	r2, [r3, #0]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	785a      	ldrb	r2, [r3, #1]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	3302      	adds	r3, #2
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	3303      	adds	r3, #3
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	021b      	lsls	r3, r3, #8
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	4313      	orrs	r3, r2
 8006aee:	b29a      	uxth	r2, r3
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	791a      	ldrb	r2, [r3, #4]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	795a      	ldrb	r2, [r3, #5]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	799a      	ldrb	r2, [r3, #6]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	79da      	ldrb	r2, [r3, #7]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	7a1a      	ldrb	r2, [r3, #8]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006b1c:	88fb      	ldrh	r3, [r7, #6]
 8006b1e:	2b09      	cmp	r3, #9
 8006b20:	d95f      	bls.n	8006be2 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8006b22:	2309      	movs	r3, #9
 8006b24:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8006b26:	2300      	movs	r3, #0
 8006b28:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006b2a:	e051      	b.n	8006bd0 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006b2c:	f107 0316 	add.w	r3, r7, #22
 8006b30:	4619      	mov	r1, r3
 8006b32:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b34:	f000 f8e8 	bl	8006d08 <USBH_GetNextDesc>
 8006b38:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3c:	785b      	ldrb	r3, [r3, #1]
 8006b3e:	2b04      	cmp	r3, #4
 8006b40:	d146      	bne.n	8006bd0 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8006b42:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b46:	221a      	movs	r2, #26
 8006b48:	fb02 f303 	mul.w	r3, r2, r3
 8006b4c:	3308      	adds	r3, #8
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	4413      	add	r3, r2
 8006b52:	3302      	adds	r3, #2
 8006b54:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006b56:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b58:	69f8      	ldr	r0, [r7, #28]
 8006b5a:	f000 f846 	bl	8006bea <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8006b64:	2300      	movs	r3, #0
 8006b66:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006b68:	e022      	b.n	8006bb0 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006b6a:	f107 0316 	add.w	r3, r7, #22
 8006b6e:	4619      	mov	r1, r3
 8006b70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b72:	f000 f8c9 	bl	8006d08 <USBH_GetNextDesc>
 8006b76:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8006b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7a:	785b      	ldrb	r3, [r3, #1]
 8006b7c:	2b05      	cmp	r3, #5
 8006b7e:	d117      	bne.n	8006bb0 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006b80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b84:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006b88:	3201      	adds	r2, #1
 8006b8a:	00d2      	lsls	r2, r2, #3
 8006b8c:	211a      	movs	r1, #26
 8006b8e:	fb01 f303 	mul.w	r3, r1, r3
 8006b92:	4413      	add	r3, r2
 8006b94:	3308      	adds	r3, #8
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	4413      	add	r3, r2
 8006b9a:	3304      	adds	r3, #4
 8006b9c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8006b9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ba0:	69b8      	ldr	r0, [r7, #24]
 8006ba2:	f000 f851 	bl	8006c48 <USBH_ParseEPDesc>
            ep_ix++;
 8006ba6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8006baa:	3301      	adds	r3, #1
 8006bac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	791b      	ldrb	r3, [r3, #4]
 8006bb4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d204      	bcs.n	8006bc6 <USBH_ParseCfgDesc+0x120>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	885a      	ldrh	r2, [r3, #2]
 8006bc0:	8afb      	ldrh	r3, [r7, #22]
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d8d1      	bhi.n	8006b6a <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8006bc6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006bca:	3301      	adds	r3, #1
 8006bcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006bd0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d804      	bhi.n	8006be2 <USBH_ParseCfgDesc+0x13c>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	885a      	ldrh	r2, [r3, #2]
 8006bdc:	8afb      	ldrh	r3, [r7, #22]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d8a4      	bhi.n	8006b2c <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8006be2:	bf00      	nop
 8006be4:	3728      	adds	r7, #40	; 0x28
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006bea:	b480      	push	{r7}
 8006bec:	b083      	sub	sp, #12
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
 8006bf2:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	781a      	ldrb	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	785a      	ldrb	r2, [r3, #1]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	789a      	ldrb	r2, [r3, #2]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	78da      	ldrb	r2, [r3, #3]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	791a      	ldrb	r2, [r3, #4]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	795a      	ldrb	r2, [r3, #5]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	799a      	ldrb	r2, [r3, #6]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	79da      	ldrb	r2, [r3, #7]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	7a1a      	ldrb	r2, [r3, #8]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	721a      	strb	r2, [r3, #8]
}
 8006c3c:	bf00      	nop
 8006c3e:	370c      	adds	r7, #12
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr

08006c48 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b083      	sub	sp, #12
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	781a      	ldrb	r2, [r3, #0]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	785a      	ldrb	r2, [r3, #1]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	789a      	ldrb	r2, [r3, #2]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	78da      	ldrb	r2, [r3, #3]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	3304      	adds	r3, #4
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	b29a      	uxth	r2, r3
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	3305      	adds	r3, #5
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	021b      	lsls	r3, r3, #8
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	4313      	orrs	r3, r2
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	799a      	ldrb	r2, [r3, #6]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	719a      	strb	r2, [r3, #6]
}
 8006c96:	bf00      	nop
 8006c98:	370c      	adds	r7, #12
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b087      	sub	sp, #28
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	60f8      	str	r0, [r7, #12]
 8006caa:	60b9      	str	r1, [r7, #8]
 8006cac:	4613      	mov	r3, r2
 8006cae:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	2b03      	cmp	r3, #3
 8006cb8:	d120      	bne.n	8006cfc <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	1e9a      	subs	r2, r3, #2
 8006cc0:	88fb      	ldrh	r3, [r7, #6]
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	bf28      	it	cs
 8006cc6:	4613      	movcs	r3, r2
 8006cc8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	3302      	adds	r3, #2
 8006cce:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	82fb      	strh	r3, [r7, #22]
 8006cd4:	e00b      	b.n	8006cee <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006cd6:	8afb      	ldrh	r3, [r7, #22]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	4413      	add	r3, r2
 8006cdc:	781a      	ldrb	r2, [r3, #0]
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006ce8:	8afb      	ldrh	r3, [r7, #22]
 8006cea:	3302      	adds	r3, #2
 8006cec:	82fb      	strh	r3, [r7, #22]
 8006cee:	8afa      	ldrh	r2, [r7, #22]
 8006cf0:	8abb      	ldrh	r3, [r7, #20]
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d3ef      	bcc.n	8006cd6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	701a      	strb	r2, [r3, #0]
  }
}
 8006cfc:	bf00      	nop
 8006cfe:	371c      	adds	r7, #28
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b085      	sub	sp, #20
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	881a      	ldrh	r2, [r3, #0]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	4413      	add	r3, r2
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	781b      	ldrb	r3, [r3, #0]
 8006d28:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006d30:	68fb      	ldr	r3, [r7, #12]
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3714      	adds	r7, #20
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr

08006d3e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006d3e:	b580      	push	{r7, lr}
 8006d40:	b086      	sub	sp, #24
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	60f8      	str	r0, [r7, #12]
 8006d46:	60b9      	str	r1, [r7, #8]
 8006d48:	4613      	mov	r3, r2
 8006d4a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	789b      	ldrb	r3, [r3, #2]
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d002      	beq.n	8006d5e <USBH_CtlReq+0x20>
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d00f      	beq.n	8006d7c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006d5c:	e027      	b.n	8006dae <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	68ba      	ldr	r2, [r7, #8]
 8006d62:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	88fa      	ldrh	r2, [r7, #6]
 8006d68:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2202      	movs	r2, #2
 8006d74:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006d76:	2301      	movs	r3, #1
 8006d78:	75fb      	strb	r3, [r7, #23]
      break;
 8006d7a:	e018      	b.n	8006dae <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f000 f81b 	bl	8006db8 <USBH_HandleControl>
 8006d82:	4603      	mov	r3, r0
 8006d84:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006d86:	7dfb      	ldrb	r3, [r7, #23]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d002      	beq.n	8006d92 <USBH_CtlReq+0x54>
 8006d8c:	7dfb      	ldrb	r3, [r7, #23]
 8006d8e:	2b03      	cmp	r3, #3
 8006d90:	d106      	bne.n	8006da0 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2201      	movs	r2, #1
 8006d96:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	761a      	strb	r2, [r3, #24]
      break;
 8006d9e:	e005      	b.n	8006dac <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006da0:	7dfb      	ldrb	r3, [r7, #23]
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	d102      	bne.n	8006dac <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2201      	movs	r2, #1
 8006daa:	709a      	strb	r2, [r3, #2]
      break;
 8006dac:	bf00      	nop
  }
  return status;
 8006dae:	7dfb      	ldrb	r3, [r7, #23]
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3718      	adds	r7, #24
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}

08006db8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b086      	sub	sp, #24
 8006dbc:	af02      	add	r7, sp, #8
 8006dbe:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	7e1b      	ldrb	r3, [r3, #24]
 8006dcc:	3b01      	subs	r3, #1
 8006dce:	2b0a      	cmp	r3, #10
 8006dd0:	f200 8156 	bhi.w	8007080 <USBH_HandleControl+0x2c8>
 8006dd4:	a201      	add	r2, pc, #4	; (adr r2, 8006ddc <USBH_HandleControl+0x24>)
 8006dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dda:	bf00      	nop
 8006ddc:	08006e09 	.word	0x08006e09
 8006de0:	08006e23 	.word	0x08006e23
 8006de4:	08006e8d 	.word	0x08006e8d
 8006de8:	08006eb3 	.word	0x08006eb3
 8006dec:	08006eeb 	.word	0x08006eeb
 8006df0:	08006f15 	.word	0x08006f15
 8006df4:	08006f67 	.word	0x08006f67
 8006df8:	08006f89 	.word	0x08006f89
 8006dfc:	08006fc5 	.word	0x08006fc5
 8006e00:	08006feb 	.word	0x08006feb
 8006e04:	08007029 	.word	0x08007029
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f103 0110 	add.w	r1, r3, #16
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	795b      	ldrb	r3, [r3, #5]
 8006e12:	461a      	mov	r2, r3
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f000 f943 	bl	80070a0 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2202      	movs	r2, #2
 8006e1e:	761a      	strb	r2, [r3, #24]
      break;
 8006e20:	e139      	b.n	8007096 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	795b      	ldrb	r3, [r3, #5]
 8006e26:	4619      	mov	r1, r3
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f000 fcc5 	bl	80077b8 <USBH_LL_GetURBState>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006e32:	7bbb      	ldrb	r3, [r7, #14]
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d11e      	bne.n	8006e76 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	7c1b      	ldrb	r3, [r3, #16]
 8006e3c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006e40:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	8adb      	ldrh	r3, [r3, #22]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d00a      	beq.n	8006e60 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006e4a:	7b7b      	ldrb	r3, [r7, #13]
 8006e4c:	2b80      	cmp	r3, #128	; 0x80
 8006e4e:	d103      	bne.n	8006e58 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2203      	movs	r2, #3
 8006e54:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006e56:	e115      	b.n	8007084 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2205      	movs	r2, #5
 8006e5c:	761a      	strb	r2, [r3, #24]
      break;
 8006e5e:	e111      	b.n	8007084 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8006e60:	7b7b      	ldrb	r3, [r7, #13]
 8006e62:	2b80      	cmp	r3, #128	; 0x80
 8006e64:	d103      	bne.n	8006e6e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2209      	movs	r2, #9
 8006e6a:	761a      	strb	r2, [r3, #24]
      break;
 8006e6c:	e10a      	b.n	8007084 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2207      	movs	r2, #7
 8006e72:	761a      	strb	r2, [r3, #24]
      break;
 8006e74:	e106      	b.n	8007084 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006e76:	7bbb      	ldrb	r3, [r7, #14]
 8006e78:	2b04      	cmp	r3, #4
 8006e7a:	d003      	beq.n	8006e84 <USBH_HandleControl+0xcc>
 8006e7c:	7bbb      	ldrb	r3, [r7, #14]
 8006e7e:	2b02      	cmp	r3, #2
 8006e80:	f040 8100 	bne.w	8007084 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	220b      	movs	r2, #11
 8006e88:	761a      	strb	r2, [r3, #24]
      break;
 8006e8a:	e0fb      	b.n	8007084 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006e92:	b29a      	uxth	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6899      	ldr	r1, [r3, #8]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	899a      	ldrh	r2, [r3, #12]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	791b      	ldrb	r3, [r3, #4]
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f000 f93a 	bl	800711e <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2204      	movs	r2, #4
 8006eae:	761a      	strb	r2, [r3, #24]
      break;
 8006eb0:	e0f1      	b.n	8007096 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	791b      	ldrb	r3, [r3, #4]
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 fc7d 	bl	80077b8 <USBH_LL_GetURBState>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006ec2:	7bbb      	ldrb	r3, [r7, #14]
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d102      	bne.n	8006ece <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2209      	movs	r2, #9
 8006ecc:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006ece:	7bbb      	ldrb	r3, [r7, #14]
 8006ed0:	2b05      	cmp	r3, #5
 8006ed2:	d102      	bne.n	8006eda <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006ed8:	e0d6      	b.n	8007088 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8006eda:	7bbb      	ldrb	r3, [r7, #14]
 8006edc:	2b04      	cmp	r3, #4
 8006ede:	f040 80d3 	bne.w	8007088 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	220b      	movs	r2, #11
 8006ee6:	761a      	strb	r2, [r3, #24]
      break;
 8006ee8:	e0ce      	b.n	8007088 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6899      	ldr	r1, [r3, #8]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	899a      	ldrh	r2, [r3, #12]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	795b      	ldrb	r3, [r3, #5]
 8006ef6:	2001      	movs	r0, #1
 8006ef8:	9000      	str	r0, [sp, #0]
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f8ea 	bl	80070d4 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2206      	movs	r2, #6
 8006f10:	761a      	strb	r2, [r3, #24]
      break;
 8006f12:	e0c0      	b.n	8007096 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	795b      	ldrb	r3, [r3, #5]
 8006f18:	4619      	mov	r1, r3
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 fc4c 	bl	80077b8 <USBH_LL_GetURBState>
 8006f20:	4603      	mov	r3, r0
 8006f22:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006f24:	7bbb      	ldrb	r3, [r7, #14]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d103      	bne.n	8006f32 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2207      	movs	r2, #7
 8006f2e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006f30:	e0ac      	b.n	800708c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8006f32:	7bbb      	ldrb	r3, [r7, #14]
 8006f34:	2b05      	cmp	r3, #5
 8006f36:	d105      	bne.n	8006f44 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	220c      	movs	r2, #12
 8006f3c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006f3e:	2303      	movs	r3, #3
 8006f40:	73fb      	strb	r3, [r7, #15]
      break;
 8006f42:	e0a3      	b.n	800708c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006f44:	7bbb      	ldrb	r3, [r7, #14]
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	d103      	bne.n	8006f52 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2205      	movs	r2, #5
 8006f4e:	761a      	strb	r2, [r3, #24]
      break;
 8006f50:	e09c      	b.n	800708c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8006f52:	7bbb      	ldrb	r3, [r7, #14]
 8006f54:	2b04      	cmp	r3, #4
 8006f56:	f040 8099 	bne.w	800708c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	220b      	movs	r2, #11
 8006f5e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006f60:	2302      	movs	r3, #2
 8006f62:	73fb      	strb	r3, [r7, #15]
      break;
 8006f64:	e092      	b.n	800708c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	791b      	ldrb	r3, [r3, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	2100      	movs	r1, #0
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 f8d5 	bl	800711e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006f7a:	b29a      	uxth	r2, r3
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2208      	movs	r2, #8
 8006f84:	761a      	strb	r2, [r3, #24]

      break;
 8006f86:	e086      	b.n	8007096 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	791b      	ldrb	r3, [r3, #4]
 8006f8c:	4619      	mov	r1, r3
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 fc12 	bl	80077b8 <USBH_LL_GetURBState>
 8006f94:	4603      	mov	r3, r0
 8006f96:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006f98:	7bbb      	ldrb	r3, [r7, #14]
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d105      	bne.n	8006faa <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	220d      	movs	r2, #13
 8006fa2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006fa8:	e072      	b.n	8007090 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8006faa:	7bbb      	ldrb	r3, [r7, #14]
 8006fac:	2b04      	cmp	r3, #4
 8006fae:	d103      	bne.n	8006fb8 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	220b      	movs	r2, #11
 8006fb4:	761a      	strb	r2, [r3, #24]
      break;
 8006fb6:	e06b      	b.n	8007090 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8006fb8:	7bbb      	ldrb	r3, [r7, #14]
 8006fba:	2b05      	cmp	r3, #5
 8006fbc:	d168      	bne.n	8007090 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	73fb      	strb	r3, [r7, #15]
      break;
 8006fc2:	e065      	b.n	8007090 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	795b      	ldrb	r3, [r3, #5]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	9200      	str	r2, [sp, #0]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	2100      	movs	r1, #0
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f000 f87f 	bl	80070d4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	220a      	movs	r2, #10
 8006fe6:	761a      	strb	r2, [r3, #24]
      break;
 8006fe8:	e055      	b.n	8007096 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	795b      	ldrb	r3, [r3, #5]
 8006fee:	4619      	mov	r1, r3
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 fbe1 	bl	80077b8 <USBH_LL_GetURBState>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8006ffa:	7bbb      	ldrb	r3, [r7, #14]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d105      	bne.n	800700c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007000:	2300      	movs	r3, #0
 8007002:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	220d      	movs	r2, #13
 8007008:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800700a:	e043      	b.n	8007094 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800700c:	7bbb      	ldrb	r3, [r7, #14]
 800700e:	2b02      	cmp	r3, #2
 8007010:	d103      	bne.n	800701a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2209      	movs	r2, #9
 8007016:	761a      	strb	r2, [r3, #24]
      break;
 8007018:	e03c      	b.n	8007094 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800701a:	7bbb      	ldrb	r3, [r7, #14]
 800701c:	2b04      	cmp	r3, #4
 800701e:	d139      	bne.n	8007094 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	220b      	movs	r2, #11
 8007024:	761a      	strb	r2, [r3, #24]
      break;
 8007026:	e035      	b.n	8007094 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	7e5b      	ldrb	r3, [r3, #25]
 800702c:	3301      	adds	r3, #1
 800702e:	b2da      	uxtb	r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	765a      	strb	r2, [r3, #25]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	7e5b      	ldrb	r3, [r3, #25]
 8007038:	2b02      	cmp	r3, #2
 800703a:	d806      	bhi.n	800704a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2201      	movs	r2, #1
 8007046:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007048:	e025      	b.n	8007096 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007050:	2106      	movs	r1, #6
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	795b      	ldrb	r3, [r3, #5]
 8007060:	4619      	mov	r1, r3
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 f90c 	bl	8007280 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	791b      	ldrb	r3, [r3, #4]
 800706c:	4619      	mov	r1, r3
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f000 f906 	bl	8007280 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800707a:	2302      	movs	r3, #2
 800707c:	73fb      	strb	r3, [r7, #15]
      break;
 800707e:	e00a      	b.n	8007096 <USBH_HandleControl+0x2de>

    default:
      break;
 8007080:	bf00      	nop
 8007082:	e008      	b.n	8007096 <USBH_HandleControl+0x2de>
      break;
 8007084:	bf00      	nop
 8007086:	e006      	b.n	8007096 <USBH_HandleControl+0x2de>
      break;
 8007088:	bf00      	nop
 800708a:	e004      	b.n	8007096 <USBH_HandleControl+0x2de>
      break;
 800708c:	bf00      	nop
 800708e:	e002      	b.n	8007096 <USBH_HandleControl+0x2de>
      break;
 8007090:	bf00      	nop
 8007092:	e000      	b.n	8007096 <USBH_HandleControl+0x2de>
      break;
 8007094:	bf00      	nop
  }

  return status;
 8007096:	7bfb      	ldrb	r3, [r7, #15]
}
 8007098:	4618      	mov	r0, r3
 800709a:	3710      	adds	r7, #16
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b088      	sub	sp, #32
 80070a4:	af04      	add	r7, sp, #16
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	4613      	mov	r3, r2
 80070ac:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80070ae:	79f9      	ldrb	r1, [r7, #7]
 80070b0:	2300      	movs	r3, #0
 80070b2:	9303      	str	r3, [sp, #12]
 80070b4:	2308      	movs	r3, #8
 80070b6:	9302      	str	r3, [sp, #8]
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	9301      	str	r3, [sp, #4]
 80070bc:	2300      	movs	r3, #0
 80070be:	9300      	str	r3, [sp, #0]
 80070c0:	2300      	movs	r3, #0
 80070c2:	2200      	movs	r2, #0
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f000 fb46 	bl	8007756 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3710      	adds	r7, #16
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b088      	sub	sp, #32
 80070d8:	af04      	add	r7, sp, #16
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	4611      	mov	r1, r2
 80070e0:	461a      	mov	r2, r3
 80070e2:	460b      	mov	r3, r1
 80070e4:	80fb      	strh	r3, [r7, #6]
 80070e6:	4613      	mov	r3, r2
 80070e8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d001      	beq.n	80070f8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80070f4:	2300      	movs	r3, #0
 80070f6:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80070f8:	7979      	ldrb	r1, [r7, #5]
 80070fa:	7e3b      	ldrb	r3, [r7, #24]
 80070fc:	9303      	str	r3, [sp, #12]
 80070fe:	88fb      	ldrh	r3, [r7, #6]
 8007100:	9302      	str	r3, [sp, #8]
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	9301      	str	r3, [sp, #4]
 8007106:	2301      	movs	r3, #1
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	2300      	movs	r3, #0
 800710c:	2200      	movs	r2, #0
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f000 fb21 	bl	8007756 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3710      	adds	r7, #16
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}

0800711e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800711e:	b580      	push	{r7, lr}
 8007120:	b088      	sub	sp, #32
 8007122:	af04      	add	r7, sp, #16
 8007124:	60f8      	str	r0, [r7, #12]
 8007126:	60b9      	str	r1, [r7, #8]
 8007128:	4611      	mov	r1, r2
 800712a:	461a      	mov	r2, r3
 800712c:	460b      	mov	r3, r1
 800712e:	80fb      	strh	r3, [r7, #6]
 8007130:	4613      	mov	r3, r2
 8007132:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007134:	7979      	ldrb	r1, [r7, #5]
 8007136:	2300      	movs	r3, #0
 8007138:	9303      	str	r3, [sp, #12]
 800713a:	88fb      	ldrh	r3, [r7, #6]
 800713c:	9302      	str	r3, [sp, #8]
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	9301      	str	r3, [sp, #4]
 8007142:	2301      	movs	r3, #1
 8007144:	9300      	str	r3, [sp, #0]
 8007146:	2300      	movs	r3, #0
 8007148:	2201      	movs	r2, #1
 800714a:	68f8      	ldr	r0, [r7, #12]
 800714c:	f000 fb03 	bl	8007756 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007150:	2300      	movs	r3, #0

}
 8007152:	4618      	mov	r0, r3
 8007154:	3710      	adds	r7, #16
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}

0800715a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800715a:	b580      	push	{r7, lr}
 800715c:	b088      	sub	sp, #32
 800715e:	af04      	add	r7, sp, #16
 8007160:	60f8      	str	r0, [r7, #12]
 8007162:	60b9      	str	r1, [r7, #8]
 8007164:	4611      	mov	r1, r2
 8007166:	461a      	mov	r2, r3
 8007168:	460b      	mov	r3, r1
 800716a:	80fb      	strh	r3, [r7, #6]
 800716c:	4613      	mov	r3, r2
 800716e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007176:	2b00      	cmp	r3, #0
 8007178:	d001      	beq.n	800717e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800717a:	2300      	movs	r3, #0
 800717c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800717e:	7979      	ldrb	r1, [r7, #5]
 8007180:	7e3b      	ldrb	r3, [r7, #24]
 8007182:	9303      	str	r3, [sp, #12]
 8007184:	88fb      	ldrh	r3, [r7, #6]
 8007186:	9302      	str	r3, [sp, #8]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	9301      	str	r3, [sp, #4]
 800718c:	2301      	movs	r3, #1
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	2302      	movs	r3, #2
 8007192:	2200      	movs	r2, #0
 8007194:	68f8      	ldr	r0, [r7, #12]
 8007196:	f000 fade 	bl	8007756 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800719a:	2300      	movs	r3, #0
}
 800719c:	4618      	mov	r0, r3
 800719e:	3710      	adds	r7, #16
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b088      	sub	sp, #32
 80071a8:	af04      	add	r7, sp, #16
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	60b9      	str	r1, [r7, #8]
 80071ae:	4611      	mov	r1, r2
 80071b0:	461a      	mov	r2, r3
 80071b2:	460b      	mov	r3, r1
 80071b4:	80fb      	strh	r3, [r7, #6]
 80071b6:	4613      	mov	r3, r2
 80071b8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80071ba:	7979      	ldrb	r1, [r7, #5]
 80071bc:	2300      	movs	r3, #0
 80071be:	9303      	str	r3, [sp, #12]
 80071c0:	88fb      	ldrh	r3, [r7, #6]
 80071c2:	9302      	str	r3, [sp, #8]
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	9301      	str	r3, [sp, #4]
 80071c8:	2301      	movs	r3, #1
 80071ca:	9300      	str	r3, [sp, #0]
 80071cc:	2302      	movs	r3, #2
 80071ce:	2201      	movs	r2, #1
 80071d0:	68f8      	ldr	r0, [r7, #12]
 80071d2:	f000 fac0 	bl	8007756 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3710      	adds	r7, #16
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b086      	sub	sp, #24
 80071e4:	af04      	add	r7, sp, #16
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	4608      	mov	r0, r1
 80071ea:	4611      	mov	r1, r2
 80071ec:	461a      	mov	r2, r3
 80071ee:	4603      	mov	r3, r0
 80071f0:	70fb      	strb	r3, [r7, #3]
 80071f2:	460b      	mov	r3, r1
 80071f4:	70bb      	strb	r3, [r7, #2]
 80071f6:	4613      	mov	r3, r2
 80071f8:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80071fa:	7878      	ldrb	r0, [r7, #1]
 80071fc:	78ba      	ldrb	r2, [r7, #2]
 80071fe:	78f9      	ldrb	r1, [r7, #3]
 8007200:	8b3b      	ldrh	r3, [r7, #24]
 8007202:	9302      	str	r3, [sp, #8]
 8007204:	7d3b      	ldrb	r3, [r7, #20]
 8007206:	9301      	str	r3, [sp, #4]
 8007208:	7c3b      	ldrb	r3, [r7, #16]
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	4603      	mov	r3, r0
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fa53 	bl	80076ba <USBH_LL_OpenPipe>

  return USBH_OK;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3708      	adds	r7, #8
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800721e:	b580      	push	{r7, lr}
 8007220:	b082      	sub	sp, #8
 8007222:	af00      	add	r7, sp, #0
 8007224:	6078      	str	r0, [r7, #4]
 8007226:	460b      	mov	r3, r1
 8007228:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800722a:	78fb      	ldrb	r3, [r7, #3]
 800722c:	4619      	mov	r1, r3
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f000 fa72 	bl	8007718 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3708      	adds	r7, #8
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b084      	sub	sp, #16
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
 8007246:	460b      	mov	r3, r1
 8007248:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f836 	bl	80072bc <USBH_GetFreePipe>
 8007250:	4603      	mov	r3, r0
 8007252:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007254:	89fb      	ldrh	r3, [r7, #14]
 8007256:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800725a:	4293      	cmp	r3, r2
 800725c:	d00a      	beq.n	8007274 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800725e:	78fa      	ldrb	r2, [r7, #3]
 8007260:	89fb      	ldrh	r3, [r7, #14]
 8007262:	f003 030f 	and.w	r3, r3, #15
 8007266:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800726a:	6879      	ldr	r1, [r7, #4]
 800726c:	33e0      	adds	r3, #224	; 0xe0
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	440b      	add	r3, r1
 8007272:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007274:	89fb      	ldrh	r3, [r7, #14]
 8007276:	b2db      	uxtb	r3, r3
}
 8007278:	4618      	mov	r0, r3
 800727a:	3710      	adds	r7, #16
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	460b      	mov	r3, r1
 800728a:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800728c:	78fb      	ldrb	r3, [r7, #3]
 800728e:	2b0a      	cmp	r3, #10
 8007290:	d80d      	bhi.n	80072ae <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007292:	78fb      	ldrb	r3, [r7, #3]
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	33e0      	adds	r3, #224	; 0xe0
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4413      	add	r3, r2
 800729c:	685a      	ldr	r2, [r3, #4]
 800729e:	78fb      	ldrb	r3, [r7, #3]
 80072a0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80072a4:	6879      	ldr	r1, [r7, #4]
 80072a6:	33e0      	adds	r3, #224	; 0xe0
 80072a8:	009b      	lsls	r3, r3, #2
 80072aa:	440b      	add	r3, r1
 80072ac:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80072bc:	b480      	push	{r7}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80072c4:	2300      	movs	r3, #0
 80072c6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80072c8:	2300      	movs	r3, #0
 80072ca:	73fb      	strb	r3, [r7, #15]
 80072cc:	e00f      	b.n	80072ee <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80072ce:	7bfb      	ldrb	r3, [r7, #15]
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	33e0      	adds	r3, #224	; 0xe0
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	4413      	add	r3, r2
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d102      	bne.n	80072e8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80072e2:	7bfb      	ldrb	r3, [r7, #15]
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	e007      	b.n	80072f8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 80072e8:	7bfb      	ldrb	r3, [r7, #15]
 80072ea:	3301      	adds	r3, #1
 80072ec:	73fb      	strb	r3, [r7, #15]
 80072ee:	7bfb      	ldrb	r3, [r7, #15]
 80072f0:	2b0a      	cmp	r3, #10
 80072f2:	d9ec      	bls.n	80072ce <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80072f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3714      	adds	r7, #20
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007308:	2201      	movs	r2, #1
 800730a:	490e      	ldr	r1, [pc, #56]	; (8007344 <MX_USB_HOST_Init+0x40>)
 800730c:	480e      	ldr	r0, [pc, #56]	; (8007348 <MX_USB_HOST_Init+0x44>)
 800730e:	f7fe fca1 	bl	8005c54 <USBH_Init>
 8007312:	4603      	mov	r3, r0
 8007314:	2b00      	cmp	r3, #0
 8007316:	d001      	beq.n	800731c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007318:	f7f9 fafa 	bl	8000910 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800731c:	490b      	ldr	r1, [pc, #44]	; (800734c <MX_USB_HOST_Init+0x48>)
 800731e:	480a      	ldr	r0, [pc, #40]	; (8007348 <MX_USB_HOST_Init+0x44>)
 8007320:	f7fe fd26 	bl	8005d70 <USBH_RegisterClass>
 8007324:	4603      	mov	r3, r0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d001      	beq.n	800732e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800732a:	f7f9 faf1 	bl	8000910 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800732e:	4806      	ldr	r0, [pc, #24]	; (8007348 <MX_USB_HOST_Init+0x44>)
 8007330:	f7fe fdaa 	bl	8005e88 <USBH_Start>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d001      	beq.n	800733e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800733a:	f7f9 fae9 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800733e:	bf00      	nop
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop
 8007344:	08007365 	.word	0x08007365
 8007348:	200001b4 	.word	0x200001b4
 800734c:	2000000c 	.word	0x2000000c

08007350 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007354:	4802      	ldr	r0, [pc, #8]	; (8007360 <MX_USB_HOST_Process+0x10>)
 8007356:	f7fe fda7 	bl	8005ea8 <USBH_Process>
}
 800735a:	bf00      	nop
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	200001b4 	.word	0x200001b4

08007364 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	460b      	mov	r3, r1
 800736e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007370:	78fb      	ldrb	r3, [r7, #3]
 8007372:	3b01      	subs	r3, #1
 8007374:	2b04      	cmp	r3, #4
 8007376:	d819      	bhi.n	80073ac <USBH_UserProcess+0x48>
 8007378:	a201      	add	r2, pc, #4	; (adr r2, 8007380 <USBH_UserProcess+0x1c>)
 800737a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737e:	bf00      	nop
 8007380:	080073ad 	.word	0x080073ad
 8007384:	0800739d 	.word	0x0800739d
 8007388:	080073ad 	.word	0x080073ad
 800738c:	080073a5 	.word	0x080073a5
 8007390:	08007395 	.word	0x08007395
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007394:	4b09      	ldr	r3, [pc, #36]	; (80073bc <USBH_UserProcess+0x58>)
 8007396:	2203      	movs	r2, #3
 8007398:	701a      	strb	r2, [r3, #0]
  break;
 800739a:	e008      	b.n	80073ae <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800739c:	4b07      	ldr	r3, [pc, #28]	; (80073bc <USBH_UserProcess+0x58>)
 800739e:	2202      	movs	r2, #2
 80073a0:	701a      	strb	r2, [r3, #0]
  break;
 80073a2:	e004      	b.n	80073ae <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80073a4:	4b05      	ldr	r3, [pc, #20]	; (80073bc <USBH_UserProcess+0x58>)
 80073a6:	2201      	movs	r2, #1
 80073a8:	701a      	strb	r2, [r3, #0]
  break;
 80073aa:	e000      	b.n	80073ae <USBH_UserProcess+0x4a>

  default:
  break;
 80073ac:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80073ae:	bf00      	nop
 80073b0:	370c      	adds	r7, #12
 80073b2:	46bd      	mov	sp, r7
 80073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	200000b0 	.word	0x200000b0

080073c0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b08a      	sub	sp, #40	; 0x28
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073c8:	f107 0314 	add.w	r3, r7, #20
 80073cc:	2200      	movs	r2, #0
 80073ce:	601a      	str	r2, [r3, #0]
 80073d0:	605a      	str	r2, [r3, #4]
 80073d2:	609a      	str	r2, [r3, #8]
 80073d4:	60da      	str	r2, [r3, #12]
 80073d6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80073e0:	d147      	bne.n	8007472 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073e2:	2300      	movs	r3, #0
 80073e4:	613b      	str	r3, [r7, #16]
 80073e6:	4b25      	ldr	r3, [pc, #148]	; (800747c <HAL_HCD_MspInit+0xbc>)
 80073e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073ea:	4a24      	ldr	r2, [pc, #144]	; (800747c <HAL_HCD_MspInit+0xbc>)
 80073ec:	f043 0301 	orr.w	r3, r3, #1
 80073f0:	6313      	str	r3, [r2, #48]	; 0x30
 80073f2:	4b22      	ldr	r3, [pc, #136]	; (800747c <HAL_HCD_MspInit+0xbc>)
 80073f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073f6:	f003 0301 	and.w	r3, r3, #1
 80073fa:	613b      	str	r3, [r7, #16]
 80073fc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80073fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007404:	2300      	movs	r3, #0
 8007406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007408:	2300      	movs	r3, #0
 800740a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800740c:	f107 0314 	add.w	r3, r7, #20
 8007410:	4619      	mov	r1, r3
 8007412:	481b      	ldr	r0, [pc, #108]	; (8007480 <HAL_HCD_MspInit+0xc0>)
 8007414:	f7f9 fdf0 	bl	8000ff8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007418:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800741c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800741e:	2302      	movs	r3, #2
 8007420:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007422:	2300      	movs	r3, #0
 8007424:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007426:	2300      	movs	r3, #0
 8007428:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800742a:	230a      	movs	r3, #10
 800742c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800742e:	f107 0314 	add.w	r3, r7, #20
 8007432:	4619      	mov	r1, r3
 8007434:	4812      	ldr	r0, [pc, #72]	; (8007480 <HAL_HCD_MspInit+0xc0>)
 8007436:	f7f9 fddf 	bl	8000ff8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800743a:	4b10      	ldr	r3, [pc, #64]	; (800747c <HAL_HCD_MspInit+0xbc>)
 800743c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800743e:	4a0f      	ldr	r2, [pc, #60]	; (800747c <HAL_HCD_MspInit+0xbc>)
 8007440:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007444:	6353      	str	r3, [r2, #52]	; 0x34
 8007446:	2300      	movs	r3, #0
 8007448:	60fb      	str	r3, [r7, #12]
 800744a:	4b0c      	ldr	r3, [pc, #48]	; (800747c <HAL_HCD_MspInit+0xbc>)
 800744c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800744e:	4a0b      	ldr	r2, [pc, #44]	; (800747c <HAL_HCD_MspInit+0xbc>)
 8007450:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007454:	6453      	str	r3, [r2, #68]	; 0x44
 8007456:	4b09      	ldr	r3, [pc, #36]	; (800747c <HAL_HCD_MspInit+0xbc>)
 8007458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800745a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800745e:	60fb      	str	r3, [r7, #12]
 8007460:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007462:	2200      	movs	r2, #0
 8007464:	2100      	movs	r1, #0
 8007466:	2043      	movs	r0, #67	; 0x43
 8007468:	f7f9 fd8f 	bl	8000f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800746c:	2043      	movs	r0, #67	; 0x43
 800746e:	f7f9 fda8 	bl	8000fc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007472:	bf00      	nop
 8007474:	3728      	adds	r7, #40	; 0x28
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	40023800 	.word	0x40023800
 8007480:	40020000 	.word	0x40020000

08007484 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b082      	sub	sp, #8
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007492:	4618      	mov	r0, r3
 8007494:	f7ff f8db 	bl	800664e <USBH_LL_IncTimer>
}
 8007498:	bf00      	nop
 800749a:	3708      	adds	r7, #8
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80074ae:	4618      	mov	r0, r3
 80074b0:	f7ff f913 	bl	80066da <USBH_LL_Connect>
}
 80074b4:	bf00      	nop
 80074b6:	3708      	adds	r7, #8
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b082      	sub	sp, #8
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7ff f91c 	bl	8006708 <USBH_LL_Disconnect>
}
 80074d0:	bf00      	nop
 80074d2:	3708      	adds	r7, #8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	460b      	mov	r3, r1
 80074e2:	70fb      	strb	r3, [r7, #3]
 80074e4:	4613      	mov	r3, r2
 80074e6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80074e8:	bf00      	nop
 80074ea:	370c      	adds	r7, #12
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007502:	4618      	mov	r0, r3
 8007504:	f7ff f8cd 	bl	80066a2 <USBH_LL_PortEnabled>
}
 8007508:	bf00      	nop
 800750a:	3708      	adds	r7, #8
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800751e:	4618      	mov	r0, r3
 8007520:	f7ff f8cd 	bl	80066be <USBH_LL_PortDisabled>
}
 8007524:	bf00      	nop
 8007526:	3708      	adds	r7, #8
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800753a:	2b01      	cmp	r3, #1
 800753c:	d12a      	bne.n	8007594 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800753e:	4a18      	ldr	r2, [pc, #96]	; (80075a0 <USBH_LL_Init+0x74>)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a15      	ldr	r2, [pc, #84]	; (80075a0 <USBH_LL_Init+0x74>)
 800754a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800754e:	4b14      	ldr	r3, [pc, #80]	; (80075a0 <USBH_LL_Init+0x74>)
 8007550:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007554:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007556:	4b12      	ldr	r3, [pc, #72]	; (80075a0 <USBH_LL_Init+0x74>)
 8007558:	2208      	movs	r2, #8
 800755a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800755c:	4b10      	ldr	r3, [pc, #64]	; (80075a0 <USBH_LL_Init+0x74>)
 800755e:	2201      	movs	r2, #1
 8007560:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007562:	4b0f      	ldr	r3, [pc, #60]	; (80075a0 <USBH_LL_Init+0x74>)
 8007564:	2200      	movs	r2, #0
 8007566:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007568:	4b0d      	ldr	r3, [pc, #52]	; (80075a0 <USBH_LL_Init+0x74>)
 800756a:	2202      	movs	r2, #2
 800756c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800756e:	4b0c      	ldr	r3, [pc, #48]	; (80075a0 <USBH_LL_Init+0x74>)
 8007570:	2200      	movs	r2, #0
 8007572:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007574:	480a      	ldr	r0, [pc, #40]	; (80075a0 <USBH_LL_Init+0x74>)
 8007576:	f7f9 fef4 	bl	8001362 <HAL_HCD_Init>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d001      	beq.n	8007584 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007580:	f7f9 f9c6 	bl	8000910 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007584:	4806      	ldr	r0, [pc, #24]	; (80075a0 <USBH_LL_Init+0x74>)
 8007586:	f7fa fad1 	bl	8001b2c <HAL_HCD_GetCurrentFrame>
 800758a:	4603      	mov	r3, r0
 800758c:	4619      	mov	r1, r3
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f7ff f84e 	bl	8006630 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007594:	2300      	movs	r3, #0
}
 8007596:	4618      	mov	r0, r3
 8007598:	3708      	adds	r7, #8
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	2000058c 	.word	0x2000058c

080075a4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b084      	sub	sp, #16
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075ac:	2300      	movs	r3, #0
 80075ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80075b0:	2300      	movs	r3, #0
 80075b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7fa fa40 	bl	8001a40 <HAL_HCD_Start>
 80075c0:	4603      	mov	r3, r0
 80075c2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80075c4:	7bfb      	ldrb	r3, [r7, #15]
 80075c6:	4618      	mov	r0, r3
 80075c8:	f000 f95c 	bl	8007884 <USBH_Get_USB_Status>
 80075cc:	4603      	mov	r3, r0
 80075ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}

080075da <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80075da:	b580      	push	{r7, lr}
 80075dc:	b084      	sub	sp, #16
 80075de:	af00      	add	r7, sp, #0
 80075e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075e2:	2300      	movs	r3, #0
 80075e4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80075e6:	2300      	movs	r3, #0
 80075e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7fa fa48 	bl	8001a86 <HAL_HCD_Stop>
 80075f6:	4603      	mov	r3, r0
 80075f8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80075fa:	7bfb      	ldrb	r3, [r7, #15]
 80075fc:	4618      	mov	r0, r3
 80075fe:	f000 f941 	bl	8007884 <USBH_Get_USB_Status>
 8007602:	4603      	mov	r3, r0
 8007604:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007606:	7bbb      	ldrb	r3, [r7, #14]
}
 8007608:	4618      	mov	r0, r3
 800760a:	3710      	adds	r7, #16
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007618:	2301      	movs	r3, #1
 800761a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007622:	4618      	mov	r0, r3
 8007624:	f7fa fa90 	bl	8001b48 <HAL_HCD_GetCurrentSpeed>
 8007628:	4603      	mov	r3, r0
 800762a:	2b02      	cmp	r3, #2
 800762c:	d00c      	beq.n	8007648 <USBH_LL_GetSpeed+0x38>
 800762e:	2b02      	cmp	r3, #2
 8007630:	d80d      	bhi.n	800764e <USBH_LL_GetSpeed+0x3e>
 8007632:	2b00      	cmp	r3, #0
 8007634:	d002      	beq.n	800763c <USBH_LL_GetSpeed+0x2c>
 8007636:	2b01      	cmp	r3, #1
 8007638:	d003      	beq.n	8007642 <USBH_LL_GetSpeed+0x32>
 800763a:	e008      	b.n	800764e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800763c:	2300      	movs	r3, #0
 800763e:	73fb      	strb	r3, [r7, #15]
    break;
 8007640:	e008      	b.n	8007654 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007642:	2301      	movs	r3, #1
 8007644:	73fb      	strb	r3, [r7, #15]
    break;
 8007646:	e005      	b.n	8007654 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007648:	2302      	movs	r3, #2
 800764a:	73fb      	strb	r3, [r7, #15]
    break;
 800764c:	e002      	b.n	8007654 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800764e:	2301      	movs	r3, #1
 8007650:	73fb      	strb	r3, [r7, #15]
    break;
 8007652:	bf00      	nop
  }
  return  speed;
 8007654:	7bfb      	ldrb	r3, [r7, #15]
}
 8007656:	4618      	mov	r0, r3
 8007658:	3710      	adds	r7, #16
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}

0800765e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800765e:	b580      	push	{r7, lr}
 8007660:	b084      	sub	sp, #16
 8007662:	af00      	add	r7, sp, #0
 8007664:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007666:	2300      	movs	r3, #0
 8007668:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800766a:	2300      	movs	r3, #0
 800766c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007674:	4618      	mov	r0, r3
 8007676:	f7fa fa23 	bl	8001ac0 <HAL_HCD_ResetPort>
 800767a:	4603      	mov	r3, r0
 800767c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800767e:	7bfb      	ldrb	r3, [r7, #15]
 8007680:	4618      	mov	r0, r3
 8007682:	f000 f8ff 	bl	8007884 <USBH_Get_USB_Status>
 8007686:	4603      	mov	r3, r0
 8007688:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800768a:	7bbb      	ldrb	r3, [r7, #14]
}
 800768c:	4618      	mov	r0, r3
 800768e:	3710      	adds	r7, #16
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	460b      	mov	r3, r1
 800769e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076a6:	78fa      	ldrb	r2, [r7, #3]
 80076a8:	4611      	mov	r1, r2
 80076aa:	4618      	mov	r0, r3
 80076ac:	f7fa fa2a 	bl	8001b04 <HAL_HCD_HC_GetXferCount>
 80076b0:	4603      	mov	r3, r0
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3708      	adds	r7, #8
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}

080076ba <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80076ba:	b590      	push	{r4, r7, lr}
 80076bc:	b089      	sub	sp, #36	; 0x24
 80076be:	af04      	add	r7, sp, #16
 80076c0:	6078      	str	r0, [r7, #4]
 80076c2:	4608      	mov	r0, r1
 80076c4:	4611      	mov	r1, r2
 80076c6:	461a      	mov	r2, r3
 80076c8:	4603      	mov	r3, r0
 80076ca:	70fb      	strb	r3, [r7, #3]
 80076cc:	460b      	mov	r3, r1
 80076ce:	70bb      	strb	r3, [r7, #2]
 80076d0:	4613      	mov	r3, r2
 80076d2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076d4:	2300      	movs	r3, #0
 80076d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076d8:	2300      	movs	r3, #0
 80076da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80076e2:	787c      	ldrb	r4, [r7, #1]
 80076e4:	78ba      	ldrb	r2, [r7, #2]
 80076e6:	78f9      	ldrb	r1, [r7, #3]
 80076e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80076ea:	9302      	str	r3, [sp, #8]
 80076ec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80076f0:	9301      	str	r3, [sp, #4]
 80076f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80076f6:	9300      	str	r3, [sp, #0]
 80076f8:	4623      	mov	r3, r4
 80076fa:	f7f9 fe94 	bl	8001426 <HAL_HCD_HC_Init>
 80076fe:	4603      	mov	r3, r0
 8007700:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007702:	7bfb      	ldrb	r3, [r7, #15]
 8007704:	4618      	mov	r0, r3
 8007706:	f000 f8bd 	bl	8007884 <USBH_Get_USB_Status>
 800770a:	4603      	mov	r3, r0
 800770c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800770e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007710:	4618      	mov	r0, r3
 8007712:	3714      	adds	r7, #20
 8007714:	46bd      	mov	sp, r7
 8007716:	bd90      	pop	{r4, r7, pc}

08007718 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	460b      	mov	r3, r1
 8007722:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007724:	2300      	movs	r3, #0
 8007726:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007728:	2300      	movs	r3, #0
 800772a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007732:	78fa      	ldrb	r2, [r7, #3]
 8007734:	4611      	mov	r1, r2
 8007736:	4618      	mov	r0, r3
 8007738:	f7f9 ff04 	bl	8001544 <HAL_HCD_HC_Halt>
 800773c:	4603      	mov	r3, r0
 800773e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007740:	7bfb      	ldrb	r3, [r7, #15]
 8007742:	4618      	mov	r0, r3
 8007744:	f000 f89e 	bl	8007884 <USBH_Get_USB_Status>
 8007748:	4603      	mov	r3, r0
 800774a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800774c:	7bbb      	ldrb	r3, [r7, #14]
}
 800774e:	4618      	mov	r0, r3
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007756:	b590      	push	{r4, r7, lr}
 8007758:	b089      	sub	sp, #36	; 0x24
 800775a:	af04      	add	r7, sp, #16
 800775c:	6078      	str	r0, [r7, #4]
 800775e:	4608      	mov	r0, r1
 8007760:	4611      	mov	r1, r2
 8007762:	461a      	mov	r2, r3
 8007764:	4603      	mov	r3, r0
 8007766:	70fb      	strb	r3, [r7, #3]
 8007768:	460b      	mov	r3, r1
 800776a:	70bb      	strb	r3, [r7, #2]
 800776c:	4613      	mov	r3, r2
 800776e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007770:	2300      	movs	r3, #0
 8007772:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007774:	2300      	movs	r3, #0
 8007776:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800777e:	787c      	ldrb	r4, [r7, #1]
 8007780:	78ba      	ldrb	r2, [r7, #2]
 8007782:	78f9      	ldrb	r1, [r7, #3]
 8007784:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007788:	9303      	str	r3, [sp, #12]
 800778a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800778c:	9302      	str	r3, [sp, #8]
 800778e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007790:	9301      	str	r3, [sp, #4]
 8007792:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	4623      	mov	r3, r4
 800779a:	f7f9 fef7 	bl	800158c <HAL_HCD_HC_SubmitRequest>
 800779e:	4603      	mov	r3, r0
 80077a0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80077a2:	7bfb      	ldrb	r3, [r7, #15]
 80077a4:	4618      	mov	r0, r3
 80077a6:	f000 f86d 	bl	8007884 <USBH_Get_USB_Status>
 80077aa:	4603      	mov	r3, r0
 80077ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80077ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3714      	adds	r7, #20
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd90      	pop	{r4, r7, pc}

080077b8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b082      	sub	sp, #8
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	460b      	mov	r3, r1
 80077c2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80077ca:	78fa      	ldrb	r2, [r7, #3]
 80077cc:	4611      	mov	r1, r2
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7fa f984 	bl	8001adc <HAL_HCD_HC_GetURBState>
 80077d4:	4603      	mov	r3, r0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3708      	adds	r7, #8
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b082      	sub	sp, #8
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
 80077e6:	460b      	mov	r3, r1
 80077e8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d103      	bne.n	80077fc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80077f4:	78fb      	ldrb	r3, [r7, #3]
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 f870 	bl	80078dc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80077fc:	20c8      	movs	r0, #200	; 0xc8
 80077fe:	f7f9 fac5 	bl	8000d8c <HAL_Delay>
  return USBH_OK;
 8007802:	2300      	movs	r3, #0
}
 8007804:	4618      	mov	r0, r3
 8007806:	3708      	adds	r7, #8
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	460b      	mov	r3, r1
 8007816:	70fb      	strb	r3, [r7, #3]
 8007818:	4613      	mov	r3, r2
 800781a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007822:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007824:	78fb      	ldrb	r3, [r7, #3]
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	212c      	movs	r1, #44	; 0x2c
 800782a:	fb01 f303 	mul.w	r3, r1, r3
 800782e:	4413      	add	r3, r2
 8007830:	333b      	adds	r3, #59	; 0x3b
 8007832:	781b      	ldrb	r3, [r3, #0]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d009      	beq.n	800784c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007838:	78fb      	ldrb	r3, [r7, #3]
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	212c      	movs	r1, #44	; 0x2c
 800783e:	fb01 f303 	mul.w	r3, r1, r3
 8007842:	4413      	add	r3, r2
 8007844:	3354      	adds	r3, #84	; 0x54
 8007846:	78ba      	ldrb	r2, [r7, #2]
 8007848:	701a      	strb	r2, [r3, #0]
 800784a:	e008      	b.n	800785e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800784c:	78fb      	ldrb	r3, [r7, #3]
 800784e:	68fa      	ldr	r2, [r7, #12]
 8007850:	212c      	movs	r1, #44	; 0x2c
 8007852:	fb01 f303 	mul.w	r3, r1, r3
 8007856:	4413      	add	r3, r2
 8007858:	3355      	adds	r3, #85	; 0x55
 800785a:	78ba      	ldrb	r2, [r7, #2]
 800785c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800785e:	2300      	movs	r3, #0
}
 8007860:	4618      	mov	r0, r3
 8007862:	3714      	adds	r7, #20
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b082      	sub	sp, #8
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f7f9 fa89 	bl	8000d8c <HAL_Delay>
}
 800787a:	bf00      	nop
 800787c:	3708      	adds	r7, #8
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
	...

08007884 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007884:	b480      	push	{r7}
 8007886:	b085      	sub	sp, #20
 8007888:	af00      	add	r7, sp, #0
 800788a:	4603      	mov	r3, r0
 800788c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800788e:	2300      	movs	r3, #0
 8007890:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007892:	79fb      	ldrb	r3, [r7, #7]
 8007894:	2b03      	cmp	r3, #3
 8007896:	d817      	bhi.n	80078c8 <USBH_Get_USB_Status+0x44>
 8007898:	a201      	add	r2, pc, #4	; (adr r2, 80078a0 <USBH_Get_USB_Status+0x1c>)
 800789a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789e:	bf00      	nop
 80078a0:	080078b1 	.word	0x080078b1
 80078a4:	080078b7 	.word	0x080078b7
 80078a8:	080078bd 	.word	0x080078bd
 80078ac:	080078c3 	.word	0x080078c3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80078b0:	2300      	movs	r3, #0
 80078b2:	73fb      	strb	r3, [r7, #15]
    break;
 80078b4:	e00b      	b.n	80078ce <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80078b6:	2302      	movs	r3, #2
 80078b8:	73fb      	strb	r3, [r7, #15]
    break;
 80078ba:	e008      	b.n	80078ce <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80078bc:	2301      	movs	r3, #1
 80078be:	73fb      	strb	r3, [r7, #15]
    break;
 80078c0:	e005      	b.n	80078ce <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80078c2:	2302      	movs	r3, #2
 80078c4:	73fb      	strb	r3, [r7, #15]
    break;
 80078c6:	e002      	b.n	80078ce <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80078c8:	2302      	movs	r3, #2
 80078ca:	73fb      	strb	r3, [r7, #15]
    break;
 80078cc:	bf00      	nop
  }
  return usb_status;
 80078ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr

080078dc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	4603      	mov	r3, r0
 80078e4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80078e6:	79fb      	ldrb	r3, [r7, #7]
 80078e8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80078ea:	79fb      	ldrb	r3, [r7, #7]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d102      	bne.n	80078f6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 80078f0:	2301      	movs	r3, #1
 80078f2:	73fb      	strb	r3, [r7, #15]
 80078f4:	e001      	b.n	80078fa <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80078f6:	2300      	movs	r3, #0
 80078f8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80078fa:	7bfb      	ldrb	r3, [r7, #15]
 80078fc:	461a      	mov	r2, r3
 80078fe:	2101      	movs	r1, #1
 8007900:	4803      	ldr	r0, [pc, #12]	; (8007910 <MX_DriverVbusFS+0x34>)
 8007902:	f7f9 fd15 	bl	8001330 <HAL_GPIO_WritePin>
}
 8007906:	bf00      	nop
 8007908:	3710      	adds	r7, #16
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	40020800 	.word	0x40020800

08007914 <__errno>:
 8007914:	4b01      	ldr	r3, [pc, #4]	; (800791c <__errno+0x8>)
 8007916:	6818      	ldr	r0, [r3, #0]
 8007918:	4770      	bx	lr
 800791a:	bf00      	nop
 800791c:	2000002c 	.word	0x2000002c

08007920 <__libc_init_array>:
 8007920:	b570      	push	{r4, r5, r6, lr}
 8007922:	4d0d      	ldr	r5, [pc, #52]	; (8007958 <__libc_init_array+0x38>)
 8007924:	4c0d      	ldr	r4, [pc, #52]	; (800795c <__libc_init_array+0x3c>)
 8007926:	1b64      	subs	r4, r4, r5
 8007928:	10a4      	asrs	r4, r4, #2
 800792a:	2600      	movs	r6, #0
 800792c:	42a6      	cmp	r6, r4
 800792e:	d109      	bne.n	8007944 <__libc_init_array+0x24>
 8007930:	4d0b      	ldr	r5, [pc, #44]	; (8007960 <__libc_init_array+0x40>)
 8007932:	4c0c      	ldr	r4, [pc, #48]	; (8007964 <__libc_init_array+0x44>)
 8007934:	f000 f8f8 	bl	8007b28 <_init>
 8007938:	1b64      	subs	r4, r4, r5
 800793a:	10a4      	asrs	r4, r4, #2
 800793c:	2600      	movs	r6, #0
 800793e:	42a6      	cmp	r6, r4
 8007940:	d105      	bne.n	800794e <__libc_init_array+0x2e>
 8007942:	bd70      	pop	{r4, r5, r6, pc}
 8007944:	f855 3b04 	ldr.w	r3, [r5], #4
 8007948:	4798      	blx	r3
 800794a:	3601      	adds	r6, #1
 800794c:	e7ee      	b.n	800792c <__libc_init_array+0xc>
 800794e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007952:	4798      	blx	r3
 8007954:	3601      	adds	r6, #1
 8007956:	e7f2      	b.n	800793e <__libc_init_array+0x1e>
 8007958:	08007b64 	.word	0x08007b64
 800795c:	08007b64 	.word	0x08007b64
 8007960:	08007b64 	.word	0x08007b64
 8007964:	08007b68 	.word	0x08007b68

08007968 <malloc>:
 8007968:	4b02      	ldr	r3, [pc, #8]	; (8007974 <malloc+0xc>)
 800796a:	4601      	mov	r1, r0
 800796c:	6818      	ldr	r0, [r3, #0]
 800796e:	f000 b863 	b.w	8007a38 <_malloc_r>
 8007972:	bf00      	nop
 8007974:	2000002c 	.word	0x2000002c

08007978 <free>:
 8007978:	4b02      	ldr	r3, [pc, #8]	; (8007984 <free+0xc>)
 800797a:	4601      	mov	r1, r0
 800797c:	6818      	ldr	r0, [r3, #0]
 800797e:	f000 b80b 	b.w	8007998 <_free_r>
 8007982:	bf00      	nop
 8007984:	2000002c 	.word	0x2000002c

08007988 <memset>:
 8007988:	4402      	add	r2, r0
 800798a:	4603      	mov	r3, r0
 800798c:	4293      	cmp	r3, r2
 800798e:	d100      	bne.n	8007992 <memset+0xa>
 8007990:	4770      	bx	lr
 8007992:	f803 1b01 	strb.w	r1, [r3], #1
 8007996:	e7f9      	b.n	800798c <memset+0x4>

08007998 <_free_r>:
 8007998:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800799a:	2900      	cmp	r1, #0
 800799c:	d048      	beq.n	8007a30 <_free_r+0x98>
 800799e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079a2:	9001      	str	r0, [sp, #4]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f1a1 0404 	sub.w	r4, r1, #4
 80079aa:	bfb8      	it	lt
 80079ac:	18e4      	addlt	r4, r4, r3
 80079ae:	f000 f8ad 	bl	8007b0c <__malloc_lock>
 80079b2:	4a20      	ldr	r2, [pc, #128]	; (8007a34 <_free_r+0x9c>)
 80079b4:	9801      	ldr	r0, [sp, #4]
 80079b6:	6813      	ldr	r3, [r2, #0]
 80079b8:	4615      	mov	r5, r2
 80079ba:	b933      	cbnz	r3, 80079ca <_free_r+0x32>
 80079bc:	6063      	str	r3, [r4, #4]
 80079be:	6014      	str	r4, [r2, #0]
 80079c0:	b003      	add	sp, #12
 80079c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80079c6:	f000 b8a7 	b.w	8007b18 <__malloc_unlock>
 80079ca:	42a3      	cmp	r3, r4
 80079cc:	d90b      	bls.n	80079e6 <_free_r+0x4e>
 80079ce:	6821      	ldr	r1, [r4, #0]
 80079d0:	1862      	adds	r2, r4, r1
 80079d2:	4293      	cmp	r3, r2
 80079d4:	bf04      	itt	eq
 80079d6:	681a      	ldreq	r2, [r3, #0]
 80079d8:	685b      	ldreq	r3, [r3, #4]
 80079da:	6063      	str	r3, [r4, #4]
 80079dc:	bf04      	itt	eq
 80079de:	1852      	addeq	r2, r2, r1
 80079e0:	6022      	streq	r2, [r4, #0]
 80079e2:	602c      	str	r4, [r5, #0]
 80079e4:	e7ec      	b.n	80079c0 <_free_r+0x28>
 80079e6:	461a      	mov	r2, r3
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	b10b      	cbz	r3, 80079f0 <_free_r+0x58>
 80079ec:	42a3      	cmp	r3, r4
 80079ee:	d9fa      	bls.n	80079e6 <_free_r+0x4e>
 80079f0:	6811      	ldr	r1, [r2, #0]
 80079f2:	1855      	adds	r5, r2, r1
 80079f4:	42a5      	cmp	r5, r4
 80079f6:	d10b      	bne.n	8007a10 <_free_r+0x78>
 80079f8:	6824      	ldr	r4, [r4, #0]
 80079fa:	4421      	add	r1, r4
 80079fc:	1854      	adds	r4, r2, r1
 80079fe:	42a3      	cmp	r3, r4
 8007a00:	6011      	str	r1, [r2, #0]
 8007a02:	d1dd      	bne.n	80079c0 <_free_r+0x28>
 8007a04:	681c      	ldr	r4, [r3, #0]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	6053      	str	r3, [r2, #4]
 8007a0a:	4421      	add	r1, r4
 8007a0c:	6011      	str	r1, [r2, #0]
 8007a0e:	e7d7      	b.n	80079c0 <_free_r+0x28>
 8007a10:	d902      	bls.n	8007a18 <_free_r+0x80>
 8007a12:	230c      	movs	r3, #12
 8007a14:	6003      	str	r3, [r0, #0]
 8007a16:	e7d3      	b.n	80079c0 <_free_r+0x28>
 8007a18:	6825      	ldr	r5, [r4, #0]
 8007a1a:	1961      	adds	r1, r4, r5
 8007a1c:	428b      	cmp	r3, r1
 8007a1e:	bf04      	itt	eq
 8007a20:	6819      	ldreq	r1, [r3, #0]
 8007a22:	685b      	ldreq	r3, [r3, #4]
 8007a24:	6063      	str	r3, [r4, #4]
 8007a26:	bf04      	itt	eq
 8007a28:	1949      	addeq	r1, r1, r5
 8007a2a:	6021      	streq	r1, [r4, #0]
 8007a2c:	6054      	str	r4, [r2, #4]
 8007a2e:	e7c7      	b.n	80079c0 <_free_r+0x28>
 8007a30:	b003      	add	sp, #12
 8007a32:	bd30      	pop	{r4, r5, pc}
 8007a34:	200000b4 	.word	0x200000b4

08007a38 <_malloc_r>:
 8007a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3a:	1ccd      	adds	r5, r1, #3
 8007a3c:	f025 0503 	bic.w	r5, r5, #3
 8007a40:	3508      	adds	r5, #8
 8007a42:	2d0c      	cmp	r5, #12
 8007a44:	bf38      	it	cc
 8007a46:	250c      	movcc	r5, #12
 8007a48:	2d00      	cmp	r5, #0
 8007a4a:	4606      	mov	r6, r0
 8007a4c:	db01      	blt.n	8007a52 <_malloc_r+0x1a>
 8007a4e:	42a9      	cmp	r1, r5
 8007a50:	d903      	bls.n	8007a5a <_malloc_r+0x22>
 8007a52:	230c      	movs	r3, #12
 8007a54:	6033      	str	r3, [r6, #0]
 8007a56:	2000      	movs	r0, #0
 8007a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a5a:	f000 f857 	bl	8007b0c <__malloc_lock>
 8007a5e:	4921      	ldr	r1, [pc, #132]	; (8007ae4 <_malloc_r+0xac>)
 8007a60:	680a      	ldr	r2, [r1, #0]
 8007a62:	4614      	mov	r4, r2
 8007a64:	b99c      	cbnz	r4, 8007a8e <_malloc_r+0x56>
 8007a66:	4f20      	ldr	r7, [pc, #128]	; (8007ae8 <_malloc_r+0xb0>)
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	b923      	cbnz	r3, 8007a76 <_malloc_r+0x3e>
 8007a6c:	4621      	mov	r1, r4
 8007a6e:	4630      	mov	r0, r6
 8007a70:	f000 f83c 	bl	8007aec <_sbrk_r>
 8007a74:	6038      	str	r0, [r7, #0]
 8007a76:	4629      	mov	r1, r5
 8007a78:	4630      	mov	r0, r6
 8007a7a:	f000 f837 	bl	8007aec <_sbrk_r>
 8007a7e:	1c43      	adds	r3, r0, #1
 8007a80:	d123      	bne.n	8007aca <_malloc_r+0x92>
 8007a82:	230c      	movs	r3, #12
 8007a84:	6033      	str	r3, [r6, #0]
 8007a86:	4630      	mov	r0, r6
 8007a88:	f000 f846 	bl	8007b18 <__malloc_unlock>
 8007a8c:	e7e3      	b.n	8007a56 <_malloc_r+0x1e>
 8007a8e:	6823      	ldr	r3, [r4, #0]
 8007a90:	1b5b      	subs	r3, r3, r5
 8007a92:	d417      	bmi.n	8007ac4 <_malloc_r+0x8c>
 8007a94:	2b0b      	cmp	r3, #11
 8007a96:	d903      	bls.n	8007aa0 <_malloc_r+0x68>
 8007a98:	6023      	str	r3, [r4, #0]
 8007a9a:	441c      	add	r4, r3
 8007a9c:	6025      	str	r5, [r4, #0]
 8007a9e:	e004      	b.n	8007aaa <_malloc_r+0x72>
 8007aa0:	6863      	ldr	r3, [r4, #4]
 8007aa2:	42a2      	cmp	r2, r4
 8007aa4:	bf0c      	ite	eq
 8007aa6:	600b      	streq	r3, [r1, #0]
 8007aa8:	6053      	strne	r3, [r2, #4]
 8007aaa:	4630      	mov	r0, r6
 8007aac:	f000 f834 	bl	8007b18 <__malloc_unlock>
 8007ab0:	f104 000b 	add.w	r0, r4, #11
 8007ab4:	1d23      	adds	r3, r4, #4
 8007ab6:	f020 0007 	bic.w	r0, r0, #7
 8007aba:	1ac2      	subs	r2, r0, r3
 8007abc:	d0cc      	beq.n	8007a58 <_malloc_r+0x20>
 8007abe:	1a1b      	subs	r3, r3, r0
 8007ac0:	50a3      	str	r3, [r4, r2]
 8007ac2:	e7c9      	b.n	8007a58 <_malloc_r+0x20>
 8007ac4:	4622      	mov	r2, r4
 8007ac6:	6864      	ldr	r4, [r4, #4]
 8007ac8:	e7cc      	b.n	8007a64 <_malloc_r+0x2c>
 8007aca:	1cc4      	adds	r4, r0, #3
 8007acc:	f024 0403 	bic.w	r4, r4, #3
 8007ad0:	42a0      	cmp	r0, r4
 8007ad2:	d0e3      	beq.n	8007a9c <_malloc_r+0x64>
 8007ad4:	1a21      	subs	r1, r4, r0
 8007ad6:	4630      	mov	r0, r6
 8007ad8:	f000 f808 	bl	8007aec <_sbrk_r>
 8007adc:	3001      	adds	r0, #1
 8007ade:	d1dd      	bne.n	8007a9c <_malloc_r+0x64>
 8007ae0:	e7cf      	b.n	8007a82 <_malloc_r+0x4a>
 8007ae2:	bf00      	nop
 8007ae4:	200000b4 	.word	0x200000b4
 8007ae8:	200000b8 	.word	0x200000b8

08007aec <_sbrk_r>:
 8007aec:	b538      	push	{r3, r4, r5, lr}
 8007aee:	4d06      	ldr	r5, [pc, #24]	; (8007b08 <_sbrk_r+0x1c>)
 8007af0:	2300      	movs	r3, #0
 8007af2:	4604      	mov	r4, r0
 8007af4:	4608      	mov	r0, r1
 8007af6:	602b      	str	r3, [r5, #0]
 8007af8:	f7f9 f864 	bl	8000bc4 <_sbrk>
 8007afc:	1c43      	adds	r3, r0, #1
 8007afe:	d102      	bne.n	8007b06 <_sbrk_r+0x1a>
 8007b00:	682b      	ldr	r3, [r5, #0]
 8007b02:	b103      	cbz	r3, 8007b06 <_sbrk_r+0x1a>
 8007b04:	6023      	str	r3, [r4, #0]
 8007b06:	bd38      	pop	{r3, r4, r5, pc}
 8007b08:	20000890 	.word	0x20000890

08007b0c <__malloc_lock>:
 8007b0c:	4801      	ldr	r0, [pc, #4]	; (8007b14 <__malloc_lock+0x8>)
 8007b0e:	f000 b809 	b.w	8007b24 <__retarget_lock_acquire_recursive>
 8007b12:	bf00      	nop
 8007b14:	20000898 	.word	0x20000898

08007b18 <__malloc_unlock>:
 8007b18:	4801      	ldr	r0, [pc, #4]	; (8007b20 <__malloc_unlock+0x8>)
 8007b1a:	f000 b804 	b.w	8007b26 <__retarget_lock_release_recursive>
 8007b1e:	bf00      	nop
 8007b20:	20000898 	.word	0x20000898

08007b24 <__retarget_lock_acquire_recursive>:
 8007b24:	4770      	bx	lr

08007b26 <__retarget_lock_release_recursive>:
 8007b26:	4770      	bx	lr

08007b28 <_init>:
 8007b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b2a:	bf00      	nop
 8007b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b2e:	bc08      	pop	{r3}
 8007b30:	469e      	mov	lr, r3
 8007b32:	4770      	bx	lr

08007b34 <_fini>:
 8007b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b36:	bf00      	nop
 8007b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b3a:	bc08      	pop	{r3}
 8007b3c:	469e      	mov	lr, r3
 8007b3e:	4770      	bx	lr
