// Seed: 1563950143
`default_nettype wire `timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    output id_7,
    output logic id_8,
    input logic id_9,
    output logic id_10,
    input logic id_11,
    input id_12,
    input logic id_13,
    input logic id_14,
    input logic id_15,
    input id_16,
    input id_17,
    input id_18,
    input id_19,
    input logic id_20,
    output id_21
);
  logic id_22;
  logic id_23;
  logic id_24;
  always @(posedge 1) begin
    assume (1);
  end
  logic id_25;
  logic id_26 = 1;
endmodule
