# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lavagame2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/lavagame2/lavagame2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:06 on Nov 03,2019
# vcom -reportprogress 300 -93 -work work C:/FPGA/lavagame2/lavagame2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lavagame2
# -- Compiling architecture RTL of lavagame2
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(101): near "/": syntax error
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(111): (vcom-1136) Unknown identifier "v1".
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(111): (vcom-1136) Unknown identifier "v2".
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(111): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(113): (vcom-1136) Unknown identifier "highestValue".
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(113): (vcom-1136) Unknown identifier "v1".
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(115): (vcom-1136) Unknown identifier "highestValue".
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(115): (vcom-1136) Unknown identifier "v2".
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(118): RETURN statement must be inside of a subprogram.
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(119): near "function": (vcom-1576) expecting PROCESS.
# ** Error: C:/FPGA/lavagame2/lavagame2.vhd(124): near "in": syntax error
# End time: 21:14:07 on Nov 03,2019, Elapsed time: 0:00:01
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./lavagame2_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/FPGA/lavagame2/lavagame2.vhd}"
vsim rtl_work.lavagame2
# vsim rtl_work.lavagame2 
# Start time: 21:15:05 on Nov 03,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/FPGA/lavagame2/simulation/modelsim/rtl_work.lavagame2' has no architecture.
# Error loading design
# End time: 21:15:05 on Nov 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim rtl_work.lavagame2
# vsim rtl_work.lavagame2 
# Start time: 21:15:08 on Nov 03,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/FPGA/lavagame2/simulation/modelsim/rtl_work.lavagame2' has no architecture.
# Error loading design
# End time: 21:15:09 on Nov 03,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.lavagame2
# vsim work.lavagame2 
# Start time: 21:16:26 on Nov 03,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/FPGA/lavagame2/simulation/modelsim/rtl_work.lavagame2' has no architecture.
# Error loading design
# End time: 21:16:26 on Nov 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.lavagame2
# vsim work.lavagame2 
# Start time: 21:17:52 on Nov 03,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/FPGA/lavagame2/simulation/modelsim/rtl_work.lavagame2' has no architecture.
# Error loading design
# End time: 21:17:52 on Nov 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.lavagame2
# vsim work.lavagame2 
# Start time: 21:17:54 on Nov 03,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/FPGA/lavagame2/simulation/modelsim/rtl_work.lavagame2' has no architecture.
# Error loading design
# End time: 21:17:55 on Nov 03,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.lavagame2
# vsim work.lavagame2 
# Start time: 21:18:01 on Nov 03,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/FPGA/lavagame2/simulation/modelsim/rtl_work.lavagame2' has no architecture.
# Error loading design
# End time: 21:18:02 on Nov 03,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
quit
