v 20130223 2
L 100 300 100 7500 3 15 0 0 -1 -1
T 200 8600 8 10 0 0 0 0 1
device=DB25
A 850 150 150 250 110 3 15 0 0 -1 -1
A 175 300 75 180 60 3 15 0 0 -1 -1
A 850 7690 150 0 110 3 15 0 0 -1 -1
A 175 7500 75 120 60 3 15 0 0 -1 -1
L 1000 140 1000 7690 3 15 0 0 -1 -1
V 700 300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 300 1300 300 1 0 1
{
T 1100 350 5 8 1 1 0 0 1
pinnumber=13
T 1400 250 5 8 0 0 0 0 1
pinseq=1
T 700 150 3 4 1 1 0 3 1
pinlabel=SLCT
T 700 150 3 4 1 1 0 3 1
pintype=in
}
V 400 600 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 600 1300 600 1 0 1
{
T 1100 650 5 8 1 1 0 0 1
pinnumber=25
T 1400 550 5 8 0 0 0 0 1
pinseq=2
T 400 450 9 4 1 1 0 3 1
pinlabel=GND
T 400 450 9 4 1 1 0 3 1
pintype=pwr
}
V 700 900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 900 1300 900 1 0 1
{
T 1100 950 5 8 1 1 0 0 1
pinnumber=12
T 1400 850 5 8 0 0 0 0 1
pinseq=3
T 700 750 3 4 1 1 0 3 1
pinlabel=PE
T 700 750 3 4 1 1 0 3 1
pintype=out
}
V 400 1200 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 1200 1300 1200 1 0 1
{
T 1100 1250 5 8 1 1 0 0 1
pinnumber=24
T 1400 1150 5 8 0 0 0 0 1
pinseq=4
T 400 1050 9 4 1 1 0 3 1
pinlabel=GND
T 400 1050 9 4 1 1 0 3 1
pintype=pwr
}
V 700 1500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 1500 1300 1500 1 0 1
{
T 1100 1550 5 8 1 1 0 0 1
pinnumber=11
T 1400 1450 5 8 0 0 0 0 1
pinseq=5
T 700 1350 3 4 1 1 0 3 1
pinlabel=BUSY
T 700 1350 3 4 1 1 0 3 1
pintype=out
}
V 400 1800 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 1800 1300 1800 1 0 1
{
T 1100 1850 5 8 1 1 0 0 1
pinnumber=23
T 1400 1750 5 8 0 0 0 0 1
pinseq=6
T 400 1650 9 4 1 1 0 3 1
pinlabel=GND
T 400 1650 9 4 1 1 0 3 1
pintype=pwr
}
V 700 2100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 2100 1300 2100 1 0 1
{
T 1100 2150 5 8 1 1 0 0 1
pinnumber=10
T 1400 2050 5 8 0 0 0 0 1
pinseq=7
T 700 1950 3 4 1 1 0 3 1
pinlabel=\_ACK\_
T 700 1950 3 4 1 1 0 3 1
pintype=out
}
V 400 2400 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 2400 1300 2400 1 0 1
{
T 1100 2450 5 8 1 1 0 0 1
pinnumber=22
T 1400 2350 5 8 0 0 0 0 1
pinseq=8
T 400 2250 9 4 1 1 0 3 1
pinlabel=GND
T 400 2250 9 4 1 1 0 3 1
pintype=pwr
}
V 700 2700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 2700 1300 2700 1 0 1
{
T 1100 2750 5 8 1 1 0 0 1
pinnumber=9
T 1400 2650 5 8 0 0 0 0 1
pinseq=9
T 700 2550 3 4 1 1 0 3 1
pinlabel=DATA7
T 700 2550 3 4 1 1 0 3 1
pintype=io
}
V 400 3000 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 3000 1300 3000 1 0 1
{
T 1100 3050 5 8 1 1 0 0 1
pinnumber=21
T 1400 2950 5 8 0 0 0 0 1
pinseq=10
T 400 2850 9 4 1 1 0 3 1
pinlabel=GND
T 400 2850 9 4 1 1 0 3 1
pintype=pwr
}
V 700 3300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 3300 1300 3300 1 0 1
{
T 1100 3350 5 8 1 1 0 0 1
pinnumber=8
T 1400 3250 5 8 0 0 0 0 1
pinseq=11
T 700 3150 3 4 1 1 0 3 1
pinlabel=DATA6
T 700 3150 3 4 1 1 0 3 1
pintype=io
}
V 400 3600 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 3600 1300 3600 1 0 1
{
T 1100 3650 5 8 1 1 0 0 1
pinnumber=20
T 1400 3550 5 8 0 0 0 0 1
pinseq=12
T 400 3450 9 4 1 1 0 3 1
pinlabel=GND
T 400 3450 9 4 1 1 0 3 1
pintype=pwr
}
V 700 3900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 3900 1300 3900 1 0 1
{
T 1100 3950 5 8 1 1 0 0 1
pinnumber=7
T 1400 3850 5 8 0 0 0 0 1
pinseq=13
T 700 3750 3 4 1 1 0 3 1
pinlabel=DATA5
T 700 3750 3 4 1 1 0 3 1
pintype=io
}
V 400 4200 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 4200 1300 4200 1 0 1
{
T 1100 4250 5 8 1 1 0 0 1
pinnumber=19
T 1400 4150 5 8 0 0 0 0 1
pinseq=14
T 400 4050 9 4 1 1 0 3 1
pinlabel=GND
T 400 4050 9 4 1 1 0 3 1
pintype=pwr
}
V 700 4500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 4500 1300 4500 1 0 1
{
T 1100 4550 5 8 1 1 0 0 1
pinnumber=6
T 1400 4450 5 8 0 0 0 0 1
pinseq=15
T 700 4350 3 4 1 1 0 3 1
pinlabel=DATA4
T 700 4350 3 4 1 1 0 3 1
pintype=io
}
V 400 4800 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 4800 1300 4800 1 0 1
{
T 1100 4850 5 8 1 1 0 0 1
pinnumber=18
T 1400 4750 5 8 0 0 0 0 1
pinseq=16
T 400 4650 9 4 1 1 0 3 1
pinlabel=GND
T 400 4650 9 4 1 1 0 3 1
pintype=pwr
}
V 700 5100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 5100 1300 5100 1 0 1
{
T 1100 5150 5 8 1 1 0 0 1
pinnumber=5
T 1400 5050 5 8 0 0 0 0 1
pinseq=17
T 700 4950 3 4 1 1 0 3 1
pinlabel=DATA3
T 700 4950 3 4 1 1 0 3 1
pintype=io
}
V 400 5400 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 5400 1300 5400 1 0 1
{
T 1100 5450 5 8 1 1 0 0 1
pinnumber=17
T 1400 5350 5 8 0 0 0 0 1
pinseq=18
T 400 5250 9 4 1 1 0 3 1
pinlabel=\_SLCTIN\_
T 400 5250 9 4 1 1 0 3 1
pintype=in
}
V 700 5700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 5700 1300 5700 1 0 1
{
T 1100 5750 5 8 1 1 0 0 1
pinnumber=4
T 1400 5650 5 8 0 0 0 0 1
pinseq=19
T 700 5550 3 4 1 1 0 3 1
pinlabel=DATA2
T 700 5550 3 4 1 1 0 3 1
pintype=io
}
V 400 6000 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 6000 1300 6000 1 0 1
{
T 1100 6050 5 8 1 1 0 0 1
pinnumber=16
T 1400 5950 5 8 0 0 0 0 1
pinseq=20
T 400 5850 9 4 1 1 0 3 1
pinlabel=\_INIT\_
T 400 5850 9 4 1 1 0 3 1
pintype=in
}
V 700 6300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 6300 1300 6300 1 0 1
{
T 1100 6350 5 8 1 1 0 0 1
pinnumber=3
T 1400 6250 5 8 0 0 0 0 1
pinseq=21
T 700 6150 3 4 1 1 0 3 1
pinlabel=DATA1
T 700 6150 3 4 1 1 0 3 1
pintype=io
}
V 400 6600 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 6600 1300 6600 1 0 1
{
T 1100 6650 5 8 1 1 0 0 1
pinnumber=15
T 1400 6550 5 8 0 0 0 0 1
pinseq=22
T 400 6450 9 4 1 1 0 3 1
pinlabel=\_ERROR\_
T 400 6450 9 4 1 1 0 3 1
pintype=out
}
V 700 6900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 6900 1300 6900 1 0 1
{
T 1100 6950 5 8 1 1 0 0 1
pinnumber=2
T 1400 6850 5 8 0 0 0 0 1
pinseq=23
T 700 6750 3 4 1 1 0 3 1
pinlabel=DATA0
T 700 6750 3 4 1 1 0 3 1
pintype=io
}
V 400 7200 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 500 7200 1300 7200 1 0 1
{
T 1100 7250 5 8 1 1 0 0 1
pinnumber=14
T 1400 7150 5 8 0 0 0 0 1
pinseq=24
T 400 7050 9 4 1 1 0 3 1
pinlabel=\_AUTOF\_
T 400 7050 9 4 1 1 0 3 1
pintype=in
}
V 700 7500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 7500 1300 7500 1 0 1
{
T 1100 7550 5 8 1 1 0 0 1
pinnumber=1
T 1400 7450 5 8 0 0 0 0 1
pinseq=25
T 700 7350 3 4 1 1 0 3 1
pinlabel=\_STROBE\_
T 700 7350 3 4 1 1 0 3 1
pintype=clk
}
L 139 234 803 8 3 15 0 0 -1 -1
L 801 7832 138 7566 3 15 0 0 -1 -1
T 200 8000 8 10 1 1 0 0 1
refdes=CONN?
T 200 8400 8 10 0 0 0 0 1
description=DB-25 with PC parallel printer pin-out
T 200 9200 8 10 0 0 0 0 1
author=Walter Fetter Lages <w.fetter@ieee.org> & Diego Caberlon Santini <diegos@eletro.ufrgs.br>
T 200 9000 8 10 0 0 0 0 1
dist-license=GPL2
T 200 8800 8 10 0 0 0 0 1
use-license=unlimited
T 200 8200 8 10 0 0 0 0 1
footprint=DB-25F
