# RISC-V Based MYTH Workshop

## Workshop Contents

- [Day 1 - Introduction to RISC-V ISA and GNU Compiler Toolchain](#day-1---introduction-to-risc-v-isa-and-gnu-compiler-toolchain)
- [Day 2 - Introduction to ABI and Basic Verification Flow](#day-2---introduction-to-abi-and-basic-verification-flow)
- [Day 3 - Digital Logic with TL-Verilog and Makerchip](#day-3---digital-logic-with-tl-verilog-and-makerchip)
- [Day 4 - Basic RISC-V CPU Micro-architecture](#day-4---basic-risc-v-cpu-micro-architecture)
- [Day 5 - Complete Pipelined RISC-V CPU Micro-architecture](#day-5---complete-pipelined-risc-v-cpu-micro-architecture)

## Day 1 - Introduction to RISC-V ISA and GNU Compiler Toolchain

<details>
<summary><b>Topics Covered</b></summary>

</details>

## Day 2 - Introduction to ABI and Basic Verification Flow

<details>
<summary><b>Topics Covered</b></summary>

</details>


## Day 3 - Digital Logic with TL-Verilog and Makerchip

<details>
<summary><b>Topics Covered</b></summary>

</details>


## Day 4 - Basic RISC-V CPU Micro-architecture

<details>
<summary><b>Topics Covered</b></summary>

</details>


## Day 5 - Complete Pipelined RISC-V CPU Micro-architecture

<details>
<summary><b>Topics Covered</b></summary>

</details>


