/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Feb  7 17:25:08 2011
 *                 MD5 Checksum         9ea0993e1ac972e15873cf04ea4c226d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DS_6_H__
#define BCHP_DS_6_H__

/***************************************************************************
 *DS_6 - Downstream Receiver 6 Registers
 ***************************************************************************/
#define BCHP_DS_6_GBL                            0x000b8000 /* Global Core Control Register */
#define BCHP_DS_6_PD                             0x000b8010 /* Global Power Down Register */
#define BCHP_DS_6_IRQSTS1                        0x000b8040 /* Interrupt Status Register 1 */
#define BCHP_DS_6_IRQSET1                        0x000b8044 /* Set Interrupt Status Register 1 */
#define BCHP_DS_6_IRQCLR1                        0x000b8048 /* Clear Interrupt Status Register 1 */
#define BCHP_DS_6_IRQMSK1                        0x000b804c /* Interrupt Mask Register 1 */
#define BCHP_DS_6_IRQMSET1                       0x000b8050 /* Set Interrupt Mask Register 1 */
#define BCHP_DS_6_IRQMCLR1                       0x000b8054 /* Clear Interrupt Mask Register 1 */
#define BCHP_DS_6_IRQSTS2                        0x000b8058 /* Interrupt Status Register 2 */
#define BCHP_DS_6_IRQSET2                        0x000b805c /* Set Interrupt Status Register 2 */
#define BCHP_DS_6_IRQCLR2                        0x000b8060 /* Clear Interrupt Status Register 2 */
#define BCHP_DS_6_IRQMSK2                        0x000b8064 /* Interrupt Mask Register 2 */
#define BCHP_DS_6_IRQMSET2                       0x000b8068 /* Set Interrupt Mask Register 2 */
#define BCHP_DS_6_IRQMCLR2                       0x000b806c /* Clear Interrupt Mask Register 2 */
#define BCHP_DS_6_STAT                           0x000b80fc /* Receiver Status Register */
#define BCHP_DS_6_RST                            0x000b8100 /* Global Reset Register */
#define BCHP_DS_6_FRZ                            0x000b8104 /* Global Freeze Register */
#define BCHP_DS_6_BURST_FRZ                      0x000b810c /* Global Burst noise detector Freeze  Register */
#define BCHP_DS_6_CLK                            0x000b8184 /* Clock Generation Control Register */
#define BCHP_DS_6_NCOU                           0x000b8190 /* NCO Instantaneous Value (Upper) */
#define BCHP_DS_6_NCOL                           0x000b8194 /* NCO Instantaneous Value (Lower) */
#define BCHP_DS_6_FECIN_NCON                     0x000b8198 /* FEC Clock Counter Numerator Value */
#define BCHP_DS_6_FECIN_NCODL                    0x000b819c /* FEC Clock Counter Delta Value */
#define BCHP_DS_6_FECOUT_NCON                    0x000b81a0 /* OI PLL Clock Rate Numerator */
#define BCHP_DS_6_FECOUT_NCODL                   0x000b81a4 /* OI PLL Clock Rate Delta */
#define BCHP_DS_6_US_FCW_DWELL                   0x000b81a8 /* Upstream Frequency Control Word Dwell-count register */
#define BCHP_DS_6_SGCG                           0x000b81ac /* Clockgen Signature Analyzer */
#define BCHP_DS_6_ICB_CTL                        0x000b8200 /* Internal Configuration Bus Control and Status */
#define BCHP_DS_6_MBOX_CSR_P                     0x000b8204 /* Mail Box Command and Status for processor */
#define BCHP_DS_6_MBOX_DATA_P                    0x000b8208 /* Mail Box Data for processor */
#define BCHP_DS_6_HI_TST                         0x000b8214 /* Test configuration for down steam core's bus interface */
#define BCHP_DS_6_MBOX_CSR_S                     0x000b8218 /* Mail Box Command and Status for serial test interface. */
#define BCHP_DS_6_MBOX_DATA_S                    0x000b821c /* Mail Box Data for serial test interface */
#define BCHP_DS_6_BR                             0x000b8300 /* Baud Receiver Control Register */
#define BCHP_DS_6_AGCB                           0x000b834c /* Digital AGCB Control Register */
#define BCHP_DS_6_AGCBI                          0x000b8350 /* Digital AGCB Integrator Value */
#define BCHP_DS_6_AGCBLI                         0x000b8354 /* Digital AGCB Leaky Integrator Value */
#define BCHP_DS_6_SGBR                           0x000b8358 /* Baud Receiver Signature Analyzer */
#define BCHP_DS_6_QMLPS                          0x000b8400 /* QAM Loop Control */
#define BCHP_DS_6_CFL                            0x000b8410 /* Carrier Frequency Loop Control Register */
#define BCHP_DS_6_CFLC                           0x000b8414 /* Carrier Frequency Loop Coefficient Control Register */
#define BCHP_DS_6_CFLI                           0x000b8418 /* Carrier Frequency Loop Integrator Value */
#define BCHP_DS_6_CFLSP                          0x000b841c /* Carrier Frequency Loop Sweep Control Register */
#define BCHP_DS_6_CFLFOS                         0x000b8480 /* Carrier Frequency Loop Frequency Offset Control Register */
#define BCHP_DS_6_CFLFO                          0x000b8488 /* Carrier Frequency Loop Filter Output Value */
#define BCHP_DS_6_TL                             0x000b8494 /* Timing Loop Control Register */
#define BCHP_DS_6_TLC                            0x000b8498 /* Timing Loop Coefficient Control Register */
#define BCHP_DS_6_TLI                            0x000b849c /* Timing Loop Integrator Value */
#define BCHP_DS_6_TLSWP                          0x000b84a0 /* Timing Loop Sweep Control Value */
#define BCHP_DS_6_TLTHRS                         0x000b84a4 /* Timing Loop Integrator Threshold Register */
#define BCHP_DS_6_TLFOS                          0x000b84a8 /* Timing Loop Phase Offset Control Register */
#define BCHP_DS_6_TLFO                           0x000b84ac /* Timing Loop Filter Output Value */
#define BCHP_DS_6_TLAGC                          0x000b8504 /* Timing Loop AGC Control Register */
#define BCHP_DS_6_TLAGCI                         0x000b8508 /* Timing Loop AGC Integrator Value */
#define BCHP_DS_6_TLAGCL                         0x000b850c /* Timing Loop AGC Leaky Integrator Value */
#define BCHP_DS_6_PERF                           0x000b8510 /* Performance Monitoring Control/Status Register */
#define BCHP_DS_6_TLDHT                          0x000b8514 /* Timing Lock Detector High Threshold Control Register */
#define BCHP_DS_6_TLDLT                          0x000b8518 /* Timing Lock Detector Low Threshold Control Register */
#define BCHP_DS_6_TLDA                           0x000b851c /* Timing Lock Detector Accumulator Value */
#define BCHP_DS_6_TLDC                           0x000b8520 /* Timing Lock Detector Maximum Count Control Register */
#define BCHP_DS_6_TLDCI                          0x000b8524 /* Timing Lock Detector Counter Value */
#define BCHP_DS_6_US_IFC                         0x000b8530 /* Upstream/Downstream interface control register */
#define BCHP_DS_6_US_FCW_HI                      0x000b8534 /* Upper-part of the Upstream Frequency Control Word register */
#define BCHP_DS_6_US_FCW_LO                      0x000b8538 /* Lower-part of the Upstream Frequency Control Word register */
#define BCHP_DS_6_US_TL_OFFSET                   0x000b853c /* Upstream Timing Offset register */
#define BCHP_DS_6_US_DSBCLK                      0x000b8540 /* Upstream baud clock register */
#define BCHP_DS_6_FEC                            0x000b8600 /* FEC Control / Status Register */
#define BCHP_DS_6_FECU                           0x000b8610 /* FEC Initialization Register (Upper) */
#define BCHP_DS_6_FECM                           0x000b8614 /* FEC Initialization Register (Middle) */
#define BCHP_DS_6_FECL                           0x000b8618 /* FEC Initialization Register (Lower) */
#define BCHP_DS_6_SGFEC                          0x000b8620 /* FEC Signature Analyzer */
#define BCHP_DS_6_OI_VCO                         0x000b8640 /* OI VCO Control */
#define BCHP_DS_6_OI_CTL                         0x000b8680 /* OI Control */
#define BCHP_DS_6_OI_OUT                         0x000b8684 /* OI PS Output Control */
#define BCHP_DS_6_OI_ERR                         0x000b869c /* OI Frame Error Count */
#define BCHP_DS_6_OI_SG                          0x000b86a0 /* Output Interface Signature Analyzer (Test) */
#define BCHP_DS_6_OI_BER_CTL                     0x000b86a4 /* OI BER Estimation Control Register */
#define BCHP_DS_6_OI_BER                         0x000b86a8 /* OI BER Estimation Error Counter Value */
#define BCHP_DS_6_BER                            0x000b8700 /* Pre-FEC BER Estimation Control Register */
#define BCHP_DS_6_BERI                           0x000b8704 /* Pre-FEC BER Estimation Error Counter Value */
#define BCHP_DS_6_CERC1                          0x000b8710 /* FEC RS Corrected Bit Counter */
#define BCHP_DS_6_UERC1                          0x000b8714 /* FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_6_NBERC1                         0x000b8718 /* FEC Clean RS-Block Counter */
#define BCHP_DS_6_CBERC1                         0x000b871c /* FEC Corrected RS-Block Counter */
#define BCHP_DS_6_BMPG1                          0x000b8720 /* FEC Bad MPEG-Packet Counter */
#define BCHP_DS_6_CERC2                          0x000b8724 /* FEC RS Corrected Bit Counter */
#define BCHP_DS_6_UERC2                          0x000b8728 /* FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_6_NBERC2                         0x000b872c /* FEC Clean RS-Block Counter */
#define BCHP_DS_6_CBERC2                         0x000b8730 /* FEC Corrected RS-Block Counter */
#define BCHP_DS_6_BMPG2                          0x000b8734 /* FEC Bad MPEG-Packet Counter */
#define BCHP_DS_6_TPFEC                          0x000b8738 /* Testport Control Register for FEC */
#define BCHP_DS_6_EUSEDC1                        0x000b873c /* FEC Erasure used RS-Block Counter */
#define BCHP_DS_6_EDISCARDC1                     0x000b8740 /* FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_6_EUSEDC2                        0x000b8744 /* FEC Erasure used RS-Block Counter */
#define BCHP_DS_6_EDISCARDC2                     0x000b8748 /* FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_6_FBCNT1                         0x000b87c0 /* Baud Rate Counter 1 */
#define BCHP_DS_6_FBCNT2                         0x000b87c4 /* Baud Rate Counter 2 */
#define BCHP_DS_6_SPARE                          0x000b87fc /* Reserved for Future Expansion */
#define BCHP_DS_6_BND                            0x000b8b00 /* BND Control Register */
#define BCHP_DS_6_BND_THR                        0x000b8b04 /* BND threshold value Register */
#define BCHP_DS_6_BND_FRZ                        0x000b8b08 /* BND Freeze Control Register */
#define BCHP_DS_6_BND_THRFRZ                     0x000b8b0c /* BND threshold value Register */
#define BCHP_DS_6_EQ_CTL                         0x000b8c00 /* Equalizer Control Register */
#define BCHP_DS_6_EQ_CWC                         0x000b8c04 /* CWC Control Register */
#define BCHP_DS_6_EQ_CWC_FSBAUD                  0x000b8c08 /* CWC BAUD SAMPLE RATE */
#define BCHP_DS_6_EQ_CWC_FSCARR                  0x000b8c0c /* CWC CARRIER SAMPLE RATE */
#define BCHP_DS_6_EQ_FFE                         0x000b8c10 /* FFE Control Register */
#define BCHP_DS_6_EQ_DFE                         0x000b8c14 /* DFE Control Register */
#define BCHP_DS_6_EQ_CMA                         0x000b8c18 /* Equalizer CMA Modulus Control Register */
#define BCHP_DS_6_EQ_RCA                         0x000b8c1c /* Equalizer RCA Gain Control Register */
#define BCHP_DS_6_EQ_FMTHR                       0x000b8c20 /* Equalizer Main Tap Threshold Control Register */
#define BCHP_DS_6_EQ_LEAK                        0x000b8c24 /* Equalizer Leakage Control Register */
#define BCHP_DS_6_EQ_SOFT                        0x000b8c28 /* Equalizer Soft Decision Value */
#define BCHP_DS_6_EQ_SGEQ                        0x000b8c2c /* Equalizer Signature Analyzer */
#define BCHP_DS_6_EQ_CPL                         0x000b8c30 /* Carrier Phase Loop Control */
#define BCHP_DS_6_EQ_CPLC                        0x000b8c34 /* Carrier Phase Loop Coefficients */
#define BCHP_DS_6_EQ_CPLSWP                      0x000b8c38 /* Carrier Phase Loop Sweep */
#define BCHP_DS_6_EQ_CPLI                        0x000b8c3c /* Carrier Phase Loop Integrator */
#define BCHP_DS_6_EQ_CPLPA                       0x000b8c40 /* Carrier Phase Loop Phase Accumulator */
#define BCHP_DS_6_EQ_CPLFO                       0x000b8c44 /* Carrier Phase Loop Filter Output */
#define BCHP_DS_6_EQ_SNR                         0x000b8c48 /* Slicer SNR */
#define BCHP_DS_6_EQ_SNRHT                       0x000b8c4c /* Slicer SNR High Threshold */
#define BCHP_DS_6_EQ_SNRLT                       0x000b8c50 /* Slicer SNR Low Threshold */
#define BCHP_DS_6_EQ_CLD                         0x000b8c54 /* Carrier Lock Detector */
#define BCHP_DS_6_EQ_CLDHT                       0x000b8c58 /* Carrier Lock Detector High Threshold */
#define BCHP_DS_6_EQ_CLDLT                       0x000b8c5c /* Carrier Lock Detector Low Threshold */
#define BCHP_DS_6_EQ_CLDA                        0x000b8c60 /* Carrier Lock Detector Accumulator */
#define BCHP_DS_6_EQ_CLDC                        0x000b8c64 /* Carrier Lock Detector Maximum Count Control */
#define BCHP_DS_6_EQ_CLDCI                       0x000b8c68 /* Carrier Lock Detector Counter */
#define BCHP_DS_6_EQ_CWC_LEAK                    0x000b8c6c /* CWC LEAK Control Register */
#define BCHP_DS_6_EQ_CWC_FIN1                    0x000b8c70 /* CWC 1st tap non-baud-related frequency in MHz */
#define BCHP_DS_6_EQ_CWC_FIN2                    0x000b8c74 /* CWC 2nd tap non-baud-related frequency in MHz */
#define BCHP_DS_6_EQ_CWC_FIN3                    0x000b8c78 /* CWC 3rd tap non-baud-related frequency in MHz */
#define BCHP_DS_6_EQ_CWC_FIN4                    0x000b8c7c /* CWC 4th tap non-baud-related frequency in MHz */
#define BCHP_DS_6_EQ_CWC_FOFS1                   0x000b8c80 /* CWC 1st tap baud-related frequency offset control word */
#define BCHP_DS_6_EQ_CWC_FOFS2                   0x000b8c84 /* CWC 2nd tap baud-related frequency offset control word */
#define BCHP_DS_6_EQ_CWC_FOFS3                   0x000b8c88 /* CWC 3rd tap non-baud-related frequency offset */
#define BCHP_DS_6_EQ_CWC_FOFS4                   0x000b8c8c /* CWC 4th tap non-baud-related frequency offset */
#define BCHP_DS_6_EQ_CWC_LFC1                    0x000b8c90 /* CWC 1st tap phase/freq loop filter control */
#define BCHP_DS_6_EQ_CWC_LFC2                    0x000b8c94 /* CWC 2nd tap phase/freq loop filter control */
#define BCHP_DS_6_EQ_CWC_LFC3                    0x000b8c98 /* CWC 3rd tap phase/freq loop filter control */
#define BCHP_DS_6_EQ_CWC_LFC4                    0x000b8c9c /* CWC 4th tap phase/freq loop filter control */
#define BCHP_DS_6_EQ_AGC                         0x000b8ca4 /* Equalizer HUM-AGC Loop Control */
#define BCHP_DS_6_EQ_AGCC                        0x000b8ca8 /* Equalizer HUM-AGC Loop Coefficients */
#define BCHP_DS_6_EQ_AGCI                        0x000b8cac /* Equalizer HUM-AGC Loop Integrator */
#define BCHP_DS_6_EQ_AGCPA                       0x000b8cb0 /* Equalizer HUM-AGC Loop Gain Accumulator */
#define BCHP_DS_6_EQ_AGCFO                       0x000b8cb4 /* Equalizer HUM-AGC Loop Filter Output */
#define BCHP_DS_6_EQ_FN                          0x000b8cb8 /* Equalizer HUM-AGC FN Modulus Control Register */
#define BCHP_DS_6_EQ_POWER                       0x000b8cbc /* Equalizer Input Power Estimator Register */
#define BCHP_DS_6_EQ_FFEU0                       0x000b8d00 /* FFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL0                       0x000b8d04 /* FFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU1                       0x000b8d08 /* FFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL1                       0x000b8d0c /* FFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU2                       0x000b8d10 /* FFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL2                       0x000b8d14 /* FFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU3                       0x000b8d18 /* FFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL3                       0x000b8d1c /* FFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU4                       0x000b8d20 /* FFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL4                       0x000b8d24 /* FFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU5                       0x000b8d28 /* FFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL5                       0x000b8d2c /* FFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU6                       0x000b8d30 /* FFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL6                       0x000b8d34 /* FFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU7                       0x000b8d38 /* FFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL7                       0x000b8d3c /* FFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU8                       0x000b8d40 /* FFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL8                       0x000b8d44 /* FFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU9                       0x000b8d48 /* FFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL9                       0x000b8d4c /* FFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU10                      0x000b8d50 /* FFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL10                      0x000b8d54 /* FFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU11                      0x000b8d58 /* FFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL11                      0x000b8d5c /* FFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU12                      0x000b8d60 /* FFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL12                      0x000b8d64 /* FFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU13                      0x000b8d68 /* FFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL13                      0x000b8d6c /* FFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU14                      0x000b8d70 /* FFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL14                      0x000b8d74 /* FFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU15                      0x000b8d78 /* FFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL15                      0x000b8d7c /* FFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU16                      0x000b8d80 /* FFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL16                      0x000b8d84 /* FFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU17                      0x000b8d88 /* FFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL17                      0x000b8d8c /* FFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU18                      0x000b8d90 /* FFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL18                      0x000b8d94 /* FFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU19                      0x000b8d98 /* FFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL19                      0x000b8d9c /* FFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU20                      0x000b8da0 /* FFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL20                      0x000b8da4 /* FFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU21                      0x000b8da8 /* FFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL21                      0x000b8dac /* FFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU22                      0x000b8db0 /* FFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL22                      0x000b8db4 /* FFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU23                      0x000b8db8 /* FFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL23                      0x000b8dbc /* FFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU24                      0x000b8dc0 /* FFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL24                      0x000b8dc4 /* FFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU25                      0x000b8dc8 /* FFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL25                      0x000b8dcc /* FFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU26                      0x000b8dd0 /* FFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL26                      0x000b8dd4 /* FFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU27                      0x000b8dd8 /* FFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL27                      0x000b8ddc /* FFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU28                      0x000b8de0 /* FFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL28                      0x000b8de4 /* FFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU29                      0x000b8de8 /* FFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL29                      0x000b8dec /* FFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU30                      0x000b8df0 /* FFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL30                      0x000b8df4 /* FFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU31                      0x000b8df8 /* FFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL31                      0x000b8dfc /* FFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU32                      0x000b8e00 /* FFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL32                      0x000b8e04 /* FFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU33                      0x000b8e08 /* FFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL33                      0x000b8e0c /* FFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU34                      0x000b8e10 /* FFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL34                      0x000b8e14 /* FFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_FFEU35                      0x000b8e18 /* FFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_FFEL35                      0x000b8e1c /* FFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU0                       0x000b8e20 /* DFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL0                       0x000b8e24 /* DFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU1                       0x000b8e28 /* DFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL1                       0x000b8e2c /* DFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU2                       0x000b8e30 /* DFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL2                       0x000b8e34 /* DFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU3                       0x000b8e38 /* DFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL3                       0x000b8e3c /* DFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU4                       0x000b8e40 /* DFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL4                       0x000b8e44 /* DFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU5                       0x000b8e48 /* DFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL5                       0x000b8e4c /* DFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU6                       0x000b8e50 /* DFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL6                       0x000b8e54 /* DFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU7                       0x000b8e58 /* DFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL7                       0x000b8e5c /* DFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU8                       0x000b8e60 /* DFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL8                       0x000b8e64 /* DFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU9                       0x000b8e68 /* DFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL9                       0x000b8e6c /* DFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU10                      0x000b8e70 /* DFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL10                      0x000b8e74 /* DFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU11                      0x000b8e78 /* DFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL11                      0x000b8e7c /* DFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU12                      0x000b8e80 /* DFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL12                      0x000b8e84 /* DFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU13                      0x000b8e88 /* DFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL13                      0x000b8e8c /* DFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU14                      0x000b8e90 /* DFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL14                      0x000b8e94 /* DFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU15                      0x000b8e98 /* DFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL15                      0x000b8e9c /* DFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU16                      0x000b8ea0 /* DFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL16                      0x000b8ea4 /* DFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU17                      0x000b8ea8 /* DFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL17                      0x000b8eac /* DFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU18                      0x000b8eb0 /* DFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL18                      0x000b8eb4 /* DFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU19                      0x000b8eb8 /* DFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL19                      0x000b8ebc /* DFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU20                      0x000b8ec0 /* DFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL20                      0x000b8ec4 /* DFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU21                      0x000b8ec8 /* DFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL21                      0x000b8ecc /* DFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU22                      0x000b8ed0 /* DFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL22                      0x000b8ed4 /* DFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU23                      0x000b8ed8 /* DFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL23                      0x000b8edc /* DFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU24                      0x000b8ee0 /* DFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL24                      0x000b8ee4 /* DFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU25                      0x000b8ee8 /* DFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL25                      0x000b8eec /* DFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU26                      0x000b8ef0 /* DFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL26                      0x000b8ef4 /* DFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU27                      0x000b8ef8 /* DFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL27                      0x000b8efc /* DFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU28                      0x000b8f00 /* DFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL28                      0x000b8f04 /* DFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU29                      0x000b8f08 /* DFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL29                      0x000b8f0c /* DFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU30                      0x000b8f10 /* DFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL30                      0x000b8f14 /* DFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU31                      0x000b8f18 /* DFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL31                      0x000b8f1c /* DFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU32                      0x000b8f20 /* DFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL32                      0x000b8f24 /* DFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU33                      0x000b8f28 /* DFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL33                      0x000b8f2c /* DFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU34                      0x000b8f30 /* DFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL34                      0x000b8f34 /* DFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_DFEU35                      0x000b8f38 /* DFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_6_EQ_DFEL35                      0x000b8f3c /* DFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_6_EQ_CWC_INT1                    0x000b9060 /* CWC Tap 1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_6_EQ_CWC_INT2                    0x000b9064 /* CWC Tap 2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_6_EQ_CWC_INT3                    0x000b9068 /* CWC Tap 3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_6_EQ_CWC_INT4                    0x000b906c /* CWC Tap 4 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_6_EQ_FCA_CTL                     0x000b9070 /* Fast Carrier Acquisition Control Register */
#define BCHP_DS_6_EQ_CHSCN_CTL                   0x000b9074 /* CHSCN Control Register */
#define BCHP_DS_6_EQ_FFT_VAL                     0x000b9078 /* FCA Frequency Offset for Derotator Integrator Register */

#endif /* #ifndef BCHP_DS_6_H__ */

/* End of File */
