{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 15:52:35 2021 " "Info: Processing started: Sun Mar 21 15:52:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shixu -c shixu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shixu -c shixu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register fstate.st3 fstate.s_st4 340.02 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 340.02 MHz between source register \"fstate.st3\" and destination register \"fstate.s_st4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.819 ns + Longest register register " "Info: + Longest register to register delay is 1.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fstate.st3 1 REG LCFF_X1_Y3_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 4; REG Node = 'fstate.st3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fstate.st3 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.370 ns) 1.141 ns reg_fstate.s_st4~0 2 COMB LCCOMB_X1_Y3_N12 1 " "Info: 2: + IC(0.771 ns) + CELL(0.370 ns) = 1.141 ns; Loc. = LCCOMB_X1_Y3_N12; Fanout = 1; COMB Node = 'reg_fstate.s_st4~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { fstate.st3 reg_fstate.s_st4~0 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.711 ns reg_fstate.s_st4~1 3 COMB LCCOMB_X1_Y3_N6 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.711 ns; Loc. = LCCOMB_X1_Y3_N6; Fanout = 1; COMB Node = 'reg_fstate.s_st4~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { reg_fstate.s_st4~0 reg_fstate.s_st4~1 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.819 ns fstate.s_st4 4 REG LCFF_X1_Y3_N7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.819 ns; Loc. = LCFF_X1_Y3_N7; Fanout = 3; REG Node = 'fstate.s_st4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reg_fstate.s_st4~1 fstate.s_st4 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 37.60 % ) " "Info: Total cell delay = 0.684 ns ( 37.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 62.40 % ) " "Info: Total interconnect delay = 1.135 ns ( 62.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { fstate.st3 reg_fstate.s_st4~0 reg_fstate.s_st4~1 fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.819 ns" { fstate.st3 {} reg_fstate.s_st4~0 {} reg_fstate.s_st4~1 {} fstate.s_st4 {} } { 0.000ns 0.771ns 0.364ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.739 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns fstate.s_st4 3 REG LCFF_X1_Y3_N7 3 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X1_Y3_N7; Fanout = 3; REG Node = 'fstate.s_st4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clock~clkctrl fstate.s_st4 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.739 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns fstate.st3 3 REG LCFF_X1_Y3_N1 4 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 4; REG Node = 'fstate.st3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clock~clkctrl fstate.st3 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.st3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.st3 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.st3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.st3 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { fstate.st3 reg_fstate.s_st4~0 reg_fstate.s_st4~1 fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.819 ns" { fstate.st3 {} reg_fstate.s_st4~0 {} reg_fstate.s_st4~1 {} fstate.s_st4 {} } { 0.000ns 0.771ns 0.364ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.st3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.st3 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { fstate.s_st4 {} } {  } {  } "" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fstate.st3 reset clock 6.527 ns register " "Info: tsu for register \"fstate.st3\" (data pin = \"reset\", clock pin = \"clock\") is 6.527 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.306 ns + Longest pin register " "Info: + Longest pin to register delay is 9.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns reset 1 PIN PIN_28 11 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_28; Fanout = 11; PIN Node = 'reset'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.695 ns) + CELL(0.534 ns) 7.184 ns reg_fstate.st1~3 2 COMB LCCOMB_X1_Y3_N24 3 " "Info: 2: + IC(5.695 ns) + CELL(0.534 ns) = 7.184 ns; Loc. = LCCOMB_X1_Y3_N24; Fanout = 3; COMB Node = 'reg_fstate.st1~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.229 ns" { reset reg_fstate.st1~3 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.650 ns) 9.198 ns reg_fstate.st3~0 3 COMB LCCOMB_X1_Y3_N0 1 " "Info: 3: + IC(1.364 ns) + CELL(0.650 ns) = 9.198 ns; Loc. = LCCOMB_X1_Y3_N0; Fanout = 1; COMB Node = 'reg_fstate.st3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { reg_fstate.st1~3 reg_fstate.st3~0 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.306 ns fstate.st3 4 REG LCFF_X1_Y3_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.306 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 4; REG Node = 'fstate.st3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reg_fstate.st3~0 fstate.st3 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 24.15 % ) " "Info: Total cell delay = 2.247 ns ( 24.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.059 ns ( 75.85 % ) " "Info: Total interconnect delay = 7.059 ns ( 75.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.306 ns" { reset reg_fstate.st1~3 reg_fstate.st3~0 fstate.st3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.306 ns" { reset {} reset~combout {} reg_fstate.st1~3 {} reg_fstate.st3~0 {} fstate.st3 {} } { 0.000ns 0.000ns 5.695ns 1.364ns 0.000ns } { 0.000ns 0.955ns 0.534ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.739 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns fstate.st3 3 REG LCFF_X1_Y3_N1 4 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 4; REG Node = 'fstate.st3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clock~clkctrl fstate.st3 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.st3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.st3 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.306 ns" { reset reg_fstate.st1~3 reg_fstate.st3~0 fstate.st3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.306 ns" { reset {} reset~combout {} reg_fstate.st1~3 {} reg_fstate.st3~0 {} fstate.st3 {} } { 0.000ns 0.000ns 5.695ns 1.364ns 0.000ns } { 0.000ns 0.955ns 0.534ns 0.650ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.st3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.st3 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock t4 fstate.s_st4 10.996 ns register " "Info: tco from clock \"clock\" to destination pin \"t4\" through register \"fstate.s_st4\" is 10.996 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.739 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns fstate.s_st4 3 REG LCFF_X1_Y3_N7 3 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X1_Y3_N7; Fanout = 3; REG Node = 'fstate.s_st4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clock~clkctrl fstate.s_st4 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.953 ns + Longest register pin " "Info: + Longest register to pin delay is 7.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fstate.s_st4 1 REG LCFF_X1_Y3_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N7; Fanout = 3; REG Node = 'fstate.s_st4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fstate.s_st4 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.651 ns) 1.731 ns t4~6 2 COMB LCCOMB_X1_Y1_N4 1 " "Info: 2: + IC(1.080 ns) + CELL(0.651 ns) = 1.731 ns; Loc. = LCCOMB_X1_Y1_N4; Fanout = 1; COMB Node = 't4~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { fstate.s_st4 t4~6 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.146 ns) + CELL(3.076 ns) 7.953 ns t4 3 PIN PIN_74 0 " "Info: 3: + IC(3.146 ns) + CELL(3.076 ns) = 7.953 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 't4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.222 ns" { t4~6 t4 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.727 ns ( 46.86 % ) " "Info: Total cell delay = 3.727 ns ( 46.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.226 ns ( 53.14 % ) " "Info: Total interconnect delay = 4.226 ns ( 53.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { fstate.s_st4 t4~6 t4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { fstate.s_st4 {} t4~6 {} t4 {} } { 0.000ns 1.080ns 3.146ns } { 0.000ns 0.651ns 3.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { fstate.s_st4 t4~6 t4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { fstate.s_st4 {} t4~6 {} t4 {} } { 0.000ns 1.080ns 3.146ns } { 0.000ns 0.651ns 3.076ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset t4 13.090 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"t4\" is 13.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns reset 1 PIN PIN_28 11 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_28; Fanout = 11; PIN Node = 'reset'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.711 ns) + CELL(0.202 ns) 6.868 ns t4~6 2 COMB LCCOMB_X1_Y1_N4 1 " "Info: 2: + IC(5.711 ns) + CELL(0.202 ns) = 6.868 ns; Loc. = LCCOMB_X1_Y1_N4; Fanout = 1; COMB Node = 't4~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { reset t4~6 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.146 ns) + CELL(3.076 ns) 13.090 ns t4 3 PIN PIN_74 0 " "Info: 3: + IC(3.146 ns) + CELL(3.076 ns) = 13.090 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 't4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.222 ns" { t4~6 t4 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.233 ns ( 32.34 % ) " "Info: Total cell delay = 4.233 ns ( 32.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.857 ns ( 67.66 % ) " "Info: Total interconnect delay = 8.857 ns ( 67.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.090 ns" { reset t4~6 t4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.090 ns" { reset {} reset~combout {} t4~6 {} t4 {} } { 0.000ns 0.000ns 5.711ns 3.146ns } { 0.000ns 0.955ns 0.202ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fstate.st1 qd clock 0.459 ns register " "Info: th for register \"fstate.st1\" (data pin = \"qd\", clock pin = \"clock\") is 0.459 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.739 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns fstate.st1 3 REG LCFF_X1_Y3_N17 4 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X1_Y3_N17; Fanout = 4; REG Node = 'fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clock~clkctrl fstate.st1 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.st1 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.586 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns qd 1 PIN PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; PIN Node = 'qd'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.370 ns) 2.478 ns reg_fstate.st1~1 2 COMB LCCOMB_X1_Y3_N16 1 " "Info: 2: + IC(1.018 ns) + CELL(0.370 ns) = 2.478 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 1; COMB Node = 'reg_fstate.st1~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { qd reg_fstate.st1~1 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.586 ns fstate.st1 3 REG LCFF_X1_Y3_N17 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.586 ns; Loc. = LCFF_X1_Y3_N17; Fanout = 4; REG Node = 'fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reg_fstate.st1~1 fstate.st1 } "NODE_NAME" } } { "shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex5/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.568 ns ( 60.63 % ) " "Info: Total cell delay = 1.568 ns ( 60.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 39.37 % ) " "Info: Total interconnect delay = 1.018 ns ( 39.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.586 ns" { qd reg_fstate.st1~1 fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.586 ns" { qd {} qd~combout {} reg_fstate.st1~1 {} fstate.st1 {} } { 0.000ns 0.000ns 1.018ns 0.000ns } { 0.000ns 1.090ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clock clock~clkctrl fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.st1 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.586 ns" { qd reg_fstate.st1~1 fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.586 ns" { qd {} qd~combout {} reg_fstate.st1~1 {} fstate.st1 {} } { 0.000ns 0.000ns 1.018ns 0.000ns } { 0.000ns 1.090ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 15:52:36 2021 " "Info: Processing ended: Sun Mar 21 15:52:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
