{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711683187733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711683187737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 11:33:07 2024 " "Processing started: Fri Mar 29 11:33:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711683187737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683187737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab66 -c lab66 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab66 -c lab66" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683187738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711683188030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711683188030 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lab6/control.sv " "Can't analyze file -- file lab6/control.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711683195815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/utils.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab6/utils.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ben " "Found entity 1: logic_ben" {  } { { "lab6/utils.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/utils.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195815 ""} { "Info" "ISGN_ENTITY_NAME" "2 logic_nzp " "Found entity 2: logic_nzp" {  } { { "lab6/utils.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/utils.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195815 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder16bit " "Found entity 3: FullAdder16bit" {  } { { "lab6/utils.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/utils.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "lab6/tristate.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/testbench_week2(2).sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/testbench_week2(2).sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_week2 " "Found entity 1: testbench_week2" {  } { { "lab6/testbench_week2(2).sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/testbench_week2(2).sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/testbench_week1(1).sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/testbench_week1(1).sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_week1 " "Found entity 1: testbench_week1" {  } { { "lab6/testbench_week1(1).sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/testbench_week1(1).sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "lab6/test_memory.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file lab6/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "lab6/SLC3_2.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "lab6/slc3.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/registers.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab6/registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "lab6/registers.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/registers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195837 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegFile " "Found entity 2: RegFile" {  } { { "lab6/registers.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/mux.sv 9 9 " "Found 9 design units, including 9 entities, in source file lab6/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_mux " "Found entity 1: PC_mux" {  } { { "lab6/MUX.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195843 ""} { "Info" "ISGN_ENTITY_NAME" "2 MDR_mux " "Found entity 2: MDR_mux" {  } { { "lab6/MUX.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/MUX.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195843 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_mux " "Found entity 3: bus_mux" {  } { { "lab6/MUX.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/MUX.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195843 ""} { "Info" "ISGN_ENTITY_NAME" "4 addr1_mux " "Found entity 4: addr1_mux" {  } { { "lab6/MUX.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/MUX.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195843 ""} { "Info" "ISGN_ENTITY_NAME" "5 addr2_mux " "Found entity 5: addr2_mux" {  } { { "lab6/MUX.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/MUX.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195843 ""} { "Info" "ISGN_ENTITY_NAME" "6 SR1_mux " "Found entity 6: SR1_mux" {  } { { "lab6/MUX.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/MUX.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195843 ""} { "Info" "ISGN_ENTITY_NAME" "7 SR2_mux " "Found entity 7: SR2_mux" {  } { { "lab6/MUX.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/MUX.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195843 ""} { "Info" "ISGN_ENTITY_NAME" "8 DR_mux " "Found entity 8: DR_mux" {  } { { "lab6/MUX.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/MUX.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195843 ""} { "Info" "ISGN_ENTITY_NAME" "9 ALU " "Found entity 9: ALU" {  } { { "lab6/MUX.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/MUX.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "lab6/memory_contents.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "lab6/Mem2IO.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6/lab6_toplevel.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "lab6/ISDU.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195847 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "lab6/HexDriver.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711683195847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "lab6/HexDriver.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben datapath.sv(16) " "Verilog HDL Declaration information at datapath.sv(16): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "lab6/datapath.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/datapath.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711683195847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "lab6/datapath.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711683195847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout utils.sv(45) " "Verilog HDL Implicit Net warning at utils.sv(45): created implicit net for \"cout\"" {  } { { "lab6/utils.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/utils.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711683195847 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_22 ISDU.sv(162) " "Verilog HDL error at ISDU.sv(162): object \"S_22\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab6/ISDU.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/ISDU.sv" 162 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1711683195857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_22 ISDU.sv(164) " "Verilog HDL error at ISDU.sv(164): object \"S_22\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab6/ISDU.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/ISDU.sv" 164 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1711683195857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_22 ISDU.sv(237) " "Verilog HDL error at ISDU.sv(237): object \"S_22\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab6/ISDU.sv" "" { Text "C:/Users/emmal/Desktop/ECE385/lab6/ISDU.sv" 237 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1711683195857 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711683195930 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 29 11:33:15 2024 " "Processing ended: Fri Mar 29 11:33:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711683195930 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711683195930 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711683195930 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711683195930 ""}
