Simulator report for bit16_value_save
Wed Dec 19 20:00:52 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 219 nodes    ;
; Simulation Coverage         ;       0.91 % ;
; Total Number of Transitions ; 104          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                               ;
+--------------------------------------------------------------------------------------------+-------------------------------------+---------------+
; Option                                                                                     ; Setting                             ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                              ; Timing        ;
; Start time                                                                                 ; 0 ns                                ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                                ;               ;
; Vector input source                                                                        ; ../d_latch_pro/bit16_value_save.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                  ; On            ;
; Check outputs                                                                              ; Off                                 ; Off           ;
; Report simulation coverage                                                                 ; On                                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                                 ; Off           ;
; Detect glitches                                                                            ; Off                                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.91 % ;
; Total nodes checked                                 ; 219          ;
; Total output ports checked                          ; 219          ;
; Total output ports with complete 1/0-value coverage ; 2            ;
; Total output ports with no 1/0-value coverage       ; 117          ;
; Total output ports with no 1-value coverage         ; 169          ;
; Total output ports with no 0-value coverage         ; 165          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                        ;
+--------------------------------+--------------------------------+------------------+
; Node Name                      ; Output Port Name               ; Output Port Type ;
+--------------------------------+--------------------------------+------------------+
; |bit16_value_save|key1         ; |bit16_value_save|key1~corein  ; combout          ;
; |bit16_value_save|key1~clkctrl ; |bit16_value_save|key1~clkctrl ; outclk           ;
+--------------------------------+--------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                       ;
+----------------------------------------------+----------------------------------------------+------------------+
; Node Name                                    ; Output Port Name                             ; Output Port Type ;
+----------------------------------------------+----------------------------------------------+------------------+
; |bit16_value_save|Display_single:d1|D_hex~46 ; |bit16_value_save|Display_single:d1|D_hex~46 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~2  ; |bit16_value_save|Display_single:d1|D_hex~2  ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~49 ; |bit16_value_save|Display_single:d1|D_hex~49 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~13 ; |bit16_value_save|Display_single:d1|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~52 ; |bit16_value_save|Display_single:d1|D_hex~52 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~65 ; |bit16_value_save|Display_single:d1|D_hex~65 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~46 ; |bit16_value_save|Display_single:d2|D_hex~46 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~2  ; |bit16_value_save|Display_single:d2|D_hex~2  ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~49 ; |bit16_value_save|Display_single:d2|D_hex~49 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~13 ; |bit16_value_save|Display_single:d2|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~52 ; |bit16_value_save|Display_single:d2|D_hex~52 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~65 ; |bit16_value_save|Display_single:d2|D_hex~65 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~55 ; |bit16_value_save|Display_single:d2|D_hex~55 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~66 ; |bit16_value_save|Display_single:d2|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~58 ; |bit16_value_save|Display_single:d2|D_hex~58 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~67 ; |bit16_value_save|Display_single:d2|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~61 ; |bit16_value_save|Display_single:d2|D_hex~61 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~30 ; |bit16_value_save|Display_single:d2|D_hex~30 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~64 ; |bit16_value_save|Display_single:d2|D_hex~64 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~68 ; |bit16_value_save|Display_single:d2|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~46 ; |bit16_value_save|Display_single:d3|D_hex~46 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~2  ; |bit16_value_save|Display_single:d3|D_hex~2  ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~49 ; |bit16_value_save|Display_single:d3|D_hex~49 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~13 ; |bit16_value_save|Display_single:d3|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~52 ; |bit16_value_save|Display_single:d3|D_hex~52 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~65 ; |bit16_value_save|Display_single:d3|D_hex~65 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~55 ; |bit16_value_save|Display_single:d3|D_hex~55 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~66 ; |bit16_value_save|Display_single:d3|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~58 ; |bit16_value_save|Display_single:d3|D_hex~58 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~67 ; |bit16_value_save|Display_single:d3|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~61 ; |bit16_value_save|Display_single:d3|D_hex~61 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~30 ; |bit16_value_save|Display_single:d3|D_hex~30 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~64 ; |bit16_value_save|Display_single:d3|D_hex~64 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~68 ; |bit16_value_save|Display_single:d3|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~46 ; |bit16_value_save|Display_single:d4|D_hex~46 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~2  ; |bit16_value_save|Display_single:d4|D_hex~2  ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~49 ; |bit16_value_save|Display_single:d4|D_hex~49 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~13 ; |bit16_value_save|Display_single:d4|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~52 ; |bit16_value_save|Display_single:d4|D_hex~52 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~65 ; |bit16_value_save|Display_single:d4|D_hex~65 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~55 ; |bit16_value_save|Display_single:d4|D_hex~55 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~66 ; |bit16_value_save|Display_single:d4|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~58 ; |bit16_value_save|Display_single:d5|D_hex~58 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~67 ; |bit16_value_save|Display_single:d5|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~48 ; |bit16_value_save|Display_single:d6|D_hex~48 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~67 ; |bit16_value_save|Display_single:d6|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~48 ; |bit16_value_save|Display_single:d8|D_hex~48 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~67 ; |bit16_value_save|Display_single:d8|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~51 ; |bit16_value_save|Display_single:d8|D_hex~51 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~68 ; |bit16_value_save|Display_single:d8|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~58 ; |bit16_value_save|Display_single:d4|D_hex~58 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~30 ; |bit16_value_save|Display_single:d4|D_hex~30 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~61 ; |bit16_value_save|Display_single:d4|D_hex~61 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~67 ; |bit16_value_save|Display_single:d4|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~55 ; |bit16_value_save|Display_single:d1|D_hex~55 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~66 ; |bit16_value_save|Display_single:d1|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~58 ; |bit16_value_save|Display_single:d1|D_hex~58 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~67 ; |bit16_value_save|Display_single:d1|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~61 ; |bit16_value_save|Display_single:d1|D_hex~61 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~30 ; |bit16_value_save|Display_single:d1|D_hex~30 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~64 ; |bit16_value_save|Display_single:d1|D_hex~64 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~68 ; |bit16_value_save|Display_single:d1|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~64 ; |bit16_value_save|Display_single:d4|D_hex~64 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~68 ; |bit16_value_save|Display_single:d4|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~54 ; |bit16_value_save|Display_single:d6|D_hex~54 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~69 ; |bit16_value_save|Display_single:d6|D_hex~69 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~57 ; |bit16_value_save|Display_single:d6|D_hex~57 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~13 ; |bit16_value_save|Display_single:d6|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~60 ; |bit16_value_save|Display_single:d6|D_hex~60 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~70 ; |bit16_value_save|Display_single:d6|D_hex~70 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~63 ; |bit16_value_save|Display_single:d6|D_hex~63 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~71 ; |bit16_value_save|Display_single:d6|D_hex~71 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~57 ; |bit16_value_save|Display_single:d7|D_hex~57 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~13 ; |bit16_value_save|Display_single:d7|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~60 ; |bit16_value_save|Display_single:d8|D_hex~60 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~70 ; |bit16_value_save|Display_single:d8|D_hex~70 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~66 ; |bit16_value_save|Display_single:d7|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~30 ; |bit16_value_save|Display_single:d7|D_hex~30 ; combout          ;
; |bit16_value_save|d_latch_pro:ua2|q          ; |bit16_value_save|d_latch_pro:ua2|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua1|q          ; |bit16_value_save|d_latch_pro:ua1|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua3|q          ; |bit16_value_save|d_latch_pro:ua3|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua0|q          ; |bit16_value_save|d_latch_pro:ua0|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua6|q          ; |bit16_value_save|d_latch_pro:ua6|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua5|q          ; |bit16_value_save|d_latch_pro:ua5|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua7|q          ; |bit16_value_save|d_latch_pro:ua7|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua4|q          ; |bit16_value_save|d_latch_pro:ua4|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua10|q         ; |bit16_value_save|d_latch_pro:ua10|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ua9|q          ; |bit16_value_save|d_latch_pro:ua9|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua11|q         ; |bit16_value_save|d_latch_pro:ua11|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ua8|q          ; |bit16_value_save|d_latch_pro:ua8|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua14|q         ; |bit16_value_save|d_latch_pro:ua14|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ua13|q         ; |bit16_value_save|d_latch_pro:ua13|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ua15|q         ; |bit16_value_save|d_latch_pro:ua15|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ua12|q         ; |bit16_value_save|d_latch_pro:ua12|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ub2|q          ; |bit16_value_save|d_latch_pro:ub2|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ub1|q          ; |bit16_value_save|d_latch_pro:ub1|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ub3|q          ; |bit16_value_save|d_latch_pro:ub3|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ub0|q          ; |bit16_value_save|d_latch_pro:ub0|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ub7|q          ; |bit16_value_save|d_latch_pro:ub7|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ub6|q          ; |bit16_value_save|d_latch_pro:ub6|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ub5|q          ; |bit16_value_save|d_latch_pro:ub5|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ub11|q         ; |bit16_value_save|d_latch_pro:ub11|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ub10|q         ; |bit16_value_save|d_latch_pro:ub10|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ub8|q          ; |bit16_value_save|d_latch_pro:ub8|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ub15|q         ; |bit16_value_save|d_latch_pro:ub15|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ub13|q         ; |bit16_value_save|d_latch_pro:ub13|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ub12|q         ; |bit16_value_save|d_latch_pro:ub12|q         ; combout          ;
; |bit16_value_save|hexout0[0]                 ; |bit16_value_save|hexout0[0]                 ; padio            ;
; |bit16_value_save|hexout0[1]                 ; |bit16_value_save|hexout0[1]                 ; padio            ;
; |bit16_value_save|hexout0[2]                 ; |bit16_value_save|hexout0[2]                 ; padio            ;
; |bit16_value_save|hexout0[3]                 ; |bit16_value_save|hexout0[3]                 ; padio            ;
; |bit16_value_save|hexout0[4]                 ; |bit16_value_save|hexout0[4]                 ; padio            ;
; |bit16_value_save|hexout0[5]                 ; |bit16_value_save|hexout0[5]                 ; padio            ;
; |bit16_value_save|hexout0[6]                 ; |bit16_value_save|hexout0[6]                 ; padio            ;
; |bit16_value_save|hexout1[0]                 ; |bit16_value_save|hexout1[0]                 ; padio            ;
; |bit16_value_save|hexout1[1]                 ; |bit16_value_save|hexout1[1]                 ; padio            ;
; |bit16_value_save|hexout1[2]                 ; |bit16_value_save|hexout1[2]                 ; padio            ;
; |bit16_value_save|hexout1[3]                 ; |bit16_value_save|hexout1[3]                 ; padio            ;
; |bit16_value_save|hexout1[4]                 ; |bit16_value_save|hexout1[4]                 ; padio            ;
; |bit16_value_save|hexout1[5]                 ; |bit16_value_save|hexout1[5]                 ; padio            ;
; |bit16_value_save|hexout1[6]                 ; |bit16_value_save|hexout1[6]                 ; padio            ;
; |bit16_value_save|hexout2[0]                 ; |bit16_value_save|hexout2[0]                 ; padio            ;
; |bit16_value_save|hexout2[1]                 ; |bit16_value_save|hexout2[1]                 ; padio            ;
; |bit16_value_save|hexout2[2]                 ; |bit16_value_save|hexout2[2]                 ; padio            ;
; |bit16_value_save|hexout2[3]                 ; |bit16_value_save|hexout2[3]                 ; padio            ;
; |bit16_value_save|hexout2[4]                 ; |bit16_value_save|hexout2[4]                 ; padio            ;
; |bit16_value_save|hexout2[5]                 ; |bit16_value_save|hexout2[5]                 ; padio            ;
; |bit16_value_save|hexout2[6]                 ; |bit16_value_save|hexout2[6]                 ; padio            ;
; |bit16_value_save|hexout3[0]                 ; |bit16_value_save|hexout3[0]                 ; padio            ;
; |bit16_value_save|hexout3[1]                 ; |bit16_value_save|hexout3[1]                 ; padio            ;
; |bit16_value_save|hexout3[2]                 ; |bit16_value_save|hexout3[2]                 ; padio            ;
; |bit16_value_save|hexout3[3]                 ; |bit16_value_save|hexout3[3]                 ; padio            ;
; |bit16_value_save|hexout3[4]                 ; |bit16_value_save|hexout3[4]                 ; padio            ;
; |bit16_value_save|hexout3[5]                 ; |bit16_value_save|hexout3[5]                 ; padio            ;
; |bit16_value_save|hexout3[6]                 ; |bit16_value_save|hexout3[6]                 ; padio            ;
; |bit16_value_save|hexout4[0]                 ; |bit16_value_save|hexout4[0]                 ; padio            ;
; |bit16_value_save|hexout4[1]                 ; |bit16_value_save|hexout4[1]                 ; padio            ;
; |bit16_value_save|hexout4[2]                 ; |bit16_value_save|hexout4[2]                 ; padio            ;
; |bit16_value_save|hexout4[3]                 ; |bit16_value_save|hexout4[3]                 ; padio            ;
; |bit16_value_save|hexout4[4]                 ; |bit16_value_save|hexout4[4]                 ; padio            ;
; |bit16_value_save|hexout4[5]                 ; |bit16_value_save|hexout4[5]                 ; padio            ;
; |bit16_value_save|hexout5[4]                 ; |bit16_value_save|hexout5[4]                 ; padio            ;
; |bit16_value_save|hexout5[5]                 ; |bit16_value_save|hexout5[5]                 ; padio            ;
; |bit16_value_save|hexout6[0]                 ; |bit16_value_save|hexout6[0]                 ; padio            ;
; |bit16_value_save|hexout6[1]                 ; |bit16_value_save|hexout6[1]                 ; padio            ;
; |bit16_value_save|hexout6[3]                 ; |bit16_value_save|hexout6[3]                 ; padio            ;
; |bit16_value_save|hexout6[4]                 ; |bit16_value_save|hexout6[4]                 ; padio            ;
; |bit16_value_save|hexout6[6]                 ; |bit16_value_save|hexout6[6]                 ; padio            ;
; |bit16_value_save|hexout7[1]                 ; |bit16_value_save|hexout7[1]                 ; padio            ;
; |bit16_value_save|hexout7[2]                 ; |bit16_value_save|hexout7[2]                 ; padio            ;
; |bit16_value_save|hexout7[5]                 ; |bit16_value_save|hexout7[5]                 ; padio            ;
; |bit16_value_save|hexout7[6]                 ; |bit16_value_save|hexout7[6]                 ; padio            ;
; |bit16_value_save|key0                       ; |bit16_value_save|key0~corein                ; combout          ;
; |bit16_value_save|sw_in[2]                   ; |bit16_value_save|sw_in[2]~corein            ; combout          ;
; |bit16_value_save|sw_in[1]                   ; |bit16_value_save|sw_in[1]~corein            ; combout          ;
; |bit16_value_save|sw_in[3]                   ; |bit16_value_save|sw_in[3]~corein            ; combout          ;
; |bit16_value_save|sw_in[0]                   ; |bit16_value_save|sw_in[0]~corein            ; combout          ;
; |bit16_value_save|sw_in[6]                   ; |bit16_value_save|sw_in[6]~corein            ; combout          ;
; |bit16_value_save|sw_in[5]                   ; |bit16_value_save|sw_in[5]~corein            ; combout          ;
; |bit16_value_save|sw_in[7]                   ; |bit16_value_save|sw_in[7]~corein            ; combout          ;
; |bit16_value_save|sw_in[4]                   ; |bit16_value_save|sw_in[4]~corein            ; combout          ;
; |bit16_value_save|sw_in[10]                  ; |bit16_value_save|sw_in[10]~corein           ; combout          ;
; |bit16_value_save|sw_in[9]                   ; |bit16_value_save|sw_in[9]~corein            ; combout          ;
; |bit16_value_save|sw_in[11]                  ; |bit16_value_save|sw_in[11]~corein           ; combout          ;
; |bit16_value_save|sw_in[8]                   ; |bit16_value_save|sw_in[8]~corein            ; combout          ;
; |bit16_value_save|sw_in[14]                  ; |bit16_value_save|sw_in[14]~corein           ; combout          ;
; |bit16_value_save|sw_in[13]                  ; |bit16_value_save|sw_in[13]~corein           ; combout          ;
; |bit16_value_save|sw_in[15]                  ; |bit16_value_save|sw_in[15]~corein           ; combout          ;
; |bit16_value_save|sw_in[12]                  ; |bit16_value_save|sw_in[12]~corein           ; combout          ;
+----------------------------------------------+----------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                       ;
+----------------------------------------------+----------------------------------------------+------------------+
; Node Name                                    ; Output Port Name                             ; Output Port Type ;
+----------------------------------------------+----------------------------------------------+------------------+
; |bit16_value_save|Display_single:d1|D_hex~46 ; |bit16_value_save|Display_single:d1|D_hex~46 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~2  ; |bit16_value_save|Display_single:d1|D_hex~2  ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~49 ; |bit16_value_save|Display_single:d1|D_hex~49 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~13 ; |bit16_value_save|Display_single:d1|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~52 ; |bit16_value_save|Display_single:d1|D_hex~52 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~65 ; |bit16_value_save|Display_single:d1|D_hex~65 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~46 ; |bit16_value_save|Display_single:d2|D_hex~46 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~2  ; |bit16_value_save|Display_single:d2|D_hex~2  ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~49 ; |bit16_value_save|Display_single:d2|D_hex~49 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~13 ; |bit16_value_save|Display_single:d2|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~52 ; |bit16_value_save|Display_single:d2|D_hex~52 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~65 ; |bit16_value_save|Display_single:d2|D_hex~65 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~55 ; |bit16_value_save|Display_single:d2|D_hex~55 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~66 ; |bit16_value_save|Display_single:d2|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~58 ; |bit16_value_save|Display_single:d2|D_hex~58 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~67 ; |bit16_value_save|Display_single:d2|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~61 ; |bit16_value_save|Display_single:d2|D_hex~61 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~30 ; |bit16_value_save|Display_single:d2|D_hex~30 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~64 ; |bit16_value_save|Display_single:d2|D_hex~64 ; combout          ;
; |bit16_value_save|Display_single:d2|D_hex~68 ; |bit16_value_save|Display_single:d2|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~46 ; |bit16_value_save|Display_single:d3|D_hex~46 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~2  ; |bit16_value_save|Display_single:d3|D_hex~2  ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~49 ; |bit16_value_save|Display_single:d3|D_hex~49 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~13 ; |bit16_value_save|Display_single:d3|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~52 ; |bit16_value_save|Display_single:d3|D_hex~52 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~65 ; |bit16_value_save|Display_single:d3|D_hex~65 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~55 ; |bit16_value_save|Display_single:d3|D_hex~55 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~66 ; |bit16_value_save|Display_single:d3|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~58 ; |bit16_value_save|Display_single:d3|D_hex~58 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~67 ; |bit16_value_save|Display_single:d3|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~61 ; |bit16_value_save|Display_single:d3|D_hex~61 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~30 ; |bit16_value_save|Display_single:d3|D_hex~30 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~64 ; |bit16_value_save|Display_single:d3|D_hex~64 ; combout          ;
; |bit16_value_save|Display_single:d3|D_hex~68 ; |bit16_value_save|Display_single:d3|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~46 ; |bit16_value_save|Display_single:d4|D_hex~46 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~2  ; |bit16_value_save|Display_single:d4|D_hex~2  ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~49 ; |bit16_value_save|Display_single:d4|D_hex~49 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~13 ; |bit16_value_save|Display_single:d4|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~52 ; |bit16_value_save|Display_single:d4|D_hex~52 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~65 ; |bit16_value_save|Display_single:d4|D_hex~65 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~55 ; |bit16_value_save|Display_single:d4|D_hex~55 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~66 ; |bit16_value_save|Display_single:d4|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~46 ; |bit16_value_save|Display_single:d5|D_hex~46 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~2  ; |bit16_value_save|Display_single:d5|D_hex~2  ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~49 ; |bit16_value_save|Display_single:d5|D_hex~49 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~13 ; |bit16_value_save|Display_single:d5|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~52 ; |bit16_value_save|Display_single:d5|D_hex~52 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~65 ; |bit16_value_save|Display_single:d5|D_hex~65 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~55 ; |bit16_value_save|Display_single:d5|D_hex~55 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~66 ; |bit16_value_save|Display_single:d5|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~61 ; |bit16_value_save|Display_single:d5|D_hex~61 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~30 ; |bit16_value_save|Display_single:d5|D_hex~30 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~64 ; |bit16_value_save|Display_single:d5|D_hex~64 ; combout          ;
; |bit16_value_save|Display_single:d5|D_hex~68 ; |bit16_value_save|Display_single:d5|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~51 ; |bit16_value_save|Display_single:d6|D_hex~51 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~68 ; |bit16_value_save|Display_single:d6|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~48 ; |bit16_value_save|Display_single:d7|D_hex~48 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~67 ; |bit16_value_save|Display_single:d7|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~51 ; |bit16_value_save|Display_single:d7|D_hex~51 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~68 ; |bit16_value_save|Display_single:d7|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~58 ; |bit16_value_save|Display_single:d4|D_hex~58 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~30 ; |bit16_value_save|Display_single:d4|D_hex~30 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~61 ; |bit16_value_save|Display_single:d4|D_hex~61 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~67 ; |bit16_value_save|Display_single:d4|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~55 ; |bit16_value_save|Display_single:d1|D_hex~55 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~66 ; |bit16_value_save|Display_single:d1|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~58 ; |bit16_value_save|Display_single:d1|D_hex~58 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~67 ; |bit16_value_save|Display_single:d1|D_hex~67 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~61 ; |bit16_value_save|Display_single:d1|D_hex~61 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~30 ; |bit16_value_save|Display_single:d1|D_hex~30 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~64 ; |bit16_value_save|Display_single:d1|D_hex~64 ; combout          ;
; |bit16_value_save|Display_single:d1|D_hex~68 ; |bit16_value_save|Display_single:d1|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~64 ; |bit16_value_save|Display_single:d4|D_hex~64 ; combout          ;
; |bit16_value_save|Display_single:d4|D_hex~68 ; |bit16_value_save|Display_single:d4|D_hex~68 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~54 ; |bit16_value_save|Display_single:d7|D_hex~54 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~69 ; |bit16_value_save|Display_single:d7|D_hex~69 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~60 ; |bit16_value_save|Display_single:d7|D_hex~60 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~70 ; |bit16_value_save|Display_single:d7|D_hex~70 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~63 ; |bit16_value_save|Display_single:d7|D_hex~63 ; combout          ;
; |bit16_value_save|Display_single:d7|D_hex~71 ; |bit16_value_save|Display_single:d7|D_hex~71 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~54 ; |bit16_value_save|Display_single:d8|D_hex~54 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~69 ; |bit16_value_save|Display_single:d8|D_hex~69 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~57 ; |bit16_value_save|Display_single:d8|D_hex~57 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~13 ; |bit16_value_save|Display_single:d8|D_hex~13 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~63 ; |bit16_value_save|Display_single:d8|D_hex~63 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~71 ; |bit16_value_save|Display_single:d8|D_hex~71 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~66 ; |bit16_value_save|Display_single:d6|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d6|D_hex~30 ; |bit16_value_save|Display_single:d6|D_hex~30 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~66 ; |bit16_value_save|Display_single:d8|D_hex~66 ; combout          ;
; |bit16_value_save|Display_single:d8|D_hex~30 ; |bit16_value_save|Display_single:d8|D_hex~30 ; combout          ;
; |bit16_value_save|d_latch_pro:ua2|q          ; |bit16_value_save|d_latch_pro:ua2|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua1|q          ; |bit16_value_save|d_latch_pro:ua1|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua3|q          ; |bit16_value_save|d_latch_pro:ua3|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua0|q          ; |bit16_value_save|d_latch_pro:ua0|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua6|q          ; |bit16_value_save|d_latch_pro:ua6|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua5|q          ; |bit16_value_save|d_latch_pro:ua5|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua7|q          ; |bit16_value_save|d_latch_pro:ua7|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua4|q          ; |bit16_value_save|d_latch_pro:ua4|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua10|q         ; |bit16_value_save|d_latch_pro:ua10|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ua9|q          ; |bit16_value_save|d_latch_pro:ua9|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua11|q         ; |bit16_value_save|d_latch_pro:ua11|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ua8|q          ; |bit16_value_save|d_latch_pro:ua8|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ua14|q         ; |bit16_value_save|d_latch_pro:ua14|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ua13|q         ; |bit16_value_save|d_latch_pro:ua13|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ua15|q         ; |bit16_value_save|d_latch_pro:ua15|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ua12|q         ; |bit16_value_save|d_latch_pro:ua12|q         ; combout          ;
; |bit16_value_save|d_latch_pro:ub4|q          ; |bit16_value_save|d_latch_pro:ub4|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ub9|q          ; |bit16_value_save|d_latch_pro:ub9|q          ; combout          ;
; |bit16_value_save|d_latch_pro:ub14|q         ; |bit16_value_save|d_latch_pro:ub14|q         ; combout          ;
; |bit16_value_save|hexout0[0]                 ; |bit16_value_save|hexout0[0]                 ; padio            ;
; |bit16_value_save|hexout0[1]                 ; |bit16_value_save|hexout0[1]                 ; padio            ;
; |bit16_value_save|hexout0[2]                 ; |bit16_value_save|hexout0[2]                 ; padio            ;
; |bit16_value_save|hexout0[3]                 ; |bit16_value_save|hexout0[3]                 ; padio            ;
; |bit16_value_save|hexout0[4]                 ; |bit16_value_save|hexout0[4]                 ; padio            ;
; |bit16_value_save|hexout0[5]                 ; |bit16_value_save|hexout0[5]                 ; padio            ;
; |bit16_value_save|hexout0[6]                 ; |bit16_value_save|hexout0[6]                 ; padio            ;
; |bit16_value_save|hexout1[0]                 ; |bit16_value_save|hexout1[0]                 ; padio            ;
; |bit16_value_save|hexout1[1]                 ; |bit16_value_save|hexout1[1]                 ; padio            ;
; |bit16_value_save|hexout1[2]                 ; |bit16_value_save|hexout1[2]                 ; padio            ;
; |bit16_value_save|hexout1[3]                 ; |bit16_value_save|hexout1[3]                 ; padio            ;
; |bit16_value_save|hexout1[4]                 ; |bit16_value_save|hexout1[4]                 ; padio            ;
; |bit16_value_save|hexout1[5]                 ; |bit16_value_save|hexout1[5]                 ; padio            ;
; |bit16_value_save|hexout1[6]                 ; |bit16_value_save|hexout1[6]                 ; padio            ;
; |bit16_value_save|hexout2[0]                 ; |bit16_value_save|hexout2[0]                 ; padio            ;
; |bit16_value_save|hexout2[1]                 ; |bit16_value_save|hexout2[1]                 ; padio            ;
; |bit16_value_save|hexout2[2]                 ; |bit16_value_save|hexout2[2]                 ; padio            ;
; |bit16_value_save|hexout2[3]                 ; |bit16_value_save|hexout2[3]                 ; padio            ;
; |bit16_value_save|hexout2[4]                 ; |bit16_value_save|hexout2[4]                 ; padio            ;
; |bit16_value_save|hexout2[5]                 ; |bit16_value_save|hexout2[5]                 ; padio            ;
; |bit16_value_save|hexout2[6]                 ; |bit16_value_save|hexout2[6]                 ; padio            ;
; |bit16_value_save|hexout3[0]                 ; |bit16_value_save|hexout3[0]                 ; padio            ;
; |bit16_value_save|hexout3[1]                 ; |bit16_value_save|hexout3[1]                 ; padio            ;
; |bit16_value_save|hexout3[2]                 ; |bit16_value_save|hexout3[2]                 ; padio            ;
; |bit16_value_save|hexout3[3]                 ; |bit16_value_save|hexout3[3]                 ; padio            ;
; |bit16_value_save|hexout3[4]                 ; |bit16_value_save|hexout3[4]                 ; padio            ;
; |bit16_value_save|hexout3[5]                 ; |bit16_value_save|hexout3[5]                 ; padio            ;
; |bit16_value_save|hexout3[6]                 ; |bit16_value_save|hexout3[6]                 ; padio            ;
; |bit16_value_save|hexout4[6]                 ; |bit16_value_save|hexout4[6]                 ; padio            ;
; |bit16_value_save|hexout5[0]                 ; |bit16_value_save|hexout5[0]                 ; padio            ;
; |bit16_value_save|hexout5[1]                 ; |bit16_value_save|hexout5[1]                 ; padio            ;
; |bit16_value_save|hexout5[2]                 ; |bit16_value_save|hexout5[2]                 ; padio            ;
; |bit16_value_save|hexout5[3]                 ; |bit16_value_save|hexout5[3]                 ; padio            ;
; |bit16_value_save|hexout5[6]                 ; |bit16_value_save|hexout5[6]                 ; padio            ;
; |bit16_value_save|hexout6[2]                 ; |bit16_value_save|hexout6[2]                 ; padio            ;
; |bit16_value_save|hexout6[5]                 ; |bit16_value_save|hexout6[5]                 ; padio            ;
; |bit16_value_save|hexout7[0]                 ; |bit16_value_save|hexout7[0]                 ; padio            ;
; |bit16_value_save|hexout7[3]                 ; |bit16_value_save|hexout7[3]                 ; padio            ;
; |bit16_value_save|hexout7[4]                 ; |bit16_value_save|hexout7[4]                 ; padio            ;
; |bit16_value_save|key0                       ; |bit16_value_save|key0~corein                ; combout          ;
; |bit16_value_save|sw_in[2]                   ; |bit16_value_save|sw_in[2]~corein            ; combout          ;
; |bit16_value_save|sw_in[1]                   ; |bit16_value_save|sw_in[1]~corein            ; combout          ;
; |bit16_value_save|sw_in[3]                   ; |bit16_value_save|sw_in[3]~corein            ; combout          ;
; |bit16_value_save|sw_in[0]                   ; |bit16_value_save|sw_in[0]~corein            ; combout          ;
; |bit16_value_save|sw_in[6]                   ; |bit16_value_save|sw_in[6]~corein            ; combout          ;
; |bit16_value_save|sw_in[5]                   ; |bit16_value_save|sw_in[5]~corein            ; combout          ;
; |bit16_value_save|sw_in[7]                   ; |bit16_value_save|sw_in[7]~corein            ; combout          ;
; |bit16_value_save|sw_in[4]                   ; |bit16_value_save|sw_in[4]~corein            ; combout          ;
; |bit16_value_save|sw_in[10]                  ; |bit16_value_save|sw_in[10]~corein           ; combout          ;
; |bit16_value_save|sw_in[9]                   ; |bit16_value_save|sw_in[9]~corein            ; combout          ;
; |bit16_value_save|sw_in[11]                  ; |bit16_value_save|sw_in[11]~corein           ; combout          ;
; |bit16_value_save|sw_in[8]                   ; |bit16_value_save|sw_in[8]~corein            ; combout          ;
; |bit16_value_save|sw_in[14]                  ; |bit16_value_save|sw_in[14]~corein           ; combout          ;
; |bit16_value_save|sw_in[13]                  ; |bit16_value_save|sw_in[13]~corein           ; combout          ;
; |bit16_value_save|sw_in[15]                  ; |bit16_value_save|sw_in[15]~corein           ; combout          ;
; |bit16_value_save|sw_in[12]                  ; |bit16_value_save|sw_in[12]~corein           ; combout          ;
+----------------------------------------------+----------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Dec 19 20:00:52 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off bit16_value_save -c bit16_value_save
Info: Using vector source file "../d_latch_pro/bit16_value_save.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.91 %
Info: Number of transitions in simulation is 104
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Wed Dec 19 20:00:52 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


