FPGA FIFO
---------

VHDL implementation of an asynchronous FIFO for FPGAs.

Based off a Verilog design by Clifford E. Cummings.
[http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf]
