INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pera/Desktop/Fir_Project2/dut/util_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pera/Desktop/Fir_Project2/dut/variable_io_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pera/Desktop/Fir_Project2/dut/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pera/Desktop/Fir_Project2/dut/mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mac'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pera/Desktop/Fir_Project2/dut/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pera/Desktop/Fir_Project2/dut/switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'switch_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pera/Desktop/Fir_Project2/dut/redundancy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'redundancy'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pera/Desktop/Fir_Project2/dut/txt_util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pera/Desktop/Fir_Project2/dut/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pera/Desktop/Fir_Project2/verif/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
