m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory/simulation/modelsim
vinstructionmemory
Z1 !s110 1573688133
!i10b 1
!s100 dTGfX7AI`9^7YPWESZDd=3
IL<^8l>i[OXldBJ:<mlJg[0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1573687820
8C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory/instructionmemory.v
FC:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory/instructionmemory.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1573688133.000000
!s107 C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory/instructionmemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory|C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory/instructionmemory.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory
Z8 tCvgOpt 0
vinstructionmemory_TB
R1
!i10b 1
!s100 IT2PX`JXVP45gz@5j_0iK2
Iz<8iDgW4GRJ5<Z2`nYKfF2
R2
R0
R3
8C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory/instructionmemory_TB.v
FC:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory/instructionmemory_TB.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory/instructionmemory_TB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory|C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/InstructionMemory/instructionmemory_TB.v|
!i113 1
R6
R7
R8
ninstructionmemory_@t@b
