# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ip/Z7fft32IP_auto_pc_3/Z7fft32IP_auto_pc_3.xci
# IP: The module: 'Z7fft32IP_auto_pc_3' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ip/Z7fft32IP_auto_pc_3/Z7fft32IP_auto_pc_3_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'Z7fft32IP_auto_pc_3'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ip/Z7fft32IP_auto_pc_3/Z7fft32IP_auto_pc_3.xci
# IP: The module: 'Z7fft32IP_auto_pc_3' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ip/Z7fft32IP_auto_pc_3/Z7fft32IP_auto_pc_3_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'Z7fft32IP_auto_pc_3'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
