	component s5_native_phy_16gbps_intpll is
		port (
			pll_powerdown      : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- pll_powerdown
			tx_analogreset     : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- tx_analogreset
			tx_digitalreset    : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- tx_digitalreset
			tx_serial_data     : out std_logic_vector(0 downto 0);                     -- tx_serial_data
			ext_pll_clk        : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- ext_pll_clk
			rx_analogreset     : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_analogreset
			rx_digitalreset    : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_digitalreset
			rx_cdr_refclk      : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- rx_cdr_refclk
			rx_pma_clkout      : out std_logic_vector(0 downto 0);                     -- rx_pma_clkout
			rx_serial_data     : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_serial_data
			rx_clkslip         : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_clkslip
			rx_set_locktodata  : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_set_locktodata
			rx_set_locktoref   : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_set_locktoref
			rx_is_lockedtoref  : out std_logic_vector(0 downto 0);                     -- rx_is_lockedtoref
			rx_is_lockedtodata : out std_logic_vector(0 downto 0);                     -- rx_is_lockedtodata
			rx_seriallpbken    : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_seriallpbken
			tx_parallel_data   : in  std_logic_vector(63 downto 0) := (others => 'X'); -- tx_parallel_data
			rx_parallel_data   : out std_logic_vector(63 downto 0);                    -- rx_parallel_data
			tx_10g_coreclkin   : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- tx_10g_coreclkin
			rx_10g_coreclkin   : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_10g_coreclkin
			tx_10g_clkout      : out std_logic_vector(0 downto 0);                     -- tx_10g_clkout
			rx_10g_clkout      : out std_logic_vector(0 downto 0);                     -- rx_10g_clkout
			tx_10g_control     : in  std_logic_vector(8 downto 0)  := (others => 'X'); -- tx_10g_control
			rx_10g_control     : out std_logic_vector(9 downto 0);                     -- rx_10g_control
			tx_10g_data_valid  : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- tx_10g_data_valid
			tx_cal_busy        : out std_logic_vector(0 downto 0);                     -- tx_cal_busy
			rx_cal_busy        : out std_logic_vector(0 downto 0);                     -- rx_cal_busy
			reconfig_to_xcvr   : in  std_logic_vector(69 downto 0) := (others => 'X'); -- reconfig_to_xcvr
			reconfig_from_xcvr : out std_logic_vector(45 downto 0)                     -- reconfig_from_xcvr
		);
	end component s5_native_phy_16gbps_intpll;

