#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d4b580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d5f870 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1d68150 .functor NOT 1, L_0x1d9cb90, C4<0>, C4<0>, C4<0>;
L_0x1d9c9e0 .functor XOR 2, L_0x1d9c760, L_0x1d9c940, C4<00>, C4<00>;
L_0x1d9cb20 .functor XOR 2, L_0x1d9c9e0, L_0x1d9ca50, C4<00>, C4<00>;
v0x1d9a7f0_0 .net *"_ivl_10", 1 0, L_0x1d9ca50;  1 drivers
v0x1d9a8f0_0 .net *"_ivl_12", 1 0, L_0x1d9cb20;  1 drivers
v0x1d9a9d0_0 .net *"_ivl_2", 1 0, L_0x1d9c6a0;  1 drivers
v0x1d9aa90_0 .net *"_ivl_4", 1 0, L_0x1d9c760;  1 drivers
v0x1d9ab70_0 .net *"_ivl_6", 1 0, L_0x1d9c940;  1 drivers
v0x1d9aca0_0 .net *"_ivl_8", 1 0, L_0x1d9c9e0;  1 drivers
v0x1d9ad80_0 .net "a", 0 0, v0x1d975e0_0;  1 drivers
v0x1d9ae20_0 .net "b", 0 0, v0x1d97680_0;  1 drivers
v0x1d9aec0_0 .net "cin", 0 0, v0x1d97720_0;  1 drivers
v0x1d9aff0_0 .var "clk", 0 0;
v0x1d9b090_0 .net "cout_dut", 0 0, L_0x1d9c580;  1 drivers
v0x1d9b130_0 .net "cout_ref", 0 0, L_0x1d9b790;  1 drivers
v0x1d9b1d0_0 .var/2u "stats1", 223 0;
v0x1d9b270_0 .var/2u "strobe", 0 0;
v0x1d9b310_0 .net "sum_dut", 0 0, L_0x1d9c4d0;  1 drivers
v0x1d9b3b0_0 .net "sum_ref", 0 0, L_0x1d9b830;  1 drivers
v0x1d9b450_0 .net "tb_match", 0 0, L_0x1d9cb90;  1 drivers
v0x1d9b4f0_0 .net "tb_mismatch", 0 0, L_0x1d68150;  1 drivers
v0x1d9b590_0 .net "wavedrom_enable", 0 0, v0x1d97860_0;  1 drivers
v0x1d9b660_0 .net "wavedrom_title", 511 0, v0x1d97950_0;  1 drivers
L_0x1d9c6a0 .concat [ 1 1 0 0], L_0x1d9b830, L_0x1d9b790;
L_0x1d9c760 .concat [ 1 1 0 0], L_0x1d9b830, L_0x1d9b790;
L_0x1d9c940 .concat [ 1 1 0 0], L_0x1d9c4d0, L_0x1d9c580;
L_0x1d9ca50 .concat [ 1 1 0 0], L_0x1d9b830, L_0x1d9b790;
L_0x1d9cb90 .cmp/eeq 2, L_0x1d9c6a0, L_0x1d9cb20;
S_0x1d5fa00 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1d5f870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f702c514060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d74530_0 .net *"_ivl_10", 0 0, L_0x7f702c514060;  1 drivers
v0x1d51e80_0 .net *"_ivl_11", 1 0, L_0x1d9bcc0;  1 drivers
v0x1d521a0_0 .net *"_ivl_13", 1 0, L_0x1d9be00;  1 drivers
L_0x7f702c5140a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d524f0_0 .net *"_ivl_16", 0 0, L_0x7f702c5140a8;  1 drivers
v0x1d52880_0 .net *"_ivl_17", 1 0, L_0x1d9bf30;  1 drivers
v0x1d52c10_0 .net *"_ivl_3", 1 0, L_0x1d9b970;  1 drivers
L_0x7f702c514018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d52fa0_0 .net *"_ivl_6", 0 0, L_0x7f702c514018;  1 drivers
v0x1d968c0_0 .net *"_ivl_7", 1 0, L_0x1d9bb70;  1 drivers
v0x1d969a0_0 .net "a", 0 0, v0x1d975e0_0;  alias, 1 drivers
v0x1d96a60_0 .net "b", 0 0, v0x1d97680_0;  alias, 1 drivers
v0x1d96b20_0 .net "cin", 0 0, v0x1d97720_0;  alias, 1 drivers
v0x1d96be0_0 .net "cout", 0 0, L_0x1d9b790;  alias, 1 drivers
v0x1d96ca0_0 .net "sum", 0 0, L_0x1d9b830;  alias, 1 drivers
L_0x1d9b790 .part L_0x1d9bf30, 1, 1;
L_0x1d9b830 .part L_0x1d9bf30, 0, 1;
L_0x1d9b970 .concat [ 1 1 0 0], v0x1d975e0_0, L_0x7f702c514018;
L_0x1d9bb70 .concat [ 1 1 0 0], v0x1d97680_0, L_0x7f702c514060;
L_0x1d9bcc0 .arith/sum 2, L_0x1d9b970, L_0x1d9bb70;
L_0x1d9be00 .concat [ 1 1 0 0], v0x1d97720_0, L_0x7f702c5140a8;
L_0x1d9bf30 .arith/sum 2, L_0x1d9bcc0, L_0x1d9be00;
S_0x1d96e00 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1d5f870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1d975e0_0 .var "a", 0 0;
v0x1d97680_0 .var "b", 0 0;
v0x1d97720_0 .var "cin", 0 0;
v0x1d977c0_0 .net "clk", 0 0, v0x1d9aff0_0;  1 drivers
v0x1d97860_0 .var "wavedrom_enable", 0 0;
v0x1d97950_0 .var "wavedrom_title", 511 0;
E_0x1d5f2d0/0 .event negedge, v0x1d977c0_0;
E_0x1d5f2d0/1 .event posedge, v0x1d977c0_0;
E_0x1d5f2d0 .event/or E_0x1d5f2d0/0, E_0x1d5f2d0/1;
E_0x1d5f520 .event negedge, v0x1d977c0_0;
E_0x1d469f0 .event posedge, v0x1d977c0_0;
S_0x1d970e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d96e00;
 .timescale -12 -12;
v0x1d972e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d973e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d96e00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d97ab0 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1d5f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1d9c4d0 .functor BUFZ 1, L_0x1d9c180, C4<0>, C4<0>, C4<0>;
L_0x1d9c580 .functor BUFZ 1, L_0x1d9c420, C4<0>, C4<0>, C4<0>;
v0x1d99fa0_0 .net "a", 0 0, v0x1d975e0_0;  alias, 1 drivers
v0x1d9a060_0 .net "b", 0 0, v0x1d97680_0;  alias, 1 drivers
v0x1d9a120_0 .net "carry_out_wire", 0 0, L_0x1d9c420;  1 drivers
v0x1d9a210_0 .net "cin", 0 0, v0x1d97720_0;  alias, 1 drivers
v0x1d9a2b0_0 .net "cout", 0 0, L_0x1d9c580;  alias, 1 drivers
v0x1d9a3a0_0 .net "sum", 0 0, L_0x1d9c4d0;  alias, 1 drivers
v0x1d9a440_0 .net "sum_wire", 0 0, L_0x1d9c180;  1 drivers
S_0x1d97d70 .scope module, "FA" "full_adder" 4 14, 4 27 0, S_0x1d97ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1d99840_0 .net "a", 0 0, v0x1d975e0_0;  alias, 1 drivers
v0x1d998e0_0 .net "b", 0 0, v0x1d97680_0;  alias, 1 drivers
v0x1d99a30_0 .net "cin", 0 0, v0x1d97720_0;  alias, 1 drivers
v0x1d99b90_0 .net "cout", 0 0, L_0x1d9c420;  alias, 1 drivers
v0x1d99c60_0 .net "sum", 0 0, L_0x1d9c180;  alias, 1 drivers
v0x1d99d00_0 .net "w1", 0 0, L_0x1d76170;  1 drivers
v0x1d99da0_0 .net "w2", 0 0, L_0x1d9c300;  1 drivers
v0x1d99e90_0 .net "w3", 0 0, L_0x1d9c370;  1 drivers
S_0x1d98030 .scope module, "AND1" "and_gate" 4 53, 4 83 0, S_0x1d97d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1d9c300 .functor AND 1, v0x1d975e0_0, v0x1d97680_0, C4<1>, C4<1>;
v0x1d98250_0 .net "a", 0 0, v0x1d975e0_0;  alias, 1 drivers
v0x1d98360_0 .net "b", 0 0, v0x1d97680_0;  alias, 1 drivers
v0x1d98470_0 .net "out", 0 0, L_0x1d9c300;  alias, 1 drivers
S_0x1d98570 .scope module, "AND2" "and_gate" 4 60, 4 83 0, S_0x1d97d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1d9c370 .functor AND 1, v0x1d975e0_0, v0x1d97720_0, C4<1>, C4<1>;
v0x1d98750_0 .net "a", 0 0, v0x1d975e0_0;  alias, 1 drivers
v0x1d98810_0 .net "b", 0 0, v0x1d97720_0;  alias, 1 drivers
v0x1d98920_0 .net "out", 0 0, L_0x1d9c370;  alias, 1 drivers
S_0x1d98a20 .scope module, "OR1" "or_gate" 4 67, 4 92 0, S_0x1d97d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1d9c420 .functor OR 1, L_0x1d9c300, L_0x1d9c370, C4<0>, C4<0>;
v0x1d98c00_0 .net "a", 0 0, L_0x1d9c300;  alias, 1 drivers
v0x1d98cd0_0 .net "b", 0 0, L_0x1d9c370;  alias, 1 drivers
v0x1d98da0_0 .net "out", 0 0, L_0x1d9c420;  alias, 1 drivers
S_0x1d98eb0 .scope module, "XOR1" "xor_gate" 4 39, 4 74 0, S_0x1d97d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1d76170 .functor XOR 1, v0x1d975e0_0, v0x1d97680_0, C4<0>, C4<0>;
v0x1d99090_0 .net "a", 0 0, v0x1d975e0_0;  alias, 1 drivers
v0x1d991e0_0 .net "b", 0 0, v0x1d97680_0;  alias, 1 drivers
v0x1d992a0_0 .net "out", 0 0, L_0x1d76170;  alias, 1 drivers
S_0x1d993d0 .scope module, "XOR2" "xor_gate" 4 46, 4 74 0, S_0x1d97d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1d9c180 .functor XOR 1, L_0x1d76170, v0x1d97720_0, C4<0>, C4<0>;
v0x1d995b0_0 .net "a", 0 0, L_0x1d76170;  alias, 1 drivers
v0x1d99670_0 .net "b", 0 0, v0x1d97720_0;  alias, 1 drivers
v0x1d99710_0 .net "out", 0 0, L_0x1d9c180;  alias, 1 drivers
S_0x1d9a5d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1d5f870;
 .timescale -12 -12;
E_0x1d5f060 .event anyedge, v0x1d9b270_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d9b270_0;
    %nor/r;
    %assign/vec4 v0x1d9b270_0, 0;
    %wait E_0x1d5f060;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d96e00;
T_3 ;
    %wait E_0x1d469f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d97720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d97680_0, 0;
    %assign/vec4 v0x1d975e0_0, 0;
    %wait E_0x1d469f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d97720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d97680_0, 0;
    %assign/vec4 v0x1d975e0_0, 0;
    %wait E_0x1d469f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d97720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d97680_0, 0;
    %assign/vec4 v0x1d975e0_0, 0;
    %wait E_0x1d469f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d97720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d97680_0, 0;
    %assign/vec4 v0x1d975e0_0, 0;
    %wait E_0x1d469f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d97720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d97680_0, 0;
    %assign/vec4 v0x1d975e0_0, 0;
    %wait E_0x1d469f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d97720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d97680_0, 0;
    %assign/vec4 v0x1d975e0_0, 0;
    %wait E_0x1d469f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d97720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d97680_0, 0;
    %assign/vec4 v0x1d975e0_0, 0;
    %wait E_0x1d5f520;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d973e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d5f2d0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1d97720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d97680_0, 0;
    %assign/vec4 v0x1d975e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d5f870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9aff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9b270_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d5f870;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d9aff0_0;
    %inv;
    %store/vec4 v0x1d9aff0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d5f870;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d977c0_0, v0x1d9b4f0_0, v0x1d9ad80_0, v0x1d9ae20_0, v0x1d9aec0_0, v0x1d9b130_0, v0x1d9b090_0, v0x1d9b3b0_0, v0x1d9b310_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d5f870;
T_7 ;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d5f870;
T_8 ;
    %wait E_0x1d5f2d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d9b1d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9b1d0_0, 4, 32;
    %load/vec4 v0x1d9b450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9b1d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d9b1d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9b1d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d9b130_0;
    %load/vec4 v0x1d9b130_0;
    %load/vec4 v0x1d9b090_0;
    %xor;
    %load/vec4 v0x1d9b130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9b1d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9b1d0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1d9b3b0_0;
    %load/vec4 v0x1d9b3b0_0;
    %load/vec4 v0x1d9b310_0;
    %xor;
    %load/vec4 v0x1d9b3b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9b1d0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1d9b1d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9b1d0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/fadd/iter1/response0/top_module.sv";
