/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 200 184 376 200)
	(text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6)))
	(text "pin_name1" (rect 9 0 83 15)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 696 184 872 200)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "pin_name8" (rect 90 0 160 19)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 448 160 632 304)
	(text "part6" (rect 5 0 38 15)(font "Arial" ))
	(text "inst" (rect 8 128 31 143)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "SW[9..7]" (rect 0 0 53 15)(font "Arial" ))
		(text "SW[9..7]" (rect 21 27 74 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 184 32)
		(output)
		(text "HEX0[6..0]" (rect 0 0 67 15)(font "Arial" ))
		(text "HEX0[6..0]" (rect 107 27 174 42)(font "Arial" ))
		(line (pt 184 32)(pt 168 32)(line_width 3))
	)
	(port
		(pt 184 48)
		(output)
		(text "HEX1[6..0]" (rect 0 0 67 15)(font "Arial" ))
		(text "HEX1[6..0]" (rect 107 43 174 58)(font "Arial" ))
		(line (pt 184 48)(pt 168 48)(line_width 3))
	)
	(port
		(pt 184 64)
		(output)
		(text "HEX2[6..0]" (rect 0 0 67 15)(font "Arial" ))
		(text "HEX2[6..0]" (rect 107 59 174 74)(font "Arial" ))
		(line (pt 184 64)(pt 168 64)(line_width 3))
	)
	(port
		(pt 184 80)
		(output)
		(text "HEX3[6..0]" (rect 0 0 67 15)(font "Arial" ))
		(text "HEX3[6..0]" (rect 107 75 174 90)(font "Arial" ))
		(line (pt 184 80)(pt 168 80)(line_width 3))
	)
	(port
		(pt 184 96)
		(output)
		(text "HEX4[6..0]" (rect 0 0 67 15)(font "Arial" ))
		(text "HEX4[6..0]" (rect 107 91 174 106)(font "Arial" ))
		(line (pt 184 96)(pt 168 96)(line_width 3))
	)
	(port
		(pt 184 112)
		(output)
		(text "HEX5[6..0]" (rect 0 0 67 15)(font "Arial" ))
		(text "HEX5[6..0]" (rect 107 107 174 122)(font "Arial" ))
		(line (pt 184 112)(pt 168 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 168 128))
	)
)
(connector
	(pt 632 192)
	(pt 696 192)
	(bus)
)
(connector
	(pt 448 192)
	(pt 376 192)
	(bus)
)
