{
  "Top": "key_core_one",
  "RtlTop": "key_core_one",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu19eg",
    "Package": "-ffvc1760",
    "Speed": "-2-i"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ]},
  "Args": {
    "id": {
      "index": "0",
      "type": {
        "dataType": "short",
        "dataWidth": "16",
        "interfaceRef": "id"
      }
    },
    "in": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "galapagos::stream_packet<ap_uint<512> >",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "5",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out": {
      "index": "2",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "galapagos::stream_packet<ap_uint<512> >",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "5",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "timeStep": {
      "index": "3",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "16",
        "interfaceRef": "timeStep_V",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "key_core_one",
    "Version": "1.0",
    "DisplayName": "Key_core_one",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/key_core_one.cpp"],
    "Vhdl": [
      "impl\/vhdl\/key_core_one_mul_6ns_512s_512_2_1.vhd",
      "impl\/vhdl\/key_core_one_mul_128ns_512s_512_2_1.vhd",
      "impl\/vhdl\/key_core_one_mul_512s_4ns_512_2_1.vhd",
      "impl\/vhdl\/key_core_one_udiv_512s_4ns_512_516_seq_1.vhd",
      "impl\/vhdl\/key_core_one.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/key_core_one_mul_6ns_512s_512_2_1.v",
      "impl\/verilog\/key_core_one_mul_128ns_512s_512_2_1.v",
      "impl\/verilog\/key_core_one_mul_512s_4ns_512_2_1.v",
      "impl\/verilog\/key_core_one_udiv_512s_4ns_512_516_seq_1.v",
      "impl\/verilog\/key_core_one.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/mahdi\/finalIPs\/finalIPs\/RSA1\/RSA1_prj\/solution1\/.autopilot\/db\/key_core_one.design.xml",
    "DebugDir": "\/home\/mahdi\/finalIPs\/finalIPs\/RSA1\/RSA1_prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/mahdi\/finalIPs\/finalIPs\/RSA1\/RSA1_prj\/solution1\/.debug\/key_core_one.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_r out_r timeStep_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "id": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }},
      "bundle_name": "id",
      "bundle_role": "default"
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "16"
        }
      },
      "port_width": {
        "TDATA": "512",
        "TDEST": "8",
        "TID": "8",
        "TKEEP": "64",
        "TLAST": "1",
        "TUSER": "16"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "16"
        }
      },
      "port_width": {
        "TDATA": "512",
        "TDEST": "8",
        "TID": "8",
        "TKEEP": "64",
        "TLAST": "1",
        "TUSER": "16"
      }
    },
    "timeStep_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "timeStep_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "id": {
      "dir": "in",
      "width": "16"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "64"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "16"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "64"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "16"
    },
    "timeStep_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "timeStep_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "timeStep_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "key_core_one"},
    "Info": {"key_core_one": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"key_core_one": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "78",
          "LatencyWorst": "1038",
          "PipelineIIMin": "3",
          "PipelineIIMax": "1039",
          "PipelineII": "3 ~ 1039",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.532"
        },
        "Loops": [
          {
            "Name": "pub_key_loop",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "512",
            "Latency": "2 ~ 512",
            "PipelineII": "2",
            "PipelineDepth": "2"
          },
          {
            "Name": "share_secret_loop",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "512",
            "Latency": "2 ~ 512",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "DSP48E": "225",
          "FF": "8048",
          "LUT": "5857",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "key_core_one",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-11-05 19:17:11 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
