# Hi there, I'm Soumyaditya Nandy ğŸ‘‹

I'm an aspiring hardware engineer passionate about bridging the gap between hardware and software. I love working at the intersection of digital logic, embedded systems, and modern programming.

---

## ğŸš€ About Me

- ğŸ›  **Skills**:  
  - Languages: Python, C, C++, JavaScript  
  - Hardware Description: Verilog, SystemVerilog  
- ğŸ’¡ **Passion**: Building efficient, robust systems by integrating hardware and software solutions.
- ğŸ§‘â€ğŸ’» **Project Highlight**:  
  - **32-bit Pipelined RISC-V Processor**  
    Designed and implemented a 32-bit pipelined RISC-V processor using TL-Verilog on the Makerchip simulator.  
    _Exploring architecture, pipelining, and the power of open hardware!_

---

## ğŸ› ï¸ Technologies & Tools

![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)
![C](https://img.shields.io/badge/c-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/c++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![JavaScript](https://img.shields.io/badge/javascript-F7DF1E?style=for-the-badge&logo=javascript&logoColor=black)
![Verilog](https://img.shields.io/badge/verilog-%231572B6.svg?style=for-the-badge&logoColor=white&color=orange)
![SystemVerilog](https://img.shields.io/badge/systemverilog-%231572B6.svg?style=for-the-badge&logoColor=white&color=blue)
![Makerchip](https://img.shields.io/badge/Makerchip-232F3E?style=for-the-badge&logo=amazonaws&logoColor=white)

---

## ğŸ“ˆ GitHub Stats

![XcentricCoder's GitHub stats](https://github-readme-stats.vercel.app/api?username=XcentricCoder&show_icons=true&theme=radical)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=XcentricCoder&layout=compact)

---

## âœ¨ Let's Connect!

Feel free to check out my repositories to see what I'm working on, and connect if you share similar interests in hardware engineering and embedded systems!

---

> â€œPassionate about bridging hardware and software.â€
