{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"img_d",
				"img_dout_wire"
			],
			[
				"current",
				"current_state"
			],
			[
				"ker",
				"kernel_y"
			],
			[
				"ke",
				"kernel_y"
			],
			[
				"img",
				"img_addr"
			],
			[
				"tar",
				"tar_descpt_group_num"
			],
			[
				"tar_de",
				"tar_descpt_group_num_reg"
			],
			[
				"img_do",
				"img_dout_buffer"
			],
			[
				"nex",
				"next_state"
			],
			[
				"kern",
				"kernel_img_sum_1_"
			],
			[
				"im",
				"img_addr"
			],
			[
				"blur_add",
				"blur_addr_r_0"
			],
			[
				"ST_",
				"ST_UPDATE"
			],
			[
				"ST_NEX",
				"ST_NEXT_COL"
			],
			[
				"g_",
				"g_blur_done"
			],
			[
				"ST_N",
				"ST_NEXT_COL"
			],
			[
				"g_bl",
				"g_blur_done"
			],
			[
				"cur",
				"current_state"
			],
			[
				"in",
				"in_data0"
			],
			[
				"blur_dout",
				"blur_dout1"
			],
			[
				"detect_filter_bu",
				"detect_filter_keypoint_buffer_col"
			],
			[
				"gaussian_bu",
				"gaussian_buffer_col"
			],
			[
				"is",
				"is_keypoint"
			],
			[
				"ST_FI",
				"ST_FIRST_COL"
			],
			[
				"blur",
				"blur7x7_dout"
			],
			[
				"blur5",
				"blur5x5_1_dout"
			],
			[
				"ST_F",
				"ST_FIRST_COL"
			],
			[
				"blur7x",
				"blur7x7_dout"
			],
			[
				"blur_",
				"blur3x3_dout"
			],
			[
				"curr",
				"current_state"
			],
			[
				"col",
				"col_relay"
			],
			[
				"buff",
				"buffer_col"
			],
			[
				"blur_addr_w",
				"blur_addr_w_0"
			],
			[
				"blur_mem_",
				"blur_mem_we_ctr"
			],
			[
				"ST",
				"ST_NEXT_COL"
			],
			[
				"blur_mem",
				"blur_mem_we_ctr"
			],
			[
				"ST_NE",
				"ST_NEXT_ROW"
			],
			[
				"blur_d",
				"blur_dout_0"
			],
			[
				"blur_re",
				"blur_result_0"
			],
			[
				"cu",
				"current_state"
			],
			[
				"mux",
				"mux_data1"
			],
			[
				"buf",
				"buffer_col"
			],
			[
				"compute",
				"compute_match_done"
			],
			[
				"la",
				"layerOffset"
			],
			[
				"min",
				"minCount"
			],
			[
				"sif",
				"sift_obj"
			],
			[
				"blu",
				"blurredImgs"
			],
			[
				"cout",
				"count"
			],
			[
				"an",
				"answer_end"
			],
			[
				"str",
				"strcat"
			],
			[
				"ans",
				"answer_buf"
			],
			[
				"ba",
				"ballY-ballObj"
			],
			[
				"bal",
				"ballObj"
			],
			[
				"cro",
				"crossHairX"
			],
			[
				"ball",
				"ballX"
			],
			[
				"ballSp",
				"ballSpeedY"
			],
			[
				"ballS",
				"ballSpeedX"
			],
			[
				"cros",
				"crossHairX"
			],
			[
				"acc",
				"acceInfo"
			],
			[
				"init",
				"initX"
			],
			[
				"acce",
				"acceInfo"
			],
			[
				"rece",
				"receivedACKPacket"
			],
			[
				"receiv",
				"receivedACKPacket"
			],
			[
				"pthre",
				"pthread_mutex_unlock"
			],
			[
				"pth",
				"pthread_mutex_lock"
			],
			[
				"mtx",
				"mtxRecv"
			],
			[
				"rec",
				"receivedPacket"
			],
			[
				"ultra",
				"ultra_thread"
			],
			[
				"pthread_mut",
				"pthread_mutex_unlock"
			],
			[
				"targ",
				"target_num"
			],
			[
				"target",
				"target_num"
			],
			[
				"mul",
				"multi_on"
			],
			[
				"accu",
				"accuBiasDelta"
			],
			[
				"cure",
				"currentPerimeter"
			],
			[
				"k",
				"keyPoints"
			],
			[
				"mult",
				"multi_on"
			],
			[
				"compu",
				"computeSift"
			],
			[
				"filter",
				"filterKeyPoints"
			],
			[
				"ar",
				"argc"
			],
			[
				"time",
				"time_on"
			],
			[
				"curren",
				"current_place"
			],
			[
				"outpu",
				"output_index"
			],
			[
				"out",
				"out_data"
			],
			[
				"outp",
				"output_index"
			],
			[
				"end",
				"endcase"
			],
			[
				"dump",
				"dump_out_flag"
			],
			[
				"in_v",
				"in_valid_flag"
			],
			[
				"in_",
				"in_valid"
			],
			[
				"dum",
				"dump_out_flag"
			],
			[
				"du",
				"dump_out_flag"
			],
			[
				"ou",
				"output_index"
			],
			[
				"do",
				"dump_out_flag"
			],
			[
				"input",
				"input_index"
			],
			[
				"T",
				"TEMP_ODD"
			],
			[
				"els",
				"else\telse"
			],
			[
				"TEM",
				"TEMP_EVEN"
			],
			[
				"IN",
				"IN_DATA"
			],
			[
				"bub",
				"bubble_start_flag"
			],
			[
				"bu",
				"bubble_start_flag"
			],
			[
				"in_vali",
				"in_valid_flag"
			],
			[
				"inpu",
				"input_index"
			],
			[
				"igm",
				"img_scene"
			],
			[
				"bia",
				"biasQueue"
			],
			[
				"bias",
				"biasQueue"
			],
			[
				"accuB",
				"accuBiasDelta"
			],
			[
				"peri",
				"accuPerimeter"
			],
			[
				"bi",
				"biasX"
			],
			[
				"tot",
				"totalBiasDelta"
			],
			[
				"new",
				"newUpdate"
			],
			[
				"control",
				"CONTROL"
			],
			[
				"con",
				"continue"
			],
			[
				"tota",
				"totalDelta"
			],
			[
				"sc",
				"scene_corners"
			],
			[
				"y",
				"yIndex"
			],
			[
				"blurKernelSu",
				"blurKernelSuccessive_Iterative"
			],
			[
				"blurKernel",
				"blurKernelSuccessive"
			],
			[
				"clock",
				"clock_t"
			],
			[
				"sum",
				"sum_char"
			],
			[
				"dsum",
				"dsum_char"
			],
			[
				"kerne",
				"kernel_test"
			],
			[
				"x",
				"xIndex"
			],
			[
				"__",
				"__global__"
			],
			[
				"B",
				"B_out"
			],
			[
				"Col",
				"Col"
			],
			[
				"Ti",
				"TILE_WIDTH"
			],
			[
				"d_",
				"d_input"
			],
			[
				"M",
				"Mds"
			],
			[
				"th",
				"threadIdx"
			]
		]
	},
	"buffers":
	[
		{
			"contents": "move implementation up\npg 4 colunm first\nadder tree\ndont need precise state\nimplementation rsult\ngaussian blur image to describe\n\n\n\nlist detect keypoint\nestimate\nnormalize filter kp\n[ ]dynamic treshold\n\ndiagram \nmatch flow\n\ntiming diagram\n\npie chart\nbar chart of SW and HW Comparison\n-Pie Chart from BAR CHART (ARROW)\n\nTry dynamic on SW before HW implementation\n\nDon't add memory by brute force\n\n\n9/18\n----\npg 13 programable\npg 15 FSM FIX\npg 8 column\n mv point 1 2\n??? Level (Feature)\nCompare with original SIFT\npg 3 mention H matrix\n- change Diagram\na page to describe line buffer utilization\nimage level parallelism\n4x4 keypoint level parallelism\n\nHardware implementaiton on FPGa\npg 26 system integration \nDEADLINE\n\n\nFPGA\n----\nWE and ADDR or ORI\nTARGET WE and ADDR of TARGET\nOUTPUT MEM\nDONE\n\n\n09/20\n-----\n\nchange all to K and M\n\n-use finger to direct pg 2 explain why every module is needed\n - embedded system\n - describe every scenario\n\n-use picture to describe pg3\n - emplhazie multi object\n - smooth\n - RTL our current progress\n\n-pg 4 differentiate target and image (use arrow to show)\n - describe why every step is needed\n - desciptor (why needed? explain.)\n - matching: method?\n\n-pg 5 exlpain a litle on DoG\n\n-pg 6 emphasize DoG\n\n-pg 7 explain why FAST/filter is needed\n - CORNER Detection\n\n-pg 8 exlpain where's the keypoint\n - 4x4 example (explain)\n-pg 9 matching picture fix\n-pg 10 filter before generator\n - descbie CPU specs\n - explain the execution time portion\n\n-pg11 explain every modules' usage\n-explain why line buffer needed (pre xxx row)\n - explain every line\n - explain briefly\n\n-pg 14 descibe\n-pg blur level\n-pg 16 explain why multiple arrow needed\n-pg 17 all pixel (white and gray)\n - down smapling\n-pg18 % of kep\n-FAST TO FILTER\n-pg19 threshold describe\n - remove 1st\n - talk bout original method\n - define valid\n-pg 21 emphasize on feature extraction\n\t- change mag to dir\n-pg22 change mag to dir\n - modify table\n-pg 23 neighbouring 9x9 needed <-- explain\n\t- why 4 itration is needed for 4 keypt\n-pg 24 write a simple pseudocode(2 for loop)\n\t- REMOVE DOTS I.D. -> ID    T.D. -> TD\n\t- fix 1 2, m-1 m\n-pg 26 dont need to explain inner & outer\n - image and target, explain\n-pg 28 total\n - K M, only read out dominant\n-pg 29 detect pixel by pixel that's why dominant (scheduler added later)\n-pg 31 remove GB feature\n - use arrow to show improvement\n-pg 32 dynamic threshold\n - high accuracy (2K)\n - high throughput (1K)\n\n4.30pm tomorrow\n\n-explain the goal of a module\n\n21-9-2016\n----------\nrotation of vehicle\nwhy smooth needed\nitersation of for looop for GB\nwhy FAST is used\narea constraint 640\n\n9-23\n----\ncut is kp to 32\nthreshold (can turn of off)\nmatch -> use abs instead of 1st and 2nd min\n\n\nFRAME RATE 1 2 3\n4bit - 16 mode\n1 wire on/off\n\n",
			"settings":
			{
				"buffer_size": 2763,
				"line_ending": "Unix",
				"name": "move implementation up"
			}
		},
		{
			"file": "01_RTL/detect_keypoint.v",
			"settings":
			{
				"buffer_size": 1209289,
				"encoding": "UTF-8",
				"line_ending": "Unix"
			}
		},
		{
			"file": "01_RTL/Gaussian_Blur_3x3.v",
			"settings":
			{
				"buffer_size": 341721,
				"line_ending": "Unix"
			}
		},
		{
			"file": "01_RTL/Gaussian_Blur_5x5_0.v",
			"settings":
			{
				"buffer_size": 902620,
				"line_ending": "Unix"
			}
		},
		{
			"file": "01_RTL/SIFT_PROC.v",
			"settings":
			{
				"buffer_size": 19800,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "00_TESTBENCH/TESTBENCH.v",
			"settings":
			{
				"buffer_size": 23774,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "01_RTL/Detect_Filter_Keypoints.v",
			"settings":
			{
				"buffer_size": 44994,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/generateVerilog_detect_module.cpp",
			"settings":
			{
				"buffer_size": 2935,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/detect_module.v",
			"settings":
			{
				"buffer_size": 18662,
				"line_ending": "Unix"
			}
		},
		{
			"file": "/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/generateVerilog_GKERNEL.cpp",
			"settings":
			{
				"buffer_size": 25365,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/Gaussian_Blur_5x5_1.v",
			"settings":
			{
				"buffer_size": 902603,
				"line_ending": "Unix"
			}
		},
		{
			"file": "01_RTL/Gaussian_Blur_5x5_1.v",
			"settings":
			{
				"buffer_size": 902603,
				"line_ending": "Unix"
			}
		},
		{
			"file": "/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/Gaussian_Blur_7x7.v",
			"settings":
			{
				"buffer_size": 1743967,
				"line_ending": "Unix"
			}
		},
		{
			"file": "01_RTL/Gaussian_Blur_7x7.v",
			"settings":
			{
				"buffer_size": 1743967,
				"line_ending": "Unix"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 354.0,
		"last_filter": "text",
		"selected_items":
		[
			[
				"text",
				"Text Pastry: Menu"
			],
			[
				"insta",
				"Package Control: Install Package"
			],
			[
				"install",
				"Package Control: Install Package"
			],
			[
				"text ",
				"Text Pastry: uuid (lower-case)"
			],
			[
				"Package Control: ",
				"Package Control: Disable Package"
			],
			[
				"instak",
				"Package Control: Install Package"
			],
			[
				"ctags",
				"Package Control: Discover Packages"
			]
		],
		"width": 414.0
	},
	"console":
	{
		"height": 126.0,
		"history":
		[
			"import urllib.request,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)"
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/00_TESTBENCH",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/02_RTL_SIM"
	],
	"file_history":
	[
		"/C/Users/Eugene/Downloads/SIFT_Hardware-master-10/SIFT_Hardware-master/01_RTL/Detect_Filter_Keypoints.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/detect_module.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/Gaussian_Blur_7x7.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/Gaussian_Blur_5x5_1.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/Line_Buffer_10.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/detect_keypoint.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/Detect_Filter_Keypoints.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/Gaussian_Blur.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/Gaussian_Blur_3x3.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/Gaussian_Blur_5x5_0.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/Gaussian_Blur_7x7.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/CORE.v",
		"/C/Users/Eugene/Downloads/data.txt",
		"/C/Users/Eugene/Downloads/match_result (1).txt",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/bus_partition.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/filter_keypoint.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/bmem_dp_480x5120.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/bmem_480x5120.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/Gaussian_Blur_3x3.v",
		"/C/Users/Eugene/Documents/GitHub/SIFT_Hardware/01_RTL/match.v",
		"/home/gene/Documents/DSP_IC_code/lab1/golden_model/AMA.c",
		"/home/gene/Downloads/square_wave.m",
		"/home/gene/Documents/NCTU/Year4Sem1/Digital_Image_Processing/DIP_hw1/readBMP.c",
		"/home/gene/Downloads/readbmp.c",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/SAD.v",
		"/home/gene/Documents/NCTU/Project/SIFT/src/main.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT/src/dumpFilterKeyPoints.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT/src/dumpImage.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT/include/sift.h",
		"/home/gene/Documents/NCTU/Project/SIFT/src/dumpDoG.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT/src/createDoG.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT/src/detectKeypoints.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/mem_ctrl.v",
		"/home/gene/Documents/NCTU/Project/SIFT/src/match.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT/src/filterKeyPoints.cpp",
		"/home/gene/Documents/NCTU/line buffer",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/Line_Buffer_10.v",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/Line_Buffer_10 - Copy.v",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/Gaussian_Blur_share_3x3.v",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/Gaussian_Blur_7x7.v",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/bmem_480x5120.v",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/CORE_done.v",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/CORE.v",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/Gaussian_Blur_3x3.v",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/Gaussian_Blur_5x5_1.v",
		"/home/gene/Documents/NCTU/Project/SIFT_Hardware/DoG/01_RTL/Gaussian_Blur_5x5_2.v",
		"/home/gene/Documents/HackNTU/QtTest/main.cpp",
		"/home/gene/Documents/HackNTU/QtTest/mainwindow.cpp",
		"/home/gene/Documents/HackNTU/QtTest/mainwindow.h",
		"/home/gene/Documents/HackNTU/QtTest/PushButtonExample.pro",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/trackObject.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/include/global.h",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/match.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/include/sift.h",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/controller.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/receiver.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/meeting_8-13",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/include/receiver.h",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/Makefile",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/filterKeyPoints.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/getChar.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/computeSift.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/detectKeypoints.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/createDoG.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerFull/controller.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/src/main.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controller/controller.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controllerJack/controller.cpp",
		"/home/gene/.config/sublime-text-3/Packages/Package Control/Package Control.sublime-settings",
		"/home/gene/Documents/NCTU/Project/SIFT/src/computeDescriptor.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT/src/drawKeyPoints.cpp",
		"/home/gene/.config/sublime-text-3/Packages/User/Preferences.sublime-settings",
		"/home/gene/Documents/NCTU/Project/SIFT/Makefile",
		"/home/gene/Documents/NCTU/Project/SIFT/src/debug.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT/src/computeSift.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT/tmp.cpp",
		"/home/gene/.config/sublime-text-3/Packages/Default/Preferences.sublime-settings",
		"/home/gene/Downloads/main (5).cpp",
		"/home/gene/Downloads/main.cpp",
		"/home/gene/.config/sublime-text-3/Packages/CTags/Default.sublime-keymap",
		"/home/gene/.config/sublime-text-3/Packages/SublimeCodeIntel/Default (Linux).sublime-keymap",
		"/home/gene/Documents/NCTU/Project/SIFT/src/sift.cpp",
		"/home/gene/Documents/NCTU/Project/SIFT/main.cpp",
		"/home/gene/.config/sublime-text-3/Packages/SublimeGDB/Default.sublime-keymap",
		"/home/gene/.config/sublime-text-3/Packages/SublimeGDB/SublimeGDB.sublime-settings",
		"/home/gene/.config/sublime-text-3/Packages/User/Default (Linux).sublime-keymap",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/STA/src/main.cpp",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/STA/src/init_crit_path.cpp",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/STA/src/debug.cpp",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/STA/src/node_judge_for_every_cell.cpp",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/STA/src/generate_path.cpp",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/STA/src/output.cpp",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/STA/src/SAT.cpp",
		"/home/gene/.config/sublime-text-3/Packages/CTags/Default.sublime-mousemap",
		"/home/gene/.config/sublime-text-3/Packages/CTags/CTags.sublime-settings",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/STA/src/generateTree.cpp",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/STA/src/print.cpp",
		"/home/gene/Documents/test.cpp",
		"/home/gene/Documents/C++/OpenCV/jack_sift.cpp",
		"/home/gene/Documents/C++/OpenCV/sift_no_filter.cpp",
		"/home/gene/Documents/NCTU/Project/Hardware_Training/BubbleSort_Hardware/02_RTL_SIM/CORE.v",
		"/home/gene/Documents/NCTU/Project/Hardware_Training/BubbleSort_Hardware/01_RTL/Bubble_Sort_FSM.v",
		"/home/gene/Documents/NCTU/Project/Hardware_Training/BubbleSort_Hardware/02_RTL_SIM/Bubble_Sort.v",
		"/home/gene/Documents/NCTU/Project/Hardware_Training/BubbleSort_Hardware/02_RTL_SIM/TESTBENCH.v",
		"/home/gene/Documents/NCTU/Project/Hardware_Training/BubbleSort_Hardware/02_RTL_SIM/PATTERN_normal.v",
		"/home/gene/Documents/NCTU/Project/T30_FPGA/DaughterBoard/MaCube_A200/Linux/Example/Speed_test/HW/top.v",
		"/home/gene/Documents/C++/OpenCV/sift.cpp",
		"/home/gene/Documents/NCTU/Project/raspCarVid/controller/controller.cpp.oriSIFT_Thread",
		"/home/gene/Documents/NCTU/Year3Sem2/Computer_Architecture/Final/Final_0210101_0210189/main.cpp",
		"/home/gene/.config/sublime-text-3/Packages/User/TextPastry.sublime-settings",
		"/home/gene/Documents/NCTU/Project/T30_FPGA/FPGA/top.v",
		"/home/gene/Documents/NCTU/Project/T30_FPGA/FPGA/top.",
		"/home/gene/Documents/NCTU/Project/Hardware_Training/BubbleSort_Hardware/01_RTL/CORE.v",
		"/home/gene/Documents/NCTU/Year3Sem2/Computer_Architecture/Final/Final_0210101_0210189/m",
		"/home/gene/Downloads/cudaaa/main.cu",
		"/home/gene/Downloads/cudaaa/device.h",
		"/home/gene/Downloads/cudaaa/device.cu",
		"/home/gene/Documents/NCTU/Year3Sem2/Computer_Architecture/Final/Code/main.cpp",
		"/home/gene/Documents/NCTU/Year3Sem2/Computer_Architecture/Final/Code/gpu.h",
		"/home/gene/Documents/NCTU/Year3Sem2/Computer_Architecture/Final/Code/gpu.cu",
		"/home/gene/Documents/NCTU/Year3Sem2/Computer_Architecture/Final/Final_0210101_0210189/cuda.sublime-project",
		"/home/gene/Downloads/cudaaa/parameters.h",
		"/home/gene/Documents/NCTU/Year3Sem2/Computer_Architecture/Final/Code/gpu.o",
		"/home/gene/Documents/C++/OpenCV/Cuda_Cv/main.cu",
		"/home/gene/Documents/Cuda/2D.cu",
		"/home/gene/Documents/NCTU/Year3Sem2/Computer_Architecture/Final/Code/gpu.cpp",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/Contest/src/include/node.h",
		"/home/gene/Documents/NCTU/Year3Sem2/EDA/Contest/src/print.cpp"
	],
	"find":
	{
		"height": 74.0
	},
	"find_in_files":
	{
		"height": 96.0,
		"where_history":
		[
			"/home/gene/Documents/NCTU/Project/SIFT/src",
			"/home/gene/Public/jailhouse"
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"blur3x3_dout_buffer",
			"buffer_col",
			"img_dout_buffer",
			"tar_descpt_group_num",
			"fill_zer",
			"buffer_we",
			"ST_DETECT",
			"img_dout_buffer",
			"is_keypoint_0",
			"keypoint_layer_1_empty",
			"blur3x3_addr",
			"kernel_div3",
			"u_core",
			"core",
			"ST_ADD",
			"kernel_img_sum_10",
			"kernel_img_mul_10",
			"g_blur_s",
			"col_relay",
			"blur_mem_we_ctr",
			"current_col",
			"matched_we_in",
			"matched_din",
			"matched_addr1_in",
			"matched_we",
			"matched_din",
			"matched_addr2_in",
			"filter_col",
			"done",
			"buffer_col",
			"buffer_cik",
			"buffer_data_3",
			"ST_FIRST_COL",
			"current_col",
			"keypoint_layer_1_empty",
			"is_keypoint_reg_0",
			"keypoint_layer_1_empty",
			"buffer_we",
			"current_col",
			"done",
			"img_addr",
			"fill_zer",
			"blur_addr_relay_1",
			"blur_addr_w_3",
			"col_relay",
			"blur_addr2",
			"img_addr",
			"blur_dout",
			"blur_mem_we_3",
			"blur_addr_w_3",
			"keypoint_we",
			"in_data",
			"compute_match_done",
			"done",
			"img_addr",
			"keypoint_we",
			"keypoint_dout",
			"blurredImgs",
			"result.jp",
			"result",
			"print",
			"cout",
			"distance",
			"pthread_create",
			"receivedPacket",
			"receiver",
			"snd_PORT",
			"video_t",
			"imshow",
			"target_mutex",
			"trackOb",
			"cout",
			"1.6",
			"biasQueue",
			"biasX",
			"Perimeter",
			"perimeter",
			"accuPer",
			"perimeter",
			"currentPerimeter",
			"accuBiasDelta",
			"cout",
			"sigint",
			"task",
			"video_thread",
			"task",
			"cout",
			"){ ",
			"cout",
			"type",
			"layer",
			"detectK",
			"SIFT_ORI_RADIUS",
			"result",
			"nLayersPerOctave",
			"createDoG",
			"LoadImage",
			"imshow",
			"LoadImage",
			"], ",
			"drawKeyPoints",
			"computeOrientationHist",
			"detectKeypoints",
			"computeDes",
			"computeOrientationHist",
			"drawKeyPoints",
			"cout",
			"dfs_nodes",
			"output_in",
			"TEMP",
			"match",
			"img_object",
			"img_matches",
			"scene_corners",
			"MatMulti",
			"match",
			"end",
			"COL",
			"src",
			"resize",
			"createDoG",
			"resize",
			"biasQueue",
			"drawMatches",
			"scene",
			"workingdir",
			"median_filter",
			"Read_bmp"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"kernel_div",
			"u_sift_proc",
			"mux_data",
			"DoGs",
			"bfs_nodes",
			"TEMP_ODD",
			"left.blurredImgs[0]",
			"result",
			"computed_corners",
			"fixed",
			"hierarchy",
			"return_condition",
			"input_count",
			"computeArea",
			"terminals"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 5,
			"sheets":
			[
				{
					"buffer": 0,
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2763,
						"regions":
						{
						},
						"selection":
						[
							[
								2732,
								2732
							]
						],
						"settings":
						{
							"auto_name": "move implementation up",
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 2801.0,
						"zoom_level": 1.0
					},
					"stack_index": 13,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "01_RTL/detect_keypoint.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1209289,
						"regions":
						{
						},
						"selection":
						[
							[
								1077,
								1077
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 782.0,
						"zoom_level": 1.0
					},
					"stack_index": 12,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "01_RTL/Gaussian_Blur_3x3.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 341721,
						"regions":
						{
						},
						"selection":
						[
							[
								298009,
								298009
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 435.0,
						"zoom_level": 1.0
					},
					"stack_index": 10,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "01_RTL/Gaussian_Blur_5x5_0.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 902620,
						"regions":
						{
						},
						"selection":
						[
							[
								567,
								567
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 435.0,
						"zoom_level": 1.0
					},
					"stack_index": 9,
					"type": "text"
				},
				{
					"buffer": 4,
					"file": "01_RTL/SIFT_PROC.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 19800,
						"regions":
						{
						},
						"selection":
						[
							[
								13447,
								13467
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 2174.0,
						"zoom_level": 1.0
					},
					"stack_index": 8,
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "00_TESTBENCH/TESTBENCH.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 23774,
						"regions":
						{
						},
						"selection":
						[
							[
								384,
								384
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 6,
					"file": "01_RTL/Detect_Filter_Keypoints.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 44994,
						"regions":
						{
						},
						"selection":
						[
							[
								2474,
								1949
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 2262.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 7,
					"file": "/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/generateVerilog_detect_module.cpp",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2935,
						"regions":
						{
						},
						"selection":
						[
							[
								2608,
								2608
							]
						],
						"settings":
						{
							"syntax": "Packages/C++/C++.sublime-syntax",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 768.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				},
				{
					"buffer": 8,
					"file": "/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/detect_module.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 18662,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								18662
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 9,
					"file": "/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/generateVerilog_GKERNEL.cpp",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 25365,
						"regions":
						{
						},
						"selection":
						[
							[
								135,
								135
							]
						],
						"settings":
						{
							"syntax": "Packages/C++/C++.sublime-syntax",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				},
				{
					"buffer": 10,
					"file": "/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/Gaussian_Blur_5x5_1.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 902603,
						"regions":
						{
						},
						"selection":
						[
							[
								902577,
								902577
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 539632.0,
						"zoom_level": 1.0
					},
					"stack_index": 5,
					"type": "text"
				},
				{
					"buffer": 11,
					"file": "01_RTL/Gaussian_Blur_5x5_1.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 902603,
						"regions":
						{
						},
						"selection":
						[
							[
								827045,
								827045
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 481581.0,
						"zoom_level": 1.0
					},
					"stack_index": 7,
					"type": "text"
				},
				{
					"buffer": 12,
					"file": "/C/Users/Eugene/Documents/GitHub/SIFT/VerilogGenerator/Gaussian_Blur_7x7.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1743967,
						"regions":
						{
						},
						"selection":
						[
							[
								1696406,
								1696406
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 946741.0,
						"zoom_level": 1.0
					},
					"stack_index": 6,
					"type": "text"
				},
				{
					"buffer": 13,
					"file": "01_RTL/Gaussian_Blur_7x7.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1743967,
						"regions":
						{
						},
						"selection":
						[
							[
								1009,
								1023
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/Verilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 5481.0,
						"zoom_level": 1.0
					},
					"stack_index": 11,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 36.0
	},
	"input":
	{
		"height": 47.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "SIFT_Hardware.sublime-project",
	"replace":
	{
		"height": 68.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"paging.h",
				"hypervisor/include/jailhouse/paging.h"
			],
			[
				"mmu",
				"hypervisor/arch/arm/mmu_hyp.c"
			]
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 47.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"",
				"LoadImage"
			],
			[
				"Load",
				"LoadImage"
			],
			[
				"do_bfs_with_hierarchy",
				"do_bfs_with_hierarchy"
			],
			[
				"print",
				"print"
			],
			[
				"jailhouse_system",
				"jailhouse_system"
			],
			[
				"PAGE_SIZE",
				"PAGE_SIZE"
			],
			[
				"PAGES",
				"PAGES"
			],
			[
				"jailhouse_header",
				"jailhouse_header"
			],
			[
				"paging_virt2phys",
				"paging_virt2phys"
			],
			[
				"INVALID_PHYS_ADDR",
				"INVALID_PHYS_ADDR"
			],
			[
				"paging_get_phys_invalid",
				"paging_get_phys_invalid"
			]
		],
		"width": 374.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": true,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 245.0,
	"status_bar_visible": false,
	"template_settings":
	{
	}
}
