; SMT-LIBv2 description generated by Yosys 0.41+101 (git sha1 52cc2ae5c, g++ 11.4.0-1ubuntu1~22.04 -fPIC -Os)
; yosys-smt2-module my_module
(declare-sort |my_module_s| 0)
(declare-fun |my_module_is| (|my_module_s|) Bool)
(declare-fun |my_module#0| (|my_module_s|) (_ BitVec 1)) ; \a
(declare-fun |my_module#1| (|my_module_s|) (_ BitVec 1)) ; \b
(define-fun |my_module#2| ((state |my_module_s|)) (_ BitVec 1) (bvadd (|my_module#0| state) (|my_module#1| state))) ; $add$tests/functional/single_bit/verilog/my_module_add.v:7$1_Y
; yosys-smt2-output sum 1
(define-fun |my_module_n sum| ((state |my_module_s|)) Bool (= ((_ extract 0 0) (|my_module#2| state)) #b1))
; yosys-smt2-input b 1
; yosys-smt2-witness {"offset": 0, "path": ["\\b"], "smtname": "b", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |my_module_n b| ((state |my_module_s|)) Bool (= ((_ extract 0 0) (|my_module#1| state)) #b1))
; yosys-smt2-input a 1
; yosys-smt2-witness {"offset": 0, "path": ["\\a"], "smtname": "a", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |my_module_n a| ((state |my_module_s|)) Bool (= ((_ extract 0 0) (|my_module#0| state)) #b1))
(define-fun |my_module_a| ((state |my_module_s|)) Bool true)
(define-fun |my_module_u| ((state |my_module_s|)) Bool true)
(define-fun |my_module_i| ((state |my_module_s|)) Bool true)
(define-fun |my_module_h| ((state |my_module_s|)) Bool true)
(define-fun |my_module_t| ((state |my_module_s|) (next_state |my_module_s|)) Bool true) ; end of module my_module
; yosys-smt2-topmod my_module
; end of yosys output
