
reset_sync
##########



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/misc/sync/cvs_reset_sync.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 61-71

Source file: `misc/sync/cvs_reset_sync.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/misc/sync/cvs_reset_sync.vhdl>`_


	 