#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul 18 16:59:41 2020
# Process ID: 12316
# Current directory: C:/Users/unicornt/Desktop/ass4/OoO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6188 C:\Users\unicornt\Desktop\ass4\OoO\Pipeline.xpr
# Log file: C:/Users/unicornt/Desktop/ass4/OoO/vivado.log
# Journal file: C:/Users/unicornt/Desktop/ass4/OoO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 665.902 ; gain = 103.719
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 689.648 ; gain = 17.457
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 722.199 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
WARNING: [Simulator 45-19] The specified log file simulate.log could not be opened.
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'insD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'boolD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv:34]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
ERROR: [VRFC 10-2922] 'dataPath' expects 44 arguments [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'insD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'boolD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv:34]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
ERROR: [VRFC 10-2922] 'dataPath' expects 44 arguments [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 735.969 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
WARNING: [VRFC 10-3380] identifier 'tmp' is used before its declaration [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
WARNING: [VRFC 10-3380] identifier 'tmp' is used before its declaration [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
ERROR: [VRFC 10-3818] variable 'tmp' is driven by invalid combination of procedural drivers [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv:16]
WARNING: [VRFC 10-2921] 'tmp' driven by this always_ff block should not be driven by any other process [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
ERROR: [VRFC 10-3818] variable 'tmp' is driven by invalid combination of procedural drivers [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv:13]
WARNING: [VRFC 10-2921] 'tmp' driven by this always_ff block should not be driven by any other process [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
ERROR: [VRFC 10-3818] variable 'tmp' is driven by invalid combination of procedural drivers [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv:13]
WARNING: [VRFC 10-2921] 'tmp' driven by this always_ff block should not be driven by any other process [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'we1' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:90]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 785.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'we1' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:90]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAD_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'forwardAD_v' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'forwardAE_u' [C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/ass4/OoO/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e993513e5b04d0c8186f033d3bcfa49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 46. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 146. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/ass4/OoO/benchtest/cpu_tb.sv" Line 164. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
[Error] PC: 0x00000048 Cycle: 11	Expected: [0x00000050]=0x00000007, Got: [0x00000050]=0x00000000
save_wave_config {C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg
set_property xsim.view C:/Users/unicornt/Desktop/ass4/OoO/cpu_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 19 00:57:46 2020...
