
*** Running vivado
    with args -log test_7seg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_7seg.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source test_7seg.tcl -notrace
Command: synth_design -top test_7seg -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 387.910 ; gain = 97.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_7seg' [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/test_7seg.v:1]
INFO: [Synth 8-638] synthesizing module 'Clock_divider' [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/test_7seg.v:116]
	Parameter DIVISOR bound to: 28'b0010111110101111000010000000 
WARNING: [Synth 8-5788] Register clk_out_reg in module Clock_divider is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/test_7seg.v:132]
INFO: [Synth 8-256] done synthesizing module 'Clock_divider' (1#1) [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/test_7seg.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/test_7seg.v:46]
INFO: [Synth 8-638] synthesizing module 'scan_led' [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/scan_led.v:1]
	Parameter T1MS bound to: 16'b1100001101001111 
	Parameter T1MS2 bound to: 24'b100110001001011010000000 
WARNING: [Synth 8-5788] Register led_sel_reg in module scan_led is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/scan_led.v:73]
WARNING: [Synth 8-5788] Register dot_reg in module scan_led is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/scan_led.v:74]
INFO: [Synth 8-256] done synthesizing module 'scan_led' (2#1) [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/scan_led.v:1]
INFO: [Synth 8-638] synthesizing module 'bcd2seg7' [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/bcd2seg7.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/bcd2seg7.v:13]
INFO: [Synth 8-256] done synthesizing module 'bcd2seg7' (3#1) [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/bcd2seg7.v:3]
INFO: [Synth 8-256] done synthesizing module 'test_7seg' (4#1) [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/test_7seg.v:1]
WARNING: [Synth 8-3331] design test_7seg has unconnected port up
WARNING: [Synth 8-3331] design test_7seg has unconnected port down
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 440.160 ; gain = 150.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 440.160 ; gain = 150.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/constrs_1/imports/project_1.srcs/led_7segment.xdc]
Finished Parsing XDC File [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/constrs_1/imports/project_1.srcs/led_7segment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/constrs_1/imports/project_1.srcs/led_7segment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_7seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_7seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 785.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 785.164 ; gain = 495.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 785.164 ; gain = 495.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 785.164 ; gain = 495.059
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/test_7seg.v:127]
INFO: [Synth 8-5546] ROM "counter2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "led_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seconds" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "minutes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hours" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 785.164 ; gain = 495.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module Clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module scan_led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U3/counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U3/counter2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "minutes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hours" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U1/counter_reg was removed.  [C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/test_7seg.v:127]
WARNING: [Synth 8-3331] design test_7seg has unconnected port up
WARNING: [Synth 8-3331] design test_7seg has unconnected port down
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_19/\U1/counter_reg[27] )
WARNING: [Synth 8-3332] Sequential element (U1/counter_reg[27]) is unused and will be removed from module test_7seg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 785.164 ; gain = 495.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 785.164 ; gain = 495.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 805.148 ; gain = 515.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U3/counter2_reg[2]) is unused and will be removed from module test_7seg.
WARNING: [Synth 8-3332] Sequential element (U3/counter2_reg[1]) is unused and will be removed from module test_7seg.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 810.520 ; gain = 520.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 810.520 ; gain = 520.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 810.520 ; gain = 520.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 810.520 ; gain = 520.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 810.520 ; gain = 520.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 810.520 ; gain = 520.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 810.520 ; gain = 520.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     4|
|4     |LUT2   |    24|
|5     |LUT3   |    40|
|6     |LUT4   |    32|
|7     |LUT5   |    26|
|8     |LUT6   |    68|
|9     |FDCE   |   101|
|10    |FDPE   |     6|
|11    |FDRE   |     8|
|12    |LDC    |     6|
|13    |IBUF   |     4|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   351|
|2     |  U1     |Clock_divider |    78|
|3     |  U2     |bcd2seg7      |     7|
|4     |  U3     |scan_led      |   177|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 810.520 ; gain = 520.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 810.520 ; gain = 175.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 810.520 ; gain = 520.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 810.520 ; gain = 533.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.runs/synth_1/test_7seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_7seg_utilization_synth.rpt -pb test_7seg_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 810.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 19 12:57:57 2024...
