// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _dct_Loop_2_proc_HH_
#define _dct_Loop_2_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct dct_Loop_2_proc : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > row_outbuf_i_address0;
    sc_out< sc_logic > row_outbuf_i_ce0;
    sc_in< sc_lv<16> > row_outbuf_i_q0;
    sc_out< sc_lv<4> > col_inbuf_0_address0;
    sc_out< sc_logic > col_inbuf_0_ce0;
    sc_out< sc_logic > col_inbuf_0_we0;
    sc_out< sc_lv<16> > col_inbuf_0_d0;
    sc_out< sc_lv<4> > col_inbuf_1_address0;
    sc_out< sc_logic > col_inbuf_1_ce0;
    sc_out< sc_logic > col_inbuf_1_we0;
    sc_out< sc_lv<16> > col_inbuf_1_d0;
    sc_out< sc_lv<4> > col_inbuf_2_address0;
    sc_out< sc_logic > col_inbuf_2_ce0;
    sc_out< sc_logic > col_inbuf_2_we0;
    sc_out< sc_lv<16> > col_inbuf_2_d0;
    sc_out< sc_lv<4> > col_inbuf_3_address0;
    sc_out< sc_logic > col_inbuf_3_ce0;
    sc_out< sc_logic > col_inbuf_3_we0;
    sc_out< sc_lv<16> > col_inbuf_3_d0;


    // Module declarations
    dct_Loop_2_proc(sc_module_name name);
    SC_HAS_PROCESS(dct_Loop_2_proc);

    ~dct_Loop_2_proc();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_22;
    sc_signal< sc_lv<7> > indvar_flatten_reg_124;
    sc_signal< sc_lv<4> > j_0_i_reg_135;
    sc_signal< sc_lv<4> > i_1_i_reg_146;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_157_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_258;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_bdd_76;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_lv<7> > indvar_flatten_next_fu_163_p2;
    sc_signal< sc_lv<4> > j_0_i_mid2_fu_189_p3;
    sc_signal< sc_lv<4> > j_0_i_mid2_reg_267;
    sc_signal< sc_lv<3> > arrayNo_cast_reg_278;
    sc_signal< sc_lv<1> > tmp_54_fu_234_p1;
    sc_signal< sc_lv<1> > tmp_54_reg_282;
    sc_signal< sc_lv<4> > i_fu_238_p2;
    sc_signal< bool > ap_sig_bdd_102;
    sc_signal< sc_lv<4> > j_0_i_phi_fu_139_p4;
    sc_signal< sc_lv<64> > tmp_60_cast_fu_219_p1;
    sc_signal< sc_lv<64> > tmp_47_fu_250_p1;
    sc_signal< sc_lv<1> > exitcond3_i3_fu_175_p2;
    sc_signal< sc_lv<4> > j_fu_169_p2;
    sc_signal< sc_lv<4> > i_1_i_mid2_fu_181_p3;
    sc_signal< sc_lv<7> > tmp_fu_201_p3;
    sc_signal< sc_lv<8> > tmp_59_cast_fu_209_p1;
    sc_signal< sc_lv<8> > tmp_cast_fu_197_p1;
    sc_signal< sc_lv<8> > tmp_s_fu_213_p2;
    sc_signal< sc_lv<5> > tmp_46_fu_244_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_2;
    sc_signal< bool > ap_sig_bdd_205;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_st4_fsm_2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_102();
    void thread_ap_sig_bdd_205();
    void thread_ap_sig_bdd_22();
    void thread_ap_sig_bdd_76();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st4_fsm_2();
    void thread_col_inbuf_0_address0();
    void thread_col_inbuf_0_ce0();
    void thread_col_inbuf_0_d0();
    void thread_col_inbuf_0_we0();
    void thread_col_inbuf_1_address0();
    void thread_col_inbuf_1_ce0();
    void thread_col_inbuf_1_d0();
    void thread_col_inbuf_1_we0();
    void thread_col_inbuf_2_address0();
    void thread_col_inbuf_2_ce0();
    void thread_col_inbuf_2_d0();
    void thread_col_inbuf_2_we0();
    void thread_col_inbuf_3_address0();
    void thread_col_inbuf_3_ce0();
    void thread_col_inbuf_3_d0();
    void thread_col_inbuf_3_we0();
    void thread_exitcond3_i3_fu_175_p2();
    void thread_exitcond_flatten_fu_157_p2();
    void thread_i_1_i_mid2_fu_181_p3();
    void thread_i_fu_238_p2();
    void thread_indvar_flatten_next_fu_163_p2();
    void thread_j_0_i_mid2_fu_189_p3();
    void thread_j_0_i_phi_fu_139_p4();
    void thread_j_fu_169_p2();
    void thread_row_outbuf_i_address0();
    void thread_row_outbuf_i_ce0();
    void thread_tmp_46_fu_244_p3();
    void thread_tmp_47_fu_250_p1();
    void thread_tmp_54_fu_234_p1();
    void thread_tmp_59_cast_fu_209_p1();
    void thread_tmp_60_cast_fu_219_p1();
    void thread_tmp_cast_fu_197_p1();
    void thread_tmp_fu_201_p3();
    void thread_tmp_s_fu_213_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
