
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d14  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08006e9c  08006e9c  00007e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f0c  08006f0c  00008064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006f0c  08006f0c  00008064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006f0c  08006f0c  00008064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f0c  08006f0c  00007f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f10  08006f10  00007f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08006f14  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008064  2**0
                  CONTENTS
 10 .bss          00000344  20000064  20000064  00008064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003a8  200003a8  00008064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008064  2**0
                  CONTENTS, READONLY
 13 .debug_info   000148ca  00000000  00000000  00008094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000316b  00000000  00000000  0001c95e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  0001fad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d6f  00000000  00000000  00020c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cc9a  00000000  00000000  0002196f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017fd2  00000000  00000000  0003e609  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6831  00000000  00000000  000565db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fce0c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004980  00000000  00000000  000fce50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001017d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000064 	.word	0x20000064
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006e84 	.word	0x08006e84

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000068 	.word	0x20000068
 80001c4:	08006e84 	.word	0x08006e84

080001c8 <StartRx>:
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;
static uint32_t last_rx_ms = 0;

static void StartRx(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <StartRx+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <StartRx+0x18>)
 80001d2:	f005 fb2c 	bl	800582e <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	20000081 	.word	0x20000081
 80001e0:	200001c4 	.word	0x200001c4

080001e4 <Comm_Init>:

static uint8_t checksum_xor(const uint8_t *p, uint8_t n);

void Comm_Init(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
  idx = 0;
 80001e8:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <Comm_Init+0x24>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 80001ee:	4b07      	ldr	r3, [pc, #28]	@ (800020c <Comm_Init+0x28>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	701a      	strb	r2, [r3, #0]
  last_rx_ms = HAL_GetTick();
 80001f4:	f001 fb08 	bl	8001808 <HAL_GetTick>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a05      	ldr	r2, [pc, #20]	@ (8000210 <Comm_Init+0x2c>)
 80001fc:	6013      	str	r3, [r2, #0]
  StartRx();
 80001fe:	f7ff ffe3 	bl	80001c8 <StartRx>
}
 8000202:	bf00      	nop
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	20000087 	.word	0x20000087
 800020c:	20000080 	.word	0x20000080
 8000210:	20000088 	.word	0x20000088

08000214 <HAL_UART_RxCpltCallback>:
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a2a      	ldr	r2, [pc, #168]	@ (80002cc <HAL_UART_RxCpltCallback+0xb8>)
 8000222:	4293      	cmp	r3, r2
 8000224:	d14e      	bne.n	80002c4 <HAL_UART_RxCpltCallback+0xb0>

  uint8_t b = rx_byte;
 8000226:	4b2a      	ldr	r3, [pc, #168]	@ (80002d0 <HAL_UART_RxCpltCallback+0xbc>)
 8000228:	781b      	ldrb	r3, [r3, #0]
 800022a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800022c:	4b29      	ldr	r3, [pc, #164]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d10d      	bne.n	8000250 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000234:	7bfb      	ldrb	r3, [r7, #15]
 8000236:	2bab      	cmp	r3, #171	@ 0xab
 8000238:	d141      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      frame[idx++] = b;
 800023a:	4b26      	ldr	r3, [pc, #152]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	1c5a      	adds	r2, r3, #1
 8000240:	b2d1      	uxtb	r1, r2
 8000242:	4a24      	ldr	r2, [pc, #144]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000244:	7011      	strb	r1, [r2, #0]
 8000246:	4619      	mov	r1, r3
 8000248:	4a23      	ldr	r2, [pc, #140]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	5453      	strb	r3, [r2, r1]
 800024e:	e036      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
    }
  } else {
    frame[idx++] = b;
 8000250:	4b20      	ldr	r3, [pc, #128]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	1c5a      	adds	r2, r3, #1
 8000256:	b2d1      	uxtb	r1, r2
 8000258:	4a1e      	ldr	r2, [pc, #120]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800025a:	7011      	strb	r1, [r2, #0]
 800025c:	4619      	mov	r1, r3
 800025e:	4a1e      	ldr	r2, [pc, #120]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000260:	7bfb      	ldrb	r3, [r7, #15]
 8000262:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000264:	4b1b      	ldr	r3, [pc, #108]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	2b02      	cmp	r3, #2
 800026a:	d928      	bls.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      uint8_t state = frame[1] & 0x3F;
 800026c:	4b1a      	ldr	r3, [pc, #104]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800026e:	785b      	ldrb	r3, [r3, #1]
 8000270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000274:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 8000276:	4b18      	ldr	r3, [pc, #96]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000278:	789b      	ldrb	r3, [r3, #2]
 800027a:	737b      	strb	r3, [r7, #13]
      idx = 0;
 800027c:	4b15      	ldr	r3, [pc, #84]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 8000282:	7bbb      	ldrb	r3, [r7, #14]
 8000284:	43db      	mvns	r3, r3
 8000286:	b2db      	uxtb	r3, r3
 8000288:	7b7a      	ldrb	r2, [r7, #13]
 800028a:	429a      	cmp	r2, r3
 800028c:	d117      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
        g_keys_state = state;
 800028e:	4a13      	ldr	r2, [pc, #76]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 8000290:	7bbb      	ldrb	r3, [r7, #14]
 8000292:	7013      	strb	r3, [r2, #0]
        last_rx_ms = HAL_GetTick();
 8000294:	f001 fab8 	bl	8001808 <HAL_GetTick>
 8000298:	4603      	mov	r3, r0
 800029a:	4a11      	ldr	r2, [pc, #68]	@ (80002e0 <HAL_UART_RxCpltCallback+0xcc>)
 800029c:	6013      	str	r3, [r2, #0]

        if (g_keys_state) {
 800029e:	4b0f      	ldr	r3, [pc, #60]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d005      	beq.n	80002b4 <HAL_UART_RxCpltCallback+0xa0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	2108      	movs	r1, #8
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ae:	f001 fdf3 	bl	8001e98 <HAL_GPIO_WritePin>
 80002b2:	e004      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	2108      	movs	r1, #8
 80002b8:	480a      	ldr	r0, [pc, #40]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ba:	f001 fded 	bl	8001e98 <HAL_GPIO_WritePin>
		}
      }
    }
  }

  StartRx();
 80002be:	f7ff ff83 	bl	80001c8 <StartRx>
 80002c2:	e000      	b.n	80002c6 <HAL_UART_RxCpltCallback+0xb2>
  if (huart->Instance != USART1) return;
 80002c4:	bf00      	nop
}
 80002c6:	3710      	adds	r7, #16
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40013800 	.word	0x40013800
 80002d0:	20000081 	.word	0x20000081
 80002d4:	20000087 	.word	0x20000087
 80002d8:	20000084 	.word	0x20000084
 80002dc:	20000080 	.word	0x20000080
 80002e0:	20000088 	.word	0x20000088
 80002e4:	48000400 	.word	0x48000400

080002e8 <checksum_xor>:

static uint8_t checksum_xor(const uint8_t *p, uint8_t n)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	460b      	mov	r3, r1
 80002f2:	70fb      	strb	r3, [r7, #3]
  uint8_t c = 0;
 80002f4:	2300      	movs	r3, #0
 80002f6:	73fb      	strb	r3, [r7, #15]
  for (uint8_t i = 0; i < n; i++) c ^= p[i];
 80002f8:	2300      	movs	r3, #0
 80002fa:	73bb      	strb	r3, [r7, #14]
 80002fc:	e009      	b.n	8000312 <checksum_xor+0x2a>
 80002fe:	7bbb      	ldrb	r3, [r7, #14]
 8000300:	687a      	ldr	r2, [r7, #4]
 8000302:	4413      	add	r3, r2
 8000304:	781a      	ldrb	r2, [r3, #0]
 8000306:	7bfb      	ldrb	r3, [r7, #15]
 8000308:	4053      	eors	r3, r2
 800030a:	73fb      	strb	r3, [r7, #15]
 800030c:	7bbb      	ldrb	r3, [r7, #14]
 800030e:	3301      	adds	r3, #1
 8000310:	73bb      	strb	r3, [r7, #14]
 8000312:	7bba      	ldrb	r2, [r7, #14]
 8000314:	78fb      	ldrb	r3, [r7, #3]
 8000316:	429a      	cmp	r2, r3
 8000318:	d3f1      	bcc.n	80002fe <checksum_xor+0x16>
  return c;
 800031a:	7bfb      	ldrb	r3, [r7, #15]
}
 800031c:	4618      	mov	r0, r3
 800031e:	3714      	adds	r7, #20
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr

08000328 <Comm_SendTelem8>:
  // blokujúco, na testovanie je to najjednoduchšie
  HAL_UART_Transmit(&huart1, tx, sizeof(tx), 50);
}

void Comm_SendTelem8(const float v[8])
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b08c      	sub	sp, #48	@ 0x30
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
  uint8_t tx[1 + 1 + 1 + 32 + 1]; // START + TYPE + LEN + payload + CHK
  tx[0] = START_BYTE;
 8000330:	23ab      	movs	r3, #171	@ 0xab
 8000332:	733b      	strb	r3, [r7, #12]
  tx[1] = MSG_TELEM;
 8000334:	23d2      	movs	r3, #210	@ 0xd2
 8000336:	737b      	strb	r3, [r7, #13]
  tx[2] = 32; // 8 floats
 8000338:	2320      	movs	r3, #32
 800033a:	73bb      	strb	r3, [r7, #14]

  memcpy(&tx[3], v, 32);
 800033c:	f107 030c 	add.w	r3, r7, #12
 8000340:	3303      	adds	r3, #3
 8000342:	2220      	movs	r2, #32
 8000344:	6879      	ldr	r1, [r7, #4]
 8000346:	4618      	mov	r0, r3
 8000348:	f006 fbee 	bl	8006b28 <memcpy>

  // CHK z [TYPE, LEN, PAYLOAD]
  tx[3 + 32] = checksum_xor(&tx[1], 1 + 1 + 32);
 800034c:	f107 030c 	add.w	r3, r7, #12
 8000350:	3301      	adds	r3, #1
 8000352:	2122      	movs	r1, #34	@ 0x22
 8000354:	4618      	mov	r0, r3
 8000356:	f7ff ffc7 	bl	80002e8 <checksum_xor>
 800035a:	4603      	mov	r3, r0
 800035c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  HAL_UART_Transmit(&huart1, tx, sizeof(tx), 50);
 8000360:	f107 010c 	add.w	r1, r7, #12
 8000364:	2332      	movs	r3, #50	@ 0x32
 8000366:	2224      	movs	r2, #36	@ 0x24
 8000368:	4803      	ldr	r0, [pc, #12]	@ (8000378 <Comm_SendTelem8+0x50>)
 800036a:	f005 f9d7 	bl	800571c <HAL_UART_Transmit>
}
 800036e:	bf00      	nop
 8000370:	3730      	adds	r7, #48	@ 0x30
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	200001c4 	.word	0x200001c4

0800037c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4a06      	ldr	r2, [pc, #24]	@ (80003a4 <HAL_UART_ErrorCallback+0x28>)
 800038a:	4293      	cmp	r3, r2
 800038c:	d105      	bne.n	800039a <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 800038e:	4b06      	ldr	r3, [pc, #24]	@ (80003a8 <HAL_UART_ErrorCallback+0x2c>)
 8000390:	2200      	movs	r2, #0
 8000392:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000394:	f7ff ff18 	bl	80001c8 <StartRx>
 8000398:	e000      	b.n	800039c <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 800039a:	bf00      	nop
}
 800039c:	3708      	adds	r7, #8
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	40013800 	.word	0x40013800
 80003a8:	20000087 	.word	0x20000087

080003ac <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b088      	sub	sp, #32
 80003b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b2:	f107 030c 	add.w	r3, r7, #12
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]
 80003c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c2:	4b23      	ldr	r3, [pc, #140]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003c4:	695b      	ldr	r3, [r3, #20]
 80003c6:	4a22      	ldr	r2, [pc, #136]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003cc:	6153      	str	r3, [r2, #20]
 80003ce:	4b20      	ldr	r3, [pc, #128]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003d6:	60bb      	str	r3, [r7, #8]
 80003d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003da:	4b1d      	ldr	r3, [pc, #116]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	4a1c      	ldr	r2, [pc, #112]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003e4:	6153      	str	r3, [r2, #20]
 80003e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000450 <MX_GPIO_Init+0xa4>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003ee:	607b      	str	r3, [r7, #4]
 80003f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_EN_Pin|L_DIR_Pin|R_DIR_Pin|R_EN_Pin
 80003f2:	2200      	movs	r2, #0
 80003f4:	f241 0166 	movw	r1, #4198	@ 0x1066
 80003f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003fc:	f001 fd4c 	bl	8001e98 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000400:	2200      	movs	r2, #0
 8000402:	2108      	movs	r1, #8
 8000404:	4813      	ldr	r0, [pc, #76]	@ (8000454 <MX_GPIO_Init+0xa8>)
 8000406:	f001 fd47 	bl	8001e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_EN_Pin L_DIR_Pin R_DIR_Pin R_EN_Pin
                           PA12 */
  GPIO_InitStruct.Pin = L_EN_Pin|L_DIR_Pin|R_DIR_Pin|R_EN_Pin
 800040a:	f241 0366 	movw	r3, #4198	@ 0x1066
 800040e:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000410:	2301      	movs	r3, #1
 8000412:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000414:	2300      	movs	r3, #0
 8000416:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000418:	2300      	movs	r3, #0
 800041a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800041c:	f107 030c 	add.w	r3, r7, #12
 8000420:	4619      	mov	r1, r3
 8000422:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000426:	f001 fbad 	bl	8001b84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800042a:	2308      	movs	r3, #8
 800042c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800042e:	2301      	movs	r3, #1
 8000430:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000432:	2300      	movs	r3, #0
 8000434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000436:	2300      	movs	r3, #0
 8000438:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800043a:	f107 030c 	add.w	r3, r7, #12
 800043e:	4619      	mov	r1, r3
 8000440:	4804      	ldr	r0, [pc, #16]	@ (8000454 <MX_GPIO_Init+0xa8>)
 8000442:	f001 fb9f 	bl	8001b84 <HAL_GPIO_Init>

}
 8000446:	bf00      	nop
 8000448:	3720      	adds	r7, #32
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	40021000 	.word	0x40021000
 8000454:	48000400 	.word	0x48000400

08000458 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800045c:	4b1b      	ldr	r3, [pc, #108]	@ (80004cc <MX_I2C1_Init+0x74>)
 800045e:	4a1c      	ldr	r2, [pc, #112]	@ (80004d0 <MX_I2C1_Init+0x78>)
 8000460:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000462:	4b1a      	ldr	r3, [pc, #104]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000464:	4a1b      	ldr	r2, [pc, #108]	@ (80004d4 <MX_I2C1_Init+0x7c>)
 8000466:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000468:	4b18      	ldr	r3, [pc, #96]	@ (80004cc <MX_I2C1_Init+0x74>)
 800046a:	2200      	movs	r2, #0
 800046c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800046e:	4b17      	ldr	r3, [pc, #92]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000470:	2201      	movs	r2, #1
 8000472:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000474:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000476:	2200      	movs	r2, #0
 8000478:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800047a:	4b14      	ldr	r3, [pc, #80]	@ (80004cc <MX_I2C1_Init+0x74>)
 800047c:	2200      	movs	r2, #0
 800047e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000480:	4b12      	ldr	r3, [pc, #72]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000482:	2200      	movs	r2, #0
 8000484:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000486:	4b11      	ldr	r3, [pc, #68]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000488:	2200      	movs	r2, #0
 800048a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800048c:	4b0f      	ldr	r3, [pc, #60]	@ (80004cc <MX_I2C1_Init+0x74>)
 800048e:	2200      	movs	r2, #0
 8000490:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000492:	480e      	ldr	r0, [pc, #56]	@ (80004cc <MX_I2C1_Init+0x74>)
 8000494:	f001 fd18 	bl	8001ec8 <HAL_I2C_Init>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800049e:	f000 f91c 	bl	80006da <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004a2:	2100      	movs	r1, #0
 80004a4:	4809      	ldr	r0, [pc, #36]	@ (80004cc <MX_I2C1_Init+0x74>)
 80004a6:	f002 fa9b 	bl	80029e0 <HAL_I2CEx_ConfigAnalogFilter>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80004b0:	f000 f913 	bl	80006da <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004b4:	2100      	movs	r1, #0
 80004b6:	4805      	ldr	r0, [pc, #20]	@ (80004cc <MX_I2C1_Init+0x74>)
 80004b8:	f002 fadd 	bl	8002a76 <HAL_I2CEx_ConfigDigitalFilter>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004c2:	f000 f90a 	bl	80006da <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	2000008c 	.word	0x2000008c
 80004d0:	40005400 	.word	0x40005400
 80004d4:	00201d2b 	.word	0x00201d2b

080004d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b08a      	sub	sp, #40	@ 0x28
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e0:	f107 0314 	add.w	r3, r7, #20
 80004e4:	2200      	movs	r2, #0
 80004e6:	601a      	str	r2, [r3, #0]
 80004e8:	605a      	str	r2, [r3, #4]
 80004ea:	609a      	str	r2, [r3, #8]
 80004ec:	60da      	str	r2, [r3, #12]
 80004ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4a17      	ldr	r2, [pc, #92]	@ (8000554 <HAL_I2C_MspInit+0x7c>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d127      	bne.n	800054a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004fa:	4b17      	ldr	r3, [pc, #92]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 80004fc:	695b      	ldr	r3, [r3, #20]
 80004fe:	4a16      	ldr	r2, [pc, #88]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 8000500:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000504:	6153      	str	r3, [r2, #20]
 8000506:	4b14      	ldr	r3, [pc, #80]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800050e:	613b      	str	r3, [r7, #16]
 8000510:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000512:	23c0      	movs	r3, #192	@ 0xc0
 8000514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000516:	2312      	movs	r3, #18
 8000518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051a:	2300      	movs	r3, #0
 800051c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800051e:	2303      	movs	r3, #3
 8000520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000522:	2304      	movs	r3, #4
 8000524:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000526:	f107 0314 	add.w	r3, r7, #20
 800052a:	4619      	mov	r1, r3
 800052c:	480b      	ldr	r0, [pc, #44]	@ (800055c <HAL_I2C_MspInit+0x84>)
 800052e:	f001 fb29 	bl	8001b84 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000532:	4b09      	ldr	r3, [pc, #36]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 8000534:	69db      	ldr	r3, [r3, #28]
 8000536:	4a08      	ldr	r2, [pc, #32]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 8000538:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800053c:	61d3      	str	r3, [r2, #28]
 800053e:	4b06      	ldr	r3, [pc, #24]	@ (8000558 <HAL_I2C_MspInit+0x80>)
 8000540:	69db      	ldr	r3, [r3, #28]
 8000542:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800054a:	bf00      	nop
 800054c:	3728      	adds	r7, #40	@ 0x28
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	40005400 	.word	0x40005400
 8000558:	40021000 	.word	0x40021000
 800055c:	48000400 	.word	0x48000400

08000560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b094      	sub	sp, #80	@ 0x50
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000566:	f001 f8f5 	bl	8001754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800056a:	f000 f859 	bl	8000620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056e:	f7ff ff1d 	bl	80003ac <MX_GPIO_Init>
  MX_TIM3_Init();
 8000572:	f000 fa03 	bl	800097c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000576:	f000 fb51 	bl	8000c1c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800057a:	f000 f989 	bl	8000890 <MX_TIM2_Init>
  MX_TIM1_Init();
 800057e:	f000 f92d 	bl	80007dc <MX_TIM1_Init>
  MX_I2C1_Init();
 8000582:	f7ff ff69 	bl	8000458 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 8000586:	f7ff fe2d 	bl	80001e4 <Comm_Init>
  uint32_t last_tx = 0;
 800058a:	2300      	movs	r3, #0
 800058c:	64fb      	str	r3, [r7, #76]	@ 0x4c


  //Motors_Init();

  Ultrasonic_Init(&htim1);
 800058e:	4822      	ldr	r0, [pc, #136]	@ (8000618 <main+0xb8>)
 8000590:	f001 f84c 	bl	800162c <Ultrasonic_Init>

  IMU_Init();
 8000594:	f000 fc8a 	bl	8000eac <IMU_Init>

  while (1)
  {
	//Motors_Control(g_keys_state);

	if (IMU_Update() == 0) {
 8000598:	f000 fe14 	bl	80011c4 <IMU_Update>
 800059c:	eef0 7a40 	vmov.f32	s15, s0
 80005a0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80005a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005a8:	d105      	bne.n	80005b6 <main+0x56>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80005aa:	2201      	movs	r2, #1
 80005ac:	2108      	movs	r1, #8
 80005ae:	481b      	ldr	r0, [pc, #108]	@ (800061c <main+0xbc>)
 80005b0:	f001 fc72 	bl	8001e98 <HAL_GPIO_WritePin>
 80005b4:	e004      	b.n	80005c0 <main+0x60>
	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2108      	movs	r1, #8
 80005ba:	4818      	ldr	r0, [pc, #96]	@ (800061c <main+0xbc>)
 80005bc:	f001 fc6c 	bl	8001e98 <HAL_GPIO_WritePin>
	}

	uint32_t now = HAL_GetTick();
 80005c0:	f001 f922 	bl	8001808 <HAL_GetTick>
 80005c4:	64b8      	str	r0, [r7, #72]	@ 0x48
	if (now - last_tx >= 100) {   // 10 Hz
 80005c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80005c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80005ca:	1ad3      	subs	r3, r2, r3
 80005cc:	2b63      	cmp	r3, #99	@ 0x63
 80005ce:	d9e3      	bls.n	8000598 <main+0x38>
	  last_tx = now;
 80005d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80005d2:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  IMU_ReadData(&imu);
 80005d4:	f107 0320 	add.w	r3, r7, #32
 80005d8:	4618      	mov	r0, r3
 80005da:	f000 fe83 	bl	80012e4 <IMU_ReadData>
	  float dist_cm = Ultrasonic_ReadDistanceCM();
 80005de:	f001 f83f 	bl	8001660 <Ultrasonic_ReadDistanceCM>
 80005e2:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44

		float v[8] = {
		  imu.ax_g, imu.ay_g, imu.az_g,
 80005e6:	6a3b      	ldr	r3, [r7, #32]
		float v[8] = {
 80005e8:	603b      	str	r3, [r7, #0]
		  imu.ax_g, imu.ay_g, imu.az_g,
 80005ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
		float v[8] = {
 80005ec:	607b      	str	r3, [r7, #4]
		  imu.ax_g, imu.ay_g, imu.az_g,
 80005ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
		float v[8] = {
 80005f0:	60bb      	str	r3, [r7, #8]
		  imu.gx_dps, imu.gy_dps, imu.gz_dps,
 80005f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
		float v[8] = {
 80005f4:	60fb      	str	r3, [r7, #12]
		  imu.gx_dps, imu.gy_dps, imu.gz_dps,
 80005f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
		float v[8] = {
 80005f8:	613b      	str	r3, [r7, #16]
		  imu.gx_dps, imu.gy_dps, imu.gz_dps,
 80005fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
		float v[8] = {
 80005fc:	617b      	str	r3, [r7, #20]
		  IMU_Update(), //imu.temp_c,
 80005fe:	f000 fde1 	bl	80011c4 <IMU_Update>
 8000602:	eef0 7a40 	vmov.f32	s15, s0
		float v[8] = {
 8000606:	edc7 7a06 	vstr	s15, [r7, #24]
 800060a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800060c:	61fb      	str	r3, [r7, #28]
		  dist_cm
		};
		
		Comm_SendTelem8(v);
 800060e:	463b      	mov	r3, r7
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff fe89 	bl	8000328 <Comm_SendTelem8>
  {
 8000616:	e7bf      	b.n	8000598 <main+0x38>
 8000618:	200000e0 	.word	0x200000e0
 800061c:	48000400 	.word	0x48000400

08000620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b096      	sub	sp, #88	@ 0x58
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800062a:	2228      	movs	r2, #40	@ 0x28
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f006 fa48 	bl	8006ac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000634:	f107 031c 	add.w	r3, r7, #28
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2200      	movs	r2, #0
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	605a      	str	r2, [r3, #4]
 800064c:	609a      	str	r2, [r3, #8]
 800064e:	60da      	str	r2, [r3, #12]
 8000650:	611a      	str	r2, [r3, #16]
 8000652:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000654:	2302      	movs	r3, #2
 8000656:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000658:	2301      	movs	r3, #1
 800065a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800065c:	2310      	movs	r3, #16
 800065e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000660:	2302      	movs	r3, #2
 8000662:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000664:	2300      	movs	r3, #0
 8000666:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000668:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800066c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000672:	4618      	mov	r0, r3
 8000674:	f002 fa4c 	bl	8002b10 <HAL_RCC_OscConfig>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <SystemClock_Config+0x62>
  {
    Error_Handler();
 800067e:	f000 f82c 	bl	80006da <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000682:	230f      	movs	r3, #15
 8000684:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000686:	2302      	movs	r3, #2
 8000688:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800068a:	2380      	movs	r3, #128	@ 0x80
 800068c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800068e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000692:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000698:	f107 031c 	add.w	r3, r7, #28
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f003 fa44 	bl	8003b2c <HAL_RCC_ClockConfig>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006aa:	f000 f816 	bl	80006da <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80006ae:	f241 0321 	movw	r3, #4129	@ 0x1021
 80006b2:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80006b8:	2300      	movs	r3, #0
 80006ba:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80006bc:	2300      	movs	r3, #0
 80006be:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	4618      	mov	r0, r3
 80006c4:	f003 fc44 	bl	8003f50 <HAL_RCCEx_PeriphCLKConfig>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006ce:	f000 f804 	bl	80006da <Error_Handler>
  }
}
 80006d2:	bf00      	nop
 80006d4:	3758      	adds	r7, #88	@ 0x58
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}

080006da <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006da:	b480      	push	{r7}
 80006dc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006de:	b672      	cpsid	i
}
 80006e0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006e2:	bf00      	nop
 80006e4:	e7fd      	b.n	80006e2 <Error_Handler+0x8>
	...

080006e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ee:	4b0f      	ldr	r3, [pc, #60]	@ (800072c <HAL_MspInit+0x44>)
 80006f0:	699b      	ldr	r3, [r3, #24]
 80006f2:	4a0e      	ldr	r2, [pc, #56]	@ (800072c <HAL_MspInit+0x44>)
 80006f4:	f043 0301 	orr.w	r3, r3, #1
 80006f8:	6193      	str	r3, [r2, #24]
 80006fa:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <HAL_MspInit+0x44>)
 80006fc:	699b      	ldr	r3, [r3, #24]
 80006fe:	f003 0301 	and.w	r3, r3, #1
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000706:	4b09      	ldr	r3, [pc, #36]	@ (800072c <HAL_MspInit+0x44>)
 8000708:	69db      	ldr	r3, [r3, #28]
 800070a:	4a08      	ldr	r2, [pc, #32]	@ (800072c <HAL_MspInit+0x44>)
 800070c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000710:	61d3      	str	r3, [r2, #28]
 8000712:	4b06      	ldr	r3, [pc, #24]	@ (800072c <HAL_MspInit+0x44>)
 8000714:	69db      	ldr	r3, [r3, #28]
 8000716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800071a:	603b      	str	r3, [r7, #0]
 800071c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800071e:	bf00      	nop
 8000720:	370c      	adds	r7, #12
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	40021000 	.word	0x40021000

08000730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <NMI_Handler+0x4>

08000738 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <HardFault_Handler+0x4>

08000740 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <MemManage_Handler+0x4>

08000748 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <BusFault_Handler+0x4>

08000750 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <UsageFault_Handler+0x4>

08000758 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr

08000766 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000766:	b480      	push	{r7}
 8000768:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800076a:	bf00      	nop
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr

08000782 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000786:	f001 f82b 	bl	80017e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000794:	4802      	ldr	r0, [pc, #8]	@ (80007a0 <TIM1_CC_IRQHandler+0x10>)
 8000796:	f003 fe63 	bl	8004460 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	200000e0 	.word	0x200000e0

080007a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007a8:	4802      	ldr	r0, [pc, #8]	@ (80007b4 <USART1_IRQHandler+0x10>)
 80007aa:	f005 f885 	bl	80058b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	200001c4 	.word	0x200001c4

080007b8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007bc:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <SystemInit+0x20>)
 80007be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007c2:	4a05      	ldr	r2, [pc, #20]	@ (80007d8 <SystemInit+0x20>)
 80007c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b088      	sub	sp, #32
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007e2:	f107 0314 	add.w	r3, r7, #20
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007fa:	4b23      	ldr	r3, [pc, #140]	@ (8000888 <MX_TIM1_Init+0xac>)
 80007fc:	4a23      	ldr	r2, [pc, #140]	@ (800088c <MX_TIM1_Init+0xb0>)
 80007fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8000800:	4b21      	ldr	r3, [pc, #132]	@ (8000888 <MX_TIM1_Init+0xac>)
 8000802:	2247      	movs	r2, #71	@ 0x47
 8000804:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000806:	4b20      	ldr	r3, [pc, #128]	@ (8000888 <MX_TIM1_Init+0xac>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800080c:	4b1e      	ldr	r3, [pc, #120]	@ (8000888 <MX_TIM1_Init+0xac>)
 800080e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000812:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000814:	4b1c      	ldr	r3, [pc, #112]	@ (8000888 <MX_TIM1_Init+0xac>)
 8000816:	2200      	movs	r2, #0
 8000818:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0xfff-1;
 800081a:	4b1b      	ldr	r3, [pc, #108]	@ (8000888 <MX_TIM1_Init+0xac>)
 800081c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000820:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000822:	4b19      	ldr	r3, [pc, #100]	@ (8000888 <MX_TIM1_Init+0xac>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000828:	4817      	ldr	r0, [pc, #92]	@ (8000888 <MX_TIM1_Init+0xac>)
 800082a:	f003 fdc2 	bl	80043b2 <HAL_TIM_IC_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000834:	f7ff ff51 	bl	80006da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000838:	2300      	movs	r3, #0
 800083a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800083c:	2300      	movs	r3, #0
 800083e:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000840:	2300      	movs	r3, #0
 8000842:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000844:	f107 0314 	add.w	r3, r7, #20
 8000848:	4619      	mov	r1, r3
 800084a:	480f      	ldr	r0, [pc, #60]	@ (8000888 <MX_TIM1_Init+0xac>)
 800084c:	f004 fe8c 	bl	8005568 <HAL_TIMEx_MasterConfigSynchronization>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000856:	f7ff ff40 	bl	80006da <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800085a:	2300      	movs	r3, #0
 800085c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800085e:	2301      	movs	r3, #1
 8000860:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	2200      	movs	r2, #0
 800086e:	4619      	mov	r1, r3
 8000870:	4805      	ldr	r0, [pc, #20]	@ (8000888 <MX_TIM1_Init+0xac>)
 8000872:	f003 fef7 	bl	8004664 <HAL_TIM_IC_ConfigChannel>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800087c:	f7ff ff2d 	bl	80006da <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	3720      	adds	r7, #32
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	200000e0 	.word	0x200000e0
 800088c:	40012c00 	.word	0x40012c00

08000890 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b08e      	sub	sp, #56	@ 0x38
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000896:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	605a      	str	r2, [r3, #4]
 80008a0:	609a      	str	r2, [r3, #8]
 80008a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008a4:	f107 031c 	add.w	r3, r7, #28
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008b0:	463b      	mov	r3, r7
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	605a      	str	r2, [r3, #4]
 80008b8:	609a      	str	r2, [r3, #8]
 80008ba:	60da      	str	r2, [r3, #12]
 80008bc:	611a      	str	r2, [r3, #16]
 80008be:	615a      	str	r2, [r3, #20]
 80008c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008c2:	4b2d      	ldr	r3, [pc, #180]	@ (8000978 <MX_TIM2_Init+0xe8>)
 80008c4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008c8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008ca:	4b2b      	ldr	r3, [pc, #172]	@ (8000978 <MX_TIM2_Init+0xe8>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d0:	4b29      	ldr	r3, [pc, #164]	@ (8000978 <MX_TIM2_Init+0xe8>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008d6:	4b28      	ldr	r3, [pc, #160]	@ (8000978 <MX_TIM2_Init+0xe8>)
 80008d8:	f04f 32ff 	mov.w	r2, #4294967295
 80008dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008de:	4b26      	ldr	r3, [pc, #152]	@ (8000978 <MX_TIM2_Init+0xe8>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008e4:	4b24      	ldr	r3, [pc, #144]	@ (8000978 <MX_TIM2_Init+0xe8>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008ea:	4823      	ldr	r0, [pc, #140]	@ (8000978 <MX_TIM2_Init+0xe8>)
 80008ec:	f003 fc54 	bl	8004198 <HAL_TIM_Base_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80008f6:	f7ff fef0 	bl	80006da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000900:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000904:	4619      	mov	r1, r3
 8000906:	481c      	ldr	r0, [pc, #112]	@ (8000978 <MX_TIM2_Init+0xe8>)
 8000908:	f004 f85c 	bl	80049c4 <HAL_TIM_ConfigClockSource>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000912:	f7ff fee2 	bl	80006da <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000916:	4818      	ldr	r0, [pc, #96]	@ (8000978 <MX_TIM2_Init+0xe8>)
 8000918:	f003 fcea 	bl	80042f0 <HAL_TIM_PWM_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000922:	f7ff feda 	bl	80006da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000926:	2300      	movs	r3, #0
 8000928:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800092e:	f107 031c 	add.w	r3, r7, #28
 8000932:	4619      	mov	r1, r3
 8000934:	4810      	ldr	r0, [pc, #64]	@ (8000978 <MX_TIM2_Init+0xe8>)
 8000936:	f004 fe17 	bl	8005568 <HAL_TIMEx_MasterConfigSynchronization>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000940:	f7ff fecb 	bl	80006da <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000944:	2360      	movs	r3, #96	@ 0x60
 8000946:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800094c:	2300      	movs	r3, #0
 800094e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000950:	2300      	movs	r3, #0
 8000952:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000954:	463b      	mov	r3, r7
 8000956:	2200      	movs	r2, #0
 8000958:	4619      	mov	r1, r3
 800095a:	4807      	ldr	r0, [pc, #28]	@ (8000978 <MX_TIM2_Init+0xe8>)
 800095c:	f003 ff1e 	bl	800479c <HAL_TIM_PWM_ConfigChannel>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000966:	f7ff feb8 	bl	80006da <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800096a:	4803      	ldr	r0, [pc, #12]	@ (8000978 <MX_TIM2_Init+0xe8>)
 800096c:	f000 f8fc 	bl	8000b68 <HAL_TIM_MspPostInit>

}
 8000970:	bf00      	nop
 8000972:	3738      	adds	r7, #56	@ 0x38
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	2000012c 	.word	0x2000012c

0800097c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08e      	sub	sp, #56	@ 0x38
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000982:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	605a      	str	r2, [r3, #4]
 800099a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800099c:	463b      	mov	r3, r7
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]
 80009a8:	611a      	str	r2, [r3, #16]
 80009aa:	615a      	str	r2, [r3, #20]
 80009ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009ae:	4b2d      	ldr	r3, [pc, #180]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 80009b0:	4a2d      	ldr	r2, [pc, #180]	@ (8000a68 <MX_TIM3_Init+0xec>)
 80009b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80009b4:	4b2b      	ldr	r3, [pc, #172]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ba:	4b2a      	ldr	r3, [pc, #168]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80009c0:	4b28      	ldr	r3, [pc, #160]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 80009c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009c8:	4b26      	ldr	r3, [pc, #152]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ce:	4b25      	ldr	r3, [pc, #148]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009d4:	4823      	ldr	r0, [pc, #140]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 80009d6:	f003 fbdf 	bl	8004198 <HAL_TIM_Base_Init>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80009e0:	f7ff fe7b 	bl	80006da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009ee:	4619      	mov	r1, r3
 80009f0:	481c      	ldr	r0, [pc, #112]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 80009f2:	f003 ffe7 	bl	80049c4 <HAL_TIM_ConfigClockSource>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80009fc:	f7ff fe6d 	bl	80006da <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a00:	4818      	ldr	r0, [pc, #96]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 8000a02:	f003 fc75 	bl	80042f0 <HAL_TIM_PWM_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000a0c:	f7ff fe65 	bl	80006da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a10:	2300      	movs	r3, #0
 8000a12:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a18:	f107 031c 	add.w	r3, r7, #28
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4811      	ldr	r0, [pc, #68]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 8000a20:	f004 fda2 	bl	8005568 <HAL_TIMEx_MasterConfigSynchronization>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000a2a:	f7ff fe56 	bl	80006da <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a2e:	2360      	movs	r3, #96	@ 0x60
 8000a30:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a36:	2300      	movs	r3, #0
 8000a38:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a3e:	463b      	mov	r3, r7
 8000a40:	2204      	movs	r2, #4
 8000a42:	4619      	mov	r1, r3
 8000a44:	4807      	ldr	r0, [pc, #28]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 8000a46:	f003 fea9 	bl	800479c <HAL_TIM_PWM_ConfigChannel>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000a50:	f7ff fe43 	bl	80006da <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a54:	4803      	ldr	r0, [pc, #12]	@ (8000a64 <MX_TIM3_Init+0xe8>)
 8000a56:	f000 f887 	bl	8000b68 <HAL_TIM_MspPostInit>

}
 8000a5a:	bf00      	nop
 8000a5c:	3738      	adds	r7, #56	@ 0x38
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	20000178 	.word	0x20000178
 8000a68:	40000400 	.word	0x40000400

08000a6c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08a      	sub	sp, #40	@ 0x28
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a74:	f107 0314 	add.w	r3, r7, #20
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a1c      	ldr	r2, [pc, #112]	@ (8000afc <HAL_TIM_IC_MspInit+0x90>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d131      	bne.n	8000af2 <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b00 <HAL_TIM_IC_MspInit+0x94>)
 8000a90:	699b      	ldr	r3, [r3, #24]
 8000a92:	4a1b      	ldr	r2, [pc, #108]	@ (8000b00 <HAL_TIM_IC_MspInit+0x94>)
 8000a94:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a98:	6193      	str	r3, [r2, #24]
 8000a9a:	4b19      	ldr	r3, [pc, #100]	@ (8000b00 <HAL_TIM_IC_MspInit+0x94>)
 8000a9c:	699b      	ldr	r3, [r3, #24]
 8000a9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000aa2:	613b      	str	r3, [r7, #16]
 8000aa4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa6:	4b16      	ldr	r3, [pc, #88]	@ (8000b00 <HAL_TIM_IC_MspInit+0x94>)
 8000aa8:	695b      	ldr	r3, [r3, #20]
 8000aaa:	4a15      	ldr	r2, [pc, #84]	@ (8000b00 <HAL_TIM_IC_MspInit+0x94>)
 8000aac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ab0:	6153      	str	r3, [r2, #20]
 8000ab2:	4b13      	ldr	r3, [pc, #76]	@ (8000b00 <HAL_TIM_IC_MspInit+0x94>)
 8000ab4:	695b      	ldr	r3, [r3, #20]
 8000ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000abe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000ad0:	2306      	movs	r3, #6
 8000ad2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad4:	f107 0314 	add.w	r3, r7, #20
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ade:	f001 f851 	bl	8001b84 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	201b      	movs	r0, #27
 8000ae8:	f000 ff99 	bl	8001a1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000aec:	201b      	movs	r0, #27
 8000aee:	f000 ffb2 	bl	8001a56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000af2:	bf00      	nop
 8000af4:	3728      	adds	r7, #40	@ 0x28
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40012c00 	.word	0x40012c00
 8000b00:	40021000 	.word	0x40021000

08000b04 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b085      	sub	sp, #20
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b14:	d10c      	bne.n	8000b30 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b16:	4b12      	ldr	r3, [pc, #72]	@ (8000b60 <HAL_TIM_Base_MspInit+0x5c>)
 8000b18:	69db      	ldr	r3, [r3, #28]
 8000b1a:	4a11      	ldr	r2, [pc, #68]	@ (8000b60 <HAL_TIM_Base_MspInit+0x5c>)
 8000b1c:	f043 0301 	orr.w	r3, r3, #1
 8000b20:	61d3      	str	r3, [r2, #28]
 8000b22:	4b0f      	ldr	r3, [pc, #60]	@ (8000b60 <HAL_TIM_Base_MspInit+0x5c>)
 8000b24:	69db      	ldr	r3, [r3, #28]
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000b2e:	e010      	b.n	8000b52 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a0b      	ldr	r2, [pc, #44]	@ (8000b64 <HAL_TIM_Base_MspInit+0x60>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d10b      	bne.n	8000b52 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b3a:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <HAL_TIM_Base_MspInit+0x5c>)
 8000b3c:	69db      	ldr	r3, [r3, #28]
 8000b3e:	4a08      	ldr	r2, [pc, #32]	@ (8000b60 <HAL_TIM_Base_MspInit+0x5c>)
 8000b40:	f043 0302 	orr.w	r3, r3, #2
 8000b44:	61d3      	str	r3, [r2, #28]
 8000b46:	4b06      	ldr	r3, [pc, #24]	@ (8000b60 <HAL_TIM_Base_MspInit+0x5c>)
 8000b48:	69db      	ldr	r3, [r3, #28]
 8000b4a:	f003 0302 	and.w	r3, r3, #2
 8000b4e:	60bb      	str	r3, [r7, #8]
 8000b50:	68bb      	ldr	r3, [r7, #8]
}
 8000b52:	bf00      	nop
 8000b54:	3714      	adds	r7, #20
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	40021000 	.word	0x40021000
 8000b64:	40000400 	.word	0x40000400

08000b68 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	@ 0x28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b88:	d11d      	bne.n	8000bc6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b22      	ldr	r3, [pc, #136]	@ (8000c14 <HAL_TIM_MspPostInit+0xac>)
 8000b8c:	695b      	ldr	r3, [r3, #20]
 8000b8e:	4a21      	ldr	r2, [pc, #132]	@ (8000c14 <HAL_TIM_MspPostInit+0xac>)
 8000b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b94:	6153      	str	r3, [r2, #20]
 8000b96:	4b1f      	ldr	r3, [pc, #124]	@ (8000c14 <HAL_TIM_MspPostInit+0xac>)
 8000b98:	695b      	ldr	r3, [r3, #20]
 8000b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = L_PWM_Pin;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 8000bb6:	f107 0314 	add.w	r3, r7, #20
 8000bba:	4619      	mov	r1, r3
 8000bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc0:	f000 ffe0 	bl	8001b84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000bc4:	e021      	b.n	8000c0a <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a13      	ldr	r2, [pc, #76]	@ (8000c18 <HAL_TIM_MspPostInit+0xb0>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d11c      	bne.n	8000c0a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd0:	4b10      	ldr	r3, [pc, #64]	@ (8000c14 <HAL_TIM_MspPostInit+0xac>)
 8000bd2:	695b      	ldr	r3, [r3, #20]
 8000bd4:	4a0f      	ldr	r2, [pc, #60]	@ (8000c14 <HAL_TIM_MspPostInit+0xac>)
 8000bd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bda:	6153      	str	r3, [r2, #20]
 8000bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8000c14 <HAL_TIM_MspPostInit+0xac>)
 8000bde:	695b      	ldr	r3, [r3, #20]
 8000be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8000be8:	2380      	movs	r3, #128	@ 0x80
 8000bea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bec:	2302      	movs	r3, #2
 8000bee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8000bfc:	f107 0314 	add.w	r3, r7, #20
 8000c00:	4619      	mov	r1, r3
 8000c02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c06:	f000 ffbd 	bl	8001b84 <HAL_GPIO_Init>
}
 8000c0a:	bf00      	nop
 8000c0c:	3728      	adds	r7, #40	@ 0x28
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40000400 	.word	0x40000400

08000c1c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c20:	4b14      	ldr	r3, [pc, #80]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c22:	4a15      	ldr	r2, [pc, #84]	@ (8000c78 <MX_USART1_UART_Init+0x5c>)
 8000c24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c26:	4b13      	ldr	r3, [pc, #76]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c2e:	4b11      	ldr	r3, [pc, #68]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c34:	4b0f      	ldr	r3, [pc, #60]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c40:	4b0c      	ldr	r3, [pc, #48]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c42:	220c      	movs	r2, #12
 8000c44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c46:	4b0b      	ldr	r3, [pc, #44]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c4c:	4b09      	ldr	r3, [pc, #36]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c52:	4b08      	ldr	r3, [pc, #32]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c58:	4b06      	ldr	r3, [pc, #24]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c5e:	4805      	ldr	r0, [pc, #20]	@ (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c60:	f004 fd0e 	bl	8005680 <HAL_UART_Init>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c6a:	f7ff fd36 	bl	80006da <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	200001c4 	.word	0x200001c4
 8000c78:	40013800 	.word	0x40013800

08000c7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b08a      	sub	sp, #40	@ 0x28
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c84:	f107 0314 	add.w	r3, r7, #20
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a1c      	ldr	r2, [pc, #112]	@ (8000d0c <HAL_UART_MspInit+0x90>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d131      	bne.n	8000d02 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d10 <HAL_UART_MspInit+0x94>)
 8000ca0:	699b      	ldr	r3, [r3, #24]
 8000ca2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d10 <HAL_UART_MspInit+0x94>)
 8000ca4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ca8:	6193      	str	r3, [r2, #24]
 8000caa:	4b19      	ldr	r3, [pc, #100]	@ (8000d10 <HAL_UART_MspInit+0x94>)
 8000cac:	699b      	ldr	r3, [r3, #24]
 8000cae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cb2:	613b      	str	r3, [r7, #16]
 8000cb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb6:	4b16      	ldr	r3, [pc, #88]	@ (8000d10 <HAL_UART_MspInit+0x94>)
 8000cb8:	695b      	ldr	r3, [r3, #20]
 8000cba:	4a15      	ldr	r2, [pc, #84]	@ (8000d10 <HAL_UART_MspInit+0x94>)
 8000cbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cc0:	6153      	str	r3, [r2, #20]
 8000cc2:	4b13      	ldr	r3, [pc, #76]	@ (8000d10 <HAL_UART_MspInit+0x94>)
 8000cc4:	695b      	ldr	r3, [r3, #20]
 8000cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cca:	60fb      	str	r3, [r7, #12]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000cce:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ce0:	2307      	movs	r3, #7
 8000ce2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce4:	f107 0314 	add.w	r3, r7, #20
 8000ce8:	4619      	mov	r1, r3
 8000cea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cee:	f000 ff49 	bl	8001b84 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	2025      	movs	r0, #37	@ 0x25
 8000cf8:	f000 fe91 	bl	8001a1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cfc:	2025      	movs	r0, #37	@ 0x25
 8000cfe:	f000 feaa 	bl	8001a56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000d02:	bf00      	nop
 8000d04:	3728      	adds	r7, #40	@ 0x28
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40013800 	.word	0x40013800
 8000d10:	40021000 	.word	0x40021000

08000d14 <imu_read_u8>:
/* Selected full-scale ranges (must match init config below) */
static float s_gyro_lsb_per_dps  = 16.4f;    // for ±2000 dps
static float s_accel_lsb_per_g   = 8192.0f;  // for ±4 g

static HAL_StatusTypeDef imu_read_u8(uint8_t reg, uint8_t *val)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af04      	add	r7, sp, #16
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	6039      	str	r1, [r7, #0]
 8000d1e:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c1,
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	b29a      	uxth	r2, r3
 8000d24:	2332      	movs	r3, #50	@ 0x32
 8000d26:	9302      	str	r3, [sp, #8]
 8000d28:	2301      	movs	r3, #1
 8000d2a:	9301      	str	r3, [sp, #4]
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	9300      	str	r3, [sp, #0]
 8000d30:	2301      	movs	r3, #1
 8000d32:	21d0      	movs	r1, #208	@ 0xd0
 8000d34:	4803      	ldr	r0, [pc, #12]	@ (8000d44 <imu_read_u8+0x30>)
 8000d36:	f001 fa77 	bl	8002228 <HAL_I2C_Mem_Read>
 8000d3a:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          val,
                          1,
                          I2C_TIMEOUT_MS);
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	2000008c 	.word	0x2000008c

08000d48 <imu_write_u8>:

static HAL_StatusTypeDef imu_write_u8(uint8_t reg, uint8_t val)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af04      	add	r7, sp, #16
 8000d4e:	4603      	mov	r3, r0
 8000d50:	460a      	mov	r2, r1
 8000d52:	71fb      	strb	r3, [r7, #7]
 8000d54:	4613      	mov	r3, r2
 8000d56:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c1,
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	b29a      	uxth	r2, r3
 8000d5c:	2332      	movs	r3, #50	@ 0x32
 8000d5e:	9302      	str	r3, [sp, #8]
 8000d60:	2301      	movs	r3, #1
 8000d62:	9301      	str	r3, [sp, #4]
 8000d64:	1dbb      	adds	r3, r7, #6
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	2301      	movs	r3, #1
 8000d6a:	21d0      	movs	r1, #208	@ 0xd0
 8000d6c:	4803      	ldr	r0, [pc, #12]	@ (8000d7c <imu_write_u8+0x34>)
 8000d6e:	f001 f947 	bl	8002000 <HAL_I2C_Mem_Write>
 8000d72:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &val,
                           1,
                           I2C_TIMEOUT_MS);
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	2000008c 	.word	0x2000008c

08000d80 <imu_read_bytes>:

static HAL_StatusTypeDef imu_read_bytes(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af04      	add	r7, sp, #16
 8000d86:	4603      	mov	r3, r0
 8000d88:	6039      	str	r1, [r7, #0]
 8000d8a:	71fb      	strb	r3, [r7, #7]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c1,
 8000d90:	79fb      	ldrb	r3, [r7, #7]
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	2332      	movs	r3, #50	@ 0x32
 8000d96:	9302      	str	r3, [sp, #8]
 8000d98:	88bb      	ldrh	r3, [r7, #4]
 8000d9a:	9301      	str	r3, [sp, #4]
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	9300      	str	r3, [sp, #0]
 8000da0:	2301      	movs	r3, #1
 8000da2:	21d0      	movs	r1, #208	@ 0xd0
 8000da4:	4803      	ldr	r0, [pc, #12]	@ (8000db4 <imu_read_bytes+0x34>)
 8000da6:	f001 fa3f 	bl	8002228 <HAL_I2C_Mem_Read>
 8000daa:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          buf,
                          len,
                          I2C_TIMEOUT_MS);
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3708      	adds	r7, #8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	2000008c 	.word	0x2000008c

08000db8 <whoami_ok>:

static bool whoami_ok(uint8_t w)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
  // MPU6500 typicky 0x70, niektoré moduly/varianty môžu vrátiť aj 0x71/0x68
  return (w == 0x70u) || (w == 0x71u) || (w == 0x68u);
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	2b70      	cmp	r3, #112	@ 0x70
 8000dc6:	d005      	beq.n	8000dd4 <whoami_ok+0x1c>
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	2b71      	cmp	r3, #113	@ 0x71
 8000dcc:	d002      	beq.n	8000dd4 <whoami_ok+0x1c>
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	2b68      	cmp	r3, #104	@ 0x68
 8000dd2:	d101      	bne.n	8000dd8 <whoami_ok+0x20>
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	e000      	b.n	8000dda <whoami_ok+0x22>
 8000dd8:	2300      	movs	r3, #0
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	b2db      	uxtb	r3, r3
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <imu_read_raw_burst>:

/* Read burst raw (internal helper used for calibration too) */
static HAL_StatusTypeDef imu_read_raw_burst(int16_t* ax, int16_t* ay, int16_t* az,
                                           int16_t* gx, int16_t* gy, int16_t* gz,
                                           int16_t* temp)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	60b9      	str	r1, [r7, #8]
 8000df6:	607a      	str	r2, [r7, #4]
 8000df8:	603b      	str	r3, [r7, #0]
  uint8_t b[14];
  HAL_StatusTypeDef st = imu_read_bytes(REG_ACCEL_XOUT_H, b, sizeof(b));
 8000dfa:	f107 0310 	add.w	r3, r7, #16
 8000dfe:	220e      	movs	r2, #14
 8000e00:	4619      	mov	r1, r3
 8000e02:	203b      	movs	r0, #59	@ 0x3b
 8000e04:	f7ff ffbc 	bl	8000d80 <imu_read_bytes>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	77fb      	strb	r3, [r7, #31]
  if (st != HAL_OK) return st;
 8000e0c:	7ffb      	ldrb	r3, [r7, #31]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <imu_read_raw_burst+0x2a>
 8000e12:	7ffb      	ldrb	r3, [r7, #31]
 8000e14:	e046      	b.n	8000ea4 <imu_read_raw_burst+0xb8>

  *ax = (int16_t)((b[0] << 8) | b[1]);
 8000e16:	7c3b      	ldrb	r3, [r7, #16]
 8000e18:	b21b      	sxth	r3, r3
 8000e1a:	021b      	lsls	r3, r3, #8
 8000e1c:	b21a      	sxth	r2, r3
 8000e1e:	7c7b      	ldrb	r3, [r7, #17]
 8000e20:	b21b      	sxth	r3, r3
 8000e22:	4313      	orrs	r3, r2
 8000e24:	b21a      	sxth	r2, r3
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	801a      	strh	r2, [r3, #0]
  *ay = (int16_t)((b[2] << 8) | b[3]);
 8000e2a:	7cbb      	ldrb	r3, [r7, #18]
 8000e2c:	b21b      	sxth	r3, r3
 8000e2e:	021b      	lsls	r3, r3, #8
 8000e30:	b21a      	sxth	r2, r3
 8000e32:	7cfb      	ldrb	r3, [r7, #19]
 8000e34:	b21b      	sxth	r3, r3
 8000e36:	4313      	orrs	r3, r2
 8000e38:	b21a      	sxth	r2, r3
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	801a      	strh	r2, [r3, #0]
  *az = (int16_t)((b[4] << 8) | b[5]);
 8000e3e:	7d3b      	ldrb	r3, [r7, #20]
 8000e40:	b21b      	sxth	r3, r3
 8000e42:	021b      	lsls	r3, r3, #8
 8000e44:	b21a      	sxth	r2, r3
 8000e46:	7d7b      	ldrb	r3, [r7, #21]
 8000e48:	b21b      	sxth	r3, r3
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	b21a      	sxth	r2, r3
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	801a      	strh	r2, [r3, #0]

  *temp = (int16_t)((b[6] << 8) | b[7]); // TEMP_OUT
 8000e52:	7dbb      	ldrb	r3, [r7, #22]
 8000e54:	b21b      	sxth	r3, r3
 8000e56:	021b      	lsls	r3, r3, #8
 8000e58:	b21a      	sxth	r2, r3
 8000e5a:	7dfb      	ldrb	r3, [r7, #23]
 8000e5c:	b21b      	sxth	r3, r3
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	b21a      	sxth	r2, r3
 8000e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e64:	801a      	strh	r2, [r3, #0]

  *gx = (int16_t)((b[8]  << 8) | b[9]);
 8000e66:	7e3b      	ldrb	r3, [r7, #24]
 8000e68:	b21b      	sxth	r3, r3
 8000e6a:	021b      	lsls	r3, r3, #8
 8000e6c:	b21a      	sxth	r2, r3
 8000e6e:	7e7b      	ldrb	r3, [r7, #25]
 8000e70:	b21b      	sxth	r3, r3
 8000e72:	4313      	orrs	r3, r2
 8000e74:	b21a      	sxth	r2, r3
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	801a      	strh	r2, [r3, #0]
  *gy = (int16_t)((b[10] << 8) | b[11]);
 8000e7a:	7ebb      	ldrb	r3, [r7, #26]
 8000e7c:	b21b      	sxth	r3, r3
 8000e7e:	021b      	lsls	r3, r3, #8
 8000e80:	b21a      	sxth	r2, r3
 8000e82:	7efb      	ldrb	r3, [r7, #27]
 8000e84:	b21b      	sxth	r3, r3
 8000e86:	4313      	orrs	r3, r2
 8000e88:	b21a      	sxth	r2, r3
 8000e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e8c:	801a      	strh	r2, [r3, #0]
  *gz = (int16_t)((b[12] << 8) | b[13]);
 8000e8e:	7f3b      	ldrb	r3, [r7, #28]
 8000e90:	b21b      	sxth	r3, r3
 8000e92:	021b      	lsls	r3, r3, #8
 8000e94:	b21a      	sxth	r2, r3
 8000e96:	7f7b      	ldrb	r3, [r7, #29]
 8000e98:	b21b      	sxth	r3, r3
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	b21a      	sxth	r2, r3
 8000e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ea0:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3720      	adds	r7, #32
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <IMU_Init>:

void IMU_Init(void)
{
 8000eac:	b590      	push	{r4, r7, lr}
 8000eae:	b097      	sub	sp, #92	@ 0x5c
 8000eb0:	af04      	add	r7, sp, #16
  s_inited = false;
 8000eb2:	4bb7      	ldr	r3, [pc, #732]	@ (8001190 <IMU_Init+0x2e4>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	701a      	strb	r2, [r3, #0]

  // Wake up (clear SLEEP)
  (void)imu_write_u8(REG_PWR_MGMT_1, 0x00u);
 8000eb8:	2100      	movs	r1, #0
 8000eba:	206b      	movs	r0, #107	@ 0x6b
 8000ebc:	f7ff ff44 	bl	8000d48 <imu_write_u8>
  HAL_Delay(10);
 8000ec0:	200a      	movs	r0, #10
 8000ec2:	f000 fcad 	bl	8001820 <HAL_Delay>

  // Verify WHO_AM_I
  uint8_t w = 0;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return;
 8000ecc:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	2075      	movs	r0, #117	@ 0x75
 8000ed4:	f7ff ff1e 	bl	8000d14 <imu_read_u8>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	f040 8151 	bne.w	8001182 <IMU_Init+0x2d6>
  if (!whoami_ok(w)) return;
 8000ee0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff67 	bl	8000db8 <whoami_ok>
 8000eea:	4603      	mov	r3, r0
 8000eec:	f083 0301 	eor.w	r3, r3, #1
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	f040 8147 	bne.w	8001186 <IMU_Init+0x2da>

  // ===== Configure sensor =====
  (void)imu_write_u8(REG_CONFIG, 0x03u);     // gyro DLPF ~44Hz
 8000ef8:	2103      	movs	r1, #3
 8000efa:	201a      	movs	r0, #26
 8000efc:	f7ff ff24 	bl	8000d48 <imu_write_u8>
  (void)imu_write_u8(REG_SMPLRT_DIV, 4u);    // ~200Hz when DLPF enabled
 8000f00:	2104      	movs	r1, #4
 8000f02:	2019      	movs	r0, #25
 8000f04:	f7ff ff20 	bl	8000d48 <imu_write_u8>

  (void)imu_write_u8(REG_GYRO_CONFIG, (uint8_t)(3u << 3));  // ±2000 dps
 8000f08:	2118      	movs	r1, #24
 8000f0a:	201b      	movs	r0, #27
 8000f0c:	f7ff ff1c 	bl	8000d48 <imu_write_u8>
  s_gyro_lsb_per_dps = 16.4f;
 8000f10:	4ba0      	ldr	r3, [pc, #640]	@ (8001194 <IMU_Init+0x2e8>)
 8000f12:	4aa1      	ldr	r2, [pc, #644]	@ (8001198 <IMU_Init+0x2ec>)
 8000f14:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG, (uint8_t)(1u << 3)); // ±4g
 8000f16:	2108      	movs	r1, #8
 8000f18:	201c      	movs	r0, #28
 8000f1a:	f7ff ff15 	bl	8000d48 <imu_write_u8>
  s_accel_lsb_per_g = 8192.0f;
 8000f1e:	4b9f      	ldr	r3, [pc, #636]	@ (800119c <IMU_Init+0x2f0>)
 8000f20:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 8000f24:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG2, 0x03u); // accel DLPF ~44Hz
 8000f26:	2103      	movs	r1, #3
 8000f28:	201d      	movs	r0, #29
 8000f2a:	f7ff ff0d 	bl	8000d48 <imu_write_u8>

  // ===== Gyro bias calibration (keep the board still!) =====
  s_gx_bias = 0.0f;
 8000f2e:	4b9c      	ldr	r3, [pc, #624]	@ (80011a0 <IMU_Init+0x2f4>)
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
  s_gy_bias = 0.0f;
 8000f36:	4b9b      	ldr	r3, [pc, #620]	@ (80011a4 <IMU_Init+0x2f8>)
 8000f38:	f04f 0200 	mov.w	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
  s_gz_bias = 0.0f;
 8000f3e:	4b9a      	ldr	r3, [pc, #616]	@ (80011a8 <IMU_Init+0x2fc>)
 8000f40:	f04f 0200 	mov.w	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]

  const int N = 200;                 // ~200 samples
 8000f46:	23c8      	movs	r3, #200	@ 0xc8
 8000f48:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint32_t sample_delay_ms = 5; // ~1s total
 8000f4a:	2305      	movs	r3, #5
 8000f4c:	637b      	str	r3, [r7, #52]	@ 0x34
  int good = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	647b      	str	r3, [r7, #68]	@ 0x44

  for (int i = 0; i < N; i++) {
 8000f52:	2300      	movs	r3, #0
 8000f54:	643b      	str	r3, [r7, #64]	@ 0x40
 8000f56:	e058      	b.n	800100a <IMU_Init+0x15e>
    int16_t ax, ay, az, gx, gy, gz, temp;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp) == HAL_OK) {
 8000f58:	f107 041a 	add.w	r4, r7, #26
 8000f5c:	f107 021c 	add.w	r2, r7, #28
 8000f60:	f107 011e 	add.w	r1, r7, #30
 8000f64:	f107 0020 	add.w	r0, r7, #32
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	9302      	str	r3, [sp, #8]
 8000f6e:	f107 0316 	add.w	r3, r7, #22
 8000f72:	9301      	str	r3, [sp, #4]
 8000f74:	f107 0318 	add.w	r3, r7, #24
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	4623      	mov	r3, r4
 8000f7c:	f7ff ff36 	bl	8000dec <imu_read_raw_burst>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d13b      	bne.n	8000ffe <IMU_Init+0x152>
      s_gx_bias += (float)gx / s_gyro_lsb_per_dps;
 8000f86:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000f8a:	ee07 3a90 	vmov	s15, r3
 8000f8e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f92:	4b80      	ldr	r3, [pc, #512]	@ (8001194 <IMU_Init+0x2e8>)
 8000f94:	edd3 7a00 	vldr	s15, [r3]
 8000f98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f9c:	4b80      	ldr	r3, [pc, #512]	@ (80011a0 <IMU_Init+0x2f4>)
 8000f9e:	edd3 7a00 	vldr	s15, [r3]
 8000fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fa6:	4b7e      	ldr	r3, [pc, #504]	@ (80011a0 <IMU_Init+0x2f4>)
 8000fa8:	edc3 7a00 	vstr	s15, [r3]
      s_gy_bias += (float)gy / s_gyro_lsb_per_dps;
 8000fac:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fb0:	ee07 3a90 	vmov	s15, r3
 8000fb4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fb8:	4b76      	ldr	r3, [pc, #472]	@ (8001194 <IMU_Init+0x2e8>)
 8000fba:	edd3 7a00 	vldr	s15, [r3]
 8000fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000fc2:	4b78      	ldr	r3, [pc, #480]	@ (80011a4 <IMU_Init+0x2f8>)
 8000fc4:	edd3 7a00 	vldr	s15, [r3]
 8000fc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fcc:	4b75      	ldr	r3, [pc, #468]	@ (80011a4 <IMU_Init+0x2f8>)
 8000fce:	edc3 7a00 	vstr	s15, [r3]
      s_gz_bias += (float)gz / s_gyro_lsb_per_dps;
 8000fd2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fd6:	ee07 3a90 	vmov	s15, r3
 8000fda:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fde:	4b6d      	ldr	r3, [pc, #436]	@ (8001194 <IMU_Init+0x2e8>)
 8000fe0:	edd3 7a00 	vldr	s15, [r3]
 8000fe4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000fe8:	4b6f      	ldr	r3, [pc, #444]	@ (80011a8 <IMU_Init+0x2fc>)
 8000fea:	edd3 7a00 	vldr	s15, [r3]
 8000fee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ff2:	4b6d      	ldr	r3, [pc, #436]	@ (80011a8 <IMU_Init+0x2fc>)
 8000ff4:	edc3 7a00 	vstr	s15, [r3]
      good++;
 8000ff8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	647b      	str	r3, [r7, #68]	@ 0x44
    }
    HAL_Delay(sample_delay_ms);
 8000ffe:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001000:	f000 fc0e 	bl	8001820 <HAL_Delay>
  for (int i = 0; i < N; i++) {
 8001004:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001006:	3301      	adds	r3, #1
 8001008:	643b      	str	r3, [r7, #64]	@ 0x40
 800100a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800100c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800100e:	429a      	cmp	r2, r3
 8001010:	dba2      	blt.n	8000f58 <IMU_Init+0xac>
  }

  if (good > 0) {
 8001012:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001014:	2b00      	cmp	r3, #0
 8001016:	dd26      	ble.n	8001066 <IMU_Init+0x1ba>
    s_gx_bias /= (float)good;
 8001018:	4b61      	ldr	r3, [pc, #388]	@ (80011a0 <IMU_Init+0x2f4>)
 800101a:	edd3 6a00 	vldr	s13, [r3]
 800101e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001020:	ee07 3a90 	vmov	s15, r3
 8001024:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001028:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800102c:	4b5c      	ldr	r3, [pc, #368]	@ (80011a0 <IMU_Init+0x2f4>)
 800102e:	edc3 7a00 	vstr	s15, [r3]
    s_gy_bias /= (float)good;
 8001032:	4b5c      	ldr	r3, [pc, #368]	@ (80011a4 <IMU_Init+0x2f8>)
 8001034:	edd3 6a00 	vldr	s13, [r3]
 8001038:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800103a:	ee07 3a90 	vmov	s15, r3
 800103e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001042:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001046:	4b57      	ldr	r3, [pc, #348]	@ (80011a4 <IMU_Init+0x2f8>)
 8001048:	edc3 7a00 	vstr	s15, [r3]
    s_gz_bias /= (float)good;
 800104c:	4b56      	ldr	r3, [pc, #344]	@ (80011a8 <IMU_Init+0x2fc>)
 800104e:	edd3 6a00 	vldr	s13, [r3]
 8001052:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001054:	ee07 3a90 	vmov	s15, r3
 8001058:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800105c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001060:	4b51      	ldr	r3, [pc, #324]	@ (80011a8 <IMU_Init+0x2fc>)
 8001062:	edc3 7a00 	vstr	s15, [r3]
  }

  // ===== Initialize roll/pitch using accelerometer angle (no jump at start) =====
  {
    int16_t ax, ay, az, gx, gy, gz, temp;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp) == HAL_OK) {
 8001066:	f107 040c 	add.w	r4, r7, #12
 800106a:	f107 020e 	add.w	r2, r7, #14
 800106e:	f107 0110 	add.w	r1, r7, #16
 8001072:	f107 0012 	add.w	r0, r7, #18
 8001076:	1dbb      	adds	r3, r7, #6
 8001078:	9302      	str	r3, [sp, #8]
 800107a:	f107 0308 	add.w	r3, r7, #8
 800107e:	9301      	str	r3, [sp, #4]
 8001080:	f107 030a 	add.w	r3, r7, #10
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	4623      	mov	r3, r4
 8001088:	f7ff feb0 	bl	8000dec <imu_read_raw_burst>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d166      	bne.n	8001160 <IMU_Init+0x2b4>
      float ax_g = (float)ax / s_accel_lsb_per_g;
 8001092:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001096:	ee07 3a90 	vmov	s15, r3
 800109a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800109e:	4b3f      	ldr	r3, [pc, #252]	@ (800119c <IMU_Init+0x2f0>)
 80010a0:	ed93 7a00 	vldr	s14, [r3]
 80010a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010a8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
      float ay_g = (float)ay / s_accel_lsb_per_g;
 80010ac:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010b8:	4b38      	ldr	r3, [pc, #224]	@ (800119c <IMU_Init+0x2f0>)
 80010ba:	ed93 7a00 	vldr	s14, [r3]
 80010be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010c2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
      float az_g = (float)az / s_accel_lsb_per_g;
 80010c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010ca:	ee07 3a90 	vmov	s15, r3
 80010ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010d2:	4b32      	ldr	r3, [pc, #200]	@ (800119c <IMU_Init+0x2f0>)
 80010d4:	ed93 7a00 	vldr	s14, [r3]
 80010d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010dc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

      const float RAD2DEG = 57.2957795f;
 80010e0:	4b32      	ldr	r3, [pc, #200]	@ (80011ac <IMU_Init+0x300>)
 80010e2:	627b      	str	r3, [r7, #36]	@ 0x24
      s_roll_deg  = atan2f(ay_g, az_g) * RAD2DEG;
 80010e4:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 80010e8:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80010ec:	f005 fd2a 	bl	8006b44 <atan2f>
 80010f0:	eeb0 7a40 	vmov.f32	s14, s0
 80010f4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80010f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010fc:	4b2c      	ldr	r3, [pc, #176]	@ (80011b0 <IMU_Init+0x304>)
 80010fe:	edc3 7a00 	vstr	s15, [r3]

      float denom = sqrtf(ay_g*ay_g + az_g*az_g);
 8001102:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001106:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800110a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800110e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001112:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001116:	eeb0 0a67 	vmov.f32	s0, s15
 800111a:	f005 fd15 	bl	8006b48 <sqrtf>
 800111e:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
      if (denom < 1e-6f) denom = 1e-6f;
 8001122:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001126:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80011b4 <IMU_Init+0x308>
 800112a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800112e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001132:	d501      	bpl.n	8001138 <IMU_Init+0x28c>
 8001134:	4b20      	ldr	r3, [pc, #128]	@ (80011b8 <IMU_Init+0x30c>)
 8001136:	63fb      	str	r3, [r7, #60]	@ 0x3c
      s_pitch_deg = atan2f(-ax_g, denom) * RAD2DEG;
 8001138:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800113c:	eef1 7a67 	vneg.f32	s15, s15
 8001140:	edd7 0a0f 	vldr	s1, [r7, #60]	@ 0x3c
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	f005 fcfc 	bl	8006b44 <atan2f>
 800114c:	eeb0 7a40 	vmov.f32	s14, s0
 8001150:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001158:	4b18      	ldr	r3, [pc, #96]	@ (80011bc <IMU_Init+0x310>)
 800115a:	edc3 7a00 	vstr	s15, [r3]
 800115e:	e007      	b.n	8001170 <IMU_Init+0x2c4>
    } else {
      s_roll_deg = 0.0f;
 8001160:	4b13      	ldr	r3, [pc, #76]	@ (80011b0 <IMU_Init+0x304>)
 8001162:	f04f 0200 	mov.w	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
      s_pitch_deg = 0.0f;
 8001168:	4b14      	ldr	r3, [pc, #80]	@ (80011bc <IMU_Init+0x310>)
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
    }
  }

  s_last_ms = HAL_GetTick();
 8001170:	f000 fb4a 	bl	8001808 <HAL_GetTick>
 8001174:	4603      	mov	r3, r0
 8001176:	4a12      	ldr	r2, [pc, #72]	@ (80011c0 <IMU_Init+0x314>)
 8001178:	6013      	str	r3, [r2, #0]
  s_inited = true;
 800117a:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <IMU_Init+0x2e4>)
 800117c:	2201      	movs	r2, #1
 800117e:	701a      	strb	r2, [r3, #0]
 8001180:	e002      	b.n	8001188 <IMU_Init+0x2dc>
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return;
 8001182:	bf00      	nop
 8001184:	e000      	b.n	8001188 <IMU_Init+0x2dc>
  if (!whoami_ok(w)) return;
 8001186:	bf00      	nop
}
 8001188:	374c      	adds	r7, #76	@ 0x4c
 800118a:	46bd      	mov	sp, r7
 800118c:	bd90      	pop	{r4, r7, pc}
 800118e:	bf00      	nop
 8001190:	2000024c 	.word	0x2000024c
 8001194:	20000004 	.word	0x20000004
 8001198:	41833333 	.word	0x41833333
 800119c:	20000008 	.word	0x20000008
 80011a0:	2000025c 	.word	0x2000025c
 80011a4:	20000260 	.word	0x20000260
 80011a8:	20000264 	.word	0x20000264
 80011ac:	42652ee1 	.word	0x42652ee1
 80011b0:	20000250 	.word	0x20000250
 80011b4:	358637bd 	.word	0x358637bd
 80011b8:	358637bd 	.word	0x358637bd
 80011bc:	20000254 	.word	0x20000254
 80011c0:	20000258 	.word	0x20000258

080011c4 <IMU_Update>:

float IMU_Update(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
  if (!s_inited) return 0.0f;
 80011ca:	4b16      	ldr	r3, [pc, #88]	@ (8001224 <IMU_Update+0x60>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	f083 0301 	eor.w	r3, r3, #1
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d002      	beq.n	80011de <IMU_Update+0x1a>
 80011d8:	f04f 0300 	mov.w	r3, #0
 80011dc:	e01b      	b.n	8001216 <IMU_Update+0x52>

  uint8_t w = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	71fb      	strb	r3, [r7, #7]
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return 0.0f;
 80011e2:	1dfb      	adds	r3, r7, #7
 80011e4:	4619      	mov	r1, r3
 80011e6:	2075      	movs	r0, #117	@ 0x75
 80011e8:	f7ff fd94 	bl	8000d14 <imu_read_u8>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d002      	beq.n	80011f8 <IMU_Update+0x34>
 80011f2:	f04f 0300 	mov.w	r3, #0
 80011f6:	e00e      	b.n	8001216 <IMU_Update+0x52>
  if (!whoami_ok(w)) return 0.0f;
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff fddc 	bl	8000db8 <whoami_ok>
 8001200:	4603      	mov	r3, r0
 8001202:	f083 0301 	eor.w	r3, r3, #1
 8001206:	b2db      	uxtb	r3, r3
 8001208:	2b00      	cmp	r3, #0
 800120a:	d002      	beq.n	8001212 <IMU_Update+0x4e>
 800120c:	f04f 0300 	mov.w	r3, #0
 8001210:	e001      	b.n	8001216 <IMU_Update+0x52>

  return 1.0f;
 8001212:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
}
 8001216:	ee07 3a90 	vmov	s15, r3
 800121a:	eeb0 0a67 	vmov.f32	s0, s15
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	2000024c 	.word	0x2000024c

08001228 <IMU_ReadRaw>:

HAL_StatusTypeDef IMU_ReadRaw(IMU_Raw *out)
{
 8001228:	b590      	push	{r4, r7, lr}
 800122a:	b08b      	sub	sp, #44	@ 0x2c
 800122c:	af04      	add	r7, sp, #16
 800122e:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d101      	bne.n	800123a <IMU_ReadRaw+0x12>
 8001236:	2301      	movs	r3, #1
 8001238:	e04d      	b.n	80012d6 <IMU_ReadRaw+0xae>
  if (!s_inited) return HAL_ERROR;
 800123a:	4b29      	ldr	r3, [pc, #164]	@ (80012e0 <IMU_ReadRaw+0xb8>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	f083 0301 	eor.w	r3, r3, #1
 8001242:	b2db      	uxtb	r3, r3
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <IMU_ReadRaw+0x24>
 8001248:	2301      	movs	r3, #1
 800124a:	e044      	b.n	80012d6 <IMU_ReadRaw+0xae>

  if (IMU_Update() < 0.5f) return HAL_ERROR;
 800124c:	f7ff ffba 	bl	80011c4 <IMU_Update>
 8001250:	eef0 7a40 	vmov.f32	s15, s0
 8001254:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001258:	eef4 7ac7 	vcmpe.f32	s15, s14
 800125c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001260:	d501      	bpl.n	8001266 <IMU_ReadRaw+0x3e>
 8001262:	2301      	movs	r3, #1
 8001264:	e037      	b.n	80012d6 <IMU_ReadRaw+0xae>

  int16_t ax, ay, az, gx, gy, gz, temp;
  HAL_StatusTypeDef st = imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp);
 8001266:	f107 040e 	add.w	r4, r7, #14
 800126a:	f107 0210 	add.w	r2, r7, #16
 800126e:	f107 0112 	add.w	r1, r7, #18
 8001272:	f107 0014 	add.w	r0, r7, #20
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	9302      	str	r3, [sp, #8]
 800127c:	f107 030a 	add.w	r3, r7, #10
 8001280:	9301      	str	r3, [sp, #4]
 8001282:	f107 030c 	add.w	r3, r7, #12
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	4623      	mov	r3, r4
 800128a:	f7ff fdaf 	bl	8000dec <imu_read_raw_burst>
 800128e:	4603      	mov	r3, r0
 8001290:	75fb      	strb	r3, [r7, #23]
  if (st != HAL_OK) return st;
 8001292:	7dfb      	ldrb	r3, [r7, #23]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <IMU_ReadRaw+0x74>
 8001298:	7dfb      	ldrb	r3, [r7, #23]
 800129a:	e01c      	b.n	80012d6 <IMU_ReadRaw+0xae>

  out->ax = ax; out->ay = ay; out->az = az;
 800129c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	801a      	strh	r2, [r3, #0]
 80012a4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	805a      	strh	r2, [r3, #2]
 80012ac:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	809a      	strh	r2, [r3, #4]
  out->gx = gx; out->gy = gy; out->gz = gz;
 80012b4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	80da      	strh	r2, [r3, #6]
 80012bc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	811a      	strh	r2, [r3, #8]
 80012c4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	815a      	strh	r2, [r3, #10]
  out->temp = temp;
 80012cc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	819a      	strh	r2, [r3, #12]

  return HAL_OK;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	371c      	adds	r7, #28
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd90      	pop	{r4, r7, pc}
 80012de:	bf00      	nop
 80012e0:	2000024c 	.word	0x2000024c

080012e4 <IMU_ReadData>:

HAL_StatusTypeDef IMU_ReadData(IMU_Data *out)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b090      	sub	sp, #64	@ 0x40
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <IMU_ReadData+0x12>
 80012f2:	2301      	movs	r3, #1
 80012f4:	e132      	b.n	800155c <IMU_ReadData+0x278>

  IMU_Raw r;
  HAL_StatusTypeDef st = IMU_ReadRaw(&r);
 80012f6:	f107 030c 	add.w	r3, r7, #12
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff ff94 	bl	8001228 <IMU_ReadRaw>
 8001300:	4603      	mov	r3, r0
 8001302:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (st != HAL_OK) return st;
 8001306:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800130a:	2b00      	cmp	r3, #0
 800130c:	d002      	beq.n	8001314 <IMU_ReadData+0x30>
 800130e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001312:	e123      	b.n	800155c <IMU_ReadData+0x278>

  out->ax_g = (float)r.ax / s_accel_lsb_per_g;
 8001314:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001318:	ee07 3a90 	vmov	s15, r3
 800131c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001320:	4b90      	ldr	r3, [pc, #576]	@ (8001564 <IMU_ReadData+0x280>)
 8001322:	ed93 7a00 	vldr	s14, [r3]
 8001326:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	edc3 7a00 	vstr	s15, [r3]
  out->ay_g = (float)r.ay / s_accel_lsb_per_g;
 8001330:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001334:	ee07 3a90 	vmov	s15, r3
 8001338:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800133c:	4b89      	ldr	r3, [pc, #548]	@ (8001564 <IMU_ReadData+0x280>)
 800133e:	ed93 7a00 	vldr	s14, [r3]
 8001342:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	edc3 7a01 	vstr	s15, [r3, #4]
  out->az_g = (float)r.az / s_accel_lsb_per_g;
 800134c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001350:	ee07 3a90 	vmov	s15, r3
 8001354:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001358:	4b82      	ldr	r3, [pc, #520]	@ (8001564 <IMU_ReadData+0x280>)
 800135a:	ed93 7a00 	vldr	s14, [r3]
 800135e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	edc3 7a02 	vstr	s15, [r3, #8]

  // gyro in dps + remove bias
  out->gx_dps = ((float)r.gx / s_gyro_lsb_per_dps) - s_gx_bias;
 8001368:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800136c:	ee07 3a90 	vmov	s15, r3
 8001370:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001374:	4b7c      	ldr	r3, [pc, #496]	@ (8001568 <IMU_ReadData+0x284>)
 8001376:	edd3 7a00 	vldr	s15, [r3]
 800137a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800137e:	4b7b      	ldr	r3, [pc, #492]	@ (800156c <IMU_ReadData+0x288>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	edc3 7a03 	vstr	s15, [r3, #12]
  out->gy_dps = ((float)r.gy / s_gyro_lsb_per_dps) - s_gy_bias;
 800138e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800139a:	4b73      	ldr	r3, [pc, #460]	@ (8001568 <IMU_ReadData+0x284>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013a4:	4b72      	ldr	r3, [pc, #456]	@ (8001570 <IMU_ReadData+0x28c>)
 80013a6:	edd3 7a00 	vldr	s15, [r3]
 80013aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	edc3 7a04 	vstr	s15, [r3, #16]
  out->gz_dps = ((float)r.gz / s_gyro_lsb_per_dps) - s_gz_bias;
 80013b4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013b8:	ee07 3a90 	vmov	s15, r3
 80013bc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013c0:	4b69      	ldr	r3, [pc, #420]	@ (8001568 <IMU_ReadData+0x284>)
 80013c2:	edd3 7a00 	vldr	s15, [r3]
 80013c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013ca:	4b6a      	ldr	r3, [pc, #424]	@ (8001574 <IMU_ReadData+0x290>)
 80013cc:	edd3 7a00 	vldr	s15, [r3]
 80013d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	edc3 7a05 	vstr	s15, [r3, #20]

  // temperature (°C)
  out->temp_c = ((float)r.temp) / 333.87f + 21.0f;
 80013da:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013e6:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8001578 <IMU_ReadData+0x294>
 80013ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ee:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 80013f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	edc3 7a06 	vstr	s15, [r3, #24]

  // --- dt (seconds) ---
  uint32_t now = HAL_GetTick();
 80013fc:	f000 fa04 	bl	8001808 <HAL_GetTick>
 8001400:	6338      	str	r0, [r7, #48]	@ 0x30
  float dt = (now - s_last_ms) / 1000.0f;
 8001402:	4b5e      	ldr	r3, [pc, #376]	@ (800157c <IMU_ReadData+0x298>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	ee07 3a90 	vmov	s15, r3
 800140e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001412:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 8001580 <IMU_ReadData+0x29c>
 8001416:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800141a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
  if (dt <= 0.0f) dt = 0.001f;
 800141e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001422:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800142a:	d801      	bhi.n	8001430 <IMU_ReadData+0x14c>
 800142c:	4b55      	ldr	r3, [pc, #340]	@ (8001584 <IMU_ReadData+0x2a0>)
 800142e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_last_ms = now;
 8001430:	4a52      	ldr	r2, [pc, #328]	@ (800157c <IMU_ReadData+0x298>)
 8001432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001434:	6013      	str	r3, [r2, #0]

  // --- angles from accelerometer (deg) ---
  const float RAD2DEG = 57.2957795f;
 8001436:	4b54      	ldr	r3, [pc, #336]	@ (8001588 <IMU_ReadData+0x2a4>)
 8001438:	62fb      	str	r3, [r7, #44]	@ 0x2c

  float roll_acc = atan2f(out->ay_g, out->az_g) * RAD2DEG;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	ed93 7a02 	vldr	s14, [r3, #8]
 8001446:	eef0 0a47 	vmov.f32	s1, s14
 800144a:	eeb0 0a67 	vmov.f32	s0, s15
 800144e:	f005 fb79 	bl	8006b44 <atan2f>
 8001452:	eeb0 7a40 	vmov.f32	s14, s0
 8001456:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800145a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800145e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

  float denom = sqrtf(out->ay_g*out->ay_g + out->az_g*out->az_g);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	ed93 7a01 	vldr	s14, [r3, #4]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	edd3 7a01 	vldr	s15, [r3, #4]
 800146e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	edd3 6a02 	vldr	s13, [r3, #8]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	edd3 7a02 	vldr	s15, [r3, #8]
 800147e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001482:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001486:	eeb0 0a67 	vmov.f32	s0, s15
 800148a:	f005 fb5d 	bl	8006b48 <sqrtf>
 800148e:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
  if (denom < 1e-6f) denom = 1e-6f;
 8001492:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001496:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800158c <IMU_ReadData+0x2a8>
 800149a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800149e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a2:	d501      	bpl.n	80014a8 <IMU_ReadData+0x1c4>
 80014a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001590 <IMU_ReadData+0x2ac>)
 80014a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  float pitch_acc = atan2f(-out->ax_g, denom) * RAD2DEG;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	edd3 7a00 	vldr	s15, [r3]
 80014ae:	eef1 7a67 	vneg.f32	s15, s15
 80014b2:	edd7 0a0e 	vldr	s1, [r7, #56]	@ 0x38
 80014b6:	eeb0 0a67 	vmov.f32	s0, s15
 80014ba:	f005 fb43 	bl	8006b44 <atan2f>
 80014be:	eeb0 7a40 	vmov.f32	s14, s0
 80014c2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80014c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ca:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

  // --- integrate gyro (deg) ---
  float roll_gyro  = s_roll_deg  + out->gx_dps * dt;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	ed93 7a03 	vldr	s14, [r3, #12]
 80014d4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80014d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001594 <IMU_ReadData+0x2b0>)
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014e6:	edc7 7a08 	vstr	s15, [r7, #32]
  float pitch_gyro = s_pitch_deg + out->gy_dps * dt;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	ed93 7a04 	vldr	s14, [r3, #16]
 80014f0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80014f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014f8:	4b27      	ldr	r3, [pc, #156]	@ (8001598 <IMU_ReadData+0x2b4>)
 80014fa:	edd3 7a00 	vldr	s15, [r3]
 80014fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001502:	edc7 7a07 	vstr	s15, [r7, #28]

  // --- complementary filter ---
  s_roll_deg  = COMP_ALPHA * roll_gyro  + (1.0f - COMP_ALPHA) * roll_acc;
 8001506:	edd7 7a08 	vldr	s15, [r7, #32]
 800150a:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800159c <IMU_ReadData+0x2b8>
 800150e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001512:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001516:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80015a0 <IMU_ReadData+0x2bc>
 800151a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800151e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001522:	4b1c      	ldr	r3, [pc, #112]	@ (8001594 <IMU_ReadData+0x2b0>)
 8001524:	edc3 7a00 	vstr	s15, [r3]
  s_pitch_deg = COMP_ALPHA * pitch_gyro + (1.0f - COMP_ALPHA) * pitch_acc;
 8001528:	edd7 7a07 	vldr	s15, [r7, #28]
 800152c:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800159c <IMU_ReadData+0x2b8>
 8001530:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001534:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001538:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80015a0 <IMU_ReadData+0x2bc>
 800153c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001540:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001544:	4b14      	ldr	r3, [pc, #80]	@ (8001598 <IMU_ReadData+0x2b4>)
 8001546:	edc3 7a00 	vstr	s15, [r3]

  out->roll_deg  = s_roll_deg;
 800154a:	4b12      	ldr	r3, [pc, #72]	@ (8001594 <IMU_ReadData+0x2b0>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	61da      	str	r2, [r3, #28]
  out->pitch_deg = s_pitch_deg;
 8001552:	4b11      	ldr	r3, [pc, #68]	@ (8001598 <IMU_ReadData+0x2b4>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	621a      	str	r2, [r3, #32]

  return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3740      	adds	r7, #64	@ 0x40
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000008 	.word	0x20000008
 8001568:	20000004 	.word	0x20000004
 800156c:	2000025c 	.word	0x2000025c
 8001570:	20000260 	.word	0x20000260
 8001574:	20000264 	.word	0x20000264
 8001578:	43a6ef5c 	.word	0x43a6ef5c
 800157c:	20000258 	.word	0x20000258
 8001580:	447a0000 	.word	0x447a0000
 8001584:	3a83126f 	.word	0x3a83126f
 8001588:	42652ee1 	.word	0x42652ee1
 800158c:	358637bd 	.word	0x358637bd
 8001590:	358637bd 	.word	0x358637bd
 8001594:	20000250 	.word	0x20000250
 8001598:	20000254 	.word	0x20000254
 800159c:	3f7ae148 	.word	0x3f7ae148
 80015a0:	3ca3d700 	.word	0x3ca3d700

080015a4 <delay_us>:

static TIM_HandleTypeDef *u_htim = NULL;

/* mikrosekundový delay – TIM1 musí bežať na 1 MHz */
static void delay_us(uint16_t us)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 80015ae:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <delay_us+0x34>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2200      	movs	r2, #0
 80015b6:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(u_htim) < us) { }
 80015b8:	bf00      	nop
 80015ba:	4b07      	ldr	r3, [pc, #28]	@ (80015d8 <delay_us+0x34>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015c2:	88fb      	ldrh	r3, [r7, #6]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d3f8      	bcc.n	80015ba <delay_us+0x16>
}
 80015c8:	bf00      	nop
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	20000268 	.word	0x20000268

080015dc <wait_echo>:

/* čakaj na stav ECHO s timeoutom (µs)
   return 1 = timeout, 0 = OK
*/
static int wait_echo(GPIO_PinState state, uint32_t timeout_us)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	6039      	str	r1, [r7, #0]
 80015e6:	71fb      	strb	r3, [r7, #7]
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 80015e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001628 <wait_echo+0x4c>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2200      	movs	r2, #0
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) != state)
 80015f2:	e008      	b.n	8001606 <wait_echo+0x2a>
    {
        if (__HAL_TIM_GET_COUNTER(u_htim) >= timeout_us)
 80015f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001628 <wait_echo+0x4c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015fc:	683a      	ldr	r2, [r7, #0]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d801      	bhi.n	8001606 <wait_echo+0x2a>
            return 1;
 8001602:	2301      	movs	r3, #1
 8001604:	e00b      	b.n	800161e <wait_echo+0x42>
    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) != state)
 8001606:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800160a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800160e:	f000 fc2b 	bl	8001e68 <HAL_GPIO_ReadPin>
 8001612:	4603      	mov	r3, r0
 8001614:	461a      	mov	r2, r3
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	4293      	cmp	r3, r2
 800161a:	d1eb      	bne.n	80015f4 <wait_echo+0x18>
    }
    return 0;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20000268 	.word	0x20000268

0800162c <Ultrasonic_Init>:

void Ultrasonic_Init(TIM_HandleTypeDef *htim)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
    u_htim = htim;
 8001634:	4a09      	ldr	r2, [pc, #36]	@ (800165c <Ultrasonic_Init+0x30>)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6013      	str	r3, [r2, #0]

    HAL_TIM_Base_Start(u_htim);
 800163a:	4b08      	ldr	r3, [pc, #32]	@ (800165c <Ultrasonic_Init+0x30>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4618      	mov	r0, r3
 8001640:	f002 fe02 	bl	8004248 <HAL_TIM_Base_Start>

    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800164a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800164e:	f000 fc23 	bl	8001e98 <HAL_GPIO_WritePin>
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000268 	.word	0x20000268

08001660 <Ultrasonic_ReadDistanceCM>:

float Ultrasonic_ReadDistanceCM(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
    uint32_t t_us;

    /* TRIG impulz 10 µs */
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001666:	2200      	movs	r2, #0
 8001668:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800166c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001670:	f000 fc12 	bl	8001e98 <HAL_GPIO_WritePin>
    delay_us(2);
 8001674:	2002      	movs	r0, #2
 8001676:	f7ff ff95 	bl	80015a4 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 800167a:	2201      	movs	r2, #1
 800167c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001680:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001684:	f000 fc08 	bl	8001e98 <HAL_GPIO_WritePin>
    delay_us(10);
 8001688:	200a      	movs	r0, #10
 800168a:	f7ff ff8b 	bl	80015a4 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 800168e:	2200      	movs	r2, #0
 8001690:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001694:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001698:	f000 fbfe 	bl	8001e98 <HAL_GPIO_WritePin>

    /* čakaj na ECHO HIGH (max 30 ms) */
    if (wait_echo(GPIO_PIN_SET, 30000))
 800169c:	f247 5130 	movw	r1, #30000	@ 0x7530
 80016a0:	2001      	movs	r0, #1
 80016a2:	f7ff ff9b 	bl	80015dc <wait_echo>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d002      	beq.n	80016b2 <Ultrasonic_ReadDistanceCM+0x52>
        return -1.0f;
 80016ac:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80016b0:	e01d      	b.n	80016ee <Ultrasonic_ReadDistanceCM+0x8e>

    /* meraj dĺžku HIGH impulzu */
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 80016b2:	4b11      	ldr	r3, [pc, #68]	@ (80016f8 <Ultrasonic_ReadDistanceCM+0x98>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2200      	movs	r2, #0
 80016ba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* čakaj na ECHO LOW (max 30 ms) */
    if (wait_echo(GPIO_PIN_RESET, 30000))
 80016bc:	f247 5130 	movw	r1, #30000	@ 0x7530
 80016c0:	2000      	movs	r0, #0
 80016c2:	f7ff ff8b 	bl	80015dc <wait_echo>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d002      	beq.n	80016d2 <Ultrasonic_ReadDistanceCM+0x72>
        return -1.0f;
 80016cc:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80016d0:	e00d      	b.n	80016ee <Ultrasonic_ReadDistanceCM+0x8e>

    t_us = __HAL_TIM_GET_COUNTER(u_htim);
 80016d2:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <Ultrasonic_ReadDistanceCM+0x98>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016da:	607b      	str	r3, [r7, #4]

    /* prepočet na centimetre: t_us / 5.82 */
    return (float)t_us / 5.82f;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	ee07 3a90 	vmov	s15, r3
 80016e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016e6:	eddf 6a05 	vldr	s13, [pc, #20]	@ 80016fc <Ultrasonic_ReadDistanceCM+0x9c>
 80016ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
}
 80016ee:	eeb0 0a67 	vmov.f32	s0, s15
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000268 	.word	0x20000268
 80016fc:	40ba3d71 	.word	0x40ba3d71

08001700 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001700:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001738 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001704:	f7ff f858 	bl	80007b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001708:	480c      	ldr	r0, [pc, #48]	@ (800173c <LoopForever+0x6>)
  ldr r1, =_edata
 800170a:	490d      	ldr	r1, [pc, #52]	@ (8001740 <LoopForever+0xa>)
  ldr r2, =_sidata
 800170c:	4a0d      	ldr	r2, [pc, #52]	@ (8001744 <LoopForever+0xe>)
  movs r3, #0
 800170e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001710:	e002      	b.n	8001718 <LoopCopyDataInit>

08001712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001716:	3304      	adds	r3, #4

08001718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800171a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800171c:	d3f9      	bcc.n	8001712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800171e:	4a0a      	ldr	r2, [pc, #40]	@ (8001748 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001720:	4c0a      	ldr	r4, [pc, #40]	@ (800174c <LoopForever+0x16>)
  movs r3, #0
 8001722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001724:	e001      	b.n	800172a <LoopFillZerobss>

08001726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001728:	3204      	adds	r2, #4

0800172a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800172a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800172c:	d3fb      	bcc.n	8001726 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800172e:	f005 f9d7 	bl	8006ae0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001732:	f7fe ff15 	bl	8000560 <main>

08001736 <LoopForever>:

LoopForever:
    b LoopForever
 8001736:	e7fe      	b.n	8001736 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001738:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800173c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001740:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001744:	08006f14 	.word	0x08006f14
  ldr r2, =_sbss
 8001748:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800174c:	200003a8 	.word	0x200003a8

08001750 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001750:	e7fe      	b.n	8001750 <ADC1_2_IRQHandler>
	...

08001754 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <HAL_Init+0x28>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a07      	ldr	r2, [pc, #28]	@ (800177c <HAL_Init+0x28>)
 800175e:	f043 0310 	orr.w	r3, r3, #16
 8001762:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001764:	2003      	movs	r0, #3
 8001766:	f000 f94f 	bl	8001a08 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800176a:	200f      	movs	r0, #15
 800176c:	f000 f808 	bl	8001780 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001770:	f7fe ffba 	bl	80006e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40022000 	.word	0x40022000

08001780 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001788:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <HAL_InitTick+0x54>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b12      	ldr	r3, [pc, #72]	@ (80017d8 <HAL_InitTick+0x58>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	4619      	mov	r1, r3
 8001792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001796:	fbb3 f3f1 	udiv	r3, r3, r1
 800179a:	fbb2 f3f3 	udiv	r3, r2, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 f967 	bl	8001a72 <HAL_SYSTICK_Config>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00e      	b.n	80017cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2b0f      	cmp	r3, #15
 80017b2:	d80a      	bhi.n	80017ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b4:	2200      	movs	r2, #0
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	f04f 30ff 	mov.w	r0, #4294967295
 80017bc:	f000 f92f 	bl	8001a1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017c0:	4a06      	ldr	r2, [pc, #24]	@ (80017dc <HAL_InitTick+0x5c>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e000      	b.n	80017cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000000 	.word	0x20000000
 80017d8:	20000010 	.word	0x20000010
 80017dc:	2000000c 	.word	0x2000000c

080017e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e4:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_IncTick+0x20>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <HAL_IncTick+0x24>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4413      	add	r3, r2
 80017f0:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <HAL_IncTick+0x24>)
 80017f2:	6013      	str	r3, [r2, #0]
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000010 	.word	0x20000010
 8001804:	2000026c 	.word	0x2000026c

08001808 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return uwTick;  
 800180c:	4b03      	ldr	r3, [pc, #12]	@ (800181c <HAL_GetTick+0x14>)
 800180e:	681b      	ldr	r3, [r3, #0]
}
 8001810:	4618      	mov	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	2000026c 	.word	0x2000026c

08001820 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001828:	f7ff ffee 	bl	8001808 <HAL_GetTick>
 800182c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001838:	d005      	beq.n	8001846 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800183a:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <HAL_Delay+0x44>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	4413      	add	r3, r2
 8001844:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001846:	bf00      	nop
 8001848:	f7ff ffde 	bl	8001808 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	429a      	cmp	r2, r3
 8001856:	d8f7      	bhi.n	8001848 <HAL_Delay+0x28>
  {
  }
}
 8001858:	bf00      	nop
 800185a:	bf00      	nop
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000010 	.word	0x20000010

08001868 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <__NVIC_SetPriorityGrouping+0x44>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001884:	4013      	ands	r3, r2
 8001886:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001890:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001894:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001898:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800189a:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <__NVIC_SetPriorityGrouping+0x44>)
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	60d3      	str	r3, [r2, #12]
}
 80018a0:	bf00      	nop
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b4:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <__NVIC_GetPriorityGrouping+0x18>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	0a1b      	lsrs	r3, r3, #8
 80018ba:	f003 0307 	and.w	r3, r3, #7
}
 80018be:	4618      	mov	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	db0b      	blt.n	80018f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	f003 021f 	and.w	r2, r3, #31
 80018e4:	4907      	ldr	r1, [pc, #28]	@ (8001904 <__NVIC_EnableIRQ+0x38>)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	095b      	lsrs	r3, r3, #5
 80018ec:	2001      	movs	r0, #1
 80018ee:	fa00 f202 	lsl.w	r2, r0, r2
 80018f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	e000e100 	.word	0xe000e100

08001908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	6039      	str	r1, [r7, #0]
 8001912:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001918:	2b00      	cmp	r3, #0
 800191a:	db0a      	blt.n	8001932 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	b2da      	uxtb	r2, r3
 8001920:	490c      	ldr	r1, [pc, #48]	@ (8001954 <__NVIC_SetPriority+0x4c>)
 8001922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001926:	0112      	lsls	r2, r2, #4
 8001928:	b2d2      	uxtb	r2, r2
 800192a:	440b      	add	r3, r1
 800192c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001930:	e00a      	b.n	8001948 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	b2da      	uxtb	r2, r3
 8001936:	4908      	ldr	r1, [pc, #32]	@ (8001958 <__NVIC_SetPriority+0x50>)
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	f003 030f 	and.w	r3, r3, #15
 800193e:	3b04      	subs	r3, #4
 8001940:	0112      	lsls	r2, r2, #4
 8001942:	b2d2      	uxtb	r2, r2
 8001944:	440b      	add	r3, r1
 8001946:	761a      	strb	r2, [r3, #24]
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	e000e100 	.word	0xe000e100
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800195c:	b480      	push	{r7}
 800195e:	b089      	sub	sp, #36	@ 0x24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	f1c3 0307 	rsb	r3, r3, #7
 8001976:	2b04      	cmp	r3, #4
 8001978:	bf28      	it	cs
 800197a:	2304      	movcs	r3, #4
 800197c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	3304      	adds	r3, #4
 8001982:	2b06      	cmp	r3, #6
 8001984:	d902      	bls.n	800198c <NVIC_EncodePriority+0x30>
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	3b03      	subs	r3, #3
 800198a:	e000      	b.n	800198e <NVIC_EncodePriority+0x32>
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001990:	f04f 32ff 	mov.w	r2, #4294967295
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	fa02 f303 	lsl.w	r3, r2, r3
 800199a:	43da      	mvns	r2, r3
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	401a      	ands	r2, r3
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a4:	f04f 31ff 	mov.w	r1, #4294967295
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	fa01 f303 	lsl.w	r3, r1, r3
 80019ae:	43d9      	mvns	r1, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b4:	4313      	orrs	r3, r2
         );
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3724      	adds	r7, #36	@ 0x24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
	...

080019c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019d4:	d301      	bcc.n	80019da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019d6:	2301      	movs	r3, #1
 80019d8:	e00f      	b.n	80019fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019da:	4a0a      	ldr	r2, [pc, #40]	@ (8001a04 <SysTick_Config+0x40>)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3b01      	subs	r3, #1
 80019e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019e2:	210f      	movs	r1, #15
 80019e4:	f04f 30ff 	mov.w	r0, #4294967295
 80019e8:	f7ff ff8e 	bl	8001908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019ec:	4b05      	ldr	r3, [pc, #20]	@ (8001a04 <SysTick_Config+0x40>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019f2:	4b04      	ldr	r3, [pc, #16]	@ (8001a04 <SysTick_Config+0x40>)
 80019f4:	2207      	movs	r2, #7
 80019f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	e000e010 	.word	0xe000e010

08001a08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff ff29 	bl	8001868 <__NVIC_SetPriorityGrouping>
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b086      	sub	sp, #24
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	4603      	mov	r3, r0
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
 8001a2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a30:	f7ff ff3e 	bl	80018b0 <__NVIC_GetPriorityGrouping>
 8001a34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	68b9      	ldr	r1, [r7, #8]
 8001a3a:	6978      	ldr	r0, [r7, #20]
 8001a3c:	f7ff ff8e 	bl	800195c <NVIC_EncodePriority>
 8001a40:	4602      	mov	r2, r0
 8001a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a46:	4611      	mov	r1, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff ff5d 	bl	8001908 <__NVIC_SetPriority>
}
 8001a4e:	bf00      	nop
 8001a50:	3718      	adds	r7, #24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff31 	bl	80018cc <__NVIC_EnableIRQ>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff ffa2 	bl	80019c4 <SysTick_Config>
 8001a80:	4603      	mov	r3, r0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b083      	sub	sp, #12
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d101      	bne.n	8001a9c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e02e      	b.n	8001afa <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d008      	beq.n	8001ab8 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2204      	movs	r2, #4
 8001aaa:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e020      	b.n	8001afa <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 020e 	bic.w	r2, r2, #14
 8001ac6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f022 0201 	bic.w	r2, r2, #1
 8001ad6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ae6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b084      	sub	sp, #16
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d005      	beq.n	8001b28 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2204      	movs	r2, #4
 8001b20:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	73fb      	strb	r3, [r7, #15]
 8001b26:	e027      	b.n	8001b78 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f022 020e 	bic.w	r2, r2, #14
 8001b36:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f022 0201 	bic.w	r2, r2, #1
 8001b46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b50:	2101      	movs	r1, #1
 8001b52:	fa01 f202 	lsl.w	r2, r1, r2
 8001b56:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d003      	beq.n	8001b78 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	4798      	blx	r3
    }
  }
  return status;
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b087      	sub	sp, #28
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b92:	e14e      	b.n	8001e32 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	2101      	movs	r1, #1
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 8140 	beq.w	8001e2c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 0303 	and.w	r3, r3, #3
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d005      	beq.n	8001bc4 <HAL_GPIO_Init+0x40>
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 0303 	and.w	r3, r3, #3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d130      	bne.n	8001c26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	2203      	movs	r2, #3
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	68da      	ldr	r2, [r3, #12]
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43db      	mvns	r3, r3
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	4013      	ands	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	091b      	lsrs	r3, r3, #4
 8001c10:	f003 0201 	and.w	r2, r3, #1
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	2b03      	cmp	r3, #3
 8001c30:	d017      	beq.n	8001c62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	4013      	ands	r3, r2
 8001c48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	689a      	ldr	r2, [r3, #8]
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f003 0303 	and.w	r3, r3, #3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d123      	bne.n	8001cb6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	08da      	lsrs	r2, r3, #3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3208      	adds	r2, #8
 8001c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	220f      	movs	r2, #15
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	691a      	ldr	r2, [r3, #16]
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	08da      	lsrs	r2, r3, #3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3208      	adds	r2, #8
 8001cb0:	6939      	ldr	r1, [r7, #16]
 8001cb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	2203      	movs	r2, #3
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f003 0203 	and.w	r2, r3, #3
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 809a 	beq.w	8001e2c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf8:	4b55      	ldr	r3, [pc, #340]	@ (8001e50 <HAL_GPIO_Init+0x2cc>)
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	4a54      	ldr	r2, [pc, #336]	@ (8001e50 <HAL_GPIO_Init+0x2cc>)
 8001cfe:	f043 0301 	orr.w	r3, r3, #1
 8001d02:	6193      	str	r3, [r2, #24]
 8001d04:	4b52      	ldr	r3, [pc, #328]	@ (8001e50 <HAL_GPIO_Init+0x2cc>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f003 0301 	and.w	r3, r3, #1
 8001d0c:	60bb      	str	r3, [r7, #8]
 8001d0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d10:	4a50      	ldr	r2, [pc, #320]	@ (8001e54 <HAL_GPIO_Init+0x2d0>)
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	089b      	lsrs	r3, r3, #2
 8001d16:	3302      	adds	r3, #2
 8001d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	220f      	movs	r2, #15
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4013      	ands	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d3a:	d013      	beq.n	8001d64 <HAL_GPIO_Init+0x1e0>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a46      	ldr	r2, [pc, #280]	@ (8001e58 <HAL_GPIO_Init+0x2d4>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d00d      	beq.n	8001d60 <HAL_GPIO_Init+0x1dc>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a45      	ldr	r2, [pc, #276]	@ (8001e5c <HAL_GPIO_Init+0x2d8>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d007      	beq.n	8001d5c <HAL_GPIO_Init+0x1d8>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a44      	ldr	r2, [pc, #272]	@ (8001e60 <HAL_GPIO_Init+0x2dc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d101      	bne.n	8001d58 <HAL_GPIO_Init+0x1d4>
 8001d54:	2303      	movs	r3, #3
 8001d56:	e006      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d58:	2305      	movs	r3, #5
 8001d5a:	e004      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	e002      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d60:	2301      	movs	r3, #1
 8001d62:	e000      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d64:	2300      	movs	r3, #0
 8001d66:	697a      	ldr	r2, [r7, #20]
 8001d68:	f002 0203 	and.w	r2, r2, #3
 8001d6c:	0092      	lsls	r2, r2, #2
 8001d6e:	4093      	lsls	r3, r2
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d76:	4937      	ldr	r1, [pc, #220]	@ (8001e54 <HAL_GPIO_Init+0x2d0>)
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	089b      	lsrs	r3, r3, #2
 8001d7c:	3302      	adds	r3, #2
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d84:	4b37      	ldr	r3, [pc, #220]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	4013      	ands	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001da8:	4a2e      	ldr	r2, [pc, #184]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dae:	4b2d      	ldr	r3, [pc, #180]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	43db      	mvns	r3, r3
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001dd2:	4a24      	ldr	r2, [pc, #144]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dd8:	4b22      	ldr	r3, [pc, #136]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	4013      	ands	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001dfc:	4a19      	ldr	r2, [pc, #100]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e02:	4b18      	ldr	r3, [pc, #96]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d003      	beq.n	8001e26 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e26:	4a0f      	ldr	r2, [pc, #60]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	f47f aea9 	bne.w	8001b94 <HAL_GPIO_Init+0x10>
  }
}
 8001e42:	bf00      	nop
 8001e44:	bf00      	nop
 8001e46:	371c      	adds	r7, #28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	40021000 	.word	0x40021000
 8001e54:	40010000 	.word	0x40010000
 8001e58:	48000400 	.word	0x48000400
 8001e5c:	48000800 	.word	0x48000800
 8001e60:	48000c00 	.word	0x48000c00
 8001e64:	40010400 	.word	0x40010400

08001e68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	691a      	ldr	r2, [r3, #16]
 8001e78:	887b      	ldrh	r3, [r7, #2]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d002      	beq.n	8001e86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e80:	2301      	movs	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
 8001e84:	e001      	b.n	8001e8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e86:	2300      	movs	r3, #0
 8001e88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	807b      	strh	r3, [r7, #2]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ea8:	787b      	ldrb	r3, [r7, #1]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eae:	887a      	ldrh	r2, [r7, #2]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001eb4:	e002      	b.n	8001ebc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001eb6:	887a      	ldrh	r2, [r7, #2]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e08d      	b.n	8001ff6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d106      	bne.n	8001ef4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f7fe faf2 	bl	80004d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2224      	movs	r2, #36	@ 0x24
 8001ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 0201 	bic.w	r2, r2, #1
 8001f0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d107      	bne.n	8001f42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689a      	ldr	r2, [r3, #8]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	e006      	b.n	8001f50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001f4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d108      	bne.n	8001f6a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	e007      	b.n	8001f7a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f8c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68da      	ldr	r2, [r3, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f9c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	691a      	ldr	r2, [r3, #16]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	69d9      	ldr	r1, [r3, #28]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a1a      	ldr	r2, [r3, #32]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0201 	orr.w	r2, r2, #1
 8001fd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2220      	movs	r2, #32
 8001fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af02      	add	r7, sp, #8
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	4608      	mov	r0, r1
 800200a:	4611      	mov	r1, r2
 800200c:	461a      	mov	r2, r3
 800200e:	4603      	mov	r3, r0
 8002010:	817b      	strh	r3, [r7, #10]
 8002012:	460b      	mov	r3, r1
 8002014:	813b      	strh	r3, [r7, #8]
 8002016:	4613      	mov	r3, r2
 8002018:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b20      	cmp	r3, #32
 8002024:	f040 80f9 	bne.w	800221a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d002      	beq.n	8002034 <HAL_I2C_Mem_Write+0x34>
 800202e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002030:	2b00      	cmp	r3, #0
 8002032:	d105      	bne.n	8002040 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800203a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0ed      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002046:	2b01      	cmp	r3, #1
 8002048:	d101      	bne.n	800204e <HAL_I2C_Mem_Write+0x4e>
 800204a:	2302      	movs	r3, #2
 800204c:	e0e6      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002056:	f7ff fbd7 	bl	8001808 <HAL_GetTick>
 800205a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	2319      	movs	r3, #25
 8002062:	2201      	movs	r2, #1
 8002064:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f000 fac3 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e0d1      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2221      	movs	r2, #33	@ 0x21
 800207c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2240      	movs	r2, #64	@ 0x40
 8002084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6a3a      	ldr	r2, [r7, #32]
 8002092:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002098:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020a0:	88f8      	ldrh	r0, [r7, #6]
 80020a2:	893a      	ldrh	r2, [r7, #8]
 80020a4:	8979      	ldrh	r1, [r7, #10]
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	9301      	str	r3, [sp, #4]
 80020aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	4603      	mov	r3, r0
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f000 f9d3 	bl	800245c <I2C_RequestMemoryWrite>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d005      	beq.n	80020c8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e0a9      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	2bff      	cmp	r3, #255	@ 0xff
 80020d0:	d90e      	bls.n	80020f0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	22ff      	movs	r2, #255	@ 0xff
 80020d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	8979      	ldrh	r1, [r7, #10]
 80020e0:	2300      	movs	r3, #0
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f000 fc47 	bl	800297c <I2C_TransferConfig>
 80020ee:	e00f      	b.n	8002110 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	8979      	ldrh	r1, [r7, #10]
 8002102:	2300      	movs	r3, #0
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f000 fc36 	bl	800297c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002110:	697a      	ldr	r2, [r7, #20]
 8002112:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f000 fac6 	bl	80026a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e07b      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002128:	781a      	ldrb	r2, [r3, #0]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002134:	1c5a      	adds	r2, r3, #1
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800213e:	b29b      	uxth	r3, r3
 8002140:	3b01      	subs	r3, #1
 8002142:	b29a      	uxth	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800214c:	3b01      	subs	r3, #1
 800214e:	b29a      	uxth	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002158:	b29b      	uxth	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d034      	beq.n	80021c8 <HAL_I2C_Mem_Write+0x1c8>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002162:	2b00      	cmp	r3, #0
 8002164:	d130      	bne.n	80021c8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800216c:	2200      	movs	r2, #0
 800216e:	2180      	movs	r1, #128	@ 0x80
 8002170:	68f8      	ldr	r0, [r7, #12]
 8002172:	f000 fa3f 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e04d      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002184:	b29b      	uxth	r3, r3
 8002186:	2bff      	cmp	r3, #255	@ 0xff
 8002188:	d90e      	bls.n	80021a8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	22ff      	movs	r2, #255	@ 0xff
 800218e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002194:	b2da      	uxtb	r2, r3
 8002196:	8979      	ldrh	r1, [r7, #10]
 8002198:	2300      	movs	r3, #0
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f000 fbeb 	bl	800297c <I2C_TransferConfig>
 80021a6:	e00f      	b.n	80021c8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	8979      	ldrh	r1, [r7, #10]
 80021ba:	2300      	movs	r3, #0
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 fbda 	bl	800297c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d19e      	bne.n	8002110 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021d2:	697a      	ldr	r2, [r7, #20]
 80021d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	f000 faac 	bl	8002734 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e01a      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2220      	movs	r2, #32
 80021ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6859      	ldr	r1, [r3, #4]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002224 <HAL_I2C_Mem_Write+0x224>)
 80021fa:	400b      	ands	r3, r1
 80021fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2220      	movs	r2, #32
 8002202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	e000      	b.n	800221c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800221a:	2302      	movs	r3, #2
  }
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	fe00e800 	.word	0xfe00e800

08002228 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b088      	sub	sp, #32
 800222c:	af02      	add	r7, sp, #8
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	4608      	mov	r0, r1
 8002232:	4611      	mov	r1, r2
 8002234:	461a      	mov	r2, r3
 8002236:	4603      	mov	r3, r0
 8002238:	817b      	strh	r3, [r7, #10]
 800223a:	460b      	mov	r3, r1
 800223c:	813b      	strh	r3, [r7, #8]
 800223e:	4613      	mov	r3, r2
 8002240:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002248:	b2db      	uxtb	r3, r3
 800224a:	2b20      	cmp	r3, #32
 800224c:	f040 80fd 	bne.w	800244a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002250:	6a3b      	ldr	r3, [r7, #32]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d002      	beq.n	800225c <HAL_I2C_Mem_Read+0x34>
 8002256:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002258:	2b00      	cmp	r3, #0
 800225a:	d105      	bne.n	8002268 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002262:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0f1      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800226e:	2b01      	cmp	r3, #1
 8002270:	d101      	bne.n	8002276 <HAL_I2C_Mem_Read+0x4e>
 8002272:	2302      	movs	r3, #2
 8002274:	e0ea      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2201      	movs	r2, #1
 800227a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800227e:	f7ff fac3 	bl	8001808 <HAL_GetTick>
 8002282:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	9300      	str	r3, [sp, #0]
 8002288:	2319      	movs	r3, #25
 800228a:	2201      	movs	r2, #1
 800228c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f000 f9af 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e0d5      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2222      	movs	r2, #34	@ 0x22
 80022a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2240      	movs	r2, #64	@ 0x40
 80022ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2200      	movs	r2, #0
 80022b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6a3a      	ldr	r2, [r7, #32]
 80022ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80022c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022c8:	88f8      	ldrh	r0, [r7, #6]
 80022ca:	893a      	ldrh	r2, [r7, #8]
 80022cc:	8979      	ldrh	r1, [r7, #10]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	9301      	str	r3, [sp, #4]
 80022d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	4603      	mov	r3, r0
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f000 f913 	bl	8002504 <I2C_RequestMemoryRead>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d005      	beq.n	80022f0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e0ad      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	2bff      	cmp	r3, #255	@ 0xff
 80022f8:	d90e      	bls.n	8002318 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2201      	movs	r2, #1
 80022fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002304:	b2da      	uxtb	r2, r3
 8002306:	8979      	ldrh	r1, [r7, #10]
 8002308:	4b52      	ldr	r3, [pc, #328]	@ (8002454 <HAL_I2C_Mem_Read+0x22c>)
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 fb33 	bl	800297c <I2C_TransferConfig>
 8002316:	e00f      	b.n	8002338 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800231c:	b29a      	uxth	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002326:	b2da      	uxtb	r2, r3
 8002328:	8979      	ldrh	r1, [r7, #10]
 800232a:	4b4a      	ldr	r3, [pc, #296]	@ (8002454 <HAL_I2C_Mem_Read+0x22c>)
 800232c:	9300      	str	r3, [sp, #0]
 800232e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 fb22 	bl	800297c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800233e:	2200      	movs	r2, #0
 8002340:	2104      	movs	r1, #4
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f956 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e07c      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800236e:	3b01      	subs	r3, #1
 8002370:	b29a      	uxth	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800237a:	b29b      	uxth	r3, r3
 800237c:	3b01      	subs	r3, #1
 800237e:	b29a      	uxth	r2, r3
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002388:	b29b      	uxth	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d034      	beq.n	80023f8 <HAL_I2C_Mem_Read+0x1d0>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002392:	2b00      	cmp	r3, #0
 8002394:	d130      	bne.n	80023f8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800239c:	2200      	movs	r2, #0
 800239e:	2180      	movs	r1, #128	@ 0x80
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f000 f927 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e04d      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	2bff      	cmp	r3, #255	@ 0xff
 80023b8:	d90e      	bls.n	80023d8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2201      	movs	r2, #1
 80023be:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	8979      	ldrh	r1, [r7, #10]
 80023c8:	2300      	movs	r3, #0
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 fad3 	bl	800297c <I2C_TransferConfig>
 80023d6:	e00f      	b.n	80023f8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e6:	b2da      	uxtb	r2, r3
 80023e8:	8979      	ldrh	r1, [r7, #10]
 80023ea:	2300      	movs	r3, #0
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 fac2 	bl	800297c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d19a      	bne.n	8002338 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 f994 	bl	8002734 <I2C_WaitOnSTOPFlagUntilTimeout>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e01a      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2220      	movs	r2, #32
 800241c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6859      	ldr	r1, [r3, #4]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	4b0b      	ldr	r3, [pc, #44]	@ (8002458 <HAL_I2C_Mem_Read+0x230>)
 800242a:	400b      	ands	r3, r1
 800242c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2220      	movs	r2, #32
 8002432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002446:	2300      	movs	r3, #0
 8002448:	e000      	b.n	800244c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800244a:	2302      	movs	r3, #2
  }
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	80002400 	.word	0x80002400
 8002458:	fe00e800 	.word	0xfe00e800

0800245c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af02      	add	r7, sp, #8
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	4608      	mov	r0, r1
 8002466:	4611      	mov	r1, r2
 8002468:	461a      	mov	r2, r3
 800246a:	4603      	mov	r3, r0
 800246c:	817b      	strh	r3, [r7, #10]
 800246e:	460b      	mov	r3, r1
 8002470:	813b      	strh	r3, [r7, #8]
 8002472:	4613      	mov	r3, r2
 8002474:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002476:	88fb      	ldrh	r3, [r7, #6]
 8002478:	b2da      	uxtb	r2, r3
 800247a:	8979      	ldrh	r1, [r7, #10]
 800247c:	4b20      	ldr	r3, [pc, #128]	@ (8002500 <I2C_RequestMemoryWrite+0xa4>)
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f000 fa79 	bl	800297c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800248a:	69fa      	ldr	r2, [r7, #28]
 800248c:	69b9      	ldr	r1, [r7, #24]
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	f000 f909 	bl	80026a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e02c      	b.n	80024f8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800249e:	88fb      	ldrh	r3, [r7, #6]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d105      	bne.n	80024b0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80024a4:	893b      	ldrh	r3, [r7, #8]
 80024a6:	b2da      	uxtb	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80024ae:	e015      	b.n	80024dc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80024b0:	893b      	ldrh	r3, [r7, #8]
 80024b2:	0a1b      	lsrs	r3, r3, #8
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024be:	69fa      	ldr	r2, [r7, #28]
 80024c0:	69b9      	ldr	r1, [r7, #24]
 80024c2:	68f8      	ldr	r0, [r7, #12]
 80024c4:	f000 f8ef 	bl	80026a6 <I2C_WaitOnTXISFlagUntilTimeout>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e012      	b.n	80024f8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80024d2:	893b      	ldrh	r3, [r7, #8]
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	2200      	movs	r2, #0
 80024e4:	2180      	movs	r1, #128	@ 0x80
 80024e6:	68f8      	ldr	r0, [r7, #12]
 80024e8:	f000 f884 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e000      	b.n	80024f8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	80002000 	.word	0x80002000

08002504 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af02      	add	r7, sp, #8
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	4608      	mov	r0, r1
 800250e:	4611      	mov	r1, r2
 8002510:	461a      	mov	r2, r3
 8002512:	4603      	mov	r3, r0
 8002514:	817b      	strh	r3, [r7, #10]
 8002516:	460b      	mov	r3, r1
 8002518:	813b      	strh	r3, [r7, #8]
 800251a:	4613      	mov	r3, r2
 800251c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800251e:	88fb      	ldrh	r3, [r7, #6]
 8002520:	b2da      	uxtb	r2, r3
 8002522:	8979      	ldrh	r1, [r7, #10]
 8002524:	4b20      	ldr	r3, [pc, #128]	@ (80025a8 <I2C_RequestMemoryRead+0xa4>)
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	2300      	movs	r3, #0
 800252a:	68f8      	ldr	r0, [r7, #12]
 800252c:	f000 fa26 	bl	800297c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002530:	69fa      	ldr	r2, [r7, #28]
 8002532:	69b9      	ldr	r1, [r7, #24]
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f000 f8b6 	bl	80026a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e02c      	b.n	800259e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002544:	88fb      	ldrh	r3, [r7, #6]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d105      	bne.n	8002556 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800254a:	893b      	ldrh	r3, [r7, #8]
 800254c:	b2da      	uxtb	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	629a      	str	r2, [r3, #40]	@ 0x28
 8002554:	e015      	b.n	8002582 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002556:	893b      	ldrh	r3, [r7, #8]
 8002558:	0a1b      	lsrs	r3, r3, #8
 800255a:	b29b      	uxth	r3, r3
 800255c:	b2da      	uxtb	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002564:	69fa      	ldr	r2, [r7, #28]
 8002566:	69b9      	ldr	r1, [r7, #24]
 8002568:	68f8      	ldr	r0, [r7, #12]
 800256a:	f000 f89c 	bl	80026a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e012      	b.n	800259e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002578:	893b      	ldrh	r3, [r7, #8]
 800257a:	b2da      	uxtb	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	2200      	movs	r2, #0
 800258a:	2140      	movs	r1, #64	@ 0x40
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f000 f831 	bl	80025f4 <I2C_WaitOnFlagUntilTimeout>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e000      	b.n	800259e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	80002000 	.word	0x80002000

080025ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d103      	bne.n	80025ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2200      	movs	r2, #0
 80025c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	f003 0301 	and.w	r3, r3, #1
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d007      	beq.n	80025e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	699a      	ldr	r2, [r3, #24]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0201 	orr.w	r2, r2, #1
 80025e6:	619a      	str	r2, [r3, #24]
  }
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	603b      	str	r3, [r7, #0]
 8002600:	4613      	mov	r3, r2
 8002602:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002604:	e03b      	b.n	800267e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	6839      	ldr	r1, [r7, #0]
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f000 f8d6 	bl	80027bc <I2C_IsErrorOccurred>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e041      	b.n	800269e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002620:	d02d      	beq.n	800267e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002622:	f7ff f8f1 	bl	8001808 <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	683a      	ldr	r2, [r7, #0]
 800262e:	429a      	cmp	r2, r3
 8002630:	d302      	bcc.n	8002638 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d122      	bne.n	800267e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	699a      	ldr	r2, [r3, #24]
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	4013      	ands	r3, r2
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	429a      	cmp	r2, r3
 8002646:	bf0c      	ite	eq
 8002648:	2301      	moveq	r3, #1
 800264a:	2300      	movne	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	461a      	mov	r2, r3
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	429a      	cmp	r2, r3
 8002654:	d113      	bne.n	800267e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265a:	f043 0220 	orr.w	r2, r3, #32
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2220      	movs	r2, #32
 8002666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e00f      	b.n	800269e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	699a      	ldr	r2, [r3, #24]
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	4013      	ands	r3, r2
 8002688:	68ba      	ldr	r2, [r7, #8]
 800268a:	429a      	cmp	r2, r3
 800268c:	bf0c      	ite	eq
 800268e:	2301      	moveq	r3, #1
 8002690:	2300      	movne	r3, #0
 8002692:	b2db      	uxtb	r3, r3
 8002694:	461a      	mov	r2, r3
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	429a      	cmp	r2, r3
 800269a:	d0b4      	beq.n	8002606 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b084      	sub	sp, #16
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	60f8      	str	r0, [r7, #12]
 80026ae:	60b9      	str	r1, [r7, #8]
 80026b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80026b2:	e033      	b.n	800271c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	68b9      	ldr	r1, [r7, #8]
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 f87f 	bl	80027bc <I2C_IsErrorOccurred>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e031      	b.n	800272c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ce:	d025      	beq.n	800271c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026d0:	f7ff f89a 	bl	8001808 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d302      	bcc.n	80026e6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d11a      	bne.n	800271c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d013      	beq.n	800271c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f8:	f043 0220 	orr.w	r2, r3, #32
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2220      	movs	r2, #32
 8002704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e007      	b.n	800272c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b02      	cmp	r3, #2
 8002728:	d1c4      	bne.n	80026b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002740:	e02f      	b.n	80027a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	68b9      	ldr	r1, [r7, #8]
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f000 f838 	bl	80027bc <I2C_IsErrorOccurred>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e02d      	b.n	80027b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002756:	f7ff f857 	bl	8001808 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	68ba      	ldr	r2, [r7, #8]
 8002762:	429a      	cmp	r2, r3
 8002764:	d302      	bcc.n	800276c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d11a      	bne.n	80027a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f003 0320 	and.w	r3, r3, #32
 8002776:	2b20      	cmp	r3, #32
 8002778:	d013      	beq.n	80027a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277e:	f043 0220 	orr.w	r2, r3, #32
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2220      	movs	r2, #32
 800278a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e007      	b.n	80027b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	f003 0320 	and.w	r3, r3, #32
 80027ac:	2b20      	cmp	r3, #32
 80027ae:	d1c8      	bne.n	8002742 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
	...

080027bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08a      	sub	sp, #40	@ 0x28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c8:	2300      	movs	r3, #0
 80027ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80027d6:	2300      	movs	r3, #0
 80027d8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	f003 0310 	and.w	r3, r3, #16
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d068      	beq.n	80028ba <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2210      	movs	r2, #16
 80027ee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027f0:	e049      	b.n	8002886 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f8:	d045      	beq.n	8002886 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80027fa:	f7ff f805 	bl	8001808 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	68ba      	ldr	r2, [r7, #8]
 8002806:	429a      	cmp	r2, r3
 8002808:	d302      	bcc.n	8002810 <I2C_IsErrorOccurred+0x54>
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d13a      	bne.n	8002886 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800281a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002822:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800282e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002832:	d121      	bne.n	8002878 <I2C_IsErrorOccurred+0xbc>
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800283a:	d01d      	beq.n	8002878 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800283c:	7cfb      	ldrb	r3, [r7, #19]
 800283e:	2b20      	cmp	r3, #32
 8002840:	d01a      	beq.n	8002878 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002850:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002852:	f7fe ffd9 	bl	8001808 <HAL_GetTick>
 8002856:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002858:	e00e      	b.n	8002878 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800285a:	f7fe ffd5 	bl	8001808 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b19      	cmp	r3, #25
 8002866:	d907      	bls.n	8002878 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002868:	6a3b      	ldr	r3, [r7, #32]
 800286a:	f043 0320 	orr.w	r3, r3, #32
 800286e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002876:	e006      	b.n	8002886 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	f003 0320 	and.w	r3, r3, #32
 8002882:	2b20      	cmp	r3, #32
 8002884:	d1e9      	bne.n	800285a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	f003 0320 	and.w	r3, r3, #32
 8002890:	2b20      	cmp	r3, #32
 8002892:	d003      	beq.n	800289c <I2C_IsErrorOccurred+0xe0>
 8002894:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0aa      	beq.n	80027f2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800289c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d103      	bne.n	80028ac <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2220      	movs	r2, #32
 80028aa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80028ac:	6a3b      	ldr	r3, [r7, #32]
 80028ae:	f043 0304 	orr.w	r3, r3, #4
 80028b2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00b      	beq.n	80028e4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80028cc:	6a3b      	ldr	r3, [r7, #32]
 80028ce:	f043 0301 	orr.w	r3, r3, #1
 80028d2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80028dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00b      	beq.n	8002906 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80028ee:	6a3b      	ldr	r3, [r7, #32]
 80028f0:	f043 0308 	orr.w	r3, r3, #8
 80028f4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00b      	beq.n	8002928 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002910:	6a3b      	ldr	r3, [r7, #32]
 8002912:	f043 0302 	orr.w	r3, r3, #2
 8002916:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002920:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002928:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800292c:	2b00      	cmp	r3, #0
 800292e:	d01c      	beq.n	800296a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f7ff fe3b 	bl	80025ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6859      	ldr	r1, [r3, #4]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	4b0d      	ldr	r3, [pc, #52]	@ (8002978 <I2C_IsErrorOccurred+0x1bc>)
 8002942:	400b      	ands	r3, r1
 8002944:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800294a:	6a3b      	ldr	r3, [r7, #32]
 800294c:	431a      	orrs	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2220      	movs	r2, #32
 8002956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800296a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800296e:	4618      	mov	r0, r3
 8002970:	3728      	adds	r7, #40	@ 0x28
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	fe00e800 	.word	0xfe00e800

0800297c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800297c:	b480      	push	{r7}
 800297e:	b087      	sub	sp, #28
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	607b      	str	r3, [r7, #4]
 8002986:	460b      	mov	r3, r1
 8002988:	817b      	strh	r3, [r7, #10]
 800298a:	4613      	mov	r3, r2
 800298c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800298e:	897b      	ldrh	r3, [r7, #10]
 8002990:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002994:	7a7b      	ldrb	r3, [r7, #9]
 8002996:	041b      	lsls	r3, r3, #16
 8002998:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800299c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80029a2:	6a3b      	ldr	r3, [r7, #32]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029aa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	6a3b      	ldr	r3, [r7, #32]
 80029b4:	0d5b      	lsrs	r3, r3, #21
 80029b6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80029ba:	4b08      	ldr	r3, [pc, #32]	@ (80029dc <I2C_TransferConfig+0x60>)
 80029bc:	430b      	orrs	r3, r1
 80029be:	43db      	mvns	r3, r3
 80029c0:	ea02 0103 	and.w	r1, r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	430a      	orrs	r2, r1
 80029cc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80029ce:	bf00      	nop
 80029d0:	371c      	adds	r7, #28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	03ff63ff 	.word	0x03ff63ff

080029e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b20      	cmp	r3, #32
 80029f4:	d138      	bne.n	8002a68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d101      	bne.n	8002a04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002a00:	2302      	movs	r3, #2
 8002a02:	e032      	b.n	8002a6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2224      	movs	r2, #36	@ 0x24
 8002a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 0201 	bic.w	r2, r2, #1
 8002a22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6819      	ldr	r1, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	683a      	ldr	r2, [r7, #0]
 8002a40:	430a      	orrs	r2, r1
 8002a42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 0201 	orr.w	r2, r2, #1
 8002a52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2220      	movs	r2, #32
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	e000      	b.n	8002a6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002a68:	2302      	movs	r3, #2
  }
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr

08002a76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a76:	b480      	push	{r7}
 8002a78:	b085      	sub	sp, #20
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
 8002a7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	2b20      	cmp	r3, #32
 8002a8a:	d139      	bne.n	8002b00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d101      	bne.n	8002a9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e033      	b.n	8002b02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2224      	movs	r2, #36	@ 0x24
 8002aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0201 	bic.w	r2, r2, #1
 8002ab8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002ac8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	021b      	lsls	r3, r3, #8
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f042 0201 	orr.w	r2, r2, #1
 8002aea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2220      	movs	r2, #32
 8002af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002afc:	2300      	movs	r3, #0
 8002afe:	e000      	b.n	8002b02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002b00:	2302      	movs	r3, #2
  }
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3714      	adds	r7, #20
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
	...

08002b10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b1c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b20:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d102      	bne.n	8002b36 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	f000 bff4 	b.w	8003b1e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b3a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f000 816d 	beq.w	8002e26 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002b4c:	4bb4      	ldr	r3, [pc, #720]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f003 030c 	and.w	r3, r3, #12
 8002b54:	2b04      	cmp	r3, #4
 8002b56:	d00c      	beq.n	8002b72 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b58:	4bb1      	ldr	r3, [pc, #708]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f003 030c 	and.w	r3, r3, #12
 8002b60:	2b08      	cmp	r3, #8
 8002b62:	d157      	bne.n	8002c14 <HAL_RCC_OscConfig+0x104>
 8002b64:	4bae      	ldr	r3, [pc, #696]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b70:	d150      	bne.n	8002c14 <HAL_RCC_OscConfig+0x104>
 8002b72:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b76:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002b7e:	fa93 f3a3 	rbit	r3, r3
 8002b82:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b86:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b8a:	fab3 f383 	clz	r3, r3
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b92:	d802      	bhi.n	8002b9a <HAL_RCC_OscConfig+0x8a>
 8002b94:	4ba2      	ldr	r3, [pc, #648]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	e015      	b.n	8002bc6 <HAL_RCC_OscConfig+0xb6>
 8002b9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b9e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002ba6:	fa93 f3a3 	rbit	r3, r3
 8002baa:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002bae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bb2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002bb6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002bba:	fa93 f3a3 	rbit	r3, r3
 8002bbe:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002bc2:	4b97      	ldr	r3, [pc, #604]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002bca:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002bce:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002bd2:	fa92 f2a2 	rbit	r2, r2
 8002bd6:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002bda:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002bde:	fab2 f282 	clz	r2, r2
 8002be2:	b2d2      	uxtb	r2, r2
 8002be4:	f042 0220 	orr.w	r2, r2, #32
 8002be8:	b2d2      	uxtb	r2, r2
 8002bea:	f002 021f 	and.w	r2, r2, #31
 8002bee:	2101      	movs	r1, #1
 8002bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f000 8114 	beq.w	8002e24 <HAL_RCC_OscConfig+0x314>
 8002bfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f040 810b 	bne.w	8002e24 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	f000 bf85 	b.w	8003b1e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c18:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c24:	d106      	bne.n	8002c34 <HAL_RCC_OscConfig+0x124>
 8002c26:	4b7e      	ldr	r3, [pc, #504]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a7d      	ldr	r2, [pc, #500]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c30:	6013      	str	r3, [r2, #0]
 8002c32:	e036      	b.n	8002ca2 <HAL_RCC_OscConfig+0x192>
 8002c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10c      	bne.n	8002c5e <HAL_RCC_OscConfig+0x14e>
 8002c44:	4b76      	ldr	r3, [pc, #472]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a75      	ldr	r2, [pc, #468]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c4e:	6013      	str	r3, [r2, #0]
 8002c50:	4b73      	ldr	r3, [pc, #460]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a72      	ldr	r2, [pc, #456]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c5a:	6013      	str	r3, [r2, #0]
 8002c5c:	e021      	b.n	8002ca2 <HAL_RCC_OscConfig+0x192>
 8002c5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c6e:	d10c      	bne.n	8002c8a <HAL_RCC_OscConfig+0x17a>
 8002c70:	4b6b      	ldr	r3, [pc, #428]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a6a      	ldr	r2, [pc, #424]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c76:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c7a:	6013      	str	r3, [r2, #0]
 8002c7c:	4b68      	ldr	r3, [pc, #416]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a67      	ldr	r2, [pc, #412]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c86:	6013      	str	r3, [r2, #0]
 8002c88:	e00b      	b.n	8002ca2 <HAL_RCC_OscConfig+0x192>
 8002c8a:	4b65      	ldr	r3, [pc, #404]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a64      	ldr	r2, [pc, #400]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c94:	6013      	str	r3, [r2, #0]
 8002c96:	4b62      	ldr	r3, [pc, #392]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a61      	ldr	r2, [pc, #388]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002c9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ca0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ca2:	4b5f      	ldr	r3, [pc, #380]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca6:	f023 020f 	bic.w	r2, r3, #15
 8002caa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	495a      	ldr	r1, [pc, #360]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d054      	beq.n	8002d76 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ccc:	f7fe fd9c 	bl	8001808 <HAL_GetTick>
 8002cd0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd4:	e00a      	b.n	8002cec <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cd6:	f7fe fd97 	bl	8001808 <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b64      	cmp	r3, #100	@ 0x64
 8002ce4:	d902      	bls.n	8002cec <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	f000 bf19 	b.w	8003b1e <HAL_RCC_OscConfig+0x100e>
 8002cec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cf0:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002cf8:	fa93 f3a3 	rbit	r3, r3
 8002cfc:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002d00:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d04:	fab3 f383 	clz	r3, r3
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d0c:	d802      	bhi.n	8002d14 <HAL_RCC_OscConfig+0x204>
 8002d0e:	4b44      	ldr	r3, [pc, #272]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	e015      	b.n	8002d40 <HAL_RCC_OscConfig+0x230>
 8002d14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d18:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002d20:	fa93 f3a3 	rbit	r3, r3
 8002d24:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002d28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d2c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002d30:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002d3c:	4b38      	ldr	r3, [pc, #224]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d40:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d44:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002d48:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002d4c:	fa92 f2a2 	rbit	r2, r2
 8002d50:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002d54:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002d58:	fab2 f282 	clz	r2, r2
 8002d5c:	b2d2      	uxtb	r2, r2
 8002d5e:	f042 0220 	orr.w	r2, r2, #32
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	f002 021f 	and.w	r2, r2, #31
 8002d68:	2101      	movs	r1, #1
 8002d6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d6e:	4013      	ands	r3, r2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0b0      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x1c6>
 8002d74:	e057      	b.n	8002e26 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d76:	f7fe fd47 	bl	8001808 <HAL_GetTick>
 8002d7a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d7e:	e00a      	b.n	8002d96 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d80:	f7fe fd42 	bl	8001808 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	2b64      	cmp	r3, #100	@ 0x64
 8002d8e:	d902      	bls.n	8002d96 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	f000 bec4 	b.w	8003b1e <HAL_RCC_OscConfig+0x100e>
 8002d96:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d9a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002da2:	fa93 f3a3 	rbit	r3, r3
 8002da6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002daa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dae:	fab3 f383 	clz	r3, r3
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002db6:	d802      	bhi.n	8002dbe <HAL_RCC_OscConfig+0x2ae>
 8002db8:	4b19      	ldr	r3, [pc, #100]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	e015      	b.n	8002dea <HAL_RCC_OscConfig+0x2da>
 8002dbe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dc2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002dca:	fa93 f3a3 	rbit	r3, r3
 8002dce:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002dd2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dd6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002dda:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002dde:	fa93 f3a3 	rbit	r3, r3
 8002de2:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002de6:	4b0e      	ldr	r3, [pc, #56]	@ (8002e20 <HAL_RCC_OscConfig+0x310>)
 8002de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002dee:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002df2:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002df6:	fa92 f2a2 	rbit	r2, r2
 8002dfa:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002dfe:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002e02:	fab2 f282 	clz	r2, r2
 8002e06:	b2d2      	uxtb	r2, r2
 8002e08:	f042 0220 	orr.w	r2, r2, #32
 8002e0c:	b2d2      	uxtb	r2, r2
 8002e0e:	f002 021f 	and.w	r2, r2, #31
 8002e12:	2101      	movs	r1, #1
 8002e14:	fa01 f202 	lsl.w	r2, r1, r2
 8002e18:	4013      	ands	r3, r2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1b0      	bne.n	8002d80 <HAL_RCC_OscConfig+0x270>
 8002e1e:	e002      	b.n	8002e26 <HAL_RCC_OscConfig+0x316>
 8002e20:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f000 816c 	beq.w	8003114 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002e3c:	4bcc      	ldr	r3, [pc, #816]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f003 030c 	and.w	r3, r3, #12
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00b      	beq.n	8002e60 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002e48:	4bc9      	ldr	r3, [pc, #804]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 030c 	and.w	r3, r3, #12
 8002e50:	2b08      	cmp	r3, #8
 8002e52:	d16d      	bne.n	8002f30 <HAL_RCC_OscConfig+0x420>
 8002e54:	4bc6      	ldr	r3, [pc, #792]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d167      	bne.n	8002f30 <HAL_RCC_OscConfig+0x420>
 8002e60:	2302      	movs	r3, #2
 8002e62:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e66:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002e6a:	fa93 f3a3 	rbit	r3, r3
 8002e6e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002e72:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e76:	fab3 f383 	clz	r3, r3
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e7e:	d802      	bhi.n	8002e86 <HAL_RCC_OscConfig+0x376>
 8002e80:	4bbb      	ldr	r3, [pc, #748]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	e013      	b.n	8002eae <HAL_RCC_OscConfig+0x39e>
 8002e86:	2302      	movs	r3, #2
 8002e88:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002e90:	fa93 f3a3 	rbit	r3, r3
 8002e94:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002e98:	2302      	movs	r3, #2
 8002e9a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002e9e:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002ea2:	fa93 f3a3 	rbit	r3, r3
 8002ea6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002eaa:	4bb1      	ldr	r3, [pc, #708]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8002eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eae:	2202      	movs	r2, #2
 8002eb0:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002eb4:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002eb8:	fa92 f2a2 	rbit	r2, r2
 8002ebc:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002ec0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002ec4:	fab2 f282 	clz	r2, r2
 8002ec8:	b2d2      	uxtb	r2, r2
 8002eca:	f042 0220 	orr.w	r2, r2, #32
 8002ece:	b2d2      	uxtb	r2, r2
 8002ed0:	f002 021f 	and.w	r2, r2, #31
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d00a      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x3e6>
 8002ee0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d002      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	f000 be14 	b.w	8003b1e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ef6:	4b9e      	ldr	r3, [pc, #632]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002efe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	21f8      	movs	r1, #248	@ 0xf8
 8002f0c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f10:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002f14:	fa91 f1a1 	rbit	r1, r1
 8002f18:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002f1c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002f20:	fab1 f181 	clz	r1, r1
 8002f24:	b2c9      	uxtb	r1, r1
 8002f26:	408b      	lsls	r3, r1
 8002f28:	4991      	ldr	r1, [pc, #580]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f2e:	e0f1      	b.n	8003114 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f34:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f000 8083 	beq.w	8003048 <HAL_RCC_OscConfig+0x538>
 8002f42:	2301      	movs	r3, #1
 8002f44:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f48:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002f4c:	fa93 f3a3 	rbit	r3, r3
 8002f50:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002f54:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f58:	fab3 f383 	clz	r3, r3
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f62:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	461a      	mov	r2, r3
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f6e:	f7fe fc4b 	bl	8001808 <HAL_GetTick>
 8002f72:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f76:	e00a      	b.n	8002f8e <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f78:	f7fe fc46 	bl	8001808 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d902      	bls.n	8002f8e <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	f000 bdc8 	b.w	8003b1e <HAL_RCC_OscConfig+0x100e>
 8002f8e:	2302      	movs	r3, #2
 8002f90:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f94:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002f98:	fa93 f3a3 	rbit	r3, r3
 8002f9c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002fa0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fa4:	fab3 f383 	clz	r3, r3
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fac:	d802      	bhi.n	8002fb4 <HAL_RCC_OscConfig+0x4a4>
 8002fae:	4b70      	ldr	r3, [pc, #448]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	e013      	b.n	8002fdc <HAL_RCC_OscConfig+0x4cc>
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fba:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002fbe:	fa93 f3a3 	rbit	r3, r3
 8002fc2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002fcc:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002fd0:	fa93 f3a3 	rbit	r3, r3
 8002fd4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002fd8:	4b65      	ldr	r3, [pc, #404]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8002fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fdc:	2202      	movs	r2, #2
 8002fde:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002fe2:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002fe6:	fa92 f2a2 	rbit	r2, r2
 8002fea:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002fee:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002ff2:	fab2 f282 	clz	r2, r2
 8002ff6:	b2d2      	uxtb	r2, r2
 8002ff8:	f042 0220 	orr.w	r2, r2, #32
 8002ffc:	b2d2      	uxtb	r2, r2
 8002ffe:	f002 021f 	and.w	r2, r2, #31
 8003002:	2101      	movs	r1, #1
 8003004:	fa01 f202 	lsl.w	r2, r1, r2
 8003008:	4013      	ands	r3, r2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0b4      	beq.n	8002f78 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800300e:	4b58      	ldr	r3, [pc, #352]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003016:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800301a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	21f8      	movs	r1, #248	@ 0xf8
 8003024:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003028:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800302c:	fa91 f1a1 	rbit	r1, r1
 8003030:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003034:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003038:	fab1 f181 	clz	r1, r1
 800303c:	b2c9      	uxtb	r1, r1
 800303e:	408b      	lsls	r3, r1
 8003040:	494b      	ldr	r1, [pc, #300]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 8003042:	4313      	orrs	r3, r2
 8003044:	600b      	str	r3, [r1, #0]
 8003046:	e065      	b.n	8003114 <HAL_RCC_OscConfig+0x604>
 8003048:	2301      	movs	r3, #1
 800304a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003052:	fa93 f3a3 	rbit	r3, r3
 8003056:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800305a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800305e:	fab3 f383 	clz	r3, r3
 8003062:	b2db      	uxtb	r3, r3
 8003064:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003068:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	461a      	mov	r2, r3
 8003070:	2300      	movs	r3, #0
 8003072:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003074:	f7fe fbc8 	bl	8001808 <HAL_GetTick>
 8003078:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800307c:	e00a      	b.n	8003094 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800307e:	f7fe fbc3 	bl	8001808 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d902      	bls.n	8003094 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	f000 bd45 	b.w	8003b1e <HAL_RCC_OscConfig+0x100e>
 8003094:	2302      	movs	r3, #2
 8003096:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800309e:	fa93 f3a3 	rbit	r3, r3
 80030a2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80030a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030aa:	fab3 f383 	clz	r3, r3
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80030b2:	d802      	bhi.n	80030ba <HAL_RCC_OscConfig+0x5aa>
 80030b4:	4b2e      	ldr	r3, [pc, #184]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	e013      	b.n	80030e2 <HAL_RCC_OscConfig+0x5d2>
 80030ba:	2302      	movs	r3, #2
 80030bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80030c4:	fa93 f3a3 	rbit	r3, r3
 80030c8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80030cc:	2302      	movs	r3, #2
 80030ce:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80030d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80030d6:	fa93 f3a3 	rbit	r3, r3
 80030da:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80030de:	4b24      	ldr	r3, [pc, #144]	@ (8003170 <HAL_RCC_OscConfig+0x660>)
 80030e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e2:	2202      	movs	r2, #2
 80030e4:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80030e8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80030ec:	fa92 f2a2 	rbit	r2, r2
 80030f0:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80030f4:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80030f8:	fab2 f282 	clz	r2, r2
 80030fc:	b2d2      	uxtb	r2, r2
 80030fe:	f042 0220 	orr.w	r2, r2, #32
 8003102:	b2d2      	uxtb	r2, r2
 8003104:	f002 021f 	and.w	r2, r2, #31
 8003108:	2101      	movs	r1, #1
 800310a:	fa01 f202 	lsl.w	r2, r1, r2
 800310e:	4013      	ands	r3, r2
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1b4      	bne.n	800307e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003114:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003118:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0308 	and.w	r3, r3, #8
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 8115 	beq.w	8003354 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800312a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800312e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d07e      	beq.n	8003238 <HAL_RCC_OscConfig+0x728>
 800313a:	2301      	movs	r3, #1
 800313c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003140:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003144:	fa93 f3a3 	rbit	r3, r3
 8003148:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800314c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003150:	fab3 f383 	clz	r3, r3
 8003154:	b2db      	uxtb	r3, r3
 8003156:	461a      	mov	r2, r3
 8003158:	4b06      	ldr	r3, [pc, #24]	@ (8003174 <HAL_RCC_OscConfig+0x664>)
 800315a:	4413      	add	r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	461a      	mov	r2, r3
 8003160:	2301      	movs	r3, #1
 8003162:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003164:	f7fe fb50 	bl	8001808 <HAL_GetTick>
 8003168:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800316c:	e00f      	b.n	800318e <HAL_RCC_OscConfig+0x67e>
 800316e:	bf00      	nop
 8003170:	40021000 	.word	0x40021000
 8003174:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003178:	f7fe fb46 	bl	8001808 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	2b02      	cmp	r3, #2
 8003186:	d902      	bls.n	800318e <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	f000 bcc8 	b.w	8003b1e <HAL_RCC_OscConfig+0x100e>
 800318e:	2302      	movs	r3, #2
 8003190:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003194:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003198:	fa93 f3a3 	rbit	r3, r3
 800319c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80031a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80031a8:	2202      	movs	r2, #2
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	fa93 f2a3 	rbit	r2, r3
 80031ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80031cc:	2202      	movs	r2, #2
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	fa93 f2a3 	rbit	r2, r3
 80031de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80031e6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031e8:	4bb0      	ldr	r3, [pc, #704]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 80031ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80031f4:	2102      	movs	r1, #2
 80031f6:	6019      	str	r1, [r3, #0]
 80031f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031fc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	fa93 f1a3 	rbit	r1, r3
 8003206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800320a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800320e:	6019      	str	r1, [r3, #0]
  return result;
 8003210:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003214:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	fab3 f383 	clz	r3, r3
 800321e:	b2db      	uxtb	r3, r3
 8003220:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003224:	b2db      	uxtb	r3, r3
 8003226:	f003 031f 	and.w	r3, r3, #31
 800322a:	2101      	movs	r1, #1
 800322c:	fa01 f303 	lsl.w	r3, r1, r3
 8003230:	4013      	ands	r3, r2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d0a0      	beq.n	8003178 <HAL_RCC_OscConfig+0x668>
 8003236:	e08d      	b.n	8003354 <HAL_RCC_OscConfig+0x844>
 8003238:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800323c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003240:	2201      	movs	r2, #1
 8003242:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003248:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	fa93 f2a3 	rbit	r2, r3
 8003252:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003256:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800325a:	601a      	str	r2, [r3, #0]
  return result;
 800325c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003260:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003264:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003266:	fab3 f383 	clz	r3, r3
 800326a:	b2db      	uxtb	r3, r3
 800326c:	461a      	mov	r2, r3
 800326e:	4b90      	ldr	r3, [pc, #576]	@ (80034b0 <HAL_RCC_OscConfig+0x9a0>)
 8003270:	4413      	add	r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	461a      	mov	r2, r3
 8003276:	2300      	movs	r3, #0
 8003278:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800327a:	f7fe fac5 	bl	8001808 <HAL_GetTick>
 800327e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003282:	e00a      	b.n	800329a <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003284:	f7fe fac0 	bl	8001808 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	2b02      	cmp	r3, #2
 8003292:	d902      	bls.n	800329a <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	f000 bc42 	b.w	8003b1e <HAL_RCC_OscConfig+0x100e>
 800329a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800329e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80032a2:	2202      	movs	r2, #2
 80032a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032aa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	fa93 f2a3 	rbit	r2, r3
 80032b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032b8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80032bc:	601a      	str	r2, [r3, #0]
 80032be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032c2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80032c6:	2202      	movs	r2, #2
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ce:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	fa93 f2a3 	rbit	r2, r3
 80032d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032dc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80032ea:	2202      	movs	r2, #2
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	fa93 f2a3 	rbit	r2, r3
 80032fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003300:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003304:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003306:	4b69      	ldr	r3, [pc, #420]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003308:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800330a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800330e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003312:	2102      	movs	r1, #2
 8003314:	6019      	str	r1, [r3, #0]
 8003316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800331a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	fa93 f1a3 	rbit	r1, r3
 8003324:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003328:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800332c:	6019      	str	r1, [r3, #0]
  return result;
 800332e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003332:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	fab3 f383 	clz	r3, r3
 800333c:	b2db      	uxtb	r3, r3
 800333e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003342:	b2db      	uxtb	r3, r3
 8003344:	f003 031f 	and.w	r3, r3, #31
 8003348:	2101      	movs	r1, #1
 800334a:	fa01 f303 	lsl.w	r3, r1, r3
 800334e:	4013      	ands	r3, r2
 8003350:	2b00      	cmp	r3, #0
 8003352:	d197      	bne.n	8003284 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003358:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0304 	and.w	r3, r3, #4
 8003364:	2b00      	cmp	r3, #0
 8003366:	f000 819e 	beq.w	80036a6 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800336a:	2300      	movs	r3, #0
 800336c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003370:	4b4e      	ldr	r3, [pc, #312]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003372:	69db      	ldr	r3, [r3, #28]
 8003374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d116      	bne.n	80033aa <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800337c:	4b4b      	ldr	r3, [pc, #300]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 800337e:	69db      	ldr	r3, [r3, #28]
 8003380:	4a4a      	ldr	r2, [pc, #296]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003386:	61d3      	str	r3, [r2, #28]
 8003388:	4b48      	ldr	r3, [pc, #288]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 800338a:	69db      	ldr	r3, [r3, #28]
 800338c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003390:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003394:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003398:	601a      	str	r2, [r3, #0]
 800339a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800339e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80033a2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80033a4:	2301      	movs	r3, #1
 80033a6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033aa:	4b42      	ldr	r3, [pc, #264]	@ (80034b4 <HAL_RCC_OscConfig+0x9a4>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d11a      	bne.n	80033ec <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033b6:	4b3f      	ldr	r3, [pc, #252]	@ (80034b4 <HAL_RCC_OscConfig+0x9a4>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a3e      	ldr	r2, [pc, #248]	@ (80034b4 <HAL_RCC_OscConfig+0x9a4>)
 80033bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033c2:	f7fe fa21 	bl	8001808 <HAL_GetTick>
 80033c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ca:	e009      	b.n	80033e0 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033cc:	f7fe fa1c 	bl	8001808 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b64      	cmp	r3, #100	@ 0x64
 80033da:	d901      	bls.n	80033e0 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e39e      	b.n	8003b1e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e0:	4b34      	ldr	r3, [pc, #208]	@ (80034b4 <HAL_RCC_OscConfig+0x9a4>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d0ef      	beq.n	80033cc <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d106      	bne.n	800340a <HAL_RCC_OscConfig+0x8fa>
 80033fc:	4b2b      	ldr	r3, [pc, #172]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	4a2a      	ldr	r2, [pc, #168]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003402:	f043 0301 	orr.w	r3, r3, #1
 8003406:	6213      	str	r3, [r2, #32]
 8003408:	e035      	b.n	8003476 <HAL_RCC_OscConfig+0x966>
 800340a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800340e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10c      	bne.n	8003434 <HAL_RCC_OscConfig+0x924>
 800341a:	4b24      	ldr	r3, [pc, #144]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	4a23      	ldr	r2, [pc, #140]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003420:	f023 0301 	bic.w	r3, r3, #1
 8003424:	6213      	str	r3, [r2, #32]
 8003426:	4b21      	ldr	r3, [pc, #132]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	4a20      	ldr	r2, [pc, #128]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 800342c:	f023 0304 	bic.w	r3, r3, #4
 8003430:	6213      	str	r3, [r2, #32]
 8003432:	e020      	b.n	8003476 <HAL_RCC_OscConfig+0x966>
 8003434:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003438:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	2b05      	cmp	r3, #5
 8003442:	d10c      	bne.n	800345e <HAL_RCC_OscConfig+0x94e>
 8003444:	4b19      	ldr	r3, [pc, #100]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	4a18      	ldr	r2, [pc, #96]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 800344a:	f043 0304 	orr.w	r3, r3, #4
 800344e:	6213      	str	r3, [r2, #32]
 8003450:	4b16      	ldr	r3, [pc, #88]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003452:	6a1b      	ldr	r3, [r3, #32]
 8003454:	4a15      	ldr	r2, [pc, #84]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003456:	f043 0301 	orr.w	r3, r3, #1
 800345a:	6213      	str	r3, [r2, #32]
 800345c:	e00b      	b.n	8003476 <HAL_RCC_OscConfig+0x966>
 800345e:	4b13      	ldr	r3, [pc, #76]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	4a12      	ldr	r2, [pc, #72]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003464:	f023 0301 	bic.w	r3, r3, #1
 8003468:	6213      	str	r3, [r2, #32]
 800346a:	4b10      	ldr	r3, [pc, #64]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	4a0f      	ldr	r2, [pc, #60]	@ (80034ac <HAL_RCC_OscConfig+0x99c>)
 8003470:	f023 0304 	bic.w	r3, r3, #4
 8003474:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003476:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800347a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 8087 	beq.w	8003596 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003488:	f7fe f9be 	bl	8001808 <HAL_GetTick>
 800348c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003490:	e012      	b.n	80034b8 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003492:	f7fe f9b9 	bl	8001808 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d908      	bls.n	80034b8 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e339      	b.n	8003b1e <HAL_RCC_OscConfig+0x100e>
 80034aa:	bf00      	nop
 80034ac:	40021000 	.word	0x40021000
 80034b0:	10908120 	.word	0x10908120
 80034b4:	40007000 	.word	0x40007000
 80034b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034bc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80034c0:	2202      	movs	r2, #2
 80034c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	fa93 f2a3 	rbit	r2, r3
 80034d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034d6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034e0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80034e4:	2202      	movs	r2, #2
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ec:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	fa93 f2a3 	rbit	r2, r3
 80034f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034fa:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80034fe:	601a      	str	r2, [r3, #0]
  return result;
 8003500:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003504:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003508:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800350a:	fab3 f383 	clz	r3, r3
 800350e:	b2db      	uxtb	r3, r3
 8003510:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d102      	bne.n	8003520 <HAL_RCC_OscConfig+0xa10>
 800351a:	4b98      	ldr	r3, [pc, #608]	@ (800377c <HAL_RCC_OscConfig+0xc6c>)
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	e013      	b.n	8003548 <HAL_RCC_OscConfig+0xa38>
 8003520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003524:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003528:	2202      	movs	r2, #2
 800352a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003530:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	fa93 f2a3 	rbit	r2, r3
 800353a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800353e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	4b8d      	ldr	r3, [pc, #564]	@ (800377c <HAL_RCC_OscConfig+0xc6c>)
 8003546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003548:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800354c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003550:	2102      	movs	r1, #2
 8003552:	6011      	str	r1, [r2, #0]
 8003554:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003558:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800355c:	6812      	ldr	r2, [r2, #0]
 800355e:	fa92 f1a2 	rbit	r1, r2
 8003562:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003566:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800356a:	6011      	str	r1, [r2, #0]
  return result;
 800356c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003570:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	fab2 f282 	clz	r2, r2
 800357a:	b2d2      	uxtb	r2, r2
 800357c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003580:	b2d2      	uxtb	r2, r2
 8003582:	f002 021f 	and.w	r2, r2, #31
 8003586:	2101      	movs	r1, #1
 8003588:	fa01 f202 	lsl.w	r2, r1, r2
 800358c:	4013      	ands	r3, r2
 800358e:	2b00      	cmp	r3, #0
 8003590:	f43f af7f 	beq.w	8003492 <HAL_RCC_OscConfig+0x982>
 8003594:	e07d      	b.n	8003692 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003596:	f7fe f937 	bl	8001808 <HAL_GetTick>
 800359a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800359e:	e00b      	b.n	80035b8 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035a0:	f7fe f932 	bl	8001808 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e2b2      	b.n	8003b1e <HAL_RCC_OscConfig+0x100e>
 80035b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035bc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80035c0:	2202      	movs	r2, #2
 80035c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	fa93 f2a3 	rbit	r2, r3
 80035d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035d6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035e0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80035e4:	2202      	movs	r2, #2
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ec:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	fa93 f2a3 	rbit	r2, r3
 80035f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035fa:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80035fe:	601a      	str	r2, [r3, #0]
  return result;
 8003600:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003604:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003608:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800360a:	fab3 f383 	clz	r3, r3
 800360e:	b2db      	uxtb	r3, r3
 8003610:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d102      	bne.n	8003620 <HAL_RCC_OscConfig+0xb10>
 800361a:	4b58      	ldr	r3, [pc, #352]	@ (800377c <HAL_RCC_OscConfig+0xc6c>)
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	e013      	b.n	8003648 <HAL_RCC_OscConfig+0xb38>
 8003620:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003624:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003628:	2202      	movs	r2, #2
 800362a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003630:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	fa93 f2a3 	rbit	r2, r3
 800363a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800363e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003642:	601a      	str	r2, [r3, #0]
 8003644:	4b4d      	ldr	r3, [pc, #308]	@ (800377c <HAL_RCC_OscConfig+0xc6c>)
 8003646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003648:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800364c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003650:	2102      	movs	r1, #2
 8003652:	6011      	str	r1, [r2, #0]
 8003654:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003658:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800365c:	6812      	ldr	r2, [r2, #0]
 800365e:	fa92 f1a2 	rbit	r1, r2
 8003662:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003666:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800366a:	6011      	str	r1, [r2, #0]
  return result;
 800366c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003670:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003674:	6812      	ldr	r2, [r2, #0]
 8003676:	fab2 f282 	clz	r2, r2
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003680:	b2d2      	uxtb	r2, r2
 8003682:	f002 021f 	and.w	r2, r2, #31
 8003686:	2101      	movs	r1, #1
 8003688:	fa01 f202 	lsl.w	r2, r1, r2
 800368c:	4013      	ands	r3, r2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d186      	bne.n	80035a0 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003692:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003696:	2b01      	cmp	r3, #1
 8003698:	d105      	bne.n	80036a6 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800369a:	4b38      	ldr	r3, [pc, #224]	@ (800377c <HAL_RCC_OscConfig+0xc6c>)
 800369c:	69db      	ldr	r3, [r3, #28]
 800369e:	4a37      	ldr	r2, [pc, #220]	@ (800377c <HAL_RCC_OscConfig+0xc6c>)
 80036a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036a4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036aa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 8232 	beq.w	8003b1c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036b8:	4b30      	ldr	r3, [pc, #192]	@ (800377c <HAL_RCC_OscConfig+0xc6c>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f003 030c 	and.w	r3, r3, #12
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	f000 8201 	beq.w	8003ac8 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	69db      	ldr	r3, [r3, #28]
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	f040 8157 	bne.w	8003986 <HAL_RCC_OscConfig+0xe76>
 80036d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036dc:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80036e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80036e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ea:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	fa93 f2a3 	rbit	r2, r3
 80036f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80036fc:	601a      	str	r2, [r3, #0]
  return result;
 80036fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003702:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003706:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003708:	fab3 f383 	clz	r3, r3
 800370c:	b2db      	uxtb	r3, r3
 800370e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003712:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	461a      	mov	r2, r3
 800371a:	2300      	movs	r3, #0
 800371c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371e:	f7fe f873 	bl	8001808 <HAL_GetTick>
 8003722:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003726:	e009      	b.n	800373c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003728:	f7fe f86e 	bl	8001808 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d901      	bls.n	800373c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e1f0      	b.n	8003b1e <HAL_RCC_OscConfig+0x100e>
 800373c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003740:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003744:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003748:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800374e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	fa93 f2a3 	rbit	r2, r3
 8003758:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800375c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003760:	601a      	str	r2, [r3, #0]
  return result;
 8003762:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003766:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800376a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800376c:	fab3 f383 	clz	r3, r3
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b3f      	cmp	r3, #63	@ 0x3f
 8003774:	d804      	bhi.n	8003780 <HAL_RCC_OscConfig+0xc70>
 8003776:	4b01      	ldr	r3, [pc, #4]	@ (800377c <HAL_RCC_OscConfig+0xc6c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	e029      	b.n	80037d0 <HAL_RCC_OscConfig+0xcc0>
 800377c:	40021000 	.word	0x40021000
 8003780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003784:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003788:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800378c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003792:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	fa93 f2a3 	rbit	r2, r3
 800379c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037aa:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80037ae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037b2:	601a      	str	r2, [r3, #0]
 80037b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	fa93 f2a3 	rbit	r2, r3
 80037c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037c6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	4bc3      	ldr	r3, [pc, #780]	@ (8003adc <HAL_RCC_OscConfig+0xfcc>)
 80037ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037d4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80037d8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80037dc:	6011      	str	r1, [r2, #0]
 80037de:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037e2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80037e6:	6812      	ldr	r2, [r2, #0]
 80037e8:	fa92 f1a2 	rbit	r1, r2
 80037ec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037f0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80037f4:	6011      	str	r1, [r2, #0]
  return result;
 80037f6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037fa:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	fab2 f282 	clz	r2, r2
 8003804:	b2d2      	uxtb	r2, r2
 8003806:	f042 0220 	orr.w	r2, r2, #32
 800380a:	b2d2      	uxtb	r2, r2
 800380c:	f002 021f 	and.w	r2, r2, #31
 8003810:	2101      	movs	r1, #1
 8003812:	fa01 f202 	lsl.w	r2, r1, r2
 8003816:	4013      	ands	r3, r2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d185      	bne.n	8003728 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800381c:	4baf      	ldr	r3, [pc, #700]	@ (8003adc <HAL_RCC_OscConfig+0xfcc>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003828:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003830:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003834:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	6a1b      	ldr	r3, [r3, #32]
 800383c:	430b      	orrs	r3, r1
 800383e:	49a7      	ldr	r1, [pc, #668]	@ (8003adc <HAL_RCC_OscConfig+0xfcc>)
 8003840:	4313      	orrs	r3, r2
 8003842:	604b      	str	r3, [r1, #4]
 8003844:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003848:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800384c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003850:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003852:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003856:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	fa93 f2a3 	rbit	r2, r3
 8003860:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003864:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003868:	601a      	str	r2, [r3, #0]
  return result;
 800386a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800386e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003872:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003874:	fab3 f383 	clz	r3, r3
 8003878:	b2db      	uxtb	r3, r3
 800387a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800387e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	461a      	mov	r2, r3
 8003886:	2301      	movs	r3, #1
 8003888:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800388a:	f7fd ffbd 	bl	8001808 <HAL_GetTick>
 800388e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003892:	e009      	b.n	80038a8 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003894:	f7fd ffb8 	bl	8001808 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d901      	bls.n	80038a8 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e13a      	b.n	8003b1e <HAL_RCC_OscConfig+0x100e>
 80038a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ac:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80038b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80038b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ba:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	fa93 f2a3 	rbit	r2, r3
 80038c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038c8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80038cc:	601a      	str	r2, [r3, #0]
  return result;
 80038ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038d2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80038d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038d8:	fab3 f383 	clz	r3, r3
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b3f      	cmp	r3, #63	@ 0x3f
 80038e0:	d802      	bhi.n	80038e8 <HAL_RCC_OscConfig+0xdd8>
 80038e2:	4b7e      	ldr	r3, [pc, #504]	@ (8003adc <HAL_RCC_OscConfig+0xfcc>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	e027      	b.n	8003938 <HAL_RCC_OscConfig+0xe28>
 80038e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ec:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80038f0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80038f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038fa:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	fa93 f2a3 	rbit	r2, r3
 8003904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003908:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800390c:	601a      	str	r2, [r3, #0]
 800390e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003912:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003916:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003920:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	fa93 f2a3 	rbit	r2, r3
 800392a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800392e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	4b69      	ldr	r3, [pc, #420]	@ (8003adc <HAL_RCC_OscConfig+0xfcc>)
 8003936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003938:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800393c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003940:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003944:	6011      	str	r1, [r2, #0]
 8003946:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800394a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800394e:	6812      	ldr	r2, [r2, #0]
 8003950:	fa92 f1a2 	rbit	r1, r2
 8003954:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003958:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800395c:	6011      	str	r1, [r2, #0]
  return result;
 800395e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003962:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003966:	6812      	ldr	r2, [r2, #0]
 8003968:	fab2 f282 	clz	r2, r2
 800396c:	b2d2      	uxtb	r2, r2
 800396e:	f042 0220 	orr.w	r2, r2, #32
 8003972:	b2d2      	uxtb	r2, r2
 8003974:	f002 021f 	and.w	r2, r2, #31
 8003978:	2101      	movs	r1, #1
 800397a:	fa01 f202 	lsl.w	r2, r1, r2
 800397e:	4013      	ands	r3, r2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d087      	beq.n	8003894 <HAL_RCC_OscConfig+0xd84>
 8003984:	e0ca      	b.n	8003b1c <HAL_RCC_OscConfig+0x100c>
 8003986:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800398a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800398e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003992:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003994:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003998:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	fa93 f2a3 	rbit	r2, r3
 80039a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80039aa:	601a      	str	r2, [r3, #0]
  return result;
 80039ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039b0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80039b4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b6:	fab3 f383 	clz	r3, r3
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80039c0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	461a      	mov	r2, r3
 80039c8:	2300      	movs	r3, #0
 80039ca:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039cc:	f7fd ff1c 	bl	8001808 <HAL_GetTick>
 80039d0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039d4:	e009      	b.n	80039ea <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039d6:	f7fd ff17 	bl	8001808 <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e099      	b.n	8003b1e <HAL_RCC_OscConfig+0x100e>
 80039ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ee:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80039f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039fc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	fa93 f2a3 	rbit	r2, r3
 8003a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a0a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003a0e:	601a      	str	r2, [r3, #0]
  return result;
 8003a10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a14:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003a18:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a1a:	fab3 f383 	clz	r3, r3
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a22:	d802      	bhi.n	8003a2a <HAL_RCC_OscConfig+0xf1a>
 8003a24:	4b2d      	ldr	r3, [pc, #180]	@ (8003adc <HAL_RCC_OscConfig+0xfcc>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	e027      	b.n	8003a7a <HAL_RCC_OscConfig+0xf6a>
 8003a2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a2e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003a32:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a3c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	fa93 f2a3 	rbit	r2, r3
 8003a46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a4a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a54:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003a58:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a62:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	fa93 f2a3 	rbit	r2, r3
 8003a6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a70:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	4b19      	ldr	r3, [pc, #100]	@ (8003adc <HAL_RCC_OscConfig+0xfcc>)
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a7e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003a82:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003a86:	6011      	str	r1, [r2, #0]
 8003a88:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a8c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003a90:	6812      	ldr	r2, [r2, #0]
 8003a92:	fa92 f1a2 	rbit	r1, r2
 8003a96:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a9a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003a9e:	6011      	str	r1, [r2, #0]
  return result;
 8003aa0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003aa4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003aa8:	6812      	ldr	r2, [r2, #0]
 8003aaa:	fab2 f282 	clz	r2, r2
 8003aae:	b2d2      	uxtb	r2, r2
 8003ab0:	f042 0220 	orr.w	r2, r2, #32
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	f002 021f 	and.w	r2, r2, #31
 8003aba:	2101      	movs	r1, #1
 8003abc:	fa01 f202 	lsl.w	r2, r1, r2
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d187      	bne.n	80039d6 <HAL_RCC_OscConfig+0xec6>
 8003ac6:	e029      	b.n	8003b1c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ac8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003acc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	69db      	ldr	r3, [r3, #28]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d103      	bne.n	8003ae0 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e020      	b.n	8003b1e <HAL_RCC_OscConfig+0x100e>
 8003adc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ae0:	4b11      	ldr	r3, [pc, #68]	@ (8003b28 <HAL_RCC_OscConfig+0x1018>)
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003ae8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003aec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003af4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d10b      	bne.n	8003b18 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003b00:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003b04:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d001      	beq.n	8003b1c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e000      	b.n	8003b1e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40021000 	.word	0x40021000

08003b2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b09e      	sub	sp, #120	@ 0x78
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d101      	bne.n	8003b44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e154      	b.n	8003dee <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b44:	4b89      	ldr	r3, [pc, #548]	@ (8003d6c <HAL_RCC_ClockConfig+0x240>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0307 	and.w	r3, r3, #7
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d910      	bls.n	8003b74 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b52:	4b86      	ldr	r3, [pc, #536]	@ (8003d6c <HAL_RCC_ClockConfig+0x240>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f023 0207 	bic.w	r2, r3, #7
 8003b5a:	4984      	ldr	r1, [pc, #528]	@ (8003d6c <HAL_RCC_ClockConfig+0x240>)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b62:	4b82      	ldr	r3, [pc, #520]	@ (8003d6c <HAL_RCC_ClockConfig+0x240>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0307 	and.w	r3, r3, #7
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d001      	beq.n	8003b74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e13c      	b.n	8003dee <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0302 	and.w	r3, r3, #2
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d008      	beq.n	8003b92 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b80:	4b7b      	ldr	r3, [pc, #492]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	4978      	ldr	r1, [pc, #480]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	f000 80cd 	beq.w	8003d3a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d137      	bne.n	8003c18 <HAL_RCC_ClockConfig+0xec>
 8003ba8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003bac:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bb0:	fa93 f3a3 	rbit	r3, r3
 8003bb4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003bb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bb8:	fab3 f383 	clz	r3, r3
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	2b3f      	cmp	r3, #63	@ 0x3f
 8003bc0:	d802      	bhi.n	8003bc8 <HAL_RCC_ClockConfig+0x9c>
 8003bc2:	4b6b      	ldr	r3, [pc, #428]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	e00f      	b.n	8003be8 <HAL_RCC_ClockConfig+0xbc>
 8003bc8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003bcc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003bd0:	fa93 f3a3 	rbit	r3, r3
 8003bd4:	667b      	str	r3, [r7, #100]	@ 0x64
 8003bd6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003bda:	663b      	str	r3, [r7, #96]	@ 0x60
 8003bdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003bde:	fa93 f3a3 	rbit	r3, r3
 8003be2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003be4:	4b62      	ldr	r3, [pc, #392]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003bec:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003bee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003bf0:	fa92 f2a2 	rbit	r2, r2
 8003bf4:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003bf6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003bf8:	fab2 f282 	clz	r2, r2
 8003bfc:	b2d2      	uxtb	r2, r2
 8003bfe:	f042 0220 	orr.w	r2, r2, #32
 8003c02:	b2d2      	uxtb	r2, r2
 8003c04:	f002 021f 	and.w	r2, r2, #31
 8003c08:	2101      	movs	r1, #1
 8003c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0e:	4013      	ands	r3, r2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d171      	bne.n	8003cf8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e0ea      	b.n	8003dee <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d137      	bne.n	8003c90 <HAL_RCC_ClockConfig+0x164>
 8003c20:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c24:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c28:	fa93 f3a3 	rbit	r3, r3
 8003c2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003c2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c30:	fab3 f383 	clz	r3, r3
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c38:	d802      	bhi.n	8003c40 <HAL_RCC_ClockConfig+0x114>
 8003c3a:	4b4d      	ldr	r3, [pc, #308]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	e00f      	b.n	8003c60 <HAL_RCC_ClockConfig+0x134>
 8003c40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c44:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c48:	fa93 f3a3 	rbit	r3, r3
 8003c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c52:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c56:	fa93 f3a3 	rbit	r3, r3
 8003c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c5c:	4b44      	ldr	r3, [pc, #272]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c64:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003c66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003c68:	fa92 f2a2 	rbit	r2, r2
 8003c6c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003c6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c70:	fab2 f282 	clz	r2, r2
 8003c74:	b2d2      	uxtb	r2, r2
 8003c76:	f042 0220 	orr.w	r2, r2, #32
 8003c7a:	b2d2      	uxtb	r2, r2
 8003c7c:	f002 021f 	and.w	r2, r2, #31
 8003c80:	2101      	movs	r1, #1
 8003c82:	fa01 f202 	lsl.w	r2, r1, r2
 8003c86:	4013      	ands	r3, r2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d135      	bne.n	8003cf8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e0ae      	b.n	8003dee <HAL_RCC_ClockConfig+0x2c2>
 8003c90:	2302      	movs	r3, #2
 8003c92:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c96:	fa93 f3a3 	rbit	r3, r3
 8003c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c9e:	fab3 f383 	clz	r3, r3
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ca6:	d802      	bhi.n	8003cae <HAL_RCC_ClockConfig+0x182>
 8003ca8:	4b31      	ldr	r3, [pc, #196]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	e00d      	b.n	8003cca <HAL_RCC_ClockConfig+0x19e>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb4:	fa93 f3a3 	rbit	r3, r3
 8003cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cba:	2302      	movs	r3, #2
 8003cbc:	623b      	str	r3, [r7, #32]
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	fa93 f3a3 	rbit	r3, r3
 8003cc4:	61fb      	str	r3, [r7, #28]
 8003cc6:	4b2a      	ldr	r3, [pc, #168]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cca:	2202      	movs	r2, #2
 8003ccc:	61ba      	str	r2, [r7, #24]
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	fa92 f2a2 	rbit	r2, r2
 8003cd4:	617a      	str	r2, [r7, #20]
  return result;
 8003cd6:	697a      	ldr	r2, [r7, #20]
 8003cd8:	fab2 f282 	clz	r2, r2
 8003cdc:	b2d2      	uxtb	r2, r2
 8003cde:	f042 0220 	orr.w	r2, r2, #32
 8003ce2:	b2d2      	uxtb	r2, r2
 8003ce4:	f002 021f 	and.w	r2, r2, #31
 8003ce8:	2101      	movs	r1, #1
 8003cea:	fa01 f202 	lsl.w	r2, r1, r2
 8003cee:	4013      	ands	r3, r2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d101      	bne.n	8003cf8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e07a      	b.n	8003dee <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f023 0203 	bic.w	r2, r3, #3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	491a      	ldr	r1, [pc, #104]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d0a:	f7fd fd7d 	bl	8001808 <HAL_GetTick>
 8003d0e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d10:	e00a      	b.n	8003d28 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d12:	f7fd fd79 	bl	8001808 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e062      	b.n	8003dee <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d28:	4b11      	ldr	r3, [pc, #68]	@ (8003d70 <HAL_RCC_ClockConfig+0x244>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f003 020c 	and.w	r2, r3, #12
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d1eb      	bne.n	8003d12 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003d6c <HAL_RCC_ClockConfig+0x240>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d215      	bcs.n	8003d74 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d48:	4b08      	ldr	r3, [pc, #32]	@ (8003d6c <HAL_RCC_ClockConfig+0x240>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f023 0207 	bic.w	r2, r3, #7
 8003d50:	4906      	ldr	r1, [pc, #24]	@ (8003d6c <HAL_RCC_ClockConfig+0x240>)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d58:	4b04      	ldr	r3, [pc, #16]	@ (8003d6c <HAL_RCC_ClockConfig+0x240>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0307 	and.w	r3, r3, #7
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d006      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e041      	b.n	8003dee <HAL_RCC_ClockConfig+0x2c2>
 8003d6a:	bf00      	nop
 8003d6c:	40022000 	.word	0x40022000
 8003d70:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d008      	beq.n	8003d92 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d80:	4b1d      	ldr	r3, [pc, #116]	@ (8003df8 <HAL_RCC_ClockConfig+0x2cc>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	491a      	ldr	r1, [pc, #104]	@ (8003df8 <HAL_RCC_ClockConfig+0x2cc>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0308 	and.w	r3, r3, #8
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d009      	beq.n	8003db2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d9e:	4b16      	ldr	r3, [pc, #88]	@ (8003df8 <HAL_RCC_ClockConfig+0x2cc>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	00db      	lsls	r3, r3, #3
 8003dac:	4912      	ldr	r1, [pc, #72]	@ (8003df8 <HAL_RCC_ClockConfig+0x2cc>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003db2:	f000 f829 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8003db6:	4601      	mov	r1, r0
 8003db8:	4b0f      	ldr	r3, [pc, #60]	@ (8003df8 <HAL_RCC_ClockConfig+0x2cc>)
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003dc0:	22f0      	movs	r2, #240	@ 0xf0
 8003dc2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	fa92 f2a2 	rbit	r2, r2
 8003dca:	60fa      	str	r2, [r7, #12]
  return result;
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	fab2 f282 	clz	r2, r2
 8003dd2:	b2d2      	uxtb	r2, r2
 8003dd4:	40d3      	lsrs	r3, r2
 8003dd6:	4a09      	ldr	r2, [pc, #36]	@ (8003dfc <HAL_RCC_ClockConfig+0x2d0>)
 8003dd8:	5cd3      	ldrb	r3, [r2, r3]
 8003dda:	fa21 f303 	lsr.w	r3, r1, r3
 8003dde:	4a08      	ldr	r2, [pc, #32]	@ (8003e00 <HAL_RCC_ClockConfig+0x2d4>)
 8003de0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003de2:	4b08      	ldr	r3, [pc, #32]	@ (8003e04 <HAL_RCC_ClockConfig+0x2d8>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7fd fcca 	bl	8001780 <HAL_InitTick>
  
  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3778      	adds	r7, #120	@ 0x78
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	40021000 	.word	0x40021000
 8003dfc:	08006e9c 	.word	0x08006e9c
 8003e00:	20000000 	.word	0x20000000
 8003e04:	2000000c 	.word	0x2000000c

08003e08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b087      	sub	sp, #28
 8003e0c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60fb      	str	r3, [r7, #12]
 8003e12:	2300      	movs	r3, #0
 8003e14:	60bb      	str	r3, [r7, #8]
 8003e16:	2300      	movs	r3, #0
 8003e18:	617b      	str	r3, [r7, #20]
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003e22:	4b1e      	ldr	r3, [pc, #120]	@ (8003e9c <HAL_RCC_GetSysClockFreq+0x94>)
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f003 030c 	and.w	r3, r3, #12
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d002      	beq.n	8003e38 <HAL_RCC_GetSysClockFreq+0x30>
 8003e32:	2b08      	cmp	r3, #8
 8003e34:	d003      	beq.n	8003e3e <HAL_RCC_GetSysClockFreq+0x36>
 8003e36:	e026      	b.n	8003e86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e38:	4b19      	ldr	r3, [pc, #100]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e3a:	613b      	str	r3, [r7, #16]
      break;
 8003e3c:	e026      	b.n	8003e8c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	0c9b      	lsrs	r3, r3, #18
 8003e42:	f003 030f 	and.w	r3, r3, #15
 8003e46:	4a17      	ldr	r2, [pc, #92]	@ (8003ea4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e48:	5cd3      	ldrb	r3, [r2, r3]
 8003e4a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003e4c:	4b13      	ldr	r3, [pc, #76]	@ (8003e9c <HAL_RCC_GetSysClockFreq+0x94>)
 8003e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e50:	f003 030f 	and.w	r3, r3, #15
 8003e54:	4a14      	ldr	r2, [pc, #80]	@ (8003ea8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e56:	5cd3      	ldrb	r3, [r2, r3]
 8003e58:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d008      	beq.n	8003e76 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003e64:	4a0e      	ldr	r2, [pc, #56]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	fb02 f303 	mul.w	r3, r2, r3
 8003e72:	617b      	str	r3, [r7, #20]
 8003e74:	e004      	b.n	8003e80 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a0c      	ldr	r2, [pc, #48]	@ (8003eac <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e7a:	fb02 f303 	mul.w	r3, r2, r3
 8003e7e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	613b      	str	r3, [r7, #16]
      break;
 8003e84:	e002      	b.n	8003e8c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e86:	4b06      	ldr	r3, [pc, #24]	@ (8003ea0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e88:	613b      	str	r3, [r7, #16]
      break;
 8003e8a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e8c:	693b      	ldr	r3, [r7, #16]
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	371c      	adds	r7, #28
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	40021000 	.word	0x40021000
 8003ea0:	007a1200 	.word	0x007a1200
 8003ea4:	08006eb4 	.word	0x08006eb4
 8003ea8:	08006ec4 	.word	0x08006ec4
 8003eac:	003d0900 	.word	0x003d0900

08003eb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003eb4:	4b03      	ldr	r3, [pc, #12]	@ (8003ec4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	20000000 	.word	0x20000000

08003ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003ece:	f7ff ffef 	bl	8003eb0 <HAL_RCC_GetHCLKFreq>
 8003ed2:	4601      	mov	r1, r0
 8003ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f04 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003edc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003ee0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	fa92 f2a2 	rbit	r2, r2
 8003ee8:	603a      	str	r2, [r7, #0]
  return result;
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	fab2 f282 	clz	r2, r2
 8003ef0:	b2d2      	uxtb	r2, r2
 8003ef2:	40d3      	lsrs	r3, r2
 8003ef4:	4a04      	ldr	r2, [pc, #16]	@ (8003f08 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003ef6:	5cd3      	ldrb	r3, [r2, r3]
 8003ef8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003efc:	4618      	mov	r0, r3
 8003efe:	3708      	adds	r7, #8
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40021000 	.word	0x40021000
 8003f08:	08006eac 	.word	0x08006eac

08003f0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003f12:	f7ff ffcd 	bl	8003eb0 <HAL_RCC_GetHCLKFreq>
 8003f16:	4601      	mov	r1, r0
 8003f18:	4b0b      	ldr	r3, [pc, #44]	@ (8003f48 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003f20:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003f24:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	fa92 f2a2 	rbit	r2, r2
 8003f2c:	603a      	str	r2, [r7, #0]
  return result;
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	fab2 f282 	clz	r2, r2
 8003f34:	b2d2      	uxtb	r2, r2
 8003f36:	40d3      	lsrs	r3, r2
 8003f38:	4a04      	ldr	r2, [pc, #16]	@ (8003f4c <HAL_RCC_GetPCLK2Freq+0x40>)
 8003f3a:	5cd3      	ldrb	r3, [r2, r3]
 8003f3c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003f40:	4618      	mov	r0, r3
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	08006eac 	.word	0x08006eac

08003f50 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b092      	sub	sp, #72	@ 0x48
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003f60:	2300      	movs	r3, #0
 8003f62:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 80cb 	beq.w	800410a <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f74:	4b85      	ldr	r3, [pc, #532]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003f76:	69db      	ldr	r3, [r3, #28]
 8003f78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d10e      	bne.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f80:	4b82      	ldr	r3, [pc, #520]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003f82:	69db      	ldr	r3, [r3, #28]
 8003f84:	4a81      	ldr	r2, [pc, #516]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003f86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f8a:	61d3      	str	r3, [r2, #28]
 8003f8c:	4b7f      	ldr	r3, [pc, #508]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003f8e:	69db      	ldr	r3, [r3, #28]
 8003f90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f94:	60bb      	str	r3, [r7, #8]
 8003f96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f9e:	4b7c      	ldr	r3, [pc, #496]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d118      	bne.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003faa:	4b79      	ldr	r3, [pc, #484]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a78      	ldr	r2, [pc, #480]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fb4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fb6:	f7fd fc27 	bl	8001808 <HAL_GetTick>
 8003fba:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fbe:	f7fd fc23 	bl	8001808 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b64      	cmp	r3, #100	@ 0x64
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e0d9      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd0:	4b6f      	ldr	r3, [pc, #444]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f0      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003fdc:	4b6b      	ldr	r3, [pc, #428]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003fde:	6a1b      	ldr	r3, [r3, #32]
 8003fe0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003fe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d07b      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ff4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d074      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ffa:	4b64      	ldr	r3, [pc, #400]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003ffc:	6a1b      	ldr	r3, [r3, #32]
 8003ffe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004002:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004004:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004008:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800400a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800400c:	fa93 f3a3 	rbit	r3, r3
 8004010:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004014:	fab3 f383 	clz	r3, r3
 8004018:	b2db      	uxtb	r3, r3
 800401a:	461a      	mov	r2, r3
 800401c:	4b5d      	ldr	r3, [pc, #372]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800401e:	4413      	add	r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	461a      	mov	r2, r3
 8004024:	2301      	movs	r3, #1
 8004026:	6013      	str	r3, [r2, #0]
 8004028:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800402c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800402e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004030:	fa93 f3a3 	rbit	r3, r3
 8004034:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004038:	fab3 f383 	clz	r3, r3
 800403c:	b2db      	uxtb	r3, r3
 800403e:	461a      	mov	r2, r3
 8004040:	4b54      	ldr	r3, [pc, #336]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004042:	4413      	add	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	461a      	mov	r2, r3
 8004048:	2300      	movs	r3, #0
 800404a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800404c:	4a4f      	ldr	r2, [pc, #316]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800404e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004050:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004052:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	2b00      	cmp	r3, #0
 800405a:	d043      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800405c:	f7fd fbd4 	bl	8001808 <HAL_GetTick>
 8004060:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004062:	e00a      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004064:	f7fd fbd0 	bl	8001808 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004072:	4293      	cmp	r3, r2
 8004074:	d901      	bls.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e084      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800407a:	2302      	movs	r3, #2
 800407c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800407e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004080:	fa93 f3a3 	rbit	r3, r3
 8004084:	627b      	str	r3, [r7, #36]	@ 0x24
 8004086:	2302      	movs	r3, #2
 8004088:	623b      	str	r3, [r7, #32]
 800408a:	6a3b      	ldr	r3, [r7, #32]
 800408c:	fa93 f3a3 	rbit	r3, r3
 8004090:	61fb      	str	r3, [r7, #28]
  return result;
 8004092:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004094:	fab3 f383 	clz	r3, r3
 8004098:	b2db      	uxtb	r3, r3
 800409a:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d102      	bne.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80040a4:	4b39      	ldr	r3, [pc, #228]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	e007      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80040aa:	2302      	movs	r3, #2
 80040ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	fa93 f3a3 	rbit	r3, r3
 80040b4:	617b      	str	r3, [r7, #20]
 80040b6:	4b35      	ldr	r3, [pc, #212]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ba:	2202      	movs	r2, #2
 80040bc:	613a      	str	r2, [r7, #16]
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	fa92 f2a2 	rbit	r2, r2
 80040c4:	60fa      	str	r2, [r7, #12]
  return result;
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	fab2 f282 	clz	r2, r2
 80040cc:	b2d2      	uxtb	r2, r2
 80040ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040d2:	b2d2      	uxtb	r2, r2
 80040d4:	f002 021f 	and.w	r2, r2, #31
 80040d8:	2101      	movs	r1, #1
 80040da:	fa01 f202 	lsl.w	r2, r1, r2
 80040de:	4013      	ands	r3, r2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0bf      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80040e4:	4b29      	ldr	r3, [pc, #164]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040e6:	6a1b      	ldr	r3, [r3, #32]
 80040e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	4926      	ldr	r1, [pc, #152]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040f6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d105      	bne.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040fe:	4b23      	ldr	r3, [pc, #140]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	4a22      	ldr	r2, [pc, #136]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004104:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004108:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d008      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004116:	4b1d      	ldr	r3, [pc, #116]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411a:	f023 0203 	bic.w	r2, r3, #3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	491a      	ldr	r1, [pc, #104]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004124:	4313      	orrs	r3, r2
 8004126:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0320 	and.w	r3, r3, #32
 8004130:	2b00      	cmp	r3, #0
 8004132:	d008      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004134:	4b15      	ldr	r3, [pc, #84]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004138:	f023 0210 	bic.w	r2, r3, #16
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	4912      	ldr	r1, [pc, #72]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004142:	4313      	orrs	r3, r2
 8004144:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800414e:	2b00      	cmp	r3, #0
 8004150:	d008      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004152:	4b0e      	ldr	r3, [pc, #56]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004156:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	490b      	ldr	r1, [pc, #44]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004160:	4313      	orrs	r3, r2
 8004162:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d008      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004170:	4b06      	ldr	r3, [pc, #24]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004174:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	4903      	ldr	r1, [pc, #12]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800417e:	4313      	orrs	r3, r2
 8004180:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3748      	adds	r7, #72	@ 0x48
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	40021000 	.word	0x40021000
 8004190:	40007000 	.word	0x40007000
 8004194:	10908100 	.word	0x10908100

08004198 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e049      	b.n	800423e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d106      	bne.n	80041c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7fc fca0 	bl	8000b04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2202      	movs	r2, #2
 80041c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	3304      	adds	r3, #4
 80041d4:	4619      	mov	r1, r3
 80041d6:	4610      	mov	r0, r2
 80041d8:	f000 fcf0 	bl	8004bbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
	...

08004248 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004248:	b480      	push	{r7}
 800424a:	b085      	sub	sp, #20
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b01      	cmp	r3, #1
 800425a:	d001      	beq.n	8004260 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e038      	b.n	80042d2 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a1c      	ldr	r2, [pc, #112]	@ (80042e0 <HAL_TIM_Base_Start+0x98>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d00e      	beq.n	8004290 <HAL_TIM_Base_Start+0x48>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800427a:	d009      	beq.n	8004290 <HAL_TIM_Base_Start+0x48>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a18      	ldr	r2, [pc, #96]	@ (80042e4 <HAL_TIM_Base_Start+0x9c>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d004      	beq.n	8004290 <HAL_TIM_Base_Start+0x48>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a17      	ldr	r2, [pc, #92]	@ (80042e8 <HAL_TIM_Base_Start+0xa0>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d115      	bne.n	80042bc <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	689a      	ldr	r2, [r3, #8]
 8004296:	4b15      	ldr	r3, [pc, #84]	@ (80042ec <HAL_TIM_Base_Start+0xa4>)
 8004298:	4013      	ands	r3, r2
 800429a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2b06      	cmp	r3, #6
 80042a0:	d015      	beq.n	80042ce <HAL_TIM_Base_Start+0x86>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042a8:	d011      	beq.n	80042ce <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f042 0201 	orr.w	r2, r2, #1
 80042b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ba:	e008      	b.n	80042ce <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f042 0201 	orr.w	r2, r2, #1
 80042ca:	601a      	str	r2, [r3, #0]
 80042cc:	e000      	b.n	80042d0 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	40012c00 	.word	0x40012c00
 80042e4:	40000400 	.word	0x40000400
 80042e8:	40014000 	.word	0x40014000
 80042ec:	00010007 	.word	0x00010007

080042f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d101      	bne.n	8004302 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e049      	b.n	8004396 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d106      	bne.n	800431c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f841 	bl	800439e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	3304      	adds	r3, #4
 800432c:	4619      	mov	r1, r3
 800432e:	4610      	mov	r0, r2
 8004330:	f000 fc44 	bl	8004bbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3708      	adds	r7, #8
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}

0800439e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr

080043b2 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80043b2:	b580      	push	{r7, lr}
 80043b4:	b082      	sub	sp, #8
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d101      	bne.n	80043c4 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e049      	b.n	8004458 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d106      	bne.n	80043de <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f7fc fb47 	bl	8000a6c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2202      	movs	r2, #2
 80043e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	3304      	adds	r3, #4
 80043ee:	4619      	mov	r1, r3
 80043f0:	4610      	mov	r0, r2
 80043f2:	f000 fbe3 	bl	8004bbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d020      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01b      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f06f 0202 	mvn.w	r2, #2
 8004494:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	699b      	ldr	r3, [r3, #24]
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 fb67 	bl	8004b7e <HAL_TIM_IC_CaptureCallback>
 80044b0:	e005      	b.n	80044be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 fb59 	bl	8004b6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 fb6a 	bl	8004b92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f003 0304 	and.w	r3, r3, #4
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d020      	beq.n	8004510 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d01b      	beq.n	8004510 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f06f 0204 	mvn.w	r2, #4
 80044e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2202      	movs	r2, #2
 80044e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d003      	beq.n	80044fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 fb41 	bl	8004b7e <HAL_TIM_IC_CaptureCallback>
 80044fc:	e005      	b.n	800450a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 fb33 	bl	8004b6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 fb44 	bl	8004b92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b00      	cmp	r3, #0
 8004518:	d020      	beq.n	800455c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f003 0308 	and.w	r3, r3, #8
 8004520:	2b00      	cmp	r3, #0
 8004522:	d01b      	beq.n	800455c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f06f 0208 	mvn.w	r2, #8
 800452c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2204      	movs	r2, #4
 8004532:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 fb1b 	bl	8004b7e <HAL_TIM_IC_CaptureCallback>
 8004548:	e005      	b.n	8004556 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 fb0d 	bl	8004b6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 fb1e 	bl	8004b92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f003 0310 	and.w	r3, r3, #16
 8004562:	2b00      	cmp	r3, #0
 8004564:	d020      	beq.n	80045a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f003 0310 	and.w	r3, r3, #16
 800456c:	2b00      	cmp	r3, #0
 800456e:	d01b      	beq.n	80045a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f06f 0210 	mvn.w	r2, #16
 8004578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2208      	movs	r2, #8
 800457e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	69db      	ldr	r3, [r3, #28]
 8004586:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 faf5 	bl	8004b7e <HAL_TIM_IC_CaptureCallback>
 8004594:	e005      	b.n	80045a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 fae7 	bl	8004b6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 faf8 	bl	8004b92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00c      	beq.n	80045cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f003 0301 	and.w	r3, r3, #1
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d007      	beq.n	80045cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0201 	mvn.w	r2, #1
 80045c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fac5 	bl	8004b56 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00c      	beq.n	80045f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d007      	beq.n	80045f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f001 f834 	bl	8005658 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00c      	beq.n	8004614 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004600:	2b00      	cmp	r3, #0
 8004602:	d007      	beq.n	8004614 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800460c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f001 f82c 	bl	800566c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00c      	beq.n	8004638 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004624:	2b00      	cmp	r3, #0
 8004626:	d007      	beq.n	8004638 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 fab7 	bl	8004ba6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	f003 0320 	and.w	r3, r3, #32
 800463e:	2b00      	cmp	r3, #0
 8004640:	d00c      	beq.n	800465c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f003 0320 	and.w	r3, r3, #32
 8004648:	2b00      	cmp	r3, #0
 800464a:	d007      	beq.n	800465c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f06f 0220 	mvn.w	r2, #32
 8004654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 fff4 	bl	8005644 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800465c:	bf00      	nop
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b086      	sub	sp, #24
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004670:	2300      	movs	r3, #0
 8004672:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800467a:	2b01      	cmp	r3, #1
 800467c:	d101      	bne.n	8004682 <HAL_TIM_IC_ConfigChannel+0x1e>
 800467e:	2302      	movs	r3, #2
 8004680:	e088      	b.n	8004794 <HAL_TIM_IC_ConfigChannel+0x130>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d11b      	bne.n	80046c8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80046a0:	f000 fdb6 	bl	8005210 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699a      	ldr	r2, [r3, #24]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 020c 	bic.w	r2, r2, #12
 80046b2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	6999      	ldr	r1, [r3, #24]
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	689a      	ldr	r2, [r3, #8]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	430a      	orrs	r2, r1
 80046c4:	619a      	str	r2, [r3, #24]
 80046c6:	e060      	b.n	800478a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b04      	cmp	r3, #4
 80046cc:	d11c      	bne.n	8004708 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80046de:	f000 fe22 	bl	8005326 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	699a      	ldr	r2, [r3, #24]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80046f0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	6999      	ldr	r1, [r3, #24]
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	021a      	lsls	r2, r3, #8
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	619a      	str	r2, [r3, #24]
 8004706:	e040      	b.n	800478a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2b08      	cmp	r3, #8
 800470c:	d11b      	bne.n	8004746 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800471e:	f000 fe6f 	bl	8005400 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69da      	ldr	r2, [r3, #28]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f022 020c 	bic.w	r2, r2, #12
 8004730:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	69d9      	ldr	r1, [r3, #28]
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	689a      	ldr	r2, [r3, #8]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	430a      	orrs	r2, r1
 8004742:	61da      	str	r2, [r3, #28]
 8004744:	e021      	b.n	800478a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2b0c      	cmp	r3, #12
 800474a:	d11c      	bne.n	8004786 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800475c:	f000 fe8c 	bl	8005478 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	69da      	ldr	r2, [r3, #28]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800476e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	69d9      	ldr	r1, [r3, #28]
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	021a      	lsls	r2, r3, #8
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	430a      	orrs	r2, r1
 8004782:	61da      	str	r2, [r3, #28]
 8004784:	e001      	b.n	800478a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004792:	7dfb      	ldrb	r3, [r7, #23]
}
 8004794:	4618      	mov	r0, r3
 8004796:	3718      	adds	r7, #24
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047a8:	2300      	movs	r3, #0
 80047aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047b6:	2302      	movs	r3, #2
 80047b8:	e0ff      	b.n	80049ba <HAL_TIM_PWM_ConfigChannel+0x21e>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b14      	cmp	r3, #20
 80047c6:	f200 80f0 	bhi.w	80049aa <HAL_TIM_PWM_ConfigChannel+0x20e>
 80047ca:	a201      	add	r2, pc, #4	@ (adr r2, 80047d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d0:	08004825 	.word	0x08004825
 80047d4:	080049ab 	.word	0x080049ab
 80047d8:	080049ab 	.word	0x080049ab
 80047dc:	080049ab 	.word	0x080049ab
 80047e0:	08004865 	.word	0x08004865
 80047e4:	080049ab 	.word	0x080049ab
 80047e8:	080049ab 	.word	0x080049ab
 80047ec:	080049ab 	.word	0x080049ab
 80047f0:	080048a7 	.word	0x080048a7
 80047f4:	080049ab 	.word	0x080049ab
 80047f8:	080049ab 	.word	0x080049ab
 80047fc:	080049ab 	.word	0x080049ab
 8004800:	080048e7 	.word	0x080048e7
 8004804:	080049ab 	.word	0x080049ab
 8004808:	080049ab 	.word	0x080049ab
 800480c:	080049ab 	.word	0x080049ab
 8004810:	08004929 	.word	0x08004929
 8004814:	080049ab 	.word	0x080049ab
 8004818:	080049ab 	.word	0x080049ab
 800481c:	080049ab 	.word	0x080049ab
 8004820:	08004969 	.word	0x08004969
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68b9      	ldr	r1, [r7, #8]
 800482a:	4618      	mov	r0, r3
 800482c:	f000 fa4a 	bl	8004cc4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	699a      	ldr	r2, [r3, #24]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f042 0208 	orr.w	r2, r2, #8
 800483e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699a      	ldr	r2, [r3, #24]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f022 0204 	bic.w	r2, r2, #4
 800484e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	6999      	ldr	r1, [r3, #24]
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	691a      	ldr	r2, [r3, #16]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	619a      	str	r2, [r3, #24]
      break;
 8004862:	e0a5      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68b9      	ldr	r1, [r7, #8]
 800486a:	4618      	mov	r0, r3
 800486c:	f000 fab0 	bl	8004dd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	699a      	ldr	r2, [r3, #24]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800487e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	699a      	ldr	r2, [r3, #24]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800488e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	6999      	ldr	r1, [r3, #24]
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	021a      	lsls	r2, r3, #8
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	619a      	str	r2, [r3, #24]
      break;
 80048a4:	e084      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68b9      	ldr	r1, [r7, #8]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 fb0f 	bl	8004ed0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	69da      	ldr	r2, [r3, #28]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f042 0208 	orr.w	r2, r2, #8
 80048c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	69da      	ldr	r2, [r3, #28]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 0204 	bic.w	r2, r2, #4
 80048d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	69d9      	ldr	r1, [r3, #28]
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	691a      	ldr	r2, [r3, #16]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	61da      	str	r2, [r3, #28]
      break;
 80048e4:	e064      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68b9      	ldr	r1, [r7, #8]
 80048ec:	4618      	mov	r0, r3
 80048ee:	f000 fb6d 	bl	8004fcc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	69da      	ldr	r2, [r3, #28]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004900:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	69da      	ldr	r2, [r3, #28]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004910:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	69d9      	ldr	r1, [r3, #28]
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	021a      	lsls	r2, r3, #8
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	430a      	orrs	r2, r1
 8004924:	61da      	str	r2, [r3, #28]
      break;
 8004926:	e043      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68b9      	ldr	r1, [r7, #8]
 800492e:	4618      	mov	r0, r3
 8004930:	f000 fbb0 	bl	8005094 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f042 0208 	orr.w	r2, r2, #8
 8004942:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 0204 	bic.w	r2, r2, #4
 8004952:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	691a      	ldr	r2, [r3, #16]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	430a      	orrs	r2, r1
 8004964:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004966:	e023      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68b9      	ldr	r1, [r7, #8]
 800496e:	4618      	mov	r0, r3
 8004970:	f000 fbee 	bl	8005150 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004982:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004992:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	021a      	lsls	r2, r3, #8
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	430a      	orrs	r2, r1
 80049a6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80049a8:	e002      	b.n	80049b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	75fb      	strb	r3, [r7, #23]
      break;
 80049ae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3718      	adds	r7, #24
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop

080049c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049ce:	2300      	movs	r3, #0
 80049d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d101      	bne.n	80049e0 <HAL_TIM_ConfigClockSource+0x1c>
 80049dc:	2302      	movs	r3, #2
 80049de:	e0b6      	b.n	8004b4e <HAL_TIM_ConfigClockSource+0x18a>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2202      	movs	r2, #2
 80049ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a1c:	d03e      	beq.n	8004a9c <HAL_TIM_ConfigClockSource+0xd8>
 8004a1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a22:	f200 8087 	bhi.w	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a2a:	f000 8086 	beq.w	8004b3a <HAL_TIM_ConfigClockSource+0x176>
 8004a2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a32:	d87f      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a34:	2b70      	cmp	r3, #112	@ 0x70
 8004a36:	d01a      	beq.n	8004a6e <HAL_TIM_ConfigClockSource+0xaa>
 8004a38:	2b70      	cmp	r3, #112	@ 0x70
 8004a3a:	d87b      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a3c:	2b60      	cmp	r3, #96	@ 0x60
 8004a3e:	d050      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x11e>
 8004a40:	2b60      	cmp	r3, #96	@ 0x60
 8004a42:	d877      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a44:	2b50      	cmp	r3, #80	@ 0x50
 8004a46:	d03c      	beq.n	8004ac2 <HAL_TIM_ConfigClockSource+0xfe>
 8004a48:	2b50      	cmp	r3, #80	@ 0x50
 8004a4a:	d873      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a4c:	2b40      	cmp	r3, #64	@ 0x40
 8004a4e:	d058      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x13e>
 8004a50:	2b40      	cmp	r3, #64	@ 0x40
 8004a52:	d86f      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a54:	2b30      	cmp	r3, #48	@ 0x30
 8004a56:	d064      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x15e>
 8004a58:	2b30      	cmp	r3, #48	@ 0x30
 8004a5a:	d86b      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a5c:	2b20      	cmp	r3, #32
 8004a5e:	d060      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x15e>
 8004a60:	2b20      	cmp	r3, #32
 8004a62:	d867      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d05c      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x15e>
 8004a68:	2b10      	cmp	r3, #16
 8004a6a:	d05a      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x15e>
 8004a6c:	e062      	b.n	8004b34 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a7e:	f000 fd53 	bl	8005528 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68ba      	ldr	r2, [r7, #8]
 8004a98:	609a      	str	r2, [r3, #8]
      break;
 8004a9a:	e04f      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004aac:	f000 fd3c 	bl	8005528 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689a      	ldr	r2, [r3, #8]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004abe:	609a      	str	r2, [r3, #8]
      break;
 8004ac0:	e03c      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f000 fbfa 	bl	80052c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2150      	movs	r1, #80	@ 0x50
 8004ada:	4618      	mov	r0, r3
 8004adc:	f000 fd09 	bl	80054f2 <TIM_ITRx_SetConfig>
      break;
 8004ae0:	e02c      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004aee:	461a      	mov	r2, r3
 8004af0:	f000 fc56 	bl	80053a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2160      	movs	r1, #96	@ 0x60
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 fcf9 	bl	80054f2 <TIM_ITRx_SetConfig>
      break;
 8004b00:	e01c      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b0e:	461a      	mov	r2, r3
 8004b10:	f000 fbda 	bl	80052c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2140      	movs	r1, #64	@ 0x40
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 fce9 	bl	80054f2 <TIM_ITRx_SetConfig>
      break;
 8004b20:	e00c      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	4610      	mov	r0, r2
 8004b2e:	f000 fce0 	bl	80054f2 <TIM_ITRx_SetConfig>
      break;
 8004b32:	e003      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	73fb      	strb	r3, [r7, #15]
      break;
 8004b38:	e000      	b.n	8004b3c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004b3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3710      	adds	r7, #16
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b083      	sub	sp, #12
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004b5e:	bf00      	nop
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr

08004b6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b083      	sub	sp, #12
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b72:	bf00      	nop
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr

08004b7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b083      	sub	sp, #12
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b86:	bf00      	nop
 8004b88:	370c      	adds	r7, #12
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr

08004b92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b083      	sub	sp, #12
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b083      	sub	sp, #12
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bae:	bf00      	nop
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
	...

08004bbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	4a38      	ldr	r2, [pc, #224]	@ (8004cb0 <TIM_Base_SetConfig+0xf4>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d007      	beq.n	8004be4 <TIM_Base_SetConfig+0x28>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bda:	d003      	beq.n	8004be4 <TIM_Base_SetConfig+0x28>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a35      	ldr	r2, [pc, #212]	@ (8004cb4 <TIM_Base_SetConfig+0xf8>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d108      	bne.n	8004bf6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a2d      	ldr	r2, [pc, #180]	@ (8004cb0 <TIM_Base_SetConfig+0xf4>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d013      	beq.n	8004c26 <TIM_Base_SetConfig+0x6a>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c04:	d00f      	beq.n	8004c26 <TIM_Base_SetConfig+0x6a>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a2a      	ldr	r2, [pc, #168]	@ (8004cb4 <TIM_Base_SetConfig+0xf8>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d00b      	beq.n	8004c26 <TIM_Base_SetConfig+0x6a>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a29      	ldr	r2, [pc, #164]	@ (8004cb8 <TIM_Base_SetConfig+0xfc>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d007      	beq.n	8004c26 <TIM_Base_SetConfig+0x6a>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a28      	ldr	r2, [pc, #160]	@ (8004cbc <TIM_Base_SetConfig+0x100>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d003      	beq.n	8004c26 <TIM_Base_SetConfig+0x6a>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a27      	ldr	r2, [pc, #156]	@ (8004cc0 <TIM_Base_SetConfig+0x104>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d108      	bne.n	8004c38 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	695b      	ldr	r3, [r3, #20]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	68fa      	ldr	r2, [r7, #12]
 8004c4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	689a      	ldr	r2, [r3, #8]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a14      	ldr	r2, [pc, #80]	@ (8004cb0 <TIM_Base_SetConfig+0xf4>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d00b      	beq.n	8004c7c <TIM_Base_SetConfig+0xc0>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a14      	ldr	r2, [pc, #80]	@ (8004cb8 <TIM_Base_SetConfig+0xfc>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d007      	beq.n	8004c7c <TIM_Base_SetConfig+0xc0>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a13      	ldr	r2, [pc, #76]	@ (8004cbc <TIM_Base_SetConfig+0x100>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d003      	beq.n	8004c7c <TIM_Base_SetConfig+0xc0>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a12      	ldr	r2, [pc, #72]	@ (8004cc0 <TIM_Base_SetConfig+0x104>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d103      	bne.n	8004c84 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	691a      	ldr	r2, [r3, #16]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d105      	bne.n	8004ca2 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	f023 0201 	bic.w	r2, r3, #1
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	611a      	str	r2, [r3, #16]
  }
}
 8004ca2:	bf00      	nop
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	40012c00 	.word	0x40012c00
 8004cb4:	40000400 	.word	0x40000400
 8004cb8:	40014000 	.word	0x40014000
 8004cbc:	40014400 	.word	0x40014400
 8004cc0:	40014800 	.word	0x40014800

08004cc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b087      	sub	sp, #28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a1b      	ldr	r3, [r3, #32]
 8004cd8:	f023 0201 	bic.w	r2, r3, #1
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0303 	bic.w	r3, r3, #3
 8004cfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f023 0302 	bic.w	r3, r3, #2
 8004d10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a28      	ldr	r2, [pc, #160]	@ (8004dc0 <TIM_OC1_SetConfig+0xfc>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d00b      	beq.n	8004d3c <TIM_OC1_SetConfig+0x78>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a27      	ldr	r2, [pc, #156]	@ (8004dc4 <TIM_OC1_SetConfig+0x100>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d007      	beq.n	8004d3c <TIM_OC1_SetConfig+0x78>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a26      	ldr	r2, [pc, #152]	@ (8004dc8 <TIM_OC1_SetConfig+0x104>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d003      	beq.n	8004d3c <TIM_OC1_SetConfig+0x78>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a25      	ldr	r2, [pc, #148]	@ (8004dcc <TIM_OC1_SetConfig+0x108>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d10c      	bne.n	8004d56 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	f023 0308 	bic.w	r3, r3, #8
 8004d42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	697a      	ldr	r2, [r7, #20]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f023 0304 	bic.w	r3, r3, #4
 8004d54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a19      	ldr	r2, [pc, #100]	@ (8004dc0 <TIM_OC1_SetConfig+0xfc>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d00b      	beq.n	8004d76 <TIM_OC1_SetConfig+0xb2>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a18      	ldr	r2, [pc, #96]	@ (8004dc4 <TIM_OC1_SetConfig+0x100>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d007      	beq.n	8004d76 <TIM_OC1_SetConfig+0xb2>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a17      	ldr	r2, [pc, #92]	@ (8004dc8 <TIM_OC1_SetConfig+0x104>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d003      	beq.n	8004d76 <TIM_OC1_SetConfig+0xb2>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a16      	ldr	r2, [pc, #88]	@ (8004dcc <TIM_OC1_SetConfig+0x108>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d111      	bne.n	8004d9a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	621a      	str	r2, [r3, #32]
}
 8004db4:	bf00      	nop
 8004db6:	371c      	adds	r7, #28
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr
 8004dc0:	40012c00 	.word	0x40012c00
 8004dc4:	40014000 	.word	0x40014000
 8004dc8:	40014400 	.word	0x40014400
 8004dcc:	40014800 	.word	0x40014800

08004dd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b087      	sub	sp, #28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	f023 0210 	bic.w	r2, r3, #16
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004dfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	021b      	lsls	r3, r3, #8
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	f023 0320 	bic.w	r3, r3, #32
 8004e1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	011b      	lsls	r3, r3, #4
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a24      	ldr	r2, [pc, #144]	@ (8004ec0 <TIM_OC2_SetConfig+0xf0>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d10d      	bne.n	8004e50 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	011b      	lsls	r3, r3, #4
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a1b      	ldr	r2, [pc, #108]	@ (8004ec0 <TIM_OC2_SetConfig+0xf0>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d00b      	beq.n	8004e70 <TIM_OC2_SetConfig+0xa0>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a1a      	ldr	r2, [pc, #104]	@ (8004ec4 <TIM_OC2_SetConfig+0xf4>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d007      	beq.n	8004e70 <TIM_OC2_SetConfig+0xa0>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a19      	ldr	r2, [pc, #100]	@ (8004ec8 <TIM_OC2_SetConfig+0xf8>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d003      	beq.n	8004e70 <TIM_OC2_SetConfig+0xa0>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a18      	ldr	r2, [pc, #96]	@ (8004ecc <TIM_OC2_SetConfig+0xfc>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d113      	bne.n	8004e98 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e76:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e7e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	693a      	ldr	r2, [r7, #16]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	621a      	str	r2, [r3, #32]
}
 8004eb2:	bf00      	nop
 8004eb4:	371c      	adds	r7, #28
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	40012c00 	.word	0x40012c00
 8004ec4:	40014000 	.word	0x40014000
 8004ec8:	40014400 	.word	0x40014400
 8004ecc:	40014800 	.word	0x40014800

08004ed0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b087      	sub	sp, #28
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	69db      	ldr	r3, [r3, #28]
 8004ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f023 0303 	bic.w	r3, r3, #3
 8004f0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	021b      	lsls	r3, r3, #8
 8004f24:	697a      	ldr	r2, [r7, #20]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a23      	ldr	r2, [pc, #140]	@ (8004fbc <TIM_OC3_SetConfig+0xec>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d10d      	bne.n	8004f4e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	021b      	lsls	r3, r3, #8
 8004f40:	697a      	ldr	r2, [r7, #20]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f4c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a1a      	ldr	r2, [pc, #104]	@ (8004fbc <TIM_OC3_SetConfig+0xec>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d00b      	beq.n	8004f6e <TIM_OC3_SetConfig+0x9e>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a19      	ldr	r2, [pc, #100]	@ (8004fc0 <TIM_OC3_SetConfig+0xf0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d007      	beq.n	8004f6e <TIM_OC3_SetConfig+0x9e>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a18      	ldr	r2, [pc, #96]	@ (8004fc4 <TIM_OC3_SetConfig+0xf4>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d003      	beq.n	8004f6e <TIM_OC3_SetConfig+0x9e>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a17      	ldr	r2, [pc, #92]	@ (8004fc8 <TIM_OC3_SetConfig+0xf8>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d113      	bne.n	8004f96 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	011b      	lsls	r3, r3, #4
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	011b      	lsls	r3, r3, #4
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	697a      	ldr	r2, [r7, #20]
 8004fae:	621a      	str	r2, [r3, #32]
}
 8004fb0:	bf00      	nop
 8004fb2:	371c      	adds	r7, #28
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr
 8004fbc:	40012c00 	.word	0x40012c00
 8004fc0:	40014000 	.word	0x40014000
 8004fc4:	40014400 	.word	0x40014400
 8004fc8:	40014800 	.word	0x40014800

08004fcc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b087      	sub	sp, #28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	69db      	ldr	r3, [r3, #28]
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ffa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	021b      	lsls	r3, r3, #8
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	4313      	orrs	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800501a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	031b      	lsls	r3, r3, #12
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	4313      	orrs	r3, r2
 8005026:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a16      	ldr	r2, [pc, #88]	@ (8005084 <TIM_OC4_SetConfig+0xb8>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d00b      	beq.n	8005048 <TIM_OC4_SetConfig+0x7c>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a15      	ldr	r2, [pc, #84]	@ (8005088 <TIM_OC4_SetConfig+0xbc>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d007      	beq.n	8005048 <TIM_OC4_SetConfig+0x7c>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a14      	ldr	r2, [pc, #80]	@ (800508c <TIM_OC4_SetConfig+0xc0>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d003      	beq.n	8005048 <TIM_OC4_SetConfig+0x7c>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a13      	ldr	r2, [pc, #76]	@ (8005090 <TIM_OC4_SetConfig+0xc4>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d109      	bne.n	800505c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800504e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	695b      	ldr	r3, [r3, #20]
 8005054:	019b      	lsls	r3, r3, #6
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	4313      	orrs	r3, r2
 800505a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	693a      	ldr	r2, [r7, #16]
 8005074:	621a      	str	r2, [r3, #32]
}
 8005076:	bf00      	nop
 8005078:	371c      	adds	r7, #28
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	40012c00 	.word	0x40012c00
 8005088:	40014000 	.word	0x40014000
 800508c:	40014400 	.word	0x40014400
 8005090:	40014800 	.word	0x40014800

08005094 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005094:	b480      	push	{r7}
 8005096:	b087      	sub	sp, #28
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a1b      	ldr	r3, [r3, #32]
 80050a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80050d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	041b      	lsls	r3, r3, #16
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a15      	ldr	r2, [pc, #84]	@ (8005140 <TIM_OC5_SetConfig+0xac>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d00b      	beq.n	8005106 <TIM_OC5_SetConfig+0x72>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a14      	ldr	r2, [pc, #80]	@ (8005144 <TIM_OC5_SetConfig+0xb0>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d007      	beq.n	8005106 <TIM_OC5_SetConfig+0x72>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a13      	ldr	r2, [pc, #76]	@ (8005148 <TIM_OC5_SetConfig+0xb4>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d003      	beq.n	8005106 <TIM_OC5_SetConfig+0x72>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a12      	ldr	r2, [pc, #72]	@ (800514c <TIM_OC5_SetConfig+0xb8>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d109      	bne.n	800511a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800510c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	021b      	lsls	r3, r3, #8
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	4313      	orrs	r3, r2
 8005118:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	697a      	ldr	r2, [r7, #20]
 800511e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685a      	ldr	r2, [r3, #4]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	621a      	str	r2, [r3, #32]
}
 8005134:	bf00      	nop
 8005136:	371c      	adds	r7, #28
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr
 8005140:	40012c00 	.word	0x40012c00
 8005144:	40014000 	.word	0x40014000
 8005148:	40014400 	.word	0x40014400
 800514c:	40014800 	.word	0x40014800

08005150 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005150:	b480      	push	{r7}
 8005152:	b087      	sub	sp, #28
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a1b      	ldr	r3, [r3, #32]
 800515e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a1b      	ldr	r3, [r3, #32]
 8005164:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800517e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	021b      	lsls	r3, r3, #8
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	4313      	orrs	r3, r2
 800518e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005196:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	051b      	lsls	r3, r3, #20
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a16      	ldr	r2, [pc, #88]	@ (8005200 <TIM_OC6_SetConfig+0xb0>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d00b      	beq.n	80051c4 <TIM_OC6_SetConfig+0x74>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a15      	ldr	r2, [pc, #84]	@ (8005204 <TIM_OC6_SetConfig+0xb4>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d007      	beq.n	80051c4 <TIM_OC6_SetConfig+0x74>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a14      	ldr	r2, [pc, #80]	@ (8005208 <TIM_OC6_SetConfig+0xb8>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d003      	beq.n	80051c4 <TIM_OC6_SetConfig+0x74>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a13      	ldr	r2, [pc, #76]	@ (800520c <TIM_OC6_SetConfig+0xbc>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d109      	bne.n	80051d8 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	029b      	lsls	r3, r3, #10
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	693a      	ldr	r2, [r7, #16]
 80051f0:	621a      	str	r2, [r3, #32]
}
 80051f2:	bf00      	nop
 80051f4:	371c      	adds	r7, #28
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	40012c00 	.word	0x40012c00
 8005204:	40014000 	.word	0x40014000
 8005208:	40014400 	.word	0x40014400
 800520c:	40014800 	.word	0x40014800

08005210 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005210:	b480      	push	{r7}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
 800521c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6a1b      	ldr	r3, [r3, #32]
 8005222:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6a1b      	ldr	r3, [r3, #32]
 8005228:	f023 0201 	bic.w	r2, r3, #1
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	4a20      	ldr	r2, [pc, #128]	@ (80052bc <TIM_TI1_SetConfig+0xac>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d00b      	beq.n	8005256 <TIM_TI1_SetConfig+0x46>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005244:	d007      	beq.n	8005256 <TIM_TI1_SetConfig+0x46>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	4a1d      	ldr	r2, [pc, #116]	@ (80052c0 <TIM_TI1_SetConfig+0xb0>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d003      	beq.n	8005256 <TIM_TI1_SetConfig+0x46>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	4a1c      	ldr	r2, [pc, #112]	@ (80052c4 <TIM_TI1_SetConfig+0xb4>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d101      	bne.n	800525a <TIM_TI1_SetConfig+0x4a>
 8005256:	2301      	movs	r3, #1
 8005258:	e000      	b.n	800525c <TIM_TI1_SetConfig+0x4c>
 800525a:	2300      	movs	r3, #0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d008      	beq.n	8005272 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f023 0303 	bic.w	r3, r3, #3
 8005266:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4313      	orrs	r3, r2
 800526e:	617b      	str	r3, [r7, #20]
 8005270:	e003      	b.n	800527a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f043 0301 	orr.w	r3, r3, #1
 8005278:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005280:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	011b      	lsls	r3, r3, #4
 8005286:	b2db      	uxtb	r3, r3
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	4313      	orrs	r3, r2
 800528c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	f023 030a 	bic.w	r3, r3, #10
 8005294:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	f003 030a 	and.w	r3, r3, #10
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	4313      	orrs	r3, r2
 80052a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	621a      	str	r2, [r3, #32]
}
 80052ae:	bf00      	nop
 80052b0:	371c      	adds	r7, #28
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	40012c00 	.word	0x40012c00
 80052c0:	40000400 	.word	0x40000400
 80052c4:	40014000 	.word	0x40014000

080052c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b087      	sub	sp, #28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6a1b      	ldr	r3, [r3, #32]
 80052de:	f023 0201 	bic.w	r2, r3, #1
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	699b      	ldr	r3, [r3, #24]
 80052ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	011b      	lsls	r3, r3, #4
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	f023 030a 	bic.w	r3, r3, #10
 8005304:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	4313      	orrs	r3, r2
 800530c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	621a      	str	r2, [r3, #32]
}
 800531a:	bf00      	nop
 800531c:	371c      	adds	r7, #28
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr

08005326 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005326:	b480      	push	{r7}
 8005328:	b087      	sub	sp, #28
 800532a:	af00      	add	r7, sp, #0
 800532c:	60f8      	str	r0, [r7, #12]
 800532e:	60b9      	str	r1, [r7, #8]
 8005330:	607a      	str	r2, [r7, #4]
 8005332:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6a1b      	ldr	r3, [r3, #32]
 8005338:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	f023 0210 	bic.w	r2, r3, #16
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	699b      	ldr	r3, [r3, #24]
 800534a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005352:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	021b      	lsls	r3, r3, #8
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	4313      	orrs	r3, r2
 800535c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005364:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	031b      	lsls	r3, r3, #12
 800536a:	b29b      	uxth	r3, r3
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	4313      	orrs	r3, r2
 8005370:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005378:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	011b      	lsls	r3, r3, #4
 800537e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	4313      	orrs	r3, r2
 8005386:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	621a      	str	r2, [r3, #32]
}
 8005394:	bf00      	nop
 8005396:	371c      	adds	r7, #28
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b087      	sub	sp, #28
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	f023 0210 	bic.w	r2, r3, #16
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80053ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	031b      	lsls	r3, r3, #12
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80053dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	011b      	lsls	r3, r3, #4
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	693a      	ldr	r2, [r7, #16]
 80053ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	621a      	str	r2, [r3, #32]
}
 80053f4:	bf00      	nop
 80053f6:	371c      	adds	r7, #28
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
 800540c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6a1b      	ldr	r3, [r3, #32]
 8005418:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	69db      	ldr	r3, [r3, #28]
 8005424:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	f023 0303 	bic.w	r3, r3, #3
 800542c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800542e:	693a      	ldr	r2, [r7, #16]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4313      	orrs	r3, r2
 8005434:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800543c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	011b      	lsls	r3, r3, #4
 8005442:	b2db      	uxtb	r3, r3
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	4313      	orrs	r3, r2
 8005448:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005450:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	021b      	lsls	r3, r3, #8
 8005456:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	4313      	orrs	r3, r2
 800545e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	693a      	ldr	r2, [r7, #16]
 8005464:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	621a      	str	r2, [r3, #32]
}
 800546c:	bf00      	nop
 800546e:	371c      	adds	r7, #28
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr

08005478 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005478:	b480      	push	{r7}
 800547a:	b087      	sub	sp, #28
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	607a      	str	r2, [r7, #4]
 8005484:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6a1b      	ldr	r3, [r3, #32]
 800548a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	69db      	ldr	r3, [r3, #28]
 800549c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054a4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	021b      	lsls	r3, r3, #8
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054b6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	031b      	lsls	r3, r3, #12
 80054bc:	b29b      	uxth	r3, r3
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80054ca:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	031b      	lsls	r3, r3, #12
 80054d0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	693a      	ldr	r2, [r7, #16]
 80054de:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	621a      	str	r2, [r3, #32]
}
 80054e6:	bf00      	nop
 80054e8:	371c      	adds	r7, #28
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054f2:	b480      	push	{r7}
 80054f4:	b085      	sub	sp, #20
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
 80054fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005508:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	4313      	orrs	r3, r2
 8005510:	f043 0307 	orr.w	r3, r3, #7
 8005514:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	609a      	str	r2, [r3, #8]
}
 800551c:	bf00      	nop
 800551e:	3714      	adds	r7, #20
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005528:	b480      	push	{r7}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
 8005534:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005542:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	021a      	lsls	r2, r3, #8
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	431a      	orrs	r2, r3
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	4313      	orrs	r3, r2
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	4313      	orrs	r3, r2
 8005554:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	609a      	str	r2, [r3, #8]
}
 800555c:	bf00      	nop
 800555e:	371c      	adds	r7, #28
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005578:	2b01      	cmp	r3, #1
 800557a:	d101      	bne.n	8005580 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800557c:	2302      	movs	r3, #2
 800557e:	e054      	b.n	800562a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a24      	ldr	r2, [pc, #144]	@ (8005638 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d108      	bne.n	80055bc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80055b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a17      	ldr	r2, [pc, #92]	@ (8005638 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d00e      	beq.n	80055fe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055e8:	d009      	beq.n	80055fe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a13      	ldr	r2, [pc, #76]	@ (800563c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d004      	beq.n	80055fe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a11      	ldr	r2, [pc, #68]	@ (8005640 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d10c      	bne.n	8005618 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005604:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	68ba      	ldr	r2, [r7, #8]
 800560c:	4313      	orrs	r3, r2
 800560e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68ba      	ldr	r2, [r7, #8]
 8005616:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005628:	2300      	movs	r3, #0
}
 800562a:	4618      	mov	r0, r3
 800562c:	3714      	adds	r7, #20
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr
 8005636:	bf00      	nop
 8005638:	40012c00 	.word	0x40012c00
 800563c:	40000400 	.word	0x40000400
 8005640:	40014000 	.word	0x40014000

08005644 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800564c:	bf00      	nop
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005660:	bf00      	nop
 8005662:	370c      	adds	r7, #12
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e040      	b.n	8005714 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005696:	2b00      	cmp	r3, #0
 8005698:	d106      	bne.n	80056a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f7fb faea 	bl	8000c7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2224      	movs	r2, #36	@ 0x24
 80056ac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 0201 	bic.w	r2, r2, #1
 80056bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d002      	beq.n	80056cc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 fd28 	bl	800611c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 fbef 	bl	8005eb0 <UART_SetConfig>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d101      	bne.n	80056dc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e01b      	b.n	8005714 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	689a      	ldr	r2, [r3, #8]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0201 	orr.w	r2, r2, #1
 800570a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 fda7 	bl	8006260 <UART_CheckIdleState>
 8005712:	4603      	mov	r3, r0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3708      	adds	r7, #8
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b08a      	sub	sp, #40	@ 0x28
 8005720:	af02      	add	r7, sp, #8
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	603b      	str	r3, [r7, #0]
 8005728:	4613      	mov	r3, r2
 800572a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005730:	2b20      	cmp	r3, #32
 8005732:	d177      	bne.n	8005824 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d002      	beq.n	8005740 <HAL_UART_Transmit+0x24>
 800573a:	88fb      	ldrh	r3, [r7, #6]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d101      	bne.n	8005744 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e070      	b.n	8005826 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2221      	movs	r2, #33	@ 0x21
 8005750:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005752:	f7fc f859 	bl	8001808 <HAL_GetTick>
 8005756:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	88fa      	ldrh	r2, [r7, #6]
 800575c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	88fa      	ldrh	r2, [r7, #6]
 8005764:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005770:	d108      	bne.n	8005784 <HAL_UART_Transmit+0x68>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d104      	bne.n	8005784 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800577a:	2300      	movs	r3, #0
 800577c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	61bb      	str	r3, [r7, #24]
 8005782:	e003      	b.n	800578c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005788:	2300      	movs	r3, #0
 800578a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800578c:	e02f      	b.n	80057ee <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	2200      	movs	r2, #0
 8005796:	2180      	movs	r1, #128	@ 0x80
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 fe09 	bl	80063b0 <UART_WaitOnFlagUntilTimeout>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d004      	beq.n	80057ae <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2220      	movs	r2, #32
 80057a8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e03b      	b.n	8005826 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10b      	bne.n	80057cc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057b4:	69bb      	ldr	r3, [r7, #24]
 80057b6:	881a      	ldrh	r2, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057c0:	b292      	uxth	r2, r2
 80057c2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	3302      	adds	r3, #2
 80057c8:	61bb      	str	r3, [r7, #24]
 80057ca:	e007      	b.n	80057dc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	781a      	ldrb	r2, [r3, #0]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	3301      	adds	r3, #1
 80057da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	3b01      	subs	r3, #1
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1c9      	bne.n	800578e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2200      	movs	r2, #0
 8005802:	2140      	movs	r1, #64	@ 0x40
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f000 fdd3 	bl	80063b0 <UART_WaitOnFlagUntilTimeout>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	d004      	beq.n	800581a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2220      	movs	r2, #32
 8005814:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	e005      	b.n	8005826 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2220      	movs	r2, #32
 800581e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005820:	2300      	movs	r3, #0
 8005822:	e000      	b.n	8005826 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005824:	2302      	movs	r3, #2
  }
}
 8005826:	4618      	mov	r0, r3
 8005828:	3720      	adds	r7, #32
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}

0800582e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800582e:	b580      	push	{r7, lr}
 8005830:	b08a      	sub	sp, #40	@ 0x28
 8005832:	af00      	add	r7, sp, #0
 8005834:	60f8      	str	r0, [r7, #12]
 8005836:	60b9      	str	r1, [r7, #8]
 8005838:	4613      	mov	r3, r2
 800583a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005842:	2b20      	cmp	r3, #32
 8005844:	d132      	bne.n	80058ac <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d002      	beq.n	8005852 <HAL_UART_Receive_IT+0x24>
 800584c:	88fb      	ldrh	r3, [r7, #6]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d101      	bne.n	8005856 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e02b      	b.n	80058ae <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d018      	beq.n	800589c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	e853 3f00 	ldrex	r3, [r3]
 8005876:	613b      	str	r3, [r7, #16]
   return(result);
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800587e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	461a      	mov	r2, r3
 8005886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005888:	623b      	str	r3, [r7, #32]
 800588a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588c:	69f9      	ldr	r1, [r7, #28]
 800588e:	6a3a      	ldr	r2, [r7, #32]
 8005890:	e841 2300 	strex	r3, r2, [r1]
 8005894:	61bb      	str	r3, [r7, #24]
   return(result);
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1e6      	bne.n	800586a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800589c:	88fb      	ldrh	r3, [r7, #6]
 800589e:	461a      	mov	r2, r3
 80058a0:	68b9      	ldr	r1, [r7, #8]
 80058a2:	68f8      	ldr	r0, [r7, #12]
 80058a4:	f000 fdf2 	bl	800648c <UART_Start_Receive_IT>
 80058a8:	4603      	mov	r3, r0
 80058aa:	e000      	b.n	80058ae <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80058ac:	2302      	movs	r3, #2
  }
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3728      	adds	r7, #40	@ 0x28
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
	...

080058b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b0ba      	sub	sp, #232	@ 0xe8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	69db      	ldr	r3, [r3, #28]
 80058c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80058de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80058e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80058e6:	4013      	ands	r3, r2
 80058e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80058ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d115      	bne.n	8005920 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80058f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058f8:	f003 0320 	and.w	r3, r3, #32
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00f      	beq.n	8005920 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005904:	f003 0320 	and.w	r3, r3, #32
 8005908:	2b00      	cmp	r3, #0
 800590a:	d009      	beq.n	8005920 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005910:	2b00      	cmp	r3, #0
 8005912:	f000 82ab 	beq.w	8005e6c <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	4798      	blx	r3
      }
      return;
 800591e:	e2a5      	b.n	8005e6c <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005920:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005924:	2b00      	cmp	r3, #0
 8005926:	f000 8117 	beq.w	8005b58 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800592a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d106      	bne.n	8005944 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005936:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800593a:	4b85      	ldr	r3, [pc, #532]	@ (8005b50 <HAL_UART_IRQHandler+0x298>)
 800593c:	4013      	ands	r3, r2
 800593e:	2b00      	cmp	r3, #0
 8005940:	f000 810a 	beq.w	8005b58 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	2b00      	cmp	r3, #0
 800594e:	d011      	beq.n	8005974 <HAL_UART_IRQHandler+0xbc>
 8005950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005958:	2b00      	cmp	r3, #0
 800595a:	d00b      	beq.n	8005974 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	2201      	movs	r2, #1
 8005962:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800596a:	f043 0201 	orr.w	r2, r3, #1
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005978:	f003 0302 	and.w	r3, r3, #2
 800597c:	2b00      	cmp	r3, #0
 800597e:	d011      	beq.n	80059a4 <HAL_UART_IRQHandler+0xec>
 8005980:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00b      	beq.n	80059a4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2202      	movs	r2, #2
 8005992:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800599a:	f043 0204 	orr.w	r2, r3, #4
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059a8:	f003 0304 	and.w	r3, r3, #4
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d011      	beq.n	80059d4 <HAL_UART_IRQHandler+0x11c>
 80059b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059b4:	f003 0301 	and.w	r3, r3, #1
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00b      	beq.n	80059d4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2204      	movs	r2, #4
 80059c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059ca:	f043 0202 	orr.w	r2, r3, #2
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80059d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059d8:	f003 0308 	and.w	r3, r3, #8
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d017      	beq.n	8005a10 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80059e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059e4:	f003 0320 	and.w	r3, r3, #32
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d105      	bne.n	80059f8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80059ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059f0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00b      	beq.n	8005a10 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2208      	movs	r2, #8
 80059fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a06:	f043 0208 	orr.w	r2, r3, #8
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005a10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d012      	beq.n	8005a42 <HAL_UART_IRQHandler+0x18a>
 8005a1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a20:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d00c      	beq.n	8005a42 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a38:	f043 0220 	orr.w	r2, r3, #32
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 8211 	beq.w	8005e70 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005a4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a52:	f003 0320 	and.w	r3, r3, #32
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00d      	beq.n	8005a76 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005a5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a5e:	f003 0320 	and.w	r3, r3, #32
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d007      	beq.n	8005a76 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a7c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a8a:	2b40      	cmp	r3, #64	@ 0x40
 8005a8c:	d005      	beq.n	8005a9a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005a8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a92:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d04f      	beq.n	8005b3a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 fdbc 	bl	8006618 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aaa:	2b40      	cmp	r3, #64	@ 0x40
 8005aac:	d141      	bne.n	8005b32 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	3308      	adds	r3, #8
 8005ab4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005abc:	e853 3f00 	ldrex	r3, [r3]
 8005ac0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005ac4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ac8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005acc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3308      	adds	r3, #8
 8005ad6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005ada:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005ade:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005ae6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005aea:	e841 2300 	strex	r3, r2, [r1]
 8005aee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005af2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1d9      	bne.n	8005aae <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d013      	beq.n	8005b2a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b06:	4a13      	ldr	r2, [pc, #76]	@ (8005b54 <HAL_UART_IRQHandler+0x29c>)
 8005b08:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7fb fff9 	bl	8001b06 <HAL_DMA_Abort_IT>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d017      	beq.n	8005b4a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005b24:	4610      	mov	r0, r2
 8005b26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b28:	e00f      	b.n	8005b4a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f7fa fc26 	bl	800037c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b30:	e00b      	b.n	8005b4a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f7fa fc22 	bl	800037c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b38:	e007      	b.n	8005b4a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f7fa fc1e 	bl	800037c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005b48:	e192      	b.n	8005e70 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b4a:	bf00      	nop
    return;
 8005b4c:	e190      	b.n	8005e70 <HAL_UART_IRQHandler+0x5b8>
 8005b4e:	bf00      	nop
 8005b50:	04000120 	.word	0x04000120
 8005b54:	080066e1 	.word	0x080066e1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	f040 814b 	bne.w	8005df8 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b66:	f003 0310 	and.w	r3, r3, #16
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	f000 8144 	beq.w	8005df8 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005b70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b74:	f003 0310 	and.w	r3, r3, #16
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	f000 813d 	beq.w	8005df8 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2210      	movs	r2, #16
 8005b84:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b90:	2b40      	cmp	r3, #64	@ 0x40
 8005b92:	f040 80b5 	bne.w	8005d00 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ba2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f000 8164 	beq.w	8005e74 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005bb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	f080 815c 	bcs.w	8005e74 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005bc2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bca:	699b      	ldr	r3, [r3, #24]
 8005bcc:	2b20      	cmp	r3, #32
 8005bce:	f000 8086 	beq.w	8005cde <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bda:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005bde:	e853 3f00 	ldrex	r3, [r3]
 8005be2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005be6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005bea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005bfc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c00:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c04:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005c08:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005c0c:	e841 2300 	strex	r3, r2, [r1]
 8005c10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005c14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d1da      	bne.n	8005bd2 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	3308      	adds	r3, #8
 8005c22:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c26:	e853 3f00 	ldrex	r3, [r3]
 8005c2a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005c2c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c2e:	f023 0301 	bic.w	r3, r3, #1
 8005c32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	3308      	adds	r3, #8
 8005c3c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005c40:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005c44:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005c48:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005c4c:	e841 2300 	strex	r3, r2, [r1]
 8005c50:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005c52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1e1      	bne.n	8005c1c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	3308      	adds	r3, #8
 8005c5e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c62:	e853 3f00 	ldrex	r3, [r3]
 8005c66:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005c68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	3308      	adds	r3, #8
 8005c78:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005c7c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005c7e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c80:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005c82:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005c84:	e841 2300 	strex	r3, r2, [r1]
 8005c88:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005c8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d1e3      	bne.n	8005c58 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2220      	movs	r2, #32
 8005c94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ca6:	e853 3f00 	ldrex	r3, [r3]
 8005caa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005cac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cae:	f023 0310 	bic.w	r3, r3, #16
 8005cb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	461a      	mov	r2, r3
 8005cbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005cc0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005cc2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005cc6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005cc8:	e841 2300 	strex	r3, r2, [r1]
 8005ccc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005cce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1e4      	bne.n	8005c9e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f7fb fed6 	bl	8001a8a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 f8cd 	bl	8005e98 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005cfe:	e0b9      	b.n	8005e74 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	f000 80ab 	beq.w	8005e78 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8005d22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f000 80a6 	beq.w	8005e78 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d34:	e853 3f00 	ldrex	r3, [r3]
 8005d38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	461a      	mov	r2, r3
 8005d4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005d4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d50:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d52:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d56:	e841 2300 	strex	r3, r2, [r1]
 8005d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1e4      	bne.n	8005d2c <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	3308      	adds	r3, #8
 8005d68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6c:	e853 3f00 	ldrex	r3, [r3]
 8005d70:	623b      	str	r3, [r7, #32]
   return(result);
 8005d72:	6a3b      	ldr	r3, [r7, #32]
 8005d74:	f023 0301 	bic.w	r3, r3, #1
 8005d78:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3308      	adds	r3, #8
 8005d82:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005d86:	633a      	str	r2, [r7, #48]	@ 0x30
 8005d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d8e:	e841 2300 	strex	r3, r2, [r1]
 8005d92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d1e3      	bne.n	8005d62 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2220      	movs	r2, #32
 8005d9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	e853 3f00 	ldrex	r3, [r3]
 8005dba:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f023 0310 	bic.w	r3, r3, #16
 8005dc2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	461a      	mov	r2, r3
 8005dcc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005dd0:	61fb      	str	r3, [r7, #28]
 8005dd2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd4:	69b9      	ldr	r1, [r7, #24]
 8005dd6:	69fa      	ldr	r2, [r7, #28]
 8005dd8:	e841 2300 	strex	r3, r2, [r1]
 8005ddc:	617b      	str	r3, [r7, #20]
   return(result);
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d1e4      	bne.n	8005dae <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2202      	movs	r2, #2
 8005de8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005dea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005dee:	4619      	mov	r1, r3
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 f851 	bl	8005e98 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005df6:	e03f      	b.n	8005e78 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00e      	beq.n	8005e22 <HAL_UART_IRQHandler+0x56a>
 8005e04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d008      	beq.n	8005e22 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005e18:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 fe48 	bl	8006ab0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e20:	e02d      	b.n	8005e7e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00e      	beq.n	8005e4c <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005e2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d008      	beq.n	8005e4c <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d01c      	beq.n	8005e7c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	4798      	blx	r3
    }
    return;
 8005e4a:	e017      	b.n	8005e7c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d012      	beq.n	8005e7e <HAL_UART_IRQHandler+0x5c6>
 8005e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00c      	beq.n	8005e7e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 fc51 	bl	800670c <UART_EndTransmit_IT>
    return;
 8005e6a:	e008      	b.n	8005e7e <HAL_UART_IRQHandler+0x5c6>
      return;
 8005e6c:	bf00      	nop
 8005e6e:	e006      	b.n	8005e7e <HAL_UART_IRQHandler+0x5c6>
    return;
 8005e70:	bf00      	nop
 8005e72:	e004      	b.n	8005e7e <HAL_UART_IRQHandler+0x5c6>
      return;
 8005e74:	bf00      	nop
 8005e76:	e002      	b.n	8005e7e <HAL_UART_IRQHandler+0x5c6>
      return;
 8005e78:	bf00      	nop
 8005e7a:	e000      	b.n	8005e7e <HAL_UART_IRQHandler+0x5c6>
    return;
 8005e7c:	bf00      	nop
  }

}
 8005e7e:	37e8      	adds	r7, #232	@ 0xe8
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b088      	sub	sp, #32
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	689a      	ldr	r2, [r3, #8]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	431a      	orrs	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	431a      	orrs	r2, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	69db      	ldr	r3, [r3, #28]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	4b8a      	ldr	r3, [pc, #552]	@ (8006104 <UART_SetConfig+0x254>)
 8005edc:	4013      	ands	r3, r2
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	6812      	ldr	r2, [r2, #0]
 8005ee2:	6979      	ldr	r1, [r7, #20]
 8005ee4:	430b      	orrs	r3, r1
 8005ee6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	68da      	ldr	r2, [r3, #12]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	430a      	orrs	r2, r1
 8005efc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	697a      	ldr	r2, [r7, #20]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a78      	ldr	r2, [pc, #480]	@ (8006108 <UART_SetConfig+0x258>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d120      	bne.n	8005f6e <UART_SetConfig+0xbe>
 8005f2c:	4b77      	ldr	r3, [pc, #476]	@ (800610c <UART_SetConfig+0x25c>)
 8005f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f30:	f003 0303 	and.w	r3, r3, #3
 8005f34:	2b03      	cmp	r3, #3
 8005f36:	d817      	bhi.n	8005f68 <UART_SetConfig+0xb8>
 8005f38:	a201      	add	r2, pc, #4	@ (adr r2, 8005f40 <UART_SetConfig+0x90>)
 8005f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f3e:	bf00      	nop
 8005f40:	08005f51 	.word	0x08005f51
 8005f44:	08005f5d 	.word	0x08005f5d
 8005f48:	08005f63 	.word	0x08005f63
 8005f4c:	08005f57 	.word	0x08005f57
 8005f50:	2300      	movs	r3, #0
 8005f52:	77fb      	strb	r3, [r7, #31]
 8005f54:	e01d      	b.n	8005f92 <UART_SetConfig+0xe2>
 8005f56:	2302      	movs	r3, #2
 8005f58:	77fb      	strb	r3, [r7, #31]
 8005f5a:	e01a      	b.n	8005f92 <UART_SetConfig+0xe2>
 8005f5c:	2304      	movs	r3, #4
 8005f5e:	77fb      	strb	r3, [r7, #31]
 8005f60:	e017      	b.n	8005f92 <UART_SetConfig+0xe2>
 8005f62:	2308      	movs	r3, #8
 8005f64:	77fb      	strb	r3, [r7, #31]
 8005f66:	e014      	b.n	8005f92 <UART_SetConfig+0xe2>
 8005f68:	2310      	movs	r3, #16
 8005f6a:	77fb      	strb	r3, [r7, #31]
 8005f6c:	e011      	b.n	8005f92 <UART_SetConfig+0xe2>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a67      	ldr	r2, [pc, #412]	@ (8006110 <UART_SetConfig+0x260>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d102      	bne.n	8005f7e <UART_SetConfig+0xce>
 8005f78:	2300      	movs	r3, #0
 8005f7a:	77fb      	strb	r3, [r7, #31]
 8005f7c:	e009      	b.n	8005f92 <UART_SetConfig+0xe2>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a64      	ldr	r2, [pc, #400]	@ (8006114 <UART_SetConfig+0x264>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d102      	bne.n	8005f8e <UART_SetConfig+0xde>
 8005f88:	2300      	movs	r3, #0
 8005f8a:	77fb      	strb	r3, [r7, #31]
 8005f8c:	e001      	b.n	8005f92 <UART_SetConfig+0xe2>
 8005f8e:	2310      	movs	r3, #16
 8005f90:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	69db      	ldr	r3, [r3, #28]
 8005f96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f9a:	d15a      	bne.n	8006052 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8005f9c:	7ffb      	ldrb	r3, [r7, #31]
 8005f9e:	2b08      	cmp	r3, #8
 8005fa0:	d827      	bhi.n	8005ff2 <UART_SetConfig+0x142>
 8005fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa8 <UART_SetConfig+0xf8>)
 8005fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa8:	08005fcd 	.word	0x08005fcd
 8005fac:	08005fd5 	.word	0x08005fd5
 8005fb0:	08005fdd 	.word	0x08005fdd
 8005fb4:	08005ff3 	.word	0x08005ff3
 8005fb8:	08005fe3 	.word	0x08005fe3
 8005fbc:	08005ff3 	.word	0x08005ff3
 8005fc0:	08005ff3 	.word	0x08005ff3
 8005fc4:	08005ff3 	.word	0x08005ff3
 8005fc8:	08005feb 	.word	0x08005feb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fcc:	f7fd ff7c 	bl	8003ec8 <HAL_RCC_GetPCLK1Freq>
 8005fd0:	61b8      	str	r0, [r7, #24]
        break;
 8005fd2:	e013      	b.n	8005ffc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fd4:	f7fd ff9a 	bl	8003f0c <HAL_RCC_GetPCLK2Freq>
 8005fd8:	61b8      	str	r0, [r7, #24]
        break;
 8005fda:	e00f      	b.n	8005ffc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fdc:	4b4e      	ldr	r3, [pc, #312]	@ (8006118 <UART_SetConfig+0x268>)
 8005fde:	61bb      	str	r3, [r7, #24]
        break;
 8005fe0:	e00c      	b.n	8005ffc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fe2:	f7fd ff11 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 8005fe6:	61b8      	str	r0, [r7, #24]
        break;
 8005fe8:	e008      	b.n	8005ffc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fee:	61bb      	str	r3, [r7, #24]
        break;
 8005ff0:	e004      	b.n	8005ffc <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	77bb      	strb	r3, [r7, #30]
        break;
 8005ffa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d074      	beq.n	80060ec <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	005a      	lsls	r2, r3, #1
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	085b      	lsrs	r3, r3, #1
 800600c:	441a      	add	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	fbb2 f3f3 	udiv	r3, r2, r3
 8006016:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	2b0f      	cmp	r3, #15
 800601c:	d916      	bls.n	800604c <UART_SetConfig+0x19c>
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006024:	d212      	bcs.n	800604c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	b29b      	uxth	r3, r3
 800602a:	f023 030f 	bic.w	r3, r3, #15
 800602e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	085b      	lsrs	r3, r3, #1
 8006034:	b29b      	uxth	r3, r3
 8006036:	f003 0307 	and.w	r3, r3, #7
 800603a:	b29a      	uxth	r2, r3
 800603c:	89fb      	ldrh	r3, [r7, #14]
 800603e:	4313      	orrs	r3, r2
 8006040:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	89fa      	ldrh	r2, [r7, #14]
 8006048:	60da      	str	r2, [r3, #12]
 800604a:	e04f      	b.n	80060ec <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	77bb      	strb	r3, [r7, #30]
 8006050:	e04c      	b.n	80060ec <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006052:	7ffb      	ldrb	r3, [r7, #31]
 8006054:	2b08      	cmp	r3, #8
 8006056:	d828      	bhi.n	80060aa <UART_SetConfig+0x1fa>
 8006058:	a201      	add	r2, pc, #4	@ (adr r2, 8006060 <UART_SetConfig+0x1b0>)
 800605a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800605e:	bf00      	nop
 8006060:	08006085 	.word	0x08006085
 8006064:	0800608d 	.word	0x0800608d
 8006068:	08006095 	.word	0x08006095
 800606c:	080060ab 	.word	0x080060ab
 8006070:	0800609b 	.word	0x0800609b
 8006074:	080060ab 	.word	0x080060ab
 8006078:	080060ab 	.word	0x080060ab
 800607c:	080060ab 	.word	0x080060ab
 8006080:	080060a3 	.word	0x080060a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006084:	f7fd ff20 	bl	8003ec8 <HAL_RCC_GetPCLK1Freq>
 8006088:	61b8      	str	r0, [r7, #24]
        break;
 800608a:	e013      	b.n	80060b4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800608c:	f7fd ff3e 	bl	8003f0c <HAL_RCC_GetPCLK2Freq>
 8006090:	61b8      	str	r0, [r7, #24]
        break;
 8006092:	e00f      	b.n	80060b4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006094:	4b20      	ldr	r3, [pc, #128]	@ (8006118 <UART_SetConfig+0x268>)
 8006096:	61bb      	str	r3, [r7, #24]
        break;
 8006098:	e00c      	b.n	80060b4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800609a:	f7fd feb5 	bl	8003e08 <HAL_RCC_GetSysClockFreq>
 800609e:	61b8      	str	r0, [r7, #24]
        break;
 80060a0:	e008      	b.n	80060b4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060a6:	61bb      	str	r3, [r7, #24]
        break;
 80060a8:	e004      	b.n	80060b4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80060aa:	2300      	movs	r3, #0
 80060ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	77bb      	strb	r3, [r7, #30]
        break;
 80060b2:	bf00      	nop
    }

    if (pclk != 0U)
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d018      	beq.n	80060ec <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	085a      	lsrs	r2, r3, #1
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	441a      	add	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	2b0f      	cmp	r3, #15
 80060d2:	d909      	bls.n	80060e8 <UART_SetConfig+0x238>
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060da:	d205      	bcs.n	80060e8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	b29a      	uxth	r2, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	60da      	str	r2, [r3, #12]
 80060e6:	e001      	b.n	80060ec <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80060f8:	7fbb      	ldrb	r3, [r7, #30]
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3720      	adds	r7, #32
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	efff69f3 	.word	0xefff69f3
 8006108:	40013800 	.word	0x40013800
 800610c:	40021000 	.word	0x40021000
 8006110:	40004400 	.word	0x40004400
 8006114:	40004800 	.word	0x40004800
 8006118:	007a1200 	.word	0x007a1200

0800611c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006128:	f003 0308 	and.w	r3, r3, #8
 800612c:	2b00      	cmp	r3, #0
 800612e:	d00a      	beq.n	8006146 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	430a      	orrs	r2, r1
 8006144:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00a      	beq.n	8006168 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	430a      	orrs	r2, r1
 8006166:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800616c:	f003 0302 	and.w	r3, r3, #2
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00a      	beq.n	800618a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800618e:	f003 0304 	and.w	r3, r3, #4
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00a      	beq.n	80061ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b0:	f003 0310 	and.w	r3, r3, #16
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00a      	beq.n	80061ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d2:	f003 0320 	and.w	r3, r3, #32
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00a      	beq.n	80061f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d01a      	beq.n	8006232 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	430a      	orrs	r2, r1
 8006210:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006216:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800621a:	d10a      	bne.n	8006232 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	430a      	orrs	r2, r1
 8006230:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800623a:	2b00      	cmp	r3, #0
 800623c:	d00a      	beq.n	8006254 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	430a      	orrs	r2, r1
 8006252:	605a      	str	r2, [r3, #4]
  }
}
 8006254:	bf00      	nop
 8006256:	370c      	adds	r7, #12
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b098      	sub	sp, #96	@ 0x60
 8006264:	af02      	add	r7, sp, #8
 8006266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006270:	f7fb faca 	bl	8001808 <HAL_GetTick>
 8006274:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0308 	and.w	r3, r3, #8
 8006280:	2b08      	cmp	r3, #8
 8006282:	d12e      	bne.n	80062e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006284:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006288:	9300      	str	r3, [sp, #0]
 800628a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800628c:	2200      	movs	r2, #0
 800628e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 f88c 	bl	80063b0 <UART_WaitOnFlagUntilTimeout>
 8006298:	4603      	mov	r3, r0
 800629a:	2b00      	cmp	r3, #0
 800629c:	d021      	beq.n	80062e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a6:	e853 3f00 	ldrex	r3, [r3]
 80062aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80062ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	461a      	mov	r2, r3
 80062ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80062be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062c4:	e841 2300 	strex	r3, r2, [r1]
 80062c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80062ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d1e6      	bne.n	800629e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2220      	movs	r2, #32
 80062d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e062      	b.n	80063a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 0304 	and.w	r3, r3, #4
 80062ec:	2b04      	cmp	r3, #4
 80062ee:	d149      	bne.n	8006384 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80062f4:	9300      	str	r3, [sp, #0]
 80062f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062f8:	2200      	movs	r2, #0
 80062fa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 f856 	bl	80063b0 <UART_WaitOnFlagUntilTimeout>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d03c      	beq.n	8006384 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006312:	e853 3f00 	ldrex	r3, [r3]
 8006316:	623b      	str	r3, [r7, #32]
   return(result);
 8006318:	6a3b      	ldr	r3, [r7, #32]
 800631a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800631e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	461a      	mov	r2, r3
 8006326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006328:	633b      	str	r3, [r7, #48]	@ 0x30
 800632a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800632e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006330:	e841 2300 	strex	r3, r2, [r1]
 8006334:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1e6      	bne.n	800630a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	3308      	adds	r3, #8
 8006342:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	e853 3f00 	ldrex	r3, [r3]
 800634a:	60fb      	str	r3, [r7, #12]
   return(result);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f023 0301 	bic.w	r3, r3, #1
 8006352:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	3308      	adds	r3, #8
 800635a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800635c:	61fa      	str	r2, [r7, #28]
 800635e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006360:	69b9      	ldr	r1, [r7, #24]
 8006362:	69fa      	ldr	r2, [r7, #28]
 8006364:	e841 2300 	strex	r3, r2, [r1]
 8006368:	617b      	str	r3, [r7, #20]
   return(result);
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1e5      	bne.n	800633c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2220      	movs	r2, #32
 8006374:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	e011      	b.n	80063a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2220      	movs	r2, #32
 8006388:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2220      	movs	r2, #32
 800638e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80063a6:	2300      	movs	r3, #0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3758      	adds	r7, #88	@ 0x58
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	60f8      	str	r0, [r7, #12]
 80063b8:	60b9      	str	r1, [r7, #8]
 80063ba:	603b      	str	r3, [r7, #0]
 80063bc:	4613      	mov	r3, r2
 80063be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063c0:	e04f      	b.n	8006462 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c8:	d04b      	beq.n	8006462 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063ca:	f7fb fa1d 	bl	8001808 <HAL_GetTick>
 80063ce:	4602      	mov	r2, r0
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	1ad3      	subs	r3, r2, r3
 80063d4:	69ba      	ldr	r2, [r7, #24]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d302      	bcc.n	80063e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d101      	bne.n	80063e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80063e0:	2303      	movs	r3, #3
 80063e2:	e04e      	b.n	8006482 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0304 	and.w	r3, r3, #4
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d037      	beq.n	8006462 <UART_WaitOnFlagUntilTimeout+0xb2>
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	2b80      	cmp	r3, #128	@ 0x80
 80063f6:	d034      	beq.n	8006462 <UART_WaitOnFlagUntilTimeout+0xb2>
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	2b40      	cmp	r3, #64	@ 0x40
 80063fc:	d031      	beq.n	8006462 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	69db      	ldr	r3, [r3, #28]
 8006404:	f003 0308 	and.w	r3, r3, #8
 8006408:	2b08      	cmp	r3, #8
 800640a:	d110      	bne.n	800642e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2208      	movs	r2, #8
 8006412:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006414:	68f8      	ldr	r0, [r7, #12]
 8006416:	f000 f8ff 	bl	8006618 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2208      	movs	r2, #8
 800641e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e029      	b.n	8006482 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	69db      	ldr	r3, [r3, #28]
 8006434:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006438:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800643c:	d111      	bne.n	8006462 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006446:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f000 f8e5 	bl	8006618 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2220      	movs	r2, #32
 8006452:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2200      	movs	r2, #0
 800645a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e00f      	b.n	8006482 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	69da      	ldr	r2, [r3, #28]
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	4013      	ands	r3, r2
 800646c:	68ba      	ldr	r2, [r7, #8]
 800646e:	429a      	cmp	r2, r3
 8006470:	bf0c      	ite	eq
 8006472:	2301      	moveq	r3, #1
 8006474:	2300      	movne	r3, #0
 8006476:	b2db      	uxtb	r3, r3
 8006478:	461a      	mov	r2, r3
 800647a:	79fb      	ldrb	r3, [r7, #7]
 800647c:	429a      	cmp	r2, r3
 800647e:	d0a0      	beq.n	80063c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3710      	adds	r7, #16
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
	...

0800648c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800648c:	b480      	push	{r7}
 800648e:	b097      	sub	sp, #92	@ 0x5c
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	4613      	mov	r3, r2
 8006498:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	68ba      	ldr	r2, [r7, #8]
 800649e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	88fa      	ldrh	r2, [r7, #6]
 80064a4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	88fa      	ldrh	r2, [r7, #6]
 80064ac:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064be:	d10e      	bne.n	80064de <UART_Start_Receive_IT+0x52>
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d105      	bne.n	80064d4 <UART_Start_Receive_IT+0x48>
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80064ce:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80064d2:	e02d      	b.n	8006530 <UART_Start_Receive_IT+0xa4>
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	22ff      	movs	r2, #255	@ 0xff
 80064d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80064dc:	e028      	b.n	8006530 <UART_Start_Receive_IT+0xa4>
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10d      	bne.n	8006502 <UART_Start_Receive_IT+0x76>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d104      	bne.n	80064f8 <UART_Start_Receive_IT+0x6c>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	22ff      	movs	r2, #255	@ 0xff
 80064f2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80064f6:	e01b      	b.n	8006530 <UART_Start_Receive_IT+0xa4>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	227f      	movs	r2, #127	@ 0x7f
 80064fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006500:	e016      	b.n	8006530 <UART_Start_Receive_IT+0xa4>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800650a:	d10d      	bne.n	8006528 <UART_Start_Receive_IT+0x9c>
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	691b      	ldr	r3, [r3, #16]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d104      	bne.n	800651e <UART_Start_Receive_IT+0x92>
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	227f      	movs	r2, #127	@ 0x7f
 8006518:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800651c:	e008      	b.n	8006530 <UART_Start_Receive_IT+0xa4>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	223f      	movs	r2, #63	@ 0x3f
 8006522:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006526:	e003      	b.n	8006530 <UART_Start_Receive_IT+0xa4>
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2222      	movs	r2, #34	@ 0x22
 800653c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	3308      	adds	r3, #8
 8006546:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800654a:	e853 3f00 	ldrex	r3, [r3]
 800654e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006552:	f043 0301 	orr.w	r3, r3, #1
 8006556:	657b      	str	r3, [r7, #84]	@ 0x54
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	3308      	adds	r3, #8
 800655e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006560:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006562:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006564:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006568:	e841 2300 	strex	r3, r2, [r1]
 800656c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800656e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1e5      	bne.n	8006540 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800657c:	d107      	bne.n	800658e <UART_Start_Receive_IT+0x102>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d103      	bne.n	800658e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	4a21      	ldr	r2, [pc, #132]	@ (8006610 <UART_Start_Receive_IT+0x184>)
 800658a:	669a      	str	r2, [r3, #104]	@ 0x68
 800658c:	e002      	b.n	8006594 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	4a20      	ldr	r2, [pc, #128]	@ (8006614 <UART_Start_Receive_IT+0x188>)
 8006592:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d019      	beq.n	80065d0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a4:	e853 3f00 	ldrex	r3, [r3]
 80065a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80065aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ac:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80065b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	461a      	mov	r2, r3
 80065b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80065bc:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065be:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80065c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80065c2:	e841 2300 	strex	r3, r2, [r1]
 80065c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80065c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1e6      	bne.n	800659c <UART_Start_Receive_IT+0x110>
 80065ce:	e018      	b.n	8006602 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	e853 3f00 	ldrex	r3, [r3]
 80065dc:	613b      	str	r3, [r7, #16]
   return(result);
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	f043 0320 	orr.w	r3, r3, #32
 80065e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	461a      	mov	r2, r3
 80065ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065ee:	623b      	str	r3, [r7, #32]
 80065f0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	69f9      	ldr	r1, [r7, #28]
 80065f4:	6a3a      	ldr	r2, [r7, #32]
 80065f6:	e841 2300 	strex	r3, r2, [r1]
 80065fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1e6      	bne.n	80065d0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006602:	2300      	movs	r3, #0
}
 8006604:	4618      	mov	r0, r3
 8006606:	375c      	adds	r7, #92	@ 0x5c
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr
 8006610:	08006909 	.word	0x08006909
 8006614:	08006761 	.word	0x08006761

08006618 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006618:	b480      	push	{r7}
 800661a:	b095      	sub	sp, #84	@ 0x54
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006628:	e853 3f00 	ldrex	r3, [r3]
 800662c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800662e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006630:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006634:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	461a      	mov	r2, r3
 800663c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800663e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006640:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006642:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006644:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006646:	e841 2300 	strex	r3, r2, [r1]
 800664a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800664c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1e6      	bne.n	8006620 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	3308      	adds	r3, #8
 8006658:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665a:	6a3b      	ldr	r3, [r7, #32]
 800665c:	e853 3f00 	ldrex	r3, [r3]
 8006660:	61fb      	str	r3, [r7, #28]
   return(result);
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	f023 0301 	bic.w	r3, r3, #1
 8006668:	64bb      	str	r3, [r7, #72]	@ 0x48
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	3308      	adds	r3, #8
 8006670:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006672:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006674:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006676:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800667a:	e841 2300 	strex	r3, r2, [r1]
 800667e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1e5      	bne.n	8006652 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800668a:	2b01      	cmp	r3, #1
 800668c:	d118      	bne.n	80066c0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	e853 3f00 	ldrex	r3, [r3]
 800669a:	60bb      	str	r3, [r7, #8]
   return(result);
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	f023 0310 	bic.w	r3, r3, #16
 80066a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	461a      	mov	r2, r3
 80066aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066ac:	61bb      	str	r3, [r7, #24]
 80066ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b0:	6979      	ldr	r1, [r7, #20]
 80066b2:	69ba      	ldr	r2, [r7, #24]
 80066b4:	e841 2300 	strex	r3, r2, [r1]
 80066b8:	613b      	str	r3, [r7, #16]
   return(result);
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1e6      	bne.n	800668e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2220      	movs	r2, #32
 80066c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80066d4:	bf00      	nop
 80066d6:	3754      	adds	r7, #84	@ 0x54
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b084      	sub	sp, #16
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066fe:	68f8      	ldr	r0, [r7, #12]
 8006700:	f7f9 fe3c 	bl	800037c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006704:	bf00      	nop
 8006706:	3710      	adds	r7, #16
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}

0800670c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b088      	sub	sp, #32
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	e853 3f00 	ldrex	r3, [r3]
 8006720:	60bb      	str	r3, [r7, #8]
   return(result);
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006728:	61fb      	str	r3, [r7, #28]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	461a      	mov	r2, r3
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	61bb      	str	r3, [r7, #24]
 8006734:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006736:	6979      	ldr	r1, [r7, #20]
 8006738:	69ba      	ldr	r2, [r7, #24]
 800673a:	e841 2300 	strex	r3, r2, [r1]
 800673e:	613b      	str	r3, [r7, #16]
   return(result);
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d1e6      	bne.n	8006714 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2220      	movs	r2, #32
 800674a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f7ff fb96 	bl	8005e84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006758:	bf00      	nop
 800675a:	3720      	adds	r7, #32
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b09c      	sub	sp, #112	@ 0x70
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800676e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006778:	2b22      	cmp	r3, #34	@ 0x22
 800677a:	f040 80b9 	bne.w	80068f0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006784:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006788:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800678c:	b2d9      	uxtb	r1, r3
 800678e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006792:	b2da      	uxtb	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006798:	400a      	ands	r2, r1
 800679a:	b2d2      	uxtb	r2, r2
 800679c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067a2:	1c5a      	adds	r2, r3, #1
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	3b01      	subs	r3, #1
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f040 809c 	bne.w	8006900 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067d0:	e853 3f00 	ldrex	r3, [r3]
 80067d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80067d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	461a      	mov	r2, r3
 80067e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067e8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80067ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80067ee:	e841 2300 	strex	r3, r2, [r1]
 80067f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80067f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d1e6      	bne.n	80067c8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	3308      	adds	r3, #8
 8006800:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006804:	e853 3f00 	ldrex	r3, [r3]
 8006808:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800680a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800680c:	f023 0301 	bic.w	r3, r3, #1
 8006810:	667b      	str	r3, [r7, #100]	@ 0x64
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	3308      	adds	r3, #8
 8006818:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800681a:	647a      	str	r2, [r7, #68]	@ 0x44
 800681c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006820:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006822:	e841 2300 	strex	r3, r2, [r1]
 8006826:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006828:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1e5      	bne.n	80067fa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2220      	movs	r2, #32
 8006832:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800684c:	2b00      	cmp	r3, #0
 800684e:	d018      	beq.n	8006882 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006858:	e853 3f00 	ldrex	r3, [r3]
 800685c:	623b      	str	r3, [r7, #32]
   return(result);
 800685e:	6a3b      	ldr	r3, [r7, #32]
 8006860:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006864:	663b      	str	r3, [r7, #96]	@ 0x60
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	461a      	mov	r2, r3
 800686c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800686e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006870:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006872:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006874:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006876:	e841 2300 	strex	r3, r2, [r1]
 800687a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800687c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800687e:	2b00      	cmp	r3, #0
 8006880:	d1e6      	bne.n	8006850 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006886:	2b01      	cmp	r3, #1
 8006888:	d12e      	bne.n	80068e8 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2200      	movs	r2, #0
 800688e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	e853 3f00 	ldrex	r3, [r3]
 800689c:	60fb      	str	r3, [r7, #12]
   return(result);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f023 0310 	bic.w	r3, r3, #16
 80068a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	461a      	mov	r2, r3
 80068ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068ae:	61fb      	str	r3, [r7, #28]
 80068b0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b2:	69b9      	ldr	r1, [r7, #24]
 80068b4:	69fa      	ldr	r2, [r7, #28]
 80068b6:	e841 2300 	strex	r3, r2, [r1]
 80068ba:	617b      	str	r3, [r7, #20]
   return(result);
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1e6      	bne.n	8006890 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	69db      	ldr	r3, [r3, #28]
 80068c8:	f003 0310 	and.w	r3, r3, #16
 80068cc:	2b10      	cmp	r3, #16
 80068ce:	d103      	bne.n	80068d8 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2210      	movs	r2, #16
 80068d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80068de:	4619      	mov	r1, r3
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f7ff fad9 	bl	8005e98 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80068e6:	e00b      	b.n	8006900 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f7f9 fc93 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 80068ee:	e007      	b.n	8006900 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	699a      	ldr	r2, [r3, #24]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f042 0208 	orr.w	r2, r2, #8
 80068fe:	619a      	str	r2, [r3, #24]
}
 8006900:	bf00      	nop
 8006902:	3770      	adds	r7, #112	@ 0x70
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b09c      	sub	sp, #112	@ 0x70
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006916:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006920:	2b22      	cmp	r3, #34	@ 0x22
 8006922:	f040 80b9 	bne.w	8006a98 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800692c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006934:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006936:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800693a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800693e:	4013      	ands	r3, r2
 8006940:	b29a      	uxth	r2, r3
 8006942:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006944:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800694a:	1c9a      	adds	r2, r3, #2
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006956:	b29b      	uxth	r3, r3
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006968:	b29b      	uxth	r3, r3
 800696a:	2b00      	cmp	r3, #0
 800696c:	f040 809c 	bne.w	8006aa8 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006978:	e853 3f00 	ldrex	r3, [r3]
 800697c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800697e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006980:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006984:	667b      	str	r3, [r7, #100]	@ 0x64
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	461a      	mov	r2, r3
 800698c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800698e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006990:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006992:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006994:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006996:	e841 2300 	strex	r3, r2, [r1]
 800699a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800699c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1e6      	bne.n	8006970 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	3308      	adds	r3, #8
 80069a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ac:	e853 3f00 	ldrex	r3, [r3]
 80069b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b4:	f023 0301 	bic.w	r3, r3, #1
 80069b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	3308      	adds	r3, #8
 80069c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80069c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80069c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069ca:	e841 2300 	strex	r3, r2, [r1]
 80069ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80069d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d1e5      	bne.n	80069a2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2220      	movs	r2, #32
 80069da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2200      	movs	r2, #0
 80069e2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d018      	beq.n	8006a2a <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fe:	6a3b      	ldr	r3, [r7, #32]
 8006a00:	e853 3f00 	ldrex	r3, [r3]
 8006a04:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	461a      	mov	r2, r3
 8006a14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a18:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a1e:	e841 2300 	strex	r3, r2, [r1]
 8006a22:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d1e6      	bne.n	80069f8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d12e      	bne.n	8006a90 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	e853 3f00 	ldrex	r3, [r3]
 8006a44:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	f023 0310 	bic.w	r3, r3, #16
 8006a4c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	461a      	mov	r2, r3
 8006a54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a56:	61bb      	str	r3, [r7, #24]
 8006a58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5a:	6979      	ldr	r1, [r7, #20]
 8006a5c:	69ba      	ldr	r2, [r7, #24]
 8006a5e:	e841 2300 	strex	r3, r2, [r1]
 8006a62:	613b      	str	r3, [r7, #16]
   return(result);
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1e6      	bne.n	8006a38 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	69db      	ldr	r3, [r3, #28]
 8006a70:	f003 0310 	and.w	r3, r3, #16
 8006a74:	2b10      	cmp	r3, #16
 8006a76:	d103      	bne.n	8006a80 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2210      	movs	r2, #16
 8006a7e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006a86:	4619      	mov	r1, r3
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f7ff fa05 	bl	8005e98 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006a8e:	e00b      	b.n	8006aa8 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f7f9 fbbf 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 8006a96:	e007      	b.n	8006aa8 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699a      	ldr	r2, [r3, #24]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f042 0208 	orr.w	r2, r2, #8
 8006aa6:	619a      	str	r2, [r3, #24]
}
 8006aa8:	bf00      	nop
 8006aaa:	3770      	adds	r7, #112	@ 0x70
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006ab8:	bf00      	nop
 8006aba:	370c      	adds	r7, #12
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <memset>:
 8006ac4:	4402      	add	r2, r0
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d100      	bne.n	8006ace <memset+0xa>
 8006acc:	4770      	bx	lr
 8006ace:	f803 1b01 	strb.w	r1, [r3], #1
 8006ad2:	e7f9      	b.n	8006ac8 <memset+0x4>

08006ad4 <__errno>:
 8006ad4:	4b01      	ldr	r3, [pc, #4]	@ (8006adc <__errno+0x8>)
 8006ad6:	6818      	ldr	r0, [r3, #0]
 8006ad8:	4770      	bx	lr
 8006ada:	bf00      	nop
 8006adc:	20000014 	.word	0x20000014

08006ae0 <__libc_init_array>:
 8006ae0:	b570      	push	{r4, r5, r6, lr}
 8006ae2:	4d0d      	ldr	r5, [pc, #52]	@ (8006b18 <__libc_init_array+0x38>)
 8006ae4:	4c0d      	ldr	r4, [pc, #52]	@ (8006b1c <__libc_init_array+0x3c>)
 8006ae6:	1b64      	subs	r4, r4, r5
 8006ae8:	10a4      	asrs	r4, r4, #2
 8006aea:	2600      	movs	r6, #0
 8006aec:	42a6      	cmp	r6, r4
 8006aee:	d109      	bne.n	8006b04 <__libc_init_array+0x24>
 8006af0:	4d0b      	ldr	r5, [pc, #44]	@ (8006b20 <__libc_init_array+0x40>)
 8006af2:	4c0c      	ldr	r4, [pc, #48]	@ (8006b24 <__libc_init_array+0x44>)
 8006af4:	f000 f9c6 	bl	8006e84 <_init>
 8006af8:	1b64      	subs	r4, r4, r5
 8006afa:	10a4      	asrs	r4, r4, #2
 8006afc:	2600      	movs	r6, #0
 8006afe:	42a6      	cmp	r6, r4
 8006b00:	d105      	bne.n	8006b0e <__libc_init_array+0x2e>
 8006b02:	bd70      	pop	{r4, r5, r6, pc}
 8006b04:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b08:	4798      	blx	r3
 8006b0a:	3601      	adds	r6, #1
 8006b0c:	e7ee      	b.n	8006aec <__libc_init_array+0xc>
 8006b0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b12:	4798      	blx	r3
 8006b14:	3601      	adds	r6, #1
 8006b16:	e7f2      	b.n	8006afe <__libc_init_array+0x1e>
 8006b18:	08006f0c 	.word	0x08006f0c
 8006b1c:	08006f0c 	.word	0x08006f0c
 8006b20:	08006f0c 	.word	0x08006f0c
 8006b24:	08006f10 	.word	0x08006f10

08006b28 <memcpy>:
 8006b28:	440a      	add	r2, r1
 8006b2a:	4291      	cmp	r1, r2
 8006b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b30:	d100      	bne.n	8006b34 <memcpy+0xc>
 8006b32:	4770      	bx	lr
 8006b34:	b510      	push	{r4, lr}
 8006b36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b3e:	4291      	cmp	r1, r2
 8006b40:	d1f9      	bne.n	8006b36 <memcpy+0xe>
 8006b42:	bd10      	pop	{r4, pc}

08006b44 <atan2f>:
 8006b44:	f000 b822 	b.w	8006b8c <__ieee754_atan2f>

08006b48 <sqrtf>:
 8006b48:	b508      	push	{r3, lr}
 8006b4a:	ed2d 8b02 	vpush	{d8}
 8006b4e:	eeb0 8a40 	vmov.f32	s16, s0
 8006b52:	f000 f817 	bl	8006b84 <__ieee754_sqrtf>
 8006b56:	eeb4 8a48 	vcmp.f32	s16, s16
 8006b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b5e:	d60c      	bvs.n	8006b7a <sqrtf+0x32>
 8006b60:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8006b80 <sqrtf+0x38>
 8006b64:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b6c:	d505      	bpl.n	8006b7a <sqrtf+0x32>
 8006b6e:	f7ff ffb1 	bl	8006ad4 <__errno>
 8006b72:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006b76:	2321      	movs	r3, #33	@ 0x21
 8006b78:	6003      	str	r3, [r0, #0]
 8006b7a:	ecbd 8b02 	vpop	{d8}
 8006b7e:	bd08      	pop	{r3, pc}
 8006b80:	00000000 	.word	0x00000000

08006b84 <__ieee754_sqrtf>:
 8006b84:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006b88:	4770      	bx	lr
	...

08006b8c <__ieee754_atan2f>:
 8006b8c:	ee10 2a90 	vmov	r2, s1
 8006b90:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8006b94:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8006b98:	b510      	push	{r4, lr}
 8006b9a:	eef0 7a40 	vmov.f32	s15, s0
 8006b9e:	d806      	bhi.n	8006bae <__ieee754_atan2f+0x22>
 8006ba0:	ee10 0a10 	vmov	r0, s0
 8006ba4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8006ba8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006bac:	d904      	bls.n	8006bb8 <__ieee754_atan2f+0x2c>
 8006bae:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8006bb2:	eeb0 0a67 	vmov.f32	s0, s15
 8006bb6:	bd10      	pop	{r4, pc}
 8006bb8:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8006bbc:	d103      	bne.n	8006bc6 <__ieee754_atan2f+0x3a>
 8006bbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bc2:	f000 b883 	b.w	8006ccc <atanf>
 8006bc6:	1794      	asrs	r4, r2, #30
 8006bc8:	f004 0402 	and.w	r4, r4, #2
 8006bcc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8006bd0:	b943      	cbnz	r3, 8006be4 <__ieee754_atan2f+0x58>
 8006bd2:	2c02      	cmp	r4, #2
 8006bd4:	d05e      	beq.n	8006c94 <__ieee754_atan2f+0x108>
 8006bd6:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006ca8 <__ieee754_atan2f+0x11c>
 8006bda:	2c03      	cmp	r4, #3
 8006bdc:	bf08      	it	eq
 8006bde:	eef0 7a47 	vmoveq.f32	s15, s14
 8006be2:	e7e6      	b.n	8006bb2 <__ieee754_atan2f+0x26>
 8006be4:	b941      	cbnz	r1, 8006bf8 <__ieee754_atan2f+0x6c>
 8006be6:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8006cac <__ieee754_atan2f+0x120>
 8006bea:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006cb0 <__ieee754_atan2f+0x124>
 8006bee:	2800      	cmp	r0, #0
 8006bf0:	bfa8      	it	ge
 8006bf2:	eef0 7a47 	vmovge.f32	s15, s14
 8006bf6:	e7dc      	b.n	8006bb2 <__ieee754_atan2f+0x26>
 8006bf8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8006bfc:	d110      	bne.n	8006c20 <__ieee754_atan2f+0x94>
 8006bfe:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006c02:	f104 34ff 	add.w	r4, r4, #4294967295
 8006c06:	d107      	bne.n	8006c18 <__ieee754_atan2f+0x8c>
 8006c08:	2c02      	cmp	r4, #2
 8006c0a:	d846      	bhi.n	8006c9a <__ieee754_atan2f+0x10e>
 8006c0c:	4b29      	ldr	r3, [pc, #164]	@ (8006cb4 <__ieee754_atan2f+0x128>)
 8006c0e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006c12:	edd3 7a00 	vldr	s15, [r3]
 8006c16:	e7cc      	b.n	8006bb2 <__ieee754_atan2f+0x26>
 8006c18:	2c02      	cmp	r4, #2
 8006c1a:	d841      	bhi.n	8006ca0 <__ieee754_atan2f+0x114>
 8006c1c:	4b26      	ldr	r3, [pc, #152]	@ (8006cb8 <__ieee754_atan2f+0x12c>)
 8006c1e:	e7f6      	b.n	8006c0e <__ieee754_atan2f+0x82>
 8006c20:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006c24:	d0df      	beq.n	8006be6 <__ieee754_atan2f+0x5a>
 8006c26:	1a5b      	subs	r3, r3, r1
 8006c28:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8006c2c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8006c30:	da1a      	bge.n	8006c68 <__ieee754_atan2f+0xdc>
 8006c32:	2a00      	cmp	r2, #0
 8006c34:	da01      	bge.n	8006c3a <__ieee754_atan2f+0xae>
 8006c36:	313c      	adds	r1, #60	@ 0x3c
 8006c38:	db19      	blt.n	8006c6e <__ieee754_atan2f+0xe2>
 8006c3a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8006c3e:	f000 f919 	bl	8006e74 <fabsf>
 8006c42:	f000 f843 	bl	8006ccc <atanf>
 8006c46:	eef0 7a40 	vmov.f32	s15, s0
 8006c4a:	2c01      	cmp	r4, #1
 8006c4c:	d012      	beq.n	8006c74 <__ieee754_atan2f+0xe8>
 8006c4e:	2c02      	cmp	r4, #2
 8006c50:	d017      	beq.n	8006c82 <__ieee754_atan2f+0xf6>
 8006c52:	2c00      	cmp	r4, #0
 8006c54:	d0ad      	beq.n	8006bb2 <__ieee754_atan2f+0x26>
 8006c56:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8006cbc <__ieee754_atan2f+0x130>
 8006c5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006c5e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8006cc0 <__ieee754_atan2f+0x134>
 8006c62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006c66:	e7a4      	b.n	8006bb2 <__ieee754_atan2f+0x26>
 8006c68:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8006cb0 <__ieee754_atan2f+0x124>
 8006c6c:	e7ed      	b.n	8006c4a <__ieee754_atan2f+0xbe>
 8006c6e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8006cc4 <__ieee754_atan2f+0x138>
 8006c72:	e7ea      	b.n	8006c4a <__ieee754_atan2f+0xbe>
 8006c74:	ee17 3a90 	vmov	r3, s15
 8006c78:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006c7c:	ee07 3a90 	vmov	s15, r3
 8006c80:	e797      	b.n	8006bb2 <__ieee754_atan2f+0x26>
 8006c82:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8006cbc <__ieee754_atan2f+0x130>
 8006c86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006c8a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8006cc0 <__ieee754_atan2f+0x134>
 8006c8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c92:	e78e      	b.n	8006bb2 <__ieee754_atan2f+0x26>
 8006c94:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8006cc0 <__ieee754_atan2f+0x134>
 8006c98:	e78b      	b.n	8006bb2 <__ieee754_atan2f+0x26>
 8006c9a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8006cc8 <__ieee754_atan2f+0x13c>
 8006c9e:	e788      	b.n	8006bb2 <__ieee754_atan2f+0x26>
 8006ca0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8006cc4 <__ieee754_atan2f+0x138>
 8006ca4:	e785      	b.n	8006bb2 <__ieee754_atan2f+0x26>
 8006ca6:	bf00      	nop
 8006ca8:	c0490fdb 	.word	0xc0490fdb
 8006cac:	bfc90fdb 	.word	0xbfc90fdb
 8006cb0:	3fc90fdb 	.word	0x3fc90fdb
 8006cb4:	08006ee0 	.word	0x08006ee0
 8006cb8:	08006ed4 	.word	0x08006ed4
 8006cbc:	33bbbd2e 	.word	0x33bbbd2e
 8006cc0:	40490fdb 	.word	0x40490fdb
 8006cc4:	00000000 	.word	0x00000000
 8006cc8:	3f490fdb 	.word	0x3f490fdb

08006ccc <atanf>:
 8006ccc:	b538      	push	{r3, r4, r5, lr}
 8006cce:	ee10 5a10 	vmov	r5, s0
 8006cd2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8006cd6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8006cda:	eef0 7a40 	vmov.f32	s15, s0
 8006cde:	d310      	bcc.n	8006d02 <atanf+0x36>
 8006ce0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8006ce4:	d904      	bls.n	8006cf0 <atanf+0x24>
 8006ce6:	ee70 7a00 	vadd.f32	s15, s0, s0
 8006cea:	eeb0 0a67 	vmov.f32	s0, s15
 8006cee:	bd38      	pop	{r3, r4, r5, pc}
 8006cf0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8006e28 <atanf+0x15c>
 8006cf4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8006e2c <atanf+0x160>
 8006cf8:	2d00      	cmp	r5, #0
 8006cfa:	bfc8      	it	gt
 8006cfc:	eef0 7a47 	vmovgt.f32	s15, s14
 8006d00:	e7f3      	b.n	8006cea <atanf+0x1e>
 8006d02:	4b4b      	ldr	r3, [pc, #300]	@ (8006e30 <atanf+0x164>)
 8006d04:	429c      	cmp	r4, r3
 8006d06:	d810      	bhi.n	8006d2a <atanf+0x5e>
 8006d08:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8006d0c:	d20a      	bcs.n	8006d24 <atanf+0x58>
 8006d0e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8006e34 <atanf+0x168>
 8006d12:	ee30 7a07 	vadd.f32	s14, s0, s14
 8006d16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d1a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d22:	dce2      	bgt.n	8006cea <atanf+0x1e>
 8006d24:	f04f 33ff 	mov.w	r3, #4294967295
 8006d28:	e013      	b.n	8006d52 <atanf+0x86>
 8006d2a:	f000 f8a3 	bl	8006e74 <fabsf>
 8006d2e:	4b42      	ldr	r3, [pc, #264]	@ (8006e38 <atanf+0x16c>)
 8006d30:	429c      	cmp	r4, r3
 8006d32:	d84f      	bhi.n	8006dd4 <atanf+0x108>
 8006d34:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8006d38:	429c      	cmp	r4, r3
 8006d3a:	d841      	bhi.n	8006dc0 <atanf+0xf4>
 8006d3c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8006d40:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006d44:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006d48:	2300      	movs	r3, #0
 8006d4a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006d4e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006d52:	1c5a      	adds	r2, r3, #1
 8006d54:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8006d58:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8006e3c <atanf+0x170>
 8006d5c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8006e40 <atanf+0x174>
 8006d60:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8006e44 <atanf+0x178>
 8006d64:	ee66 6a06 	vmul.f32	s13, s12, s12
 8006d68:	eee6 5a87 	vfma.f32	s11, s13, s14
 8006d6c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8006e48 <atanf+0x17c>
 8006d70:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006d74:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8006e4c <atanf+0x180>
 8006d78:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006d7c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006e50 <atanf+0x184>
 8006d80:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006d84:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006e54 <atanf+0x188>
 8006d88:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006d8c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8006e58 <atanf+0x18c>
 8006d90:	eea6 5a87 	vfma.f32	s10, s13, s14
 8006d94:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006e5c <atanf+0x190>
 8006d98:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006d9c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8006e60 <atanf+0x194>
 8006da0:	eea7 5a26 	vfma.f32	s10, s14, s13
 8006da4:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8006e64 <atanf+0x198>
 8006da8:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006dac:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006db0:	eea5 7a86 	vfma.f32	s14, s11, s12
 8006db4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006db8:	d121      	bne.n	8006dfe <atanf+0x132>
 8006dba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006dbe:	e794      	b.n	8006cea <atanf+0x1e>
 8006dc0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006dc4:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006dc8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006dcc:	2301      	movs	r3, #1
 8006dce:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006dd2:	e7be      	b.n	8006d52 <atanf+0x86>
 8006dd4:	4b24      	ldr	r3, [pc, #144]	@ (8006e68 <atanf+0x19c>)
 8006dd6:	429c      	cmp	r4, r3
 8006dd8:	d80b      	bhi.n	8006df2 <atanf+0x126>
 8006dda:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8006dde:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006de2:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006de6:	2302      	movs	r3, #2
 8006de8:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006dec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006df0:	e7af      	b.n	8006d52 <atanf+0x86>
 8006df2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006df6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	e7a9      	b.n	8006d52 <atanf+0x86>
 8006dfe:	4a1b      	ldr	r2, [pc, #108]	@ (8006e6c <atanf+0x1a0>)
 8006e00:	491b      	ldr	r1, [pc, #108]	@ (8006e70 <atanf+0x1a4>)
 8006e02:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006e06:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006e0a:	edd3 6a00 	vldr	s13, [r3]
 8006e0e:	ee37 7a66 	vsub.f32	s14, s14, s13
 8006e12:	2d00      	cmp	r5, #0
 8006e14:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006e18:	edd2 7a00 	vldr	s15, [r2]
 8006e1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006e20:	bfb8      	it	lt
 8006e22:	eef1 7a67 	vneglt.f32	s15, s15
 8006e26:	e760      	b.n	8006cea <atanf+0x1e>
 8006e28:	bfc90fdb 	.word	0xbfc90fdb
 8006e2c:	3fc90fdb 	.word	0x3fc90fdb
 8006e30:	3edfffff 	.word	0x3edfffff
 8006e34:	7149f2ca 	.word	0x7149f2ca
 8006e38:	3f97ffff 	.word	0x3f97ffff
 8006e3c:	3c8569d7 	.word	0x3c8569d7
 8006e40:	3d4bda59 	.word	0x3d4bda59
 8006e44:	bd6ef16b 	.word	0xbd6ef16b
 8006e48:	3d886b35 	.word	0x3d886b35
 8006e4c:	3dba2e6e 	.word	0x3dba2e6e
 8006e50:	3e124925 	.word	0x3e124925
 8006e54:	3eaaaaab 	.word	0x3eaaaaab
 8006e58:	bd15a221 	.word	0xbd15a221
 8006e5c:	bd9d8795 	.word	0xbd9d8795
 8006e60:	bde38e38 	.word	0xbde38e38
 8006e64:	be4ccccd 	.word	0xbe4ccccd
 8006e68:	401bffff 	.word	0x401bffff
 8006e6c:	08006efc 	.word	0x08006efc
 8006e70:	08006eec 	.word	0x08006eec

08006e74 <fabsf>:
 8006e74:	ee10 3a10 	vmov	r3, s0
 8006e78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e7c:	ee00 3a10 	vmov	s0, r3
 8006e80:	4770      	bx	lr
	...

08006e84 <_init>:
 8006e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e86:	bf00      	nop
 8006e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e8a:	bc08      	pop	{r3}
 8006e8c:	469e      	mov	lr, r3
 8006e8e:	4770      	bx	lr

08006e90 <_fini>:
 8006e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e92:	bf00      	nop
 8006e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e96:	bc08      	pop	{r3}
 8006e98:	469e      	mov	lr, r3
 8006e9a:	4770      	bx	lr
