<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="data_memory.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="data_memory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="data_memory.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="data_memory.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="data_memory.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="data_memory.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="data_memory.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="data_memory.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="data_memory.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="data_memory.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_memory.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="data_memory.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_memory.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="data_memory.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="data_memory.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="data_memory.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="data_memory.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="data_memory.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="data_memory.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="data_memory_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="data_memory_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="data_memory_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="data_memory_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="data_memory_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_memory_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_memory_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="data_memory_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="data_memory_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_memory_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_memory_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="data_memory_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="data_memory_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_memory_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signext.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="signext.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="signext.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="signext_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signext_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_for_memory_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_for_memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_for_memory_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_for_memory_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_for_register_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_for_register_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_for_signext_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_for_signext_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1456970685" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1456970685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458183353" xil_pn:in_ck="-216548378772650112" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1458183353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="data_memory.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="test_for_memory.v"/>
      <outfile xil_pn:name="test_for_register.v"/>
      <outfile xil_pn:name="test_for_signext.v"/>
    </transform>
    <transform xil_pn:end_ts="1458183353" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5096859256348286315" xil_pn:start_ts="1458183353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458183353" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5534533474804642281" xil_pn:start_ts="1458183353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456970694" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5712898360402524433" xil_pn:start_ts="1456970694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458183353" xil_pn:in_ck="-216548378772650112" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1458183353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="data_memory.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="test_for_memory.v"/>
      <outfile xil_pn:name="test_for_register.v"/>
      <outfile xil_pn:name="test_for_signext.v"/>
    </transform>
    <transform xil_pn:end_ts="1458183355" xil_pn:in_ck="-216548378772650112" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8518274110095334411" xil_pn:start_ts="1458183353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_for_memory_beh.prj"/>
      <outfile xil_pn:name="test_for_memory_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1458183447" xil_pn:in_ck="-6989480464995152723" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8365875014546766579" xil_pn:start_ts="1458183447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_for_memory_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1456971499" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1456971499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456971499" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="520961038565374315" xil_pn:start_ts="1456971499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456971499" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5712898360402524433" xil_pn:start_ts="1456971499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456971499" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1456971499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456971499" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-437213932652834455" xil_pn:start_ts="1456971499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456971499" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1456971499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456971499" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-230763188123946533" xil_pn:start_ts="1456971499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456971505" xil_pn:in_ck="-6731945370135938939" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8214159171595581796" xil_pn:start_ts="1456971499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="data_memory.lso"/>
      <outfile xil_pn:name="data_memory.ngc"/>
      <outfile xil_pn:name="data_memory.ngr"/>
      <outfile xil_pn:name="data_memory.prj"/>
      <outfile xil_pn:name="data_memory.stx"/>
      <outfile xil_pn:name="data_memory.syr"/>
      <outfile xil_pn:name="data_memory.xst"/>
      <outfile xil_pn:name="data_memory_stx_beh.prj"/>
      <outfile xil_pn:name="data_memory_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1456971505" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5829376041251087724" xil_pn:start_ts="1456971505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456971510" xil_pn:in_ck="-8501126423835063208" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4967169558405766348" xil_pn:start_ts="1456971505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="data_memory.bld"/>
      <outfile xil_pn:name="data_memory.ngd"/>
      <outfile xil_pn:name="data_memory_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1456971517" xil_pn:in_ck="-8501126423835063207" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1456971510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="data_memory.pcf"/>
      <outfile xil_pn:name="data_memory_map.map"/>
      <outfile xil_pn:name="data_memory_map.mrp"/>
      <outfile xil_pn:name="data_memory_map.ncd"/>
      <outfile xil_pn:name="data_memory_map.ngm"/>
      <outfile xil_pn:name="data_memory_map.xrpt"/>
      <outfile xil_pn:name="data_memory_summary.xml"/>
      <outfile xil_pn:name="data_memory_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1456971531" xil_pn:in_ck="-2204562481374486542" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1456971517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="data_memory.ncd"/>
      <outfile xil_pn:name="data_memory.pad"/>
      <outfile xil_pn:name="data_memory.par"/>
      <outfile xil_pn:name="data_memory.ptwx"/>
      <outfile xil_pn:name="data_memory.unroutes"/>
      <outfile xil_pn:name="data_memory.xpi"/>
      <outfile xil_pn:name="data_memory_pad.csv"/>
      <outfile xil_pn:name="data_memory_pad.txt"/>
      <outfile xil_pn:name="data_memory_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1456971531" xil_pn:in_ck="-8501126423835063339" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1456971528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="data_memory.twr"/>
      <outfile xil_pn:name="data_memory.twx"/>
    </transform>
  </transforms>

</generated_project>
