*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_PCIEGEN2_DFT]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_PCIEGEN2_DFT
{
    parameter
    (
        string GRS_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string PIN_MUX_INT_FORCE_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string PIN_MUX_INT_DISABLE = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string DIAG_CTRL_BUS_B2 = "NORMAL",
        string DYN_DEBUG_SEL_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int DEBUG_INFO_SEL = 0,
        int BAR_RESIZABLE = 21,
        int NUM_OF_RBARS = 3,
        int BAR_INDEX_0 = 0,
        int BAR_INDEX_1 = 2,
        int BAR_INDEX_2 = 4,
        string TPH_DISABLE = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string MSIX_CAP_DISABLE = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string MSI_CAP_DISABLE = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string MSI_PVM_DISABLE = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int BAR_MASK_WRITABLE = 32,
        int APP_DEV_NUM = 0,
        int APP_BUS_NUM = 0,
        string RAM_MUX_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string ATOMIC_DISABLE = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */
    );

    port
    (
        input MEM_CLK,
        input PCLK,
        input PCLK_DIV2,
        input BUTTON_RST,
        input POWER_UP_RST,
        input PERST,
        output CORE_RST_N,
        output TRAINING_RST_N,
        input APP_INIT_RST,
        output PHY_RST_N,
        input DEVICE_TYPE[2:0],
        input RX_LANE_FLIP_EN,
        input TX_LANE_FLIP_EN,
        input APP_LTSSM_EN,
        output SMLH_LINK_UP,
        output RDLH_LINK_UP,
        input APP_REQ_RETRY_EN,
        output SMLH_LTSSM_STATE[4:0],
        output AXIS_MASTER_TVALID,
        input AXIS_MASTER_TREADY,
        output AXIS_MASTER_TDATA[127:0],
        output AXIS_MASTER_TKEEP[3:0],
        output AXIS_MASTER_TLAST,
        output AXIS_MASTER_TUSER[7:0],
        input TRGT1_RADM_PKT_HALT[2:0],
        output RADM_GRANT_TLP_TYPE[5:0],
        output AXIS_SLAVE0_TREADY,
        input AXIS_SLAVE0_TVALID,
        input AXIS_SLAVE0_TDATA[127:0],
        input AXIS_SLAVE0_TLAST,
        input AXIS_SLAVE0_TUSER,
        output AXIS_SLAVE1_TREADY,
        input AXIS_SLAVE1_TVALID,
        input AXIS_SLAVE1_TDATA[127:0],
        input AXIS_SLAVE1_TLAST,
        input AXIS_SLAVE1_TUSER,
        output AXIS_SLAVE2_TREADY,
        input AXIS_SLAVE2_TVALID,
        input AXIS_SLAVE2_TDATA[127:0],
        input AXIS_SLAVE2_TLAST,
        input AXIS_SLAVE2_TUSER,
        output PM_XTLH_BLOCK_TLP,
        input DBI_ADDR[31:0],
        input DBI_DIN[31:0],
        input DBI_CS,
        input DBI_CS2,
        input DBI_WR[3:0],
        input APP_DBI_RO_WR_DISABLE,
        output LBC_DBI_ACK,
        output LBC_DBI_DOUT[31:0],
        output SEDO,
        output SEDO_EN,
        input SEDI,
        input SEDI_ACK,
        output CFG_INT_DISABLE,
        input SYS_INT,
        output INTA_GRT_MUX,
        output INTB_GRT_MUX,
        output INTC_GRT_MUX,
        output INTD_GRT_MUX,
        input VEN_MSI_REQ,
        input VEN_MSI_TC[2:0],
        input VEN_MSI_VECTOR[4:0],
        output VEN_MSI_GRANT,
        input CFG_MSI_PENDING[31:0],
        output CFG_MSI_EN,
        input MSIX_ADDR[63:0],
        input MSIX_DATA[31:0],
        output CFG_MSIX_EN,
        output CFG_MSIX_FUNC_MASK,
        output RADM_PM_TURNOFF,
        output RADM_MSG_UNLOCK,
        input OUTBAND_PWRUP_CMD,
        output PM_STATUS,
        output PM_DSTATE[2:0],
        output AUX_PM_EN,
        output PM_PME_EN,
        output PM_LINKST_IN_L0S,
        output PM_LINKST_IN_L1,
        output PM_LINKST_IN_L2,
        output PM_LINKST_L2_EXIT,
        input APP_REQ_ENTR_L1,
        input APP_READY_ENTR_L23,
        input APP_REQ_EXIT_L1,
        input APP_XFER_PENDING,
        output WAKE,
        output RADM_PM_PME,
        output RADM_PM_TO_ACK,
        input APPS_PM_XMT_TURNOFF,
        input APP_UNLOCK_MSG,
        input APPS_PM_XMT_PME,
        input APP_CLK_PM_EN,
        output PM_MASTER_STATE[4:0],
        output PM_SLAVE_STATE[4:0],
        input SYS_AUX_PWR_DET,
        input APP_HDR_VALID,
        input APP_HDR_LOG[127:0],
        input APP_ERR_BUS[12:0],
        input APP_ERR_ADVISORY,
        output CFG_SEND_COR_ERR_MUX,
        output CFG_SEND_NF_ERR_MUX,
        output CFG_SEND_F_ERR_MUX,
        output CFG_SYS_ERR_RC,
        output CFG_AER_RC_ERR_MUX,
        output RADM_CPL_TIMEOUT,
        output RADM_TIMEOUT_CPL_TC[2:0],
        output RADM_TIMEOUT_CPL_TAG[7:0],
        output RADM_TIMEOUT_CPL_ATTR[1:0],
        output RADM_TIMEOUT_CPL_LEN[10:0],
        output CFG_MAX_RD_REQ_SIZE[2:0],
        output CFG_BUS_MASTER_EN,
        output CFG_MAX_PAYLOAD_SIZE[2:0],
        output CFG_RCB,
        output CFG_MEM_SPACE_EN,
        output CFG_PM_NO_SOFT_RST,
        output CFG_CRS_SW_VIS_EN,
        output CFG_NO_SNOOP_EN,
        output CFG_RELAX_ORDER_EN,
        output CFG_TPH_REQ_EN[1:0],
        output CFG_PF_TPH_ST_MODE[2:0],
        output CFG_PBUS_NUM[7:0],
        output CFG_PBUS_DEV_NUM[4:0],
        output RBAR_CTRL_UPDATE,
        output CFG_ATOMIC_REQ_EN,
        output CFG_ATOMIC_EGRESS_BLOCK,
        output CFG_EXT_TAG_EN,
        output RADM_IDLE,
        output RADM_Q_NOT_EMPTY,
        output RADM_QOVERFLOW,
        input DIAG_CTRL_BUS[1:0],
        input DYN_DEBUG_INFO_SEL[3:0],
        output CFG_LINK_AUTO_BW_MUX,
        output CFG_BW_MGT_MUX,
        output CFG_PME_MUX,
        output DEBUG_INFO_MUX[132:0],
        input APP_RAS_DES_SD_HOLD_LTSSM,
        input APP_RAS_DES_TBA_CTRL[1:0],
        output CFG_IDO_REQ_EN,
        output CFG_IDO_CPL_EN,
        output XADM_PH_CDTS[7:0],
        output XADM_PD_CDTS[11:0],
        output XADM_NPH_CDTS[7:0],
        output XADM_NPD_CDTS[11:0],
        output XADM_CPLH_CDTS[7:0],
        output XADM_CPLD_CDTS[11:0],
        output MAC_PHY_POWERDOWN[1:0],
        input PHY_MAC_RXELECIDLE[3:0],
        input PHY_MAC_PHYSTATUS[3:0],
        input PHY_MAC_RXDATA[127:0],
        input PHY_MAC_RXDATAK[15:0],
        input PHY_MAC_RXVALID[3:0],
        input PHY_MAC_RXSTATUS[11:0],
        output MAC_PHY_TXDATA[127:0],
        output MAC_PHY_TXDATAK[15:0],
        output MAC_PHY_TXDETECTRX_LOOPBACK[3:0],
        output MAC_PHY_TXELECIDLE_L[3:0],
        output MAC_PHY_TXELECIDLE_H[3:0],
        output MAC_PHY_TXCOMPLIANCE[3:0],
        output MAC_PHY_RXPOLARITY[3:0],
        output MAC_PHY_RATE,
        output MAC_PHY_TXDEEMPH[1:0],
        output MAC_PHY_TXMARGIN[2:0],
        output MAC_PHY_TXSWING,
        output CFG_HW_AUTO_SP_DIS,
        input P_DATAQ_DATAOUT[65:0],
        output P_DATAQ_ADDRA[9:0],
        output P_DATAQ_ADDRB[9:0],
        output P_DATAQ_DATAIN[65:0],
        output P_DATAQ_ENA,
        output P_DATAQ_ENB,
        output P_DATAQ_WEA,
        output XDLH_RETRYRAM_ADDR[10:0],
        output XDLH_RETRYRAM_DATA[67:0],
        output XDLH_RETRYRAM_WE,
        output XDLH_RETRYRAM_EN,
        input RETRYRAM_XDLH_DATA[67:0],
        output P_HDRQ_ADDRA[8:0],
        output P_HDRQ_ADDRB[8:0],
        output P_HDRQ_DATAIN[137:0],
        output P_HDRQ_ENA,
        output P_HDRQ_ENB,
        output P_HDRQ_WEA,
        input P_HDRQ_DATAOUT[137:0],
        input RAM_TEST_EN,
        input RAM_TEST_ADDRH,
        input RETRY_TEST_DATA_EN,
        input RAM_TEST_MODE_N,
        input TEST_SE_N,
        input TEST_RST_N,
        input TEST_MODE_N
    );
};
