

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Mon Sep 19 22:17:49 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |                 |              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |     Instance    |    Module    |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |read_test_U0     |read_test     |       80|       80|   1.600 us|  1.600 us|   80|   80|       no|
        |run_test_U0      |run_test      |        4|       28|  80.000 ns|  0.560 us|    4|   28|       no|
        |writeOutcome_U0  |writeOutcome  |       70|       70|   1.400 us|  1.400 us|    2|    2|      yes|
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_406_2  |        ?|        ?|  158 ~ 182|          -|          -|     ?|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|     297|    204|    -|
|Instance         |       30|    -|    2762|   4364|    -|
|Memory           |        8|    -|    2048|    768|    0|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       38|    0|    5122|   5500|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       13|    0|       4|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+----+-----+------+-----+
    |      Instance     |      Module     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------+-----------------+---------+----+-----+------+-----+
    |control_r_s_axi_U  |control_r_s_axi  |        0|   0|  323|   554|    0|
    |gmem_m_axi_U       |gmem_m_axi       |       30|   0|  881|  1052|    0|
    |read_test_U0       |read_test        |        0|   0|  662|   433|    0|
    |run_test_U0        |run_test         |        0|   0|  368|  1013|    0|
    |writeOutcome_U0    |writeOutcome     |        0|   0|  528|  1312|    0|
    +-------------------+-----------------+---------+----+-----+------+-----+
    |Total              |                 |       30|   0| 2762|  4364|    0|
    +-------------------+-----------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |data_0_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_1_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_2_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_3_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_4_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_5_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_6_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_7_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                      |        8| 2048| 768|    0|  1024|  256|     8|        32768|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |contr_taskId_V_U          |        0|  99|   0|    -|     2|   16|       32|
    |contr_taskId_V_channel_U  |        0|  99|   0|    -|     3|   16|       48|
    |error_U                   |        0|  99|   0|    -|     2|    1|        2|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        0| 297|   0|    0|     7|   33|       82|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_contr_taskId_V                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_taskId_V_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_0                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_1                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_2                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_3                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_4                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_5                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_6                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_7                        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                 |       and|   0|  0|   2|           1|           1|
    |read_test_U0_ap_continue                      |       and|   0|  0|   2|           1|           1|
    |read_test_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |run_test_U0_ap_start                          |       and|   0|  0|   2|           1|           1|
    |writeOutcome_U0_ap_start                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_taskId_V          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_taskId_V_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_0                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_1                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_2                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_3                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_4                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_5                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_6                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_7                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_test_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_writeOutcome_U0_ap_ready              |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|  56|          28|          28|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_contr_taskId_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_taskId_V_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_0                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_1                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_2                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_3                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_4                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_5                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_6                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_7                  |   9|          2|    1|          2|
    |ap_sync_reg_read_test_U0_ap_ready                 |   9|          2|    1|          2|
    |ap_sync_reg_writeOutcome_U0_ap_ready              |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 108|         24|   12|         24|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                      |  1|   0|    1|          0|
    |ap_rst_reg_1                                      |  1|   0|    1|          0|
    |ap_rst_reg_2                                      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_taskId_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_taskId_V_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_0                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_1                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_2                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_3                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_4                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_5                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_6                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_7                  |  1|   0|    1|          0|
    |ap_sync_reg_read_test_U0_ap_ready                 |  1|   0|    1|          0|
    |ap_sync_reg_writeOutcome_U0_ap_ready              |  1|   0|    1|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 15|   0|   15|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+---------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-------------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|          s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|          s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|          s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|          s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|          s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|          s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|          s_axi|     control_r|        scalar|
|ap_local_block           |  out|    1|  ap_ctrl_chain|           run|  return value|
|ap_clk                   |   in|    1|  ap_ctrl_chain|           run|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_chain|           run|  return value|
|interrupt                |  out|    1|  ap_ctrl_chain|           run|  return value|
|m_axi_gmem_AWVALID       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|          m_axi|          gmem|       pointer|
|control_TDATA            |   in|   32|           axis|       control|       pointer|
|control_TVALID           |   in|    1|           axis|       control|       pointer|
|control_TREADY           |  out|    1|           axis|       control|       pointer|
|toScheduler_TDATA        |  out|    8|           axis|   toScheduler|       pointer|
|toScheduler_TVALID       |  out|    1|           axis|   toScheduler|       pointer|
|toScheduler_TREADY       |   in|    1|           axis|   toScheduler|       pointer|
+-------------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 74, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 76 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_8, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty_10, void @empty_11, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %control, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %control"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %trainedRegions, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %trainedRegions, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %realTaskId, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %realTaskId, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %n_regions_in, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %n_regions_in, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sharedMem, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sharedMem, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %toScheduler"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%sharedMem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %sharedMem" [detector_solid/abs_solid_detector.cpp:374]   --->   Operation 93 'read' 'sharedMem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 94 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 95 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 96 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 97 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 98 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 99 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 100 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_0, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 101 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln406 = br void %.split" [detector_solid/abs_solid_detector.cpp:406]   --->   Operation 102 'br' 'br_ln406' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 103 [2/2] (14.6ns)   --->   "%call_ret8 = call i32 @read_test, i32 %control, i256 %gmem, i64 %sharedMem_read, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:412]   --->   Operation 103 'call' 'call_ret8' <Predicate = true> <Delay = 14.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 104 [1/2] (0.00ns)   --->   "%call_ret8 = call i32 @read_test, i32 %control, i256 %gmem, i64 %sharedMem_read, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:412]   --->   Operation 104 'call' 'call_ret8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%contr_taskId_V = extractvalue i32 %call_ret8" [detector_solid/abs_solid_detector.cpp:412]   --->   Operation 105 'extractvalue' 'contr_taskId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%contr_taskId_V_channel = extractvalue i32 %call_ret8" [detector_solid/abs_solid_detector.cpp:412]   --->   Operation 106 'extractvalue' 'contr_taskId_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 107 [2/2] (6.88ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_V, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:413]   --->   Operation 107 'call' 'error' <Predicate = true> <Delay = 6.88> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 10.8>
ST_5 : Operation 108 [1/2] (1.58ns)   --->   "%error = call i1 @run_test, i16 %contr_taskId_V, i32 %data_0, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:413]   --->   Operation 108 'call' 'error' <Predicate = true> <Delay = 1.58> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 109 [71/71] (9.26ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 109 'call' 'call_ln422' <Predicate = true> <Delay = 9.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 110 [70/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 110 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 111 [69/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 111 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 112 [68/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 112 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 113 [67/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 113 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 114 [66/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 114 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 115 [65/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 115 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 116 [64/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 116 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 117 [63/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 117 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 118 [62/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 118 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 119 [61/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 119 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 120 [60/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 120 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 121 [59/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 121 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 122 [58/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 122 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 123 [57/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 123 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 124 [56/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 124 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 125 [55/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 125 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 126 [54/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 126 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 127 [53/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 127 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 128 [52/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 128 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 129 [51/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 129 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 130 [50/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 130 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 131 [49/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 131 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 132 [48/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 132 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 133 [47/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 133 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 134 [46/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 134 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 135 [45/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 135 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 136 [44/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 136 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 137 [43/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 137 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 138 [42/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 138 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 139 [41/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 139 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 140 [40/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 140 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 141 [39/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 141 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 142 [38/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 142 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 143 [37/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 143 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 144 [36/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 144 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 145 [35/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 145 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 146 [34/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 146 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 147 [33/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 147 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 148 [32/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 148 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 149 [31/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 149 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 150 [30/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 150 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 151 [29/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 151 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 152 [28/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 152 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 153 [27/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 153 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 154 [26/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 154 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 155 [25/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 155 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 156 [24/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 156 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 157 [23/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 157 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 158 [22/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 158 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 159 [21/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 159 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 160 [20/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 160 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 161 [19/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 161 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 162 [18/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 162 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 163 [17/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 163 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 164 [16/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 164 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 165 [15/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 165 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 166 [14/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 166 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 167 [13/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 167 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 168 [12/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 168 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 0.00>
ST_65 : Operation 169 [11/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 169 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 170 [10/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 170 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 171 [9/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 171 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 0.00>
ST_68 : Operation 172 [8/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 172 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 0.00>
ST_69 : Operation 173 [7/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 173 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 0.00>
ST_70 : Operation 174 [6/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 174 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 0.00>
ST_71 : Operation 175 [5/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 175 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 0.00>
ST_72 : Operation 176 [4/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 176 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 0.00>
ST_73 : Operation 177 [3/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 177 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 178 [2/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 178 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 179 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln409 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_9" [detector_solid/abs_solid_detector.cpp:409]   --->   Operation 179 'specdataflowpipeline' 'specdataflowpipeline_ln409' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [detector_solid/abs_solid_detector.cpp:409]   --->   Operation 180 'specloopname' 'specloopname_ln409' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 181 [1/71] (0.00ns)   --->   "%call_ln422 = call void @writeOutcome, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V_channel, i1 %error, i8 %toScheduler" [detector_solid/abs_solid_detector.cpp:422]   --->   Operation 181 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln406 = br void %.split" [detector_solid/abs_solid_detector.cpp:406]   --->   Operation 182 'br' 'br_ln406' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ control]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ trainedRegions]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ realTaskId]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_regions_in]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sharedMem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ap_local_deadlock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=6; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0          (spectopmodule       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sharedMem_read             (read                ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111]
specreset_ln385            (specreset           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385            (specreset           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385            (specreset           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385            (specreset           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385            (specreset           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385            (specreset           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385            (specreset           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385            (specreset           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln406                   (br                  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret8                  (call                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
contr_taskId_V             (extractvalue        ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000]
contr_taskId_V_channel     (extractvalue        ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000]
error                      (call                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specdataflowpipeline_ln409 (specdataflowpipeline) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln409         (specloopname        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln422                 (call                ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln406                   (br                  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="control">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trainedRegions">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="trainedRegions"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="realTaskId">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="realTaskId"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_regions_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sharedMem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sharedMem"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="toScheduler">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_test"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_test"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeOutcome"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="sharedMem_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sharedMem_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_read_test_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="256" slack="0"/>
<pin id="108" dir="0" index="3" bw="64" slack="1"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="0"/>
<pin id="111" dir="0" index="6" bw="32" slack="0"/>
<pin id="112" dir="0" index="7" bw="32" slack="0"/>
<pin id="113" dir="0" index="8" bw="32" slack="0"/>
<pin id="114" dir="0" index="9" bw="32" slack="0"/>
<pin id="115" dir="0" index="10" bw="32" slack="0"/>
<pin id="116" dir="0" index="11" bw="32" slack="0"/>
<pin id="117" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret8/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_run_test_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="1"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="0" index="3" bw="32" slack="0"/>
<pin id="134" dir="0" index="4" bw="32" slack="0"/>
<pin id="135" dir="0" index="5" bw="32" slack="0"/>
<pin id="136" dir="0" index="6" bw="32" slack="0"/>
<pin id="137" dir="0" index="7" bw="32" slack="0"/>
<pin id="138" dir="0" index="8" bw="32" slack="0"/>
<pin id="139" dir="0" index="9" bw="32" slack="0"/>
<pin id="140" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="error/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_writeOutcome_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="256" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="4"/>
<pin id="154" dir="0" index="3" bw="16" slack="2"/>
<pin id="155" dir="0" index="4" bw="1" slack="0"/>
<pin id="156" dir="0" index="5" bw="8" slack="0"/>
<pin id="157" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln422/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="contr_taskId_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_taskId_V/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="contr_taskId_V_channel_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="contr_taskId_V_channel/3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="sharedMem_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sharedMem_read "/>
</bind>
</comp>

<comp id="176" class="1005" name="contr_taskId_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="1"/>
<pin id="178" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="contr_taskId_V "/>
</bind>
</comp>

<comp id="181" class="1005" name="contr_taskId_V_channel_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="2"/>
<pin id="183" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="contr_taskId_V_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="78" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="118"><net_src comp="84" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="104" pin=9"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="104" pin=11"/></net>

<net id="141"><net_src comp="86" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="129" pin=4"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="129" pin=5"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="129" pin=6"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="129" pin=7"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="129" pin=8"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="129" pin=9"/></net>

<net id="158"><net_src comp="88" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="129" pin="10"/><net_sink comp="150" pin=4"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="165"><net_src comp="104" pin="12"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="104" pin="12"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="98" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="179"><net_src comp="162" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="184"><net_src comp="166" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="150" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
	Port: toScheduler | {74 }
	Port: data_0 | {2 3 }
	Port: data_1 | {2 3 }
	Port: data_2 | {2 3 }
	Port: data_3 | {2 3 }
	Port: data_4 | {2 3 }
	Port: data_5 | {2 3 }
	Port: data_6 | {2 3 }
	Port: data_7 | {2 3 }
 - Input state : 
	Port: run : gmem | {2 3 }
	Port: run : control | {2 3 }
	Port: run : sharedMem | {1 }
	Port: run : data_0 | {4 5 }
	Port: run : data_1 | {4 5 }
	Port: run : data_2 | {4 5 }
	Port: run : data_3 | {4 5 }
	Port: run : data_4 | {4 5 }
	Port: run : data_5 | {4 5 }
	Port: run : data_6 | {4 5 }
	Port: run : data_7 | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
		contr_taskId_V : 1
		contr_taskId_V_channel : 1
	State 4
	State 5
		call_ln422 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |      grp_read_test_fu_104     |  1.588  |   844   |    31   |
|   call   |      grp_run_test_fu_129      | 32.9518 |   598   |   935   |
|          |    grp_writeOutcome_fu_150    |  3.176  |   617   |   147   |
|----------|-------------------------------|---------|---------|---------|
|   read   |   sharedMem_read_read_fu_98   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|extractvalue|     contr_taskId_V_fu_162     |    0    |    0    |    0    |
|          | contr_taskId_V_channel_fu_166 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               | 37.7158 |   2059  |   1113  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|data_0|    1   |   256  |   96   |    0   |
|data_1|    1   |   256  |   96   |    0   |
|data_2|    1   |   256  |   96   |    0   |
|data_3|    1   |   256  |   96   |    0   |
|data_4|    1   |   256  |   96   |    0   |
|data_5|    1   |   256  |   96   |    0   |
|data_6|    1   |   256  |   96   |    0   |
|data_7|    1   |   256  |   96   |    0   |
+------+--------+--------+--------+--------+
| Total|    8   |  2048  |   768  |    0   |
+------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|contr_taskId_V_channel_reg_181|   16   |
|    contr_taskId_V_reg_176    |   16   |
|    sharedMem_read_reg_170    |   64   |
+------------------------------+--------+
|             Total            |   96   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   37   |  2059  |  1113  |    -   |
|   Memory  |    8   |    -   |  2048  |   768  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   96   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   37   |  4203  |  1881  |    0   |
+-----------+--------+--------+--------+--------+--------+
