Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "wavetable2.v" in library work
Compiling verilog file "wavetable.v" in library work
Module <wavetable2> compiled
Compiling verilog file "VGA_DRV.v" in library work
Module <wavetable> compiled
Compiling verilog file "srl_fifo.v" in library work
Module <VGA_DRV> compiled
Compiling verilog file "song_reader2.v" in library work
Module <srl_fifo> compiled
Compiling verilog file "song_reader.v" in library work
Module <song_reader2> compiled
Compiling verilog file "pwm_gen.v" in library work
Module <song_reader> compiled
Compiling verilog file "freq_gen.v" in library work
Module <pwm_gen> compiled
Compiling verilog file "freqtophase.v" in library work
Module <freq_gen> compiled
Compiling verilog file "BLOCK_framebuffer.v" in library work
Module <freqtophase> compiled
Compiling verilog file "BIG_framebuffer.v" in library work
Module <BLOCK_framebuffer> compiled
Compiling verilog file "BCD_SCORE.v" in library work
Module <BIG_framebuffer> compiled
Compiling verilog file "VGA.v" in library work
Module <BCD_SCORE> compiled
Compiling verilog file "TETRIS_GAME.v" in library work
Module <VGA> compiled
Compiling verilog file "ps2_if.v" in library work
Module <TETRIS_GAME> compiled
Compiling verilog file "music_module.v" in library work
Module <ps2_if> compiled
Compiling verilog file "clk_gen.v" in library work
Module <music_module> compiled
Compiling verilog file "top_level.v" in library work
Module <clk_gen> compiled
Module <top_level> compiled
No errors in compilation
Analysis of file <"top_level.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_level> in library <work>.

Analyzing hierarchy for module <clk_gen> in library <work>.

Analyzing hierarchy for module <music_module> in library <work>.

Analyzing hierarchy for module <VGA> in library <work>.

Analyzing hierarchy for module <TETRIS_GAME> in library <work> with parameters.
	check_down_end = "00000000000000000001001110000111"
	check_down_start = "00000000000000000000111110100000"
	check_left_end = "00000000000000000001011101101111"
	check_left_start = "00000000000000000001001110001000"
	check_right_end = "00000000000000000001101101010111"
	check_right_start = "00000000000000000001011101110000"
	check_rot_end = "00000000000000000010001100100111"
	check_rot_start = "00000000000000000001111101000000"
	level_x_pos = "00000000000000000000000000100000"
	level_y_pos = "00000000000000000000000000001110"
	moves_end = "00000000000000000011001011001000"
	moves_start = "00000000000000000010011100010000"
	nextblock_x_pos = "00000000000000000000000000011101"
	nextblock_y_pos = "00000000000000000000000000010101"
	number_of_blocks = "00000000000000000000000000000111"
	number_start = "00000000000000000000000000011100"
	score_x_pos = "00000000000000000000000000011011"
	score_y_pos = "00000000000000000000000000001000"
	teris_y_end = "00000000000000000000000000011000"
	tetris_x_begin = "00000000000000000000000000001010"
	tetris_x_end = "00000000000000000000000000010100"
	tetris_y_begin = "00000000000000000000000000000101"

Analyzing hierarchy for module <ps2_if> in library <work>.

Analyzing hierarchy for module <pwm_gen> in library <work>.

Analyzing hierarchy for module <wavetable> in library <work>.

Analyzing hierarchy for module <wavetable2> in library <work>.

Analyzing hierarchy for module <freqtophase> in library <work>.

Analyzing hierarchy for module <freq_gen> in library <work>.

Analyzing hierarchy for module <song_reader> in library <work>.

Analyzing hierarchy for module <song_reader2> in library <work>.

Analyzing hierarchy for module <VGA_DRV> in library <work> with parameters.
	horizontal_resolution = "00000000000000000000001001111111"
	horizontal_total = "00000000000000000000001100011111"
	hsync_begin = "00000000000000000000001010001111"
	hsync_end = "00000000000000000000001011101111"
	vertical_resolution = "00000000000000000000000111011111"
	vertical_total = "00000000000000000000001000001000"
	vsync_begin = "00000000000000000000000111101001"
	vsync_end = "00000000000000000000000111101011"

Analyzing hierarchy for module <BLOCK_framebuffer> in library <work>.

Analyzing hierarchy for module <BIG_framebuffer> in library <work>.

Analyzing hierarchy for module <BCD_SCORE> in library <work>.

Analyzing hierarchy for module <srl_fifo> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_level>.
Module <top_level> is correct for synthesis.
 
Analyzing module <clk_gen> in library <work>.
Module <clk_gen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <BUFG_xclk> in unit <clk_gen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <BUFG_xclk> in unit <clk_gen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <BUFG_xclk> in unit <clk_gen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <BUFG_xclk> in unit <clk_gen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLKFX_DIVIDE =  16" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLKFX_MULTIPLY =  25" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLKIN_PERIOD =  62.500000" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_inst> in unit <clk_gen>.
Analyzing module <music_module> in library <work>.
Module <music_module> is correct for synthesis.
 
Analyzing module <pwm_gen> in library <work>.
Module <pwm_gen> is correct for synthesis.
 
Analyzing module <wavetable> in library <work>.
INFO:Xst:2546 - "wavetable.v" line 28: reading initialization file "square.bin".
Module <wavetable> is correct for synthesis.
 
Analyzing module <wavetable2> in library <work>.
INFO:Xst:2546 - "wavetable2.v" line 28: reading initialization file "sine.bin".
Module <wavetable2> is correct for synthesis.
 
Analyzing module <freqtophase> in library <work>.
Module <freqtophase> is correct for synthesis.
 
Analyzing module <freq_gen> in library <work>.
Module <freq_gen> is correct for synthesis.
 
Analyzing module <song_reader> in library <work>.
INFO:Xst:2546 - "song_reader.v" line 108: reading initialization file "notes.hex".
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <song_reader> is correct for synthesis.
 
Analyzing module <song_reader2> in library <work>.
INFO:Xst:2546 - "song_reader2.v" line 108: reading initialization file "notes2.hex".
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <notes> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <song_reader2> is correct for synthesis.
 
Analyzing module <VGA> in library <work>.
Module <VGA> is correct for synthesis.
 
Analyzing module <VGA_DRV> in library <work>.
	horizontal_resolution = 32'sb00000000000000000000001001111111
	horizontal_total = 32'sb00000000000000000000001100011111
	hsync_begin = 32'sb00000000000000000000001010001111
	hsync_end = 32'sb00000000000000000000001011101111
	vertical_resolution = 32'sb00000000000000000000000111011111
	vertical_total = 32'sb00000000000000000000001000001000
	vsync_begin = 32'sb00000000000000000000000111101001
	vsync_end = 32'sb00000000000000000000000111101011
Module <VGA_DRV> is correct for synthesis.
 
Analyzing module <BLOCK_framebuffer> in library <work>.
INFO:Xst:2546 - "BLOCK_framebuffer.v" line 14: reading initialization file "data.bin".
Module <BLOCK_framebuffer> is correct for synthesis.
 
Analyzing module <BIG_framebuffer> in library <work>.
INFO:Xst:2546 - "BIG_framebuffer.v" line 15: reading initialization file "BIG.bin".
Module <BIG_framebuffer> is correct for synthesis.
 
Analyzing module <TETRIS_GAME> in library <work>.
	check_down_end = 32'sb00000000000000000001001110000111
	check_down_start = 32'sb00000000000000000000111110100000
	check_left_end = 32'sb00000000000000000001011101101111
	check_left_start = 32'sb00000000000000000001001110001000
	check_right_end = 32'sb00000000000000000001101101010111
	check_right_start = 32'sb00000000000000000001011101110000
	check_rot_end = 32'sb00000000000000000010001100100111
	check_rot_start = 32'sb00000000000000000001111101000000
	level_x_pos = 32'sb00000000000000000000000000100000
	level_y_pos = 32'sb00000000000000000000000000001110
	moves_end = 32'sb00000000000000000011001011001000
	moves_start = 32'sb00000000000000000010011100010000
	nextblock_x_pos = 32'sb00000000000000000000000000011101
	nextblock_y_pos = 32'sb00000000000000000000000000010101
	number_of_blocks = 32'sb00000000000000000000000000000111
	number_start = 32'sb00000000000000000000000000011100
	score_x_pos = 32'sb00000000000000000000000000011011
	score_y_pos = 32'sb00000000000000000000000000001000
	teris_y_end = 32'sb00000000000000000000000000011000
	tetris_x_begin = 32'sb00000000000000000000000000001010
	tetris_x_end = 32'sb00000000000000000000000000010100
	tetris_y_begin = 32'sb00000000000000000000000000000101
INFO:Xst:2546 - "TETRIS_GAME.v" line 140: reading initialization file "vertical.bin".
INFO:Xst:2546 - "TETRIS_GAME.v" line 141: reading initialization file "horizontal.bin".
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <TETRIS_GAME> is correct for synthesis.
 
Analyzing module <BCD_SCORE> in library <work>.
Module <BCD_SCORE> is correct for synthesis.
 
Analyzing module <ps2_if> in library <work>.
WARNING:Xst:883 - "ps2_if.v" line 136: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "ps2_if.v" line 137: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "ps2_if.v" line 138: Ignored duplicate item in case statement. 
Module <ps2_if> is correct for synthesis.
 
    Set property "rom_style = distributed" for signal <ascii_val>.
    Set property "syn_romstyle = select_rom" for signal <ascii_val>.
Analyzing module <srl_fifo> in library <work>.
Module <srl_fifo> is correct for synthesis.
 
    Set property "SYN_HIER = hard" for unit <srl_fifo>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <srl_fifo> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <pwm_gen>.
    Related source file is "pwm_gen.v".
    Found 8-bit comparator lessequal for signal <audio_out>.
    Found 8-bit up counter for signal <cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <pwm_gen> synthesized.


Synthesizing Unit <wavetable>.
    Related source file is "wavetable.v".
WARNING:Xst:1781 - Signal <dp_ram> is used but never assigned. Tied to default value.
    Found 256x9-bit ROM for signal <$varindex0000> created at line 31.
    Found 9-bit register for signal <out_level>.
    Summary:
	inferred   1 ROM(s).
	inferred   9 D-type flip-flop(s).
Unit <wavetable> synthesized.


Synthesizing Unit <wavetable2>.
    Related source file is "wavetable2.v".
WARNING:Xst:1781 - Signal <dp_ram> is used but never assigned. Tied to default value.
    Found 256x9-bit ROM for signal <$varindex0000> created at line 31.
    Found 9-bit register for signal <out_level>.
    Summary:
	inferred   1 ROM(s).
	inferred   9 D-type flip-flop(s).
Unit <wavetable2> synthesized.


Synthesizing Unit <freqtophase>.
    Related source file is "freqtophase.v".
    Found 8-bit up counter for signal <phase>.
    Found 13-bit up counter for signal <temp_cntr>.
    Found 13-bit comparator equal for signal <temp_cntr$cmp_eq0000> created at line 29.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <freqtophase> synthesized.


Synthesizing Unit <freq_gen>.
    Related source file is "freq_gen.v".
WARNING:Xst:1780 - Signal <k> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <frequencies> is used but never assigned. Tied to default value.
    Found 128x13-bit ROM for signal <$varindex0000> created at line 185.
    Found 13-bit register for signal <cntr_out>.
    Summary:
	inferred   1 ROM(s).
	inferred  13 D-type flip-flop(s).
Unit <freq_gen> synthesized.


Synthesizing Unit <song_reader>.
    Related source file is "song_reader.v".
WARNING:Xst:1781 - Signal <notes> is used but never assigned. Tied to default value.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 256x8-bit ROM for signal <$varindex0000> created at line 71.
    Found 256x8-bit ROM for signal <notes_cntr$varindex0000> created at line 102.
    Found 11-bit adder carry out for signal <COND_2$addsub0000>.
    Found 4-bit register for signal <current_note>.
    Found 3-bit register for signal <current_octave>.
    Found 4-bit comparator greatequal for signal <current_octave$cmp_ge0000> created at line 83.
    Found 21-bit up counter for signal <cycle_cntr>.
    Found 21-bit adder for signal <cycle_cntr$addsub0000> created at line 38.
    Found 21-bit comparator equal for signal <cycle_cntr$cmp_eq0000> created at line 38.
    Found 11-bit register for signal <notes_cntr>.
    Found 11-bit adder for signal <notes_cntr$share0000> created at line 49.
    Found 4-bit down counter for signal <repeat_times>.
    Found 4-bit comparator less for signal <state$cmp_lt0000> created at line 52.
    Found 4-bit comparator less for signal <state$cmp_lt0001> created at line 83.
    Found 5-bit down counter for signal <wait_cntr>.
    Found 5-bit subtractor for signal <wait_cntr$addsub0001> created at line 47.
    Found 4-bit adder carry out for signal <wait_cntr$addsub0002> created at line 55.
    Found 4-bit comparator greatequal for signal <wait_cntr$cmp_ge0000> created at line 52.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   3 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <song_reader> synthesized.


Synthesizing Unit <song_reader2>.
    Related source file is "song_reader2.v".
WARNING:Xst:1781 - Signal <notes> is used but never assigned. Tied to default value.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 256x8-bit ROM for signal <$varindex0000> created at line 71.
    Found 256x8-bit ROM for signal <notes_cntr$varindex0000> created at line 102.
    Found 11-bit adder carry out for signal <COND_3$addsub0000>.
    Found 4-bit register for signal <current_note>.
    Found 3-bit register for signal <current_octave>.
    Found 4-bit comparator greatequal for signal <current_octave$cmp_ge0000> created at line 83.
    Found 21-bit up counter for signal <cycle_cntr>.
    Found 21-bit adder for signal <cycle_cntr$addsub0000> created at line 38.
    Found 21-bit comparator equal for signal <cycle_cntr$cmp_eq0000> created at line 38.
    Found 11-bit register for signal <notes_cntr>.
    Found 11-bit adder for signal <notes_cntr$share0000> created at line 49.
    Found 4-bit down counter for signal <repeat_times>.
    Found 4-bit comparator less for signal <state$cmp_lt0000> created at line 52.
    Found 4-bit comparator less for signal <state$cmp_lt0001> created at line 83.
    Found 5-bit down counter for signal <wait_cntr>.
    Found 5-bit subtractor for signal <wait_cntr$addsub0001> created at line 47.
    Found 4-bit adder carry out for signal <wait_cntr$addsub0002> created at line 55.
    Found 4-bit comparator greatequal for signal <wait_cntr$cmp_ge0000> created at line 52.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   3 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <song_reader2> synthesized.


Synthesizing Unit <VGA_DRV>.
    Related source file is "VGA_DRV.v".
WARNING:Xst:646 - Signal <hsync_wire2<10:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync_wire1<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync_wire1<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <BIG_Y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <BIG_X> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <VSYNC>.
    Found 6-bit register for signal <RGB>.
    Found 14-bit register for signal <BLOCKadress>.
    Found 1-bit register for signal <HSYNC>.
    Found 11-bit register for signal <BIGadress>.
    Found 11-bit comparator lessequal for signal <Hact$cmp_le0000> created at line 119.
    Found 10-bit up counter for signal <hsync_reg>.
    Found 10-bit adder carry out for signal <hsync_wire1$addsub0001> created at line 123.
    Found 10-bit comparator lessequal for signal <hsync_wire1$cmp_le0000> created at line 123.
    Found 10-bit adder carry out for signal <hsync_wire2$addsub0001> created at line 124.
    Found 10-bit comparator lessequal for signal <hsync_wire2$cmp_le0000> created at line 124.
    Found 10-bit comparator lessequal for signal <Vact$cmp_le0000> created at line 120.
    Found 10-bit up counter for signal <vsync_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <VGA_DRV> synthesized.


Synthesizing Unit <BLOCK_framebuffer>.
    Related source file is "BLOCK_framebuffer.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16384x6-bit dual-port RAM <Mram_dp_ram> for signal <dp_ram>.
    Found 6-bit register for signal <rd_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <BLOCK_framebuffer> synthesized.


Synthesizing Unit <BIG_framebuffer>.
    Related source file is "BIG_framebuffer.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x6-bit dual-port RAM <Mram_dp_ram> for signal <dp_ram>.
    Found 6-bit register for signal <rd_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <BIG_framebuffer> synthesized.


Synthesizing Unit <BCD_SCORE>.
    Related source file is "BCD_SCORE.v".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <thousands>.
    Found 4-bit register for signal <ones>.
    Found 4-bit register for signal <tens>.
    Found 4-bit register for signal <hundreds>.
    Found 4-bit register for signal <cntr>.
    Found 4-bit adder for signal <cntr$share0000> created at line 35.
    Found 15-bit comparator greatequal for signal <state$cmp_ge0000> created at line 44.
    Found 15-bit comparator greatequal for signal <state$cmp_ge0001> created at line 58.
    Found 15-bit comparator greatequal for signal <state$cmp_ge0002> created at line 72.
    Found 15-bit comparator greatequal for signal <state$cmp_ge0003> created at line 86.
    Found 15-bit register for signal <temp_score>.
    Found 15-bit subtractor for signal <temp_score$share0000> created at line 35.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <BCD_SCORE> synthesized.


Synthesizing Unit <srl_fifo>.
    Related source file is "srl_fifo.v".
    Found 8-bit 16-to-1 multiplexer for signal <dout>.
    Found 4-bit updown counter for signal <srl_addr>.
    Found 5-bit updown counter for signal <srl_dcnt>.
    Found 128-bit register for signal <srl_shr>.
    Summary:
	inferred   2 Counter(s).
	inferred 128 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <srl_fifo> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is "clk_gen.v".
Unit <clk_gen> synthesized.


Synthesizing Unit <music_module>.
    Related source file is "music_module.v".
WARNING:Xst:646 - Signal <wavetable2_wire<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wavetable1_wire<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <phase2<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <phase1<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ledswire> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit register for signal <full_row_cntr>.
    Found 23-bit adder for signal <full_row_cntr$addsub0000> created at line 61.
    Found 7-bit adder carry out for signal <mixer_wire$addsub0000>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <music_module> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "VGA.v".
WARNING:Xst:653 - Signal <BLOCKwr_data> is used but never assigned. This sourceless signal will be automatically connected to value 000000.
WARNING:Xst:653 - Signal <BLOCKwr_addr> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000.
WARNING:Xst:653 - Signal <BLOCKwe> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <VGA> synthesized.


Synthesizing Unit <TETRIS_GAME>.
    Related source file is "TETRIS_GAME.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <vsync_cntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <vertical_rot_data> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <ver_wire_rot<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_right<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_left<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_down<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_clear_wr<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_clear_rd<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ver_clr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rot_cntr_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rot_cntr_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <input_delay_max> is used but never assigned. This sourceless signal will be automatically connected to value 001010.
WARNING:Xst:1781 - Signal <horizontal_rot_data> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <hor_clr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <gravity_speed> is used but never assigned. This sourceless signal will be automatically connected to value 0010101.
WARNING:Xst:1780 - Signal <debugreg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_cntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <gamestate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | gamestate$and0000         (positive)           |
    | Power Up State     | 0000101                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 128x13-bit ROM for signal <COND_48$rom0000>.
    Found 128x13-bit ROM for signal <COND_38$rom0000>.
    Found 128x13-bit ROM for signal <COND_46$rom0000>.
    Found 128x13-bit ROM for signal <COND_37$rom0000>.
    Found 128x13-bit ROM for signal <COND_45$rom0000>.
    Found 128x13-bit ROM for signal <COND_36$rom0000>.
    Found 128x13-bit ROM for signal <COND_44$rom0000>.
    Found 128x13-bit ROM for signal <COND_35$rom0000>.
    Found 128x13-bit ROM for signal <COND_43$rom0000>.
    Found 128x13-bit ROM for signal <COND_34$rom0000>.
    Found 128x13-bit ROM for signal <COND_42$rom0000>.
    Found 128x13-bit ROM for signal <COND_33$rom0000>.
    Found 128x13-bit ROM for signal <COND_41$rom0000>.
    Found 128x13-bit ROM for signal <COND_32$rom0000>.
    Found 128x13-bit ROM for signal <COND_40$rom0000>.
    Found 128x13-bit ROM for signal <COND_31$rom0000>.
    Found 128x13-bit ROM for signal <COND_39$rom0000>.
    Found 128x13-bit ROM for signal <COND_27$rom0000>.
    Found 11-bit register for signal <BIG_RD_ADDR>.
    Found 1-bit register for signal <BIG_WR_EN>.
    Found 6-bit register for signal <level>.
    Found 6-bit register for signal <BIG_WR_DATA>.
    Found 11-bit register for signal <BIG_WR_ADDR>.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 408.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0001> created at line 408.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0002> created at line 408.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0003> created at line 425.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0004> created at line 439.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0005> created at line 439.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0006> created at line 439.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0007> created at line 408.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0008> created at line 408.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0009> created at line 408.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0010> created at line 425.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0011> created at line 425.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0012> created at line 425.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0013> created at line 439.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0014> created at line 439.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0015> created at line 439.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0016> created at line 408.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0017> created at line 408.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0018> created at line 408.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0019> created at line 408.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0020> created at line 408.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0021> created at line 408.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0022> created at line 425.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0023> created at line 425.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0024> created at line 425.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0025> created at line 425.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0026> created at line 439.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0027> created at line 439.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0028> created at line 439.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0029> created at line 439.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0030> created at line 439.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0031> created at line 439.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0032> created at line 439.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0033> created at line 455.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0035> created at line 455.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0037> created at line 455.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0038> created at line 455.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0039> created at line 455.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0040> created at line 455.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0041> created at line 455.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0042> created at line 455.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0075> created at line 870.
    Found 6-bit adder carry out for signal <add0000$addsub0000> created at line 408.
    Found 6-bit adder carry out for signal <add0001$addsub0000> created at line 408.
    Found 6-bit adder carry out for signal <add0002$addsub0000> created at line 408.
    Found 7-bit adder carry out for signal <add0003$addsub0000> created at line 425.
    Found 7-bit adder carry out for signal <add0004$addsub0000> created at line 425.
    Found 7-bit adder carry out for signal <add0005$addsub0000> created at line 425.
    Found 7-bit adder carry out for signal <add0006$addsub0000> created at line 439.
    Found 7-bit adder carry out for signal <add0007$addsub0000> created at line 439.
    Found 7-bit adder carry out for signal <add0008$addsub0000> created at line 439.
    Found 5-bit adder carry out for signal <BIG_RD_ADDR$addsub0000> created at line 405.
    Found 15-bit comparator greatequal for signal <BIG_RD_ADDR$cmp_ge0000> created at line 422.
    Found 15-bit comparator greatequal for signal <BIG_RD_ADDR$cmp_ge0001> created at line 436.
    Found 15-bit comparator greatequal for signal <BIG_RD_ADDR$cmp_ge0002> created at line 451.
    Found 10-bit comparator greatequal for signal <BIG_RD_ADDR$cmp_ge0003> created at line 468.
    Found 10-bit comparator greatequal for signal <BIG_RD_ADDR$cmp_ge0004> created at line 466.
    Found 15-bit comparator greater for signal <BIG_RD_ADDR$cmp_gt0000> created at line 404.
    Found 15-bit comparator greater for signal <BIG_RD_ADDR$cmp_gt0001> created at line 422.
    Found 15-bit comparator greater for signal <BIG_RD_ADDR$cmp_gt0002> created at line 436.
    Found 15-bit comparator greater for signal <BIG_RD_ADDR$cmp_gt0003> created at line 451.
    Found 10-bit comparator greater for signal <BIG_RD_ADDR$cmp_gt0004> created at line 466.
    Found 10-bit comparator greater for signal <BIG_RD_ADDR$cmp_gt0005> created at line 468.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0000> created at line 422.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0001> created at line 436.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0002> created at line 451.
    Found 10-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0003> created at line 468.
    Found 10-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0004> created at line 466.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0005> created at line 451.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0006> created at line 436.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0007> created at line 422.
    Found 10-bit comparator less for signal <BIG_RD_ADDR$cmp_lt0000> created at line 466.
    Found 10-bit comparator less for signal <BIG_RD_ADDR$cmp_lt0001> created at line 468.
    Found 15-bit comparator greatequal for signal <BIG_WR_ADDR$cmp_ge0000> created at line 852.
    Found 15-bit comparator greatequal for signal <BIG_WR_ADDR$cmp_ge0001> created at line 846.
    Found 10-bit comparator greatequal for signal <BIG_WR_ADDR$cmp_ge0002> created at line 728.
    Found 4-bit comparator greatequal for signal <BIG_WR_ADDR$cmp_ge0003> created at line 737.
    Found 15-bit comparator greatequal for signal <BIG_WR_ADDR$cmp_ge0004> created at line 662.
    Found 15-bit comparator greatequal for signal <BIG_WR_ADDR$cmp_ge0005> created at line 560.
    Found 15-bit comparator greater for signal <BIG_WR_ADDR$cmp_gt0000> created at line 613.
    Found 15-bit comparator lessequal for signal <BIG_WR_ADDR$cmp_le0000> created at line 846.
    Found 10-bit comparator lessequal for signal <BIG_WR_ADDR$cmp_le0001> created at line 728.
    Found 4-bit comparator lessequal for signal <BIG_WR_ADDR$cmp_le0002> created at line 737.
    Found 15-bit comparator lessequal for signal <BIG_WR_ADDR$cmp_le0003> created at line 662.
    Found 15-bit comparator lessequal for signal <BIG_WR_ADDR$cmp_le0004> created at line 613.
    Found 15-bit comparator lessequal for signal <BIG_WR_ADDR$cmp_le0005> created at line 560.
    Found 6-bit adder for signal <BIG_WR_DATA$share0000>.
    Found 1-bit register for signal <canmove_down>.
    Found 6-bit adder carry out for signal <canmove_down$addsub0001> created at line 408.
    Found 6-bit adder carry out for signal <canmove_down$addsub0002> created at line 408.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0001> created at line 408.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0002> created at line 408.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0003> created at line 408.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0004> created at line 408.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0005> created at line 408.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0006> created at line 408.
    Found 15-bit comparator greatequal for signal <canmove_down$cmp_ge0000> created at line 406.
    Found 15-bit comparator greatequal for signal <canmove_down$cmp_ge0001> created at line 402.
    Found 7-bit comparator greatequal for signal <canmove_down$cmp_ge0002> created at line 408.
    Found 15-bit comparator greater for signal <canmove_down$cmp_gt0000> created at line 406.
    Found 15-bit comparator lessequal for signal <canmove_down$cmp_le0000> created at line 406.
    Found 15-bit comparator lessequal for signal <canmove_down$cmp_le0001> created at line 402.
    Found 7-bit comparator less for signal <canmove_down$cmp_lt0000> created at line 408.
    Found 15-bit comparator less for signal <canmove_down$cmp_lt0001> created at line 406.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0002> created at line 408.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0003> created at line 408.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0004> created at line 408.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0005> created at line 408.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0006> created at line 408.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0007> created at line 408.
    Found 1-bit register for signal <canmove_left>.
    Found 8-bit comparator equal for signal <canmove_left$cmp_eq0000> created at line 425.
    Found 6-bit comparator equal for signal <canmove_left$cmp_eq0001> created at line 425.
    Found 8-bit comparator equal for signal <canmove_left$cmp_eq0002> created at line 425.
    Found 6-bit comparator equal for signal <canmove_left$cmp_eq0003> created at line 425.
    Found 8-bit comparator equal for signal <canmove_left$cmp_eq0004> created at line 425.
    Found 6-bit comparator equal for signal <canmove_left$cmp_eq0005> created at line 425.
    Found 15-bit comparator greatequal for signal <canmove_left$cmp_ge0000> created at line 424.
    Found 15-bit comparator greater for signal <canmove_left$cmp_gt0000> created at line 424.
    Found 15-bit comparator lessequal for signal <canmove_left$cmp_le0000> created at line 424.
    Found 15-bit comparator less for signal <canmove_left$cmp_lt0000> created at line 424.
    Found 1-bit register for signal <canmove_right>.
    Found 7-bit adder carry out for signal <canmove_right$addsub0001> created at line 439.
    Found 7-bit adder carry out for signal <canmove_right$addsub0002> created at line 439.
    Found 8-bit comparator equal for signal <canmove_right$cmp_eq0000> created at line 439.
    Found 6-bit comparator equal for signal <canmove_right$cmp_eq0001> created at line 439.
    Found 8-bit comparator equal for signal <canmove_right$cmp_eq0002> created at line 439.
    Found 6-bit comparator equal for signal <canmove_right$cmp_eq0003> created at line 439.
    Found 8-bit comparator equal for signal <canmove_right$cmp_eq0004> created at line 439.
    Found 6-bit comparator equal for signal <canmove_right$cmp_eq0005> created at line 439.
    Found 15-bit comparator greatequal for signal <canmove_right$cmp_ge0000> created at line 438.
    Found 8-bit comparator greatequal for signal <canmove_right$cmp_ge0001> created at line 439.
    Found 15-bit comparator greater for signal <canmove_right$cmp_gt0000> created at line 438.
    Found 15-bit comparator lessequal for signal <canmove_right$cmp_le0000> created at line 438.
    Found 8-bit comparator less for signal <canmove_right$cmp_lt0000> created at line 439.
    Found 15-bit comparator less for signal <canmove_right$cmp_lt0001> created at line 438.
    Found 8-bit comparator not equal for signal <canmove_right$cmp_ne0001> created at line 439.
    Found 6-bit comparator not equal for signal <canmove_right$cmp_ne0002> created at line 439.
    Found 8-bit comparator not equal for signal <canmove_right$cmp_ne0003> created at line 439.
    Found 6-bit comparator not equal for signal <canmove_right$cmp_ne0004> created at line 439.
    Found 8-bit comparator not equal for signal <canmove_right$cmp_ne0005> created at line 439.
    Found 6-bit comparator not equal for signal <canmove_right$cmp_ne0006> created at line 439.
    Found 1-bit register for signal <canmove_rot>.
    Found 7-bit comparator equal for signal <canmove_rot$cmp_eq0000> created at line 455.
    Found 6-bit comparator equal for signal <canmove_rot$cmp_eq0001> created at line 455.
    Found 7-bit comparator equal for signal <canmove_rot$cmp_eq0002> created at line 455.
    Found 6-bit comparator equal for signal <canmove_rot$cmp_eq0003> created at line 455.
    Found 7-bit comparator equal for signal <canmove_rot$cmp_eq0004> created at line 455.
    Found 6-bit comparator equal for signal <canmove_rot$cmp_eq0005> created at line 455.
    Found 7-bit comparator equal for signal <canmove_rot$cmp_eq0006> created at line 455.
    Found 6-bit comparator equal for signal <canmove_rot$cmp_eq0007> created at line 455.
    Found 15-bit comparator greatequal for signal <canmove_rot$cmp_ge0000> created at line 453.
    Found 15-bit comparator greater for signal <canmove_rot$cmp_gt0000> created at line 453.
    Found 15-bit comparator lessequal for signal <canmove_rot$cmp_le0000> created at line 453.
    Found 15-bit comparator less for signal <canmove_rot$cmp_lt0000> created at line 453.
    Found 5-bit adder carry out for signal <clear_next_hor$addsub0000>.
    Found 5-bit adder for signal <clear_next_ver>.
    Found 3-bit register for signal <color>.
    Found 15-bit adder carry out for signal <COND_11$addsub0000>.
    Found 15-bit adder carry out for signal <COND_14$addsub0000>.
    Found 15-bit adder carry out for signal <COND_15$addsub0000>.
    Found 15-bit adder carry out for signal <COND_16$addsub0000>.
    Found 15-bit adder carry out for signal <COND_24$addsub0000>.
    Found 15-bit adder carry out for signal <COND_28$addsub0000>.
    Found 15-bit adder carry out for signal <COND_29$addsub0000>.
    Found 15-bit adder carry out for signal <COND_30$addsub0000>.
    Found 5-bit register for signal <currentrow>.
    Found 10-bit comparator greatequal for signal <currentrow$cmp_ge0000> created at line 675.
    Found 10-bit comparator lessequal for signal <currentrow$cmp_le0000> created at line 675.
    Found 5-bit comparator less for signal <currentrow$cmp_lt0000> created at line 569.
    Found 5-bit addsub for signal <currentrow$share0000>.
    Found 15-bit up counter for signal <cycle_cntr>.
    Found 15-bit up counter for signal <down_cntr>.
    Found 15-bit comparator greater for signal <down_cntr$cmp_gt0000> created at line 358.
    Found 15-bit comparator less for signal <down_cntr$cmp_lt0000> created at line 358.
    Found 1-bit register for signal <down_keyboard>.
    Found 1-bit register for signal <en_posedge>.
    Found 3-bit register for signal <first_element>.
    Found 5-bit register for signal <firstrow>.
    Found 1-bit register for signal <foundrow>.
    Found 1-bit register for signal <fullrow>.
    Found 4-bit comparator greater for signal <fullrow$cmp_gt0000> created at line 688.
    Found 10-bit comparator greater for signal <fullrow$cmp_gt0001> created at line 675.
    Found 4-bit comparator less for signal <fullrow$cmp_lt0000> created at line 688.
    Found 10-bit comparator less for signal <fullrow$cmp_lt0001> created at line 675.
    Found 1-bit register for signal <game_over>.
    Found 7-bit up counter for signal <gravity>.
    Found 7-bit adder for signal <gravity$addsub0000> created at line 303.
    Found 7-bit comparator equal for signal <gravity$cmp_eq0000> created at line 303.
    Found 6-bit adder for signal <hor_wire>.
    Found 7-bit 4-to-1 multiplexer for signal <hor_wire$varindex0000> created at line 871.
    Found 4-bit adder carry out for signal <hor_wire_clear_rd$addsub0000> created at line 883.
    Found 6-bit subtractor for signal <hor_wire_clear_wr>.
    Found 6-bit adder for signal <hor_wire_down>.
    Found 7-bit 4-to-1 multiplexer for signal <hor_wire_down$varindex0000> created at line 873.
    Found 6-bit subtractor for signal <hor_wire_left>.
    Found 7-bit adder carry out for signal <hor_wire_left$addsub0000> created at line 875.
    Found 6-bit adder carry out for signal <hor_wire_left$addsub0001> created at line 875.
    Found 6-bit adder for signal <hor_wire_right>.
    Found 6-bit adder for signal <hor_wire_rot>.
    Found 6-bit adder for signal <hor_wire_rot$add0000> created at line 879.
    Found 28-bit register for signal <horizontal>.
    Found 6-bit up counter for signal <input_delay>.
    Found 1-bit register for signal <keyboard_new>.
    Found 15-bit up counter for signal <left_cntr>.
    Found 15-bit comparator greater for signal <left_cntr$cmp_gt0000> created at line 338.
    Found 15-bit comparator less for signal <left_cntr$cmp_lt0000> created at line 338.
    Found 1-bit register for signal <left_keyboard>.
    Found 6-bit adder for signal <level$add0000> created at line 263.
    Found 15-bit register for signal <levelscore>.
    Found 15-bit adder for signal <levelscore$addsub0000> created at line 722.
    Found 15-bit up counter for signal <move_cntr>.
    Found 15-bit comparator greater for signal <move_cntr$cmp_gt0000> created at line 388.
    Found 15-bit comparator less for signal <move_cntr$cmp_lt0000> created at line 388.
    Found 1-bit register for signal <moved_in_this_frame>.
    Found 28-bit register for signal <next_horizontal>.
    Found 24-bit register for signal <next_vertical>.
    Found 3-bit register for signal <nextcolor>.
    Found 2-bit adder for signal <nextrot>.
    Found 1-bit register for signal <pause_keyboard>.
    Found 6-bit updown counter for signal <pos_x>.
    Found 5-bit up counter for signal <pos_y>.
    Found 3-bit up counter for signal <random>.
    Found 6-bit up counter for signal <random_2>.
    Found 15-bit up counter for signal <right_cntr>.
    Found 15-bit comparator greater for signal <right_cntr$cmp_gt0000> created at line 348.
    Found 15-bit comparator less for signal <right_cntr$cmp_lt0000> created at line 348.
    Found 1-bit register for signal <right_keyboard>.
    Found 15-bit up counter for signal <rot_cntr>.
    Found 15-bit comparator greater for signal <rot_cntr$cmp_gt0000> created at line 368.
    Found 15-bit comparator less for signal <rot_cntr$cmp_lt0000> created at line 368.
    Found 2-bit adder for signal <rot_cntr_2>.
    Found 1-bit register for signal <rot_keyboard>.
    Found 2-bit up counter for signal <rotation>.
    Found 3-bit register for signal <rowcombo>.
    Found 3-bit adder for signal <rowcombo$addsub0000> created at line 705.
    Found 3-bit comparator less for signal <rowcombo$cmp_lt0000> created at line 703.
    Found 15-bit register for signal <score>.
    Found 15-bit adder for signal <score$addsub0000>.
    Found 3-bit register for signal <second_element>.
    Found 6-bit adder carry out for signal <ver_wire$addsub0000>.
    Found 5-bit adder carry out for signal <ver_wire_clear_rd$addsub0000> created at line 884.
    Found 6-bit adder for signal <ver_wire_clear_wr$add0000> created at line 886.
    Found 6-bit adder carry out for signal <ver_wire_down$addsub0000>.
    Found 6-bit adder carry out for signal <ver_wire_left$addsub0000>.
    Found 6-bit adder carry out for signal <ver_wire_right$addsub0000>.
    Found 6-bit adder carry out for signal <ver_wire_rot$addsub0000>.
    Found 5-bit adder carry out for signal <ver_wire_rot$addsub0001> created at line 878.
    Found 24-bit register for signal <vertical>.
    Found 6-bit adder for signal <write_next_hor>.
    Found 7-bit 4-to-1 multiplexer for signal <write_next_hor$varindex0000> created at line 866.
    Found 5-bit adder for signal <write_next_ver>.
    Found 6-bit 4-to-1 multiplexer for signal <write_next_ver$varindex0000> created at line 865.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  18 ROM(s).
	inferred  13 Counter(s).
	inferred 209 D-type flip-flop(s).
	inferred  57 Adder/Subtractor(s).
	inferred 113 Comparator(s).
	inferred 299 Multiplexer(s).
Unit <TETRIS_GAME> synthesized.


Synthesizing Unit <ps2_if>.
    Related source file is "ps2_if.v".
WARNING:Xst:646 - Signal <data_shr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit up counter for signal <bit_cntr>.
    Found 11-bit register for signal <data_shr>.
    Found 1-bit register for signal <data_valid>.
    Found 2-bit register for signal <ps2c_dl>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <ps2_if> synthesized.


Synthesizing Unit <top_level>.
    Related source file is "top_level.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ps2_status<31:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ps2_data<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <levelwire<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <last_element> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <ps2state2>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 2                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | ps2_status<0>             (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | ps2state2$cmp_eq0000      (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <out>.
    Found 1-bit register for signal <ps2_rd>.
    Found 1-bit register for signal <ps2_valid>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <top_level> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16384x6-bit dual-port RAM                             : 1
 2048x6-bit dual-port RAM                              : 1
# ROMs                                                 : 26
 128x13-bit ROM                                        : 20
 256x8-bit ROM                                         : 4
 256x9-bit ROM                                         : 2
# Adders/Subtractors                                   : 75
 10-bit adder carry out                                : 2
 11-bit adder                                          : 2
 11-bit adder carry out                                : 2
 15-bit adder                                          : 2
 15-bit adder carry out                                : 8
 15-bit subtractor                                     : 2
 16-bit subtractor                                     : 4
 2-bit adder                                           : 2
 21-bit adder                                          : 2
 23-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 4-bit adder carry out                                 : 3
 5-bit adder                                           : 2
 5-bit adder carry out                                 : 4
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 9
 6-bit adder carry out                                 : 11
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit adder carry out                                 : 10
# Counters                                             : 29
 10-bit up counter                                     : 2
 13-bit up counter                                     : 2
 15-bit up counter                                     : 6
 2-bit up counter                                      : 1
 21-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 1
 5-bit down counter                                    : 2
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 3
# Registers                                            : 98
 1-bit register                                        : 22
 11-bit register                                       : 6
 13-bit register                                       : 2
 14-bit register                                       : 1
 15-bit register                                       : 4
 2-bit register                                        : 1
 23-bit register                                       : 1
 3-bit register                                        : 7
 4-bit register                                        : 12
 5-bit register                                        : 2
 6-bit register                                        : 13
 7-bit register                                        : 8
 8-bit register                                        : 17
 9-bit register                                        : 2
# Comparators                                          : 138
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 7
 11-bit comparator lessequal                           : 1
 13-bit comparator equal                               : 2
 15-bit comparator greatequal                          : 20
 15-bit comparator greater                             : 14
 15-bit comparator less                                : 9
 15-bit comparator lessequal                           : 15
 21-bit comparator equal                               : 2
 3-bit comparator less                                 : 1
 4-bit comparator greatequal                           : 5
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 5
 4-bit comparator lessequal                            : 1
 5-bit comparator less                                 : 1
 6-bit comparator equal                                : 10
 6-bit comparator not equal                            : 3
 7-bit comparator equal                                : 11
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1
 7-bit comparator not equal                            : 6
 8-bit comparator equal                                : 6
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 3
# Multiplexers                                         : 47
 6-bit 4-to-1 multiplexer                              : 23
 7-bit 4-to-1 multiplexer                              : 23
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <ps2state2/FSM> on signal <ps2state2[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <TETRIS_GAME/gamestate/FSM> on signal <gamestate[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 0000101 | 000
 0000011 | 001
 0000010 | 011
 0000001 | 010
 0000100 | 110
---------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <TETRIS_GAME/BCD_SCORE/state/FSM> on signal <state[1:5]> with one-hot encoding.
Optimizing FSM <TETRIS_GAME/BCD_LEVEL/state/FSM> on signal <state[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00001
 0001  | 00010
 0010  | 00100
 0011  | 01000
 0100  | 10000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <mymusic/firstsong2/state/FSM> on signal <state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000
 000001 | 001
 000010 | 010
 000011 | 110
 000100 | 011
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mymusic/firstsong/state/FSM> on signal <state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000
 000001 | 001
 000010 | 010
 000011 | 110
 000100 | 011
--------------------
WARNING:Xst:2677 - Node <out_level_0> of sequential type is unconnected in block <sinwave>.
WARNING:Xst:2677 - Node <out_level_1> of sequential type is unconnected in block <sinwave>.
WARNING:Xst:2677 - Node <out_level_0> of sequential type is unconnected in block <sinwave2>.
WARNING:Xst:2677 - Node <out_level_1> of sequential type is unconnected in block <sinwave2>.
WARNING:Xst:2677 - Node <data_shr_0> of sequential type is unconnected in block <ps2_if>.

Synthesizing (advanced) Unit <freq_gen>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <cntr_out>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 13-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <freq_in>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <cntr_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <freq_gen> synthesized (advanced).

Synthesizing (advanced) Unit <song_reader>.
INFO:Xst:3044 - The ROM <Mrom_notes_cntr_varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <notes_cntr>.
INFO:Xst:3225 - The RAM <Mrom_notes_cntr_varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <song_reader> synthesized (advanced).

Synthesizing (advanced) Unit <song_reader2>.
INFO:Xst:3045 - The ROM description <Mrom_notes_cntr_varindex0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
Unit <song_reader2> synthesized (advanced).

Synthesizing (advanced) Unit <top_level>.
INFO:Xst:3038 - The RAM <BAMBIVGA/BLOCKframe/Mram_dp_ram> appears to be read-only. If that was not your intent please check the write enable description.
INFO:Xst:3226 - The RAM <BAMBIVGA/BLOCKframe/Mram_dp_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <BAMBIVGA/BLOCKframe/rd_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 6-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND>           |          |
    |     diA            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16384-word x 6-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <BAMBIVGA/BLOCK_ADRESS> |          |
    |     doB            | connected to signal <BAMBIVGA/BLOCK_DATA> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <BAMBIVGA/BIGframe/Mram_dp_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <BAMBIVGA/BIGframe/rd_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 6-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <BIGwe>         | high     |
    |     addrA          | connected to signal <BIGwr_addr>    |          |
    |     diA            | connected to signal <BIGwr_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 6-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <BAMBIVGA/RDMUXwire> |          |
    |     doB            | connected to signal <BIGrd_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <top_level> synthesized (advanced).

Synthesizing (advanced) Unit <wavetable>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <out_level>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 9-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <input_pos>     |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <out_level>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <wavetable> synthesized (advanced).

Synthesizing (advanced) Unit <wavetable2>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <out_level>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 9-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <input_pos>     |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <out_level>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <wavetable2> synthesized (advanced).

Synthesizing (advanced) Unit <srl_fifo>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
Unit <srl_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <data_shr_0> of sequential type is unconnected in block <ps2_if>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 128x13-bit single-port block RAM                      : 2
 16384x6-bit dual-port block RAM                       : 1
 2048x6-bit dual-port block RAM                        : 1
 256x8-bit single-port block RAM                       : 1
 256x9-bit single-port block RAM                       : 2
# ROMs                                                 : 21
 128x13-bit ROM                                        : 18
 256x8-bit ROM                                         : 3
# Adders/Subtractors                                   : 75
 10-bit adder carry out                                : 2
 11-bit adder                                          : 2
 11-bit adder carry out                                : 2
 15-bit adder                                          : 2
 15-bit adder carry out                                : 8
 15-bit subtractor                                     : 2
 2-bit adder                                           : 2
 2-bit subtractor                                      : 4
 21-bit adder                                          : 2
 23-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 4-bit adder carry out                                 : 3
 5-bit adder                                           : 3
 5-bit adder carry out                                 : 4
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 8
 6-bit adder carry out                                 : 11
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit adder carry out                                 : 10
# Counters                                             : 29
 10-bit up counter                                     : 2
 13-bit up counter                                     : 2
 15-bit up counter                                     : 6
 2-bit up counter                                      : 1
 21-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 1
 5-bit down counter                                    : 2
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 3
# Registers                                            : 417
 Flip-Flops                                            : 417
# Shift Registers                                      : 8
 16-bit dynamic shift register                         : 8
# Comparators                                          : 138
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 7
 11-bit comparator lessequal                           : 1
 13-bit comparator equal                               : 2
 15-bit comparator greatequal                          : 20
 15-bit comparator greater                             : 14
 15-bit comparator less                                : 9
 15-bit comparator lessequal                           : 15
 21-bit comparator equal                               : 2
 3-bit comparator less                                 : 1
 4-bit comparator greatequal                           : 5
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 5
 4-bit comparator lessequal                            : 1
 5-bit comparator less                                 : 1
 6-bit comparator equal                                : 10
 6-bit comparator not equal                            : 3
 7-bit comparator equal                                : 11
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1
 7-bit comparator not equal                            : 6
 8-bit comparator equal                                : 6
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 3
# Multiplexers                                         : 46
 6-bit 4-to-1 multiplexer                              : 23
 7-bit 4-to-1 multiplexer                              : 23

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2697 - Unit <music_module> : the RAMs <myfreq/Mrom__varindex0000>, <myfreq2/Mrom__varindex0000> are packed into the single block RAM <myfreq/Mrom__varindex00001>
WARNING:Xst:2677 - Node <firstsong/notes_cntr_10> of sequential type is unconnected in block <music_module>.
WARNING:Xst:2677 - Node <firstsong/notes_cntr_9> of sequential type is unconnected in block <music_module>.
WARNING:Xst:2677 - Node <firstsong/notes_cntr_8> of sequential type is unconnected in block <music_module>.
WARNING:Xst:2677 - Node <firstsong2/notes_cntr_10> of sequential type is unconnected in block <music_module>.
WARNING:Xst:2677 - Node <firstsong2/notes_cntr_9> of sequential type is unconnected in block <music_module>.
WARNING:Xst:2677 - Node <firstsong2/notes_cntr_8> of sequential type is unconnected in block <music_module>.
WARNING:Xst:2677 - Node <phasemod2/phase_6> of sequential type is unconnected in block <music_module>.
WARNING:Xst:2677 - Node <phasemod2/phase_7> of sequential type is unconnected in block <music_module>.
WARNING:Xst:2677 - Node <phasemod1/phase_6> of sequential type is unconnected in block <music_module>.
WARNING:Xst:2677 - Node <phasemod1/phase_7> of sequential type is unconnected in block <music_module>.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_2_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_2_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_2_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_1_6> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_1_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_1_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_1_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_1_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_1_1> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_2_6> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_2_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_2_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_2_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_2_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_0_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_0_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_0_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_0_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_1_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_0_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_0_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_0_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_0_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_1_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_1_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_1_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_1_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_1_1> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_3_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_3_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_3_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_3_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_0_6> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_0_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_0_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_0_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_0_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/vertical_2_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_1_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_1_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_1_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_1_1> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_2_6> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_2_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_2_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_2_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_2_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_0_6> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_0_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_0_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_0_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_0_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_3_6> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_3_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_3_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_3_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_3_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_1_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_1_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_1_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_1_1> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_3_6> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_3_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_3_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_3_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/horizontal_3_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_2_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_2_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_2_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_2_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_3_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_3_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_3_3> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_vertical_3_2> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_1_6> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TETRIS_GAME/next_horizontal_1_5> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <TETRIS_GAME/levelscore_9> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/levelscore_10> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/levelscore_11> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/levelscore_12> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/levelscore_13> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/levelscore_14> of sequential type is unconnected in block <top_level>.

Optimizing unit <top_level> ...

Optimizing unit <BCD_SCORE> ...

Optimizing unit <srl_fifo> ...

Optimizing unit <music_module> ...
WARNING:Xst:1293 - FF/Latch <firstsong2/repeat_times_2> has a constant value of 0 in block <music_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <firstsong2/repeat_times_3> has a constant value of 0 in block <music_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <firstsong2/repeat_times_3> has a constant value of 0 in block <music_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <firstsong2/repeat_times_2> has a constant value of 0 in block <music_module>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ps2_if> ...
WARNING:Xst:2677 - Node <TETRIS_GAME/BCD_LEVEL/hundreds_3> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/BCD_LEVEL/hundreds_2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/BCD_LEVEL/hundreds_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/BCD_LEVEL/hundreds_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/BCD_LEVEL/thousands_3> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/BCD_LEVEL/thousands_2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/BCD_LEVEL/thousands_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <TETRIS_GAME/BCD_LEVEL/thousands_0> of sequential type is unconnected in block <top_level>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 57.
FlipFlop TETRIS_GAME/move_cntr_4 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/move_cntr_5 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/move_cntr_6 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/move_cntr_7 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/move_cntr_8 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top_level> :
	Found 3-bit shift register for signal <ps2_if/data_shr_8>.
Unit <top_level> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 585
 Flip-Flops                                            : 585
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level.ngr
Top Level Output File Name         : top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 3649
#      GND                         : 1
#      INV                         : 104
#      LUT1                        : 313
#      LUT2                        : 228
#      LUT2_D                      : 15
#      LUT2_L                      : 6
#      LUT3                        : 423
#      LUT3_D                      : 24
#      LUT3_L                      : 37
#      LUT4                        : 1101
#      LUT4_D                      : 78
#      LUT4_L                      : 101
#      MUXCY                       : 631
#      MUXF5                       : 187
#      MUXF6                       : 8
#      VCC                         : 1
#      XORCY                       : 391
# FlipFlops/Latches                : 586
#      FD                          : 122
#      FDE                         : 120
#      FDR                         : 100
#      FDRE                        : 148
#      FDRS                        : 1
#      FDS                         : 91
#      FDSE                        : 4
# RAMS                             : 11
#      RAMB16_S18_S18              : 1
#      RAMB16_S1_S1                : 6
#      RAMB16_S9                   : 3
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 9
#      SRL16E                      : 9
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 25
#      IBUF                        : 7
#      IBUFG                       : 1
#      OBUF                        : 17
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                     1305  out of   2448    53%  
 Number of Slice Flip Flops:            586  out of   4896    11%  
 Number of 4 input LUTs:               2439  out of   4896    49%  
    Number used as logic:              2430
    Number used as Shift registers:       9
 Number of IOs:                          33
 Number of bonded IOBs:                  25  out of    108    23%  
 Number of BRAMs:                        11  out of     12    91%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------------+-------+
clk16M                             | clk_gen/DCM_SP_inst:CLKFX                | 438   |
mymusic/clk1(mymusic/clk1:O)       | BUFG(*)(mymusic/firstsong2/cycle_cntr_20)| 168   |
-----------------------------------+------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 18.050ns (Maximum Frequency: 55.403MHz)
   Minimum input arrival time before clock: 7.318ns
   Maximum output required time after clock: 11.576ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk16M'
  Clock period: 18.050ns (frequency: 55.403MHz)
  Total number of paths / destination ports: 52324 / 1052
-------------------------------------------------------------------------
Delay:               11.552ns (Levels of Logic = 15)
  Source:            TETRIS_GAME/move_cntr_0 (FF)
  Destination:       TETRIS_GAME/BIG_WR_ADDR_2 (FF)
  Source Clock:      clk16M rising 1.6X
  Destination Clock: clk16M rising 1.6X

  Data Path: TETRIS_GAME/move_cntr_0 to TETRIS_GAME/BIG_WR_ADDR_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            92   0.591   1.456  TETRIS_GAME/move_cntr_0 (TETRIS_GAME/move_cntr_0)
     LUT1:I0->O            1   0.704   0.000  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<0>_2_rt (TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<0>_2_rt)
     MUXCY:S->O            1   0.464   0.000  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<0>_2 (TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<0>3)
     MUXCY:CI->O           1   0.059   0.000  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<1>_2 (TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<1>3)
     MUXCY:CI->O           1   0.059   0.000  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<2>_2 (TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<2>3)
     MUXCY:CI->O           1   0.059   0.000  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<3>_2 (TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<3>3)
     MUXCY:CI->O           1   0.059   0.000  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<4>_2 (TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<4>2)
     MUXCY:CI->O           1   0.059   0.000  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<5>_1 (TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<5>1)
     MUXCY:CI->O           1   0.059   0.000  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<6>_0 (TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<6>1)
     MUXCY:CI->O           1   0.059   0.000  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<7>_0 (TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<8> (TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<8>)
     MUXCY:CI->O          27   0.459   1.265  TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_ge0005_cy<9> (TETRIS_GAME/BIG_WR_ADDR_cmp_ge0000)
     LUT4:I3->O           14   0.704   1.035  TETRIS_GAME/BIG_WR_DATA_mux0000<5>11 (N282)
     LUT3:I2->O            3   0.704   0.535  TETRIS_GAME/BIG_WR_ADDR_mux0000<4>58 (N572)
     LUT4_D:I3->O          1   0.704   0.424  TETRIS_GAME/BIG_WR_ADDR_mux0000<2>237 (N198)
     LUT4:I3->O            1   0.704   0.420  TETRIS_GAME/BIG_WR_ADDR_mux0000<2>8 (TETRIS_GAME/BIG_WR_ADDR_mux0000<2>8)
     FDS:S                     0.911          TETRIS_GAME/BIG_WR_ADDR_2
    ----------------------------------------
    Total                     11.552ns (6.417ns logic, 5.135ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mymusic/clk1'
  Clock period: 11.371ns (frequency: 87.943MHz)
  Total number of paths / destination ports: 8792 / 332
-------------------------------------------------------------------------
Delay:               11.371ns (Levels of Logic = 8)
  Source:            mymusic/firstsong2/notes_cntr_0 (FF)
  Destination:       mymusic/firstsong2/state_FSM_FFd2 (FF)
  Source Clock:      mymusic/clk1 rising
  Destination Clock: mymusic/clk1 rising

  Data Path: mymusic/firstsong2/notes_cntr_0 to mymusic/firstsong2/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.591   1.226  mymusic/firstsong2/notes_cntr_0 (mymusic/firstsong2/notes_cntr_0)
     LUT4_D:I0->O          3   0.704   0.610  mymusic/firstsong2/Mrom_notes_cntr_varindex000021121 (mymusic/firstsong2/Mrom_notes_cntr_varindex000013)
     LUT3:I1->O            4   0.704   0.762  mymusic/firstsong2/Mrom_notes_cntr_varindex0000221_10 (mymusic/firstsong2/Mrom_notes_cntr_varindex0000221_10)
     LUT4:I0->O            1   0.704   0.000  mymusic/firstsong2/state_cmp_lt0000_G (N896)
     MUXF5:I1->O           2   0.321   0.622  mymusic/firstsong2/state_cmp_lt0000 (mymusic/firstsong2/state_cmp_lt0000)
     LUT4_L:I0->LO         1   0.704   0.275  mymusic/firstsong2/wait_cntr_not00012_SW0 (N123)
     LUT4:I0->O            2   0.704   0.526  mymusic/firstsong2/wait_cntr_not00012 (mymusic/N23)
     LUT4_L:I1->LO         1   0.704   0.179  mymusic/firstsong2/state_FSM_FFd2-In13 (mymusic/firstsong2/state_FSM_FFd2-In13)
     LUT4:I1->O            1   0.704   0.420  mymusic/firstsong2/state_FSM_FFd2-In36 (mymusic/firstsong2/state_FSM_FFd2-In36)
     FDS:S                     0.911          mymusic/firstsong2/state_FSM_FFd2
    ----------------------------------------
    Total                     11.371ns (6.751ns logic, 4.620ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk16M'
  Total number of paths / destination ports: 89 / 74
-------------------------------------------------------------------------
Offset:              7.318ns (Levels of Logic = 6)
  Source:            bt<2> (PAD)
  Destination:       TETRIS_GAME/pos_x_5 (FF)
  Destination Clock: clk16M rising 1.6X

  Data Path: bt<2> to TETRIS_GAME/pos_x_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  bt_2_IBUF (bt_2_IBUF)
     LUT4_D:I0->O          2   0.704   0.482  TETRIS_GAME/moved_in_this_frame_or0000142 (N272)
     LUT4:I2->O           11   0.704   0.933  TETRIS_GAME/left_keyboard_not0001111 (TETRIS_GAME/left_keyboard_and0005)
     MUXF5:S->O            3   0.739   0.610  TETRIS_GAME/Mcount_pos_x_xor<4>121 (N164)
     LUT4:I1->O            1   0.704   0.000  TETRIS_GAME/Mcount_pos_x_eqn_511 (TETRIS_GAME/Mcount_pos_x_eqn_51)
     MUXF5:I1->O           1   0.321   0.000  TETRIS_GAME/Mcount_pos_x_eqn_51_f5 (TETRIS_GAME/Mcount_pos_x_eqn_5)
     FDE:D                     0.308          TETRIS_GAME/pos_x_5
    ----------------------------------------
    Total                      7.318ns (4.698ns logic, 2.620ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mymusic/clk1'
  Total number of paths / destination ports: 204 / 1
-------------------------------------------------------------------------
Offset:              11.576ns (Levels of Logic = 12)
  Source:            mymusic/sinwave/Mrom__varindex0000 (RAM)
  Destination:       aud_out (PAD)
  Source Clock:      mymusic/clk1 rising

  Data Path: mymusic/sinwave/Mrom__varindex0000 to aud_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9:CLK->DO2    1   2.800   0.595  mymusic/sinwave/Mrom__varindex0000 (mymusic/wavetable1_wire<2>)
     LUT2:I0->O            1   0.704   0.000  mymusic/Madd_mixer_wire_addsub0000_lut<0> (mymusic/Madd_mixer_wire_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  mymusic/Madd_mixer_wire_addsub0000_cy<0> (mymusic/Madd_mixer_wire_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  mymusic/Madd_mixer_wire_addsub0000_cy<1> (mymusic/Madd_mixer_wire_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  mymusic/Madd_mixer_wire_addsub0000_cy<2> (mymusic/Madd_mixer_wire_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  mymusic/Madd_mixer_wire_addsub0000_cy<3> (mymusic/Madd_mixer_wire_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  mymusic/Madd_mixer_wire_addsub0000_cy<4> (mymusic/Madd_mixer_wire_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  mymusic/Madd_mixer_wire_addsub0000_cy<5> (mymusic/Madd_mixer_wire_addsub0000_cy<5>)
     XORCY:CI->O           1   0.804   0.595  mymusic/Madd_mixer_wire_addsub0000_xor<6> (mymusic/mixer_wire<6>)
     LUT2:I0->O            1   0.704   0.000  mymusic/outpwm/Mcompar_audio_out_lut<6> (mymusic/outpwm/Mcompar_audio_out_lut<6>)
     MUXCY:S->O            1   0.464   0.000  mymusic/outpwm/Mcompar_audio_out_cy<6> (mymusic/outpwm/Mcompar_audio_out_cy<6>)
     MUXCY:CI->O           1   0.459   0.420  mymusic/outpwm/Mcompar_audio_out_cy<7> (aud_out_OBUF)
     OBUF:I->O                 3.272          aud_out_OBUF (aud_out)
    ----------------------------------------
    Total                     11.576ns (9.966ns logic, 1.610ns route)
                                       (86.1% logic, 13.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk16M'
  Total number of paths / destination ports: 15 / 11
-------------------------------------------------------------------------
Offset:              6.427ns (Levels of Logic = 2)
  Source:            TETRIS_GAME/gamestate_FSM_FFd3 (FF)
  Destination:       ld<2> (PAD)
  Source Clock:      clk16M rising 1.6X

  Data Path: TETRIS_GAME/gamestate_FSM_FFd3 to ld<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             41   0.591   1.440  TETRIS_GAME/gamestate_FSM_FFd3 (TETRIS_GAME/gamestate_FSM_FFd3)
     LUT3:I0->O            1   0.704   0.420  TETRIS_GAME/gamestate_or00001 (ld_2_OBUF)
     OBUF:I->O                 3.272          ld_2_OBUF (ld<2>)
    ----------------------------------------
    Total                      6.427ns (4.567ns logic, 1.860ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================


Total REAL time to Xst completion: 49.00 secs
Total CPU time to Xst completion: 48.60 secs
 
--> 

Total memory usage is 402812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  160 (   0 filtered)
Number of infos    :  119 (   0 filtered)

