INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dilation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
