{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689675737392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689675737398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 18 18:22:15 2023 " "Processing started: Tue Jul 18 18:22:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689675737398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1689675737398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1689675737398 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675742261 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "altera_edge_detector:pulse_cold_reset " "Using previously generated Fitter netlist for partition \"altera_edge_detector:pulse_cold_reset\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 503 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675742728 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "altera_edge_detector:pulse_debug_reset " "Using previously generated Fitter netlist for partition \"altera_edge_detector:pulse_debug_reset\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 523 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675743212 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "altera_edge_detector:pulse_warm_reset " "Using previously generated Fitter netlist for partition \"altera_edge_detector:pulse_warm_reset\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 513 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675743805 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "debounce:debounce_inst " "Using previously generated Fitter netlist for partition \"debounce:debounce_inst\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 486 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675744288 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "hps_reset:hps_reset_inst " "Using previously generated Fitter netlist for partition \"hps_reset:hps_reset_inst\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 496 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675744775 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "pll:pllinst " "Using synthesis netlist for partition \"pll:pllinst\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 342 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675745260 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "soc_system:u0 " "Using synthesis netlist for partition \"soc_system:u0\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 475 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675745632 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "soc_system_hps_0_hps_io_border:border " "Using synthesis netlist for partition \"soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 169 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675746083 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675746501 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675746878 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 1033 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 1033 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1689675747488 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "11 " "Resolved and merged 11 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1689675747498 ""}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "hps_reset:hps_reset_inst\|probe hps_reset:hps_reset_inst " "Found unconnected port hps_reset:hps_reset_inst\|probe on design partition hps_reset:hps_reset_inst -- port will be tied to GND" {  } {  } 0 16710 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "Design Software" 0 -1 1689675747567 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "44 0 3 0 0 " "Adding 44 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689675747830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675747830 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "84 " "Found 84 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1689675748627 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "59 " "Found 59 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1689675748628 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "pll:pllinst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll pll:pllinst\|locked " "Partition port \"pll:pllinst\|locked\", driven by node \"pll:pllinst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\", does not drive logic" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|pll:pllinst|locked"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "pll:pllinst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll pll:pllinst\|outclk_1 " "Partition port \"pll:pllinst\|outclk_1\", driven by node \"pll:pllinst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll\", does not drive logic" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|pll:pllinst|outclk_1"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "pll:pllinst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll pll:pllinst\|outclk_2 " "Partition port \"pll:pllinst\|outclk_2\", driven by node \"pll:pllinst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll\", does not drive logic" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|pll:pllinst|outclk_2"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a0 soc_system:u0\|onchip_memory2_0_s2_readdata\[0\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[0\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a0\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 45 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[0]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a1 soc_system:u0\|onchip_memory2_0_s2_readdata\[1\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[1\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a1\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 82 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[1]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a2 soc_system:u0\|onchip_memory2_0_s2_readdata\[2\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[2\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a2\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 119 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[2]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a3 soc_system:u0\|onchip_memory2_0_s2_readdata\[3\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[3\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a3\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 156 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[3]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a4 soc_system:u0\|onchip_memory2_0_s2_readdata\[4\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[4\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a4\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 193 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[4]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a5 soc_system:u0\|onchip_memory2_0_s2_readdata\[5\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[5\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a5\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 230 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[5]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a6 soc_system:u0\|onchip_memory2_0_s2_readdata\[6\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[6\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a6\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 267 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[6]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a7 soc_system:u0\|onchip_memory2_0_s2_readdata\[7\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[7\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a7\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 304 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[7]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a8 soc_system:u0\|onchip_memory2_0_s2_readdata\[8\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[8\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a8\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 341 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[8]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a9 soc_system:u0\|onchip_memory2_0_s2_readdata\[9\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[9\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a9\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 378 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[9]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a10 soc_system:u0\|onchip_memory2_0_s2_readdata\[10\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[10\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a10\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 415 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[10]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a11 soc_system:u0\|onchip_memory2_0_s2_readdata\[11\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[11\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a11\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 452 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[11]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a12 soc_system:u0\|onchip_memory2_0_s2_readdata\[12\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[12\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a12\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 489 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[12]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a13 soc_system:u0\|onchip_memory2_0_s2_readdata\[13\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[13\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a13\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 526 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[13]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a14 soc_system:u0\|onchip_memory2_0_s2_readdata\[14\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[14\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a14\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 563 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[14]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a15 soc_system:u0\|onchip_memory2_0_s2_readdata\[15\] " "Partition port \"soc_system:u0\|onchip_memory2_0_s2_readdata\[15\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g572:auto_generated\|ram_block1a15\", does not drive logic" {  } { { "db/altsyncram_g572.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf" 600 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_0_s2_readdata[15]"} { "Warning" "WAMERGE_DANGLING_ATOM" "soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j072:auto_generated\|ram_block1a16 soc_system:u0\|onchip_memory2_1_s2_readdata\[16\] " "Partition port \"soc_system:u0\|onchip_memory2_1_s2_readdata\[16\]\", driven by node \"soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j072:auto_generated\|ram_block1a16\", does not drive logic" {  } { { "db/altsyncram_j072.tdf" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_j072.tdf" 637 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1689675748631 "|DE10_Standard_GHRD|soc_system:u0|onchip_memory2_1_s2_readdata[16]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Design Software" 0 -1 1689675748631 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Design Software" 0 -1 1689675748631 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK pll:pllinst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "OUTCLK port on the PLL is not properly connected on instance pll:pllinst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1689675748750 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Design Software" 0 -1 1689675748750 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de10_standard_ghrd.v" "" { Text "A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689675751282 "|DE10_Standard_GHRD|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1689675751282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23919 " "Implemented 23919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689675751322 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689675751322 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "133 " "Implemented 133 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1689675751322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22297 " "Implemented 22297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689675751322 ""} { "Info" "ICUT_CUT_TM_RAMS" "620 " "Implemented 620 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1689675751322 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1689675751322 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1689675751322 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1689675751322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1689675751322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 42 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689675752062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 18 18:22:32 2023 " "Processing ended: Tue Jul 18 18:22:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689675752062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689675752062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689675752062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1689675752062 ""}
