Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Wed Mar 20 00:46:07 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CLOCK_r_REG495_S2
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cr0sw0/add_4035/CLOCK_r_REG378_S64
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLOCK_r_REG495_S2/CK (DFFR_X1)                          0.00       0.00 r
  CLOCK_r_REG495_S2/QN (DFFR_X1)                          0.09       0.09 f
  U26787/ZN (INV_X1)                                      0.05       0.14 r
  U25238/Z (MUX2_X1)                                      0.10       0.24 f
  U18703/ZN (INV_X4)                                      0.10       0.34 r
  U19140/ZN (OAI22_X1)                                    0.06       0.40 f
  U16251/ZN (XNOR2_X1)                                    0.07       0.46 f
  U14260/ZN (XNOR2_X1)                                    0.08       0.54 r
  U13697/ZN (OAI22_X1)                                    0.05       0.59 f
  U23913/S (FA_X1)                                        0.16       0.75 r
  U23944/S (FA_X1)                                        0.13       0.88 f
  U12666/Z (XOR2_X1)                                      0.07       0.95 f
  U19084/ZN (XNOR2_X1)                                    0.06       1.01 f
  DP/MULT_cr0sw0/add_4035/B[15] (iir_filter_DW01_add_4)
                                                          0.00       1.01 f
  DP/MULT_cr0sw0/add_4035/U565/ZN (OR2_X1)                0.06       1.07 f
  DP/MULT_cr0sw0/add_4035/U546/ZN (AOI21_X1)              0.04       1.11 r
  DP/MULT_cr0sw0/add_4035/U530/ZN (OAI21_X1)              0.04       1.14 f
  DP/MULT_cr0sw0/add_4035/U455/ZN (NOR2_X1)               0.04       1.19 r
  DP/MULT_cr0sw0/add_4035/U672/ZN (OAI21_X1)              0.03       1.22 f
  DP/MULT_cr0sw0/add_4035/CLOCK_r_REG378_S64/D (DFFR_X1)
                                                          0.01       1.23 f
  data arrival time                                                  1.23

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cr0sw0/add_4035/CLOCK_r_REG378_S64/CK (DFFR_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


1
