Analysis & Synthesis report for test
Fri Nov  8 16:07:14 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |LED_INDICATOR|Q
  9. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add0
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Nov  8 16:07:14 2019           ;
; Quartus II 32-bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; test                                            ;
; Top-level Entity Name       ; LED_INDICATOR                                   ;
; Family                      ; MAX3000A                                        ;
; Total macrocells            ; 23                                              ;
; Total pins                  ; 13                                              ;
+-----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM3064ALC44-10 ;               ;
; Top-level entity name                                                      ; LED_INDICATOR   ; test          ;
; Family name                                                                ; MAX3000A        ; Cyclone IV GX ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Infer RAMs from Raw Logic                                                  ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Report Parameter Settings                                                  ; On              ; On            ;
; Report Source Assignments                                                  ; On              ; On            ;
; Report Connectivity Checks                                                 ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000          ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Pre-Mapping Resynthesis Optimization                                       ; Off             ; Off           ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
; Synthesis Seed                                                             ; 1               ; 1             ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+
; LED_INDICATOR.vhd                ; yes             ; User VHDL File  ; /home/student/Desktop/CS 254 group-14/LED_INDICATOR.vhd                           ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; addcore.tdf                      ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf             ;         ;
; a_csnbuffer.inc                  ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.inc         ;         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;         ;
; look_add.tdf                     ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/look_add.tdf            ;         ;
; altshift.tdf                     ; yes             ; Megafunction    ; /home/user/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 23                   ;
; Total registers      ; 15                   ;
; I/O pins             ; 13                   ;
; Maximum fan-out node ; CLK                  ;
; Maximum fan-out      ; 12                   ;
; Total fan-out        ; 160                  ;
; Average fan-out      ; 4.44                 ;
+----------------------+----------------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                 ;
+----------------------------+------------+------+---------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+------------+------+---------------------+--------------+
; |LED_INDICATOR             ; 23         ; 13   ; |LED_INDICATOR      ; work         ;
+----------------------------+------------+------+---------------------+--------------+


Encoding Type:  Minimal Bits
+------------------------------------------------------+
; State Machine - |LED_INDICATOR|Q                     ;
+------+---------------+---------------+---------------+
; Name ; Q.state_bit_2 ; Q.state_bit_1 ; Q.state_bit_0 ;
+------+---------------+---------------+---------------+
; Q.S0 ; 0             ; 0             ; 0             ;
; Q.S1 ; 0             ; 1             ; 1             ;
; Q.S2 ; 0             ; 1             ; 0             ;
; Q.S3 ; 1             ; 0             ; 1             ;
; Q.S4 ; 1             ; 0             ; 0             ;
; Q.S5 ; 1             ; 1             ; 0             ;
; Q.S6 ; 1             ; 1             ; 1             ;
; Q.S7 ; 0             ; 0             ; 1             ;
+------+---------------+---------------+---------------+


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add0 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 11          ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX3000A    ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_foh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov  8 16:07:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file LED_INDICATOR.vhd
    Info (12022): Found design unit 1: LED_INDICATOR-FUNCTIONALITY
    Info (12023): Found entity 1: LED_INDICATOR
Info (12021): Found 2 design units, including 1 entities, in source file NOT_1.vhd
    Info (12022): Found design unit 1: NOT_1-FUNCTIONALITY
    Info (12023): Found entity 1: NOT_1
Info (12021): Found 2 design units, including 1 entities, in source file AND_1.vhd
    Info (12022): Found design unit 1: AND_1-FUNCTIONALITY
    Info (12023): Found entity 1: AND_1
Info (12021): Found 2 design units, including 1 entities, in source file OR_1.vhd
    Info (12022): Found design unit 1: OR_1-FUNCTIONALITY
    Info (12023): Found entity 1: OR_1
Info (12021): Found 2 design units, including 1 entities, in source file NAND_1.vhd
    Info (12022): Found design unit 1: NAND_1-FUNCTIONALITY
    Info (12023): Found entity 1: NAND_1
Info (12021): Found 1 design units, including 0 entities, in source file CS254.vhd
    Info (12022): Found design unit 1: CS254
Info (12021): Found 2 design units, including 1 entities, in source file NAND_2.vhd
    Info (12022): Found design unit 1: NAND_2-FUNCTIONALITY
    Info (12023): Found entity 1: NAND_2
Info (12021): Found 2 design units, including 1 entities, in source file XOR_1.vhd
    Info (12022): Found design unit 1: XOR_1-FUNCTIONALITY
    Info (12023): Found entity 1: XOR_1
Info (12021): Found 2 design units, including 1 entities, in source file half_adder.vhd
    Info (12022): Found design unit 1: half_adder-FUNCTIONALITY
    Info (12023): Found entity 1: half_adder
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-FUNCTIONALITY
    Info (12023): Found entity 1: full_adder
Warning (12019): Can't analyze file -- file four_bit_adder_subtracter.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file four_bit_adder.vhd
    Info (12022): Found design unit 1: four_bit_adder-FUNCTIONALITY
    Info (12023): Found entity 1: four_bit_adder
Info (12021): Found 2 design units, including 1 entities, in source file four_bit_subtracter.vhd
    Info (12022): Found design unit 1: four_bit_subtracter-FUNCTIONALITY
    Info (12023): Found entity 1: four_bit_subtracter
Info (12021): Found 2 design units, including 1 entities, in source file MUX_2_1.vhd
    Info (12022): Found design unit 1: MUX_2_1-FUNCTIONALITY
    Info (12023): Found entity 1: MUX_2_1
Info (12021): Found 2 design units, including 1 entities, in source file MUX_4_1.vhd
    Info (12022): Found design unit 1: MUX_4_1-FUNCTIONALITY
    Info (12023): Found entity 1: MUX_4_1
Info (12021): Found 2 design units, including 1 entities, in source file MUX_16_4.vhd
    Info (12022): Found design unit 1: MUX_16_4-FUNCTIONALITY
    Info (12023): Found entity 1: MUX_16_4
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-FUNCTIONALITY
    Info (12023): Found entity 1: shifter
Info (12021): Found 2 design units, including 1 entities, in source file MULTIPLIER.vhd
    Info (12022): Found design unit 1: MULTIPLIER-FUNCTIONALITY
    Info (12023): Found entity 1: MULTIPLIER
Info (12021): Found 2 design units, including 1 entities, in source file NIBBLE_ALU.vhd
    Info (12022): Found design unit 1: NIBBLE_ALU-FUNCTIONALITY
    Info (12023): Found entity 1: NIBBLE_ALU
Info (12021): Found 2 design units, including 1 entities, in source file BCD2SSD.vhd
    Info (12022): Found design unit 1: BCD2SSD-FUNCTIONALITY
    Info (12023): Found entity 1: BCD2SSD
Info (12021): Found 2 design units, including 1 entities, in source file OR_4.vhd
    Info (12022): Found design unit 1: OR_4-FUNCTIONALITY
    Info (12023): Found entity 1: OR_4
Info (12021): Found 2 design units, including 1 entities, in source file AND_4.vhd
    Info (12022): Found design unit 1: AND_4-FUNCTIONALITY
    Info (12023): Found entity 1: AND_4
Info (12021): Found 2 design units, including 1 entities, in source file PRIORITY_ENC.vhd
    Info (12022): Found design unit 1: PRIORITY_ENC-FUNCTIONALITY
    Info (12023): Found entity 1: PRIORITY_ENC
Info (12021): Found 2 design units, including 1 entities, in source file four_bit_add_sub.vhd
    Info (12022): Found design unit 1: four_bit_add_sub-FUNCTIONALITY
    Info (12023): Found entity 1: four_bit_add_sub
Info (12021): Found 2 design units, including 1 entities, in source file XS3_ADD_SUB.vhd
    Info (12022): Found design unit 1: XS3_ADD_SUB-FUNCTIONALITY
    Info (12023): Found entity 1: XS3_ADD_SUB
Info (12021): Found 2 design units, including 1 entities, in source file FOUR_BIT_ADD_SUBT.vhd
    Info (12022): Found design unit 1: FOUR_BIT_ADD_SUBT-FUNCTIONALITY
    Info (12023): Found entity 1: FOUR_BIT_ADD_SUBT
Info (12021): Found 2 design units, including 1 entities, in source file XS3_ADD_SUB_LED.vhd
    Info (12022): Found design unit 1: XS3_ADD_SUB_LED-FUNCTIONALITY
    Info (12023): Found entity 1: XS3_ADD_SUB_LED
Info (12021): Found 2 design units, including 1 entities, in source file COUNTER_ASYNC.vhd
    Info (12022): Found design unit 1: COUNTER_ASYNC-FUNCTIONALITY
    Info (12023): Found entity 1: COUNTER_ASYNC
Info (12021): Found 2 design units, including 1 entities, in source file D_FF.vhd
    Info (12022): Found design unit 1: D_FF-BEHAVE
    Info (12023): Found entity 1: D_FF
Info (12021): Found 2 design units, including 1 entities, in source file COUNTER_ASYN_LED.vhd
    Info (12022): Found design unit 1: COUNTER_ASYN_LED-FUNCTIONALITY
    Info (12023): Found entity 1: COUNTER_ASYN_LED
Info (12021): Found 2 design units, including 1 entities, in source file COUNTER_SYNC.vhd
    Info (12022): Found design unit 1: COUNTER_SYNC-STRUCTURE
    Info (12023): Found entity 1: COUNTER_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file SYN_BIT_1.vhd
    Info (12022): Found design unit 1: SYN_BIT_1-functionality
    Info (12023): Found entity 1: SYN_BIT_1
Info (12021): Found 2 design units, including 1 entities, in source file D_LATCH.vhd
    Info (12022): Found design unit 1: d_latch-FUNCTIONALITY
    Info (12023): Found entity 1: d_latch
Info (12021): Found 2 design units, including 1 entities, in source file BCD4_DN_CNTR.vhd
    Info (12022): Found design unit 1: BCD4_DN_CNTR-FUNCTIONALITY
    Info (12023): Found entity 1: BCD4_DN_CNTR
Info (12021): Found 2 design units, including 1 entities, in source file COUNTER_SYNC_1.vhd
    Info (12022): Found design unit 1: COUNTER_SYNC_1-FUNCTIONALITY
    Info (12023): Found entity 1: COUNTER_SYNC_1
Info (12021): Found 2 design units, including 1 entities, in source file CLK_DVD.vhd
    Info (12022): Found design unit 1: CLK_DVD-FUNCTIONALITY
    Info (12023): Found entity 1: CLK_DVD
Info (12021): Found 2 design units, including 1 entities, in source file TONE_GEN.vhd
    Info (12022): Found design unit 1: TONE_GEN-FUNCTIONALITY
    Info (12023): Found entity 1: TONE_GEN
Info (12021): Found 2 design units, including 1 entities, in source file LCD_FSM.vhd
    Info (12022): Found design unit 1: LCD_FSM-FUNCTIONALITY
    Info (12023): Found entity 1: LCD_FSM
Info (12021): Found 2 design units, including 1 entities, in source file LCD_FSM_BCD.vhd
    Info (12022): Found design unit 1: LCD_FSM_BCD-FUNCTIONALITY
    Info (12023): Found entity 1: LCD_FSM_BCD
Info (12021): Found 2 design units, including 1 entities, in source file CNTR_GENERIC_SYNC.vhd
    Info (12022): Found design unit 1: CNTR_GENERIC_SYNC-STRUCTURE
    Info (12023): Found entity 1: CNTR_GENERIC_SYNC
Info (12127): Elaborating entity "LED_INDICATOR" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(51): signal "HAZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(53): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(53): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(55): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(55): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(57): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(57): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(71): signal "HAZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(73): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(73): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(75): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(75): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(77): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(77): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(91): signal "HAZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(93): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(93): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(95): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(95): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(97): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(97): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(111): signal "HAZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(113): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(113): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(115): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(115): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(117): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(117): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(131): signal "HAZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(133): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(133): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(135): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(135): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(137): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(137): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(151): signal "HAZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(153): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(153): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(155): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(155): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(157): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(157): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(171): signal "HAZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(173): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(173): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(175): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(175): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(177): signal "R_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LED_INDICATOR.vhd(177): signal "L_TURN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add0"
Info (12130): Elaborated megafunction instantiation "lpm_add_sub:Add0"
Info (12133): Instantiated megafunction "lpm_add_sub:Add0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "11"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[1]", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[0]", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|look_add:look_ahead_unit", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info (13014): Ignored 11 buffer(s)
    Info (13019): Ignored 11 SOFT buffer(s)
Info (280013): Promoted pin-driven signal(s) to global signal
    Info (280014): Promoted clock signal driven by pin "CLK" to global clock signal
Info (21057): Implemented 36 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 8 output pins
    Info (21063): Implemented 23 macrocells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 354 megabytes
    Info: Processing ended: Fri Nov  8 16:07:14 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


