

================================================================
== Vivado HLS Report for 'dct_1d'
================================================================
* Date:           Mon Dec 14 00:36:00 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution4
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.904|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |    9|    9|         3|          1|          1|     8|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      8|        -|        -|    -|
|Expression           |        -|      -|        0|      136|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        0|      -|      119|       16|    -|
|Multiplexer          |        -|      -|        -|       48|    -|
|Register             |        -|      -|      231|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      8|      350|      200|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+------------------------------------+--------------+
    |                Instance                |               Module               |  Expression  |
    +----------------------------------------+------------------------------------+--------------+
    |dct_mac_muladd_16s_14ns_29s_29_1_1_U14  |dct_mac_muladd_16s_14ns_29s_29_1_1  | i0 + i1 * i2 |
    |dct_mac_muladd_16s_15s_14ns_29_1_1_U13  |dct_mac_muladd_16s_15s_14ns_29_1_1  | i0 * i1 + i2 |
    |dct_mac_muladd_16s_15s_29s_29_1_1_U15   |dct_mac_muladd_16s_15s_29s_29_1_1   | i0 + i1 * i2 |
    |dct_mac_muladd_16s_15s_29s_29_1_1_U16   |dct_mac_muladd_16s_15s_29s_29_1_1   | i0 + i1 * i2 |
    |dct_mac_muladd_16s_15s_29s_29_1_1_U17   |dct_mac_muladd_16s_15s_29s_29_1_1   | i0 * i1 + i2 |
    |dct_mul_mul_16s_15s_29_1_1_U10          |dct_mul_mul_16s_15s_29_1_1          |    i0 * i1   |
    |dct_mul_mul_16s_15s_29_1_1_U11          |dct_mul_mul_16s_15s_29_1_1          |    i0 * i1   |
    |dct_mul_mul_16s_15s_29_1_1_U12          |dct_mul_mul_16s_15s_29_1_1          |    i0 * i1   |
    +----------------------------------------+------------------------------------+--------------+

    * Memory: 
    +---------------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_1d_dct_coeff_table_0  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_1d_dct_coeff_table_1  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_1d_dct_coeff_table_2  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_1d_dct_coeff_table_3  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_1d_dct_coeff_table_4  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_1d_dct_coeff_table_5  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_1d_dct_coeff_table_6  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_1d_dct_coeff_table_7  |        0|  15|   2|    0|     8|   15|     1|          120|
    +---------------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                          |        0| 119|  16|    0|    64|  119|     8|          952|
    +---------------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln63_3_fu_439_p2     |     +    |      0|  0|  36|          29|          29|
    |add_ln63_7_fu_443_p2     |     +    |      0|  0|  29|          29|          29|
    |add_ln63_8_fu_370_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln63_fu_447_p2       |     +    |      0|  0|  29|          29|          29|
    |k_fu_348_p2              |     +    |      0|  0|  12|           4|           1|
    |icmp_ln55_fu_342_p2      |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 136|         106|         104|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |k_0_reg_307              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|    7|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln63_5_reg_656                |  29|   0|   29|          0|
    |add_ln63_8_reg_576                |   8|   0|    8|          0|
    |add_ln63_8_reg_576_pp0_iter1_reg  |   8|   0|    8|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |dct_coeff_table_0_lo_reg_621      |  14|   0|   14|          0|
    |dct_coeff_table_2_lo_reg_631      |  15|   0|   15|          0|
    |dct_coeff_table_4_lo_reg_641      |  15|   0|   15|          0|
    |dct_coeff_table_6_lo_reg_651      |  15|   0|   15|          0|
    |icmp_ln55_reg_567                 |   1|   0|    1|          0|
    |icmp_ln55_reg_567_pp0_iter1_reg   |   1|   0|    1|          0|
    |k_0_reg_307                       |   4|   0|    4|          0|
    |mul_ln61_1_reg_626                |  29|   0|   29|          0|
    |mul_ln61_3_reg_636                |  29|   0|   29|          0|
    |mul_ln61_5_reg_646                |  29|   0|   29|          0|
    |src1_addr_reg_532                 |   3|   0|    3|          0|
    |src2_addr_reg_537                 |   3|   0|    3|          0|
    |src3_addr_reg_542                 |   3|   0|    3|          0|
    |src4_addr_reg_547                 |   3|   0|    3|          0|
    |src5_addr_reg_552                 |   3|   0|    3|          0|
    |src6_addr_reg_557                 |   3|   0|    3|          0|
    |src7_addr_reg_562                 |   3|   0|    3|          0|
    |src_addr_reg_527                  |   3|   0|    3|          0|
    |zext_ln63_cast_reg_522            |   4|   0|    8|          4|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 231|   0|  235|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|src_address0   | out |    3|  ap_memory |      src     |     array    |
|src_ce0        | out |    1|  ap_memory |      src     |     array    |
|src_q0         |  in |   16|  ap_memory |      src     |     array    |
|src1_address0  | out |    3|  ap_memory |     src1     |     array    |
|src1_ce0       | out |    1|  ap_memory |     src1     |     array    |
|src1_q0        |  in |   16|  ap_memory |     src1     |     array    |
|src2_address0  | out |    3|  ap_memory |     src2     |     array    |
|src2_ce0       | out |    1|  ap_memory |     src2     |     array    |
|src2_q0        |  in |   16|  ap_memory |     src2     |     array    |
|src3_address0  | out |    3|  ap_memory |     src3     |     array    |
|src3_ce0       | out |    1|  ap_memory |     src3     |     array    |
|src3_q0        |  in |   16|  ap_memory |     src3     |     array    |
|src4_address0  | out |    3|  ap_memory |     src4     |     array    |
|src4_ce0       | out |    1|  ap_memory |     src4     |     array    |
|src4_q0        |  in |   16|  ap_memory |     src4     |     array    |
|src5_address0  | out |    3|  ap_memory |     src5     |     array    |
|src5_ce0       | out |    1|  ap_memory |     src5     |     array    |
|src5_q0        |  in |   16|  ap_memory |     src5     |     array    |
|src6_address0  | out |    3|  ap_memory |     src6     |     array    |
|src6_ce0       | out |    1|  ap_memory |     src6     |     array    |
|src6_q0        |  in |   16|  ap_memory |     src6     |     array    |
|src7_address0  | out |    3|  ap_memory |     src7     |     array    |
|src7_ce0       | out |    1|  ap_memory |     src7     |     array    |
|src7_q0        |  in |   16|  ap_memory |     src7     |     array    |
|src_offset     |  in |    4|   ap_none  |  src_offset  |    scalar    |
|dst_address0   | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0        | out |    1|  ap_memory |      dst     |     array    |
|dst_we0        | out |    1|  ap_memory |      dst     |     array    |
|dst_d0         | out |   16|  ap_memory |      dst     |     array    |
|dst_offset     |  in |    4|   ap_none  |  dst_offset  |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

