Synthesizing design: aes_decryption.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg85/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { aes_decryption.sv}
Running PRESTO HDLC
Compiling source file ./source/aes_decryption.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate aes_decryption -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine aes_decryption line 78 in file
		'./source/aes_decryption.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| round_key_register_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine aes_decryption line 86 in file
		'./source/aes_decryption.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     block_C_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     block_A_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     block_B_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aes_decryption line 108 in file
		'./source/aes_decryption.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_C_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_A_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_B_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'aes_decryption'.
Information: Building the design 'data_block_select'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'xor_init'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_rows'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sub_bytes'. (HDL-193)
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   sub_bytes/17   |  256   |    8    |      8       | N  |
|   sub_bytes/18   |  256   |    8    |      8       | N  |
|   sub_bytes/19   |  256   |    8    |      8       | N  |
|   sub_bytes/20   |  256   |    8    |      8       | N  |
|   sub_bytes/21   |  256   |    8    |      8       | N  |
|   sub_bytes/22   |  256   |    8    |      8       | N  |
|   sub_bytes/23   |  256   |    8    |      8       | N  |
|   sub_bytes/24   |  256   |    8    |      8       | N  |
|   sub_bytes/25   |  256   |    8    |      8       | N  |
|   sub_bytes/26   |  256   |    8    |      8       | N  |
|   sub_bytes/27   |  256   |    8    |      8       | N  |
|   sub_bytes/28   |  256   |    8    |      8       | N  |
|   sub_bytes/29   |  256   |    8    |      8       | N  |
|   sub_bytes/30   |  256   |    8    |      8       | N  |
|   sub_bytes/31   |  256   |    8    |      8       | N  |
|   sub_bytes/32   |  256   |    8    |      8       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'round_key_adder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mix_columns'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'incriment_state'. (HDL-193)
Presto compilation completed successfully.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 5.0
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 261 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'incriment_state'
  Processing 'mix_columns'
  Processing 'round_key_adder'
  Processing 'sub_bytes'
  Processing 'shift_rows'
  Processing 'xor_init'
  Processing 'data_block_select'
  Processing 'aes_decryption'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'incriment_state_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:56 5952402.0      7.98     904.5      54.7                          
    0:01:56 5952402.0      7.98     904.5      54.7                          
    0:01:57 6037506.0      7.98     812.2      35.7                          
    0:01:59 6191874.0      3.16     262.5      12.8                          
    0:02:14 6535566.0      0.66      73.0       0.1                          
    0:02:14 6535566.0      0.66      73.0       0.1                          
    0:02:14 6535566.0      0.66      73.0       0.1                          
    0:02:14 6535566.0      0.66      73.0       0.1                          
    0:02:15 6535566.0      0.66      73.0       0.1                          
    0:02:22 6223302.0      1.81     140.3       0.1                          
    0:02:24 6236046.0      1.41     110.1       0.1                          
    0:02:26 6233958.0      1.22     100.6       0.1                          
    0:02:27 6237846.0      1.25      91.9       0.1                          
    0:02:28 6236262.0      0.94      92.0       0.1                          
    0:02:29 6239142.0      0.88      88.1       0.1                          
    0:02:30 6239358.0      0.85      86.0       0.1                          
    0:02:30 6241734.0      0.84      83.3       0.0                          
    0:02:32 6241158.0      0.82      81.7       0.0                          
    0:02:33 6244542.0      0.78      80.4       0.0                          
    0:02:35 6245838.0      0.78      78.3       0.0                          
    0:02:35 6247278.0      0.73      76.9       0.0                          
    0:02:36 6248862.0      0.75      77.4       0.0                          
    0:02:37 6251247.0      0.69      74.7       0.0                          
    0:02:37 6253119.0      0.69      73.5       0.0                          
    0:02:37 6254919.0      0.68      73.8       0.0                          
    0:02:38 6255495.0      0.70      74.0       0.0                          
    0:02:39 6257232.0      0.67      73.5       0.0                          
    0:02:40 6258816.0      0.66      72.8       0.0                          
    0:02:40 6258816.0      0.66      72.8       0.0                          
    0:02:40 6258816.0      0.66      72.8       0.0                          
    0:02:41 6258816.0      0.66      72.8       0.0                          
    0:02:41 6258816.0      0.66      72.8       0.0                          
    0:02:41 6258816.0      0.66      72.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:41 6258816.0      0.66      72.8       0.0                          
    0:02:42 6262776.0      0.64      70.8       0.0 block_A_reg[49]/D        
    0:02:43 6266097.0      0.62      69.7       0.0 block_A_reg[86]/D        
    0:02:43 6267033.0      0.62      69.2       0.0 block_A_reg[70]/D        
    0:02:43 6269742.0      0.60      68.2       0.0 block_A_reg[123]/D       
    0:02:44 6275088.0      0.59      66.1       0.0 block_A_reg[110]/D       
    0:02:44 6276699.0      0.58      65.8       0.0 block_A_reg[59]/D        
    0:02:44 6280335.0      0.57      65.4       0.0 block_A_reg[58]/D        
    0:02:45 6282270.0      0.57      64.6       0.0 block_A_reg[57]/D        
    0:02:45 6282630.0      0.57      64.4       0.0 block_A_reg[90]/D        
    0:02:45 6284574.0      0.56      63.8       0.0 block_A_reg[115]/D       
    0:02:45 6286086.0      0.55      63.1       0.0 block_A_reg[39]/D        
    0:02:45 6287247.0      0.55      62.9       0.0 block_A_reg[1]/D         
    0:02:46 6287895.0      0.55      62.6       0.0 block_A_reg[102]/D       
    0:02:46 6289335.0      0.54      62.0       0.0 block_A_reg[83]/D        
    0:02:46 6290064.0      0.54      61.7       0.0 block_A_reg[67]/D        
    0:02:46 6291432.0      0.53      61.3       0.0 block_A_reg[95]/D        
    0:02:47 6291792.0      0.53      60.6       0.0 block_A_reg[111]/D       
    0:02:47 6294753.0      0.52      60.4       0.0 block_A_reg[99]/D        
    0:02:48 6295482.0      0.52      59.9       0.0 block_A_reg[121]/D       
    0:02:48 6295770.0      0.52      59.6       0.0 block_A_reg[31]/D        
    0:02:48 6298641.0      0.51      59.2       0.0 block_A_reg[56]/D        
    0:02:49 6300090.0      0.51      58.9       0.0 block_A_reg[112]/D       
    0:02:49 6300738.0      0.51      58.5       0.0 block_A_reg[59]/D        
    0:02:50 6302538.0      0.50      57.8       0.0 block_A_reg[6]/D         
    0:02:50 6304428.0      0.50      57.4       0.0 block_A_reg[40]/D        
    0:02:50 6306804.0      0.50      57.0       0.0 block_A_reg[54]/D        
    0:02:51 6307380.0      0.49      56.7       0.0 block_A_reg[112]/D       
    0:02:51 6310206.0      0.49      56.3       0.0 block_A_reg[88]/D        
    0:02:52 6312150.0      0.49      55.8       0.0 block_A_reg[115]/D       
    0:02:52 6312942.0      0.48      55.4       0.0 block_A_reg[95]/D        
    0:02:52 6314895.0      0.48      55.1       0.0 block_A_reg[88]/D        
    0:02:52 6315795.0      0.48      54.7       0.0 block_A_reg[88]/D        
    0:02:52 6318891.0      0.47      54.6       0.0 block_A_reg[3]/D         
    0:02:52 6320043.0      0.47      54.2       0.0 block_A_reg[51]/D        
    0:02:53 6321924.0      0.46      53.4       0.0 block_A_reg[113]/D       
    0:02:53 6323445.0      0.43      48.8       0.0 block_A_reg[110]/D       
    0:02:54 6325695.0      0.40      45.0       0.0 block_A_reg[48]/D        
    0:02:54 6326559.0      0.39      44.7       0.0 block_A_reg[102]/D       
    0:02:55 6328080.0      0.39      43.5       0.0 block_A_reg[126]/D       
    0:02:55 6328656.0      0.38      43.2       0.0 block_A_reg[108]/D       
    0:02:56 6329313.0      0.38      43.0       0.0 block_A_reg[12]/D        
    0:02:57 6331203.0      0.37      41.8       0.0 block_A_reg[81]/D        
    0:02:57 6332283.0      0.37      41.5       0.0 block_A_reg[40]/D        
    0:02:58 6334308.0      0.36      41.1       0.0 block_A_reg[100]/D       
    0:02:58 6334893.0      0.36      40.6       0.0 block_A_reg[99]/D        
    0:02:58 6336045.0      0.36      40.3       0.0 block_A_reg[81]/D        
    0:02:59 6340023.0      0.35      40.1       0.0 block_A_reg[59]/D        
    0:02:59 6342300.0      0.35      40.0       0.0 block_A_reg[19]/D        
    0:02:59 6343677.0      0.35      39.9       0.0 block_A_reg[56]/D        
    0:02:59 6345486.0      0.35      39.7       0.0 block_A_reg[27]/D        
    0:03:00 6346431.0      0.34      39.4       0.1 block_A_reg[115]/D       
    0:03:00 6347736.0      0.34      39.0       0.1 block_A_reg[24]/D        
    0:03:00 6348402.0      0.34      38.9       0.1 block_A_reg[68]/D        
    0:03:00 6348402.0      0.34      38.6       0.1 block_A_reg[8]/D         
    0:03:00 6349572.0      0.33      38.4       0.1 block_A_reg[79]/D        
    0:03:00 6351120.0      0.33      38.0       0.1 block_A_reg[75]/D        
    0:03:01 6353865.0      0.33      37.8       0.1 block_A_reg[75]/D        
    0:03:01 6354801.0      0.32      37.7       0.1 block_A_reg[108]/D       
    0:03:01 6357987.0      0.32      37.4       0.1 block_A_reg[12]/D        
    0:03:01 6358059.0      0.32      37.1       0.1 block_A_reg[48]/D        
    0:03:02 6359220.0      0.32      37.0       0.1 block_A_reg[41]/D        
    0:03:02 6360165.0      0.32      36.8       0.1 block_A_reg[27]/D        
    0:03:02 6361362.0      0.32      36.4       0.1 block_A_reg[74]/D        
    0:03:03 6363027.0      0.31      36.1       0.1 block_A_reg[126]/D       
    0:03:03 6363171.0      0.31      35.7       0.2 block_A_reg[103]/D       
    0:03:04 6364485.0      0.31      35.3       0.3 block_A_reg[58]/D        
    0:03:04 6365943.0      0.30      35.1       0.3 block_A_reg[22]/D        
    0:03:04 6366735.0      0.30      34.8       0.3 block_A_reg[35]/D        
    0:03:05 6367383.0      0.30      34.6       0.3 block_A_reg[115]/D       
    0:03:05 6368967.0      0.30      34.4       0.3 block_A_reg[91]/D        
    0:03:05 6369849.0      0.30      34.4       0.3 block_A_reg[67]/D        
    0:03:05 6370209.0      0.30      34.1       0.3 block_A_reg[52]/D        
    0:03:06 6371001.0      0.29      33.8       0.3 block_A_reg[70]/D        
    0:03:06 6371361.0      0.29      33.7       0.3 block_A_reg[63]/D        
    0:03:06 6372594.0      0.29      33.6       0.4 block_A_reg[97]/D        
    0:03:06 6372846.0      0.29      33.3       0.4 block_A_reg[116]/D       
    0:03:07 6373863.0      0.29      33.2       0.4 block_A_reg[22]/D        
    0:03:07 6375375.0      0.28      32.8       0.4 block_A_reg[119]/D       
    0:03:07 6376185.0      0.28      32.5       0.4 block_A_reg[67]/D        
    0:03:08 6376761.0      0.28      31.9       0.4 block_A_reg[51]/D        
    0:03:08 6376194.0      0.28      31.8       0.4 block_A_reg[115]/D       
    0:03:08 6377274.0      0.28      31.8       0.5 block_A_reg[123]/D       
    0:03:08 6378426.0      0.27      31.4       0.5 block_A_reg[120]/D       
    0:03:08 6380298.0      0.27      31.2       0.5 block_A_reg[48]/D        
    0:03:08 6381963.0      0.27      30.9       0.6 block_A_reg[90]/D        
    0:03:09 6383493.0      0.27      30.6       0.6 block_A_reg[35]/D        
    0:03:09 6384357.0      0.26      30.4       0.6 block_A_reg[86]/D        
    0:03:09 6386022.0      0.26      30.2       0.6 block_A_reg[100]/D       
    0:03:09 6387192.0      0.26      29.8       0.6 block_A_reg[67]/D        
    0:03:09 6387480.0      0.26      29.6       0.7 block_A_reg[3]/D         
    0:03:09 6388776.0      0.26      29.5       0.7 block_A_reg[115]/D       
    0:03:09 6389496.0      0.25      29.1       0.9 block_A_reg[11]/D        
    0:03:09 6391449.0      0.25      28.9       0.9 block_A_reg[126]/D       
    0:03:10 6394086.0      0.25      28.5       0.9 block_A_reg[30]/D        
    0:03:10 6394518.0      0.25      28.4       0.9 block_A_reg[27]/D        
    0:03:10 6394806.0      0.24      28.2       0.9 block_A_reg[112]/D       
    0:03:11 6395382.0      0.24      28.0       0.9 block_A_reg[48]/D        
    0:03:11 6397542.0      0.24      27.8       0.9 block_A_reg[75]/D        
    0:03:11 6401871.0      0.24      27.5       0.9 block_A_reg[35]/D        
    0:03:12 6402987.0      0.24      27.3       0.9 block_A_reg[95]/D        
    0:03:12 6403563.0      0.23      27.1       1.0 block_A_reg[3]/D         
    0:03:12 6405750.0      0.23      26.7       1.0 block_A_reg[110]/D       
    0:03:13 6406830.0      0.23      26.5       1.0 block_A_reg[75]/D        
    0:03:13 6407910.0      0.23      26.3       1.0 block_A_reg[20]/D        
    0:03:13 6408126.0      0.23      26.2       1.1 block_A_reg[72]/D        
    0:03:14 6408126.0      0.23      25.7       1.1 block_A_reg[115]/D       
    0:03:14 6408855.0      0.22      25.4       1.1 block_A_reg[46]/D        
    0:03:15 6410511.0      0.22      25.2       1.1 block_A_reg[120]/D       
    0:03:15 6411528.0      0.22      25.0       1.1 block_A_reg[34]/D        
    0:03:16 6413049.0      0.22      24.9       1.1 block_A_reg[89]/D        
    0:03:16 6415209.0      0.22      24.5       1.1 block_A_reg[117]/D       
    0:03:16 6416505.0      0.21      24.3       1.1 block_A_reg[3]/D         
    0:03:16 6418278.0      0.21      24.0       1.1 block_A_reg[94]/D        
    0:03:17 6419043.0      0.21      23.9       1.2 block_A_reg[65]/D        
    0:03:17 6419115.0      0.21      23.7       1.2 block_A_reg[95]/D        
    0:03:17 6419835.0      0.21      23.5       1.2 block_A_reg[0]/D         
    0:03:17 6422652.0      0.20      23.1       1.2 block_A_reg[105]/D       
    0:03:17 6423228.0      0.20      22.9       1.3 block_A_reg[112]/D       
    0:03:17 6423984.0      0.20      22.6       1.3 block_A_reg[99]/D        
    0:03:18 6425244.0      0.20      22.5       1.3 block_A_reg[57]/D        
    0:03:18 6425748.0      0.20      22.3       1.3 block_A_reg[119]/D       
    0:03:18 6427125.0      0.19      22.2       1.4 block_A_reg[24]/D        
    0:03:18 6428565.0      0.19      21.9       1.4 block_A_reg[27]/D        
    0:03:18 6429870.0      0.19      21.8       1.4 block_A_reg[27]/D        
    0:03:18 6430464.0      0.19      21.6       1.4 block_A_reg[113]/D       
    0:03:19 6430752.0      0.19      21.5       1.4 block_A_reg[127]/D       
    0:03:19 6433488.0      0.19      21.4       1.5 block_A_reg[99]/D        
    0:03:20 6435324.0      0.19      21.1       1.5 block_A_reg[84]/D        
    0:03:20 6435720.0      0.18      20.6       1.5 block_A_reg[103]/D       
    0:03:21 6436008.0      0.18      20.2       1.6 block_A_reg[55]/D        
    0:03:21 6438672.0      0.18      19.9       1.6 block_A_reg[84]/D        
    0:03:22 6440841.0      0.17      19.5       1.6 block_A_reg[52]/D        
    0:03:22 6441345.0      0.17      19.4       1.6 block_A_reg[127]/D       
    0:03:23 6443100.0      0.17      19.2       1.6 block_A_reg[103]/D       
    0:03:23 6443892.0      0.17      19.1       1.7 block_A_reg[17]/D        
    0:03:23 6443460.0      0.17      19.0       1.7 block_A_reg[79]/D        
    0:03:24 6444072.0      0.17      19.0       1.7 block_A_reg[17]/D        
    0:03:24 6444729.0      0.17      18.9       1.7 block_A_reg[72]/D        
    0:03:24 6444369.0      0.17      18.8       1.7 block_A_reg[120]/D       
    0:03:25 6444441.0      0.17      18.6       1.7 block_A_reg[35]/D        
    0:03:25 6444873.0      0.17      18.6       1.7 block_A_reg[115]/D       
    0:03:25 6444369.0      0.16      18.5       1.7 block_A_reg[94]/D        
    0:03:25 6446241.0      0.16      18.2       1.7 block_A_reg[17]/D        
    0:03:25 6448401.0      0.16      17.8       1.7 block_A_reg[67]/D        
    0:03:25 6448437.0      0.16      17.6       1.6 block_A_reg[94]/D        
    0:03:26 6448725.0      0.16      16.7       1.6 block_A_reg[83]/D        
    0:03:26 6450102.0      0.16      16.4       1.7 block_A_reg[8]/D         
    0:03:26 6449958.0      0.15      16.1       1.7 block_A_reg[16]/D        
    0:03:26 6450903.0      0.15      15.9       1.7 block_A_reg[33]/D        
    0:03:26 6450759.0      0.15      15.7       1.7 block_A_reg[71]/D        
    0:03:26 6451668.0      0.15      15.4       1.7 block_A_reg[107]/D       
    0:03:27 6453702.0      0.14      15.0       1.7 block_A_reg[12]/D        
    0:03:27 6455286.0      0.14      14.8       1.7 block_A_reg[56]/D        
    0:03:27 6456807.0      0.14      14.6       1.7 block_A_reg[16]/D        
    0:03:27 6457320.0      0.14      14.4       1.7 block_A_reg[121]/D       
    0:03:28 6457941.0      0.14      14.3       1.7 block_A_reg[53]/D        
    0:03:28 6459318.0      0.13      14.1       1.7 block_A_reg[102]/D       
    0:03:28 6459246.0      0.13      13.9       1.7 block_A_reg[123]/D       
    0:03:29 6460416.0      0.13      13.9       1.8 block_A_reg[15]/D        
    0:03:29 6462018.0      0.13      13.8       1.8 block_A_reg[81]/D        
    0:03:29 6462819.0      0.13      13.7       1.8 block_A_reg[88]/D        
    0:03:29 6464187.0      0.13      13.4       1.8 block_A_reg[8]/D         
    0:03:30 6465123.0      0.13      13.1       1.8 block_A_reg[57]/D        
    0:03:30 6465564.0      0.12      12.9       1.8 block_A_reg[97]/D        
    0:03:31 6466356.0      0.12      12.6       1.8 block_A_reg[56]/D        
    0:03:31 6467220.0      0.12      12.5       1.8 block_A_reg[121]/D       
    0:03:31 6468876.0      0.12      12.2       1.8 block_A_reg[51]/D        
    0:03:31 6469380.0      0.12      12.2       1.8 block_A_reg[81]/D        
    0:03:31 6470100.0      0.12      12.0       1.8 block_A_reg[44]/D        
    0:03:32 6470316.0      0.11      11.9       1.8 block_A_reg[121]/D       
    0:03:32 6471180.0      0.11      11.6       1.8 block_A_reg[0]/D         
    0:03:32 6471837.0      0.11      11.6       1.8 block_A_reg[72]/D        
    0:03:32 6472197.0      0.11      11.3       1.8 block_A_reg[100]/D       
    0:03:32 6472926.0      0.11      11.2       1.8 block_A_reg[82]/D        
    0:03:33 6473286.0      0.11      11.0       1.8 block_A_reg[82]/D        
    0:03:33 6474807.0      0.11      10.8       1.8 block_A_reg[81]/D        
    0:03:33 6476976.0      0.10      10.5       1.8 block_A_reg[123]/D       
    0:03:33 6477840.0      0.10      10.3       1.8 block_A_reg[17]/D        
    0:03:33 6478425.0      0.10      10.1       1.8 block_A_reg[119]/D       
    0:03:33 6479622.0      0.10       9.8       1.8 block_A_reg[62]/D        
    0:03:33 6480054.0      0.10       9.7       1.8 block_A_reg[111]/D       
    0:03:34 6483042.0      0.09       9.4       1.8 block_A_reg[116]/D       
    0:03:34 6483402.0      0.09       9.2       1.8 block_A_reg[32]/D        
    0:03:34 6483762.0      0.09       9.0       1.8 block_A_reg[110]/D       
    0:03:34 6483042.0      0.09       8.9       1.8 block_A_reg[103]/D       
    0:03:35 6483942.0      0.09       8.8       1.8 block_A_reg[50]/D        
    0:03:35 6486183.0      0.09       8.6       1.8 block_A_reg[18]/D        
    0:03:35 6486399.0      0.08       8.3       1.8 block_A_reg[51]/D        
    0:03:36 6486993.0      0.08       8.1       1.8 block_A_reg[39]/D        
    0:03:36 6487641.0      0.08       8.0       1.8 block_A_reg[78]/D        
    0:03:36 6488649.0      0.08       7.8       1.8 block_A_reg[64]/D        
    0:03:36 6489018.0      0.08       7.8       1.8 block_A_reg[27]/D        
    0:03:37 6489018.0      0.08       7.7       1.9 block_A_reg[41]/D        
    0:03:37 6490107.0      0.08       7.6       1.9 block_A_reg[97]/D        
    0:03:37 6490548.0      0.08       7.5       1.9 block_A_reg[89]/D        
    0:03:37 6491655.0      0.08       7.3       1.9 block_A_reg[39]/D        
    0:03:38 6495111.0      0.07       7.2       1.9 block_A_reg[94]/D        
    0:03:38 6495219.0      0.07       7.2       1.9 block_A_reg[57]/D        
    0:03:39 6496371.0      0.07       7.0       1.9 block_A_reg[115]/D       
    0:03:39 6497883.0      0.07       6.8       1.9 block_A_reg[34]/D        
    0:03:39 6498756.0      0.07       6.7       1.9 block_A_reg[50]/D        
    0:03:40 6499188.0      0.07       6.5       1.9 block_A_reg[96]/D        
    0:03:40 6500862.0      0.07       6.5       1.9 block_A_reg[23]/D        
    0:03:40 6501222.0      0.07       6.1       1.9 block_A_reg[71]/D        
    0:03:41 6502581.0      0.07       6.0       1.9 block_A_reg[30]/D        
    0:03:41 6503229.0      0.06       5.9       1.9 block_A_reg[40]/D        
    0:03:41 6504597.0      0.06       5.8       1.9 block_A_reg[121]/D       
    0:03:41 6504741.0      0.06       5.6       1.9 block_A_reg[113]/D       
    0:03:41 6506181.0      0.06       5.5       1.9 block_A_reg[8]/D         
    0:03:41 6507630.0      0.06       5.4       1.9 block_A_reg[115]/D       
    0:03:41 6509376.0      0.06       5.2       1.9 block_A_reg[96]/D        
    0:03:41 6509601.0      0.06       5.2       1.9 block_A_reg[94]/D        
    0:03:42 6509817.0      0.06       5.2       1.9 block_A_reg[62]/D        
    0:03:42 6510393.0      0.06       5.1       1.9 block_A_reg[9]/D         
    0:03:42 6510123.0      0.06       5.0       1.9 block_A_reg[30]/D        
    0:03:42 6510843.0      0.05       4.9       1.9 block_A_reg[121]/D       
    0:03:42 6512085.0      0.05       4.8       1.9 block_A_reg[72]/D        
    0:03:42 6513030.0      0.05       4.6       1.9 block_A_reg[4]/D         
    0:03:43 6513822.0      0.05       4.5       1.9 block_A_reg[114]/D       
    0:03:43 6514470.0      0.05       4.5       1.9 block_A_reg[40]/D        
    0:03:43 6514830.0      0.05       4.3       1.9 block_A_reg[76]/D        
    0:03:43 6515478.0      0.05       4.1       1.9 block_A_reg[25]/D        
    0:03:44 6516126.0      0.05       4.0       1.9 block_A_reg[41]/D        
    0:03:44 6516414.0      0.05       3.9       1.9 block_A_reg[90]/D        
    0:03:44 6517368.0      0.05       3.8       2.0 block_A_reg[84]/D        
    0:03:44 6518736.0      0.04       3.7       2.0 block_A_reg[121]/D       
    0:03:45 6519312.0      0.04       3.6       2.0 block_A_reg[63]/D        
    0:03:45 6520608.0      0.04       3.6       2.0 block_A_reg[57]/D        
    0:03:45 6521994.0      0.04       3.4       2.0 block_A_reg[34]/D        
    0:03:46 6522498.0      0.04       3.2       1.9 block_A_reg[11]/D        
    0:03:46 6523002.0      0.04       3.1       1.9 block_A_reg[87]/D        
    0:03:46 6525162.0      0.04       3.1       1.9 block_A_reg[23]/D        
    0:03:47 6525738.0      0.04       3.0       1.9 block_A_reg[116]/D       
    0:03:47 6526746.0      0.04       2.7       2.0 block_A_reg[80]/D        
    0:03:48 6528267.0      0.03       2.7       2.0 block_A_reg[0]/D         
    0:03:48 6529383.0      0.03       2.7       2.0 block_A_reg[19]/D        
    0:03:48 6529959.0      0.03       2.6       2.0 block_A_reg[65]/D        
    0:03:49 6530031.0      0.03       2.5       2.0 block_A_reg[86]/D        
    0:03:49 6529887.0      0.03       2.3       2.0 block_A_reg[14]/D        
    0:03:49 6529599.0      0.03       2.2       2.0 block_A_reg[12]/D        
    0:03:49 6529815.0      0.03       2.1       2.0 block_A_reg[55]/D        
    0:03:49 6530031.0      0.03       2.0       2.0 block_A_reg[72]/D        
    0:03:49 6530247.0      0.03       2.0       2.0 block_A_reg[99]/D        
    0:03:49 6530823.0      0.03       1.9       2.0 block_A_reg[111]/D       
    0:03:49 6532020.0      0.03       1.8       2.0 block_A_reg[11]/D        
    0:03:50 6531588.0      0.02       1.7       2.0 block_A_reg[11]/D        
    0:03:50 6531165.0      0.02       1.5       2.0 block_A_reg[86]/D        
    0:03:50 6531165.0      0.02       1.5       2.0 block_A_reg[111]/D       
    0:03:50 6532677.0      0.02       1.4       2.0 block_A_reg[86]/D        
    0:03:50 6533181.0      0.02       1.3       2.0 block_A_reg[0]/D         
    0:03:50 6533685.0      0.02       1.2       2.0 block_A_reg[8]/D         
    0:03:51 6533973.0      0.02       1.1       2.0 block_A_reg[110]/D       
    0:03:51 6535791.0      0.02       1.0       2.0 block_A_reg[49]/D        
    0:03:51 6535791.0      0.02       1.0       2.0 block_A_reg[113]/D       
    0:03:51 6536655.0      0.02       1.0       2.0 block_A_reg[119]/D       
    0:03:51 6537375.0      0.02       0.9       2.0 block_A_reg[66]/D        
    0:03:52 6537159.0      0.02       0.8       1.9 block_A_reg[127]/D       
    0:03:52 6536871.0      0.02       0.8       1.9 block_A_reg[59]/D        
    0:03:52 6537303.0      0.02       0.7       1.9 block_A_reg[55]/D        
    0:03:52 6538455.0      0.01       0.6       1.9 block_A_reg[38]/D        
    0:03:53 6539553.0      0.01       0.6       1.9 block_A_reg[67]/D        
    0:03:53 6539841.0      0.01       0.5       1.9 block_A_reg[32]/D        
    0:03:53 6539697.0      0.01       0.5       1.9 block_A_reg[119]/D       
    0:03:54 6539841.0      0.01       0.4       1.9 block_A_reg[55]/D        
    0:03:54 6541065.0      0.01       0.3       1.9 block_A_reg[41]/D        
    0:03:54 6541353.0      0.01       0.3       1.9 block_A_reg[54]/D        
    0:03:55 6541425.0      0.01       0.2       1.9 block_A_reg[48]/D        
    0:03:55 6541353.0      0.01       0.2       1.9 block_A_reg[24]/D        
    0:03:55 6540921.0      0.01       0.2       1.9 block_A_reg[0]/D         
    0:03:56 6541290.0      0.01       0.1       1.9 block_A_reg[52]/D        
    0:03:56 6541866.0      0.00       0.1       1.9 block_A_reg[102]/D       
    0:03:56 6542658.0      0.00       0.0       2.0 block_A_reg[41]/D        
    0:03:57 6542586.0      0.00       0.0       2.0 block_A_reg[103]/D       
    0:03:57 6543450.0      0.00       0.0       2.0 block_A_reg[10]/D        
    0:03:57 6543738.0      0.00       0.0       2.0 block_A_reg[9]/D         
    0:03:57 6543810.0      0.00       0.0       2.0 block_A_reg[2]/D         
    0:03:57 6543666.0      0.00       0.0       2.0                          
    0:03:57 6543666.0      0.00       0.0       2.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:57 6543666.0      0.00       0.0       2.0                          
    0:03:57 6543666.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:57 6543666.0      0.00       0.0       0.0                          
    0:03:57 6543666.0      0.00       0.0       0.0                          
    0:04:01 6435594.0      0.51       4.6       0.0                          
    0:04:04 6388650.0      0.51       4.3       0.0                          
    0:04:05 6364386.0      0.50       3.8       0.0                          
    0:04:06 6352362.0      0.50       4.0       0.0                          
    0:04:07 6347610.0      0.50       4.0       0.0                          
    0:04:08 6344802.0      0.50       4.0       0.0                          
    0:04:08 6342426.0      0.50       4.0       0.0                          
    0:04:09 6340482.0      0.50       4.0       0.0                          
    0:04:09 6338754.0      0.50       4.0       0.0                          
    0:04:10 6337314.0      0.50       4.0       0.0                          
    0:04:10 6336018.0      0.50       4.1       0.0                          
    0:04:11 6335298.0      0.50       4.1       0.0                          
    0:04:11 6335298.0      0.50       4.1       0.0                          
    0:04:12 6338538.0      0.08       2.0       0.0 block_A_reg[41]/D        
    0:04:13 6340509.0      0.04       1.5       0.0 block_A_reg[24]/D        
    0:04:13 6341013.0      0.04       1.4       0.0 block_A_reg[33]/D        
    0:04:13 6341733.0      0.03       1.2       0.0 block_A_reg[6]/D         
    0:04:14 6343245.0      0.02       0.7       0.0 block_A_reg[41]/D        
    0:04:14 6344253.0      0.02       0.6       0.0                          
    0:04:14 6344037.0      0.02       0.5       0.0                          
    0:04:14 6344037.0      0.01       0.3       0.0                          
    0:04:14 6344253.0      0.01       0.3       0.0                          
    0:04:15 6344541.0      0.01       0.2       0.0                          
    0:04:15 6344901.0      0.01       0.2       0.0                          
    0:04:15 6346188.0      0.01       0.1       0.0                          
    0:04:15 6346044.0      0.00       0.1       0.0                          
    0:04:16 6346116.0      0.00       0.1       0.0                          
    0:04:16 6346260.0      0.00       0.1       0.0                          
    0:04:16 6346332.0      0.00       0.0       0.0                          
    0:04:17 6346188.0      0.00       0.0       0.0                          
    0:04:18 6346908.0      0.00       0.0       0.0                          
    0:04:19 6301116.0      0.25       8.5       0.0                          
    0:04:20 6297372.0      0.25       8.6       0.0                          
    0:04:20 6297300.0      0.25       8.6       0.0                          
    0:04:20 6297300.0      0.25       8.6       0.0                          
    0:04:20 6297300.0      0.25       8.6       0.0                          
    0:04:20 6297300.0      0.25       8.6       0.0                          
    0:04:20 6297300.0      0.25       8.6       0.0                          
    0:04:20 6297300.0      0.25       8.6       0.0                          
    0:04:21 6303132.0      0.10       4.1       0.0 block_A_reg[45]/D        
    0:04:21 6306372.0      0.06       2.2       0.0 block_A_reg[41]/D        
    0:04:21 6308460.0      0.04       1.1       0.0 block_A_reg[4]/D         
    0:04:22 6312348.0      0.02       0.5       0.0 block_A_reg[35]/D        
    0:04:22 6313932.0      0.01       0.3       0.0                          
    0:04:22 6315300.0      0.01       0.1       0.0                          
    0:04:22 6316740.0      0.00       0.0       0.0                          
    0:04:22 6318027.0      0.00       0.0       0.0                          
    0:04:23 6318027.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/aes_decryption.rep
report_area >> reports/aes_decryption.rep
report_power -hier >> reports/aes_decryption.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/aes_decryption.v"
Writing verilog file '/home/ecegrid/a/mg85/ece337/337Project/mapped/aes_decryption.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Tue Apr 18 02:06:43 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    258
    Unconnected ports (LINT-28)                                     2
    Feedthrough (LINT-29)                                         256

Cells                                                               3
    Connected to power or ground (LINT-32)                          3
--------------------------------------------------------------------------------

Warning: In design 'shift_rows', port 'i_mode' is not connected to any nets. (LINT-28)
Warning: In design 'mix_columns', port 'i_mode' is not connected to any nets. (LINT-28)
Warning: In design 'shift_rows', input port 'i_data[127]' is connected directly to output port 'o_data[127]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[126]' is connected directly to output port 'o_data[126]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[125]' is connected directly to output port 'o_data[125]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[124]' is connected directly to output port 'o_data[124]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[123]' is connected directly to output port 'o_data[123]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[122]' is connected directly to output port 'o_data[122]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[121]' is connected directly to output port 'o_data[121]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[120]' is connected directly to output port 'o_data[120]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[119]' is connected directly to output port 'o_data[119]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[118]' is connected directly to output port 'o_data[118]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[117]' is connected directly to output port 'o_data[117]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[116]' is connected directly to output port 'o_data[116]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[115]' is connected directly to output port 'o_data[115]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[114]' is connected directly to output port 'o_data[114]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[113]' is connected directly to output port 'o_data[113]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[112]' is connected directly to output port 'o_data[112]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[111]' is connected directly to output port 'o_data[111]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[110]' is connected directly to output port 'o_data[110]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[109]' is connected directly to output port 'o_data[109]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[108]' is connected directly to output port 'o_data[108]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[107]' is connected directly to output port 'o_data[107]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[106]' is connected directly to output port 'o_data[106]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[105]' is connected directly to output port 'o_data[105]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[104]' is connected directly to output port 'o_data[104]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[103]' is connected directly to output port 'o_data[103]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[102]' is connected directly to output port 'o_data[102]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[101]' is connected directly to output port 'o_data[101]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[100]' is connected directly to output port 'o_data[100]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[99]' is connected directly to output port 'o_data[99]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[98]' is connected directly to output port 'o_data[98]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[97]' is connected directly to output port 'o_data[97]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[96]' is connected directly to output port 'o_data[96]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[95]' is connected directly to output port 'o_data[95]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[94]' is connected directly to output port 'o_data[94]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[93]' is connected directly to output port 'o_data[93]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[92]' is connected directly to output port 'o_data[92]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[91]' is connected directly to output port 'o_data[91]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[90]' is connected directly to output port 'o_data[90]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[89]' is connected directly to output port 'o_data[89]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[88]' is connected directly to output port 'o_data[88]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[87]' is connected directly to output port 'o_data[87]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[86]' is connected directly to output port 'o_data[86]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[85]' is connected directly to output port 'o_data[85]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[84]' is connected directly to output port 'o_data[84]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[83]' is connected directly to output port 'o_data[83]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[82]' is connected directly to output port 'o_data[82]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[81]' is connected directly to output port 'o_data[81]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[80]' is connected directly to output port 'o_data[80]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[79]' is connected directly to output port 'o_data[79]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[78]' is connected directly to output port 'o_data[78]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[77]' is connected directly to output port 'o_data[77]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[76]' is connected directly to output port 'o_data[76]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[75]' is connected directly to output port 'o_data[75]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[74]' is connected directly to output port 'o_data[74]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[73]' is connected directly to output port 'o_data[73]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[72]' is connected directly to output port 'o_data[72]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[71]' is connected directly to output port 'o_data[71]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[70]' is connected directly to output port 'o_data[70]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[69]' is connected directly to output port 'o_data[69]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[68]' is connected directly to output port 'o_data[68]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[67]' is connected directly to output port 'o_data[67]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[66]' is connected directly to output port 'o_data[66]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[65]' is connected directly to output port 'o_data[65]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[64]' is connected directly to output port 'o_data[64]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[63]' is connected directly to output port 'o_data[63]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[62]' is connected directly to output port 'o_data[62]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[61]' is connected directly to output port 'o_data[61]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[60]' is connected directly to output port 'o_data[60]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[59]' is connected directly to output port 'o_data[59]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[58]' is connected directly to output port 'o_data[58]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[57]' is connected directly to output port 'o_data[57]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[56]' is connected directly to output port 'o_data[56]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[55]' is connected directly to output port 'o_data[55]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[54]' is connected directly to output port 'o_data[54]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[53]' is connected directly to output port 'o_data[53]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[52]' is connected directly to output port 'o_data[52]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[51]' is connected directly to output port 'o_data[51]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[50]' is connected directly to output port 'o_data[50]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[49]' is connected directly to output port 'o_data[49]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[48]' is connected directly to output port 'o_data[48]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[47]' is connected directly to output port 'o_data[47]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[46]' is connected directly to output port 'o_data[46]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[45]' is connected directly to output port 'o_data[45]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[44]' is connected directly to output port 'o_data[44]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[43]' is connected directly to output port 'o_data[43]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[42]' is connected directly to output port 'o_data[42]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[41]' is connected directly to output port 'o_data[41]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[40]' is connected directly to output port 'o_data[40]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[39]' is connected directly to output port 'o_data[39]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[38]' is connected directly to output port 'o_data[38]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[37]' is connected directly to output port 'o_data[37]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[36]' is connected directly to output port 'o_data[36]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[35]' is connected directly to output port 'o_data[35]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[34]' is connected directly to output port 'o_data[34]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[33]' is connected directly to output port 'o_data[33]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[32]' is connected directly to output port 'o_data[32]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[31]' is connected directly to output port 'o_data[31]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[30]' is connected directly to output port 'o_data[30]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[29]' is connected directly to output port 'o_data[29]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[28]' is connected directly to output port 'o_data[28]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[27]' is connected directly to output port 'o_data[27]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[26]' is connected directly to output port 'o_data[26]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[25]' is connected directly to output port 'o_data[25]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[24]' is connected directly to output port 'o_data[24]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[23]' is connected directly to output port 'o_data[23]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[22]' is connected directly to output port 'o_data[22]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[21]' is connected directly to output port 'o_data[21]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[20]' is connected directly to output port 'o_data[20]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[19]' is connected directly to output port 'o_data[19]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[18]' is connected directly to output port 'o_data[18]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[17]' is connected directly to output port 'o_data[17]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[16]' is connected directly to output port 'o_data[16]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[15]' is connected directly to output port 'o_data[15]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[14]' is connected directly to output port 'o_data[14]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[13]' is connected directly to output port 'o_data[13]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[12]' is connected directly to output port 'o_data[12]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[11]' is connected directly to output port 'o_data[11]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[10]' is connected directly to output port 'o_data[10]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[9]' is connected directly to output port 'o_data[9]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[8]' is connected directly to output port 'o_data[8]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[7]' is connected directly to output port 'o_data[7]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[6]' is connected directly to output port 'o_data[6]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[5]' is connected directly to output port 'o_data[5]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[4]' is connected directly to output port 'o_data[4]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[3]' is connected directly to output port 'o_data[3]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[2]' is connected directly to output port 'o_data[2]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[1]' is connected directly to output port 'o_data[1]'. (LINT-29)
Warning: In design 'shift_rows', input port 'i_data[0]' is connected directly to output port 'o_data[0]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[127]' is connected directly to output port 'o_data[127]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[126]' is connected directly to output port 'o_data[126]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[125]' is connected directly to output port 'o_data[125]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[124]' is connected directly to output port 'o_data[124]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[123]' is connected directly to output port 'o_data[123]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[122]' is connected directly to output port 'o_data[122]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[121]' is connected directly to output port 'o_data[121]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[120]' is connected directly to output port 'o_data[120]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[119]' is connected directly to output port 'o_data[119]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[118]' is connected directly to output port 'o_data[118]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[117]' is connected directly to output port 'o_data[117]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[116]' is connected directly to output port 'o_data[116]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[115]' is connected directly to output port 'o_data[115]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[114]' is connected directly to output port 'o_data[114]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[113]' is connected directly to output port 'o_data[113]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[112]' is connected directly to output port 'o_data[112]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[111]' is connected directly to output port 'o_data[111]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[110]' is connected directly to output port 'o_data[110]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[109]' is connected directly to output port 'o_data[109]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[108]' is connected directly to output port 'o_data[108]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[107]' is connected directly to output port 'o_data[107]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[106]' is connected directly to output port 'o_data[106]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[105]' is connected directly to output port 'o_data[105]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[104]' is connected directly to output port 'o_data[104]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[103]' is connected directly to output port 'o_data[103]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[102]' is connected directly to output port 'o_data[102]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[101]' is connected directly to output port 'o_data[101]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[100]' is connected directly to output port 'o_data[100]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[99]' is connected directly to output port 'o_data[99]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[98]' is connected directly to output port 'o_data[98]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[97]' is connected directly to output port 'o_data[97]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[96]' is connected directly to output port 'o_data[96]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[95]' is connected directly to output port 'o_data[95]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[94]' is connected directly to output port 'o_data[94]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[93]' is connected directly to output port 'o_data[93]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[92]' is connected directly to output port 'o_data[92]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[91]' is connected directly to output port 'o_data[91]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[90]' is connected directly to output port 'o_data[90]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[89]' is connected directly to output port 'o_data[89]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[88]' is connected directly to output port 'o_data[88]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[87]' is connected directly to output port 'o_data[87]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[86]' is connected directly to output port 'o_data[86]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[85]' is connected directly to output port 'o_data[85]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[84]' is connected directly to output port 'o_data[84]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[83]' is connected directly to output port 'o_data[83]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[82]' is connected directly to output port 'o_data[82]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[81]' is connected directly to output port 'o_data[81]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[80]' is connected directly to output port 'o_data[80]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[79]' is connected directly to output port 'o_data[79]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[78]' is connected directly to output port 'o_data[78]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[77]' is connected directly to output port 'o_data[77]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[76]' is connected directly to output port 'o_data[76]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[75]' is connected directly to output port 'o_data[75]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[74]' is connected directly to output port 'o_data[74]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[73]' is connected directly to output port 'o_data[73]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[72]' is connected directly to output port 'o_data[72]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[71]' is connected directly to output port 'o_data[71]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[70]' is connected directly to output port 'o_data[70]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[69]' is connected directly to output port 'o_data[69]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[68]' is connected directly to output port 'o_data[68]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[67]' is connected directly to output port 'o_data[67]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[66]' is connected directly to output port 'o_data[66]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[65]' is connected directly to output port 'o_data[65]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[64]' is connected directly to output port 'o_data[64]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[63]' is connected directly to output port 'o_data[63]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[62]' is connected directly to output port 'o_data[62]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[61]' is connected directly to output port 'o_data[61]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[60]' is connected directly to output port 'o_data[60]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[59]' is connected directly to output port 'o_data[59]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[58]' is connected directly to output port 'o_data[58]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[57]' is connected directly to output port 'o_data[57]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[56]' is connected directly to output port 'o_data[56]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[55]' is connected directly to output port 'o_data[55]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[54]' is connected directly to output port 'o_data[54]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[53]' is connected directly to output port 'o_data[53]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[52]' is connected directly to output port 'o_data[52]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[51]' is connected directly to output port 'o_data[51]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[50]' is connected directly to output port 'o_data[50]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[49]' is connected directly to output port 'o_data[49]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[48]' is connected directly to output port 'o_data[48]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[47]' is connected directly to output port 'o_data[47]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[46]' is connected directly to output port 'o_data[46]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[45]' is connected directly to output port 'o_data[45]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[44]' is connected directly to output port 'o_data[44]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[43]' is connected directly to output port 'o_data[43]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[42]' is connected directly to output port 'o_data[42]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[41]' is connected directly to output port 'o_data[41]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[40]' is connected directly to output port 'o_data[40]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[39]' is connected directly to output port 'o_data[39]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[38]' is connected directly to output port 'o_data[38]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[37]' is connected directly to output port 'o_data[37]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[36]' is connected directly to output port 'o_data[36]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[35]' is connected directly to output port 'o_data[35]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[34]' is connected directly to output port 'o_data[34]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[33]' is connected directly to output port 'o_data[33]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[32]' is connected directly to output port 'o_data[32]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[31]' is connected directly to output port 'o_data[31]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[30]' is connected directly to output port 'o_data[30]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[29]' is connected directly to output port 'o_data[29]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[28]' is connected directly to output port 'o_data[28]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[27]' is connected directly to output port 'o_data[27]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[26]' is connected directly to output port 'o_data[26]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[25]' is connected directly to output port 'o_data[25]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[24]' is connected directly to output port 'o_data[24]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[23]' is connected directly to output port 'o_data[23]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[22]' is connected directly to output port 'o_data[22]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[21]' is connected directly to output port 'o_data[21]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[20]' is connected directly to output port 'o_data[20]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[19]' is connected directly to output port 'o_data[19]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[18]' is connected directly to output port 'o_data[18]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[17]' is connected directly to output port 'o_data[17]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[16]' is connected directly to output port 'o_data[16]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[15]' is connected directly to output port 'o_data[15]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[14]' is connected directly to output port 'o_data[14]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[13]' is connected directly to output port 'o_data[13]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[12]' is connected directly to output port 'o_data[12]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[11]' is connected directly to output port 'o_data[11]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[10]' is connected directly to output port 'o_data[10]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[9]' is connected directly to output port 'o_data[9]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[8]' is connected directly to output port 'o_data[8]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[7]' is connected directly to output port 'o_data[7]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[6]' is connected directly to output port 'o_data[6]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[5]' is connected directly to output port 'o_data[5]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[4]' is connected directly to output port 'o_data[4]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[3]' is connected directly to output port 'o_data[3]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[2]' is connected directly to output port 'o_data[2]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[1]' is connected directly to output port 'o_data[1]'. (LINT-29)
Warning: In design 'mix_columns', input port 'i_data[0]' is connected directly to output port 'o_data[0]'. (LINT-29)
Warning: In design 'aes_decryption', a pin on submodule 'SHIFT_ROWS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_mode' is connected to logic 1. 
Warning: In design 'aes_decryption', a pin on submodule 'SUB_BYTES' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_mode' is connected to logic 1. 
Warning: In design 'aes_decryption', a pin on submodule 'MIX_COLUMNS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_mode' is connected to logic 1. 
quit

Thank you...
Done


