Source Block: hdl/library/util_rfifo/util_rfifo.v@95:105@HdlIdDef
  // internal registers

  reg                             s_rd = 'd0;
  reg                             fifo_wr = 'd0;
  reg                             m_runf_m1 = 'd0;
  reg                             m_runf_m2 = 'd0;
  reg                             m_runf = 'd0;

  // internal signals

  wire                            m_runf_s;

Diff Content:
- 100   reg                             m_runf_m2 = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_rfifo/util_rfifo.v@94:104

  // internal registers

  reg                             s_rd = 'd0;
  reg                             fifo_wr = 'd0;
  reg                             m_runf_m1 = 'd0;
  reg                             m_runf_m2 = 'd0;
  reg                             m_runf = 'd0;

  // internal signals


