0.7
2020.2
Oct 13 2023
20:47:58
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sim_1/imports/new/top_dnn_sim.v,1712905521,verilog,,,,top_dnn_sim;uart_tb,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sim_1/new/tb_zynet_acuracy.v,1712921802,verilog,,,,tb_zynet_acuracy,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/Parallel_to_serial.v,1712854034,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Sig_ROM.v,,Parallel_to_serial,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/Top_UART.v,1712864443,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/UART_Buffer.v,,Top_UART,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/UART_Buffer.v,1712854042,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v,,UART_Buffer,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/baud_rate_generator.v,1712854037,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/maxFinder.v,,baud_rate_generator,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/uart_receiver.v,1712854173,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/uart_transmitter.v,,uart_receiver,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/uart_transmitter.v,1712856553,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/zynet.v,,uart_transmitter,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_1.v,1712312277,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_2.v,,Layer_1,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_2.v,1712312277,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_3.v,,Layer_2,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_3.v,1712312277,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_4.v,,Layer_3,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_4.v,1712312277,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Sig_ROM.v,,Layer_4,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Sig_ROM.v,1712312277,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v,,Sig_ROM,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Weight_Memory.v,1712312277,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/maxFinder.v,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/include.v,Weight_Memory,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/include.v,1712575111,verilog,,,,,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/maxFinder.v,1712312277,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v,,maxFinder,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/neuron.v,1712312277,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/include.v,neuron,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/relu.v,1712312277,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/zynet.v,,ReLU,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/zynet.v,1712866748,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sim_1/new/tb_zynet_acuracy.v,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/include.v,zyNet,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/DNN_top.v,1712869017,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/Image_memory.v,D:/IISC/SEM_2/FPGA/CNN/Working_NN_05_04_2024_03_08_pm 1/Working_NN_05_04_2024_03_08_pm/Working_NN_05_04_2024_03_08_pm.srcs/sources_1/imports/Toms/include.v,DNN_top,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/Image_memory.v,1712582490,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Toms/Layer_1.v,D:/IISC/SEM_2/FPGA/CNN/Working_NN_05_04_2024_03_08_pm 1/Working_NN_05_04_2024_03_08_pm/Working_NN_05_04_2024_03_08_pm.srcs/sources_1/imports/Toms/include.v,Image_memory,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/sseg.v,1712604649,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/sseg_counter.v,,sseg,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/sseg_counter.v,1712605514,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/sseg_mux.v,,sseg_counter,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/sseg_mux.v,1712604760,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/sseg_top.v,,sseg_mux,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/new/sseg_top.v,1712604631,verilog,,D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/sources_1/imports/Downloads/uart_receiver.v,,sseg_top,,,,,,,,
D:/IISC/SEM_2/FPGA/CNN/Working_NN_05_04_2024_03_08_pm 1/Working_NN_05_04_2024_03_08_pm/Working_NN_05_04_2024_03_08_pm.srcs/sources_1/imports/Toms/include.v,1712575111,verilog,,,,,,,,,,,,
