<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>F:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

</twCmdLine><twDesign>Main.ncd</twDesign><twDesignPath>Main.ncd</twDesignPath><twPCF>Main.pcf</twPCF><twPcfPath>Main.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s1200e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-01-07</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>25335</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>817</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>86.704</twMinPer></twConstHead><twPathRptBanner iPaths="131" iCriticalPaths="1" sType="EndPoint">Paths for end point nmpsm3/RAMlower.A (RAMB16_X0Y13.DIA0), 131 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.169</twSlack><twSrc BELType="FF">RAMcont/state_0</twSrc><twDest BELType="RAM">nmpsm3/RAMlower.A</twDest><twTotPathDel>5.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>RAMcont/state_0</twSrc><twDest BELType='RAM'>nmpsm3/RAMlower.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y88.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">clk80MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y88.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp><twBEL>RAMcont/state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y100.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/dataA&lt;0&gt;44</twComp><twBEL>nmpsm3/dataA&lt;0&gt;44</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y102.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>nmpsm3/dataA&lt;0&gt;44</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y102.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>nmpsm3/dataA&lt;0&gt;</twComp><twBEL>nmpsm3/dataA&lt;0&gt;140_G</twBEL><twBEL>nmpsm3/dataA&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y13.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/dataA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y13.CLKA</twSite><twDelType>Tbdck</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.A</twBEL></twPathDel><twLogDel>2.730</twLogDel><twRouteDel>2.689</twRouteDel><twTotDel>5.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.440</twSlack><twSrc BELType="RAM">nmpsm3/DecoderROM.A</twSrc><twDest BELType="RAM">nmpsm3/RAMlower.A</twDest><twTotPathDel>17.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>nmpsm3/DecoderROM.A</twSrc><twDest BELType='RAM'>nmpsm3/RAMlower.A</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOA12</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/DecoderROM</twComp><twBEL>nmpsm3/DecoderROM.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.G1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">4.231</twDelInfo><twComp>nmpsm3/control&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/wcarry105</twComp><twBEL>nmpsm3/compr&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>nmpsm3/N17</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/control&lt;13&gt;_mmx_out12</twComp><twBEL>nmpsm3/control&lt;13&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y119.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>nmpsm3/control&lt;13&gt;_mmx_out12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y119.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>nmpsm3/Mmux_wresult_6_f51</twComp><twBEL>nmpsm3/Mmux_wresult_81</twBEL><twBEL>nmpsm3/Mmux_wresult_6_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y119.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>nmpsm3/Mmux_wresult_6_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y119.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/result&lt;0&gt;</twComp><twBEL>nmpsm3/control&lt;16&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y119.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>nmpsm3/wresult&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y119.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/result&lt;0&gt;</twComp><twBEL>nmpsm3/dataA&lt;0&gt;109</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y102.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>nmpsm3/dataA&lt;0&gt;109</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y102.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>nmpsm3/dataA&lt;0&gt;</twComp><twBEL>nmpsm3/dataA&lt;0&gt;140_F</twBEL><twBEL>nmpsm3/dataA&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y13.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/dataA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y13.CLKA</twSite><twDelType>Tbdck</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.A</twBEL></twPathDel><twLogDel>8.197</twLogDel><twRouteDel>9.363</twRouteDel><twTotDel>17.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.601</twSlack><twSrc BELType="RAM">nmpsm3/DecoderROM.A</twSrc><twDest BELType="RAM">nmpsm3/RAMlower.A</twDest><twTotPathDel>16.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>nmpsm3/DecoderROM.A</twSrc><twDest BELType='RAM'>nmpsm3/RAMlower.A</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOA12</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/DecoderROM</twComp><twBEL>nmpsm3/DecoderROM.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.G1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">4.231</twDelInfo><twComp>nmpsm3/control&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/wcarry105</twComp><twBEL>nmpsm3/compr&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y111.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>nmpsm3/N17</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y111.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>nmpsm3/control&lt;13&gt;_mmx_out12</twComp><twBEL>nmpsm3/control&lt;13&gt;41</twBEL><twBEL>nmpsm3/Mmux_wresult_7_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y110.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nmpsm3/Mmux_wresult_7_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y110.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>nmpsm3/Mmux_wresult_5_f6</twComp><twBEL>nmpsm3/Mmux_wresult_5_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y119.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>nmpsm3/Mmux_wresult_5_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y119.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/result&lt;0&gt;</twComp><twBEL>nmpsm3/control&lt;16&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y119.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>nmpsm3/wresult&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y119.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/result&lt;0&gt;</twComp><twBEL>nmpsm3/dataA&lt;0&gt;109</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y102.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>nmpsm3/dataA&lt;0&gt;109</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y102.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>nmpsm3/dataA&lt;0&gt;</twComp><twBEL>nmpsm3/dataA&lt;0&gt;140_F</twBEL><twBEL>nmpsm3/dataA&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y13.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/dataA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y13.CLKA</twSite><twDelType>Tbdck</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.A</twBEL></twPathDel><twLogDel>7.864</twLogDel><twRouteDel>8.535</twRouteDel><twTotDel>16.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="84" iCriticalPaths="0" sType="EndPoint">Paths for end point nmpsm3/RAMlower.A (RAMB16_X0Y13.DIA2), 84 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.045</twSlack><twSrc BELType="RAM">nmpsm3/DecoderROM.A</twSrc><twDest BELType="RAM">nmpsm3/RAMlower.A</twDest><twTotPathDel>17.955</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>nmpsm3/DecoderROM.A</twSrc><twDest BELType='RAM'>nmpsm3/RAMlower.A</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOA12</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/DecoderROM</twComp><twBEL>nmpsm3/DecoderROM.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y114.G2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">4.942</twDelInfo><twComp>nmpsm3/control&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y114.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/wcarry150</twComp><twBEL>nmpsm3/compr&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y107.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.512</twDelInfo><twComp>nmpsm3/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y107.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/control&lt;13&gt;_mmx_out10</twComp><twBEL>nmpsm3/control&lt;13&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y118.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>nmpsm3/control&lt;13&gt;_mmx_out10</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y118.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>nmpsm3/Mmux_wresult_6_f517</twComp><twBEL>nmpsm3/Mmux_wresult_817</twBEL><twBEL>nmpsm3/Mmux_wresult_6_f5_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y113.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>nmpsm3/Mmux_wresult_6_f517</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/result&lt;2&gt;</twComp><twBEL>nmpsm3/control&lt;16&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y113.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>nmpsm3/wresult&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/result&lt;2&gt;</twComp><twBEL>nmpsm3/dataA&lt;2&gt;29</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>nmpsm3/dataA&lt;2&gt;29</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/dataA&lt;2&gt;</twComp><twBEL>nmpsm3/dataA&lt;2&gt;60</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y13.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>nmpsm3/dataA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y13.CLKA</twSite><twDelType>Tbdck</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.A</twBEL></twPathDel><twLogDel>7.694</twLogDel><twRouteDel>10.261</twRouteDel><twTotDel>17.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.971</twSlack><twSrc BELType="RAM">nmpsm3/DecoderROM.A</twSrc><twDest BELType="RAM">nmpsm3/RAMlower.A</twDest><twTotPathDel>16.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>nmpsm3/DecoderROM.A</twSrc><twDest BELType='RAM'>nmpsm3/RAMlower.A</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOA12</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/DecoderROM</twComp><twBEL>nmpsm3/DecoderROM.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y114.G2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">4.942</twDelInfo><twComp>nmpsm3/control&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y114.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/wcarry150</twComp><twBEL>nmpsm3/compr&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y107.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.512</twDelInfo><twComp>nmpsm3/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y107.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>nmpsm3/control&lt;13&gt;_mmx_out10</twComp><twBEL>nmpsm3/control&lt;13&gt;21</twBEL><twBEL>nmpsm3/Mmux_wresult_7_f5_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nmpsm3/Mmux_wresult_7_f58</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>nmpsm3/Mmux_wresult_5_f68</twComp><twBEL>nmpsm3/Mmux_wresult_5_f6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y113.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>nmpsm3/Mmux_wresult_5_f68</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/result&lt;2&gt;</twComp><twBEL>nmpsm3/control&lt;16&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y113.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>nmpsm3/wresult&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/result&lt;2&gt;</twComp><twBEL>nmpsm3/dataA&lt;2&gt;29</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>nmpsm3/dataA&lt;2&gt;29</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/dataA&lt;2&gt;</twComp><twBEL>nmpsm3/dataA&lt;2&gt;60</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y13.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>nmpsm3/dataA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y13.CLKA</twSite><twDelType>Tbdck</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.A</twBEL></twPathDel><twLogDel>7.361</twLogDel><twRouteDel>8.668</twRouteDel><twTotDel>16.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.081</twSlack><twSrc BELType="RAM">nmpsm3/DecoderROM.A</twSrc><twDest BELType="RAM">nmpsm3/RAMlower.A</twDest><twTotPathDel>14.919</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>nmpsm3/DecoderROM.A</twSrc><twDest BELType='RAM'>nmpsm3/RAMlower.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOA12</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/DecoderROM</twComp><twBEL>nmpsm3/DecoderROM.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y106.F2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>nmpsm3/control&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y106.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/addbcarryin_inv</twComp><twBEL>nmpsm3/addbcarryin_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y111.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>nmpsm3/addbcarryin_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y111.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>nmpsm3/subbresult&lt;0&gt;</twComp><twBEL>nmpsm3/Msub__AUX_4_Madd_cy&lt;0&gt;</twBEL><twBEL>nmpsm3/Msub__AUX_4_Madd_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nmpsm3/Msub__AUX_4_Madd_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y112.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>nmpsm3/subbresult&lt;2&gt;</twComp><twBEL>nmpsm3/Msub__AUX_4_Madd_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>nmpsm3/subbresult&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>nmpsm3/Mmux_wresult_5_f68</twComp><twBEL>nmpsm3/Mmux_wresult_816</twBEL><twBEL>nmpsm3/Mmux_wresult_6_f5_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>nmpsm3/Mmux_wresult_6_f516</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>nmpsm3/Mmux_wresult_5_f68</twComp><twBEL>nmpsm3/Mmux_wresult_5_f6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y113.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>nmpsm3/Mmux_wresult_5_f68</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y113.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/result&lt;2&gt;</twComp><twBEL>nmpsm3/control&lt;16&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y113.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>nmpsm3/wresult&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/result&lt;2&gt;</twComp><twBEL>nmpsm3/dataA&lt;2&gt;29</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>nmpsm3/dataA&lt;2&gt;29</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/dataA&lt;2&gt;</twComp><twBEL>nmpsm3/dataA&lt;2&gt;60</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y13.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>nmpsm3/dataA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y13.CLKA</twSite><twDelType>Tbdck</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.A</twBEL></twPathDel><twLogDel>8.647</twLogDel><twRouteDel>6.272</twRouteDel><twTotDel>14.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="186" iCriticalPaths="0" sType="EndPoint">Paths for end point nmpsm3/DecoderROM.A (RAMB16_X0Y10.ADDRA10), 186 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.548</twSlack><twSrc BELType="FF">nmpsm3/result_4</twSrc><twDest BELType="RAM">nmpsm3/DecoderROM.A</twDest><twTotPathDel>17.416</twTotPathDel><twClkSkew dest = "0.201" src = "0.237">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>nmpsm3/result_4</twSrc><twDest BELType='RAM'>nmpsm3/DecoderROM.A</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X12Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y116.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>nmpsm3/result&lt;4&gt;</twComp><twBEL>nmpsm3/result_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y113.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>nmpsm3/result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/zero_cmp_eq000012</twComp><twBEL>nmpsm3/zero_cmp_eq000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>nmpsm3/zero_cmp_eq000012</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/decodeAddr_or0002</twComp><twBEL>nmpsm3/zero_cmp_eq000076</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>nmpsm3/zero</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/decodeAddr&lt;1&gt;113</twComp><twBEL>nmpsm3/decodeAddr&lt;1&gt;113</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>nmpsm3/decodeAddr&lt;1&gt;113</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>nmpsm3/N0</twComp><twBEL>nmpsm3/decodeAddr&lt;1&gt;151_F</twBEL><twBEL>nmpsm3/decodeAddr&lt;1&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>nmpsm3/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;48</twComp><twBEL>nmpsm3/decodeAddr&lt;5&gt;48</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y44.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;48</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y44.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N450</twComp><twBEL>nmpsm3/decodeAddr&lt;5&gt;87_SW0_F</twBEL><twBEL>nmpsm3/decodeAddr&lt;5&gt;87_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>N450</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;</twComp><twBEL>nmpsm3/decodeAddr&lt;5&gt;87</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.688</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>nmpsm3/DecoderROM</twComp><twBEL>nmpsm3/DecoderROM.A</twBEL></twPathDel><twLogDel>6.764</twLogDel><twRouteDel>10.652</twRouteDel><twTotDel>17.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.589</twSlack><twSrc BELType="FF">nmpsm3/result_4</twSrc><twDest BELType="RAM">nmpsm3/DecoderROM.A</twDest><twTotPathDel>17.375</twTotPathDel><twClkSkew dest = "0.201" src = "0.237">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>nmpsm3/result_4</twSrc><twDest BELType='RAM'>nmpsm3/DecoderROM.A</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X12Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y116.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>nmpsm3/result&lt;4&gt;</twComp><twBEL>nmpsm3/result_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y113.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>nmpsm3/result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y113.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/zero_cmp_eq000012</twComp><twBEL>nmpsm3/zero_cmp_eq000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y81.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>nmpsm3/zero_cmp_eq000012</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y81.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/decodeAddr_or0002</twComp><twBEL>nmpsm3/zero_cmp_eq000076</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>nmpsm3/zero</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/decodeAddr&lt;1&gt;113</twComp><twBEL>nmpsm3/decodeAddr&lt;1&gt;113</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>nmpsm3/decodeAddr&lt;1&gt;113</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>nmpsm3/N0</twComp><twBEL>nmpsm3/decodeAddr&lt;1&gt;151_F</twBEL><twBEL>nmpsm3/decodeAddr&lt;1&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>nmpsm3/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;48</twComp><twBEL>nmpsm3/decodeAddr&lt;5&gt;48</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;48</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y44.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N450</twComp><twBEL>nmpsm3/decodeAddr&lt;5&gt;87_SW0_G</twBEL><twBEL>nmpsm3/decodeAddr&lt;5&gt;87_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>N450</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;</twComp><twBEL>nmpsm3/decodeAddr&lt;5&gt;87</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.688</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>nmpsm3/DecoderROM</twComp><twBEL>nmpsm3/DecoderROM.A</twBEL></twPathDel><twLogDel>6.764</twLogDel><twRouteDel>10.611</twRouteDel><twTotDel>17.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.858</twSlack><twSrc BELType="RAM">ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A</twSrc><twDest BELType="RAM">nmpsm3/DecoderROM.A</twDest><twTotPathDel>17.066</twTotPathDel><twClkSkew dest = "0.201" src = "0.277">0.076</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A</twSrc><twDest BELType='RAM'>nmpsm3/DecoderROM.A</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y11.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y11.DOA31</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram</twComp><twBEL>ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>inst&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>nmpsm3/decodeAddr&lt;7&gt;11</twComp><twBEL>nmpsm3/decodeAddr&lt;1&gt;17</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>nmpsm3/decodeAddr&lt;1&gt;17</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>nmpsm3/N0</twComp><twBEL>nmpsm3/decodeAddr&lt;1&gt;151_G</twBEL><twBEL>nmpsm3/decodeAddr&lt;1&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>nmpsm3/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;48</twComp><twBEL>nmpsm3/decodeAddr&lt;5&gt;48</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y44.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;48</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y44.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N450</twComp><twBEL>nmpsm3/decodeAddr&lt;5&gt;87_SW0_F</twBEL><twBEL>nmpsm3/decodeAddr&lt;5&gt;87_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>N450</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;</twComp><twBEL>nmpsm3/decodeAddr&lt;5&gt;87</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.688</twDelInfo><twComp>nmpsm3/decodeAddr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>nmpsm3/DecoderROM</twComp><twBEL>nmpsm3/DecoderROM.A</twBEL></twPathDel><twLogDel>7.406</twLogDel><twRouteDel>9.660</twRouteDel><twTotDel>17.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/Mram_writeBuffer.A (RAMB16_X0Y4.DIA13), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.838</twSlack><twSrc BELType="FF">writeBufData_13</twSrc><twDest BELType="RAM">RAMcont/Mram_writeBuffer.A</twDest><twTotPathDel>0.835</twTotPathDel><twClkSkew dest = "0.127" src = "0.130">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>writeBufData_13</twSrc><twDest BELType='RAM'>RAMcont/Mram_writeBuffer.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X3Y38.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>writeBufData&lt;13&gt;</twComp><twBEL>writeBufData_13</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.DIA13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>writeBufData&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y4.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>RAMcont/Mram_writeBuffer</twComp><twBEL>RAMcont/Mram_writeBuffer.A</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/Mram_writeBuffer.A (RAMB16_X0Y4.DIA15), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.839</twSlack><twSrc BELType="FF">writeBufData_15</twSrc><twDest BELType="RAM">RAMcont/Mram_writeBuffer.A</twDest><twTotPathDel>0.836</twTotPathDel><twClkSkew dest = "0.127" src = "0.130">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>writeBufData_15</twSrc><twDest BELType='RAM'>RAMcont/Mram_writeBuffer.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X2Y38.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>writeBufData&lt;15&gt;</twComp><twBEL>writeBufData_15</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.DIA15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>writeBufData&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y4.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>RAMcont/Mram_writeBuffer</twComp><twBEL>RAMcont/Mram_writeBuffer.A</twBEL></twPathDel><twLogDel>0.348</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/Mram_writeBuffer.A (RAMB16_X0Y4.DIA11), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.841</twSlack><twSrc BELType="FF">writeBufData_11</twSrc><twDest BELType="RAM">RAMcont/Mram_writeBuffer.A</twDest><twTotPathDel>0.835</twTotPathDel><twClkSkew dest = "0.127" src = "0.133">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>writeBufData_11</twSrc><twDest BELType='RAM'>RAMcont/Mram_writeBuffer.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X3Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>writeBufData&lt;11&gt;</twComp><twBEL>writeBufData_11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.DIA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>writeBufData&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y4.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>RAMcont/Mram_writeBuffer</twComp><twBEL>RAMcont/Mram_writeBuffer.A</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Tdcmpfx" slack="9.433" period="12.500" constraintValue="12.500" deviceLimit="3.067" freqLimit="326.052" physResource="DCM0/CLKFX" logResource="DCM0/CLKFX" locationPin="DCM_X1Y3.CLKFX" clockNet="clk80MHz1"/><twPinLimit anchorID="34" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="DCM0/CLKIN" logResource="DCM0/CLKIN" locationPin="DCM_X1Y3.CLKIN" clockNet="clk_IBUFG1"/><twPinLimit anchorID="35" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="DCM0/CLKIN" logResource="DCM0/CLKIN" locationPin="DCM_X1Y3.CLKIN" clockNet="clk_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk25MHz = PERIOD &quot;clk25MHz&quot; 39.721946 ns HIGH 50%;" ScopeName="">TS_clk25MHz = PERIOD TIMEGRP &quot;clk25MHz&quot; 39.721946 ns HIGH 50%;</twConstName><twItemCnt>767</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>126</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.198</twMinPer></twConstHead><twPathRptBanner iPaths="56" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_cont/dataInterrupt (SLICE_X30Y28.SR), 56 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.523</twSlack><twSrc BELType="FF">vga_cont/VGARow_9</twSrc><twDest BELType="FF">vga_cont/dataInterrupt</twDest><twTotPathDel>9.110</twTotPathDel><twClkSkew dest = "0.092" src = "0.180">0.088</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGARow_9</twSrc><twDest BELType='FF'>vga_cont/dataInterrupt</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp><twBEL>vga_cont/VGARow_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y18.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>vga_cont/VGARow&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_0_OBUF</twComp><twBEL>vga_cont/dataInterrupt_or00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>vga_cont/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or000013</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>vga_cont/dataInterrupt_or000029</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000066</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/dataInterrupt</twComp><twBEL>vga_cont/dataInterrupt</twBEL></twPathDel><twLogDel>5.292</twLogDel><twRouteDel>3.818</twRouteDel><twTotDel>9.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.677</twSlack><twSrc BELType="FF">vga_cont/VGARow_7</twSrc><twDest BELType="FF">vga_cont/dataInterrupt</twDest><twTotPathDel>8.956</twTotPathDel><twClkSkew dest = "0.092" src = "0.180">0.088</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGARow_7</twSrc><twDest BELType='FF'>vga_cont/dataInterrupt</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y20.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>vga_cont/VGARow&lt;6&gt;</twComp><twBEL>vga_cont/VGARow_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y18.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>vga_cont/VGARow&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_0_OBUF</twComp><twBEL>vga_cont/dataInterrupt_or00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>vga_cont/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or000013</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>vga_cont/dataInterrupt_or000029</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000066</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/dataInterrupt</twComp><twBEL>vga_cont/dataInterrupt</twBEL></twPathDel><twLogDel>5.292</twLogDel><twRouteDel>3.664</twRouteDel><twTotDel>8.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.713</twSlack><twSrc BELType="FF">vga_cont/VGARow_8</twSrc><twDest BELType="FF">vga_cont/dataInterrupt</twDest><twTotPathDel>8.920</twTotPathDel><twClkSkew dest = "0.092" src = "0.180">0.088</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGARow_8</twSrc><twDest BELType='FF'>vga_cont/dataInterrupt</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp><twBEL>vga_cont/VGARow_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>vga_cont/VGARow&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_0_OBUF</twComp><twBEL>vga_cont/dataInterrupt_or00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y18.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>vga_cont/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp><twBEL>vga_cont/dataInterrupt_or000013</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>vga_cont/dataInterrupt_or000013</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>vga_cont/dataInterrupt_or000029</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp><twBEL>vga_cont/dataInterrupt_or000066</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>vga_cont/dataInterrupt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/dataInterrupt</twComp><twBEL>vga_cont/dataInterrupt</twBEL></twPathDel><twLogDel>5.296</twLogDel><twRouteDel>3.624</twRouteDel><twTotDel>8.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_cont/VGARow_0 (SLICE_X23Y17.SR), 20 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.708</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_3</twSrc><twDest BELType="FF">vga_cont/VGARow_0</twDest><twTotPathDel>8.000</twTotPathDel><twClkSkew dest = "0.038" src = "0.051">0.013</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_3</twSrc><twDest BELType='FF'>vga_cont/VGARow_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>vga_cont/VGAPixel&lt;2&gt;</twComp><twBEL>vga_cont/VGAPixel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>vga_cont/VGAPixel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>vga_cont/N10</twComp><twBEL>vga_cont/VGAPixel_or000011</twBEL><twBEL>vga_cont/VGAPixel_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>vga_cont/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;0&gt;</twComp><twBEL>vga_cont/VGARow_0</twBEL></twPathDel><twLogDel>4.167</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>8.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.727</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_2</twSrc><twDest BELType="FF">vga_cont/VGARow_0</twDest><twTotPathDel>7.981</twTotPathDel><twClkSkew dest = "0.038" src = "0.051">0.013</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_2</twSrc><twDest BELType='FF'>vga_cont/VGARow_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y19.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>vga_cont/VGAPixel&lt;2&gt;</twComp><twBEL>vga_cont/VGAPixel_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>vga_cont/VGAPixel&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>vga_cont/N10</twComp><twBEL>vga_cont/VGAPixel_or000011</twBEL><twBEL>vga_cont/VGAPixel_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>vga_cont/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;0&gt;</twComp><twBEL>vga_cont/VGARow_0</twBEL></twPathDel><twLogDel>4.171</twLogDel><twRouteDel>3.810</twRouteDel><twTotDel>7.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.728</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_8</twSrc><twDest BELType="FF">vga_cont/VGARow_0</twDest><twTotPathDel>7.976</twTotPathDel><twClkSkew dest = "0.038" src = "0.055">0.017</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_8</twSrc><twDest BELType='FF'>vga_cont/VGARow_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>vga_cont/VGAPixel&lt;8&gt;</twComp><twBEL>vga_cont/VGAPixel_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>vga_cont/VGAPixel&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>vga_cont/N10</twComp><twBEL>vga_cont/VGAPixel_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>vga_cont/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;0&gt;</twComp><twBEL>vga_cont/VGARow_0</twBEL></twPathDel><twLogDel>3.825</twLogDel><twRouteDel>4.151</twRouteDel><twTotDel>7.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_cont/VGARow_1 (SLICE_X23Y17.SR), 20 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.708</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_3</twSrc><twDest BELType="FF">vga_cont/VGARow_1</twDest><twTotPathDel>8.000</twTotPathDel><twClkSkew dest = "0.038" src = "0.051">0.013</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_3</twSrc><twDest BELType='FF'>vga_cont/VGARow_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>vga_cont/VGAPixel&lt;2&gt;</twComp><twBEL>vga_cont/VGAPixel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>vga_cont/VGAPixel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>vga_cont/N10</twComp><twBEL>vga_cont/VGAPixel_or000011</twBEL><twBEL>vga_cont/VGAPixel_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>vga_cont/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;0&gt;</twComp><twBEL>vga_cont/VGARow_1</twBEL></twPathDel><twLogDel>4.167</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>8.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.727</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_2</twSrc><twDest BELType="FF">vga_cont/VGARow_1</twDest><twTotPathDel>7.981</twTotPathDel><twClkSkew dest = "0.038" src = "0.051">0.013</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_2</twSrc><twDest BELType='FF'>vga_cont/VGARow_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y19.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>vga_cont/VGAPixel&lt;2&gt;</twComp><twBEL>vga_cont/VGAPixel_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>vga_cont/VGAPixel&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>vga_cont/N10</twComp><twBEL>vga_cont/VGAPixel_or000011</twBEL><twBEL>vga_cont/VGAPixel_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>vga_cont/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;0&gt;</twComp><twBEL>vga_cont/VGARow_1</twBEL></twPathDel><twLogDel>4.171</twLogDel><twRouteDel>3.810</twRouteDel><twTotDel>7.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.728</twSlack><twSrc BELType="FF">vga_cont/VGAPixel_8</twSrc><twDest BELType="FF">vga_cont/VGARow_1</twDest><twTotPathDel>7.976</twTotPathDel><twClkSkew dest = "0.038" src = "0.055">0.017</twClkSkew><twDelConst>39.721</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAPixel_8</twSrc><twDest BELType='FF'>vga_cont/VGARow_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>vga_cont/VGAPixel&lt;8&gt;</twComp><twBEL>vga_cont/VGAPixel_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>vga_cont/VGAPixel&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>vga_cont/N10</twComp><twBEL>vga_cont/VGAPixel_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>vga_cont/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp><twBEL>vga_cont/VGAPixel_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>vga_cont/VGAPixel_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp><twBEL>vga_cont/VGARow_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>vga_cont/VGARow_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>vga_cont/VGARow&lt;0&gt;</twComp><twBEL>vga_cont/VGARow_1</twBEL></twPathDel><twLogDel>3.825</twLogDel><twRouteDel>4.151</twRouteDel><twTotDel>7.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.721">clk25MHz_BUFGP</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk25MHz = PERIOD TIMEGRP &quot;clk25MHz&quot; 39.721946 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/Mram_readBuffer.B (RAMB16_X0Y5.ADDRB13), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.578</twSlack><twSrc BELType="FF">vga_cont/VGAAddress_9</twSrc><twDest BELType="RAM">RAMcont/Mram_readBuffer.B</twDest><twTotPathDel>1.615</twTotPathDel><twClkSkew dest = "0.123" src = "0.086">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>vga_cont/VGAAddress_9</twSrc><twDest BELType='RAM'>RAMcont/Mram_readBuffer.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>vga_cont/VGAAddress&lt;8&gt;</twComp><twBEL>vga_cont/VGAAddress_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ADDRB13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.276</twDelInfo><twComp>vga_cont/VGAAddress&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y5.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>RAMcont/Mram_readBuffer</twComp><twBEL>RAMcont/Mram_readBuffer.B</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>1.276</twRouteDel><twTotDel>1.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_cont/VGAAddress_4 (SLICE_X15Y36.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.583</twSlack><twSrc BELType="FF">vga_cont/VGAAddress_4</twSrc><twDest BELType="FF">vga_cont/VGAAddress_4</twDest><twTotPathDel>1.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vga_cont/VGAAddress_4</twSrc><twDest BELType='FF'>vga_cont/VGAAddress_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>vga_cont/VGAAddress&lt;4&gt;</twComp><twBEL>vga_cont/VGAAddress_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.309</twDelInfo><twComp>vga_cont/VGAAddress&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y36.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>vga_cont/VGAAddress&lt;4&gt;</twComp><twBEL>vga_cont/VGAAddress&lt;4&gt;_rt</twBEL><twBEL>vga_cont/Mcount_VGAAddress_xor&lt;4&gt;</twBEL><twBEL>vga_cont/VGAAddress_4</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>1.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/Mram_readBuffer.B (RAMB16_X0Y5.ADDRB4), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.585</twSlack><twSrc BELType="FF">vga_cont/VGAAddress_0</twSrc><twDest BELType="RAM">RAMcont/Mram_readBuffer.B</twDest><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "0.123" src = "0.091">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>vga_cont/VGAAddress_0</twSrc><twDest BELType='RAM'>RAMcont/Mram_readBuffer.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y34.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>vga_cont/VGAAddress&lt;0&gt;</twComp><twBEL>vga_cont/VGAAddress_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ADDRB4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.275</twDelInfo><twComp>vga_cont/VGAAddress&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y5.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>RAMcont/Mram_readBuffer</twComp><twBEL>RAMcont/Mram_readBuffer.B</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.275</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz_BUFGP</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_clk25MHz = PERIOD TIMEGRP &quot;clk25MHz&quot; 39.721946 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tbpwl" slack="36.545" period="39.721" constraintValue="19.860" deviceLimit="1.588" physResource="RAMcont/Mram_readBuffer/CLKB" logResource="RAMcont/Mram_readBuffer.B/CLKB" locationPin="RAMB16_X0Y5.CLKB" clockNet="clk25MHz_BUFGP"/><twPinLimit anchorID="63" type="MINHIGHPULSE" name="Tbpwh" slack="36.545" period="39.721" constraintValue="19.860" deviceLimit="1.588" physResource="RAMcont/Mram_readBuffer/CLKB" logResource="RAMcont/Mram_readBuffer.B/CLKB" locationPin="RAMB16_X0Y5.CLKB" clockNet="clk25MHz_BUFGP"/><twPinLimit anchorID="64" type="MINPERIOD" name="Tbp" slack="36.545" period="39.721" constraintValue="39.721" deviceLimit="3.176" freqLimit="314.861" physResource="RAMcont/Mram_readBuffer/CLKB" logResource="RAMcont/Mram_readBuffer.B/CLKB" locationPin="RAMB16_X0Y5.CLKB" clockNet="clk25MHz_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_clk80MHz1 = PERIOD TIMEGRP &quot;clk80MHz1&quot; TS_clk / 1.6 HIGH 50%;</twConstName><twItemCnt>29141</twItemCnt><twErrCntSetup>331</twErrCntSetup><twErrCntEndPt>331</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1012</twEndPtCnt><twPathErrCnt>10028</twPathErrCnt><twMinPer>154.140</twMinPer></twConstHead><twPathRptBanner iPaths="66" iCriticalPaths="65" sType="EndPoint">Paths for end point RAMcont/burstWriteAddr_15 (SLICE_X3Y88.CE), 66 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.164</twSlack><twSrc BELType="RAM">nmpsm3/RAMlower.B</twSrc><twDest BELType="FF">RAMcont/burstWriteAddr_15</twDest><twTotPathDel>13.762</twTotPathDel><twClkSkew dest = "0.210" src = "1.862">1.652</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMlower.B</twSrc><twDest BELType='FF'>RAMcont/burstWriteAddr_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y13.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y13.DOB6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.713</twDelInfo><twComp>nmpsm3/portBdn&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>id&lt;6&gt;</twComp><twBEL>nmpsm3/Mmux_PORT_ID131</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp><twBEL>RAMcont/state_and000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp><twBEL>RAMcont/burstWriteAddr_15_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>RAMcont/burstWriteAddr&lt;15&gt;</twComp><twBEL>RAMcont/burstWriteAddr_15</twBEL></twPathDel><twLogDel>5.569</twLogDel><twRouteDel>8.193</twRouteDel><twTotDel>13.762</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">clk80MHz</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.134</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/burstWriteAddr_15</twDest><twTotPathDel>12.727</twTotPathDel><twClkSkew dest = "0.210" src = "1.867">1.657</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/burstWriteAddr_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB3</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>nmpsm3/portBup&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y90.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>id&lt;4&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp><twBEL>RAMcont/state_and000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp><twBEL>RAMcont/burstWriteAddr_15_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>RAMcont/burstWriteAddr&lt;15&gt;</twComp><twBEL>RAMcont/burstWriteAddr_15</twBEL></twPathDel><twLogDel>6.549</twLogDel><twRouteDel>6.178</twRouteDel><twTotDel>12.727</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">clk80MHz</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.237</twSlack><twSrc BELType="RAM">nmpsm3/RAMlower.B</twSrc><twDest BELType="FF">RAMcont/burstWriteAddr_15</twDest><twTotPathDel>11.835</twTotPathDel><twClkSkew dest = "0.210" src = "1.862">1.652</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMlower.B</twSrc><twDest BELType='FF'>RAMcont/burstWriteAddr_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y13.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y13.DOB7</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>nmpsm3/portBdn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y90.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>id&lt;4&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp><twBEL>RAMcont/state_and000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp><twBEL>RAMcont/burstWriteAddr_15_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>RAMcont/burstWriteAddr&lt;15&gt;</twComp><twBEL>RAMcont/burstWriteAddr_15</twBEL></twPathDel><twLogDel>6.785</twLogDel><twRouteDel>5.050</twRouteDel><twTotDel>11.835</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">clk80MHz</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="66" iCriticalPaths="65" sType="EndPoint">Paths for end point RAMcont/burstWriteAddr_14 (SLICE_X3Y88.CE), 66 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.164</twSlack><twSrc BELType="RAM">nmpsm3/RAMlower.B</twSrc><twDest BELType="FF">RAMcont/burstWriteAddr_14</twDest><twTotPathDel>13.762</twTotPathDel><twClkSkew dest = "0.210" src = "1.862">1.652</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMlower.B</twSrc><twDest BELType='FF'>RAMcont/burstWriteAddr_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y13.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y13.DOB6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.713</twDelInfo><twComp>nmpsm3/portBdn&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>id&lt;6&gt;</twComp><twBEL>nmpsm3/Mmux_PORT_ID131</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp><twBEL>RAMcont/state_and000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp><twBEL>RAMcont/burstWriteAddr_15_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>RAMcont/burstWriteAddr&lt;15&gt;</twComp><twBEL>RAMcont/burstWriteAddr_14</twBEL></twPathDel><twLogDel>5.569</twLogDel><twRouteDel>8.193</twRouteDel><twTotDel>13.762</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">clk80MHz</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.134</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/burstWriteAddr_14</twDest><twTotPathDel>12.727</twTotPathDel><twClkSkew dest = "0.210" src = "1.867">1.657</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/burstWriteAddr_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB3</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>nmpsm3/portBup&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y90.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>id&lt;4&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp><twBEL>RAMcont/state_and000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp><twBEL>RAMcont/burstWriteAddr_15_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>RAMcont/burstWriteAddr&lt;15&gt;</twComp><twBEL>RAMcont/burstWriteAddr_14</twBEL></twPathDel><twLogDel>6.549</twLogDel><twRouteDel>6.178</twRouteDel><twTotDel>12.727</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">clk80MHz</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.237</twSlack><twSrc BELType="RAM">nmpsm3/RAMlower.B</twSrc><twDest BELType="FF">RAMcont/burstWriteAddr_14</twDest><twTotPathDel>11.835</twTotPathDel><twClkSkew dest = "0.210" src = "1.862">1.652</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMlower.B</twSrc><twDest BELType='FF'>RAMcont/burstWriteAddr_14</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y13.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y13.DOB7</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>nmpsm3/portBdn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y90.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>id&lt;4&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp><twBEL>RAMcont/state_and000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp><twBEL>RAMcont/burstWriteAddr_15_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>RAMcont/burstWriteAddr&lt;15&gt;</twComp><twBEL>RAMcont/burstWriteAddr_14</twBEL></twPathDel><twLogDel>6.785</twLogDel><twRouteDel>5.050</twRouteDel><twTotDel>11.835</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">clk80MHz</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="66" iCriticalPaths="65" sType="EndPoint">Paths for end point RAMcont/burstWriteAddr_5 (SLICE_X0Y87.CE), 66 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-14.163</twSlack><twSrc BELType="RAM">nmpsm3/RAMlower.B</twSrc><twDest BELType="FF">RAMcont/burstWriteAddr_5</twDest><twTotPathDel>13.761</twTotPathDel><twClkSkew dest = "0.210" src = "1.862">1.652</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMlower.B</twSrc><twDest BELType='FF'>RAMcont/burstWriteAddr_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y13.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y13.DOB6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.713</twDelInfo><twComp>nmpsm3/portBdn&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>id&lt;6&gt;</twComp><twBEL>nmpsm3/Mmux_PORT_ID131</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp><twBEL>RAMcont/state_and000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp><twBEL>RAMcont/burstWriteAddr_15_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>RAMcont/burstWriteAddr&lt;5&gt;</twComp><twBEL>RAMcont/burstWriteAddr_5</twBEL></twPathDel><twLogDel>5.569</twLogDel><twRouteDel>8.192</twRouteDel><twTotDel>13.761</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">clk80MHz</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.133</twSlack><twSrc BELType="RAM">nmpsm3/RAMupper.B</twSrc><twDest BELType="FF">RAMcont/burstWriteAddr_5</twDest><twTotPathDel>12.726</twTotPathDel><twClkSkew dest = "0.210" src = "1.867">1.657</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMupper.B</twSrc><twDest BELType='FF'>RAMcont/burstWriteAddr_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOB3</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMupper</twComp><twBEL>nmpsm3/RAMupper.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>nmpsm3/portBup&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y90.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>id&lt;4&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp><twBEL>RAMcont/state_and000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp><twBEL>RAMcont/burstWriteAddr_15_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>RAMcont/burstWriteAddr&lt;5&gt;</twComp><twBEL>RAMcont/burstWriteAddr_5</twBEL></twPathDel><twLogDel>6.549</twLogDel><twRouteDel>6.177</twRouteDel><twTotDel>12.726</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">clk80MHz</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.236</twSlack><twSrc BELType="RAM">nmpsm3/RAMlower.B</twSrc><twDest BELType="FF">RAMcont/burstWriteAddr_5</twDest><twTotPathDel>11.834</twTotPathDel><twClkSkew dest = "0.210" src = "1.862">1.652</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>nmpsm3/RAMlower.B</twSrc><twDest BELType='FF'>RAMcont/burstWriteAddr_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y13.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_IBUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y13.DOB7</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>nmpsm3/RAMlower</twComp><twBEL>nmpsm3/RAMlower.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y86.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>nmpsm3/portBdn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y86.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_lut&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;0&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;2&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;4&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;6&gt;</twBEL><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y90.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>id&lt;4&gt;</twComp><twBEL>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>datamux/dout&lt;0&gt;1_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>RAMcont/state&lt;0&gt;</twComp><twBEL>RAMcont/state_and000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp><twBEL>RAMcont/burstWriteAddr_15_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>RAMcont/burstWriteAddr_15_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>RAMcont/burstWriteAddr&lt;5&gt;</twComp><twBEL>RAMcont/burstWriteAddr_5</twBEL></twPathDel><twLogDel>6.785</twLogDel><twRouteDel>5.049</twRouteDel><twTotDel>11.834</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="81.250">clk80MHz</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk80MHz1 = PERIOD TIMEGRP &quot;clk80MHz1&quot; TS_clk / 1.6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/data_out_enable_7 (SLICE_X1Y18.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.298</twSlack><twSrc BELType="FF">RAMcont/data_out_enable_7</twSrc><twDest BELType="FF">RAMcont/data_out_enable_7</twDest><twTotPathDel>1.298</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>RAMcont/data_out_enable_7</twSrc><twDest BELType='FF'>RAMcont/data_out_enable_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y18.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">clk80MHz</twSrcClk><twPathDel><twSite>SLICE_X1Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>RAMcont/data_out_enable&lt;7&gt;</twComp><twBEL>RAMcont/data_out_enable_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y18.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.309</twDelInfo><twComp>RAMcont/data_out_enable&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y18.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>RAMcont/data_out_enable&lt;7&gt;</twComp><twBEL>RAMcont/data_out_enable_mux0000&lt;8&gt;11</twBEL><twBEL>RAMcont/data_out_enable_7</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>1.298</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.750">clk80MHz</twDestClk><twPctLog>76.2</twPctLog><twPctRoute>23.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/A_1 (SLICE_X3Y53.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.317</twSlack><twSrc BELType="FF">RAMcont/A_1</twSrc><twDest BELType="FF">RAMcont/A_1</twDest><twTotPathDel>1.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>RAMcont/A_1</twSrc><twDest BELType='FF'>RAMcont/A_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y53.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">clk80MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>RAMcont/A&lt;1&gt;</twComp><twBEL>RAMcont/A_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>RAMcont/A&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y53.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>RAMcont/A&lt;1&gt;</twComp><twBEL>RAMcont/A_mux0000&lt;1&gt;271</twBEL><twBEL>RAMcont/A_1</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.317</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.750">clk80MHz</twDestClk><twPctLog>74.9</twPctLog><twPctRoute>25.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMcont/A_6 (SLICE_X1Y61.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.317</twSlack><twSrc BELType="FF">RAMcont/A_6</twSrc><twDest BELType="FF">RAMcont/A_6</twDest><twTotPathDel>1.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>RAMcont/A_6</twSrc><twDest BELType='FF'>RAMcont/A_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="18.750">clk80MHz</twSrcClk><twPathDel><twSite>SLICE_X1Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>RAMcont/A&lt;6&gt;</twComp><twBEL>RAMcont/A_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>RAMcont/A&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y61.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>RAMcont/A&lt;6&gt;</twComp><twBEL>RAMcont/A_mux0000&lt;6&gt;231</twBEL><twBEL>RAMcont/A_6</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.317</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.750">clk80MHz</twDestClk><twPctLog>74.9</twPctLog><twPctRoute>25.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_clk80MHz1 = PERIOD TIMEGRP &quot;clk80MHz1&quot; TS_clk / 1.6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tbpwl" slack="9.324" period="12.500" constraintValue="6.250" deviceLimit="1.588" physResource="RAMcont/Mram_readBuffer/CLKA" logResource="RAMcont/Mram_readBuffer.A/CLKA" locationPin="RAMB16_X0Y5.CLKA" clockNet="clk80MHz"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tbpwh" slack="9.324" period="12.500" constraintValue="6.250" deviceLimit="1.588" physResource="RAMcont/Mram_readBuffer/CLKA" logResource="RAMcont/Mram_readBuffer.A/CLKA" locationPin="RAMB16_X0Y5.CLKA" clockNet="clk80MHz"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tbp" slack="9.324" period="12.500" constraintValue="12.500" deviceLimit="3.176" freqLimit="314.861" physResource="RAMcont/Mram_readBuffer/CLKA" logResource="RAMcont/Mram_readBuffer.A/CLKA" locationPin="RAMB16_X0Y5.CLKA" clockNet="clk80MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="94"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="86.704" actualRollup="246.624" errors="1" errorRollup="331" items="25335" itemsRollup="29141"/><twConstRollup name="TS_clk80MHz1" fullName="TS_clk80MHz1 = PERIOD TIMEGRP &quot;clk80MHz1&quot; TS_clk / 1.6 HIGH 50%;" type="child" depth="1" requirement="12.500" prefType="period" actual="154.140" actualRollup="N/A" errors="331" errorRollup="0" items="29141" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="95">2</twUnmetConstCnt><twDataSheet anchorID="96" twNameLen="15"><twClk2SUList anchorID="97" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>17.955</twRiseRise><twFallRise>5.419</twFallRise><twRiseFall>15.414</twRiseFall><twFallFall>13.340</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="98" twDestWidth="8"><twDest>clk25MHz</twDest><twClk2SU><twSrc>clk25MHz</twSrc><twRiseRise>9.198</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="99"><twErrCnt>332</twErrCnt><twScore>3191333</twScore><twSetupScore>3191333</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>55243</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5564</twConnCnt></twConstCov><twStats anchorID="100"><twMinPer>154.140</twMinPer><twFootnote number="1" /><twMaxFreq>6.488</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Mar 30 15:19:04 2013 </twTimestamp></twFoot><twClientInfo anchorID="101"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 195 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
