
datalogger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d8c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f08  08003f1c  08003f1c  00013f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e24  08004e24  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004e24  08004e24  00014e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e2c  08004e2c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e2c  08004e2c  00014e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e30  08004e30  00014e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004e34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a0  20000078  08004eac  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000718  08004eac  00020718  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a8ec  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c36  00000000  00000000  0002a994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a8  00000000  00000000  0002c5d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e0  00000000  00000000  0002ce78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020a90  00000000  00000000  0002d658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b224  00000000  00000000  0004e0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c2e6c  00000000  00000000  0005930c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011c178  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002688  00000000  00000000  0011c1cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003f04 	.word	0x08003f04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08003f04 	.word	0x08003f04

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <BCD2DEC>:
struct Calendar {
    uint8_t sec, min, hour, day, date, month, year;
}
calendar;

uint8_t BCD2DEC(uint8_t c) {
 8000568:	b480      	push	{r7}
 800056a:	b085      	sub	sp, #20
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
    uint8_t ch = ((c >> 4) * 10 + (0x0F & c));
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	091b      	lsrs	r3, r3, #4
 8000576:	b2db      	uxtb	r3, r3
 8000578:	461a      	mov	r2, r3
 800057a:	0092      	lsls	r2, r2, #2
 800057c:	4413      	add	r3, r2
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	b2da      	uxtb	r2, r3
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	f003 030f 	and.w	r3, r3, #15
 8000588:	b2db      	uxtb	r3, r3
 800058a:	4413      	add	r3, r2
 800058c:	73fb      	strb	r3, [r7, #15]
    return ch;
 800058e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000590:	4618      	mov	r0, r3
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <DEC2BCD>:

uint8_t DEC2BCD(uint8_t c) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
    uint8_t ch = ((c / 10) << 4) | (c % 10);
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	4a0e      	ldr	r2, [pc, #56]	; (80005e4 <DEC2BCD+0x48>)
 80005aa:	fba2 2303 	umull	r2, r3, r2, r3
 80005ae:	08db      	lsrs	r3, r3, #3
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	011b      	lsls	r3, r3, #4
 80005b4:	b258      	sxtb	r0, r3
 80005b6:	79fa      	ldrb	r2, [r7, #7]
 80005b8:	4b0a      	ldr	r3, [pc, #40]	; (80005e4 <DEC2BCD+0x48>)
 80005ba:	fba3 1302 	umull	r1, r3, r3, r2
 80005be:	08d9      	lsrs	r1, r3, #3
 80005c0:	460b      	mov	r3, r1
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	440b      	add	r3, r1
 80005c6:	005b      	lsls	r3, r3, #1
 80005c8:	1ad3      	subs	r3, r2, r3
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	b25b      	sxtb	r3, r3
 80005ce:	4303      	orrs	r3, r0
 80005d0:	b25b      	sxtb	r3, r3
 80005d2:	73fb      	strb	r3, [r7, #15]
    return ch;
 80005d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	3714      	adds	r7, #20
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	cccccccd 	.word	0xcccccccd

080005e8 <DS3231_sendData>:

//--------------------------------------
void DS3231_sendData(I2C_HandleTypeDef hi, uint8_t DEV_ADDR) {
 80005e8:	b084      	sub	sp, #16
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b084      	sub	sp, #16
 80005ee:	af02      	add	r7, sp, #8
 80005f0:	f107 0c10 	add.w	ip, r7, #16
 80005f4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8_t writeBuf[1];
    writeBuf[0] = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	713b      	strb	r3, [r7, #4]
    while (HAL_I2C_Master_Transmit( & hi, (uint16_t) DEV_ADDR,
 80005fc:	e00e      	b.n	800061c <DS3231_sendData+0x34>
            (uint8_t * ) & writeBuf, sizeof(writeBuf), (uint32_t) 1000) != HAL_OK) {
        if (HAL_I2C_GetError( & hi) != HAL_I2C_ERROR_AF) {
 80005fe:	f107 0010 	add.w	r0, r7, #16
 8000602:	f001 ff89 	bl	8002518 <HAL_I2C_GetError>
 8000606:	4603      	mov	r3, r0
 8000608:	2b04      	cmp	r3, #4
 800060a:	d007      	beq.n	800061c <DS3231_sendData+0x34>
            size = sprintf((char * ) data, "DS3231 write failed\n");
 800060c:	490f      	ldr	r1, [pc, #60]	; (800064c <DS3231_sendData+0x64>)
 800060e:	4810      	ldr	r0, [pc, #64]	; (8000650 <DS3231_sendData+0x68>)
 8000610:	f002 ffca 	bl	80035a8 <siprintf>
 8000614:	4603      	mov	r3, r0
 8000616:	b29a      	uxth	r2, r3
 8000618:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <DS3231_sendData+0x6c>)
 800061a:	801a      	strh	r2, [r3, #0]
    while (HAL_I2C_Master_Transmit( & hi, (uint16_t) DEV_ADDR,
 800061c:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8000620:	b299      	uxth	r1, r3
 8000622:	1d3a      	adds	r2, r7, #4
 8000624:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	2301      	movs	r3, #1
 800062c:	f107 0010 	add.w	r0, r7, #16
 8000630:	f001 fb46 	bl	8001cc0 <HAL_I2C_Master_Transmit>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d1e1      	bne.n	80005fe <DS3231_sendData+0x16>
        }
    }
}
 800063a:	bf00      	nop
 800063c:	bf00      	nop
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000646:	b004      	add	sp, #16
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	08003f38 	.word	0x08003f38
 8000650:	200004ac 	.word	0x200004ac
 8000654:	200005ac 	.word	0x200005ac

08000658 <DS3231_setDate>:
//--------------------------------------
void DS3231_setDate(I2C_HandleTypeDef hi, uint8_t DEV_ADDR) {
 8000658:	b084      	sub	sp, #16
 800065a:	b580      	push	{r7, lr}
 800065c:	b084      	sub	sp, #16
 800065e:	af02      	add	r7, sp, #8
 8000660:	f107 0c10 	add.w	ip, r7, #16
 8000664:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8_t data[8];

    data[DS3231_CONTROL] = 0; // should be zero REGISTER SELECT from that will start
 8000668:	2300      	movs	r3, #0
 800066a:	703b      	strb	r3, [r7, #0]
    data[DS3231_SECONDS] = calendar.sec; //sec
 800066c:	4b1e      	ldr	r3, [pc, #120]	; (80006e8 <DS3231_setDate+0x90>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	707b      	strb	r3, [r7, #1]
    data[DS3231_MINUTES] = calendar.min; //min
 8000672:	4b1d      	ldr	r3, [pc, #116]	; (80006e8 <DS3231_setDate+0x90>)
 8000674:	785b      	ldrb	r3, [r3, #1]
 8000676:	70bb      	strb	r3, [r7, #2]
    data[DS3231_HOURS] = calendar.hour; //hour
 8000678:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <DS3231_setDate+0x90>)
 800067a:	789b      	ldrb	r3, [r3, #2]
 800067c:	70fb      	strb	r3, [r7, #3]
    data[DS3231_DAY] = calendar.day; //day
 800067e:	4b1a      	ldr	r3, [pc, #104]	; (80006e8 <DS3231_setDate+0x90>)
 8000680:	78db      	ldrb	r3, [r3, #3]
 8000682:	713b      	strb	r3, [r7, #4]
    data[DS3231_YEAR] = calendar.year; //year
 8000684:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <DS3231_setDate+0x90>)
 8000686:	799b      	ldrb	r3, [r3, #6]
 8000688:	71fb      	strb	r3, [r7, #7]
    data[DS3231_MONTH] = calendar.month; //month
 800068a:	4b17      	ldr	r3, [pc, #92]	; (80006e8 <DS3231_setDate+0x90>)
 800068c:	795b      	ldrb	r3, [r3, #5]
 800068e:	71bb      	strb	r3, [r7, #6]
    data[DS3231_DATE] = calendar.date; //date
 8000690:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <DS3231_setDate+0x90>)
 8000692:	791b      	ldrb	r3, [r3, #4]
 8000694:	717b      	strb	r3, [r7, #5]

    while (HAL_I2C_Master_Transmit( & hi, (uint16_t) DEV_ADDR, (uint8_t * ) & data,
 8000696:	e00f      	b.n	80006b8 <DS3231_setDate+0x60>
            8, (uint32_t) 1000) != HAL_OK) {
        if (HAL_I2C_GetError( & hi) != HAL_I2C_ERROR_AF) {
 8000698:	f107 0010 	add.w	r0, r7, #16
 800069c:	f001 ff3c 	bl	8002518 <HAL_I2C_GetError>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b04      	cmp	r3, #4
 80006a4:	d008      	beq.n	80006b8 <DS3231_setDate+0x60>
            size = sprintf((char * ) data, "DS3231 write failed\n");
 80006a6:	463b      	mov	r3, r7
 80006a8:	4910      	ldr	r1, [pc, #64]	; (80006ec <DS3231_setDate+0x94>)
 80006aa:	4618      	mov	r0, r3
 80006ac:	f002 ff7c 	bl	80035a8 <siprintf>
 80006b0:	4603      	mov	r3, r0
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	4b0e      	ldr	r3, [pc, #56]	; (80006f0 <DS3231_setDate+0x98>)
 80006b6:	801a      	strh	r2, [r3, #0]
    while (HAL_I2C_Master_Transmit( & hi, (uint16_t) DEV_ADDR, (uint8_t * ) & data,
 80006b8:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80006bc:	b299      	uxth	r1, r3
 80006be:	463a      	mov	r2, r7
 80006c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006c4:	9300      	str	r3, [sp, #0]
 80006c6:	2308      	movs	r3, #8
 80006c8:	f107 0010 	add.w	r0, r7, #16
 80006cc:	f001 faf8 	bl	8001cc0 <HAL_I2C_Master_Transmit>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d1e0      	bne.n	8000698 <DS3231_setDate+0x40>

        }
    }
}
 80006d6:	bf00      	nop
 80006d8:	bf00      	nop
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006e2:	b004      	add	sp, #16
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	200005b0 	.word	0x200005b0
 80006ec:	08003f38 	.word	0x08003f38
 80006f0:	200005ac 	.word	0x200005ac

080006f4 <I2C_ReadCalendarData>:
        }
    }
    return readBuf;
}

void I2C_ReadCalendarData(I2C_HandleTypeDef hi, uint8_t DEV_ADDR) {
 80006f4:	b084      	sub	sp, #16
 80006f6:	b580      	push	{r7, lr}
 80006f8:	b082      	sub	sp, #8
 80006fa:	af02      	add	r7, sp, #8
 80006fc:	f107 0c08 	add.w	ip, r7, #8
 8000700:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    while (HAL_I2C_Master_Receive( & hi, (uint16_t) DEV_ADDR, (uint8_t * ) & readBuf,
 8000704:	e00e      	b.n	8000724 <I2C_ReadCalendarData+0x30>
            (uint16_t) 7, (uint32_t) 1000) != HAL_OK) {
        if (HAL_I2C_GetError( & hi) != HAL_I2C_ERROR_AF) {
 8000706:	f107 0008 	add.w	r0, r7, #8
 800070a:	f001 ff05 	bl	8002518 <HAL_I2C_GetError>
 800070e:	4603      	mov	r3, r0
 8000710:	2b04      	cmp	r3, #4
 8000712:	d007      	beq.n	8000724 <I2C_ReadCalendarData+0x30>
            size = sprintf((char * ) data, "DS3231 read failed\n");
 8000714:	491c      	ldr	r1, [pc, #112]	; (8000788 <I2C_ReadCalendarData+0x94>)
 8000716:	481d      	ldr	r0, [pc, #116]	; (800078c <I2C_ReadCalendarData+0x98>)
 8000718:	f002 ff46 	bl	80035a8 <siprintf>
 800071c:	4603      	mov	r3, r0
 800071e:	b29a      	uxth	r2, r3
 8000720:	4b1b      	ldr	r3, [pc, #108]	; (8000790 <I2C_ReadCalendarData+0x9c>)
 8000722:	801a      	strh	r2, [r3, #0]
    while (HAL_I2C_Master_Receive( & hi, (uint16_t) DEV_ADDR, (uint8_t * ) & readBuf,
 8000724:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8000728:	b299      	uxth	r1, r3
 800072a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	2307      	movs	r3, #7
 8000732:	4a18      	ldr	r2, [pc, #96]	; (8000794 <I2C_ReadCalendarData+0xa0>)
 8000734:	f107 0008 	add.w	r0, r7, #8
 8000738:	f001 fbc0 	bl	8001ebc <HAL_I2C_Master_Receive>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d1e1      	bne.n	8000706 <I2C_ReadCalendarData+0x12>
        }
    }
    calendar.sec = readBuf[0];
 8000742:	4b14      	ldr	r3, [pc, #80]	; (8000794 <I2C_ReadCalendarData+0xa0>)
 8000744:	781a      	ldrb	r2, [r3, #0]
 8000746:	4b14      	ldr	r3, [pc, #80]	; (8000798 <I2C_ReadCalendarData+0xa4>)
 8000748:	701a      	strb	r2, [r3, #0]
    calendar.min = readBuf[1];
 800074a:	4b12      	ldr	r3, [pc, #72]	; (8000794 <I2C_ReadCalendarData+0xa0>)
 800074c:	785a      	ldrb	r2, [r3, #1]
 800074e:	4b12      	ldr	r3, [pc, #72]	; (8000798 <I2C_ReadCalendarData+0xa4>)
 8000750:	705a      	strb	r2, [r3, #1]
    calendar.hour = readBuf[2];
 8000752:	4b10      	ldr	r3, [pc, #64]	; (8000794 <I2C_ReadCalendarData+0xa0>)
 8000754:	789a      	ldrb	r2, [r3, #2]
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <I2C_ReadCalendarData+0xa4>)
 8000758:	709a      	strb	r2, [r3, #2]
    calendar.day = readBuf[3];
 800075a:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <I2C_ReadCalendarData+0xa0>)
 800075c:	78da      	ldrb	r2, [r3, #3]
 800075e:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <I2C_ReadCalendarData+0xa4>)
 8000760:	70da      	strb	r2, [r3, #3]
    calendar.date = readBuf[4];
 8000762:	4b0c      	ldr	r3, [pc, #48]	; (8000794 <I2C_ReadCalendarData+0xa0>)
 8000764:	791a      	ldrb	r2, [r3, #4]
 8000766:	4b0c      	ldr	r3, [pc, #48]	; (8000798 <I2C_ReadCalendarData+0xa4>)
 8000768:	711a      	strb	r2, [r3, #4]
    calendar.month = readBuf[5];
 800076a:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <I2C_ReadCalendarData+0xa0>)
 800076c:	795a      	ldrb	r2, [r3, #5]
 800076e:	4b0a      	ldr	r3, [pc, #40]	; (8000798 <I2C_ReadCalendarData+0xa4>)
 8000770:	715a      	strb	r2, [r3, #5]
    calendar.year = readBuf[6];
 8000772:	4b08      	ldr	r3, [pc, #32]	; (8000794 <I2C_ReadCalendarData+0xa0>)
 8000774:	799a      	ldrb	r2, [r3, #6]
 8000776:	4b08      	ldr	r3, [pc, #32]	; (8000798 <I2C_ReadCalendarData+0xa4>)
 8000778:	719a      	strb	r2, [r3, #6]
}
 800077a:	bf00      	nop
 800077c:	46bd      	mov	sp, r7
 800077e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000782:	b004      	add	sp, #16
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	08003f50 	.word	0x08003f50
 800078c:	200004ac 	.word	0x200004ac
 8000790:	200005ac 	.word	0x200005ac
 8000794:	2000061c 	.word	0x2000061c
 8000798:	200005b0 	.word	0x200005b0

0800079c <retrnAsString>:

char * retrnAsString(uint8_t data) {
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
    static char res[2];
    uint8_t tempVal = BCD2DEC(data);
 80007a6:	79fb      	ldrb	r3, [r7, #7]
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff fedd 	bl	8000568 <BCD2DEC>
 80007ae:	4603      	mov	r3, r0
 80007b0:	73fb      	strb	r3, [r7, #15]
    sprintf(res, "%c%c", ((tempVal / 10) % 10) + 0x30, (tempVal % 10) + 0x30);
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	4a13      	ldr	r2, [pc, #76]	; (8000804 <retrnAsString+0x68>)
 80007b6:	fba2 2303 	umull	r2, r3, r2, r3
 80007ba:	08db      	lsrs	r3, r3, #3
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4b11      	ldr	r3, [pc, #68]	; (8000804 <retrnAsString+0x68>)
 80007c0:	fba3 1302 	umull	r1, r3, r3, r2
 80007c4:	08d9      	lsrs	r1, r3, #3
 80007c6:	460b      	mov	r3, r1
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	440b      	add	r3, r1
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	1ad3      	subs	r3, r2, r3
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80007d6:	7bfa      	ldrb	r2, [r7, #15]
 80007d8:	4b0a      	ldr	r3, [pc, #40]	; (8000804 <retrnAsString+0x68>)
 80007da:	fba3 1302 	umull	r1, r3, r3, r2
 80007de:	08d9      	lsrs	r1, r3, #3
 80007e0:	460b      	mov	r3, r1
 80007e2:	009b      	lsls	r3, r3, #2
 80007e4:	440b      	add	r3, r1
 80007e6:	005b      	lsls	r3, r3, #1
 80007e8:	1ad3      	subs	r3, r2, r3
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	3330      	adds	r3, #48	; 0x30
 80007ee:	4602      	mov	r2, r0
 80007f0:	4905      	ldr	r1, [pc, #20]	; (8000808 <retrnAsString+0x6c>)
 80007f2:	4806      	ldr	r0, [pc, #24]	; (800080c <retrnAsString+0x70>)
 80007f4:	f002 fed8 	bl	80035a8 <siprintf>
    return res;
 80007f8:	4b04      	ldr	r3, [pc, #16]	; (800080c <retrnAsString+0x70>)
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3710      	adds	r7, #16
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	cccccccd 	.word	0xcccccccd
 8000808:	08003f64 	.word	0x08003f64
 800080c:	20000094 	.word	0x20000094

08000810 <readSeconds>:
uint8_t readIntSeconds() {
    return calendar.sec;
}

char * readSeconds() {
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
    return retrnAsString(calendar.sec);
 8000814:	4b03      	ldr	r3, [pc, #12]	; (8000824 <readSeconds+0x14>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ffbf 	bl	800079c <retrnAsString>
 800081e:	4603      	mov	r3, r0
}
 8000820:	4618      	mov	r0, r3
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200005b0 	.word	0x200005b0

08000828 <readMinutes>:

char * readMinutes() {
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
    return retrnAsString(calendar.min);
 800082c:	4b03      	ldr	r3, [pc, #12]	; (800083c <readMinutes+0x14>)
 800082e:	785b      	ldrb	r3, [r3, #1]
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ffb3 	bl	800079c <retrnAsString>
 8000836:	4603      	mov	r3, r0
}
 8000838:	4618      	mov	r0, r3
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200005b0 	.word	0x200005b0

08000840 <readHours>:

char * readHours() {
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
    return retrnAsString(calendar.hour);
 8000844:	4b03      	ldr	r3, [pc, #12]	; (8000854 <readHours+0x14>)
 8000846:	789b      	ldrb	r3, [r3, #2]
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff ffa7 	bl	800079c <retrnAsString>
 800084e:	4603      	mov	r3, r0
}
 8000850:	4618      	mov	r0, r3
 8000852:	bd80      	pop	{r7, pc}
 8000854:	200005b0 	.word	0x200005b0

08000858 <readDate>:
    uint8_t tempVal = BCD2DEC(calendar.day);
    sprintf(res, "%c", (tempVal % 10) + 0x30);
    return res;
}

char * readDate() {
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
    return retrnAsString(calendar.date);
 800085c:	4b03      	ldr	r3, [pc, #12]	; (800086c <readDate+0x14>)
 800085e:	791b      	ldrb	r3, [r3, #4]
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff ff9b 	bl	800079c <retrnAsString>
 8000866:	4603      	mov	r3, r0
}
 8000868:	4618      	mov	r0, r3
 800086a:	bd80      	pop	{r7, pc}
 800086c:	200005b0 	.word	0x200005b0

08000870 <readMonth>:

char * readMonth() {
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
    return retrnAsString(calendar.month);
 8000874:	4b03      	ldr	r3, [pc, #12]	; (8000884 <readMonth+0x14>)
 8000876:	795b      	ldrb	r3, [r3, #5]
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff ff8f 	bl	800079c <retrnAsString>
 800087e:	4603      	mov	r3, r0
}
 8000880:	4618      	mov	r0, r3
 8000882:	bd80      	pop	{r7, pc}
 8000884:	200005b0 	.word	0x200005b0

08000888 <readYear>:

char * readYear() {
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
    return retrnAsString(calendar.year);
 800088c:	4b03      	ldr	r3, [pc, #12]	; (800089c <readYear+0x14>)
 800088e:	799b      	ldrb	r3, [r3, #6]
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff ff83 	bl	800079c <retrnAsString>
 8000896:	4603      	mov	r3, r0
}
 8000898:	4618      	mov	r0, r3
 800089a:	bd80      	pop	{r7, pc}
 800089c:	200005b0 	.word	0x200005b0

080008a0 <setSeconds>:

void setSeconds(uint8_t sec) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	71fb      	strb	r3, [r7, #7]

    calendar.sec = DEC2BCD(sec);
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff fe75 	bl	800059c <DEC2BCD>
 80008b2:	4603      	mov	r3, r0
 80008b4:	461a      	mov	r2, r3
 80008b6:	4b03      	ldr	r3, [pc, #12]	; (80008c4 <setSeconds+0x24>)
 80008b8:	701a      	strb	r2, [r3, #0]
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	200005b0 	.word	0x200005b0

080008c8 <setMinutes>:

void setMinutes(uint8_t min) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
    calendar.min = DEC2BCD(min);
 80008d2:	79fb      	ldrb	r3, [r7, #7]
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fe61 	bl	800059c <DEC2BCD>
 80008da:	4603      	mov	r3, r0
 80008dc:	461a      	mov	r2, r3
 80008de:	4b03      	ldr	r3, [pc, #12]	; (80008ec <setMinutes+0x24>)
 80008e0:	705a      	strb	r2, [r3, #1]
}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	200005b0 	.word	0x200005b0

080008f0 <setHour>:

void setHour(uint8_t hour) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	71fb      	strb	r3, [r7, #7]
    calendar.hour = DEC2BCD(hour);
 80008fa:	79fb      	ldrb	r3, [r7, #7]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fe4d 	bl	800059c <DEC2BCD>
 8000902:	4603      	mov	r3, r0
 8000904:	461a      	mov	r2, r3
 8000906:	4b03      	ldr	r3, [pc, #12]	; (8000914 <setHour+0x24>)
 8000908:	709a      	strb	r2, [r3, #2]
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	200005b0 	.word	0x200005b0

08000918 <setDate>:

void setDay(uint8_t day) {
    calendar.day = DEC2BCD(day);
}

void setDate(uint8_t date) {
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	4603      	mov	r3, r0
 8000920:	71fb      	strb	r3, [r7, #7]
    calendar.date = DEC2BCD(date);
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff fe39 	bl	800059c <DEC2BCD>
 800092a:	4603      	mov	r3, r0
 800092c:	461a      	mov	r2, r3
 800092e:	4b03      	ldr	r3, [pc, #12]	; (800093c <setDate+0x24>)
 8000930:	711a      	strb	r2, [r3, #4]
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	200005b0 	.word	0x200005b0

08000940 <setMonth>:

void setMonth(uint8_t month) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
    calendar.month = DEC2BCD(month);
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff fe25 	bl	800059c <DEC2BCD>
 8000952:	4603      	mov	r3, r0
 8000954:	461a      	mov	r2, r3
 8000956:	4b03      	ldr	r3, [pc, #12]	; (8000964 <setMonth+0x24>)
 8000958:	715a      	strb	r2, [r3, #5]
}
 800095a:	bf00      	nop
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	200005b0 	.word	0x200005b0

08000968 <setYear>:

void setYear(uint8_t year) {
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	71fb      	strb	r3, [r7, #7]
    calendar.year = DEC2BCD(year);
 8000972:	79fb      	ldrb	r3, [r7, #7]
 8000974:	4618      	mov	r0, r3
 8000976:	f7ff fe11 	bl	800059c <DEC2BCD>
 800097a:	4603      	mov	r3, r0
 800097c:	461a      	mov	r2, r3
 800097e:	4b03      	ldr	r3, [pc, #12]	; (800098c <setYear+0x24>)
 8000980:	719a      	strb	r2, [r3, #6]
 8000982:	bf00      	nop
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	200005b0 	.word	0x200005b0

08000990 <lcd_send_cmd>:
#include "i2c-lcd.h"
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // bu adresi bagladiginiz elemana göre degistirin
void lcd_send_cmd (char cmd)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af02      	add	r7, sp, #8
 8000996:	4603      	mov	r3, r0
 8000998:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	f023 030f 	bic.w	r3, r3, #15
 80009a0:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	011b      	lsls	r3, r3, #4
 80009a6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80009a8:	7bfb      	ldrb	r3, [r7, #15]
 80009aa:	f043 030c 	orr.w	r3, r3, #12
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80009b2:	7bfb      	ldrb	r3, [r7, #15]
 80009b4:	f043 0308 	orr.w	r3, r3, #8
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80009bc:	7bbb      	ldrb	r3, [r7, #14]
 80009be:	f043 030c 	orr.w	r3, r3, #12
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80009c6:	7bbb      	ldrb	r3, [r7, #14]
 80009c8:	f043 0308 	orr.w	r3, r3, #8
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80009d0:	f107 0208 	add.w	r2, r7, #8
 80009d4:	2364      	movs	r3, #100	; 0x64
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	2304      	movs	r3, #4
 80009da:	214e      	movs	r1, #78	; 0x4e
 80009dc:	4803      	ldr	r0, [pc, #12]	; (80009ec <lcd_send_cmd+0x5c>)
 80009de:	f001 f96f 	bl	8001cc0 <HAL_I2C_Master_Transmit>
}
 80009e2:	bf00      	nop
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000658 	.word	0x20000658

080009f0 <lcd_init>:
	data_t[3] = data_l|0x09;  //en=0, rs=0
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
}

void lcd_init (void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x02);
 80009f4:	2002      	movs	r0, #2
 80009f6:	f7ff ffcb 	bl	8000990 <lcd_send_cmd>
	lcd_send_cmd (0x28);
 80009fa:	2028      	movs	r0, #40	; 0x28
 80009fc:	f7ff ffc8 	bl	8000990 <lcd_send_cmd>
	lcd_send_cmd (0x0c);
 8000a00:	200c      	movs	r0, #12
 8000a02:	f7ff ffc5 	bl	8000990 <lcd_send_cmd>
	lcd_send_cmd (0x80);
 8000a06:	2080      	movs	r0, #128	; 0x80
 8000a08:	f7ff ffc2 	bl	8000990 <lcd_send_cmd>
}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a10:	b590      	push	{r4, r7, lr}
 8000a12:	b09b      	sub	sp, #108	; 0x6c
 8000a14:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE BEGIN 1 */
	     uint8_t ds3231Addr = (uint8_t) 0xD0;
 8000a16:	23d0      	movs	r3, #208	; 0xd0
 8000a18:	77fb      	strb	r3, [r7, #31]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a1a:	f000 fcf5 	bl	8001408 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a1e:	f000 f8c9 	bl	8000bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a22:	f000 f98d 	bl	8000d40 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a26:	f000 f92f 	bl	8000c88 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000a2a:	f000 f95b 	bl	8000ce4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  	  	//LCD
        lcd_init ();
 8000a2e:	f7ff ffdf 	bl	80009f0 <lcd_init>
      	check = ssd1306_Init();
 8000a32:	f000 f9cb 	bl	8000dcc <ssd1306_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	461a      	mov	r2, r3
 8000a3a:	4b59      	ldr	r3, [pc, #356]	; (8000ba0 <main+0x190>)
 8000a3c:	701a      	strb	r2, [r3, #0]
      	ssd1306_Fill(0);
 8000a3e:	2000      	movs	r0, #0
 8000a40:	f000 fa30 	bl	8000ea4 <ssd1306_Fill>
      	ssd1306_UpdateScreen();
 8000a44:	f000 fa52 	bl	8000eec <ssd1306_UpdateScreen>
      	HAL_Delay(20);
 8000a48:	2014      	movs	r0, #20
 8000a4a:	f000 fd4f 	bl	80014ec <HAL_Delay>

      			//ds3231
      			setSeconds(10);
 8000a4e:	200a      	movs	r0, #10
 8000a50:	f7ff ff26 	bl	80008a0 <setSeconds>
      	        setMinutes(21);
 8000a54:	2015      	movs	r0, #21
 8000a56:	f7ff ff37 	bl	80008c8 <setMinutes>
      	        setHour(12);
 8000a5a:	200c      	movs	r0, #12
 8000a5c:	f7ff ff48 	bl	80008f0 <setHour>
      	        setDate(30);
 8000a60:	201e      	movs	r0, #30
 8000a62:	f7ff ff59 	bl	8000918 <setDate>
      	        setMonth(7);
 8000a66:	2007      	movs	r0, #7
 8000a68:	f7ff ff6a 	bl	8000940 <setMonth>
      	        setYear(19);
 8000a6c:	2013      	movs	r0, #19
 8000a6e:	f7ff ff7b 	bl	8000968 <setYear>

      	        DS3231_sendData(hi2c2, ds3231Addr);
 8000a72:	4c4c      	ldr	r4, [pc, #304]	; (8000ba4 <main+0x194>)
 8000a74:	7ffb      	ldrb	r3, [r7, #31]
 8000a76:	9311      	str	r3, [sp, #68]	; 0x44
 8000a78:	4668      	mov	r0, sp
 8000a7a:	f104 0310 	add.w	r3, r4, #16
 8000a7e:	2244      	movs	r2, #68	; 0x44
 8000a80:	4619      	mov	r1, r3
 8000a82:	f002 fd7b 	bl	800357c <memcpy>
 8000a86:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000a8a:	f7ff fdad 	bl	80005e8 <DS3231_sendData>
      	        while (HAL_I2C_GetState( & hi2c2) != HAL_I2C_STATE_READY){}
 8000a8e:	bf00      	nop
 8000a90:	4844      	ldr	r0, [pc, #272]	; (8000ba4 <main+0x194>)
 8000a92:	f001 fd33 	bl	80024fc <HAL_I2C_GetState>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b20      	cmp	r3, #32
 8000a9a:	d1f9      	bne.n	8000a90 <main+0x80>
      	        DS3231_setDate(hi2c2, ds3231Addr);
 8000a9c:	4c41      	ldr	r4, [pc, #260]	; (8000ba4 <main+0x194>)
 8000a9e:	7ffb      	ldrb	r3, [r7, #31]
 8000aa0:	9311      	str	r3, [sp, #68]	; 0x44
 8000aa2:	4668      	mov	r0, sp
 8000aa4:	f104 0310 	add.w	r3, r4, #16
 8000aa8:	2244      	movs	r2, #68	; 0x44
 8000aaa:	4619      	mov	r1, r3
 8000aac:	f002 fd66 	bl	800357c <memcpy>
 8000ab0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ab4:	f7ff fdd0 	bl	8000658 <DS3231_setDate>


      	        HAL_Delay(1000);
 8000ab8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000abc:	f000 fd16 	bl	80014ec <HAL_Delay>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  	  	  	  DS3231_sendData(hi2c2, ds3231Addr);
 8000ac0:	4c38      	ldr	r4, [pc, #224]	; (8000ba4 <main+0x194>)
 8000ac2:	7ffb      	ldrb	r3, [r7, #31]
 8000ac4:	9311      	str	r3, [sp, #68]	; 0x44
 8000ac6:	4668      	mov	r0, sp
 8000ac8:	f104 0310 	add.w	r3, r4, #16
 8000acc:	2244      	movs	r2, #68	; 0x44
 8000ace:	4619      	mov	r1, r3
 8000ad0:	f002 fd54 	bl	800357c <memcpy>
 8000ad4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ad8:	f7ff fd86 	bl	80005e8 <DS3231_sendData>
	  	  while (HAL_I2C_GetState( & hi2c2) != HAL_I2C_STATE_READY) {}
 8000adc:	bf00      	nop
 8000ade:	4831      	ldr	r0, [pc, #196]	; (8000ba4 <main+0x194>)
 8000ae0:	f001 fd0c 	bl	80024fc <HAL_I2C_GetState>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b20      	cmp	r3, #32
 8000ae8:	d1f9      	bne.n	8000ade <main+0xce>
	  	  //Read
	  	  I2C_ReadCalendarData(hi2c2, ds3231Addr);
 8000aea:	4c2e      	ldr	r4, [pc, #184]	; (8000ba4 <main+0x194>)
 8000aec:	7ffb      	ldrb	r3, [r7, #31]
 8000aee:	9311      	str	r3, [sp, #68]	; 0x44
 8000af0:	4668      	mov	r0, sp
 8000af2:	f104 0310 	add.w	r3, r4, #16
 8000af6:	2244      	movs	r2, #68	; 0x44
 8000af8:	4619      	mov	r1, r3
 8000afa:	f002 fd3f 	bl	800357c <memcpy>
 8000afe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000b02:	f7ff fdf7 	bl	80006f4 <I2C_ReadCalendarData>
	  	         /*
	  	   atoi komutu iÃ§erdigi string ifadeyi integera Ã§evirir.
	  	     */
	  	  saniye = atoi(readSeconds());
 8000b06:	f7ff fe83 	bl	8000810 <readSeconds>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f002 fd07 	bl	8003520 <atoi>
 8000b12:	4603      	mov	r3, r0
 8000b14:	61bb      	str	r3, [r7, #24]
	  	  dakika = atoi(readMinutes());
 8000b16:	f7ff fe87 	bl	8000828 <readMinutes>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f002 fcff 	bl	8003520 <atoi>
 8000b22:	4603      	mov	r3, r0
 8000b24:	617b      	str	r3, [r7, #20]
	  	  saat = atoi(readHours());
 8000b26:	f7ff fe8b 	bl	8000840 <readHours>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f002 fcf7 	bl	8003520 <atoi>
 8000b32:	4603      	mov	r3, r0
 8000b34:	613b      	str	r3, [r7, #16]


	  	  gun = atoi(readDate());
 8000b36:	f7ff fe8f 	bl	8000858 <readDate>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f002 fcef 	bl	8003520 <atoi>
 8000b42:	4603      	mov	r3, r0
 8000b44:	60fb      	str	r3, [r7, #12]
	  	  ay  = atoi(readMonth());
 8000b46:	f7ff fe93 	bl	8000870 <readMonth>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f002 fce7 	bl	8003520 <atoi>
 8000b52:	4603      	mov	r3, r0
 8000b54:	60bb      	str	r3, [r7, #8]
	  	  yil = atoi(readYear());
 8000b56:	f7ff fe97 	bl	8000888 <readYear>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f002 fcdf 	bl	8003520 <atoi>
 8000b62:	4603      	mov	r3, r0
 8000b64:	607b      	str	r3, [r7, #4]



	  	  	  ssd1306_Fill(Black);
 8000b66:	2000      	movs	r0, #0
 8000b68:	f000 f99c 	bl	8000ea4 <ssd1306_Fill>
	  	  	  ssd1306_SetCursor(0,15);
 8000b6c:	210f      	movs	r1, #15
 8000b6e:	2000      	movs	r0, #0
 8000b70:	f000 faf2 	bl	8001158 <ssd1306_SetCursor>
	  	  	  sprintf(txt,"%d:%d:%d",saat,dakika,saniye);
 8000b74:	69bb      	ldr	r3, [r7, #24]
 8000b76:	9300      	str	r3, [sp, #0]
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	490a      	ldr	r1, [pc, #40]	; (8000ba8 <main+0x198>)
 8000b7e:	480b      	ldr	r0, [pc, #44]	; (8000bac <main+0x19c>)
 8000b80:	f002 fd12 	bl	80035a8 <siprintf>
	  	  	  ssd1306_WriteString(txt,Font_11x18,White);
 8000b84:	4a0a      	ldr	r2, [pc, #40]	; (8000bb0 <main+0x1a0>)
 8000b86:	2301      	movs	r3, #1
 8000b88:	ca06      	ldmia	r2, {r1, r2}
 8000b8a:	4808      	ldr	r0, [pc, #32]	; (8000bac <main+0x19c>)
 8000b8c:	f000 fabe 	bl	800110c <ssd1306_WriteString>
	  	  	  ssd1306_UpdateScreen();
 8000b90:	f000 f9ac 	bl	8000eec <ssd1306_UpdateScreen>
	  	  	  HAL_Delay(1000);
 8000b94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b98:	f000 fca8 	bl	80014ec <HAL_Delay>
  {
 8000b9c:	e790      	b.n	8000ac0 <main+0xb0>
 8000b9e:	bf00      	nop
 8000ba0:	20000700 	.word	0x20000700
 8000ba4:	200006ac 	.word	0x200006ac
 8000ba8:	08003f70 	.word	0x08003f70
 8000bac:	20000624 	.word	0x20000624
 8000bb0:	20000000 	.word	0x20000000

08000bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b094      	sub	sp, #80	; 0x50
 8000bb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bba:	f107 0320 	add.w	r3, r7, #32
 8000bbe:	2230      	movs	r2, #48	; 0x30
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f002 fce8 	bl	8003598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc8:	f107 030c 	add.w	r3, r7, #12
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	60da      	str	r2, [r3, #12]
 8000bd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60bb      	str	r3, [r7, #8]
 8000bdc:	4b28      	ldr	r3, [pc, #160]	; (8000c80 <SystemClock_Config+0xcc>)
 8000bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be0:	4a27      	ldr	r2, [pc, #156]	; (8000c80 <SystemClock_Config+0xcc>)
 8000be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000be6:	6413      	str	r3, [r2, #64]	; 0x40
 8000be8:	4b25      	ldr	r3, [pc, #148]	; (8000c80 <SystemClock_Config+0xcc>)
 8000bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bf0:	60bb      	str	r3, [r7, #8]
 8000bf2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	607b      	str	r3, [r7, #4]
 8000bf8:	4b22      	ldr	r3, [pc, #136]	; (8000c84 <SystemClock_Config+0xd0>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a21      	ldr	r2, [pc, #132]	; (8000c84 <SystemClock_Config+0xd0>)
 8000bfe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c02:	6013      	str	r3, [r2, #0]
 8000c04:	4b1f      	ldr	r3, [pc, #124]	; (8000c84 <SystemClock_Config+0xd0>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c0c:	607b      	str	r3, [r7, #4]
 8000c0e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c10:	2302      	movs	r3, #2
 8000c12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c14:	2301      	movs	r3, #1
 8000c16:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c18:	2310      	movs	r3, #16
 8000c1a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c20:	2300      	movs	r3, #0
 8000c22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c24:	2308      	movs	r3, #8
 8000c26:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000c28:	23a8      	movs	r3, #168	; 0xa8
 8000c2a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c30:	2304      	movs	r3, #4
 8000c32:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c34:	f107 0320 	add.w	r3, r7, #32
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f002 f83d 	bl	8002cb8 <HAL_RCC_OscConfig>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c44:	f000 f8a4 	bl	8000d90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c48:	230f      	movs	r3, #15
 8000c4a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c54:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c5e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c60:	f107 030c 	add.w	r3, r7, #12
 8000c64:	2105      	movs	r1, #5
 8000c66:	4618      	mov	r0, r3
 8000c68:	f002 fa9e 	bl	80031a8 <HAL_RCC_ClockConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000c72:	f000 f88d 	bl	8000d90 <Error_Handler>
  }
}
 8000c76:	bf00      	nop
 8000c78:	3750      	adds	r7, #80	; 0x50
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40023800 	.word	0x40023800
 8000c84:	40007000 	.word	0x40007000

08000c88 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c8c:	4b12      	ldr	r3, [pc, #72]	; (8000cd8 <MX_I2C1_Init+0x50>)
 8000c8e:	4a13      	ldr	r2, [pc, #76]	; (8000cdc <MX_I2C1_Init+0x54>)
 8000c90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <MX_I2C1_Init+0x50>)
 8000c94:	4a12      	ldr	r2, [pc, #72]	; (8000ce0 <MX_I2C1_Init+0x58>)
 8000c96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c98:	4b0f      	ldr	r3, [pc, #60]	; (8000cd8 <MX_I2C1_Init+0x50>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <MX_I2C1_Init+0x50>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <MX_I2C1_Init+0x50>)
 8000ca6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000caa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cac:	4b0a      	ldr	r3, [pc, #40]	; (8000cd8 <MX_I2C1_Init+0x50>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000cb2:	4b09      	ldr	r3, [pc, #36]	; (8000cd8 <MX_I2C1_Init+0x50>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cb8:	4b07      	ldr	r3, [pc, #28]	; (8000cd8 <MX_I2C1_Init+0x50>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cbe:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <MX_I2C1_Init+0x50>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cc4:	4804      	ldr	r0, [pc, #16]	; (8000cd8 <MX_I2C1_Init+0x50>)
 8000cc6:	f000 feb7 	bl	8001a38 <HAL_I2C_Init>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000cd0:	f000 f85e 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cd4:	bf00      	nop
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000658 	.word	0x20000658
 8000cdc:	40005400 	.word	0x40005400
 8000ce0:	00061a80 	.word	0x00061a80

08000ce4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ce8:	4b12      	ldr	r3, [pc, #72]	; (8000d34 <MX_I2C2_Init+0x50>)
 8000cea:	4a13      	ldr	r2, [pc, #76]	; (8000d38 <MX_I2C2_Init+0x54>)
 8000cec:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8000cee:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <MX_I2C2_Init+0x50>)
 8000cf0:	4a12      	ldr	r2, [pc, #72]	; (8000d3c <MX_I2C2_Init+0x58>)
 8000cf2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <MX_I2C2_Init+0x50>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <MX_I2C2_Init+0x50>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <MX_I2C2_Init+0x50>)
 8000d02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d06:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d08:	4b0a      	ldr	r3, [pc, #40]	; (8000d34 <MX_I2C2_Init+0x50>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000d0e:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <MX_I2C2_Init+0x50>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d14:	4b07      	ldr	r3, [pc, #28]	; (8000d34 <MX_I2C2_Init+0x50>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d1a:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <MX_I2C2_Init+0x50>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000d20:	4804      	ldr	r0, [pc, #16]	; (8000d34 <MX_I2C2_Init+0x50>)
 8000d22:	f000 fe89 	bl	8001a38 <HAL_I2C_Init>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000d2c:	f000 f830 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	200006ac 	.word	0x200006ac
 8000d38:	40005800 	.word	0x40005800
 8000d3c:	00061a80 	.word	0x00061a80

08000d40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	607b      	str	r3, [r7, #4]
 8000d4a:	4b10      	ldr	r3, [pc, #64]	; (8000d8c <MX_GPIO_Init+0x4c>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	4a0f      	ldr	r2, [pc, #60]	; (8000d8c <MX_GPIO_Init+0x4c>)
 8000d50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d54:	6313      	str	r3, [r2, #48]	; 0x30
 8000d56:	4b0d      	ldr	r3, [pc, #52]	; (8000d8c <MX_GPIO_Init+0x4c>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	603b      	str	r3, [r7, #0]
 8000d66:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <MX_GPIO_Init+0x4c>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	4a08      	ldr	r2, [pc, #32]	; (8000d8c <MX_GPIO_Init+0x4c>)
 8000d6c:	f043 0302 	orr.w	r3, r3, #2
 8000d70:	6313      	str	r3, [r2, #48]	; 0x30
 8000d72:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <MX_GPIO_Init+0x4c>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	f003 0302 	and.w	r3, r3, #2
 8000d7a:	603b      	str	r3, [r7, #0]
 8000d7c:	683b      	ldr	r3, [r7, #0]

}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	40023800 	.word	0x40023800

08000d90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d94:	b672      	cpsid	i
}
 8000d96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d98:	e7fe      	b.n	8000d98 <Error_Handler+0x8>
	...

08000d9c <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af04      	add	r7, sp, #16
 8000da2:	4603      	mov	r3, r0
 8000da4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1,SSD1306_I2C_ADDR,0x00,1,&command,1,10);
 8000da6:	230a      	movs	r3, #10
 8000da8:	9302      	str	r3, [sp, #8]
 8000daa:	2301      	movs	r3, #1
 8000dac:	9301      	str	r3, [sp, #4]
 8000dae:	1dfb      	adds	r3, r7, #7
 8000db0:	9300      	str	r3, [sp, #0]
 8000db2:	2301      	movs	r3, #1
 8000db4:	2200      	movs	r2, #0
 8000db6:	2178      	movs	r1, #120	; 0x78
 8000db8:	4803      	ldr	r0, [pc, #12]	; (8000dc8 <ssd1306_WriteCommand+0x2c>)
 8000dba:	f001 faa5 	bl	8002308 <HAL_I2C_Mem_Write>
}
 8000dbe:	bf00      	nop
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000658 	.word	0x20000658

08000dcc <ssd1306_Init>:

//
//	Initialize the oled screen
//
uint8_t ssd1306_Init(void)
{	
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
	// Wait for the screen to boot
	HAL_Delay(100);
 8000dd0:	2064      	movs	r0, #100	; 0x64
 8000dd2:	f000 fb8b 	bl	80014ec <HAL_Delay>
	
	/* Init LCD */
	ssd1306_WriteCommand(0xAE); //display off
 8000dd6:	20ae      	movs	r0, #174	; 0xae
 8000dd8:	f7ff ffe0 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 8000ddc:	2020      	movs	r0, #32
 8000dde:	f7ff ffdd 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000de2:	2010      	movs	r0, #16
 8000de4:	f7ff ffda 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000de8:	20b0      	movs	r0, #176	; 0xb0
 8000dea:	f7ff ffd7 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000dee:	20c8      	movs	r0, #200	; 0xc8
 8000df0:	f7ff ffd4 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //---set low column address
 8000df4:	2000      	movs	r0, #0
 8000df6:	f7ff ffd1 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //---set high column address
 8000dfa:	2010      	movs	r0, #16
 8000dfc:	f7ff ffce 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x40); //--set start line address
 8000e00:	2040      	movs	r0, #64	; 0x40
 8000e02:	f7ff ffcb 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x81); //--set contrast control register
 8000e06:	2081      	movs	r0, #129	; 0x81
 8000e08:	f7ff ffc8 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xFF);
 8000e0c:	20ff      	movs	r0, #255	; 0xff
 8000e0e:	f7ff ffc5 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127
 8000e12:	20a1      	movs	r0, #161	; 0xa1
 8000e14:	f7ff ffc2 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA6); //--set normal display
 8000e18:	20a6      	movs	r0, #166	; 0xa6
 8000e1a:	f7ff ffbf 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64)
 8000e1e:	20a8      	movs	r0, #168	; 0xa8
 8000e20:	f7ff ffbc 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x3F); //
 8000e24:	203f      	movs	r0, #63	; 0x3f
 8000e26:	f7ff ffb9 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000e2a:	20a4      	movs	r0, #164	; 0xa4
 8000e2c:	f7ff ffb6 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD3); //-set display offset
 8000e30:	20d3      	movs	r0, #211	; 0xd3
 8000e32:	f7ff ffb3 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //-not offset
 8000e36:	2000      	movs	r0, #0
 8000e38:	f7ff ffb0 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000e3c:	20d5      	movs	r0, #213	; 0xd5
 8000e3e:	f7ff ffad 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000e42:	20f0      	movs	r0, #240	; 0xf0
 8000e44:	f7ff ffaa 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8000e48:	20d9      	movs	r0, #217	; 0xd9
 8000e4a:	f7ff ffa7 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); //
 8000e4e:	2022      	movs	r0, #34	; 0x22
 8000e50:	f7ff ffa4 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration
 8000e54:	20da      	movs	r0, #218	; 0xda
 8000e56:	f7ff ffa1 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x12);
 8000e5a:	2012      	movs	r0, #18
 8000e5c:	f7ff ff9e 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDB); //--set vcomh
 8000e60:	20db      	movs	r0, #219	; 0xdb
 8000e62:	f7ff ff9b 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8000e66:	2020      	movs	r0, #32
 8000e68:	f7ff ff98 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000e6c:	208d      	movs	r0, #141	; 0x8d
 8000e6e:	f7ff ff95 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14); //
 8000e72:	2014      	movs	r0, #20
 8000e74:	f7ff ff92 	bl	8000d9c <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 8000e78:	20af      	movs	r0, #175	; 0xaf
 8000e7a:	f7ff ff8f 	bl	8000d9c <ssd1306_WriteCommand>
	
	// Clear screen
	ssd1306_Fill(Black);
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f000 f810 	bl	8000ea4 <ssd1306_Fill>
	
	// Flush buffer to screen
	ssd1306_UpdateScreen();
 8000e84:	f000 f832 	bl	8000eec <ssd1306_UpdateScreen>
	
	// Set default values for screen object
	SSD1306.CurrentX = 0;
 8000e88:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <ssd1306_Init+0xd4>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000e8e:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <ssd1306_Init+0xd4>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	805a      	strh	r2, [r3, #2]
	
	SSD1306.Initialized = 1;
 8000e94:	4b02      	ldr	r3, [pc, #8]	; (8000ea0 <ssd1306_Init+0xd4>)
 8000e96:	2201      	movs	r2, #1
 8000e98:	715a      	strb	r2, [r3, #5]
	
	return 1;
 8000e9a:	2301      	movs	r3, #1
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000498 	.word	0x20000498

08000ea4 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color) 
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	uint32_t i;

	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	e00d      	b.n	8000ed0 <ssd1306_Fill+0x2c>
	{
		SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d101      	bne.n	8000ebe <ssd1306_Fill+0x1a>
 8000eba:	2100      	movs	r1, #0
 8000ebc:	e000      	b.n	8000ec0 <ssd1306_Fill+0x1c>
 8000ebe:	21ff      	movs	r1, #255	; 0xff
 8000ec0:	4a09      	ldr	r2, [pc, #36]	; (8000ee8 <ssd1306_Fill+0x44>)
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	460a      	mov	r2, r1
 8000ec8:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ed6:	d3ed      	bcc.n	8000eb4 <ssd1306_Fill+0x10>
	}
}
 8000ed8:	bf00      	nop
 8000eda:	bf00      	nop
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	20000098 	.word	0x20000098

08000eec <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void) 
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af04      	add	r7, sp, #16
	uint8_t i;
	
	for (i = 0; i < 8; i++) {
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	71fb      	strb	r3, [r7, #7]
 8000ef6:	e01d      	b.n	8000f34 <ssd1306_UpdateScreen+0x48>
		ssd1306_WriteCommand(0xB0 + i);
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	3b50      	subs	r3, #80	; 0x50
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff ff4c 	bl	8000d9c <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x00);
 8000f04:	2000      	movs	r0, #0
 8000f06:	f7ff ff49 	bl	8000d9c <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x10);
 8000f0a:	2010      	movs	r0, #16
 8000f0c:	f7ff ff46 	bl	8000d9c <ssd1306_WriteCommand>

		HAL_I2C_Mem_Write(&hi2c1,SSD1306_I2C_ADDR,0x40,1,&SSD1306_Buffer[SSD1306_WIDTH * i],SSD1306_WIDTH,100);
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	01db      	lsls	r3, r3, #7
 8000f14:	4a0b      	ldr	r2, [pc, #44]	; (8000f44 <ssd1306_UpdateScreen+0x58>)
 8000f16:	4413      	add	r3, r2
 8000f18:	2264      	movs	r2, #100	; 0x64
 8000f1a:	9202      	str	r2, [sp, #8]
 8000f1c:	2280      	movs	r2, #128	; 0x80
 8000f1e:	9201      	str	r2, [sp, #4]
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	2301      	movs	r3, #1
 8000f24:	2240      	movs	r2, #64	; 0x40
 8000f26:	2178      	movs	r1, #120	; 0x78
 8000f28:	4807      	ldr	r0, [pc, #28]	; (8000f48 <ssd1306_UpdateScreen+0x5c>)
 8000f2a:	f001 f9ed 	bl	8002308 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	3301      	adds	r3, #1
 8000f32:	71fb      	strb	r3, [r7, #7]
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b07      	cmp	r3, #7
 8000f38:	d9de      	bls.n	8000ef8 <ssd1306_UpdateScreen+0xc>
	}
}
 8000f3a:	bf00      	nop
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000098 	.word	0x20000098
 8000f48:	20000658 	.word	0x20000658

08000f4c <ssd1306_DrawPixel>:
//	X => X Coordinate
//	Y => Y Coordinate
//	color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	71fb      	strb	r3, [r7, #7]
 8000f56:	460b      	mov	r3, r1
 8000f58:	71bb      	strb	r3, [r7, #6]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) 
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	db48      	blt.n	8000ff8 <ssd1306_DrawPixel+0xac>
 8000f66:	79bb      	ldrb	r3, [r7, #6]
 8000f68:	2b3f      	cmp	r3, #63	; 0x3f
 8000f6a:	d845      	bhi.n	8000ff8 <ssd1306_DrawPixel+0xac>
		// Don't write outside the buffer
		return;
	}
	
	// Check if pixel should be inverted
	if (SSD1306.Inverted) 
 8000f6c:	4b25      	ldr	r3, [pc, #148]	; (8001004 <ssd1306_DrawPixel+0xb8>)
 8000f6e:	791b      	ldrb	r3, [r3, #4]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d006      	beq.n	8000f82 <ssd1306_DrawPixel+0x36>
	{
		color = (SSD1306_COLOR)!color;
 8000f74:	797b      	ldrb	r3, [r7, #5]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	bf0c      	ite	eq
 8000f7a:	2301      	moveq	r3, #1
 8000f7c:	2300      	movne	r3, #0
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	717b      	strb	r3, [r7, #5]
	}
	
	// Draw in the right color
	if (color == White)
 8000f82:	797b      	ldrb	r3, [r7, #5]
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d11a      	bne.n	8000fbe <ssd1306_DrawPixel+0x72>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000f88:	79fa      	ldrb	r2, [r7, #7]
 8000f8a:	79bb      	ldrb	r3, [r7, #6]
 8000f8c:	08db      	lsrs	r3, r3, #3
 8000f8e:	b2d8      	uxtb	r0, r3
 8000f90:	4603      	mov	r3, r0
 8000f92:	01db      	lsls	r3, r3, #7
 8000f94:	4413      	add	r3, r2
 8000f96:	4a1c      	ldr	r2, [pc, #112]	; (8001008 <ssd1306_DrawPixel+0xbc>)
 8000f98:	5cd3      	ldrb	r3, [r2, r3]
 8000f9a:	b25a      	sxtb	r2, r3
 8000f9c:	79bb      	ldrb	r3, [r7, #6]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa8:	b25b      	sxtb	r3, r3
 8000faa:	4313      	orrs	r3, r2
 8000fac:	b259      	sxtb	r1, r3
 8000fae:	79fa      	ldrb	r2, [r7, #7]
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	01db      	lsls	r3, r3, #7
 8000fb4:	4413      	add	r3, r2
 8000fb6:	b2c9      	uxtb	r1, r1
 8000fb8:	4a13      	ldr	r2, [pc, #76]	; (8001008 <ssd1306_DrawPixel+0xbc>)
 8000fba:	54d1      	strb	r1, [r2, r3]
 8000fbc:	e01d      	b.n	8000ffa <ssd1306_DrawPixel+0xae>
	} 
	else 
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000fbe:	79fa      	ldrb	r2, [r7, #7]
 8000fc0:	79bb      	ldrb	r3, [r7, #6]
 8000fc2:	08db      	lsrs	r3, r3, #3
 8000fc4:	b2d8      	uxtb	r0, r3
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	01db      	lsls	r3, r3, #7
 8000fca:	4413      	add	r3, r2
 8000fcc:	4a0e      	ldr	r2, [pc, #56]	; (8001008 <ssd1306_DrawPixel+0xbc>)
 8000fce:	5cd3      	ldrb	r3, [r2, r3]
 8000fd0:	b25a      	sxtb	r2, r3
 8000fd2:	79bb      	ldrb	r3, [r7, #6]
 8000fd4:	f003 0307 	and.w	r3, r3, #7
 8000fd8:	2101      	movs	r1, #1
 8000fda:	fa01 f303 	lsl.w	r3, r1, r3
 8000fde:	b25b      	sxtb	r3, r3
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	b25b      	sxtb	r3, r3
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	b259      	sxtb	r1, r3
 8000fe8:	79fa      	ldrb	r2, [r7, #7]
 8000fea:	4603      	mov	r3, r0
 8000fec:	01db      	lsls	r3, r3, #7
 8000fee:	4413      	add	r3, r2
 8000ff0:	b2c9      	uxtb	r1, r1
 8000ff2:	4a05      	ldr	r2, [pc, #20]	; (8001008 <ssd1306_DrawPixel+0xbc>)
 8000ff4:	54d1      	strb	r1, [r2, r3]
 8000ff6:	e000      	b.n	8000ffa <ssd1306_DrawPixel+0xae>
		return;
 8000ff8:	bf00      	nop
	}
}
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	20000498 	.word	0x20000498
 8001008:	20000098 	.word	0x20000098

0800100c <ssd1306_WriteChar>:
//	ch 		=> char om weg te schrijven
//	Font 	=> Font waarmee we gaan schrijven
//	color 	=> Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b089      	sub	sp, #36	; 0x24
 8001010:	af00      	add	r7, sp, #0
 8001012:	4604      	mov	r4, r0
 8001014:	1d38      	adds	r0, r7, #4
 8001016:	e880 0006 	stmia.w	r0, {r1, r2}
 800101a:	461a      	mov	r2, r3
 800101c:	4623      	mov	r3, r4
 800101e:	73fb      	strb	r3, [r7, #15]
 8001020:	4613      	mov	r3, r2
 8001022:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;
	
	// Check remaining space on current line
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001024:	4b38      	ldr	r3, [pc, #224]	; (8001108 <ssd1306_WriteChar+0xfc>)
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	461a      	mov	r2, r3
 800102a:	793b      	ldrb	r3, [r7, #4]
 800102c:	4413      	add	r3, r2
 800102e:	2b7f      	cmp	r3, #127	; 0x7f
 8001030:	dc06      	bgt.n	8001040 <ssd1306_WriteChar+0x34>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8001032:	4b35      	ldr	r3, [pc, #212]	; (8001108 <ssd1306_WriteChar+0xfc>)
 8001034:	885b      	ldrh	r3, [r3, #2]
 8001036:	461a      	mov	r2, r3
 8001038:	797b      	ldrb	r3, [r7, #5]
 800103a:	4413      	add	r3, r2
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 800103c:	2b3f      	cmp	r3, #63	; 0x3f
 800103e:	dd01      	ble.n	8001044 <ssd1306_WriteChar+0x38>
	{
		// Not enough space on current line
		return 0;
 8001040:	2300      	movs	r3, #0
 8001042:	e05d      	b.n	8001100 <ssd1306_WriteChar+0xf4>
	}
	
	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++)
 8001044:	2300      	movs	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]
 8001048:	e04c      	b.n	80010e4 <ssd1306_WriteChar+0xd8>
	{
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	7bfb      	ldrb	r3, [r7, #15]
 800104e:	3b20      	subs	r3, #32
 8001050:	7979      	ldrb	r1, [r7, #5]
 8001052:	fb01 f303 	mul.w	r3, r1, r3
 8001056:	4619      	mov	r1, r3
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	440b      	add	r3, r1
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	4413      	add	r3, r2
 8001060:	881b      	ldrh	r3, [r3, #0]
 8001062:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++)
 8001064:	2300      	movs	r3, #0
 8001066:	61bb      	str	r3, [r7, #24]
 8001068:	e034      	b.n	80010d4 <ssd1306_WriteChar+0xc8>
		{
			if ((b << j) & 0x8000) 
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d012      	beq.n	80010a0 <ssd1306_WriteChar+0x94>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800107a:	4b23      	ldr	r3, [pc, #140]	; (8001108 <ssd1306_WriteChar+0xfc>)
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	b2da      	uxtb	r2, r3
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	4413      	add	r3, r2
 8001086:	b2d8      	uxtb	r0, r3
 8001088:	4b1f      	ldr	r3, [pc, #124]	; (8001108 <ssd1306_WriteChar+0xfc>)
 800108a:	885b      	ldrh	r3, [r3, #2]
 800108c:	b2da      	uxtb	r2, r3
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	b2db      	uxtb	r3, r3
 8001092:	4413      	add	r3, r2
 8001094:	b2db      	uxtb	r3, r3
 8001096:	7bba      	ldrb	r2, [r7, #14]
 8001098:	4619      	mov	r1, r3
 800109a:	f7ff ff57 	bl	8000f4c <ssd1306_DrawPixel>
 800109e:	e016      	b.n	80010ce <ssd1306_WriteChar+0xc2>
			} 
			else 
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80010a0:	4b19      	ldr	r3, [pc, #100]	; (8001108 <ssd1306_WriteChar+0xfc>)
 80010a2:	881b      	ldrh	r3, [r3, #0]
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	4413      	add	r3, r2
 80010ac:	b2d8      	uxtb	r0, r3
 80010ae:	4b16      	ldr	r3, [pc, #88]	; (8001108 <ssd1306_WriteChar+0xfc>)
 80010b0:	885b      	ldrh	r3, [r3, #2]
 80010b2:	b2da      	uxtb	r2, r3
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	4413      	add	r3, r2
 80010ba:	b2d9      	uxtb	r1, r3
 80010bc:	7bbb      	ldrb	r3, [r7, #14]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	bf0c      	ite	eq
 80010c2:	2301      	moveq	r3, #1
 80010c4:	2300      	movne	r3, #0
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	461a      	mov	r2, r3
 80010ca:	f7ff ff3f 	bl	8000f4c <ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++)
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	3301      	adds	r3, #1
 80010d2:	61bb      	str	r3, [r7, #24]
 80010d4:	793b      	ldrb	r3, [r7, #4]
 80010d6:	461a      	mov	r2, r3
 80010d8:	69bb      	ldr	r3, [r7, #24]
 80010da:	4293      	cmp	r3, r2
 80010dc:	d3c5      	bcc.n	800106a <ssd1306_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++)
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	3301      	adds	r3, #1
 80010e2:	61fb      	str	r3, [r7, #28]
 80010e4:	797b      	ldrb	r3, [r7, #5]
 80010e6:	461a      	mov	r2, r3
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d3ad      	bcc.n	800104a <ssd1306_WriteChar+0x3e>
			}
		}
	}
	
	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 80010ee:	4b06      	ldr	r3, [pc, #24]	; (8001108 <ssd1306_WriteChar+0xfc>)
 80010f0:	881a      	ldrh	r2, [r3, #0]
 80010f2:	793b      	ldrb	r3, [r7, #4]
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	4413      	add	r3, r2
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	4b03      	ldr	r3, [pc, #12]	; (8001108 <ssd1306_WriteChar+0xfc>)
 80010fc:	801a      	strh	r2, [r3, #0]
	
	// Return written char for validation
	return ch;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3724      	adds	r7, #36	; 0x24
 8001104:	46bd      	mov	sp, r7
 8001106:	bd90      	pop	{r4, r7, pc}
 8001108:	20000498 	.word	0x20000498

0800110c <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	1d38      	adds	r0, r7, #4
 8001116:	e880 0006 	stmia.w	r0, {r1, r2}
 800111a:	70fb      	strb	r3, [r7, #3]
	// Write until null-byte
	while (*str) 
 800111c:	e012      	b.n	8001144 <ssd1306_WriteString+0x38>
	{
		if (ssd1306_WriteChar(*str, Font, color) != *str)
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	7818      	ldrb	r0, [r3, #0]
 8001122:	78fb      	ldrb	r3, [r7, #3]
 8001124:	1d3a      	adds	r2, r7, #4
 8001126:	ca06      	ldmia	r2, {r1, r2}
 8001128:	f7ff ff70 	bl	800100c <ssd1306_WriteChar>
 800112c:	4603      	mov	r3, r0
 800112e:	461a      	mov	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	429a      	cmp	r2, r3
 8001136:	d002      	beq.n	800113e <ssd1306_WriteString+0x32>
		{
			// Char could not be written
			return *str;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	e008      	b.n	8001150 <ssd1306_WriteString+0x44>
		}
		
		// Next char
		str++;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	3301      	adds	r3, #1
 8001142:	60fb      	str	r3, [r7, #12]
	while (*str) 
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d1e8      	bne.n	800111e <ssd1306_WriteString+0x12>
	}
	
	// Everything ok
	return *str;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	781b      	ldrb	r3, [r3, #0]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}

08001158 <ssd1306_SetCursor>:

//
//	Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y) 
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	460a      	mov	r2, r1
 8001162:	71fb      	strb	r3, [r7, #7]
 8001164:	4613      	mov	r3, r2
 8001166:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	b29a      	uxth	r2, r3
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <ssd1306_SetCursor+0x2c>)
 800116e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8001170:	79bb      	ldrb	r3, [r7, #6]
 8001172:	b29a      	uxth	r2, r3
 8001174:	4b03      	ldr	r3, [pc, #12]	; (8001184 <ssd1306_SetCursor+0x2c>)
 8001176:	805a      	strh	r2, [r3, #2]
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr
 8001184:	20000498 	.word	0x20000498

08001188 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <HAL_MspInit+0x4c>)
 8001194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001196:	4a0f      	ldr	r2, [pc, #60]	; (80011d4 <HAL_MspInit+0x4c>)
 8001198:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800119c:	6453      	str	r3, [r2, #68]	; 0x44
 800119e:	4b0d      	ldr	r3, [pc, #52]	; (80011d4 <HAL_MspInit+0x4c>)
 80011a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	603b      	str	r3, [r7, #0]
 80011ae:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <HAL_MspInit+0x4c>)
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	4a08      	ldr	r2, [pc, #32]	; (80011d4 <HAL_MspInit+0x4c>)
 80011b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011b8:	6413      	str	r3, [r2, #64]	; 0x40
 80011ba:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <HAL_MspInit+0x4c>)
 80011bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c2:	603b      	str	r3, [r7, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800

080011d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08c      	sub	sp, #48	; 0x30
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 031c 	add.w	r3, r7, #28
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a32      	ldr	r2, [pc, #200]	; (80012c0 <HAL_I2C_MspInit+0xe8>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d12c      	bne.n	8001254 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	61bb      	str	r3, [r7, #24]
 80011fe:	4b31      	ldr	r3, [pc, #196]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	4a30      	ldr	r2, [pc, #192]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 8001204:	f043 0302 	orr.w	r3, r3, #2
 8001208:	6313      	str	r3, [r2, #48]	; 0x30
 800120a:	4b2e      	ldr	r3, [pc, #184]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	f003 0302 	and.w	r3, r3, #2
 8001212:	61bb      	str	r3, [r7, #24]
 8001214:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001216:	23c0      	movs	r3, #192	; 0xc0
 8001218:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800121a:	2312      	movs	r3, #18
 800121c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800121e:	2301      	movs	r3, #1
 8001220:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001222:	2303      	movs	r3, #3
 8001224:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001226:	2304      	movs	r3, #4
 8001228:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122a:	f107 031c 	add.w	r3, r7, #28
 800122e:	4619      	mov	r1, r3
 8001230:	4825      	ldr	r0, [pc, #148]	; (80012c8 <HAL_I2C_MspInit+0xf0>)
 8001232:	f000 fa65 	bl	8001700 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	617b      	str	r3, [r7, #20]
 800123a:	4b22      	ldr	r3, [pc, #136]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123e:	4a21      	ldr	r2, [pc, #132]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 8001240:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001244:	6413      	str	r3, [r2, #64]	; 0x40
 8001246:	4b1f      	ldr	r3, [pc, #124]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800124e:	617b      	str	r3, [r7, #20]
 8001250:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001252:	e031      	b.n	80012b8 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a1c      	ldr	r2, [pc, #112]	; (80012cc <HAL_I2C_MspInit+0xf4>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d12c      	bne.n	80012b8 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	613b      	str	r3, [r7, #16]
 8001262:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a17      	ldr	r2, [pc, #92]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 8001268:	f043 0302 	orr.w	r3, r3, #2
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	613b      	str	r3, [r7, #16]
 8001278:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800127a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800127e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001280:	2312      	movs	r3, #18
 8001282:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001284:	2301      	movs	r3, #1
 8001286:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001288:	2303      	movs	r3, #3
 800128a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800128c:	2304      	movs	r3, #4
 800128e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001290:	f107 031c 	add.w	r3, r7, #28
 8001294:	4619      	mov	r1, r3
 8001296:	480c      	ldr	r0, [pc, #48]	; (80012c8 <HAL_I2C_MspInit+0xf0>)
 8001298:	f000 fa32 	bl	8001700 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 80012a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a4:	4a07      	ldr	r2, [pc, #28]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 80012a6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012aa:	6413      	str	r3, [r2, #64]	; 0x40
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <HAL_I2C_MspInit+0xec>)
 80012ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	68fb      	ldr	r3, [r7, #12]
}
 80012b8:	bf00      	nop
 80012ba:	3730      	adds	r7, #48	; 0x30
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40005400 	.word	0x40005400
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40020400 	.word	0x40020400
 80012cc:	40005800 	.word	0x40005800

080012d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012d4:	e7fe      	b.n	80012d4 <NMI_Handler+0x4>

080012d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d6:	b480      	push	{r7}
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012da:	e7fe      	b.n	80012da <HardFault_Handler+0x4>

080012dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012e0:	e7fe      	b.n	80012e0 <MemManage_Handler+0x4>

080012e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012e2:	b480      	push	{r7}
 80012e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012e6:	e7fe      	b.n	80012e6 <BusFault_Handler+0x4>

080012e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ec:	e7fe      	b.n	80012ec <UsageFault_Handler+0x4>

080012ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr

080012fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800130a:	b480      	push	{r7}
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800131c:	f000 f8c6 	bl	80014ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}

08001324 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800132c:	4a14      	ldr	r2, [pc, #80]	; (8001380 <_sbrk+0x5c>)
 800132e:	4b15      	ldr	r3, [pc, #84]	; (8001384 <_sbrk+0x60>)
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001338:	4b13      	ldr	r3, [pc, #76]	; (8001388 <_sbrk+0x64>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d102      	bne.n	8001346 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001340:	4b11      	ldr	r3, [pc, #68]	; (8001388 <_sbrk+0x64>)
 8001342:	4a12      	ldr	r2, [pc, #72]	; (800138c <_sbrk+0x68>)
 8001344:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <_sbrk+0x64>)
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4413      	add	r3, r2
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	429a      	cmp	r2, r3
 8001352:	d207      	bcs.n	8001364 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001354:	f002 f8e8 	bl	8003528 <__errno>
 8001358:	4603      	mov	r3, r0
 800135a:	220c      	movs	r2, #12
 800135c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800135e:	f04f 33ff 	mov.w	r3, #4294967295
 8001362:	e009      	b.n	8001378 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001364:	4b08      	ldr	r3, [pc, #32]	; (8001388 <_sbrk+0x64>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800136a:	4b07      	ldr	r3, [pc, #28]	; (8001388 <_sbrk+0x64>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4413      	add	r3, r2
 8001372:	4a05      	ldr	r2, [pc, #20]	; (8001388 <_sbrk+0x64>)
 8001374:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001376:	68fb      	ldr	r3, [r7, #12]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3718      	adds	r7, #24
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20020000 	.word	0x20020000
 8001384:	00000400 	.word	0x00000400
 8001388:	200004a0 	.word	0x200004a0
 800138c:	20000718 	.word	0x20000718

08001390 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001394:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <SystemInit+0x20>)
 8001396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800139a:	4a05      	ldr	r2, [pc, #20]	; (80013b0 <SystemInit+0x20>)
 800139c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80013b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013b8:	480d      	ldr	r0, [pc, #52]	; (80013f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80013ba:	490e      	ldr	r1, [pc, #56]	; (80013f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80013bc:	4a0e      	ldr	r2, [pc, #56]	; (80013f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013c0:	e002      	b.n	80013c8 <LoopCopyDataInit>

080013c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013c6:	3304      	adds	r3, #4

080013c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013cc:	d3f9      	bcc.n	80013c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ce:	4a0b      	ldr	r2, [pc, #44]	; (80013fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80013d0:	4c0b      	ldr	r4, [pc, #44]	; (8001400 <LoopFillZerobss+0x26>)
  movs r3, #0
 80013d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013d4:	e001      	b.n	80013da <LoopFillZerobss>

080013d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013d8:	3204      	adds	r2, #4

080013da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013dc:	d3fb      	bcc.n	80013d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80013de:	f7ff ffd7 	bl	8001390 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013e2:	f002 f8a7 	bl	8003534 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013e6:	f7ff fb13 	bl	8000a10 <main>
  bx  lr    
 80013ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80013ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013f4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80013f8:	08004e34 	.word	0x08004e34
  ldr r2, =_sbss
 80013fc:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001400:	20000718 	.word	0x20000718

08001404 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001404:	e7fe      	b.n	8001404 <ADC_IRQHandler>
	...

08001408 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800140c:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <HAL_Init+0x40>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a0d      	ldr	r2, [pc, #52]	; (8001448 <HAL_Init+0x40>)
 8001412:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001416:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001418:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <HAL_Init+0x40>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a0a      	ldr	r2, [pc, #40]	; (8001448 <HAL_Init+0x40>)
 800141e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001422:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001424:	4b08      	ldr	r3, [pc, #32]	; (8001448 <HAL_Init+0x40>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a07      	ldr	r2, [pc, #28]	; (8001448 <HAL_Init+0x40>)
 800142a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800142e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001430:	2003      	movs	r0, #3
 8001432:	f000 f931 	bl	8001698 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001436:	2000      	movs	r0, #0
 8001438:	f000 f808 	bl	800144c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800143c:	f7ff fea4 	bl	8001188 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40023c00 	.word	0x40023c00

0800144c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001454:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <HAL_InitTick+0x54>)
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <HAL_InitTick+0x58>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	4619      	mov	r1, r3
 800145e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001462:	fbb3 f3f1 	udiv	r3, r3, r1
 8001466:	fbb2 f3f3 	udiv	r3, r2, r3
 800146a:	4618      	mov	r0, r3
 800146c:	f000 f93b 	bl	80016e6 <HAL_SYSTICK_Config>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e00e      	b.n	8001498 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b0f      	cmp	r3, #15
 800147e:	d80a      	bhi.n	8001496 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001480:	2200      	movs	r2, #0
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	f04f 30ff 	mov.w	r0, #4294967295
 8001488:	f000 f911 	bl	80016ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800148c:	4a06      	ldr	r2, [pc, #24]	; (80014a8 <HAL_InitTick+0x5c>)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001492:	2300      	movs	r3, #0
 8001494:	e000      	b.n	8001498 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
}
 8001498:	4618      	mov	r0, r3
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000008 	.word	0x20000008
 80014a4:	20000010 	.word	0x20000010
 80014a8:	2000000c 	.word	0x2000000c

080014ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014b0:	4b06      	ldr	r3, [pc, #24]	; (80014cc <HAL_IncTick+0x20>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <HAL_IncTick+0x24>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4413      	add	r3, r2
 80014bc:	4a04      	ldr	r2, [pc, #16]	; (80014d0 <HAL_IncTick+0x24>)
 80014be:	6013      	str	r3, [r2, #0]
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	20000010 	.word	0x20000010
 80014d0:	20000704 	.word	0x20000704

080014d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return uwTick;
 80014d8:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <HAL_GetTick+0x14>)
 80014da:	681b      	ldr	r3, [r3, #0]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20000704 	.word	0x20000704

080014ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014f4:	f7ff ffee 	bl	80014d4 <HAL_GetTick>
 80014f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001504:	d005      	beq.n	8001512 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001506:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <HAL_Delay+0x44>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	461a      	mov	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	4413      	add	r3, r2
 8001510:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001512:	bf00      	nop
 8001514:	f7ff ffde 	bl	80014d4 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	429a      	cmp	r2, r3
 8001522:	d8f7      	bhi.n	8001514 <HAL_Delay+0x28>
  {
  }
}
 8001524:	bf00      	nop
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000010 	.word	0x20000010

08001534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <__NVIC_SetPriorityGrouping+0x44>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800154a:	68ba      	ldr	r2, [r7, #8]
 800154c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001550:	4013      	ands	r3, r2
 8001552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800155c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001560:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001566:	4a04      	ldr	r2, [pc, #16]	; (8001578 <__NVIC_SetPriorityGrouping+0x44>)
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	60d3      	str	r3, [r2, #12]
}
 800156c:	bf00      	nop
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	e000ed00 	.word	0xe000ed00

0800157c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001580:	4b04      	ldr	r3, [pc, #16]	; (8001594 <__NVIC_GetPriorityGrouping+0x18>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	0a1b      	lsrs	r3, r3, #8
 8001586:	f003 0307 	and.w	r3, r3, #7
}
 800158a:	4618      	mov	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	6039      	str	r1, [r7, #0]
 80015a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	db0a      	blt.n	80015c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	b2da      	uxtb	r2, r3
 80015b0:	490c      	ldr	r1, [pc, #48]	; (80015e4 <__NVIC_SetPriority+0x4c>)
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	0112      	lsls	r2, r2, #4
 80015b8:	b2d2      	uxtb	r2, r2
 80015ba:	440b      	add	r3, r1
 80015bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015c0:	e00a      	b.n	80015d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	b2da      	uxtb	r2, r3
 80015c6:	4908      	ldr	r1, [pc, #32]	; (80015e8 <__NVIC_SetPriority+0x50>)
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	f003 030f 	and.w	r3, r3, #15
 80015ce:	3b04      	subs	r3, #4
 80015d0:	0112      	lsls	r2, r2, #4
 80015d2:	b2d2      	uxtb	r2, r2
 80015d4:	440b      	add	r3, r1
 80015d6:	761a      	strb	r2, [r3, #24]
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	e000e100 	.word	0xe000e100
 80015e8:	e000ed00 	.word	0xe000ed00

080015ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b089      	sub	sp, #36	; 0x24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f003 0307 	and.w	r3, r3, #7
 80015fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	f1c3 0307 	rsb	r3, r3, #7
 8001606:	2b04      	cmp	r3, #4
 8001608:	bf28      	it	cs
 800160a:	2304      	movcs	r3, #4
 800160c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	3304      	adds	r3, #4
 8001612:	2b06      	cmp	r3, #6
 8001614:	d902      	bls.n	800161c <NVIC_EncodePriority+0x30>
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	3b03      	subs	r3, #3
 800161a:	e000      	b.n	800161e <NVIC_EncodePriority+0x32>
 800161c:	2300      	movs	r3, #0
 800161e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001620:	f04f 32ff 	mov.w	r2, #4294967295
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	43da      	mvns	r2, r3
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	401a      	ands	r2, r3
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001634:	f04f 31ff 	mov.w	r1, #4294967295
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	fa01 f303 	lsl.w	r3, r1, r3
 800163e:	43d9      	mvns	r1, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001644:	4313      	orrs	r3, r2
         );
}
 8001646:	4618      	mov	r0, r3
 8001648:	3724      	adds	r7, #36	; 0x24
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
	...

08001654 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3b01      	subs	r3, #1
 8001660:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001664:	d301      	bcc.n	800166a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001666:	2301      	movs	r3, #1
 8001668:	e00f      	b.n	800168a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800166a:	4a0a      	ldr	r2, [pc, #40]	; (8001694 <SysTick_Config+0x40>)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	3b01      	subs	r3, #1
 8001670:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001672:	210f      	movs	r1, #15
 8001674:	f04f 30ff 	mov.w	r0, #4294967295
 8001678:	f7ff ff8e 	bl	8001598 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800167c:	4b05      	ldr	r3, [pc, #20]	; (8001694 <SysTick_Config+0x40>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001682:	4b04      	ldr	r3, [pc, #16]	; (8001694 <SysTick_Config+0x40>)
 8001684:	2207      	movs	r2, #7
 8001686:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	e000e010 	.word	0xe000e010

08001698 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f7ff ff47 	bl	8001534 <__NVIC_SetPriorityGrouping>
}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}

080016ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ae:	b580      	push	{r7, lr}
 80016b0:	b086      	sub	sp, #24
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	4603      	mov	r3, r0
 80016b6:	60b9      	str	r1, [r7, #8]
 80016b8:	607a      	str	r2, [r7, #4]
 80016ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016c0:	f7ff ff5c 	bl	800157c <__NVIC_GetPriorityGrouping>
 80016c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	68b9      	ldr	r1, [r7, #8]
 80016ca:	6978      	ldr	r0, [r7, #20]
 80016cc:	f7ff ff8e 	bl	80015ec <NVIC_EncodePriority>
 80016d0:	4602      	mov	r2, r0
 80016d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016d6:	4611      	mov	r1, r2
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff ff5d 	bl	8001598 <__NVIC_SetPriority>
}
 80016de:	bf00      	nop
 80016e0:	3718      	adds	r7, #24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b082      	sub	sp, #8
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7ff ffb0 	bl	8001654 <SysTick_Config>
 80016f4:	4603      	mov	r3, r0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001700:	b480      	push	{r7}
 8001702:	b089      	sub	sp, #36	; 0x24
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001712:	2300      	movs	r3, #0
 8001714:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001716:	2300      	movs	r3, #0
 8001718:	61fb      	str	r3, [r7, #28]
 800171a:	e16b      	b.n	80019f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800171c:	2201      	movs	r2, #1
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	697a      	ldr	r2, [r7, #20]
 800172c:	4013      	ands	r3, r2
 800172e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	429a      	cmp	r2, r3
 8001736:	f040 815a 	bne.w	80019ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f003 0303 	and.w	r3, r3, #3
 8001742:	2b01      	cmp	r3, #1
 8001744:	d005      	beq.n	8001752 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800174e:	2b02      	cmp	r3, #2
 8001750:	d130      	bne.n	80017b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	2203      	movs	r2, #3
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	43db      	mvns	r3, r3
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	4013      	ands	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	68da      	ldr	r2, [r3, #12]
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	4313      	orrs	r3, r2
 800177a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001788:	2201      	movs	r2, #1
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	43db      	mvns	r3, r3
 8001792:	69ba      	ldr	r2, [r7, #24]
 8001794:	4013      	ands	r3, r2
 8001796:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	091b      	lsrs	r3, r3, #4
 800179e:	f003 0201 	and.w	r2, r3, #1
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f003 0303 	and.w	r3, r3, #3
 80017bc:	2b03      	cmp	r3, #3
 80017be:	d017      	beq.n	80017f0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	2203      	movs	r2, #3
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	4013      	ands	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	689a      	ldr	r2, [r3, #8]
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	4313      	orrs	r3, r2
 80017e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 0303 	and.w	r3, r3, #3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d123      	bne.n	8001844 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	08da      	lsrs	r2, r3, #3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	3208      	adds	r2, #8
 8001804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001808:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	f003 0307 	and.w	r3, r3, #7
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	220f      	movs	r2, #15
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	43db      	mvns	r3, r3
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4013      	ands	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	691a      	ldr	r2, [r3, #16]
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	4313      	orrs	r3, r2
 8001834:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	08da      	lsrs	r2, r3, #3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	3208      	adds	r2, #8
 800183e:	69b9      	ldr	r1, [r7, #24]
 8001840:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	2203      	movs	r2, #3
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	43db      	mvns	r3, r3
 8001856:	69ba      	ldr	r2, [r7, #24]
 8001858:	4013      	ands	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 0203 	and.w	r2, r3, #3
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	4313      	orrs	r3, r2
 8001870:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001880:	2b00      	cmp	r3, #0
 8001882:	f000 80b4 	beq.w	80019ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	4b60      	ldr	r3, [pc, #384]	; (8001a0c <HAL_GPIO_Init+0x30c>)
 800188c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188e:	4a5f      	ldr	r2, [pc, #380]	; (8001a0c <HAL_GPIO_Init+0x30c>)
 8001890:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001894:	6453      	str	r3, [r2, #68]	; 0x44
 8001896:	4b5d      	ldr	r3, [pc, #372]	; (8001a0c <HAL_GPIO_Init+0x30c>)
 8001898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018a2:	4a5b      	ldr	r2, [pc, #364]	; (8001a10 <HAL_GPIO_Init+0x310>)
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	089b      	lsrs	r3, r3, #2
 80018a8:	3302      	adds	r3, #2
 80018aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	f003 0303 	and.w	r3, r3, #3
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	220f      	movs	r2, #15
 80018ba:	fa02 f303 	lsl.w	r3, r2, r3
 80018be:	43db      	mvns	r3, r3
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	4013      	ands	r3, r2
 80018c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a52      	ldr	r2, [pc, #328]	; (8001a14 <HAL_GPIO_Init+0x314>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d02b      	beq.n	8001926 <HAL_GPIO_Init+0x226>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a51      	ldr	r2, [pc, #324]	; (8001a18 <HAL_GPIO_Init+0x318>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d025      	beq.n	8001922 <HAL_GPIO_Init+0x222>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a50      	ldr	r2, [pc, #320]	; (8001a1c <HAL_GPIO_Init+0x31c>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d01f      	beq.n	800191e <HAL_GPIO_Init+0x21e>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a4f      	ldr	r2, [pc, #316]	; (8001a20 <HAL_GPIO_Init+0x320>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d019      	beq.n	800191a <HAL_GPIO_Init+0x21a>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a4e      	ldr	r2, [pc, #312]	; (8001a24 <HAL_GPIO_Init+0x324>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d013      	beq.n	8001916 <HAL_GPIO_Init+0x216>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a4d      	ldr	r2, [pc, #308]	; (8001a28 <HAL_GPIO_Init+0x328>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d00d      	beq.n	8001912 <HAL_GPIO_Init+0x212>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a4c      	ldr	r2, [pc, #304]	; (8001a2c <HAL_GPIO_Init+0x32c>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d007      	beq.n	800190e <HAL_GPIO_Init+0x20e>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a4b      	ldr	r2, [pc, #300]	; (8001a30 <HAL_GPIO_Init+0x330>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d101      	bne.n	800190a <HAL_GPIO_Init+0x20a>
 8001906:	2307      	movs	r3, #7
 8001908:	e00e      	b.n	8001928 <HAL_GPIO_Init+0x228>
 800190a:	2308      	movs	r3, #8
 800190c:	e00c      	b.n	8001928 <HAL_GPIO_Init+0x228>
 800190e:	2306      	movs	r3, #6
 8001910:	e00a      	b.n	8001928 <HAL_GPIO_Init+0x228>
 8001912:	2305      	movs	r3, #5
 8001914:	e008      	b.n	8001928 <HAL_GPIO_Init+0x228>
 8001916:	2304      	movs	r3, #4
 8001918:	e006      	b.n	8001928 <HAL_GPIO_Init+0x228>
 800191a:	2303      	movs	r3, #3
 800191c:	e004      	b.n	8001928 <HAL_GPIO_Init+0x228>
 800191e:	2302      	movs	r3, #2
 8001920:	e002      	b.n	8001928 <HAL_GPIO_Init+0x228>
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <HAL_GPIO_Init+0x228>
 8001926:	2300      	movs	r3, #0
 8001928:	69fa      	ldr	r2, [r7, #28]
 800192a:	f002 0203 	and.w	r2, r2, #3
 800192e:	0092      	lsls	r2, r2, #2
 8001930:	4093      	lsls	r3, r2
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	4313      	orrs	r3, r2
 8001936:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001938:	4935      	ldr	r1, [pc, #212]	; (8001a10 <HAL_GPIO_Init+0x310>)
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	089b      	lsrs	r3, r3, #2
 800193e:	3302      	adds	r3, #2
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001946:	4b3b      	ldr	r3, [pc, #236]	; (8001a34 <HAL_GPIO_Init+0x334>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	43db      	mvns	r3, r3
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	4013      	ands	r3, r2
 8001954:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d003      	beq.n	800196a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001962:	69ba      	ldr	r2, [r7, #24]
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	4313      	orrs	r3, r2
 8001968:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800196a:	4a32      	ldr	r2, [pc, #200]	; (8001a34 <HAL_GPIO_Init+0x334>)
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001970:	4b30      	ldr	r3, [pc, #192]	; (8001a34 <HAL_GPIO_Init+0x334>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	43db      	mvns	r3, r3
 800197a:	69ba      	ldr	r2, [r7, #24]
 800197c:	4013      	ands	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001988:	2b00      	cmp	r3, #0
 800198a:	d003      	beq.n	8001994 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	4313      	orrs	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001994:	4a27      	ldr	r2, [pc, #156]	; (8001a34 <HAL_GPIO_Init+0x334>)
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800199a:	4b26      	ldr	r3, [pc, #152]	; (8001a34 <HAL_GPIO_Init+0x334>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	43db      	mvns	r3, r3
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	4013      	ands	r3, r2
 80019a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d003      	beq.n	80019be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019be:	4a1d      	ldr	r2, [pc, #116]	; (8001a34 <HAL_GPIO_Init+0x334>)
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019c4:	4b1b      	ldr	r3, [pc, #108]	; (8001a34 <HAL_GPIO_Init+0x334>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	43db      	mvns	r3, r3
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d003      	beq.n	80019e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019e8:	4a12      	ldr	r2, [pc, #72]	; (8001a34 <HAL_GPIO_Init+0x334>)
 80019ea:	69bb      	ldr	r3, [r7, #24]
 80019ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3301      	adds	r3, #1
 80019f2:	61fb      	str	r3, [r7, #28]
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	2b0f      	cmp	r3, #15
 80019f8:	f67f ae90 	bls.w	800171c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019fc:	bf00      	nop
 80019fe:	bf00      	nop
 8001a00:	3724      	adds	r7, #36	; 0x24
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	40013800 	.word	0x40013800
 8001a14:	40020000 	.word	0x40020000
 8001a18:	40020400 	.word	0x40020400
 8001a1c:	40020800 	.word	0x40020800
 8001a20:	40020c00 	.word	0x40020c00
 8001a24:	40021000 	.word	0x40021000
 8001a28:	40021400 	.word	0x40021400
 8001a2c:	40021800 	.word	0x40021800
 8001a30:	40021c00 	.word	0x40021c00
 8001a34:	40013c00 	.word	0x40013c00

08001a38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e12b      	b.n	8001ca2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d106      	bne.n	8001a64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f7ff fbba 	bl	80011d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2224      	movs	r2, #36	; 0x24
 8001a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f022 0201 	bic.w	r2, r2, #1
 8001a7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001a8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001a9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a9c:	f001 fd2c 	bl	80034f8 <HAL_RCC_GetPCLK1Freq>
 8001aa0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	4a81      	ldr	r2, [pc, #516]	; (8001cac <HAL_I2C_Init+0x274>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d807      	bhi.n	8001abc <HAL_I2C_Init+0x84>
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	4a80      	ldr	r2, [pc, #512]	; (8001cb0 <HAL_I2C_Init+0x278>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	bf94      	ite	ls
 8001ab4:	2301      	movls	r3, #1
 8001ab6:	2300      	movhi	r3, #0
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	e006      	b.n	8001aca <HAL_I2C_Init+0x92>
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4a7d      	ldr	r2, [pc, #500]	; (8001cb4 <HAL_I2C_Init+0x27c>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	bf94      	ite	ls
 8001ac4:	2301      	movls	r3, #1
 8001ac6:	2300      	movhi	r3, #0
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e0e7      	b.n	8001ca2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	4a78      	ldr	r2, [pc, #480]	; (8001cb8 <HAL_I2C_Init+0x280>)
 8001ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8001ada:	0c9b      	lsrs	r3, r3, #18
 8001adc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68ba      	ldr	r2, [r7, #8]
 8001aee:	430a      	orrs	r2, r1
 8001af0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6a1b      	ldr	r3, [r3, #32]
 8001af8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	4a6a      	ldr	r2, [pc, #424]	; (8001cac <HAL_I2C_Init+0x274>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d802      	bhi.n	8001b0c <HAL_I2C_Init+0xd4>
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	e009      	b.n	8001b20 <HAL_I2C_Init+0xe8>
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001b12:	fb02 f303 	mul.w	r3, r2, r3
 8001b16:	4a69      	ldr	r2, [pc, #420]	; (8001cbc <HAL_I2C_Init+0x284>)
 8001b18:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1c:	099b      	lsrs	r3, r3, #6
 8001b1e:	3301      	adds	r3, #1
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	6812      	ldr	r2, [r2, #0]
 8001b24:	430b      	orrs	r3, r1
 8001b26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	69db      	ldr	r3, [r3, #28]
 8001b2e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001b32:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	495c      	ldr	r1, [pc, #368]	; (8001cac <HAL_I2C_Init+0x274>)
 8001b3c:	428b      	cmp	r3, r1
 8001b3e:	d819      	bhi.n	8001b74 <HAL_I2C_Init+0x13c>
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	1e59      	subs	r1, r3, #1
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b4e:	1c59      	adds	r1, r3, #1
 8001b50:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001b54:	400b      	ands	r3, r1
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d00a      	beq.n	8001b70 <HAL_I2C_Init+0x138>
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	1e59      	subs	r1, r3, #1
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b68:	3301      	adds	r3, #1
 8001b6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b6e:	e051      	b.n	8001c14 <HAL_I2C_Init+0x1dc>
 8001b70:	2304      	movs	r3, #4
 8001b72:	e04f      	b.n	8001c14 <HAL_I2C_Init+0x1dc>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d111      	bne.n	8001ba0 <HAL_I2C_Init+0x168>
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	1e58      	subs	r0, r3, #1
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6859      	ldr	r1, [r3, #4]
 8001b84:	460b      	mov	r3, r1
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	440b      	add	r3, r1
 8001b8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b8e:	3301      	adds	r3, #1
 8001b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	bf0c      	ite	eq
 8001b98:	2301      	moveq	r3, #1
 8001b9a:	2300      	movne	r3, #0
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	e012      	b.n	8001bc6 <HAL_I2C_Init+0x18e>
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	1e58      	subs	r0, r3, #1
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6859      	ldr	r1, [r3, #4]
 8001ba8:	460b      	mov	r3, r1
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	440b      	add	r3, r1
 8001bae:	0099      	lsls	r1, r3, #2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	bf0c      	ite	eq
 8001bc0:	2301      	moveq	r3, #1
 8001bc2:	2300      	movne	r3, #0
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_I2C_Init+0x196>
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e022      	b.n	8001c14 <HAL_I2C_Init+0x1dc>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d10e      	bne.n	8001bf4 <HAL_I2C_Init+0x1bc>
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	1e58      	subs	r0, r3, #1
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6859      	ldr	r1, [r3, #4]
 8001bde:	460b      	mov	r3, r1
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	440b      	add	r3, r1
 8001be4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001be8:	3301      	adds	r3, #1
 8001bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bf2:	e00f      	b.n	8001c14 <HAL_I2C_Init+0x1dc>
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	1e58      	subs	r0, r3, #1
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6859      	ldr	r1, [r3, #4]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	440b      	add	r3, r1
 8001c02:	0099      	lsls	r1, r3, #2
 8001c04:	440b      	add	r3, r1
 8001c06:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c10:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c14:	6879      	ldr	r1, [r7, #4]
 8001c16:	6809      	ldr	r1, [r1, #0]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	69da      	ldr	r2, [r3, #28]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a1b      	ldr	r3, [r3, #32]
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	430a      	orrs	r2, r1
 8001c36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001c42:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6911      	ldr	r1, [r2, #16]
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	68d2      	ldr	r2, [r2, #12]
 8001c4e:	4311      	orrs	r1, r2
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	6812      	ldr	r2, [r2, #0]
 8001c54:	430b      	orrs	r3, r1
 8001c56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	695a      	ldr	r2, [r3, #20]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	430a      	orrs	r2, r1
 8001c72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f042 0201 	orr.w	r2, r2, #1
 8001c82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2220      	movs	r2, #32
 8001c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3710      	adds	r7, #16
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	000186a0 	.word	0x000186a0
 8001cb0:	001e847f 	.word	0x001e847f
 8001cb4:	003d08ff 	.word	0x003d08ff
 8001cb8:	431bde83 	.word	0x431bde83
 8001cbc:	10624dd3 	.word	0x10624dd3

08001cc0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b088      	sub	sp, #32
 8001cc4:	af02      	add	r7, sp, #8
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	607a      	str	r2, [r7, #4]
 8001cca:	461a      	mov	r2, r3
 8001ccc:	460b      	mov	r3, r1
 8001cce:	817b      	strh	r3, [r7, #10]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001cd4:	f7ff fbfe 	bl	80014d4 <HAL_GetTick>
 8001cd8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b20      	cmp	r3, #32
 8001ce4:	f040 80e0 	bne.w	8001ea8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	9300      	str	r3, [sp, #0]
 8001cec:	2319      	movs	r3, #25
 8001cee:	2201      	movs	r2, #1
 8001cf0:	4970      	ldr	r1, [pc, #448]	; (8001eb4 <HAL_I2C_Master_Transmit+0x1f4>)
 8001cf2:	68f8      	ldr	r0, [r7, #12]
 8001cf4:	f000 fe02 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	e0d3      	b.n	8001eaa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d101      	bne.n	8001d10 <HAL_I2C_Master_Transmit+0x50>
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	e0cc      	b.n	8001eaa <HAL_I2C_Master_Transmit+0x1ea>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d007      	beq.n	8001d36 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f042 0201 	orr.w	r2, r2, #1
 8001d34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2221      	movs	r2, #33	; 0x21
 8001d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2210      	movs	r2, #16
 8001d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	893a      	ldrh	r2, [r7, #8]
 8001d66:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	4a50      	ldr	r2, [pc, #320]	; (8001eb8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001d76:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001d78:	8979      	ldrh	r1, [r7, #10]
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	6a3a      	ldr	r2, [r7, #32]
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f000 fbd6 	bl	8002530 <I2C_MasterRequestWrite>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e08d      	b.n	8001eaa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d8e:	2300      	movs	r3, #0
 8001d90:	613b      	str	r3, [r7, #16]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	613b      	str	r3, [r7, #16]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	613b      	str	r3, [r7, #16]
 8001da2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001da4:	e066      	b.n	8001e74 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	6a39      	ldr	r1, [r7, #32]
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f000 fe7c 	bl	8002aa8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00d      	beq.n	8001dd2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	d107      	bne.n	8001dce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e06b      	b.n	8001eaa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd6:	781a      	ldrb	r2, [r3, #0]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de2:	1c5a      	adds	r2, r3, #1
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	3b01      	subs	r3, #1
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	b29a      	uxth	r2, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	695b      	ldr	r3, [r3, #20]
 8001e08:	f003 0304 	and.w	r3, r3, #4
 8001e0c:	2b04      	cmp	r3, #4
 8001e0e:	d11b      	bne.n	8001e48 <HAL_I2C_Master_Transmit+0x188>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d017      	beq.n	8001e48 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1c:	781a      	ldrb	r2, [r3, #0]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e28:	1c5a      	adds	r2, r3, #1
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	3b01      	subs	r3, #1
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e40:	3b01      	subs	r3, #1
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e48:	697a      	ldr	r2, [r7, #20]
 8001e4a:	6a39      	ldr	r1, [r7, #32]
 8001e4c:	68f8      	ldr	r0, [r7, #12]
 8001e4e:	f000 fe6c 	bl	8002b2a <I2C_WaitOnBTFFlagUntilTimeout>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d00d      	beq.n	8001e74 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5c:	2b04      	cmp	r3, #4
 8001e5e:	d107      	bne.n	8001e70 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e6e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e01a      	b.n	8001eaa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d194      	bne.n	8001da6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2220      	movs	r2, #32
 8001e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	e000      	b.n	8001eaa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001ea8:	2302      	movs	r3, #2
  }
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3718      	adds	r7, #24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	00100002 	.word	0x00100002
 8001eb8:	ffff0000 	.word	0xffff0000

08001ebc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08c      	sub	sp, #48	; 0x30
 8001ec0:	af02      	add	r7, sp, #8
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	607a      	str	r2, [r7, #4]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	460b      	mov	r3, r1
 8001eca:	817b      	strh	r3, [r7, #10]
 8001ecc:	4613      	mov	r3, r2
 8001ece:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ed0:	f7ff fb00 	bl	80014d4 <HAL_GetTick>
 8001ed4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b20      	cmp	r3, #32
 8001ee0:	f040 820b 	bne.w	80022fa <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	2319      	movs	r3, #25
 8001eea:	2201      	movs	r2, #1
 8001eec:	497c      	ldr	r1, [pc, #496]	; (80020e0 <HAL_I2C_Master_Receive+0x224>)
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	f000 fd04 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001efa:	2302      	movs	r3, #2
 8001efc:	e1fe      	b.n	80022fc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d101      	bne.n	8001f0c <HAL_I2C_Master_Receive+0x50>
 8001f08:	2302      	movs	r3, #2
 8001f0a:	e1f7      	b.n	80022fc <HAL_I2C_Master_Receive+0x440>
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d007      	beq.n	8001f32 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f042 0201 	orr.w	r2, r2, #1
 8001f30:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f40:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2222      	movs	r2, #34	; 0x22
 8001f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2210      	movs	r2, #16
 8001f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2200      	movs	r2, #0
 8001f56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	893a      	ldrh	r2, [r7, #8]
 8001f62:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	4a5c      	ldr	r2, [pc, #368]	; (80020e4 <HAL_I2C_Master_Receive+0x228>)
 8001f72:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f74:	8979      	ldrh	r1, [r7, #10]
 8001f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f7a:	68f8      	ldr	r0, [r7, #12]
 8001f7c:	f000 fb5a 	bl	8002634 <I2C_MasterRequestRead>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e1b8      	b.n	80022fc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d113      	bne.n	8001fba <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f92:	2300      	movs	r3, #0
 8001f94:	623b      	str	r3, [r7, #32]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	695b      	ldr	r3, [r3, #20]
 8001f9c:	623b      	str	r3, [r7, #32]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	623b      	str	r3, [r7, #32]
 8001fa6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	e18c      	b.n	80022d4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d11b      	bne.n	8001ffa <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001fd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61fb      	str	r3, [r7, #28]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	61fb      	str	r3, [r7, #28]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	61fb      	str	r3, [r7, #28]
 8001fe6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	e16c      	b.n	80022d4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d11b      	bne.n	800203a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002010:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002020:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002022:	2300      	movs	r3, #0
 8002024:	61bb      	str	r3, [r7, #24]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	695b      	ldr	r3, [r3, #20]
 800202c:	61bb      	str	r3, [r7, #24]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	61bb      	str	r3, [r7, #24]
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	e14c      	b.n	80022d4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002048:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	695b      	ldr	r3, [r3, #20]
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002060:	e138      	b.n	80022d4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002066:	2b03      	cmp	r3, #3
 8002068:	f200 80f1 	bhi.w	800224e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002070:	2b01      	cmp	r3, #1
 8002072:	d123      	bne.n	80020bc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002074:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002076:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002078:	68f8      	ldr	r0, [r7, #12]
 800207a:	f000 fd97 	bl	8002bac <I2C_WaitOnRXNEFlagUntilTimeout>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e139      	b.n	80022fc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	691a      	ldr	r2, [r3, #16]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002092:	b2d2      	uxtb	r2, r2
 8002094:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209a:	1c5a      	adds	r2, r3, #1
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020a4:	3b01      	subs	r3, #1
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	3b01      	subs	r3, #1
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80020ba:	e10b      	b.n	80022d4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d14e      	bne.n	8002162 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ca:	2200      	movs	r2, #0
 80020cc:	4906      	ldr	r1, [pc, #24]	; (80020e8 <HAL_I2C_Master_Receive+0x22c>)
 80020ce:	68f8      	ldr	r0, [r7, #12]
 80020d0:	f000 fc14 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d008      	beq.n	80020ec <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e10e      	b.n	80022fc <HAL_I2C_Master_Receive+0x440>
 80020de:	bf00      	nop
 80020e0:	00100002 	.word	0x00100002
 80020e4:	ffff0000 	.word	0xffff0000
 80020e8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	691a      	ldr	r2, [r3, #16]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210e:	1c5a      	adds	r2, r3, #1
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002118:	3b01      	subs	r3, #1
 800211a:	b29a      	uxth	r2, r3
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002124:	b29b      	uxth	r3, r3
 8002126:	3b01      	subs	r3, #1
 8002128:	b29a      	uxth	r2, r3
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002140:	1c5a      	adds	r2, r3, #1
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800214a:	3b01      	subs	r3, #1
 800214c:	b29a      	uxth	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002156:	b29b      	uxth	r3, r3
 8002158:	3b01      	subs	r3, #1
 800215a:	b29a      	uxth	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002160:	e0b8      	b.n	80022d4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002168:	2200      	movs	r2, #0
 800216a:	4966      	ldr	r1, [pc, #408]	; (8002304 <HAL_I2C_Master_Receive+0x448>)
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f000 fbc5 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0bf      	b.n	80022fc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800218a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	691a      	ldr	r2, [r3, #16]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219e:	1c5a      	adds	r2, r3, #1
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021a8:	3b01      	subs	r3, #1
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	3b01      	subs	r3, #1
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80021be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c0:	9300      	str	r3, [sp, #0]
 80021c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021c4:	2200      	movs	r2, #0
 80021c6:	494f      	ldr	r1, [pc, #316]	; (8002304 <HAL_I2C_Master_Receive+0x448>)
 80021c8:	68f8      	ldr	r0, [r7, #12]
 80021ca:	f000 fb97 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e091      	b.n	80022fc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	691a      	ldr	r2, [r3, #16]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f2:	b2d2      	uxtb	r2, r2
 80021f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fa:	1c5a      	adds	r2, r3, #1
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002204:	3b01      	subs	r3, #1
 8002206:	b29a      	uxth	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002210:	b29b      	uxth	r3, r3
 8002212:	3b01      	subs	r3, #1
 8002214:	b29a      	uxth	r2, r3
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	691a      	ldr	r2, [r3, #16]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	1c5a      	adds	r2, r3, #1
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002236:	3b01      	subs	r3, #1
 8002238:	b29a      	uxth	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002242:	b29b      	uxth	r3, r3
 8002244:	3b01      	subs	r3, #1
 8002246:	b29a      	uxth	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800224c:	e042      	b.n	80022d4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800224e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002250:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f000 fcaa 	bl	8002bac <I2C_WaitOnRXNEFlagUntilTimeout>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e04c      	b.n	80022fc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	691a      	ldr	r2, [r3, #16]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226c:	b2d2      	uxtb	r2, r2
 800226e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002274:	1c5a      	adds	r2, r3, #1
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800227e:	3b01      	subs	r3, #1
 8002280:	b29a      	uxth	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800228a:	b29b      	uxth	r3, r3
 800228c:	3b01      	subs	r3, #1
 800228e:	b29a      	uxth	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	f003 0304 	and.w	r3, r3, #4
 800229e:	2b04      	cmp	r3, #4
 80022a0:	d118      	bne.n	80022d4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ac:	b2d2      	uxtb	r2, r2
 80022ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b4:	1c5a      	adds	r2, r3, #1
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	3b01      	subs	r3, #1
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022d8:	2b00      	cmp	r3, #0
 80022da:	f47f aec2 	bne.w	8002062 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2220      	movs	r2, #32
 80022e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80022f6:	2300      	movs	r3, #0
 80022f8:	e000      	b.n	80022fc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80022fa:	2302      	movs	r3, #2
  }
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3728      	adds	r7, #40	; 0x28
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	00010004 	.word	0x00010004

08002308 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b088      	sub	sp, #32
 800230c:	af02      	add	r7, sp, #8
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	4608      	mov	r0, r1
 8002312:	4611      	mov	r1, r2
 8002314:	461a      	mov	r2, r3
 8002316:	4603      	mov	r3, r0
 8002318:	817b      	strh	r3, [r7, #10]
 800231a:	460b      	mov	r3, r1
 800231c:	813b      	strh	r3, [r7, #8]
 800231e:	4613      	mov	r3, r2
 8002320:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002322:	f7ff f8d7 	bl	80014d4 <HAL_GetTick>
 8002326:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2b20      	cmp	r3, #32
 8002332:	f040 80d9 	bne.w	80024e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	2319      	movs	r3, #25
 800233c:	2201      	movs	r2, #1
 800233e:	496d      	ldr	r1, [pc, #436]	; (80024f4 <HAL_I2C_Mem_Write+0x1ec>)
 8002340:	68f8      	ldr	r0, [r7, #12]
 8002342:	f000 fadb 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800234c:	2302      	movs	r3, #2
 800234e:	e0cc      	b.n	80024ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002356:	2b01      	cmp	r3, #1
 8002358:	d101      	bne.n	800235e <HAL_I2C_Mem_Write+0x56>
 800235a:	2302      	movs	r3, #2
 800235c:	e0c5      	b.n	80024ea <HAL_I2C_Mem_Write+0x1e2>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	2b01      	cmp	r3, #1
 8002372:	d007      	beq.n	8002384 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f042 0201 	orr.w	r2, r2, #1
 8002382:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002392:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2221      	movs	r2, #33	; 0x21
 8002398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2240      	movs	r2, #64	; 0x40
 80023a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6a3a      	ldr	r2, [r7, #32]
 80023ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80023b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	4a4d      	ldr	r2, [pc, #308]	; (80024f8 <HAL_I2C_Mem_Write+0x1f0>)
 80023c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023c6:	88f8      	ldrh	r0, [r7, #6]
 80023c8:	893a      	ldrh	r2, [r7, #8]
 80023ca:	8979      	ldrh	r1, [r7, #10]
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	9301      	str	r3, [sp, #4]
 80023d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	4603      	mov	r3, r0
 80023d6:	68f8      	ldr	r0, [r7, #12]
 80023d8:	f000 f9fa 	bl	80027d0 <I2C_RequestMemoryWrite>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d052      	beq.n	8002488 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e081      	b.n	80024ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023e6:	697a      	ldr	r2, [r7, #20]
 80023e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 fb5c 	bl	8002aa8 <I2C_WaitOnTXEFlagUntilTimeout>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d00d      	beq.n	8002412 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d107      	bne.n	800240e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800240c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e06b      	b.n	80024ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002416:	781a      	ldrb	r2, [r3, #0]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002422:	1c5a      	adds	r2, r3, #1
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800242c:	3b01      	subs	r3, #1
 800242e:	b29a      	uxth	r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002438:	b29b      	uxth	r3, r3
 800243a:	3b01      	subs	r3, #1
 800243c:	b29a      	uxth	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	2b04      	cmp	r3, #4
 800244e:	d11b      	bne.n	8002488 <HAL_I2C_Mem_Write+0x180>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002454:	2b00      	cmp	r3, #0
 8002456:	d017      	beq.n	8002488 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245c:	781a      	ldrb	r2, [r3, #0]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002468:	1c5a      	adds	r2, r3, #1
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002472:	3b01      	subs	r3, #1
 8002474:	b29a      	uxth	r2, r3
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800247e:	b29b      	uxth	r3, r3
 8002480:	3b01      	subs	r3, #1
 8002482:	b29a      	uxth	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800248c:	2b00      	cmp	r3, #0
 800248e:	d1aa      	bne.n	80023e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002494:	68f8      	ldr	r0, [r7, #12]
 8002496:	f000 fb48 	bl	8002b2a <I2C_WaitOnBTFFlagUntilTimeout>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00d      	beq.n	80024bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a4:	2b04      	cmp	r3, #4
 80024a6:	d107      	bne.n	80024b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e016      	b.n	80024ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2220      	movs	r2, #32
 80024d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80024e4:	2300      	movs	r3, #0
 80024e6:	e000      	b.n	80024ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80024e8:	2302      	movs	r3, #2
  }
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	00100002 	.word	0x00100002
 80024f8:	ffff0000 	.word	0xffff0000

080024fc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800250a:	b2db      	uxtb	r3, r3
}
 800250c:	4618      	mov	r0, r3
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002524:	4618      	mov	r0, r3
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b088      	sub	sp, #32
 8002534:	af02      	add	r7, sp, #8
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	607a      	str	r2, [r7, #4]
 800253a:	603b      	str	r3, [r7, #0]
 800253c:	460b      	mov	r3, r1
 800253e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002544:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	2b08      	cmp	r3, #8
 800254a:	d006      	beq.n	800255a <I2C_MasterRequestWrite+0x2a>
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d003      	beq.n	800255a <I2C_MasterRequestWrite+0x2a>
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002558:	d108      	bne.n	800256c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002568:	601a      	str	r2, [r3, #0]
 800256a:	e00b      	b.n	8002584 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002570:	2b12      	cmp	r3, #18
 8002572:	d107      	bne.n	8002584 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002582:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002590:	68f8      	ldr	r0, [r7, #12]
 8002592:	f000 f9b3 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d00d      	beq.n	80025b8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025aa:	d103      	bne.n	80025b4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	e035      	b.n	8002624 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025c0:	d108      	bne.n	80025d4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025c2:	897b      	ldrh	r3, [r7, #10]
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	461a      	mov	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80025d0:	611a      	str	r2, [r3, #16]
 80025d2:	e01b      	b.n	800260c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80025d4:	897b      	ldrh	r3, [r7, #10]
 80025d6:	11db      	asrs	r3, r3, #7
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	f003 0306 	and.w	r3, r3, #6
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	f063 030f 	orn	r3, r3, #15
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	490e      	ldr	r1, [pc, #56]	; (800262c <I2C_MasterRequestWrite+0xfc>)
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	f000 f9d9 	bl	80029aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e010      	b.n	8002624 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002602:	897b      	ldrh	r3, [r7, #10]
 8002604:	b2da      	uxtb	r2, r3
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	4907      	ldr	r1, [pc, #28]	; (8002630 <I2C_MasterRequestWrite+0x100>)
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f000 f9c9 	bl	80029aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e000      	b.n	8002624 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002622:	2300      	movs	r3, #0
}
 8002624:	4618      	mov	r0, r3
 8002626:	3718      	adds	r7, #24
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	00010008 	.word	0x00010008
 8002630:	00010002 	.word	0x00010002

08002634 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b088      	sub	sp, #32
 8002638:	af02      	add	r7, sp, #8
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	607a      	str	r2, [r7, #4]
 800263e:	603b      	str	r3, [r7, #0]
 8002640:	460b      	mov	r3, r1
 8002642:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002648:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002658:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	2b08      	cmp	r3, #8
 800265e:	d006      	beq.n	800266e <I2C_MasterRequestRead+0x3a>
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d003      	beq.n	800266e <I2C_MasterRequestRead+0x3a>
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800266c:	d108      	bne.n	8002680 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	e00b      	b.n	8002698 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002684:	2b11      	cmp	r3, #17
 8002686:	d107      	bne.n	8002698 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002696:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f000 f929 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00d      	beq.n	80026cc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026be:	d103      	bne.n	80026c8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e079      	b.n	80027c0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026d4:	d108      	bne.n	80026e8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80026d6:	897b      	ldrh	r3, [r7, #10]
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	611a      	str	r2, [r3, #16]
 80026e6:	e05f      	b.n	80027a8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026e8:	897b      	ldrh	r3, [r7, #10]
 80026ea:	11db      	asrs	r3, r3, #7
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	f003 0306 	and.w	r3, r3, #6
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	f063 030f 	orn	r3, r3, #15
 80026f8:	b2da      	uxtb	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	4930      	ldr	r1, [pc, #192]	; (80027c8 <I2C_MasterRequestRead+0x194>)
 8002706:	68f8      	ldr	r0, [r7, #12]
 8002708:	f000 f94f 	bl	80029aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e054      	b.n	80027c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002716:	897b      	ldrh	r3, [r7, #10]
 8002718:	b2da      	uxtb	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	4929      	ldr	r1, [pc, #164]	; (80027cc <I2C_MasterRequestRead+0x198>)
 8002726:	68f8      	ldr	r0, [r7, #12]
 8002728:	f000 f93f 	bl	80029aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e044      	b.n	80027c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002736:	2300      	movs	r3, #0
 8002738:	613b      	str	r3, [r7, #16]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	695b      	ldr	r3, [r3, #20]
 8002740:	613b      	str	r3, [r7, #16]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	613b      	str	r3, [r7, #16]
 800274a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800275a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f000 f8c7 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00d      	beq.n	8002790 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800277e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002782:	d103      	bne.n	800278c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f44f 7200 	mov.w	r2, #512	; 0x200
 800278a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e017      	b.n	80027c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002790:	897b      	ldrh	r3, [r7, #10]
 8002792:	11db      	asrs	r3, r3, #7
 8002794:	b2db      	uxtb	r3, r3
 8002796:	f003 0306 	and.w	r3, r3, #6
 800279a:	b2db      	uxtb	r3, r3
 800279c:	f063 030e 	orn	r3, r3, #14
 80027a0:	b2da      	uxtb	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	4907      	ldr	r1, [pc, #28]	; (80027cc <I2C_MasterRequestRead+0x198>)
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f000 f8fb 	bl	80029aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	00010008 	.word	0x00010008
 80027cc:	00010002 	.word	0x00010002

080027d0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af02      	add	r7, sp, #8
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	4608      	mov	r0, r1
 80027da:	4611      	mov	r1, r2
 80027dc:	461a      	mov	r2, r3
 80027de:	4603      	mov	r3, r0
 80027e0:	817b      	strh	r3, [r7, #10]
 80027e2:	460b      	mov	r3, r1
 80027e4:	813b      	strh	r3, [r7, #8]
 80027e6:	4613      	mov	r3, r2
 80027e8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	6a3b      	ldr	r3, [r7, #32]
 8002800:	2200      	movs	r2, #0
 8002802:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f000 f878 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00d      	beq.n	800282e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002820:	d103      	bne.n	800282a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002828:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e05f      	b.n	80028ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800282e:	897b      	ldrh	r3, [r7, #10]
 8002830:	b2db      	uxtb	r3, r3
 8002832:	461a      	mov	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800283c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800283e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002840:	6a3a      	ldr	r2, [r7, #32]
 8002842:	492d      	ldr	r1, [pc, #180]	; (80028f8 <I2C_RequestMemoryWrite+0x128>)
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 f8b0 	bl	80029aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e04c      	b.n	80028ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	617b      	str	r3, [r7, #20]
 8002868:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800286a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800286c:	6a39      	ldr	r1, [r7, #32]
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 f91a 	bl	8002aa8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00d      	beq.n	8002896 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	2b04      	cmp	r3, #4
 8002880:	d107      	bne.n	8002892 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002890:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e02b      	b.n	80028ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002896:	88fb      	ldrh	r3, [r7, #6]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d105      	bne.n	80028a8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800289c:	893b      	ldrh	r3, [r7, #8]
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	611a      	str	r2, [r3, #16]
 80028a6:	e021      	b.n	80028ec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80028a8:	893b      	ldrh	r3, [r7, #8]
 80028aa:	0a1b      	lsrs	r3, r3, #8
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028b8:	6a39      	ldr	r1, [r7, #32]
 80028ba:	68f8      	ldr	r0, [r7, #12]
 80028bc:	f000 f8f4 	bl	8002aa8 <I2C_WaitOnTXEFlagUntilTimeout>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d00d      	beq.n	80028e2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	2b04      	cmp	r3, #4
 80028cc:	d107      	bne.n	80028de <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e005      	b.n	80028ee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80028e2:	893b      	ldrh	r3, [r7, #8]
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3718      	adds	r7, #24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	00010002 	.word	0x00010002

080028fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	603b      	str	r3, [r7, #0]
 8002908:	4613      	mov	r3, r2
 800290a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800290c:	e025      	b.n	800295a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002914:	d021      	beq.n	800295a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002916:	f7fe fddd 	bl	80014d4 <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	429a      	cmp	r2, r3
 8002924:	d302      	bcc.n	800292c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d116      	bne.n	800295a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2220      	movs	r2, #32
 8002936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002946:	f043 0220 	orr.w	r2, r3, #32
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e023      	b.n	80029a2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	0c1b      	lsrs	r3, r3, #16
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b01      	cmp	r3, #1
 8002962:	d10d      	bne.n	8002980 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	43da      	mvns	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	4013      	ands	r3, r2
 8002970:	b29b      	uxth	r3, r3
 8002972:	2b00      	cmp	r3, #0
 8002974:	bf0c      	ite	eq
 8002976:	2301      	moveq	r3, #1
 8002978:	2300      	movne	r3, #0
 800297a:	b2db      	uxtb	r3, r3
 800297c:	461a      	mov	r2, r3
 800297e:	e00c      	b.n	800299a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	43da      	mvns	r2, r3
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	4013      	ands	r3, r2
 800298c:	b29b      	uxth	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	bf0c      	ite	eq
 8002992:	2301      	moveq	r3, #1
 8002994:	2300      	movne	r3, #0
 8002996:	b2db      	uxtb	r3, r3
 8002998:	461a      	mov	r2, r3
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	429a      	cmp	r2, r3
 800299e:	d0b6      	beq.n	800290e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b084      	sub	sp, #16
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	60f8      	str	r0, [r7, #12]
 80029b2:	60b9      	str	r1, [r7, #8]
 80029b4:	607a      	str	r2, [r7, #4]
 80029b6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029b8:	e051      	b.n	8002a5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	695b      	ldr	r3, [r3, #20]
 80029c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029c8:	d123      	bne.n	8002a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029d8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029e2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2220      	movs	r2, #32
 80029ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f043 0204 	orr.w	r2, r3, #4
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e046      	b.n	8002aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a18:	d021      	beq.n	8002a5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a1a:	f7fe fd5b 	bl	80014d4 <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d302      	bcc.n	8002a30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d116      	bne.n	8002a5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4a:	f043 0220 	orr.w	r2, r3, #32
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e020      	b.n	8002aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	0c1b      	lsrs	r3, r3, #16
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d10c      	bne.n	8002a82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	43da      	mvns	r2, r3
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	4013      	ands	r3, r2
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	bf14      	ite	ne
 8002a7a:	2301      	movne	r3, #1
 8002a7c:	2300      	moveq	r3, #0
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	e00b      	b.n	8002a9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	43da      	mvns	r2, r3
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	bf14      	ite	ne
 8002a94:	2301      	movne	r3, #1
 8002a96:	2300      	moveq	r3, #0
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d18d      	bne.n	80029ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ab4:	e02d      	b.n	8002b12 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f8ce 	bl	8002c58 <I2C_IsAcknowledgeFailed>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e02d      	b.n	8002b22 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002acc:	d021      	beq.n	8002b12 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ace:	f7fe fd01 	bl	80014d4 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	68ba      	ldr	r2, [r7, #8]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d302      	bcc.n	8002ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d116      	bne.n	8002b12 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2220      	movs	r2, #32
 8002aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f043 0220 	orr.w	r2, r3, #32
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e007      	b.n	8002b22 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	695b      	ldr	r3, [r3, #20]
 8002b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b1c:	2b80      	cmp	r3, #128	; 0x80
 8002b1e:	d1ca      	bne.n	8002ab6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b084      	sub	sp, #16
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	60f8      	str	r0, [r7, #12]
 8002b32:	60b9      	str	r1, [r7, #8]
 8002b34:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b36:	e02d      	b.n	8002b94 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f000 f88d 	bl	8002c58 <I2C_IsAcknowledgeFailed>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e02d      	b.n	8002ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b4e:	d021      	beq.n	8002b94 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b50:	f7fe fcc0 	bl	80014d4 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d302      	bcc.n	8002b66 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d116      	bne.n	8002b94 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2220      	movs	r2, #32
 8002b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b80:	f043 0220 	orr.w	r2, r3, #32
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e007      	b.n	8002ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	f003 0304 	and.w	r3, r3, #4
 8002b9e:	2b04      	cmp	r3, #4
 8002ba0:	d1ca      	bne.n	8002b38 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002bb8:	e042      	b.n	8002c40 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	695b      	ldr	r3, [r3, #20]
 8002bc0:	f003 0310 	and.w	r3, r3, #16
 8002bc4:	2b10      	cmp	r3, #16
 8002bc6:	d119      	bne.n	8002bfc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f06f 0210 	mvn.w	r2, #16
 8002bd0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2220      	movs	r2, #32
 8002bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e029      	b.n	8002c50 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bfc:	f7fe fc6a 	bl	80014d4 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d302      	bcc.n	8002c12 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d116      	bne.n	8002c40 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2220      	movs	r2, #32
 8002c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	f043 0220 	orr.w	r2, r3, #32
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e007      	b.n	8002c50 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c4a:	2b40      	cmp	r3, #64	; 0x40
 8002c4c:	d1b5      	bne.n	8002bba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c6e:	d11b      	bne.n	8002ca8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c78:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2220      	movs	r2, #32
 8002c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c94:	f043 0204 	orr.w	r2, r3, #4
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e000      	b.n	8002caa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
	...

08002cb8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e264      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d075      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cd6:	4ba3      	ldr	r3, [pc, #652]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 030c 	and.w	r3, r3, #12
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	d00c      	beq.n	8002cfc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ce2:	4ba0      	ldr	r3, [pc, #640]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cea:	2b08      	cmp	r3, #8
 8002cec:	d112      	bne.n	8002d14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cee:	4b9d      	ldr	r3, [pc, #628]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cf6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cfa:	d10b      	bne.n	8002d14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cfc:	4b99      	ldr	r3, [pc, #612]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d05b      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x108>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d157      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e23f      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d1c:	d106      	bne.n	8002d2c <HAL_RCC_OscConfig+0x74>
 8002d1e:	4b91      	ldr	r3, [pc, #580]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a90      	ldr	r2, [pc, #576]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d28:	6013      	str	r3, [r2, #0]
 8002d2a:	e01d      	b.n	8002d68 <HAL_RCC_OscConfig+0xb0>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d34:	d10c      	bne.n	8002d50 <HAL_RCC_OscConfig+0x98>
 8002d36:	4b8b      	ldr	r3, [pc, #556]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a8a      	ldr	r2, [pc, #552]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d40:	6013      	str	r3, [r2, #0]
 8002d42:	4b88      	ldr	r3, [pc, #544]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a87      	ldr	r2, [pc, #540]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d4c:	6013      	str	r3, [r2, #0]
 8002d4e:	e00b      	b.n	8002d68 <HAL_RCC_OscConfig+0xb0>
 8002d50:	4b84      	ldr	r3, [pc, #528]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a83      	ldr	r2, [pc, #524]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d5a:	6013      	str	r3, [r2, #0]
 8002d5c:	4b81      	ldr	r3, [pc, #516]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a80      	ldr	r2, [pc, #512]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d013      	beq.n	8002d98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d70:	f7fe fbb0 	bl	80014d4 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d76:	e008      	b.n	8002d8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d78:	f7fe fbac 	bl	80014d4 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b64      	cmp	r3, #100	; 0x64
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e204      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d8a:	4b76      	ldr	r3, [pc, #472]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d0f0      	beq.n	8002d78 <HAL_RCC_OscConfig+0xc0>
 8002d96:	e014      	b.n	8002dc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d98:	f7fe fb9c 	bl	80014d4 <HAL_GetTick>
 8002d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d9e:	e008      	b.n	8002db2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002da0:	f7fe fb98 	bl	80014d4 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b64      	cmp	r3, #100	; 0x64
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e1f0      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002db2:	4b6c      	ldr	r3, [pc, #432]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d1f0      	bne.n	8002da0 <HAL_RCC_OscConfig+0xe8>
 8002dbe:	e000      	b.n	8002dc2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d063      	beq.n	8002e96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dce:	4b65      	ldr	r3, [pc, #404]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f003 030c 	and.w	r3, r3, #12
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d00b      	beq.n	8002df2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dda:	4b62      	ldr	r3, [pc, #392]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002de2:	2b08      	cmp	r3, #8
 8002de4:	d11c      	bne.n	8002e20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002de6:	4b5f      	ldr	r3, [pc, #380]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d116      	bne.n	8002e20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002df2:	4b5c      	ldr	r3, [pc, #368]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d005      	beq.n	8002e0a <HAL_RCC_OscConfig+0x152>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d001      	beq.n	8002e0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e1c4      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e0a:	4b56      	ldr	r3, [pc, #344]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	00db      	lsls	r3, r3, #3
 8002e18:	4952      	ldr	r1, [pc, #328]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e1e:	e03a      	b.n	8002e96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d020      	beq.n	8002e6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e28:	4b4f      	ldr	r3, [pc, #316]	; (8002f68 <HAL_RCC_OscConfig+0x2b0>)
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2e:	f7fe fb51 	bl	80014d4 <HAL_GetTick>
 8002e32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e34:	e008      	b.n	8002e48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e36:	f7fe fb4d 	bl	80014d4 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d901      	bls.n	8002e48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e1a5      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e48:	4b46      	ldr	r3, [pc, #280]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0302 	and.w	r3, r3, #2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d0f0      	beq.n	8002e36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e54:	4b43      	ldr	r3, [pc, #268]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	691b      	ldr	r3, [r3, #16]
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	4940      	ldr	r1, [pc, #256]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	600b      	str	r3, [r1, #0]
 8002e68:	e015      	b.n	8002e96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e6a:	4b3f      	ldr	r3, [pc, #252]	; (8002f68 <HAL_RCC_OscConfig+0x2b0>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e70:	f7fe fb30 	bl	80014d4 <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e78:	f7fe fb2c 	bl	80014d4 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e184      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e8a:	4b36      	ldr	r3, [pc, #216]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1f0      	bne.n	8002e78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0308 	and.w	r3, r3, #8
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d030      	beq.n	8002f04 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d016      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eaa:	4b30      	ldr	r3, [pc, #192]	; (8002f6c <HAL_RCC_OscConfig+0x2b4>)
 8002eac:	2201      	movs	r2, #1
 8002eae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb0:	f7fe fb10 	bl	80014d4 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eb6:	e008      	b.n	8002eca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eb8:	f7fe fb0c 	bl	80014d4 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e164      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eca:	4b26      	ldr	r3, [pc, #152]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002ecc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d0f0      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x200>
 8002ed6:	e015      	b.n	8002f04 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ed8:	4b24      	ldr	r3, [pc, #144]	; (8002f6c <HAL_RCC_OscConfig+0x2b4>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ede:	f7fe faf9 	bl	80014d4 <HAL_GetTick>
 8002ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ee4:	e008      	b.n	8002ef8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ee6:	f7fe faf5 	bl	80014d4 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e14d      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef8:	4b1a      	ldr	r3, [pc, #104]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002efa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1f0      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f000 80a0 	beq.w	8003052 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f12:	2300      	movs	r3, #0
 8002f14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f16:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10f      	bne.n	8002f42 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	4b0f      	ldr	r3, [pc, #60]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2a:	4a0e      	ldr	r2, [pc, #56]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002f2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f30:	6413      	str	r3, [r2, #64]	; 0x40
 8002f32:	4b0c      	ldr	r3, [pc, #48]	; (8002f64 <HAL_RCC_OscConfig+0x2ac>)
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f3a:	60bb      	str	r3, [r7, #8]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f42:	4b0b      	ldr	r3, [pc, #44]	; (8002f70 <HAL_RCC_OscConfig+0x2b8>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d121      	bne.n	8002f92 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f4e:	4b08      	ldr	r3, [pc, #32]	; (8002f70 <HAL_RCC_OscConfig+0x2b8>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a07      	ldr	r2, [pc, #28]	; (8002f70 <HAL_RCC_OscConfig+0x2b8>)
 8002f54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f5a:	f7fe fabb 	bl	80014d4 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f60:	e011      	b.n	8002f86 <HAL_RCC_OscConfig+0x2ce>
 8002f62:	bf00      	nop
 8002f64:	40023800 	.word	0x40023800
 8002f68:	42470000 	.word	0x42470000
 8002f6c:	42470e80 	.word	0x42470e80
 8002f70:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f74:	f7fe faae 	bl	80014d4 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e106      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f86:	4b85      	ldr	r3, [pc, #532]	; (800319c <HAL_RCC_OscConfig+0x4e4>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d0f0      	beq.n	8002f74 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d106      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x2f0>
 8002f9a:	4b81      	ldr	r3, [pc, #516]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8002f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f9e:	4a80      	ldr	r2, [pc, #512]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	6713      	str	r3, [r2, #112]	; 0x70
 8002fa6:	e01c      	b.n	8002fe2 <HAL_RCC_OscConfig+0x32a>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	2b05      	cmp	r3, #5
 8002fae:	d10c      	bne.n	8002fca <HAL_RCC_OscConfig+0x312>
 8002fb0:	4b7b      	ldr	r3, [pc, #492]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8002fb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb4:	4a7a      	ldr	r2, [pc, #488]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8002fb6:	f043 0304 	orr.w	r3, r3, #4
 8002fba:	6713      	str	r3, [r2, #112]	; 0x70
 8002fbc:	4b78      	ldr	r3, [pc, #480]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8002fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc0:	4a77      	ldr	r2, [pc, #476]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8002fc2:	f043 0301 	orr.w	r3, r3, #1
 8002fc6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fc8:	e00b      	b.n	8002fe2 <HAL_RCC_OscConfig+0x32a>
 8002fca:	4b75      	ldr	r3, [pc, #468]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8002fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fce:	4a74      	ldr	r2, [pc, #464]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8002fd0:	f023 0301 	bic.w	r3, r3, #1
 8002fd4:	6713      	str	r3, [r2, #112]	; 0x70
 8002fd6:	4b72      	ldr	r3, [pc, #456]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8002fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fda:	4a71      	ldr	r2, [pc, #452]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8002fdc:	f023 0304 	bic.w	r3, r3, #4
 8002fe0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d015      	beq.n	8003016 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fea:	f7fe fa73 	bl	80014d4 <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff0:	e00a      	b.n	8003008 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff2:	f7fe fa6f 	bl	80014d4 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003000:	4293      	cmp	r3, r2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e0c5      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003008:	4b65      	ldr	r3, [pc, #404]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 800300a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800300c:	f003 0302 	and.w	r3, r3, #2
 8003010:	2b00      	cmp	r3, #0
 8003012:	d0ee      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x33a>
 8003014:	e014      	b.n	8003040 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003016:	f7fe fa5d 	bl	80014d4 <HAL_GetTick>
 800301a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800301c:	e00a      	b.n	8003034 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800301e:	f7fe fa59 	bl	80014d4 <HAL_GetTick>
 8003022:	4602      	mov	r2, r0
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	f241 3288 	movw	r2, #5000	; 0x1388
 800302c:	4293      	cmp	r3, r2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e0af      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003034:	4b5a      	ldr	r3, [pc, #360]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8003036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003038:	f003 0302 	and.w	r3, r3, #2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d1ee      	bne.n	800301e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003040:	7dfb      	ldrb	r3, [r7, #23]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d105      	bne.n	8003052 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003046:	4b56      	ldr	r3, [pc, #344]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	4a55      	ldr	r2, [pc, #340]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 800304c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003050:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	2b00      	cmp	r3, #0
 8003058:	f000 809b 	beq.w	8003192 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800305c:	4b50      	ldr	r3, [pc, #320]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f003 030c 	and.w	r3, r3, #12
 8003064:	2b08      	cmp	r3, #8
 8003066:	d05c      	beq.n	8003122 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	2b02      	cmp	r3, #2
 800306e:	d141      	bne.n	80030f4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003070:	4b4c      	ldr	r3, [pc, #304]	; (80031a4 <HAL_RCC_OscConfig+0x4ec>)
 8003072:	2200      	movs	r2, #0
 8003074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003076:	f7fe fa2d 	bl	80014d4 <HAL_GetTick>
 800307a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800307c:	e008      	b.n	8003090 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800307e:	f7fe fa29 	bl	80014d4 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d901      	bls.n	8003090 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e081      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003090:	4b43      	ldr	r3, [pc, #268]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d1f0      	bne.n	800307e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	69da      	ldr	r2, [r3, #28]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a1b      	ldr	r3, [r3, #32]
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030aa:	019b      	lsls	r3, r3, #6
 80030ac:	431a      	orrs	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b2:	085b      	lsrs	r3, r3, #1
 80030b4:	3b01      	subs	r3, #1
 80030b6:	041b      	lsls	r3, r3, #16
 80030b8:	431a      	orrs	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030be:	061b      	lsls	r3, r3, #24
 80030c0:	4937      	ldr	r1, [pc, #220]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030c6:	4b37      	ldr	r3, [pc, #220]	; (80031a4 <HAL_RCC_OscConfig+0x4ec>)
 80030c8:	2201      	movs	r2, #1
 80030ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030cc:	f7fe fa02 	bl	80014d4 <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d4:	f7fe f9fe 	bl	80014d4 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e056      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e6:	4b2e      	ldr	r3, [pc, #184]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d0f0      	beq.n	80030d4 <HAL_RCC_OscConfig+0x41c>
 80030f2:	e04e      	b.n	8003192 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f4:	4b2b      	ldr	r3, [pc, #172]	; (80031a4 <HAL_RCC_OscConfig+0x4ec>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030fa:	f7fe f9eb 	bl	80014d4 <HAL_GetTick>
 80030fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003100:	e008      	b.n	8003114 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003102:	f7fe f9e7 	bl	80014d4 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	2b02      	cmp	r3, #2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e03f      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003114:	4b22      	ldr	r3, [pc, #136]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d1f0      	bne.n	8003102 <HAL_RCC_OscConfig+0x44a>
 8003120:	e037      	b.n	8003192 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d101      	bne.n	800312e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e032      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800312e:	4b1c      	ldr	r3, [pc, #112]	; (80031a0 <HAL_RCC_OscConfig+0x4e8>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d028      	beq.n	800318e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003146:	429a      	cmp	r2, r3
 8003148:	d121      	bne.n	800318e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003154:	429a      	cmp	r2, r3
 8003156:	d11a      	bne.n	800318e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800315e:	4013      	ands	r3, r2
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003164:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003166:	4293      	cmp	r3, r2
 8003168:	d111      	bne.n	800318e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003174:	085b      	lsrs	r3, r3, #1
 8003176:	3b01      	subs	r3, #1
 8003178:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800317a:	429a      	cmp	r2, r3
 800317c:	d107      	bne.n	800318e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003188:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800318a:	429a      	cmp	r2, r3
 800318c:	d001      	beq.n	8003192 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3718      	adds	r7, #24
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40007000 	.word	0x40007000
 80031a0:	40023800 	.word	0x40023800
 80031a4:	42470060 	.word	0x42470060

080031a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e0cc      	b.n	8003356 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031bc:	4b68      	ldr	r3, [pc, #416]	; (8003360 <HAL_RCC_ClockConfig+0x1b8>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d90c      	bls.n	80031e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ca:	4b65      	ldr	r3, [pc, #404]	; (8003360 <HAL_RCC_ClockConfig+0x1b8>)
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	b2d2      	uxtb	r2, r2
 80031d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031d2:	4b63      	ldr	r3, [pc, #396]	; (8003360 <HAL_RCC_ClockConfig+0x1b8>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	429a      	cmp	r2, r3
 80031de:	d001      	beq.n	80031e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e0b8      	b.n	8003356 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d020      	beq.n	8003232 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d005      	beq.n	8003208 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031fc:	4b59      	ldr	r3, [pc, #356]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	4a58      	ldr	r2, [pc, #352]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 8003202:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003206:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0308 	and.w	r3, r3, #8
 8003210:	2b00      	cmp	r3, #0
 8003212:	d005      	beq.n	8003220 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003214:	4b53      	ldr	r3, [pc, #332]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	4a52      	ldr	r2, [pc, #328]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 800321a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800321e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003220:	4b50      	ldr	r3, [pc, #320]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	494d      	ldr	r1, [pc, #308]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 800322e:	4313      	orrs	r3, r2
 8003230:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b00      	cmp	r3, #0
 800323c:	d044      	beq.n	80032c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d107      	bne.n	8003256 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003246:	4b47      	ldr	r3, [pc, #284]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d119      	bne.n	8003286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e07f      	b.n	8003356 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	2b02      	cmp	r3, #2
 800325c:	d003      	beq.n	8003266 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003262:	2b03      	cmp	r3, #3
 8003264:	d107      	bne.n	8003276 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003266:	4b3f      	ldr	r3, [pc, #252]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d109      	bne.n	8003286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e06f      	b.n	8003356 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003276:	4b3b      	ldr	r3, [pc, #236]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e067      	b.n	8003356 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003286:	4b37      	ldr	r3, [pc, #220]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f023 0203 	bic.w	r2, r3, #3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	4934      	ldr	r1, [pc, #208]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 8003294:	4313      	orrs	r3, r2
 8003296:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003298:	f7fe f91c 	bl	80014d4 <HAL_GetTick>
 800329c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800329e:	e00a      	b.n	80032b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032a0:	f7fe f918 	bl	80014d4 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e04f      	b.n	8003356 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032b6:	4b2b      	ldr	r3, [pc, #172]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f003 020c 	and.w	r2, r3, #12
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d1eb      	bne.n	80032a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032c8:	4b25      	ldr	r3, [pc, #148]	; (8003360 <HAL_RCC_ClockConfig+0x1b8>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0307 	and.w	r3, r3, #7
 80032d0:	683a      	ldr	r2, [r7, #0]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d20c      	bcs.n	80032f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032d6:	4b22      	ldr	r3, [pc, #136]	; (8003360 <HAL_RCC_ClockConfig+0x1b8>)
 80032d8:	683a      	ldr	r2, [r7, #0]
 80032da:	b2d2      	uxtb	r2, r2
 80032dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032de:	4b20      	ldr	r3, [pc, #128]	; (8003360 <HAL_RCC_ClockConfig+0x1b8>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	683a      	ldr	r2, [r7, #0]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d001      	beq.n	80032f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e032      	b.n	8003356 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0304 	and.w	r3, r3, #4
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d008      	beq.n	800330e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032fc:	4b19      	ldr	r3, [pc, #100]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	4916      	ldr	r1, [pc, #88]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 800330a:	4313      	orrs	r3, r2
 800330c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0308 	and.w	r3, r3, #8
 8003316:	2b00      	cmp	r3, #0
 8003318:	d009      	beq.n	800332e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800331a:	4b12      	ldr	r3, [pc, #72]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	00db      	lsls	r3, r3, #3
 8003328:	490e      	ldr	r1, [pc, #56]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 800332a:	4313      	orrs	r3, r2
 800332c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800332e:	f000 f821 	bl	8003374 <HAL_RCC_GetSysClockFreq>
 8003332:	4602      	mov	r2, r0
 8003334:	4b0b      	ldr	r3, [pc, #44]	; (8003364 <HAL_RCC_ClockConfig+0x1bc>)
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	091b      	lsrs	r3, r3, #4
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	490a      	ldr	r1, [pc, #40]	; (8003368 <HAL_RCC_ClockConfig+0x1c0>)
 8003340:	5ccb      	ldrb	r3, [r1, r3]
 8003342:	fa22 f303 	lsr.w	r3, r2, r3
 8003346:	4a09      	ldr	r2, [pc, #36]	; (800336c <HAL_RCC_ClockConfig+0x1c4>)
 8003348:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800334a:	4b09      	ldr	r3, [pc, #36]	; (8003370 <HAL_RCC_ClockConfig+0x1c8>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f7fe f87c 	bl	800144c <HAL_InitTick>

  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40023c00 	.word	0x40023c00
 8003364:	40023800 	.word	0x40023800
 8003368:	08004cd8 	.word	0x08004cd8
 800336c:	20000008 	.word	0x20000008
 8003370:	2000000c 	.word	0x2000000c

08003374 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003374:	b5b0      	push	{r4, r5, r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800337a:	2100      	movs	r1, #0
 800337c:	6079      	str	r1, [r7, #4]
 800337e:	2100      	movs	r1, #0
 8003380:	60f9      	str	r1, [r7, #12]
 8003382:	2100      	movs	r1, #0
 8003384:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003386:	2100      	movs	r1, #0
 8003388:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800338a:	4952      	ldr	r1, [pc, #328]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x160>)
 800338c:	6889      	ldr	r1, [r1, #8]
 800338e:	f001 010c 	and.w	r1, r1, #12
 8003392:	2908      	cmp	r1, #8
 8003394:	d00d      	beq.n	80033b2 <HAL_RCC_GetSysClockFreq+0x3e>
 8003396:	2908      	cmp	r1, #8
 8003398:	f200 8094 	bhi.w	80034c4 <HAL_RCC_GetSysClockFreq+0x150>
 800339c:	2900      	cmp	r1, #0
 800339e:	d002      	beq.n	80033a6 <HAL_RCC_GetSysClockFreq+0x32>
 80033a0:	2904      	cmp	r1, #4
 80033a2:	d003      	beq.n	80033ac <HAL_RCC_GetSysClockFreq+0x38>
 80033a4:	e08e      	b.n	80034c4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033a6:	4b4c      	ldr	r3, [pc, #304]	; (80034d8 <HAL_RCC_GetSysClockFreq+0x164>)
 80033a8:	60bb      	str	r3, [r7, #8]
       break;
 80033aa:	e08e      	b.n	80034ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033ac:	4b4b      	ldr	r3, [pc, #300]	; (80034dc <HAL_RCC_GetSysClockFreq+0x168>)
 80033ae:	60bb      	str	r3, [r7, #8]
      break;
 80033b0:	e08b      	b.n	80034ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033b2:	4948      	ldr	r1, [pc, #288]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80033b4:	6849      	ldr	r1, [r1, #4]
 80033b6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80033ba:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033bc:	4945      	ldr	r1, [pc, #276]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80033be:	6849      	ldr	r1, [r1, #4]
 80033c0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80033c4:	2900      	cmp	r1, #0
 80033c6:	d024      	beq.n	8003412 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033c8:	4942      	ldr	r1, [pc, #264]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80033ca:	6849      	ldr	r1, [r1, #4]
 80033cc:	0989      	lsrs	r1, r1, #6
 80033ce:	4608      	mov	r0, r1
 80033d0:	f04f 0100 	mov.w	r1, #0
 80033d4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80033d8:	f04f 0500 	mov.w	r5, #0
 80033dc:	ea00 0204 	and.w	r2, r0, r4
 80033e0:	ea01 0305 	and.w	r3, r1, r5
 80033e4:	493d      	ldr	r1, [pc, #244]	; (80034dc <HAL_RCC_GetSysClockFreq+0x168>)
 80033e6:	fb01 f003 	mul.w	r0, r1, r3
 80033ea:	2100      	movs	r1, #0
 80033ec:	fb01 f102 	mul.w	r1, r1, r2
 80033f0:	1844      	adds	r4, r0, r1
 80033f2:	493a      	ldr	r1, [pc, #232]	; (80034dc <HAL_RCC_GetSysClockFreq+0x168>)
 80033f4:	fba2 0101 	umull	r0, r1, r2, r1
 80033f8:	1863      	adds	r3, r4, r1
 80033fa:	4619      	mov	r1, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	461a      	mov	r2, r3
 8003400:	f04f 0300 	mov.w	r3, #0
 8003404:	f7fc ff34 	bl	8000270 <__aeabi_uldivmod>
 8003408:	4602      	mov	r2, r0
 800340a:	460b      	mov	r3, r1
 800340c:	4613      	mov	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	e04a      	b.n	80034a8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003412:	4b30      	ldr	r3, [pc, #192]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	099b      	lsrs	r3, r3, #6
 8003418:	461a      	mov	r2, r3
 800341a:	f04f 0300 	mov.w	r3, #0
 800341e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003422:	f04f 0100 	mov.w	r1, #0
 8003426:	ea02 0400 	and.w	r4, r2, r0
 800342a:	ea03 0501 	and.w	r5, r3, r1
 800342e:	4620      	mov	r0, r4
 8003430:	4629      	mov	r1, r5
 8003432:	f04f 0200 	mov.w	r2, #0
 8003436:	f04f 0300 	mov.w	r3, #0
 800343a:	014b      	lsls	r3, r1, #5
 800343c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003440:	0142      	lsls	r2, r0, #5
 8003442:	4610      	mov	r0, r2
 8003444:	4619      	mov	r1, r3
 8003446:	1b00      	subs	r0, r0, r4
 8003448:	eb61 0105 	sbc.w	r1, r1, r5
 800344c:	f04f 0200 	mov.w	r2, #0
 8003450:	f04f 0300 	mov.w	r3, #0
 8003454:	018b      	lsls	r3, r1, #6
 8003456:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800345a:	0182      	lsls	r2, r0, #6
 800345c:	1a12      	subs	r2, r2, r0
 800345e:	eb63 0301 	sbc.w	r3, r3, r1
 8003462:	f04f 0000 	mov.w	r0, #0
 8003466:	f04f 0100 	mov.w	r1, #0
 800346a:	00d9      	lsls	r1, r3, #3
 800346c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003470:	00d0      	lsls	r0, r2, #3
 8003472:	4602      	mov	r2, r0
 8003474:	460b      	mov	r3, r1
 8003476:	1912      	adds	r2, r2, r4
 8003478:	eb45 0303 	adc.w	r3, r5, r3
 800347c:	f04f 0000 	mov.w	r0, #0
 8003480:	f04f 0100 	mov.w	r1, #0
 8003484:	0299      	lsls	r1, r3, #10
 8003486:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800348a:	0290      	lsls	r0, r2, #10
 800348c:	4602      	mov	r2, r0
 800348e:	460b      	mov	r3, r1
 8003490:	4610      	mov	r0, r2
 8003492:	4619      	mov	r1, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	461a      	mov	r2, r3
 8003498:	f04f 0300 	mov.w	r3, #0
 800349c:	f7fc fee8 	bl	8000270 <__aeabi_uldivmod>
 80034a0:	4602      	mov	r2, r0
 80034a2:	460b      	mov	r3, r1
 80034a4:	4613      	mov	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80034a8:	4b0a      	ldr	r3, [pc, #40]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	0c1b      	lsrs	r3, r3, #16
 80034ae:	f003 0303 	and.w	r3, r3, #3
 80034b2:	3301      	adds	r3, #1
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80034b8:	68fa      	ldr	r2, [r7, #12]
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c0:	60bb      	str	r3, [r7, #8]
      break;
 80034c2:	e002      	b.n	80034ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034c4:	4b04      	ldr	r3, [pc, #16]	; (80034d8 <HAL_RCC_GetSysClockFreq+0x164>)
 80034c6:	60bb      	str	r3, [r7, #8]
      break;
 80034c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034ca:	68bb      	ldr	r3, [r7, #8]
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3710      	adds	r7, #16
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bdb0      	pop	{r4, r5, r7, pc}
 80034d4:	40023800 	.word	0x40023800
 80034d8:	00f42400 	.word	0x00f42400
 80034dc:	017d7840 	.word	0x017d7840

080034e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034e4:	4b03      	ldr	r3, [pc, #12]	; (80034f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80034e6:	681b      	ldr	r3, [r3, #0]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	20000008 	.word	0x20000008

080034f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80034fc:	f7ff fff0 	bl	80034e0 <HAL_RCC_GetHCLKFreq>
 8003500:	4602      	mov	r2, r0
 8003502:	4b05      	ldr	r3, [pc, #20]	; (8003518 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	0a9b      	lsrs	r3, r3, #10
 8003508:	f003 0307 	and.w	r3, r3, #7
 800350c:	4903      	ldr	r1, [pc, #12]	; (800351c <HAL_RCC_GetPCLK1Freq+0x24>)
 800350e:	5ccb      	ldrb	r3, [r1, r3]
 8003510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003514:	4618      	mov	r0, r3
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40023800 	.word	0x40023800
 800351c:	08004ce8 	.word	0x08004ce8

08003520 <atoi>:
 8003520:	220a      	movs	r2, #10
 8003522:	2100      	movs	r1, #0
 8003524:	f000 b8e4 	b.w	80036f0 <strtol>

08003528 <__errno>:
 8003528:	4b01      	ldr	r3, [pc, #4]	; (8003530 <__errno+0x8>)
 800352a:	6818      	ldr	r0, [r3, #0]
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	20000014 	.word	0x20000014

08003534 <__libc_init_array>:
 8003534:	b570      	push	{r4, r5, r6, lr}
 8003536:	4d0d      	ldr	r5, [pc, #52]	; (800356c <__libc_init_array+0x38>)
 8003538:	4c0d      	ldr	r4, [pc, #52]	; (8003570 <__libc_init_array+0x3c>)
 800353a:	1b64      	subs	r4, r4, r5
 800353c:	10a4      	asrs	r4, r4, #2
 800353e:	2600      	movs	r6, #0
 8003540:	42a6      	cmp	r6, r4
 8003542:	d109      	bne.n	8003558 <__libc_init_array+0x24>
 8003544:	4d0b      	ldr	r5, [pc, #44]	; (8003574 <__libc_init_array+0x40>)
 8003546:	4c0c      	ldr	r4, [pc, #48]	; (8003578 <__libc_init_array+0x44>)
 8003548:	f000 fcdc 	bl	8003f04 <_init>
 800354c:	1b64      	subs	r4, r4, r5
 800354e:	10a4      	asrs	r4, r4, #2
 8003550:	2600      	movs	r6, #0
 8003552:	42a6      	cmp	r6, r4
 8003554:	d105      	bne.n	8003562 <__libc_init_array+0x2e>
 8003556:	bd70      	pop	{r4, r5, r6, pc}
 8003558:	f855 3b04 	ldr.w	r3, [r5], #4
 800355c:	4798      	blx	r3
 800355e:	3601      	adds	r6, #1
 8003560:	e7ee      	b.n	8003540 <__libc_init_array+0xc>
 8003562:	f855 3b04 	ldr.w	r3, [r5], #4
 8003566:	4798      	blx	r3
 8003568:	3601      	adds	r6, #1
 800356a:	e7f2      	b.n	8003552 <__libc_init_array+0x1e>
 800356c:	08004e2c 	.word	0x08004e2c
 8003570:	08004e2c 	.word	0x08004e2c
 8003574:	08004e2c 	.word	0x08004e2c
 8003578:	08004e30 	.word	0x08004e30

0800357c <memcpy>:
 800357c:	440a      	add	r2, r1
 800357e:	4291      	cmp	r1, r2
 8003580:	f100 33ff 	add.w	r3, r0, #4294967295
 8003584:	d100      	bne.n	8003588 <memcpy+0xc>
 8003586:	4770      	bx	lr
 8003588:	b510      	push	{r4, lr}
 800358a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800358e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003592:	4291      	cmp	r1, r2
 8003594:	d1f9      	bne.n	800358a <memcpy+0xe>
 8003596:	bd10      	pop	{r4, pc}

08003598 <memset>:
 8003598:	4402      	add	r2, r0
 800359a:	4603      	mov	r3, r0
 800359c:	4293      	cmp	r3, r2
 800359e:	d100      	bne.n	80035a2 <memset+0xa>
 80035a0:	4770      	bx	lr
 80035a2:	f803 1b01 	strb.w	r1, [r3], #1
 80035a6:	e7f9      	b.n	800359c <memset+0x4>

080035a8 <siprintf>:
 80035a8:	b40e      	push	{r1, r2, r3}
 80035aa:	b500      	push	{lr}
 80035ac:	b09c      	sub	sp, #112	; 0x70
 80035ae:	ab1d      	add	r3, sp, #116	; 0x74
 80035b0:	9002      	str	r0, [sp, #8]
 80035b2:	9006      	str	r0, [sp, #24]
 80035b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80035b8:	4809      	ldr	r0, [pc, #36]	; (80035e0 <siprintf+0x38>)
 80035ba:	9107      	str	r1, [sp, #28]
 80035bc:	9104      	str	r1, [sp, #16]
 80035be:	4909      	ldr	r1, [pc, #36]	; (80035e4 <siprintf+0x3c>)
 80035c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80035c4:	9105      	str	r1, [sp, #20]
 80035c6:	6800      	ldr	r0, [r0, #0]
 80035c8:	9301      	str	r3, [sp, #4]
 80035ca:	a902      	add	r1, sp, #8
 80035cc:	f000 f8f6 	bl	80037bc <_svfiprintf_r>
 80035d0:	9b02      	ldr	r3, [sp, #8]
 80035d2:	2200      	movs	r2, #0
 80035d4:	701a      	strb	r2, [r3, #0]
 80035d6:	b01c      	add	sp, #112	; 0x70
 80035d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80035dc:	b003      	add	sp, #12
 80035de:	4770      	bx	lr
 80035e0:	20000014 	.word	0x20000014
 80035e4:	ffff0208 	.word	0xffff0208

080035e8 <_strtol_l.isra.0>:
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035ee:	d001      	beq.n	80035f4 <_strtol_l.isra.0+0xc>
 80035f0:	2b24      	cmp	r3, #36	; 0x24
 80035f2:	d906      	bls.n	8003602 <_strtol_l.isra.0+0x1a>
 80035f4:	f7ff ff98 	bl	8003528 <__errno>
 80035f8:	2316      	movs	r3, #22
 80035fa:	6003      	str	r3, [r0, #0]
 80035fc:	2000      	movs	r0, #0
 80035fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003602:	4f3a      	ldr	r7, [pc, #232]	; (80036ec <_strtol_l.isra.0+0x104>)
 8003604:	468e      	mov	lr, r1
 8003606:	4676      	mov	r6, lr
 8003608:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800360c:	5de5      	ldrb	r5, [r4, r7]
 800360e:	f015 0508 	ands.w	r5, r5, #8
 8003612:	d1f8      	bne.n	8003606 <_strtol_l.isra.0+0x1e>
 8003614:	2c2d      	cmp	r4, #45	; 0x2d
 8003616:	d134      	bne.n	8003682 <_strtol_l.isra.0+0x9a>
 8003618:	f89e 4000 	ldrb.w	r4, [lr]
 800361c:	f04f 0801 	mov.w	r8, #1
 8003620:	f106 0e02 	add.w	lr, r6, #2
 8003624:	2b00      	cmp	r3, #0
 8003626:	d05c      	beq.n	80036e2 <_strtol_l.isra.0+0xfa>
 8003628:	2b10      	cmp	r3, #16
 800362a:	d10c      	bne.n	8003646 <_strtol_l.isra.0+0x5e>
 800362c:	2c30      	cmp	r4, #48	; 0x30
 800362e:	d10a      	bne.n	8003646 <_strtol_l.isra.0+0x5e>
 8003630:	f89e 4000 	ldrb.w	r4, [lr]
 8003634:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8003638:	2c58      	cmp	r4, #88	; 0x58
 800363a:	d14d      	bne.n	80036d8 <_strtol_l.isra.0+0xf0>
 800363c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8003640:	2310      	movs	r3, #16
 8003642:	f10e 0e02 	add.w	lr, lr, #2
 8003646:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800364a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800364e:	2600      	movs	r6, #0
 8003650:	fbbc f9f3 	udiv	r9, ip, r3
 8003654:	4635      	mov	r5, r6
 8003656:	fb03 ca19 	mls	sl, r3, r9, ip
 800365a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800365e:	2f09      	cmp	r7, #9
 8003660:	d818      	bhi.n	8003694 <_strtol_l.isra.0+0xac>
 8003662:	463c      	mov	r4, r7
 8003664:	42a3      	cmp	r3, r4
 8003666:	dd24      	ble.n	80036b2 <_strtol_l.isra.0+0xca>
 8003668:	2e00      	cmp	r6, #0
 800366a:	db1f      	blt.n	80036ac <_strtol_l.isra.0+0xc4>
 800366c:	45a9      	cmp	r9, r5
 800366e:	d31d      	bcc.n	80036ac <_strtol_l.isra.0+0xc4>
 8003670:	d101      	bne.n	8003676 <_strtol_l.isra.0+0x8e>
 8003672:	45a2      	cmp	sl, r4
 8003674:	db1a      	blt.n	80036ac <_strtol_l.isra.0+0xc4>
 8003676:	fb05 4503 	mla	r5, r5, r3, r4
 800367a:	2601      	movs	r6, #1
 800367c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8003680:	e7eb      	b.n	800365a <_strtol_l.isra.0+0x72>
 8003682:	2c2b      	cmp	r4, #43	; 0x2b
 8003684:	bf08      	it	eq
 8003686:	f89e 4000 	ldrbeq.w	r4, [lr]
 800368a:	46a8      	mov	r8, r5
 800368c:	bf08      	it	eq
 800368e:	f106 0e02 	addeq.w	lr, r6, #2
 8003692:	e7c7      	b.n	8003624 <_strtol_l.isra.0+0x3c>
 8003694:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8003698:	2f19      	cmp	r7, #25
 800369a:	d801      	bhi.n	80036a0 <_strtol_l.isra.0+0xb8>
 800369c:	3c37      	subs	r4, #55	; 0x37
 800369e:	e7e1      	b.n	8003664 <_strtol_l.isra.0+0x7c>
 80036a0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80036a4:	2f19      	cmp	r7, #25
 80036a6:	d804      	bhi.n	80036b2 <_strtol_l.isra.0+0xca>
 80036a8:	3c57      	subs	r4, #87	; 0x57
 80036aa:	e7db      	b.n	8003664 <_strtol_l.isra.0+0x7c>
 80036ac:	f04f 36ff 	mov.w	r6, #4294967295
 80036b0:	e7e4      	b.n	800367c <_strtol_l.isra.0+0x94>
 80036b2:	2e00      	cmp	r6, #0
 80036b4:	da05      	bge.n	80036c2 <_strtol_l.isra.0+0xda>
 80036b6:	2322      	movs	r3, #34	; 0x22
 80036b8:	6003      	str	r3, [r0, #0]
 80036ba:	4665      	mov	r5, ip
 80036bc:	b942      	cbnz	r2, 80036d0 <_strtol_l.isra.0+0xe8>
 80036be:	4628      	mov	r0, r5
 80036c0:	e79d      	b.n	80035fe <_strtol_l.isra.0+0x16>
 80036c2:	f1b8 0f00 	cmp.w	r8, #0
 80036c6:	d000      	beq.n	80036ca <_strtol_l.isra.0+0xe2>
 80036c8:	426d      	negs	r5, r5
 80036ca:	2a00      	cmp	r2, #0
 80036cc:	d0f7      	beq.n	80036be <_strtol_l.isra.0+0xd6>
 80036ce:	b10e      	cbz	r6, 80036d4 <_strtol_l.isra.0+0xec>
 80036d0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80036d4:	6011      	str	r1, [r2, #0]
 80036d6:	e7f2      	b.n	80036be <_strtol_l.isra.0+0xd6>
 80036d8:	2430      	movs	r4, #48	; 0x30
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1b3      	bne.n	8003646 <_strtol_l.isra.0+0x5e>
 80036de:	2308      	movs	r3, #8
 80036e0:	e7b1      	b.n	8003646 <_strtol_l.isra.0+0x5e>
 80036e2:	2c30      	cmp	r4, #48	; 0x30
 80036e4:	d0a4      	beq.n	8003630 <_strtol_l.isra.0+0x48>
 80036e6:	230a      	movs	r3, #10
 80036e8:	e7ad      	b.n	8003646 <_strtol_l.isra.0+0x5e>
 80036ea:	bf00      	nop
 80036ec:	08004cf1 	.word	0x08004cf1

080036f0 <strtol>:
 80036f0:	4613      	mov	r3, r2
 80036f2:	460a      	mov	r2, r1
 80036f4:	4601      	mov	r1, r0
 80036f6:	4802      	ldr	r0, [pc, #8]	; (8003700 <strtol+0x10>)
 80036f8:	6800      	ldr	r0, [r0, #0]
 80036fa:	f7ff bf75 	b.w	80035e8 <_strtol_l.isra.0>
 80036fe:	bf00      	nop
 8003700:	20000014 	.word	0x20000014

08003704 <__ssputs_r>:
 8003704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003708:	688e      	ldr	r6, [r1, #8]
 800370a:	429e      	cmp	r6, r3
 800370c:	4682      	mov	sl, r0
 800370e:	460c      	mov	r4, r1
 8003710:	4690      	mov	r8, r2
 8003712:	461f      	mov	r7, r3
 8003714:	d838      	bhi.n	8003788 <__ssputs_r+0x84>
 8003716:	898a      	ldrh	r2, [r1, #12]
 8003718:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800371c:	d032      	beq.n	8003784 <__ssputs_r+0x80>
 800371e:	6825      	ldr	r5, [r4, #0]
 8003720:	6909      	ldr	r1, [r1, #16]
 8003722:	eba5 0901 	sub.w	r9, r5, r1
 8003726:	6965      	ldr	r5, [r4, #20]
 8003728:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800372c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003730:	3301      	adds	r3, #1
 8003732:	444b      	add	r3, r9
 8003734:	106d      	asrs	r5, r5, #1
 8003736:	429d      	cmp	r5, r3
 8003738:	bf38      	it	cc
 800373a:	461d      	movcc	r5, r3
 800373c:	0553      	lsls	r3, r2, #21
 800373e:	d531      	bpl.n	80037a4 <__ssputs_r+0xa0>
 8003740:	4629      	mov	r1, r5
 8003742:	f000 fb39 	bl	8003db8 <_malloc_r>
 8003746:	4606      	mov	r6, r0
 8003748:	b950      	cbnz	r0, 8003760 <__ssputs_r+0x5c>
 800374a:	230c      	movs	r3, #12
 800374c:	f8ca 3000 	str.w	r3, [sl]
 8003750:	89a3      	ldrh	r3, [r4, #12]
 8003752:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003756:	81a3      	strh	r3, [r4, #12]
 8003758:	f04f 30ff 	mov.w	r0, #4294967295
 800375c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003760:	6921      	ldr	r1, [r4, #16]
 8003762:	464a      	mov	r2, r9
 8003764:	f7ff ff0a 	bl	800357c <memcpy>
 8003768:	89a3      	ldrh	r3, [r4, #12]
 800376a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800376e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003772:	81a3      	strh	r3, [r4, #12]
 8003774:	6126      	str	r6, [r4, #16]
 8003776:	6165      	str	r5, [r4, #20]
 8003778:	444e      	add	r6, r9
 800377a:	eba5 0509 	sub.w	r5, r5, r9
 800377e:	6026      	str	r6, [r4, #0]
 8003780:	60a5      	str	r5, [r4, #8]
 8003782:	463e      	mov	r6, r7
 8003784:	42be      	cmp	r6, r7
 8003786:	d900      	bls.n	800378a <__ssputs_r+0x86>
 8003788:	463e      	mov	r6, r7
 800378a:	4632      	mov	r2, r6
 800378c:	6820      	ldr	r0, [r4, #0]
 800378e:	4641      	mov	r1, r8
 8003790:	f000 faa8 	bl	8003ce4 <memmove>
 8003794:	68a3      	ldr	r3, [r4, #8]
 8003796:	6822      	ldr	r2, [r4, #0]
 8003798:	1b9b      	subs	r3, r3, r6
 800379a:	4432      	add	r2, r6
 800379c:	60a3      	str	r3, [r4, #8]
 800379e:	6022      	str	r2, [r4, #0]
 80037a0:	2000      	movs	r0, #0
 80037a2:	e7db      	b.n	800375c <__ssputs_r+0x58>
 80037a4:	462a      	mov	r2, r5
 80037a6:	f000 fb61 	bl	8003e6c <_realloc_r>
 80037aa:	4606      	mov	r6, r0
 80037ac:	2800      	cmp	r0, #0
 80037ae:	d1e1      	bne.n	8003774 <__ssputs_r+0x70>
 80037b0:	6921      	ldr	r1, [r4, #16]
 80037b2:	4650      	mov	r0, sl
 80037b4:	f000 fab0 	bl	8003d18 <_free_r>
 80037b8:	e7c7      	b.n	800374a <__ssputs_r+0x46>
	...

080037bc <_svfiprintf_r>:
 80037bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c0:	4698      	mov	r8, r3
 80037c2:	898b      	ldrh	r3, [r1, #12]
 80037c4:	061b      	lsls	r3, r3, #24
 80037c6:	b09d      	sub	sp, #116	; 0x74
 80037c8:	4607      	mov	r7, r0
 80037ca:	460d      	mov	r5, r1
 80037cc:	4614      	mov	r4, r2
 80037ce:	d50e      	bpl.n	80037ee <_svfiprintf_r+0x32>
 80037d0:	690b      	ldr	r3, [r1, #16]
 80037d2:	b963      	cbnz	r3, 80037ee <_svfiprintf_r+0x32>
 80037d4:	2140      	movs	r1, #64	; 0x40
 80037d6:	f000 faef 	bl	8003db8 <_malloc_r>
 80037da:	6028      	str	r0, [r5, #0]
 80037dc:	6128      	str	r0, [r5, #16]
 80037de:	b920      	cbnz	r0, 80037ea <_svfiprintf_r+0x2e>
 80037e0:	230c      	movs	r3, #12
 80037e2:	603b      	str	r3, [r7, #0]
 80037e4:	f04f 30ff 	mov.w	r0, #4294967295
 80037e8:	e0d1      	b.n	800398e <_svfiprintf_r+0x1d2>
 80037ea:	2340      	movs	r3, #64	; 0x40
 80037ec:	616b      	str	r3, [r5, #20]
 80037ee:	2300      	movs	r3, #0
 80037f0:	9309      	str	r3, [sp, #36]	; 0x24
 80037f2:	2320      	movs	r3, #32
 80037f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80037f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80037fc:	2330      	movs	r3, #48	; 0x30
 80037fe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80039a8 <_svfiprintf_r+0x1ec>
 8003802:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003806:	f04f 0901 	mov.w	r9, #1
 800380a:	4623      	mov	r3, r4
 800380c:	469a      	mov	sl, r3
 800380e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003812:	b10a      	cbz	r2, 8003818 <_svfiprintf_r+0x5c>
 8003814:	2a25      	cmp	r2, #37	; 0x25
 8003816:	d1f9      	bne.n	800380c <_svfiprintf_r+0x50>
 8003818:	ebba 0b04 	subs.w	fp, sl, r4
 800381c:	d00b      	beq.n	8003836 <_svfiprintf_r+0x7a>
 800381e:	465b      	mov	r3, fp
 8003820:	4622      	mov	r2, r4
 8003822:	4629      	mov	r1, r5
 8003824:	4638      	mov	r0, r7
 8003826:	f7ff ff6d 	bl	8003704 <__ssputs_r>
 800382a:	3001      	adds	r0, #1
 800382c:	f000 80aa 	beq.w	8003984 <_svfiprintf_r+0x1c8>
 8003830:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003832:	445a      	add	r2, fp
 8003834:	9209      	str	r2, [sp, #36]	; 0x24
 8003836:	f89a 3000 	ldrb.w	r3, [sl]
 800383a:	2b00      	cmp	r3, #0
 800383c:	f000 80a2 	beq.w	8003984 <_svfiprintf_r+0x1c8>
 8003840:	2300      	movs	r3, #0
 8003842:	f04f 32ff 	mov.w	r2, #4294967295
 8003846:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800384a:	f10a 0a01 	add.w	sl, sl, #1
 800384e:	9304      	str	r3, [sp, #16]
 8003850:	9307      	str	r3, [sp, #28]
 8003852:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003856:	931a      	str	r3, [sp, #104]	; 0x68
 8003858:	4654      	mov	r4, sl
 800385a:	2205      	movs	r2, #5
 800385c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003860:	4851      	ldr	r0, [pc, #324]	; (80039a8 <_svfiprintf_r+0x1ec>)
 8003862:	f7fc fcb5 	bl	80001d0 <memchr>
 8003866:	9a04      	ldr	r2, [sp, #16]
 8003868:	b9d8      	cbnz	r0, 80038a2 <_svfiprintf_r+0xe6>
 800386a:	06d0      	lsls	r0, r2, #27
 800386c:	bf44      	itt	mi
 800386e:	2320      	movmi	r3, #32
 8003870:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003874:	0711      	lsls	r1, r2, #28
 8003876:	bf44      	itt	mi
 8003878:	232b      	movmi	r3, #43	; 0x2b
 800387a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800387e:	f89a 3000 	ldrb.w	r3, [sl]
 8003882:	2b2a      	cmp	r3, #42	; 0x2a
 8003884:	d015      	beq.n	80038b2 <_svfiprintf_r+0xf6>
 8003886:	9a07      	ldr	r2, [sp, #28]
 8003888:	4654      	mov	r4, sl
 800388a:	2000      	movs	r0, #0
 800388c:	f04f 0c0a 	mov.w	ip, #10
 8003890:	4621      	mov	r1, r4
 8003892:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003896:	3b30      	subs	r3, #48	; 0x30
 8003898:	2b09      	cmp	r3, #9
 800389a:	d94e      	bls.n	800393a <_svfiprintf_r+0x17e>
 800389c:	b1b0      	cbz	r0, 80038cc <_svfiprintf_r+0x110>
 800389e:	9207      	str	r2, [sp, #28]
 80038a0:	e014      	b.n	80038cc <_svfiprintf_r+0x110>
 80038a2:	eba0 0308 	sub.w	r3, r0, r8
 80038a6:	fa09 f303 	lsl.w	r3, r9, r3
 80038aa:	4313      	orrs	r3, r2
 80038ac:	9304      	str	r3, [sp, #16]
 80038ae:	46a2      	mov	sl, r4
 80038b0:	e7d2      	b.n	8003858 <_svfiprintf_r+0x9c>
 80038b2:	9b03      	ldr	r3, [sp, #12]
 80038b4:	1d19      	adds	r1, r3, #4
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	9103      	str	r1, [sp, #12]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	bfbb      	ittet	lt
 80038be:	425b      	neglt	r3, r3
 80038c0:	f042 0202 	orrlt.w	r2, r2, #2
 80038c4:	9307      	strge	r3, [sp, #28]
 80038c6:	9307      	strlt	r3, [sp, #28]
 80038c8:	bfb8      	it	lt
 80038ca:	9204      	strlt	r2, [sp, #16]
 80038cc:	7823      	ldrb	r3, [r4, #0]
 80038ce:	2b2e      	cmp	r3, #46	; 0x2e
 80038d0:	d10c      	bne.n	80038ec <_svfiprintf_r+0x130>
 80038d2:	7863      	ldrb	r3, [r4, #1]
 80038d4:	2b2a      	cmp	r3, #42	; 0x2a
 80038d6:	d135      	bne.n	8003944 <_svfiprintf_r+0x188>
 80038d8:	9b03      	ldr	r3, [sp, #12]
 80038da:	1d1a      	adds	r2, r3, #4
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	9203      	str	r2, [sp, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	bfb8      	it	lt
 80038e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80038e8:	3402      	adds	r4, #2
 80038ea:	9305      	str	r3, [sp, #20]
 80038ec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80039b8 <_svfiprintf_r+0x1fc>
 80038f0:	7821      	ldrb	r1, [r4, #0]
 80038f2:	2203      	movs	r2, #3
 80038f4:	4650      	mov	r0, sl
 80038f6:	f7fc fc6b 	bl	80001d0 <memchr>
 80038fa:	b140      	cbz	r0, 800390e <_svfiprintf_r+0x152>
 80038fc:	2340      	movs	r3, #64	; 0x40
 80038fe:	eba0 000a 	sub.w	r0, r0, sl
 8003902:	fa03 f000 	lsl.w	r0, r3, r0
 8003906:	9b04      	ldr	r3, [sp, #16]
 8003908:	4303      	orrs	r3, r0
 800390a:	3401      	adds	r4, #1
 800390c:	9304      	str	r3, [sp, #16]
 800390e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003912:	4826      	ldr	r0, [pc, #152]	; (80039ac <_svfiprintf_r+0x1f0>)
 8003914:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003918:	2206      	movs	r2, #6
 800391a:	f7fc fc59 	bl	80001d0 <memchr>
 800391e:	2800      	cmp	r0, #0
 8003920:	d038      	beq.n	8003994 <_svfiprintf_r+0x1d8>
 8003922:	4b23      	ldr	r3, [pc, #140]	; (80039b0 <_svfiprintf_r+0x1f4>)
 8003924:	bb1b      	cbnz	r3, 800396e <_svfiprintf_r+0x1b2>
 8003926:	9b03      	ldr	r3, [sp, #12]
 8003928:	3307      	adds	r3, #7
 800392a:	f023 0307 	bic.w	r3, r3, #7
 800392e:	3308      	adds	r3, #8
 8003930:	9303      	str	r3, [sp, #12]
 8003932:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003934:	4433      	add	r3, r6
 8003936:	9309      	str	r3, [sp, #36]	; 0x24
 8003938:	e767      	b.n	800380a <_svfiprintf_r+0x4e>
 800393a:	fb0c 3202 	mla	r2, ip, r2, r3
 800393e:	460c      	mov	r4, r1
 8003940:	2001      	movs	r0, #1
 8003942:	e7a5      	b.n	8003890 <_svfiprintf_r+0xd4>
 8003944:	2300      	movs	r3, #0
 8003946:	3401      	adds	r4, #1
 8003948:	9305      	str	r3, [sp, #20]
 800394a:	4619      	mov	r1, r3
 800394c:	f04f 0c0a 	mov.w	ip, #10
 8003950:	4620      	mov	r0, r4
 8003952:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003956:	3a30      	subs	r2, #48	; 0x30
 8003958:	2a09      	cmp	r2, #9
 800395a:	d903      	bls.n	8003964 <_svfiprintf_r+0x1a8>
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0c5      	beq.n	80038ec <_svfiprintf_r+0x130>
 8003960:	9105      	str	r1, [sp, #20]
 8003962:	e7c3      	b.n	80038ec <_svfiprintf_r+0x130>
 8003964:	fb0c 2101 	mla	r1, ip, r1, r2
 8003968:	4604      	mov	r4, r0
 800396a:	2301      	movs	r3, #1
 800396c:	e7f0      	b.n	8003950 <_svfiprintf_r+0x194>
 800396e:	ab03      	add	r3, sp, #12
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	462a      	mov	r2, r5
 8003974:	4b0f      	ldr	r3, [pc, #60]	; (80039b4 <_svfiprintf_r+0x1f8>)
 8003976:	a904      	add	r1, sp, #16
 8003978:	4638      	mov	r0, r7
 800397a:	f3af 8000 	nop.w
 800397e:	1c42      	adds	r2, r0, #1
 8003980:	4606      	mov	r6, r0
 8003982:	d1d6      	bne.n	8003932 <_svfiprintf_r+0x176>
 8003984:	89ab      	ldrh	r3, [r5, #12]
 8003986:	065b      	lsls	r3, r3, #25
 8003988:	f53f af2c 	bmi.w	80037e4 <_svfiprintf_r+0x28>
 800398c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800398e:	b01d      	add	sp, #116	; 0x74
 8003990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003994:	ab03      	add	r3, sp, #12
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	462a      	mov	r2, r5
 800399a:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <_svfiprintf_r+0x1f8>)
 800399c:	a904      	add	r1, sp, #16
 800399e:	4638      	mov	r0, r7
 80039a0:	f000 f87a 	bl	8003a98 <_printf_i>
 80039a4:	e7eb      	b.n	800397e <_svfiprintf_r+0x1c2>
 80039a6:	bf00      	nop
 80039a8:	08004df1 	.word	0x08004df1
 80039ac:	08004dfb 	.word	0x08004dfb
 80039b0:	00000000 	.word	0x00000000
 80039b4:	08003705 	.word	0x08003705
 80039b8:	08004df7 	.word	0x08004df7

080039bc <_printf_common>:
 80039bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039c0:	4616      	mov	r6, r2
 80039c2:	4699      	mov	r9, r3
 80039c4:	688a      	ldr	r2, [r1, #8]
 80039c6:	690b      	ldr	r3, [r1, #16]
 80039c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80039cc:	4293      	cmp	r3, r2
 80039ce:	bfb8      	it	lt
 80039d0:	4613      	movlt	r3, r2
 80039d2:	6033      	str	r3, [r6, #0]
 80039d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80039d8:	4607      	mov	r7, r0
 80039da:	460c      	mov	r4, r1
 80039dc:	b10a      	cbz	r2, 80039e2 <_printf_common+0x26>
 80039de:	3301      	adds	r3, #1
 80039e0:	6033      	str	r3, [r6, #0]
 80039e2:	6823      	ldr	r3, [r4, #0]
 80039e4:	0699      	lsls	r1, r3, #26
 80039e6:	bf42      	ittt	mi
 80039e8:	6833      	ldrmi	r3, [r6, #0]
 80039ea:	3302      	addmi	r3, #2
 80039ec:	6033      	strmi	r3, [r6, #0]
 80039ee:	6825      	ldr	r5, [r4, #0]
 80039f0:	f015 0506 	ands.w	r5, r5, #6
 80039f4:	d106      	bne.n	8003a04 <_printf_common+0x48>
 80039f6:	f104 0a19 	add.w	sl, r4, #25
 80039fa:	68e3      	ldr	r3, [r4, #12]
 80039fc:	6832      	ldr	r2, [r6, #0]
 80039fe:	1a9b      	subs	r3, r3, r2
 8003a00:	42ab      	cmp	r3, r5
 8003a02:	dc26      	bgt.n	8003a52 <_printf_common+0x96>
 8003a04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003a08:	1e13      	subs	r3, r2, #0
 8003a0a:	6822      	ldr	r2, [r4, #0]
 8003a0c:	bf18      	it	ne
 8003a0e:	2301      	movne	r3, #1
 8003a10:	0692      	lsls	r2, r2, #26
 8003a12:	d42b      	bmi.n	8003a6c <_printf_common+0xb0>
 8003a14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a18:	4649      	mov	r1, r9
 8003a1a:	4638      	mov	r0, r7
 8003a1c:	47c0      	blx	r8
 8003a1e:	3001      	adds	r0, #1
 8003a20:	d01e      	beq.n	8003a60 <_printf_common+0xa4>
 8003a22:	6823      	ldr	r3, [r4, #0]
 8003a24:	68e5      	ldr	r5, [r4, #12]
 8003a26:	6832      	ldr	r2, [r6, #0]
 8003a28:	f003 0306 	and.w	r3, r3, #6
 8003a2c:	2b04      	cmp	r3, #4
 8003a2e:	bf08      	it	eq
 8003a30:	1aad      	subeq	r5, r5, r2
 8003a32:	68a3      	ldr	r3, [r4, #8]
 8003a34:	6922      	ldr	r2, [r4, #16]
 8003a36:	bf0c      	ite	eq
 8003a38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a3c:	2500      	movne	r5, #0
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	bfc4      	itt	gt
 8003a42:	1a9b      	subgt	r3, r3, r2
 8003a44:	18ed      	addgt	r5, r5, r3
 8003a46:	2600      	movs	r6, #0
 8003a48:	341a      	adds	r4, #26
 8003a4a:	42b5      	cmp	r5, r6
 8003a4c:	d11a      	bne.n	8003a84 <_printf_common+0xc8>
 8003a4e:	2000      	movs	r0, #0
 8003a50:	e008      	b.n	8003a64 <_printf_common+0xa8>
 8003a52:	2301      	movs	r3, #1
 8003a54:	4652      	mov	r2, sl
 8003a56:	4649      	mov	r1, r9
 8003a58:	4638      	mov	r0, r7
 8003a5a:	47c0      	blx	r8
 8003a5c:	3001      	adds	r0, #1
 8003a5e:	d103      	bne.n	8003a68 <_printf_common+0xac>
 8003a60:	f04f 30ff 	mov.w	r0, #4294967295
 8003a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a68:	3501      	adds	r5, #1
 8003a6a:	e7c6      	b.n	80039fa <_printf_common+0x3e>
 8003a6c:	18e1      	adds	r1, r4, r3
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	2030      	movs	r0, #48	; 0x30
 8003a72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a76:	4422      	add	r2, r4
 8003a78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a80:	3302      	adds	r3, #2
 8003a82:	e7c7      	b.n	8003a14 <_printf_common+0x58>
 8003a84:	2301      	movs	r3, #1
 8003a86:	4622      	mov	r2, r4
 8003a88:	4649      	mov	r1, r9
 8003a8a:	4638      	mov	r0, r7
 8003a8c:	47c0      	blx	r8
 8003a8e:	3001      	adds	r0, #1
 8003a90:	d0e6      	beq.n	8003a60 <_printf_common+0xa4>
 8003a92:	3601      	adds	r6, #1
 8003a94:	e7d9      	b.n	8003a4a <_printf_common+0x8e>
	...

08003a98 <_printf_i>:
 8003a98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a9c:	460c      	mov	r4, r1
 8003a9e:	4691      	mov	r9, r2
 8003aa0:	7e27      	ldrb	r7, [r4, #24]
 8003aa2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003aa4:	2f78      	cmp	r7, #120	; 0x78
 8003aa6:	4680      	mov	r8, r0
 8003aa8:	469a      	mov	sl, r3
 8003aaa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003aae:	d807      	bhi.n	8003ac0 <_printf_i+0x28>
 8003ab0:	2f62      	cmp	r7, #98	; 0x62
 8003ab2:	d80a      	bhi.n	8003aca <_printf_i+0x32>
 8003ab4:	2f00      	cmp	r7, #0
 8003ab6:	f000 80d8 	beq.w	8003c6a <_printf_i+0x1d2>
 8003aba:	2f58      	cmp	r7, #88	; 0x58
 8003abc:	f000 80a3 	beq.w	8003c06 <_printf_i+0x16e>
 8003ac0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ac4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ac8:	e03a      	b.n	8003b40 <_printf_i+0xa8>
 8003aca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003ace:	2b15      	cmp	r3, #21
 8003ad0:	d8f6      	bhi.n	8003ac0 <_printf_i+0x28>
 8003ad2:	a001      	add	r0, pc, #4	; (adr r0, 8003ad8 <_printf_i+0x40>)
 8003ad4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003ad8:	08003b31 	.word	0x08003b31
 8003adc:	08003b45 	.word	0x08003b45
 8003ae0:	08003ac1 	.word	0x08003ac1
 8003ae4:	08003ac1 	.word	0x08003ac1
 8003ae8:	08003ac1 	.word	0x08003ac1
 8003aec:	08003ac1 	.word	0x08003ac1
 8003af0:	08003b45 	.word	0x08003b45
 8003af4:	08003ac1 	.word	0x08003ac1
 8003af8:	08003ac1 	.word	0x08003ac1
 8003afc:	08003ac1 	.word	0x08003ac1
 8003b00:	08003ac1 	.word	0x08003ac1
 8003b04:	08003c51 	.word	0x08003c51
 8003b08:	08003b75 	.word	0x08003b75
 8003b0c:	08003c33 	.word	0x08003c33
 8003b10:	08003ac1 	.word	0x08003ac1
 8003b14:	08003ac1 	.word	0x08003ac1
 8003b18:	08003c73 	.word	0x08003c73
 8003b1c:	08003ac1 	.word	0x08003ac1
 8003b20:	08003b75 	.word	0x08003b75
 8003b24:	08003ac1 	.word	0x08003ac1
 8003b28:	08003ac1 	.word	0x08003ac1
 8003b2c:	08003c3b 	.word	0x08003c3b
 8003b30:	680b      	ldr	r3, [r1, #0]
 8003b32:	1d1a      	adds	r2, r3, #4
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	600a      	str	r2, [r1, #0]
 8003b38:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003b3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b40:	2301      	movs	r3, #1
 8003b42:	e0a3      	b.n	8003c8c <_printf_i+0x1f4>
 8003b44:	6825      	ldr	r5, [r4, #0]
 8003b46:	6808      	ldr	r0, [r1, #0]
 8003b48:	062e      	lsls	r6, r5, #24
 8003b4a:	f100 0304 	add.w	r3, r0, #4
 8003b4e:	d50a      	bpl.n	8003b66 <_printf_i+0xce>
 8003b50:	6805      	ldr	r5, [r0, #0]
 8003b52:	600b      	str	r3, [r1, #0]
 8003b54:	2d00      	cmp	r5, #0
 8003b56:	da03      	bge.n	8003b60 <_printf_i+0xc8>
 8003b58:	232d      	movs	r3, #45	; 0x2d
 8003b5a:	426d      	negs	r5, r5
 8003b5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b60:	485e      	ldr	r0, [pc, #376]	; (8003cdc <_printf_i+0x244>)
 8003b62:	230a      	movs	r3, #10
 8003b64:	e019      	b.n	8003b9a <_printf_i+0x102>
 8003b66:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003b6a:	6805      	ldr	r5, [r0, #0]
 8003b6c:	600b      	str	r3, [r1, #0]
 8003b6e:	bf18      	it	ne
 8003b70:	b22d      	sxthne	r5, r5
 8003b72:	e7ef      	b.n	8003b54 <_printf_i+0xbc>
 8003b74:	680b      	ldr	r3, [r1, #0]
 8003b76:	6825      	ldr	r5, [r4, #0]
 8003b78:	1d18      	adds	r0, r3, #4
 8003b7a:	6008      	str	r0, [r1, #0]
 8003b7c:	0628      	lsls	r0, r5, #24
 8003b7e:	d501      	bpl.n	8003b84 <_printf_i+0xec>
 8003b80:	681d      	ldr	r5, [r3, #0]
 8003b82:	e002      	b.n	8003b8a <_printf_i+0xf2>
 8003b84:	0669      	lsls	r1, r5, #25
 8003b86:	d5fb      	bpl.n	8003b80 <_printf_i+0xe8>
 8003b88:	881d      	ldrh	r5, [r3, #0]
 8003b8a:	4854      	ldr	r0, [pc, #336]	; (8003cdc <_printf_i+0x244>)
 8003b8c:	2f6f      	cmp	r7, #111	; 0x6f
 8003b8e:	bf0c      	ite	eq
 8003b90:	2308      	moveq	r3, #8
 8003b92:	230a      	movne	r3, #10
 8003b94:	2100      	movs	r1, #0
 8003b96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b9a:	6866      	ldr	r6, [r4, #4]
 8003b9c:	60a6      	str	r6, [r4, #8]
 8003b9e:	2e00      	cmp	r6, #0
 8003ba0:	bfa2      	ittt	ge
 8003ba2:	6821      	ldrge	r1, [r4, #0]
 8003ba4:	f021 0104 	bicge.w	r1, r1, #4
 8003ba8:	6021      	strge	r1, [r4, #0]
 8003baa:	b90d      	cbnz	r5, 8003bb0 <_printf_i+0x118>
 8003bac:	2e00      	cmp	r6, #0
 8003bae:	d04d      	beq.n	8003c4c <_printf_i+0x1b4>
 8003bb0:	4616      	mov	r6, r2
 8003bb2:	fbb5 f1f3 	udiv	r1, r5, r3
 8003bb6:	fb03 5711 	mls	r7, r3, r1, r5
 8003bba:	5dc7      	ldrb	r7, [r0, r7]
 8003bbc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003bc0:	462f      	mov	r7, r5
 8003bc2:	42bb      	cmp	r3, r7
 8003bc4:	460d      	mov	r5, r1
 8003bc6:	d9f4      	bls.n	8003bb2 <_printf_i+0x11a>
 8003bc8:	2b08      	cmp	r3, #8
 8003bca:	d10b      	bne.n	8003be4 <_printf_i+0x14c>
 8003bcc:	6823      	ldr	r3, [r4, #0]
 8003bce:	07df      	lsls	r7, r3, #31
 8003bd0:	d508      	bpl.n	8003be4 <_printf_i+0x14c>
 8003bd2:	6923      	ldr	r3, [r4, #16]
 8003bd4:	6861      	ldr	r1, [r4, #4]
 8003bd6:	4299      	cmp	r1, r3
 8003bd8:	bfde      	ittt	le
 8003bda:	2330      	movle	r3, #48	; 0x30
 8003bdc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003be0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003be4:	1b92      	subs	r2, r2, r6
 8003be6:	6122      	str	r2, [r4, #16]
 8003be8:	f8cd a000 	str.w	sl, [sp]
 8003bec:	464b      	mov	r3, r9
 8003bee:	aa03      	add	r2, sp, #12
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	4640      	mov	r0, r8
 8003bf4:	f7ff fee2 	bl	80039bc <_printf_common>
 8003bf8:	3001      	adds	r0, #1
 8003bfa:	d14c      	bne.n	8003c96 <_printf_i+0x1fe>
 8003bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8003c00:	b004      	add	sp, #16
 8003c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c06:	4835      	ldr	r0, [pc, #212]	; (8003cdc <_printf_i+0x244>)
 8003c08:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003c0c:	6823      	ldr	r3, [r4, #0]
 8003c0e:	680e      	ldr	r6, [r1, #0]
 8003c10:	061f      	lsls	r7, r3, #24
 8003c12:	f856 5b04 	ldr.w	r5, [r6], #4
 8003c16:	600e      	str	r6, [r1, #0]
 8003c18:	d514      	bpl.n	8003c44 <_printf_i+0x1ac>
 8003c1a:	07d9      	lsls	r1, r3, #31
 8003c1c:	bf44      	itt	mi
 8003c1e:	f043 0320 	orrmi.w	r3, r3, #32
 8003c22:	6023      	strmi	r3, [r4, #0]
 8003c24:	b91d      	cbnz	r5, 8003c2e <_printf_i+0x196>
 8003c26:	6823      	ldr	r3, [r4, #0]
 8003c28:	f023 0320 	bic.w	r3, r3, #32
 8003c2c:	6023      	str	r3, [r4, #0]
 8003c2e:	2310      	movs	r3, #16
 8003c30:	e7b0      	b.n	8003b94 <_printf_i+0xfc>
 8003c32:	6823      	ldr	r3, [r4, #0]
 8003c34:	f043 0320 	orr.w	r3, r3, #32
 8003c38:	6023      	str	r3, [r4, #0]
 8003c3a:	2378      	movs	r3, #120	; 0x78
 8003c3c:	4828      	ldr	r0, [pc, #160]	; (8003ce0 <_printf_i+0x248>)
 8003c3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c42:	e7e3      	b.n	8003c0c <_printf_i+0x174>
 8003c44:	065e      	lsls	r6, r3, #25
 8003c46:	bf48      	it	mi
 8003c48:	b2ad      	uxthmi	r5, r5
 8003c4a:	e7e6      	b.n	8003c1a <_printf_i+0x182>
 8003c4c:	4616      	mov	r6, r2
 8003c4e:	e7bb      	b.n	8003bc8 <_printf_i+0x130>
 8003c50:	680b      	ldr	r3, [r1, #0]
 8003c52:	6826      	ldr	r6, [r4, #0]
 8003c54:	6960      	ldr	r0, [r4, #20]
 8003c56:	1d1d      	adds	r5, r3, #4
 8003c58:	600d      	str	r5, [r1, #0]
 8003c5a:	0635      	lsls	r5, r6, #24
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	d501      	bpl.n	8003c64 <_printf_i+0x1cc>
 8003c60:	6018      	str	r0, [r3, #0]
 8003c62:	e002      	b.n	8003c6a <_printf_i+0x1d2>
 8003c64:	0671      	lsls	r1, r6, #25
 8003c66:	d5fb      	bpl.n	8003c60 <_printf_i+0x1c8>
 8003c68:	8018      	strh	r0, [r3, #0]
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	6123      	str	r3, [r4, #16]
 8003c6e:	4616      	mov	r6, r2
 8003c70:	e7ba      	b.n	8003be8 <_printf_i+0x150>
 8003c72:	680b      	ldr	r3, [r1, #0]
 8003c74:	1d1a      	adds	r2, r3, #4
 8003c76:	600a      	str	r2, [r1, #0]
 8003c78:	681e      	ldr	r6, [r3, #0]
 8003c7a:	6862      	ldr	r2, [r4, #4]
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	4630      	mov	r0, r6
 8003c80:	f7fc faa6 	bl	80001d0 <memchr>
 8003c84:	b108      	cbz	r0, 8003c8a <_printf_i+0x1f2>
 8003c86:	1b80      	subs	r0, r0, r6
 8003c88:	6060      	str	r0, [r4, #4]
 8003c8a:	6863      	ldr	r3, [r4, #4]
 8003c8c:	6123      	str	r3, [r4, #16]
 8003c8e:	2300      	movs	r3, #0
 8003c90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c94:	e7a8      	b.n	8003be8 <_printf_i+0x150>
 8003c96:	6923      	ldr	r3, [r4, #16]
 8003c98:	4632      	mov	r2, r6
 8003c9a:	4649      	mov	r1, r9
 8003c9c:	4640      	mov	r0, r8
 8003c9e:	47d0      	blx	sl
 8003ca0:	3001      	adds	r0, #1
 8003ca2:	d0ab      	beq.n	8003bfc <_printf_i+0x164>
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	079b      	lsls	r3, r3, #30
 8003ca8:	d413      	bmi.n	8003cd2 <_printf_i+0x23a>
 8003caa:	68e0      	ldr	r0, [r4, #12]
 8003cac:	9b03      	ldr	r3, [sp, #12]
 8003cae:	4298      	cmp	r0, r3
 8003cb0:	bfb8      	it	lt
 8003cb2:	4618      	movlt	r0, r3
 8003cb4:	e7a4      	b.n	8003c00 <_printf_i+0x168>
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	4632      	mov	r2, r6
 8003cba:	4649      	mov	r1, r9
 8003cbc:	4640      	mov	r0, r8
 8003cbe:	47d0      	blx	sl
 8003cc0:	3001      	adds	r0, #1
 8003cc2:	d09b      	beq.n	8003bfc <_printf_i+0x164>
 8003cc4:	3501      	adds	r5, #1
 8003cc6:	68e3      	ldr	r3, [r4, #12]
 8003cc8:	9903      	ldr	r1, [sp, #12]
 8003cca:	1a5b      	subs	r3, r3, r1
 8003ccc:	42ab      	cmp	r3, r5
 8003cce:	dcf2      	bgt.n	8003cb6 <_printf_i+0x21e>
 8003cd0:	e7eb      	b.n	8003caa <_printf_i+0x212>
 8003cd2:	2500      	movs	r5, #0
 8003cd4:	f104 0619 	add.w	r6, r4, #25
 8003cd8:	e7f5      	b.n	8003cc6 <_printf_i+0x22e>
 8003cda:	bf00      	nop
 8003cdc:	08004e02 	.word	0x08004e02
 8003ce0:	08004e13 	.word	0x08004e13

08003ce4 <memmove>:
 8003ce4:	4288      	cmp	r0, r1
 8003ce6:	b510      	push	{r4, lr}
 8003ce8:	eb01 0402 	add.w	r4, r1, r2
 8003cec:	d902      	bls.n	8003cf4 <memmove+0x10>
 8003cee:	4284      	cmp	r4, r0
 8003cf0:	4623      	mov	r3, r4
 8003cf2:	d807      	bhi.n	8003d04 <memmove+0x20>
 8003cf4:	1e43      	subs	r3, r0, #1
 8003cf6:	42a1      	cmp	r1, r4
 8003cf8:	d008      	beq.n	8003d0c <memmove+0x28>
 8003cfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003cfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d02:	e7f8      	b.n	8003cf6 <memmove+0x12>
 8003d04:	4402      	add	r2, r0
 8003d06:	4601      	mov	r1, r0
 8003d08:	428a      	cmp	r2, r1
 8003d0a:	d100      	bne.n	8003d0e <memmove+0x2a>
 8003d0c:	bd10      	pop	{r4, pc}
 8003d0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d16:	e7f7      	b.n	8003d08 <memmove+0x24>

08003d18 <_free_r>:
 8003d18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d1a:	2900      	cmp	r1, #0
 8003d1c:	d048      	beq.n	8003db0 <_free_r+0x98>
 8003d1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d22:	9001      	str	r0, [sp, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f1a1 0404 	sub.w	r4, r1, #4
 8003d2a:	bfb8      	it	lt
 8003d2c:	18e4      	addlt	r4, r4, r3
 8003d2e:	f000 f8d3 	bl	8003ed8 <__malloc_lock>
 8003d32:	4a20      	ldr	r2, [pc, #128]	; (8003db4 <_free_r+0x9c>)
 8003d34:	9801      	ldr	r0, [sp, #4]
 8003d36:	6813      	ldr	r3, [r2, #0]
 8003d38:	4615      	mov	r5, r2
 8003d3a:	b933      	cbnz	r3, 8003d4a <_free_r+0x32>
 8003d3c:	6063      	str	r3, [r4, #4]
 8003d3e:	6014      	str	r4, [r2, #0]
 8003d40:	b003      	add	sp, #12
 8003d42:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003d46:	f000 b8cd 	b.w	8003ee4 <__malloc_unlock>
 8003d4a:	42a3      	cmp	r3, r4
 8003d4c:	d90b      	bls.n	8003d66 <_free_r+0x4e>
 8003d4e:	6821      	ldr	r1, [r4, #0]
 8003d50:	1862      	adds	r2, r4, r1
 8003d52:	4293      	cmp	r3, r2
 8003d54:	bf04      	itt	eq
 8003d56:	681a      	ldreq	r2, [r3, #0]
 8003d58:	685b      	ldreq	r3, [r3, #4]
 8003d5a:	6063      	str	r3, [r4, #4]
 8003d5c:	bf04      	itt	eq
 8003d5e:	1852      	addeq	r2, r2, r1
 8003d60:	6022      	streq	r2, [r4, #0]
 8003d62:	602c      	str	r4, [r5, #0]
 8003d64:	e7ec      	b.n	8003d40 <_free_r+0x28>
 8003d66:	461a      	mov	r2, r3
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	b10b      	cbz	r3, 8003d70 <_free_r+0x58>
 8003d6c:	42a3      	cmp	r3, r4
 8003d6e:	d9fa      	bls.n	8003d66 <_free_r+0x4e>
 8003d70:	6811      	ldr	r1, [r2, #0]
 8003d72:	1855      	adds	r5, r2, r1
 8003d74:	42a5      	cmp	r5, r4
 8003d76:	d10b      	bne.n	8003d90 <_free_r+0x78>
 8003d78:	6824      	ldr	r4, [r4, #0]
 8003d7a:	4421      	add	r1, r4
 8003d7c:	1854      	adds	r4, r2, r1
 8003d7e:	42a3      	cmp	r3, r4
 8003d80:	6011      	str	r1, [r2, #0]
 8003d82:	d1dd      	bne.n	8003d40 <_free_r+0x28>
 8003d84:	681c      	ldr	r4, [r3, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	6053      	str	r3, [r2, #4]
 8003d8a:	4421      	add	r1, r4
 8003d8c:	6011      	str	r1, [r2, #0]
 8003d8e:	e7d7      	b.n	8003d40 <_free_r+0x28>
 8003d90:	d902      	bls.n	8003d98 <_free_r+0x80>
 8003d92:	230c      	movs	r3, #12
 8003d94:	6003      	str	r3, [r0, #0]
 8003d96:	e7d3      	b.n	8003d40 <_free_r+0x28>
 8003d98:	6825      	ldr	r5, [r4, #0]
 8003d9a:	1961      	adds	r1, r4, r5
 8003d9c:	428b      	cmp	r3, r1
 8003d9e:	bf04      	itt	eq
 8003da0:	6819      	ldreq	r1, [r3, #0]
 8003da2:	685b      	ldreq	r3, [r3, #4]
 8003da4:	6063      	str	r3, [r4, #4]
 8003da6:	bf04      	itt	eq
 8003da8:	1949      	addeq	r1, r1, r5
 8003daa:	6021      	streq	r1, [r4, #0]
 8003dac:	6054      	str	r4, [r2, #4]
 8003dae:	e7c7      	b.n	8003d40 <_free_r+0x28>
 8003db0:	b003      	add	sp, #12
 8003db2:	bd30      	pop	{r4, r5, pc}
 8003db4:	200004a4 	.word	0x200004a4

08003db8 <_malloc_r>:
 8003db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dba:	1ccd      	adds	r5, r1, #3
 8003dbc:	f025 0503 	bic.w	r5, r5, #3
 8003dc0:	3508      	adds	r5, #8
 8003dc2:	2d0c      	cmp	r5, #12
 8003dc4:	bf38      	it	cc
 8003dc6:	250c      	movcc	r5, #12
 8003dc8:	2d00      	cmp	r5, #0
 8003dca:	4606      	mov	r6, r0
 8003dcc:	db01      	blt.n	8003dd2 <_malloc_r+0x1a>
 8003dce:	42a9      	cmp	r1, r5
 8003dd0:	d903      	bls.n	8003dda <_malloc_r+0x22>
 8003dd2:	230c      	movs	r3, #12
 8003dd4:	6033      	str	r3, [r6, #0]
 8003dd6:	2000      	movs	r0, #0
 8003dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dda:	f000 f87d 	bl	8003ed8 <__malloc_lock>
 8003dde:	4921      	ldr	r1, [pc, #132]	; (8003e64 <_malloc_r+0xac>)
 8003de0:	680a      	ldr	r2, [r1, #0]
 8003de2:	4614      	mov	r4, r2
 8003de4:	b99c      	cbnz	r4, 8003e0e <_malloc_r+0x56>
 8003de6:	4f20      	ldr	r7, [pc, #128]	; (8003e68 <_malloc_r+0xb0>)
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	b923      	cbnz	r3, 8003df6 <_malloc_r+0x3e>
 8003dec:	4621      	mov	r1, r4
 8003dee:	4630      	mov	r0, r6
 8003df0:	f000 f862 	bl	8003eb8 <_sbrk_r>
 8003df4:	6038      	str	r0, [r7, #0]
 8003df6:	4629      	mov	r1, r5
 8003df8:	4630      	mov	r0, r6
 8003dfa:	f000 f85d 	bl	8003eb8 <_sbrk_r>
 8003dfe:	1c43      	adds	r3, r0, #1
 8003e00:	d123      	bne.n	8003e4a <_malloc_r+0x92>
 8003e02:	230c      	movs	r3, #12
 8003e04:	6033      	str	r3, [r6, #0]
 8003e06:	4630      	mov	r0, r6
 8003e08:	f000 f86c 	bl	8003ee4 <__malloc_unlock>
 8003e0c:	e7e3      	b.n	8003dd6 <_malloc_r+0x1e>
 8003e0e:	6823      	ldr	r3, [r4, #0]
 8003e10:	1b5b      	subs	r3, r3, r5
 8003e12:	d417      	bmi.n	8003e44 <_malloc_r+0x8c>
 8003e14:	2b0b      	cmp	r3, #11
 8003e16:	d903      	bls.n	8003e20 <_malloc_r+0x68>
 8003e18:	6023      	str	r3, [r4, #0]
 8003e1a:	441c      	add	r4, r3
 8003e1c:	6025      	str	r5, [r4, #0]
 8003e1e:	e004      	b.n	8003e2a <_malloc_r+0x72>
 8003e20:	6863      	ldr	r3, [r4, #4]
 8003e22:	42a2      	cmp	r2, r4
 8003e24:	bf0c      	ite	eq
 8003e26:	600b      	streq	r3, [r1, #0]
 8003e28:	6053      	strne	r3, [r2, #4]
 8003e2a:	4630      	mov	r0, r6
 8003e2c:	f000 f85a 	bl	8003ee4 <__malloc_unlock>
 8003e30:	f104 000b 	add.w	r0, r4, #11
 8003e34:	1d23      	adds	r3, r4, #4
 8003e36:	f020 0007 	bic.w	r0, r0, #7
 8003e3a:	1ac2      	subs	r2, r0, r3
 8003e3c:	d0cc      	beq.n	8003dd8 <_malloc_r+0x20>
 8003e3e:	1a1b      	subs	r3, r3, r0
 8003e40:	50a3      	str	r3, [r4, r2]
 8003e42:	e7c9      	b.n	8003dd8 <_malloc_r+0x20>
 8003e44:	4622      	mov	r2, r4
 8003e46:	6864      	ldr	r4, [r4, #4]
 8003e48:	e7cc      	b.n	8003de4 <_malloc_r+0x2c>
 8003e4a:	1cc4      	adds	r4, r0, #3
 8003e4c:	f024 0403 	bic.w	r4, r4, #3
 8003e50:	42a0      	cmp	r0, r4
 8003e52:	d0e3      	beq.n	8003e1c <_malloc_r+0x64>
 8003e54:	1a21      	subs	r1, r4, r0
 8003e56:	4630      	mov	r0, r6
 8003e58:	f000 f82e 	bl	8003eb8 <_sbrk_r>
 8003e5c:	3001      	adds	r0, #1
 8003e5e:	d1dd      	bne.n	8003e1c <_malloc_r+0x64>
 8003e60:	e7cf      	b.n	8003e02 <_malloc_r+0x4a>
 8003e62:	bf00      	nop
 8003e64:	200004a4 	.word	0x200004a4
 8003e68:	200004a8 	.word	0x200004a8

08003e6c <_realloc_r>:
 8003e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e6e:	4607      	mov	r7, r0
 8003e70:	4614      	mov	r4, r2
 8003e72:	460e      	mov	r6, r1
 8003e74:	b921      	cbnz	r1, 8003e80 <_realloc_r+0x14>
 8003e76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003e7a:	4611      	mov	r1, r2
 8003e7c:	f7ff bf9c 	b.w	8003db8 <_malloc_r>
 8003e80:	b922      	cbnz	r2, 8003e8c <_realloc_r+0x20>
 8003e82:	f7ff ff49 	bl	8003d18 <_free_r>
 8003e86:	4625      	mov	r5, r4
 8003e88:	4628      	mov	r0, r5
 8003e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e8c:	f000 f830 	bl	8003ef0 <_malloc_usable_size_r>
 8003e90:	42a0      	cmp	r0, r4
 8003e92:	d20f      	bcs.n	8003eb4 <_realloc_r+0x48>
 8003e94:	4621      	mov	r1, r4
 8003e96:	4638      	mov	r0, r7
 8003e98:	f7ff ff8e 	bl	8003db8 <_malloc_r>
 8003e9c:	4605      	mov	r5, r0
 8003e9e:	2800      	cmp	r0, #0
 8003ea0:	d0f2      	beq.n	8003e88 <_realloc_r+0x1c>
 8003ea2:	4631      	mov	r1, r6
 8003ea4:	4622      	mov	r2, r4
 8003ea6:	f7ff fb69 	bl	800357c <memcpy>
 8003eaa:	4631      	mov	r1, r6
 8003eac:	4638      	mov	r0, r7
 8003eae:	f7ff ff33 	bl	8003d18 <_free_r>
 8003eb2:	e7e9      	b.n	8003e88 <_realloc_r+0x1c>
 8003eb4:	4635      	mov	r5, r6
 8003eb6:	e7e7      	b.n	8003e88 <_realloc_r+0x1c>

08003eb8 <_sbrk_r>:
 8003eb8:	b538      	push	{r3, r4, r5, lr}
 8003eba:	4d06      	ldr	r5, [pc, #24]	; (8003ed4 <_sbrk_r+0x1c>)
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	4604      	mov	r4, r0
 8003ec0:	4608      	mov	r0, r1
 8003ec2:	602b      	str	r3, [r5, #0]
 8003ec4:	f7fd fa2e 	bl	8001324 <_sbrk>
 8003ec8:	1c43      	adds	r3, r0, #1
 8003eca:	d102      	bne.n	8003ed2 <_sbrk_r+0x1a>
 8003ecc:	682b      	ldr	r3, [r5, #0]
 8003ece:	b103      	cbz	r3, 8003ed2 <_sbrk_r+0x1a>
 8003ed0:	6023      	str	r3, [r4, #0]
 8003ed2:	bd38      	pop	{r3, r4, r5, pc}
 8003ed4:	20000708 	.word	0x20000708

08003ed8 <__malloc_lock>:
 8003ed8:	4801      	ldr	r0, [pc, #4]	; (8003ee0 <__malloc_lock+0x8>)
 8003eda:	f000 b811 	b.w	8003f00 <__retarget_lock_acquire_recursive>
 8003ede:	bf00      	nop
 8003ee0:	20000710 	.word	0x20000710

08003ee4 <__malloc_unlock>:
 8003ee4:	4801      	ldr	r0, [pc, #4]	; (8003eec <__malloc_unlock+0x8>)
 8003ee6:	f000 b80c 	b.w	8003f02 <__retarget_lock_release_recursive>
 8003eea:	bf00      	nop
 8003eec:	20000710 	.word	0x20000710

08003ef0 <_malloc_usable_size_r>:
 8003ef0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ef4:	1f18      	subs	r0, r3, #4
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	bfbc      	itt	lt
 8003efa:	580b      	ldrlt	r3, [r1, r0]
 8003efc:	18c0      	addlt	r0, r0, r3
 8003efe:	4770      	bx	lr

08003f00 <__retarget_lock_acquire_recursive>:
 8003f00:	4770      	bx	lr

08003f02 <__retarget_lock_release_recursive>:
 8003f02:	4770      	bx	lr

08003f04 <_init>:
 8003f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f06:	bf00      	nop
 8003f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f0a:	bc08      	pop	{r3}
 8003f0c:	469e      	mov	lr, r3
 8003f0e:	4770      	bx	lr

08003f10 <_fini>:
 8003f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f12:	bf00      	nop
 8003f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f16:	bc08      	pop	{r3}
 8003f18:	469e      	mov	lr, r3
 8003f1a:	4770      	bx	lr
