#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 19 09:46:22 2023
# Process ID: 913084
# Current directory: /home/ubuntu/accelerated_FIR/project_2/project_2.runs/synth_1
# Command line: vivado -log fir.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl
# Log file: /home/ubuntu/accelerated_FIR/project_2/project_2.runs/synth_1/fir.vds
# Journal file: /home/ubuntu/accelerated_FIR/project_2/project_2.runs/synth_1/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 3393.626 MHz, CPU Physical cores: 4, Host memory: 12538 MB
#-----------------------------------------------------------
source fir.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.391 ; gain = 0.023 ; free physical = 3057 ; free virtual = 7388
Command: read_checkpoint -auto_incremental -incremental /home/ubuntu/accelerated_FIR/project_2/project_2.srcs/utils_1/imports/synth_1/fir.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/ubuntu/accelerated_FIR/project_2/project_2.srcs/utils_1/imports/synth_1/fir.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fir -part xc7z020clg400-1 -retiming -keep_equivalent_registers -max_bram 0 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 913208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2868.391 ; gain = 0.000 ; free physical = 2264 ; free virtual = 6595
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/fir.v:1]
INFO: [Synth 8-6157] synthesizing module 'axilite' [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/axilite.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/axilite.v:123]
INFO: [Synth 8-6155] done synthesizing module 'axilite' (0#1) [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/axilite.v:23]
INFO: [Synth 8-6157] synthesizing module 'axi_stream' [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/axi_stream.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/axi_stream.v:79]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream' (0#1) [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/axi_stream.v:23]
INFO: [Synth 8-6157] synthesizing module 'booth' [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/booth.v:23]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/booth.v:77]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/booth.v:116]
INFO: [Synth 8-6155] done synthesizing module 'booth' (0#1) [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/booth.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/fir.v:1]
WARNING: [Synth 8-7129] Port ss_tlast in module axi_stream is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.391 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.391 ; gain = 0.000 ; free physical = 2325 ; free virtual = 6656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.391 ; gain = 0.000 ; free physical = 2325 ; free virtual = 6656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2868.391 ; gain = 0.000 ; free physical = 2325 ; free virtual = 6656
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/ubuntu/accelerated_FIR/project_2/project_2.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2900.406 ; gain = 0.000 ; free physical = 2252 ; free virtual = 6583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2900.406 ; gain = 0.000 ; free physical = 2252 ; free virtual = 6583
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2320 ; free virtual = 6651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2320 ; free virtual = 6651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2320 ; free virtual = 6651
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axilite'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_stream'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'booth'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    WAIT |                              100 |                               01
                     CAL |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axilite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    INIT |                               01 |                               01
                    WAIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_stream'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     CAL |                             0010 |                               01
                   SHIFT |                             0100 |                               10
                  FINISH |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'booth'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2311 ; free virtual = 6643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   3 Input   33 Bit        Muxes := 1     
	   4 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 4     
	   8 Input   32 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design fir has port tap_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tap_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tap_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tap_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[7] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[6] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[1] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[0] driven by constant 0
WARNING: [Synth 8-7129] Port data_Do[30] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[29] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[28] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[27] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[26] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[25] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[24] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[23] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[22] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[21] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[20] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[19] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[18] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[17] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[16] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_Do[15] in module fir is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2295 ; free virtual = 6631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2177 ; free virtual = 6513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2163 ; free virtual = 6499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `fir`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fir' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2161 ; free virtual = 6497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2159 ; free virtual = 6496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2159 ; free virtual = 6496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2159 ; free virtual = 6496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2159 ; free virtual = 6496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2159 ; free virtual = 6496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2159 ; free virtual = 6496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |    17|
|4     |LUT2   |   176|
|5     |LUT3   |    53|
|6     |LUT4   |    20|
|7     |LUT5   |    80|
|8     |LUT6   |    62|
|9     |FDCE   |   206|
|10    |FDPE   |     4|
|11    |IBUF   |   145|
|12    |OBUF   |   169|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2900.406 ; gain = 32.016 ; free physical = 2159 ; free virtual = 6496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2900.406 ; gain = 0.000 ; free physical = 2221 ; free virtual = 6557
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2900.414 ; gain = 32.016 ; free physical = 2221 ; free virtual = 6557
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2900.414 ; gain = 0.000 ; free physical = 2299 ; free virtual = 6636
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2900.414 ; gain = 0.000 ; free physical = 2250 ; free virtual = 6586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9715c9fb
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2900.414 ; gain = 32.023 ; free physical = 2448 ; free virtual = 6785
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/accelerated_FIR/project_2/project_2.runs/synth_1/fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_utilization_synth.rpt -pb fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 09:47:17 2023...
