# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2022, The QEMU Project Developers
# This file is distributed under the same license as the QEMU package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: QEMU 7.2\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-28 10:01+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../system/openrisc/cpu-features.rst:2
msgid "CPU Features"
msgstr ""

#: ../../../system/openrisc/cpu-features.rst:4
msgid ""
"The QEMU emulation of the OpenRISC architecture provides following built in "
"features."
msgstr ""

#: ../../../system/openrisc/cpu-features.rst:7
msgid "Shadow GPRs"
msgstr ""

#: ../../../system/openrisc/cpu-features.rst:8
msgid "MMU TLB with 128 entries, 1 way"
msgstr ""

#: ../../../system/openrisc/cpu-features.rst:9
msgid "Power Management (PM)"
msgstr ""

#: ../../../system/openrisc/cpu-features.rst:10
msgid "Programmable Interrupt Controller (PIC)"
msgstr ""

#: ../../../system/openrisc/cpu-features.rst:11
msgid "Tick Timer"
msgstr ""

#: ../../../system/openrisc/cpu-features.rst:13
msgid ""
"These features are on by default and the presence can be confirmed by "
"checking the contents of the Unit Presence Register (``UPR``) and CPU "
"Configuration Register (``CPUCFGR``)."
msgstr ""
