<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › parisc › include › asm › cache.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cache.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * include/asm-parisc/cache.h</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ARCH_PARISC_CACHE_H</span>
<span class="cp">#define __ARCH_PARISC_CACHE_H</span>


<span class="cm">/*</span>
<span class="cm"> * PA 2.0 processors have 64-byte cachelines; PA 1.1 processors have</span>
<span class="cm"> * 32-byte cachelines.  The default configuration is not for SMP anyway,</span>
<span class="cm"> * so if you&#39;re building for SMP, you should select the appropriate</span>
<span class="cm"> * processor type.  There is a potential livelock danger when running</span>
<span class="cm"> * a machine with this value set too small, but it&#39;s more probable you&#39;ll</span>
<span class="cm"> * just ruin performance.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_PA20</span>
<span class="cp">#define L1_CACHE_BYTES 64</span>
<span class="cp">#define L1_CACHE_SHIFT 6</span>
<span class="cp">#else</span>
<span class="cp">#define L1_CACHE_BYTES 32</span>
<span class="cp">#define L1_CACHE_SHIFT 5</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#define SMP_CACHE_BYTES L1_CACHE_BYTES</span>

<span class="cp">#define ARCH_DMA_MINALIGN	L1_CACHE_BYTES</span>

<span class="cp">#define __read_mostly __attribute__((__section__(&quot;.data..read_mostly&quot;)))</span>

<span class="kt">void</span> <span class="n">parisc_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>	<span class="cm">/* initializes cache-flushing */</span>
<span class="kt">void</span> <span class="n">disable_sr_hashing_asm</span><span class="p">(</span><span class="kt">int</span><span class="p">);</span> <span class="cm">/* low level support for above */</span>
<span class="kt">void</span> <span class="n">disable_sr_hashing</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>   <span class="cm">/* turns off space register hashing */</span>
<span class="kt">void</span> <span class="n">free_sid</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">alloc_sid</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">seq_file</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">show_cache_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">split_tlb</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">dcache_stride</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">icache_stride</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pdc_cache_info</span> <span class="n">cache_info</span><span class="p">;</span>
<span class="kt">void</span> <span class="n">parisc_setup_cache_timing</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#define pdtlb(addr)         asm volatile(&quot;pdtlb 0(%%sr1,%0)&quot; : : &quot;r&quot; (addr));</span>
<span class="cp">#define pitlb(addr)         asm volatile(&quot;pitlb 0(%%sr1,%0)&quot; : : &quot;r&quot; (addr));</span>
<span class="cp">#define pdtlb_kernel(addr)  asm volatile(&quot;pdtlb 0(%0)&quot; : : &quot;r&quot; (addr));</span>

<span class="cp">#endif </span><span class="cm">/* ! __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cm">/* Classes of processor wrt: disabling space register hashing */</span>

<span class="cp">#define SRHASH_PCXST    0   </span><span class="cm">/* pcxs, pcxt, pcxt_ */</span><span class="cp"></span>
<span class="cp">#define SRHASH_PCXL     1   </span><span class="cm">/* pcxl */</span><span class="cp"></span>
<span class="cp">#define SRHASH_PA20     2   </span><span class="cm">/* pcxu, pcxu_, pcxw, pcxw_ */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
