
Arduino.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000126  00800200  00001c3e  00001cd2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c3e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000056  00800326  00800326  00001df8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001df8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000368  00000000  00000000  00001e54  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003027  00000000  00000000  000021bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001566  00000000  00000000  000051e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001bab  00000000  00000000  00006749  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000808  00000000  00000000  000082f4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000009e1  00000000  00000000  00008afc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001a32  00000000  00000000  000094dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000300  00000000  00000000  0000af0f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	40 c1       	rjmp	.+640    	; 0x28e <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	04 c4       	rjmp	.+2056   	; 0x846 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	2b c6       	rjmp	.+3158   	; 0xcf4 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	95 06       	cpc	r9, r21
      e6:	e7 06       	cpc	r14, r23
      e8:	e7 06       	cpc	r14, r23
      ea:	e7 06       	cpc	r14, r23
      ec:	e7 06       	cpc	r14, r23
      ee:	e7 06       	cpc	r14, r23
      f0:	e7 06       	cpc	r14, r23
      f2:	e7 06       	cpc	r14, r23
      f4:	95 06       	cpc	r9, r21
      f6:	e7 06       	cpc	r14, r23
      f8:	e7 06       	cpc	r14, r23
      fa:	e7 06       	cpc	r14, r23
      fc:	e7 06       	cpc	r14, r23
      fe:	e7 06       	cpc	r14, r23
     100:	e7 06       	cpc	r14, r23
     102:	e7 06       	cpc	r14, r23
     104:	97 06       	cpc	r9, r23
     106:	e7 06       	cpc	r14, r23
     108:	e7 06       	cpc	r14, r23
     10a:	e7 06       	cpc	r14, r23
     10c:	e7 06       	cpc	r14, r23
     10e:	e7 06       	cpc	r14, r23
     110:	e7 06       	cpc	r14, r23
     112:	e7 06       	cpc	r14, r23
     114:	e7 06       	cpc	r14, r23
     116:	e7 06       	cpc	r14, r23
     118:	e7 06       	cpc	r14, r23
     11a:	e7 06       	cpc	r14, r23
     11c:	e7 06       	cpc	r14, r23
     11e:	e7 06       	cpc	r14, r23
     120:	e7 06       	cpc	r14, r23
     122:	e7 06       	cpc	r14, r23
     124:	97 06       	cpc	r9, r23
     126:	e7 06       	cpc	r14, r23
     128:	e7 06       	cpc	r14, r23
     12a:	e7 06       	cpc	r14, r23
     12c:	e7 06       	cpc	r14, r23
     12e:	e7 06       	cpc	r14, r23
     130:	e7 06       	cpc	r14, r23
     132:	e7 06       	cpc	r14, r23
     134:	e7 06       	cpc	r14, r23
     136:	e7 06       	cpc	r14, r23
     138:	e7 06       	cpc	r14, r23
     13a:	e7 06       	cpc	r14, r23
     13c:	e7 06       	cpc	r14, r23
     13e:	e7 06       	cpc	r14, r23
     140:	e7 06       	cpc	r14, r23
     142:	e7 06       	cpc	r14, r23
     144:	e3 06       	cpc	r14, r19
     146:	e7 06       	cpc	r14, r23
     148:	e7 06       	cpc	r14, r23
     14a:	e7 06       	cpc	r14, r23
     14c:	e7 06       	cpc	r14, r23
     14e:	e7 06       	cpc	r14, r23
     150:	e7 06       	cpc	r14, r23
     152:	e7 06       	cpc	r14, r23
     154:	c0 06       	cpc	r12, r16
     156:	e7 06       	cpc	r14, r23
     158:	e7 06       	cpc	r14, r23
     15a:	e7 06       	cpc	r14, r23
     15c:	e7 06       	cpc	r14, r23
     15e:	e7 06       	cpc	r14, r23
     160:	e7 06       	cpc	r14, r23
     162:	e7 06       	cpc	r14, r23
     164:	e7 06       	cpc	r14, r23
     166:	e7 06       	cpc	r14, r23
     168:	e7 06       	cpc	r14, r23
     16a:	e7 06       	cpc	r14, r23
     16c:	e7 06       	cpc	r14, r23
     16e:	e7 06       	cpc	r14, r23
     170:	e7 06       	cpc	r14, r23
     172:	e7 06       	cpc	r14, r23
     174:	b4 06       	cpc	r11, r20
     176:	e7 06       	cpc	r14, r23
     178:	e7 06       	cpc	r14, r23
     17a:	e7 06       	cpc	r14, r23
     17c:	e7 06       	cpc	r14, r23
     17e:	e7 06       	cpc	r14, r23
     180:	e7 06       	cpc	r14, r23
     182:	e7 06       	cpc	r14, r23
     184:	d2 06       	cpc	r13, r18

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ee e3       	ldi	r30, 0x3E	; 62
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 32       	cpi	r26, 0x26	; 38
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a6 e2       	ldi	r26, 0x26	; 38
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ac 37       	cpi	r26, 0x7C	; 124
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	33 d0       	rcall	.+102    	; 0x228 <main>
     1c2:	0c 94 1d 0e 	jmp	0x1c3a	; 0x1c3a <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_read>:

uint16_t ADC_read() {
	
	uint16_t data = 0;
	//Read from ADC2
	set_bit(ADMUX, MUX1);
     1c8:	ec e7       	ldi	r30, 0x7C	; 124
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	82 60       	ori	r24, 0x02	; 2
     1d0:	80 83       	st	Z, r24
	// Start conversion
	set_bit(ADCSRA,ADSC);
     1d2:	ea e7       	ldi	r30, 0x7A	; 122
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 64       	ori	r24, 0x40	; 64
     1da:	80 83       	st	Z, r24
	// Wait for conversion complete
	loop_until_bit_is_set(ADCSRA,ADIF);
     1dc:	80 81       	ld	r24, Z
     1de:	84 ff       	sbrs	r24, 4
     1e0:	fd cf       	rjmp	.-6      	; 0x1dc <ADC_read+0x14>
	// Read data
	uint8_t data_low = ADCL;
     1e2:	20 91 78 00 	lds	r18, 0x0078
	uint16_t data_high = ADCH;
     1e6:	80 91 79 00 	lds	r24, 0x0079
     1ea:	90 e0       	ldi	r25, 0x00	; 0
	data = data_low + data_high*0b100000000;
     1ec:	98 2f       	mov	r25, r24
     1ee:	88 27       	eor	r24, r24
	
	return data;
     1f0:	82 0f       	add	r24, r18
     1f2:	91 1d       	adc	r25, r1
     1f4:	08 95       	ret

000001f6 <ADC_init>:
#include "bit_macros.h"
#include "ADC.h"

void ADC_init() {
	// Set pin A2 to input
	clear_bit(DDRF, PF2);
     1f6:	82 98       	cbi	0x10, 2	; 16
	
	// Enable ADC
	set_bit(ADCSRA, ADEN);
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 68       	ori	r24, 0x80	; 128
     200:	80 83       	st	Z, r24
	// Set prescaler to 128
	set_bit(ADCSRA, ADPS0);
     202:	80 81       	ld	r24, Z
     204:	81 60       	ori	r24, 0x01	; 1
     206:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     208:	80 81       	ld	r24, Z
     20a:	82 60       	ori	r24, 0x02	; 2
     20c:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS2);
     20e:	80 81       	ld	r24, Z
     210:	84 60       	ori	r24, 0x04	; 4
     212:	80 83       	st	Z, r24
	// Set voltage reference to 2.56V
	set_bit(ADMUX,REFS1);
     214:	ec e7       	ldi	r30, 0x7C	; 124
     216:	f0 e0       	ldi	r31, 0x00	; 0
     218:	80 81       	ld	r24, Z
     21a:	80 68       	ori	r24, 0x80	; 128
     21c:	80 83       	st	Z, r24
	set_bit(ADMUX,REFS0);
     21e:	80 81       	ld	r24, Z
     220:	80 64       	ori	r24, 0x40	; 64
     222:	80 83       	st	Z, r24
	
	ADC_read();
     224:	d1 cf       	rjmp	.-94     	; 0x1c8 <ADC_read>
     226:	08 95       	ret

00000228 <main>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     228:	2f ef       	ldi	r18, 0xFF	; 255
     22a:	89 ef       	ldi	r24, 0xF9	; 249
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	21 50       	subi	r18, 0x01	; 1
     230:	80 40       	sbci	r24, 0x00	; 0
     232:	90 40       	sbci	r25, 0x00	; 0
     234:	e1 f7       	brne	.-8      	; 0x22e <main+0x6>
     236:	00 c0       	rjmp	.+0      	; 0x238 <main+0x10>
     238:	00 00       	nop
}
int main(void)
{
	unsigned long clockspeed = F_CPU;
	_delay_ms(20);
	UART_init(clockspeed);
     23a:	60 e0       	ldi	r22, 0x00	; 0
     23c:	74 e2       	ldi	r23, 0x24	; 36
     23e:	84 ef       	ldi	r24, 0xF4	; 244
     240:	90 e0       	ldi	r25, 0x00	; 0
     242:	ee d5       	rcall	.+3036   	; 0xe20 <UART_init>
	
	can_init(MODE_NORMAL);
     244:	80 e0       	ldi	r24, 0x00	; 0
     246:	37 d0       	rcall	.+110    	; 0x2b6 <can_init>
	PWM_init(0.02, clockspeed);
     248:	20 e0       	ldi	r18, 0x00	; 0
     24a:	34 e2       	ldi	r19, 0x24	; 36
     24c:	44 ef       	ldi	r20, 0xF4	; 244
     24e:	50 e0       	ldi	r21, 0x00	; 0
     250:	6a e0       	ldi	r22, 0x0A	; 10
     252:	77 ed       	ldi	r23, 0xD7	; 215
     254:	83 ea       	ldi	r24, 0xA3	; 163
     256:	9c e3       	ldi	r25, 0x3C	; 60
     258:	88 d4       	rcall	.+2320   	; 0xb6a <PWM_init>
	servo_init(clockspeed);
     25a:	60 e0       	ldi	r22, 0x00	; 0
     25c:	74 e2       	ldi	r23, 0x24	; 36
     25e:	84 ef       	ldi	r24, 0xF4	; 244
     260:	90 e0       	ldi	r25, 0x00	; 0
     262:	cb d4       	rcall	.+2454   	; 0xbfa <servo_init>
	IR_init();
     264:	22 d2       	rcall	.+1092   	; 0x6aa <IR_init>
	ADC_init();
     266:	c7 df       	rcall	.-114    	; 0x1f6 <ADC_init>
	DAC_init();
     268:	68 d1       	rcall	.+720    	; 0x53a <DAC_init>
	motor_init();
     26a:	ba d2       	rcall	.+1396   	; 0x7e0 <motor_init>
	motor_calibrate();
     26c:	98 d2       	rcall	.+1328   	; 0x79e <motor_calibrate>
	PID_init();
     26e:	0d d3       	rcall	.+1562   	; 0x88a <PID_init>
	printf("NY START!!!!!\r\n");
     270:	89 e5       	ldi	r24, 0x59	; 89
     272:	92 e0       	ldi	r25, 0x02	; 2
     274:	0e 94 14 0a 	call	0x1428	; 0x1428 <puts>
     278:	2f ef       	ldi	r18, 0xFF	; 255
     27a:	8b e7       	ldi	r24, 0x7B	; 123
     27c:	92 e9       	ldi	r25, 0x92	; 146
     27e:	21 50       	subi	r18, 0x01	; 1
     280:	80 40       	sbci	r24, 0x00	; 0
     282:	90 40       	sbci	r25, 0x00	; 0
     284:	e1 f7       	brne	.-8      	; 0x27e <main+0x56>
     286:	00 c0       	rjmp	.+0      	; 0x288 <main+0x60>
     288:	00 00       	nop
	_delay_ms(3000); //Time to calibrate
	while(1)
	{
		PlayGame();
     28a:	79 d1       	rcall	.+754    	; 0x57e <PlayGame>
     28c:	fe cf       	rjmp	.-4      	; 0x28a <main+0x62>

0000028e <__vector_3>:
	
	// Request to send message, send if successful
	mcp_2515_request_to_send(MCP_RTS_TX0 + buffer_number);
	//printf("buffer nr. %d\n\r",buffer_number);
	
}
     28e:	1f 92       	push	r1
     290:	0f 92       	push	r0
     292:	0f b6       	in	r0, 0x3f	; 63
     294:	0f 92       	push	r0
     296:	11 24       	eor	r1, r1
     298:	8f 93       	push	r24
     29a:	9f 93       	push	r25
     29c:	81 e0       	ldi	r24, 0x01	; 1
     29e:	90 e0       	ldi	r25, 0x00	; 0
     2a0:	90 93 27 03 	sts	0x0327, r25
     2a4:	80 93 26 03 	sts	0x0326, r24
     2a8:	9f 91       	pop	r25
     2aa:	8f 91       	pop	r24
     2ac:	0f 90       	pop	r0
     2ae:	0f be       	out	0x3f, r0	; 63
     2b0:	0f 90       	pop	r0
     2b2:	1f 90       	pop	r1
     2b4:	18 95       	reti

000002b6 <can_init>:
     2b6:	fd d0       	rcall	.+506    	; 0x4b2 <mcp_2515_init>
     2b8:	63 e0       	ldi	r22, 0x03	; 3
     2ba:	8b e2       	ldi	r24, 0x2B	; 43
     2bc:	e7 d0       	rcall	.+462    	; 0x48c <mcp_2515_write>
     2be:	f8 94       	cli
     2c0:	e9 e6       	ldi	r30, 0x69	; 105
     2c2:	f0 e0       	ldi	r31, 0x00	; 0
     2c4:	80 81       	ld	r24, Z
     2c6:	80 62       	ori	r24, 0x20	; 32
     2c8:	80 83       	st	Z, r24
     2ca:	80 81       	ld	r24, Z
     2cc:	8f 7e       	andi	r24, 0xEF	; 239
     2ce:	80 83       	st	Z, r24
     2d0:	ea 9a       	sbi	0x1d, 2	; 29
     2d2:	78 94       	sei
     2d4:	08 95       	ret

000002d6 <can_interrupt>:
     2d6:	80 91 26 03 	lds	r24, 0x0326
     2da:	90 91 27 03 	lds	r25, 0x0327
     2de:	89 2b       	or	r24, r25
     2e0:	31 f0       	breq	.+12     	; 0x2ee <can_interrupt+0x18>
     2e2:	10 92 27 03 	sts	0x0327, r1
     2e6:	10 92 26 03 	sts	0x0326, r1
     2ea:	81 e0       	ldi	r24, 0x01	; 1
     2ec:	08 95       	ret
     2ee:	80 e0       	ldi	r24, 0x00	; 0
     2f0:	08 95       	ret

000002f2 <can_message_receive>:
	}
	printf("\r\nMELDING SENDT\r\n");
	return 1;
}

void can_message_receive(int rec_buff_num, can_message* received_message){
     2f2:	0f 93       	push	r16
     2f4:	1f 93       	push	r17
     2f6:	cf 93       	push	r28
     2f8:	df 93       	push	r29
     2fa:	eb 01       	movw	r28, r22
	uint8_t id_high = mcp_2515_read(MCP_RXB0SIDH + 16 * rec_buff_num);
     2fc:	18 2f       	mov	r17, r24
     2fe:	12 95       	swap	r17
     300:	10 7f       	andi	r17, 0xF0	; 240
     302:	81 e6       	ldi	r24, 0x61	; 97
     304:	81 0f       	add	r24, r17
     306:	b5 d0       	rcall	.+362    	; 0x472 <mcp_2515_read>
     308:	08 2f       	mov	r16, r24
	uint8_t id_low = mcp_2515_read(MCP_RXB0SIDL + 16 * rec_buff_num);
     30a:	82 e6       	ldi	r24, 0x62	; 98
     30c:	81 0f       	add	r24, r17
     30e:	b1 d0       	rcall	.+354    	; 0x472 <mcp_2515_read>
	uint8_t mask = 0b11100000;
	id_low = (id_low & mask);
	received_message->id = 0b1000*id_high + id_low/0b100000;
     310:	20 2f       	mov	r18, r16
     312:	30 e0       	ldi	r19, 0x00	; 0
     314:	22 0f       	add	r18, r18
     316:	33 1f       	adc	r19, r19
     318:	22 0f       	add	r18, r18
     31a:	33 1f       	adc	r19, r19
     31c:	22 0f       	add	r18, r18
     31e:	33 1f       	adc	r19, r19
     320:	82 95       	swap	r24
     322:	86 95       	lsr	r24
     324:	87 70       	andi	r24, 0x07	; 7
     326:	28 0f       	add	r18, r24
     328:	31 1d       	adc	r19, r1
     32a:	39 83       	std	Y+1, r19	; 0x01
     32c:	28 83       	st	Y, r18
	
	uint8_t data_length = mcp_2515_read(MCP_RXB0DLC + 16 * rec_buff_num);
     32e:	85 e6       	ldi	r24, 0x65	; 101
     330:	81 0f       	add	r24, r17
     332:	9f d0       	rcall	.+318    	; 0x472 <mcp_2515_read>
	mask = 0b1111;
	received_message->length = (data_length & mask);
     334:	98 2f       	mov	r25, r24
     336:	9f 70       	andi	r25, 0x0F	; 15
     338:	9a 83       	std	Y+2, r25	; 0x02
	
	for (uint8_t byte = 0; byte < data_length; byte++) {
     33a:	88 23       	and	r24, r24
     33c:	51 f0       	breq	.+20     	; 0x352 <can_message_receive+0x60>
     33e:	1a 59       	subi	r17, 0x9A	; 154
     340:	23 96       	adiw	r28, 0x03	; 3
     342:	08 2f       	mov	r16, r24
     344:	01 0f       	add	r16, r17
		received_message->data[byte] = mcp_2515_read(MCP_RXB0DM + byte + 16 * rec_buff_num);
     346:	81 2f       	mov	r24, r17
     348:	94 d0       	rcall	.+296    	; 0x472 <mcp_2515_read>
     34a:	89 93       	st	Y+, r24
     34c:	1f 5f       	subi	r17, 0xFF	; 255
	
	uint8_t data_length = mcp_2515_read(MCP_RXB0DLC + 16 * rec_buff_num);
	mask = 0b1111;
	received_message->length = (data_length & mask);
	
	for (uint8_t byte = 0; byte < data_length; byte++) {
     34e:	10 13       	cpse	r17, r16
     350:	fa cf       	rjmp	.-12     	; 0x346 <can_message_receive+0x54>
		received_message->data[byte] = mcp_2515_read(MCP_RXB0DM + byte + 16 * rec_buff_num);
	}
	
}
     352:	df 91       	pop	r29
     354:	cf 91       	pop	r28
     356:	1f 91       	pop	r17
     358:	0f 91       	pop	r16
     35a:	08 95       	ret

0000035c <can_int_vect>:

void can_int_vect(int* v) { 
     35c:	cf 93       	push	r28
     35e:	df 93       	push	r29
     360:	ec 01       	movw	r28, r24
	uint8_t int_flag = mcp_2515_read(MCP_CANINTF);
     362:	8c e2       	ldi	r24, 0x2C	; 44
     364:	86 d0       	rcall	.+268    	; 0x472 <mcp_2515_read>
	v[0] = (int_flag & MCP_RX0IF);
     366:	98 2f       	mov	r25, r24
     368:	91 70       	andi	r25, 0x01	; 1
     36a:	98 83       	st	Y, r25
     36c:	19 82       	std	Y+1, r1	; 0x01
	v[1] = (int_flag & MCP_RX1IF);
     36e:	82 70       	andi	r24, 0x02	; 2
     370:	90 e0       	ldi	r25, 0x00	; 0
     372:	9b 83       	std	Y+3, r25	; 0x03
     374:	8a 83       	std	Y+2, r24	; 0x02
}
     376:	df 91       	pop	r29
     378:	cf 91       	pop	r28
     37a:	08 95       	ret

0000037c <can_handle_messages>:
		return 1;
	}
	return 0;
}

can_message can_handle_messages(){
     37c:	0f 93       	push	r16
     37e:	1f 93       	push	r17
     380:	cf 93       	push	r28
     382:	df 93       	push	r29
     384:	cd b7       	in	r28, 0x3d	; 61
     386:	de b7       	in	r29, 0x3e	; 62
     388:	68 97       	sbiw	r28, 0x18	; 24
     38a:	0f b6       	in	r0, 0x3f	; 63
     38c:	f8 94       	cli
     38e:	de bf       	out	0x3e, r29	; 62
     390:	0f be       	out	0x3f, r0	; 63
     392:	cd bf       	out	0x3d, r28	; 61
     394:	8c 01       	movw	r16, r24
	uint8_t v[2] = {0};
     396:	1a 82       	std	Y+2, r1	; 0x02
     398:	19 82       	std	Y+1, r1	; 0x01

	can_int_vect(v);
     39a:	ce 01       	movw	r24, r28
     39c:	01 96       	adiw	r24, 0x01	; 1
     39e:	de df       	rcall	.-68     	; 0x35c <can_int_vect>

	can_message message1;
	if (v[0]){
     3a0:	89 81       	ldd	r24, Y+1	; 0x01
     3a2:	88 23       	and	r24, r24
     3a4:	01 f1       	breq	.+64     	; 0x3e6 <can_handle_messages+0x6a>
		can_message_receive(0, &message1);
     3a6:	be 01       	movw	r22, r28
     3a8:	6d 5f       	subi	r22, 0xFD	; 253
     3aa:	7f 4f       	sbci	r23, 0xFF	; 255
     3ac:	80 e0       	ldi	r24, 0x00	; 0
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	a0 df       	rcall	.-192    	; 0x2f2 <can_message_receive>
		mcp_2515_write(MCP_CANINTF,0);
     3b2:	60 e0       	ldi	r22, 0x00	; 0
     3b4:	8c e2       	ldi	r24, 0x2C	; 44
     3b6:	6a d0       	rcall	.+212    	; 0x48c <mcp_2515_write>
		mcp_2515_bit_modify(MCP_CANINTF, 1, 0);
     3b8:	40 e0       	ldi	r20, 0x00	; 0
     3ba:	61 e0       	ldi	r22, 0x01	; 1
     3bc:	8c e2       	ldi	r24, 0x2C	; 44
     3be:	a9 d0       	rcall	.+338    	; 0x512 <mcp_2515_bit_modify>
		//mcp_2515_bit_modify(MCP_CANINTF, 1, 0);
		can_int_vect(v);
     3c0:	ce 01       	movw	r24, r28
     3c2:	01 96       	adiw	r24, 0x01	; 1
     3c4:	cb df       	rcall	.-106    	; 0x35c <can_int_vect>
		if (!v[1]){
     3c6:	8a 81       	ldd	r24, Y+2	; 0x02
     3c8:	81 11       	cpse	r24, r1
     3ca:	04 c0       	rjmp	.+8      	; 0x3d4 <can_handle_messages+0x58>
			flag = 0;
     3cc:	10 92 27 03 	sts	0x0327, r1
     3d0:	10 92 26 03 	sts	0x0326, r1
		}
		return message1;
     3d4:	8b e0       	ldi	r24, 0x0B	; 11
     3d6:	fe 01       	movw	r30, r28
     3d8:	33 96       	adiw	r30, 0x03	; 3
     3da:	d8 01       	movw	r26, r16
     3dc:	01 90       	ld	r0, Z+
     3de:	0d 92       	st	X+, r0
     3e0:	8a 95       	dec	r24
     3e2:	e1 f7       	brne	.-8      	; 0x3dc <can_handle_messages+0x60>
     3e4:	2b c0       	rjmp	.+86     	; 0x43c <can_handle_messages+0xc0>
	}
	
	can_message message2;
	
	if (v[1]){
     3e6:	8a 81       	ldd	r24, Y+2	; 0x02
     3e8:	88 23       	and	r24, r24
     3ea:	01 f1       	breq	.+64     	; 0x42c <can_handle_messages+0xb0>
		can_message_receive(1, &message2);
     3ec:	be 01       	movw	r22, r28
     3ee:	62 5f       	subi	r22, 0xF2	; 242
     3f0:	7f 4f       	sbci	r23, 0xFF	; 255
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	90 e0       	ldi	r25, 0x00	; 0
     3f6:	7d df       	rcall	.-262    	; 0x2f2 <can_message_receive>
		mcp_2515_write(MCP_CANINTF,0);
     3f8:	60 e0       	ldi	r22, 0x00	; 0
     3fa:	8c e2       	ldi	r24, 0x2C	; 44
     3fc:	47 d0       	rcall	.+142    	; 0x48c <mcp_2515_write>
		//mcp_2515_bit_modify(MCP_CANINTF, 2, 0);
		mcp_2515_bit_modify(MCP_CANINTF, 2, 0);
     3fe:	40 e0       	ldi	r20, 0x00	; 0
     400:	62 e0       	ldi	r22, 0x02	; 2
     402:	8c e2       	ldi	r24, 0x2C	; 44
     404:	86 d0       	rcall	.+268    	; 0x512 <mcp_2515_bit_modify>
		can_int_vect(v);
     406:	ce 01       	movw	r24, r28
     408:	01 96       	adiw	r24, 0x01	; 1
     40a:	a8 df       	rcall	.-176    	; 0x35c <can_int_vect>
		if (!v[0]){
     40c:	89 81       	ldd	r24, Y+1	; 0x01
     40e:	81 11       	cpse	r24, r1
     410:	04 c0       	rjmp	.+8      	; 0x41a <can_handle_messages+0x9e>
			flag = 0;
     412:	10 92 27 03 	sts	0x0327, r1
     416:	10 92 26 03 	sts	0x0326, r1
		}
		return message2;
     41a:	8b e0       	ldi	r24, 0x0B	; 11
     41c:	fe 01       	movw	r30, r28
     41e:	3e 96       	adiw	r30, 0x0e	; 14
     420:	d8 01       	movw	r26, r16
     422:	01 90       	ld	r0, Z+
     424:	0d 92       	st	X+, r0
     426:	8a 95       	dec	r24
     428:	e1 f7       	brne	.-8      	; 0x422 <can_handle_messages+0xa6>
     42a:	08 c0       	rjmp	.+16     	; 0x43c <can_handle_messages+0xc0>
	}
	
	return message1;
     42c:	8b e0       	ldi	r24, 0x0B	; 11
     42e:	fe 01       	movw	r30, r28
     430:	33 96       	adiw	r30, 0x03	; 3
     432:	d8 01       	movw	r26, r16
     434:	01 90       	ld	r0, Z+
     436:	0d 92       	st	X+, r0
     438:	8a 95       	dec	r24
     43a:	e1 f7       	brne	.-8      	; 0x434 <can_handle_messages+0xb8>
}
     43c:	c8 01       	movw	r24, r16
     43e:	68 96       	adiw	r28, 0x18	; 24
     440:	0f b6       	in	r0, 0x3f	; 63
     442:	f8 94       	cli
     444:	de bf       	out	0x3e, r29	; 62
     446:	0f be       	out	0x3f, r0	; 63
     448:	cd bf       	out	0x3d, r28	; 61
     44a:	df 91       	pop	r29
     44c:	cf 91       	pop	r28
     44e:	1f 91       	pop	r17
     450:	0f 91       	pop	r16
     452:	08 95       	ret

00000454 <mcp_activate_slave>:
     454:	2f 98       	cbi	0x05, 7	; 5
     456:	08 95       	ret

00000458 <mcp_deactivate_slave>:
     458:	2f 9a       	sbi	0x05, 7	; 5
     45a:	08 95       	ret

0000045c <mcp_2515_reset>:
     45c:	fb df       	rcall	.-10     	; 0x454 <mcp_activate_slave>
     45e:	80 ec       	ldi	r24, 0xC0	; 192
     460:	03 d5       	rcall	.+2566   	; 0xe68 <SPI_write>
     462:	fa df       	rcall	.-12     	; 0x458 <mcp_deactivate_slave>
     464:	83 ec       	ldi	r24, 0xC3	; 195
     466:	99 e0       	ldi	r25, 0x09	; 9
     468:	01 97       	sbiw	r24, 0x01	; 1
     46a:	f1 f7       	brne	.-4      	; 0x468 <mcp_2515_reset+0xc>
     46c:	00 c0       	rjmp	.+0      	; 0x46e <mcp_2515_reset+0x12>
     46e:	00 00       	nop
     470:	08 95       	ret

00000472 <mcp_2515_read>:
     472:	cf 93       	push	r28
     474:	c8 2f       	mov	r28, r24
     476:	ee df       	rcall	.-36     	; 0x454 <mcp_activate_slave>
     478:	83 e0       	ldi	r24, 0x03	; 3
     47a:	f6 d4       	rcall	.+2540   	; 0xe68 <SPI_write>
     47c:	8c 2f       	mov	r24, r28
     47e:	f4 d4       	rcall	.+2536   	; 0xe68 <SPI_write>
     480:	f8 d4       	rcall	.+2544   	; 0xe72 <SPI_read>
     482:	c8 2f       	mov	r28, r24
     484:	e9 df       	rcall	.-46     	; 0x458 <mcp_deactivate_slave>
     486:	8c 2f       	mov	r24, r28
     488:	cf 91       	pop	r28
     48a:	08 95       	ret

0000048c <mcp_2515_write>:
     48c:	cf 93       	push	r28
     48e:	df 93       	push	r29
     490:	d8 2f       	mov	r29, r24
     492:	c6 2f       	mov	r28, r22
     494:	df df       	rcall	.-66     	; 0x454 <mcp_activate_slave>
     496:	82 e0       	ldi	r24, 0x02	; 2
     498:	e7 d4       	rcall	.+2510   	; 0xe68 <SPI_write>
     49a:	8d 2f       	mov	r24, r29
     49c:	e5 d4       	rcall	.+2506   	; 0xe68 <SPI_write>
     49e:	8c 2f       	mov	r24, r28
     4a0:	e3 d4       	rcall	.+2502   	; 0xe68 <SPI_write>
     4a2:	da df       	rcall	.-76     	; 0x458 <mcp_deactivate_slave>
     4a4:	df 91       	pop	r29
     4a6:	cf 91       	pop	r28
     4a8:	08 95       	ret

000004aa <mcp_2515_set_mode>:
     4aa:	68 2f       	mov	r22, r24
     4ac:	8f e0       	ldi	r24, 0x0F	; 15
     4ae:	ee cf       	rjmp	.-36     	; 0x48c <mcp_2515_write>
     4b0:	08 95       	ret

000004b2 <mcp_2515_init>:
     4b2:	cf 93       	push	r28
     4b4:	c8 2f       	mov	r28, r24
     4b6:	d2 d4       	rcall	.+2468   	; 0xe5c <SPI_init>
     4b8:	d1 df       	rcall	.-94     	; 0x45c <mcp_2515_reset>
     4ba:	8e e0       	ldi	r24, 0x0E	; 14
     4bc:	da df       	rcall	.-76     	; 0x472 <mcp_2515_read>
     4be:	80 7e       	andi	r24, 0xE0	; 224
     4c0:	80 38       	cpi	r24, 0x80	; 128
     4c2:	69 f0       	breq	.+26     	; 0x4de <mcp_2515_init+0x2c>
     4c4:	1f 92       	push	r1
     4c6:	8f 93       	push	r24
     4c8:	88 e6       	ldi	r24, 0x68	; 104
     4ca:	92 e0       	ldi	r25, 0x02	; 2
     4cc:	9f 93       	push	r25
     4ce:	8f 93       	push	r24
     4d0:	9a d7       	rcall	.+3892   	; 0x1406 <printf>
     4d2:	0f 90       	pop	r0
     4d4:	0f 90       	pop	r0
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
     4da:	81 e0       	ldi	r24, 0x01	; 1
     4dc:	18 c0       	rjmp	.+48     	; 0x50e <mcp_2515_init+0x5c>
     4de:	8c 2f       	mov	r24, r28
     4e0:	e4 df       	rcall	.-56     	; 0x4aa <mcp_2515_set_mode>
     4e2:	8e e0       	ldi	r24, 0x0E	; 14
     4e4:	c6 df       	rcall	.-116    	; 0x472 <mcp_2515_read>
     4e6:	80 7e       	andi	r24, 0xE0	; 224
     4e8:	8c 17       	cp	r24, r28
     4ea:	81 f0       	breq	.+32     	; 0x50c <mcp_2515_init+0x5a>
     4ec:	1f 92       	push	r1
     4ee:	8f 93       	push	r24
     4f0:	82 eb       	ldi	r24, 0xB2	; 178
     4f2:	92 e0       	ldi	r25, 0x02	; 2
     4f4:	9f 93       	push	r25
     4f6:	8f 93       	push	r24
     4f8:	86 d7       	rcall	.+3852   	; 0x1406 <printf>
     4fa:	86 ef       	ldi	r24, 0xF6	; 246
     4fc:	92 e0       	ldi	r25, 0x02	; 2
     4fe:	94 d7       	rcall	.+3880   	; 0x1428 <puts>
     500:	0f 90       	pop	r0
     502:	0f 90       	pop	r0
     504:	0f 90       	pop	r0
     506:	0f 90       	pop	r0
     508:	81 e0       	ldi	r24, 0x01	; 1
     50a:	01 c0       	rjmp	.+2      	; 0x50e <mcp_2515_init+0x5c>
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <mcp_2515_bit_modify>:
     512:	1f 93       	push	r17
     514:	cf 93       	push	r28
     516:	df 93       	push	r29
     518:	18 2f       	mov	r17, r24
     51a:	d6 2f       	mov	r29, r22
     51c:	c4 2f       	mov	r28, r20
     51e:	9a df       	rcall	.-204    	; 0x454 <mcp_activate_slave>
     520:	85 e0       	ldi	r24, 0x05	; 5
     522:	a2 d4       	rcall	.+2372   	; 0xe68 <SPI_write>
     524:	81 2f       	mov	r24, r17
     526:	a0 d4       	rcall	.+2368   	; 0xe68 <SPI_write>
     528:	8d 2f       	mov	r24, r29
     52a:	9e d4       	rcall	.+2364   	; 0xe68 <SPI_write>
     52c:	8c 2f       	mov	r24, r28
     52e:	9c d4       	rcall	.+2360   	; 0xe68 <SPI_write>
     530:	93 df       	rcall	.-218    	; 0x458 <mcp_deactivate_slave>
     532:	df 91       	pop	r29
     534:	cf 91       	pop	r28
     536:	1f 91       	pop	r17
     538:	08 95       	ret

0000053a <DAC_init>:
#include <stdint.h>
#include <avr/interrupt.h>
#include "TWI_Master.h"

void DAC_init() {
	sei();
     53a:	78 94       	sei
	TWI_Master_Initialise();
     53c:	af c3       	rjmp	.+1886   	; 0xc9c <TWI_Master_Initialise>
     53e:	08 95       	ret

00000540 <DAC_send>:
}

void DAC_send(uint8_t data) {
     540:	cf 93       	push	r28
     542:	df 93       	push	r29
     544:	00 d0       	rcall	.+0      	; 0x546 <DAC_send+0x6>
     546:	cd b7       	in	r28, 0x3d	; 61
     548:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     54a:	90 e5       	ldi	r25, 0x50	; 80
     54c:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     54e:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     550:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     552:	63 e0       	ldi	r22, 0x03	; 3
     554:	ce 01       	movw	r24, r28
     556:	01 96       	adiw	r24, 0x01	; 1
     558:	ab d3       	rcall	.+1878   	; 0xcb0 <TWI_Start_Transceiver_With_Data>
}
     55a:	0f 90       	pop	r0
     55c:	0f 90       	pop	r0
     55e:	0f 90       	pop	r0
     560:	df 91       	pop	r29
     562:	cf 91       	pop	r28
     564:	08 95       	ret

00000566 <HitBall>:
	LeftButtonhold = LeftButton;
	_delay_ms(100);
}
void HitBall(){
	
	PORTB |= (1<<PB6);
     566:	2e 9a       	sbi	0x05, 6	; 5
     568:	2f e3       	ldi	r18, 0x3F	; 63
     56a:	8d e0       	ldi	r24, 0x0D	; 13
     56c:	93 e0       	ldi	r25, 0x03	; 3
     56e:	21 50       	subi	r18, 0x01	; 1
     570:	80 40       	sbci	r24, 0x00	; 0
     572:	90 40       	sbci	r25, 0x00	; 0
     574:	e1 f7       	brne	.-8      	; 0x56e <HitBall+0x8>
     576:	00 c0       	rjmp	.+0      	; 0x578 <HitBall+0x12>
     578:	00 00       	nop
	_delay_ms(1000);
	PORTB &= ~(1<<PB6);
     57a:	2e 98       	cbi	0x05, 6	; 5
     57c:	08 95       	ret

0000057e <PlayGame>:
int Slider_R;
int LeftButton;
int LeftButtonhold;
long setpunktmotor;
int servo;
void PlayGame(){
     57e:	cf 92       	push	r12
     580:	df 92       	push	r13
     582:	ef 92       	push	r14
     584:	ff 92       	push	r15
     586:	cf 93       	push	r28
     588:	df 93       	push	r29
     58a:	cd b7       	in	r28, 0x3d	; 61
     58c:	de b7       	in	r29, 0x3e	; 62
     58e:	2b 97       	sbiw	r28, 0x0b	; 11
     590:	0f b6       	in	r0, 0x3f	; 63
     592:	f8 94       	cli
     594:	de bf       	out	0x3e, r29	; 62
     596:	0f be       	out	0x3f, r0	; 63
     598:	cd bf       	out	0x3d, r28	; 61
	//printf("PLAY GAME ");
	DDRB |= (1<<PB6);
     59a:	26 9a       	sbi	0x04, 6	; 4
	if (can_interrupt()){
     59c:	9c de       	rcall	.-712    	; 0x2d6 <can_interrupt>
     59e:	88 23       	and	r24, r24
     5a0:	09 f4       	brne	.+2      	; 0x5a4 <PlayGame+0x26>
     5a2:	65 c0       	rjmp	.+202    	; 0x66e <PlayGame+0xf0>
		
		canMessage = can_handle_messages();
     5a4:	ce 01       	movw	r24, r28
     5a6:	01 96       	adiw	r24, 0x01	; 1
     5a8:	e9 de       	rcall	.-558    	; 0x37c <can_handle_messages>
     5aa:	8b e0       	ldi	r24, 0x0B	; 11
     5ac:	fe 01       	movw	r30, r28
     5ae:	31 96       	adiw	r30, 0x01	; 1
     5b0:	a3 e5       	ldi	r26, 0x53	; 83
     5b2:	b3 e0       	ldi	r27, 0x03	; 3
     5b4:	01 90       	ld	r0, Z+
     5b6:	0d 92       	st	X+, r0
     5b8:	8a 95       	dec	r24
     5ba:	e1 f7       	brne	.-8      	; 0x5b4 <PlayGame+0x36>
		Slider_L = canMessage.data[0];   //printf("SLIDER_L = %d    ",Slider_L);
     5bc:	80 91 56 03 	lds	r24, 0x0356
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	a0 e0       	ldi	r26, 0x00	; 0
     5c4:	b0 e0       	ldi	r27, 0x00	; 0
     5c6:	80 93 47 03 	sts	0x0347, r24
     5ca:	90 93 48 03 	sts	0x0348, r25
     5ce:	a0 93 49 03 	sts	0x0349, r26
     5d2:	b0 93 4a 03 	sts	0x034A, r27
		Slider_R = canMessage.data[1];	 //printf("SLIDER_R = %d    ",Slider_R);
     5d6:	20 91 57 03 	lds	r18, 0x0357
     5da:	82 2f       	mov	r24, r18
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	90 93 4e 03 	sts	0x034E, r25
     5e2:	80 93 4d 03 	sts	0x034D, r24
		LeftButton = canMessage.data[2]; //printf("LeftButton = %d   \r\n ",LeftButton);
     5e6:	80 91 58 03 	lds	r24, 0x0358
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	90 93 52 03 	sts	0x0352, r25
     5f0:	80 93 51 03 	sts	0x0351, r24
	canMessageOut.length = 1;
	canMessageOut.id = 1;
}

long mapslider(int x, int in_min, int in_max, int out_min, int out_max){
	return (long)(x - in_min) * (long)(out_max - out_min) / (long)(in_max - in_min) + out_min;
     5f4:	30 e0       	ldi	r19, 0x00	; 0
     5f6:	a0 ed       	ldi	r26, 0xD0	; 208
     5f8:	b0 e2       	ldi	r27, 0x20	; 32
     5fa:	a6 d6       	rcall	.+3404   	; 0x1348 <__umulhisi3>
     5fc:	c1 2c       	mov	r12, r1
     5fe:	d1 2c       	mov	r13, r1
     600:	76 01       	movw	r14, r12
     602:	ca 94       	dec	r12
     604:	a7 01       	movw	r20, r14
     606:	96 01       	movw	r18, r12
     608:	77 d6       	rcall	.+3310   	; 0x12f8 <__divmodsi4>
     60a:	da 01       	movw	r26, r20
     60c:	c9 01       	movw	r24, r18
     60e:	84 56       	subi	r24, 0x64	; 100
     610:	91 09       	sbc	r25, r1
     612:	a1 09       	sbc	r26, r1
     614:	b1 09       	sbc	r27, r1
		canMessage = can_handle_messages();
		Slider_L = canMessage.data[0];   //printf("SLIDER_L = %d    ",Slider_L);
		Slider_R = canMessage.data[1];	 //printf("SLIDER_R = %d    ",Slider_R);
		LeftButton = canMessage.data[2]; //printf("LeftButton = %d   \r\n ",LeftButton);
		
		setpunktmotor = mapslider(Slider_R,0,255,-100,8300);
     616:	80 93 43 03 	sts	0x0343, r24
     61a:	90 93 44 03 	sts	0x0344, r25
     61e:	a0 93 45 03 	sts	0x0345, r26
     622:	b0 93 46 03 	sts	0x0346, r27
		PID_setpos(setpunktmotor);
     626:	72 d2       	rcall	.+1252   	; 0xb0c <PID_setpos>
	canMessageOut.length = 1;
	canMessageOut.id = 1;
}

long mapslider(int x, int in_min, int in_max, int out_min, int out_max){
	return (long)(x - in_min) * (long)(out_max - out_min) / (long)(in_max - in_min) + out_min;
     628:	20 91 47 03 	lds	r18, 0x0347
     62c:	30 91 48 03 	lds	r19, 0x0348
     630:	a8 e3       	ldi	r26, 0x38	; 56
     632:	bf ef       	ldi	r27, 0xFF	; 255
     634:	83 d6       	rcall	.+3334   	; 0x133c <__mulhisi3>
     636:	a7 01       	movw	r20, r14
     638:	96 01       	movw	r18, r12
     63a:	5e d6       	rcall	.+3260   	; 0x12f8 <__divmodsi4>
     63c:	da 01       	movw	r26, r20
     63e:	c9 01       	movw	r24, r18
     640:	8c 59       	subi	r24, 0x9C	; 156
     642:	9f 4f       	sbci	r25, 0xFF	; 255
     644:	af 4f       	sbci	r26, 0xFF	; 255
     646:	bf 4f       	sbci	r27, 0xFF	; 255
		LeftButton = canMessage.data[2]; //printf("LeftButton = %d   \r\n ",LeftButton);
		
		setpunktmotor = mapslider(Slider_R,0,255,-100,8300);
		PID_setpos(setpunktmotor);
		
		servo = mapslider(Slider_L,0,255,100,-100);
     648:	90 93 4c 03 	sts	0x034C, r25
     64c:	80 93 4b 03 	sts	0x034B, r24
		
		set_servo(servo);
     650:	e1 d2       	rcall	.+1474   	; 0xc14 <set_servo>
		//printf("leftbutton = %d     leftbuttonhold = %d  \r\n", LeftButton,LeftButtonhold);
		if((LeftButtonhold != LeftButton) && LeftButton){
     652:	80 91 51 03 	lds	r24, 0x0351
     656:	90 91 52 03 	lds	r25, 0x0352
     65a:	20 91 4f 03 	lds	r18, 0x034F
     65e:	30 91 50 03 	lds	r19, 0x0350
     662:	28 17       	cp	r18, r24
     664:	39 07       	cpc	r19, r25
     666:	19 f0       	breq	.+6      	; 0x66e <PlayGame+0xf0>
     668:	89 2b       	or	r24, r25
     66a:	09 f0       	breq	.+2      	; 0x66e <PlayGame+0xf0>
			HitBall();
     66c:	7c df       	rcall	.-264    	; 0x566 <HitBall>
		}
	}
	
	if(PID_NewUpdate()){
     66e:	ff d0       	rcall	.+510    	; 0x86e <PID_NewUpdate>
     670:	81 11       	cpse	r24, r1
		PID_update();
     672:	14 d1       	rcall	.+552    	; 0x89c <PID_update>
	}
	LeftButtonhold = LeftButton;
     674:	80 91 51 03 	lds	r24, 0x0351
     678:	90 91 52 03 	lds	r25, 0x0352
     67c:	90 93 50 03 	sts	0x0350, r25
     680:	80 93 4f 03 	sts	0x034F, r24
     684:	87 ea       	ldi	r24, 0xA7	; 167
     686:	91 e6       	ldi	r25, 0x61	; 97
     688:	01 97       	sbiw	r24, 0x01	; 1
     68a:	f1 f7       	brne	.-4      	; 0x688 <PlayGame+0x10a>
     68c:	00 c0       	rjmp	.+0      	; 0x68e <PlayGame+0x110>
     68e:	00 00       	nop
	_delay_ms(100);
}
     690:	2b 96       	adiw	r28, 0x0b	; 11
     692:	0f b6       	in	r0, 0x3f	; 63
     694:	f8 94       	cli
     696:	de bf       	out	0x3e, r29	; 62
     698:	0f be       	out	0x3f, r0	; 63
     69a:	cd bf       	out	0x3d, r28	; 61
     69c:	df 91       	pop	r29
     69e:	cf 91       	pop	r28
     6a0:	ff 90       	pop	r15
     6a2:	ef 90       	pop	r14
     6a4:	df 90       	pop	r13
     6a6:	cf 90       	pop	r12
     6a8:	08 95       	ret

000006aa <IR_init>:
uint8_t read_index = 0;
uint16_t total = 0;
static uint8_t enemys;
bool hasBeen0 = false;

void IR_init() {
     6aa:	cf 93       	push	r28
     6ac:	df 93       	push	r29
	ADC_init();
     6ae:	a3 dd       	rcall	.-1210   	; 0x1f6 <ADC_init>
	
	for (uint8_t this_reading = 0; this_reading < num_readings; this_reading++) {
     6b0:	90 91 06 02 	lds	r25, 0x0206
     6b4:	99 23       	and	r25, r25
     6b6:	41 f0       	breq	.+16     	; 0x6c8 <IR_init+0x1e>
     6b8:	ee e5       	ldi	r30, 0x5E	; 94
     6ba:	f3 e0       	ldi	r31, 0x03	; 3
     6bc:	80 e0       	ldi	r24, 0x00	; 0
		readings[this_reading] = 0;
     6be:	11 92       	st	Z+, r1
     6c0:	11 92       	st	Z+, r1
bool hasBeen0 = false;

void IR_init() {
	ADC_init();
	
	for (uint8_t this_reading = 0; this_reading < num_readings; this_reading++) {
     6c2:	8f 5f       	subi	r24, 0xFF	; 255
     6c4:	89 17       	cp	r24, r25
     6c6:	d8 f3       	brcs	.-10     	; 0x6be <IR_init+0x14>
		readings[this_reading] = 0;
	}
	
	readings[read_index] = ADC_read();
     6c8:	c0 91 2b 03 	lds	r28, 0x032B
     6cc:	d0 e0       	ldi	r29, 0x00	; 0
     6ce:	7c dd       	rcall	.-1288   	; 0x1c8 <ADC_read>
     6d0:	cc 0f       	add	r28, r28
     6d2:	dd 1f       	adc	r29, r29
     6d4:	c2 5a       	subi	r28, 0xA2	; 162
     6d6:	dc 4f       	sbci	r29, 0xFC	; 252
     6d8:	99 83       	std	Y+1, r25	; 0x01
     6da:	88 83       	st	Y, r24
	total = readings[read_index];
     6dc:	e0 91 2b 03 	lds	r30, 0x032B
     6e0:	f0 e0       	ldi	r31, 0x00	; 0
     6e2:	ee 0f       	add	r30, r30
     6e4:	ff 1f       	adc	r31, r31
     6e6:	e2 5a       	subi	r30, 0xA2	; 162
     6e8:	fc 4f       	sbci	r31, 0xFC	; 252
     6ea:	80 81       	ld	r24, Z
     6ec:	91 81       	ldd	r25, Z+1	; 0x01
     6ee:	90 93 2a 03 	sts	0x032A, r25
     6f2:	80 93 29 03 	sts	0x0329, r24
	enemys = 0;
     6f6:	10 92 28 03 	sts	0x0328, r1
}
     6fa:	df 91       	pop	r29
     6fc:	cf 91       	pop	r28
     6fe:	08 95       	ret

00000700 <motor_reset_encoder>:
	
	motor_calibrate();
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     700:	e2 e0       	ldi	r30, 0x02	; 2
     702:	f1 e0       	ldi	r31, 0x01	; 1
     704:	80 81       	ld	r24, Z
     706:	8f 7b       	andi	r24, 0xBF	; 191
     708:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     70a:	8f e1       	ldi	r24, 0x1F	; 31
     70c:	93 e0       	ldi	r25, 0x03	; 3
     70e:	01 97       	sbiw	r24, 0x01	; 1
     710:	f1 f7       	brne	.-4      	; 0x70e <motor_reset_encoder+0xe>
     712:	00 c0       	rjmp	.+0      	; 0x714 <motor_reset_encoder+0x14>
     714:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     716:	80 81       	ld	r24, Z
     718:	80 64       	ori	r24, 0x40	; 64
     71a:	80 83       	st	Z, r24
     71c:	08 95       	ret

0000071e <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	switch (direction){
     71e:	88 23       	and	r24, r24
     720:	19 f0       	breq	.+6      	; 0x728 <motor_set_direction+0xa>
     722:	81 30       	cpi	r24, 0x01	; 1
     724:	39 f0       	breq	.+14     	; 0x734 <motor_set_direction+0x16>
     726:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     728:	e2 e0       	ldi	r30, 0x02	; 2
     72a:	f1 e0       	ldi	r31, 0x01	; 1
     72c:	80 81       	ld	r24, Z
     72e:	8d 7f       	andi	r24, 0xFD	; 253
     730:	80 83       	st	Z, r24
			break;
     732:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     734:	e2 e0       	ldi	r30, 0x02	; 2
     736:	f1 e0       	ldi	r31, 0x01	; 1
     738:	80 81       	ld	r24, Z
     73a:	82 60       	ori	r24, 0x02	; 2
     73c:	80 83       	st	Z, r24
     73e:	08 95       	ret

00000740 <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     740:	90 e0       	ldi	r25, 0x00	; 0
     742:	fe ce       	rjmp	.-516    	; 0x540 <DAC_send>
     744:	08 95       	ret

00000746 <motor_encoder>:
}

int16_t motor_encoder(uint8_t reset_flag){
     746:	cf 93       	push	r28
     748:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     74a:	e2 e0       	ldi	r30, 0x02	; 2
     74c:	f1 e0       	ldi	r31, 0x01	; 1
     74e:	90 81       	ld	r25, Z
     750:	9f 7d       	andi	r25, 0xDF	; 223
     752:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     754:	90 81       	ld	r25, Z
     756:	98 60       	ori	r25, 0x08	; 8
     758:	90 83       	st	Z, r25
     75a:	ef ee       	ldi	r30, 0xEF	; 239
     75c:	f0 e0       	ldi	r31, 0x00	; 0
     75e:	31 97       	sbiw	r30, 0x01	; 1
     760:	f1 f7       	brne	.-4      	; 0x75e <motor_encoder+0x18>
     762:	00 c0       	rjmp	.+0      	; 0x764 <motor_encoder+0x1e>
     764:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     766:	d0 91 06 01 	lds	r29, 0x0106
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     76a:	e2 e0       	ldi	r30, 0x02	; 2
     76c:	f1 e0       	ldi	r31, 0x01	; 1
     76e:	90 81       	ld	r25, Z
     770:	97 7f       	andi	r25, 0xF7	; 247
     772:	90 83       	st	Z, r25
     774:	ef ee       	ldi	r30, 0xEF	; 239
     776:	f0 e0       	ldi	r31, 0x00	; 0
     778:	31 97       	sbiw	r30, 0x01	; 1
     77a:	f1 f7       	brne	.-4      	; 0x778 <motor_encoder+0x32>
     77c:	00 c0       	rjmp	.+0      	; 0x77e <motor_encoder+0x38>
     77e:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     780:	c0 91 06 01 	lds	r28, 0x0106
	if (reset_flag) {
     784:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     786:	bc df       	rcall	.-136    	; 0x700 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     788:	e2 e0       	ldi	r30, 0x02	; 2
     78a:	f1 e0       	ldi	r31, 0x01	; 1
     78c:	80 81       	ld	r24, Z
     78e:	80 62       	ori	r24, 0x20	; 32
     790:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
     792:	8d 2f       	mov	r24, r29
     794:	90 e0       	ldi	r25, 0x00	; 0
	
	return rot;
}
     796:	9c 2b       	or	r25, r28
     798:	df 91       	pop	r29
     79a:	cf 91       	pop	r28
     79c:	08 95       	ret

0000079e <motor_calibrate>:

void motor_calibrate() {
     79e:	cf 93       	push	r28
     7a0:	df 93       	push	r29
	motor_set_direction(RIGHT);
     7a2:	81 e0       	ldi	r24, 0x01	; 1
     7a4:	bc df       	rcall	.-136    	; 0x71e <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     7a6:	82 e3       	ldi	r24, 0x32	; 50
     7a8:	90 e0       	ldi	r25, 0x00	; 0
     7aa:	ca de       	rcall	.-620    	; 0x540 <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(RIGHT);
	motor_set_speed(50);
	int16_t cur_rot = motor_encoder(0);
     7ac:	80 e0       	ldi	r24, 0x00	; 0
     7ae:	cb df       	rcall	.-106    	; 0x746 <motor_encoder>
     7b0:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7b2:	2f ef       	ldi	r18, 0xFF	; 255
     7b4:	83 ef       	ldi	r24, 0xF3	; 243
     7b6:	91 e0       	ldi	r25, 0x01	; 1
     7b8:	21 50       	subi	r18, 0x01	; 1
     7ba:	80 40       	sbci	r24, 0x00	; 0
     7bc:	90 40       	sbci	r25, 0x00	; 0
     7be:	e1 f7       	brne	.-8      	; 0x7b8 <motor_calibrate+0x1a>
     7c0:	00 c0       	rjmp	.+0      	; 0x7c2 <motor_calibrate+0x24>
     7c2:	00 00       	nop
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_encoder(0);
     7c4:	80 e0       	ldi	r24, 0x00	; 0
     7c6:	bf df       	rcall	.-130    	; 0x746 <motor_encoder>
void motor_calibrate() {
	motor_set_direction(RIGHT);
	motor_set_speed(50);
	int16_t cur_rot = motor_encoder(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     7c8:	8c 17       	cp	r24, r28
     7ca:	9d 07       	cpc	r25, r29
     7cc:	11 f0       	breq	.+4      	; 0x7d2 <motor_calibrate+0x34>
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_encoder(0);
     7ce:	ec 01       	movw	r28, r24
     7d0:	f0 cf       	rjmp	.-32     	; 0x7b2 <motor_calibrate+0x14>
	}
	motor_reset_encoder();
     7d2:	96 df       	rcall	.-212    	; 0x700 <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     7d4:	80 e0       	ldi	r24, 0x00	; 0
     7d6:	90 e0       	ldi	r25, 0x00	; 0
     7d8:	b3 de       	rcall	.-666    	; 0x540 <DAC_send>
		_delay_ms(40);
		cur_rot = motor_encoder(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     7da:	df 91       	pop	r29
     7dc:	cf 91       	pop	r28
     7de:	08 95       	ret

000007e0 <motor_init>:
#include "ADC.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     7e0:	e1 e0       	ldi	r30, 0x01	; 1
     7e2:	f1 e0       	ldi	r31, 0x01	; 1
     7e4:	80 81       	ld	r24, Z
     7e6:	80 61       	ori	r24, 0x10	; 16
     7e8:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     7ea:	a2 e0       	ldi	r26, 0x02	; 2
     7ec:	b1 e0       	ldi	r27, 0x01	; 1
     7ee:	8c 91       	ld	r24, X
     7f0:	80 61       	ori	r24, 0x10	; 16
     7f2:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     7f4:	80 81       	ld	r24, Z
     7f6:	82 60       	ori	r24, 0x02	; 2
     7f8:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     7fa:	80 81       	ld	r24, Z
     7fc:	80 62       	ori	r24, 0x20	; 32
     7fe:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     800:	80 81       	ld	r24, Z
     802:	88 60       	ori	r24, 0x08	; 8
     804:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     806:	80 81       	ld	r24, Z
     808:	80 64       	ori	r24, 0x40	; 64
     80a:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     80c:	79 df       	rcall	.-270    	; 0x700 <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     80e:	e7 e0       	ldi	r30, 0x07	; 7
     810:	f1 e0       	ldi	r31, 0x01	; 1
     812:	80 81       	ld	r24, Z
     814:	8e 7f       	andi	r24, 0xFE	; 254
     816:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     818:	80 81       	ld	r24, Z
     81a:	8d 7f       	andi	r24, 0xFD	; 253
     81c:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     81e:	80 81       	ld	r24, Z
     820:	8b 7f       	andi	r24, 0xFB	; 251
     822:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     824:	80 81       	ld	r24, Z
     826:	87 7f       	andi	r24, 0xF7	; 247
     828:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     82a:	80 81       	ld	r24, Z
     82c:	8f 7e       	andi	r24, 0xEF	; 239
     82e:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     830:	80 81       	ld	r24, Z
     832:	8f 7d       	andi	r24, 0xDF	; 223
     834:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     836:	80 81       	ld	r24, Z
     838:	8f 7b       	andi	r24, 0xBF	; 191
     83a:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     83c:	80 81       	ld	r24, Z
     83e:	8f 77       	andi	r24, 0x7F	; 127
     840:	80 83       	st	Z, r24
	
	motor_calibrate();
     842:	ad cf       	rjmp	.-166    	; 0x79e <motor_calibrate>
     844:	08 95       	ret

00000846 <__vector_15>:
double integral = 0;
double eprev = 0;
double deriv = 0;
int16_t speed;
int count = 0;
ISR(TIMER2_OVF_vect){
     846:	1f 92       	push	r1
     848:	0f 92       	push	r0
     84a:	0f b6       	in	r0, 0x3f	; 63
     84c:	0f 92       	push	r0
     84e:	11 24       	eor	r1, r1
     850:	8f 93       	push	r24
     852:	9f 93       	push	r25
	flagpid = 1;
     854:	81 e0       	ldi	r24, 0x01	; 1
     856:	90 e0       	ldi	r25, 0x00	; 0
     858:	90 93 39 03 	sts	0x0339, r25
     85c:	80 93 38 03 	sts	0x0338, r24
}
     860:	9f 91       	pop	r25
     862:	8f 91       	pop	r24
     864:	0f 90       	pop	r0
     866:	0f be       	out	0x3f, r0	; 63
     868:	0f 90       	pop	r0
     86a:	1f 90       	pop	r1
     86c:	18 95       	reti

0000086e <PID_NewUpdate>:
uint8_t PID_NewUpdate(){
	if (flagpid){	
     86e:	80 91 38 03 	lds	r24, 0x0338
     872:	90 91 39 03 	lds	r25, 0x0339
     876:	89 2b       	or	r24, r25
     878:	31 f0       	breq	.+12     	; 0x886 <PID_NewUpdate+0x18>
		flagpid = 0;
     87a:	10 92 39 03 	sts	0x0339, r1
     87e:	10 92 38 03 	sts	0x0338, r1
		return 1;
     882:	81 e0       	ldi	r24, 0x01	; 1
     884:	08 95       	ret
	}
	return 0;
     886:	80 e0       	ldi	r24, 0x00	; 0
}
     888:	08 95       	ret

0000088a <PID_init>:

void PID_init(){
	
	cli();
     88a:	f8 94       	cli
	
	// enable timer 2
	TIMSK2 = (1<<TOIE2);
     88c:	81 e0       	ldi	r24, 0x01	; 1
     88e:	80 93 70 00 	sts	0x0070, r24
	
	// start timer 2
	
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     892:	87 e0       	ldi	r24, 0x07	; 7
     894:	80 93 b1 00 	sts	0x00B1, r24
	
	sei();
     898:	78 94       	sei
     89a:	08 95       	ret

0000089c <PID_update>:
	
}
void PID_update(){
     89c:	4f 92       	push	r4
     89e:	5f 92       	push	r5
     8a0:	6f 92       	push	r6
     8a2:	7f 92       	push	r7
     8a4:	af 92       	push	r10
     8a6:	bf 92       	push	r11
     8a8:	cf 92       	push	r12
     8aa:	df 92       	push	r13
     8ac:	ef 92       	push	r14
     8ae:	ff 92       	push	r15
     8b0:	0f 93       	push	r16
     8b2:	1f 93       	push	r17
     8b4:	cf 93       	push	r28
     8b6:	df 93       	push	r29
     8b8:	1f 92       	push	r1
     8ba:	cd b7       	in	r28, 0x3d	; 61
     8bc:	de b7       	in	r29, 0x3e	; 62
	pos = motor_encoder(0);
     8be:	80 e0       	ldi	r24, 0x00	; 0
     8c0:	90 e0       	ldi	r25, 0x00	; 0
     8c2:	41 df       	rcall	.-382    	; 0x746 <motor_encoder>
     8c4:	90 93 67 03 	sts	0x0367, r25
     8c8:	80 93 66 03 	sts	0x0366, r24
	e = pos - posd;
     8cc:	20 91 68 03 	lds	r18, 0x0368
     8d0:	30 91 69 03 	lds	r19, 0x0369
     8d4:	8c 01       	movw	r16, r24
     8d6:	02 1b       	sub	r16, r18
     8d8:	13 0b       	sbc	r17, r19
     8da:	10 93 6d 03 	sts	0x036D, r17
     8de:	00 93 6c 03 	sts	0x036C, r16
	abse = abs(e);
     8e2:	c8 01       	movw	r24, r16
     8e4:	11 23       	and	r17, r17
     8e6:	24 f4       	brge	.+8      	; 0x8f0 <PID_update+0x54>
     8e8:	88 27       	eor	r24, r24
     8ea:	99 27       	eor	r25, r25
     8ec:	80 1b       	sub	r24, r16
     8ee:	91 0b       	sbc	r25, r17
     8f0:	5c 01       	movw	r10, r24
     8f2:	90 93 6f 03 	sts	0x036F, r25
     8f6:	80 93 6e 03 	sts	0x036E, r24
	//printf("posd: %d  ", posd);
	//printf("pos: %d  ", pos);
	//printf("e: %d  ", e);
	
	
	integral = integral + e*timestep;
     8fa:	b8 01       	movw	r22, r16
     8fc:	88 27       	eor	r24, r24
     8fe:	77 fd       	sbrc	r23, 7
     900:	80 95       	com	r24
     902:	98 2f       	mov	r25, r24
     904:	c0 d3       	rcall	.+1920   	; 0x1086 <__floatsisf>
     906:	6b 01       	movw	r12, r22
     908:	7c 01       	movw	r14, r24
     90a:	40 90 13 02 	lds	r4, 0x0213
     90e:	50 90 14 02 	lds	r5, 0x0214
     912:	60 90 15 02 	lds	r6, 0x0215
     916:	70 90 16 02 	lds	r7, 0x0216
     91a:	a3 01       	movw	r20, r6
     91c:	92 01       	movw	r18, r4
     91e:	67 d4       	rcall	.+2254   	; 0x11ee <__mulsf3>
     920:	9b 01       	movw	r18, r22
     922:	ac 01       	movw	r20, r24
     924:	60 91 34 03 	lds	r22, 0x0334
     928:	70 91 35 03 	lds	r23, 0x0335
     92c:	80 91 36 03 	lds	r24, 0x0336
     930:	90 91 37 03 	lds	r25, 0x0337
     934:	a5 d2       	rcall	.+1354   	; 0xe80 <__addsf3>
     936:	60 93 34 03 	sts	0x0334, r22
     93a:	70 93 35 03 	sts	0x0335, r23
     93e:	80 93 36 03 	sts	0x0336, r24
     942:	90 93 37 03 	sts	0x0337, r25
	deriv = (e-eprev)/timestep;
     946:	20 91 30 03 	lds	r18, 0x0330
     94a:	30 91 31 03 	lds	r19, 0x0331
     94e:	40 91 32 03 	lds	r20, 0x0332
     952:	50 91 33 03 	lds	r21, 0x0333
     956:	c7 01       	movw	r24, r14
     958:	b6 01       	movw	r22, r12
     95a:	91 d2       	rcall	.+1314   	; 0xe7e <__subsf3>
     95c:	a3 01       	movw	r20, r6
     95e:	92 01       	movw	r18, r4
     960:	f7 d2       	rcall	.+1518   	; 0xf50 <__divsf3>
     962:	2b 01       	movw	r4, r22
     964:	3c 01       	movw	r6, r24
     966:	60 93 2c 03 	sts	0x032C, r22
     96a:	70 93 2d 03 	sts	0x032D, r23
     96e:	80 93 2e 03 	sts	0x032E, r24
     972:	90 93 2f 03 	sts	0x032F, r25
	eprev = e;
     976:	c0 92 30 03 	sts	0x0330, r12
     97a:	d0 92 31 03 	sts	0x0331, r13
     97e:	e0 92 32 03 	sts	0x0332, r14
     982:	f0 92 33 03 	sts	0x0333, r15
	if(e < 2){
     986:	02 30       	cpi	r16, 0x02	; 2
     988:	11 05       	cpc	r17, r1
     98a:	44 f4       	brge	.+16     	; 0x99c <PID_update+0x100>
		integral = 0;
     98c:	10 92 34 03 	sts	0x0334, r1
     990:	10 92 35 03 	sts	0x0335, r1
     994:	10 92 36 03 	sts	0x0336, r1
     998:	10 92 37 03 	sts	0x0337, r1
	}
	
	
	speed = Kp*abse +  Kd * deriv + Ki * integral;
     99c:	b5 01       	movw	r22, r10
     99e:	88 27       	eor	r24, r24
     9a0:	77 fd       	sbrc	r23, 7
     9a2:	80 95       	com	r24
     9a4:	98 2f       	mov	r25, r24
     9a6:	6f d3       	rcall	.+1758   	; 0x1086 <__floatsisf>
     9a8:	20 91 0f 02 	lds	r18, 0x020F
     9ac:	30 91 10 02 	lds	r19, 0x0210
     9b0:	40 91 11 02 	lds	r20, 0x0211
     9b4:	50 91 12 02 	lds	r21, 0x0212
     9b8:	1a d4       	rcall	.+2100   	; 0x11ee <__mulsf3>
     9ba:	6b 01       	movw	r12, r22
     9bc:	7c 01       	movw	r14, r24
     9be:	20 91 07 02 	lds	r18, 0x0207
     9c2:	30 91 08 02 	lds	r19, 0x0208
     9c6:	40 91 09 02 	lds	r20, 0x0209
     9ca:	50 91 0a 02 	lds	r21, 0x020A
     9ce:	c3 01       	movw	r24, r6
     9d0:	b2 01       	movw	r22, r4
     9d2:	0d d4       	rcall	.+2074   	; 0x11ee <__mulsf3>
     9d4:	9b 01       	movw	r18, r22
     9d6:	ac 01       	movw	r20, r24
     9d8:	c7 01       	movw	r24, r14
     9da:	b6 01       	movw	r22, r12
     9dc:	51 d2       	rcall	.+1186   	; 0xe80 <__addsf3>
     9de:	6b 01       	movw	r12, r22
     9e0:	7c 01       	movw	r14, r24
     9e2:	20 91 34 03 	lds	r18, 0x0334
     9e6:	30 91 35 03 	lds	r19, 0x0335
     9ea:	40 91 36 03 	lds	r20, 0x0336
     9ee:	50 91 37 03 	lds	r21, 0x0337
     9f2:	60 91 0b 02 	lds	r22, 0x020B
     9f6:	70 91 0c 02 	lds	r23, 0x020C
     9fa:	80 91 0d 02 	lds	r24, 0x020D
     9fe:	90 91 0e 02 	lds	r25, 0x020E
     a02:	f5 d3       	rcall	.+2026   	; 0x11ee <__mulsf3>
     a04:	9b 01       	movw	r18, r22
     a06:	ac 01       	movw	r20, r24
     a08:	c7 01       	movw	r24, r14
     a0a:	b6 01       	movw	r22, r12
     a0c:	39 d2       	rcall	.+1138   	; 0xe80 <__addsf3>
     a0e:	08 d3       	rcall	.+1552   	; 0x1020 <__fixsfsi>
     a10:	70 93 6b 03 	sts	0x036B, r23
     a14:	60 93 6a 03 	sts	0x036A, r22
	if(e > 0) { motor_set_direction(RIGHT);}
     a18:	10 16       	cp	r1, r16
     a1a:	11 06       	cpc	r1, r17
     a1c:	1c f4       	brge	.+6      	; 0xa24 <PID_update+0x188>
     a1e:	81 e0       	ldi	r24, 0x01	; 1
     a20:	7e de       	rcall	.-772    	; 0x71e <motor_set_direction>
     a22:	02 c0       	rjmp	.+4      	; 0xa28 <PID_update+0x18c>
		else {motor_set_direction(LEFT);}
     a24:	80 e0       	ldi	r24, 0x00	; 0
     a26:	7b de       	rcall	.-778    	; 0x71e <motor_set_direction>
		
	volatile uint8_t speedout;
	if(speed > 500){
     a28:	80 91 6a 03 	lds	r24, 0x036A
     a2c:	90 91 6b 03 	lds	r25, 0x036B
     a30:	85 3f       	cpi	r24, 0xF5	; 245
     a32:	21 e0       	ldi	r18, 0x01	; 1
     a34:	92 07       	cpc	r25, r18
     a36:	3c f0       	brlt	.+14     	; 0xa46 <PID_update+0x1aa>
		speed = 500;
     a38:	84 ef       	ldi	r24, 0xF4	; 244
     a3a:	91 e0       	ldi	r25, 0x01	; 1
     a3c:	90 93 6b 03 	sts	0x036B, r25
     a40:	80 93 6a 03 	sts	0x036A, r24
     a44:	09 c0       	rjmp	.+18     	; 0xa58 <PID_update+0x1bc>
	}
	if(speed < -500){
     a46:	8c 30       	cpi	r24, 0x0C	; 12
     a48:	9e 4f       	sbci	r25, 0xFE	; 254
     a4a:	34 f4       	brge	.+12     	; 0xa58 <PID_update+0x1bc>
		speed = -500;
     a4c:	8c e0       	ldi	r24, 0x0C	; 12
     a4e:	9e ef       	ldi	r25, 0xFE	; 254
     a50:	90 93 6b 03 	sts	0x036B, r25
     a54:	80 93 6a 03 	sts	0x036A, r24
	}
	printf("Error = %d   ",e); printf("speed: %d   ", speed);
     a58:	80 91 6d 03 	lds	r24, 0x036D
     a5c:	8f 93       	push	r24
     a5e:	80 91 6c 03 	lds	r24, 0x036C
     a62:	8f 93       	push	r24
     a64:	89 ef       	ldi	r24, 0xF9	; 249
     a66:	92 e0       	ldi	r25, 0x02	; 2
     a68:	9f 93       	push	r25
     a6a:	8f 93       	push	r24
     a6c:	cc d4       	rcall	.+2456   	; 0x1406 <printf>
     a6e:	80 91 6b 03 	lds	r24, 0x036B
     a72:	8f 93       	push	r24
     a74:	80 91 6a 03 	lds	r24, 0x036A
     a78:	8f 93       	push	r24
     a7a:	87 e0       	ldi	r24, 0x07	; 7
     a7c:	93 e0       	ldi	r25, 0x03	; 3
     a7e:	9f 93       	push	r25
     a80:	8f 93       	push	r24
     a82:	c1 d4       	rcall	.+2434   	; 0x1406 <printf>
	speed = abs(speed);
     a84:	80 91 6a 03 	lds	r24, 0x036A
     a88:	90 91 6b 03 	lds	r25, 0x036B
     a8c:	99 23       	and	r25, r25
     a8e:	1c f4       	brge	.+6      	; 0xa96 <PID_update+0x1fa>
     a90:	91 95       	neg	r25
     a92:	81 95       	neg	r24
     a94:	91 09       	sbc	r25, r1
     a96:	80 93 6a 03 	sts	0x036A, r24
     a9a:	90 93 6b 03 	sts	0x036B, r25
	printf("speed: %d   ", speed);
     a9e:	9f 93       	push	r25
     aa0:	8f 93       	push	r24
     aa2:	87 e0       	ldi	r24, 0x07	; 7
     aa4:	93 e0       	ldi	r25, 0x03	; 3
     aa6:	9f 93       	push	r25
     aa8:	8f 93       	push	r24
     aaa:	ad d4       	rcall	.+2394   	; 0x1406 <printf>
void PID_setpos(int16_t SETPUNKT){
	posd = SETPUNKT;
}
long mapspeed(int16_t x, int16_t in_min, int16_t in_max, int16_t out_min, int16_t out_max)
{
	return (long)(x - in_min) * (long)(out_max - out_min) / (long)(in_max - in_min) + out_min;
     aac:	a0 91 6a 03 	lds	r26, 0x036A
     ab0:	b0 91 6b 03 	lds	r27, 0x036B
     ab4:	24 e6       	ldi	r18, 0x64	; 100
     ab6:	30 e0       	ldi	r19, 0x00	; 0
     ab8:	56 d4       	rcall	.+2220   	; 0x1366 <__usmulhisi3>
     aba:	24 ef       	ldi	r18, 0xF4	; 244
     abc:	31 e0       	ldi	r19, 0x01	; 1
     abe:	40 e0       	ldi	r20, 0x00	; 0
     ac0:	50 e0       	ldi	r21, 0x00	; 0
     ac2:	1a d4       	rcall	.+2100   	; 0x12f8 <__divmodsi4>
		speed = -500;
	}
	printf("Error = %d   ",e); printf("speed: %d   ", speed);
	speed = abs(speed);
	printf("speed: %d   ", speed);
	speed = (int16_t)mapspeed(speed,0,500,0,100);
     ac4:	20 93 6a 03 	sts	0x036A, r18
     ac8:	30 93 6b 03 	sts	0x036B, r19
	
	
	speedout = speed; printf("speedout: %d \r\n  ", speedout);
     acc:	29 83       	std	Y+1, r18	; 0x01
     ace:	89 81       	ldd	r24, Y+1	; 0x01
     ad0:	1f 92       	push	r1
     ad2:	8f 93       	push	r24
     ad4:	84 e1       	ldi	r24, 0x14	; 20
     ad6:	93 e0       	ldi	r25, 0x03	; 3
     ad8:	9f 93       	push	r25
     ada:	8f 93       	push	r24
     adc:	94 d4       	rcall	.+2344   	; 0x1406 <printf>
	
	motor_set_speed(speedout);
     ade:	89 81       	ldd	r24, Y+1	; 0x01
     ae0:	2f de       	rcall	.-930    	; 0x740 <motor_set_speed>
     ae2:	0f b6       	in	r0, 0x3f	; 63
     ae4:	f8 94       	cli
     ae6:	de bf       	out	0x3e, r29	; 62
     ae8:	0f be       	out	0x3f, r0	; 63
     aea:	cd bf       	out	0x3d, r28	; 61
}
     aec:	0f 90       	pop	r0
     aee:	df 91       	pop	r29
     af0:	cf 91       	pop	r28
     af2:	1f 91       	pop	r17
     af4:	0f 91       	pop	r16
     af6:	ff 90       	pop	r15
     af8:	ef 90       	pop	r14
     afa:	df 90       	pop	r13
     afc:	cf 90       	pop	r12
     afe:	bf 90       	pop	r11
     b00:	af 90       	pop	r10
     b02:	7f 90       	pop	r7
     b04:	6f 90       	pop	r6
     b06:	5f 90       	pop	r5
     b08:	4f 90       	pop	r4
     b0a:	08 95       	ret

00000b0c <PID_setpos>:

void PID_setpos(int16_t SETPUNKT){
	posd = SETPUNKT;
     b0c:	90 93 69 03 	sts	0x0369, r25
     b10:	80 93 68 03 	sts	0x0368, r24
     b14:	08 95       	ret

00000b16 <PWM_set_period>:

	// Set PB5 to output mode
	set_bit(DDRB, PB5);
}

void PWM_set_period(float sec){
     b16:	cf 92       	push	r12
     b18:	df 92       	push	r13
     b1a:	ef 92       	push	r14
     b1c:	ff 92       	push	r15
     b1e:	6b 01       	movw	r12, r22
     b20:	7c 01       	movw	r14, r24
	
	// Set prescaler 256
	set_bit(TCCR1B, CS12);
     b22:	e1 e8       	ldi	r30, 0x81	; 129
     b24:	f0 e0       	ldi	r31, 0x00	; 0
     b26:	80 81       	ld	r24, Z
     b28:	84 60       	ori	r24, 0x04	; 4
     b2a:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS11);
     b2c:	80 81       	ld	r24, Z
     b2e:	8d 7f       	andi	r24, 0xFD	; 253
     b30:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     b32:	80 81       	ld	r24, Z
     b34:	8e 7f       	andi	r24, 0xFE	; 254
     b36:	80 83       	st	Z, r24
	
	// Set period to 20 ms (prescaler 256)
	uint16_t period = pwm_timer_freq*sec - 0.5;
     b38:	60 91 3a 03 	lds	r22, 0x033A
     b3c:	70 91 3b 03 	lds	r23, 0x033B
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	90 e0       	ldi	r25, 0x00	; 0
     b44:	9e d2       	rcall	.+1340   	; 0x1082 <__floatunsisf>
     b46:	a7 01       	movw	r20, r14
     b48:	96 01       	movw	r18, r12
     b4a:	51 d3       	rcall	.+1698   	; 0x11ee <__mulsf3>
     b4c:	20 e0       	ldi	r18, 0x00	; 0
     b4e:	30 e0       	ldi	r19, 0x00	; 0
     b50:	40 e0       	ldi	r20, 0x00	; 0
     b52:	5f e3       	ldi	r21, 0x3F	; 63
     b54:	94 d1       	rcall	.+808    	; 0xe7e <__subsf3>
     b56:	69 d2       	rcall	.+1234   	; 0x102a <__fixunssfsi>
	ICR1 = period;
     b58:	70 93 87 00 	sts	0x0087, r23
     b5c:	60 93 86 00 	sts	0x0086, r22
	
}
     b60:	ff 90       	pop	r15
     b62:	ef 90       	pop	r14
     b64:	df 90       	pop	r13
     b66:	cf 90       	pop	r12
     b68:	08 95       	ret

00000b6a <PWM_init>:
static uint16_t pwm_timer_freq;

uint16_t pulse;


void PWM_init(float period_sec, unsigned long clock_frequency){
     b6a:	0f 93       	push	r16
     b6c:	1f 93       	push	r17
	
	uint16_t prescaler = 256;
	
	//Fast PWM-MODE (mode 14, table 17-2)
	set_bit(TCCR1B, WGM13);
     b6e:	e1 e8       	ldi	r30, 0x81	; 129
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	a0 81       	ld	r26, Z
     b74:	a0 61       	ori	r26, 0x10	; 16
     b76:	a0 83       	st	Z, r26
	set_bit(TCCR1B, WGM12);
     b78:	a0 81       	ld	r26, Z
     b7a:	a8 60       	ori	r26, 0x08	; 8
     b7c:	a0 83       	st	Z, r26
	set_bit(TCCR1A, WGM11);
     b7e:	e0 e8       	ldi	r30, 0x80	; 128
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	a0 81       	ld	r26, Z
     b84:	a2 60       	ori	r26, 0x02	; 2
     b86:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, WGM10);
     b88:	a0 81       	ld	r26, Z
     b8a:	ae 7f       	andi	r26, 0xFE	; 254
     b8c:	a0 83       	st	Z, r26
	
	//Set compare output on PB5 (OC1A)
	set_bit(TCCR1A, COM1A1);
     b8e:	a0 81       	ld	r26, Z
     b90:	a0 68       	ori	r26, 0x80	; 128
     b92:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, COM1A0);
     b94:	a0 81       	ld	r26, Z
     b96:	af 7b       	andi	r26, 0xBF	; 191
     b98:	a0 83       	st	Z, r26
	pwm_timer_freq = (uint32_t)clock_frequency/prescaler;
     b9a:	03 2f       	mov	r16, r19
     b9c:	14 2f       	mov	r17, r20
     b9e:	25 2f       	mov	r18, r21
     ba0:	33 27       	eor	r19, r19
     ba2:	10 93 3b 03 	sts	0x033B, r17
     ba6:	00 93 3a 03 	sts	0x033A, r16
	PWM_set_period(period_sec);
     baa:	b5 df       	rcall	.-150    	; 0xb16 <PWM_set_period>
	

	// Set PB5 to output mode
	set_bit(DDRB, PB5);
     bac:	25 9a       	sbi	0x04, 5	; 4
}
     bae:	1f 91       	pop	r17
     bb0:	0f 91       	pop	r16
     bb2:	08 95       	ret

00000bb4 <PWM_pulse_set>:
	uint16_t period = pwm_timer_freq*sec - 0.5;
	ICR1 = period;
	
}

void PWM_pulse_set(float sec) {
     bb4:	cf 92       	push	r12
     bb6:	df 92       	push	r13
     bb8:	ef 92       	push	r14
     bba:	ff 92       	push	r15
     bbc:	6b 01       	movw	r12, r22
     bbe:	7c 01       	movw	r14, r24
	
	pulse = pwm_timer_freq*sec - 0.5;
     bc0:	60 91 3a 03 	lds	r22, 0x033A
     bc4:	70 91 3b 03 	lds	r23, 0x033B
     bc8:	80 e0       	ldi	r24, 0x00	; 0
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	5a d2       	rcall	.+1204   	; 0x1082 <__floatunsisf>
     bce:	a7 01       	movw	r20, r14
     bd0:	96 01       	movw	r18, r12
     bd2:	0d d3       	rcall	.+1562   	; 0x11ee <__mulsf3>
     bd4:	20 e0       	ldi	r18, 0x00	; 0
     bd6:	30 e0       	ldi	r19, 0x00	; 0
     bd8:	40 e0       	ldi	r20, 0x00	; 0
     bda:	5f e3       	ldi	r21, 0x3F	; 63
     bdc:	50 d1       	rcall	.+672    	; 0xe7e <__subsf3>
     bde:	25 d2       	rcall	.+1098   	; 0x102a <__fixunssfsi>
     be0:	70 93 71 03 	sts	0x0371, r23
     be4:	60 93 70 03 	sts	0x0370, r22
	OCR1A = pulse;
     be8:	70 93 89 00 	sts	0x0089, r23
     bec:	60 93 88 00 	sts	0x0088, r22
}
     bf0:	ff 90       	pop	r15
     bf2:	ef 90       	pop	r14
     bf4:	df 90       	pop	r13
     bf6:	cf 90       	pop	r12
     bf8:	08 95       	ret

00000bfa <servo_init>:

#include "PWM_servo_driver.h"
#include "PWM_driver.h"
#include <avr/io.h>

void servo_init(unsigned long clock_speed){
     bfa:	9b 01       	movw	r18, r22
     bfc:	ac 01       	movw	r20, r24
	
	float period_sec = 0.02;
	PWM_init(period_sec, clock_speed);
     bfe:	6a e0       	ldi	r22, 0x0A	; 10
     c00:	77 ed       	ldi	r23, 0xD7	; 215
     c02:	83 ea       	ldi	r24, 0xA3	; 163
     c04:	9c e3       	ldi	r25, 0x3C	; 60
     c06:	b1 df       	rcall	.-158    	; 0xb6a <PWM_init>
	PWM_pulse_set(0.0015);
     c08:	66 ea       	ldi	r22, 0xA6	; 166
     c0a:	7b e9       	ldi	r23, 0x9B	; 155
     c0c:	84 ec       	ldi	r24, 0xC4	; 196
     c0e:	9a e3       	ldi	r25, 0x3A	; 58
     c10:	d1 cf       	rjmp	.-94     	; 0xbb4 <PWM_pulse_set>
     c12:	08 95       	ret

00000c14 <set_servo>:
	
}



void set_servo(int servo_dir){
     c14:	cf 92       	push	r12
     c16:	df 92       	push	r13
     c18:	ef 92       	push	r14
     c1a:	ff 92       	push	r15
	
	//printf("servo_dir = %d  ",servo_dir);
	float min_pw = 0.0009;
	float max_pw = 0.0021;
	
	float dir = (float)servo_dir;
     c1c:	bc 01       	movw	r22, r24
     c1e:	88 27       	eor	r24, r24
     c20:	77 fd       	sbrc	r23, 7
     c22:	80 95       	com	r24
     c24:	98 2f       	mov	r25, r24
     c26:	2f d2       	rcall	.+1118   	; 0x1086 <__floatsisf>
	
	float servo_pw = dir/200000.0 + 0.0015;
     c28:	20 e0       	ldi	r18, 0x00	; 0
     c2a:	30 e5       	ldi	r19, 0x50	; 80
     c2c:	43 e4       	ldi	r20, 0x43	; 67
     c2e:	58 e4       	ldi	r21, 0x48	; 72
     c30:	8f d1       	rcall	.+798    	; 0xf50 <__divsf3>
     c32:	26 ea       	ldi	r18, 0xA6	; 166
     c34:	3b e9       	ldi	r19, 0x9B	; 155
     c36:	44 ec       	ldi	r20, 0xC4	; 196
     c38:	5a e3       	ldi	r21, 0x3A	; 58
     c3a:	22 d1       	rcall	.+580    	; 0xe80 <__addsf3>
     c3c:	6b 01       	movw	r12, r22
     c3e:	7c 01       	movw	r14, r24
	
	if (servo_pw < min_pw) {
     c40:	2a ef       	ldi	r18, 0xFA	; 250
     c42:	3d ee       	ldi	r19, 0xED	; 237
     c44:	4b e6       	ldi	r20, 0x6B	; 107
     c46:	5a e3       	ldi	r21, 0x3A	; 58
     c48:	7f d1       	rcall	.+766    	; 0xf48 <__cmpsf2>
     c4a:	88 23       	and	r24, r24
     c4c:	54 f0       	brlt	.+20     	; 0xc62 <set_servo+0x4e>
		servo_pw = min_pw;
	}
	if (servo_pw > max_pw) {
     c4e:	27 e2       	ldi	r18, 0x27	; 39
     c50:	30 ea       	ldi	r19, 0xA0	; 160
     c52:	49 e0       	ldi	r20, 0x09	; 9
     c54:	5b e3       	ldi	r21, 0x3B	; 59
     c56:	c7 01       	movw	r24, r14
     c58:	b6 01       	movw	r22, r12
     c5a:	c5 d2       	rcall	.+1418   	; 0x11e6 <__gesf2>
     c5c:	18 16       	cp	r1, r24
     c5e:	64 f0       	brlt	.+24     	; 0xc78 <set_servo+0x64>
     c60:	15 c0       	rjmp	.+42     	; 0xc8c <set_servo+0x78>
	float dir = (float)servo_dir;
	
	float servo_pw = dir/200000.0 + 0.0015;
	
	if (servo_pw < min_pw) {
		servo_pw = min_pw;
     c62:	0f 2e       	mov	r0, r31
     c64:	fa ef       	ldi	r31, 0xFA	; 250
     c66:	cf 2e       	mov	r12, r31
     c68:	fd ee       	ldi	r31, 0xED	; 237
     c6a:	df 2e       	mov	r13, r31
     c6c:	fb e6       	ldi	r31, 0x6B	; 107
     c6e:	ef 2e       	mov	r14, r31
     c70:	fa e3       	ldi	r31, 0x3A	; 58
     c72:	ff 2e       	mov	r15, r31
     c74:	f0 2d       	mov	r31, r0
     c76:	0a c0       	rjmp	.+20     	; 0xc8c <set_servo+0x78>
	}
	if (servo_pw > max_pw) {
		servo_pw = max_pw;
     c78:	0f 2e       	mov	r0, r31
     c7a:	f7 e2       	ldi	r31, 0x27	; 39
     c7c:	cf 2e       	mov	r12, r31
     c7e:	f0 ea       	ldi	r31, 0xA0	; 160
     c80:	df 2e       	mov	r13, r31
     c82:	f9 e0       	ldi	r31, 0x09	; 9
     c84:	ef 2e       	mov	r14, r31
     c86:	fb e3       	ldi	r31, 0x3B	; 59
     c88:	ff 2e       	mov	r15, r31
     c8a:	f0 2d       	mov	r31, r0
	}
	//printf("servo_pw = %d  \r\n",servo_pw);
	PWM_pulse_set(servo_pw);
     c8c:	c7 01       	movw	r24, r14
     c8e:	b6 01       	movw	r22, r12
     c90:	91 df       	rcall	.-222    	; 0xbb4 <PWM_pulse_set>
	
     c92:	ff 90       	pop	r15
     c94:	ef 90       	pop	r14
     c96:	df 90       	pop	r13
     c98:	cf 90       	pop	r12
     c9a:	08 95       	ret

00000c9c <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     c9c:	8c e0       	ldi	r24, 0x0C	; 12
     c9e:	80 93 b8 00 	sts	0x00B8, r24
     ca2:	8f ef       	ldi	r24, 0xFF	; 255
     ca4:	80 93 bb 00 	sts	0x00BB, r24
     ca8:	84 e0       	ldi	r24, 0x04	; 4
     caa:	80 93 bc 00 	sts	0x00BC, r24
     cae:	08 95       	ret

00000cb0 <TWI_Start_Transceiver_With_Data>:
     cb0:	ec eb       	ldi	r30, 0xBC	; 188
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	20 81       	ld	r18, Z
     cb6:	20 fd       	sbrc	r18, 0
     cb8:	fd cf       	rjmp	.-6      	; 0xcb4 <TWI_Start_Transceiver_With_Data+0x4>
     cba:	60 93 3e 03 	sts	0x033E, r22
     cbe:	fc 01       	movw	r30, r24
     cc0:	20 81       	ld	r18, Z
     cc2:	20 93 3f 03 	sts	0x033F, r18
     cc6:	20 fd       	sbrc	r18, 0
     cc8:	0c c0       	rjmp	.+24     	; 0xce2 <TWI_Start_Transceiver_With_Data+0x32>
     cca:	62 30       	cpi	r22, 0x02	; 2
     ccc:	50 f0       	brcs	.+20     	; 0xce2 <TWI_Start_Transceiver_With_Data+0x32>
     cce:	dc 01       	movw	r26, r24
     cd0:	11 96       	adiw	r26, 0x01	; 1
     cd2:	e0 e4       	ldi	r30, 0x40	; 64
     cd4:	f3 e0       	ldi	r31, 0x03	; 3
     cd6:	81 e0       	ldi	r24, 0x01	; 1
     cd8:	9d 91       	ld	r25, X+
     cda:	91 93       	st	Z+, r25
     cdc:	8f 5f       	subi	r24, 0xFF	; 255
     cde:	86 13       	cpse	r24, r22
     ce0:	fb cf       	rjmp	.-10     	; 0xcd8 <TWI_Start_Transceiver_With_Data+0x28>
     ce2:	10 92 3d 03 	sts	0x033D, r1
     ce6:	88 ef       	ldi	r24, 0xF8	; 248
     ce8:	80 93 17 02 	sts	0x0217, r24
     cec:	85 ea       	ldi	r24, 0xA5	; 165
     cee:	80 93 bc 00 	sts	0x00BC, r24
     cf2:	08 95       	ret

00000cf4 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     cf4:	1f 92       	push	r1
     cf6:	0f 92       	push	r0
     cf8:	0f b6       	in	r0, 0x3f	; 63
     cfa:	0f 92       	push	r0
     cfc:	11 24       	eor	r1, r1
     cfe:	0b b6       	in	r0, 0x3b	; 59
     d00:	0f 92       	push	r0
     d02:	2f 93       	push	r18
     d04:	3f 93       	push	r19
     d06:	8f 93       	push	r24
     d08:	9f 93       	push	r25
     d0a:	af 93       	push	r26
     d0c:	bf 93       	push	r27
     d0e:	ef 93       	push	r30
     d10:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     d12:	80 91 b9 00 	lds	r24, 0x00B9
     d16:	90 e0       	ldi	r25, 0x00	; 0
     d18:	fc 01       	movw	r30, r24
     d1a:	38 97       	sbiw	r30, 0x08	; 8
     d1c:	e1 35       	cpi	r30, 0x51	; 81
     d1e:	f1 05       	cpc	r31, r1
     d20:	08 f0       	brcs	.+2      	; 0xd24 <__vector_39+0x30>
     d22:	55 c0       	rjmp	.+170    	; 0xdce <__vector_39+0xda>
     d24:	ee 58       	subi	r30, 0x8E	; 142
     d26:	ff 4f       	sbci	r31, 0xFF	; 255
     d28:	03 c3       	rjmp	.+1542   	; 0x1330 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     d2a:	10 92 3c 03 	sts	0x033C, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     d2e:	e0 91 3c 03 	lds	r30, 0x033C
     d32:	80 91 3e 03 	lds	r24, 0x033E
     d36:	e8 17       	cp	r30, r24
     d38:	70 f4       	brcc	.+28     	; 0xd56 <__vector_39+0x62>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     d3a:	81 e0       	ldi	r24, 0x01	; 1
     d3c:	8e 0f       	add	r24, r30
     d3e:	80 93 3c 03 	sts	0x033C, r24
     d42:	f0 e0       	ldi	r31, 0x00	; 0
     d44:	e1 5c       	subi	r30, 0xC1	; 193
     d46:	fc 4f       	sbci	r31, 0xFC	; 252
     d48:	80 81       	ld	r24, Z
     d4a:	80 93 bb 00 	sts	0x00BB, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d4e:	85 e8       	ldi	r24, 0x85	; 133
     d50:	80 93 bc 00 	sts	0x00BC, r24
     d54:	43 c0       	rjmp	.+134    	; 0xddc <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     d56:	80 91 3d 03 	lds	r24, 0x033D
     d5a:	81 60       	ori	r24, 0x01	; 1
     d5c:	80 93 3d 03 	sts	0x033D, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d60:	84 e9       	ldi	r24, 0x94	; 148
     d62:	80 93 bc 00 	sts	0x00BC, r24
     d66:	3a c0       	rjmp	.+116    	; 0xddc <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     d68:	e0 91 3c 03 	lds	r30, 0x033C
     d6c:	81 e0       	ldi	r24, 0x01	; 1
     d6e:	8e 0f       	add	r24, r30
     d70:	80 93 3c 03 	sts	0x033C, r24
     d74:	80 91 bb 00 	lds	r24, 0x00BB
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	e1 5c       	subi	r30, 0xC1	; 193
     d7c:	fc 4f       	sbci	r31, 0xFC	; 252
     d7e:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     d80:	20 91 3c 03 	lds	r18, 0x033C
     d84:	30 e0       	ldi	r19, 0x00	; 0
     d86:	80 91 3e 03 	lds	r24, 0x033E
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	01 97       	sbiw	r24, 0x01	; 1
     d8e:	28 17       	cp	r18, r24
     d90:	39 07       	cpc	r19, r25
     d92:	24 f4       	brge	.+8      	; 0xd9c <__vector_39+0xa8>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d94:	85 ec       	ldi	r24, 0xC5	; 197
     d96:	80 93 bc 00 	sts	0x00BC, r24
     d9a:	20 c0       	rjmp	.+64     	; 0xddc <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d9c:	85 e8       	ldi	r24, 0x85	; 133
     d9e:	80 93 bc 00 	sts	0x00BC, r24
     da2:	1c c0       	rjmp	.+56     	; 0xddc <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     da4:	80 91 bb 00 	lds	r24, 0x00BB
     da8:	e0 91 3c 03 	lds	r30, 0x033C
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	e1 5c       	subi	r30, 0xC1	; 193
     db0:	fc 4f       	sbci	r31, 0xFC	; 252
     db2:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     db4:	80 91 3d 03 	lds	r24, 0x033D
     db8:	81 60       	ori	r24, 0x01	; 1
     dba:	80 93 3d 03 	sts	0x033D, r24
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     dbe:	84 e9       	ldi	r24, 0x94	; 148
     dc0:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     dc4:	0b c0       	rjmp	.+22     	; 0xddc <__vector_39+0xe8>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     dc6:	85 ea       	ldi	r24, 0xA5	; 165
     dc8:	80 93 bc 00 	sts	0x00BC, r24
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     dcc:	07 c0       	rjmp	.+14     	; 0xddc <__vector_39+0xe8>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     dce:	80 91 b9 00 	lds	r24, 0x00B9
     dd2:	80 93 17 02 	sts	0x0217, r24
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     dd6:	84 e0       	ldi	r24, 0x04	; 4
     dd8:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
}
     ddc:	ff 91       	pop	r31
     dde:	ef 91       	pop	r30
     de0:	bf 91       	pop	r27
     de2:	af 91       	pop	r26
     de4:	9f 91       	pop	r25
     de6:	8f 91       	pop	r24
     de8:	3f 91       	pop	r19
     dea:	2f 91       	pop	r18
     dec:	0f 90       	pop	r0
     dee:	0b be       	out	0x3b, r0	; 59
     df0:	0f 90       	pop	r0
     df2:	0f be       	out	0x3f, r0	; 63
     df4:	0f 90       	pop	r0
     df6:	1f 90       	pop	r1
     df8:	18 95       	reti

00000dfa <put_char>:
     dfa:	e0 ec       	ldi	r30, 0xC0	; 192
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	90 81       	ld	r25, Z
     e00:	95 ff       	sbrs	r25, 5
     e02:	fd cf       	rjmp	.-6      	; 0xdfe <put_char+0x4>
     e04:	80 93 c6 00 	sts	0x00C6, r24
     e08:	80 e0       	ldi	r24, 0x00	; 0
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	08 95       	ret

00000e0e <get_char>:
     e0e:	e0 ec       	ldi	r30, 0xC0	; 192
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	88 23       	and	r24, r24
     e16:	ec f7       	brge	.-6      	; 0xe12 <get_char+0x4>
     e18:	80 91 c6 00 	lds	r24, 0x00C6
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	08 95       	ret

00000e20 <UART_init>:
     e20:	20 e0       	ldi	r18, 0x00	; 0
     e22:	38 e5       	ldi	r19, 0x58	; 88
     e24:	42 e0       	ldi	r20, 0x02	; 2
     e26:	50 e0       	ldi	r21, 0x00	; 0
     e28:	45 d2       	rcall	.+1162   	; 0x12b4 <__udivmodsi4>
     e2a:	21 50       	subi	r18, 0x01	; 1
     e2c:	10 92 c5 00 	sts	0x00C5, r1
     e30:	20 93 c4 00 	sts	0x00C4, r18
     e34:	e2 ec       	ldi	r30, 0xC2	; 194
     e36:	f0 e0       	ldi	r31, 0x00	; 0
     e38:	88 e0       	ldi	r24, 0x08	; 8
     e3a:	80 83       	st	Z, r24
     e3c:	86 e0       	ldi	r24, 0x06	; 6
     e3e:	80 83       	st	Z, r24
     e40:	e1 ec       	ldi	r30, 0xC1	; 193
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	80 81       	ld	r24, Z
     e46:	80 61       	ori	r24, 0x10	; 16
     e48:	80 83       	st	Z, r24
     e4a:	80 81       	ld	r24, Z
     e4c:	88 60       	ori	r24, 0x08	; 8
     e4e:	80 83       	st	Z, r24
     e50:	67 e0       	ldi	r22, 0x07	; 7
     e52:	77 e0       	ldi	r23, 0x07	; 7
     e54:	8d ef       	ldi	r24, 0xFD	; 253
     e56:	96 e0       	ldi	r25, 0x06	; 6
     e58:	8c c2       	rjmp	.+1304   	; 0x1372 <fdevopen>
     e5a:	08 95       	ret

00000e5c <SPI_init>:
     e5c:	87 e8       	ldi	r24, 0x87	; 135
     e5e:	84 b9       	out	0x04, r24	; 4
     e60:	81 e5       	ldi	r24, 0x51	; 81
     e62:	8c bd       	out	0x2c, r24	; 44
     e64:	2f 9a       	sbi	0x05, 7	; 5
     e66:	08 95       	ret

00000e68 <SPI_write>:
     e68:	8e bd       	out	0x2e, r24	; 46
     e6a:	0d b4       	in	r0, 0x2d	; 45
     e6c:	07 fe       	sbrs	r0, 7
     e6e:	fd cf       	rjmp	.-6      	; 0xe6a <SPI_write+0x2>
     e70:	08 95       	ret

00000e72 <SPI_read>:
     e72:	1e bc       	out	0x2e, r1	; 46
     e74:	0d b4       	in	r0, 0x2d	; 45
     e76:	07 fe       	sbrs	r0, 7
     e78:	fd cf       	rjmp	.-6      	; 0xe74 <SPI_read+0x2>
     e7a:	8e b5       	in	r24, 0x2e	; 46
     e7c:	08 95       	ret

00000e7e <__subsf3>:
     e7e:	50 58       	subi	r21, 0x80	; 128

00000e80 <__addsf3>:
     e80:	bb 27       	eor	r27, r27
     e82:	aa 27       	eor	r26, r26
     e84:	0e d0       	rcall	.+28     	; 0xea2 <__addsf3x>
     e86:	75 c1       	rjmp	.+746    	; 0x1172 <__fp_round>
     e88:	66 d1       	rcall	.+716    	; 0x1156 <__fp_pscA>
     e8a:	30 f0       	brcs	.+12     	; 0xe98 <__addsf3+0x18>
     e8c:	6b d1       	rcall	.+726    	; 0x1164 <__fp_pscB>
     e8e:	20 f0       	brcs	.+8      	; 0xe98 <__addsf3+0x18>
     e90:	31 f4       	brne	.+12     	; 0xe9e <__addsf3+0x1e>
     e92:	9f 3f       	cpi	r25, 0xFF	; 255
     e94:	11 f4       	brne	.+4      	; 0xe9a <__addsf3+0x1a>
     e96:	1e f4       	brtc	.+6      	; 0xe9e <__addsf3+0x1e>
     e98:	5b c1       	rjmp	.+694    	; 0x1150 <__fp_nan>
     e9a:	0e f4       	brtc	.+2      	; 0xe9e <__addsf3+0x1e>
     e9c:	e0 95       	com	r30
     e9e:	e7 fb       	bst	r30, 7
     ea0:	51 c1       	rjmp	.+674    	; 0x1144 <__fp_inf>

00000ea2 <__addsf3x>:
     ea2:	e9 2f       	mov	r30, r25
     ea4:	77 d1       	rcall	.+750    	; 0x1194 <__fp_split3>
     ea6:	80 f3       	brcs	.-32     	; 0xe88 <__addsf3+0x8>
     ea8:	ba 17       	cp	r27, r26
     eaa:	62 07       	cpc	r22, r18
     eac:	73 07       	cpc	r23, r19
     eae:	84 07       	cpc	r24, r20
     eb0:	95 07       	cpc	r25, r21
     eb2:	18 f0       	brcs	.+6      	; 0xeba <__addsf3x+0x18>
     eb4:	71 f4       	brne	.+28     	; 0xed2 <__addsf3x+0x30>
     eb6:	9e f5       	brtc	.+102    	; 0xf1e <__addsf3x+0x7c>
     eb8:	8f c1       	rjmp	.+798    	; 0x11d8 <__fp_zero>
     eba:	0e f4       	brtc	.+2      	; 0xebe <__addsf3x+0x1c>
     ebc:	e0 95       	com	r30
     ebe:	0b 2e       	mov	r0, r27
     ec0:	ba 2f       	mov	r27, r26
     ec2:	a0 2d       	mov	r26, r0
     ec4:	0b 01       	movw	r0, r22
     ec6:	b9 01       	movw	r22, r18
     ec8:	90 01       	movw	r18, r0
     eca:	0c 01       	movw	r0, r24
     ecc:	ca 01       	movw	r24, r20
     ece:	a0 01       	movw	r20, r0
     ed0:	11 24       	eor	r1, r1
     ed2:	ff 27       	eor	r31, r31
     ed4:	59 1b       	sub	r21, r25
     ed6:	99 f0       	breq	.+38     	; 0xefe <__addsf3x+0x5c>
     ed8:	59 3f       	cpi	r21, 0xF9	; 249
     eda:	50 f4       	brcc	.+20     	; 0xef0 <__addsf3x+0x4e>
     edc:	50 3e       	cpi	r21, 0xE0	; 224
     ede:	68 f1       	brcs	.+90     	; 0xf3a <__addsf3x+0x98>
     ee0:	1a 16       	cp	r1, r26
     ee2:	f0 40       	sbci	r31, 0x00	; 0
     ee4:	a2 2f       	mov	r26, r18
     ee6:	23 2f       	mov	r18, r19
     ee8:	34 2f       	mov	r19, r20
     eea:	44 27       	eor	r20, r20
     eec:	58 5f       	subi	r21, 0xF8	; 248
     eee:	f3 cf       	rjmp	.-26     	; 0xed6 <__addsf3x+0x34>
     ef0:	46 95       	lsr	r20
     ef2:	37 95       	ror	r19
     ef4:	27 95       	ror	r18
     ef6:	a7 95       	ror	r26
     ef8:	f0 40       	sbci	r31, 0x00	; 0
     efa:	53 95       	inc	r21
     efc:	c9 f7       	brne	.-14     	; 0xef0 <__addsf3x+0x4e>
     efe:	7e f4       	brtc	.+30     	; 0xf1e <__addsf3x+0x7c>
     f00:	1f 16       	cp	r1, r31
     f02:	ba 0b       	sbc	r27, r26
     f04:	62 0b       	sbc	r22, r18
     f06:	73 0b       	sbc	r23, r19
     f08:	84 0b       	sbc	r24, r20
     f0a:	ba f0       	brmi	.+46     	; 0xf3a <__addsf3x+0x98>
     f0c:	91 50       	subi	r25, 0x01	; 1
     f0e:	a1 f0       	breq	.+40     	; 0xf38 <__addsf3x+0x96>
     f10:	ff 0f       	add	r31, r31
     f12:	bb 1f       	adc	r27, r27
     f14:	66 1f       	adc	r22, r22
     f16:	77 1f       	adc	r23, r23
     f18:	88 1f       	adc	r24, r24
     f1a:	c2 f7       	brpl	.-16     	; 0xf0c <__addsf3x+0x6a>
     f1c:	0e c0       	rjmp	.+28     	; 0xf3a <__addsf3x+0x98>
     f1e:	ba 0f       	add	r27, r26
     f20:	62 1f       	adc	r22, r18
     f22:	73 1f       	adc	r23, r19
     f24:	84 1f       	adc	r24, r20
     f26:	48 f4       	brcc	.+18     	; 0xf3a <__addsf3x+0x98>
     f28:	87 95       	ror	r24
     f2a:	77 95       	ror	r23
     f2c:	67 95       	ror	r22
     f2e:	b7 95       	ror	r27
     f30:	f7 95       	ror	r31
     f32:	9e 3f       	cpi	r25, 0xFE	; 254
     f34:	08 f0       	brcs	.+2      	; 0xf38 <__addsf3x+0x96>
     f36:	b3 cf       	rjmp	.-154    	; 0xe9e <__addsf3+0x1e>
     f38:	93 95       	inc	r25
     f3a:	88 0f       	add	r24, r24
     f3c:	08 f0       	brcs	.+2      	; 0xf40 <__addsf3x+0x9e>
     f3e:	99 27       	eor	r25, r25
     f40:	ee 0f       	add	r30, r30
     f42:	97 95       	ror	r25
     f44:	87 95       	ror	r24
     f46:	08 95       	ret

00000f48 <__cmpsf2>:
     f48:	d9 d0       	rcall	.+434    	; 0x10fc <__fp_cmp>
     f4a:	08 f4       	brcc	.+2      	; 0xf4e <__cmpsf2+0x6>
     f4c:	81 e0       	ldi	r24, 0x01	; 1
     f4e:	08 95       	ret

00000f50 <__divsf3>:
     f50:	0c d0       	rcall	.+24     	; 0xf6a <__divsf3x>
     f52:	0f c1       	rjmp	.+542    	; 0x1172 <__fp_round>
     f54:	07 d1       	rcall	.+526    	; 0x1164 <__fp_pscB>
     f56:	40 f0       	brcs	.+16     	; 0xf68 <__divsf3+0x18>
     f58:	fe d0       	rcall	.+508    	; 0x1156 <__fp_pscA>
     f5a:	30 f0       	brcs	.+12     	; 0xf68 <__divsf3+0x18>
     f5c:	21 f4       	brne	.+8      	; 0xf66 <__divsf3+0x16>
     f5e:	5f 3f       	cpi	r21, 0xFF	; 255
     f60:	19 f0       	breq	.+6      	; 0xf68 <__divsf3+0x18>
     f62:	f0 c0       	rjmp	.+480    	; 0x1144 <__fp_inf>
     f64:	51 11       	cpse	r21, r1
     f66:	39 c1       	rjmp	.+626    	; 0x11da <__fp_szero>
     f68:	f3 c0       	rjmp	.+486    	; 0x1150 <__fp_nan>

00000f6a <__divsf3x>:
     f6a:	14 d1       	rcall	.+552    	; 0x1194 <__fp_split3>
     f6c:	98 f3       	brcs	.-26     	; 0xf54 <__divsf3+0x4>

00000f6e <__divsf3_pse>:
     f6e:	99 23       	and	r25, r25
     f70:	c9 f3       	breq	.-14     	; 0xf64 <__divsf3+0x14>
     f72:	55 23       	and	r21, r21
     f74:	b1 f3       	breq	.-20     	; 0xf62 <__divsf3+0x12>
     f76:	95 1b       	sub	r25, r21
     f78:	55 0b       	sbc	r21, r21
     f7a:	bb 27       	eor	r27, r27
     f7c:	aa 27       	eor	r26, r26
     f7e:	62 17       	cp	r22, r18
     f80:	73 07       	cpc	r23, r19
     f82:	84 07       	cpc	r24, r20
     f84:	38 f0       	brcs	.+14     	; 0xf94 <__divsf3_pse+0x26>
     f86:	9f 5f       	subi	r25, 0xFF	; 255
     f88:	5f 4f       	sbci	r21, 0xFF	; 255
     f8a:	22 0f       	add	r18, r18
     f8c:	33 1f       	adc	r19, r19
     f8e:	44 1f       	adc	r20, r20
     f90:	aa 1f       	adc	r26, r26
     f92:	a9 f3       	breq	.-22     	; 0xf7e <__divsf3_pse+0x10>
     f94:	33 d0       	rcall	.+102    	; 0xffc <__divsf3_pse+0x8e>
     f96:	0e 2e       	mov	r0, r30
     f98:	3a f0       	brmi	.+14     	; 0xfa8 <__divsf3_pse+0x3a>
     f9a:	e0 e8       	ldi	r30, 0x80	; 128
     f9c:	30 d0       	rcall	.+96     	; 0xffe <__divsf3_pse+0x90>
     f9e:	91 50       	subi	r25, 0x01	; 1
     fa0:	50 40       	sbci	r21, 0x00	; 0
     fa2:	e6 95       	lsr	r30
     fa4:	00 1c       	adc	r0, r0
     fa6:	ca f7       	brpl	.-14     	; 0xf9a <__divsf3_pse+0x2c>
     fa8:	29 d0       	rcall	.+82     	; 0xffc <__divsf3_pse+0x8e>
     faa:	fe 2f       	mov	r31, r30
     fac:	27 d0       	rcall	.+78     	; 0xffc <__divsf3_pse+0x8e>
     fae:	66 0f       	add	r22, r22
     fb0:	77 1f       	adc	r23, r23
     fb2:	88 1f       	adc	r24, r24
     fb4:	bb 1f       	adc	r27, r27
     fb6:	26 17       	cp	r18, r22
     fb8:	37 07       	cpc	r19, r23
     fba:	48 07       	cpc	r20, r24
     fbc:	ab 07       	cpc	r26, r27
     fbe:	b0 e8       	ldi	r27, 0x80	; 128
     fc0:	09 f0       	breq	.+2      	; 0xfc4 <__divsf3_pse+0x56>
     fc2:	bb 0b       	sbc	r27, r27
     fc4:	80 2d       	mov	r24, r0
     fc6:	bf 01       	movw	r22, r30
     fc8:	ff 27       	eor	r31, r31
     fca:	93 58       	subi	r25, 0x83	; 131
     fcc:	5f 4f       	sbci	r21, 0xFF	; 255
     fce:	2a f0       	brmi	.+10     	; 0xfda <__divsf3_pse+0x6c>
     fd0:	9e 3f       	cpi	r25, 0xFE	; 254
     fd2:	51 05       	cpc	r21, r1
     fd4:	68 f0       	brcs	.+26     	; 0xff0 <__divsf3_pse+0x82>
     fd6:	b6 c0       	rjmp	.+364    	; 0x1144 <__fp_inf>
     fd8:	00 c1       	rjmp	.+512    	; 0x11da <__fp_szero>
     fda:	5f 3f       	cpi	r21, 0xFF	; 255
     fdc:	ec f3       	brlt	.-6      	; 0xfd8 <__divsf3_pse+0x6a>
     fde:	98 3e       	cpi	r25, 0xE8	; 232
     fe0:	dc f3       	brlt	.-10     	; 0xfd8 <__divsf3_pse+0x6a>
     fe2:	86 95       	lsr	r24
     fe4:	77 95       	ror	r23
     fe6:	67 95       	ror	r22
     fe8:	b7 95       	ror	r27
     fea:	f7 95       	ror	r31
     fec:	9f 5f       	subi	r25, 0xFF	; 255
     fee:	c9 f7       	brne	.-14     	; 0xfe2 <__divsf3_pse+0x74>
     ff0:	88 0f       	add	r24, r24
     ff2:	91 1d       	adc	r25, r1
     ff4:	96 95       	lsr	r25
     ff6:	87 95       	ror	r24
     ff8:	97 f9       	bld	r25, 7
     ffa:	08 95       	ret
     ffc:	e1 e0       	ldi	r30, 0x01	; 1
     ffe:	66 0f       	add	r22, r22
    1000:	77 1f       	adc	r23, r23
    1002:	88 1f       	adc	r24, r24
    1004:	bb 1f       	adc	r27, r27
    1006:	62 17       	cp	r22, r18
    1008:	73 07       	cpc	r23, r19
    100a:	84 07       	cpc	r24, r20
    100c:	ba 07       	cpc	r27, r26
    100e:	20 f0       	brcs	.+8      	; 0x1018 <__divsf3_pse+0xaa>
    1010:	62 1b       	sub	r22, r18
    1012:	73 0b       	sbc	r23, r19
    1014:	84 0b       	sbc	r24, r20
    1016:	ba 0b       	sbc	r27, r26
    1018:	ee 1f       	adc	r30, r30
    101a:	88 f7       	brcc	.-30     	; 0xffe <__divsf3_pse+0x90>
    101c:	e0 95       	com	r30
    101e:	08 95       	ret

00001020 <__fixsfsi>:
    1020:	04 d0       	rcall	.+8      	; 0x102a <__fixunssfsi>
    1022:	68 94       	set
    1024:	b1 11       	cpse	r27, r1
    1026:	d9 c0       	rjmp	.+434    	; 0x11da <__fp_szero>
    1028:	08 95       	ret

0000102a <__fixunssfsi>:
    102a:	bc d0       	rcall	.+376    	; 0x11a4 <__fp_splitA>
    102c:	88 f0       	brcs	.+34     	; 0x1050 <__fixunssfsi+0x26>
    102e:	9f 57       	subi	r25, 0x7F	; 127
    1030:	90 f0       	brcs	.+36     	; 0x1056 <__fixunssfsi+0x2c>
    1032:	b9 2f       	mov	r27, r25
    1034:	99 27       	eor	r25, r25
    1036:	b7 51       	subi	r27, 0x17	; 23
    1038:	a0 f0       	brcs	.+40     	; 0x1062 <__fixunssfsi+0x38>
    103a:	d1 f0       	breq	.+52     	; 0x1070 <__fixunssfsi+0x46>
    103c:	66 0f       	add	r22, r22
    103e:	77 1f       	adc	r23, r23
    1040:	88 1f       	adc	r24, r24
    1042:	99 1f       	adc	r25, r25
    1044:	1a f0       	brmi	.+6      	; 0x104c <__fixunssfsi+0x22>
    1046:	ba 95       	dec	r27
    1048:	c9 f7       	brne	.-14     	; 0x103c <__fixunssfsi+0x12>
    104a:	12 c0       	rjmp	.+36     	; 0x1070 <__fixunssfsi+0x46>
    104c:	b1 30       	cpi	r27, 0x01	; 1
    104e:	81 f0       	breq	.+32     	; 0x1070 <__fixunssfsi+0x46>
    1050:	c3 d0       	rcall	.+390    	; 0x11d8 <__fp_zero>
    1052:	b1 e0       	ldi	r27, 0x01	; 1
    1054:	08 95       	ret
    1056:	c0 c0       	rjmp	.+384    	; 0x11d8 <__fp_zero>
    1058:	67 2f       	mov	r22, r23
    105a:	78 2f       	mov	r23, r24
    105c:	88 27       	eor	r24, r24
    105e:	b8 5f       	subi	r27, 0xF8	; 248
    1060:	39 f0       	breq	.+14     	; 0x1070 <__fixunssfsi+0x46>
    1062:	b9 3f       	cpi	r27, 0xF9	; 249
    1064:	cc f3       	brlt	.-14     	; 0x1058 <__fixunssfsi+0x2e>
    1066:	86 95       	lsr	r24
    1068:	77 95       	ror	r23
    106a:	67 95       	ror	r22
    106c:	b3 95       	inc	r27
    106e:	d9 f7       	brne	.-10     	; 0x1066 <__fixunssfsi+0x3c>
    1070:	3e f4       	brtc	.+14     	; 0x1080 <__fixunssfsi+0x56>
    1072:	90 95       	com	r25
    1074:	80 95       	com	r24
    1076:	70 95       	com	r23
    1078:	61 95       	neg	r22
    107a:	7f 4f       	sbci	r23, 0xFF	; 255
    107c:	8f 4f       	sbci	r24, 0xFF	; 255
    107e:	9f 4f       	sbci	r25, 0xFF	; 255
    1080:	08 95       	ret

00001082 <__floatunsisf>:
    1082:	e8 94       	clt
    1084:	09 c0       	rjmp	.+18     	; 0x1098 <__floatsisf+0x12>

00001086 <__floatsisf>:
    1086:	97 fb       	bst	r25, 7
    1088:	3e f4       	brtc	.+14     	; 0x1098 <__floatsisf+0x12>
    108a:	90 95       	com	r25
    108c:	80 95       	com	r24
    108e:	70 95       	com	r23
    1090:	61 95       	neg	r22
    1092:	7f 4f       	sbci	r23, 0xFF	; 255
    1094:	8f 4f       	sbci	r24, 0xFF	; 255
    1096:	9f 4f       	sbci	r25, 0xFF	; 255
    1098:	99 23       	and	r25, r25
    109a:	a9 f0       	breq	.+42     	; 0x10c6 <__floatsisf+0x40>
    109c:	f9 2f       	mov	r31, r25
    109e:	96 e9       	ldi	r25, 0x96	; 150
    10a0:	bb 27       	eor	r27, r27
    10a2:	93 95       	inc	r25
    10a4:	f6 95       	lsr	r31
    10a6:	87 95       	ror	r24
    10a8:	77 95       	ror	r23
    10aa:	67 95       	ror	r22
    10ac:	b7 95       	ror	r27
    10ae:	f1 11       	cpse	r31, r1
    10b0:	f8 cf       	rjmp	.-16     	; 0x10a2 <__floatsisf+0x1c>
    10b2:	fa f4       	brpl	.+62     	; 0x10f2 <__floatsisf+0x6c>
    10b4:	bb 0f       	add	r27, r27
    10b6:	11 f4       	brne	.+4      	; 0x10bc <__floatsisf+0x36>
    10b8:	60 ff       	sbrs	r22, 0
    10ba:	1b c0       	rjmp	.+54     	; 0x10f2 <__floatsisf+0x6c>
    10bc:	6f 5f       	subi	r22, 0xFF	; 255
    10be:	7f 4f       	sbci	r23, 0xFF	; 255
    10c0:	8f 4f       	sbci	r24, 0xFF	; 255
    10c2:	9f 4f       	sbci	r25, 0xFF	; 255
    10c4:	16 c0       	rjmp	.+44     	; 0x10f2 <__floatsisf+0x6c>
    10c6:	88 23       	and	r24, r24
    10c8:	11 f0       	breq	.+4      	; 0x10ce <__floatsisf+0x48>
    10ca:	96 e9       	ldi	r25, 0x96	; 150
    10cc:	11 c0       	rjmp	.+34     	; 0x10f0 <__floatsisf+0x6a>
    10ce:	77 23       	and	r23, r23
    10d0:	21 f0       	breq	.+8      	; 0x10da <__floatsisf+0x54>
    10d2:	9e e8       	ldi	r25, 0x8E	; 142
    10d4:	87 2f       	mov	r24, r23
    10d6:	76 2f       	mov	r23, r22
    10d8:	05 c0       	rjmp	.+10     	; 0x10e4 <__floatsisf+0x5e>
    10da:	66 23       	and	r22, r22
    10dc:	71 f0       	breq	.+28     	; 0x10fa <__floatsisf+0x74>
    10de:	96 e8       	ldi	r25, 0x86	; 134
    10e0:	86 2f       	mov	r24, r22
    10e2:	70 e0       	ldi	r23, 0x00	; 0
    10e4:	60 e0       	ldi	r22, 0x00	; 0
    10e6:	2a f0       	brmi	.+10     	; 0x10f2 <__floatsisf+0x6c>
    10e8:	9a 95       	dec	r25
    10ea:	66 0f       	add	r22, r22
    10ec:	77 1f       	adc	r23, r23
    10ee:	88 1f       	adc	r24, r24
    10f0:	da f7       	brpl	.-10     	; 0x10e8 <__floatsisf+0x62>
    10f2:	88 0f       	add	r24, r24
    10f4:	96 95       	lsr	r25
    10f6:	87 95       	ror	r24
    10f8:	97 f9       	bld	r25, 7
    10fa:	08 95       	ret

000010fc <__fp_cmp>:
    10fc:	99 0f       	add	r25, r25
    10fe:	00 08       	sbc	r0, r0
    1100:	55 0f       	add	r21, r21
    1102:	aa 0b       	sbc	r26, r26
    1104:	e0 e8       	ldi	r30, 0x80	; 128
    1106:	fe ef       	ldi	r31, 0xFE	; 254
    1108:	16 16       	cp	r1, r22
    110a:	17 06       	cpc	r1, r23
    110c:	e8 07       	cpc	r30, r24
    110e:	f9 07       	cpc	r31, r25
    1110:	c0 f0       	brcs	.+48     	; 0x1142 <__fp_cmp+0x46>
    1112:	12 16       	cp	r1, r18
    1114:	13 06       	cpc	r1, r19
    1116:	e4 07       	cpc	r30, r20
    1118:	f5 07       	cpc	r31, r21
    111a:	98 f0       	brcs	.+38     	; 0x1142 <__fp_cmp+0x46>
    111c:	62 1b       	sub	r22, r18
    111e:	73 0b       	sbc	r23, r19
    1120:	84 0b       	sbc	r24, r20
    1122:	95 0b       	sbc	r25, r21
    1124:	39 f4       	brne	.+14     	; 0x1134 <__fp_cmp+0x38>
    1126:	0a 26       	eor	r0, r26
    1128:	61 f0       	breq	.+24     	; 0x1142 <__fp_cmp+0x46>
    112a:	23 2b       	or	r18, r19
    112c:	24 2b       	or	r18, r20
    112e:	25 2b       	or	r18, r21
    1130:	21 f4       	brne	.+8      	; 0x113a <__fp_cmp+0x3e>
    1132:	08 95       	ret
    1134:	0a 26       	eor	r0, r26
    1136:	09 f4       	brne	.+2      	; 0x113a <__fp_cmp+0x3e>
    1138:	a1 40       	sbci	r26, 0x01	; 1
    113a:	a6 95       	lsr	r26
    113c:	8f ef       	ldi	r24, 0xFF	; 255
    113e:	81 1d       	adc	r24, r1
    1140:	81 1d       	adc	r24, r1
    1142:	08 95       	ret

00001144 <__fp_inf>:
    1144:	97 f9       	bld	r25, 7
    1146:	9f 67       	ori	r25, 0x7F	; 127
    1148:	80 e8       	ldi	r24, 0x80	; 128
    114a:	70 e0       	ldi	r23, 0x00	; 0
    114c:	60 e0       	ldi	r22, 0x00	; 0
    114e:	08 95       	ret

00001150 <__fp_nan>:
    1150:	9f ef       	ldi	r25, 0xFF	; 255
    1152:	80 ec       	ldi	r24, 0xC0	; 192
    1154:	08 95       	ret

00001156 <__fp_pscA>:
    1156:	00 24       	eor	r0, r0
    1158:	0a 94       	dec	r0
    115a:	16 16       	cp	r1, r22
    115c:	17 06       	cpc	r1, r23
    115e:	18 06       	cpc	r1, r24
    1160:	09 06       	cpc	r0, r25
    1162:	08 95       	ret

00001164 <__fp_pscB>:
    1164:	00 24       	eor	r0, r0
    1166:	0a 94       	dec	r0
    1168:	12 16       	cp	r1, r18
    116a:	13 06       	cpc	r1, r19
    116c:	14 06       	cpc	r1, r20
    116e:	05 06       	cpc	r0, r21
    1170:	08 95       	ret

00001172 <__fp_round>:
    1172:	09 2e       	mov	r0, r25
    1174:	03 94       	inc	r0
    1176:	00 0c       	add	r0, r0
    1178:	11 f4       	brne	.+4      	; 0x117e <__fp_round+0xc>
    117a:	88 23       	and	r24, r24
    117c:	52 f0       	brmi	.+20     	; 0x1192 <__fp_round+0x20>
    117e:	bb 0f       	add	r27, r27
    1180:	40 f4       	brcc	.+16     	; 0x1192 <__fp_round+0x20>
    1182:	bf 2b       	or	r27, r31
    1184:	11 f4       	brne	.+4      	; 0x118a <__fp_round+0x18>
    1186:	60 ff       	sbrs	r22, 0
    1188:	04 c0       	rjmp	.+8      	; 0x1192 <__fp_round+0x20>
    118a:	6f 5f       	subi	r22, 0xFF	; 255
    118c:	7f 4f       	sbci	r23, 0xFF	; 255
    118e:	8f 4f       	sbci	r24, 0xFF	; 255
    1190:	9f 4f       	sbci	r25, 0xFF	; 255
    1192:	08 95       	ret

00001194 <__fp_split3>:
    1194:	57 fd       	sbrc	r21, 7
    1196:	90 58       	subi	r25, 0x80	; 128
    1198:	44 0f       	add	r20, r20
    119a:	55 1f       	adc	r21, r21
    119c:	59 f0       	breq	.+22     	; 0x11b4 <__fp_splitA+0x10>
    119e:	5f 3f       	cpi	r21, 0xFF	; 255
    11a0:	71 f0       	breq	.+28     	; 0x11be <__fp_splitA+0x1a>
    11a2:	47 95       	ror	r20

000011a4 <__fp_splitA>:
    11a4:	88 0f       	add	r24, r24
    11a6:	97 fb       	bst	r25, 7
    11a8:	99 1f       	adc	r25, r25
    11aa:	61 f0       	breq	.+24     	; 0x11c4 <__fp_splitA+0x20>
    11ac:	9f 3f       	cpi	r25, 0xFF	; 255
    11ae:	79 f0       	breq	.+30     	; 0x11ce <__fp_splitA+0x2a>
    11b0:	87 95       	ror	r24
    11b2:	08 95       	ret
    11b4:	12 16       	cp	r1, r18
    11b6:	13 06       	cpc	r1, r19
    11b8:	14 06       	cpc	r1, r20
    11ba:	55 1f       	adc	r21, r21
    11bc:	f2 cf       	rjmp	.-28     	; 0x11a2 <__fp_split3+0xe>
    11be:	46 95       	lsr	r20
    11c0:	f1 df       	rcall	.-30     	; 0x11a4 <__fp_splitA>
    11c2:	08 c0       	rjmp	.+16     	; 0x11d4 <__fp_splitA+0x30>
    11c4:	16 16       	cp	r1, r22
    11c6:	17 06       	cpc	r1, r23
    11c8:	18 06       	cpc	r1, r24
    11ca:	99 1f       	adc	r25, r25
    11cc:	f1 cf       	rjmp	.-30     	; 0x11b0 <__fp_splitA+0xc>
    11ce:	86 95       	lsr	r24
    11d0:	71 05       	cpc	r23, r1
    11d2:	61 05       	cpc	r22, r1
    11d4:	08 94       	sec
    11d6:	08 95       	ret

000011d8 <__fp_zero>:
    11d8:	e8 94       	clt

000011da <__fp_szero>:
    11da:	bb 27       	eor	r27, r27
    11dc:	66 27       	eor	r22, r22
    11de:	77 27       	eor	r23, r23
    11e0:	cb 01       	movw	r24, r22
    11e2:	97 f9       	bld	r25, 7
    11e4:	08 95       	ret

000011e6 <__gesf2>:
    11e6:	8a df       	rcall	.-236    	; 0x10fc <__fp_cmp>
    11e8:	08 f4       	brcc	.+2      	; 0x11ec <__gesf2+0x6>
    11ea:	8f ef       	ldi	r24, 0xFF	; 255
    11ec:	08 95       	ret

000011ee <__mulsf3>:
    11ee:	0b d0       	rcall	.+22     	; 0x1206 <__mulsf3x>
    11f0:	c0 cf       	rjmp	.-128    	; 0x1172 <__fp_round>
    11f2:	b1 df       	rcall	.-158    	; 0x1156 <__fp_pscA>
    11f4:	28 f0       	brcs	.+10     	; 0x1200 <__mulsf3+0x12>
    11f6:	b6 df       	rcall	.-148    	; 0x1164 <__fp_pscB>
    11f8:	18 f0       	brcs	.+6      	; 0x1200 <__mulsf3+0x12>
    11fa:	95 23       	and	r25, r21
    11fc:	09 f0       	breq	.+2      	; 0x1200 <__mulsf3+0x12>
    11fe:	a2 cf       	rjmp	.-188    	; 0x1144 <__fp_inf>
    1200:	a7 cf       	rjmp	.-178    	; 0x1150 <__fp_nan>
    1202:	11 24       	eor	r1, r1
    1204:	ea cf       	rjmp	.-44     	; 0x11da <__fp_szero>

00001206 <__mulsf3x>:
    1206:	c6 df       	rcall	.-116    	; 0x1194 <__fp_split3>
    1208:	a0 f3       	brcs	.-24     	; 0x11f2 <__mulsf3+0x4>

0000120a <__mulsf3_pse>:
    120a:	95 9f       	mul	r25, r21
    120c:	d1 f3       	breq	.-12     	; 0x1202 <__mulsf3+0x14>
    120e:	95 0f       	add	r25, r21
    1210:	50 e0       	ldi	r21, 0x00	; 0
    1212:	55 1f       	adc	r21, r21
    1214:	62 9f       	mul	r22, r18
    1216:	f0 01       	movw	r30, r0
    1218:	72 9f       	mul	r23, r18
    121a:	bb 27       	eor	r27, r27
    121c:	f0 0d       	add	r31, r0
    121e:	b1 1d       	adc	r27, r1
    1220:	63 9f       	mul	r22, r19
    1222:	aa 27       	eor	r26, r26
    1224:	f0 0d       	add	r31, r0
    1226:	b1 1d       	adc	r27, r1
    1228:	aa 1f       	adc	r26, r26
    122a:	64 9f       	mul	r22, r20
    122c:	66 27       	eor	r22, r22
    122e:	b0 0d       	add	r27, r0
    1230:	a1 1d       	adc	r26, r1
    1232:	66 1f       	adc	r22, r22
    1234:	82 9f       	mul	r24, r18
    1236:	22 27       	eor	r18, r18
    1238:	b0 0d       	add	r27, r0
    123a:	a1 1d       	adc	r26, r1
    123c:	62 1f       	adc	r22, r18
    123e:	73 9f       	mul	r23, r19
    1240:	b0 0d       	add	r27, r0
    1242:	a1 1d       	adc	r26, r1
    1244:	62 1f       	adc	r22, r18
    1246:	83 9f       	mul	r24, r19
    1248:	a0 0d       	add	r26, r0
    124a:	61 1d       	adc	r22, r1
    124c:	22 1f       	adc	r18, r18
    124e:	74 9f       	mul	r23, r20
    1250:	33 27       	eor	r19, r19
    1252:	a0 0d       	add	r26, r0
    1254:	61 1d       	adc	r22, r1
    1256:	23 1f       	adc	r18, r19
    1258:	84 9f       	mul	r24, r20
    125a:	60 0d       	add	r22, r0
    125c:	21 1d       	adc	r18, r1
    125e:	82 2f       	mov	r24, r18
    1260:	76 2f       	mov	r23, r22
    1262:	6a 2f       	mov	r22, r26
    1264:	11 24       	eor	r1, r1
    1266:	9f 57       	subi	r25, 0x7F	; 127
    1268:	50 40       	sbci	r21, 0x00	; 0
    126a:	8a f0       	brmi	.+34     	; 0x128e <__mulsf3_pse+0x84>
    126c:	e1 f0       	breq	.+56     	; 0x12a6 <__mulsf3_pse+0x9c>
    126e:	88 23       	and	r24, r24
    1270:	4a f0       	brmi	.+18     	; 0x1284 <__mulsf3_pse+0x7a>
    1272:	ee 0f       	add	r30, r30
    1274:	ff 1f       	adc	r31, r31
    1276:	bb 1f       	adc	r27, r27
    1278:	66 1f       	adc	r22, r22
    127a:	77 1f       	adc	r23, r23
    127c:	88 1f       	adc	r24, r24
    127e:	91 50       	subi	r25, 0x01	; 1
    1280:	50 40       	sbci	r21, 0x00	; 0
    1282:	a9 f7       	brne	.-22     	; 0x126e <__mulsf3_pse+0x64>
    1284:	9e 3f       	cpi	r25, 0xFE	; 254
    1286:	51 05       	cpc	r21, r1
    1288:	70 f0       	brcs	.+28     	; 0x12a6 <__mulsf3_pse+0x9c>
    128a:	5c cf       	rjmp	.-328    	; 0x1144 <__fp_inf>
    128c:	a6 cf       	rjmp	.-180    	; 0x11da <__fp_szero>
    128e:	5f 3f       	cpi	r21, 0xFF	; 255
    1290:	ec f3       	brlt	.-6      	; 0x128c <__mulsf3_pse+0x82>
    1292:	98 3e       	cpi	r25, 0xE8	; 232
    1294:	dc f3       	brlt	.-10     	; 0x128c <__mulsf3_pse+0x82>
    1296:	86 95       	lsr	r24
    1298:	77 95       	ror	r23
    129a:	67 95       	ror	r22
    129c:	b7 95       	ror	r27
    129e:	f7 95       	ror	r31
    12a0:	e7 95       	ror	r30
    12a2:	9f 5f       	subi	r25, 0xFF	; 255
    12a4:	c1 f7       	brne	.-16     	; 0x1296 <__mulsf3_pse+0x8c>
    12a6:	fe 2b       	or	r31, r30
    12a8:	88 0f       	add	r24, r24
    12aa:	91 1d       	adc	r25, r1
    12ac:	96 95       	lsr	r25
    12ae:	87 95       	ror	r24
    12b0:	97 f9       	bld	r25, 7
    12b2:	08 95       	ret

000012b4 <__udivmodsi4>:
    12b4:	a1 e2       	ldi	r26, 0x21	; 33
    12b6:	1a 2e       	mov	r1, r26
    12b8:	aa 1b       	sub	r26, r26
    12ba:	bb 1b       	sub	r27, r27
    12bc:	fd 01       	movw	r30, r26
    12be:	0d c0       	rjmp	.+26     	; 0x12da <__udivmodsi4_ep>

000012c0 <__udivmodsi4_loop>:
    12c0:	aa 1f       	adc	r26, r26
    12c2:	bb 1f       	adc	r27, r27
    12c4:	ee 1f       	adc	r30, r30
    12c6:	ff 1f       	adc	r31, r31
    12c8:	a2 17       	cp	r26, r18
    12ca:	b3 07       	cpc	r27, r19
    12cc:	e4 07       	cpc	r30, r20
    12ce:	f5 07       	cpc	r31, r21
    12d0:	20 f0       	brcs	.+8      	; 0x12da <__udivmodsi4_ep>
    12d2:	a2 1b       	sub	r26, r18
    12d4:	b3 0b       	sbc	r27, r19
    12d6:	e4 0b       	sbc	r30, r20
    12d8:	f5 0b       	sbc	r31, r21

000012da <__udivmodsi4_ep>:
    12da:	66 1f       	adc	r22, r22
    12dc:	77 1f       	adc	r23, r23
    12de:	88 1f       	adc	r24, r24
    12e0:	99 1f       	adc	r25, r25
    12e2:	1a 94       	dec	r1
    12e4:	69 f7       	brne	.-38     	; 0x12c0 <__udivmodsi4_loop>
    12e6:	60 95       	com	r22
    12e8:	70 95       	com	r23
    12ea:	80 95       	com	r24
    12ec:	90 95       	com	r25
    12ee:	9b 01       	movw	r18, r22
    12f0:	ac 01       	movw	r20, r24
    12f2:	bd 01       	movw	r22, r26
    12f4:	cf 01       	movw	r24, r30
    12f6:	08 95       	ret

000012f8 <__divmodsi4>:
    12f8:	05 2e       	mov	r0, r21
    12fa:	97 fb       	bst	r25, 7
    12fc:	16 f4       	brtc	.+4      	; 0x1302 <__divmodsi4+0xa>
    12fe:	00 94       	com	r0
    1300:	0f d0       	rcall	.+30     	; 0x1320 <__negsi2>
    1302:	57 fd       	sbrc	r21, 7
    1304:	05 d0       	rcall	.+10     	; 0x1310 <__divmodsi4_neg2>
    1306:	d6 df       	rcall	.-84     	; 0x12b4 <__udivmodsi4>
    1308:	07 fc       	sbrc	r0, 7
    130a:	02 d0       	rcall	.+4      	; 0x1310 <__divmodsi4_neg2>
    130c:	46 f4       	brtc	.+16     	; 0x131e <__divmodsi4_exit>
    130e:	08 c0       	rjmp	.+16     	; 0x1320 <__negsi2>

00001310 <__divmodsi4_neg2>:
    1310:	50 95       	com	r21
    1312:	40 95       	com	r20
    1314:	30 95       	com	r19
    1316:	21 95       	neg	r18
    1318:	3f 4f       	sbci	r19, 0xFF	; 255
    131a:	4f 4f       	sbci	r20, 0xFF	; 255
    131c:	5f 4f       	sbci	r21, 0xFF	; 255

0000131e <__divmodsi4_exit>:
    131e:	08 95       	ret

00001320 <__negsi2>:
    1320:	90 95       	com	r25
    1322:	80 95       	com	r24
    1324:	70 95       	com	r23
    1326:	61 95       	neg	r22
    1328:	7f 4f       	sbci	r23, 0xFF	; 255
    132a:	8f 4f       	sbci	r24, 0xFF	; 255
    132c:	9f 4f       	sbci	r25, 0xFF	; 255
    132e:	08 95       	ret

00001330 <__tablejump2__>:
    1330:	ee 0f       	add	r30, r30
    1332:	ff 1f       	adc	r31, r31

00001334 <__tablejump__>:
    1334:	05 90       	lpm	r0, Z+
    1336:	f4 91       	lpm	r31, Z
    1338:	e0 2d       	mov	r30, r0
    133a:	19 94       	eijmp

0000133c <__mulhisi3>:
    133c:	05 d0       	rcall	.+10     	; 0x1348 <__umulhisi3>
    133e:	33 23       	and	r19, r19
    1340:	12 f4       	brpl	.+4      	; 0x1346 <__mulhisi3+0xa>
    1342:	8a 1b       	sub	r24, r26
    1344:	9b 0b       	sbc	r25, r27
    1346:	10 c0       	rjmp	.+32     	; 0x1368 <__usmulhisi3_tail>

00001348 <__umulhisi3>:
    1348:	a2 9f       	mul	r26, r18
    134a:	b0 01       	movw	r22, r0
    134c:	b3 9f       	mul	r27, r19
    134e:	c0 01       	movw	r24, r0
    1350:	a3 9f       	mul	r26, r19
    1352:	70 0d       	add	r23, r0
    1354:	81 1d       	adc	r24, r1
    1356:	11 24       	eor	r1, r1
    1358:	91 1d       	adc	r25, r1
    135a:	b2 9f       	mul	r27, r18
    135c:	70 0d       	add	r23, r0
    135e:	81 1d       	adc	r24, r1
    1360:	11 24       	eor	r1, r1
    1362:	91 1d       	adc	r25, r1
    1364:	08 95       	ret

00001366 <__usmulhisi3>:
    1366:	f0 df       	rcall	.-32     	; 0x1348 <__umulhisi3>

00001368 <__usmulhisi3_tail>:
    1368:	b7 ff       	sbrs	r27, 7
    136a:	08 95       	ret
    136c:	82 1b       	sub	r24, r18
    136e:	93 0b       	sbc	r25, r19
    1370:	08 95       	ret

00001372 <fdevopen>:
    1372:	0f 93       	push	r16
    1374:	1f 93       	push	r17
    1376:	cf 93       	push	r28
    1378:	df 93       	push	r29
    137a:	ec 01       	movw	r28, r24
    137c:	8b 01       	movw	r16, r22
    137e:	00 97       	sbiw	r24, 0x00	; 0
    1380:	31 f4       	brne	.+12     	; 0x138e <fdevopen+0x1c>
    1382:	61 15       	cp	r22, r1
    1384:	71 05       	cpc	r23, r1
    1386:	19 f4       	brne	.+6      	; 0x138e <fdevopen+0x1c>
    1388:	80 e0       	ldi	r24, 0x00	; 0
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	37 c0       	rjmp	.+110    	; 0x13fc <fdevopen+0x8a>
    138e:	6e e0       	ldi	r22, 0x0E	; 14
    1390:	70 e0       	ldi	r23, 0x00	; 0
    1392:	81 e0       	ldi	r24, 0x01	; 1
    1394:	90 e0       	ldi	r25, 0x00	; 0
    1396:	63 d2       	rcall	.+1222   	; 0x185e <calloc>
    1398:	fc 01       	movw	r30, r24
    139a:	00 97       	sbiw	r24, 0x00	; 0
    139c:	a9 f3       	breq	.-22     	; 0x1388 <fdevopen+0x16>
    139e:	80 e8       	ldi	r24, 0x80	; 128
    13a0:	83 83       	std	Z+3, r24	; 0x03
    13a2:	01 15       	cp	r16, r1
    13a4:	11 05       	cpc	r17, r1
    13a6:	71 f0       	breq	.+28     	; 0x13c4 <fdevopen+0x52>
    13a8:	13 87       	std	Z+11, r17	; 0x0b
    13aa:	02 87       	std	Z+10, r16	; 0x0a
    13ac:	81 e8       	ldi	r24, 0x81	; 129
    13ae:	83 83       	std	Z+3, r24	; 0x03
    13b0:	80 91 72 03 	lds	r24, 0x0372
    13b4:	90 91 73 03 	lds	r25, 0x0373
    13b8:	89 2b       	or	r24, r25
    13ba:	21 f4       	brne	.+8      	; 0x13c4 <fdevopen+0x52>
    13bc:	f0 93 73 03 	sts	0x0373, r31
    13c0:	e0 93 72 03 	sts	0x0372, r30
    13c4:	20 97       	sbiw	r28, 0x00	; 0
    13c6:	c9 f0       	breq	.+50     	; 0x13fa <fdevopen+0x88>
    13c8:	d1 87       	std	Z+9, r29	; 0x09
    13ca:	c0 87       	std	Z+8, r28	; 0x08
    13cc:	83 81       	ldd	r24, Z+3	; 0x03
    13ce:	82 60       	ori	r24, 0x02	; 2
    13d0:	83 83       	std	Z+3, r24	; 0x03
    13d2:	80 91 74 03 	lds	r24, 0x0374
    13d6:	90 91 75 03 	lds	r25, 0x0375
    13da:	89 2b       	or	r24, r25
    13dc:	71 f4       	brne	.+28     	; 0x13fa <fdevopen+0x88>
    13de:	f0 93 75 03 	sts	0x0375, r31
    13e2:	e0 93 74 03 	sts	0x0374, r30
    13e6:	80 91 76 03 	lds	r24, 0x0376
    13ea:	90 91 77 03 	lds	r25, 0x0377
    13ee:	89 2b       	or	r24, r25
    13f0:	21 f4       	brne	.+8      	; 0x13fa <fdevopen+0x88>
    13f2:	f0 93 77 03 	sts	0x0377, r31
    13f6:	e0 93 76 03 	sts	0x0376, r30
    13fa:	cf 01       	movw	r24, r30
    13fc:	df 91       	pop	r29
    13fe:	cf 91       	pop	r28
    1400:	1f 91       	pop	r17
    1402:	0f 91       	pop	r16
    1404:	08 95       	ret

00001406 <printf>:
    1406:	cf 93       	push	r28
    1408:	df 93       	push	r29
    140a:	cd b7       	in	r28, 0x3d	; 61
    140c:	de b7       	in	r29, 0x3e	; 62
    140e:	fe 01       	movw	r30, r28
    1410:	36 96       	adiw	r30, 0x06	; 6
    1412:	61 91       	ld	r22, Z+
    1414:	71 91       	ld	r23, Z+
    1416:	af 01       	movw	r20, r30
    1418:	80 91 74 03 	lds	r24, 0x0374
    141c:	90 91 75 03 	lds	r25, 0x0375
    1420:	30 d0       	rcall	.+96     	; 0x1482 <vfprintf>
    1422:	df 91       	pop	r29
    1424:	cf 91       	pop	r28
    1426:	08 95       	ret

00001428 <puts>:
    1428:	0f 93       	push	r16
    142a:	1f 93       	push	r17
    142c:	cf 93       	push	r28
    142e:	df 93       	push	r29
    1430:	e0 91 74 03 	lds	r30, 0x0374
    1434:	f0 91 75 03 	lds	r31, 0x0375
    1438:	23 81       	ldd	r18, Z+3	; 0x03
    143a:	21 ff       	sbrs	r18, 1
    143c:	1b c0       	rjmp	.+54     	; 0x1474 <puts+0x4c>
    143e:	ec 01       	movw	r28, r24
    1440:	00 e0       	ldi	r16, 0x00	; 0
    1442:	10 e0       	ldi	r17, 0x00	; 0
    1444:	89 91       	ld	r24, Y+
    1446:	60 91 74 03 	lds	r22, 0x0374
    144a:	70 91 75 03 	lds	r23, 0x0375
    144e:	db 01       	movw	r26, r22
    1450:	18 96       	adiw	r26, 0x08	; 8
    1452:	ed 91       	ld	r30, X+
    1454:	fc 91       	ld	r31, X
    1456:	19 97       	sbiw	r26, 0x09	; 9
    1458:	88 23       	and	r24, r24
    145a:	31 f0       	breq	.+12     	; 0x1468 <puts+0x40>
    145c:	19 95       	eicall
    145e:	89 2b       	or	r24, r25
    1460:	89 f3       	breq	.-30     	; 0x1444 <puts+0x1c>
    1462:	0f ef       	ldi	r16, 0xFF	; 255
    1464:	1f ef       	ldi	r17, 0xFF	; 255
    1466:	ee cf       	rjmp	.-36     	; 0x1444 <puts+0x1c>
    1468:	8a e0       	ldi	r24, 0x0A	; 10
    146a:	19 95       	eicall
    146c:	89 2b       	or	r24, r25
    146e:	11 f4       	brne	.+4      	; 0x1474 <puts+0x4c>
    1470:	c8 01       	movw	r24, r16
    1472:	02 c0       	rjmp	.+4      	; 0x1478 <puts+0x50>
    1474:	8f ef       	ldi	r24, 0xFF	; 255
    1476:	9f ef       	ldi	r25, 0xFF	; 255
    1478:	df 91       	pop	r29
    147a:	cf 91       	pop	r28
    147c:	1f 91       	pop	r17
    147e:	0f 91       	pop	r16
    1480:	08 95       	ret

00001482 <vfprintf>:
    1482:	2f 92       	push	r2
    1484:	3f 92       	push	r3
    1486:	4f 92       	push	r4
    1488:	5f 92       	push	r5
    148a:	6f 92       	push	r6
    148c:	7f 92       	push	r7
    148e:	8f 92       	push	r8
    1490:	9f 92       	push	r9
    1492:	af 92       	push	r10
    1494:	bf 92       	push	r11
    1496:	cf 92       	push	r12
    1498:	df 92       	push	r13
    149a:	ef 92       	push	r14
    149c:	ff 92       	push	r15
    149e:	0f 93       	push	r16
    14a0:	1f 93       	push	r17
    14a2:	cf 93       	push	r28
    14a4:	df 93       	push	r29
    14a6:	cd b7       	in	r28, 0x3d	; 61
    14a8:	de b7       	in	r29, 0x3e	; 62
    14aa:	2c 97       	sbiw	r28, 0x0c	; 12
    14ac:	0f b6       	in	r0, 0x3f	; 63
    14ae:	f8 94       	cli
    14b0:	de bf       	out	0x3e, r29	; 62
    14b2:	0f be       	out	0x3f, r0	; 63
    14b4:	cd bf       	out	0x3d, r28	; 61
    14b6:	7c 01       	movw	r14, r24
    14b8:	6b 01       	movw	r12, r22
    14ba:	8a 01       	movw	r16, r20
    14bc:	fc 01       	movw	r30, r24
    14be:	17 82       	std	Z+7, r1	; 0x07
    14c0:	16 82       	std	Z+6, r1	; 0x06
    14c2:	83 81       	ldd	r24, Z+3	; 0x03
    14c4:	81 ff       	sbrs	r24, 1
    14c6:	b0 c1       	rjmp	.+864    	; 0x1828 <vfprintf+0x3a6>
    14c8:	ce 01       	movw	r24, r28
    14ca:	01 96       	adiw	r24, 0x01	; 1
    14cc:	4c 01       	movw	r8, r24
    14ce:	f7 01       	movw	r30, r14
    14d0:	93 81       	ldd	r25, Z+3	; 0x03
    14d2:	f6 01       	movw	r30, r12
    14d4:	93 fd       	sbrc	r25, 3
    14d6:	85 91       	lpm	r24, Z+
    14d8:	93 ff       	sbrs	r25, 3
    14da:	81 91       	ld	r24, Z+
    14dc:	6f 01       	movw	r12, r30
    14de:	88 23       	and	r24, r24
    14e0:	09 f4       	brne	.+2      	; 0x14e4 <vfprintf+0x62>
    14e2:	9e c1       	rjmp	.+828    	; 0x1820 <vfprintf+0x39e>
    14e4:	85 32       	cpi	r24, 0x25	; 37
    14e6:	39 f4       	brne	.+14     	; 0x14f6 <vfprintf+0x74>
    14e8:	93 fd       	sbrc	r25, 3
    14ea:	85 91       	lpm	r24, Z+
    14ec:	93 ff       	sbrs	r25, 3
    14ee:	81 91       	ld	r24, Z+
    14f0:	6f 01       	movw	r12, r30
    14f2:	85 32       	cpi	r24, 0x25	; 37
    14f4:	21 f4       	brne	.+8      	; 0x14fe <vfprintf+0x7c>
    14f6:	b7 01       	movw	r22, r14
    14f8:	90 e0       	ldi	r25, 0x00	; 0
    14fa:	0f d3       	rcall	.+1566   	; 0x1b1a <fputc>
    14fc:	e8 cf       	rjmp	.-48     	; 0x14ce <vfprintf+0x4c>
    14fe:	51 2c       	mov	r5, r1
    1500:	31 2c       	mov	r3, r1
    1502:	20 e0       	ldi	r18, 0x00	; 0
    1504:	20 32       	cpi	r18, 0x20	; 32
    1506:	a0 f4       	brcc	.+40     	; 0x1530 <vfprintf+0xae>
    1508:	8b 32       	cpi	r24, 0x2B	; 43
    150a:	69 f0       	breq	.+26     	; 0x1526 <vfprintf+0xa4>
    150c:	30 f4       	brcc	.+12     	; 0x151a <vfprintf+0x98>
    150e:	80 32       	cpi	r24, 0x20	; 32
    1510:	59 f0       	breq	.+22     	; 0x1528 <vfprintf+0xa6>
    1512:	83 32       	cpi	r24, 0x23	; 35
    1514:	69 f4       	brne	.+26     	; 0x1530 <vfprintf+0xae>
    1516:	20 61       	ori	r18, 0x10	; 16
    1518:	2c c0       	rjmp	.+88     	; 0x1572 <vfprintf+0xf0>
    151a:	8d 32       	cpi	r24, 0x2D	; 45
    151c:	39 f0       	breq	.+14     	; 0x152c <vfprintf+0xaa>
    151e:	80 33       	cpi	r24, 0x30	; 48
    1520:	39 f4       	brne	.+14     	; 0x1530 <vfprintf+0xae>
    1522:	21 60       	ori	r18, 0x01	; 1
    1524:	26 c0       	rjmp	.+76     	; 0x1572 <vfprintf+0xf0>
    1526:	22 60       	ori	r18, 0x02	; 2
    1528:	24 60       	ori	r18, 0x04	; 4
    152a:	23 c0       	rjmp	.+70     	; 0x1572 <vfprintf+0xf0>
    152c:	28 60       	ori	r18, 0x08	; 8
    152e:	21 c0       	rjmp	.+66     	; 0x1572 <vfprintf+0xf0>
    1530:	27 fd       	sbrc	r18, 7
    1532:	27 c0       	rjmp	.+78     	; 0x1582 <vfprintf+0x100>
    1534:	30 ed       	ldi	r19, 0xD0	; 208
    1536:	38 0f       	add	r19, r24
    1538:	3a 30       	cpi	r19, 0x0A	; 10
    153a:	78 f4       	brcc	.+30     	; 0x155a <vfprintf+0xd8>
    153c:	26 ff       	sbrs	r18, 6
    153e:	06 c0       	rjmp	.+12     	; 0x154c <vfprintf+0xca>
    1540:	fa e0       	ldi	r31, 0x0A	; 10
    1542:	5f 9e       	mul	r5, r31
    1544:	30 0d       	add	r19, r0
    1546:	11 24       	eor	r1, r1
    1548:	53 2e       	mov	r5, r19
    154a:	13 c0       	rjmp	.+38     	; 0x1572 <vfprintf+0xf0>
    154c:	8a e0       	ldi	r24, 0x0A	; 10
    154e:	38 9e       	mul	r3, r24
    1550:	30 0d       	add	r19, r0
    1552:	11 24       	eor	r1, r1
    1554:	33 2e       	mov	r3, r19
    1556:	20 62       	ori	r18, 0x20	; 32
    1558:	0c c0       	rjmp	.+24     	; 0x1572 <vfprintf+0xf0>
    155a:	8e 32       	cpi	r24, 0x2E	; 46
    155c:	21 f4       	brne	.+8      	; 0x1566 <vfprintf+0xe4>
    155e:	26 fd       	sbrc	r18, 6
    1560:	5f c1       	rjmp	.+702    	; 0x1820 <vfprintf+0x39e>
    1562:	20 64       	ori	r18, 0x40	; 64
    1564:	06 c0       	rjmp	.+12     	; 0x1572 <vfprintf+0xf0>
    1566:	8c 36       	cpi	r24, 0x6C	; 108
    1568:	11 f4       	brne	.+4      	; 0x156e <vfprintf+0xec>
    156a:	20 68       	ori	r18, 0x80	; 128
    156c:	02 c0       	rjmp	.+4      	; 0x1572 <vfprintf+0xf0>
    156e:	88 36       	cpi	r24, 0x68	; 104
    1570:	41 f4       	brne	.+16     	; 0x1582 <vfprintf+0x100>
    1572:	f6 01       	movw	r30, r12
    1574:	93 fd       	sbrc	r25, 3
    1576:	85 91       	lpm	r24, Z+
    1578:	93 ff       	sbrs	r25, 3
    157a:	81 91       	ld	r24, Z+
    157c:	6f 01       	movw	r12, r30
    157e:	81 11       	cpse	r24, r1
    1580:	c1 cf       	rjmp	.-126    	; 0x1504 <vfprintf+0x82>
    1582:	98 2f       	mov	r25, r24
    1584:	9f 7d       	andi	r25, 0xDF	; 223
    1586:	95 54       	subi	r25, 0x45	; 69
    1588:	93 30       	cpi	r25, 0x03	; 3
    158a:	28 f4       	brcc	.+10     	; 0x1596 <vfprintf+0x114>
    158c:	0c 5f       	subi	r16, 0xFC	; 252
    158e:	1f 4f       	sbci	r17, 0xFF	; 255
    1590:	ff e3       	ldi	r31, 0x3F	; 63
    1592:	f9 83       	std	Y+1, r31	; 0x01
    1594:	0d c0       	rjmp	.+26     	; 0x15b0 <vfprintf+0x12e>
    1596:	83 36       	cpi	r24, 0x63	; 99
    1598:	31 f0       	breq	.+12     	; 0x15a6 <vfprintf+0x124>
    159a:	83 37       	cpi	r24, 0x73	; 115
    159c:	71 f0       	breq	.+28     	; 0x15ba <vfprintf+0x138>
    159e:	83 35       	cpi	r24, 0x53	; 83
    15a0:	09 f0       	breq	.+2      	; 0x15a4 <vfprintf+0x122>
    15a2:	57 c0       	rjmp	.+174    	; 0x1652 <vfprintf+0x1d0>
    15a4:	21 c0       	rjmp	.+66     	; 0x15e8 <vfprintf+0x166>
    15a6:	f8 01       	movw	r30, r16
    15a8:	80 81       	ld	r24, Z
    15aa:	89 83       	std	Y+1, r24	; 0x01
    15ac:	0e 5f       	subi	r16, 0xFE	; 254
    15ae:	1f 4f       	sbci	r17, 0xFF	; 255
    15b0:	44 24       	eor	r4, r4
    15b2:	43 94       	inc	r4
    15b4:	51 2c       	mov	r5, r1
    15b6:	54 01       	movw	r10, r8
    15b8:	14 c0       	rjmp	.+40     	; 0x15e2 <vfprintf+0x160>
    15ba:	38 01       	movw	r6, r16
    15bc:	f2 e0       	ldi	r31, 0x02	; 2
    15be:	6f 0e       	add	r6, r31
    15c0:	71 1c       	adc	r7, r1
    15c2:	f8 01       	movw	r30, r16
    15c4:	a0 80       	ld	r10, Z
    15c6:	b1 80       	ldd	r11, Z+1	; 0x01
    15c8:	26 ff       	sbrs	r18, 6
    15ca:	03 c0       	rjmp	.+6      	; 0x15d2 <vfprintf+0x150>
    15cc:	65 2d       	mov	r22, r5
    15ce:	70 e0       	ldi	r23, 0x00	; 0
    15d0:	02 c0       	rjmp	.+4      	; 0x15d6 <vfprintf+0x154>
    15d2:	6f ef       	ldi	r22, 0xFF	; 255
    15d4:	7f ef       	ldi	r23, 0xFF	; 255
    15d6:	c5 01       	movw	r24, r10
    15d8:	2c 87       	std	Y+12, r18	; 0x0c
    15da:	94 d2       	rcall	.+1320   	; 0x1b04 <strnlen>
    15dc:	2c 01       	movw	r4, r24
    15de:	83 01       	movw	r16, r6
    15e0:	2c 85       	ldd	r18, Y+12	; 0x0c
    15e2:	2f 77       	andi	r18, 0x7F	; 127
    15e4:	22 2e       	mov	r2, r18
    15e6:	16 c0       	rjmp	.+44     	; 0x1614 <vfprintf+0x192>
    15e8:	38 01       	movw	r6, r16
    15ea:	f2 e0       	ldi	r31, 0x02	; 2
    15ec:	6f 0e       	add	r6, r31
    15ee:	71 1c       	adc	r7, r1
    15f0:	f8 01       	movw	r30, r16
    15f2:	a0 80       	ld	r10, Z
    15f4:	b1 80       	ldd	r11, Z+1	; 0x01
    15f6:	26 ff       	sbrs	r18, 6
    15f8:	03 c0       	rjmp	.+6      	; 0x1600 <vfprintf+0x17e>
    15fa:	65 2d       	mov	r22, r5
    15fc:	70 e0       	ldi	r23, 0x00	; 0
    15fe:	02 c0       	rjmp	.+4      	; 0x1604 <vfprintf+0x182>
    1600:	6f ef       	ldi	r22, 0xFF	; 255
    1602:	7f ef       	ldi	r23, 0xFF	; 255
    1604:	c5 01       	movw	r24, r10
    1606:	2c 87       	std	Y+12, r18	; 0x0c
    1608:	6b d2       	rcall	.+1238   	; 0x1ae0 <strnlen_P>
    160a:	2c 01       	movw	r4, r24
    160c:	2c 85       	ldd	r18, Y+12	; 0x0c
    160e:	20 68       	ori	r18, 0x80	; 128
    1610:	22 2e       	mov	r2, r18
    1612:	83 01       	movw	r16, r6
    1614:	23 fc       	sbrc	r2, 3
    1616:	19 c0       	rjmp	.+50     	; 0x164a <vfprintf+0x1c8>
    1618:	83 2d       	mov	r24, r3
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	48 16       	cp	r4, r24
    161e:	59 06       	cpc	r5, r25
    1620:	a0 f4       	brcc	.+40     	; 0x164a <vfprintf+0x1c8>
    1622:	b7 01       	movw	r22, r14
    1624:	80 e2       	ldi	r24, 0x20	; 32
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	78 d2       	rcall	.+1264   	; 0x1b1a <fputc>
    162a:	3a 94       	dec	r3
    162c:	f5 cf       	rjmp	.-22     	; 0x1618 <vfprintf+0x196>
    162e:	f5 01       	movw	r30, r10
    1630:	27 fc       	sbrc	r2, 7
    1632:	85 91       	lpm	r24, Z+
    1634:	27 fe       	sbrs	r2, 7
    1636:	81 91       	ld	r24, Z+
    1638:	5f 01       	movw	r10, r30
    163a:	b7 01       	movw	r22, r14
    163c:	90 e0       	ldi	r25, 0x00	; 0
    163e:	6d d2       	rcall	.+1242   	; 0x1b1a <fputc>
    1640:	31 10       	cpse	r3, r1
    1642:	3a 94       	dec	r3
    1644:	f1 e0       	ldi	r31, 0x01	; 1
    1646:	4f 1a       	sub	r4, r31
    1648:	51 08       	sbc	r5, r1
    164a:	41 14       	cp	r4, r1
    164c:	51 04       	cpc	r5, r1
    164e:	79 f7       	brne	.-34     	; 0x162e <vfprintf+0x1ac>
    1650:	de c0       	rjmp	.+444    	; 0x180e <vfprintf+0x38c>
    1652:	84 36       	cpi	r24, 0x64	; 100
    1654:	11 f0       	breq	.+4      	; 0x165a <vfprintf+0x1d8>
    1656:	89 36       	cpi	r24, 0x69	; 105
    1658:	31 f5       	brne	.+76     	; 0x16a6 <vfprintf+0x224>
    165a:	f8 01       	movw	r30, r16
    165c:	27 ff       	sbrs	r18, 7
    165e:	07 c0       	rjmp	.+14     	; 0x166e <vfprintf+0x1ec>
    1660:	60 81       	ld	r22, Z
    1662:	71 81       	ldd	r23, Z+1	; 0x01
    1664:	82 81       	ldd	r24, Z+2	; 0x02
    1666:	93 81       	ldd	r25, Z+3	; 0x03
    1668:	0c 5f       	subi	r16, 0xFC	; 252
    166a:	1f 4f       	sbci	r17, 0xFF	; 255
    166c:	08 c0       	rjmp	.+16     	; 0x167e <vfprintf+0x1fc>
    166e:	60 81       	ld	r22, Z
    1670:	71 81       	ldd	r23, Z+1	; 0x01
    1672:	88 27       	eor	r24, r24
    1674:	77 fd       	sbrc	r23, 7
    1676:	80 95       	com	r24
    1678:	98 2f       	mov	r25, r24
    167a:	0e 5f       	subi	r16, 0xFE	; 254
    167c:	1f 4f       	sbci	r17, 0xFF	; 255
    167e:	2f 76       	andi	r18, 0x6F	; 111
    1680:	b2 2e       	mov	r11, r18
    1682:	97 ff       	sbrs	r25, 7
    1684:	09 c0       	rjmp	.+18     	; 0x1698 <vfprintf+0x216>
    1686:	90 95       	com	r25
    1688:	80 95       	com	r24
    168a:	70 95       	com	r23
    168c:	61 95       	neg	r22
    168e:	7f 4f       	sbci	r23, 0xFF	; 255
    1690:	8f 4f       	sbci	r24, 0xFF	; 255
    1692:	9f 4f       	sbci	r25, 0xFF	; 255
    1694:	20 68       	ori	r18, 0x80	; 128
    1696:	b2 2e       	mov	r11, r18
    1698:	2a e0       	ldi	r18, 0x0A	; 10
    169a:	30 e0       	ldi	r19, 0x00	; 0
    169c:	a4 01       	movw	r20, r8
    169e:	6f d2       	rcall	.+1246   	; 0x1b7e <__ultoa_invert>
    16a0:	a8 2e       	mov	r10, r24
    16a2:	a8 18       	sub	r10, r8
    16a4:	43 c0       	rjmp	.+134    	; 0x172c <vfprintf+0x2aa>
    16a6:	85 37       	cpi	r24, 0x75	; 117
    16a8:	29 f4       	brne	.+10     	; 0x16b4 <vfprintf+0x232>
    16aa:	2f 7e       	andi	r18, 0xEF	; 239
    16ac:	b2 2e       	mov	r11, r18
    16ae:	2a e0       	ldi	r18, 0x0A	; 10
    16b0:	30 e0       	ldi	r19, 0x00	; 0
    16b2:	25 c0       	rjmp	.+74     	; 0x16fe <vfprintf+0x27c>
    16b4:	f2 2f       	mov	r31, r18
    16b6:	f9 7f       	andi	r31, 0xF9	; 249
    16b8:	bf 2e       	mov	r11, r31
    16ba:	8f 36       	cpi	r24, 0x6F	; 111
    16bc:	c1 f0       	breq	.+48     	; 0x16ee <vfprintf+0x26c>
    16be:	18 f4       	brcc	.+6      	; 0x16c6 <vfprintf+0x244>
    16c0:	88 35       	cpi	r24, 0x58	; 88
    16c2:	79 f0       	breq	.+30     	; 0x16e2 <vfprintf+0x260>
    16c4:	ad c0       	rjmp	.+346    	; 0x1820 <vfprintf+0x39e>
    16c6:	80 37       	cpi	r24, 0x70	; 112
    16c8:	19 f0       	breq	.+6      	; 0x16d0 <vfprintf+0x24e>
    16ca:	88 37       	cpi	r24, 0x78	; 120
    16cc:	21 f0       	breq	.+8      	; 0x16d6 <vfprintf+0x254>
    16ce:	a8 c0       	rjmp	.+336    	; 0x1820 <vfprintf+0x39e>
    16d0:	2f 2f       	mov	r18, r31
    16d2:	20 61       	ori	r18, 0x10	; 16
    16d4:	b2 2e       	mov	r11, r18
    16d6:	b4 fe       	sbrs	r11, 4
    16d8:	0d c0       	rjmp	.+26     	; 0x16f4 <vfprintf+0x272>
    16da:	8b 2d       	mov	r24, r11
    16dc:	84 60       	ori	r24, 0x04	; 4
    16de:	b8 2e       	mov	r11, r24
    16e0:	09 c0       	rjmp	.+18     	; 0x16f4 <vfprintf+0x272>
    16e2:	24 ff       	sbrs	r18, 4
    16e4:	0a c0       	rjmp	.+20     	; 0x16fa <vfprintf+0x278>
    16e6:	9f 2f       	mov	r25, r31
    16e8:	96 60       	ori	r25, 0x06	; 6
    16ea:	b9 2e       	mov	r11, r25
    16ec:	06 c0       	rjmp	.+12     	; 0x16fa <vfprintf+0x278>
    16ee:	28 e0       	ldi	r18, 0x08	; 8
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	05 c0       	rjmp	.+10     	; 0x16fe <vfprintf+0x27c>
    16f4:	20 e1       	ldi	r18, 0x10	; 16
    16f6:	30 e0       	ldi	r19, 0x00	; 0
    16f8:	02 c0       	rjmp	.+4      	; 0x16fe <vfprintf+0x27c>
    16fa:	20 e1       	ldi	r18, 0x10	; 16
    16fc:	32 e0       	ldi	r19, 0x02	; 2
    16fe:	f8 01       	movw	r30, r16
    1700:	b7 fe       	sbrs	r11, 7
    1702:	07 c0       	rjmp	.+14     	; 0x1712 <vfprintf+0x290>
    1704:	60 81       	ld	r22, Z
    1706:	71 81       	ldd	r23, Z+1	; 0x01
    1708:	82 81       	ldd	r24, Z+2	; 0x02
    170a:	93 81       	ldd	r25, Z+3	; 0x03
    170c:	0c 5f       	subi	r16, 0xFC	; 252
    170e:	1f 4f       	sbci	r17, 0xFF	; 255
    1710:	06 c0       	rjmp	.+12     	; 0x171e <vfprintf+0x29c>
    1712:	60 81       	ld	r22, Z
    1714:	71 81       	ldd	r23, Z+1	; 0x01
    1716:	80 e0       	ldi	r24, 0x00	; 0
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	0e 5f       	subi	r16, 0xFE	; 254
    171c:	1f 4f       	sbci	r17, 0xFF	; 255
    171e:	a4 01       	movw	r20, r8
    1720:	2e d2       	rcall	.+1116   	; 0x1b7e <__ultoa_invert>
    1722:	a8 2e       	mov	r10, r24
    1724:	a8 18       	sub	r10, r8
    1726:	fb 2d       	mov	r31, r11
    1728:	ff 77       	andi	r31, 0x7F	; 127
    172a:	bf 2e       	mov	r11, r31
    172c:	b6 fe       	sbrs	r11, 6
    172e:	0b c0       	rjmp	.+22     	; 0x1746 <vfprintf+0x2c4>
    1730:	2b 2d       	mov	r18, r11
    1732:	2e 7f       	andi	r18, 0xFE	; 254
    1734:	a5 14       	cp	r10, r5
    1736:	50 f4       	brcc	.+20     	; 0x174c <vfprintf+0x2ca>
    1738:	b4 fe       	sbrs	r11, 4
    173a:	0a c0       	rjmp	.+20     	; 0x1750 <vfprintf+0x2ce>
    173c:	b2 fc       	sbrc	r11, 2
    173e:	08 c0       	rjmp	.+16     	; 0x1750 <vfprintf+0x2ce>
    1740:	2b 2d       	mov	r18, r11
    1742:	2e 7e       	andi	r18, 0xEE	; 238
    1744:	05 c0       	rjmp	.+10     	; 0x1750 <vfprintf+0x2ce>
    1746:	7a 2c       	mov	r7, r10
    1748:	2b 2d       	mov	r18, r11
    174a:	03 c0       	rjmp	.+6      	; 0x1752 <vfprintf+0x2d0>
    174c:	7a 2c       	mov	r7, r10
    174e:	01 c0       	rjmp	.+2      	; 0x1752 <vfprintf+0x2d0>
    1750:	75 2c       	mov	r7, r5
    1752:	24 ff       	sbrs	r18, 4
    1754:	0d c0       	rjmp	.+26     	; 0x1770 <vfprintf+0x2ee>
    1756:	fe 01       	movw	r30, r28
    1758:	ea 0d       	add	r30, r10
    175a:	f1 1d       	adc	r31, r1
    175c:	80 81       	ld	r24, Z
    175e:	80 33       	cpi	r24, 0x30	; 48
    1760:	11 f4       	brne	.+4      	; 0x1766 <vfprintf+0x2e4>
    1762:	29 7e       	andi	r18, 0xE9	; 233
    1764:	09 c0       	rjmp	.+18     	; 0x1778 <vfprintf+0x2f6>
    1766:	22 ff       	sbrs	r18, 2
    1768:	06 c0       	rjmp	.+12     	; 0x1776 <vfprintf+0x2f4>
    176a:	73 94       	inc	r7
    176c:	73 94       	inc	r7
    176e:	04 c0       	rjmp	.+8      	; 0x1778 <vfprintf+0x2f6>
    1770:	82 2f       	mov	r24, r18
    1772:	86 78       	andi	r24, 0x86	; 134
    1774:	09 f0       	breq	.+2      	; 0x1778 <vfprintf+0x2f6>
    1776:	73 94       	inc	r7
    1778:	23 fd       	sbrc	r18, 3
    177a:	12 c0       	rjmp	.+36     	; 0x17a0 <vfprintf+0x31e>
    177c:	20 ff       	sbrs	r18, 0
    177e:	06 c0       	rjmp	.+12     	; 0x178c <vfprintf+0x30a>
    1780:	5a 2c       	mov	r5, r10
    1782:	73 14       	cp	r7, r3
    1784:	18 f4       	brcc	.+6      	; 0x178c <vfprintf+0x30a>
    1786:	53 0c       	add	r5, r3
    1788:	57 18       	sub	r5, r7
    178a:	73 2c       	mov	r7, r3
    178c:	73 14       	cp	r7, r3
    178e:	60 f4       	brcc	.+24     	; 0x17a8 <vfprintf+0x326>
    1790:	b7 01       	movw	r22, r14
    1792:	80 e2       	ldi	r24, 0x20	; 32
    1794:	90 e0       	ldi	r25, 0x00	; 0
    1796:	2c 87       	std	Y+12, r18	; 0x0c
    1798:	c0 d1       	rcall	.+896    	; 0x1b1a <fputc>
    179a:	73 94       	inc	r7
    179c:	2c 85       	ldd	r18, Y+12	; 0x0c
    179e:	f6 cf       	rjmp	.-20     	; 0x178c <vfprintf+0x30a>
    17a0:	73 14       	cp	r7, r3
    17a2:	10 f4       	brcc	.+4      	; 0x17a8 <vfprintf+0x326>
    17a4:	37 18       	sub	r3, r7
    17a6:	01 c0       	rjmp	.+2      	; 0x17aa <vfprintf+0x328>
    17a8:	31 2c       	mov	r3, r1
    17aa:	24 ff       	sbrs	r18, 4
    17ac:	11 c0       	rjmp	.+34     	; 0x17d0 <vfprintf+0x34e>
    17ae:	b7 01       	movw	r22, r14
    17b0:	80 e3       	ldi	r24, 0x30	; 48
    17b2:	90 e0       	ldi	r25, 0x00	; 0
    17b4:	2c 87       	std	Y+12, r18	; 0x0c
    17b6:	b1 d1       	rcall	.+866    	; 0x1b1a <fputc>
    17b8:	2c 85       	ldd	r18, Y+12	; 0x0c
    17ba:	22 ff       	sbrs	r18, 2
    17bc:	16 c0       	rjmp	.+44     	; 0x17ea <vfprintf+0x368>
    17be:	21 ff       	sbrs	r18, 1
    17c0:	03 c0       	rjmp	.+6      	; 0x17c8 <vfprintf+0x346>
    17c2:	88 e5       	ldi	r24, 0x58	; 88
    17c4:	90 e0       	ldi	r25, 0x00	; 0
    17c6:	02 c0       	rjmp	.+4      	; 0x17cc <vfprintf+0x34a>
    17c8:	88 e7       	ldi	r24, 0x78	; 120
    17ca:	90 e0       	ldi	r25, 0x00	; 0
    17cc:	b7 01       	movw	r22, r14
    17ce:	0c c0       	rjmp	.+24     	; 0x17e8 <vfprintf+0x366>
    17d0:	82 2f       	mov	r24, r18
    17d2:	86 78       	andi	r24, 0x86	; 134
    17d4:	51 f0       	breq	.+20     	; 0x17ea <vfprintf+0x368>
    17d6:	21 fd       	sbrc	r18, 1
    17d8:	02 c0       	rjmp	.+4      	; 0x17de <vfprintf+0x35c>
    17da:	80 e2       	ldi	r24, 0x20	; 32
    17dc:	01 c0       	rjmp	.+2      	; 0x17e0 <vfprintf+0x35e>
    17de:	8b e2       	ldi	r24, 0x2B	; 43
    17e0:	27 fd       	sbrc	r18, 7
    17e2:	8d e2       	ldi	r24, 0x2D	; 45
    17e4:	b7 01       	movw	r22, r14
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	98 d1       	rcall	.+816    	; 0x1b1a <fputc>
    17ea:	a5 14       	cp	r10, r5
    17ec:	30 f4       	brcc	.+12     	; 0x17fa <vfprintf+0x378>
    17ee:	b7 01       	movw	r22, r14
    17f0:	80 e3       	ldi	r24, 0x30	; 48
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	92 d1       	rcall	.+804    	; 0x1b1a <fputc>
    17f6:	5a 94       	dec	r5
    17f8:	f8 cf       	rjmp	.-16     	; 0x17ea <vfprintf+0x368>
    17fa:	aa 94       	dec	r10
    17fc:	f4 01       	movw	r30, r8
    17fe:	ea 0d       	add	r30, r10
    1800:	f1 1d       	adc	r31, r1
    1802:	80 81       	ld	r24, Z
    1804:	b7 01       	movw	r22, r14
    1806:	90 e0       	ldi	r25, 0x00	; 0
    1808:	88 d1       	rcall	.+784    	; 0x1b1a <fputc>
    180a:	a1 10       	cpse	r10, r1
    180c:	f6 cf       	rjmp	.-20     	; 0x17fa <vfprintf+0x378>
    180e:	33 20       	and	r3, r3
    1810:	09 f4       	brne	.+2      	; 0x1814 <vfprintf+0x392>
    1812:	5d ce       	rjmp	.-838    	; 0x14ce <vfprintf+0x4c>
    1814:	b7 01       	movw	r22, r14
    1816:	80 e2       	ldi	r24, 0x20	; 32
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	7f d1       	rcall	.+766    	; 0x1b1a <fputc>
    181c:	3a 94       	dec	r3
    181e:	f7 cf       	rjmp	.-18     	; 0x180e <vfprintf+0x38c>
    1820:	f7 01       	movw	r30, r14
    1822:	86 81       	ldd	r24, Z+6	; 0x06
    1824:	97 81       	ldd	r25, Z+7	; 0x07
    1826:	02 c0       	rjmp	.+4      	; 0x182c <vfprintf+0x3aa>
    1828:	8f ef       	ldi	r24, 0xFF	; 255
    182a:	9f ef       	ldi	r25, 0xFF	; 255
    182c:	2c 96       	adiw	r28, 0x0c	; 12
    182e:	0f b6       	in	r0, 0x3f	; 63
    1830:	f8 94       	cli
    1832:	de bf       	out	0x3e, r29	; 62
    1834:	0f be       	out	0x3f, r0	; 63
    1836:	cd bf       	out	0x3d, r28	; 61
    1838:	df 91       	pop	r29
    183a:	cf 91       	pop	r28
    183c:	1f 91       	pop	r17
    183e:	0f 91       	pop	r16
    1840:	ff 90       	pop	r15
    1842:	ef 90       	pop	r14
    1844:	df 90       	pop	r13
    1846:	cf 90       	pop	r12
    1848:	bf 90       	pop	r11
    184a:	af 90       	pop	r10
    184c:	9f 90       	pop	r9
    184e:	8f 90       	pop	r8
    1850:	7f 90       	pop	r7
    1852:	6f 90       	pop	r6
    1854:	5f 90       	pop	r5
    1856:	4f 90       	pop	r4
    1858:	3f 90       	pop	r3
    185a:	2f 90       	pop	r2
    185c:	08 95       	ret

0000185e <calloc>:
    185e:	0f 93       	push	r16
    1860:	1f 93       	push	r17
    1862:	cf 93       	push	r28
    1864:	df 93       	push	r29
    1866:	86 9f       	mul	r24, r22
    1868:	80 01       	movw	r16, r0
    186a:	87 9f       	mul	r24, r23
    186c:	10 0d       	add	r17, r0
    186e:	96 9f       	mul	r25, r22
    1870:	10 0d       	add	r17, r0
    1872:	11 24       	eor	r1, r1
    1874:	c8 01       	movw	r24, r16
    1876:	0d d0       	rcall	.+26     	; 0x1892 <malloc>
    1878:	ec 01       	movw	r28, r24
    187a:	00 97       	sbiw	r24, 0x00	; 0
    187c:	21 f0       	breq	.+8      	; 0x1886 <calloc+0x28>
    187e:	a8 01       	movw	r20, r16
    1880:	60 e0       	ldi	r22, 0x00	; 0
    1882:	70 e0       	ldi	r23, 0x00	; 0
    1884:	38 d1       	rcall	.+624    	; 0x1af6 <memset>
    1886:	ce 01       	movw	r24, r28
    1888:	df 91       	pop	r29
    188a:	cf 91       	pop	r28
    188c:	1f 91       	pop	r17
    188e:	0f 91       	pop	r16
    1890:	08 95       	ret

00001892 <malloc>:
    1892:	cf 93       	push	r28
    1894:	df 93       	push	r29
    1896:	82 30       	cpi	r24, 0x02	; 2
    1898:	91 05       	cpc	r25, r1
    189a:	10 f4       	brcc	.+4      	; 0x18a0 <malloc+0xe>
    189c:	82 e0       	ldi	r24, 0x02	; 2
    189e:	90 e0       	ldi	r25, 0x00	; 0
    18a0:	e0 91 7a 03 	lds	r30, 0x037A
    18a4:	f0 91 7b 03 	lds	r31, 0x037B
    18a8:	20 e0       	ldi	r18, 0x00	; 0
    18aa:	30 e0       	ldi	r19, 0x00	; 0
    18ac:	a0 e0       	ldi	r26, 0x00	; 0
    18ae:	b0 e0       	ldi	r27, 0x00	; 0
    18b0:	30 97       	sbiw	r30, 0x00	; 0
    18b2:	39 f1       	breq	.+78     	; 0x1902 <malloc+0x70>
    18b4:	40 81       	ld	r20, Z
    18b6:	51 81       	ldd	r21, Z+1	; 0x01
    18b8:	48 17       	cp	r20, r24
    18ba:	59 07       	cpc	r21, r25
    18bc:	b8 f0       	brcs	.+46     	; 0x18ec <malloc+0x5a>
    18be:	48 17       	cp	r20, r24
    18c0:	59 07       	cpc	r21, r25
    18c2:	71 f4       	brne	.+28     	; 0x18e0 <malloc+0x4e>
    18c4:	82 81       	ldd	r24, Z+2	; 0x02
    18c6:	93 81       	ldd	r25, Z+3	; 0x03
    18c8:	10 97       	sbiw	r26, 0x00	; 0
    18ca:	29 f0       	breq	.+10     	; 0x18d6 <malloc+0x44>
    18cc:	13 96       	adiw	r26, 0x03	; 3
    18ce:	9c 93       	st	X, r25
    18d0:	8e 93       	st	-X, r24
    18d2:	12 97       	sbiw	r26, 0x02	; 2
    18d4:	2c c0       	rjmp	.+88     	; 0x192e <malloc+0x9c>
    18d6:	90 93 7b 03 	sts	0x037B, r25
    18da:	80 93 7a 03 	sts	0x037A, r24
    18de:	27 c0       	rjmp	.+78     	; 0x192e <malloc+0x9c>
    18e0:	21 15       	cp	r18, r1
    18e2:	31 05       	cpc	r19, r1
    18e4:	31 f0       	breq	.+12     	; 0x18f2 <malloc+0x60>
    18e6:	42 17       	cp	r20, r18
    18e8:	53 07       	cpc	r21, r19
    18ea:	18 f0       	brcs	.+6      	; 0x18f2 <malloc+0x60>
    18ec:	a9 01       	movw	r20, r18
    18ee:	db 01       	movw	r26, r22
    18f0:	01 c0       	rjmp	.+2      	; 0x18f4 <malloc+0x62>
    18f2:	ef 01       	movw	r28, r30
    18f4:	9a 01       	movw	r18, r20
    18f6:	bd 01       	movw	r22, r26
    18f8:	df 01       	movw	r26, r30
    18fa:	02 80       	ldd	r0, Z+2	; 0x02
    18fc:	f3 81       	ldd	r31, Z+3	; 0x03
    18fe:	e0 2d       	mov	r30, r0
    1900:	d7 cf       	rjmp	.-82     	; 0x18b0 <malloc+0x1e>
    1902:	21 15       	cp	r18, r1
    1904:	31 05       	cpc	r19, r1
    1906:	f9 f0       	breq	.+62     	; 0x1946 <malloc+0xb4>
    1908:	28 1b       	sub	r18, r24
    190a:	39 0b       	sbc	r19, r25
    190c:	24 30       	cpi	r18, 0x04	; 4
    190e:	31 05       	cpc	r19, r1
    1910:	80 f4       	brcc	.+32     	; 0x1932 <malloc+0xa0>
    1912:	8a 81       	ldd	r24, Y+2	; 0x02
    1914:	9b 81       	ldd	r25, Y+3	; 0x03
    1916:	61 15       	cp	r22, r1
    1918:	71 05       	cpc	r23, r1
    191a:	21 f0       	breq	.+8      	; 0x1924 <malloc+0x92>
    191c:	fb 01       	movw	r30, r22
    191e:	93 83       	std	Z+3, r25	; 0x03
    1920:	82 83       	std	Z+2, r24	; 0x02
    1922:	04 c0       	rjmp	.+8      	; 0x192c <malloc+0x9a>
    1924:	90 93 7b 03 	sts	0x037B, r25
    1928:	80 93 7a 03 	sts	0x037A, r24
    192c:	fe 01       	movw	r30, r28
    192e:	32 96       	adiw	r30, 0x02	; 2
    1930:	44 c0       	rjmp	.+136    	; 0x19ba <malloc+0x128>
    1932:	fe 01       	movw	r30, r28
    1934:	e2 0f       	add	r30, r18
    1936:	f3 1f       	adc	r31, r19
    1938:	81 93       	st	Z+, r24
    193a:	91 93       	st	Z+, r25
    193c:	22 50       	subi	r18, 0x02	; 2
    193e:	31 09       	sbc	r19, r1
    1940:	39 83       	std	Y+1, r19	; 0x01
    1942:	28 83       	st	Y, r18
    1944:	3a c0       	rjmp	.+116    	; 0x19ba <malloc+0x128>
    1946:	20 91 78 03 	lds	r18, 0x0378
    194a:	30 91 79 03 	lds	r19, 0x0379
    194e:	23 2b       	or	r18, r19
    1950:	41 f4       	brne	.+16     	; 0x1962 <malloc+0xd0>
    1952:	20 91 02 02 	lds	r18, 0x0202
    1956:	30 91 03 02 	lds	r19, 0x0203
    195a:	30 93 79 03 	sts	0x0379, r19
    195e:	20 93 78 03 	sts	0x0378, r18
    1962:	20 91 00 02 	lds	r18, 0x0200
    1966:	30 91 01 02 	lds	r19, 0x0201
    196a:	21 15       	cp	r18, r1
    196c:	31 05       	cpc	r19, r1
    196e:	41 f4       	brne	.+16     	; 0x1980 <malloc+0xee>
    1970:	2d b7       	in	r18, 0x3d	; 61
    1972:	3e b7       	in	r19, 0x3e	; 62
    1974:	40 91 04 02 	lds	r20, 0x0204
    1978:	50 91 05 02 	lds	r21, 0x0205
    197c:	24 1b       	sub	r18, r20
    197e:	35 0b       	sbc	r19, r21
    1980:	e0 91 78 03 	lds	r30, 0x0378
    1984:	f0 91 79 03 	lds	r31, 0x0379
    1988:	e2 17       	cp	r30, r18
    198a:	f3 07       	cpc	r31, r19
    198c:	a0 f4       	brcc	.+40     	; 0x19b6 <malloc+0x124>
    198e:	2e 1b       	sub	r18, r30
    1990:	3f 0b       	sbc	r19, r31
    1992:	28 17       	cp	r18, r24
    1994:	39 07       	cpc	r19, r25
    1996:	78 f0       	brcs	.+30     	; 0x19b6 <malloc+0x124>
    1998:	ac 01       	movw	r20, r24
    199a:	4e 5f       	subi	r20, 0xFE	; 254
    199c:	5f 4f       	sbci	r21, 0xFF	; 255
    199e:	24 17       	cp	r18, r20
    19a0:	35 07       	cpc	r19, r21
    19a2:	48 f0       	brcs	.+18     	; 0x19b6 <malloc+0x124>
    19a4:	4e 0f       	add	r20, r30
    19a6:	5f 1f       	adc	r21, r31
    19a8:	50 93 79 03 	sts	0x0379, r21
    19ac:	40 93 78 03 	sts	0x0378, r20
    19b0:	81 93       	st	Z+, r24
    19b2:	91 93       	st	Z+, r25
    19b4:	02 c0       	rjmp	.+4      	; 0x19ba <malloc+0x128>
    19b6:	e0 e0       	ldi	r30, 0x00	; 0
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	cf 01       	movw	r24, r30
    19bc:	df 91       	pop	r29
    19be:	cf 91       	pop	r28
    19c0:	08 95       	ret

000019c2 <free>:
    19c2:	cf 93       	push	r28
    19c4:	df 93       	push	r29
    19c6:	00 97       	sbiw	r24, 0x00	; 0
    19c8:	09 f4       	brne	.+2      	; 0x19cc <free+0xa>
    19ca:	87 c0       	rjmp	.+270    	; 0x1ada <free+0x118>
    19cc:	fc 01       	movw	r30, r24
    19ce:	32 97       	sbiw	r30, 0x02	; 2
    19d0:	13 82       	std	Z+3, r1	; 0x03
    19d2:	12 82       	std	Z+2, r1	; 0x02
    19d4:	c0 91 7a 03 	lds	r28, 0x037A
    19d8:	d0 91 7b 03 	lds	r29, 0x037B
    19dc:	20 97       	sbiw	r28, 0x00	; 0
    19de:	81 f4       	brne	.+32     	; 0x1a00 <free+0x3e>
    19e0:	20 81       	ld	r18, Z
    19e2:	31 81       	ldd	r19, Z+1	; 0x01
    19e4:	28 0f       	add	r18, r24
    19e6:	39 1f       	adc	r19, r25
    19e8:	80 91 78 03 	lds	r24, 0x0378
    19ec:	90 91 79 03 	lds	r25, 0x0379
    19f0:	82 17       	cp	r24, r18
    19f2:	93 07       	cpc	r25, r19
    19f4:	79 f5       	brne	.+94     	; 0x1a54 <free+0x92>
    19f6:	f0 93 79 03 	sts	0x0379, r31
    19fa:	e0 93 78 03 	sts	0x0378, r30
    19fe:	6d c0       	rjmp	.+218    	; 0x1ada <free+0x118>
    1a00:	de 01       	movw	r26, r28
    1a02:	20 e0       	ldi	r18, 0x00	; 0
    1a04:	30 e0       	ldi	r19, 0x00	; 0
    1a06:	ae 17       	cp	r26, r30
    1a08:	bf 07       	cpc	r27, r31
    1a0a:	50 f4       	brcc	.+20     	; 0x1a20 <free+0x5e>
    1a0c:	12 96       	adiw	r26, 0x02	; 2
    1a0e:	4d 91       	ld	r20, X+
    1a10:	5c 91       	ld	r21, X
    1a12:	13 97       	sbiw	r26, 0x03	; 3
    1a14:	9d 01       	movw	r18, r26
    1a16:	41 15       	cp	r20, r1
    1a18:	51 05       	cpc	r21, r1
    1a1a:	09 f1       	breq	.+66     	; 0x1a5e <free+0x9c>
    1a1c:	da 01       	movw	r26, r20
    1a1e:	f3 cf       	rjmp	.-26     	; 0x1a06 <free+0x44>
    1a20:	b3 83       	std	Z+3, r27	; 0x03
    1a22:	a2 83       	std	Z+2, r26	; 0x02
    1a24:	40 81       	ld	r20, Z
    1a26:	51 81       	ldd	r21, Z+1	; 0x01
    1a28:	84 0f       	add	r24, r20
    1a2a:	95 1f       	adc	r25, r21
    1a2c:	8a 17       	cp	r24, r26
    1a2e:	9b 07       	cpc	r25, r27
    1a30:	71 f4       	brne	.+28     	; 0x1a4e <free+0x8c>
    1a32:	8d 91       	ld	r24, X+
    1a34:	9c 91       	ld	r25, X
    1a36:	11 97       	sbiw	r26, 0x01	; 1
    1a38:	84 0f       	add	r24, r20
    1a3a:	95 1f       	adc	r25, r21
    1a3c:	02 96       	adiw	r24, 0x02	; 2
    1a3e:	91 83       	std	Z+1, r25	; 0x01
    1a40:	80 83       	st	Z, r24
    1a42:	12 96       	adiw	r26, 0x02	; 2
    1a44:	8d 91       	ld	r24, X+
    1a46:	9c 91       	ld	r25, X
    1a48:	13 97       	sbiw	r26, 0x03	; 3
    1a4a:	93 83       	std	Z+3, r25	; 0x03
    1a4c:	82 83       	std	Z+2, r24	; 0x02
    1a4e:	21 15       	cp	r18, r1
    1a50:	31 05       	cpc	r19, r1
    1a52:	29 f4       	brne	.+10     	; 0x1a5e <free+0x9c>
    1a54:	f0 93 7b 03 	sts	0x037B, r31
    1a58:	e0 93 7a 03 	sts	0x037A, r30
    1a5c:	3e c0       	rjmp	.+124    	; 0x1ada <free+0x118>
    1a5e:	d9 01       	movw	r26, r18
    1a60:	13 96       	adiw	r26, 0x03	; 3
    1a62:	fc 93       	st	X, r31
    1a64:	ee 93       	st	-X, r30
    1a66:	12 97       	sbiw	r26, 0x02	; 2
    1a68:	4d 91       	ld	r20, X+
    1a6a:	5d 91       	ld	r21, X+
    1a6c:	a4 0f       	add	r26, r20
    1a6e:	b5 1f       	adc	r27, r21
    1a70:	ea 17       	cp	r30, r26
    1a72:	fb 07       	cpc	r31, r27
    1a74:	79 f4       	brne	.+30     	; 0x1a94 <free+0xd2>
    1a76:	80 81       	ld	r24, Z
    1a78:	91 81       	ldd	r25, Z+1	; 0x01
    1a7a:	84 0f       	add	r24, r20
    1a7c:	95 1f       	adc	r25, r21
    1a7e:	02 96       	adiw	r24, 0x02	; 2
    1a80:	d9 01       	movw	r26, r18
    1a82:	11 96       	adiw	r26, 0x01	; 1
    1a84:	9c 93       	st	X, r25
    1a86:	8e 93       	st	-X, r24
    1a88:	82 81       	ldd	r24, Z+2	; 0x02
    1a8a:	93 81       	ldd	r25, Z+3	; 0x03
    1a8c:	13 96       	adiw	r26, 0x03	; 3
    1a8e:	9c 93       	st	X, r25
    1a90:	8e 93       	st	-X, r24
    1a92:	12 97       	sbiw	r26, 0x02	; 2
    1a94:	e0 e0       	ldi	r30, 0x00	; 0
    1a96:	f0 e0       	ldi	r31, 0x00	; 0
    1a98:	8a 81       	ldd	r24, Y+2	; 0x02
    1a9a:	9b 81       	ldd	r25, Y+3	; 0x03
    1a9c:	00 97       	sbiw	r24, 0x00	; 0
    1a9e:	19 f0       	breq	.+6      	; 0x1aa6 <free+0xe4>
    1aa0:	fe 01       	movw	r30, r28
    1aa2:	ec 01       	movw	r28, r24
    1aa4:	f9 cf       	rjmp	.-14     	; 0x1a98 <free+0xd6>
    1aa6:	ce 01       	movw	r24, r28
    1aa8:	02 96       	adiw	r24, 0x02	; 2
    1aaa:	28 81       	ld	r18, Y
    1aac:	39 81       	ldd	r19, Y+1	; 0x01
    1aae:	82 0f       	add	r24, r18
    1ab0:	93 1f       	adc	r25, r19
    1ab2:	20 91 78 03 	lds	r18, 0x0378
    1ab6:	30 91 79 03 	lds	r19, 0x0379
    1aba:	28 17       	cp	r18, r24
    1abc:	39 07       	cpc	r19, r25
    1abe:	69 f4       	brne	.+26     	; 0x1ada <free+0x118>
    1ac0:	30 97       	sbiw	r30, 0x00	; 0
    1ac2:	29 f4       	brne	.+10     	; 0x1ace <free+0x10c>
    1ac4:	10 92 7b 03 	sts	0x037B, r1
    1ac8:	10 92 7a 03 	sts	0x037A, r1
    1acc:	02 c0       	rjmp	.+4      	; 0x1ad2 <free+0x110>
    1ace:	13 82       	std	Z+3, r1	; 0x03
    1ad0:	12 82       	std	Z+2, r1	; 0x02
    1ad2:	d0 93 79 03 	sts	0x0379, r29
    1ad6:	c0 93 78 03 	sts	0x0378, r28
    1ada:	df 91       	pop	r29
    1adc:	cf 91       	pop	r28
    1ade:	08 95       	ret

00001ae0 <strnlen_P>:
    1ae0:	fc 01       	movw	r30, r24
    1ae2:	05 90       	lpm	r0, Z+
    1ae4:	61 50       	subi	r22, 0x01	; 1
    1ae6:	70 40       	sbci	r23, 0x00	; 0
    1ae8:	01 10       	cpse	r0, r1
    1aea:	d8 f7       	brcc	.-10     	; 0x1ae2 <strnlen_P+0x2>
    1aec:	80 95       	com	r24
    1aee:	90 95       	com	r25
    1af0:	8e 0f       	add	r24, r30
    1af2:	9f 1f       	adc	r25, r31
    1af4:	08 95       	ret

00001af6 <memset>:
    1af6:	dc 01       	movw	r26, r24
    1af8:	01 c0       	rjmp	.+2      	; 0x1afc <memset+0x6>
    1afa:	6d 93       	st	X+, r22
    1afc:	41 50       	subi	r20, 0x01	; 1
    1afe:	50 40       	sbci	r21, 0x00	; 0
    1b00:	e0 f7       	brcc	.-8      	; 0x1afa <memset+0x4>
    1b02:	08 95       	ret

00001b04 <strnlen>:
    1b04:	fc 01       	movw	r30, r24
    1b06:	61 50       	subi	r22, 0x01	; 1
    1b08:	70 40       	sbci	r23, 0x00	; 0
    1b0a:	01 90       	ld	r0, Z+
    1b0c:	01 10       	cpse	r0, r1
    1b0e:	d8 f7       	brcc	.-10     	; 0x1b06 <strnlen+0x2>
    1b10:	80 95       	com	r24
    1b12:	90 95       	com	r25
    1b14:	8e 0f       	add	r24, r30
    1b16:	9f 1f       	adc	r25, r31
    1b18:	08 95       	ret

00001b1a <fputc>:
    1b1a:	0f 93       	push	r16
    1b1c:	1f 93       	push	r17
    1b1e:	cf 93       	push	r28
    1b20:	df 93       	push	r29
    1b22:	18 2f       	mov	r17, r24
    1b24:	09 2f       	mov	r16, r25
    1b26:	eb 01       	movw	r28, r22
    1b28:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2a:	81 fd       	sbrc	r24, 1
    1b2c:	03 c0       	rjmp	.+6      	; 0x1b34 <fputc+0x1a>
    1b2e:	8f ef       	ldi	r24, 0xFF	; 255
    1b30:	9f ef       	ldi	r25, 0xFF	; 255
    1b32:	20 c0       	rjmp	.+64     	; 0x1b74 <fputc+0x5a>
    1b34:	82 ff       	sbrs	r24, 2
    1b36:	10 c0       	rjmp	.+32     	; 0x1b58 <fputc+0x3e>
    1b38:	4e 81       	ldd	r20, Y+6	; 0x06
    1b3a:	5f 81       	ldd	r21, Y+7	; 0x07
    1b3c:	2c 81       	ldd	r18, Y+4	; 0x04
    1b3e:	3d 81       	ldd	r19, Y+5	; 0x05
    1b40:	42 17       	cp	r20, r18
    1b42:	53 07       	cpc	r21, r19
    1b44:	7c f4       	brge	.+30     	; 0x1b64 <fputc+0x4a>
    1b46:	e8 81       	ld	r30, Y
    1b48:	f9 81       	ldd	r31, Y+1	; 0x01
    1b4a:	9f 01       	movw	r18, r30
    1b4c:	2f 5f       	subi	r18, 0xFF	; 255
    1b4e:	3f 4f       	sbci	r19, 0xFF	; 255
    1b50:	39 83       	std	Y+1, r19	; 0x01
    1b52:	28 83       	st	Y, r18
    1b54:	10 83       	st	Z, r17
    1b56:	06 c0       	rjmp	.+12     	; 0x1b64 <fputc+0x4a>
    1b58:	e8 85       	ldd	r30, Y+8	; 0x08
    1b5a:	f9 85       	ldd	r31, Y+9	; 0x09
    1b5c:	81 2f       	mov	r24, r17
    1b5e:	19 95       	eicall
    1b60:	89 2b       	or	r24, r25
    1b62:	29 f7       	brne	.-54     	; 0x1b2e <fputc+0x14>
    1b64:	2e 81       	ldd	r18, Y+6	; 0x06
    1b66:	3f 81       	ldd	r19, Y+7	; 0x07
    1b68:	2f 5f       	subi	r18, 0xFF	; 255
    1b6a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b6c:	3f 83       	std	Y+7, r19	; 0x07
    1b6e:	2e 83       	std	Y+6, r18	; 0x06
    1b70:	81 2f       	mov	r24, r17
    1b72:	90 2f       	mov	r25, r16
    1b74:	df 91       	pop	r29
    1b76:	cf 91       	pop	r28
    1b78:	1f 91       	pop	r17
    1b7a:	0f 91       	pop	r16
    1b7c:	08 95       	ret

00001b7e <__ultoa_invert>:
    1b7e:	fa 01       	movw	r30, r20
    1b80:	aa 27       	eor	r26, r26
    1b82:	28 30       	cpi	r18, 0x08	; 8
    1b84:	51 f1       	breq	.+84     	; 0x1bda <__ultoa_invert+0x5c>
    1b86:	20 31       	cpi	r18, 0x10	; 16
    1b88:	81 f1       	breq	.+96     	; 0x1bea <__ultoa_invert+0x6c>
    1b8a:	e8 94       	clt
    1b8c:	6f 93       	push	r22
    1b8e:	6e 7f       	andi	r22, 0xFE	; 254
    1b90:	6e 5f       	subi	r22, 0xFE	; 254
    1b92:	7f 4f       	sbci	r23, 0xFF	; 255
    1b94:	8f 4f       	sbci	r24, 0xFF	; 255
    1b96:	9f 4f       	sbci	r25, 0xFF	; 255
    1b98:	af 4f       	sbci	r26, 0xFF	; 255
    1b9a:	b1 e0       	ldi	r27, 0x01	; 1
    1b9c:	3e d0       	rcall	.+124    	; 0x1c1a <__ultoa_invert+0x9c>
    1b9e:	b4 e0       	ldi	r27, 0x04	; 4
    1ba0:	3c d0       	rcall	.+120    	; 0x1c1a <__ultoa_invert+0x9c>
    1ba2:	67 0f       	add	r22, r23
    1ba4:	78 1f       	adc	r23, r24
    1ba6:	89 1f       	adc	r24, r25
    1ba8:	9a 1f       	adc	r25, r26
    1baa:	a1 1d       	adc	r26, r1
    1bac:	68 0f       	add	r22, r24
    1bae:	79 1f       	adc	r23, r25
    1bb0:	8a 1f       	adc	r24, r26
    1bb2:	91 1d       	adc	r25, r1
    1bb4:	a1 1d       	adc	r26, r1
    1bb6:	6a 0f       	add	r22, r26
    1bb8:	71 1d       	adc	r23, r1
    1bba:	81 1d       	adc	r24, r1
    1bbc:	91 1d       	adc	r25, r1
    1bbe:	a1 1d       	adc	r26, r1
    1bc0:	20 d0       	rcall	.+64     	; 0x1c02 <__ultoa_invert+0x84>
    1bc2:	09 f4       	brne	.+2      	; 0x1bc6 <__ultoa_invert+0x48>
    1bc4:	68 94       	set
    1bc6:	3f 91       	pop	r19
    1bc8:	2a e0       	ldi	r18, 0x0A	; 10
    1bca:	26 9f       	mul	r18, r22
    1bcc:	11 24       	eor	r1, r1
    1bce:	30 19       	sub	r19, r0
    1bd0:	30 5d       	subi	r19, 0xD0	; 208
    1bd2:	31 93       	st	Z+, r19
    1bd4:	de f6       	brtc	.-74     	; 0x1b8c <__ultoa_invert+0xe>
    1bd6:	cf 01       	movw	r24, r30
    1bd8:	08 95       	ret
    1bda:	46 2f       	mov	r20, r22
    1bdc:	47 70       	andi	r20, 0x07	; 7
    1bde:	40 5d       	subi	r20, 0xD0	; 208
    1be0:	41 93       	st	Z+, r20
    1be2:	b3 e0       	ldi	r27, 0x03	; 3
    1be4:	0f d0       	rcall	.+30     	; 0x1c04 <__ultoa_invert+0x86>
    1be6:	c9 f7       	brne	.-14     	; 0x1bda <__ultoa_invert+0x5c>
    1be8:	f6 cf       	rjmp	.-20     	; 0x1bd6 <__ultoa_invert+0x58>
    1bea:	46 2f       	mov	r20, r22
    1bec:	4f 70       	andi	r20, 0x0F	; 15
    1bee:	40 5d       	subi	r20, 0xD0	; 208
    1bf0:	4a 33       	cpi	r20, 0x3A	; 58
    1bf2:	18 f0       	brcs	.+6      	; 0x1bfa <__ultoa_invert+0x7c>
    1bf4:	49 5d       	subi	r20, 0xD9	; 217
    1bf6:	31 fd       	sbrc	r19, 1
    1bf8:	40 52       	subi	r20, 0x20	; 32
    1bfa:	41 93       	st	Z+, r20
    1bfc:	02 d0       	rcall	.+4      	; 0x1c02 <__ultoa_invert+0x84>
    1bfe:	a9 f7       	brne	.-22     	; 0x1bea <__ultoa_invert+0x6c>
    1c00:	ea cf       	rjmp	.-44     	; 0x1bd6 <__ultoa_invert+0x58>
    1c02:	b4 e0       	ldi	r27, 0x04	; 4
    1c04:	a6 95       	lsr	r26
    1c06:	97 95       	ror	r25
    1c08:	87 95       	ror	r24
    1c0a:	77 95       	ror	r23
    1c0c:	67 95       	ror	r22
    1c0e:	ba 95       	dec	r27
    1c10:	c9 f7       	brne	.-14     	; 0x1c04 <__ultoa_invert+0x86>
    1c12:	00 97       	sbiw	r24, 0x00	; 0
    1c14:	61 05       	cpc	r22, r1
    1c16:	71 05       	cpc	r23, r1
    1c18:	08 95       	ret
    1c1a:	9b 01       	movw	r18, r22
    1c1c:	ac 01       	movw	r20, r24
    1c1e:	0a 2e       	mov	r0, r26
    1c20:	06 94       	lsr	r0
    1c22:	57 95       	ror	r21
    1c24:	47 95       	ror	r20
    1c26:	37 95       	ror	r19
    1c28:	27 95       	ror	r18
    1c2a:	ba 95       	dec	r27
    1c2c:	c9 f7       	brne	.-14     	; 0x1c20 <__ultoa_invert+0xa2>
    1c2e:	62 0f       	add	r22, r18
    1c30:	73 1f       	adc	r23, r19
    1c32:	84 1f       	adc	r24, r20
    1c34:	95 1f       	adc	r25, r21
    1c36:	a0 1d       	adc	r26, r0
    1c38:	08 95       	ret

00001c3a <_exit>:
    1c3a:	f8 94       	cli

00001c3c <__stop_program>:
    1c3c:	ff cf       	rjmp	.-2      	; 0x1c3c <__stop_program>
