
*** Running vivado
    with args -log score_top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source score_top_module.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source score_top_module.tcl -notrace
Command: synth_design -top score_top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7148 
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/menu.v:74]
WARNING: [Synth 8-976] timer has already been declared [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/menu.v:74]
WARNING: [Synth 8-2654] second declaration of timer ignored [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/menu.v:74]
INFO: [Synth 8-994] timer is declared here [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/menu.v:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 369.820 ; gain = 111.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'score_top_module' [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:38]
INFO: [Synth 8-6157] synthesizing module 'score_tabulator' [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:58]
INFO: [Synth 8-6155] done synthesizing module 'score_tabulator' (1#1) [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:58]
WARNING: [Synth 8-350] instance 'nolabel_line38' of module 'score_tabulator' requires 5 connections, but only 4 given [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:38]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
INFO: [Synth 8-6157] synthesizing module 'display_parser' [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:82]
INFO: [Synth 8-6155] done synthesizing module 'display_parser' (2#1) [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'timer' does not match port width (16) of module 'display_parser' [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:49]
WARNING: [Synth 8-350] instance 'nolabel_line46' of module 'display_parser' requires 8 connections, but only 2 given [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3848] Net ones in module/entity score_top_module does not have driver. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:28]
WARNING: [Synth 8-3848] Net tens in module/entity score_top_module does not have driver. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:29]
WARNING: [Synth 8-3848] Net hundreds in module/entity score_top_module does not have driver. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:30]
WARNING: [Synth 8-3848] Net thousands in module/entity score_top_module does not have driver. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:31]
WARNING: [Synth 8-3848] Net sec in module/entity score_top_module does not have driver. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:32]
WARNING: [Synth 8-3848] Net ten_sec in module/entity score_top_module does not have driver. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:33]
WARNING: [Synth 8-3848] Net timer in module/entity score_top_module does not have driver. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:49]
WARNING: [Synth 8-3848] Net current_score in module/entity score_top_module does not have driver. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:36]
INFO: [Synth 8-6155] done synthesizing module 'score_top_module' (3#1) [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:22]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ones[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ones[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ones[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ones[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port tens[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port tens[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port tens[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port tens[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port hundreds[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port hundreds[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port hundreds[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port hundreds[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port thousands[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port thousands[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port thousands[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port thousands[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port sec[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port sec[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port sec[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port sec[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ten_sec[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ten_sec[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ten_sec[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ten_sec[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port game_mode
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 403.141 ; gain = 144.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[13] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[12] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[11] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[10] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[9] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[8] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[7] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[6] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[5] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[4] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[3] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[2] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[1] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:score[0] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46:timer[0] to constant 0 [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:46]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 403.141 ; gain = 144.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 403.141 ; gain = 144.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnS'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/constrs_1/imports/Downloads/Basys-3_lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/score_top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/score_top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 726.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 726.207 ; gain = 467.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 726.207 ; gain = 467.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 726.207 ; gain = 467.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 726.207 ; gain = 467.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module score_tabulator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element nolabel_line38/current_score_reg was removed.  [C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.srcs/sources_1/new/score_tabulator.v:71]
WARNING: [Synth 8-3330] design score_top_module has an empty top module
WARNING: [Synth 8-3331] design score_top_module has unconnected port ones[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ones[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ones[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ones[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port tens[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port tens[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port tens[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port tens[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port hundreds[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port hundreds[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port hundreds[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port hundreds[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port thousands[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port thousands[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port thousands[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port thousands[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port sec[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port sec[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port sec[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port sec[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ten_sec[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ten_sec[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ten_sec[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port ten_sec[0]
WARNING: [Synth 8-3331] design score_top_module has unconnected port clk
WARNING: [Synth 8-3331] design score_top_module has unconnected port game_mode
WARNING: [Synth 8-3331] design score_top_module has unconnected port reset
WARNING: [Synth 8-3331] design score_top_module has unconnected port user_hit
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[10]
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[9]
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[8]
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[7]
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[6]
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[5]
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[4]
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[3]
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[2]
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[1]
WARNING: [Synth 8-3331] design score_top_module has unconnected port reaction_time[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 726.207 ; gain = 467.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 726.207 ; gain = 467.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 726.207 ; gain = 467.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 726.207 ; gain = 467.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 727.035 ; gain = 468.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 727.035 ; gain = 468.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 727.035 ; gain = 468.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 727.035 ; gain = 468.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 727.035 ; gain = 468.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 727.035 ; gain = 468.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    24|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    24|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 727.035 ; gain = 468.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 727.035 ; gain = 145.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 727.035 ; gain = 468.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 124 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 746.824 ; gain = 501.066
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/Group13/final_project_2/final_project_2.runs/synth_1/score_top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file score_top_module_utilization_synth.rpt -pb score_top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 746.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  1 11:38:37 2025...
