idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x6
###################################
# 11 VFs
###################################
# Enable VF and VF memory operations
#### wr hqm_vf_cfg_i[10].device_command 0x4
###################################
# Unmask internal uncorrectable errors
wr hqm_pf_cfg_i.aer_cap_uncorr_err_mask.ieunc 0
###################################
# Enable fatal error reporting
wr hqm_pf_cfg_i.pcie_cap_device_control.fere 1
###################################
wr config_master.cfg_pm_pmcsr_disable.disable 0x0
rd config_master.cfg_pm_pmcsr_disable.disable 0x0
##
###poll to Wait for reset to be done 
poll config_master.cfg_diagnostic_reset_status 0x800003ff 0x800003ff 500
###poll to Wait for unit_idle to be done 
poll config_master.cfg_diagnostic_idle_status 0x0007ffff 0x0007ffff 500
#mem_update      # initialize memories to hqm_cfg defaults using backdoor access

cfg_begin

  dir qid  1
  ldb qid  2
  vas 5 dir_qidv1=1 ldb_qidv2=1 credit_cnt=8192
  dir pp 1 vas=5
  ldb pp 2 vas=5 exp_unexp_comp=1
  dir pp 6 vas=5
  ldb pp 7 vas=5
  dir cq 1 cq_depth=512 gpa=sm
  ldb cq 2 cq_depth=256 gpa=sm qidv0=1 qidix0=2
  vdev 10 dir_vpp11_pp=6 dir_vqid12_qid=1 ldb_vpp13_pp=7 ldb_vqid14_qid=2

cfg_end

rd hqm_pf_cfg_i.vendor_id

###################################
# Setup MSI-X Table entry 0 (HQM_ALARM and INGRESS)
wr hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
wr hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
wr hqm_msix_mem.msg_data[0]    0xa11c0ded
wr hqm_msix_mem.vector_ctrl[0] 0x00000000
###################################
# Enable MSI-X
wr hqm_pf_cfg_i.msix_cap_control 0x8000
rd hqm_pf_cfg_i.msix_cap_control 0x8040
###################################
# Read initial LUT values
rd hqm_system_csr.parity_ctl                0
rd hqm_system_csr.vf_dir_vpp2pp[971]        6   # VF10*96 + VPP11
rd hqm_system_csr.vf_ldb_vpp2pp[653]        7   # VF10*64 + VPP13
rd hqm_system_csr.vf_dir_vpp_v[971]         1
rd hqm_system_csr.vf_ldb_vpp_v[653]         1
rd hqm_system_csr.dir_pp_v[6]               1
rd hqm_system_csr.ldb_pp_v[7]               1
rd hqm_system_csr.vf_dir_vqid2qid[972]      1   # VF10*96 + QID12
rd hqm_system_csr.vf_ldb_vqid2qid[334]      2   # VF10*32 + QID14
rd hqm_system_csr.vf_dir_vqid_v[972]        1
rd hqm_system_csr.vf_ldb_vqid_v[334]        1
rd hqm_system_csr.dir_qid_v[1]              1
rd hqm_system_csr.ldb_qid_v[2]              1
rd hqm_system_csr.ldb_vasqid_v[162]         1   # VAS5*32 + QID2
rd hqm_system_csr.dir_vasqid_v[481]         1   # VAS5*96 + QID1
rd hqm_system_csr.ldb_pp2vas[7]             5
rd hqm_system_csr.dir_pp2vas[6]             5
rd hqm_system_csr.ldb_qid_cfg_v[2]          0
rd hqm_system_csr.dir_qid_its[1]            0
rd hqm_system_csr.ldb_qid_its[2]            0
#
rd hqm_system_csr.ldb_cq2vf_pf_ro[2]        0x10
rd hqm_system_csr.dir_cq2vf_pf_ro[1]        0x10
rd hqm_system_csr.dir_cq_fmt[1]             0
#####################################################
# Should have been no errors
rd hqm_system_csr.alarm_hw_synd         0x00000000
rd hqm_system_csr.alarm_pf_synd0        0x00000000
rd hqm_system_csr.ingress_lut_err       0x00000000
rd hqm_system_csr.egress_lut_err        0x00000000
rd hqm_system_csr.alarm_lut_perr        0x00000000
rd hqm_system_csr.alarm_mb_ecc_err      0x00000000
rd hqm_system_csr.alarm_sb_ecc_err      0x00000000
rd hqm_system_csr.sbe_cnt_0             0x00000000

