Assertion report generated on: 28-Mar-2024 03:06:16 PM

Assertion summary report for design: cavlc_top
##############################################

Target | Total | Passed | Failed | Vacuous | Hit | Miss
------ | ----- | ------ | ------ | ------- | --- | ----
 idle  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
valid  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 


Resource usage summary report for the desing: cavlc_top
#######################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:09.590743        |     917.99    
   Simulation     |       0:00:02.032020        |     983.32    
     D Parse      |       0:00:17.740162        |    1007.52    
     Mining       |       0:00:02.748759        |    1009.48    
     Overall      |       0:01:17.622873        |    1009.48    
