/**
 * @file Test__CUDARingKVCacheTQ.cpp
 * @brief Comprehensive unit tests for CUDA TurboQuant KV Cache
 * @author David Sanftenberg
 *
 * Tests:
 * 1. Basic append + retrieve roundtrip (TQ8-K/TQ4-V)
 * 2. Ring buffer wrap-around preserves newest tokens
 * 3. Incremental decode-like append pattern
 * 4. Multi-layer independent data
 * 5. Clear/reset semantics
 * 6. Quantization error bounds (cosine similarity)
 * 7. TQ8 K quality strictly better than TQ4 V
 * 8. get_kv_converted with RoPE-on-read
 * 9. get_kv_converted without RoPE (dequant only)
 * 10. Eviction correctness
 * 11. Shadow buffer invalidation on append
 * 12. Head dim 128 support
 * 13. RoPE position correctness
 */

#include <gtest/gtest.h>
#include <cuda_runtime.h>
#include <vector>
#include <random>
#include <cmath>
#include <numeric>
#include "kernels/cuda/kvcache/CUDARingKVCacheTQ.h"
#include "kernels/cpu/turboquant/TurboQuantContext.h"
#include "tensors/Tensors.h"
#include "tensors/TQ8Tensor.h"
#include "tensors/TQ4Tensor.h"
#include "tensors/GpuTensorView.h"
#include "utils/Logger.h"

using namespace llaminar2;

namespace
{
    bool hasCUDA()
    {
        int count = 0;
        cudaError_t err = cudaGetDeviceCount(&count);
        return (err == cudaSuccess && count > 0);
    }

    std::vector<float> generateRandomFP32(size_t count, unsigned seed = 42)
    {
        std::vector<float> data(count);
        std::mt19937 rng(seed);
        std::uniform_real_distribution<float> dist(-1.0f, 1.0f);
        for (auto &val : data)
            val = dist(rng);
        return data;
    }

    float computeCosineSimilarity(const float *a, const float *b, size_t n)
    {
        double dot = 0.0, norm_a = 0.0, norm_b = 0.0;
        for (size_t i = 0; i < n; ++i)
        {
            dot += static_cast<double>(a[i]) * b[i];
            norm_a += static_cast<double>(a[i]) * a[i];
            norm_b += static_cast<double>(b[i]) * b[i];
        }
        if (norm_a < 1e-30 || norm_b < 1e-30)
            return 0.0f;
        return static_cast<float>(dot / (std::sqrt(norm_a) * std::sqrt(norm_b)));
    }

    float computeMSE(const float *a, const float *b, size_t n)
    {
        double sum = 0.0;
        for (size_t i = 0; i < n; ++i)
        {
            double diff = static_cast<double>(a[i]) - b[i];
            sum += diff * diff;
        }
        return static_cast<float>(sum / n);
    }

    // Upload FP32 host vector to GPU, returning device pointer
    float *uploadToGPU(const std::vector<float> &host_data)
    {
        float *d_ptr = nullptr;
        size_t bytes = host_data.size() * sizeof(float);
        cudaMalloc(&d_ptr, bytes);
        cudaMemcpy(d_ptr, host_data.data(), bytes, cudaMemcpyHostToDevice);
        return d_ptr;
    }

    // Download FP16 GPU buffer to FP32 host vector
    std::vector<float> downloadFP16ToFP32(const void *d_ptr, size_t count)
    {
        std::vector<__half> h_fp16(count);
        cudaMemcpy(h_fp16.data(), d_ptr, count * sizeof(__half), cudaMemcpyDeviceToHost);

        std::vector<float> result(count);
        for (size_t i = 0; i < count; ++i)
            result[i] = __half2float(h_fp16[i]);
        return result;
    }

    // Download FP32 GPU buffer to FP32 host vector
    std::vector<float> downloadFP32(const void *d_ptr, size_t count)
    {
        std::vector<float> result(count);
        cudaMemcpy(result.data(), d_ptr, count * sizeof(float), cudaMemcpyDeviceToHost);
        return result;
    }

    // Helper: create FP32Tensor from host data (for IKVCache::append(ITensor*))
    std::unique_ptr<FP32Tensor> createFP32Tensor(const std::vector<float> &data,
                                                   size_t rows, size_t cols)
    {
        auto tensor = std::make_unique<FP32Tensor>(std::vector<size_t>{rows, cols});
        std::memcpy(tensor->mutable_data(), data.data(), data.size() * sizeof(float));
        return tensor;
    }

} // namespace

// =============================================================================
// 1. Basic Append + Retrieve Roundtrip (Split TQ8-K / TQ4-V)
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, BasicAppendRetrieve_SplitTQ)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int n_layers = 1;
    const int batch_size = 1;
    const int max_seq_len = 64;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;

    TurboQuantContext tq_ctx(head_dim, 42);
    CUDARingKVCacheTQ cache(n_layers, batch_size, max_seq_len,
                             n_kv_heads, head_dim, &tq_ctx, 0);

    EXPECT_EQ(cache.n_layers(), n_layers);
    EXPECT_EQ(cache.max_seq_len(), max_seq_len);
    EXPECT_EQ(cache.n_kv_heads(), n_kv_heads);
    EXPECT_EQ(cache.head_dim(), head_dim);
    EXPECT_EQ(cache.get_cached_tokens(0, 0), 0);

    // Append 10 tokens
    const int num_tokens = 10;
    auto h_K = generateRandomFP32(num_tokens * kv_dim, 123);
    auto h_V = generateRandomFP32(num_tokens * kv_dim, 456);

    auto k_tensor = createFP32Tensor(h_K, num_tokens, kv_dim);
    auto v_tensor = createFP32Tensor(h_V, num_tokens, kv_dim);

    // Upload to GPU for append (TQ cache expects GPU or host data)
    float *d_K = uploadToGPU(h_K);
    float *d_V = uploadToGPU(h_V);

    auto k_view = std::make_unique<GpuTensorView>(d_K, num_tokens, kv_dim, TensorType::FP32, 0);
    auto v_view = std::make_unique<GpuTensorView>(d_V, num_tokens, kv_dim, TensorType::FP32, 0);

    ASSERT_TRUE(cache.append(0, 0, k_view.get(), v_view.get(), num_tokens));
    EXPECT_EQ(cache.get_cached_tokens(0, 0), num_tokens);

    // Retrieve via get_k/get_v (returns FP16 shadow buffers)
    const ITensor *out_k = cache.get_k(0, 0);
    const ITensor *out_v = cache.get_v(0, 0);
    ASSERT_NE(out_k, nullptr);
    ASSERT_NE(out_v, nullptr);
    EXPECT_EQ(out_k->shape()[0], static_cast<size_t>(num_tokens));
    EXPECT_EQ(out_v->shape()[0], static_cast<size_t>(num_tokens));

    // Download FP16 and verify cosine similarity
    auto result_K = downloadFP16ToFP32(out_k->gpu_data_ptr(), num_tokens * kv_dim);
    auto result_V = downloadFP16ToFP32(out_v->gpu_data_ptr(), num_tokens * kv_dim);

    // Per-token cosine similarity
    float min_cos_k = 1.0f, avg_cos_k = 0.0f;
    float min_cos_v = 1.0f, avg_cos_v = 0.0f;
    for (int t = 0; t < num_tokens; ++t)
    {
        float cos_k = computeCosineSimilarity(
            h_K.data() + t * kv_dim, result_K.data() + t * kv_dim, kv_dim);
        float cos_v = computeCosineSimilarity(
            h_V.data() + t * kv_dim, result_V.data() + t * kv_dim, kv_dim);
        min_cos_k = std::min(min_cos_k, cos_k);
        min_cos_v = std::min(min_cos_v, cos_v);
        avg_cos_k += cos_k;
        avg_cos_v += cos_v;
    }
    avg_cos_k /= num_tokens;
    avg_cos_v /= num_tokens;

    // TQ8 (K) should be high quality
    EXPECT_GT(avg_cos_k, 0.97f) << "TQ8 K average cosine too low";
    EXPECT_GT(min_cos_k, 0.94f) << "TQ8 K minimum cosine too low";

    // TQ4 (V) is lower but still acceptable
    EXPECT_GT(avg_cos_v, 0.88f) << "TQ4 V average cosine too low";
    EXPECT_GT(min_cos_v, 0.78f) << "TQ4 V minimum cosine too low";

    LOG_INFO("[Test] Split TQ roundtrip: K cos=" << avg_cos_k << "/" << min_cos_k
             << ", V cos=" << avg_cos_v << "/" << min_cos_v);

    cudaFree(d_K);
    cudaFree(d_V);
}

// =============================================================================
// 2. Ring Buffer Wrap-Around
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, WrapAround_PreservesNewest)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int max_seq_len = 8;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;

    TurboQuantContext tq_ctx(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, max_seq_len, n_kv_heads, head_dim, &tq_ctx, 0);

    // Append 12 tokens (overwrites first 4)
    const int num_tokens = 12;
    auto h_K = generateRandomFP32(num_tokens * kv_dim, 100);
    auto h_V = generateRandomFP32(num_tokens * kv_dim, 200);

    // Append in two batches
    float *d_K = uploadToGPU(h_K);
    float *d_V = uploadToGPU(h_V);

    auto k1 = std::make_unique<GpuTensorView>(d_K, 8, kv_dim, TensorType::FP32, 0);
    auto v1 = std::make_unique<GpuTensorView>(d_V, 8, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, k1.get(), v1.get(), 8));

    auto k2 = std::make_unique<GpuTensorView>(
        d_K + 8 * kv_dim, 4, kv_dim, TensorType::FP32, 0);
    auto v2 = std::make_unique<GpuTensorView>(
        d_V + 8 * kv_dim, 4, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, k2.get(), v2.get(), 4));

    // Should have max_seq_len tokens (wrapped)
    EXPECT_EQ(cache.get_cached_tokens(0, 0), max_seq_len);

    // Retrieve and check that recent tokens have reasonable quality
    const ITensor *out_k = cache.get_k(0, 0);
    ASSERT_NE(out_k, nullptr);
    EXPECT_EQ(out_k->shape()[0], static_cast<size_t>(max_seq_len));

    cudaFree(d_K);
    cudaFree(d_V);
}

// =============================================================================
// 3. Incremental Decode-Like Append
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, IncrementalAppend_DecodeLike)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int max_seq_len = 64;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;

    TurboQuantContext tq_ctx(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, max_seq_len, n_kv_heads, head_dim, &tq_ctx, 0);

    // Simulate decode: append one token at a time
    std::mt19937 rng(777);
    std::uniform_real_distribution<float> dist(-1.0f, 1.0f);

    std::vector<std::vector<float>> all_K, all_V;
    const int decode_steps = 20;

    for (int step = 0; step < decode_steps; ++step)
    {
        auto h_K = generateRandomFP32(kv_dim, 1000 + step);
        auto h_V = generateRandomFP32(kv_dim, 2000 + step);
        all_K.push_back(h_K);
        all_V.push_back(h_V);

        float *d_K = uploadToGPU(h_K);
        float *d_V = uploadToGPU(h_V);

        auto kv = std::make_unique<GpuTensorView>(d_K, 1, kv_dim, TensorType::FP32, 0);
        auto vv = std::make_unique<GpuTensorView>(d_V, 1, kv_dim, TensorType::FP32, 0);

        ASSERT_TRUE(cache.append(0, 0, kv.get(), vv.get(), 1));
        EXPECT_EQ(cache.get_cached_tokens(0, 0), step + 1);

        cudaFree(d_K);
        cudaFree(d_V);
    }

    // Verify final state: all tokens should be in cache
    const ITensor *out_k = cache.get_k(0, 0);
    ASSERT_NE(out_k, nullptr);
    EXPECT_EQ(out_k->shape()[0], static_cast<size_t>(decode_steps));

    auto result_K = downloadFP16ToFP32(out_k->gpu_data_ptr(), decode_steps * kv_dim);

    // Check cosine similarity for each token
    float min_cos = 1.0f;
    for (int t = 0; t < decode_steps; ++t)
    {
        float cos = computeCosineSimilarity(
            all_K[t].data(), result_K.data() + t * kv_dim, kv_dim);
        min_cos = std::min(min_cos, cos);
    }
    EXPECT_GT(min_cos, 0.94f) << "TQ8 K decode cosine too low: " << min_cos;
}

// =============================================================================
// 4. Multi-Layer Independent Data
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, MultiLayer_IndependentData)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int n_layers = 4;
    const int max_seq_len = 32;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;
    const int num_tokens = 5;

    TurboQuantContext tq_ctx(head_dim, 42);
    CUDARingKVCacheTQ cache(n_layers, 1, max_seq_len, n_kv_heads, head_dim, &tq_ctx, 0);

    // Append different data to each layer
    for (int layer = 0; layer < n_layers; ++layer)
    {
        auto h_K = generateRandomFP32(num_tokens * kv_dim, 100 * layer + 1);
        auto h_V = generateRandomFP32(num_tokens * kv_dim, 100 * layer + 2);
        float *d_K = uploadToGPU(h_K);
        float *d_V = uploadToGPU(h_V);

        auto kv = std::make_unique<GpuTensorView>(d_K, num_tokens, kv_dim, TensorType::FP32, 0);
        auto vv = std::make_unique<GpuTensorView>(d_V, num_tokens, kv_dim, TensorType::FP32, 0);

        ASSERT_TRUE(cache.append(layer, 0, kv.get(), vv.get(), num_tokens));
        EXPECT_EQ(cache.get_cached_tokens(layer, 0), num_tokens);

        cudaFree(d_K);
        cudaFree(d_V);
    }

    // Verify each layer has independent data
    std::vector<std::vector<float>> layer_results;
    for (int layer = 0; layer < n_layers; ++layer)
    {
        const ITensor *out_k = cache.get_k(layer, 0);
        ASSERT_NE(out_k, nullptr);
        layer_results.push_back(
            downloadFP16ToFP32(out_k->gpu_data_ptr(), num_tokens * kv_dim));
    }

    // Verify layers are different
    for (int i = 0; i < n_layers; ++i)
    {
        for (int j = i + 1; j < n_layers; ++j)
        {
            float cos = computeCosineSimilarity(
                layer_results[i].data(), layer_results[j].data(), num_tokens * kv_dim);
            EXPECT_LT(cos, 0.5f) << "Layers " << i << " and " << j
                                  << " too similar (cos=" << cos << ")";
        }
    }
}

// =============================================================================
// 5. Clear/Reset Semantics
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, Clear_ResetsAllLayers)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int n_layers = 2;
    const int max_seq_len = 16;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;

    TurboQuantContext tq_ctx(head_dim, 42);
    CUDARingKVCacheTQ cache(n_layers, 1, max_seq_len, n_kv_heads, head_dim, &tq_ctx, 0);

    // Fill some data
    auto h_K = generateRandomFP32(5 * kv_dim, 100);
    auto h_V = generateRandomFP32(5 * kv_dim, 200);
    float *d_K = uploadToGPU(h_K);
    float *d_V = uploadToGPU(h_V);

    auto kv = std::make_unique<GpuTensorView>(d_K, 5, kv_dim, TensorType::FP32, 0);
    auto vv = std::make_unique<GpuTensorView>(d_V, 5, kv_dim, TensorType::FP32, 0);

    for (int l = 0; l < n_layers; ++l)
        ASSERT_TRUE(cache.append(l, 0, kv.get(), vv.get(), 5));

    // Clear single sequence
    cache.clear_sequence(0, 0);
    EXPECT_EQ(cache.get_cached_tokens(0, 0), 0);
    EXPECT_EQ(cache.get_cached_tokens(1, 0), 5); // Other layer unaffected

    // Clear all
    cache.clear();
    for (int l = 0; l < n_layers; ++l)
        EXPECT_EQ(cache.get_cached_tokens(l, 0), 0);

    cudaFree(d_K);
    cudaFree(d_V);
}

// =============================================================================
// 6. Quantization Error Bounds (Cosine Similarity)
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, QuantizationError_WithinBounds)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int max_seq_len = 64;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;
    const int num_tokens = 32;

    TurboQuantContext tq_ctx(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, max_seq_len, n_kv_heads, head_dim, &tq_ctx, 0);

    auto h_K = generateRandomFP32(num_tokens * kv_dim, 314);
    auto h_V = generateRandomFP32(num_tokens * kv_dim, 271);
    float *d_K = uploadToGPU(h_K);
    float *d_V = uploadToGPU(h_V);

    auto kv = std::make_unique<GpuTensorView>(d_K, num_tokens, kv_dim, TensorType::FP32, 0);
    auto vv = std::make_unique<GpuTensorView>(d_V, num_tokens, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, kv.get(), vv.get(), num_tokens));

    const ITensor *out_k = cache.get_k(0, 0);
    const ITensor *out_v = cache.get_v(0, 0);
    auto result_K = downloadFP16ToFP32(out_k->gpu_data_ptr(), num_tokens * kv_dim);
    auto result_V = downloadFP16ToFP32(out_v->gpu_data_ptr(), num_tokens * kv_dim);

    float mse_k = computeMSE(h_K.data(), result_K.data(), num_tokens * kv_dim);
    float mse_v = computeMSE(h_V.data(), result_V.data(), num_tokens * kv_dim);

    // TQ8 K should have much lower MSE than TQ4 V
    EXPECT_LT(mse_k, 0.02f) << "TQ8 K MSE too high";
    EXPECT_LT(mse_v, 0.08f) << "TQ4 V MSE too high";

    LOG_INFO("[Test] Quantization MSE: K=" << mse_k << " V=" << mse_v);

    cudaFree(d_K);
    cudaFree(d_V);
}

// =============================================================================
// 7. TQ8 K Quality Strictly Better Than TQ4 V
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, KQuality_StrictlyBetterThan_V)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int num_tokens = 20;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;

    TurboQuantContext tq_ctx_7(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, 64, n_kv_heads, head_dim, &tq_ctx_7, 0);

    auto h_data = generateRandomFP32(num_tokens * kv_dim, 999);
    float *d_data = uploadToGPU(h_data);

    auto view = std::make_unique<GpuTensorView>(d_data, num_tokens, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, view.get(), view.get(), num_tokens)); // Same data for K and V

    const ITensor *out_k = cache.get_k(0, 0);
    const ITensor *out_v = cache.get_v(0, 0);
    auto result_K = downloadFP16ToFP32(out_k->gpu_data_ptr(), num_tokens * kv_dim);
    auto result_V = downloadFP16ToFP32(out_v->gpu_data_ptr(), num_tokens * kv_dim);

    float cos_k = computeCosineSimilarity(h_data.data(), result_K.data(), num_tokens * kv_dim);
    float cos_v = computeCosineSimilarity(h_data.data(), result_V.data(), num_tokens * kv_dim);

    EXPECT_GT(cos_k, cos_v) << "TQ8 K should be higher quality than TQ4 V";
    LOG_INFO("[Test] Same-data quality: K cos=" << cos_k << " V cos=" << cos_v);

    cudaFree(d_data);
}

// =============================================================================
// 8. get_kv_converted with RoPE-on-read
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, GetKVConverted_WithRoPE)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int num_tokens = 8;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;

    TurboQuantContext tq_ctx_8(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, 32, n_kv_heads, head_dim, &tq_ctx_8, 0);

    auto h_K = generateRandomFP32(num_tokens * kv_dim, 123);
    auto h_V = generateRandomFP32(num_tokens * kv_dim, 456);
    float *d_K = uploadToGPU(h_K);
    float *d_V = uploadToGPU(h_V);

    auto kv = std::make_unique<GpuTensorView>(d_K, num_tokens, kv_dim, TensorType::FP32, 0);
    auto vv = std::make_unique<GpuTensorView>(d_V, num_tokens, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, kv.get(), vv.get(), num_tokens));

    // Get without RoPE
    ITensor *out_k_noRoPE = nullptr;
    ITensor *out_v_noRoPE = nullptr;
    int kv_len = 0;
    ASSERT_TRUE(cache.get_kv_converted(0, 0, ActivationPrecision::FP16,
                                        &out_k_noRoPE, &out_v_noRoPE, &kv_len, nullptr));
    EXPECT_EQ(kv_len, num_tokens);

    auto result_noRoPE = downloadFP16ToFP32(out_k_noRoPE->gpu_data_ptr(), num_tokens * kv_dim);

    // Get with RoPE
    IKVCache::KVReadParams rope_params;
    rope_params.rope_theta = 10000.0f;
    rope_params.position_start = 0;
    rope_params.n_kv_heads = n_kv_heads;
    rope_params.head_dim = head_dim;

    ITensor *out_k_rope = nullptr;
    ITensor *out_v_rope = nullptr;
    ASSERT_TRUE(cache.get_kv_converted(0, 0, ActivationPrecision::FP16,
                                        &out_k_rope, &out_v_rope, &kv_len, &rope_params));
    EXPECT_EQ(kv_len, num_tokens);

    auto result_withRoPE = downloadFP16ToFP32(out_k_rope->gpu_data_ptr(), num_tokens * kv_dim);

    // RoPE should change the K values
    float diff = 0.0f;
    for (size_t i = 0; i < result_noRoPE.size(); ++i)
        diff += std::abs(result_noRoPE[i] - result_withRoPE[i]);
    EXPECT_GT(diff, 0.01f) << "RoPE should modify K values";

    // V should be unchanged by RoPE
    auto v_noRoPE = downloadFP16ToFP32(out_v_noRoPE->gpu_data_ptr(), num_tokens * kv_dim);
    auto v_withRoPE = downloadFP16ToFP32(out_v_rope->gpu_data_ptr(), num_tokens * kv_dim);
    float v_diff = 0.0f;
    for (size_t i = 0; i < v_noRoPE.size(); ++i)
        v_diff += std::abs(v_noRoPE[i] - v_withRoPE[i]);
    EXPECT_LT(v_diff, 0.01f) << "RoPE should NOT modify V values";

    cudaFree(d_K);
    cudaFree(d_V);
}

// =============================================================================
// 9. get_kv_converted Without RoPE (Dequant Only)
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, GetKVConverted_DequantOnly)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int num_tokens = 10;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;

    TurboQuantContext tq_ctx_9(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, 32, n_kv_heads, head_dim, &tq_ctx_9, 0);

    auto h_K = generateRandomFP32(num_tokens * kv_dim, 555);
    auto h_V = generateRandomFP32(num_tokens * kv_dim, 666);
    float *d_K = uploadToGPU(h_K);
    float *d_V = uploadToGPU(h_V);

    auto kv = std::make_unique<GpuTensorView>(d_K, num_tokens, kv_dim, TensorType::FP32, 0);
    auto vv = std::make_unique<GpuTensorView>(d_V, num_tokens, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, kv.get(), vv.get(), num_tokens));

    ITensor *out_k = nullptr;
    ITensor *out_v = nullptr;
    int kv_len = 0;
    ASSERT_TRUE(cache.get_kv_converted(0, 0, ActivationPrecision::FP16,
                                        &out_k, &out_v, &kv_len, nullptr));
    EXPECT_EQ(kv_len, num_tokens);

    auto result_K = downloadFP16ToFP32(out_k->gpu_data_ptr(), num_tokens * kv_dim);

    // Should match get_k() output exactly
    const ITensor *direct_k = cache.get_k(0, 0);
    auto direct_K = downloadFP16ToFP32(direct_k->gpu_data_ptr(), num_tokens * kv_dim);

    for (size_t i = 0; i < result_K.size(); ++i)
        EXPECT_NEAR(result_K[i], direct_K[i], 1e-6f) << "Mismatch at index " << i;

    cudaFree(d_K);
    cudaFree(d_V);
}

// =============================================================================
// 10. Eviction Correctness
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, Eviction_ReducesCount)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int max_seq_len = 32;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;
    const int num_tokens = 20;

    TurboQuantContext tq_ctx_10(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, max_seq_len, n_kv_heads, head_dim, &tq_ctx_10, 0);

    auto h_K = generateRandomFP32(num_tokens * kv_dim, 111);
    auto h_V = generateRandomFP32(num_tokens * kv_dim, 222);
    float *d_K = uploadToGPU(h_K);
    float *d_V = uploadToGPU(h_V);

    auto kv = std::make_unique<GpuTensorView>(d_K, num_tokens, kv_dim, TensorType::FP32, 0);
    auto vv = std::make_unique<GpuTensorView>(d_V, num_tokens, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, kv.get(), vv.get(), num_tokens));

    EXPECT_EQ(cache.get_cached_tokens(0, 0), num_tokens);

    // Evict 5 tokens
    cache.evict_oldest(0, 0, 5);
    EXPECT_EQ(cache.get_cached_tokens(0, 0), num_tokens - 5);

    // Evict all remaining
    cache.evict_oldest(0, 0, num_tokens);
    EXPECT_EQ(cache.get_cached_tokens(0, 0), 0);

    cudaFree(d_K);
    cudaFree(d_V);
}

// =============================================================================
// 11. Shadow Buffer Invalidation on Append
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, ShadowInvalidation_AfterAppend)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;

    TurboQuantContext tq_ctx_11(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, 32, n_kv_heads, head_dim, &tq_ctx_11, 0);

    // Append batch 1
    auto h_K1 = generateRandomFP32(5 * kv_dim, 100);
    auto h_V1 = generateRandomFP32(5 * kv_dim, 200);
    float *d_K1 = uploadToGPU(h_K1);
    float *d_V1 = uploadToGPU(h_V1);

    auto kv1 = std::make_unique<GpuTensorView>(d_K1, 5, kv_dim, TensorType::FP32, 0);
    auto vv1 = std::make_unique<GpuTensorView>(d_V1, 5, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, kv1.get(), vv1.get(), 5));

    // Force shadow creation
    const ITensor *k1 = cache.get_k(0, 0);
    ASSERT_NE(k1, nullptr);
    EXPECT_EQ(k1->shape()[0], 5u);

    // Append batch 2
    auto h_K2 = generateRandomFP32(3 * kv_dim, 300);
    auto h_V2 = generateRandomFP32(3 * kv_dim, 400);
    float *d_K2 = uploadToGPU(h_K2);
    float *d_V2 = uploadToGPU(h_V2);

    auto kv2 = std::make_unique<GpuTensorView>(d_K2, 3, kv_dim, TensorType::FP32, 0);
    auto vv2 = std::make_unique<GpuTensorView>(d_V2, 3, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, kv2.get(), vv2.get(), 3));

    // Shadow should be regenerated with new count
    const ITensor *k2 = cache.get_k(0, 0);
    ASSERT_NE(k2, nullptr);
    EXPECT_EQ(k2->shape()[0], 8u); // 5 + 3

    cudaFree(d_K1);
    cudaFree(d_V1);
    cudaFree(d_K2);
    cudaFree(d_V2);
}

// =============================================================================
// 12. Head Dim 128 Support
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, HeadDim128_BasicRoundtrip)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int n_kv_heads = 4;
    const int head_dim = 128;
    const int kv_dim = n_kv_heads * head_dim;
    const int num_tokens = 8;

    TurboQuantContext tq_ctx_12(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, 32, n_kv_heads, head_dim, &tq_ctx_12, 0);

    auto h_K = generateRandomFP32(num_tokens * kv_dim, 777);
    auto h_V = generateRandomFP32(num_tokens * kv_dim, 888);
    float *d_K = uploadToGPU(h_K);
    float *d_V = uploadToGPU(h_V);

    auto kv = std::make_unique<GpuTensorView>(d_K, num_tokens, kv_dim, TensorType::FP32, 0);
    auto vv = std::make_unique<GpuTensorView>(d_V, num_tokens, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, kv.get(), vv.get(), num_tokens));

    const ITensor *out_k = cache.get_k(0, 0);
    ASSERT_NE(out_k, nullptr);
    auto result_K = downloadFP16ToFP32(out_k->gpu_data_ptr(), num_tokens * kv_dim);

    float avg_cos = 0.0f;
    for (int t = 0; t < num_tokens; ++t)
    {
        float cos = computeCosineSimilarity(
            h_K.data() + t * kv_dim, result_K.data() + t * kv_dim, kv_dim);
        avg_cos += cos;
    }
    avg_cos /= num_tokens;
    EXPECT_GT(avg_cos, 0.96f) << "HeadDim128 TQ8 K cosine too low";

    LOG_INFO("[Test] HeadDim128 avg K cosine: " << avg_cos);

    cudaFree(d_K);
    cudaFree(d_V);
}

// =============================================================================
// 13. RoPE Position Correctness
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, RoPE_PositionCorrectness)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int num_tokens = 4;
    const int n_kv_heads = 1;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;
    const float rope_theta = 10000.0f;

    TurboQuantContext tq_ctx_13(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, 32, n_kv_heads, head_dim, &tq_ctx_13, 0);

    // Use simple predictable data
    std::vector<float> h_K(num_tokens * kv_dim, 1.0f);
    std::vector<float> h_V(num_tokens * kv_dim, 1.0f);

    float *d_K = uploadToGPU(h_K);
    float *d_V = uploadToGPU(h_V);

    auto kv = std::make_unique<GpuTensorView>(d_K, num_tokens, kv_dim, TensorType::FP32, 0);
    auto vv = std::make_unique<GpuTensorView>(d_V, num_tokens, kv_dim, TensorType::FP32, 0);
    ASSERT_TRUE(cache.append(0, 0, kv.get(), vv.get(), num_tokens));

    // Get with two different position starts
    IKVCache::KVReadParams rope_params;
    rope_params.rope_theta = rope_theta;
    rope_params.n_kv_heads = n_kv_heads;
    rope_params.head_dim = head_dim;

    rope_params.position_start = 0;
    ITensor *out_k_pos0 = nullptr;
    ITensor *out_v_pos0 = nullptr;
    int kv_len = 0;
    ASSERT_TRUE(cache.get_kv_converted(0, 0, ActivationPrecision::FP16,
                                        &out_k_pos0, &out_v_pos0, &kv_len, &rope_params));

    auto result_pos0 = downloadFP16ToFP32(out_k_pos0->gpu_data_ptr(), num_tokens * kv_dim);

    rope_params.position_start = 10;
    ITensor *out_k_pos10 = nullptr;
    ITensor *out_v_pos10 = nullptr;
    ASSERT_TRUE(cache.get_kv_converted(0, 0, ActivationPrecision::FP16,
                                        &out_k_pos10, &out_v_pos10, &kv_len, &rope_params));

    auto result_pos10 = downloadFP16ToFP32(out_k_pos10->gpu_data_ptr(), num_tokens * kv_dim);

    // Different position offsets should produce different results
    float diff = 0.0f;
    for (size_t i = 0; i < result_pos0.size(); ++i)
        diff += std::abs(result_pos0[i] - result_pos10[i]);
    EXPECT_GT(diff, 0.01f) << "Different position offsets should produce different K values";

    cudaFree(d_K);
    cudaFree(d_V);
}

// =============================================================================
// 14. Host-Side Append (via ITensor without GPU data)
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, HostSideAppend_ViaCPUTensor)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    const int num_tokens = 5;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;

    TurboQuantContext tq_ctx_14(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, 32, n_kv_heads, head_dim, &tq_ctx_14, 0);

    auto h_K = generateRandomFP32(num_tokens * kv_dim, 111);
    auto h_V = generateRandomFP32(num_tokens * kv_dim, 222);

    auto k_tensor = createFP32Tensor(h_K, num_tokens, kv_dim);
    auto v_tensor = createFP32Tensor(h_V, num_tokens, kv_dim);

    ASSERT_TRUE(cache.append(0, 0, k_tensor.get(), v_tensor.get(), num_tokens));
    EXPECT_EQ(cache.get_cached_tokens(0, 0), num_tokens);

    const ITensor *out_k = cache.get_k(0, 0);
    ASSERT_NE(out_k, nullptr);
    EXPECT_EQ(out_k->shape()[0], static_cast<size_t>(num_tokens));

    auto result_K = downloadFP16ToFP32(out_k->gpu_data_ptr(), num_tokens * kv_dim);
    float cos_k = computeCosineSimilarity(h_K.data(), result_K.data(), num_tokens * kv_dim);
    EXPECT_GT(cos_k, 0.94f) << "Host-side append quality too low";
}

// =============================================================================
// 15. Cross-Path: CPU TQ Quantize → GPU Ring Buffer → GPU Dequant
// =============================================================================

TEST(Test__CUDARingKVCacheTQ, CrossPath_CPUQuantize_GPUDequant)
{
    if (!hasCUDA())
        GTEST_SKIP() << "CUDA not available";

    // This test exercises the EXACT pipeline path:
    // FP32 → CPU TQ8 quantize → upload TQ8 blocks → GPU ring → GPU dequant → FP16
    // and compares against CPU round-trip:
    // FP32 → CPU TQ8 quantize → CPU TQ8 dequant → FP32

    const int num_tokens = 10;
    const int n_kv_heads = 2;
    const int head_dim = 64;
    const int kv_dim = n_kv_heads * head_dim;

    TurboQuantContext tq_ctx(head_dim, 42);
    CUDARingKVCacheTQ cache(1, 1, 64, n_kv_heads, head_dim, &tq_ctx, 0);

    // Generate random FP32 data
    auto h_K = generateRandomFP32(num_tokens * kv_dim, 777);
    auto h_V = generateRandomFP32(num_tokens * kv_dim, 888);

    // --- CPU quantize K to TQ8, V to TQ4 ---
    std::vector<size_t> shape{static_cast<size_t>(num_tokens), static_cast<size_t>(kv_dim)};
    auto k_tq8 = std::make_shared<TQ8Tensor>(shape, head_dim);
    auto v_tq4 = std::make_shared<TQ4Tensor>(shape, head_dim);

    const auto &layer_ctx = tq_ctx.for_layer(0); // layer 0
    k_tq8->copyFrom_fp32_rows(h_K.data(), num_tokens, layer_ctx);
    v_tq4->copyFrom_fp32_rows(h_V.data(), num_tokens, layer_ctx);

    // --- CPU dequant (reference) ---
    std::vector<float> k_cpu_deq(num_tokens * kv_dim);
    k_tq8->dequantize_to_fp32(k_cpu_deq.data(), layer_ctx);

    // --- GPU path: append TQ8/TQ4 blocks (fast path) ---
    ASSERT_TRUE(cache.append(0, 0, k_tq8.get(), v_tq4.get(), num_tokens));
    EXPECT_EQ(cache.get_cached_tokens(0, 0), num_tokens);

    // --- GPU dequant via get_k ---
    const ITensor *out_k = cache.get_k(0, 0);
    ASSERT_NE(out_k, nullptr);
    auto k_gpu_deq = downloadFP16ToFP32(out_k->gpu_data_ptr(), num_tokens * kv_dim);

    // --- Compare: Original FP32 vs CPU dequant ---
    float cos_orig_cpu = computeCosineSimilarity(h_K.data(), k_cpu_deq.data(), num_tokens * kv_dim);
    // --- Compare: Original FP32 vs GPU dequant ---
    float cos_orig_gpu = computeCosineSimilarity(h_K.data(), k_gpu_deq.data(), num_tokens * kv_dim);
    // --- Compare: CPU dequant vs GPU dequant ---
    float cos_cpu_gpu = computeCosineSimilarity(k_cpu_deq.data(), k_gpu_deq.data(), num_tokens * kv_dim);

    LOG_INFO("[CrossPath] FP32 vs CPU_dequant: " << cos_orig_cpu);
    LOG_INFO("[CrossPath] FP32 vs GPU_dequant: " << cos_orig_gpu);
    LOG_INFO("[CrossPath] CPU_dequant vs GPU_dequant: " << cos_cpu_gpu);

    // Per-token breakdown
    for (int t = 0; t < num_tokens; ++t)
    {
        float cos_cpu = computeCosineSimilarity(
            h_K.data() + t * kv_dim, k_cpu_deq.data() + t * kv_dim, kv_dim);
        float cos_gpu = computeCosineSimilarity(
            h_K.data() + t * kv_dim, k_gpu_deq.data() + t * kv_dim, kv_dim);
        float cos_xp = computeCosineSimilarity(
            k_cpu_deq.data() + t * kv_dim, k_gpu_deq.data() + t * kv_dim, kv_dim);
        LOG_INFO("[CrossPath] token=" << t
                 << " orig_vs_cpu=" << cos_cpu
                 << " orig_vs_gpu=" << cos_gpu
                 << " cpu_vs_gpu=" << cos_xp);
    }

    // Print first few values for manual comparison
    LOG_INFO("[CrossPath] First 8 FP32 values: "
             << h_K[0] << "," << h_K[1] << "," << h_K[2] << "," << h_K[3]
             << "," << h_K[4] << "," << h_K[5] << "," << h_K[6] << "," << h_K[7]);
    LOG_INFO("[CrossPath] First 8 CPU dequant: "
             << k_cpu_deq[0] << "," << k_cpu_deq[1] << "," << k_cpu_deq[2] << "," << k_cpu_deq[3]
             << "," << k_cpu_deq[4] << "," << k_cpu_deq[5] << "," << k_cpu_deq[6] << "," << k_cpu_deq[7]);
    LOG_INFO("[CrossPath] First 8 GPU dequant: "
             << k_gpu_deq[0] << "," << k_gpu_deq[1] << "," << k_gpu_deq[2] << "," << k_gpu_deq[3]
             << "," << k_gpu_deq[4] << "," << k_gpu_deq[5] << "," << k_gpu_deq[6] << "," << k_gpu_deq[7]);

    // CPU dequant vs GPU dequant should be very close (both dequant same blocks)
    EXPECT_GT(cos_cpu_gpu, 0.999f)
        << "CPU dequant and GPU dequant of SAME TQ8 blocks should match closely";

    // Both paths should have similar quality vs original
    EXPECT_GT(cos_orig_cpu, 0.97f) << "CPU TQ8 round-trip quality too low";
    EXPECT_GT(cos_orig_gpu, 0.97f) << "GPU TQ8 cross-path quality too low";

    // Quality gap should be small (< 0.02)
    float quality_gap = std::abs(cos_orig_cpu - cos_orig_gpu);
    EXPECT_LT(quality_gap, 0.02f)
        << "Quality gap between CPU and GPU dequant paths is too large: "
        << cos_orig_cpu << " vs " << cos_orig_gpu;
}
