<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>sysdeps/arm/armv7/multiarch/memcpy_impl.S</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.6.12' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<a id='TOP' name='TOP'></a><h2 class='header'><a href='../mains.html'>root</a>/<a href='../files/18977.html'>sysdeps</a>/<a href='../files/18999.html'>arm</a>/<a href='../files/19002.html'>armv7</a>/<a href='../files/19003.html'>multiarch</a>/memcpy_impl.S</h2>
<em class='comment'>/* [&lt;][&gt;][^][v][top]<a href='#BOTTOM'>[bottom]</a><a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<hr />
<pre>
<a id='L1' name='L1'></a>   1 <em class='comment'>/* NEON/VFP/ARM version of memcpy optimized for Cortex-A15.</em>
<a id='L2' name='L2'></a>   2 <em class='comment'>   Copyright (C) 2013-2022 Free Software Foundation, Inc.</em>
<a id='L3' name='L3'></a>   3 <em class='comment'>   This file is part of the GNU C Library.</em>
<a id='L4' name='L4'></a>   4 <em class='comment'></em>
<a id='L5' name='L5'></a>   5 <em class='comment'>   The GNU C Library is free software; you can redistribute it and/or</em>
<a id='L6' name='L6'></a>   6 <em class='comment'>   modify it under the terms of the GNU Lesser General Public</em>
<a id='L7' name='L7'></a>   7 <em class='comment'>   License as published by the Free Software Foundation; either</em>
<a id='L8' name='L8'></a>   8 <em class='comment'>   version 2.1 of the License, or (at your option) any later version.</em>
<a id='L9' name='L9'></a>   9 <em class='comment'></em>
<a id='L10' name='L10'></a>  10 <em class='comment'>   The GNU C Library is distributed in the hope that it will be useful,</em>
<a id='L11' name='L11'></a>  11 <em class='comment'>   but WITHOUT ANY WARRANTY; without even the implied warranty of</em>
<a id='L12' name='L12'></a>  12 <em class='comment'>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</em>
<a id='L13' name='L13'></a>  13 <em class='comment'>   Lesser General Public License for more details.</em>
<a id='L14' name='L14'></a>  14 <em class='comment'></em>
<a id='L15' name='L15'></a>  15 <em class='comment'>   You should have received a copy of the GNU Lesser General Public</em>
<a id='L16' name='L16'></a>  16 <em class='comment'>   License along with the GNU C Library; if not, see</em>
<a id='L17' name='L17'></a>  17 <em class='comment'>   &lt;https://www.gnu.org/licenses/&gt;.</em>
<a id='L18' name='L18'></a>  18 <em class='comment'></em>
<a id='L19' name='L19'></a>  19 <em class='comment'>   This memcpy routine is optimised for Cortex-A15 cores and takes advantage</em>
<a id='L20' name='L20'></a>  20 <em class='comment'>   of VFP or NEON when built with the appropriate flags.</em>
<a id='L21' name='L21'></a>  21 <em class='comment'></em>
<a id='L22' name='L22'></a>  22 <em class='comment'>   Assumptions:</em>
<a id='L23' name='L23'></a>  23 <em class='comment'></em>
<a id='L24' name='L24'></a>  24 <em class='comment'>    ARMv6 (ARMv7-a if using Neon)</em>
<a id='L25' name='L25'></a>  25 <em class='comment'>    ARM state</em>
<a id='L26' name='L26'></a>  26 <em class='comment'>    Unaligned accesses</em>
<a id='L27' name='L27'></a>  27 <em class='comment'></em>
<a id='L28' name='L28'></a>  28 <em class='comment'> */</em>
<a id='L29' name='L29'></a>  29 
<a id='L30' name='L30'></a>  30 <em class='comment'>/* Thumb cannot encode negative immediate offsets in memory operations.  */</em>
<a id='L31' name='L31'></a>  31 <em class='sharp'>#ifndef</em> <a href='../D/9006.html' title='Multiple defined in 9 places.'>NO_THUMB</a>
<a id='L32' name='L32'></a>  32 <em class='sharp'>#define</em> <a href='../R/5462.html' title='Multiple referred from 2 places.'>NO_THUMB</a>
<a id='L33' name='L33'></a>  33 <em class='sharp'>#endif</em>
<a id='L34' name='L34'></a>  34 <em class='sharp'>#include</em> &lt;<a href='../I/5967.html'>sysdep.h</a>&gt;
<a id='L35' name='L35'></a>  35 <em class='sharp'>#include</em> &lt;<a href='../I/6231.html'>arm-features.h</a>&gt;
<a id='L36' name='L36'></a>  36 
<a id='L37' name='L37'></a>  37     .syntax unified
<a id='L38' name='L38'></a>  38     <em class='comment'>/* This implementation requires ARM state.  */</em>
<a id='L39' name='L39'></a>  39     .arm
<a id='L40' name='L40'></a>  40 
<a id='L41' name='L41'></a>  41 <em class='sharp'>#ifdef</em> <a href='../S/17283.html#L8' title='Defined at 8 in sysdeps/arm/armv7/multiarch/memcpy_neon.S.'>MEMCPY_NEON</a>
<a id='L42' name='L42'></a>  42 
<a id='L43' name='L43'></a>  43     .fpu    neon
<a id='L44' name='L44'></a>  44     .arch   armv7-a
<a id='L45' name='L45'></a>  45 <em class='sharp'># define</em> <a href='../R/2791.html' title='Multiple referred from 16 places.'>FRAME_SIZE</a> 4
<a id='L46' name='L46'></a>  46 <em class='sharp'># define</em> <a href='../R/9326.html' title='Multiple referred from 4 places.'>USE_VFP</a>
<a id='L47' name='L47'></a>  47 <em class='sharp'># define</em> <a href='../R/9294.html' title='Multiple referred from 3 places.'>USE_NEON</a>
<a id='L48' name='L48'></a>  48 
<a id='L49' name='L49'></a>  49 <em class='sharp'>#elif</em> <strong class='reserved'>defined</strong> (<a href='../S/17286.html#L4' title='Defined at 4 in sysdeps/arm/armv7/multiarch/memcpy_vfp.S.'>MEMCPY_VFP</a>)
<a id='L50' name='L50'></a>  50 
<a id='L51' name='L51'></a>  51     .arch   armv6
<a id='L52' name='L52'></a>  52     .fpu    vfpv2
<a id='L53' name='L53'></a>  53 <em class='sharp'># define</em> <a href='../R/2791.html' title='Multiple referred from 16 places.'>FRAME_SIZE</a> 32
<a id='L54' name='L54'></a>  54 <em class='sharp'># define</em> <a href='../R/9326.html' title='Multiple referred from 4 places.'>USE_VFP</a>
<a id='L55' name='L55'></a>  55 
<a id='L56' name='L56'></a>  56 <em class='sharp'>#else</em>
<a id='L57' name='L57'></a>  57     .arch   armv6
<a id='L58' name='L58'></a>  58 <em class='sharp'># define</em> <a href='../R/2791.html' title='Multiple referred from 16 places.'>FRAME_SIZE</a>    32
<a id='L59' name='L59'></a>  59 
<a id='L60' name='L60'></a>  60 <em class='sharp'>#endif</em>
<a id='L61' name='L61'></a>  61 
<a id='L62' name='L62'></a>  62 <em class='sharp'>#define</em> <a href='../R/116.html' title='Multiple referred from 23 places.'>ALIGN</a>(addr, align) addr:align
<a id='L63' name='L63'></a>  63 
<a id='L64' name='L64'></a>  64 <em class='sharp'>#define</em> INSN_SIZE   4
<a id='L65' name='L65'></a>  65 
<a id='L66' name='L66'></a>  66 <em class='comment'>/* Call parameters.  */</em>
<a id='L67' name='L67'></a>  67 <em class='sharp'>#define</em> dstin   r0
<a id='L68' name='L68'></a>  68 <em class='sharp'>#define</em> <a href='../R/24622.html' title='Multiple referred from 813 places.'>src</a> r1
<a id='L69' name='L69'></a>  69 <em class='sharp'>#define</em> <a href='../R/18338.html' title='Multiple referred from 1109 places.'>count</a>   r2
<a id='L70' name='L70'></a>  70 
<a id='L71' name='L71'></a>  71 <em class='comment'>/* Locals.  */</em>
<a id='L72' name='L72'></a>  72 <em class='sharp'>#define</em> <a href='../R/25689.html' title='Multiple referred from 12 places.'>tmp1</a>    r3
<a id='L73' name='L73'></a>  73 <em class='sharp'>#define</em> <a href='../R/18879.html' title='Multiple referred from 624 places.'>dst</a> ip
<a id='L74' name='L74'></a>  74 <em class='sharp'>#define</em> <a href='../R/25690.html' title='Multiple referred from 37 places.'>tmp2</a>    r8
<a id='L75' name='L75'></a>  75 
<a id='L76' name='L76'></a>  76 <em class='comment'>/* These two macros both work by repeated invocation of the macro</em>
<a id='L77' name='L77'></a>  77 <em class='comment'>   dispatch_step (not defined here).  That macro performs one "step",</em>
<a id='L78' name='L78'></a>  78 <em class='comment'>   doing one load instruction and one store instruction to copy one</em>
<a id='L79' name='L79'></a>  79 <em class='comment'>   "unit".  On entry, TMP1 contains the number of bytes to be copied,</em>
<a id='L80' name='L80'></a>  80 <em class='comment'>   a multiple of the unit size.  The macro clobbers TMP1 in the</em>
<a id='L81' name='L81'></a>  81 <em class='comment'>   process of doing a computed jump to the tail containing the</em>
<a id='L82' name='L82'></a>  82 <em class='comment'>   appropriate number of steps.</em>
<a id='L83' name='L83'></a>  83 <em class='comment'></em>
<a id='L84' name='L84'></a>  84 <em class='comment'>   In dispatch_7_dword, dispatch_step is invoked seven times, with an</em>
<a id='L85' name='L85'></a>  85 <em class='comment'>   argument that is 7 for the first and 1 for the last.  Units are</em>
<a id='L86' name='L86'></a>  86 <em class='comment'>   double-words (8 bytes).  TMP1 is at most 56.</em>
<a id='L87' name='L87'></a>  87 <em class='comment'></em>
<a id='L88' name='L88'></a>  88 <em class='comment'>   In dispatch_15_word, dispatch_step is invoked fifteen times,</em>
<a id='L89' name='L89'></a>  89 <em class='comment'>   with an argument that is 15 for the first and 1 for the last.</em>
<a id='L90' name='L90'></a>  90 <em class='comment'>   Units are words (4 bytes).  TMP1 is at most 60.  */</em>
<a id='L91' name='L91'></a>  91 
<a id='L92' name='L92'></a>  92 <em class='sharp'>#ifndef</em> <a href='../Y/58.html' title='Multiple used in 13 places.'>ARM_ALWAYS_BX</a>
<a id='L93' name='L93'></a>  93 <em class='sharp'># if</em> <a href='../S/17194.html#L53' title='Defined at 53 in sysdeps/arm/arm-features.h.'>ARM_BX_ALIGN_LOG2</a> != 2
<a id='L94' name='L94'></a>  94 <em class='sharp'>#  error</em> case not handled
<a id='L95' name='L95'></a>  95 <em class='sharp'># endif</em>
<a id='L96' name='L96'></a>  96     .macro dispatch_7_dword
<a id='L97' name='L97'></a>  97     rsb tmp1, tmp1, #((7 * 8) - PC_OFS + INSN_SIZE)
<a id='L98' name='L98'></a>  98     add pc, pc, tmp1
<a id='L99' name='L99'></a>  99     dispatch_step 7
<a id='L100' name='L100'></a> 100     dispatch_step 6
<a id='L101' name='L101'></a> 101     dispatch_step 5
<a id='L102' name='L102'></a> 102     dispatch_step 4
<a id='L103' name='L103'></a> 103     dispatch_step 3
<a id='L104' name='L104'></a> 104     dispatch_step 2
<a id='L105' name='L105'></a> 105     dispatch_step 1
<a id='L106' name='L106'></a> 106     .purgem dispatch_step
<a id='L107' name='L107'></a> 107     .endm
<a id='L108' name='L108'></a> 108 
<a id='L109' name='L109'></a> 109     .macro dispatch_15_word
<a id='L110' name='L110'></a> 110     rsb tmp1, tmp1, #((15 * 4) - PC_OFS/2 + INSN_SIZE/2)
<a id='L111' name='L111'></a> 111     add pc, pc, tmp1, lsl #1
<a id='L112' name='L112'></a> 112     dispatch_step 15
<a id='L113' name='L113'></a> 113     dispatch_step 14
<a id='L114' name='L114'></a> 114     dispatch_step 13
<a id='L115' name='L115'></a> 115     dispatch_step 12
<a id='L116' name='L116'></a> 116     dispatch_step 11
<a id='L117' name='L117'></a> 117     dispatch_step 10
<a id='L118' name='L118'></a> 118     dispatch_step 9
<a id='L119' name='L119'></a> 119     dispatch_step 8
<a id='L120' name='L120'></a> 120     dispatch_step 7
<a id='L121' name='L121'></a> 121     dispatch_step 6
<a id='L122' name='L122'></a> 122     dispatch_step 5
<a id='L123' name='L123'></a> 123     dispatch_step 4
<a id='L124' name='L124'></a> 124     dispatch_step 3
<a id='L125' name='L125'></a> 125     dispatch_step 2
<a id='L126' name='L126'></a> 126     dispatch_step 1
<a id='L127' name='L127'></a> 127     .purgem dispatch_step
<a id='L128' name='L128'></a> 128     .endm
<a id='L129' name='L129'></a> 129 <em class='sharp'>#else</em>
<a id='L130' name='L130'></a> 130 <em class='sharp'># if</em> <a href='../S/17194.html#L53' title='Defined at 53 in sysdeps/arm/arm-features.h.'>ARM_BX_ALIGN_LOG2</a> &lt; 3
<a id='L131' name='L131'></a> 131 <em class='sharp'>#  error</em> case not handled
<a id='L132' name='L132'></a> 132 <em class='sharp'># endif</em>
<a id='L133' name='L133'></a> 133     .macro dispatch_helper steps, log2_bytes_per_step
<a id='L134' name='L134'></a> 134     <em class='comment'>/* TMP1 gets (max_bytes - bytes_to_copy), where max_bytes is</em>
<a id='L135' name='L135'></a> 135 <em class='comment'>       (STEPS &lt;&lt; LOG2_BYTES_PER_STEP).</em>
<a id='L136' name='L136'></a> 136 <em class='comment'>       So this is (steps_to_skip &lt;&lt; LOG2_BYTES_PER_STEP).</em>
<a id='L137' name='L137'></a> 137 <em class='comment'>       Then it needs further adjustment to compensate for the</em>
<a id='L138' name='L138'></a> 138 <em class='comment'>       distance between the PC value taken below (0f + PC_OFS)</em>
<a id='L139' name='L139'></a> 139 <em class='comment'>       and the first step's instructions (1f).  */</em>
<a id='L140' name='L140'></a> 140     rsb tmp1, tmp1, #((\steps &lt;&lt; \log2_bytes_per_step) \
<a id='L141' name='L141'></a> 141                   + ((1f - PC_OFS - 0f) \
<a id='L142' name='L142'></a> 142                  &gt;&gt; (ARM_BX_ALIGN_LOG2 - \log2_bytes_per_step)))
<a id='L143' name='L143'></a> 143     <em class='comment'>/* Shifting down LOG2_BYTES_PER_STEP gives us the number of</em>
<a id='L144' name='L144'></a> 144 <em class='comment'>       steps to skip, then shifting up ARM_BX_ALIGN_LOG2 gives us</em>
<a id='L145' name='L145'></a> 145 <em class='comment'>       the (byte) distance to add to the PC.  */</em>
<a id='L146' name='L146'></a> 146 0:  add tmp1, pc, tmp1, lsl #(ARM_BX_ALIGN_LOG2 - \log2_bytes_per_step)
<a id='L147' name='L147'></a> 147     bx  tmp1
<a id='L148' name='L148'></a> 148     .p2align ARM_BX_ALIGN_LOG2
<a id='L149' name='L149'></a> 149 1:
<a id='L150' name='L150'></a> 150     .endm
<a id='L151' name='L151'></a> 151 
<a id='L152' name='L152'></a> 152     .macro dispatch_7_dword
<a id='L153' name='L153'></a> 153     dispatch_helper 7, 3
<a id='L154' name='L154'></a> 154     .p2align ARM_BX_ALIGN_LOG2
<a id='L155' name='L155'></a> 155     dispatch_step 7
<a id='L156' name='L156'></a> 156     .p2align ARM_BX_ALIGN_LOG2
<a id='L157' name='L157'></a> 157     dispatch_step 6
<a id='L158' name='L158'></a> 158     .p2align ARM_BX_ALIGN_LOG2
<a id='L159' name='L159'></a> 159     dispatch_step 5
<a id='L160' name='L160'></a> 160     .p2align ARM_BX_ALIGN_LOG2
<a id='L161' name='L161'></a> 161     dispatch_step 4
<a id='L162' name='L162'></a> 162     .p2align ARM_BX_ALIGN_LOG2
<a id='L163' name='L163'></a> 163     dispatch_step 3
<a id='L164' name='L164'></a> 164     .p2align ARM_BX_ALIGN_LOG2
<a id='L165' name='L165'></a> 165     dispatch_step 2
<a id='L166' name='L166'></a> 166     .p2align ARM_BX_ALIGN_LOG2
<a id='L167' name='L167'></a> 167     dispatch_step 1
<a id='L168' name='L168'></a> 168     .p2align ARM_BX_ALIGN_LOG2
<a id='L169' name='L169'></a> 169     .purgem dispatch_step
<a id='L170' name='L170'></a> 170     .endm
<a id='L171' name='L171'></a> 171 
<a id='L172' name='L172'></a> 172     .macro dispatch_15_word
<a id='L173' name='L173'></a> 173     dispatch_helper 15, 2
<a id='L174' name='L174'></a> 174     dispatch_step 15
<a id='L175' name='L175'></a> 175     .p2align ARM_BX_ALIGN_LOG2
<a id='L176' name='L176'></a> 176     dispatch_step 14
<a id='L177' name='L177'></a> 177     .p2align ARM_BX_ALIGN_LOG2
<a id='L178' name='L178'></a> 178     dispatch_step 13
<a id='L179' name='L179'></a> 179     .p2align ARM_BX_ALIGN_LOG2
<a id='L180' name='L180'></a> 180     dispatch_step 12
<a id='L181' name='L181'></a> 181     .p2align ARM_BX_ALIGN_LOG2
<a id='L182' name='L182'></a> 182     dispatch_step 11
<a id='L183' name='L183'></a> 183     .p2align ARM_BX_ALIGN_LOG2
<a id='L184' name='L184'></a> 184     dispatch_step 10
<a id='L185' name='L185'></a> 185     .p2align ARM_BX_ALIGN_LOG2
<a id='L186' name='L186'></a> 186     dispatch_step 9
<a id='L187' name='L187'></a> 187     .p2align ARM_BX_ALIGN_LOG2
<a id='L188' name='L188'></a> 188     dispatch_step 8
<a id='L189' name='L189'></a> 189     .p2align ARM_BX_ALIGN_LOG2
<a id='L190' name='L190'></a> 190     dispatch_step 7
<a id='L191' name='L191'></a> 191     .p2align ARM_BX_ALIGN_LOG2
<a id='L192' name='L192'></a> 192     dispatch_step 6
<a id='L193' name='L193'></a> 193     .p2align ARM_BX_ALIGN_LOG2
<a id='L194' name='L194'></a> 194     dispatch_step 5
<a id='L195' name='L195'></a> 195     .p2align ARM_BX_ALIGN_LOG2
<a id='L196' name='L196'></a> 196     dispatch_step 4
<a id='L197' name='L197'></a> 197     .p2align ARM_BX_ALIGN_LOG2
<a id='L198' name='L198'></a> 198     dispatch_step 3
<a id='L199' name='L199'></a> 199     .p2align ARM_BX_ALIGN_LOG2
<a id='L200' name='L200'></a> 200     dispatch_step 2
<a id='L201' name='L201'></a> 201     .p2align ARM_BX_ALIGN_LOG2
<a id='L202' name='L202'></a> 202     dispatch_step 1
<a id='L203' name='L203'></a> 203     .p2align ARM_BX_ALIGN_LOG2
<a id='L204' name='L204'></a> 204     .purgem dispatch_step
<a id='L205' name='L205'></a> 205     .endm
<a id='L206' name='L206'></a> 206 
<a id='L207' name='L207'></a> 207 <em class='sharp'>#endif</em>
<a id='L208' name='L208'></a> 208 
<a id='L209' name='L209'></a> 209 <em class='sharp'>#ifndef</em> <a href='../S/17287.html#L47' title='Defined at 47 in sysdeps/arm/armv7/multiarch/memcpy_impl.S.'>USE_NEON</a>
<a id='L210' name='L210'></a> 210 <em class='comment'>/* For bulk copies using GP registers.  */</em>
<a id='L211' name='L211'></a> 211 <em class='sharp'>#define</em> A_l r2      <em class='comment'>/* Call-clobbered.  */</em>
<a id='L212' name='L212'></a> 212 <em class='sharp'>#define</em> A_h r3      <em class='comment'>/* Call-clobbered.  */</em>
<a id='L213' name='L213'></a> 213 <em class='sharp'>#define</em> B_l r4
<a id='L214' name='L214'></a> 214 <em class='sharp'>#define</em> B_h r5
<a id='L215' name='L215'></a> 215 <em class='sharp'>#define</em> C_l r6
<a id='L216' name='L216'></a> 216 <em class='sharp'>#define</em> C_h r7
<a id='L217' name='L217'></a> 217 <em class='comment'>/* Don't use the pair r8,r9 because in some EABI variants r9 is reserved.  */</em>
<a id='L218' name='L218'></a> 218 <em class='sharp'>#define</em> D_l r10
<a id='L219' name='L219'></a> 219 <em class='sharp'>#define</em> D_h r11
<a id='L220' name='L220'></a> 220 <em class='sharp'>#endif</em>
<a id='L221' name='L221'></a> 221 
<a id='L222' name='L222'></a> 222 <em class='comment'>/* Number of lines ahead to pre-fetch data.  If you change this the code</em>
<a id='L223' name='L223'></a> 223 <em class='comment'>   below will need adjustment to compensate.  */</em>
<a id='L224' name='L224'></a> 224 
<a id='L225' name='L225'></a> 225 <em class='sharp'>#define</em> prefetch_lines  5
<a id='L226' name='L226'></a> 226 
<a id='L227' name='L227'></a> 227 <em class='sharp'>#ifdef</em> <a href='../D/16879.html' title='Multiple defined in 2 places.'>USE_VFP</a>
<a id='L228' name='L228'></a> 228     .macro  cpy_line_vfp vreg, base
<a id='L229' name='L229'></a> 229     vstr    \vreg, [dst, #\base]
<a id='L230' name='L230'></a> 230     vldr    \vreg, [src, #\base]
<a id='L231' name='L231'></a> 231     vstr    d0, [dst, #\base + 8]
<a id='L232' name='L232'></a> 232     vldr    d0, [src, #\base + 8]
<a id='L233' name='L233'></a> 233     vstr    d1, [dst, #\base + 16]
<a id='L234' name='L234'></a> 234     vldr    d1, [src, #\base + 16]
<a id='L235' name='L235'></a> 235     vstr    d2, [dst, #\base + 24]
<a id='L236' name='L236'></a> 236     vldr    d2, [src, #\base + 24]
<a id='L237' name='L237'></a> 237     vstr    \vreg, [dst, #\base + 32]
<a id='L238' name='L238'></a> 238     vldr    \vreg, [src, #\base + prefetch_lines * 64 - 32]
<a id='L239' name='L239'></a> 239     vstr    d0, [dst, #\base + 40]
<a id='L240' name='L240'></a> 240     vldr    d0, [src, #\base + 40]
<a id='L241' name='L241'></a> 241     vstr    d1, [dst, #\base + 48]
<a id='L242' name='L242'></a> 242     vldr    d1, [src, #\base + 48]
<a id='L243' name='L243'></a> 243     vstr    d2, [dst, #\base + 56]
<a id='L244' name='L244'></a> 244     vldr    d2, [src, #\base + 56]
<a id='L245' name='L245'></a> 245     .endm
<a id='L246' name='L246'></a> 246 
<a id='L247' name='L247'></a> 247     .macro  cpy_tail_vfp vreg, base
<a id='L248' name='L248'></a> 248     vstr    \vreg, [dst, #\base]
<a id='L249' name='L249'></a> 249     vldr    \vreg, [src, #\base]
<a id='L250' name='L250'></a> 250     vstr    d0, [dst, #\base + 8]
<a id='L251' name='L251'></a> 251     vldr    d0, [src, #\base + 8]
<a id='L252' name='L252'></a> 252     vstr    d1, [dst, #\base + 16]
<a id='L253' name='L253'></a> 253     vldr    d1, [src, #\base + 16]
<a id='L254' name='L254'></a> 254     vstr    d2, [dst, #\base + 24]
<a id='L255' name='L255'></a> 255     vldr    d2, [src, #\base + 24]
<a id='L256' name='L256'></a> 256     vstr    \vreg, [dst, #\base + 32]
<a id='L257' name='L257'></a> 257     vstr    d0, [dst, #\base + 40]
<a id='L258' name='L258'></a> 258     vldr    d0, [src, #\base + 40]
<a id='L259' name='L259'></a> 259     vstr    d1, [dst, #\base + 48]
<a id='L260' name='L260'></a> 260     vldr    d1, [src, #\base + 48]
<a id='L261' name='L261'></a> 261     vstr    d2, [dst, #\base + 56]
<a id='L262' name='L262'></a> 262     vldr    d2, [src, #\base + 56]
<a id='L263' name='L263'></a> 263     .endm
<a id='L264' name='L264'></a> 264 <em class='sharp'>#endif</em>
<a id='L265' name='L265'></a> 265 
<a id='L266' name='L266'></a> 266     .p2align 6
<a id='L267' name='L267'></a> 267 <a href='../D/3651.html' title='Multiple defined in 54 places.'>ENTRY</a>(<a href='../R/21812.html' title='Multiple referred from 989 places.'>memcpy</a>)
<a id='L268' name='L268'></a> 268 
<a id='L269' name='L269'></a> 269     mov dst, dstin  <em class='comment'>/* Preserve dstin, we need to return it.  */</em>
<a id='L270' name='L270'></a> 270     cmp count, #64
<a id='L271' name='L271'></a> 271     bhs .Lcpy_not_short
<a id='L272' name='L272'></a> 272     <em class='comment'>/* Deal with small copies quickly by dropping straight into the</em>
<a id='L273' name='L273'></a> 273 <em class='comment'>       exit block.  */</em>
<a id='L274' name='L274'></a> 274 
<a id='L275' name='L275'></a> 275 .Ltail63unaligned:
<a id='L276' name='L276'></a> 276 <em class='sharp'>#ifdef</em> <a href='../S/17287.html#L47' title='Defined at 47 in sysdeps/arm/armv7/multiarch/memcpy_impl.S.'>USE_NEON</a>
<a id='L277' name='L277'></a> 277     <em class='comment'>/* These need an extra layer of macro just to work around a</em>
<a id='L278' name='L278'></a> 278 <em class='comment'>       bug in the assembler's parser when an operand starts with</em>
<a id='L279' name='L279'></a> 279 <em class='comment'>       a {...}.  https://sourceware.org/bugzilla/show_bug.cgi?id=15647</em>
<a id='L280' name='L280'></a> 280 <em class='comment'>       tracks that bug; it was not fixed as of binutils-2.23.2.  */</em>
<a id='L281' name='L281'></a> 281     .macro neon_load_d0 reg
<a id='L282' name='L282'></a> 282     vld1.8  <em class='brace'>{</em>d0<em class='brace'>}</em>, [\reg]!
<a id='L283' name='L283'></a> 283     .endm
<a id='L284' name='L284'></a> 284     .macro neon_store_d0 reg
<a id='L285' name='L285'></a> 285     vst1.8  <em class='brace'>{</em>d0<em class='brace'>}</em>, [\reg]!
<a id='L286' name='L286'></a> 286     .endm
<a id='L287' name='L287'></a> 287 
<a id='L288' name='L288'></a> 288     and tmp1, count, #0x38
<a id='L289' name='L289'></a> 289     .macro dispatch_step i
<a id='L290' name='L290'></a> 290     neon_load_d0 src
<a id='L291' name='L291'></a> 291     neon_store_d0 dst
<a id='L292' name='L292'></a> 292     .endm
<a id='L293' name='L293'></a> 293     dispatch_7_dword
<a id='L294' name='L294'></a> 294 
<a id='L295' name='L295'></a> 295     tst count, #4
<a id='L296' name='L296'></a> 296     ldrne   tmp1, [src], #4
<a id='L297' name='L297'></a> 297     strne   tmp1, [dst], #4
<a id='L298' name='L298'></a> 298 <em class='sharp'>#else</em>
<a id='L299' name='L299'></a> 299     <em class='comment'>/* Copy up to 15 full words of data.  May not be aligned.  */</em>
<a id='L300' name='L300'></a> 300     <em class='comment'>/* Cannot use VFP for unaligned data.  */</em>
<a id='L301' name='L301'></a> 301     and tmp1, count, #0x3c
<a id='L302' name='L302'></a> 302     add dst, dst, tmp1
<a id='L303' name='L303'></a> 303     add src, src, tmp1
<a id='L304' name='L304'></a> 304     <em class='comment'>/* Jump directly into the sequence below at the correct offset.  */</em>
<a id='L305' name='L305'></a> 305     .macro dispatch_step i
<a id='L306' name='L306'></a> 306     ldr tmp1, [src, #-(\i * 4)]
<a id='L307' name='L307'></a> 307     str tmp1, [dst, #-(\i * 4)]
<a id='L308' name='L308'></a> 308     .endm
<a id='L309' name='L309'></a> 309     dispatch_15_word
<a id='L310' name='L310'></a> 310 <em class='sharp'>#endif</em>
<a id='L311' name='L311'></a> 311 
<a id='L312' name='L312'></a> 312     lsls    count, count, #31
<a id='L313' name='L313'></a> 313     ldrhcs  tmp1, [src], #2
<a id='L314' name='L314'></a> 314     ldrbne  src, [src]      <em class='comment'>/* Src is dead, use as a scratch.  */</em>
<a id='L315' name='L315'></a> 315     strhcs  tmp1, [dst], #2
<a id='L316' name='L316'></a> 316     strbne  src, [dst]
<a id='L317' name='L317'></a> 317     bx  lr
<a id='L318' name='L318'></a> 318 
<a id='L319' name='L319'></a> 319 .Lcpy_not_short:
<a id='L320' name='L320'></a> 320     <em class='comment'>/* At least 64 bytes to copy, but don't know the alignment yet.  */</em>
<a id='L321' name='L321'></a> 321     str tmp2, [sp, #-FRAME_SIZE]!
<a id='L322' name='L322'></a> 322     cfi_adjust_cfa_offset (FRAME_SIZE)
<a id='L323' name='L323'></a> 323     cfi_rel_offset (tmp2, 0)
<a id='L324' name='L324'></a> 324     cfi_remember_state
<a id='L325' name='L325'></a> 325     and tmp2, src, #7
<a id='L326' name='L326'></a> 326     and tmp1, dst, #7
<a id='L327' name='L327'></a> 327     cmp tmp1, tmp2
<a id='L328' name='L328'></a> 328     bne .Lcpy_notaligned
<a id='L329' name='L329'></a> 329 
<a id='L330' name='L330'></a> 330 <em class='sharp'>#ifdef</em> <a href='../D/16879.html' title='Multiple defined in 2 places.'>USE_VFP</a>
<a id='L331' name='L331'></a> 331     <em class='comment'>/* Magic dust alert!  Force VFP on Cortex-A9.  Experiments show</em>
<a id='L332' name='L332'></a> 332 <em class='comment'>       that the FP pipeline is much better at streaming loads and</em>
<a id='L333' name='L333'></a> 333 <em class='comment'>       stores.  This is outside the critical loop.  */</em>
<a id='L334' name='L334'></a> 334     vmov.f32    s0, s0
<a id='L335' name='L335'></a> 335 <em class='sharp'>#endif</em>
<a id='L336' name='L336'></a> 336 
<a id='L337' name='L337'></a> 337     <em class='comment'>/* SRC and DST have the same mutual 64-bit alignment, but we may</em>
<a id='L338' name='L338'></a> 338 <em class='comment'>       still need to pre-copy some bytes to get to natural alignment.</em>
<a id='L339' name='L339'></a> 339 <em class='comment'>       We bring SRC and DST into full 64-bit alignment.  */</em>
<a id='L340' name='L340'></a> 340     lsls    tmp2, dst, #29
<a id='L341' name='L341'></a> 341     beq 1f
<a id='L342' name='L342'></a> 342     rsbs    tmp2, tmp2, #0
<a id='L343' name='L343'></a> 343     sub count, count, tmp2, lsr #29
<a id='L344' name='L344'></a> 344     ldrmi   tmp1, [src], #4
<a id='L345' name='L345'></a> 345     strmi   tmp1, [dst], #4
<a id='L346' name='L346'></a> 346     lsls    tmp2, tmp2, #2
<a id='L347' name='L347'></a> 347     ldrhcs  tmp1, [src], #2
<a id='L348' name='L348'></a> 348     ldrbne  tmp2, [src], #1
<a id='L349' name='L349'></a> 349     strhcs  tmp1, [dst], #2
<a id='L350' name='L350'></a> 350     strbne  tmp2, [dst], #1
<a id='L351' name='L351'></a> 351 
<a id='L352' name='L352'></a> 352 1:
<a id='L353' name='L353'></a> 353     subs    tmp2, count, #64    <em class='comment'>/* Use tmp2 for count.  */</em>
<a id='L354' name='L354'></a> 354     blo .Ltail63aligned
<a id='L355' name='L355'></a> 355 
<a id='L356' name='L356'></a> 356     cmp tmp2, #512
<a id='L357' name='L357'></a> 357     bhs .Lcpy_body_long
<a id='L358' name='L358'></a> 358 
<a id='L359' name='L359'></a> 359 .Lcpy_body_medium:          <em class='comment'>/* Count in tmp2.  */</em>
<a id='L360' name='L360'></a> 360 <em class='sharp'>#ifdef</em> <a href='../D/16879.html' title='Multiple defined in 2 places.'>USE_VFP</a>
<a id='L361' name='L361'></a> 361 1:
<a id='L362' name='L362'></a> 362     vldr    d0, [src, #0]
<a id='L363' name='L363'></a> 363     subs    tmp2, tmp2, #64
<a id='L364' name='L364'></a> 364     vldr    d1, [src, #8]
<a id='L365' name='L365'></a> 365     vstr    d0, [dst, #0]
<a id='L366' name='L366'></a> 366     vldr    d0, [src, #16]
<a id='L367' name='L367'></a> 367     vstr    d1, [dst, #8]
<a id='L368' name='L368'></a> 368     vldr    d1, [src, #24]
<a id='L369' name='L369'></a> 369     vstr    d0, [dst, #16]
<a id='L370' name='L370'></a> 370     vldr    d0, [src, #32]
<a id='L371' name='L371'></a> 371     vstr    d1, [dst, #24]
<a id='L372' name='L372'></a> 372     vldr    d1, [src, #40]
<a id='L373' name='L373'></a> 373     vstr    d0, [dst, #32]
<a id='L374' name='L374'></a> 374     vldr    d0, [src, #48]
<a id='L375' name='L375'></a> 375     vstr    d1, [dst, #40]
<a id='L376' name='L376'></a> 376     vldr    d1, [src, #56]
<a id='L377' name='L377'></a> 377     vstr    d0, [dst, #48]
<a id='L378' name='L378'></a> 378     add src, src, #64
<a id='L379' name='L379'></a> 379     vstr    d1, [dst, #56]
<a id='L380' name='L380'></a> 380     add dst, dst, #64
<a id='L381' name='L381'></a> 381     bhs 1b
<a id='L382' name='L382'></a> 382     tst tmp2, #0x3f
<a id='L383' name='L383'></a> 383     beq .Ldone
<a id='L384' name='L384'></a> 384 
<a id='L385' name='L385'></a> 385 .Ltail63aligned:            <em class='comment'>/* Count in tmp2.  */</em>
<a id='L386' name='L386'></a> 386     and tmp1, tmp2, #0x38
<a id='L387' name='L387'></a> 387     add dst, dst, tmp1
<a id='L388' name='L388'></a> 388     add src, src, tmp1
<a id='L389' name='L389'></a> 389     .macro dispatch_step i
<a id='L390' name='L390'></a> 390     vldr    d0, [src, #-(\i * 8)]
<a id='L391' name='L391'></a> 391     vstr    d0, [dst, #-(\i * 8)]
<a id='L392' name='L392'></a> 392     .endm
<a id='L393' name='L393'></a> 393     dispatch_7_dword
<a id='L394' name='L394'></a> 394 <em class='sharp'>#else</em>
<a id='L395' name='L395'></a> 395     sub src, src, #8
<a id='L396' name='L396'></a> 396     sub dst, dst, #8
<a id='L397' name='L397'></a> 397 1:
<a id='L398' name='L398'></a> 398     ldrd    A_l, A_h, [src, #8]
<a id='L399' name='L399'></a> 399     strd    A_l, A_h, [dst, #8]
<a id='L400' name='L400'></a> 400     ldrd    A_l, A_h, [src, #16]
<a id='L401' name='L401'></a> 401     strd    A_l, A_h, [dst, #16]
<a id='L402' name='L402'></a> 402     ldrd    A_l, A_h, [src, #24]
<a id='L403' name='L403'></a> 403     strd    A_l, A_h, [dst, #24]
<a id='L404' name='L404'></a> 404     ldrd    A_l, A_h, [src, #32]
<a id='L405' name='L405'></a> 405     strd    A_l, A_h, [dst, #32]
<a id='L406' name='L406'></a> 406     ldrd    A_l, A_h, [src, #40]
<a id='L407' name='L407'></a> 407     strd    A_l, A_h, [dst, #40]
<a id='L408' name='L408'></a> 408     ldrd    A_l, A_h, [src, #48]
<a id='L409' name='L409'></a> 409     strd    A_l, A_h, [dst, #48]
<a id='L410' name='L410'></a> 410     ldrd    A_l, A_h, [src, #56]
<a id='L411' name='L411'></a> 411     strd    A_l, A_h, [dst, #56]
<a id='L412' name='L412'></a> 412     ldrd    A_l, A_h, [src, #64]!
<a id='L413' name='L413'></a> 413     strd    A_l, A_h, [dst, #64]!
<a id='L414' name='L414'></a> 414     subs    tmp2, tmp2, #64
<a id='L415' name='L415'></a> 415     bhs 1b
<a id='L416' name='L416'></a> 416     tst tmp2, #0x3f
<a id='L417' name='L417'></a> 417     bne 1f
<a id='L418' name='L418'></a> 418     ldr tmp2,[sp], #FRAME_SIZE
<a id='L419' name='L419'></a> 419     cfi_adjust_cfa_offset (-FRAME_SIZE)
<a id='L420' name='L420'></a> 420     cfi_restore (tmp2)
<a id='L421' name='L421'></a> 421     bx  lr
<a id='L422' name='L422'></a> 422 
<a id='L423' name='L423'></a> 423     cfi_restore_state
<a id='L424' name='L424'></a> 424     cfi_remember_state
<a id='L425' name='L425'></a> 425 1:
<a id='L426' name='L426'></a> 426     add src, src, #8
<a id='L427' name='L427'></a> 427     add dst, dst, #8
<a id='L428' name='L428'></a> 428 
<a id='L429' name='L429'></a> 429 .Ltail63aligned:            <em class='comment'>/* Count in tmp2.  */</em>
<a id='L430' name='L430'></a> 430     <em class='comment'>/* Copy up to 7 d-words of data.  Similar to Ltail63unaligned, but</em>
<a id='L431' name='L431'></a> 431 <em class='comment'>       we know that the src and dest are 64-bit aligned so we can use</em>
<a id='L432' name='L432'></a> 432 <em class='comment'>       LDRD/STRD to improve efficiency.  */</em>
<a id='L433' name='L433'></a> 433     <em class='comment'>/* TMP2 is now negative, but we don't care about that.  The bottom</em>
<a id='L434' name='L434'></a> 434 <em class='comment'>       six bits still tell us how many bytes are left to copy.  */</em>
<a id='L435' name='L435'></a> 435 
<a id='L436' name='L436'></a> 436     and tmp1, tmp2, #0x38
<a id='L437' name='L437'></a> 437     add dst, dst, tmp1
<a id='L438' name='L438'></a> 438     add src, src, tmp1
<a id='L439' name='L439'></a> 439     .macro dispatch_step i
<a id='L440' name='L440'></a> 440     ldrd    A_l, A_h, [src, #-(\i * 8)]
<a id='L441' name='L441'></a> 441     strd    A_l, A_h, [dst, #-(\i * 8)]
<a id='L442' name='L442'></a> 442     .endm
<a id='L443' name='L443'></a> 443     dispatch_7_dword
<a id='L444' name='L444'></a> 444 <em class='sharp'>#endif</em>
<a id='L445' name='L445'></a> 445 
<a id='L446' name='L446'></a> 446     tst tmp2, #4
<a id='L447' name='L447'></a> 447     ldrne   tmp1, [src], #4
<a id='L448' name='L448'></a> 448     strne   tmp1, [dst], #4
<a id='L449' name='L449'></a> 449     lsls    tmp2, tmp2, #31     <em class='comment'>/* Count (tmp2) now dead. */</em>
<a id='L450' name='L450'></a> 450     ldrhcs  tmp1, [src], #2
<a id='L451' name='L451'></a> 451     ldrbne  tmp2, [src]
<a id='L452' name='L452'></a> 452     strhcs  tmp1, [dst], #2
<a id='L453' name='L453'></a> 453     strbne  tmp2, [dst]
<a id='L454' name='L454'></a> 454 
<a id='L455' name='L455'></a> 455 .Ldone:
<a id='L456' name='L456'></a> 456     ldr tmp2, [sp], #FRAME_SIZE
<a id='L457' name='L457'></a> 457     cfi_adjust_cfa_offset (-FRAME_SIZE)
<a id='L458' name='L458'></a> 458     cfi_restore (tmp2)
<a id='L459' name='L459'></a> 459     bx  lr
<a id='L460' name='L460'></a> 460 
<a id='L461' name='L461'></a> 461     cfi_restore_state
<a id='L462' name='L462'></a> 462     cfi_remember_state
<a id='L463' name='L463'></a> 463 
<a id='L464' name='L464'></a> 464 .Lcpy_body_long:            <em class='comment'>/* Count in tmp2.  */</em>
<a id='L465' name='L465'></a> 465 
<a id='L466' name='L466'></a> 466     <em class='comment'>/* Long copy.  We know that there's at least (prefetch_lines * 64)</em>
<a id='L467' name='L467'></a> 467 <em class='comment'>       bytes to go.  */</em>
<a id='L468' name='L468'></a> 468 <em class='sharp'>#ifdef</em> <a href='../D/16879.html' title='Multiple defined in 2 places.'>USE_VFP</a>
<a id='L469' name='L469'></a> 469     <em class='comment'>/* Don't use PLD.  Instead, read some data in advance of the current</em>
<a id='L470' name='L470'></a> 470 <em class='comment'>       copy position into a register.  This should act like a PLD</em>
<a id='L471' name='L471'></a> 471 <em class='comment'>       operation but we won't have to repeat the transfer.  */</em>
<a id='L472' name='L472'></a> 472 
<a id='L473' name='L473'></a> 473     vldr    d3, [src, #0]
<a id='L474' name='L474'></a> 474     vldr    d4, [src, #64]
<a id='L475' name='L475'></a> 475     vldr    d5, [src, #128]
<a id='L476' name='L476'></a> 476     vldr    d6, [src, #192]
<a id='L477' name='L477'></a> 477     vldr    d7, [src, #256]
<a id='L478' name='L478'></a> 478 
<a id='L479' name='L479'></a> 479     vldr    d0, [src, #8]
<a id='L480' name='L480'></a> 480     vldr    d1, [src, #16]
<a id='L481' name='L481'></a> 481     vldr    d2, [src, #24]
<a id='L482' name='L482'></a> 482     add src, src, #32
<a id='L483' name='L483'></a> 483 
<a id='L484' name='L484'></a> 484     subs    tmp2, tmp2, #prefetch_lines * 64 * 2
<a id='L485' name='L485'></a> 485     blo 2f
<a id='L486' name='L486'></a> 486 1:
<a id='L487' name='L487'></a> 487     cpy_line_vfp    d3, 0
<a id='L488' name='L488'></a> 488     cpy_line_vfp    d4, 64
<a id='L489' name='L489'></a> 489     cpy_line_vfp    d5, 128
<a id='L490' name='L490'></a> 490     add dst, dst, #3 * 64
<a id='L491' name='L491'></a> 491     add src, src, #3 * 64
<a id='L492' name='L492'></a> 492     cpy_line_vfp    d6, 0
<a id='L493' name='L493'></a> 493     cpy_line_vfp    d7, 64
<a id='L494' name='L494'></a> 494     add dst, dst, #2 * 64
<a id='L495' name='L495'></a> 495     add src, src, #2 * 64
<a id='L496' name='L496'></a> 496     subs    tmp2, tmp2, #prefetch_lines * 64
<a id='L497' name='L497'></a> 497     bhs 1b
<a id='L498' name='L498'></a> 498 
<a id='L499' name='L499'></a> 499 2:
<a id='L500' name='L500'></a> 500     cpy_tail_vfp    d3, 0
<a id='L501' name='L501'></a> 501     cpy_tail_vfp    d4, 64
<a id='L502' name='L502'></a> 502     cpy_tail_vfp    d5, 128
<a id='L503' name='L503'></a> 503     add src, src, #3 * 64
<a id='L504' name='L504'></a> 504     add dst, dst, #3 * 64
<a id='L505' name='L505'></a> 505     cpy_tail_vfp    d6, 0
<a id='L506' name='L506'></a> 506     vstr    d7, [dst, #64]
<a id='L507' name='L507'></a> 507     vldr    d7, [src, #64]
<a id='L508' name='L508'></a> 508     vstr    d0, [dst, #64 + 8]
<a id='L509' name='L509'></a> 509     vldr    d0, [src, #64 + 8]
<a id='L510' name='L510'></a> 510     vstr    d1, [dst, #64 + 16]
<a id='L511' name='L511'></a> 511     vldr    d1, [src, #64 + 16]
<a id='L512' name='L512'></a> 512     vstr    d2, [dst, #64 + 24]
<a id='L513' name='L513'></a> 513     vldr    d2, [src, #64 + 24]
<a id='L514' name='L514'></a> 514     vstr    d7, [dst, #64 + 32]
<a id='L515' name='L515'></a> 515     add src, src, #96
<a id='L516' name='L516'></a> 516     vstr    d0, [dst, #64 + 40]
<a id='L517' name='L517'></a> 517     vstr    d1, [dst, #64 + 48]
<a id='L518' name='L518'></a> 518     vstr    d2, [dst, #64 + 56]
<a id='L519' name='L519'></a> 519     add dst, dst, #128
<a id='L520' name='L520'></a> 520     add tmp2, tmp2, #prefetch_lines * 64
<a id='L521' name='L521'></a> 521     b   .Lcpy_body_medium
<a id='L522' name='L522'></a> 522 <em class='sharp'>#else</em>
<a id='L523' name='L523'></a> 523     <em class='comment'>/* Long copy.  Use an SMS style loop to maximize the I/O</em>
<a id='L524' name='L524'></a> 524 <em class='comment'>       bandwidth of the core.  We don't have enough spare registers</em>
<a id='L525' name='L525'></a> 525 <em class='comment'>       to synthesise prefetching, so use PLD operations.  */</em>
<a id='L526' name='L526'></a> 526     <em class='comment'>/* Pre-bias src and dst.  */</em>
<a id='L527' name='L527'></a> 527     sub src, src, #8
<a id='L528' name='L528'></a> 528     sub dst, dst, #8
<a id='L529' name='L529'></a> 529     pld [src, #8]
<a id='L530' name='L530'></a> 530     pld [src, #72]
<a id='L531' name='L531'></a> 531     subs    tmp2, tmp2, #64
<a id='L532' name='L532'></a> 532     pld [src, #136]
<a id='L533' name='L533'></a> 533     ldrd    A_l, A_h, [src, #8]
<a id='L534' name='L534'></a> 534     strd    B_l, B_h, [sp, #8]
<a id='L535' name='L535'></a> 535     cfi_rel_offset (B_l, 8)
<a id='L536' name='L536'></a> 536     cfi_rel_offset (B_h, 12)
<a id='L537' name='L537'></a> 537     ldrd    B_l, B_h, [src, #16]
<a id='L538' name='L538'></a> 538     strd    C_l, C_h, [sp, #16]
<a id='L539' name='L539'></a> 539     cfi_rel_offset (C_l, 16)
<a id='L540' name='L540'></a> 540     cfi_rel_offset (C_h, 20)
<a id='L541' name='L541'></a> 541     ldrd    C_l, C_h, [src, #24]
<a id='L542' name='L542'></a> 542     strd    D_l, D_h, [sp, #24]
<a id='L543' name='L543'></a> 543     cfi_rel_offset (D_l, 24)
<a id='L544' name='L544'></a> 544     cfi_rel_offset (D_h, 28)
<a id='L545' name='L545'></a> 545     pld [src, #200]
<a id='L546' name='L546'></a> 546     ldrd    D_l, D_h, [src, #32]!
<a id='L547' name='L547'></a> 547     b   1f
<a id='L548' name='L548'></a> 548     .p2align    6
<a id='L549' name='L549'></a> 549 2:
<a id='L550' name='L550'></a> 550     pld [src, #232]
<a id='L551' name='L551'></a> 551     strd    A_l, A_h, [dst, #40]
<a id='L552' name='L552'></a> 552     ldrd    A_l, A_h, [src, #40]
<a id='L553' name='L553'></a> 553     strd    B_l, B_h, [dst, #48]
<a id='L554' name='L554'></a> 554     ldrd    B_l, B_h, [src, #48]
<a id='L555' name='L555'></a> 555     strd    C_l, C_h, [dst, #56]
<a id='L556' name='L556'></a> 556     ldrd    C_l, C_h, [src, #56]
<a id='L557' name='L557'></a> 557     strd    D_l, D_h, [dst, #64]!
<a id='L558' name='L558'></a> 558     ldrd    D_l, D_h, [src, #64]!
<a id='L559' name='L559'></a> 559     subs    tmp2, tmp2, #64
<a id='L560' name='L560'></a> 560 1:
<a id='L561' name='L561'></a> 561     strd    A_l, A_h, [dst, #8]
<a id='L562' name='L562'></a> 562     ldrd    A_l, A_h, [src, #8]
<a id='L563' name='L563'></a> 563     strd    B_l, B_h, [dst, #16]
<a id='L564' name='L564'></a> 564     ldrd    B_l, B_h, [src, #16]
<a id='L565' name='L565'></a> 565     strd    C_l, C_h, [dst, #24]
<a id='L566' name='L566'></a> 566     ldrd    C_l, C_h, [src, #24]
<a id='L567' name='L567'></a> 567     strd    D_l, D_h, [dst, #32]
<a id='L568' name='L568'></a> 568     ldrd    D_l, D_h, [src, #32]
<a id='L569' name='L569'></a> 569     bcs 2b
<a id='L570' name='L570'></a> 570     <em class='comment'>/* Save the remaining bytes and restore the callee-saved regs.  */</em>
<a id='L571' name='L571'></a> 571     strd    A_l, A_h, [dst, #40]
<a id='L572' name='L572'></a> 572     add src, src, #40
<a id='L573' name='L573'></a> 573     strd    B_l, B_h, [dst, #48]
<a id='L574' name='L574'></a> 574     ldrd    B_l, B_h, [sp, #8]
<a id='L575' name='L575'></a> 575     cfi_restore (B_l)
<a id='L576' name='L576'></a> 576     cfi_restore (B_h)
<a id='L577' name='L577'></a> 577     strd    C_l, C_h, [dst, #56]
<a id='L578' name='L578'></a> 578     ldrd    C_l, C_h, [sp, #16]
<a id='L579' name='L579'></a> 579     cfi_restore (C_l)
<a id='L580' name='L580'></a> 580     cfi_restore (C_h)
<a id='L581' name='L581'></a> 581     strd    D_l, D_h, [dst, #64]
<a id='L582' name='L582'></a> 582     ldrd    D_l, D_h, [sp, #24]
<a id='L583' name='L583'></a> 583     cfi_restore (D_l)
<a id='L584' name='L584'></a> 584     cfi_restore (D_h)
<a id='L585' name='L585'></a> 585     add dst, dst, #72
<a id='L586' name='L586'></a> 586     tst tmp2, #0x3f
<a id='L587' name='L587'></a> 587     bne .Ltail63aligned
<a id='L588' name='L588'></a> 588     ldr tmp2, [sp], #FRAME_SIZE
<a id='L589' name='L589'></a> 589     cfi_adjust_cfa_offset (-FRAME_SIZE)
<a id='L590' name='L590'></a> 590     cfi_restore (tmp2)
<a id='L591' name='L591'></a> 591     bx  lr
<a id='L592' name='L592'></a> 592 <em class='sharp'>#endif</em>
<a id='L593' name='L593'></a> 593 
<a id='L594' name='L594'></a> 594     cfi_restore_state
<a id='L595' name='L595'></a> 595     cfi_remember_state
<a id='L596' name='L596'></a> 596 
<a id='L597' name='L597'></a> 597 .Lcpy_notaligned:
<a id='L598' name='L598'></a> 598     pld [src, #0]
<a id='L599' name='L599'></a> 599     pld [src, #64]
<a id='L600' name='L600'></a> 600     <em class='comment'>/* There's at least 64 bytes to copy, but there is no mutual</em>
<a id='L601' name='L601'></a> 601 <em class='comment'>       alignment.  */</em>
<a id='L602' name='L602'></a> 602     <em class='comment'>/* Bring DST to 64-bit alignment.  */</em>
<a id='L603' name='L603'></a> 603     lsls    tmp2, dst, #29
<a id='L604' name='L604'></a> 604     pld [src, #(2 * 64)]
<a id='L605' name='L605'></a> 605     beq 1f
<a id='L606' name='L606'></a> 606     rsbs    tmp2, tmp2, #0
<a id='L607' name='L607'></a> 607     sub count, count, tmp2, lsr #29
<a id='L608' name='L608'></a> 608     ldrmi   tmp1, [src], #4
<a id='L609' name='L609'></a> 609     strmi   tmp1, [dst], #4
<a id='L610' name='L610'></a> 610     lsls    tmp2, tmp2, #2
<a id='L611' name='L611'></a> 611     ldrbne  tmp1, [src], #1
<a id='L612' name='L612'></a> 612     ldrhcs  tmp2, [src], #2
<a id='L613' name='L613'></a> 613     strbne  tmp1, [dst], #1
<a id='L614' name='L614'></a> 614     strhcs  tmp2, [dst], #2
<a id='L615' name='L615'></a> 615 1:
<a id='L616' name='L616'></a> 616     pld [src, #(3 * 64)]
<a id='L617' name='L617'></a> 617     subs    count, count, #64
<a id='L618' name='L618'></a> 618     ldrlo   tmp2, [sp], #FRAME_SIZE
<a id='L619' name='L619'></a> 619     blo .Ltail63unaligned
<a id='L620' name='L620'></a> 620     pld [src, #(4 * 64)]
<a id='L621' name='L621'></a> 621 
<a id='L622' name='L622'></a> 622 <em class='sharp'>#ifdef</em> <a href='../S/17287.html#L47' title='Defined at 47 in sysdeps/arm/armv7/multiarch/memcpy_impl.S.'>USE_NEON</a>
<a id='L623' name='L623'></a> 623     <em class='comment'>/* These need an extra layer of macro just to work around a</em>
<a id='L624' name='L624'></a> 624 <em class='comment'>       bug in the assembler's parser when an operand starts with</em>
<a id='L625' name='L625'></a> 625 <em class='comment'>       a {...}.  */</em>
<a id='L626' name='L626'></a> 626     .macro neon_load_multi reglist, basereg
<a id='L627' name='L627'></a> 627     vld1.8  <em class='brace'>{</em>\reglist<em class='brace'>}</em>, [\basereg]!
<a id='L628' name='L628'></a> 628     .endm
<a id='L629' name='L629'></a> 629     .macro neon_store_multi reglist, basereg
<a id='L630' name='L630'></a> 630     vst1.8  <em class='brace'>{</em>\reglist<em class='brace'>}</em>, [ALIGN (\basereg, 64)]!
<a id='L631' name='L631'></a> 631     .endm
<a id='L632' name='L632'></a> 632 
<a id='L633' name='L633'></a> 633     neon_load_multi d0-d3, src
<a id='L634' name='L634'></a> 634     neon_load_multi d4-d7, src
<a id='L635' name='L635'></a> 635     subs    count, count, #64
<a id='L636' name='L636'></a> 636     blo 2f
<a id='L637' name='L637'></a> 637 1:
<a id='L638' name='L638'></a> 638     pld [src, #(4 * 64)]
<a id='L639' name='L639'></a> 639     neon_store_multi d0-d3, dst
<a id='L640' name='L640'></a> 640     neon_load_multi d0-d3, src
<a id='L641' name='L641'></a> 641     neon_store_multi d4-d7, dst
<a id='L642' name='L642'></a> 642     neon_load_multi d4-d7, src
<a id='L643' name='L643'></a> 643     subs    count, count, #64
<a id='L644' name='L644'></a> 644     bhs 1b
<a id='L645' name='L645'></a> 645 2:
<a id='L646' name='L646'></a> 646     neon_store_multi d0-d3, dst
<a id='L647' name='L647'></a> 647     neon_store_multi d4-d7, dst
<a id='L648' name='L648'></a> 648     ands    count, count, #0x3f
<a id='L649' name='L649'></a> 649 <em class='sharp'>#else</em>
<a id='L650' name='L650'></a> 650     <em class='comment'>/* Use an SMS style loop to maximize the I/O bandwidth.  */</em>
<a id='L651' name='L651'></a> 651     sub src, src, #4
<a id='L652' name='L652'></a> 652     sub dst, dst, #8
<a id='L653' name='L653'></a> 653     subs    tmp2, count, #64    <em class='comment'>/* Use tmp2 for count.  */</em>
<a id='L654' name='L654'></a> 654     ldr A_l, [src, #4]
<a id='L655' name='L655'></a> 655     ldr A_h, [src, #8]
<a id='L656' name='L656'></a> 656     strd    B_l, B_h, [sp, #8]
<a id='L657' name='L657'></a> 657     cfi_rel_offset (B_l, 8)
<a id='L658' name='L658'></a> 658     cfi_rel_offset (B_h, 12)
<a id='L659' name='L659'></a> 659     ldr B_l, [src, #12]
<a id='L660' name='L660'></a> 660     ldr B_h, [src, #16]
<a id='L661' name='L661'></a> 661     strd    C_l, C_h, [sp, #16]
<a id='L662' name='L662'></a> 662     cfi_rel_offset (C_l, 16)
<a id='L663' name='L663'></a> 663     cfi_rel_offset (C_h, 20)
<a id='L664' name='L664'></a> 664     ldr C_l, [src, #20]
<a id='L665' name='L665'></a> 665     ldr C_h, [src, #24]
<a id='L666' name='L666'></a> 666     strd    D_l, D_h, [sp, #24]
<a id='L667' name='L667'></a> 667     cfi_rel_offset (D_l, 24)
<a id='L668' name='L668'></a> 668     cfi_rel_offset (D_h, 28)
<a id='L669' name='L669'></a> 669     ldr D_l, [src, #28]
<a id='L670' name='L670'></a> 670     ldr D_h, [src, #32]!
<a id='L671' name='L671'></a> 671     b   1f
<a id='L672' name='L672'></a> 672     .p2align    6
<a id='L673' name='L673'></a> 673 2:
<a id='L674' name='L674'></a> 674     pld [src, #(5 * 64) - (32 - 4)]
<a id='L675' name='L675'></a> 675     strd    A_l, A_h, [dst, #40]
<a id='L676' name='L676'></a> 676     ldr A_l, [src, #36]
<a id='L677' name='L677'></a> 677     ldr A_h, [src, #40]
<a id='L678' name='L678'></a> 678     strd    B_l, B_h, [dst, #48]
<a id='L679' name='L679'></a> 679     ldr B_l, [src, #44]
<a id='L680' name='L680'></a> 680     ldr B_h, [src, #48]
<a id='L681' name='L681'></a> 681     strd    C_l, C_h, [dst, #56]
<a id='L682' name='L682'></a> 682     ldr C_l, [src, #52]
<a id='L683' name='L683'></a> 683     ldr C_h, [src, #56]
<a id='L684' name='L684'></a> 684     strd    D_l, D_h, [dst, #64]!
<a id='L685' name='L685'></a> 685     ldr D_l, [src, #60]
<a id='L686' name='L686'></a> 686     ldr D_h, [src, #64]!
<a id='L687' name='L687'></a> 687     subs    tmp2, tmp2, #64
<a id='L688' name='L688'></a> 688 1:
<a id='L689' name='L689'></a> 689     strd    A_l, A_h, [dst, #8]
<a id='L690' name='L690'></a> 690     ldr A_l, [src, #4]
<a id='L691' name='L691'></a> 691     ldr A_h, [src, #8]
<a id='L692' name='L692'></a> 692     strd    B_l, B_h, [dst, #16]
<a id='L693' name='L693'></a> 693     ldr B_l, [src, #12]
<a id='L694' name='L694'></a> 694     ldr B_h, [src, #16]
<a id='L695' name='L695'></a> 695     strd    C_l, C_h, [dst, #24]
<a id='L696' name='L696'></a> 696     ldr C_l, [src, #20]
<a id='L697' name='L697'></a> 697     ldr C_h, [src, #24]
<a id='L698' name='L698'></a> 698     strd    D_l, D_h, [dst, #32]
<a id='L699' name='L699'></a> 699     ldr D_l, [src, #28]
<a id='L700' name='L700'></a> 700     ldr D_h, [src, #32]
<a id='L701' name='L701'></a> 701     bcs 2b
<a id='L702' name='L702'></a> 702 
<a id='L703' name='L703'></a> 703     <em class='comment'>/* Save the remaining bytes and restore the callee-saved regs.  */</em>
<a id='L704' name='L704'></a> 704     strd    A_l, A_h, [dst, #40]
<a id='L705' name='L705'></a> 705     add src, src, #36
<a id='L706' name='L706'></a> 706     strd    B_l, B_h, [dst, #48]
<a id='L707' name='L707'></a> 707     ldrd    B_l, B_h, [sp, #8]
<a id='L708' name='L708'></a> 708     cfi_restore (B_l)
<a id='L709' name='L709'></a> 709     cfi_restore (B_h)
<a id='L710' name='L710'></a> 710     strd    C_l, C_h, [dst, #56]
<a id='L711' name='L711'></a> 711     ldrd    C_l, C_h, [sp, #16]
<a id='L712' name='L712'></a> 712     cfi_restore (C_l)
<a id='L713' name='L713'></a> 713     cfi_restore (C_h)
<a id='L714' name='L714'></a> 714     strd    D_l, D_h, [dst, #64]
<a id='L715' name='L715'></a> 715     ldrd    D_l, D_h, [sp, #24]
<a id='L716' name='L716'></a> 716     cfi_restore (D_l)
<a id='L717' name='L717'></a> 717     cfi_restore (D_h)
<a id='L718' name='L718'></a> 718     add dst, dst, #72
<a id='L719' name='L719'></a> 719     ands    count, tmp2, #0x3f
<a id='L720' name='L720'></a> 720 <em class='sharp'>#endif</em>
<a id='L721' name='L721'></a> 721     ldr tmp2, [sp], #FRAME_SIZE
<a id='L722' name='L722'></a> 722     cfi_adjust_cfa_offset (-FRAME_SIZE)
<a id='L723' name='L723'></a> 723     cfi_restore (tmp2)
<a id='L724' name='L724'></a> 724     bne .Ltail63unaligned
<a id='L725' name='L725'></a> 725     bx  lr
<a id='L726' name='L726'></a> 726 
<a id='L727' name='L727'></a> 727 END(memcpy)
<a id='L728' name='L728'></a> 728 libc_hidden_builtin_def (memcpy)
</pre>
<hr />
<a id='BOTTOM' name='BOTTOM'></a>
<em class='comment'>/* [&lt;][&gt;][^][v]<a href='#TOP'>[top]</a>[bottom]<a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
</body>
</html>
