Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7193c5afdb614f7f9875576699ed5e30 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot swervolf_core_tb_behav xil_defaultlib.swervolf_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 110 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4455] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 173 : Unsupported feature in assertion/property/sequence 'past'. It will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 173 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 180 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4455] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 173 : Unsupported feature in assertion/property/sequence 'Multiclocked Sequence'. It will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 173 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 180 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 121 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 124 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 126 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 128 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 130 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 133 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 136 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 139 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 142 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 146 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 151 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 153 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv" Line 155 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4455] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 173 : Unsupported feature in assertion/property/sequence 'past'. It will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 173 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 180 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4455] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : Unsupported feature in assertion/property/sequence 'Multiclocked Sequence'. It will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 144 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv" Line 148 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4455] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 173 : Unsupported feature in assertion/property/sequence 'past'. It will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 173 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv" Line 180 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
