Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Nov 20 18:47:54 2021
| Host         : fedora running 64-bit unknown
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   268 |
|    Minimum number of control sets                        |   268 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   268 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |   260 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              20 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            2108 |         1066 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|  control_path/E[0]                              |                                                |                  |                1 |              1 |         1.00 |
|  uart_rx/FSM_onehot_state_reg_reg[0]            |                                                |                  |                1 |              1 |         1.00 |
|  control_path/ram_address_select_reg[1]_i_1_n_0 |                                                |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                  | uart_tx/s_next                                 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                  | uart_rx/s_next                                 | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_4[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_17[0]            | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_28[0]                | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_19[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | counter_i/r_reg[7]_i_1_n_0                     | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_3[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_21[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_16[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_15[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_26[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_9[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_2[0]  | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_6[0]  | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_43[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_12[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_28[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_14[0]            | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_5[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_18[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_6[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_17[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_19[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_2[0]                 | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_22[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_23[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_20[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_16[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_27[0]                | rst_IBUF         |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_10[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_11[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_12[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_13[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_17[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[3]_0[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_9[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_8[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_7[0]                 | rst_IBUF         |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_6[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_5[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_3[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_2[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[3]_1[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_16[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_15[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_14[0]                | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_13[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_12[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_11[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_1[0]                 | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_15[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[3]_2[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[3]_3[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[3]_4[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[3]_5[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[3]_6[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[3]_7[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[3]_8[0]                 | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_0[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_1[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_10[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_11[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_7[0]                 | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_9[0]                 | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_3[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_4[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_32[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_5[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_7[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_4[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_37[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_36[0]                | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_35[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_33[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_34[0]                | rst_IBUF         |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_6[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_31[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_3[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_30[0]                | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_29[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_25[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_28[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_27[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_26[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_8[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_10[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_9[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_1[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_11[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_12[0]                | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_14[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_13[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_13[0]            | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_7[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_4[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7][0]                   | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_15[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_5[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_5[0]             | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_9[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_17[0]                | rst_IBUF         |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_18[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_19[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_2[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_2[0]                 | rst_IBUF         |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_20[0]                | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_4[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_3[0]                 | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_5[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_6[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_8[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_7[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_0[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_10[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_1[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[4]_14[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_12[0]                | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_13[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_14[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_11[0]                | rst_IBUF         |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_15[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_17[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_18[0]                | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_19[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_38[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_20[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_16[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_21[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_22[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_24[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[5]_23[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_17[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_24[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_23[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_22[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_21[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_20[0] | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_2[0]  | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_19[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_18[0] | rst_IBUF         |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_25[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_16[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_15[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_14[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_13[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_10[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_1[0]  | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_11[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_0[0]  | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_26[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_27[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_29[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_3[0]  | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_30[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_31[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_32[0] | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_33[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_34[0] | rst_IBUF         |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_35[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_36[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_37[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_38[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_39[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_4[0]  | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_0[0]             | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_9[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_1[0]                 | rst_IBUF         |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_15[0]            | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_16[0]            | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_18[0]            | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_2[0]             | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_24[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_8[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_25[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[6]_6[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_8[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep[0]               | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_14[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_16[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_17[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_0[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_10[0]            | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_11[0]            | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_12[0]            | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_6[0]             | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_7[0]             | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_8[0]             | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_9[0]             | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_12[0]                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_13[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_18[0]                | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_2[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_3[0]             | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[7]_rep_4[0]             | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | uart_rx/b_next                                 | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | uart_tx/b_next_0                               | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_25[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_9[0]  | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_8[0]  | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_7[0]  | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_6[0]  | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_5[0]  | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_4[0]  | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_3[0]  | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_26[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[9]_0[0]  | rst_IBUF         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_24[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_23[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_22[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_21[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_20[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[2]_10[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_40[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_19[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0][0]                   | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_1[0]                 | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_10[0]                | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_11[0]                | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_2[0]                 | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_3[0]                 | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_4[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_5[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_6[0]                 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_7[0]                 | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[0]_8[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[1]_0[0]                 | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[1]_1[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[1]_2[0]                 | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/r_reg_reg[1]_3[0]                 | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_49[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_56[0] | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_55[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_54[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_53[0] | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_52[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_51[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_50[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_5[0]  | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_57[0] | rst_IBUF         |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_48[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_47[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_46[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_45[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_44[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_42[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_41[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_58[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_7[0]  | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_8[0]  | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[4]_9[0]  | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_0[0]  | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_1[0]  | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_10[0] | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_11[0] | rst_IBUF         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_12[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_13[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_14[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_15[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_16[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_17[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg_reg[8]_18[0] | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                  | control_path/E[0]                              | rst_IBUF         |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                                  | control_path/FSM_onehot_state_reg[9]_i_1_n_0   | rst_IBUF         |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                                  |                                                | rst_IBUF         |                8 |             20 |         2.50 |
+-------------------------------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+


