# Reading F:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do count60_8421_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Rd@DESKTOP-QCTR6OS.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is Rd@DESKTOP-QCTR6OS.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Rd@DESKTOP-QCTR6OS.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/verilog/study/work2/count60_8421 {G:/verilog/study/work2/count60_8421/count60_8421.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:33 on Apr 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/verilog/study/work2/count60_8421" G:/verilog/study/work2/count60_8421/count60_8421.v 
# -- Compiling module count60_8421
# 
# Top level modules:
# 	count60_8421
# End time: 12:02:33 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/verilog/study/work2/count60_8421 {G:/verilog/study/work2/count60_8421/count8421.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:33 on Apr 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/verilog/study/work2/count60_8421" G:/verilog/study/work2/count60_8421/count8421.v 
# -- Compiling module counter8421
# 
# Top level modules:
# 	counter8421
# End time: 12:02:33 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/verilog/study/work2/count60_8421/simulation/modelsim {G:/verilog/study/work2/count60_8421/simulation/modelsim/count60_8421.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:33 on Apr 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/verilog/study/work2/count60_8421/simulation/modelsim" G:/verilog/study/work2/count60_8421/simulation/modelsim/count60_8421.vt 
# -- Compiling module count60_8421_vlg_tst
# 
# Top level modules:
# 	count60_8421_vlg_tst
# End time: 12:02:33 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  count60_8421_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" count60_8421_vlg_tst 
# Start time: 12:02:34 on Apr 13,2022
# Loading work.count60_8421_vlg_tst
# Loading work.count60_8421
# Loading work.counter8421
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Rd  Hostname: DESKTOP-QCTR6OS  ProcessID: 4052
#           Attempting to use alternate WLF file "./wlfti01h2e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti01h2e
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/verilog/study/work2/count60_8421/simulation/modelsim/count60_8421.vt(54)
#    Time: 9 us  Iteration: 0  Instance: /count60_8421_vlg_tst
# Break in Module count60_8421_vlg_tst at G:/verilog/study/work2/count60_8421/simulation/modelsim/count60_8421.vt line 54
vlog -reportprogress 300 -work work G:/verilog/study/work2/count60_8421/simulation/modelsim/count60_8421.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:19 on Apr 13,2022
# vlog -reportprogress 300 -work work G:/verilog/study/work2/count60_8421/simulation/modelsim/count60_8421.vt 
# -- Compiling module count60_8421_vlg_tst
# 
# Top level modules:
# 	count60_8421_vlg_tst
# End time: 12:17:19 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave sim:/count60_8421_vlg_tst/*
run -all
# Running testbench
# Break key hit
# Simulation stop requested.
# End time: 12:20:48 on Apr 13,2022, Elapsed time: 0:18:14
# Errors: 0, Warnings: 2
