

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 15 14:24:48 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.007 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_77  |sqrt_fixed_32_32_s  |        8|        8|  80.000 ns|  80.000 ns|    1|    1|      yes|
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   4|      -|     -|    -|
|Expression       |        -|   -|      0|   207|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   0|    629|  1572|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    61|    -|
|Register         |        -|   -|     70|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   4|    699|  1840|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|  10|      4|    23|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |           Instance           |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |mul_9s_9s_18_1_1_U2           |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U3           |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U4           |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U5           |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |grp_sqrt_fixed_32_32_s_fu_77  |sqrt_fixed_32_32_s  |        0|   0|  629|  1368|    0|
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |Total                         |                    |        0|   0|  629|  1572|    0|
    +------------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_9s_9s_18s_18_4_1_U6  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U7  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U8  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U9  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_2_fu_400_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln19_5_fu_416_p2  |         +|   0|  0|  26|          19|          19|
    |result_2_fu_426_p2    |         +|   0|  0|  27|          20|          20|
    |sub_ln19_1_fu_136_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_2_fu_170_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_3_fu_204_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_4_fu_242_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_5_fu_276_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_6_fu_314_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_7_fu_348_p2  |         -|   0|  0|  16|           9|           9|
    |sub_ln19_fu_98_p2     |         -|   0|  0|  16|           9|           9|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 207|         130|         130|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  61|         15|    1|         15|
    +-----------+----+-----------+-----+-----------+
    |Total      |  61|         15|    1|         15|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  14|   0|   14|          0|
    |result_2_reg_537    |  20|   0|   20|          0|
    |sub_ln19_1_reg_479  |   9|   0|    9|          0|
    |sub_ln19_2_reg_484  |   9|   0|    9|          0|
    |sub_ln19_4_reg_495  |   9|   0|    9|          0|
    |sub_ln19_6_reg_506  |   9|   0|    9|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  70|   0|   70|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|A         |   in|   64|     ap_none|             A|       pointer|
|B         |   in|   64|     ap_none|             B|       pointer|
|C         |  out|   32|      ap_vld|             C|       pointer|
|C_ap_vld  |  out|    1|      ap_vld|             C|       pointer|
+----------+-----+-----+------------+--------------+--------------+

