// Seed: 3158485161
module module_0 ();
  reg id_1;
  initial id_1 = ~{-1 ? -1 : id_1, id_1};
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8,
    input wand id_9,
    input tri id_10
    , id_15,
    output tri0 id_11,
    output supply1 id_12,
    output wire id_13
);
  wire ["" -  -1 'b0 : ""] id_16;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
