# DSD_2023_EE_157
"Maryam Traiq"
### REPORT
### Task 1
Truth table of circuit
### Task 2
Maximum combinational delay of curcuit
### Task 3
Source utilization summary of synthesis report
### Task 4
System verilog code for the combinational circuit
