{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 11 14:18:00 2005 " "Info: Processing started: Tue Jan 11 14:18:00 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTAN_COMB_LATCH_NODE" "edh:U12B\|reset_crc~101 " "Warning: Node edh:U12B\|reset_crc~101 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 135 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "txclkoa " "Info: Assuming node txclkoa is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 12 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkoa" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "scl " "Info: Assuming node scl is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 56 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "txclkob " "Info: Assuming node txclkob is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 12 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkob" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clkout " "Info: Assuming node clkout is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 48 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "clkout" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rxclka_n " "Info: Assuming node rxclka_n is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclka_n" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rxclkb_n " "Info: Assuming node rxclkb_n is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkb_n" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "hdsdi_generator:U9A\|hd_framegenerator:hdframe\|fvh_out\[0\] " "Info: Detected ripple clock hdsdi_generator:U9A\|hd_framegenerator:hdframe\|fvh_out\[0\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 24 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hdsdi_generator:U9A\|hd_framegenerator:hdframe\|fvh_out\[0\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|line_clk~reg0 " "Info: Detected ripple clock hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|line_clk~reg0 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 58 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|line_clk~reg0" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "hdsdi_generator:U9A\|hd_framegenerator:hdframe\|line_clk~reg0 " "Info: Detected ripple clock hdsdi_generator:U9A\|hd_framegenerator:hdframe\|line_clk~reg0 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 58 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hdsdi_generator:U9A\|hd_framegenerator:hdframe\|line_clk~reg0" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "rxclkb2 " "Info: Detected ripple clock rxclkb2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 941 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkb2" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "rxclka2 " "Info: Detected ripple clock rxclka2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 935 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclka2" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|reduce_nor~258 " "Info: Detected gated clock channelregs:u3\|reduce_nor~258 as buffer" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|reduce_nor~258" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|read " "Info: Detected ripple clock spi:u1\|read as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|read" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|reduce_nor~7 " "Info: Detected gated clock channelregs:u3\|reduce_nor~7 as buffer" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|reduce_nor~7" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|readYcrc " "Info: Detected gated clock channelregs:u3\|readYcrc as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 75 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|readYcrc" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[1\] " "Info: Detected ripple clock spi:u1\|address\[1\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[1\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[3\] " "Info: Detected ripple clock spi:u1\|address\[3\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[3\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[4\] " "Info: Detected ripple clock spi:u1\|address\[4\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[4\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[5\] " "Info: Detected ripple clock spi:u1\|address\[5\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[5\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[6\] " "Info: Detected ripple clock spi:u1\|address\[6\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[6\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[7\] " "Info: Detected ripple clock spi:u1\|address\[7\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[7\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "txclkb2 " "Info: Detected ripple clock txclkb2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 929 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkb2" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "txclka2 " "Info: Detected ripple clock txclka2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 923 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclka2" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|reduce_nor~255 " "Info: Detected gated clock channelregs:u3\|reduce_nor~255 as buffer" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|reduce_nor~255" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[2\] " "Info: Detected ripple clock spi:u1\|address\[2\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[2\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[0\] " "Info: Detected ripple clock spi:u1\|address\[0\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[0\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|write " "Info: Detected ripple clock spi:u1\|write as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|write" } } } }  } 0}  } {  } 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "rxclka_p register video_detect:U11A\|count\[6\] register edh:U12A\|data_out\[5\] 6.742 ns " "Info: Slack time is 6.742 ns for clock rxclka_p between source register video_detect:U11A\|count\[6\] and destination register edh:U12A\|data_out\[5\]" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "79.89 MHz 12.517 ns " "Info: Fmax is 79.89 MHz (period= 12.517 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.057 ns + Largest register register " "Info: + Largest register to register requirement is 19.057 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "19.259 ns + " "Info: + Setup relationship between source and destination is 19.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 19.259 ns " "Info: + Latch edge is 19.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination rxclka_p 19.259 ns 0.000 ns  50 " "Info: Clock period of Destination clock rxclka_p is 19.259 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source rxclka_p 19.259 ns 0.000 ns  50 " "Info: Clock period of Source clock rxclka_p is 19.259 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclka_p destination 2.451 ns + Shortest register " "Info: + Shortest clock path from clock rxclka_p to destination register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns rxclka_p 1 CLK PIN_J3 247 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J3; Fanout = 247; CLK Node = 'rxclka_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclka_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.547 ns) 2.451 ns edh:U12A\|data_out\[5\] 2 REG LC_X33_Y25_N3 1 " "Info: 2: + IC(0.774 ns) + CELL(0.547 ns) = 2.451 ns; Loc. = LC_X33_Y25_N3; Fanout = 1; REG Node = 'edh:U12A\|data_out\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.321 ns" { rxclka_p edh:U12A|data_out[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 68.42 % " "Info: Total cell delay = 1.677 ns ( 68.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns 31.58 % " "Info: Total interconnect delay = 0.774 ns ( 31.58 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p edh:U12A|data_out[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclka_p source 2.451 ns - Longest register " "Info: - Longest clock path from clock rxclka_p to source register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns rxclka_p 1 CLK PIN_J3 247 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J3; Fanout = 247; CLK Node = 'rxclka_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclka_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.547 ns) 2.451 ns video_detect:U11A\|count\[6\] 2 REG LC_X27_Y29_N6 41 " "Info: 2: + IC(0.774 ns) + CELL(0.547 ns) = 2.451 ns; Loc. = LC_X27_Y29_N6; Fanout = 41; REG Node = 'video_detect:U11A\|count\[6\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.321 ns" { rxclka_p video_detect:U11A|count[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 68.42 % " "Info: Total cell delay = 1.677 ns ( 68.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns 31.58 % " "Info: Total interconnect delay = 0.774 ns ( 31.58 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p video_detect:U11A|count[6] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p edh:U12A|data_out[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p video_detect:U11A|count[6] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 48 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p edh:U12A|data_out[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p video_detect:U11A|count[6] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.315 ns - Longest register register " "Info: - Longest register to register delay is 12.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_detect:U11A\|count\[6\] 1 REG LC_X27_Y29_N6 41 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y29_N6; Fanout = 41; REG Node = 'video_detect:U11A\|count\[6\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { video_detect:U11A|count[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.454 ns) 1.509 ns video_detect:U11A\|video_detect~387 2 COMB LC_X28_Y25_N7 3 " "Info: 2: + IC(1.055 ns) + CELL(0.454 ns) = 1.509 ns; Loc. = LC_X28_Y25_N7; Fanout = 3; COMB Node = 'video_detect:U11A\|video_detect~387'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.509 ns" { video_detect:U11A|count[6] video_detect:U11A|video_detect~387 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.225 ns) 2.070 ns edh:U12A\|edh_insert~548 3 COMB LC_X28_Y25_N8 15 " "Info: 3: + IC(0.336 ns) + CELL(0.225 ns) = 2.070 ns; Loc. = LC_X28_Y25_N8; Fanout = 15; COMB Node = 'edh:U12A\|edh_insert~548'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.561 ns" { video_detect:U11A|video_detect~387 edh:U12A|edh_insert~548 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.454 ns) 3.105 ns edh:U12A\|edh_insert~1 4 COMB LC_X27_Y25_N3 13 " "Info: 4: + IC(0.581 ns) + CELL(0.454 ns) = 3.105 ns; Loc. = LC_X27_Y25_N3; Fanout = 13; COMB Node = 'edh:U12A\|edh_insert~1'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.035 ns" { edh:U12A|edh_insert~548 edh:U12A|edh_insert~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.225 ns) 4.302 ns edh:U12A\|edhcount\[9\]~318 5 COMB LC_X27_Y26_N9 1 " "Info: 5: + IC(0.972 ns) + CELL(0.225 ns) = 4.302 ns; Loc. = LC_X27_Y26_N9; Fanout = 1; COMB Node = 'edh:U12A\|edhcount\[9\]~318'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.197 ns" { edh:U12A|edh_insert~1 edh:U12A|edhcount[9]~318 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.225 ns) 4.867 ns edh:U12A\|edhcount\[9\]~319 6 COMB LC_X27_Y26_N6 1 " "Info: 6: + IC(0.340 ns) + CELL(0.225 ns) = 4.867 ns; Loc. = LC_X27_Y26_N6; Fanout = 1; COMB Node = 'edh:U12A\|edhcount\[9\]~319'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.565 ns" { edh:U12A|edhcount[9]~318 edh:U12A|edhcount[9]~319 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.088 ns) 6.154 ns edh:U12A\|edhcount\[9\]~233 7 COMB LC_X31_Y25_N7 1 " "Info: 7: + IC(1.199 ns) + CELL(0.088 ns) = 6.154 ns; Loc. = LC_X31_Y25_N7; Fanout = 1; COMB Node = 'edh:U12A\|edhcount\[9\]~233'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.287 ns" { edh:U12A|edhcount[9]~319 edh:U12A|edhcount[9]~233 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.225 ns) 6.719 ns edh:U12A\|reduce_nor~424 8 COMB LC_X31_Y25_N4 1 " "Info: 8: + IC(0.340 ns) + CELL(0.225 ns) = 6.719 ns; Loc. = LC_X31_Y25_N4; Fanout = 1; COMB Node = 'edh:U12A\|reduce_nor~424'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.565 ns" { edh:U12A|edhcount[9]~233 edh:U12A|reduce_nor~424 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.225 ns) 7.286 ns edh:U12A\|reduce_nor~425 9 COMB LC_X31_Y25_N6 1 " "Info: 9: + IC(0.342 ns) + CELL(0.225 ns) = 7.286 ns; Loc. = LC_X31_Y25_N6; Fanout = 1; COMB Node = 'edh:U12A\|reduce_nor~425'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.567 ns" { edh:U12A|reduce_nor~424 edh:U12A|reduce_nor~425 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.088 ns) 7.952 ns edh:U12A\|reduce_nor~426 10 COMB LC_X32_Y25_N0 5 " "Info: 10: + IC(0.578 ns) + CELL(0.088 ns) = 7.952 ns; Loc. = LC_X32_Y25_N0; Fanout = 5; COMB Node = 'edh:U12A\|reduce_nor~426'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.666 ns" { edh:U12A|reduce_nor~425 edh:U12A|reduce_nor~426 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.088 ns) 8.364 ns edh:U12A\|reduce_nor~428 11 COMB LC_X32_Y25_N9 3 " "Info: 11: + IC(0.324 ns) + CELL(0.088 ns) = 8.364 ns; Loc. = LC_X32_Y25_N9; Fanout = 3; COMB Node = 'edh:U12A\|reduce_nor~428'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.412 ns" { edh:U12A|reduce_nor~426 edh:U12A|reduce_nor~428 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.088 ns) 9.404 ns edh:U12A\|reduce_nor~19 12 COMB LC_X33_Y26_N1 14 " "Info: 12: + IC(0.952 ns) + CELL(0.088 ns) = 9.404 ns; Loc. = LC_X33_Y26_N1; Fanout = 14; COMB Node = 'edh:U12A\|reduce_nor~19'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.040 ns" { edh:U12A|reduce_nor~428 edh:U12A|reduce_nor~19 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.225 ns) 10.634 ns edh:U12A\|edhword\[5\]~808 13 COMB LC_X33_Y25_N2 1 " "Info: 13: + IC(1.005 ns) + CELL(0.225 ns) = 10.634 ns; Loc. = LC_X33_Y25_N2; Fanout = 1; COMB Node = 'edh:U12A\|edhword\[5\]~808'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.230 ns" { edh:U12A|reduce_nor~19 edh:U12A|edhword[5]~808 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.225 ns) 11.195 ns edh:U12A\|edhword\[5\]~49 14 COMB LC_X33_Y25_N7 2 " "Info: 14: + IC(0.336 ns) + CELL(0.225 ns) = 11.195 ns; Loc. = LC_X33_Y25_N7; Fanout = 2; COMB Node = 'edh:U12A\|edhword\[5\]~49'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.561 ns" { edh:U12A|edhword[5]~808 edh:U12A|edhword[5]~49 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.238 ns) 12.315 ns edh:U12A\|data_out\[5\] 15 REG LC_X33_Y25_N3 1 " "Info: 15: + IC(0.882 ns) + CELL(0.238 ns) = 12.315 ns; Loc. = LC_X33_Y25_N3; Fanout = 1; REG Node = 'edh:U12A\|data_out\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.120 ns" { edh:U12A|edhword[5]~49 edh:U12A|data_out[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.073 ns 24.95 % " "Info: Total cell delay = 3.073 ns ( 24.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.242 ns 75.05 % " "Info: Total interconnect delay = 9.242 ns ( 75.05 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "12.315 ns" { video_detect:U11A|count[6] video_detect:U11A|video_detect~387 edh:U12A|edh_insert~548 edh:U12A|edh_insert~1 edh:U12A|edhcount[9]~318 edh:U12A|edhcount[9]~319 edh:U12A|edhcount[9]~233 edh:U12A|reduce_nor~424 edh:U12A|reduce_nor~425 edh:U12A|reduce_nor~426 edh:U12A|reduce_nor~428 edh:U12A|reduce_nor~19 edh:U12A|edhword[5]~808 edh:U12A|edhword[5]~49 edh:U12A|data_out[5] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p edh:U12A|data_out[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p video_detect:U11A|count[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "12.315 ns" { video_detect:U11A|count[6] video_detect:U11A|video_detect~387 edh:U12A|edh_insert~548 edh:U12A|edh_insert~1 edh:U12A|edhcount[9]~318 edh:U12A|edhcount[9]~319 edh:U12A|edhcount[9]~233 edh:U12A|reduce_nor~424 edh:U12A|reduce_nor~425 edh:U12A|reduce_nor~426 edh:U12A|reduce_nor~428 edh:U12A|reduce_nor~19 edh:U12A|edhword[5]~808 edh:U12A|edhword[5]~49 edh:U12A|data_out[5] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "rxclkb_p register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[3\] register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[3\] 17.67 ns " "Info: Slack time is 17.67 ns for clock rxclkb_p between source register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[3\] and destination register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[3\]" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "405.19 MHz " "Info: Fmax is restricted to 405.19 MHz due to tcl and tch limits" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "18.317 ns + Largest register register " "Info: + Largest register to register requirement is 18.317 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "18.519 ns + " "Info: + Setup relationship between source and destination is 18.519 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination rxclkb_p 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock rxclkb_p is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.518 ns " "Info: - Launch edge is 18.518 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source rxclkb_p 37.037 ns 18.518 ns , Inverted 50 " "Info: Clock period of Source clock rxclkb_p is 37.037 ns with , Inverted offset of 18.518 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkb_p destination 4.197 ns + Shortest register " "Info: + Shortest clock path from clock rxclkb_p to destination register is 4.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns rxclkb_p 1 CLK PIN_J15 877 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J15; Fanout = 877; CLK Node = 'rxclkb_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclkb_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.720 ns) 2.545 ns rxclkb2 2 REG LC_X14_Y15_N1 475 " "Info: 2: + IC(0.695 ns) + CELL(0.720 ns) = 2.545 ns; Loc. = LC_X14_Y15_N1; Fanout = 475; REG Node = 'rxclkb2'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.415 ns" { rxclkb_p rxclkb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 941 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.547 ns) 4.197 ns smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[3\] 3 REG LC_X15_Y19_N5 1 " "Info: 3: + IC(1.105 ns) + CELL(0.547 ns) = 4.197 ns; Loc. = LC_X15_Y19_N5; Fanout = 1; REG Node = 'smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.652 ns" { rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[3] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 114 20 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 57.11 % " "Info: Total cell delay = 2.397 ns ( 57.11 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns 42.89 % " "Info: Total interconnect delay = 1.800 ns ( 42.89 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.197 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkb_p source 4.197 ns - Longest register " "Info: - Longest clock path from clock rxclkb_p to source register is 4.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns rxclkb_p 1 CLK PIN_J15 877 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J15; Fanout = 877; CLK Node = 'rxclkb_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclkb_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.720 ns) 2.545 ns rxclkb2 2 REG LC_X14_Y15_N1 475 " "Info: 2: + IC(0.695 ns) + CELL(0.720 ns) = 2.545 ns; Loc. = LC_X14_Y15_N1; Fanout = 475; REG Node = 'rxclkb2'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.415 ns" { rxclkb_p rxclkb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 941 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.547 ns) 4.197 ns smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[3\] 3 REG LC_X15_Y19_N6 1 " "Info: 3: + IC(1.105 ns) + CELL(0.547 ns) = 4.197 ns; Loc. = LC_X15_Y19_N6; Fanout = 1; REG Node = 'smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.652 ns" { rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[3] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 113 19 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 57.11 % " "Info: Total cell delay = 2.397 ns ( 57.11 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns 42.89 % " "Info: Total interconnect delay = 1.800 ns ( 42.89 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.197 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[3] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.197 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.197 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 113 19 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 114 20 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.197 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.197 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.647 ns - Longest register register " "Info: - Longest register to register delay is 0.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[3\] 1 REG LC_X15_Y19_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y19_N6; Fanout = 1; REG Node = 'smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[3] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 113 19 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.238 ns) 0.647 ns smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[3\] 2 REG LC_X15_Y19_N5 1 " "Info: 2: + IC(0.409 ns) + CELL(0.238 ns) = 0.647 ns; Loc. = LC_X15_Y19_N5; Fanout = 1; REG Node = 'smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.647 ns" { smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[3] smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[3] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 114 20 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns 36.79 % " "Info: Total cell delay = 0.238 ns ( 36.79 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.409 ns 63.21 % " "Info: Total interconnect delay = 0.409 ns ( 63.21 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.647 ns" { smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[3] smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[3] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.197 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.197 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.647 ns" { smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[3] smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[3] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "txclkoa register hdsdi_generator:U9A\|rp219_colorbar:rp219\|v_state~19 register hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out\[3\] 44.89 MHz 22.276 ns Internal " "Info: Clock txclkoa has Internal fmax of 44.89 MHz between source register hdsdi_generator:U9A\|rp219_colorbar:rp219\|v_state~19 and destination register hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out\[3\] (period= 22.276 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.256 ns + Longest register register " "Info: + Longest register to register delay is 9.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hdsdi_generator:U9A\|rp219_colorbar:rp219\|v_state~19 1 REG LC_X27_Y6_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y6_N2; Fanout = 17; REG Node = 'hdsdi_generator:U9A\|rp219_colorbar:rp219\|v_state~19'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { hdsdi_generator:U9A|rp219_colorbar:rp219|v_state~19 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.225 ns) 1.748 ns hdsdi_generator:U9A\|rp219_colorbar:rp219\|color_lut:color\|y\[3\]~4497 2 COMB LC_X26_Y10_N0 1 " "Info: 2: + IC(1.523 ns) + CELL(0.225 ns) = 1.748 ns; Loc. = LC_X26_Y10_N0; Fanout = 1; COMB Node = 'hdsdi_generator:U9A\|rp219_colorbar:rp219\|color_lut:color\|y\[3\]~4497'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.748 ns" { hdsdi_generator:U9A|rp219_colorbar:rp219|v_state~19 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4497 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/color_lut.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/color_lut.vhd" 17 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.340 ns) 2.402 ns hdsdi_generator:U9A\|rp219_colorbar:rp219\|color_lut:color\|y\[3\]~4498 3 COMB LC_X26_Y10_N7 1 " "Info: 3: + IC(0.314 ns) + CELL(0.340 ns) = 2.402 ns; Loc. = LC_X26_Y10_N7; Fanout = 1; COMB Node = 'hdsdi_generator:U9A\|rp219_colorbar:rp219\|color_lut:color\|y\[3\]~4498'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.654 ns" { hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4497 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4498 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/color_lut.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/color_lut.vhd" 17 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.225 ns) 2.967 ns hdsdi_generator:U9A\|rp219_colorbar:rp219\|color_lut:color\|y\[3\]~4499 4 COMB LC_X26_Y10_N2 1 " "Info: 4: + IC(0.340 ns) + CELL(0.225 ns) = 2.967 ns; Loc. = LC_X26_Y10_N2; Fanout = 1; COMB Node = 'hdsdi_generator:U9A\|rp219_colorbar:rp219\|color_lut:color\|y\[3\]~4499'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.565 ns" { hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4498 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4499 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/color_lut.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/color_lut.vhd" 17 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.225 ns) 3.533 ns hdsdi_generator:U9A\|rp219_colorbar:rp219\|color_lut:color\|y\[3\]~4500 5 COMB LC_X26_Y10_N5 1 " "Info: 5: + IC(0.341 ns) + CELL(0.225 ns) = 3.533 ns; Loc. = LC_X26_Y10_N5; Fanout = 1; COMB Node = 'hdsdi_generator:U9A\|rp219_colorbar:rp219\|color_lut:color\|y\[3\]~4500'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.566 ns" { hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4499 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4500 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/color_lut.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/color_lut.vhd" 17 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.340 ns) 5.060 ns hdsdi_generator:U9A\|rp219_colorbar:rp219\|color_lut:color\|y\[3\]~4501 6 COMB LC_X29_Y8_N1 1 " "Info: 6: + IC(1.187 ns) + CELL(0.340 ns) = 5.060 ns; Loc. = LC_X29_Y8_N1; Fanout = 1; COMB Node = 'hdsdi_generator:U9A\|rp219_colorbar:rp219\|color_lut:color\|y\[3\]~4501'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.527 ns" { hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4500 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4501 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/color_lut.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/color_lut.vhd" 17 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.088 ns) 5.482 ns hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out~14250 7 COMB LC_X29_Y8_N8 1 " "Info: 7: + IC(0.334 ns) + CELL(0.088 ns) = 5.482 ns; Loc. = LC_X29_Y8_N8; Fanout = 1; COMB Node = 'hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out~14250'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.422 ns" { hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4501 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14250 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.225 ns) 6.057 ns hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out~14251 8 COMB LC_X29_Y8_N7 1 " "Info: 8: + IC(0.350 ns) + CELL(0.225 ns) = 6.057 ns; Loc. = LC_X29_Y8_N7; Fanout = 1; COMB Node = 'hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out~14251'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.575 ns" { hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14250 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14251 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.454 ns) 6.841 ns hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out~14252 9 COMB LC_X29_Y8_N5 1 " "Info: 9: + IC(0.330 ns) + CELL(0.454 ns) = 6.841 ns; Loc. = LC_X29_Y8_N5; Fanout = 1; COMB Node = 'hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out~14252'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.784 ns" { hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14251 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14252 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.340 ns) 7.489 ns hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out~14253 10 COMB LC_X29_Y8_N3 1 " "Info: 10: + IC(0.308 ns) + CELL(0.340 ns) = 7.489 ns; Loc. = LC_X29_Y8_N3; Fanout = 1; COMB Node = 'hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out~14253'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.648 ns" { hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14252 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14253 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.568 ns) 9.256 ns hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out\[3\] 11 REG LC_X32_Y10_N5 4 " "Info: 11: + IC(1.199 ns) + CELL(0.568 ns) = 9.256 ns; Loc. = LC_X32_Y10_N5; Fanout = 4; REG Node = 'hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.767 ns" { hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14253 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.030 ns 32.74 % " "Info: Total cell delay = 3.030 ns ( 32.74 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.226 ns 67.26 % " "Info: Total interconnect delay = 6.226 ns ( 67.26 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "9.256 ns" { hdsdi_generator:U9A|rp219_colorbar:rp219|v_state~19 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4497 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4498 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4499 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4500 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4501 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14250 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14251 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14252 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14253 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.680 ns - Smallest " "Info: - Smallest clock skew is -1.680 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa destination 5.708 ns + Shortest register " "Info: + Shortest clock path from clock txclkoa to destination register is 5.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 105 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 105; CLK Node = 'txclkoa'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.720 ns) 2.594 ns txclka2 2 REG LC_X8_Y16_N2 1255 " "Info: 2: + IC(0.744 ns) + CELL(0.720 ns) = 2.594 ns; Loc. = LC_X8_Y16_N2; Fanout = 1255; REG Node = 'txclka2'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.464 ns" { txclkoa txclka2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 923 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.547 ns) 5.708 ns hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out\[3\] 3 REG LC_X32_Y10_N5 4 " "Info: 3: + IC(2.567 ns) + CELL(0.547 ns) = 5.708 ns; Loc. = LC_X32_Y10_N5; Fanout = 4; REG Node = 'hdsdi_generator:U9A\|hd_framegenerator:hdframe\|luma_out\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.114 ns" { txclka2 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 41.99 % " "Info: Total cell delay = 2.397 ns ( 41.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.311 ns 58.01 % " "Info: Total interconnect delay = 3.311 ns ( 58.01 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "5.708 ns" { txclkoa txclka2 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa source 7.388 ns - Longest register " "Info: - Longest clock path from clock txclkoa to source register is 7.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 105 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 105; CLK Node = 'txclkoa'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.720 ns) 2.594 ns txclka2 2 REG LC_X8_Y16_N2 1255 " "Info: 2: + IC(0.744 ns) + CELL(0.720 ns) = 2.594 ns; Loc. = LC_X8_Y16_N2; Fanout = 1255; REG Node = 'txclka2'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.464 ns" { txclkoa txclka2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 923 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.720 ns) 5.881 ns hdsdi_generator:U9A\|hd_framegenerator:hdframe\|line_clk~reg0 3 REG LC_X31_Y6_N6 17 " "Info: 3: + IC(2.567 ns) + CELL(0.720 ns) = 5.881 ns; Loc. = LC_X31_Y6_N6; Fanout = 17; REG Node = 'hdsdi_generator:U9A\|hd_framegenerator:hdframe\|line_clk~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.287 ns" { txclka2 hdsdi_generator:U9A|hd_framegenerator:hdframe|line_clk~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.547 ns) 7.388 ns hdsdi_generator:U9A\|rp219_colorbar:rp219\|v_state~19 4 REG LC_X27_Y6_N2 17 " "Info: 4: + IC(0.960 ns) + CELL(0.547 ns) = 7.388 ns; Loc. = LC_X27_Y6_N2; Fanout = 17; REG Node = 'hdsdi_generator:U9A\|rp219_colorbar:rp219\|v_state~19'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.507 ns" { hdsdi_generator:U9A|hd_framegenerator:hdframe|line_clk~reg0 hdsdi_generator:U9A|rp219_colorbar:rp219|v_state~19 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.117 ns 42.19 % " "Info: Total cell delay = 3.117 ns ( 42.19 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.271 ns 57.81 % " "Info: Total interconnect delay = 4.271 ns ( 57.81 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "7.388 ns" { txclkoa txclka2 hdsdi_generator:U9A|hd_framegenerator:hdframe|line_clk~reg0 hdsdi_generator:U9A|rp219_colorbar:rp219|v_state~19 } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "5.708 ns" { txclkoa txclka2 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "7.388 ns" { txclkoa txclka2 hdsdi_generator:U9A|hd_framegenerator:hdframe|line_clk~reg0 hdsdi_generator:U9A|rp219_colorbar:rp219|v_state~19 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } {  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "9.256 ns" { hdsdi_generator:U9A|rp219_colorbar:rp219|v_state~19 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4497 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4498 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4499 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4500 hdsdi_generator:U9A|rp219_colorbar:rp219|color_lut:color|y[3]~4501 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14250 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14251 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14252 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out~14253 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "5.708 ns" { txclkoa txclka2 hdsdi_generator:U9A|hd_framegenerator:hdframe|luma_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "7.388 ns" { txclkoa txclka2 hdsdi_generator:U9A|hd_framegenerator:hdframe|line_clk~reg0 hdsdi_generator:U9A|rp219_colorbar:rp219|v_state~19 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scl register channelregs:u2\|Ccrcreg\[1\] register spi:u1\|sdi~reg0 30.98 MHz 32.284 ns Internal " "Info: Clock scl has Internal fmax of 30.98 MHz between source register channelregs:u2\|Ccrcreg\[1\] and destination register spi:u1\|sdi~reg0 (period= 32.284 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.487 ns + Longest register register " "Info: + Longest register to register delay is 9.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns channelregs:u2\|Ccrcreg\[1\] 1 REG LC_X11_Y12_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y12_N6; Fanout = 1; REG Node = 'channelregs:u2\|Ccrcreg\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { channelregs:u2|Ccrcreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 137 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns channelregs:u2\|data_out\[1\]~1286 2 COMB LC_X11_Y12_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X11_Y12_N6; Fanout = 1; COMB Node = 'channelregs:u2\|data_out\[1\]~1286'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.291 ns" { channelregs:u2|Ccrcreg[1] channelregs:u2|data_out[1]~1286 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.454 ns) 1.076 ns channelregs:u2\|data_out\[1\]~1288 3 COMB LC_X11_Y12_N3 1 " "Info: 3: + IC(0.331 ns) + CELL(0.454 ns) = 1.076 ns; Loc. = LC_X11_Y12_N3; Fanout = 1; COMB Node = 'channelregs:u2\|data_out\[1\]~1288'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.785 ns" { channelregs:u2|data_out[1]~1286 channelregs:u2|data_out[1]~1288 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.088 ns) 2.951 ns channelregs:u2\|data_out\[1\]~96 4 COMB LC_X21_Y11_N9 1 " "Info: 4: + IC(1.787 ns) + CELL(0.088 ns) = 2.951 ns; Loc. = LC_X21_Y11_N9; Fanout = 1; COMB Node = 'channelregs:u2\|data_out\[1\]~96'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.875 ns" { channelregs:u2|data_out[1]~1288 channelregs:u2|data_out[1]~96 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.088 ns) 5.060 ns data_in\[1\]~453 5 COMB LC_X8_Y15_N8 1 " "Info: 5: + IC(2.021 ns) + CELL(0.088 ns) = 5.060 ns; Loc. = LC_X8_Y15_N8; Fanout = 1; COMB Node = 'data_in\[1\]~453'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.109 ns" { channelregs:u2|data_out[1]~96 data_in[1]~453 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 287 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.340 ns) 6.566 ns spi:u1\|Mux~631 6 COMB LC_X11_Y13_N9 1 " "Info: 6: + IC(1.166 ns) + CELL(0.340 ns) = 6.566 ns; Loc. = LC_X11_Y13_N9; Fanout = 1; COMB Node = 'spi:u1\|Mux~631'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.506 ns" { data_in[1]~453 spi:u1|Mux~631 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.454 ns) 7.349 ns spi:u1\|Mux~632 7 COMB LC_X11_Y13_N5 1 " "Info: 7: + IC(0.329 ns) + CELL(0.454 ns) = 7.349 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'spi:u1\|Mux~632'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.783 ns" { spi:u1|Mux~631 spi:u1|Mux~632 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.238 ns) 9.487 ns spi:u1\|sdi~reg0 8 REG LC_X5_Y23_N8 1 " "Info: 8: + IC(1.900 ns) + CELL(0.238 ns) = 9.487 ns; Loc. = LC_X5_Y23_N8; Fanout = 1; REG Node = 'spi:u1\|sdi~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.138 ns" { spi:u1|Mux~632 spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns 20.59 % " "Info: Total cell delay = 1.953 ns ( 20.59 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.534 ns 79.41 % " "Info: Total interconnect delay = 7.534 ns ( 79.41 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "9.487 ns" { channelregs:u2|Ccrcreg[1] channelregs:u2|data_out[1]~1286 channelregs:u2|data_out[1]~1288 channelregs:u2|data_out[1]~96 data_in[1]~453 spi:u1|Mux~631 spi:u1|Mux~632 spi:u1|sdi~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.453 ns - Smallest " "Info: - Smallest clock skew is -6.453 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 3.371 ns + Shortest register " "Info: + Shortest clock path from clock scl to destination register is 3.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.547 ns) 3.371 ns spi:u1\|sdi~reg0 2 REG LC_X5_Y23_N8 1 " "Info: 2: + IC(1.694 ns) + CELL(0.547 ns) = 3.371 ns; Loc. = LC_X5_Y23_N8; Fanout = 1; REG Node = 'spi:u1\|sdi~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.241 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 49.75 % " "Info: Total cell delay = 1.677 ns ( 49.75 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns 50.25 % " "Info: Total interconnect delay = 1.694 ns ( 50.25 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.371 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 9.824 ns - Longest register " "Info: - Longest clock path from clock scl to source register is 9.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(0.720 ns) 4.456 ns spi:u1\|address\[7\] 2 REG LC_X8_Y15_N2 2 " "Info: 2: + IC(2.606 ns) + CELL(0.720 ns) = 4.456 ns; Loc. = LC_X8_Y15_N2; Fanout = 2; REG Node = 'spi:u1\|address\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.326 ns" { scl spi:u1|address[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.454 ns) 5.316 ns channelregs:u3\|reduce_nor~255 3 COMB LC_X8_Y15_N3 14 " "Info: 3: + IC(0.406 ns) + CELL(0.454 ns) = 5.316 ns; Loc. = LC_X8_Y15_N3; Fanout = 14; COMB Node = 'channelregs:u3\|reduce_nor~255'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.860 ns" { spi:u1|address[7] channelregs:u3|reduce_nor~255 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.454 ns) 6.641 ns channelregs:u3\|reduce_nor~7 4 COMB LC_X11_Y15_N6 81 " "Info: 4: + IC(0.871 ns) + CELL(0.454 ns) = 6.641 ns; Loc. = LC_X11_Y15_N6; Fanout = 81; COMB Node = 'channelregs:u3\|reduce_nor~7'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.325 ns" { channelregs:u3|reduce_nor~255 channelregs:u3|reduce_nor~7 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.225 ns) 8.201 ns channelregs:u3\|readYcrc 5 COMB LC_X12_Y10_N2 130 " "Info: 5: + IC(1.335 ns) + CELL(0.225 ns) = 8.201 ns; Loc. = LC_X12_Y10_N2; Fanout = 130; COMB Node = 'channelregs:u3\|readYcrc'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.560 ns" { channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 75 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.547 ns) 9.824 ns channelregs:u2\|Ccrcreg\[1\] 6 REG LC_X11_Y12_N6 1 " "Info: 6: + IC(1.076 ns) + CELL(0.547 ns) = 9.824 ns; Loc. = LC_X11_Y12_N6; Fanout = 1; REG Node = 'channelregs:u2\|Ccrcreg\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.623 ns" { channelregs:u3|readYcrc channelregs:u2|Ccrcreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 137 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.530 ns 35.93 % " "Info: Total cell delay = 3.530 ns ( 35.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.294 ns 64.07 % " "Info: Total interconnect delay = 6.294 ns ( 64.07 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "9.824 ns" { scl spi:u1|address[7] channelregs:u3|reduce_nor~255 channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc channelregs:u2|Ccrcreg[1] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.371 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "9.824 ns" { scl spi:u1|address[7] channelregs:u3|reduce_nor~255 channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc channelregs:u2|Ccrcreg[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 137 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 137 -1 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 114 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "9.487 ns" { channelregs:u2|Ccrcreg[1] channelregs:u2|data_out[1]~1286 channelregs:u2|data_out[1]~1288 channelregs:u2|data_out[1]~96 data_in[1]~453 spi:u1|Mux~631 spi:u1|Mux~632 spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.371 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "9.824 ns" { scl spi:u1|address[7] channelregs:u3|reduce_nor~255 channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc channelregs:u2|Ccrcreg[1] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "txclkob register hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|linecount\[0\] register hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out\[4\] 66.54 MHz 15.028 ns Internal " "Info: Clock txclkob has Internal fmax of 66.54 MHz between source register hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|linecount\[0\] and destination register hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out\[4\] (period= 15.028 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.724 ns + Longest register register " "Info: + Longest register to register delay is 13.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|linecount\[0\] 1 REG LC_X24_Y12_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y12_N0; Fanout = 16; REG Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|linecount\[0\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|linecount[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 80 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.167 ns) + CELL(0.088 ns) 2.255 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|luma_out~14745 2 COMB LC_X23_Y13_N4 1 " "Info: 2: + IC(2.167 ns) + CELL(0.088 ns) = 2.255 ns; Loc. = LC_X23_Y13_N4; Fanout = 1; COMB Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|luma_out~14745'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.255 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|linecount[0] hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~14745 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.340 ns) 3.507 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|luma_out~14747 3 COMB LC_X24_Y12_N1 1 " "Info: 3: + IC(0.912 ns) + CELL(0.340 ns) = 3.507 ns; Loc. = LC_X24_Y12_N1; Fanout = 1; COMB Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|luma_out~14747'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.252 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~14745 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~14747 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.340 ns) 4.711 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|luma_out~15003 4 COMB LC_X22_Y12_N0 1 " "Info: 4: + IC(0.864 ns) + CELL(0.340 ns) = 4.711 ns; Loc. = LC_X22_Y12_N0; Fanout = 1; COMB Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|luma_out~15003'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.204 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~14747 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15003 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.340 ns) 5.575 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|luma_out~15004 5 COMB LC_X23_Y12_N6 1 " "Info: 5: + IC(0.524 ns) + CELL(0.340 ns) = 5.575 ns; Loc. = LC_X23_Y12_N6; Fanout = 1; COMB Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|luma_out~15004'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.864 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15003 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15004 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.088 ns) 6.851 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|luma_out~15005 6 COMB LC_X24_Y13_N6 11 " "Info: 6: + IC(1.188 ns) + CELL(0.088 ns) = 6.851 ns; Loc. = LC_X24_Y13_N6; Fanout = 11; COMB Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|luma_out~15005'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.276 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15004 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15005 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.225 ns) 8.046 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out~8727 7 COMB LC_X24_Y14_N4 10 " "Info: 7: + IC(0.970 ns) + CELL(0.225 ns) = 8.046 ns; Loc. = LC_X24_Y14_N4; Fanout = 10; COMB Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out~8727'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.195 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15005 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8727 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.340 ns) 9.414 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out~8747 8 COMB LC_X24_Y15_N9 1 " "Info: 8: + IC(1.028 ns) + CELL(0.340 ns) = 9.414 ns; Loc. = LC_X24_Y15_N9; Fanout = 1; COMB Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out~8747'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.368 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8727 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8747 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.225 ns) 10.891 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out~8748 9 COMB LC_X21_Y16_N2 1 " "Info: 9: + IC(1.252 ns) + CELL(0.225 ns) = 10.891 ns; Loc. = LC_X21_Y16_N2; Fanout = 1; COMB Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out~8748'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.477 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8747 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8748 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.225 ns) 11.451 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out~8749 10 COMB LC_X21_Y16_N9 1 " "Info: 10: + IC(0.335 ns) + CELL(0.225 ns) = 11.451 ns; Loc. = LC_X21_Y16_N9; Fanout = 1; COMB Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out~8749'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.560 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8748 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8749 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.454 ns) 12.830 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out~8750 11 COMB LC_X22_Y17_N7 1 " "Info: 11: + IC(0.925 ns) + CELL(0.454 ns) = 12.830 ns; Loc. = LC_X22_Y17_N7; Fanout = 1; COMB Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out~8750'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.379 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8749 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8750 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.568 ns) 13.724 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out\[4\] 12 REG LC_X22_Y17_N2 2 " "Info: 12: + IC(0.326 ns) + CELL(0.568 ns) = 13.724 ns; Loc. = LC_X22_Y17_N2; Fanout = 2; REG Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.894 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8750 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.233 ns 23.56 % " "Info: Total cell delay = 3.233 ns ( 23.56 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.491 ns 76.44 % " "Info: Total interconnect delay = 10.491 ns ( 76.44 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "13.724 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|linecount[0] hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~14745 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~14747 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15003 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15004 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15005 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8727 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8747 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8748 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8749 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8750 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.102 ns - Smallest " "Info: - Smallest clock skew is -1.102 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkob destination 5.707 ns + Shortest register " "Info: + Shortest clock path from clock txclkob to destination register is 5.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkob 1 CLK PIN_J16 105 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J16; Fanout = 105; CLK Node = 'txclkob'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkob } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.720 ns) 2.545 ns txclkb2 2 REG LC_X61_Y16_N2 598 " "Info: 2: + IC(0.695 ns) + CELL(0.720 ns) = 2.545 ns; Loc. = LC_X61_Y16_N2; Fanout = 598; REG Node = 'txclkb2'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.415 ns" { txclkob txclkb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 929 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.615 ns) + CELL(0.547 ns) 5.707 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out\[4\] 3 REG LC_X22_Y17_N2 2 " "Info: 3: + IC(2.615 ns) + CELL(0.547 ns) = 5.707 ns; Loc. = LC_X22_Y17_N2; Fanout = 2; REG Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|chroma_out\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.162 ns" { txclkb2 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 42.00 % " "Info: Total cell delay = 2.397 ns ( 42.00 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.310 ns 58.00 % " "Info: Total interconnect delay = 3.310 ns ( 58.00 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "5.707 ns" { txclkob txclkb2 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkob source 6.809 ns - Longest register " "Info: - Longest clock path from clock txclkob to source register is 6.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkob 1 CLK PIN_J16 105 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J16; Fanout = 105; CLK Node = 'txclkob'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkob } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.720 ns) 2.545 ns txclkb2 2 REG LC_X61_Y16_N2 598 " "Info: 2: + IC(0.695 ns) + CELL(0.720 ns) = 2.545 ns; Loc. = LC_X61_Y16_N2; Fanout = 598; REG Node = 'txclkb2'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.415 ns" { txclkob txclkb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 929 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.566 ns) + CELL(0.720 ns) 5.831 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|line_clk~reg0 3 REG LC_X24_Y12_N4 13 " "Info: 3: + IC(2.566 ns) + CELL(0.720 ns) = 5.831 ns; Loc. = LC_X24_Y12_N4; Fanout = 13; REG Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|line_clk~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.286 ns" { txclkb2 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|line_clk~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.547 ns) 6.809 ns hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|linecount\[0\] 4 REG LC_X24_Y12_N0 16 " "Info: 4: + IC(0.431 ns) + CELL(0.547 ns) = 6.809 ns; Loc. = LC_X24_Y12_N0; Fanout = 16; REG Node = 'hdsdi_greyedge_cb:U9B\|hd_framegenerator:hdframe\|linecount\[0\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "0.978 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|line_clk~reg0 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|linecount[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 80 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.117 ns 45.78 % " "Info: Total cell delay = 3.117 ns ( 45.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.692 ns 54.22 % " "Info: Total interconnect delay = 3.692 ns ( 54.22 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "6.809 ns" { txclkob txclkb2 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|line_clk~reg0 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|linecount[0] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "5.707 ns" { txclkob txclkb2 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "6.809 ns" { txclkob txclkb2 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|line_clk~reg0 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|linecount[0] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 80 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hd_framegen.vhd" 93 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "13.724 ns" { hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|linecount[0] hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~14745 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~14747 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15003 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15004 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|luma_out~15005 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8727 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8747 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8748 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8749 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out~8750 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "5.707 ns" { txclkob txclkb2 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|chroma_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "6.809 ns" { txclkob txclkb2 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|line_clk~reg0 hdsdi_greyedge_cb:U9B|hd_framegenerator:hdframe|linecount[0] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkout register autorate:u13b\|cd0 register autorate:u13b\|timer200ms\[5\] 134.73 MHz 7.422 ns Internal " "Info: Clock clkout has Internal fmax of 134.73 MHz between source register autorate:u13b\|cd0 and destination register autorate:u13b\|timer200ms\[5\] (period= 7.422 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.015 ns + Longest register register " "Info: + Longest register to register delay is 7.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns autorate:u13b\|cd0 1 REG LC_X5_Y3_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N2; Fanout = 8; REG Node = 'autorate:u13b\|cd0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { autorate:u13b|cd0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.340 ns) 2.211 ns autorate:u13b\|process0~217 2 COMB LC_X8_Y13_N2 7 " "Info: 2: + IC(1.871 ns) + CELL(0.340 ns) = 2.211 ns; Loc. = LC_X8_Y13_N2; Fanout = 7; COMB Node = 'autorate:u13b\|process0~217'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.211 ns" { autorate:u13b|cd0 autorate:u13b|process0~217 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.386 ns) + CELL(0.454 ns) 5.051 ns autorate:u13b\|process0~222 3 COMB LC_X1_Y1_N9 30 " "Info: 3: + IC(2.386 ns) + CELL(0.454 ns) = 5.051 ns; Loc. = LC_X1_Y1_N9; Fanout = 30; COMB Node = 'autorate:u13b\|process0~222'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.840 ns" { autorate:u13b|process0~217 autorate:u13b|process0~222 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.943 ns) 7.015 ns autorate:u13b\|timer200ms\[5\] 4 REG LC_X1_Y3_N9 3 " "Info: 4: + IC(1.021 ns) + CELL(0.943 ns) = 7.015 ns; Loc. = LC_X1_Y3_N9; Fanout = 3; REG Node = 'autorate:u13b\|timer200ms\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.964 ns" { autorate:u13b|process0~222 autorate:u13b|timer200ms[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns 24.76 % " "Info: Total cell delay = 1.737 ns ( 24.76 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.278 ns 75.24 % " "Info: Total interconnect delay = 5.278 ns ( 75.24 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "7.015 ns" { autorate:u13b|cd0 autorate:u13b|process0~217 autorate:u13b|process0~222 autorate:u13b|timer200ms[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.205 ns - Smallest " "Info: - Smallest clock skew is -0.205 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkout destination 2.788 ns + Shortest register " "Info: + Shortest clock path from clock clkout to destination register is 2.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clkout 1 CLK PIN_T3 90 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_T3; Fanout = 90; CLK Node = 'clkout'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { clkout } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.547 ns) 2.788 ns autorate:u13b\|timer200ms\[5\] 2 REG LC_X1_Y3_N9 3 " "Info: 2: + IC(1.111 ns) + CELL(0.547 ns) = 2.788 ns; Loc. = LC_X1_Y3_N9; Fanout = 3; REG Node = 'autorate:u13b\|timer200ms\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.658 ns" { clkout autorate:u13b|timer200ms[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 60.15 % " "Info: Total cell delay = 1.677 ns ( 60.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns 39.85 % " "Info: Total interconnect delay = 1.111 ns ( 39.85 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.788 ns" { clkout autorate:u13b|timer200ms[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkout source 2.993 ns - Longest register " "Info: - Longest clock path from clock clkout to source register is 2.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clkout 1 CLK PIN_T3 90 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_T3; Fanout = 90; CLK Node = 'clkout'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { clkout } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.547 ns) 2.993 ns autorate:u13b\|cd0 2 REG LC_X5_Y3_N2 8 " "Info: 2: + IC(1.316 ns) + CELL(0.547 ns) = 2.993 ns; Loc. = LC_X5_Y3_N2; Fanout = 8; REG Node = 'autorate:u13b\|cd0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.863 ns" { clkout autorate:u13b|cd0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 56.03 % " "Info: Total cell delay = 1.677 ns ( 56.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns 43.97 % " "Info: Total interconnect delay = 1.316 ns ( 43.97 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.993 ns" { clkout autorate:u13b|cd0 } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.788 ns" { clkout autorate:u13b|timer200ms[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.993 ns" { clkout autorate:u13b|cd0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/autorate.vhd" 144 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "7.015 ns" { autorate:u13b|cd0 autorate:u13b|process0~217 autorate:u13b|process0~222 autorate:u13b|timer200ms[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.788 ns" { clkout autorate:u13b|timer200ms[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.993 ns" { clkout autorate:u13b|cd0 } "NODE_NAME" } } }  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "rxclka_n " "Info: No valid register-to-register paths exist for clock rxclka_n" {  } {  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "rxclkb_n " "Info: No valid register-to-register paths exist for clock rxclkb_n" {  } {  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "scl 39 " "Warning: Circuit may not operate. Detected 39 non-operational path(s) clocked by clock scl with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "spi:u1\|data_out\[7\] channelregs:u3\|cfgreg\[7\] scl 2.937 ns " "Info: Found hold time violation between source  pin or register spi:u1\|data_out\[7\] and destination pin or register channelregs:u3\|cfgreg\[7\] for clock scl (Hold time is 2.937 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.749 ns + Largest " "Info: + Largest clock skew is 4.749 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 8.442 ns + Longest register " "Info: + Longest clock path from clock scl to destination register is 8.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.703 ns) + CELL(0.720 ns) 5.553 ns spi:u1\|write 2 REG LC_X25_Y16_N5 22 " "Info: 2: + IC(3.703 ns) + CELL(0.720 ns) = 5.553 ns; Loc. = LC_X25_Y16_N5; Fanout = 22; REG Node = 'spi:u1\|write'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.423 ns" { scl spi:u1|write } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.547 ns) 8.442 ns channelregs:u3\|cfgreg\[7\] 3 REG LC_X8_Y13_N2 9 " "Info: 3: + IC(2.342 ns) + CELL(0.547 ns) = 8.442 ns; Loc. = LC_X8_Y13_N2; Fanout = 9; REG Node = 'channelregs:u3\|cfgreg\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.889 ns" { spi:u1|write channelregs:u3|cfgreg[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 28.39 % " "Info: Total cell delay = 2.397 ns ( 28.39 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.045 ns 71.61 % " "Info: Total interconnect delay = 6.045 ns ( 71.61 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "8.442 ns" { scl spi:u1|write channelregs:u3|cfgreg[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 3.693 ns - Shortest register " "Info: - Shortest clock path from clock scl to source register is 3.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.547 ns) 3.693 ns spi:u1\|data_out\[7\] 2 REG LC_X5_Y19_N5 2 " "Info: 2: + IC(2.016 ns) + CELL(0.547 ns) = 3.693 ns; Loc. = LC_X5_Y19_N5; Fanout = 2; REG Node = 'spi:u1\|data_out\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.563 ns" { scl spi:u1|data_out[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 45.41 % " "Info: Total cell delay = 1.677 ns ( 45.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.016 ns 54.59 % " "Info: Total interconnect delay = 2.016 ns ( 54.59 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.693 ns" { scl spi:u1|data_out[7] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "8.442 ns" { scl spi:u1|write channelregs:u3|cfgreg[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.693 ns" { scl spi:u1|data_out[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.651 ns - Shortest register register " "Info: - Shortest register to register delay is 1.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi:u1\|data_out\[7\] 1 REG LC_X5_Y19_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y19_N5; Fanout = 2; REG Node = 'spi:u1\|data_out\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:u1|data_out[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.089 ns) 1.651 ns channelregs:u3\|cfgreg\[7\] 2 REG LC_X8_Y13_N2 9 " "Info: 2: + IC(1.562 ns) + CELL(0.089 ns) = 1.651 ns; Loc. = LC_X8_Y13_N2; Fanout = 9; REG Node = 'channelregs:u3\|cfgreg\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.651 ns" { spi:u1|data_out[7] channelregs:u3|cfgreg[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns 5.39 % " "Info: Total cell delay = 0.089 ns ( 5.39 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns 94.61 % " "Info: Total interconnect delay = 1.562 ns ( 94.61 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.651 ns" { spi:u1|data_out[7] channelregs:u3|cfgreg[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 30 -1 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 86 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "8.442 ns" { scl spi:u1|write channelregs:u3|cfgreg[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.693 ns" { scl spi:u1|data_out[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.651 ns" { spi:u1|data_out[7] channelregs:u3|cfgreg[7] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a3~porta_we_reg reset_n rxclkb_p 12.855 ns memory " "Info: tsu for memory upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a3~porta_we_reg (data pin = reset_n, clock pin = rxclkb_p) is 12.855 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.168 ns + Longest pin memory " "Info: + Longest pin to memory delay is 15.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset_n 1 PIN PIN_L3 1243 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_L3; Fanout = 1243; PIN Node = 'reset_n'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { reset_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.363 ns) + CELL(0.088 ns) 8.581 ns upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|decode_iga:decode2\|w_anode435w\[2\]~29 2 COMB LC_X23_Y23_N9 10 " "Info: 2: + IC(7.363 ns) + CELL(0.088 ns) = 8.581 ns; Loc. = LC_X23_Y23_N9; Fanout = 10; COMB Node = 'upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|decode_iga:decode2\|w_anode435w\[2\]~29'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "7.451 ns" { reset_n upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|decode_iga:decode2|w_anode435w[2]~29 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/decode_iga.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/decode_iga.tdf" 39 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.258 ns) + CELL(0.329 ns) 15.168 ns upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a3~porta_we_reg 3 MEM M4K_X49_Y22 0 " "Info: 3: + IC(6.258 ns) + CELL(0.329 ns) = 15.168 ns; Loc. = M4K_X49_Y22; Fanout = 0; MEM Node = 'upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a3~porta_we_reg'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "6.587 ns" { upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|decode_iga:decode2|w_anode435w[2]~29 upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a3~porta_we_reg } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/altsyncram_ka81.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/altsyncram_ka81.tdf" 147 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.547 ns 10.20 % " "Info: Total cell delay = 1.547 ns ( 10.20 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.621 ns 89.80 % " "Info: Total interconnect delay = 13.621 ns ( 89.80 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "15.168 ns" { reset_n upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|decode_iga:decode2|w_anode435w[2]~29 upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a3~porta_we_reg } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns + " "Info: + Micro setup delay of destination is 0.072 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/altsyncram_ka81.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/altsyncram_ka81.tdf" 147 2 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkb_p destination 2.385 ns - Shortest memory " "Info: - Shortest clock path from clock rxclkb_p to destination memory is 2.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns rxclkb_p 1 CLK PIN_J15 877 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J15; Fanout = 877; CLK Node = 'rxclkb_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclkb_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.556 ns) 2.385 ns upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a3~porta_we_reg 2 MEM M4K_X49_Y22 0 " "Info: 2: + IC(0.699 ns) + CELL(0.556 ns) = 2.385 ns; Loc. = M4K_X49_Y22; Fanout = 0; MEM Node = 'upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a3~porta_we_reg'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.255 ns" { rxclkb_p upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a3~porta_we_reg } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/altsyncram_ka81.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/altsyncram_ka81.tdf" 147 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns 70.69 % " "Info: Total cell delay = 1.686 ns ( 70.69 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.699 ns 29.31 % " "Info: Total interconnect delay = 0.699 ns ( 29.31 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.385 ns" { rxclkb_p upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a3~porta_we_reg } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "15.168 ns" { reset_n upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|decode_iga:decode2|w_anode435w[2]~29 upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a3~porta_we_reg } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.385 ns" { rxclkb_p upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a3~porta_we_reg } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "scl spdsela channelregs:u2\|cfgreg\[1\] 18.981 ns register " "Info: tco from clock scl to destination pin spdsela through register channelregs:u2\|cfgreg\[1\] is 18.981 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 7.908 ns + Longest register " "Info: + Longest clock path from clock scl to source register is 7.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.703 ns) + CELL(0.720 ns) 5.553 ns spi:u1\|write 2 REG LC_X25_Y16_N5 22 " "Info: 2: + IC(3.703 ns) + CELL(0.720 ns) = 5.553 ns; Loc. = LC_X25_Y16_N5; Fanout = 22; REG Node = 'spi:u1\|write'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.423 ns" { scl spi:u1|write } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.547 ns) 7.908 ns channelregs:u2\|cfgreg\[1\] 3 REG LC_X10_Y16_N1 33 " "Info: 3: + IC(1.808 ns) + CELL(0.547 ns) = 7.908 ns; Loc. = LC_X10_Y16_N1; Fanout = 33; REG Node = 'channelregs:u2\|cfgreg\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.355 ns" { spi:u1|write channelregs:u2|cfgreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 30.31 % " "Info: Total cell delay = 2.397 ns ( 30.31 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.511 ns 69.69 % " "Info: Total interconnect delay = 5.511 ns ( 69.69 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "7.908 ns" { scl spi:u1|write channelregs:u2|cfgreg[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.900 ns + Longest register pin " "Info: + Longest register to pin delay is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns channelregs:u2\|cfgreg\[1\] 1 REG LC_X10_Y16_N1 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y16_N1; Fanout = 33; REG Node = 'channelregs:u2\|cfgreg\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { channelregs:u2|cfgreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.074 ns) + CELL(0.225 ns) 5.299 ns reduce_nor~38 2 COMB LC_X52_Y15_N2 14 " "Info: 2: + IC(5.074 ns) + CELL(0.225 ns) = 5.299 ns; Loc. = LC_X52_Y15_N2; Fanout = 14; COMB Node = 'reduce_nor~38'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "5.299 ns" { channelregs:u2|cfgreg[1] reduce_nor~38 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.005 ns) + CELL(1.596 ns) 10.900 ns spdsela 3 PIN PIN_D18 0 " "Info: 3: + IC(4.005 ns) + CELL(1.596 ns) = 10.900 ns; Loc. = PIN_D18; Fanout = 0; PIN Node = 'spdsela'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "5.601 ns" { reduce_nor~38 spdsela } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns 16.71 % " "Info: Total cell delay = 1.821 ns ( 16.71 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.079 ns 83.29 % " "Info: Total interconnect delay = 9.079 ns ( 83.29 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "10.900 ns" { channelregs:u2|cfgreg[1] reduce_nor~38 spdsela } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "7.908 ns" { scl spi:u1|write channelregs:u2|cfgreg[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "10.900 ns" { channelregs:u2|cfgreg[1] reduce_nor~38 spdsela } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "cd_muteb2 ledcdb 18.627 ns Longest " "Info: Longest tpd from source pin cd_muteb2 to destination pin ledcdb is 18.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns cd_muteb2 1 PIN PIN_F16 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_F16; Fanout = 3; PIN Node = 'cd_muteb2'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(10.243 ns) + CELL(0.340 ns) 11.713 ns ledcdb~8 2 COMB LC_X5_Y3_N2 1 " "Info: 2: + IC(10.243 ns) + CELL(0.340 ns) = 11.713 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; COMB Node = 'ledcdb~8'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "10.583 ns" { cd_muteb2 ledcdb~8 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.280 ns) + CELL(1.634 ns) 18.627 ns ledcdb 3 PIN PIN_T17 0 " "Info: 3: + IC(5.280 ns) + CELL(1.634 ns) = 18.627 ns; Loc. = PIN_T17; Fanout = 0; PIN Node = 'ledcdb'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "6.914 ns" { ledcdb~8 ledcdb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns 16.66 % " "Info: Total cell delay = 3.104 ns ( 16.66 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.523 ns 83.34 % " "Info: Total interconnect delay = 15.523 ns ( 83.34 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "18.627 ns" { cd_muteb2 ledcdb~8 ledcdb } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "channelregs:u2\|statusreg\[0\] lfia scl -0.472 ns register " "Info: th for register channelregs:u2\|statusreg\[0\] (data pin = lfia, clock pin = scl) is -0.472 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 6.425 ns + Longest register " "Info: + Longest clock path from clock scl to destination register is 6.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.994 ns) + CELL(0.720 ns) 4.844 ns spi:u1\|read 2 REG LC_X9_Y14_N8 152 " "Info: 2: + IC(2.994 ns) + CELL(0.720 ns) = 4.844 ns; Loc. = LC_X9_Y14_N8; Fanout = 152; REG Node = 'spi:u1\|read'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.714 ns" { scl spi:u1|read } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.547 ns) 6.425 ns channelregs:u2\|statusreg\[0\] 3 REG LC_X10_Y13_N1 1 " "Info: 3: + IC(1.034 ns) + CELL(0.547 ns) = 6.425 ns; Loc. = LC_X10_Y13_N1; Fanout = 1; REG Node = 'channelregs:u2\|statusreg\[0\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "1.581 ns" { spi:u1|read channelregs:u2|statusreg[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 37.31 % " "Info: Total cell delay = 2.397 ns ( 37.31 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.028 ns 62.69 % " "Info: Total interconnect delay = 4.028 ns ( 62.69 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "6.425 ns" { scl spi:u1|read channelregs:u2|statusreg[0] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.909 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns lfia 1 PIN PIN_F4 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_F4; Fanout = 5; PIN Node = 'lfia'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { lfia } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.690 ns) + CELL(0.089 ns) 6.909 ns channelregs:u2\|statusreg\[0\] 2 REG LC_X10_Y13_N1 1 " "Info: 2: + IC(5.690 ns) + CELL(0.089 ns) = 6.909 ns; Loc. = LC_X10_Y13_N1; Fanout = 1; REG Node = 'channelregs:u2\|statusreg\[0\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "5.779 ns" { lfia channelregs:u2|statusreg[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns 17.64 % " "Info: Total cell delay = 1.219 ns ( 17.64 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns 82.36 % " "Info: Total interconnect delay = 5.690 ns ( 82.36 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "6.909 ns" { lfia channelregs:u2|statusreg[0] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "6.425 ns" { scl spi:u1|read channelregs:u2|statusreg[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "6.909 ns" { lfia channelregs:u2|statusreg[0] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "rxclka_p fclka_p pll2:pll2_inst\|altpll:altpll_component\|_clk0 1.993 ns clock " "Info: Minimum tco from clock rxclka_p to destination pin fclka_p through clock pll2:pll2_inst\|altpll:altpll_component\|_clk0 is 1.993 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "rxclka_p pll2:pll2_inst\|altpll:altpll_component\|_clk0 -1.630 ns + " "Info: + Offset between input clock rxclka_p and output clock pll2:pll2_inst\|altpll:altpll_component\|_clk0 is -1.630 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 13 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.623 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 3.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll2:pll2_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll2:pll2_inst\|altpll:altpll_component\|_clk0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { pll2:pll2_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(1.634 ns) 3.623 ns fclka_p 2 PIN PIN_K4 0 " "Info: 2: + IC(1.989 ns) + CELL(1.634 ns) = 3.623 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'fclka_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.623 ns" { pll2:pll2_inst|altpll:altpll_component|_clk0 fclka_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 31 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns 45.10 % " "Info: Total cell delay = 1.634 ns ( 45.10 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns 54.90 % " "Info: Total interconnect delay = 1.989 ns ( 54.90 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.623 ns" { pll2:pll2_inst|altpll:altpll_component|_clk0 fclka_p } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "3.623 ns" { pll2:pll2_inst|altpll:altpll_component|_clk0 fclka_p } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "txclkoa txclka 4.117 ns Shortest " "Info: Shortest tpd from source pin txclkoa to destination pin txclka is 4.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 105 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 105; CLK Node = 'txclkoa'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(1.634 ns) 4.117 ns txclka 2 PIN PIN_D1 0 " "Info: 2: + IC(1.353 ns) + CELL(1.634 ns) = 4.117 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'txclka'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "2.987 ns" { txclkoa txclka } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb0.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.764 ns 67.14 % " "Info: Total cell delay = 2.764 ns ( 67.14 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.353 ns 32.86 % " "Info: Total interconnect delay = 1.353 ns ( 32.86 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/db/fpga1.quartus_db" { Floorplan "" "" "4.117 ns" { txclkoa txclka } "NODE_NAME" } } }  } 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 11 14:18:08 2005 " "Info: Processing ended: Tue Jan 11 14:18:08 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0}  } {  } 0}
