// Seed: 2126971279
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri1 id_3 = id_3 | id_3;
  logic [7:0] id_4;
  wire id_5 = id_1;
  assign id_5 = ~(id_4[1'b0]);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
);
  tri id_3;
  module_0(
      id_3, id_3
  ); id_4(
      .id_0(id_1++ && 1),
      .id_1(id_0),
      .id_2(1),
      .id_3(id_3),
      .id_4(~id_1),
      .id_5(1'h0 | id_3),
      .id_6(id_1 == id_0),
      .id_7(1),
      .id_8(id_3)
  );
endmodule
