0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_Learning_Journey/Pro/SPI/project/project.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v,1736529107,verilog,,,,spi_drive_tb,,,,,,,,
D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v,1736528953,verilog,,D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v,,spi_drive,,,,,,,,
