cacheArchInvalidate:
r5,r5,r4
lis     r7,29
lwz     r7,13840(r7)
rlwinm  r4,r4,0,0,26

