// Seed: 3149714538
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output tri1 id_2,
    output wire id_3,
    input wand id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wire id_7
);
  tri id_9;
  always @(posedge 1) begin : LABEL_0
    id_5 = 1;
    if (id_9 - "") begin : LABEL_0
      disable id_10;
    end
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
endmodule
