

================================================================
== Vitis HLS Report for 'float64_div_Pipeline_VITIS_LOOP_602_1'
================================================================
* Date:           Tue Jun 18 22:35:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.724 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_602_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zSig = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat.c:540]   --->   Operation 5 'alloca' 'zSig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rem1_4 = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 6 'alloca' 'rem1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rem0_5 = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 7 'alloca' 'rem0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bSig_9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bSig_9"   --->   Operation 8 'read' 'bSig_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zSig_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %zSig_3"   --->   Operation 9 'read' 'zSig_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rem1_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rem1_3"   --->   Operation 10 'read' 'rem1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rem0_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rem0_4"   --->   Operation 11 'read' 'rem0_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem0_4_read, i64 %rem0_5" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 12 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem1_3_read, i64 %rem1_4" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 13 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln540 = store i64 %zSig_3_read, i64 %zSig" [benchmarks/chstone/dfsin/src/softfloat.c:540]   --->   Operation 14 'store' 'store_ln540' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.72>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%rem0 = load i64 %rem0_5" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 16 'load' 'rem0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %rem0, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:602]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln602 = br i1 %tmp, void %while.end.exitStub, void %while.body" [benchmarks/chstone/dfsin/src/softfloat.c:602]   --->   Operation 18 'br' 'br_ln602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zSig_load = load i64 %zSig" [benchmarks/chstone/dfsin/src/softfloat.c:604]   --->   Operation 19 'load' 'zSig_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%rem1_4_load = load i64 %rem1_4" [benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 20 'load' 'rem1_4_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.36ns)   --->   "%zSig_4 = add i64 %zSig_load, i64 18446744073709551615" [benchmarks/chstone/dfsin/src/softfloat.c:604]   --->   Operation 21 'add' 'zSig_4' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.36ns)   --->   "%z1 = add i64 %bSig_9_read, i64 %rem1_4_load" [benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 22 'add' 'z1' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.36ns)   --->   "%icmp_ln150 = icmp_ult  i64 %z1, i64 %rem1_4_load" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 23 'icmp' 'icmp_ln150' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %z1, i64 %rem1_4" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 24 'store' 'store_ln143' <Predicate = (tmp)> <Delay = 0.46>
ST_2 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln540 = store i64 %zSig_4, i64 %zSig" [benchmarks/chstone/dfsin/src/softfloat.c:540]   --->   Operation 25 'store' 'store_ln540' <Predicate = (tmp)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zSig_load_1 = load i64 %zSig"   --->   Operation 32 'load' 'zSig_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%rem1_4_load_1 = load i64 %rem1_4"   --->   Operation 33 'load' 'rem1_4_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %rem1_4_out, i64 %rem1_4_load_1"   --->   Operation 34 'write' 'write_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %zSig_out, i64 %zSig_load_1"   --->   Operation 35 'write' 'write_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln604 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/chstone/dfsin/src/softfloat.c:604]   --->   Operation 26 'specpipeline' 'specpipeline_ln604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln602 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/chstone/dfsin/src/softfloat.c:602]   --->   Operation 27 'specloopname' 'specloopname_ln602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i1 %icmp_ln150" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 28 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.36ns)   --->   "%rem0_1 = add i64 %zext_ln150, i64 %rem0" [benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 29 'add' 'rem0_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln143 = store i64 %rem0_1, i64 %rem0_5" [benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605]   --->   Operation 30 'store' 'store_ln143' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln602 = br void %while.cond" [benchmarks/chstone/dfsin/src/softfloat.c:602]   --->   Operation 31 'br' 'br_ln602' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 64 bit ('a0', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln143', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605) of variable 'rem0_4_read' on local variable 'a0', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605 [14]  (0.460 ns)

 <State 2>: 2.724ns
The critical path consists of the following:
	'load' operation 64 bit ('rem1_4_load', benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat.c:605) on local variable 'a1', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605 [24]  (0.000 ns)
	'add' operation 64 bit ('z1', benchmarks/chstone/dfsin/src/softfloat-macros:148->benchmarks/chstone/dfsin/src/softfloat.c:605) [28]  (1.362 ns)
	'icmp' operation 1 bit ('icmp_ln150', benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605) [29]  (1.362 ns)

 <State 3>: 1.822ns
The critical path consists of the following:
	'add' operation 64 bit ('rem0', benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605) [31]  (1.362 ns)
	'store' operation 0 bit ('store_ln143', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605) of variable 'rem0', benchmarks/chstone/dfsin/src/softfloat-macros:150->benchmarks/chstone/dfsin/src/softfloat.c:605 on local variable 'a0', benchmarks/chstone/dfsin/src/softfloat-macros:143->benchmarks/chstone/dfsin/src/softfloat.c:605 [32]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
