TRACE::2024-03-09.12:45:24::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:24::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:24::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:24::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:24::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-09.12:45:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-03-09.12:45:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-03-09.12:45:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2024-03-09.12:45:26::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-03-09.12:45:26::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-09.12:45:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-09.12:45:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-09.12:45:26::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:26::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:26::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:26::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:26::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:26::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:26::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-03-09.12:45:26::SCWPlatform::Generating the sources  .
TRACE::2024-03-09.12:45:26::SCWBDomain::Generating boot domain sources.
TRACE::2024-03-09.12:45:26::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-03-09.12:45:26::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:26::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:26::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-09.12:45:26::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:26::SCWMssOS::mss does not exists at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:26::SCWMssOS::Creating sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:26::SCWMssOS::Adding the swdes entry, created swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:26::SCWMssOS::updating the scw layer changes to swdes at   C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:26::SCWMssOS::Writing mss at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:26::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-03-09.12:45:26::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-03-09.12:45:26::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-03-09.12:45:26::SCWBDomain::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-03-09.12:45:32::SCWPlatform::Generating sources Done.
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-09.12:45:32::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-09.12:45:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-09.12:45:32::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:32::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:32::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:32::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:32::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc5410840398152",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-09.12:45:32::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:32::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:32::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:32::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:32::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc5410840398152",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-09.12:45:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-09.12:45:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:32::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::mss does not exists at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::Creating sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::Adding the swdes entry, created swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::updating the scw layer changes to swdes at   C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::Writing mss at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:32::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-09.12:45:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-03-09.12:45:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-03-09.12:45:32::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-09.12:45:32::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-03-09.12:45:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-09.12:45:33::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc5410840398152",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-09.12:45:33::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-03-09.12:45:33::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-09.12:45:33::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-03-09.12:45:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-03-09.12:45:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-03-09.12:45:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-03-09.12:45:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-03-09.12:45:33::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-03-09.12:45:33::SCWSystem::Not a boot domain 
LOG::2024-03-09.12:45:33::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-03-09.12:45:33::SCWDomain::Generating domain artifcats
TRACE::2024-03-09.12:45:33::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-09.12:45:33::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-03-09.12:45:33::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-03-09.12:45:33::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-09.12:45:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-09.12:45:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-09.12:45:33::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-03-09.12:45:33::SCWMssOS::skipping the bsp build ... 
TRACE::2024-03-09.12:45:33::SCWMssOS::Copying to export directory.
TRACE::2024-03-09.12:45:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-09.12:45:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-03-09.12:45:33::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-03-09.12:45:33::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-03-09.12:45:33::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-03-09.12:45:33::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-03-09.12:45:33::SCWPlatform::Started preparing the platform 
TRACE::2024-03-09.12:45:33::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-03-09.12:45:33::SCWSystem::dir created 
TRACE::2024-03-09.12:45:33::SCWSystem::Writing the bif 
TRACE::2024-03-09.12:45:33::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-09.12:45:33::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-09.12:45:33::SCWPlatform::Completed generating the platform
TRACE::2024-03-09.12:45:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc5410840398152",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-09.12:45:33::SCWPlatform::updated the xpfm file.
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc5410840398152",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc5410840398152",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-09.12:45:33::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-03-09.12:45:33::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-09.12:45:33::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-03-09.12:45:33::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-03-09.12:45:33::SCWDomain::Generating domain artifcats
TRACE::2024-03-09.12:45:33::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-09.12:45:33::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-03-09.12:45:33::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-03-09.12:45:33::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-09.12:45:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-09.12:45:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-09.12:45:33::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-03-09.12:45:33::SCWMssOS::skipping the bsp build ... 
TRACE::2024-03-09.12:45:33::SCWMssOS::Copying to export directory.
TRACE::2024-03-09.12:45:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-09.12:45:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-03-09.12:45:33::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-03-09.12:45:33::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-03-09.12:45:33::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-03-09.12:45:33::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-03-09.12:45:33::SCWPlatform::Started preparing the platform 
TRACE::2024-03-09.12:45:33::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-03-09.12:45:33::SCWSystem::dir created 
TRACE::2024-03-09.12:45:33::SCWSystem::Writing the bif 
TRACE::2024-03-09.12:45:33::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-09.12:45:33::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-09.12:45:33::SCWPlatform::Completed generating the platform
TRACE::2024-03-09.12:45:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:45:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:45:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:45:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:45:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:45:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:45:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:45:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc5410840398152",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-09.12:45:33::SCWPlatform::updated the xpfm file.
LOG::2024-03-09.12:46:25::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-03-09.12:46:25::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-09.12:46:25::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-03-09.12:46:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-03-09.12:46:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-03-09.12:46:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-03-09.12:46:25::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-03-09.12:46:25::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:25::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:25::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:25::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:46:25::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:46:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:46:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:46:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:46:25::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:46:25::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:46:25::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:46:25::SCWBDomain::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-03-09.12:46:25::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-09.12:46:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-03-09.12:46:25::SCWBDomain::System Command Ran  C:&  cd  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-03-09.12:46:25::SCWBDomain::make: Entering directory 'C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-03-09.12:46:25::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-03-09.12:46:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-09.12:46:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-03-09.12:46:25::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-03-09.12:46:25::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-09.12:46:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-03-09.12:46:25::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-03-09.12:46:25::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-09.12:46:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.12:46:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.12:46:25::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-09.12:46:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:26::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-09.12:46:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.12:46:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.12:46:26::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-09.12:46:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:26::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-09.12:46:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:26::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-09.12:46:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:26::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-09.12:46:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-03-09.12:46:26::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-03-09.12:46:26::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-09.12:46:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:26::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-09.12:46:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-09.12:46:26::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-09.12:46:26::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-09.12:46:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-09.12:46:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-09.12:46:27::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-09.12:46:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:27::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2024-03-09.12:46:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:27::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-03-09.12:46:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:27::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:28::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-03-09.12:46:28::SCWBDomain::make -j 10 --no-print-directory par_libs

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-03-09.12:46:28::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-03-09.12:46:28::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-03-09.12:46:28::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-03-09.12:46:28::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.12:46:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.12:46:28::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.12:46:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.12:46:28::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-03-09.12:46:28::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-03-09.12:46:28::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-09.12:46:28::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-09.12:46:28::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-09.12:46:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-09.12:46:28::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-03-09.12:46:28::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-03-09.12:46:28::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-09.12:46:28::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-09.12:46:28::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-09.12:46:28::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-09.12:46:28::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:28::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-09.12:46:28::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-09.12:46:28::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:28::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-09.12:46:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:28::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-09.12:46:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:29::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-09.12:46:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.12:46:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.12:46:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-09.12:46:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:29::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-09.12:46:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-09.12:46:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-09.12:46:29::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-09.12:46:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-09.12:46:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-09.12:46:30::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-09.12:46:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:30::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2024-03-09.12:46:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:30::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:32::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-03-09.12:46:32::SCWBDomain::make --no-print-directory archive

TRACE::2024-03-09.12:46:32::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2024-03-09.12:46:32::SCWBDomain::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_co
TRACE::2024-03-09.12:46:32::SCWBDomain::rtexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_corte
TRACE::2024-03-09.12:46:32::SCWBDomain::xa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdev
TRACE::2024-03-09.12:46:32::SCWBDomain::cfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/
TRACE::2024-03-09.12:46:32::SCWBDomain::xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdma
TRACE::2024-03-09.12:46:32::SCWBDomain::ps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_tim
TRACE::2024-03-09.12:46:32::SCWBDomain::e.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cor
TRACE::2024-03-09.12:46:32::SCWBDomain::texa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps
TRACE::2024-03-09.12:46:32::SCWBDomain::7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib
TRACE::2024-03-09.12:46:32::SCWBDomain::/write.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xs
TRACE::2024-03-09.12:46:32::SCWBDomain::cugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps
TRACE::2024-03-09.12:46:32::SCWBDomain::_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps
TRACE::2024-03-09.12:46:32::SCWBDomain::_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/l
TRACE::2024-03-09.12:46:32::SCWBDomain::ib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/
TRACE::2024-03-09.12:46:32::SCWBDomain::read.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtim
TRACE::2024-03-09.12:46:32::SCWBDomain::e_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/
TRACE::2024-03-09.12:46:32::SCWBDomain::abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid
TRACE::2024-03-09.12:46:32::SCWBDomain::.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutim
TRACE::2024-03-09.12:46:32::SCWBDomain::er.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o
TRACE::2024-03-09.12:46:32::SCWBDomain:: ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/fstat.o ps7_corte
TRACE::2024-03-09.12:46:32::SCWBDomain::xa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib
TRACE::2024-03-09.12:46:32::SCWBDomain::/xuartps_selftest.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/
TRACE::2024-03-09.12:46:32::SCWBDomain::lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o p
TRACE::2024-03-09.12:46:32::SCWBDomain::s7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_
TRACE::2024-03-09.12:46:32::SCWBDomain::cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-03-09.12:46:32::SCWBDomain::'Finished building libraries'

TRACE::2024-03-09.12:46:32::SCWBDomain::make: Leaving directory 'C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-03-09.12:46:32::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-03-09.12:46:32::SCWBDomain::exa9_0/include -I.

TRACE::2024-03-09.12:46:32::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-03-09.12:46:32::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-03-09.12:46:32::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-03-09.12:46:32::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-03-09.12:46:32::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-03-09.12:46:32::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-03-09.12:46:32::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-03-09.12:46:32::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-03-09.12:46:33::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-03-09.12:46:33::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-03-09.12:46:33::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-03-09.12:46:33::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-03-09.12:46:33::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-03-09.12:46:33::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-03-09.12:46:33::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-03-09.12:46:33::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-03-09.12:46:33::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-03-09.12:46:33::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-03-09.12:46:33::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-03-09.12:46:33::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-03-09.12:46:33::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-03-09.12:46:33::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-03-09.12:46:33::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-03-09.12:46:33::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-03-09.12:46:33::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-03-09.12:46:33::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7
TRACE::2024-03-09.12:46:33::SCWBDomain::_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-03-09.12:46:34::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-03-09.12:46:34::SCWSystem::Not a boot domain 
LOG::2024-03-09.12:46:34::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-03-09.12:46:34::SCWDomain::Generating domain artifcats
TRACE::2024-03-09.12:46:34::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-09.12:46:34::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-03-09.12:46:34::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-03-09.12:46:34::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-09.12:46:34::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:34::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:34::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:34::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:46:34::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:46:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:46:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:46:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:46:34::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:34::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:46:34::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:34::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-09.12:46:34::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-09.12:46:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-09.12:46:34::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-03-09.12:46:34::SCWMssOS::doing bsp build ... 
TRACE::2024-03-09.12:46:34::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-03-09.12:46:34::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-09.12:46:34::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-09.12:46:34::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-03-09.12:46:34::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-03-09.12:46:34::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-03-09.12:46:34::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-03-09.12:46:34::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.12:46:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.12:46:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.12:46:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.12:46:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-03-09.12:46:34::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-03-09.12:46:34::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-09.12:46:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-09.12:46:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-09.12:46:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-09.12:46:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-09.12:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.12:46:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.12:46:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-09.12:46:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-03-09.12:46:35::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-03-09.12:46:35::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-09.12:46:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-09.12:46:35::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-09.12:46:35::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-09.12:46:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-09.12:46:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-09.12:46:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-09.12:46:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-09.12:46:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-09.12:46:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-09.12:46:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-09.12:46:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-09.12:46:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-09.12:46:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-09.12:46:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.12:46:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.12:46:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-09.12:46:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-09.12:46:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-09.12:46:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-09.12:46:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-09.12:46:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-09.12:46:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-09.12:46:36::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-09.12:46:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.12:46:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.12:46:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.12:46:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-09.12:46:38::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-09.12:46:38::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2024-03-09.12:46:38::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa
TRACE::2024-03-09.12:46:38::SCWMssOS::9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa
TRACE::2024-03-09.12:46:38::SCWMssOS::9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib
TRACE::2024-03-09.12:46:38::SCWMssOS::/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0
TRACE::2024-03-09.12:46:38::SCWMssOS::/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_co
TRACE::2024-03-09.12:46:38::SCWMssOS::rtexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/close.
TRACE::2024-03-09.12:46:38::SCWMssOS::o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpiops_s
TRACE::2024-03-09.12:46:38::SCWMssOS::init.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/li
TRACE::2024-03-09.12:46:38::SCWMssOS::b/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa
TRACE::2024-03-09.12:46:38::SCWMssOS::9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0
TRACE::2024-03-09.12:46:38::SCWMssOS::/lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/
TRACE::2024-03-09.12:46:38::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-03-09.12:46:38::SCWMssOS::ops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib
TRACE::2024-03-09.12:46:38::SCWMssOS::/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/re
TRACE::2024-03-09.12:46:38::SCWMssOS::ad.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_cou
TRACE::2024-03-09.12:46:38::SCWMssOS::nter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort
TRACE::2024-03-09.12:46:38::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps
TRACE::2024-03-09.12:46:38::SCWMssOS::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o 
TRACE::2024-03-09.12:46:38::SCWMssOS::ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xscuwdt_sini
TRACE::2024-03-09.12:46:38::SCWMssOS::t.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa
TRACE::2024-03-09.12:46:38::SCWMssOS::9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_corte
TRACE::2024-03-09.12:46:38::SCWMssOS::xa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortex
TRACE::2024-03-09.12:46:38::SCWMssOS::a9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o p
TRACE::2024-03-09.12:46:38::SCWMssOS::s7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o
TRACE::2024-03-09.12:46:38::SCWMssOS:: ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-03-09.12:46:38::SCWMssOS::'Finished building libraries'

TRACE::2024-03-09.12:46:38::SCWMssOS::Copying to export directory.
TRACE::2024-03-09.12:46:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-09.12:46:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-09.12:46:38::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-03-09.12:46:38::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-03-09.12:46:38::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-03-09.12:46:38::SCWPlatform::Started preparing the platform 
TRACE::2024-03-09.12:46:38::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-03-09.12:46:38::SCWSystem::dir created 
TRACE::2024-03-09.12:46:38::SCWSystem::Writing the bif 
TRACE::2024-03-09.12:46:38::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-09.12:46:38::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-09.12:46:38::SCWPlatform::Completed generating the platform
TRACE::2024-03-09.12:46:38::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:46:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:46:38::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:46:38::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.12:46:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.12:46:38::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:46:38::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:46:38::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:46:38::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:46:38::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:46:38::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:46:38::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:46:38::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:46:38::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:46:38::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:46:38::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:46:38::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:46:38::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:46:38::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:46:38::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:46:38::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:46:38::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:46:38::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:46:38::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc5410840398152",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-09.12:46:38::SCWPlatform::updated the xpfm file.
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.12:46:38::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.12:46:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.12:46:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-09.12:46:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.12:46:38::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.12:46:38::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.12:46:38::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:30::SCWPlatform::Clearing the existing platform
TRACE::2024-03-09.13:24:30::SCWSystem::Clearing the existing sysconfig
TRACE::2024-03-09.13:24:30::SCWBDomain::clearing the fsbl build
TRACE::2024-03-09.13:24:30::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:30::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:30::SCWSystem::Clearing the domains completed.
TRACE::2024-03-09.13:24:30::SCWPlatform::Clearing the opened hw db.
TRACE::2024-03-09.13:24:30::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:30::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:30::SCWPlatform:: Platform location is C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:30::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:30::SCWPlatform::Removing the HwDB with name C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:30::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:30::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:30::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:30::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:30::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-03-09.13:24:31::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-03-09.13:24:31::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-09.13:24:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-09.13:24:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-09.13:24:31::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-09.13:24:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-09.13:24:31::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:24:31::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:24:31::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-03-09.13:24:31::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.13:24:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.13:24:31::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.13:24:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-09.13:24:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:24:31::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWReader::No isolation master present  
TRACE::2024-03-09.13:24:31::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-09.13:24:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-09.13:24:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:24:31::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-09.13:24:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-09.13:24:31::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.13:24:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.13:24:31::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.13:24:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-09.13:24:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:31::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:24:31::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:31::SCWReader::No isolation master present  
TRACE::2024-03-09.13:24:51::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:51::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:51::SCWPlatform:: Platform location is C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-09.13:24:51::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:54::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:54::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:54::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:54::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:54::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:24:54::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-09.13:24:54::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:54::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-09.13:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:54::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:54::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-09.13:24:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-09.13:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:54::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:54::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:24:54::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-09.13:24:54::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:54::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-09.13:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:54::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.13:24:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.13:24:54::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.13:24:54::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-03-09.13:24:54::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:54::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.13:24:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.13:24:54::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.13:24:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-03-09.13:24:54::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:54::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:54::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-09.13:24:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2024-03-09.13:24:57::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-09.13:24:57::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:57::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.13:24:57::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-09.13:24:57::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:57::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.13:24:57::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:57::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:57::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:57::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:57::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-03-09.13:24:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-03-09.13:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:57::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:57::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:24:57::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:24:57::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:57::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:57::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:57::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:24:57::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:24:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:24:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-03-09.13:24:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-03-09.13:24:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:24:57::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:57::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:24:57::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:24:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc54108403981521",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-09.13:25:11::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-03-09.13:25:11::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-09.13:25:11::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-03-09.13:25:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-03-09.13:25:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-03-09.13:25:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-03-09.13:25:11::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-03-09.13:25:11::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-03-09.13:25:11::SCWSystem::Not a boot domain 
LOG::2024-03-09.13:25:11::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-03-09.13:25:11::SCWDomain::Generating domain artifcats
TRACE::2024-03-09.13:25:11::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-09.13:25:11::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-03-09.13:25:11::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-03-09.13:25:11::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-09.13:25:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:11::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:11::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:25:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:25:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-03-09.13:25:11::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-03-09.13:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:25:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:25:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:25:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:25:11::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-09.13:25:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:25:11::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-03-09.13:25:13::SCWMssOS::doing bsp build ... 
TRACE::2024-03-09.13:25:13::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-03-09.13:25:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-09.13:25:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-09.13:25:13::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-03-09.13:25:13::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-03-09.13:25:13::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-03-09.13:25:13::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-03-09.13:25:13::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.13:25:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.13:25:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.13:25:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.13:25:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.13:25:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.13:25:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.13:25:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.13:25:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.13:25:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.13:25:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.13:25:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.13:25:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-03-09.13:25:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-03-09.13:25:13::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.13:25:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.13:25:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-09.13:25:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-09.13:25:13::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-09.13:25:13::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-09.13:25:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-09.13:25:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-09.13:25:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-09.13:25:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.13:25:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.13:25:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-09.13:25:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-03-09.13:25:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-03-09.13:25:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-09.13:25:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-09.13:25:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-09.13:25:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-09.13:25:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-09.13:25:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-09.13:25:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-09.13:25:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.13:25:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.13:25:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-09.13:25:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-09.13:25:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-09.13:25:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-09.13:25:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.13:25:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.13:25:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-09.13:25:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.13:25:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.13:25:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-09.13:25:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.13:25:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.13:25:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-09.13:25:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.13:25:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.13:25:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-09.13:25:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.13:25:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.13:25:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-09.13:25:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-09.13:25:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-09.13:25:15::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-09.13:25:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-09.13:25:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-09.13:25:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-09.13:25:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.13:25:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.13:25:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.13:25:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-09.13:25:17::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-09.13:25:17::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2024-03-09.13:25:17::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa
TRACE::2024-03-09.13:25:17::SCWMssOS::9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa
TRACE::2024-03-09.13:25:17::SCWMssOS::9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib
TRACE::2024-03-09.13:25:17::SCWMssOS::/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0
TRACE::2024-03-09.13:25:17::SCWMssOS::/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_co
TRACE::2024-03-09.13:25:17::SCWMssOS::rtexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/close.
TRACE::2024-03-09.13:25:17::SCWMssOS::o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpiops_s
TRACE::2024-03-09.13:25:17::SCWMssOS::init.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/li
TRACE::2024-03-09.13:25:17::SCWMssOS::b/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa
TRACE::2024-03-09.13:25:17::SCWMssOS::9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0
TRACE::2024-03-09.13:25:17::SCWMssOS::/lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/
TRACE::2024-03-09.13:25:17::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-03-09.13:25:17::SCWMssOS::ops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib
TRACE::2024-03-09.13:25:17::SCWMssOS::/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/re
TRACE::2024-03-09.13:25:17::SCWMssOS::ad.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_cou
TRACE::2024-03-09.13:25:17::SCWMssOS::nter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort
TRACE::2024-03-09.13:25:17::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps
TRACE::2024-03-09.13:25:17::SCWMssOS::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o 
TRACE::2024-03-09.13:25:17::SCWMssOS::ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xscuwdt_sini
TRACE::2024-03-09.13:25:17::SCWMssOS::t.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa
TRACE::2024-03-09.13:25:17::SCWMssOS::9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_corte
TRACE::2024-03-09.13:25:17::SCWMssOS::xa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortex
TRACE::2024-03-09.13:25:17::SCWMssOS::a9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o p
TRACE::2024-03-09.13:25:17::SCWMssOS::s7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o
TRACE::2024-03-09.13:25:17::SCWMssOS:: ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-03-09.13:25:18::SCWMssOS::'Finished building libraries'

TRACE::2024-03-09.13:25:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-09.13:25:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-09.13:25:18::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-03-09.13:25:18::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-03-09.13:25:18::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-03-09.13:25:18::SCWPlatform::Started preparing the platform 
TRACE::2024-03-09.13:25:18::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-03-09.13:25:18::SCWSystem::dir created 
TRACE::2024-03-09.13:25:18::SCWSystem::Writing the bif 
TRACE::2024-03-09.13:25:18::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-09.13:25:18::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-09.13:25:18::SCWPlatform::Completed generating the platform
TRACE::2024-03-09.13:25:18::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:25:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.13:25:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.13:25:18::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.13:25:18::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:25:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-09.13:25:18::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:25:18::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.13:25:18::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:25:18::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:25:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-03-09.13:25:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-03-09.13:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:25:18::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:25:18::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:25:18::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.13:25:18::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:25:18::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:25:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-03-09.13:25:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-03-09.13:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:25:18::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:25:18::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:25:18::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:25:18::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc54108403981521",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-09.13:25:18::SCWPlatform::updated the xpfm file.
TRACE::2024-03-09.13:25:18::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.13:25:18::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.13:25:18::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.13:25:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-03-09.13:25:18::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-03-09.13:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.13:25:18::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.13:25:18::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.13:25:18::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:30::SCWPlatform::Clearing the existing platform
TRACE::2024-03-09.14:16:30::SCWSystem::Clearing the existing sysconfig
TRACE::2024-03-09.14:16:30::SCWBDomain::clearing the fsbl build
TRACE::2024-03-09.14:16:30::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:30::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:30::SCWSystem::Clearing the domains completed.
TRACE::2024-03-09.14:16:30::SCWPlatform::Clearing the opened hw db.
TRACE::2024-03-09.14:16:30::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:30::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:30::SCWPlatform:: Platform location is C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:30::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:30::SCWPlatform::Removing the HwDB with name C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:30::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:30::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:30::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:30::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:30::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-03-09.14:16:33::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-03-09.14:16:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-09.14:16:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-09.14:16:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-09.14:16:33::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-09.14:16:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-09.14:16:33::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:16:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:16:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-03-09.14:16:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.14:16:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.14:16:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.14:16:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-09.14:16:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:16:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWReader::No isolation master present  
TRACE::2024-03-09.14:16:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-09.14:16:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-09.14:16:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:16:33::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-09.14:16:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-09.14:16:33::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.14:16:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.14:16:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.14:16:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-09.14:16:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:16:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:33::SCWReader::No isolation master present  
TRACE::2024-03-09.14:16:41::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:41::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:41::SCWPlatform:: Platform location is C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-09.14:16:41::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:44::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:44::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:44::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:44::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:44::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:44::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:16:44::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-09.14:16:44::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2024-03-09.14:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:44::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:44::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:44::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-03-09.14:16:44::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-03-09.14:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:44::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:44::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:16:44::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-09.14:16:44::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2024-03-09.14:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:44::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.14:16:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.14:16:44::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.14:16:44::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-03-09.14:16:44::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:44::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.14:16:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.14:16:44::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.14:16:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-03-09.14:16:44::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:44::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:44::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-09.14:16:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2024-03-09.14:16:47::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-09.14:16:47::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:47::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.14:16:47::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-09.14:16:47::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:47::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.14:16:47::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:47::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:47::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:47::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:47::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-03-09.14:16:47::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-03-09.14:16:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:47::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:47::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:16:47::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:16:47::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:47::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:47::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:47::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:16:47::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:16:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:16:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-03-09.14:16:47::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-03-09.14:16:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:16:47::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:47::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:16:47::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:16:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc54108403981521",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-09.14:17:03::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-03-09.14:17:03::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-09.14:17:03::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-03-09.14:17:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-03-09.14:17:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-03-09.14:17:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-03-09.14:17:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-03-09.14:17:03::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-03-09.14:17:03::SCWSystem::Not a boot domain 
LOG::2024-03-09.14:17:03::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-03-09.14:17:03::SCWDomain::Generating domain artifcats
TRACE::2024-03-09.14:17:03::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-09.14:17:03::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-03-09.14:17:03::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-03-09.14:17:03::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-09.14:17:03::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:03::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:03::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:03::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:17:03::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:17:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-03-09.14:17:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-03-09.14:17:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:17:03::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:17:03::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:17:03::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:17:03::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-09.14:17:03::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:17:03::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-03-09.14:17:05::SCWMssOS::doing bsp build ... 
TRACE::2024-03-09.14:17:05::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-03-09.14:17:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-09.14:17:05::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-09.14:17:05::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-03-09.14:17:05::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-03-09.14:17:05::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-03-09.14:17:05::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-03-09.14:17:05::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.14:17:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.14:17:05::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.14:17:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.14:17:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.14:17:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.14:17:05::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.14:17:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.14:17:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.14:17:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.14:17:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.14:17:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.14:17:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-03-09.14:17:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-03-09.14:17:05::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.14:17:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.14:17:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-09.14:17:05::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-09.14:17:05::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-09.14:17:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-09.14:17:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-09.14:17:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-09.14:17:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-09.14:17:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-09.14:17:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-03-09.14:17:06::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-03-09.14:17:06::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-09.14:17:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-09.14:17:06::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-09.14:17:06::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-09.14:17:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-09.14:17:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-09.14:17:06::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-09.14:17:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.14:17:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.14:17:06::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-09.14:17:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-09.14:17:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-09.14:17:06::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-09.14:17:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.14:17:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.14:17:06::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-09.14:17:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.14:17:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.14:17:06::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-09.14:17:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.14:17:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.14:17:06::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-09.14:17:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-09.14:17:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-09.14:17:07::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-09.14:17:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.14:17:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.14:17:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-09.14:17:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-09.14:17:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-09.14:17:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-09.14:17:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-09.14:17:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-09.14:17:07::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-09.14:17:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-09.14:17:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-09.14:17:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-09.14:17:09::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-09.14:17:09::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-09.14:17:09::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2024-03-09.14:17:09::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa
TRACE::2024-03-09.14:17:09::SCWMssOS::9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa
TRACE::2024-03-09.14:17:09::SCWMssOS::9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib
TRACE::2024-03-09.14:17:09::SCWMssOS::/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0
TRACE::2024-03-09.14:17:09::SCWMssOS::/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_co
TRACE::2024-03-09.14:17:09::SCWMssOS::rtexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/close.
TRACE::2024-03-09.14:17:09::SCWMssOS::o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpiops_s
TRACE::2024-03-09.14:17:09::SCWMssOS::init.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/li
TRACE::2024-03-09.14:17:09::SCWMssOS::b/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa
TRACE::2024-03-09.14:17:09::SCWMssOS::9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0
TRACE::2024-03-09.14:17:09::SCWMssOS::/lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/
TRACE::2024-03-09.14:17:09::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-03-09.14:17:09::SCWMssOS::ops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib
TRACE::2024-03-09.14:17:09::SCWMssOS::/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/re
TRACE::2024-03-09.14:17:09::SCWMssOS::ad.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_cou
TRACE::2024-03-09.14:17:09::SCWMssOS::nter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort
TRACE::2024-03-09.14:17:09::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps
TRACE::2024-03-09.14:17:09::SCWMssOS::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o 
TRACE::2024-03-09.14:17:09::SCWMssOS::ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xscuwdt_sini
TRACE::2024-03-09.14:17:09::SCWMssOS::t.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa
TRACE::2024-03-09.14:17:09::SCWMssOS::9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_corte
TRACE::2024-03-09.14:17:09::SCWMssOS::xa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortex
TRACE::2024-03-09.14:17:09::SCWMssOS::a9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o p
TRACE::2024-03-09.14:17:09::SCWMssOS::s7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o
TRACE::2024-03-09.14:17:09::SCWMssOS:: ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-03-09.14:17:09::SCWMssOS::'Finished building libraries'

TRACE::2024-03-09.14:17:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-09.14:17:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-09.14:17:09::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-03-09.14:17:09::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-03-09.14:17:09::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-03-09.14:17:09::SCWPlatform::Started preparing the platform 
TRACE::2024-03-09.14:17:09::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-03-09.14:17:09::SCWSystem::dir created 
TRACE::2024-03-09.14:17:09::SCWSystem::Writing the bif 
TRACE::2024-03-09.14:17:09::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-09.14:17:09::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-09.14:17:09::SCWPlatform::Completed generating the platform
TRACE::2024-03-09.14:17:09::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:17:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-09.14:17:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-09.14:17:09::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.14:17:09::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:17:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-09.14:17:09::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:17:09::SCWMssOS::Commit changes completed.
TRACE::2024-03-09.14:17:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:09::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:09::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:17:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:17:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-03-09.14:17:09::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-03-09.14:17:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:17:09::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:17:09::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:17:09::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-09.14:17:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:09::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:09::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:17:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:17:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-03-09.14:17:09::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-03-09.14:17:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:17:09::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:17:09::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:17:09::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:17:09::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc54108403981521",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-09.14:17:09::SCWPlatform::updated the xpfm file.
TRACE::2024-03-09.14:17:10::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:10::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:10::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-09.14:17:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-09.14:17:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-09.14:17:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-03-09.14:17:10::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-03-09.14:17:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-09.14:17:10::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-09.14:17:10::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-09.14:17:10::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:45::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:45::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:45::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:45::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:45::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-03-10.14:06:49::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-03-10.14:06:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-10.14:06:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-10.14:06:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-10.14:06:49::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-10.14:06:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-10.14:06:49::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:06:49::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:06:49::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-03-10.14:06:49::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.14:06:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.14:06:49::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:06:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-10.14:06:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:06:49::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWReader::No isolation master present  
TRACE::2024-03-10.14:06:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-10.14:06:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-10.14:06:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:06:49::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-10.14:06:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-10.14:06:49::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.14:06:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.14:06:49::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:06:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-10.14:06:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:49::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:49::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:06:49::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:49::SCWReader::No isolation master present  
TRACE::2024-03-10.14:06:53::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:53::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:53::SCWPlatform:: Platform location is C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-10.14:06:53::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:56::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:56::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:56::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:06:56::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-10.14:06:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:56::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2024-03-10.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-03-10.14:06:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-03-10.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:56::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:56::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:06:56::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-10.14:06:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:56::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2024-03-10.14:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:06:56::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.14:06:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.14:06:56::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:06:56::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-03-10.14:06:56::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:06:56::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.14:06:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.14:06:56::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:06:56::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-03-10.14:06:56::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:06:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:06:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:06:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:06:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-10.14:07:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-03-10.14:07:00::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:07:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-10.14:07:00::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:07:00::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:07:00::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-10.14:07:00::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:00::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:07:00::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:00::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:00::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:00::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:07:00::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:07:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-10.14:07:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-10.14:07:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:07:00::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:07:00::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:07:00::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:07:00::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:00::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:00::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:00::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:07:00::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:07:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-10.14:07:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-10.14:07:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:07:00::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:00::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:07:00::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc54108403981521",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-10.14:07:37::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-03-10.14:07:37::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-10.14:07:37::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-03-10.14:07:37::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-03-10.14:07:37::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-03-10.14:07:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-03-10.14:07:37::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-03-10.14:07:37::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-03-10.14:07:37::SCWSystem::Not a boot domain 
LOG::2024-03-10.14:07:37::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-03-10.14:07:37::SCWDomain::Generating domain artifcats
TRACE::2024-03-10.14:07:37::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-10.14:07:37::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-03-10.14:07:37::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-03-10.14:07:37::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-10.14:07:37::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:37::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:37::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:37::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:07:37::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:07:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-10.14:07:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-10.14:07:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:07:37::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:37::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:07:37::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:37::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-10.14:07:37::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:38::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-03-10.14:07:40::SCWMssOS::doing bsp build ... 
TRACE::2024-03-10.14:07:40::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-03-10.14:07:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-10.14:07:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-10.14:07:40::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-03-10.14:07:40::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-03-10.14:07:40::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-03-10.14:07:40::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-03-10.14:07:40::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-10.14:07:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-10.14:07:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:07:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:07:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-10.14:07:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-10.14:07:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:07:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:07:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:07:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:07:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:07:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:07:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-03-10.14:07:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-03-10.14:07:40::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:07:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:07:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-10.14:07:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-10.14:07:40::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-10.14:07:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-10.14:07:40::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-10.14:07:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:07:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:07:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-10.14:07:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-03-10.14:07:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-03-10.14:07:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-10.14:07:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-10.14:07:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-10.14:07:41::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-10.14:07:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-10.14:07:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-10.14:07:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-10.14:07:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:07:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:07:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-10.14:07:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-10.14:07:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-10.14:07:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-10.14:07:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:07:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:07:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-10.14:07:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:07:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:07:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-10.14:07:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:07:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:07:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-10.14:07:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-10.14:07:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-10.14:07:42::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-10.14:07:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:07:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:07:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-10.14:07:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-10.14:07:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-10.14:07:42::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-10.14:07:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-10.14:07:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-10.14:07:42::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-10.14:07:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:07:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:07:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:07:44::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-10.14:07:44::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-10.14:07:44::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2024-03-10.14:07:44::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa
TRACE::2024-03-10.14:07:44::SCWMssOS::9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa
TRACE::2024-03-10.14:07:44::SCWMssOS::9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib
TRACE::2024-03-10.14:07:44::SCWMssOS::/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0
TRACE::2024-03-10.14:07:44::SCWMssOS::/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_co
TRACE::2024-03-10.14:07:44::SCWMssOS::rtexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/close.
TRACE::2024-03-10.14:07:44::SCWMssOS::o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpiops_s
TRACE::2024-03-10.14:07:44::SCWMssOS::init.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/li
TRACE::2024-03-10.14:07:44::SCWMssOS::b/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa
TRACE::2024-03-10.14:07:44::SCWMssOS::9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0
TRACE::2024-03-10.14:07:44::SCWMssOS::/lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/
TRACE::2024-03-10.14:07:44::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-03-10.14:07:44::SCWMssOS::ops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib
TRACE::2024-03-10.14:07:44::SCWMssOS::/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/re
TRACE::2024-03-10.14:07:44::SCWMssOS::ad.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_cou
TRACE::2024-03-10.14:07:44::SCWMssOS::nter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort
TRACE::2024-03-10.14:07:44::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps
TRACE::2024-03-10.14:07:44::SCWMssOS::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o 
TRACE::2024-03-10.14:07:44::SCWMssOS::ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xscuwdt_sini
TRACE::2024-03-10.14:07:44::SCWMssOS::t.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa
TRACE::2024-03-10.14:07:44::SCWMssOS::9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_corte
TRACE::2024-03-10.14:07:44::SCWMssOS::xa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortex
TRACE::2024-03-10.14:07:44::SCWMssOS::a9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o p
TRACE::2024-03-10.14:07:44::SCWMssOS::s7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o
TRACE::2024-03-10.14:07:44::SCWMssOS:: ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-03-10.14:07:45::SCWMssOS::'Finished building libraries'

TRACE::2024-03-10.14:07:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-10.14:07:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-10.14:07:45::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-03-10.14:07:45::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-03-10.14:07:45::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-03-10.14:07:45::SCWPlatform::Started preparing the platform 
TRACE::2024-03-10.14:07:45::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-03-10.14:07:45::SCWSystem::dir created 
TRACE::2024-03-10.14:07:45::SCWSystem::Writing the bif 
TRACE::2024-03-10.14:07:45::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-10.14:07:45::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-10.14:07:45::SCWPlatform::Completed generating the platform
TRACE::2024-03-10.14:07:45::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:07:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.14:07:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.14:07:45::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:07:45::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-10.14:07:45::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:45::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:07:45::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:07:45::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:07:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-10.14:07:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-10.14:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:07:45::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:07:45::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:07:45::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:07:45::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:07:45::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:07:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-10.14:07:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-10.14:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:07:45::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:45::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:07:45::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:45::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc54108403981521",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-10.14:07:45::SCWPlatform::updated the xpfm file.
TRACE::2024-03-10.14:07:45::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:07:45::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:07:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:07:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-03-10.14:07:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-03-10.14:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:07:45::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:07:45::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:07:45::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:39::SCWPlatform::Clearing the existing platform
TRACE::2024-03-10.14:12:39::SCWSystem::Clearing the existing sysconfig
TRACE::2024-03-10.14:12:39::SCWBDomain::clearing the fsbl build
TRACE::2024-03-10.14:12:39::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:39::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:39::SCWSystem::Clearing the domains completed.
TRACE::2024-03-10.14:12:39::SCWPlatform::Clearing the opened hw db.
TRACE::2024-03-10.14:12:39::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:39::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:39::SCWPlatform:: Platform location is C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:39::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:39::SCWPlatform::Removing the HwDB with name C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:39::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:39::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:39::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:39::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:39::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-03-10.14:12:42::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-03-10.14:12:42::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-10.14:12:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-10.14:12:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-10.14:12:42::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-10.14:12:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-10.14:12:42::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:12:42::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:12:42::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-03-10.14:12:42::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.14:12:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.14:12:42::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:12:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-10.14:12:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:12:42::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWReader::No isolation master present  
TRACE::2024-03-10.14:12:42::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-10.14:12:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-10.14:12:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:12:42::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-10.14:12:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-10.14:12:42::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.14:12:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.14:12:42::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:12:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-10.14:12:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:42::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:42::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:12:42::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:42::SCWReader::No isolation master present  
TRACE::2024-03-10.14:12:53::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:53::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:53::SCWPlatform:: Platform location is C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-10.14:12:53::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:56::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:56::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:56::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:12:56::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-10.14:12:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:56::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2024-03-10.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-03-10.14:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-03-10.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:56::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:56::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:12:56::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa
TRACE::2024-03-10.14:12:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:56::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2024-03-10.14:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:12:56::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.14:12:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.14:12:56::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:12:56::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-03-10.14:12:56::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:12:56::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.14:12:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.14:12:56::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:12:56::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-03-10.14:12:56::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:12:56::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:12:56::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:12:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:12:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-10.14:13:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2024-03-10.14:13:00::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:13:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-10.14:13:00::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:13:00::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:13:00::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-10.14:13:00::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:00::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:13:00::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:00::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:00::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:00::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:13:00::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-03-10.14:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-03-10.14:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:13:00::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:13:00::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:13:00::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:13:00::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:00::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:00::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:00::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:13:00::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-03-10.14:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-03-10.14:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:13:00::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:00::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:13:00::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc54108403981521",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-10.14:13:08::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-03-10.14:13:08::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-10.14:13:08::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-03-10.14:13:08::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-03-10.14:13:08::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-03-10.14:13:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-03-10.14:13:08::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-03-10.14:13:08::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-03-10.14:13:08::SCWSystem::Not a boot domain 
LOG::2024-03-10.14:13:08::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-03-10.14:13:08::SCWDomain::Generating domain artifcats
TRACE::2024-03-10.14:13:08::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-10.14:13:08::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-03-10.14:13:08::SCWMssOS::Copying the qemu file from  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-03-10.14:13:08::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-10.14:13:08::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:08::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:08::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:08::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:13:08::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:13:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-03-10.14:13:08::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-03-10.14:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:13:08::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:08::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:13:08::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:08::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-03-10.14:13:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:08::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-03-10.14:13:09::SCWMssOS::doing bsp build ... 
TRACE::2024-03-10.14:13:09::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-03-10.14:13:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-10.14:13:10::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-10.14:13:10::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-03-10.14:13:10::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-03-10.14:13:10::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-03-10.14:13:10::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-03-10.14:13:10::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-10.14:13:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-10.14:13:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:13:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:13:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-10.14:13:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-10.14:13:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:13:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:13:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:13:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:13:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:13:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:13:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-03-10.14:13:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-03-10.14:13:10::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:13:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:13:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-10.14:13:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-10.14:13:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-10.14:13:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-10.14:13:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-10.14:13:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-03-10.14:13:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-03-10.14:13:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-03-10.14:13:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-03-10.14:13:11::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-03-10.14:13:11::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-03-10.14:13:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-03-10.14:13:11::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-03-10.14:13:11::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-03-10.14:13:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-10.14:13:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-10.14:13:11::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-03-10.14:13:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:13:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:13:11::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-03-10.14:13:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-03-10.14:13:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-03-10.14:13:11::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2024-03-10.14:13:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:13:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:13:11::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2024-03-10.14:13:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:13:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:13:11::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2024-03-10.14:13:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:13:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:13:11::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-03-10.14:13:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-03-10.14:13:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-03-10.14:13:11::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-03-10.14:13:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:13:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:13:11::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2024-03-10.14:13:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-03-10.14:13:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-03-10.14:13:12::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2024-03-10.14:13:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-03-10.14:13:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-03-10.14:13:12::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-03-10.14:13:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-03-10.14:13:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-03-10.14:13:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.14:13:14::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-10.14:13:14::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-10.14:13:14::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2024-03-10.14:13:14::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa
TRACE::2024-03-10.14:13:14::SCWMssOS::9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa
TRACE::2024-03-10.14:13:14::SCWMssOS::9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib
TRACE::2024-03-10.14:13:14::SCWMssOS::/xpm_counter.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0
TRACE::2024-03-10.14:13:14::SCWMssOS::/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_co
TRACE::2024-03-10.14:13:14::SCWMssOS::rtexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/close.
TRACE::2024-03-10.14:13:14::SCWMssOS::o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpiops_s
TRACE::2024-03-10.14:13:14::SCWMssOS::init.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/li
TRACE::2024-03-10.14:13:14::SCWMssOS::b/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa
TRACE::2024-03-10.14:13:14::SCWMssOS::9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0
TRACE::2024-03-10.14:13:14::SCWMssOS::/lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/
TRACE::2024-03-10.14:13:14::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-03-10.14:13:14::SCWMssOS::ops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib
TRACE::2024-03-10.14:13:14::SCWMssOS::/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/re
TRACE::2024-03-10.14:13:14::SCWMssOS::ad.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_cou
TRACE::2024-03-10.14:13:14::SCWMssOS::nter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort
TRACE::2024-03-10.14:13:14::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps
TRACE::2024-03-10.14:13:14::SCWMssOS::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o 
TRACE::2024-03-10.14:13:14::SCWMssOS::ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xscuwdt_sini
TRACE::2024-03-10.14:13:14::SCWMssOS::t.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa
TRACE::2024-03-10.14:13:14::SCWMssOS::9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_corte
TRACE::2024-03-10.14:13:14::SCWMssOS::xa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortex
TRACE::2024-03-10.14:13:14::SCWMssOS::a9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o p
TRACE::2024-03-10.14:13:14::SCWMssOS::s7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o
TRACE::2024-03-10.14:13:14::SCWMssOS:: ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-03-10.14:13:14::SCWMssOS::'Finished building libraries'

TRACE::2024-03-10.14:13:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-10.14:13:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-10.14:13:14::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-03-10.14:13:14::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-03-10.14:13:14::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-03-10.14:13:14::SCWPlatform::Started preparing the platform 
TRACE::2024-03-10.14:13:14::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-03-10.14:13:14::SCWSystem::dir created 
TRACE::2024-03-10.14:13:14::SCWSystem::Writing the bif 
TRACE::2024-03-10.14:13:14::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-10.14:13:14::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-10.14:13:14::SCWPlatform::Completed generating the platform
TRACE::2024-03-10.14:13:14::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:13:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.14:13:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.14:13:14::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:13:14::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-03-10.14:13:14::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:14::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.14:13:14::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:13:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-03-10.14:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-03-10.14:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:13:14::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:13:14::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:13:14::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-10.14:13:14::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:13:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-03-10.14:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-03-10.14:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:13:14::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:14::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:13:14::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_project/FPGA_watch_ver3/FPGA_watch/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"40136d648794e52dfbc54108403981521",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"8091e3990e4a744f58d5492a5d1adcfd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-10.14:13:14::SCWPlatform::updated the xpfm file.
TRACE::2024-03-10.14:13:14::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform::DSA given C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform::DSA directory C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw
TRACE::2024-03-10.14:13:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-03-10.14:13:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-10.14:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-03-10.14:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-03-10.14:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.14:13:14::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-03-10.14:13:14::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-10.14:13:14::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_project/FPGA_watch_ver3/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
