0.7
2020.2
Mar  6 2025
19:11:57
/home/dev/dev/fpga/projects/manchester/manchester/manchester.sim/sim_1/behav/xsim/glbl.v,1734094861,verilog,,,,glbl,,,,,,,,
/home/dev/dev/fpga/projects/manchester/rtl/counter.v,1752411433,verilog,,,,counter,,,,,,,,
/home/dev/dev/fpga/projects/manchester/rtl/manchester_encoder.v,1752411649,verilog,,/home/dev/dev/fpga/projects/manchester/rtl/manchester_serial_top.v,,manchester_encoder,,,,,,,,
/home/dev/dev/fpga/projects/manchester/rtl/manchester_serial_top.v,1752418441,verilog,,/home/dev/dev/fpga/projects/manchester/rtl/shift_register_16_to_1.v,,manchester_serial_top,,,,,,,,
/home/dev/dev/fpga/projects/manchester/rtl/shift_register_16_to_1.v,1752413415,verilog,,/home/dev/dev/fpga/projects/manchester/rtl/tb_manch.v,,shift_register_16_to_1,,,,,,,,
/home/dev/dev/fpga/projects/manchester/rtl/tb_manch.v,1752418543,verilog,,,,tb_manchester_encoder,,,,,,,,
