

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Sun Aug 11 16:05:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp3_u3_aptest
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     8.451|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5793|  5793|  5793|  5793|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  5792|  5792|       362|          -|          -|    16|    no    |
        | + Row_Loop             |   360|   360|        72|          -|          -|     5|    no    |
        |  ++ Col_Loop           |    70|    70|        14|          -|          -|     5|    no    |
        |   +++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        +------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    243|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|      95|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      95|    347|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_fu_278_p2    |     *    |      0|  0|  13|           4|           4|
    |add_ln1494_1_fu_349_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_fu_336_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln203_1_fu_288_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln203_2_fu_301_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln203_fu_227_p2     |     +    |      0|  0|  15|           6|           6|
    |c_fu_239_p2             |     +    |      0|  0|  12|           3|           1|
    |f_fu_177_p2             |     +    |      0|  0|  15|           5|           1|
    |i_fu_269_p2             |     +    |      0|  0|  13|           4|           4|
    |j_fu_327_p2             |     +    |      0|  0|  13|           4|           4|
    |mpc_fu_321_p2           |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_263_p2           |     +    |      0|  0|  10|           2|           1|
    |r_fu_197_p2             |     +    |      0|  0|  12|           3|           1|
    |icmp_ln10_fu_171_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln13_fu_191_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1494_fu_359_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln16_fu_233_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln20_fu_257_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_315_p2     |   icmp   |      0|  0|   9|           2|           3|
    |select_ln29_fu_365_p3   |  select  |      0|  0|  14|           1|          14|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 243|          99|         105|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |c_0_reg_112    |   9|          2|    3|          6|
    |f_0_reg_90     |   9|          2|    5|         10|
    |max_0_reg_124  |   9|          2|   14|         28|
    |max_1_reg_148  |   9|          2|   14|         28|
    |mpc_0_reg_160  |   9|          2|    2|          4|
    |mpr_0_reg_137  |   9|          2|    2|          4|
    |r_0_reg_101    |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          | 104|         22|   44|         94|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln203_reg_404    |   6|   0|    6|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |c_0_reg_112          |   3|   0|    3|          0|
    |c_reg_412            |   3|   0|    3|          0|
    |f_0_reg_90           |   5|   0|    5|          0|
    |f_reg_376            |   5|   0|    5|          0|
    |max_0_reg_124        |  14|   0|   14|          0|
    |max_1_reg_148        |  14|   0|   14|          0|
    |mpc_0_reg_160        |   2|   0|    2|          0|
    |mpc_reg_438          |   2|   0|    2|          0|
    |mpr_0_reg_137        |   2|   0|    2|          0|
    |mpr_reg_425          |   2|   0|    2|          0|
    |mul_ln1494_reg_430   |   8|   0|    8|          0|
    |r_0_reg_101          |   3|   0|    3|          0|
    |r_reg_394            |   3|   0|    3|          0|
    |shl_ln1_reg_417      |   3|   0|    4|          1|
    |shl_ln_reg_399       |   3|   0|    4|          1|
    |zext_ln13_1_reg_386  |   5|   0|   10|          5|
    |zext_ln13_reg_381    |   5|   0|   12|          7|
    +---------------------+----+----+-----+-----------+
    |Total                |  95|   0|  109|         14|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|conv_out_V_address0      | out |   11|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce0           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q0            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|max_pool_out_V_address0  | out |    9|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

