+incdir+../src/wb_common/
+incdir+../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog
+incdir+../src/uart16550-1.5.4/rtl/verilog
+incdir+../src/mor1kx-generic/rtl/verilog
+incdir+../src/mor1kx-generic/bench/verilog/include
+incdir+../src/mor1kx/rtl/verilog
+incdir+../src/verilog_utils/
../src/jtag_vpi-r2/jtag_vpi.v
../src/vlog_tb_utils/vlog_functions.v
../src/vlog_tb_utils/vlog_tb_utils.v
../src/wb_bfm-1.0/wb_bfm_master.v
../src/wb_bfm-1.0/wb_bfm_slave.v
../src/wb_bfm-1.0/wb_bfm_memory.v
../src/wb_bfm-1.0/wb_bfm_transactor.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v
../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v
../src/jtag_tap-1.13/tap/rtl/verilog/tap_top.v
../src/mor1kx/rtl/verilog/mor1kx_branch_prediction.v
../src/mor1kx/rtl/verilog/mor1kx_bus_if_avalon.v
../src/mor1kx/rtl/verilog/mor1kx_bus_if_wb32.v
../src/mor1kx/rtl/verilog/mor1kx_cache_lru.v
../src/mor1kx/rtl/verilog/mor1kx_cfgrs.v
../src/mor1kx/rtl/verilog/mor1kx_cpu_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_cpu_espresso.v
../src/mor1kx/rtl/verilog/mor1kx_cpu_prontoespresso.v
../src/mor1kx/rtl/verilog/mor1kx_cpu.v
../src/mor1kx/rtl/verilog/mor1kx_ctrl_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_ctrl_espresso.v
../src/mor1kx/rtl/verilog/mor1kx_ctrl_prontoespresso.v
../src/mor1kx/rtl/verilog/mor1kx_dcache.v
../src/mor1kx/rtl/verilog/mor1kx_decode_execute_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_decode.v
../src/mor1kx/rtl/verilog/mor1kx_dmmu.v
../src/mor1kx/rtl/verilog/mor1kx_execute_alu.v
../src/mor1kx/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_fetch_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_fetch_espresso.v
../src/mor1kx/rtl/verilog/mor1kx_fetch_prontoespresso.v
../src/mor1kx/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v
../src/mor1kx/rtl/verilog/mor1kx_icache.v
../src/mor1kx/rtl/verilog/mor1kx_immu.v
../src/mor1kx/rtl/verilog/mor1kx_lsu_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_lsu_espresso.v
../src/mor1kx/rtl/verilog/mor1kx_pic.v
../src/mor1kx/rtl/verilog/mor1kx_rf_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_rf_espresso.v
../src/mor1kx/rtl/verilog/mor1kx_simple_dpram_sclk.v
../src/mor1kx/rtl/verilog/mor1kx_store_buffer.v
../src/mor1kx/rtl/verilog/mor1kx_ticktimer.v
../src/mor1kx/rtl/verilog/mor1kx_true_dpram_sclk.v
../src/mor1kx/rtl/verilog/mor1kx.v
../src/mor1kx/rtl/verilog/mor1kx_wb_mux_cappuccino.v
../src/mor1kx/rtl/verilog/mor1kx_wb_mux_espresso.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_addsub.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_cmp.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_f2i.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_i2f.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_muldiv.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_rnd.v
../src/mor1kx/rtl/verilog/pfpu32/pfpu32_top.v
../src/mor1kx/bench/verilog/mor1kx_monitor.v
../src/uart16550-1.5.4/rtl/verilog/raminfr.v
../src/uart16550-1.5.4/rtl/verilog/uart_receiver.v
../src/uart16550-1.5.4/rtl/verilog/uart_regs.v
../src/uart16550-1.5.4/rtl/verilog/uart_rfifo.v
../src/uart16550-1.5.4/rtl/verilog/uart_sync_flops.v
../src/uart16550-1.5.4/rtl/verilog/uart_tfifo.v
../src/uart16550-1.5.4/rtl/verilog/uart_top.v
../src/uart16550-1.5.4/rtl/verilog/uart_transmitter.v
../src/uart16550-1.5.4/rtl/verilog/uart_wb.v
../src/verilog-arbiter-r1/src/arbiter.v
../src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v
../src/wb_intercon-1.0/rtl/verilog/wb_data_resize.v
../src/wb_intercon-1.0/rtl/verilog/wb_upsizer.v
../src/wb_intercon-1.0/rtl/verilog/wb_mux.v
../src/wb_ram-1.0/rtl/verilog/wb_ram.v
../src/wb_ram-1.0/rtl/verilog/wb_ram_generic.v
../src/mor1kx-generic/rtl/verilog/orpsoc_top.v
../src/mor1kx-generic/rtl/verilog/wb_intercon.v
../src/mor1kx-generic/bench/verilog/orpsoc_tb.v

../src/mor1kx-generic/rtl/verilog/wb_intercon_multi.v
../src/mor1kx-generic/rtl/verilog/orpsoc_multi_top.v


