NDSummary.OnToolTipsLoaded("File:mvau_stream/mvu_pe/mvu_pe.sv",{209:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">Author(s): Syed Asad Alam syed&#46;as<span style=\"display: none\">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style=\"display: none\">[xxx]</span>&#46;ie</div></div>",211:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">SIMD Output</div></div>",212:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Unregistered output from the adders</div></div>",213:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Copy of input in_act for easy partitioning of input activation</div></div>",214:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Packed input activation array, makes for easy access</div></div>",215:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Registered version of do_mvau_stream</div></div>",217:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Registering the do_mvau_stream signal always_ff @(posedge aclk) begin if(!aresetn) do_mvau_stream_reg &lt;= 1\'b0; else do_mvau_stream_reg &lt;= do_mvau_stream; end</div></div>"});