
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.11.0.396.4

// ldbanno -n Verilog -o MCPU_impl1_mapvo.vo -w -neg -gui -msgset C:/Users/10352/vhdl-labs/lab9_MCPU/promote.xml MCPU_impl1_map.ncd 
// Netlist created on Mon Nov 23 13:57:25 2020
// Netlist written on Mon Nov 23 13:57:33 2020
// Design is for device LCMXO2-4000HC
// Design is for package CSBGA132
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module cpu2system ( clk, reset, akku_o );
  input  clk, reset;
  output [8:0] akku_o;
  wire   \CPU/n1013 , \CPU/n1014 , data_1, data_0, \RAM/mem_19__7__N_165 , 
         \CPU/n40427 , \CPU/n1026 , \RAM/mem_19_0 , \RAM/mem_19_1 , 
         \CPU/n1015 , \CPU/n1016 , data_7, data_6, \RAM/mem_18__7__N_162 , 
         \CPU/n40426 , \CPU/n1028 , \RAM/mem_18_6 , \CPU/n1027 , 
         \RAM/mem_18_7 , \CPU/n1017 , \CPU/n1018 , data_5, data_4, 
         \CPU/n40425 , \CPU/n1030 , \RAM/mem_18_4 , \CPU/n1029 , 
         \RAM/mem_18_5 , \CPU/n468 , \CPU/n46196 , \CPU/n46136 , \CPU/n46060 , 
         data_3, data_2, \RAM/mem_18_2 , \CPU/n1031 , \RAM/mem_18_3 , 
         \CPU/n1000 , \CPU/n1001 , \CPU/n40424 , \RAM/mem_18_0 , 
         \RAM/mem_18_1 , \CPU/n1002 , \CPU/n1003 , \RAM/mem_17__7__N_159 , 
         \CPU/n40423 , \RAM/mem_17_6 , \RAM/mem_17_7 , 
         \CPU/mult_5u_5u_0_cin_lr_2 , \CPU/mult_5u_5u_0_pp_0_2 , 
         \CPU/mult_5u_5u_0_pp_1_2 , \RAM/mem_12__7__N_144 , \RAM/mem_12_0 , 
         \CPU/n74 , \RAM/mem_12_1 , \CPU/co_mult_5u_5u_0_0_1 , 
         \CPU/mult_5u_5u_0_pp_1_4 , \CPU/mult_5u_5u_0_pp_0_4 , 
         \CPU/mult_5u_5u_0_pp_1_3 , \CPU/mult_5u_5u_0_pp_0_3 , \CPU/n73 , 
         \CPU/s_mult_5u_5u_0_0_4 , \CPU/co_mult_5u_5u_0_0_2 , 
         \CPU/mult_5u_5u_0_pp_1_6 , \CPU/mult_5u_5u_0_pp_0_6 , 
         \CPU/mult_5u_5u_0_pp_1_5 , \CPU/mult_5u_5u_0_pp_0_5 , 
         \CPU/s_mult_5u_5u_0_0_5 , \CPU/s_mult_5u_5u_0_0_6 , 
         \CPU/co_mult_5u_5u_0_0_3 , \CPU/mult_5u_5u_0_pp_1_8 , 
         \CPU/mult_5u_5u_0_pp_1_7 , \CPU/s_mult_5u_5u_0_0_7 , 
         \CPU/s_mult_5u_5u_0_0_8 , \CPU/mult_5u_5u_0_pp_2_4 , \RAM/mem_12_2 , 
         \CPU/n72 , \RAM/mem_12_3 , \CPU/co_t_mult_5u_5u_0_1_1 , 
         \CPU/mult_5u_5u_0_pp_2_6 , \CPU/mult_5u_5u_0_pp_2_5 , \CPU/n71 , 
         \CPU/n70 , \CPU/co_t_mult_5u_5u_0_1_2 , \CPU/mult_5u_5u_0_pp_2_8 , 
         \CPU/mult_5u_5u_0_pp_2_7 , \CPU/n69 , \CPU/n68 , \CPU/n46882 , 
         akku_o_c_2, \CPU/n46878 , akku_o_c_1, \CPU/n46880 , 
         \CPU/mult_5u_5u_0_cin_lr_0 , \CPU/n75 , \CPU/mco , \CPU/oprand_0 , 
         akku_o_c_4, \CPU/oprand_1 , akku_o_c_3, \CPU/mco_1 , \CPU/oprand_2 , 
         \CPU/oprand_3 , akku_o_c_0, \CPU/mco_2 , \CPU/mco_3 , \CPU/n211 , 
         \CPU/n232 , \CPU/n46004 , \CPU/n22716 , \CPU/n212 , \CPU/n233 , 
         \RAM/mem_52__7__N_264 , \CPU/n40539 , \CPU/n263 , \RAM/mem_52_2 , 
         \CPU/n262 , \RAM/mem_52_3 , \CPU/n213 , \CPU/n234 , \CPU/n46022 , 
         \CPU/n235 , \CPU/n40538 , \CPU/n265 , \RAM/mem_52_0 , \CPU/n264 , 
         \RAM/mem_52_1 , \CPU/n215 , \CPU/n236 , \CPU/n45991 , \CPU/n237 , 
         \CPU/n46155 , \CPU/n46029 , \RAM/mem_51__7__N_261 , \CPU/n40537 , 
         \CPU/n267 , \RAM/mem_51_6 , \CPU/n266 , \RAM/mem_51_7 , \CPU/n1004 , 
         \CPU/n1005 , \CPU/n40422 , \RAM/mem_17_4 , \RAM/mem_17_5 , \CPU/n217 , 
         \CPU/n238 , \CPU/n46021 , \CPU/n40536 , \CPU/n269 , \RAM/mem_51_4 , 
         \CPU/n268 , \RAM/mem_51_5 , \CPU/n76 , \RAM/mem_51_2 , \RAM/mem_51_3 , 
         \CPU/n181 , \CPU/n46020 , \CPU/n46049 , \CPU/n22715 , \CPU/n182 , 
         \CPU/n46028 , \CPU/n40534 , \RAM/mem_51_0 , \RAM/mem_51_1 , 
         \CPU/n204 , \CPU/n46058 , \RAM/mem_50__7__N_258 , \CPU/n40533 , 
         \RAM/mem_50_6 , \RAM/mem_50_7 , \CPU/n41054 , \CPU/n46057 , 
         \CPU/n8_adj_310 , \CPU/n40532 , \RAM/mem_50_4 , \RAM/mem_50_5 , 
         \RAM/mem_50_2 , \RAM/mem_50_3 , \CPU/n45961 , \CPU/n45927 , \CPU/n12 , 
         \CPU/n45946 , \CPU/n191_adj_326 , \CPU/n45931 , \CPU/n4_adj_325 , 
         \RAM/mem_61__7__N_291 , \CPU/n40530 , \CPU/n242_adj_327 , 
         \RAM/mem_61_6 , \CPU/n241_adj_328 , \RAM/mem_61_7 , \CPU/n45954 , 
         \CPU/n45945 , \CPU/n41038 , \CPU/n45953 , \CPU/n40529 , 
         \CPU/n244_adj_329 , \RAM/mem_61_4 , \CPU/n243_adj_330 , 
         \RAM/mem_61_5 , \CPU/n45943 , \CPU/n45952 , \CPU/n45975 , 
         \CPU/n8_adj_331 , \CPU/n43883 , \CPU/n40528 , \CPU/n246 , 
         \RAM/mem_61_2 , \CPU/n245_adj_332 , \RAM/mem_61_3 , \CPU/n45944 , 
         \CPU/n46123 , \CPU/n45965 , \CPU/n22712 , \RAM/mem_61_0 , \CPU/n247 , 
         \RAM/mem_61_1 , \CPU/n220 , \CPU/n45922 , \CPU/n22673 , 
         \CPU/n221_adj_333 , \RAM/mem_63__7__N_297 , \CPU/n40526 , \CPU/n272 , 
         \RAM/mem_63_0 , \CPU/n271 , \RAM/mem_63_1 , \CPU/n222_adj_334 , 
         \CPU/n223 , \RAM/mem_62__7__N_294 , \CPU/n40525 , \CPU/n274 , 
         \RAM/mem_62_6 , \CPU/n273 , \RAM/mem_62_7 , \CPU/n45925 , 
         \CPU/n45916 , \CPU/n45932 , \CPU/n40524 , \CPU/n276 , \RAM/mem_62_4 , 
         \CPU/n275 , \RAM/mem_62_5 , \CPU/n73_adj_336 , \CPU/n22035 , 
         \CPU/n107 , \CPU/n45937 , \CPU/n43353 , \CPU/n40523 , \CPU/n278 , 
         \RAM/mem_62_2 , \CPU/n277 , \RAM/mem_62_3 , \CPU/n108 , \CPU/n30878 , 
         \CPU/n43333 , \RAM/mem_62_0 , \RAM/mem_62_1 , \CPU/n467 , 
         \CPU/n30783 , \RAM/mem_17_2 , \RAM/mem_17_3 , \CPU/n46197 , 
         data_7__N_102, data_7_N_89_7, akku_o_c_7, \RAM/mem_14__7__N_150 , 
         \CPU/n40522 , \CPU/akku_o_8_N_67_7 , \RAM/mem_14_4 , 
         \CPU/akku_o_8_N_67_8 , \RAM/mem_14_5 , \CPU/n46198 , data_7_N_89_6, 
         akku_o_c_6, \CPU/n46199 , data_7_N_89_5, akku_o_c_5, \CPU/n40521 , 
         \CPU/akku_o_8_N_67_5 , \RAM/mem_14_2 , \CPU/akku_o_8_N_67_6 , 
         \RAM/mem_14_3 , \CPU/n46175 , data_7_N_89_4, \CPU/n46200 , 
         data_7_N_89_3, \CPU/n40520 , \CPU/akku_o_8_N_67_3 , \RAM/mem_14_0 , 
         \CPU/akku_o_8_N_67_4 , \RAM/mem_14_1 , \CPU/n46201 , data_7_N_89_2, 
         \CPU/n46202 , data_7_N_89_1, \RAM/mem_13__7__N_147 , \CPU/n40519 , 
         \CPU/akku_o_8_N_67_1 , \RAM/mem_13_6 , \CPU/akku_o_8_N_67_2 , 
         \RAM/mem_13_7 , \CPU/n46181 , data_7_N_89_0, \RAM/mem_13_4 , 
         \CPU/n4255 , \RAM/mem_13_5 , \CPU/n2617 , \CPU/n2618 , 
         \RAM/mem_48__7__N_252 , \CPU/n40518 , \CPU/n2630 , \RAM/mem_48_0 , 
         \RAM/mem_48_1 , \CPU/n2619 , \CPU/n2620 , \RAM/mem_47__7__N_249 , 
         \CPU/n40517 , \CPU/n2632 , \RAM/mem_47_6 , \CPU/n2631 , 
         \RAM/mem_47_7 , \CPU/n2621 , \CPU/n2622 , \CPU/n40516 , \CPU/n2634 , 
         \RAM/mem_47_4 , \CPU/n2633 , \RAM/mem_47_5 , \CPU/n868 , \CPU/n43349 , 
         \CPU/n46209 , \CPU/n8_adj_338 , \RAM/mem_47_2 , \CPU/n2635 , 
         \RAM/mem_47_3 , \CPU/n2604 , \CPU/n2605 , \CPU/n40515 , 
         \RAM/mem_47_0 , \RAM/mem_47_1 , \CPU/n2606 , \CPU/n2607 , 
         \RAM/mem_46__7__N_246 , \CPU/n40514 , \RAM/mem_46_6 , \RAM/mem_46_7 , 
         \CPU/n2608 , \CPU/n2609 , \CPU/n40513 , \RAM/mem_46_4 , 
         \RAM/mem_46_5 , \CPU/n45738 , \CPU/n46157 , \CPU/n45731 , 
         \CPU/n43712 , \RAM/mem_46_2 , \RAM/mem_46_3 , \CPU/n2591 , 
         \CPU/n2592 , \CPU/n40512 , \RAM/mem_46_0 , \RAM/mem_46_1 , 
         \CPU/n2593 , \CPU/n2594 , \RAM/mem_45__7__N_243 , \CPU/n40511 , 
         \RAM/mem_45_6 , \RAM/mem_45_7 , \CPU/n2595 , \CPU/n2596 , 
         \CPU/n40510 , \RAM/mem_45_4 , \RAM/mem_45_5 , \CPU/n45743 , 
         \CPU/n7_adj_339 , \CPU/n43673 , \RAM/mem_45_2 , \RAM/mem_45_3 , 
         \CPU/n2578 , \CPU/n2579 , \CPU/n40509 , \RAM/mem_45_0 , 
         \RAM/mem_45_1 , \CPU/n2580 , \CPU/n2581 , \RAM/mem_44__7__N_240 , 
         \CPU/n40508 , \RAM/mem_44_6 , \RAM/mem_44_7 , \CPU/n2582 , 
         \CPU/n2583 , \CPU/n40507 , \RAM/mem_44_4 , \RAM/mem_44_5 , 
         \CPU/n46035 , \CPU/n476 , \CPU/n45900 , \CPU/n40421 , \RAM/mem_17_0 , 
         \RAM/mem_17_1 , \CPU/n45758 , \CPU/n46177 , \CPU/n2477 , 
         \RAM/mem_44_2 , \RAM/mem_44_3 , \CPU/n2662 , \CPU/n6_adj_355 , 
         \CPU/n43991 , \CPU/n40506 , \RAM/mem_44_0 , \RAM/mem_44_1 , 
         \CPU/n896 , \CPU/n45778 , \CPU/n46130 , \CPU/n45773 , \CPU/n22567 , 
         \RAM/mem_43__7__N_237 , \CPU/n40505 , \RAM/mem_43_6 , \RAM/mem_43_7 , 
         \CPU/n45776 , \CPU/n40504 , \RAM/mem_43_4 , \RAM/mem_43_5 , 
         \CPU/n30789 , \CPU/n43902 , \CPU/n23007 , \CPU/n38153 , 
         \RAM/mem_16__7__N_156 , \CPU/n40420 , \RAM/mem_16_6 , \RAM/mem_16_7 , 
         \CPU/n46017 , \CPU/n40419 , \RAM/mem_16_4 , \RAM/mem_16_5 , 
         \CPU/n864 , \CPU/n45779 , \RAM/mem_43_2 , \RAM/mem_43_3 , \CPU/n2359 , 
         \CPU/n2360 , \CPU/n40503 , \CPU/n2372 , \RAM/mem_43_0 , 
         \RAM/mem_43_1 , \CPU/n2361 , \CPU/n2362 , \RAM/mem_42__7__N_234 , 
         \CPU/n40502 , \CPU/n2374 , \RAM/mem_42_6 , \CPU/n2373 , 
         \RAM/mem_42_7 , \CPU/n2363 , \CPU/n2364 , \CPU/n40501 , \CPU/n2376 , 
         \RAM/mem_42_4 , \CPU/n2375 , \RAM/mem_42_5 , \CPU/n798 , \CPU/n46138 , 
         \CPU/n7_adj_392 , \CPU/n43710 , \RAM/mem_42_2 , \CPU/n2377 , 
         \RAM/mem_42_3 , \CPU/n2346 , \CPU/n2347 , \CPU/n40500 , 
         \RAM/mem_42_0 , \RAM/mem_42_1 , \CPU/n2348 , \CPU/n2349 , 
         \RAM/mem_41__7__N_231 , \CPU/n40499 , \RAM/mem_41_6 , \RAM/mem_41_7 , 
         \CPU/n2350 , \CPU/n2351 , \CPU/n40498 , \RAM/mem_41_4 , 
         \RAM/mem_41_5 , \CPU/n797 , \CPU/n43670 , \CPU/n23806 , 
         \RAM/mem_41_2 , \RAM/mem_41_3 , \CPU/n2333 , \CPU/n2334 , 
         \CPU/n40497 , \RAM/mem_41_0 , \RAM/mem_41_1 , \CPU/n2335 , 
         \CPU/n2336 , \RAM/mem_40__7__N_228 , \CPU/n40496 , \RAM/mem_40_6 , 
         \RAM/mem_40_7 , \CPU/n2337 , \CPU/n2338 , \CPU/n40495 , 
         \RAM/mem_40_4 , \RAM/mem_40_5 , \CPU/n45757 , \CPU/n46146 , 
         \CPU/n45750 , \CPU/n46870 , \RAM/mem_40_2 , \RAM/mem_40_3 , 
         \CPU/n2320 , \CPU/n2321 , \CPU/n40494 , \RAM/mem_40_0 , 
         \RAM/mem_40_1 , \CPU/n2322 , \CPU/n2323 , \RAM/mem_39__7__N_225 , 
         \CPU/n40493 , \RAM/mem_39_6 , \RAM/mem_39_7 , \CPU/n2324 , 
         \CPU/n2325 , \CPU/n40492 , \RAM/mem_39_4 , \RAM/mem_39_5 , \CPU/n795 , 
         \CPU/n2204 , \RAM/mem_39_2 , \RAM/mem_39_3 , \CPU/n8965 , 
         \CPU/n45777 , \CPU/n46016 , \CPU/n40491 , \RAM/mem_39_0 , 
         \RAM/mem_39_1 , \CPU/n827 , \CPU/n46033 , \CPU/n23068 , \CPU/n4448 , 
         \RAM/mem_38__7__N_222 , \CPU/n40490 , \RAM/mem_38_6 , \RAM/mem_38_7 , 
         \CPU/n23051 , \CPU/n8_adj_442 , \CPU/n45781 , \CPU/n40489 , 
         \RAM/mem_38_4 , \RAM/mem_38_5 , \CPU/n45762 , \CPU/n43668 , 
         \CPU/n43655 , \RAM/mem_38_2 , \RAM/mem_38_3 , \CPU/n190 , 
         \CPU/n45969 , \CPU/n45999 , \CPU/n45998 , \CPU/n191 , \CPU/n45983 , 
         \CPU/n4_adj_446 , \RAM/mem_55__7__N_273 , \CPU/n40487 , \CPU/n242 , 
         \RAM/mem_55_4 , \CPU/n241_adj_447 , \RAM/mem_55_5 , \CPU/n46005 , 
         \CPU/n45988 , \CPU/n45981 , \CPU/n40486 , \CPU/n244_adj_364 , 
         \RAM/mem_55_2 , \CPU/n243_adj_448 , \RAM/mem_55_3 , \CPU/n466 , 
         \CPU/n46229 , \CPU/n46264 , \CPU/n46261 , \RAM/mem_16_2 , 
         \RAM/mem_16_3 , \CPU/n45995 , \CPU/n46006 , \CPU/n46008 , 
         \CPU/n8_adj_451 , \CPU/n40485 , \CPU/n246_adj_365 , \RAM/mem_55_0 , 
         \CPU/n245_adj_324 , \RAM/mem_55_1 , \CPU/n117_adj_308 , \CPU/n119 , 
         \CPU/n46266 , \RAM/mem_54__7__N_270 , \RAM/mem_54_6 , 
         \CPU/n247_adj_366 , \RAM/mem_54_7 , \CPU/n2086 , \CPU/n2087 , 
         \CPU/n40484 , \CPU/n2099 , \RAM/mem_38_0 , \RAM/mem_38_1 , 
         \CPU/n2088 , \CPU/n2089 , \RAM/mem_37__7__N_219 , \CPU/n40483 , 
         \CPU/n2101 , \RAM/mem_37_6 , \CPU/n2100 , \RAM/mem_37_7 , \CPU/n2090 , 
         \CPU/n2091 , \CPU/n40482 , \CPU/n2103 , \RAM/mem_37_4 , \CPU/n2102 , 
         \RAM/mem_37_5 , \CPU/n220_adj_405 , \CPU/n45941 , \CPU/n221_adj_435 , 
         \CPU/n45949 , \RAM/mem_60__7__N_288 , \CPU/n40417 , 
         \CPU/n272_adj_450 , \RAM/mem_60_0 , \CPU/n271_adj_449 , 
         \RAM/mem_60_1 , \CPU/n728 , \CPU/n5_adj_460 , \CPU/oprand_4 , 
         \RAM/mem_37_2 , \CPU/n2104 , \RAM/mem_37_3 , \CPU/n2073 , \CPU/n2074 , 
         \CPU/n40481 , \RAM/mem_37_0 , \RAM/mem_37_1 , \CPU/n243_adj_463 , 
         \CPU/n45972 , \CPU/n45950 , \RAM/mem_59__7__N_285 , \CPU/n40416 , 
         \CPU/n274_adj_426 , \RAM/mem_59_6 , \CPU/n273_adj_425 , 
         \RAM/mem_59_7 , \CPU/n2075 , \CPU/n2076 , \RAM/mem_36__7__N_216 , 
         \CPU/n40480 , \RAM/mem_36_6 , \RAM/mem_36_7 , \CPU/n2077 , 
         \CPU/n2078 , \CPU/n40479 , \RAM/mem_36_4 , \RAM/mem_36_5 , 
         \CPU/n254_adj_430 , \CPU/n45985 , \CPU/n8_adj_464 , \CPU/n45971 , 
         \CPU/n40415 , \CPU/n276_adj_427 , \RAM/mem_59_4 , \CPU/n275_adj_428 , 
         \RAM/mem_59_5 , \CPU/n45763 , \RAM/mem_36_2 , \RAM/mem_36_3 , 
         \CPU/n2060 , \CPU/n2061 , \CPU/n40478 , \RAM/mem_36_0 , 
         \RAM/mem_36_1 , \CPU/n2062 , \CPU/n2063 , \RAM/mem_35__7__N_213 , 
         \CPU/n40477 , \RAM/mem_35_6 , \RAM/mem_35_7 , \CPU/n45974 , \CPU/n11 , 
         \CPU/n45958 , \CPU/n45957 , \RAM/mem_59_2 , \CPU/n277_adj_473 , 
         \RAM/mem_59_3 , \CPU/n2064 , \CPU/n2065 , \CPU/n40476 , 
         \RAM/mem_35_4 , \RAM/mem_35_5 , \CPU/n46847 , \CPU/n19 , 
         \CPU/n7_adj_397 , \CPU/n43701 , \RAM/mem_35_2 , \RAM/mem_35_3 , 
         \CPU/n2047 , \CPU/n2048 , \CPU/n40475 , \RAM/mem_35_0 , 
         \RAM/mem_35_1 , \CPU/n2049 , \CPU/n2050 , \RAM/mem_34__7__N_210 , 
         \CPU/n40474 , \RAM/mem_34_6 , \RAM/mem_34_7 , \CPU/n2051 , 
         \CPU/n2052 , \CPU/n40473 , \RAM/mem_34_4 , \RAM/mem_34_5 , 
         \CPU/n45964 , \CPU/n221 , \RAM/mem_56__7__N_276 , \CPU/n40413 , 
         \CPU/n272_adj_474 , \RAM/mem_56_6 , \CPU/n271_adj_475 , 
         \RAM/mem_56_7 , \CPU/n45791 , \CPU/n45765 , \CPU/n45760 , 
         \RAM/mem_34_2 , \RAM/mem_34_3 , \CPU/n38250 , \CPU/n46040 , 
         \CPU/n46026 , \CPU/n40472 , \RAM/mem_34_0 , \RAM/mem_34_1 , 
         \CPU/n758 , \CPU/n44022 , \CPU/n45264 , \RAM/mem_33__7__N_207 , 
         \CPU/n40471 , \RAM/mem_33_6 , \RAM/mem_33_7 , \CPU/n8_adj_477 , 
         \CPU/n46015 , \CPU/n40470 , \RAM/mem_33_4 , \RAM/mem_33_5 , 
         \CPU/n724 , \RAM/mem_33_2 , \RAM/mem_33_3 , \CPU/n45989 , 
         \CPU/n40412 , \CPU/n274_adj_479 , \RAM/mem_56_4 , \CPU/n273_adj_480 , 
         \RAM/mem_56_5 , \CPU/n224 , \CPU/n45963 , \CPU/n45951 , \CPU/n45992 , 
         \CPU/n40411 , \CPU/n276_adj_481 , \RAM/mem_56_2 , \CPU/n275_adj_482 , 
         \RAM/mem_56_3 , \CPU/n118 , \CPU/n120 , \CPU/n40410 , 
         \CPU/n278_adj_483 , \RAM/mem_56_0 , \CPU/n277_adj_337 , 
         \RAM/mem_56_1 , \CPU/n1843 , \CPU/n1844 , \CPU/n40469 , \CPU/n1856 , 
         \RAM/mem_33_0 , \RAM/mem_33_1 , \CPU/n1845 , \CPU/n1846 , 
         \RAM/mem_32__7__N_204 , \CPU/n40468 , \CPU/n1858 , \RAM/mem_32_6 , 
         \CPU/n1857 , \RAM/mem_32_7 , \CPU/n1847 , \CPU/n1848 , \CPU/n40467 , 
         \CPU/n1860 , \RAM/mem_32_4 , \CPU/n1859 , \RAM/mem_32_5 , \CPU/n658 , 
         \CPU/n46137 , \CPU/n40913 , \CPU/n45766 , \RAM/mem_32_2 , \CPU/n1861 , 
         \RAM/mem_32_3 , \CPU/n1830 , \CPU/n1831 , \CPU/n40466 , 
         \RAM/mem_32_0 , \RAM/mem_32_1 , \CPU/n1832 , \CPU/n1833 , 
         \RAM/mem_31__7__N_201 , \CPU/n40465 , \RAM/mem_31_6 , \RAM/mem_31_7 , 
         \CPU/n1834 , \CPU/n1835 , \CPU/n40464 , \RAM/mem_31_4 , 
         \RAM/mem_31_5 , \CPU/n657 , \CPU/n5_adj_436 , \CPU/n6_adj_491 , 
         \RAM/mem_31_2 , \RAM/mem_31_3 , \CPU/n1817 , \CPU/n1818 , 
         \CPU/n40463 , \RAM/mem_31_0 , \RAM/mem_31_1 , \CPU/n1819 , 
         \CPU/n1820 , \RAM/mem_30__7__N_198 , \CPU/n40462 , \RAM/mem_30_6 , 
         \RAM/mem_30_7 , \CPU/n1821 , \CPU/n1822 , \CPU/n40461 , 
         \RAM/mem_30_4 , \RAM/mem_30_5 , \CPU/n45790 , \CPU/n46144 , 
         \CPU/n45782 , \RAM/mem_30_2 , \RAM/mem_30_3 , \CPU/n121 , 
         \RAM/mem_55_6 , \RAM/mem_55_7 , \CPU/n45879 , \CPU/n45878 , 
         \CPU/n38297 , \CPU/n38301 , \CPU/n40460 , \RAM/mem_30_0 , 
         \RAM/mem_30_1 , \CPU/n23044 , \CPU/n21753 , \CPU/n4_adj_499 , 
         \CPU/n45818 , \CPU/n45822 , \CPU/n45892 , \RAM/mem_29__7__N_195 , 
         \CPU/n40459 , \RAM/mem_29_6 , \RAM/mem_29_7 , \CPU/n4405 , 
         \CPU/n45820 , \CPU/n40458 , \RAM/mem_29_4 , \RAM/mem_29_5 , 
         \CPU/n45794 , \CPU/n1688 , \RAM/mem_29_2 , \RAM/mem_29_3 , 
         \CPU/n1570 , \CPU/n1571 , \CPU/n40457 , \CPU/n1583 , \RAM/mem_29_0 , 
         \RAM/mem_29_1 , \CPU/n1572 , \CPU/n1573 , \RAM/mem_28__7__N_192 , 
         \CPU/n40456 , \CPU/n1585 , \RAM/mem_28_6 , \CPU/n1584 , 
         \RAM/mem_28_7 , \CPU/n40409 , \CPU/akku_o_8_N_50_8 , \RAM/mem_16_0 , 
         \RAM/mem_16_1 , \CPU/n1574 , \CPU/n1575 , \CPU/n40455 , \CPU/n1587 , 
         \RAM/mem_28_4 , \CPU/n1586 , \RAM/mem_28_5 , \CPU/n588 , \CPU/n43400 , 
         \CPU/n9_adj_487 , \CPU/n46147 , \RAM/mem_28_2 , \CPU/n1588 , 
         \RAM/mem_28_3 , \CPU/n1557 , \CPU/n1558 , \CPU/n40454 , 
         \RAM/mem_28_0 , \RAM/mem_28_1 , \CPU/n1559 , \CPU/n1560 , 
         \RAM/mem_27__7__N_189 , \CPU/n40453 , \RAM/mem_27_6 , \RAM/mem_27_7 , 
         \CPU/n1561 , \CPU/n1562 , \CPU/n40452 , \RAM/mem_27_4 , 
         \RAM/mem_27_5 , \CPU/n46018 , \CPU/n46133 , \CPU/n45771 , 
         \RAM/mem_15__7__N_153 , \CPU/n40408 , \CPU/akku_o_8_N_50_6 , 
         \RAM/mem_15_6 , \CPU/akku_o_8_N_50_7 , \RAM/mem_15_7 , \CPU/n587 , 
         \CPU/n46145 , \CPU/n4_adj_489 , \CPU/n43681 , \RAM/mem_27_2 , 
         \RAM/mem_27_3 , \CPU/n45749 , \CPU/n46845 , address_4, \CPU/n40407 , 
         \CPU/akku_o_8_N_50_4 , \RAM/mem_15_4 , \CPU/akku_o_8_N_50_5 , 
         \RAM/mem_15_5 , \CPU/n1544 , \CPU/n1545 , \CPU/n40451 , 
         \RAM/mem_27_0 , \RAM/mem_27_1 , \CPU/n1546 , \CPU/n1547 , 
         \RAM/mem_26__7__N_186 , \CPU/n40450 , \RAM/mem_26_6 , \RAM/mem_26_7 , 
         \CPU/n1548 , \CPU/n1549 , \CPU/n40449 , \RAM/mem_26_4 , 
         \RAM/mem_26_5 , \CPU/n45799 , \CPU/n5_adj_507 , \CPU/n6_adj_399 , 
         \RAM/mem_26_2 , \RAM/mem_26_3 , \CPU/n4_adj_403 , \CPU/n46045 , 
         \CPU/n6_adj_369 , \CPU/n40448 , \RAM/mem_26_0 , \RAM/mem_26_1 , 
         \CPU/n1533 , \CPU/n45887 , \CPU/n23019 , \CPU/n45829 , 
         \RAM/mem_25__7__N_183 , \CPU/n40447 , \RAM/mem_25_6 , \RAM/mem_25_7 , 
         \CPU/n40970 , \CPU/n22463 , \CPU/n38213 , \CPU/n4224 , \CPU/n40446 , 
         \RAM/mem_25_4 , \RAM/mem_25_5 , \CPU/n45728 , address_3, \CPU/n45724 , 
         address_2, \CPU/n40406 , \CPU/akku_o_8_N_50_2 , \RAM/mem_15_2 , 
         \CPU/akku_o_8_N_50_3 , \RAM/mem_15_3 , \CPU/n1421 , \CPU/n21707 , 
         \CPU/n23659 , \RAM/mem_25_2 , \RAM/mem_25_3 , \CPU/n1312 , 
         \CPU/n1313 , \CPU/n40445 , \CPU/n1325 , \RAM/mem_25_0 , 
         \RAM/mem_25_1 , \CPU/n1314 , \CPU/n1315 , \RAM/mem_24__7__N_180 , 
         \CPU/n40444 , \CPU/n1327 , \RAM/mem_24_6 , \CPU/n1326 , 
         \RAM/mem_24_7 , \CPU/n938 , address_1, \CPU/n45248 , address_0, 
         \CPU/n40405 , \CPU/n4265 , \RAM/mem_15_0 , \CPU/akku_o_8_N_50_1 , 
         \RAM/mem_15_1 , \CPU/n1316 , \CPU/n1317 , \CPU/n40443 , \CPU/n1329 , 
         \RAM/mem_24_4 , \CPU/n1328 , \RAM/mem_24_5 , \CPU/n518 , \CPU/n46128 , 
         \CPU/n7_adj_469 , \CPU/n43679 , \RAM/mem_24_2 , \CPU/n1330 , 
         \RAM/mem_24_3 , \CPU/n1299 , \CPU/n1300 , \CPU/n40442 , 
         \RAM/mem_24_0 , \RAM/mem_24_1 , \RAM/mem_14_6 , \RAM/mem_14_7 , 
         \CPU/n1301 , \CPU/n1302 , \RAM/mem_23__7__N_177 , \CPU/n40441 , 
         \RAM/mem_23_6 , \RAM/mem_23_7 , \CPU/n1303 , \CPU/n1304 , 
         \CPU/n40440 , \RAM/mem_23_4 , \RAM/mem_23_5 , \CPU/n45803 , 
         \CPU/n5_adj_413 , \CPU/n6_adj_410 , \RAM/mem_23_2 , \RAM/mem_23_3 , 
         \CPU/n1286 , \CPU/n1287 , \CPU/n40439 , \RAM/mem_23_0 , 
         \RAM/mem_23_1 , \CPU/n1288 , \CPU/n1289 , \RAM/mem_22__7__N_174 , 
         \CPU/n40438 , \RAM/mem_22_6 , \RAM/mem_22_7 , \CPU/n1290 , 
         \CPU/n1291 , \CPU/n40437 , \RAM/mem_22_4 , \RAM/mem_22_5 , 
         \CPU/n45806 , \CPU/n43341 , \CPU/n45804 , \RAM/mem_22_2 , 
         \RAM/mem_22_3 , \CPU/n45840 , \CPU/n45886 , \CPU/n546 , \CPU/n40857 , 
         \CPU/n40436 , \RAM/mem_22_0 , \RAM/mem_22_1 , \CPU/n45652 , 
         \CPU/n45883 , \CPU/n45838 , \CPU/n45881 , \CPU/n45653 , 
         \RAM/mem_21__7__N_171 , \CPU/n40435 , \RAM/mem_21_6 , \RAM/mem_21_7 , 
         \CPU/n21696 , \CPU/n549 , \CPU/n40434 , \RAM/mem_21_4 , 
         \RAM/mem_21_5 , \CPU/n1161 , \CPU/n46051 , \CPU/n45896 , 
         \RAM/mem_21_2 , \RAM/mem_21_3 , \CPU/n1039 , \CPU/n1040 , 
         \CPU/n40433 , \CPU/n1052 , \RAM/mem_21_0 , \RAM/mem_21_1 , 
         \CPU/n1041 , \CPU/n1042 , \RAM/mem_20__7__N_168 , \CPU/n40432 , 
         \CPU/n1054 , \RAM/mem_20_6 , \CPU/n1053 , \RAM/mem_20_7 , \CPU/n1043 , 
         \CPU/n1044 , \CPU/n40431 , \CPU/n1056 , \RAM/mem_20_4 , \CPU/n1055 , 
         \RAM/mem_20_5 , \CPU/n470 , \CPU/n46230 , \RAM/mem_20_2 , \CPU/n1057 , 
         \RAM/mem_20_3 , \CPU/n40430 , \RAM/mem_20_0 , \RAM/mem_20_1 , 
         \CPU/n40429 , \RAM/mem_19_6 , \RAM/mem_19_7 , \CPU/n40428 , 
         \RAM/mem_19_4 , \RAM/mem_19_5 , \CPU/n45904 , \CPU/n469 , 
         \RAM/mem_19_2 , \RAM/mem_19_3 , n46211, \CPU/clk_c_enable_26 , clk_c, 
         \CPU/n46873 , \CPU/n46875 , \CPU/n46876 , \CPU/n3611 , \CPU/n46243 , 
         \CPU/n21510 , \CPU/n3564 , \CPU/clk_c_enable_22 , \CPU/states_2 , 
         \CPU/pc_5_N_35_1 , \CPU/pc_5_N_35_0 , \CPU/pc_0 , \CPU/pc_1 , 
         \CPU/pc_5_N_35_3 , \CPU/pc_5_N_35_2 , \CPU/pc_2 , \CPU/pc_3 , 
         address_5, n46237, \CPU/n46277 , \CPU/pc_5_N_35_5 , \CPU/pc_5_N_35_4 , 
         \CPU/pc_4 , \CPU/pc_5 , akku_o_c_8, \CPU/states_2_N_76_2 , 
         \CPU/n46244 , \RAM/mem_0__7__N_106 , \RAM/mem_0_5 , \RAM/mem_0_6 , 
         \RAM/mem_0_7 , \CPU/n22209 , \RAM/mem_0_0 , \CPU/n6_adj_341 , 
         \RAM/mem_8__7__N_132 , \CPU/n45785 , \RAM/mem_8_6 , \RAM/mem_8_7 , 
         \RAM/mem_9__7__N_135 , \CPU/n44028 , \RAM/mem_9_0 , \CPU/n43834 , 
         \RAM/mem_9_1 , \CPU/n44099 , \RAM/mem_9_2 , \CPU/n44026 , 
         \RAM/mem_9_3 , \CPU/n43706 , \CPU/n45725 , \CPU/n45800 , \CPU/n45802 , 
         \CPU/n1173 , \RAM/mem_9_4 , \CPU/n43708 , \RAM/mem_9_5 , \CPU/n23079 , 
         \CPU/n624 , \CPU/n4_adj_374 , \RAM/mem_9_6 , \CPU/n30979 , 
         \RAM/mem_9_7 , \CPU/n46247 , states_0, \CPU/adress_5_N_3_1 , 
         \CPU/adress_5_N_3_0 , \CPU/adress_5_N_3_3 , \CPU/adress_5_N_3_2 , 
         \CPU/adress_5_N_3_5 , \CPU/adress_5_N_3_4 , \CPU/n484 , \CPU/n45348 , 
         \CPU/n4_adj_370 , \CPU/n3622 , \CPU/n46854 , \CPU/n43707 , 
         \CPU/n46276 , \CPU/n22540 , \CPU/n22542 , \CPU/n22544 , \CPU/n45730 , 
         \CPU/n22546 , \CPU/n4_adj_440 , states_1, \CPU/n22548 , \CPU/n22207 , 
         \CPU/n3557 , \CPU/n3558 , \CPU/n22210 , \CPU/n3556 , 
         \CPU/clk_c_enable_20 , \CPU/n41077 , \CPU/n41385 , \CPU/n43768 , 
         \CPU/states_2_N_76_0 , \CPU/n11_adj_381 , \CPU/n21933 , \CPU/n9938 , 
         \CPU/n6_adj_373 , \CPU/n41383 , \CPU/n3670 , \CPU/n22192 , 
         \CPU/n7_adj_371 , \CPU/n30723 , \CPU/n44181 , \CPU/n45942 , 
         \CPU/n154 , \CPU/n55 , \CPU/n45970 , \CPU/n44030 , \CPU/n31047 , 
         \CPU/n41396 , \CPU/n110_adj_311 , \CPU/n106_adj_312 , \CPU/n46151 , 
         \CPU/n43_adj_299 , \CPU/n4 , \CPU/n41356 , \CPU/n110 , \CPU/n106 , 
         \CPU/n46159 , \CPU/n31 , \CPU/n46358 , \CPU/n46173 , \CPU/n122 , 
         \CPU/n44162 , \CPU/n51 , \CPU/n46859 , \CPU/n6_adj_359 , \CPU/n45404 , 
         \CPU/n117_adj_512 , \CPU/n122_adj_511 , \CPU/n43941 , \CPU/n39 , 
         \CPU/n4_adj_347 , \CPU/n46282 , \CPU/n46305 , \CPU/n245 , \CPU/n243 , 
         \CPU/n241 , \CPU/n244 , \CPU/n110_adj_309 , \CPU/n45463 , 
         \CPU/n12889 , \CPU/n12890 , \CPU/n12891 , \CPU/n122_adj_510 , 
         \CPU/n46188 , \CPU/n46170 , \CPU/n46204 , \CPU/n39_adj_313 , 
         \CPU/n43 , \CPU/n78 , \CPU/n46156 , \CPU/n45374 , \CPU/n46250 , 
         \CPU/n66 , \CPU/n83 , \CPU/n59 , \CPU/n46258 , \CPU/n87_adj_314 , 
         \CPU/n46206 , \CPU/n86 , \CPU/n45286 , \CPU/n122_adj_437 , 
         \CPU/n117_adj_323 , \CPU/n46189 , \CPU/n46205 , \CPU/n51_adj_345 , 
         \CPU/n45346 , \CPU/n45351 , \CPU/n45930 , \CPU/n250 , \CPU/n254 , 
         \CPU/n251 , \CPU/n255 , \CPU/n216 , \CPU/n45663 , \CPU/n759 , 
         \CPU/n43564 , \CPU/n122_adj_375 , \CPU/n117_adj_305 , \CPU/n46191 , 
         \CPU/n118_adj_307 , \CPU/n51_adj_344 , \CPU/n45787 , \CPU/n45789 , 
         \CPU/n1951 , \CPU/n45759 , \CPU/n45764 , \CPU/n6_adj_398 , 
         \CPU/n45635 , \CPU/n45770 , \CPU/n37_adj_340 , \CPU/n45940 , 
         \CPU/n45929 , \CPU/n46003 , \CPU/n45865 , \CPU/n45877 , \CPU/n45924 , 
         \CPU/n45872 , \CPU/n43689 , \CPU/n542 , \CPU/n337 , \CPU/n45862 , 
         \CPU/n45845 , \CPU/n583 , \CPU/n45572 , \CPU/n45852 , \CPU/n40849 , 
         \CPU/n45858 , \CPU/n41242 , \CPU/n45853 , \CPU/n45851 , 
         \CPU/n39_adj_343 , \CPU/n45828 , \CPU/n45888 , \CPU/n1434 , 
         \CPU/n45796 , \CPU/n45831 , \CPU/n45548 , \CPU/n297 , \CPU/n408 , 
         \CPU/n302 , \CPU/n46014 , \CPU/n46409 , \CPU/n46406 , \CPU/n46400 , 
         \CPU/n108_adj_368 , \CPU/n256 , \CPU/n107_adj_346 , \CPU/n253 , 
         \CPU/n46397 , \CPU/n45287 , \CPU/n46388 , \CPU/n257 , \CPU/n45982 , 
         \CPU/n46382 , \CPU/n45885 , \CPU/n45823 , \CPU/n89_adj_303 , 
         \CPU/n45889 , \CPU/n46370 , \CPU/n46160 , \CPU/n46367 , \CPU/n761 , 
         \CPU/n46364 , \CPU/n45390 , \CPU/n46345 , \CPU/n46183 , \CPU/n46342 , 
         \CPU/n46339 , \CPU/n46336 , \CPU/n45784 , \CPU/n23779 , \CPU/n45774 , 
         \CPU/n45491 , \CPU/n46324 , \RAM/n44466 , \RAM/n44465 , \RAM/n44435 , 
         \RAM/n44434 , \RAM/n44497 , \RAM/n44496 , \RAM/n44404 , \RAM/n44403 , 
         \RAM/n44528 , \RAM/n44527 , \RAM/n44373 , \RAM/n44372 , \RAM/n44559 , 
         \RAM/n44558 , \RAM/n44342 , \RAM/n44341 , \RAM/n44590 , \RAM/n44589 , 
         \RAM/n44311 , \RAM/n44310 , \RAM/n44621 , \RAM/n44620 , \RAM/n44280 , 
         \RAM/n44279 , \RAM/n44652 , \RAM/n44651 , \RAM/n44249 , \RAM/n44248 , 
         \RAM/n44683 , \RAM/n44682 , \RAM/n44218 , \RAM/n44217 , 
         \RAM/mem_54_5 , \RAM/mem_53_5 , \RAM/mem_52_5 , \RAM/n44458 , 
         \RAM/n44457 , \RAM/n44463 , \RAM/mem_3_6 , \RAM/mem_2_6 , 
         \RAM/mem_1_6 , \RAM/n44205 , \RAM/mem_7_6 , \RAM/mem_6_6 , 
         \RAM/mem_5_6 , \RAM/mem_4_6 , \RAM/n44206 , \RAM/n44213 , 
         \RAM/mem_58_5 , \RAM/mem_57_5 , \RAM/n44464 , \RAM/n44459 , 
         \RAM/mem_11_6 , \RAM/mem_10_6 , \RAM/n44214 , \RAM/n44207 , 
         \RAM/mem_12_6 , \RAM/n44208 , \RAM/n44209 , \RAM/n44210 , 
         \RAM/n44215 , \RAM/n44639 , \RAM/n44216 , \RAM/n44211 , \RAM/n44640 , 
         \RAM/n44647 , \RAM/n44212 , \RAM/n44648 , \RAM/n44641 , \RAM/n44642 , 
         \RAM/mem_49_7 , \RAM/mem_48_7 , \RAM/n44643 , \RAM/mem_53_7 , 
         \RAM/mem_52_7 , \RAM/n44644 , \RAM/n44649 , \RAM/mem_58_7 , 
         \RAM/mem_57_7 , \RAM/n44650 , \RAM/n44645 , \RAM/mem_63_7 , 
         \RAM/mem_60_7 , \RAM/n44646 , \RAM/n44670 , \RAM/n44671 , 
         \RAM/n44678 , \RAM/n44679 , \RAM/n44672 , \RAM/n44673 , 
         \RAM/mem_49_6 , \RAM/mem_48_6 , \RAM/n44674 , \RAM/mem_53_6 , 
         \RAM/mem_52_6 , \RAM/n44675 , \RAM/n44680 , \RAM/mem_58_6 , 
         \RAM/mem_57_6 , \RAM/n44681 , \RAM/n44676 , \RAM/mem_63_6 , 
         \RAM/mem_60_6 , \RAM/n44677 , \RAM/mem_3_7 , \RAM/mem_2_7 , 
         \RAM/mem_1_7 , \RAM/n44236 , \RAM/mem_7_7 , \RAM/mem_6_7 , 
         \RAM/mem_5_7 , \RAM/mem_4_7 , \RAM/n44237 , \RAM/n44244 , 
         \RAM/mem_11_7 , \RAM/mem_10_7 , \RAM/n44245 , \RAM/n44238 , 
         \RAM/mem_12_7 , \RAM/n44239 , \RAM/n44240 , \RAM/n44241 , 
         \RAM/n44246 , \RAM/n44247 , \RAM/n44242 , \RAM/n44243 , \RAM/n44484 , 
         \RAM/mem_63_5 , \RAM/mem_60_5 , \RAM/n44460 , \RAM/n44485 , 
         \RAM/n44492 , \RAM/n44493 , \RAM/n44486 , \RAM/n44487 , \RAM/mem_3_0 , 
         \RAM/mem_2_0 , \RAM/mem_1_0 , \RAM/n44267 , \RAM/mem_7_0 , 
         \RAM/mem_6_0 , \RAM/mem_5_0 , \RAM/mem_4_0 , \RAM/n44268 , 
         \RAM/n44275 , \RAM/mem_11_0 , \RAM/mem_10_0 , \RAM/mem_8_0 , 
         \RAM/n44276 , \RAM/n44269 , \RAM/mem_49_4 , \RAM/mem_48_4 , 
         \RAM/n44488 , \RAM/mem_54_4 , \RAM/mem_53_4 , \RAM/mem_52_4 , 
         \RAM/n44489 , \RAM/n44494 , \RAM/mem_58_4 , \RAM/mem_57_4 , 
         \RAM/n44495 , \RAM/n44490 , \RAM/mem_63_4 , \RAM/mem_60_4 , 
         \RAM/n44491 , \RAM/mem_13_0 , \RAM/n44270 , \RAM/n44271 , 
         \RAM/n44272 , \RAM/n44277 , \RAM/n44278 , \RAM/n44273 , \RAM/n44608 , 
         \RAM/n44274 , \RAM/n44515 , \RAM/mem_3_1 , \RAM/mem_2_1 , 
         \RAM/mem_1_1 , \RAM/mem_0_1 , \RAM/n44298 , \RAM/mem_7_1 , 
         \RAM/mem_6_1 , \RAM/mem_5_1 , \RAM/mem_4_1 , \RAM/n44299 , 
         \RAM/n44306 , \RAM/n44516 , \RAM/n44523 , \RAM/mem_11_1 , 
         \RAM/mem_10_1 , \RAM/mem_8_1 , \RAM/n44307 , \RAM/n44300 , 
         \RAM/mem_13_1 , \RAM/n44301 , \RAM/n44302 , \RAM/n44303 , 
         \RAM/n44308 , \RAM/n44609 , \RAM/n44616 , \RAM/n44309 , \RAM/n44304 , 
         \RAM/n44305 , \RAM/n44524 , \RAM/n44517 , \RAM/n44518 , 
         \RAM/mem_49_3 , \RAM/mem_48_3 , \RAM/n44519 , \RAM/n44617 , 
         \RAM/n44610 , \RAM/mem_54_3 , \RAM/mem_53_3 , \RAM/n44520 , 
         \RAM/n44525 , \RAM/mem_58_3 , \RAM/mem_57_3 , \RAM/n44526 , 
         \RAM/n44521 , \RAM/mem_63_3 , \RAM/mem_60_3 , \RAM/n44522 , 
         \RAM/mem_3_2 , \RAM/mem_2_2 , \RAM/mem_1_2 , \RAM/mem_0_2 , 
         \RAM/n44329 , \RAM/mem_49_5 , \RAM/mem_48_5 , \RAM/mem_7_2 , 
         \RAM/mem_6_2 , \RAM/mem_5_2 , \RAM/mem_4_2 , \RAM/n44330 , 
         \RAM/n44337 , \RAM/mem_11_2 , \RAM/mem_10_2 , \RAM/mem_8_2 , 
         \RAM/n44338 , \RAM/n44331 , \RAM/mem_13_2 , \RAM/n44332 , 
         \RAM/n44333 , \RAM/n44334 , \RAM/n44339 , \RAM/n44340 , \RAM/n44335 , 
         \RAM/n44336 , \RAM/n44546 , \RAM/n44547 , \RAM/n44554 , \RAM/n44555 , 
         \RAM/n44548 , \RAM/n44611 , \RAM/n44549 , \RAM/mem_49_2 , 
         \RAM/mem_48_2 , \RAM/n44550 , \RAM/mem_54_2 , \RAM/mem_53_2 , 
         \RAM/n44551 , \RAM/n44556 , \RAM/mem_58_2 , \RAM/mem_57_2 , 
         \RAM/n44557 , \RAM/n44552 , \RAM/mem_63_2 , \RAM/mem_60_2 , 
         \RAM/n44553 , \RAM/mem_3_3 , \RAM/mem_2_3 , \RAM/mem_1_3 , 
         \RAM/mem_0_3 , \RAM/n44360 , \RAM/mem_50_0 , \RAM/mem_49_0 , 
         \RAM/n44612 , \RAM/mem_7_3 , \RAM/mem_6_3 , \RAM/mem_5_3 , 
         \RAM/mem_4_3 , \RAM/n44361 , \RAM/n44368 , \RAM/mem_11_3 , 
         \RAM/mem_10_3 , \RAM/mem_8_3 , \RAM/n44369 , \RAM/n44362 , 
         \RAM/mem_13_3 , \RAM/n44363 , \RAM/n44364 , \RAM/n44365 , 
         \RAM/n44370 , \RAM/n44371 , \RAM/n44366 , \RAM/n44367 , \RAM/mem_3_4 , 
         \RAM/mem_2_4 , \RAM/mem_1_4 , \RAM/mem_0_4 , \RAM/n44391 , 
         \RAM/mem_7_4 , \RAM/mem_6_4 , \RAM/mem_5_4 , \RAM/mem_4_4 , 
         \RAM/n44392 , \RAM/n44399 , \RAM/mem_11_4 , \RAM/mem_10_4 , 
         \RAM/mem_8_4 , \RAM/n44400 , \RAM/n44393 , \RAM/mem_12_4 , 
         \RAM/n44394 , \RAM/n44395 , \RAM/n44396 , \RAM/n44401 , \RAM/n44402 , 
         \RAM/n44397 , \RAM/n44398 , \RAM/n44577 , \RAM/n44578 , \RAM/n44585 , 
         \RAM/n44586 , \RAM/n44579 , \RAM/n44580 , \RAM/mem_50_1 , 
         \RAM/mem_49_1 , \RAM/n44581 , \RAM/mem_54_1 , \RAM/mem_53_1 , 
         \RAM/n44582 , \RAM/n44587 , \RAM/mem_59_1 , \RAM/mem_58_1 , 
         \RAM/mem_57_1 , \RAM/n44588 , \RAM/n44583 , \RAM/mem_3_5 , 
         \RAM/mem_2_5 , \RAM/mem_1_5 , \RAM/n44422 , \RAM/mem_7_5 , 
         \RAM/mem_6_5 , \RAM/mem_5_5 , \RAM/mem_4_5 , \RAM/n44423 , 
         \RAM/n44430 , \RAM/mem_11_5 , \RAM/mem_10_5 , \RAM/mem_8_5 , 
         \RAM/n44431 , \RAM/n44424 , \RAM/n44584 , \RAM/mem_12_5 , 
         \RAM/n44425 , \RAM/n44426 , \RAM/n44427 , \RAM/n44432 , \RAM/n44433 , 
         \RAM/n44428 , \RAM/n44429 , \RAM/mem_54_0 , \RAM/mem_53_0 , 
         \RAM/n44613 , \RAM/n44618 , \RAM/n44453 , \RAM/mem_59_0 , 
         \RAM/mem_58_0 , \RAM/mem_57_0 , \RAM/n44619 , \RAM/n44614 , 
         \RAM/n44454 , \RAM/n44461 , \RAM/n44462 , \RAM/n44455 , \RAM/n44456 , 
         \RAM/n44615 , \CPU/n46039 , \CPU/n161 , \CPU/n12_adj_395 , 
         \CPU/n160_adj_362 , \CPU/n169 , \CPU/n46030 , \RAM/mem_57__7__N_279 , 
         \CPU/n46001 , \CPU/n46002 , \CPU/n46034 , \CPU/n46068 , \CPU/n46850 , 
         \CPU/n130 , \CPU/n45977 , \CPU/n23063 , \CPU/n4_adj_317 , 
         \CPU/n46056 , \CPU/n46085 , \CPU/n46027 , \CPU/n45987 , \CPU/n6324 , 
         \CPU/n46143 , \CPU/n46852 , \CPU/n46099 , \CPU/n124 , \CPU/n23881 , 
         \CPU/n46037 , \CPU/n46076 , \CPU/n45869 , \CPU/n45923 , \CPU/n46077 , 
         \CPU/n43686 , \CPU/n45856 , \CPU/n643 , \CPU/n46050 , \CPU/n46053 , 
         \CPU/n46078 , \CPU/n46089 , \CPU/n46091 , \CPU/n130_adj_360 , 
         \CPU/n46023 , \CPU/n46402 , \CPU/n46403 , \CPU/n15_adj_316 , 
         \CPU/n46059 , \CPU/n37_adj_301 , \CPU/n46087 , \CPU/n45911 , 
         \CPU/n4196 , \CPU/n43592 , \CPU/n46019 , \CPU/n46082 , \CPU/n23650 , 
         \CPU/n45933 , \CPU/n45 , \CPU/n45783 , \CPU/n23070 , \CPU/n23447 , 
         \CPU/n21482 , \CPU/n6_adj_431 , \CPU/n4333 , \CPU/n22635 , 
         \CPU/n45914 , \CPU/n45906 , \CPU/n45859 , \CPU/n41108 , \CPU/n43563 , 
         \CPU/n23081 , \CPU/n45768 , \CPU/n1408 , \CPU/n620 , \CPU/n6_adj_376 , 
         \CPU/n45821 , \CPU/n45793 , \CPU/n22896 , \CPU/n8_adj_476 , 
         \CPU/n45926 , \CPU/n161_adj_302 , \CPU/n160 , \CPU/n45986 , 
         \CPU/n45994 , \CPU/n45960 , \CPU/n45915 , \CPU/n46081 , 
         \CPU/n6_adj_408 , \CPU/n46013 , \CPU/n46848 , \CPU/n46193 , 
         \RAM/mem_58__7__N_282 , \CPU/n303 , \CPU/n43720 , \CPU/n431 , 
         \CPU/n304 , \CPU/n45866 , \CPU/n644 , \CPU/n45848 , \CPU/n45850 , 
         \CPU/n45843 , \CPU/n46307 , \CPU/n45978 , \CPU/n899 , \CPU/n23553 , 
         \CPU/n46047 , \RAM/mem_53__7__N_267 , \CPU/n6_adj_300 , \CPU/n89 , 
         \CPU/n690 , \CPU/n46090 , \CPU/n37 , \CPU/n46098 , \CPU/n31179 , 
         \CPU/n46844 , \CPU/n46310 , \CPU/n46309 , \CPU/n45_adj_356 , 
         \CPU/n93 , \CPU/n46132 , \CPU/n46116 , \CPU/n45846 , \CPU/n41291 , 
         \CPU/n45861 , \CPU/n45832 , \CPU/n43675 , \CPU/n40941 , \CPU/n45854 , 
         \CPU/n8_adj_423 , \CPU/n43732 , \CPU/n45819 , \CPU/n41378 , 
         \CPU/n370 , \CPU/n45825 , \CPU/n45792 , \CPU/n45788 , \CPU/n691 , 
         \CPU/n2 , \CPU/n6_adj_304 , \CPU/n40788 , \CPU/n87 , \CPU/n46213 , 
         \CPU/n45747 , \CPU/n45481 , \CPU/n46212 , \CPU/n172 , \CPU/n45947 , 
         \CPU/n22855 , \CPU/n46036 , \CPU/n41244 , \CPU/n43729 , \CPU/n305 , 
         \CPU/n21776 , \CPU/n9081 , \CPU/n21777 , \CPU/n40740 , 
         \CPU/n6_adj_422 , \CPU/n45775 , \CPU/n46009 , \CPU/n45997 , 
         \CPU/n46010 , \CPU/n46042 , \CPU/n46062 , \CPU/n46061 , \CPU/n45984 , 
         \CPU/n102 , \CPU/n67 , \CPU/n46113 , \CPU/n46207 , \CPU/n46120 , 
         \CPU/n115 , \CPU/n46851 , \CPU/n29_adj_353 , \CPU/n46096 , 
         \CPU/n46084 , \CPU/n46097 , \CPU/n46083 , \CPU/n46064 , \CPU/n45908 , 
         \CPU/n45751 , \CPU/n8_adj_342 , \CPU/n46104 , \CPU/n22585 , 
         \CPU/n46048 , \CPU/n43581 , \CPU/n46041 , \CPU/n43709 , \CPU/n45754 , 
         \CPU/n694 , \CPU/n2_adj_349 , \CPU/n6_adj_350 , \CPU/n46074 , 
         \CPU/n46025 , \CPU/n46071 , \CPU/n222 , \CPU/n6_adj_361 , 
         \CPU/n41402 , \CPU/n6_adj_383 , \CPU/n41358 , \CPU/n40960 , 
         \CPU/n45875 , \CPU/n45898 , \CPU/n41374 , \CPU/n46088 , \CPU/n46065 , 
         \CPU/n152 , \CPU/n12_adj_358 , \CPU/n45874 , \CPU/n4_adj_363 , 
         \CPU/n21418 , \CPU/n22874 , \CPU/n45921 , \CPU/n2_adj_367 , 
         \CPU/n904 , \CPU/n6_adj_432 , \CPU/n46124 , \CPU/n46122 , \CPU/n15 , 
         \CPU/n45920 , \CPU/n45909 , \CPU/n45902 , \CPU/n45566 , \CPU/n45753 , 
         \CPU/n45810 , \CPU/n372 , \CPU/n306 , \CPU/n43769 , \CPU/n21937 , 
         \CPU/n41411 , \CPU/n450 , \CPU/n44079 , \CPU/n22900 , \CPU/n45880 , 
         \CPU/n45870 , \CPU/n45876 , \CPU/n45871 , \CPU/n8_adj_433 , 
         \CPU/n901 , \CPU/n45727 , \CPU/n902 , \CPU/n45723 , \CPU/n46107 , 
         \CPU/n46069 , \CPU/n692 , \CPU/n23877 , \CPU/n45761 , \CPU/n46031 , 
         \CPU/n46093 , \CPU/n46092 , \CPU/n12_adj_508 , \CPU/n2_adj_390 , 
         \CPU/n834 , \CPU/n6_adj_411 , \CPU/n46101 , \CPU/n46079 , 
         \CPU/n46044 , \CPU/n46052 , \CPU/n4384 , \CPU/n4383 , \CPU/n398 , 
         \CPU/n45863 , \CPU/n46095 , \CPU/n46110 , \CPU/n45756 , \CPU/n30 , 
         \CPU/n45740 , \CPU/n45752 , \CPU/n45636 , \CPU/n23515 , \CPU/n45939 , 
         \CPU/n23445 , \CPU/n8_adj_400 , \CPU/n45968 , \CPU/n43683 , 
         \CPU/n45917 , \CPU/n46103 , \CPU/n45907 , \CPU/n46849 , \CPU/n45966 , 
         \CPU/n1160 , \CPU/n4_adj_389 , \CPU/n45855 , \CPU/n45868 , 
         \CPU/n8_adj_409 , \CPU/n482 , \CPU/n6_adj_402 , \CPU/n22887 , 
         \CPU/n46126 , \CPU/n46125 , \CPU/n46112 , \CPU/n46073 , 
         \CPU/n237_adj_412 , \CPU/n40830 , \CPU/n45903 , \CPU/n45891 , 
         \CPU/n481 , \CPU/n45805 , \CPU/n23541 , \CPU/n45919 , \CPU/n22867 , 
         \CPU/n8_adj_420 , \CPU/n6_adj_419 , \CPU/n4_adj_418 , \CPU/n43714 , 
         \CPU/n7 , \CPU/n45928 , \CPU/n5_adj_415 , \CPU/n22978 , \CPU/n45841 , 
         \CPU/n867 , \CPU/n41285 , \CPU/n22894 , \CPU/n45864 , \CPU/n45860 , 
         \CPU/n45973 , \CPU/n45962 , \CPU/n37_adj_318 , \CPU/n46012 , 
         \CPU/n45910 , \CPU/n45912 , \CPU/n225 , \CPU/n41371 , \CPU/n435 , 
         \CPU/n45817 , \CPU/n41282 , \CPU/n43695 , \CPU/n43753 , \CPU/n21583 , 
         \CPU/n22446 , \CPU/n757 , \CPU/n820 , \CPU/n46114 , \CPU/n7_adj_443 , 
         \CPU/n46117 , \CPU/n4_adj_393 , \CPU/n272_adj_445 , \CPU/n21395 , 
         \CPU/n45873 , \CPU/n6_adj_407 , \CPU/n5_adj_444 , \CPU/n41124 , 
         \CPU/n436 , \CPU/n45809 , \CPU/n6_adj_466 , \CPU/n45812 , 
         \CPU/n43738 , \CPU/n831 , \CPU/n45739 , \CPU/n22998 , 
         \CPU/n8_adj_401 , \CPU/n45890 , \CPU/n45797 , \CPU/n45814 , 
         \CPU/n23490 , \CPU/n41286 , \CPU/n22969 , \CPU/n21590 , 
         \CPU/n8_adj_472 , \CPU/n31204 , \CPU/n46150 , \CPU/n23471 , 
         \CPU/n437 , \CPU/n45807 , \CPU/n41354 , \CPU/n43741 , \CPU/n41388 , 
         \CPU/n45842 , \CPU/n6_adj_378 , \CPU/n43727 , \CPU/n43765 , 
         \CPU/n22740 , \CPU/n2298 , \CPU/n43762 , \CPU/n22479 , \CPU/n2480 , 
         \CPU/n21805 , \CPU/n2479 , \CPU/n21806 , \CPU/n45938 , 
         \CPU/n4_adj_497 , \CPU/n250_adj_456 , \CPU/n278_adj_495 , 
         \CPU/n7_adj_494 , \CPU/n10_adj_493 , \CPU/n159 , \CPU/n13_adj_492 , 
         \CPU/n242_adj_459 , \CPU/n45980 , \CPU/n15_adj_496 , \CPU/n46869 , 
         \CPU/n46167 , \CPU/n46790 , \CPU/n23565 , \CPU/n41143 , \CPU/n46257 , 
         \CPU/n21872 , \CPU/n2737 , \CPU/n6_adj_509 , \CPU/n45735 , 
         \CPU/n45742 , \CPU/n41360 , \CPU/n45835 , \CPU/n8_adj_465 , 
         \CPU/n46038 , \CPU/n45839 , \CPU/n45849 , \CPU/n46111 , \CPU/n46115 , 
         \CPU/n46043 , \CPU/n116 , \CPU/n46121 , \CPU/n46268 , \CPU/n46067 , 
         \CPU/n46168 , \CPU/n46165 , \CPU/n46166 , \CPU/n9_adj_478 , 
         \CPU/n23094 , \CPU/n6_adj_377 , \CPU/n45824 , \CPU/n43766 , 
         \CPU/n900 , \CPU/n45733 , \CPU/n6 , \CPU/n46195 , \CPU/n46108 , 
         \CPU/n46233 , \CPU/n103 , \CPU/n46179 , \CPU/n45976 , \CPU/n45844 , 
         \CPU/n45847 , \CPU/n40006 , \CPU/n43606 , \CPU/n109 , \CPU/n46215 , 
         \CPU/n8 , \CPU/n109_adj_498 , \CPU/n46225 , \CPU/n89_adj_320 , 
         \CPU/n168 , \CPU/n45474 , \CPU/n43750 , \CPU/n46376 , \CPU/n46235 , 
         \CPU/n45786 , \CPU/n43532 , \CPU/n43557 , \CPU/n31_adj_319 , 
         \CPU/n46118 , \CPU/n10 , \CPU/n5 , \CPU/n117 , \CPU/n43547 , 
         \CPU/n46055 , \CPU/n46163 , \CPU/n118_adj_306 , \CPU/n46007 , 
         \CPU/n44765 , \CPU/n471 , \CPU/n87_adj_315 , \CPU/n45834 , 
         \CPU/n45979 , \CPU/n46054 , \CPU/n21411 , \CPU/n46109 , \CPU/n46214 , 
         \CPU/n2220 , \CPU/n40766 , \CPU/n14 , \CPU/n45935 , \CPU/n46240 , 
         \CPU/n45901 , \CPU/n45936 , \CPU/n271_adj_352 , \CPU/n43759 , 
         \CPU/n106_adj_504 , \CPU/n9_adj_385 , \RAM/mem_49__7__N_255 , 
         \CPU/n15_adj_438 , \CPU/n9_adj_484 , \CPU/n46270 , \CPU/n14_adj_439 , 
         \CPU/n46248 , \CPU/n46271 , \CPU/n42171 , \CPU/n40744 , 
         \CPU/n6_adj_321 , \CPU/n9_adj_382 , \CPU/n45722 , \CPU/n46086 , 
         \CPU/n46066 , \CPU/n554 , \CPU/n7_adj_322 , \CPU/n46256 , \CPU/n13 , 
         \CPU/n46000 , \CPU/n45955 , \CPU/n45990 , \CPU/n191_adj_335 , 
         \CPU/n46223 , \CPU/n77 , \CPU/n45836 , \CPU/n9959 , \CPU/n779 , 
         \CPU/n45816 , \CPU/n832 , \CPU/n6_adj_416 , \CPU/n6734 , \CPU/n43785 , 
         \CPU/n833 , \CPU/n46210 , \CPU/n46129 , \CPU/n911 , \CPU/n483 , 
         \CPU/n8_adj_455 , \CPU/n251_adj_454 , \CPU/n254_adj_453 , 
         \CPU/n8_adj_434 , \CPU/n7_adj_452 , \CPU/n226 , \CPU/n46171 , 
         \CPU/n764 , \CPU/n40781 , \CPU/n30180 , \CPU/n14_adj_506 , 
         \CPU/n30175 , \CPU/n15_adj_505 , \CPU/n45815 , \CPU/n46100 , 
         \CPU/n6383 , \CPU/n298 , \CPU/n830 , \CPU/n45833 , \CPU/n4_adj_348 , 
         \CPU/n438 , \CPU/n45899 , \CPU/n404 , \CPU/n7_adj_471 , \CPU/n45726 , 
         \CPU/n45732 , \CPU/n44713 , \CPU/n44699 , \CPU/n4_adj_351 , 
         \CPU/n45894 , \CPU/n45867 , \CPU/n45882 , \CPU/n46249 , \CPU/n45694 , 
         \CPU/n46318 , \CPU/n30168 , \CPU/n7_adj_502 , \CPU/n9 , 
         \CPU/n8_adj_394 , \CPU/n117_adj_354 , \CPU/n4_adj_513 , 
         \CPU/n6_adj_414 , \CPU/n7_adj_424 , \CPU/n4_adj_357 , \CPU/n240 , 
         \CPU/n10022 , \CPU/n21951 , \CPU/n46378 , \CPU/n46379 , \CPU/n46385 , 
         \CPU/n46329 , \CPU/n46330 , \CPU/n46102 , \CPU/n46075 , \CPU/n46375 , 
         \CPU/n46383 , \CPU/n46853 , \CPU/n46384 , \CPU/n45729 , \CPU/n46589 , 
         \CPU/n31_adj_501 , \CPU/n43647 , \CPU/n45475 , \CPU/n6_adj_404 , 
         \CPU/n45808 , \CPU/n8_adj_372 , \CPU/n8_adj_486 , \CPU/n621 , 
         \CPU/n4_adj_380 , \CPU/n21939 , \CPU/n9966 , \CPU/n4_adj_379 , 
         \CPU/n22902 , \CPU/n227 , \CPU/n224_adj_387 , \CPU/n4_adj_384 , 
         \CPU/n4_adj_417 , \CPU/n45918 , \CPU/n22924 , \CPU/n46127 , 
         \CPU/n4_adj_386 , \CPU/n760 , \CPU/n11_adj_388 , \CPU/n4212 , 
         \CPU/n45734 , \CPU/n223_adj_391 , \CPU/n46046 , \CPU/n44729 , 
         \CPU/n693 , \CPU/n22852 , \CPU/n6574 , \CPU/n45895 , \CPU/n45583 , 
         \CPU/n45905 , \CPU/n45884 , \CPU/n23030 , \CPU/n4_adj_396 , 
         \CPU/n45769 , \CPU/n45913 , \CPU/n45585 , \CPU/n480 , \CPU/n550 , 
         \CPU/n7_adj_406 , \CPU/n45827 , \CPU/n551 , \CPU/n46106 , 
         \CPU/n45830 , \CPU/n40779 , \CPU/n45632 , \CPU/n7_adj_421 , 
         \CPU/n30785 , \CPU/n45956 , \CPU/n251_adj_429 , \CPU/n45736 , 
         \CPU/n7658 , \CPU/n21624 , \CPU/n45691 , \CPU/n45721 , 
         \CPU/n6_adj_441 , \CPU/n45948 , \CPU/n2494 , \CPU/n552 , \CPU/n45795 , 
         \CPU/n45996 , \CPU/n248 , \CPU/n30876 , \CPU/n12_adj_457 , 
         \CPU/n246_adj_458 , \CPU/n6_adj_462 , \CPU/n250_adj_461 , 
         \CPU/n45480 , \CPU/n7_adj_468 , \CPU/n7458 , \CPU/n40801 , 
         \CPU/n43678 , \CPU/n4_adj_467 , \CPU/n553 , \CPU/n622 , \CPU/n45801 , 
         \CPU/n6_adj_470 , \CPU/n40708 , \CPU/n46164 , \CPU/n46186 , 
         \CPU/n114 , \CPU/n107_adj_503 , \CPU/n6_adj_485 , \CPU/n45741 , 
         \CPU/n4_adj_488 , \CPU/n45780 , \CPU/n8_adj_490 , \CPU/n4_adj_500 , 
         \CPU/n45745 , \CPU/n46245 , \RAM/n46232 , \RAM/n46856 , 
         \RAM/mem_7__7__N_129 , n23757, \RAM/mem_3__7__N_117 , \CPU/n45247 , 
         \RAM/n46220 , \RAM/n46172 , \RAM/n46273 , \RAM/mem_11__7__N_141 , 
         \RAM/n46236 , \RAM/mem_10__7__N_138 , \RAM/n46238 , \RAM/n43653 , 
         \RAM/n46274 , \RAM/n43636 , \RAM/mem_4__7__N_120 , \RAM/n46239 , 
         \RAM/n46275 , \RAM/n46234 , \RAM/n46241 , \RAM/mem_1__7__N_111 , 
         reset_c, \RAM/n46242 , \RAM/n43635 , \RAM/n43654 , 
         \RAM/mem_2__7__N_114 , \RAM/n46278 , \RAM/mem_6__7__N_126 , 
         \RAM/mem_5__7__N_123 , VCCI;

  SLICE_0 SLICE_0( .B0(\CPU/n1013 ), .A0(\CPU/n1014 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_19__7__N_165 ), .FCI(\CPU/n40427 ), 
    .F0(\CPU/n1026 ), .Q0(\RAM/mem_19_0 ), .Q1(\RAM/mem_19_1 ));
  SLICE_1 SLICE_1( .B1(\CPU/n1013 ), .A1(\CPU/n1015 ), .B0(\CPU/n1013 ), 
    .A0(\CPU/n1016 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_18__7__N_162 ), 
    .FCI(\CPU/n40426 ), .F0(\CPU/n1028 ), .Q0(\RAM/mem_18_6 ), 
    .F1(\CPU/n1027 ), .Q1(\RAM/mem_18_7 ), .FCO(\CPU/n40427 ));
  SLICE_2 SLICE_2( .B1(\CPU/n1013 ), .A1(\CPU/n1017 ), .B0(\CPU/n1013 ), 
    .A0(\CPU/n1018 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_18__7__N_162 ), 
    .FCI(\CPU/n40425 ), .F0(\CPU/n1030 ), .Q0(\RAM/mem_18_4 ), 
    .F1(\CPU/n1029 ), .Q1(\RAM/mem_18_5 ), .FCO(\CPU/n40426 ));
  SLICE_3 SLICE_3( .D1(\CPU/n468 ), .C1(\CPU/n46196 ), .B1(\CPU/n46136 ), 
    .A1(\CPU/n46060 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_18__7__N_162 ), 
    .Q0(\RAM/mem_18_2 ), .F1(\CPU/n1031 ), .Q1(\RAM/mem_18_3 ), 
    .FCO(\CPU/n40425 ));
  SLICE_4 SLICE_4( .B0(\CPU/n1000 ), .A0(\CPU/n1001 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_18__7__N_162 ), .FCI(\CPU/n40424 ), 
    .F0(\CPU/n1013 ), .Q0(\RAM/mem_18_0 ), .Q1(\RAM/mem_18_1 ));
  SLICE_5 SLICE_5( .B1(\CPU/n1000 ), .A1(\CPU/n1002 ), .B0(\CPU/n1000 ), 
    .A0(\CPU/n1003 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_17__7__N_159 ), 
    .FCI(\CPU/n40423 ), .F0(\CPU/n1015 ), .Q0(\RAM/mem_17_6 ), 
    .F1(\CPU/n1014 ), .Q1(\RAM/mem_17_7 ), .FCO(\CPU/n40424 ));
  CPU_SLICE_6 \CPU/SLICE_6 ( .FCO(\CPU/mult_5u_5u_0_cin_lr_2 ));
  SLICE_7 SLICE_7( .B1(\CPU/mult_5u_5u_0_pp_0_2 ), 
    .A1(\CPU/mult_5u_5u_0_pp_1_2 ), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_12__7__N_144 ), .Q0(\RAM/mem_12_0 ), .F1(\CPU/n74 ), 
    .Q1(\RAM/mem_12_1 ), .FCO(\CPU/co_mult_5u_5u_0_0_1 ));
  CPU_SLICE_8 \CPU/SLICE_8 ( .B1(\CPU/mult_5u_5u_0_pp_1_4 ), 
    .A1(\CPU/mult_5u_5u_0_pp_0_4 ), .B0(\CPU/mult_5u_5u_0_pp_1_3 ), 
    .A0(\CPU/mult_5u_5u_0_pp_0_3 ), .FCI(\CPU/co_mult_5u_5u_0_0_1 ), 
    .F0(\CPU/n73 ), .F1(\CPU/s_mult_5u_5u_0_0_4 ), 
    .FCO(\CPU/co_mult_5u_5u_0_0_2 ));
  CPU_SLICE_9 \CPU/SLICE_9 ( .B1(\CPU/mult_5u_5u_0_pp_1_6 ), 
    .A1(\CPU/mult_5u_5u_0_pp_0_6 ), .B0(\CPU/mult_5u_5u_0_pp_1_5 ), 
    .A0(\CPU/mult_5u_5u_0_pp_0_5 ), .FCI(\CPU/co_mult_5u_5u_0_0_2 ), 
    .F0(\CPU/s_mult_5u_5u_0_0_5 ), .F1(\CPU/s_mult_5u_5u_0_0_6 ), 
    .FCO(\CPU/co_mult_5u_5u_0_0_3 ));
  CPU_SLICE_10 \CPU/SLICE_10 ( .B1(\CPU/mult_5u_5u_0_pp_1_8 ), 
    .B0(\CPU/mult_5u_5u_0_pp_1_7 ), .FCI(\CPU/co_mult_5u_5u_0_0_3 ), 
    .F0(\CPU/s_mult_5u_5u_0_0_7 ), .F1(\CPU/s_mult_5u_5u_0_0_8 ));
  SLICE_11 SLICE_11( .B1(\CPU/s_mult_5u_5u_0_0_4 ), 
    .A1(\CPU/mult_5u_5u_0_pp_2_4 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_12__7__N_144 ), .Q0(\RAM/mem_12_2 ), .F1(\CPU/n72 ), 
    .Q1(\RAM/mem_12_3 ), .FCO(\CPU/co_t_mult_5u_5u_0_1_1 ));
  CPU_SLICE_12 \CPU/SLICE_12 ( .B1(\CPU/mult_5u_5u_0_pp_2_6 ), 
    .A1(\CPU/s_mult_5u_5u_0_0_6 ), .B0(\CPU/mult_5u_5u_0_pp_2_5 ), 
    .A0(\CPU/s_mult_5u_5u_0_0_5 ), .FCI(\CPU/co_t_mult_5u_5u_0_1_1 ), 
    .F0(\CPU/n71 ), .F1(\CPU/n70 ), .FCO(\CPU/co_t_mult_5u_5u_0_1_2 ));
  CPU_SLICE_13 \CPU/SLICE_13 ( .B1(\CPU/mult_5u_5u_0_pp_2_8 ), 
    .A1(\CPU/s_mult_5u_5u_0_0_8 ), .B0(\CPU/mult_5u_5u_0_pp_2_7 ), 
    .A0(\CPU/s_mult_5u_5u_0_0_7 ), .FCI(\CPU/co_t_mult_5u_5u_0_1_2 ), 
    .F0(\CPU/n69 ), .F1(\CPU/n68 ));
  CPU_SLICE_14 \CPU/SLICE_14 ( .D1(\CPU/n46882 ), .C1(akku_o_c_2), 
    .B1(\CPU/n46878 ), .A1(akku_o_c_1), .D0(\CPU/n46882 ), .C0(akku_o_c_1), 
    .B0(\CPU/n46878 ), .A0(\CPU/n46880 ), .FCI(\CPU/mult_5u_5u_0_cin_lr_0 ), 
    .F0(\CPU/n75 ), .F1(\CPU/mult_5u_5u_0_pp_0_2 ), .FCO(\CPU/mco ));
  CPU_SLICE_15 \CPU/SLICE_15 ( .D1(\CPU/oprand_0 ), .C1(akku_o_c_4), 
    .B1(\CPU/oprand_1 ), .A1(akku_o_c_3), .D0(\CPU/oprand_0 ), .C0(akku_o_c_3), 
    .B0(\CPU/oprand_1 ), .A0(akku_o_c_2), .FCI(\CPU/mco ), 
    .F0(\CPU/mult_5u_5u_0_pp_0_3 ), .F1(\CPU/mult_5u_5u_0_pp_0_4 ), 
    .FCO(\CPU/mco_1 ));
  CPU_SLICE_16 \CPU/SLICE_16 ( .D1(\CPU/oprand_0 ), .B1(\CPU/oprand_1 ), 
    .D0(\CPU/oprand_0 ), .B0(\CPU/oprand_1 ), .A0(akku_o_c_4), 
    .FCI(\CPU/mco_1 ), .F0(\CPU/mult_5u_5u_0_pp_0_5 ), 
    .F1(\CPU/mult_5u_5u_0_pp_0_6 ));
  CPU_SLICE_17 \CPU/SLICE_17 ( .D1(\CPU/oprand_2 ), .C1(akku_o_c_2), 
    .B1(\CPU/oprand_3 ), .A1(akku_o_c_1), .D0(\CPU/oprand_2 ), .C0(akku_o_c_1), 
    .B0(\CPU/oprand_3 ), .A0(akku_o_c_0), .FCI(\CPU/mult_5u_5u_0_cin_lr_2 ), 
    .F0(\CPU/mult_5u_5u_0_pp_1_3 ), .F1(\CPU/mult_5u_5u_0_pp_1_4 ), 
    .FCO(\CPU/mco_2 ));
  CPU_SLICE_18 \CPU/SLICE_18 ( .D1(\CPU/oprand_2 ), .C1(akku_o_c_4), 
    .B1(\CPU/oprand_3 ), .A1(akku_o_c_3), .D0(\CPU/oprand_2 ), .C0(akku_o_c_3), 
    .B0(\CPU/oprand_3 ), .A0(akku_o_c_2), .FCI(\CPU/mco_2 ), 
    .F0(\CPU/mult_5u_5u_0_pp_1_5 ), .F1(\CPU/mult_5u_5u_0_pp_1_6 ), 
    .FCO(\CPU/mco_3 ));
  CPU_SLICE_19 \CPU/SLICE_19 ( .D1(\CPU/oprand_2 ), .B1(\CPU/oprand_3 ), 
    .D0(\CPU/oprand_2 ), .B0(\CPU/oprand_3 ), .A0(akku_o_c_4), 
    .FCI(\CPU/mco_3 ), .F0(\CPU/mult_5u_5u_0_pp_1_7 ), 
    .F1(\CPU/mult_5u_5u_0_pp_1_8 ));
  CPU_SLICE_20 \CPU/SLICE_20 ( .FCO(\CPU/mult_5u_5u_0_cin_lr_0 ));
  SLICE_21 SLICE_21( .D1(\CPU/n211 ), .C1(\CPU/n232 ), .B1(\CPU/n46004 ), 
    .A1(\CPU/n22716 ), .D0(\CPU/n212 ), .C0(\CPU/n233 ), .B0(\CPU/n46004 ), 
    .A0(\CPU/n22716 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_52__7__N_264 ), 
    .FCI(\CPU/n40539 ), .F0(\CPU/n263 ), .Q0(\RAM/mem_52_2 ), .F1(\CPU/n262 ), 
    .Q1(\RAM/mem_52_3 ));
  SLICE_22 SLICE_22( .D1(\CPU/n213 ), .C1(\CPU/n234 ), .B1(\CPU/n46004 ), 
    .A1(\CPU/n22716 ), .D0(\CPU/n46022 ), .C0(\CPU/n235 ), .B0(\CPU/n46004 ), 
    .A0(\CPU/n22716 ), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_52__7__N_264 ), 
    .FCI(\CPU/n40538 ), .F0(\CPU/n265 ), .Q0(\RAM/mem_52_0 ), .F1(\CPU/n264 ), 
    .Q1(\RAM/mem_52_1 ), .FCO(\CPU/n40539 ));
  SLICE_23 SLICE_23( .D1(\CPU/n215 ), .C1(\CPU/n236 ), .B1(\CPU/n46004 ), 
    .A1(\CPU/n22716 ), .D0(\CPU/n45991 ), .C0(\CPU/n237 ), .B0(\CPU/n46155 ), 
    .A0(\CPU/n46029 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_51__7__N_261 ), 
    .FCI(\CPU/n40537 ), .F0(\CPU/n267 ), .Q0(\RAM/mem_51_6 ), .F1(\CPU/n266 ), 
    .Q1(\RAM/mem_51_7 ), .FCO(\CPU/n40538 ));
  SLICE_24 SLICE_24( .B1(\CPU/n1000 ), .A1(\CPU/n1004 ), .B0(\CPU/n1000 ), 
    .A0(\CPU/n1005 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_17__7__N_159 ), 
    .FCI(\CPU/n40422 ), .F0(\CPU/n1017 ), .Q0(\RAM/mem_17_4 ), 
    .F1(\CPU/n1016 ), .Q1(\RAM/mem_17_5 ), .FCO(\CPU/n40423 ));
  SLICE_25 SLICE_25( .D1(\CPU/n217 ), .C1(\CPU/n238 ), .B1(\CPU/n22716 ), 
    .A1(\CPU/n46021 ), .D0(\CPU/n75 ), .C0(\CPU/n74 ), .B0(\CPU/oprand_0 ), 
    .A0(akku_o_c_0), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_51__7__N_261 ), 
    .FCI(\CPU/n40536 ), .F0(\CPU/n269 ), .Q0(\RAM/mem_51_4 ), .F1(\CPU/n268 ), 
    .Q1(\RAM/mem_51_5 ), .FCO(\CPU/n40537 ));
  SLICE_26 SLICE_26( .D1(\CPU/n76 ), .C1(\CPU/n75 ), .B1(\CPU/oprand_0 ), 
    .A1(akku_o_c_0), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_51__7__N_261 ), 
    .Q0(\RAM/mem_51_2 ), .Q1(\RAM/mem_51_3 ), .FCO(\CPU/n40536 ));
  SLICE_27 SLICE_27( .D1(\CPU/n181 ), .C1(\CPU/n46020 ), .B1(\CPU/n46049 ), 
    .A1(\CPU/n22715 ), .D0(\CPU/n182 ), .C0(\CPU/n46028 ), .B0(\CPU/n46049 ), 
    .A0(\CPU/n22715 ), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_51__7__N_261 ), 
    .FCI(\CPU/n40534 ), .F0(\CPU/n233 ), .Q0(\RAM/mem_51_0 ), .F1(\CPU/n232 ), 
    .Q1(\RAM/mem_51_1 ));
  SLICE_28 SLICE_28( .D1(\CPU/n22715 ), .C1(\CPU/n204 ), .B1(\CPU/n46058 ), 
    .A1(\CPU/n46049 ), .A0(\CPU/n46022 ), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_50__7__N_258 ), .FCI(\CPU/n40533 ), .F0(\CPU/n235 ), 
    .Q0(\RAM/mem_50_6 ), .F1(\CPU/n234 ), .Q1(\RAM/mem_50_7 ), 
    .FCO(\CPU/n40534 ));
  SLICE_29 SLICE_29( .D1(\CPU/n41054 ), .C1(\CPU/n22715 ), .B1(\CPU/n46057 ), 
    .A1(\CPU/n46155 ), .D0(\CPU/n46155 ), .C0(\CPU/n8_adj_310 ), 
    .B0(\CPU/n46057 ), .A0(\CPU/n22715 ), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_50__7__N_258 ), .FCI(\CPU/n40532 ), .F0(\CPU/n237 ), 
    .Q0(\RAM/mem_50_4 ), .F1(\CPU/n236 ), .Q1(\RAM/mem_50_5 ), 
    .FCO(\CPU/n40533 ));
  SLICE_30 SLICE_30( .D1(\CPU/n74 ), .C1(\CPU/n73 ), .B1(\CPU/n46882 ), 
    .A1(\CPU/n46880 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_50__7__N_258 ), 
    .Q0(\RAM/mem_50_2 ), .F1(\CPU/n238 ), .Q1(\RAM/mem_50_3 ), 
    .FCO(\CPU/n40532 ));
  SLICE_31 SLICE_31( .D1(\CPU/n45961 ), .C1(\CPU/n45927 ), .B1(\CPU/n12 ), 
    .A1(\CPU/n45946 ), .D0(\CPU/n191_adj_326 ), .C0(\CPU/n45931 ), 
    .B0(\CPU/n12 ), .A0(\CPU/n4_adj_325 ), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_61__7__N_291 ), .FCI(\CPU/n40530 ), .F0(\CPU/n242_adj_327 ), 
    .Q0(\RAM/mem_61_6 ), .F1(\CPU/n241_adj_328 ), .Q1(\RAM/mem_61_7 ));
  SLICE_32 SLICE_32( .D1(\CPU/n45954 ), .C1(\CPU/n45945 ), .B1(\CPU/n12 ), 
    .A1(\CPU/n45946 ), .D0(\CPU/n45946 ), .C0(\CPU/n41038 ), .B0(\CPU/n45953 ), 
    .A0(\CPU/n12 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_61__7__N_291 ), 
    .FCI(\CPU/n40529 ), .F0(\CPU/n244_adj_329 ), .Q0(\RAM/mem_61_4 ), 
    .F1(\CPU/n243_adj_330 ), .Q1(\RAM/mem_61_5 ), .FCO(\CPU/n40530 ));
  SLICE_33 SLICE_33( .D1(\CPU/n45946 ), .C1(\CPU/n45943 ), .B1(\CPU/n45952 ), 
    .A1(\CPU/n12 ), .D0(\CPU/n45975 ), .C0(\CPU/n8_adj_331 ), 
    .B0(\CPU/n43883 ), .A0(\CPU/n45946 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_61__7__N_291 ), .FCI(\CPU/n40528 ), .F0(\CPU/n246 ), 
    .Q0(\RAM/mem_61_2 ), .F1(\CPU/n245_adj_332 ), .Q1(\RAM/mem_61_3 ), 
    .FCO(\CPU/n40529 ));
  SLICE_34 SLICE_34( .D1(\CPU/n45944 ), .C1(\CPU/n46123 ), .B1(\CPU/n45965 ), 
    .A1(\CPU/n22712 ), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_61__7__N_291 ), 
    .Q0(\RAM/mem_61_0 ), .F1(\CPU/n247 ), .Q1(\RAM/mem_61_1 ), 
    .FCO(\CPU/n40528 ));
  SLICE_35 SLICE_35( .D1(\CPU/n220 ), .C1(\CPU/n241_adj_328 ), 
    .B1(\CPU/n45922 ), .A1(\CPU/n22673 ), .D0(\CPU/n221_adj_333 ), 
    .C0(\CPU/n242_adj_327 ), .B0(\CPU/n45922 ), .A0(\CPU/n22673 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_63__7__N_297 ), .FCI(\CPU/n40526 ), 
    .F0(\CPU/n272 ), .Q0(\RAM/mem_63_0 ), .F1(\CPU/n271 ), .Q1(\RAM/mem_63_1 ));
  SLICE_36 SLICE_36( .D1(\CPU/n222_adj_334 ), .C1(\CPU/n243_adj_330 ), 
    .B1(\CPU/n45922 ), .A1(\CPU/n22673 ), .D0(\CPU/n223 ), 
    .C0(\CPU/n244_adj_329 ), .B0(\CPU/n45922 ), .A0(\CPU/n22673 ), .M1(data_7), 
    .M0(data_6), .CLK(\RAM/mem_62__7__N_294 ), .FCI(\CPU/n40525 ), 
    .F0(\CPU/n274 ), .Q0(\RAM/mem_62_6 ), .F1(\CPU/n273 ), .Q1(\RAM/mem_62_7 ), 
    .FCO(\CPU/n40526 ));
  SLICE_37 SLICE_37( .D1(\CPU/n45925 ), .C1(\CPU/n245_adj_332 ), 
    .B1(\CPU/n45922 ), .A1(\CPU/n22673 ), .D0(\CPU/n45916 ), .C0(\CPU/n246 ), 
    .B0(\CPU/n45975 ), .A0(\CPU/n45932 ), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_62__7__N_294 ), .FCI(\CPU/n40524 ), .F0(\CPU/n276 ), 
    .Q0(\RAM/mem_62_4 ), .F1(\CPU/n275 ), .Q1(\RAM/mem_62_5 ), 
    .FCO(\CPU/n40525 ));
  SLICE_38 SLICE_38( .D1(\CPU/n73_adj_336 ), .C1(\CPU/n247 ), 
    .B1(\CPU/n22673 ), .A1(\CPU/n22035 ), .D0(\CPU/n107 ), .C0(\CPU/n46123 ), 
    .B0(\CPU/n45937 ), .A0(\CPU/n43353 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_62__7__N_294 ), .FCI(\CPU/n40523 ), .F0(\CPU/n278 ), 
    .Q0(\RAM/mem_62_2 ), .F1(\CPU/n277 ), .Q1(\RAM/mem_62_3 ), 
    .FCO(\CPU/n40524 ));
  SLICE_39 SLICE_39( .D1(\CPU/n108 ), .C1(\CPU/n46123 ), .B1(\CPU/n30878 ), 
    .A1(\CPU/n43333 ), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_62__7__N_294 ), 
    .Q0(\RAM/mem_62_0 ), .Q1(\RAM/mem_62_1 ), .FCO(\CPU/n40523 ));
  SLICE_40 SLICE_40( .D1(\CPU/n467 ), .C1(\CPU/n46196 ), .B1(\CPU/n68 ), 
    .A1(\CPU/n30783 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_17__7__N_159 ), 
    .Q0(\RAM/mem_17_2 ), .F1(\CPU/n1018 ), .Q1(\RAM/mem_17_3 ), 
    .FCO(\CPU/n40422 ));
  SLICE_41 SLICE_41( .D0(\CPU/n46197 ), .C0(data_7__N_102), .B0(data_7_N_89_7), 
    .A0(akku_o_c_7), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_14__7__N_150 ), 
    .FCI(\CPU/n40522 ), .F0(\CPU/akku_o_8_N_67_7 ), .Q0(\RAM/mem_14_4 ), 
    .F1(\CPU/akku_o_8_N_67_8 ), .Q1(\RAM/mem_14_5 ));
  SLICE_42 SLICE_42( .D1(\CPU/n46198 ), .C1(data_7__N_102), .B1(data_7_N_89_6), 
    .A1(akku_o_c_6), .D0(\CPU/n46199 ), .C0(data_7__N_102), .B0(data_7_N_89_5), 
    .A0(akku_o_c_5), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_14__7__N_150 ), 
    .FCI(\CPU/n40521 ), .F0(\CPU/akku_o_8_N_67_5 ), .Q0(\RAM/mem_14_2 ), 
    .F1(\CPU/akku_o_8_N_67_6 ), .Q1(\RAM/mem_14_3 ), .FCO(\CPU/n40522 ));
  SLICE_43 SLICE_43( .D1(\CPU/n46175 ), .C1(data_7__N_102), .B1(data_7_N_89_4), 
    .A1(akku_o_c_4), .D0(\CPU/n46200 ), .C0(data_7__N_102), .B0(data_7_N_89_3), 
    .A0(akku_o_c_3), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_14__7__N_150 ), 
    .FCI(\CPU/n40520 ), .F0(\CPU/akku_o_8_N_67_3 ), .Q0(\RAM/mem_14_0 ), 
    .F1(\CPU/akku_o_8_N_67_4 ), .Q1(\RAM/mem_14_1 ), .FCO(\CPU/n40521 ));
  SLICE_44 SLICE_44( .D1(\CPU/n46201 ), .C1(data_7__N_102), .B1(data_7_N_89_2), 
    .A1(akku_o_c_2), .D0(\CPU/n46202 ), .C0(data_7__N_102), .B0(data_7_N_89_1), 
    .A0(akku_o_c_1), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_13__7__N_147 ), 
    .FCI(\CPU/n40519 ), .F0(\CPU/akku_o_8_N_67_1 ), .Q0(\RAM/mem_13_6 ), 
    .F1(\CPU/akku_o_8_N_67_2 ), .Q1(\RAM/mem_13_7 ), .FCO(\CPU/n40520 ));
  SLICE_45 SLICE_45( .D1(\CPU/n46181 ), .C1(data_7__N_102), .B1(data_7_N_89_0), 
    .A1(akku_o_c_0), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_13__7__N_147 ), 
    .Q0(\RAM/mem_13_4 ), .F1(\CPU/n4255 ), .Q1(\RAM/mem_13_5 ), 
    .FCO(\CPU/n40519 ));
  SLICE_46 SLICE_46( .B0(\CPU/n2617 ), .A0(\CPU/n2618 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_48__7__N_252 ), .FCI(\CPU/n40518 ), 
    .F0(\CPU/n2630 ), .Q0(\RAM/mem_48_0 ), .Q1(\RAM/mem_48_1 ));
  SLICE_47 SLICE_47( .B1(\CPU/n2617 ), .A1(\CPU/n2619 ), .B0(\CPU/n2617 ), 
    .A0(\CPU/n2620 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_47__7__N_249 ), 
    .FCI(\CPU/n40517 ), .F0(\CPU/n2632 ), .Q0(\RAM/mem_47_6 ), 
    .F1(\CPU/n2631 ), .Q1(\RAM/mem_47_7 ), .FCO(\CPU/n40518 ));
  SLICE_48 SLICE_48( .B1(\CPU/n2617 ), .A1(\CPU/n2621 ), .B0(\CPU/n2617 ), 
    .A0(\CPU/n2622 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_47__7__N_249 ), 
    .FCI(\CPU/n40516 ), .F0(\CPU/n2634 ), .Q0(\RAM/mem_47_4 ), 
    .F1(\CPU/n2633 ), .Q1(\RAM/mem_47_5 ), .FCO(\CPU/n40517 ));
  SLICE_49 SLICE_49( .D1(\CPU/n868 ), .C1(\CPU/n43349 ), .B1(\CPU/n46209 ), 
    .A1(\CPU/n8_adj_338 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_47__7__N_249 ), .Q0(\RAM/mem_47_2 ), .F1(\CPU/n2635 ), 
    .Q1(\RAM/mem_47_3 ), .FCO(\CPU/n40516 ));
  SLICE_50 SLICE_50( .B0(\CPU/n2604 ), .A0(\CPU/n2605 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_47__7__N_249 ), .FCI(\CPU/n40515 ), 
    .F0(\CPU/n2617 ), .Q0(\RAM/mem_47_0 ), .Q1(\RAM/mem_47_1 ));
  SLICE_51 SLICE_51( .B1(\CPU/n2604 ), .A1(\CPU/n2606 ), .B0(\CPU/n2604 ), 
    .A0(\CPU/n2607 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_46__7__N_246 ), 
    .FCI(\CPU/n40514 ), .F0(\CPU/n2619 ), .Q0(\RAM/mem_46_6 ), 
    .F1(\CPU/n2618 ), .Q1(\RAM/mem_46_7 ), .FCO(\CPU/n40515 ));
  SLICE_52 SLICE_52( .B1(\CPU/n2604 ), .A1(\CPU/n2608 ), .B0(\CPU/n2604 ), 
    .A0(\CPU/n2609 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_46__7__N_246 ), 
    .FCI(\CPU/n40513 ), .F0(\CPU/n2621 ), .Q0(\RAM/mem_46_4 ), 
    .F1(\CPU/n2620 ), .Q1(\RAM/mem_46_5 ), .FCO(\CPU/n40514 ));
  SLICE_53 SLICE_53( .D1(\CPU/n45738 ), .C1(\CPU/n46157 ), .B1(\CPU/n45731 ), 
    .A1(\CPU/n43712 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_46__7__N_246 ), 
    .Q0(\RAM/mem_46_2 ), .F1(\CPU/n2622 ), .Q1(\RAM/mem_46_3 ), 
    .FCO(\CPU/n40513 ));
  SLICE_54 SLICE_54( .B0(\CPU/n2591 ), .A0(\CPU/n2592 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_46__7__N_246 ), .FCI(\CPU/n40512 ), 
    .F0(\CPU/n2604 ), .Q0(\RAM/mem_46_0 ), .Q1(\RAM/mem_46_1 ));
  SLICE_55 SLICE_55( .B1(\CPU/n2591 ), .A1(\CPU/n2593 ), .B0(\CPU/n2591 ), 
    .A0(\CPU/n2594 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_45__7__N_243 ), 
    .FCI(\CPU/n40511 ), .F0(\CPU/n2606 ), .Q0(\RAM/mem_45_6 ), 
    .F1(\CPU/n2605 ), .Q1(\RAM/mem_45_7 ), .FCO(\CPU/n40512 ));
  SLICE_56 SLICE_56( .B1(\CPU/n2591 ), .A1(\CPU/n2595 ), .B0(\CPU/n2591 ), 
    .A0(\CPU/n2596 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_45__7__N_243 ), 
    .FCI(\CPU/n40510 ), .F0(\CPU/n2608 ), .Q0(\RAM/mem_45_4 ), 
    .F1(\CPU/n2607 ), .Q1(\RAM/mem_45_5 ), .FCO(\CPU/n40511 ));
  SLICE_57 SLICE_57( .D1(\CPU/n45743 ), .C1(\CPU/n46157 ), 
    .B1(\CPU/n7_adj_339 ), .A1(\CPU/n43673 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_45__7__N_243 ), .Q0(\RAM/mem_45_2 ), .F1(\CPU/n2609 ), 
    .Q1(\RAM/mem_45_3 ), .FCO(\CPU/n40510 ));
  SLICE_58 SLICE_58( .B0(\CPU/n2578 ), .A0(\CPU/n2579 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_45__7__N_243 ), .FCI(\CPU/n40509 ), 
    .F0(\CPU/n2591 ), .Q0(\RAM/mem_45_0 ), .Q1(\RAM/mem_45_1 ));
  SLICE_59 SLICE_59( .B1(\CPU/n2578 ), .A1(\CPU/n2580 ), .B0(\CPU/n2578 ), 
    .A0(\CPU/n2581 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_44__7__N_240 ), 
    .FCI(\CPU/n40508 ), .F0(\CPU/n2593 ), .Q0(\RAM/mem_44_6 ), 
    .F1(\CPU/n2592 ), .Q1(\RAM/mem_44_7 ), .FCO(\CPU/n40509 ));
  SLICE_60 SLICE_60( .B1(\CPU/n2578 ), .A1(\CPU/n2582 ), .B0(\CPU/n2578 ), 
    .A0(\CPU/n2583 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_44__7__N_240 ), 
    .FCI(\CPU/n40507 ), .F0(\CPU/n2595 ), .Q0(\RAM/mem_44_4 ), 
    .F1(\CPU/n2594 ), .Q1(\RAM/mem_44_5 ), .FCO(\CPU/n40508 ));
  SLICE_61 SLICE_61( .D0(\CPU/n46035 ), .C0(\CPU/n476 ), .B0(\CPU/n45900 ), 
    .M1(data_1), .M0(data_0), .CLK(\RAM/mem_17__7__N_159 ), .FCI(\CPU/n40421 ), 
    .F0(\CPU/n1000 ), .Q0(\RAM/mem_17_0 ), .Q1(\RAM/mem_17_1 ));
  SLICE_62 SLICE_62( .D1(\CPU/n45758 ), .C1(\CPU/n46177 ), .B1(\CPU/n2477 ), 
    .A1(\CPU/n43349 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_44__7__N_240 ), 
    .Q0(\RAM/mem_44_2 ), .F1(\CPU/n2596 ), .Q1(\RAM/mem_44_3 ), 
    .FCO(\CPU/n40507 ));
  SLICE_63 SLICE_63( .C0(\CPU/n2662 ), .B0(\CPU/n6_adj_355 ), 
    .A0(\CPU/n43991 ), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_44__7__N_240 ), 
    .FCI(\CPU/n40506 ), .F0(\CPU/n2578 ), .Q0(\RAM/mem_44_0 ), 
    .Q1(\RAM/mem_44_1 ));
  SLICE_64 SLICE_64( .D1(\CPU/n896 ), .C1(\CPU/n45778 ), .B1(\CPU/n46130 ), 
    .A1(\CPU/n45773 ), .D0(\CPU/n896 ), .C0(\CPU/n46130 ), .B0(\CPU/n45778 ), 
    .A0(\CPU/n22567 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_43__7__N_237 ), 
    .FCI(\CPU/n40505 ), .F0(\CPU/n2580 ), .Q0(\RAM/mem_43_6 ), 
    .F1(\CPU/n2579 ), .Q1(\RAM/mem_43_7 ), .FCO(\CPU/n40506 ));
  SLICE_65 SLICE_65( .D1(\CPU/n896 ), .C1(\CPU/n45776 ), .B1(\CPU/n46130 ), 
    .A1(\CPU/n45778 ), .C0(\CPU/n45778 ), .B0(\CPU/n6_adj_355 ), 
    .A0(\CPU/n43991 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_43__7__N_237 ), 
    .FCI(\CPU/n40504 ), .F0(\CPU/n2582 ), .Q0(\RAM/mem_43_4 ), 
    .F1(\CPU/n2581 ), .Q1(\RAM/mem_43_5 ), .FCO(\CPU/n40505 ));
  SLICE_66 SLICE_66( .D1(\CPU/n68 ), .C1(\CPU/n30789 ), .B1(\CPU/n46035 ), 
    .A1(\CPU/n43902 ), .D0(\CPU/n23007 ), .C0(\CPU/n38153 ), .B0(\CPU/n46035 ), 
    .A0(\CPU/n476 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_16__7__N_156 ), 
    .FCI(\CPU/n40420 ), .F0(\CPU/n1002 ), .Q0(\RAM/mem_16_6 ), 
    .F1(\CPU/n1001 ), .Q1(\RAM/mem_16_7 ), .FCO(\CPU/n40421 ));
  SLICE_67 SLICE_67( .D1(\CPU/n46017 ), .C1(\CPU/n476 ), .B1(\CPU/n46035 ), 
    .A1(\CPU/n45900 ), .D0(\CPU/n46017 ), .C0(\CPU/n46035 ), .B0(\CPU/n476 ), 
    .A0(\CPU/n45900 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_16__7__N_156 ), 
    .FCI(\CPU/n40419 ), .F0(\CPU/n1004 ), .Q0(\RAM/mem_16_4 ), 
    .F1(\CPU/n1003 ), .Q1(\RAM/mem_16_5 ), .FCO(\CPU/n40420 ));
  SLICE_68 SLICE_68( .D1(\CPU/n864 ), .C1(\CPU/n46157 ), .B1(\CPU/n45779 ), 
    .A1(\CPU/n45758 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_43__7__N_237 ), 
    .Q0(\RAM/mem_43_2 ), .F1(\CPU/n2583 ), .Q1(\RAM/mem_43_3 ), 
    .FCO(\CPU/n40504 ));
  SLICE_69 SLICE_69( .B0(\CPU/n2359 ), .A0(\CPU/n2360 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_43__7__N_237 ), .FCI(\CPU/n40503 ), 
    .F0(\CPU/n2372 ), .Q0(\RAM/mem_43_0 ), .Q1(\RAM/mem_43_1 ));
  SLICE_70 SLICE_70( .B1(\CPU/n2359 ), .A1(\CPU/n2361 ), .B0(\CPU/n2359 ), 
    .A0(\CPU/n2362 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_42__7__N_234 ), 
    .FCI(\CPU/n40502 ), .F0(\CPU/n2374 ), .Q0(\RAM/mem_42_6 ), 
    .F1(\CPU/n2373 ), .Q1(\RAM/mem_42_7 ), .FCO(\CPU/n40503 ));
  SLICE_71 SLICE_71( .B1(\CPU/n2359 ), .A1(\CPU/n2363 ), .B0(\CPU/n2359 ), 
    .A0(\CPU/n2364 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_42__7__N_234 ), 
    .FCI(\CPU/n40501 ), .F0(\CPU/n2376 ), .Q0(\RAM/mem_42_4 ), 
    .F1(\CPU/n2375 ), .Q1(\RAM/mem_42_5 ), .FCO(\CPU/n40502 ));
  SLICE_72 SLICE_72( .D1(\CPU/n798 ), .C1(\CPU/n46138 ), .B1(\CPU/n7_adj_392 ), 
    .A1(\CPU/n43710 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_42__7__N_234 ), 
    .Q0(\RAM/mem_42_2 ), .F1(\CPU/n2377 ), .Q1(\RAM/mem_42_3 ), 
    .FCO(\CPU/n40501 ));
  SLICE_73 SLICE_73( .B0(\CPU/n2346 ), .A0(\CPU/n2347 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_42__7__N_234 ), .FCI(\CPU/n40500 ), 
    .F0(\CPU/n2359 ), .Q0(\RAM/mem_42_0 ), .Q1(\RAM/mem_42_1 ));
  SLICE_74 SLICE_74( .B1(\CPU/n2346 ), .A1(\CPU/n2348 ), .B0(\CPU/n2346 ), 
    .A0(\CPU/n2349 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_41__7__N_231 ), 
    .FCI(\CPU/n40499 ), .F0(\CPU/n2361 ), .Q0(\RAM/mem_41_6 ), 
    .F1(\CPU/n2360 ), .Q1(\RAM/mem_41_7 ), .FCO(\CPU/n40500 ));
  SLICE_75 SLICE_75( .B1(\CPU/n2346 ), .A1(\CPU/n2350 ), .B0(\CPU/n2346 ), 
    .A0(\CPU/n2351 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_41__7__N_231 ), 
    .FCI(\CPU/n40498 ), .F0(\CPU/n2363 ), .Q0(\RAM/mem_41_4 ), 
    .F1(\CPU/n2362 ), .Q1(\RAM/mem_41_5 ), .FCO(\CPU/n40499 ));
  SLICE_76 SLICE_76( .D1(\CPU/n797 ), .C1(\CPU/n46138 ), .B1(\CPU/n43670 ), 
    .A1(\CPU/n23806 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_41__7__N_231 ), 
    .Q0(\RAM/mem_41_2 ), .F1(\CPU/n2364 ), .Q1(\RAM/mem_41_3 ), 
    .FCO(\CPU/n40498 ));
  SLICE_77 SLICE_77( .B0(\CPU/n2333 ), .A0(\CPU/n2334 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_41__7__N_231 ), .FCI(\CPU/n40497 ), 
    .F0(\CPU/n2346 ), .Q0(\RAM/mem_41_0 ), .Q1(\RAM/mem_41_1 ));
  SLICE_78 SLICE_78( .B1(\CPU/n2333 ), .A1(\CPU/n2335 ), .B0(\CPU/n2333 ), 
    .A0(\CPU/n2336 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_40__7__N_228 ), 
    .FCI(\CPU/n40496 ), .F0(\CPU/n2348 ), .Q0(\RAM/mem_40_6 ), 
    .F1(\CPU/n2347 ), .Q1(\RAM/mem_40_7 ), .FCO(\CPU/n40497 ));
  SLICE_79 SLICE_79( .B1(\CPU/n2333 ), .A1(\CPU/n2337 ), .B0(\CPU/n2333 ), 
    .A0(\CPU/n2338 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_40__7__N_228 ), 
    .FCI(\CPU/n40495 ), .F0(\CPU/n2350 ), .Q0(\RAM/mem_40_4 ), 
    .F1(\CPU/n2349 ), .Q1(\RAM/mem_40_5 ), .FCO(\CPU/n40496 ));
  SLICE_80 SLICE_80( .D1(\CPU/n45757 ), .C1(\CPU/n46146 ), .B1(\CPU/n45750 ), 
    .A1(\CPU/n46870 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_40__7__N_228 ), 
    .Q0(\RAM/mem_40_2 ), .F1(\CPU/n2351 ), .Q1(\RAM/mem_40_3 ), 
    .FCO(\CPU/n40495 ));
  SLICE_81 SLICE_81( .B0(\CPU/n2320 ), .A0(\CPU/n2321 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_40__7__N_228 ), .FCI(\CPU/n40494 ), 
    .F0(\CPU/n2333 ), .Q0(\RAM/mem_40_0 ), .Q1(\RAM/mem_40_1 ));
  SLICE_82 SLICE_82( .B1(\CPU/n2320 ), .A1(\CPU/n2322 ), .B0(\CPU/n2320 ), 
    .A0(\CPU/n2323 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_39__7__N_225 ), 
    .FCI(\CPU/n40493 ), .F0(\CPU/n2335 ), .Q0(\RAM/mem_39_6 ), 
    .F1(\CPU/n2334 ), .Q1(\RAM/mem_39_7 ), .FCO(\CPU/n40494 ));
  SLICE_83 SLICE_83( .B1(\CPU/n2320 ), .A1(\CPU/n2324 ), .B0(\CPU/n2320 ), 
    .A0(\CPU/n2325 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_39__7__N_225 ), 
    .FCI(\CPU/n40492 ), .F0(\CPU/n2337 ), .Q0(\RAM/mem_39_4 ), 
    .F1(\CPU/n2336 ), .Q1(\RAM/mem_39_5 ), .FCO(\CPU/n40493 ));
  SLICE_84 SLICE_84( .D1(\CPU/n795 ), .C1(\CPU/n46146 ), .B1(\CPU/n2204 ), 
    .A1(\CPU/n46870 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_39__7__N_225 ), 
    .Q0(\RAM/mem_39_2 ), .F1(\CPU/n2338 ), .Q1(\RAM/mem_39_3 ), 
    .FCO(\CPU/n40492 ));
  SLICE_85 SLICE_85( .D0(\CPU/n8965 ), .C0(\CPU/n45777 ), .B0(\CPU/n46016 ), 
    .M1(data_1), .M0(data_0), .CLK(\RAM/mem_39__7__N_225 ), .FCI(\CPU/n40491 ), 
    .F0(\CPU/n2320 ), .Q0(\RAM/mem_39_0 ), .Q1(\RAM/mem_39_1 ));
  SLICE_86 SLICE_86( .D1(\CPU/n45777 ), .C1(\CPU/n827 ), .B1(\CPU/n46033 ), 
    .A1(\CPU/n23068 ), .D0(\CPU/n46033 ), .C0(\CPU/n827 ), .B0(\CPU/n45777 ), 
    .A0(\CPU/n4448 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_38__7__N_222 ), 
    .FCI(\CPU/n40490 ), .F0(\CPU/n2322 ), .Q0(\RAM/mem_38_6 ), 
    .F1(\CPU/n2321 ), .Q1(\RAM/mem_38_7 ), .FCO(\CPU/n40491 ));
  SLICE_87 SLICE_87( .D1(\CPU/n46138 ), .C1(\CPU/n23051 ), 
    .B1(\CPU/n8_adj_442 ), .A1(\CPU/n8965 ), .D0(\CPU/n45777 ), 
    .C0(\CPU/n827 ), .B0(\CPU/n46033 ), .A0(\CPU/n45781 ), .M1(data_5), 
    .M0(data_4), .CLK(\RAM/mem_38__7__N_222 ), .FCI(\CPU/n40489 ), 
    .F0(\CPU/n2324 ), .Q0(\RAM/mem_38_4 ), .F1(\CPU/n2323 ), 
    .Q1(\RAM/mem_38_5 ), .FCO(\CPU/n40490 ));
  SLICE_88 SLICE_88( .D1(\CPU/n45762 ), .C1(\CPU/n46870 ), .B1(\CPU/n43668 ), 
    .A1(\CPU/n43655 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_38__7__N_222 ), 
    .Q0(\RAM/mem_38_2 ), .F1(\CPU/n2325 ), .Q1(\RAM/mem_38_3 ), 
    .FCO(\CPU/n40489 ));
  SLICE_89 SLICE_89( .D1(\CPU/n190 ), .C1(\CPU/n45969 ), .B1(\CPU/n45999 ), 
    .A1(\CPU/n45998 ), .D0(\CPU/n191 ), .C0(\CPU/n45983 ), .B0(\CPU/n45999 ), 
    .A0(\CPU/n4_adj_446 ), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_55__7__N_273 ), .FCI(\CPU/n40487 ), .F0(\CPU/n242 ), 
    .Q0(\RAM/mem_55_4 ), .F1(\CPU/n241_adj_447 ), .Q1(\RAM/mem_55_5 ));
  SLICE_90 SLICE_90( .D1(\CPU/n46005 ), .C1(\CPU/n45988 ), .B1(\CPU/n45999 ), 
    .A1(\CPU/n45998 ), .A0(\CPU/n45981 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_55__7__N_273 ), .FCI(\CPU/n40486 ), .F0(\CPU/n244_adj_364 ), 
    .Q0(\RAM/mem_55_2 ), .F1(\CPU/n243_adj_448 ), .Q1(\RAM/mem_55_3 ), 
    .FCO(\CPU/n40487 ));
  SLICE_91 SLICE_91( .D1(\CPU/n466 ), .C1(\CPU/n46229 ), .B1(\CPU/n46264 ), 
    .A1(\CPU/n46261 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_16__7__N_156 ), 
    .Q0(\RAM/mem_16_2 ), .F1(\CPU/n1005 ), .Q1(\RAM/mem_16_3 ), 
    .FCO(\CPU/n40419 ));
  SLICE_92 SLICE_92( .D1(\CPU/n45998 ), .C1(\CPU/n45995 ), .B1(\CPU/n46006 ), 
    .A1(\CPU/n45999 ), .D0(\CPU/n46008 ), .C0(\CPU/n8_adj_451 ), 
    .B0(\CPU/n45999 ), .A0(\CPU/n45998 ), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_55__7__N_273 ), .FCI(\CPU/n40485 ), .F0(\CPU/n246_adj_365 ), 
    .Q0(\RAM/mem_55_0 ), .F1(\CPU/n245_adj_324 ), .Q1(\RAM/mem_55_1 ), 
    .FCO(\CPU/n40486 ));
  SLICE_93 SLICE_93( .D1(\CPU/n117_adj_308 ), .C1(\CPU/n119 ), 
    .B1(\CPU/n46266 ), .A1(\CPU/n46264 ), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_54__7__N_270 ), .Q0(\RAM/mem_54_6 ), .F1(\CPU/n247_adj_366 ), 
    .Q1(\RAM/mem_54_7 ), .FCO(\CPU/n40485 ));
  SLICE_94 SLICE_94( .B0(\CPU/n2086 ), .A0(\CPU/n2087 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_38__7__N_222 ), .FCI(\CPU/n40484 ), 
    .F0(\CPU/n2099 ), .Q0(\RAM/mem_38_0 ), .Q1(\RAM/mem_38_1 ));
  SLICE_95 SLICE_95( .B1(\CPU/n2086 ), .A1(\CPU/n2088 ), .B0(\CPU/n2086 ), 
    .A0(\CPU/n2089 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_37__7__N_219 ), 
    .FCI(\CPU/n40483 ), .F0(\CPU/n2101 ), .Q0(\RAM/mem_37_6 ), 
    .F1(\CPU/n2100 ), .Q1(\RAM/mem_37_7 ), .FCO(\CPU/n40484 ));
  SLICE_96 SLICE_96( .B1(\CPU/n2086 ), .A1(\CPU/n2090 ), .B0(\CPU/n2086 ), 
    .A0(\CPU/n2091 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_37__7__N_219 ), 
    .FCI(\CPU/n40482 ), .F0(\CPU/n2103 ), .Q0(\RAM/mem_37_4 ), 
    .F1(\CPU/n2102 ), .Q1(\RAM/mem_37_5 ), .FCO(\CPU/n40483 ));
  SLICE_97 SLICE_97( .D1(\CPU/n220_adj_405 ), .C1(\CPU/n45941 ), 
    .B1(\CPU/n45965 ), .A1(\CPU/n22712 ), .D0(\CPU/n221_adj_435 ), 
    .C0(\CPU/n45949 ), .B0(\CPU/n45965 ), .A0(\CPU/n22712 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_60__7__N_288 ), .FCI(\CPU/n40417 ), 
    .F0(\CPU/n272_adj_450 ), .Q0(\RAM/mem_60_0 ), .F1(\CPU/n271_adj_449 ), 
    .Q1(\RAM/mem_60_1 ));
  SLICE_98 SLICE_98( .D1(\CPU/n728 ), .C1(\CPU/n5_adj_460 ), 
    .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_4 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_37__7__N_219 ), .Q0(\RAM/mem_37_2 ), .F1(\CPU/n2104 ), 
    .Q1(\RAM/mem_37_3 ), .FCO(\CPU/n40482 ));
  SLICE_99 SLICE_99( .B0(\CPU/n2073 ), .A0(\CPU/n2074 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_37__7__N_219 ), .FCI(\CPU/n40481 ), 
    .F0(\CPU/n2086 ), .Q0(\RAM/mem_37_0 ), .Q1(\RAM/mem_37_1 ));
  SLICE_100 SLICE_100( .D1(\CPU/n22712 ), .C1(\CPU/n243_adj_463 ), 
    .B1(\CPU/n45972 ), .A1(\CPU/n45965 ), .A0(\CPU/n45950 ), .M1(data_7), 
    .M0(data_6), .CLK(\RAM/mem_59__7__N_285 ), .FCI(\CPU/n40416 ), 
    .F0(\CPU/n274_adj_426 ), .Q0(\RAM/mem_59_6 ), .F1(\CPU/n273_adj_425 ), 
    .Q1(\RAM/mem_59_7 ), .FCO(\CPU/n40417 ));
  SLICE_101 SLICE_101( .B1(\CPU/n2073 ), .A1(\CPU/n2075 ), .B0(\CPU/n2073 ), 
    .A0(\CPU/n2076 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_36__7__N_216 ), 
    .FCI(\CPU/n40480 ), .F0(\CPU/n2088 ), .Q0(\RAM/mem_36_6 ), 
    .F1(\CPU/n2087 ), .Q1(\RAM/mem_36_7 ), .FCO(\CPU/n40481 ));
  SLICE_102 SLICE_102( .B1(\CPU/n2073 ), .A1(\CPU/n2077 ), .B0(\CPU/n2073 ), 
    .A0(\CPU/n2078 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_36__7__N_216 ), 
    .FCI(\CPU/n40479 ), .F0(\CPU/n2090 ), .Q0(\RAM/mem_36_4 ), 
    .F1(\CPU/n2089 ), .Q1(\RAM/mem_36_5 ), .FCO(\CPU/n40480 ));
  SLICE_103 SLICE_103( .A1(\CPU/n254_adj_430 ), .D0(\CPU/n45985 ), 
    .C0(\CPU/n8_adj_464 ), .B0(\CPU/n45971 ), .A0(\CPU/n22712 ), .M1(data_5), 
    .M0(data_4), .CLK(\RAM/mem_59__7__N_285 ), .FCI(\CPU/n40415 ), 
    .F0(\CPU/n276_adj_427 ), .Q0(\RAM/mem_59_4 ), .F1(\CPU/n275_adj_428 ), 
    .Q1(\RAM/mem_59_5 ), .FCO(\CPU/n40416 ));
  SLICE_104 SLICE_104( .D1(\CPU/n45763 ), .C1(\CPU/n5_adj_460 ), 
    .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_4 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_36__7__N_216 ), .Q0(\RAM/mem_36_2 ), .F1(\CPU/n2091 ), 
    .Q1(\RAM/mem_36_3 ), .FCO(\CPU/n40479 ));
  SLICE_105 SLICE_105( .B0(\CPU/n2060 ), .A0(\CPU/n2061 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_36__7__N_216 ), .FCI(\CPU/n40478 ), 
    .F0(\CPU/n2073 ), .Q0(\RAM/mem_36_0 ), .Q1(\RAM/mem_36_1 ));
  SLICE_106 SLICE_106( .B1(\CPU/n2060 ), .A1(\CPU/n2062 ), .B0(\CPU/n2060 ), 
    .A0(\CPU/n2063 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_35__7__N_213 ), 
    .FCI(\CPU/n40477 ), .F0(\CPU/n2075 ), .Q0(\RAM/mem_35_6 ), 
    .F1(\CPU/n2074 ), .Q1(\RAM/mem_35_7 ), .FCO(\CPU/n40478 ));
  SLICE_107 SLICE_107( .D1(\CPU/n45974 ), .C1(\CPU/n11 ), .B1(\CPU/n45958 ), 
    .A1(\CPU/n45957 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_59__7__N_285 ), 
    .Q0(\RAM/mem_59_2 ), .F1(\CPU/n277_adj_473 ), .Q1(\RAM/mem_59_3 ), 
    .FCO(\CPU/n40415 ));
  SLICE_108 SLICE_108( .B1(\CPU/n2060 ), .A1(\CPU/n2064 ), .B0(\CPU/n2060 ), 
    .A0(\CPU/n2065 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_35__7__N_213 ), 
    .FCI(\CPU/n40476 ), .F0(\CPU/n2077 ), .Q0(\RAM/mem_35_4 ), 
    .F1(\CPU/n2076 ), .Q1(\RAM/mem_35_5 ), .FCO(\CPU/n40477 ));
  SLICE_109 SLICE_109( .D1(\CPU/n46847 ), .C1(\CPU/n19 ), 
    .B1(\CPU/n7_adj_397 ), .A1(\CPU/n43701 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_35__7__N_213 ), .Q0(\RAM/mem_35_2 ), .F1(\CPU/n2078 ), 
    .Q1(\RAM/mem_35_3 ), .FCO(\CPU/n40476 ));
  SLICE_110 SLICE_110( .B0(\CPU/n2047 ), .A0(\CPU/n2048 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_35__7__N_213 ), .FCI(\CPU/n40475 ), 
    .F0(\CPU/n2060 ), .Q0(\RAM/mem_35_0 ), .Q1(\RAM/mem_35_1 ));
  SLICE_111 SLICE_111( .B1(\CPU/n2047 ), .A1(\CPU/n2049 ), .B0(\CPU/n2047 ), 
    .A0(\CPU/n2050 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_34__7__N_210 ), 
    .FCI(\CPU/n40474 ), .F0(\CPU/n2062 ), .Q0(\RAM/mem_34_6 ), 
    .F1(\CPU/n2061 ), .Q1(\RAM/mem_34_7 ), .FCO(\CPU/n40475 ));
  SLICE_112 SLICE_112( .B1(\CPU/n2047 ), .A1(\CPU/n2051 ), .B0(\CPU/n2047 ), 
    .A0(\CPU/n2052 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_34__7__N_210 ), 
    .FCI(\CPU/n40473 ), .F0(\CPU/n2064 ), .Q0(\RAM/mem_34_4 ), 
    .F1(\CPU/n2063 ), .Q1(\RAM/mem_34_5 ), .FCO(\CPU/n40474 ));
  SLICE_113 SLICE_113( .D1(\CPU/n45964 ), .C1(\CPU/n241_adj_447 ), 
    .B1(\CPU/n45958 ), .A1(\CPU/n45957 ), .D0(\CPU/n221 ), .C0(\CPU/n242 ), 
    .B0(\CPU/n45958 ), .A0(\CPU/n45957 ), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_56__7__N_276 ), .FCI(\CPU/n40413 ), .F0(\CPU/n272_adj_474 ), 
    .Q0(\RAM/mem_56_6 ), .F1(\CPU/n271_adj_475 ), .Q1(\RAM/mem_56_7 ));
  SLICE_114 SLICE_114( .D1(\CPU/n45791 ), .C1(\CPU/n19 ), .B1(\CPU/n45765 ), 
    .A1(\CPU/n45760 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_34__7__N_210 ), 
    .Q0(\RAM/mem_34_2 ), .F1(\CPU/n2065 ), .Q1(\RAM/mem_34_3 ), 
    .FCO(\CPU/n40473 ));
  SLICE_115 SLICE_115( .D0(\CPU/n38250 ), .C0(\CPU/n46040 ), .B0(\CPU/n46026 ), 
    .M1(data_1), .M0(data_0), .CLK(\RAM/mem_34__7__N_210 ), .FCI(\CPU/n40472 ), 
    .F0(\CPU/n2047 ), .Q0(\RAM/mem_34_0 ), .Q1(\RAM/mem_34_1 ));
  SLICE_116 SLICE_116( .D1(\CPU/n46026 ), .C1(\CPU/n46040 ), .B1(\CPU/n758 ), 
    .A1(\CPU/n44022 ), .D0(\CPU/n46026 ), .C0(\CPU/n46040 ), .B0(\CPU/n758 ), 
    .A0(\CPU/n45264 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_33__7__N_207 ), 
    .FCI(\CPU/n40471 ), .F0(\CPU/n2049 ), .Q0(\RAM/mem_33_6 ), 
    .F1(\CPU/n2048 ), .Q1(\RAM/mem_33_7 ), .FCO(\CPU/n40472 ));
  SLICE_117 SLICE_117( .D1(\CPU/n46040 ), .C1(\CPU/n758 ), 
    .B1(\CPU/n8_adj_477 ), .A1(\CPU/n46015 ), .C0(\CPU/n758 ), 
    .B0(\CPU/n8_adj_477 ), .A0(\CPU/n46015 ), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_33__7__N_207 ), .FCI(\CPU/n40470 ), .F0(\CPU/n2051 ), 
    .Q0(\RAM/mem_33_4 ), .F1(\CPU/n2050 ), .Q1(\RAM/mem_33_5 ), 
    .FCO(\CPU/n40471 ));
  SLICE_118 SLICE_118( .D1(\CPU/n724 ), .C1(\CPU/n19 ), .B1(\CPU/n45791 ), 
    .A1(\CPU/n46847 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_33__7__N_207 ), 
    .Q0(\RAM/mem_33_2 ), .F1(\CPU/n2052 ), .Q1(\RAM/mem_33_3 ), 
    .FCO(\CPU/n40470 ));
  SLICE_119 SLICE_119( .D1(\CPU/n45989 ), .C1(\CPU/n243_adj_448 ), 
    .B1(\CPU/n45958 ), .A1(\CPU/n45957 ), .D0(\CPU/n45981 ), 
    .C0(\CPU/n244_adj_364 ), .B0(\CPU/n45958 ), .A0(\CPU/n45957 ), .M1(data_5), 
    .M0(data_4), .CLK(\RAM/mem_56__7__N_276 ), .FCI(\CPU/n40412 ), 
    .F0(\CPU/n274_adj_479 ), .Q0(\RAM/mem_56_4 ), .F1(\CPU/n273_adj_480 ), 
    .Q1(\RAM/mem_56_5 ), .FCO(\CPU/n40413 ));
  SLICE_120 SLICE_120( .D1(\CPU/n224 ), .C1(\CPU/n245_adj_324 ), 
    .B1(\CPU/n45957 ), .A1(\CPU/n45963 ), .D0(\CPU/n45951 ), 
    .C0(\CPU/n246_adj_365 ), .B0(\CPU/n46008 ), .A0(\CPU/n45992 ), .M1(data_3), 
    .M0(data_2), .CLK(\RAM/mem_56__7__N_276 ), .FCI(\CPU/n40411 ), 
    .F0(\CPU/n276_adj_481 ), .Q0(\RAM/mem_56_2 ), .F1(\CPU/n275_adj_482 ), 
    .Q1(\RAM/mem_56_3 ), .FCO(\CPU/n40412 ));
  SLICE_121 SLICE_121( .D1(\CPU/n45974 ), .C1(\CPU/n247_adj_366 ), 
    .B1(\CPU/n45958 ), .A1(\CPU/n45957 ), .D0(\CPU/n118 ), .C0(\CPU/n120 ), 
    .B0(\CPU/n46266 ), .A0(\CPU/n46264 ), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_56__7__N_276 ), .FCI(\CPU/n40410 ), .F0(\CPU/n278_adj_483 ), 
    .Q0(\RAM/mem_56_0 ), .F1(\CPU/n277_adj_337 ), .Q1(\RAM/mem_56_1 ), 
    .FCO(\CPU/n40411 ));
  SLICE_122 SLICE_122( .B0(\CPU/n1843 ), .A0(\CPU/n1844 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_33__7__N_207 ), .FCI(\CPU/n40469 ), 
    .F0(\CPU/n1856 ), .Q0(\RAM/mem_33_0 ), .Q1(\RAM/mem_33_1 ));
  SLICE_123 SLICE_123( .B1(\CPU/n1843 ), .A1(\CPU/n1845 ), .B0(\CPU/n1843 ), 
    .A0(\CPU/n1846 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_32__7__N_204 ), 
    .FCI(\CPU/n40468 ), .F0(\CPU/n1858 ), .Q0(\RAM/mem_32_6 ), 
    .F1(\CPU/n1857 ), .Q1(\RAM/mem_32_7 ), .FCO(\CPU/n40469 ));
  SLICE_124 SLICE_124( .B1(\CPU/n1843 ), .A1(\CPU/n1847 ), .B0(\CPU/n1843 ), 
    .A0(\CPU/n1848 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_32__7__N_204 ), 
    .FCI(\CPU/n40467 ), .F0(\CPU/n1860 ), .Q0(\RAM/mem_32_4 ), 
    .F1(\CPU/n1859 ), .Q1(\RAM/mem_32_5 ), .FCO(\CPU/n40468 ));
  SLICE_125 SLICE_125( .D1(\CPU/n658 ), .C1(\CPU/n46137 ), .B1(\CPU/n40913 ), 
    .A1(\CPU/n45766 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_32__7__N_204 ), 
    .Q0(\RAM/mem_32_2 ), .F1(\CPU/n1861 ), .Q1(\RAM/mem_32_3 ), 
    .FCO(\CPU/n40467 ));
  SLICE_126 SLICE_126( .B0(\CPU/n1830 ), .A0(\CPU/n1831 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_32__7__N_204 ), .FCI(\CPU/n40466 ), 
    .F0(\CPU/n1843 ), .Q0(\RAM/mem_32_0 ), .Q1(\RAM/mem_32_1 ));
  SLICE_127 SLICE_127( .B1(\CPU/n1830 ), .A1(\CPU/n1832 ), .B0(\CPU/n1830 ), 
    .A0(\CPU/n1833 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_31__7__N_201 ), 
    .FCI(\CPU/n40465 ), .F0(\CPU/n1845 ), .Q0(\RAM/mem_31_6 ), 
    .F1(\CPU/n1844 ), .Q1(\RAM/mem_31_7 ), .FCO(\CPU/n40466 ));
  SLICE_128 SLICE_128( .B1(\CPU/n1830 ), .A1(\CPU/n1834 ), .B0(\CPU/n1830 ), 
    .A0(\CPU/n1835 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_31__7__N_201 ), 
    .FCI(\CPU/n40464 ), .F0(\CPU/n1847 ), .Q0(\RAM/mem_31_4 ), 
    .F1(\CPU/n1846 ), .Q1(\RAM/mem_31_5 ), .FCO(\CPU/n40465 ));
  SLICE_129 SLICE_129( .D1(\CPU/n657 ), .C1(\CPU/n46137 ), 
    .B1(\CPU/n5_adj_436 ), .A1(\CPU/n6_adj_491 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_31__7__N_201 ), .Q0(\RAM/mem_31_2 ), .F1(\CPU/n1848 ), 
    .Q1(\RAM/mem_31_3 ), .FCO(\CPU/n40464 ));
  SLICE_130 SLICE_130( .B0(\CPU/n1817 ), .A0(\CPU/n1818 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_31__7__N_201 ), .FCI(\CPU/n40463 ), 
    .F0(\CPU/n1830 ), .Q0(\RAM/mem_31_0 ), .Q1(\RAM/mem_31_1 ));
  SLICE_131 SLICE_131( .B1(\CPU/n1817 ), .A1(\CPU/n1819 ), .B0(\CPU/n1817 ), 
    .A0(\CPU/n1820 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_30__7__N_198 ), 
    .FCI(\CPU/n40462 ), .F0(\CPU/n1832 ), .Q0(\RAM/mem_30_6 ), 
    .F1(\CPU/n1831 ), .Q1(\RAM/mem_30_7 ), .FCO(\CPU/n40463 ));
  SLICE_132 SLICE_132( .B1(\CPU/n1817 ), .A1(\CPU/n1821 ), .B0(\CPU/n1817 ), 
    .A0(\CPU/n1822 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_30__7__N_198 ), 
    .FCI(\CPU/n40461 ), .F0(\CPU/n1834 ), .Q0(\RAM/mem_30_4 ), 
    .F1(\CPU/n1833 ), .Q1(\RAM/mem_30_5 ), .FCO(\CPU/n40462 ));
  SLICE_133 SLICE_133( .D1(\CPU/n45790 ), .C1(\CPU/n46144 ), .B1(\CPU/n45782 ), 
    .A1(\CPU/n46870 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_30__7__N_198 ), 
    .Q0(\RAM/mem_30_2 ), .F1(\CPU/n1835 ), .Q1(\RAM/mem_30_3 ), 
    .FCO(\CPU/n40461 ));
  SLICE_134 SLICE_134( .D1(\CPU/n119 ), .C1(\CPU/n121 ), .B1(\CPU/n46266 ), 
    .A1(\CPU/n46264 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_55__7__N_273 ), 
    .Q0(\RAM/mem_55_6 ), .Q1(\RAM/mem_55_7 ), .FCO(\CPU/n40410 ));
  SLICE_135 SLICE_135( .D0(\CPU/n45879 ), .C0(\CPU/n45878 ), .B0(\CPU/n38297 ), 
    .A0(\CPU/n38301 ), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_30__7__N_198 ), 
    .FCI(\CPU/n40460 ), .F0(\CPU/n1817 ), .Q0(\RAM/mem_30_0 ), 
    .Q1(\RAM/mem_30_1 ));
  SLICE_136 SLICE_136( .D1(\CPU/n23044 ), .C1(\CPU/n21753 ), 
    .B1(\CPU/n4_adj_499 ), .A1(\CPU/n45818 ), .D0(\CPU/n21753 ), 
    .C0(\CPU/n45822 ), .B0(\CPU/n45892 ), .A0(\CPU/n45818 ), .M1(data_7), 
    .M0(data_6), .CLK(\RAM/mem_29__7__N_195 ), .FCI(\CPU/n40459 ), 
    .F0(\CPU/n1819 ), .Q0(\RAM/mem_29_6 ), .F1(\CPU/n1818 ), 
    .Q1(\RAM/mem_29_7 ), .FCO(\CPU/n40460 ));
  SLICE_137 SLICE_137( .D1(\CPU/n4405 ), .C1(\CPU/n45822 ), .B1(\CPU/n45820 ), 
    .A1(\CPU/n45879 ), .C0(\CPU/n45822 ), .B0(\CPU/n45820 ), .A0(\CPU/n45879 ), 
    .M1(data_5), .M0(data_4), .CLK(\RAM/mem_29__7__N_195 ), .FCI(\CPU/n40458 ), 
    .F0(\CPU/n1821 ), .Q0(\RAM/mem_29_4 ), .F1(\CPU/n1820 ), 
    .Q1(\RAM/mem_29_5 ), .FCO(\CPU/n40459 ));
  SLICE_138 SLICE_138( .D1(\CPU/n45794 ), .C1(\CPU/n46144 ), .B1(\CPU/n1688 ), 
    .A1(\CPU/n46870 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_29__7__N_195 ), 
    .Q0(\RAM/mem_29_2 ), .F1(\CPU/n1822 ), .Q1(\RAM/mem_29_3 ), 
    .FCO(\CPU/n40458 ));
  SLICE_139 SLICE_139( .B0(\CPU/n1570 ), .A0(\CPU/n1571 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_29__7__N_195 ), .FCI(\CPU/n40457 ), 
    .F0(\CPU/n1583 ), .Q0(\RAM/mem_29_0 ), .Q1(\RAM/mem_29_1 ));
  SLICE_140 SLICE_140( .B1(\CPU/n1570 ), .A1(\CPU/n1572 ), .B0(\CPU/n1570 ), 
    .A0(\CPU/n1573 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_28__7__N_192 ), 
    .FCI(\CPU/n40456 ), .F0(\CPU/n1585 ), .Q0(\RAM/mem_28_6 ), 
    .F1(\CPU/n1584 ), .Q1(\RAM/mem_28_7 ), .FCO(\CPU/n40457 ));
  SLICE_141 SLICE_141( .M1(data_1), .M0(data_0), .CLK(\RAM/mem_16__7__N_156 ), 
    .FCI(\CPU/n40409 ), .F0(\CPU/akku_o_8_N_50_8 ), .Q0(\RAM/mem_16_0 ), 
    .Q1(\RAM/mem_16_1 ));
  SLICE_142 SLICE_142( .B1(\CPU/n1570 ), .A1(\CPU/n1574 ), .B0(\CPU/n1570 ), 
    .A0(\CPU/n1575 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_28__7__N_192 ), 
    .FCI(\CPU/n40455 ), .F0(\CPU/n1587 ), .Q0(\RAM/mem_28_4 ), 
    .F1(\CPU/n1586 ), .Q1(\RAM/mem_28_5 ), .FCO(\CPU/n40456 ));
  SLICE_143 SLICE_143( .D1(\CPU/n588 ), .C1(\CPU/n43400 ), 
    .B1(\CPU/n9_adj_487 ), .A1(\CPU/n46147 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_28__7__N_192 ), .Q0(\RAM/mem_28_2 ), .F1(\CPU/n1588 ), 
    .Q1(\RAM/mem_28_3 ), .FCO(\CPU/n40455 ));
  SLICE_144 SLICE_144( .B0(\CPU/n1557 ), .A0(\CPU/n1558 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_28__7__N_192 ), .FCI(\CPU/n40454 ), 
    .F0(\CPU/n1570 ), .Q0(\RAM/mem_28_0 ), .Q1(\RAM/mem_28_1 ));
  SLICE_145 SLICE_145( .B1(\CPU/n1557 ), .A1(\CPU/n1559 ), .B0(\CPU/n1557 ), 
    .A0(\CPU/n1560 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_27__7__N_189 ), 
    .FCI(\CPU/n40453 ), .F0(\CPU/n1572 ), .Q0(\RAM/mem_27_6 ), 
    .F1(\CPU/n1571 ), .Q1(\RAM/mem_27_7 ), .FCO(\CPU/n40454 ));
  SLICE_146 SLICE_146( .B1(\CPU/n1557 ), .A1(\CPU/n1561 ), .B0(\CPU/n1557 ), 
    .A0(\CPU/n1562 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_27__7__N_189 ), 
    .FCI(\CPU/n40452 ), .F0(\CPU/n1574 ), .Q0(\RAM/mem_27_4 ), 
    .F1(\CPU/n1573 ), .Q1(\RAM/mem_27_5 ), .FCO(\CPU/n40453 ));
  SLICE_147 SLICE_147( .D1(akku_o_c_7), .C1(\CPU/n46018 ), .B1(\CPU/n46133 ), 
    .D0(akku_o_c_6), .C0(\CPU/n45771 ), .B0(\CPU/n46133 ), .M1(data_7), 
    .M0(data_6), .CLK(\RAM/mem_15__7__N_153 ), .FCI(\CPU/n40408 ), 
    .F0(\CPU/akku_o_8_N_50_6 ), .Q0(\RAM/mem_15_6 ), 
    .F1(\CPU/akku_o_8_N_50_7 ), .Q1(\RAM/mem_15_7 ), .FCO(\CPU/n40409 ));
  SLICE_148 SLICE_148( .D1(\CPU/n587 ), .C1(\CPU/n46145 ), 
    .B1(\CPU/n4_adj_489 ), .A1(\CPU/n43681 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_27__7__N_189 ), .Q0(\RAM/mem_27_2 ), .F1(\CPU/n1575 ), 
    .Q1(\RAM/mem_27_3 ), .FCO(\CPU/n40452 ));
  SLICE_149 SLICE_149( .D1(akku_o_c_5), .C1(\CPU/n45749 ), .B1(\CPU/n46133 ), 
    .D0(akku_o_c_4), .C0(\CPU/n46845 ), .B0(\CPU/n46133 ), .A0(address_4), 
    .M1(data_5), .M0(data_4), .CLK(\RAM/mem_15__7__N_153 ), .FCI(\CPU/n40407 ), 
    .F0(\CPU/akku_o_8_N_50_4 ), .Q0(\RAM/mem_15_4 ), 
    .F1(\CPU/akku_o_8_N_50_5 ), .Q1(\RAM/mem_15_5 ), .FCO(\CPU/n40408 ));
  SLICE_150 SLICE_150( .B0(\CPU/n1544 ), .A0(\CPU/n1545 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_27__7__N_189 ), .FCI(\CPU/n40451 ), 
    .F0(\CPU/n1557 ), .Q0(\RAM/mem_27_0 ), .Q1(\RAM/mem_27_1 ));
  SLICE_151 SLICE_151( .B1(\CPU/n1544 ), .A1(\CPU/n1546 ), .B0(\CPU/n1544 ), 
    .A0(\CPU/n1547 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_26__7__N_186 ), 
    .FCI(\CPU/n40450 ), .F0(\CPU/n1559 ), .Q0(\RAM/mem_26_6 ), 
    .F1(\CPU/n1558 ), .Q1(\RAM/mem_26_7 ), .FCO(\CPU/n40451 ));
  SLICE_152 SLICE_152( .B1(\CPU/n1544 ), .A1(\CPU/n1548 ), .B0(\CPU/n1544 ), 
    .A0(\CPU/n1549 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_26__7__N_186 ), 
    .FCI(\CPU/n40449 ), .F0(\CPU/n1561 ), .Q0(\RAM/mem_26_4 ), 
    .F1(\CPU/n1560 ), .Q1(\RAM/mem_26_5 ), .FCO(\CPU/n40450 ));
  SLICE_153 SLICE_153( .D1(\CPU/n45799 ), .C1(\CPU/n46145 ), 
    .B1(\CPU/n5_adj_507 ), .A1(\CPU/n6_adj_399 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_26__7__N_186 ), .Q0(\RAM/mem_26_2 ), .F1(\CPU/n1562 ), 
    .Q1(\RAM/mem_26_3 ), .FCO(\CPU/n40449 ));
  SLICE_154 SLICE_154( .D0(\CPU/n4_adj_403 ), .C0(\CPU/n46045 ), 
    .B0(\CPU/n6_adj_369 ), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_26__7__N_186 ), .FCI(\CPU/n40448 ), .F0(\CPU/n1544 ), 
    .Q0(\RAM/mem_26_0 ), .Q1(\RAM/mem_26_1 ));
  SLICE_155 SLICE_155( .D1(\CPU/n46045 ), .C1(\CPU/n4_adj_403 ), 
    .B1(\CPU/n6_adj_369 ), .A1(\CPU/n1533 ), .D0(\CPU/n45887 ), 
    .C0(\CPU/n23019 ), .B0(\CPU/n45829 ), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_25__7__N_183 ), .FCI(\CPU/n40447 ), .F0(\CPU/n1546 ), 
    .Q0(\RAM/mem_25_6 ), .F1(\CPU/n1545 ), .Q1(\RAM/mem_25_7 ), 
    .FCO(\CPU/n40448 ));
  SLICE_156 SLICE_156( .D1(\CPU/n46045 ), .C1(\CPU/n4_adj_403 ), 
    .B1(\CPU/n6_adj_369 ), .A1(\CPU/n40970 ), .D0(\CPU/n22463 ), 
    .C0(\CPU/n38213 ), .B0(\CPU/n4224 ), .A0(\CPU/n45829 ), .M1(data_5), 
    .M0(data_4), .CLK(\RAM/mem_25__7__N_183 ), .FCI(\CPU/n40446 ), 
    .F0(\CPU/n1548 ), .Q0(\RAM/mem_25_4 ), .F1(\CPU/n1547 ), 
    .Q1(\RAM/mem_25_5 ), .FCO(\CPU/n40447 ));
  SLICE_157 SLICE_157( .D1(akku_o_c_3), .C1(\CPU/n45728 ), .B1(\CPU/n46133 ), 
    .A1(address_3), .D0(akku_o_c_2), .C0(\CPU/n45724 ), .B0(\CPU/n46133 ), 
    .A0(address_2), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_15__7__N_153 ), 
    .FCI(\CPU/n40406 ), .F0(\CPU/akku_o_8_N_50_2 ), .Q0(\RAM/mem_15_2 ), 
    .F1(\CPU/akku_o_8_N_50_3 ), .Q1(\RAM/mem_15_3 ), .FCO(\CPU/n40407 ));
  SLICE_158 SLICE_158( .D1(\CPU/n1421 ), .C1(\CPU/n46145 ), .B1(\CPU/n21707 ), 
    .A1(\CPU/n23659 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_25__7__N_183 ), 
    .Q0(\RAM/mem_25_2 ), .F1(\CPU/n1549 ), .Q1(\RAM/mem_25_3 ), 
    .FCO(\CPU/n40446 ));
  SLICE_159 SLICE_159( .B0(\CPU/n1312 ), .A0(\CPU/n1313 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_25__7__N_183 ), .FCI(\CPU/n40445 ), 
    .F0(\CPU/n1325 ), .Q0(\RAM/mem_25_0 ), .Q1(\RAM/mem_25_1 ));
  SLICE_160 SLICE_160( .B1(\CPU/n1312 ), .A1(\CPU/n1314 ), .B0(\CPU/n1312 ), 
    .A0(\CPU/n1315 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_24__7__N_180 ), 
    .FCI(\CPU/n40444 ), .F0(\CPU/n1327 ), .Q0(\RAM/mem_24_6 ), 
    .F1(\CPU/n1326 ), .Q1(\RAM/mem_24_7 ), .FCO(\CPU/n40445 ));
  SLICE_161 SLICE_161( .D1(akku_o_c_1), .C1(\CPU/n938 ), .B1(\CPU/n46133 ), 
    .A1(address_1), .D0(akku_o_c_0), .C0(\CPU/n45248 ), .B0(\CPU/n46133 ), 
    .A0(address_0), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_15__7__N_153 ), 
    .FCI(\CPU/n40405 ), .F0(\CPU/n4265 ), .Q0(\RAM/mem_15_0 ), 
    .F1(\CPU/akku_o_8_N_50_1 ), .Q1(\RAM/mem_15_1 ), .FCO(\CPU/n40406 ));
  SLICE_162 SLICE_162( .B1(\CPU/n1312 ), .A1(\CPU/n1316 ), .B0(\CPU/n1312 ), 
    .A0(\CPU/n1317 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_24__7__N_180 ), 
    .FCI(\CPU/n40443 ), .F0(\CPU/n1329 ), .Q0(\RAM/mem_24_4 ), 
    .F1(\CPU/n1328 ), .Q1(\RAM/mem_24_5 ), .FCO(\CPU/n40444 ));
  SLICE_163 SLICE_163( .D1(\CPU/n518 ), .C1(\CPU/n46128 ), 
    .B1(\CPU/n7_adj_469 ), .A1(\CPU/n43679 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_24__7__N_180 ), .Q0(\RAM/mem_24_2 ), .F1(\CPU/n1330 ), 
    .Q1(\RAM/mem_24_3 ), .FCO(\CPU/n40443 ));
  SLICE_164 SLICE_164( .B0(\CPU/n1299 ), .A0(\CPU/n1300 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_24__7__N_180 ), .FCI(\CPU/n40442 ), 
    .F0(\CPU/n1312 ), .Q0(\RAM/mem_24_0 ), .Q1(\RAM/mem_24_1 ));
  SLICE_165 SLICE_165( .A1(\CPU/n46133 ), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_14__7__N_150 ), .Q0(\RAM/mem_14_6 ), .Q1(\RAM/mem_14_7 ), 
    .FCO(\CPU/n40405 ));
  SLICE_166 SLICE_166( .B1(\CPU/n1299 ), .A1(\CPU/n1301 ), .B0(\CPU/n1299 ), 
    .A0(\CPU/n1302 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_23__7__N_177 ), 
    .FCI(\CPU/n40441 ), .F0(\CPU/n1314 ), .Q0(\RAM/mem_23_6 ), 
    .F1(\CPU/n1313 ), .Q1(\RAM/mem_23_7 ), .FCO(\CPU/n40442 ));
  SLICE_167 SLICE_167( .B1(\CPU/n1299 ), .A1(\CPU/n1303 ), .B0(\CPU/n1299 ), 
    .A0(\CPU/n1304 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_23__7__N_177 ), 
    .FCI(\CPU/n40440 ), .F0(\CPU/n1316 ), .Q0(\RAM/mem_23_4 ), 
    .F1(\CPU/n1315 ), .Q1(\RAM/mem_23_5 ), .FCO(\CPU/n40441 ));
  SLICE_168 SLICE_168( .D1(\CPU/n45803 ), .C1(\CPU/n46128 ), 
    .B1(\CPU/n5_adj_413 ), .A1(\CPU/n6_adj_410 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_23__7__N_177 ), .Q0(\RAM/mem_23_2 ), .F1(\CPU/n1317 ), 
    .Q1(\RAM/mem_23_3 ), .FCO(\CPU/n40440 ));
  SLICE_169 SLICE_169( .B0(\CPU/n1286 ), .A0(\CPU/n1287 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_23__7__N_177 ), .FCI(\CPU/n40439 ), 
    .F0(\CPU/n1299 ), .Q0(\RAM/mem_23_0 ), .Q1(\RAM/mem_23_1 ));
  SLICE_170 SLICE_170( .B1(\CPU/n1286 ), .A1(\CPU/n1288 ), .B0(\CPU/n1286 ), 
    .A0(\CPU/n1289 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_22__7__N_174 ), 
    .FCI(\CPU/n40438 ), .F0(\CPU/n1301 ), .Q0(\RAM/mem_22_6 ), 
    .F1(\CPU/n1300 ), .Q1(\RAM/mem_22_7 ), .FCO(\CPU/n40439 ));
  SLICE_171 SLICE_171( .B1(\CPU/n1286 ), .A1(\CPU/n1290 ), .B0(\CPU/n1286 ), 
    .A0(\CPU/n1291 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_22__7__N_174 ), 
    .FCI(\CPU/n40437 ), .F0(\CPU/n1303 ), .Q0(\RAM/mem_22_4 ), 
    .F1(\CPU/n1302 ), .Q1(\RAM/mem_22_5 ), .FCO(\CPU/n40438 ));
  SLICE_172 SLICE_172( .D1(\CPU/n45806 ), .C1(\CPU/n43341 ), .B1(\CPU/n45804 ), 
    .A1(\CPU/n46870 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_22__7__N_174 ), 
    .Q0(\RAM/mem_22_2 ), .F1(\CPU/n1304 ), .Q1(\RAM/mem_22_3 ), 
    .FCO(\CPU/n40437 ));
  SLICE_173 SLICE_173( .D0(\CPU/n45840 ), .C0(\CPU/n45886 ), .B0(\CPU/n546 ), 
    .A0(\CPU/n40857 ), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_22__7__N_174 ), 
    .FCI(\CPU/n40436 ), .F0(\CPU/n1286 ), .Q0(\RAM/mem_22_0 ), 
    .Q1(\RAM/mem_22_1 ));
  SLICE_174 SLICE_174( .D1(\CPU/n45652 ), .C1(\CPU/n45883 ), .B1(\CPU/n45838 ), 
    .A1(\CPU/n45881 ), .D0(\CPU/n45840 ), .C0(\CPU/n546 ), .B0(\CPU/n45886 ), 
    .A0(\CPU/n45653 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_21__7__N_171 ), 
    .FCI(\CPU/n40435 ), .F0(\CPU/n1288 ), .Q0(\RAM/mem_21_6 ), 
    .F1(\CPU/n1287 ), .Q1(\RAM/mem_21_7 ), .FCO(\CPU/n40436 ));
  SLICE_175 SLICE_175( .D1(\CPU/n45840 ), .C1(\CPU/n546 ), .B1(\CPU/n45886 ), 
    .A1(\CPU/n21696 ), .C0(\CPU/n549 ), .B0(\CPU/n45838 ), .A0(\CPU/n45881 ), 
    .M1(data_5), .M0(data_4), .CLK(\RAM/mem_21__7__N_171 ), .FCI(\CPU/n40434 ), 
    .F0(\CPU/n1290 ), .Q0(\RAM/mem_21_4 ), .F1(\CPU/n1289 ), 
    .Q1(\RAM/mem_21_5 ), .FCO(\CPU/n40435 ));
  SLICE_176 SLICE_176( .D1(\CPU/n1161 ), .C1(\CPU/n46128 ), .B1(\CPU/n46051 ), 
    .A1(\CPU/n45896 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_21__7__N_171 ), 
    .Q0(\RAM/mem_21_2 ), .F1(\CPU/n1291 ), .Q1(\RAM/mem_21_3 ), 
    .FCO(\CPU/n40434 ));
  SLICE_177 SLICE_177( .B0(\CPU/n1039 ), .A0(\CPU/n1040 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_21__7__N_171 ), .FCI(\CPU/n40433 ), 
    .F0(\CPU/n1052 ), .Q0(\RAM/mem_21_0 ), .Q1(\RAM/mem_21_1 ));
  SLICE_178 SLICE_178( .B1(\CPU/n1039 ), .A1(\CPU/n1041 ), .B0(\CPU/n1039 ), 
    .A0(\CPU/n1042 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_20__7__N_168 ), 
    .FCI(\CPU/n40432 ), .F0(\CPU/n1054 ), .Q0(\RAM/mem_20_6 ), 
    .F1(\CPU/n1053 ), .Q1(\RAM/mem_20_7 ), .FCO(\CPU/n40433 ));
  SLICE_179 SLICE_179( .B1(\CPU/n1039 ), .A1(\CPU/n1043 ), .B0(\CPU/n1039 ), 
    .A0(\CPU/n1044 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_20__7__N_168 ), 
    .FCI(\CPU/n40431 ), .F0(\CPU/n1056 ), .Q0(\RAM/mem_20_4 ), 
    .F1(\CPU/n1055 ), .Q1(\RAM/mem_20_5 ), .FCO(\CPU/n40432 ));
  SLICE_180 SLICE_180( .D1(\CPU/n466 ), .C1(\CPU/n470 ), .B1(\CPU/n46230 ), 
    .A1(\CPU/n46229 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_20__7__N_168 ), 
    .Q0(\RAM/mem_20_2 ), .F1(\CPU/n1057 ), .Q1(\RAM/mem_20_3 ), 
    .FCO(\CPU/n40431 ));
  SLICE_181 SLICE_181( .B0(\CPU/n1026 ), .A0(\CPU/n1027 ), .M1(data_1), 
    .M0(data_0), .CLK(\RAM/mem_20__7__N_168 ), .FCI(\CPU/n40430 ), 
    .F0(\CPU/n1039 ), .Q0(\RAM/mem_20_0 ), .Q1(\RAM/mem_20_1 ));
  SLICE_182 SLICE_182( .B1(\CPU/n1026 ), .A1(\CPU/n1028 ), .B0(\CPU/n1026 ), 
    .A0(\CPU/n1029 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_19__7__N_165 ), 
    .FCI(\CPU/n40429 ), .F0(\CPU/n1041 ), .Q0(\RAM/mem_19_6 ), 
    .F1(\CPU/n1040 ), .Q1(\RAM/mem_19_7 ), .FCO(\CPU/n40430 ));
  SLICE_183 SLICE_183( .B1(\CPU/n1026 ), .A1(\CPU/n1030 ), .B0(\CPU/n1026 ), 
    .A0(\CPU/n1031 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_19__7__N_165 ), 
    .FCI(\CPU/n40428 ), .F0(\CPU/n1043 ), .Q0(\RAM/mem_19_4 ), 
    .F1(\CPU/n1042 ), .Q1(\RAM/mem_19_5 ), .FCO(\CPU/n40429 ));
  SLICE_184 SLICE_184( .D1(\CPU/n45904 ), .C1(\CPU/n469 ), .B1(\CPU/n46230 ), 
    .A1(\CPU/n46229 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_19__7__N_165 ), 
    .Q0(\RAM/mem_19_2 ), .F1(\CPU/n1044 ), .Q1(\RAM/mem_19_3 ), 
    .FCO(\CPU/n40428 ));
  SLICE_185 SLICE_185( .D1(data_7_N_89_3), .C1(data_7__N_102), .B1(n46211), 
    .A1(akku_o_c_3), .D0(data_7_N_89_4), .C0(data_7__N_102), .B0(n46211), 
    .A0(akku_o_c_4), .DI1(data_3), .DI0(data_4), .CE(\CPU/clk_c_enable_26 ), 
    .CLK(clk_c), .F0(data_4), .Q0(\CPU/n46873 ), .F1(data_3), 
    .Q1(\CPU/n46875 ));
  SLICE_186 SLICE_186( .D1(data_7_N_89_1), .C1(data_7__N_102), .B1(n46211), 
    .A1(akku_o_c_1), .D0(data_7_N_89_2), .C0(data_7__N_102), .B0(n46211), 
    .A0(akku_o_c_2), .DI1(data_1), .DI0(data_2), .CE(\CPU/clk_c_enable_26 ), 
    .CLK(clk_c), .F0(data_2), .Q0(\CPU/n46876 ), .F1(data_1), 
    .Q1(\CPU/n46878 ));
  CPU_SLICE_187 \CPU/SLICE_187 ( .D0(\CPU/n3611 ), .C0(\CPU/n46243 ), 
    .B0(\CPU/n4255 ), .A0(\CPU/n21510 ), .DI0(\CPU/n3564 ), 
    .CE(\CPU/clk_c_enable_22 ), .CLK(clk_c), .F0(\CPU/n3564 ), 
    .Q0(\CPU/n46880 ));
  SLICE_188 SLICE_188( .D1(data_0), .C1(\CPU/states_2 ), .B1(\CPU/n4265 ), 
    .A1(akku_o_c_0), .D0(data_7_N_89_0), .C0(data_7__N_102), .B0(n46211), 
    .A0(akku_o_c_0), .DI0(data_0), .M1(data_0), .CE(\CPU/clk_c_enable_26 ), 
    .CLK(clk_c), .F0(data_0), .Q0(\CPU/n46882 ), .F1(\CPU/n21510 ), 
    .Q1(\CPU/oprand_0 ));
  CPU_SLICE_192 \CPU/SLICE_192 ( .B1(address_0), .A1(address_1), 
    .A0(address_0), .DI1(\CPU/pc_5_N_35_1 ), .DI0(\CPU/pc_5_N_35_0 ), 
    .CE(\CPU/clk_c_enable_26 ), .CLK(clk_c), .F0(\CPU/pc_5_N_35_0 ), 
    .Q0(\CPU/pc_0 ), .F1(\CPU/pc_5_N_35_1 ), .Q1(\CPU/pc_1 ));
  CPU_SLICE_193 \CPU/SLICE_193 ( .D1(address_2), .C1(address_3), 
    .B1(address_0), .A1(address_1), .C0(address_2), .B0(address_0), 
    .A0(address_1), .DI1(\CPU/pc_5_N_35_3 ), .DI0(\CPU/pc_5_N_35_2 ), 
    .CE(\CPU/clk_c_enable_26 ), .CLK(clk_c), .F0(\CPU/pc_5_N_35_2 ), 
    .Q0(\CPU/pc_2 ), .F1(\CPU/pc_5_N_35_3 ), .Q1(\CPU/pc_3 ));
  CPU_SLICE_194 \CPU/SLICE_194 ( .D1(address_5), .C1(address_4), .B1(n46237), 
    .A1(address_3), .D0(address_3), .C0(address_4), .B0(\CPU/n46277 ), 
    .A0(address_2), .DI1(\CPU/pc_5_N_35_5 ), .DI0(\CPU/pc_5_N_35_4 ), 
    .CE(\CPU/clk_c_enable_26 ), .CLK(clk_c), .F0(\CPU/pc_5_N_35_4 ), 
    .Q0(\CPU/pc_4 ), .F1(\CPU/pc_5_N_35_5 ), .Q1(\CPU/pc_5 ));
  CPU_SLICE_195 \CPU/SLICE_195 ( .D0(data_7), .C0(data_6), .B0(akku_o_c_8), 
    .A0(data_5), .DI0(\CPU/states_2_N_76_2 ), .LSR(\CPU/n46244 ), .CLK(clk_c), 
    .F0(\CPU/states_2_N_76_2 ), .Q0(\CPU/states_2 ));
  RAM_SLICE_199 \RAM/SLICE_199 ( .D1(data_7_N_89_6), .C1(data_7__N_102), 
    .B1(n46211), .A1(akku_o_c_6), .D0(data_7_N_89_5), .C0(data_7__N_102), 
    .B0(n46211), .A0(akku_o_c_5), .DI1(data_6), .DI0(data_5), 
    .CLK(\RAM/mem_0__7__N_106 ), .F0(data_5), .Q0(\RAM/mem_0_5 ), .F1(data_6), 
    .Q1(\RAM/mem_0_6 ));
  SLICE_200 SLICE_200( .D1(data_7), .C1(\CPU/states_2 ), 
    .B1(\CPU/akku_o_8_N_50_7 ), .A1(akku_o_c_7), .D0(data_7_N_89_7), 
    .C0(data_7__N_102), .B0(n46211), .A0(akku_o_c_7), .DI0(data_7), 
    .M1(data_0), .CLK(\RAM/mem_0__7__N_106 ), .F0(data_7), .Q0(\RAM/mem_0_7 ), 
    .F1(\CPU/n22209 ), .Q1(\RAM/mem_0_0 ));
  SLICE_448 SLICE_448( .B1(\CPU/n2204 ), .A1(\CPU/n6_adj_341 ), 
    .C0(\CPU/n45790 ), .B0(\CPU/n45794 ), .A0(\CPU/n1688 ), .M1(data_7), 
    .M0(data_6), .CLK(\RAM/mem_8__7__N_132 ), .F0(\CPU/n45785 ), 
    .Q0(\RAM/mem_8_6 ), .F1(\CPU/n7_adj_392 ), .Q1(\RAM/mem_8_7 ));
  SLICE_449 SLICE_449( .B1(\CPU/n244_adj_364 ), .A1(\CPU/n243_adj_448 ), 
    .B0(\CPU/n246_adj_365 ), .A0(\CPU/n241_adj_447 ), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_9__7__N_135 ), .F0(\CPU/n44028 ), .Q0(\RAM/mem_9_0 ), 
    .F1(\CPU/n43834 ), .Q1(\RAM/mem_9_1 ));
  SLICE_450 SLICE_450( .B1(\CPU/n276_adj_481 ), .A1(\CPU/n271_adj_475 ), 
    .D0(\CPU/n275_adj_482 ), .C0(\CPU/n274_adj_479 ), .B0(\CPU/n272_adj_474 ), 
    .A0(\CPU/n273_adj_480 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_9__7__N_135 ), .F0(\CPU/n44099 ), .Q0(\RAM/mem_9_2 ), 
    .F1(\CPU/n44026 ), .Q1(\RAM/mem_9_3 ));
  SLICE_451 SLICE_451( .B1(\CPU/n43706 ), .A1(\CPU/n45725 ), .D0(\CPU/n45800 ), 
    .C0(\CPU/n45802 ), .B0(\CPU/n45804 ), .A0(\CPU/n1173 ), .M1(data_5), 
    .M0(data_4), .CLK(\RAM/mem_9__7__N_135 ), .F0(\CPU/n7_adj_469 ), 
    .Q0(\RAM/mem_9_4 ), .F1(\CPU/n43708 ), .Q1(\RAM/mem_9_5 ));
  SLICE_452 SLICE_452( .C1(\CPU/n23079 ), .B1(\CPU/n7_adj_339 ), 
    .A1(\CPU/n43673 ), .D0(\CPU/n624 ), .C0(\CPU/n1588 ), .B0(\CPU/n1583 ), 
    .A0(\CPU/n1587 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_9__7__N_135 ), 
    .F0(\CPU/n4_adj_374 ), .Q0(\RAM/mem_9_6 ), .F1(\CPU/n30979 ), 
    .Q1(\RAM/mem_9_7 ));
  CPU_SLICE_453 \CPU/SLICE_453 ( .D1(data_1), .C1(\CPU/pc_1 ), 
    .B1(\CPU/n46247 ), .A1(states_0), .D0(data_0), .C0(\CPU/pc_0 ), 
    .B0(\CPU/n46247 ), .A0(states_0), .DI1(\CPU/adress_5_N_3_1 ), 
    .DI0(\CPU/adress_5_N_3_0 ), .CLK(clk_c), .F0(\CPU/adress_5_N_3_0 ), 
    .Q0(address_0), .F1(\CPU/adress_5_N_3_1 ), .Q1(address_1));
  CPU_SLICE_454 \CPU/SLICE_454 ( .D1(data_3), .C1(\CPU/pc_3 ), 
    .B1(\CPU/n46247 ), .A1(states_0), .D0(data_2), .C0(\CPU/pc_2 ), 
    .B0(\CPU/n46247 ), .A0(states_0), .DI1(\CPU/adress_5_N_3_3 ), 
    .DI0(\CPU/adress_5_N_3_2 ), .CLK(clk_c), .F0(\CPU/adress_5_N_3_2 ), 
    .Q0(address_2), .F1(\CPU/adress_5_N_3_3 ), .Q1(address_3));
  CPU_SLICE_455 \CPU/SLICE_455 ( .D1(data_5), .C1(\CPU/pc_5 ), 
    .B1(\CPU/n46247 ), .A1(states_0), .D0(data_4), .C0(\CPU/pc_4 ), 
    .B0(\CPU/n46247 ), .A0(states_0), .DI1(\CPU/adress_5_N_3_5 ), 
    .DI0(\CPU/adress_5_N_3_4 ), .CLK(clk_c), .F0(\CPU/adress_5_N_3_4 ), 
    .Q0(address_4), .F1(\CPU/adress_5_N_3_5 ), .Q1(address_5));
  CPU_SLICE_456 \CPU/SLICE_456 ( .D1(\CPU/n484 ), .C1(\CPU/n1057 ), 
    .B1(\CPU/n1052 ), .A1(\CPU/n1056 ), .D0(\CPU/n275_adj_428 ), 
    .C0(\CPU/n276_adj_427 ), .B0(\CPU/n274_adj_426 ), .A0(\CPU/n273_adj_425 ), 
    .M0(\CPU/n3564 ), .CE(\CPU/clk_c_enable_22 ), .CLK(clk_c), 
    .F0(\CPU/n45348 ), .Q0(akku_o_c_0), .F1(\CPU/n4_adj_370 ));
  CPU_SLICE_457 \CPU/SLICE_457 ( .D1(\CPU/n3622 ), .C1(\CPU/n46854 ), 
    .B1(\CPU/n43707 ), .A1(\CPU/akku_o_8_N_50_1 ), .D0(data_1), 
    .C0(\CPU/n46276 ), .B0(\CPU/akku_o_8_N_67_1 ), .A0(akku_o_c_1), 
    .DI0(\CPU/n22540 ), .M0(\CPU/states_2 ), .CE(\CPU/clk_c_enable_22 ), 
    .CLK(clk_c), .OFX0(\CPU/n22540 ), .Q0(akku_o_c_1));
  CPU_SLICE_458 \CPU/SLICE_458 ( .D1(\CPU/n3622 ), .C1(\CPU/n46854 ), 
    .B1(\CPU/n43708 ), .A1(\CPU/akku_o_8_N_50_2 ), .D0(data_2), 
    .C0(\CPU/n46276 ), .B0(\CPU/akku_o_8_N_67_2 ), .A0(akku_o_c_2), 
    .DI0(\CPU/n22542 ), .M0(\CPU/states_2 ), .CE(\CPU/clk_c_enable_22 ), 
    .CLK(clk_c), .OFX0(\CPU/n22542 ), .Q0(akku_o_c_2));
  CPU_SLICE_459 \CPU/SLICE_459 ( .D1(\CPU/n3622 ), .C1(\CPU/n46854 ), 
    .B1(\CPU/n45725 ), .A1(\CPU/akku_o_8_N_50_3 ), .D0(data_3), 
    .C0(\CPU/n46276 ), .B0(\CPU/akku_o_8_N_67_3 ), .A0(akku_o_c_3), 
    .DI0(\CPU/n22544 ), .M0(\CPU/states_2 ), .CE(\CPU/clk_c_enable_22 ), 
    .CLK(clk_c), .OFX0(\CPU/n22544 ), .Q0(akku_o_c_3));
  CPU_SLICE_460 \CPU/SLICE_460 ( .D1(\CPU/n3622 ), .C1(\CPU/n46854 ), 
    .B1(\CPU/n45730 ), .A1(\CPU/akku_o_8_N_50_4 ), .D0(data_4), 
    .C0(\CPU/n46276 ), .B0(\CPU/akku_o_8_N_67_4 ), .A0(akku_o_c_4), 
    .DI0(\CPU/n22546 ), .M0(\CPU/states_2 ), .CE(\CPU/clk_c_enable_22 ), 
    .CLK(clk_c), .OFX0(\CPU/n22546 ), .Q0(akku_o_c_4));
  CPU_SLICE_461 \CPU/SLICE_461 ( .D1(\CPU/akku_o_8_N_50_5 ), 
    .C1(\CPU/n4_adj_440 ), .B1(states_0), .A1(states_1), .D0(data_5), 
    .C0(\CPU/n46276 ), .B0(\CPU/akku_o_8_N_67_5 ), .A0(akku_o_c_5), 
    .DI0(\CPU/n22548 ), .M0(\CPU/states_2 ), .CE(\CPU/clk_c_enable_22 ), 
    .CLK(clk_c), .OFX0(\CPU/n22548 ), .Q0(akku_o_c_5));
  CPU_SLICE_462 \CPU/SLICE_462 ( .D1(\CPU/n3611 ), .C1(\CPU/n46243 ), 
    .B1(\CPU/akku_o_8_N_67_7 ), .A1(\CPU/n22209 ), .D0(\CPU/n3611 ), 
    .C0(\CPU/n46243 ), .B0(\CPU/akku_o_8_N_67_6 ), .A0(\CPU/n22207 ), 
    .DI1(\CPU/n3557 ), .DI0(\CPU/n3558 ), .CE(\CPU/clk_c_enable_22 ), 
    .CLK(clk_c), .F0(\CPU/n3558 ), .Q0(akku_o_c_6), .F1(\CPU/n3557 ), 
    .Q1(akku_o_c_7));
  CPU_SLICE_463 \CPU/SLICE_463 ( .C1(\CPU/states_2 ), .B1(states_0), 
    .A1(states_1), .D0(\CPU/n3611 ), .C0(\CPU/n46243 ), 
    .B0(\CPU/akku_o_8_N_67_8 ), .A0(\CPU/n22210 ), .DI0(\CPU/n3556 ), 
    .CE(\CPU/clk_c_enable_20 ), .CLK(clk_c), .F0(\CPU/n3556 ), .Q0(akku_o_c_8), 
    .F1(\CPU/n46243 ));
  CPU_SLICE_464 \CPU/SLICE_464 ( .C1(\CPU/n41077 ), .B1(\CPU/n41385 ), 
    .A1(\CPU/n43768 ), .D0(data_7), .C0(data_6), .B0(akku_o_c_8), .A0(data_5), 
    .DI0(\CPU/states_2_N_76_0 ), .LSR(\CPU/n46244 ), .CLK(clk_c), 
    .F0(\CPU/states_2_N_76_0 ), .Q0(states_0), .F1(\CPU/n11_adj_381 ));
  CPU_SLICE_465 \CPU/SLICE_465 ( .D1(\CPU/n21933 ), .C1(\CPU/n9938 ), 
    .B1(\CPU/n6_adj_373 ), .A1(\CPU/n41383 ), .C0(data_6), .B0(data_7), 
    .A0(data_5), .DI0(\CPU/n3670 ), .LSR(\CPU/n22192 ), .CLK(clk_c), 
    .F0(\CPU/n3670 ), .Q0(states_1), .F1(\CPU/n7_adj_371 ));
  CPU_i85_SLICE_466 \CPU/i85/SLICE_466 ( .D1(\CPU/n277_adj_337 ), 
    .C1(\CPU/n44026 ), .B1(\CPU/n44099 ), .A1(\CPU/n30723 ), .C0(\CPU/n30723 ), 
    .B0(\CPU/n44181 ), .A0(\CPU/n45942 ), .M0(\CPU/n154 ), .OFX0(\CPU/n55 ));
  CPU_i84_SLICE_467 \CPU/i84/SLICE_467 ( .D1(\CPU/n43834 ), 
    .C1(\CPU/n245_adj_324 ), .B1(\CPU/n44028 ), .A1(\CPU/n242 ), 
    .D0(\CPU/n45970 ), .C0(\CPU/n224 ), .B0(\CPU/n44030 ), .A0(\CPU/n221 ), 
    .M0(\CPU/n45951 ), .OFX0(\CPU/n44181 ));
  CPU_i55_SLICE_468 \CPU/i55/SLICE_468 ( .D1(\CPU/n31047 ), .C1(\CPU/n41396 ), 
    .B1(\CPU/n110_adj_311 ), .A1(\CPU/n106_adj_312 ), .D0(\CPU/n110_adj_311 ), 
    .C0(\CPU/n106_adj_312 ), .B0(\CPU/n46151 ), .A0(akku_o_c_1), 
    .M0(akku_o_c_0), .OFX0(\CPU/n43_adj_299 ));
  CPU_i54_SLICE_469 \CPU/i54/SLICE_469 ( .D1(\CPU/n4 ), .C1(\CPU/n41356 ), 
    .B1(\CPU/n110 ), .A1(\CPU/n106 ), .D0(\CPU/n110 ), .C0(\CPU/n106 ), 
    .B0(\CPU/n46159 ), .A0(\CPU/oprand_1 ), .M0(\CPU/oprand_0 ), 
    .OFX0(\CPU/n31 ));
  CPU_i63_SLICE_470 \CPU/i63/SLICE_470 ( .D1(akku_o_c_0), .C1(\CPU/n46358 ), 
    .B1(\CPU/n46173 ), .A1(\CPU/n122 ), .B0(\CPU/n44162 ), .A0(\CPU/n122 ), 
    .M0(\CPU/n46880 ), .OFX0(\CPU/n51 ));
  CPU_i38758_SLICE_471 \CPU/i38758/SLICE_471 ( .D1(akku_o_c_3), 
    .C1(akku_o_c_2), .B1(akku_o_c_4), .A1(akku_o_c_0), .D0(akku_o_c_3), 
    .C0(akku_o_c_2), .B0(akku_o_c_4), .A0(akku_o_c_0), .M0(akku_o_c_1), 
    .OFX0(\CPU/n46859 ));
  CPU_i62_SLICE_472 \CPU/i62/SLICE_472 ( .D1(\CPU/n6_adj_359 ), 
    .C1(\CPU/n45404 ), .B1(\CPU/n117_adj_512 ), .A1(\CPU/n122_adj_511 ), 
    .B0(\CPU/n43941 ), .A0(\CPU/n122_adj_511 ), .M0(\CPU/n46882 ), 
    .OFX0(\CPU/n39 ));
  CPU_i38429_SLICE_473 \CPU/i38429/SLICE_473 ( .D1(\CPU/n4_adj_347 ), 
    .C1(\CPU/n2102 ), .B1(\CPU/n2100 ), .A1(\CPU/n2099 ), 
    .D0(\CPU/n4_adj_347 ), .C0(\CPU/n2102 ), .B0(\CPU/n2100 ), 
    .A0(\CPU/n2099 ), .M0(\CPU/n2101 ), .OFX0(\CPU/n46282 ));
  CPU_i38444_SLICE_474 \CPU/i38444/SLICE_474 ( .D1(akku_o_c_4), 
    .C1(akku_o_c_2), .B1(akku_o_c_1), .A1(akku_o_c_3), .C0(akku_o_c_2), 
    .B0(akku_o_c_1), .A0(akku_o_c_3), .M0(akku_o_c_0), .OFX0(\CPU/n46305 ));
  CPU_i38298_SLICE_475 \CPU/i38298/SLICE_475 ( .D1(\CPU/n266 ), 
    .C1(\CPU/n262 ), .B1(\CPU/n265 ), .A1(\CPU/n264 ), .D0(\CPU/n245 ), 
    .C0(\CPU/n243 ), .B0(\CPU/n241 ), .A0(\CPU/n244 ), .M0(\CPU/n110_adj_309 ), 
    .OFX0(\CPU/n45463 ));
  CPU_i62_adj_78_SLICE_476 \CPU/i62_adj_78/SLICE_476 ( .D1(\CPU/n12889 ), 
    .C1(\CPU/n12890 ), .B1(\CPU/n12891 ), .A1(\CPU/n122_adj_510 ), 
    .D0(\CPU/n122_adj_510 ), .C0(\CPU/n46188 ), .B0(\CPU/n46170 ), 
    .A0(\CPU/n46204 ), .M0(\CPU/n46882 ), .OFX0(\CPU/n39_adj_313 ));
  CPU_i38442_SLICE_477 \CPU/i38442/SLICE_477 ( .C1(akku_o_c_3), 
    .B1(akku_o_c_2), .A1(akku_o_c_1), .D0(akku_o_c_3), .C0(akku_o_c_0), 
    .B0(akku_o_c_2), .A0(akku_o_c_1), .M0(akku_o_c_4), .OFX0(\CPU/n122 ));
  CPU_i38760_SLICE_478 \CPU/i38760/SLICE_478 ( .D1(akku_o_c_0), 
    .C1(\CPU/oprand_0 ), .B1(\CPU/oprand_1 ), .A1(\CPU/n43 ), .D0(\CPU/n78 ), 
    .C0(\CPU/oprand_1 ), .B0(\CPU/n46870 ), .A0(\CPU/n43 ), .M0(\CPU/n46156 ), 
    .OFX0(\CPU/n46123 ));
  CPU_i113_SLICE_479 \CPU/i113/SLICE_479 ( .D1(\CPU/n46264 ), 
    .C1(\CPU/n45374 ), .B1(\CPU/n46250 ), .A1(\CPU/oprand_4 ), .D0(akku_o_c_3), 
    .C0(akku_o_c_0), .B0(\CPU/n66 ), .A0(akku_o_c_4), .M0(\CPU/n46876 ), 
    .OFX0(\CPU/n83 ));
  CPU_i38439_SLICE_480 \CPU/i38439/SLICE_480 ( .D1(\CPU/oprand_2 ), 
    .C1(\CPU/oprand_3 ), .B1(\CPU/oprand_0 ), .A1(\CPU/oprand_1 ), 
    .D0(\CPU/oprand_2 ), .C0(\CPU/oprand_3 ), .B0(\CPU/oprand_0 ), 
    .A0(\CPU/oprand_1 ), .M0(\CPU/n46873 ), .OFX0(\CPU/n59 ));
  CPU_i38192_SLICE_481 \CPU/i38192/SLICE_481 ( .D1(\CPU/n46258 ), 
    .C1(akku_o_c_2), .B1(akku_o_c_1), .A1(akku_o_c_0), .D0(akku_o_c_1), 
    .C0(\CPU/n87_adj_314 ), .B0(akku_o_c_0), .A0(\CPU/n46206 ), .M0(\CPU/n86 ), 
    .OFX0(\CPU/n45286 ));
  CPU_i38437_SLICE_482 \CPU/i38437/SLICE_482 ( .D1(\CPU/n122_adj_437 ), 
    .C1(\CPU/n117_adj_323 ), .B1(\CPU/n46189 ), .A1(akku_o_c_0), 
    .D0(\CPU/n122_adj_437 ), .C0(\CPU/n117_adj_323 ), .B0(\CPU/n46189 ), 
    .A0(akku_o_c_0), .M0(\CPU/n46205 ), .OFX0(\CPU/n51_adj_345 ));
  CPU_i38229_SLICE_483 \CPU/i38229/SLICE_483 ( .C1(\CPU/n272_adj_450 ), 
    .B1(\CPU/n271_adj_449 ), .A1(\CPU/n45348 ), .B0(\CPU/n45346 ), 
    .A0(\CPU/n45351 ), .M0(\CPU/n45930 ), .OFX0(\CPU/n43333 ));
  CPU_i38391_SLICE_484 \CPU/i38391/SLICE_484 ( .D1(\CPU/n272 ), 
    .C1(\CPU/n275 ), .B1(\CPU/n271 ), .A1(\CPU/n276 ), .D0(\CPU/n250 ), 
    .C0(\CPU/n254 ), .B0(\CPU/n251 ), .A0(\CPU/n255 ), .M0(\CPU/n216 ), 
    .OFX0(\CPU/n45663 ));
  CPU_i38764_SLICE_485 \CPU/i38764/SLICE_485 ( .C1(\CPU/n2047 ), 
    .B1(\CPU/n795 ), .A1(\CPU/n23051 ), .D0(\CPU/n795 ), .C0(\CPU/n758 ), 
    .B0(\CPU/n759 ), .A0(\CPU/n23051 ), .M0(\CPU/n43564 ), .OFX0(\CPU/n43670 ));
  CPU_i38433_SLICE_486 \CPU/i38433/SLICE_486 ( .D1(\CPU/n122_adj_375 ), 
    .C1(\CPU/n117_adj_305 ), .B1(\CPU/n46191 ), .A1(akku_o_c_0), 
    .D0(\CPU/n122_adj_375 ), .C0(\CPU/n117_adj_305 ), .B0(\CPU/n46191 ), 
    .A0(akku_o_c_0), .M0(\CPU/n118_adj_307 ), .OFX0(\CPU/n51_adj_344 ));
  CPU_i38378_SLICE_487 \CPU/i38378/SLICE_487 ( .D1(\CPU/n45787 ), 
    .C1(\CPU/n45789 ), .B1(\CPU/n1951 ), .A1(\CPU/n45763 ), .D0(\CPU/n1951 ), 
    .C0(\CPU/n45759 ), .B0(\CPU/n45763 ), .A0(\CPU/n45764 ), 
    .M0(\CPU/n6_adj_398 ), .OFX0(\CPU/n45635 ));
  CPU_i38373_SLICE_488 \CPU/i38373/SLICE_488 ( .D1(\CPU/n45787 ), 
    .C1(\CPU/n45789 ), .B1(\CPU/n45770 ), .A1(\CPU/n45763 ), .D0(\CPU/n45770 ), 
    .C0(\CPU/n45764 ), .B0(\CPU/n45763 ), .A0(\CPU/n728 ), .M0(\CPU/n45759 ), 
    .OFX0(\CPU/n6_adj_398 ));
  CPU_i38368_SLICE_489 \CPU/i38368/SLICE_489 ( .D1(\CPU/n37_adj_340 ), 
    .C1(\CPU/n45940 ), .B1(\CPU/n45929 ), .A1(\CPU/n46003 ), .D0(\CPU/n45865 ), 
    .C0(\CPU/n46003 ), .B0(\CPU/n45877 ), .A0(\CPU/n45924 ), .M0(\CPU/n45872 ), 
    .OFX0(\CPU/n43689 ));
  CPU_i38348_SLICE_490 \CPU/i38348/SLICE_490 ( .D1(\CPU/n45872 ), 
    .C1(\CPU/n45865 ), .B1(\CPU/n542 ), .A1(\CPU/n337 ), .D0(\CPU/n45862 ), 
    .C0(\CPU/n542 ), .B0(\CPU/n337 ), .A0(\CPU/n45845 ), .M0(\CPU/n583 ), 
    .OFX0(\CPU/n45572 ));
  CPU_i38346_SLICE_491 \CPU/i38346/SLICE_491 ( .D1(\CPU/n45852 ), 
    .C1(\CPU/n40849 ), .B1(\CPU/n45858 ), .A1(\CPU/n41242 ), .D0(\CPU/n45853 ), 
    .C0(\CPU/n45858 ), .B0(\CPU/n45851 ), .A0(\CPU/n41242 ), .M0(\CPU/n41077 ), 
    .OFX0(\CPU/n41385 ));
  CPU_i38762_SLICE_492 \CPU/i38762/SLICE_492 ( .D1(\CPU/oprand_4 ), 
    .C1(\CPU/oprand_3 ), .B1(\CPU/oprand_0 ), .A1(\CPU/oprand_1 ), 
    .D0(\CPU/oprand_4 ), .C0(\CPU/oprand_3 ), .B0(\CPU/oprand_0 ), 
    .A0(\CPU/oprand_1 ), .M0(\CPU/n46876 ), .OFX0(\CPU/n39_adj_343 ));
  CPU_i38339_SLICE_493 \CPU/i38339/SLICE_493 ( .D1(\CPU/n45828 ), 
    .C1(\CPU/n45888 ), .B1(\CPU/n1434 ), .A1(\CPU/n587 ), .D0(\CPU/n45796 ), 
    .C0(\CPU/n1434 ), .B0(\CPU/n588 ), .A0(\CPU/n587 ), .M0(\CPU/n45831 ), 
    .OFX0(\CPU/n45548 ));
  CPU_i38513_SLICE_494 \CPU/i38513/SLICE_494 ( .D1(\CPU/n297 ), 
    .C1(\CPU/n45940 ), .B1(\CPU/n45929 ), .A1(\CPU/n408 ), .D0(\CPU/n45940 ), 
    .C0(\CPU/n302 ), .B0(\CPU/n45929 ), .A0(\CPU/n408 ), .M0(\CPU/n46014 ), 
    .OFX0(\CPU/n46409 ));
  CPU_i38511_SLICE_495 \CPU/i38511/SLICE_495 ( .D1(\CPU/n4_adj_374 ), 
    .C1(\CPU/n1586 ), .B1(\CPU/n1584 ), .A1(\CPU/n1583 ), 
    .D0(\CPU/n4_adj_374 ), .C0(\CPU/n1586 ), .B0(\CPU/n1584 ), 
    .A0(\CPU/n1583 ), .M0(\CPU/n1585 ), .OFX0(\CPU/n46406 ));
  CPU_i38507_SLICE_496 \CPU/i38507/SLICE_496 ( .D1(\CPU/n4_adj_370 ), 
    .C1(\CPU/n1055 ), .B1(\CPU/n1053 ), .A1(\CPU/n1052 ), 
    .D0(\CPU/n4_adj_370 ), .C0(\CPU/n1055 ), .B0(\CPU/n1053 ), 
    .A0(\CPU/n1052 ), .M0(\CPU/n1054 ), .OFX0(\CPU/n46400 ));
  CPU_i38505_SLICE_497 \CPU/i38505/SLICE_497 ( .D1(\CPU/n278 ), 
    .C1(\CPU/n277 ), .B1(\CPU/n274 ), .A1(\CPU/n108_adj_368 ), .D0(\CPU/n256 ), 
    .C0(\CPU/n107_adj_346 ), .B0(\CPU/n253 ), .A0(\CPU/n108_adj_368 ), 
    .M0(\CPU/n216 ), .OFX0(\CPU/n46397 ));
  CPU_i38501_SLICE_498 \CPU/i38501/SLICE_498 ( .D1(\CPU/oprand_1 ), 
    .C1(\CPU/oprand_3 ), .B1(\CPU/oprand_2 ), .A1(\CPU/oprand_0 ), 
    .D0(\CPU/oprand_1 ), .C0(\CPU/oprand_3 ), .B0(\CPU/oprand_2 ), 
    .A0(\CPU/oprand_0 ), .M0(\CPU/oprand_4 ), .OFX0(\CPU/n45287 ));
  CPU_i38499_SLICE_499 \CPU/i38499/SLICE_499 ( .D1(akku_o_c_2), 
    .C1(\CPU/oprand_2 ), .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_0 ), 
    .D0(akku_o_c_2), .C0(\CPU/oprand_2 ), .B0(\CPU/oprand_3 ), 
    .A0(\CPU/oprand_0 ), .M0(\CPU/n46266 ), .OFX0(\CPU/n46388 ));
  CPU_i38495_SLICE_500 \CPU/i38495/SLICE_500 ( .D1(\CPU/n247_adj_366 ), 
    .C1(\CPU/n246_adj_365 ), .B1(\CPU/n244_adj_364 ), .A1(\CPU/n257 ), 
    .D0(\CPU/n257 ), .C0(\CPU/n45982 ), .B0(\CPU/n45981 ), .A0(\CPU/n45974 ), 
    .M0(\CPU/n45951 ), .OFX0(\CPU/n46382 ));
  CPU_i38489_SLICE_501 \CPU/i38489/SLICE_501 ( .D1(\CPU/n45794 ), 
    .C1(\CPU/n46051 ), .B1(\CPU/n45885 ), .A1(\CPU/n45823 ), .D0(\CPU/n45885 ), 
    .C0(\CPU/n45829 ), .B0(\CPU/n89_adj_303 ), .A0(\CPU/n45823 ), 
    .M0(\CPU/n45889 ), .OFX0(\CPU/n1688 ));
  CPU_i38487_SLICE_502 \CPU/i38487/SLICE_502 ( .C1(\CPU/oprand_1 ), 
    .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_2 ), .D0(\CPU/oprand_1 ), 
    .C0(\CPU/oprand_0 ), .B0(\CPU/oprand_3 ), .A0(\CPU/oprand_2 ), 
    .M0(\CPU/n46873 ), .OFX0(\CPU/n46370 ));
  CPU_i38485_SLICE_503 \CPU/i38485/SLICE_503 ( .D1(akku_o_c_4), 
    .C1(akku_o_c_3), .B1(akku_o_c_2), .A1(\CPU/n46160 ), .D0(akku_o_c_4), 
    .C0(akku_o_c_3), .B0(akku_o_c_2), .A0(\CPU/n46160 ), .M0(akku_o_c_1), 
    .OFX0(\CPU/n46367 ));
  CPU_i38483_SLICE_504 \CPU/i38483/SLICE_504 ( .D1(\CPU/n2073 ), 
    .C1(\CPU/n795 ), .B1(\CPU/n2204 ), .A1(\CPU/n45762 ), .D0(\CPU/n795 ), 
    .C0(\CPU/n761 ), .B0(\CPU/n2204 ), .A0(\CPU/n45762 ), .M0(\CPU/n43564 ), 
    .OFX0(\CPU/n46364 ));
  CPU_i38481_SLICE_505 \CPU/i38481/SLICE_505 ( .D1(\CPU/n795 ), 
    .C1(\CPU/n43670 ), .B1(\CPU/n45757 ), .A1(\CPU/n2204 ), .D0(\CPU/n795 ), 
    .C0(\CPU/n43670 ), .B0(\CPU/n45757 ), .A0(\CPU/n2204 ), .M0(\CPU/n797 ), 
    .OFX0(\CPU/n6_adj_341 ));
  CPU_i38479_SLICE_506 \CPU/i38479/SLICE_506 ( .D1(akku_o_c_1), 
    .C1(akku_o_c_3), .B1(akku_o_c_2), .A1(akku_o_c_4), .C0(akku_o_c_3), 
    .B0(akku_o_c_2), .A0(akku_o_c_4), .M0(akku_o_c_0), .OFX0(\CPU/n46358 ));
  CPU_i38477_SLICE_507 \CPU/i38477/SLICE_507 ( .D1(akku_o_c_1), 
    .C1(akku_o_c_4), .B1(akku_o_c_2), .A1(akku_o_c_0), .D0(akku_o_c_1), 
    .C0(akku_o_c_4), .B0(akku_o_c_2), .A0(akku_o_c_0), .M0(akku_o_c_3), 
    .OFX0(\CPU/n45390 ));
  CPU_i38475_SLICE_508 \CPU/i38475/SLICE_508 ( .D1(\CPU/oprand_0 ), 
    .C1(\CPU/oprand_2 ), .B1(\CPU/oprand_4 ), .A1(\CPU/oprand_3 ), 
    .D0(\CPU/oprand_0 ), .C0(\CPU/oprand_2 ), .B0(\CPU/oprand_4 ), 
    .A0(\CPU/oprand_3 ), .M0(\CPU/oprand_1 ), .OFX0(\CPU/n6_adj_359 ));
  CPU_i38471_SLICE_509 \CPU/i38471/SLICE_509 ( .D1(\CPU/oprand_0 ), 
    .C1(\CPU/oprand_2 ), .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_4 ), 
    .C0(\CPU/oprand_2 ), .B0(\CPU/oprand_3 ), .A0(\CPU/oprand_4 ), 
    .M0(\CPU/n46878 ), .OFX0(\CPU/n46345 ));
  CPU_i38469_SLICE_510 \CPU/i38469/SLICE_510 ( .D1(\CPU/oprand_2 ), 
    .C1(\CPU/oprand_3 ), .B1(\CPU/n46264 ), .A1(\CPU/n46183 ), 
    .D0(\CPU/oprand_2 ), .C0(\CPU/oprand_3 ), .B0(\CPU/n46264 ), 
    .A0(\CPU/n46183 ), .M0(\CPU/oprand_4 ), .OFX0(\CPU/n46342 ));
  CPU_i38467_SLICE_511 \CPU/i38467/SLICE_511 ( .D1(\CPU/oprand_4 ), 
    .C1(\CPU/oprand_0 ), .B1(\CPU/oprand_1 ), .A1(\CPU/oprand_2 ), 
    .D0(\CPU/oprand_4 ), .C0(\CPU/oprand_0 ), .B0(\CPU/oprand_1 ), 
    .A0(\CPU/oprand_2 ), .M0(\CPU/n46875 ), .OFX0(\CPU/n46339 ));
  CPU_i38465_SLICE_512 \CPU/i38465/SLICE_512 ( .A1(akku_o_c_4), 
    .D0(akku_o_c_0), .C0(akku_o_c_1), .B0(akku_o_c_2), .A0(akku_o_c_4), 
    .M0(akku_o_c_3), .OFX0(\CPU/n46336 ));
  CPU_i38309_SLICE_513 \CPU/i38309/SLICE_513 ( .D1(\CPU/n45784 ), 
    .C1(\CPU/n658 ), .B1(\CPU/n45782 ), .A1(\CPU/n657 ), .D0(\CPU/n23779 ), 
    .C0(\CPU/n657 ), .B0(\CPU/n1688 ), .A0(\CPU/n45790 ), .M0(\CPU/n45774 ), 
    .OFX0(\CPU/n45491 ));
  CPU_i38463_SLICE_514 \CPU/i38463/SLICE_514 ( .D1(\CPU/oprand_1 ), 
    .C1(\CPU/oprand_2 ), .B1(\CPU/n6_adj_359 ), .A1(\CPU/oprand_3 ), 
    .B0(\CPU/n6_adj_359 ), .A0(\CPU/oprand_3 ), .M0(\CPU/oprand_4 ), 
    .OFX0(\CPU/n122_adj_511 ));
  CPU_i38457_SLICE_515 \CPU/i38457/SLICE_515 ( .D1(\CPU/oprand_4 ), 
    .C1(\CPU/oprand_3 ), .B1(\CPU/oprand_0 ), .A1(\CPU/oprand_2 ), 
    .C0(\CPU/oprand_3 ), .B0(\CPU/oprand_0 ), .A0(\CPU/oprand_2 ), 
    .M0(\CPU/oprand_1 ), .OFX0(\CPU/n46324 ));
  CPU_i38455_SLICE_516 \CPU/i38455/SLICE_516 ( .D1(akku_o_c_1), 
    .C1(akku_o_c_4), .B1(akku_o_c_2), .A1(akku_o_c_3), .D0(akku_o_c_1), 
    .C0(akku_o_c_4), .B0(akku_o_c_2), .A0(akku_o_c_3), .M0(akku_o_c_0), 
    .OFX0(\CPU/n122_adj_437 ));
  CPU_i38452_SLICE_517 \CPU/i38452/SLICE_517 ( .D1(\CPU/oprand_4 ), 
    .C1(\CPU/oprand_1 ), .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_2 ), 
    .D0(\CPU/oprand_4 ), .C0(\CPU/oprand_1 ), .B0(\CPU/oprand_3 ), 
    .A0(\CPU/oprand_2 ), .M0(\CPU/oprand_0 ), .OFX0(\CPU/n122_adj_510 ));
  RAM_i2458032_i1_SLICE_518 \RAM/i2458032_i1/SLICE_518 ( .C1(\RAM/n44466 ), 
    .B1(\RAM/n44465 ), .A1(address_4), .C0(address_4), .B0(\RAM/n44435 ), 
    .A0(\RAM/n44434 ), .M0(address_5), .OFX0(data_7_N_89_5));
  RAM_i2457429_i1_SLICE_519 \RAM/i2457429_i1/SLICE_519 ( .C1(\RAM/n44497 ), 
    .B1(\RAM/n44496 ), .A1(address_4), .C0(address_4), .B0(\RAM/n44404 ), 
    .A0(\RAM/n44403 ), .M0(address_5), .OFX0(data_7_N_89_4));
  RAM_i2456826_i1_SLICE_520 \RAM/i2456826_i1/SLICE_520 ( .C1(\RAM/n44528 ), 
    .B1(\RAM/n44527 ), .A1(address_4), .C0(address_4), .B0(\RAM/n44373 ), 
    .A0(\RAM/n44372 ), .M0(address_5), .OFX0(data_7_N_89_3));
  RAM_i2456223_i1_SLICE_521 \RAM/i2456223_i1/SLICE_521 ( .C1(\RAM/n44559 ), 
    .B1(\RAM/n44558 ), .A1(address_4), .C0(address_4), .B0(\RAM/n44342 ), 
    .A0(\RAM/n44341 ), .M0(address_5), .OFX0(data_7_N_89_2));
  RAM_i2455620_i1_SLICE_522 \RAM/i2455620_i1/SLICE_522 ( .C1(\RAM/n44590 ), 
    .B1(\RAM/n44589 ), .A1(address_4), .C0(address_4), .B0(\RAM/n44311 ), 
    .A0(\RAM/n44310 ), .M0(address_5), .OFX0(data_7_N_89_1));
  RAM_i2455017_i1_SLICE_523 \RAM/i2455017_i1/SLICE_523 ( .C1(\RAM/n44621 ), 
    .B1(\RAM/n44620 ), .A1(address_4), .C0(address_4), .B0(\RAM/n44280 ), 
    .A0(\RAM/n44279 ), .M0(address_5), .OFX0(data_7_N_89_0));
  RAM_i2454414_i1_SLICE_524 \RAM/i2454414_i1/SLICE_524 ( .C1(\RAM/n44652 ), 
    .B1(\RAM/n44651 ), .A1(address_4), .C0(address_4), .B0(\RAM/n44249 ), 
    .A0(\RAM/n44248 ), .M0(address_5), .OFX0(data_7_N_89_7));
  RAM_i2453811_i1_SLICE_525 \RAM/i2453811_i1/SLICE_525 ( .C1(\RAM/n44683 ), 
    .B1(\RAM/n44682 ), .A1(address_4), .C0(address_4), .B0(\RAM/n44218 ), 
    .A0(\RAM/n44217 ), .M0(address_5), .OFX0(data_7_N_89_6));
  RAM_i37563_SLICE_526 \RAM/i37563/SLICE_526 ( .C1(\RAM/mem_55_5 ), 
    .B1(\RAM/mem_54_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_53_5 ), 
    .A0(\RAM/mem_52_5 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44458 ), 
    .FXA(\RAM/n44457 ), .OFX0(\RAM/n44458 ), .OFX1(\RAM/n44463 ));
  RAM_i37310_SLICE_527 \RAM/i37310/SLICE_527 ( .C1(\RAM/mem_3_6 ), 
    .B1(\RAM/mem_2_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_1_6 ), 
    .A0(\RAM/mem_0_6 ), .M0(address_1), .OFX0(\RAM/n44205 ));
  RAM_i37311_SLICE_528 \RAM/i37311/SLICE_528 ( .C1(\RAM/mem_7_6 ), 
    .B1(\RAM/mem_6_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_5_6 ), 
    .A0(\RAM/mem_4_6 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44206 ), 
    .FXA(\RAM/n44205 ), .OFX0(\RAM/n44206 ), .OFX1(\RAM/n44213 ));
  RAM_i37564_SLICE_529 \RAM/i37564/SLICE_529 ( .C1(\RAM/mem_59_5 ), 
    .B1(\RAM/mem_58_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_57_5 ), 
    .A0(\RAM/mem_56_5 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44464 ), 
    .FXA(\RAM/n44463 ), .OFX0(\RAM/n44459 ), .OFX1(\RAM/n44466 ));
  RAM_i37312_SLICE_530 \RAM/i37312/SLICE_530 ( .C1(\RAM/mem_11_6 ), 
    .B1(\RAM/mem_10_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_9_6 ), 
    .A0(\RAM/mem_8_6 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44214 ), 
    .FXA(\RAM/n44213 ), .OFX0(\RAM/n44207 ), .OFX1(\RAM/n44217 ));
  RAM_i37313_SLICE_531 \RAM/i37313/SLICE_531 ( .C1(\RAM/mem_15_6 ), 
    .B1(\RAM/mem_14_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_13_6 ), 
    .A0(\RAM/mem_12_6 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44208 ), 
    .FXA(\RAM/n44207 ), .OFX0(\RAM/n44208 ), .OFX1(\RAM/n44214 ));
  RAM_i37314_SLICE_532 \RAM/i37314/SLICE_532 ( .C1(\RAM/mem_19_6 ), 
    .B1(\RAM/mem_18_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_17_6 ), 
    .A0(\RAM/mem_16_6 ), .M0(address_1), .OFX0(\RAM/n44209 ));
  RAM_i37315_SLICE_533 \RAM/i37315/SLICE_533 ( .C1(\RAM/mem_23_6 ), 
    .B1(\RAM/mem_22_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_21_6 ), 
    .A0(\RAM/mem_20_6 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44210 ), 
    .FXA(\RAM/n44209 ), .OFX0(\RAM/n44210 ), .OFX1(\RAM/n44215 ));
  RAM_i37744_SLICE_534 \RAM/i37744/SLICE_534 ( .C1(\RAM/mem_35_7 ), 
    .B1(\RAM/mem_34_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_33_7 ), 
    .A0(\RAM/mem_32_7 ), .M0(address_1), .OFX0(\RAM/n44639 ));
  RAM_i37316_SLICE_535 \RAM/i37316/SLICE_535 ( .C1(\RAM/mem_27_6 ), 
    .B1(\RAM/mem_26_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_25_6 ), 
    .A0(\RAM/mem_24_6 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44216 ), 
    .FXA(\RAM/n44215 ), .OFX0(\RAM/n44211 ), .OFX1(\RAM/n44218 ));
  RAM_i37745_SLICE_536 \RAM/i37745/SLICE_536 ( .C1(\RAM/mem_39_7 ), 
    .B1(\RAM/mem_38_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_37_7 ), 
    .A0(\RAM/mem_36_7 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44640 ), 
    .FXA(\RAM/n44639 ), .OFX0(\RAM/n44640 ), .OFX1(\RAM/n44647 ));
  RAM_i37317_SLICE_537 \RAM/i37317/SLICE_537 ( .C1(\RAM/mem_31_6 ), 
    .B1(\RAM/mem_30_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_29_6 ), 
    .A0(\RAM/mem_28_6 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44212 ), 
    .FXA(\RAM/n44211 ), .OFX0(\RAM/n44212 ), .OFX1(\RAM/n44216 ));
  RAM_i37746_SLICE_538 \RAM/i37746/SLICE_538 ( .C1(\RAM/mem_43_7 ), 
    .B1(\RAM/mem_42_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_41_7 ), 
    .A0(\RAM/mem_40_7 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44648 ), 
    .FXA(\RAM/n44647 ), .OFX0(\RAM/n44641 ), .OFX1(\RAM/n44651 ));
  RAM_i37747_SLICE_539 \RAM/i37747/SLICE_539 ( .C1(\RAM/mem_47_7 ), 
    .B1(\RAM/mem_46_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_45_7 ), 
    .A0(\RAM/mem_44_7 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44642 ), 
    .FXA(\RAM/n44641 ), .OFX0(\RAM/n44642 ), .OFX1(\RAM/n44648 ));
  RAM_i37748_SLICE_540 \RAM/i37748/SLICE_540 ( .C1(\RAM/mem_51_7 ), 
    .B1(\RAM/mem_50_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_49_7 ), 
    .A0(\RAM/mem_48_7 ), .M0(address_1), .OFX0(\RAM/n44643 ));
  RAM_i37749_SLICE_541 \RAM/i37749/SLICE_541 ( .C1(\RAM/mem_55_7 ), 
    .B1(\RAM/mem_54_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_53_7 ), 
    .A0(\RAM/mem_52_7 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44644 ), 
    .FXA(\RAM/n44643 ), .OFX0(\RAM/n44644 ), .OFX1(\RAM/n44649 ));
  RAM_i37750_SLICE_542 \RAM/i37750/SLICE_542 ( .C1(\RAM/mem_59_7 ), 
    .B1(\RAM/mem_58_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_57_7 ), 
    .A0(\RAM/mem_56_7 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44650 ), 
    .FXA(\RAM/n44649 ), .OFX0(\RAM/n44645 ), .OFX1(\RAM/n44652 ));
  RAM_i37751_SLICE_543 \RAM/i37751/SLICE_543 ( .C1(\RAM/mem_63_7 ), 
    .B1(\RAM/mem_62_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_61_7 ), 
    .A0(\RAM/mem_60_7 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44646 ), 
    .FXA(\RAM/n44645 ), .OFX0(\RAM/n44646 ), .OFX1(\RAM/n44650 ));
  RAM_i37775_SLICE_544 \RAM/i37775/SLICE_544 ( .C1(\RAM/mem_35_6 ), 
    .B1(\RAM/mem_34_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_33_6 ), 
    .A0(\RAM/mem_32_6 ), .M0(address_1), .OFX0(\RAM/n44670 ));
  RAM_i37776_SLICE_545 \RAM/i37776/SLICE_545 ( .C1(\RAM/mem_39_6 ), 
    .B1(\RAM/mem_38_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_37_6 ), 
    .A0(\RAM/mem_36_6 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44671 ), 
    .FXA(\RAM/n44670 ), .OFX0(\RAM/n44671 ), .OFX1(\RAM/n44678 ));
  RAM_i37777_SLICE_546 \RAM/i37777/SLICE_546 ( .C1(\RAM/mem_43_6 ), 
    .B1(\RAM/mem_42_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_41_6 ), 
    .A0(\RAM/mem_40_6 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44679 ), 
    .FXA(\RAM/n44678 ), .OFX0(\RAM/n44672 ), .OFX1(\RAM/n44682 ));
  RAM_i37778_SLICE_547 \RAM/i37778/SLICE_547 ( .C1(\RAM/mem_47_6 ), 
    .B1(\RAM/mem_46_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_45_6 ), 
    .A0(\RAM/mem_44_6 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44673 ), 
    .FXA(\RAM/n44672 ), .OFX0(\RAM/n44673 ), .OFX1(\RAM/n44679 ));
  RAM_i37779_SLICE_548 \RAM/i37779/SLICE_548 ( .C1(\RAM/mem_51_6 ), 
    .B1(\RAM/mem_50_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_49_6 ), 
    .A0(\RAM/mem_48_6 ), .M0(address_1), .OFX0(\RAM/n44674 ));
  RAM_i37780_SLICE_549 \RAM/i37780/SLICE_549 ( .C1(\RAM/mem_55_6 ), 
    .B1(\RAM/mem_54_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_53_6 ), 
    .A0(\RAM/mem_52_6 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44675 ), 
    .FXA(\RAM/n44674 ), .OFX0(\RAM/n44675 ), .OFX1(\RAM/n44680 ));
  RAM_i37781_SLICE_550 \RAM/i37781/SLICE_550 ( .C1(\RAM/mem_59_6 ), 
    .B1(\RAM/mem_58_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_57_6 ), 
    .A0(\RAM/mem_56_6 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44681 ), 
    .FXA(\RAM/n44680 ), .OFX0(\RAM/n44676 ), .OFX1(\RAM/n44683 ));
  RAM_i37782_SLICE_551 \RAM/i37782/SLICE_551 ( .C1(\RAM/mem_63_6 ), 
    .B1(\RAM/mem_62_6 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_61_6 ), 
    .A0(\RAM/mem_60_6 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44677 ), 
    .FXA(\RAM/n44676 ), .OFX0(\RAM/n44677 ), .OFX1(\RAM/n44681 ));
  RAM_i37341_SLICE_552 \RAM/i37341/SLICE_552 ( .C1(\RAM/mem_3_7 ), 
    .B1(\RAM/mem_2_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_1_7 ), 
    .A0(\RAM/mem_0_7 ), .M0(address_1), .OFX0(\RAM/n44236 ));
  RAM_i37342_SLICE_553 \RAM/i37342/SLICE_553 ( .C1(\RAM/mem_7_7 ), 
    .B1(\RAM/mem_6_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_5_7 ), 
    .A0(\RAM/mem_4_7 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44237 ), 
    .FXA(\RAM/n44236 ), .OFX0(\RAM/n44237 ), .OFX1(\RAM/n44244 ));
  RAM_i37343_SLICE_554 \RAM/i37343/SLICE_554 ( .C1(\RAM/mem_11_7 ), 
    .B1(\RAM/mem_10_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_9_7 ), 
    .A0(\RAM/mem_8_7 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44245 ), 
    .FXA(\RAM/n44244 ), .OFX0(\RAM/n44238 ), .OFX1(\RAM/n44248 ));
  RAM_i37344_SLICE_555 \RAM/i37344/SLICE_555 ( .C1(\RAM/mem_15_7 ), 
    .B1(\RAM/mem_14_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_13_7 ), 
    .A0(\RAM/mem_12_7 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44239 ), 
    .FXA(\RAM/n44238 ), .OFX0(\RAM/n44239 ), .OFX1(\RAM/n44245 ));
  RAM_i37345_SLICE_556 \RAM/i37345/SLICE_556 ( .C1(\RAM/mem_19_7 ), 
    .B1(\RAM/mem_18_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_17_7 ), 
    .A0(\RAM/mem_16_7 ), .M0(address_1), .OFX0(\RAM/n44240 ));
  RAM_i37346_SLICE_557 \RAM/i37346/SLICE_557 ( .C1(\RAM/mem_23_7 ), 
    .B1(\RAM/mem_22_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_21_7 ), 
    .A0(\RAM/mem_20_7 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44241 ), 
    .FXA(\RAM/n44240 ), .OFX0(\RAM/n44241 ), .OFX1(\RAM/n44246 ));
  RAM_i37347_SLICE_558 \RAM/i37347/SLICE_558 ( .C1(\RAM/mem_27_7 ), 
    .B1(\RAM/mem_26_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_25_7 ), 
    .A0(\RAM/mem_24_7 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44247 ), 
    .FXA(\RAM/n44246 ), .OFX0(\RAM/n44242 ), .OFX1(\RAM/n44249 ));
  RAM_i37348_SLICE_559 \RAM/i37348/SLICE_559 ( .C1(\RAM/mem_31_7 ), 
    .B1(\RAM/mem_30_7 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_29_7 ), 
    .A0(\RAM/mem_28_7 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44243 ), 
    .FXA(\RAM/n44242 ), .OFX0(\RAM/n44243 ), .OFX1(\RAM/n44247 ));
  RAM_i37589_SLICE_560 \RAM/i37589/SLICE_560 ( .C1(\RAM/mem_35_4 ), 
    .B1(\RAM/mem_34_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_33_4 ), 
    .A0(\RAM/mem_32_4 ), .M0(address_1), .OFX0(\RAM/n44484 ));
  RAM_i37565_SLICE_561 \RAM/i37565/SLICE_561 ( .C1(\RAM/mem_63_5 ), 
    .B1(\RAM/mem_62_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_61_5 ), 
    .A0(\RAM/mem_60_5 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44460 ), 
    .FXA(\RAM/n44459 ), .OFX0(\RAM/n44460 ), .OFX1(\RAM/n44464 ));
  RAM_i37590_SLICE_562 \RAM/i37590/SLICE_562 ( .C1(\RAM/mem_39_4 ), 
    .B1(\RAM/mem_38_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_37_4 ), 
    .A0(\RAM/mem_36_4 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44485 ), 
    .FXA(\RAM/n44484 ), .OFX0(\RAM/n44485 ), .OFX1(\RAM/n44492 ));
  RAM_i37591_SLICE_563 \RAM/i37591/SLICE_563 ( .C1(\RAM/mem_43_4 ), 
    .B1(\RAM/mem_42_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_41_4 ), 
    .A0(\RAM/mem_40_4 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44493 ), 
    .FXA(\RAM/n44492 ), .OFX0(\RAM/n44486 ), .OFX1(\RAM/n44496 ));
  RAM_i37592_SLICE_564 \RAM/i37592/SLICE_564 ( .C1(\RAM/mem_47_4 ), 
    .B1(\RAM/mem_46_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_45_4 ), 
    .A0(\RAM/mem_44_4 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44487 ), 
    .FXA(\RAM/n44486 ), .OFX0(\RAM/n44487 ), .OFX1(\RAM/n44493 ));
  RAM_i37372_SLICE_565 \RAM/i37372/SLICE_565 ( .C1(\RAM/mem_3_0 ), 
    .B1(\RAM/mem_2_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_1_0 ), 
    .A0(\RAM/mem_0_0 ), .M0(address_1), .OFX0(\RAM/n44267 ));
  RAM_i37373_SLICE_566 \RAM/i37373/SLICE_566 ( .C1(\RAM/mem_7_0 ), 
    .B1(\RAM/mem_6_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_5_0 ), 
    .A0(\RAM/mem_4_0 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44268 ), 
    .FXA(\RAM/n44267 ), .OFX0(\RAM/n44268 ), .OFX1(\RAM/n44275 ));
  RAM_i37374_SLICE_567 \RAM/i37374/SLICE_567 ( .C1(\RAM/mem_11_0 ), 
    .B1(\RAM/mem_10_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_9_0 ), 
    .A0(\RAM/mem_8_0 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44276 ), 
    .FXA(\RAM/n44275 ), .OFX0(\RAM/n44269 ), .OFX1(\RAM/n44279 ));
  RAM_i37593_SLICE_568 \RAM/i37593/SLICE_568 ( .C1(\RAM/mem_51_4 ), 
    .B1(\RAM/mem_50_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_49_4 ), 
    .A0(\RAM/mem_48_4 ), .M0(address_1), .OFX0(\RAM/n44488 ));
  RAM_i37594_SLICE_569 \RAM/i37594/SLICE_569 ( .C1(\RAM/mem_55_4 ), 
    .B1(\RAM/mem_54_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_53_4 ), 
    .A0(\RAM/mem_52_4 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44489 ), 
    .FXA(\RAM/n44488 ), .OFX0(\RAM/n44489 ), .OFX1(\RAM/n44494 ));
  RAM_i37595_SLICE_570 \RAM/i37595/SLICE_570 ( .C1(\RAM/mem_59_4 ), 
    .B1(\RAM/mem_58_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_57_4 ), 
    .A0(\RAM/mem_56_4 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44495 ), 
    .FXA(\RAM/n44494 ), .OFX0(\RAM/n44490 ), .OFX1(\RAM/n44497 ));
  RAM_i37596_SLICE_571 \RAM/i37596/SLICE_571 ( .C1(\RAM/mem_63_4 ), 
    .B1(\RAM/mem_62_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_61_4 ), 
    .A0(\RAM/mem_60_4 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44491 ), 
    .FXA(\RAM/n44490 ), .OFX0(\RAM/n44491 ), .OFX1(\RAM/n44495 ));
  RAM_i37375_SLICE_572 \RAM/i37375/SLICE_572 ( .C1(\RAM/mem_15_0 ), 
    .B1(\RAM/mem_14_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_13_0 ), 
    .A0(\RAM/mem_12_0 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44270 ), 
    .FXA(\RAM/n44269 ), .OFX0(\RAM/n44270 ), .OFX1(\RAM/n44276 ));
  RAM_i37376_SLICE_573 \RAM/i37376/SLICE_573 ( .C1(\RAM/mem_19_0 ), 
    .B1(\RAM/mem_18_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_17_0 ), 
    .A0(\RAM/mem_16_0 ), .M0(address_1), .OFX0(\RAM/n44271 ));
  RAM_i37377_SLICE_574 \RAM/i37377/SLICE_574 ( .C1(\RAM/mem_23_0 ), 
    .B1(\RAM/mem_22_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_21_0 ), 
    .A0(\RAM/mem_20_0 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44272 ), 
    .FXA(\RAM/n44271 ), .OFX0(\RAM/n44272 ), .OFX1(\RAM/n44277 ));
  RAM_i37378_SLICE_575 \RAM/i37378/SLICE_575 ( .C1(\RAM/mem_27_0 ), 
    .B1(\RAM/mem_26_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_25_0 ), 
    .A0(\RAM/mem_24_0 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44278 ), 
    .FXA(\RAM/n44277 ), .OFX0(\RAM/n44273 ), .OFX1(\RAM/n44280 ));
  RAM_i37713_SLICE_576 \RAM/i37713/SLICE_576 ( .C1(\RAM/mem_35_0 ), 
    .B1(\RAM/mem_34_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_33_0 ), 
    .A0(\RAM/mem_32_0 ), .M0(address_1), .OFX0(\RAM/n44608 ));
  RAM_i37379_SLICE_577 \RAM/i37379/SLICE_577 ( .C1(\RAM/mem_31_0 ), 
    .B1(\RAM/mem_30_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_29_0 ), 
    .A0(\RAM/mem_28_0 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44274 ), 
    .FXA(\RAM/n44273 ), .OFX0(\RAM/n44274 ), .OFX1(\RAM/n44278 ));
  RAM_i37620_SLICE_578 \RAM/i37620/SLICE_578 ( .C1(\RAM/mem_35_3 ), 
    .B1(\RAM/mem_34_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_33_3 ), 
    .A0(\RAM/mem_32_3 ), .M0(address_1), .OFX0(\RAM/n44515 ));
  RAM_i37403_SLICE_579 \RAM/i37403/SLICE_579 ( .C1(\RAM/mem_3_1 ), 
    .B1(\RAM/mem_2_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_1_1 ), 
    .A0(\RAM/mem_0_1 ), .M0(address_1), .OFX0(\RAM/n44298 ));
  RAM_i37404_SLICE_580 \RAM/i37404/SLICE_580 ( .C1(\RAM/mem_7_1 ), 
    .B1(\RAM/mem_6_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_5_1 ), 
    .A0(\RAM/mem_4_1 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44299 ), 
    .FXA(\RAM/n44298 ), .OFX0(\RAM/n44299 ), .OFX1(\RAM/n44306 ));
  RAM_i37621_SLICE_581 \RAM/i37621/SLICE_581 ( .C1(\RAM/mem_39_3 ), 
    .B1(\RAM/mem_38_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_37_3 ), 
    .A0(\RAM/mem_36_3 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44516 ), 
    .FXA(\RAM/n44515 ), .OFX0(\RAM/n44516 ), .OFX1(\RAM/n44523 ));
  RAM_i37405_SLICE_582 \RAM/i37405/SLICE_582 ( .C1(\RAM/mem_11_1 ), 
    .B1(\RAM/mem_10_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_9_1 ), 
    .A0(\RAM/mem_8_1 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44307 ), 
    .FXA(\RAM/n44306 ), .OFX0(\RAM/n44300 ), .OFX1(\RAM/n44310 ));
  RAM_i37406_SLICE_583 \RAM/i37406/SLICE_583 ( .C1(\RAM/mem_15_1 ), 
    .B1(\RAM/mem_14_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_13_1 ), 
    .A0(\RAM/mem_12_1 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44301 ), 
    .FXA(\RAM/n44300 ), .OFX0(\RAM/n44301 ), .OFX1(\RAM/n44307 ));
  RAM_i37407_SLICE_584 \RAM/i37407/SLICE_584 ( .C1(\RAM/mem_19_1 ), 
    .B1(\RAM/mem_18_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_17_1 ), 
    .A0(\RAM/mem_16_1 ), .M0(address_1), .OFX0(\RAM/n44302 ));
  RAM_i37408_SLICE_585 \RAM/i37408/SLICE_585 ( .C1(\RAM/mem_23_1 ), 
    .B1(\RAM/mem_22_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_21_1 ), 
    .A0(\RAM/mem_20_1 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44303 ), 
    .FXA(\RAM/n44302 ), .OFX0(\RAM/n44303 ), .OFX1(\RAM/n44308 ));
  RAM_i37714_SLICE_586 \RAM/i37714/SLICE_586 ( .C1(\RAM/mem_39_0 ), 
    .B1(\RAM/mem_38_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_37_0 ), 
    .A0(\RAM/mem_36_0 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44609 ), 
    .FXA(\RAM/n44608 ), .OFX0(\RAM/n44609 ), .OFX1(\RAM/n44616 ));
  RAM_i37409_SLICE_587 \RAM/i37409/SLICE_587 ( .C1(\RAM/mem_27_1 ), 
    .B1(\RAM/mem_26_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_25_1 ), 
    .A0(\RAM/mem_24_1 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44309 ), 
    .FXA(\RAM/n44308 ), .OFX0(\RAM/n44304 ), .OFX1(\RAM/n44311 ));
  RAM_i37410_SLICE_588 \RAM/i37410/SLICE_588 ( .C1(\RAM/mem_31_1 ), 
    .B1(\RAM/mem_30_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_29_1 ), 
    .A0(\RAM/mem_28_1 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44305 ), 
    .FXA(\RAM/n44304 ), .OFX0(\RAM/n44305 ), .OFX1(\RAM/n44309 ));
  RAM_i37622_SLICE_589 \RAM/i37622/SLICE_589 ( .C1(\RAM/mem_43_3 ), 
    .B1(\RAM/mem_42_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_41_3 ), 
    .A0(\RAM/mem_40_3 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44524 ), 
    .FXA(\RAM/n44523 ), .OFX0(\RAM/n44517 ), .OFX1(\RAM/n44527 ));
  RAM_i37623_SLICE_590 \RAM/i37623/SLICE_590 ( .C1(\RAM/mem_47_3 ), 
    .B1(\RAM/mem_46_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_45_3 ), 
    .A0(\RAM/mem_44_3 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44518 ), 
    .FXA(\RAM/n44517 ), .OFX0(\RAM/n44518 ), .OFX1(\RAM/n44524 ));
  RAM_i37624_SLICE_591 \RAM/i37624/SLICE_591 ( .C1(\RAM/mem_51_3 ), 
    .B1(\RAM/mem_50_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_49_3 ), 
    .A0(\RAM/mem_48_3 ), .M0(address_1), .OFX0(\RAM/n44519 ));
  RAM_i37715_SLICE_592 \RAM/i37715/SLICE_592 ( .C1(\RAM/mem_43_0 ), 
    .B1(\RAM/mem_42_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_41_0 ), 
    .A0(\RAM/mem_40_0 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44617 ), 
    .FXA(\RAM/n44616 ), .OFX0(\RAM/n44610 ), .OFX1(\RAM/n44620 ));
  RAM_i37625_SLICE_593 \RAM/i37625/SLICE_593 ( .C1(\RAM/mem_55_3 ), 
    .B1(\RAM/mem_54_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_53_3 ), 
    .A0(\RAM/mem_52_3 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44520 ), 
    .FXA(\RAM/n44519 ), .OFX0(\RAM/n44520 ), .OFX1(\RAM/n44525 ));
  RAM_i37626_SLICE_594 \RAM/i37626/SLICE_594 ( .C1(\RAM/mem_59_3 ), 
    .B1(\RAM/mem_58_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_57_3 ), 
    .A0(\RAM/mem_56_3 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44526 ), 
    .FXA(\RAM/n44525 ), .OFX0(\RAM/n44521 ), .OFX1(\RAM/n44528 ));
  RAM_i37627_SLICE_595 \RAM/i37627/SLICE_595 ( .C1(\RAM/mem_63_3 ), 
    .B1(\RAM/mem_62_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_61_3 ), 
    .A0(\RAM/mem_60_3 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44522 ), 
    .FXA(\RAM/n44521 ), .OFX0(\RAM/n44522 ), .OFX1(\RAM/n44526 ));
  RAM_i37434_SLICE_596 \RAM/i37434/SLICE_596 ( .C1(\RAM/mem_3_2 ), 
    .B1(\RAM/mem_2_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_1_2 ), 
    .A0(\RAM/mem_0_2 ), .M0(address_1), .OFX0(\RAM/n44329 ));
  RAM_i37562_SLICE_597 \RAM/i37562/SLICE_597 ( .C1(\RAM/mem_51_5 ), 
    .B1(\RAM/mem_50_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_49_5 ), 
    .A0(\RAM/mem_48_5 ), .M0(address_1), .OFX0(\RAM/n44457 ));
  RAM_i37435_SLICE_598 \RAM/i37435/SLICE_598 ( .C1(\RAM/mem_7_2 ), 
    .B1(\RAM/mem_6_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_5_2 ), 
    .A0(\RAM/mem_4_2 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44330 ), 
    .FXA(\RAM/n44329 ), .OFX0(\RAM/n44330 ), .OFX1(\RAM/n44337 ));
  RAM_i37436_SLICE_599 \RAM/i37436/SLICE_599 ( .C1(\RAM/mem_11_2 ), 
    .B1(\RAM/mem_10_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_9_2 ), 
    .A0(\RAM/mem_8_2 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44338 ), 
    .FXA(\RAM/n44337 ), .OFX0(\RAM/n44331 ), .OFX1(\RAM/n44341 ));
  RAM_i37437_SLICE_600 \RAM/i37437/SLICE_600 ( .C1(\RAM/mem_15_2 ), 
    .B1(\RAM/mem_14_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_13_2 ), 
    .A0(\RAM/mem_12_2 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44332 ), 
    .FXA(\RAM/n44331 ), .OFX0(\RAM/n44332 ), .OFX1(\RAM/n44338 ));
  RAM_i37438_SLICE_601 \RAM/i37438/SLICE_601 ( .C1(\RAM/mem_19_2 ), 
    .B1(\RAM/mem_18_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_17_2 ), 
    .A0(\RAM/mem_16_2 ), .M0(address_1), .OFX0(\RAM/n44333 ));
  RAM_i37439_SLICE_602 \RAM/i37439/SLICE_602 ( .C1(\RAM/mem_23_2 ), 
    .B1(\RAM/mem_22_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_21_2 ), 
    .A0(\RAM/mem_20_2 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44334 ), 
    .FXA(\RAM/n44333 ), .OFX0(\RAM/n44334 ), .OFX1(\RAM/n44339 ));
  RAM_i37440_SLICE_603 \RAM/i37440/SLICE_603 ( .C1(\RAM/mem_27_2 ), 
    .B1(\RAM/mem_26_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_25_2 ), 
    .A0(\RAM/mem_24_2 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44340 ), 
    .FXA(\RAM/n44339 ), .OFX0(\RAM/n44335 ), .OFX1(\RAM/n44342 ));
  RAM_i37441_SLICE_604 \RAM/i37441/SLICE_604 ( .C1(\RAM/mem_31_2 ), 
    .B1(\RAM/mem_30_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_29_2 ), 
    .A0(\RAM/mem_28_2 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44336 ), 
    .FXA(\RAM/n44335 ), .OFX0(\RAM/n44336 ), .OFX1(\RAM/n44340 ));
  RAM_i37651_SLICE_605 \RAM/i37651/SLICE_605 ( .C1(\RAM/mem_35_2 ), 
    .B1(\RAM/mem_34_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_33_2 ), 
    .A0(\RAM/mem_32_2 ), .M0(address_1), .OFX0(\RAM/n44546 ));
  RAM_i37652_SLICE_606 \RAM/i37652/SLICE_606 ( .C1(\RAM/mem_39_2 ), 
    .B1(\RAM/mem_38_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_37_2 ), 
    .A0(\RAM/mem_36_2 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44547 ), 
    .FXA(\RAM/n44546 ), .OFX0(\RAM/n44547 ), .OFX1(\RAM/n44554 ));
  RAM_i37653_SLICE_607 \RAM/i37653/SLICE_607 ( .C1(\RAM/mem_43_2 ), 
    .B1(\RAM/mem_42_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_41_2 ), 
    .A0(\RAM/mem_40_2 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44555 ), 
    .FXA(\RAM/n44554 ), .OFX0(\RAM/n44548 ), .OFX1(\RAM/n44558 ));
  RAM_i37716_SLICE_608 \RAM/i37716/SLICE_608 ( .C1(\RAM/mem_47_0 ), 
    .B1(\RAM/mem_46_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_45_0 ), 
    .A0(\RAM/mem_44_0 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44611 ), 
    .FXA(\RAM/n44610 ), .OFX0(\RAM/n44611 ), .OFX1(\RAM/n44617 ));
  RAM_i37654_SLICE_609 \RAM/i37654/SLICE_609 ( .C1(\RAM/mem_47_2 ), 
    .B1(\RAM/mem_46_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_45_2 ), 
    .A0(\RAM/mem_44_2 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44549 ), 
    .FXA(\RAM/n44548 ), .OFX0(\RAM/n44549 ), .OFX1(\RAM/n44555 ));
  RAM_i37655_SLICE_610 \RAM/i37655/SLICE_610 ( .C1(\RAM/mem_51_2 ), 
    .B1(\RAM/mem_50_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_49_2 ), 
    .A0(\RAM/mem_48_2 ), .M0(address_1), .OFX0(\RAM/n44550 ));
  RAM_i37656_SLICE_611 \RAM/i37656/SLICE_611 ( .C1(\RAM/mem_55_2 ), 
    .B1(\RAM/mem_54_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_53_2 ), 
    .A0(\RAM/mem_52_2 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44551 ), 
    .FXA(\RAM/n44550 ), .OFX0(\RAM/n44551 ), .OFX1(\RAM/n44556 ));
  RAM_i37657_SLICE_612 \RAM/i37657/SLICE_612 ( .C1(\RAM/mem_59_2 ), 
    .B1(\RAM/mem_58_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_57_2 ), 
    .A0(\RAM/mem_56_2 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44557 ), 
    .FXA(\RAM/n44556 ), .OFX0(\RAM/n44552 ), .OFX1(\RAM/n44559 ));
  RAM_i37658_SLICE_613 \RAM/i37658/SLICE_613 ( .C1(\RAM/mem_63_2 ), 
    .B1(\RAM/mem_62_2 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_61_2 ), 
    .A0(\RAM/mem_60_2 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44553 ), 
    .FXA(\RAM/n44552 ), .OFX0(\RAM/n44553 ), .OFX1(\RAM/n44557 ));
  RAM_i37465_SLICE_614 \RAM/i37465/SLICE_614 ( .C1(\RAM/mem_3_3 ), 
    .B1(\RAM/mem_2_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_1_3 ), 
    .A0(\RAM/mem_0_3 ), .M0(address_1), .OFX0(\RAM/n44360 ));
  RAM_i37717_SLICE_615 \RAM/i37717/SLICE_615 ( .C1(\RAM/mem_51_0 ), 
    .B1(\RAM/mem_50_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_49_0 ), 
    .A0(\RAM/mem_48_0 ), .M0(address_1), .OFX0(\RAM/n44612 ));
  RAM_i37466_SLICE_616 \RAM/i37466/SLICE_616 ( .C1(\RAM/mem_7_3 ), 
    .B1(\RAM/mem_6_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_5_3 ), 
    .A0(\RAM/mem_4_3 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44361 ), 
    .FXA(\RAM/n44360 ), .OFX0(\RAM/n44361 ), .OFX1(\RAM/n44368 ));
  RAM_i37467_SLICE_617 \RAM/i37467/SLICE_617 ( .C1(\RAM/mem_11_3 ), 
    .B1(\RAM/mem_10_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_9_3 ), 
    .A0(\RAM/mem_8_3 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44369 ), 
    .FXA(\RAM/n44368 ), .OFX0(\RAM/n44362 ), .OFX1(\RAM/n44372 ));
  RAM_i37468_SLICE_618 \RAM/i37468/SLICE_618 ( .C1(\RAM/mem_15_3 ), 
    .B1(\RAM/mem_14_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_13_3 ), 
    .A0(\RAM/mem_12_3 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44363 ), 
    .FXA(\RAM/n44362 ), .OFX0(\RAM/n44363 ), .OFX1(\RAM/n44369 ));
  RAM_i37469_SLICE_619 \RAM/i37469/SLICE_619 ( .C1(\RAM/mem_19_3 ), 
    .B1(\RAM/mem_18_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_17_3 ), 
    .A0(\RAM/mem_16_3 ), .M0(address_1), .OFX0(\RAM/n44364 ));
  RAM_i37470_SLICE_620 \RAM/i37470/SLICE_620 ( .C1(\RAM/mem_23_3 ), 
    .B1(\RAM/mem_22_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_21_3 ), 
    .A0(\RAM/mem_20_3 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44365 ), 
    .FXA(\RAM/n44364 ), .OFX0(\RAM/n44365 ), .OFX1(\RAM/n44370 ));
  RAM_i37471_SLICE_621 \RAM/i37471/SLICE_621 ( .C1(\RAM/mem_27_3 ), 
    .B1(\RAM/mem_26_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_25_3 ), 
    .A0(\RAM/mem_24_3 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44371 ), 
    .FXA(\RAM/n44370 ), .OFX0(\RAM/n44366 ), .OFX1(\RAM/n44373 ));
  RAM_i37472_SLICE_622 \RAM/i37472/SLICE_622 ( .C1(\RAM/mem_31_3 ), 
    .B1(\RAM/mem_30_3 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_29_3 ), 
    .A0(\RAM/mem_28_3 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44367 ), 
    .FXA(\RAM/n44366 ), .OFX0(\RAM/n44367 ), .OFX1(\RAM/n44371 ));
  RAM_i37496_SLICE_623 \RAM/i37496/SLICE_623 ( .C1(\RAM/mem_3_4 ), 
    .B1(\RAM/mem_2_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_1_4 ), 
    .A0(\RAM/mem_0_4 ), .M0(address_1), .OFX0(\RAM/n44391 ));
  RAM_i37497_SLICE_624 \RAM/i37497/SLICE_624 ( .C1(\RAM/mem_7_4 ), 
    .B1(\RAM/mem_6_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_5_4 ), 
    .A0(\RAM/mem_4_4 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44392 ), 
    .FXA(\RAM/n44391 ), .OFX0(\RAM/n44392 ), .OFX1(\RAM/n44399 ));
  RAM_i37498_SLICE_625 \RAM/i37498/SLICE_625 ( .C1(\RAM/mem_11_4 ), 
    .B1(\RAM/mem_10_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_9_4 ), 
    .A0(\RAM/mem_8_4 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44400 ), 
    .FXA(\RAM/n44399 ), .OFX0(\RAM/n44393 ), .OFX1(\RAM/n44403 ));
  RAM_i37499_SLICE_626 \RAM/i37499/SLICE_626 ( .C1(\RAM/mem_15_4 ), 
    .B1(\RAM/mem_14_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_13_4 ), 
    .A0(\RAM/mem_12_4 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44394 ), 
    .FXA(\RAM/n44393 ), .OFX0(\RAM/n44394 ), .OFX1(\RAM/n44400 ));
  RAM_i37500_SLICE_627 \RAM/i37500/SLICE_627 ( .C1(\RAM/mem_19_4 ), 
    .B1(\RAM/mem_18_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_17_4 ), 
    .A0(\RAM/mem_16_4 ), .M0(address_1), .OFX0(\RAM/n44395 ));
  RAM_i37501_SLICE_628 \RAM/i37501/SLICE_628 ( .C1(\RAM/mem_23_4 ), 
    .B1(\RAM/mem_22_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_21_4 ), 
    .A0(\RAM/mem_20_4 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44396 ), 
    .FXA(\RAM/n44395 ), .OFX0(\RAM/n44396 ), .OFX1(\RAM/n44401 ));
  RAM_i37502_SLICE_629 \RAM/i37502/SLICE_629 ( .C1(\RAM/mem_27_4 ), 
    .B1(\RAM/mem_26_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_25_4 ), 
    .A0(\RAM/mem_24_4 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44402 ), 
    .FXA(\RAM/n44401 ), .OFX0(\RAM/n44397 ), .OFX1(\RAM/n44404 ));
  RAM_i37503_SLICE_630 \RAM/i37503/SLICE_630 ( .C1(\RAM/mem_31_4 ), 
    .B1(\RAM/mem_30_4 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_29_4 ), 
    .A0(\RAM/mem_28_4 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44398 ), 
    .FXA(\RAM/n44397 ), .OFX0(\RAM/n44398 ), .OFX1(\RAM/n44402 ));
  RAM_i37682_SLICE_631 \RAM/i37682/SLICE_631 ( .C1(\RAM/mem_35_1 ), 
    .B1(\RAM/mem_34_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_33_1 ), 
    .A0(\RAM/mem_32_1 ), .M0(address_1), .OFX0(\RAM/n44577 ));
  RAM_i37683_SLICE_632 \RAM/i37683/SLICE_632 ( .C1(\RAM/mem_39_1 ), 
    .B1(\RAM/mem_38_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_37_1 ), 
    .A0(\RAM/mem_36_1 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44578 ), 
    .FXA(\RAM/n44577 ), .OFX0(\RAM/n44578 ), .OFX1(\RAM/n44585 ));
  RAM_i37684_SLICE_633 \RAM/i37684/SLICE_633 ( .C1(\RAM/mem_43_1 ), 
    .B1(\RAM/mem_42_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_41_1 ), 
    .A0(\RAM/mem_40_1 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44586 ), 
    .FXA(\RAM/n44585 ), .OFX0(\RAM/n44579 ), .OFX1(\RAM/n44589 ));
  RAM_i37685_SLICE_634 \RAM/i37685/SLICE_634 ( .C1(\RAM/mem_47_1 ), 
    .B1(\RAM/mem_46_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_45_1 ), 
    .A0(\RAM/mem_44_1 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44580 ), 
    .FXA(\RAM/n44579 ), .OFX0(\RAM/n44580 ), .OFX1(\RAM/n44586 ));
  RAM_i37686_SLICE_635 \RAM/i37686/SLICE_635 ( .C1(\RAM/mem_51_1 ), 
    .B1(\RAM/mem_50_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_49_1 ), 
    .A0(\RAM/mem_48_1 ), .M0(address_1), .OFX0(\RAM/n44581 ));
  RAM_i37687_SLICE_636 \RAM/i37687/SLICE_636 ( .C1(\RAM/mem_55_1 ), 
    .B1(\RAM/mem_54_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_53_1 ), 
    .A0(\RAM/mem_52_1 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44582 ), 
    .FXA(\RAM/n44581 ), .OFX0(\RAM/n44582 ), .OFX1(\RAM/n44587 ));
  RAM_i37688_SLICE_637 \RAM/i37688/SLICE_637 ( .C1(\RAM/mem_59_1 ), 
    .B1(\RAM/mem_58_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_57_1 ), 
    .A0(\RAM/mem_56_1 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44588 ), 
    .FXA(\RAM/n44587 ), .OFX0(\RAM/n44583 ), .OFX1(\RAM/n44590 ));
  RAM_i37527_SLICE_638 \RAM/i37527/SLICE_638 ( .C1(\RAM/mem_3_5 ), 
    .B1(\RAM/mem_2_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_1_5 ), 
    .A0(\RAM/mem_0_5 ), .M0(address_1), .OFX0(\RAM/n44422 ));
  RAM_i37528_SLICE_639 \RAM/i37528/SLICE_639 ( .C1(\RAM/mem_7_5 ), 
    .B1(\RAM/mem_6_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_5_5 ), 
    .A0(\RAM/mem_4_5 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44423 ), 
    .FXA(\RAM/n44422 ), .OFX0(\RAM/n44423 ), .OFX1(\RAM/n44430 ));
  RAM_i37529_SLICE_640 \RAM/i37529/SLICE_640 ( .C1(\RAM/mem_11_5 ), 
    .B1(\RAM/mem_10_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_9_5 ), 
    .A0(\RAM/mem_8_5 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44431 ), 
    .FXA(\RAM/n44430 ), .OFX0(\RAM/n44424 ), .OFX1(\RAM/n44434 ));
  RAM_i37689_SLICE_641 \RAM/i37689/SLICE_641 ( .C1(\RAM/mem_63_1 ), 
    .B1(\RAM/mem_62_1 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_61_1 ), 
    .A0(\RAM/mem_60_1 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44584 ), 
    .FXA(\RAM/n44583 ), .OFX0(\RAM/n44584 ), .OFX1(\RAM/n44588 ));
  RAM_i37530_SLICE_642 \RAM/i37530/SLICE_642 ( .C1(\RAM/mem_15_5 ), 
    .B1(\RAM/mem_14_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_13_5 ), 
    .A0(\RAM/mem_12_5 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44425 ), 
    .FXA(\RAM/n44424 ), .OFX0(\RAM/n44425 ), .OFX1(\RAM/n44431 ));
  RAM_i37531_SLICE_643 \RAM/i37531/SLICE_643 ( .C1(\RAM/mem_19_5 ), 
    .B1(\RAM/mem_18_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_17_5 ), 
    .A0(\RAM/mem_16_5 ), .M0(address_1), .OFX0(\RAM/n44426 ));
  RAM_i37532_SLICE_644 \RAM/i37532/SLICE_644 ( .C1(\RAM/mem_23_5 ), 
    .B1(\RAM/mem_22_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_21_5 ), 
    .A0(\RAM/mem_20_5 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44427 ), 
    .FXA(\RAM/n44426 ), .OFX0(\RAM/n44427 ), .OFX1(\RAM/n44432 ));
  RAM_i37533_SLICE_645 \RAM/i37533/SLICE_645 ( .C1(\RAM/mem_27_5 ), 
    .B1(\RAM/mem_26_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_25_5 ), 
    .A0(\RAM/mem_24_5 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44433 ), 
    .FXA(\RAM/n44432 ), .OFX0(\RAM/n44428 ), .OFX1(\RAM/n44435 ));
  RAM_i37534_SLICE_646 \RAM/i37534/SLICE_646 ( .C1(\RAM/mem_31_5 ), 
    .B1(\RAM/mem_30_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_29_5 ), 
    .A0(\RAM/mem_28_5 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44429 ), 
    .FXA(\RAM/n44428 ), .OFX0(\RAM/n44429 ), .OFX1(\RAM/n44433 ));
  RAM_i37718_SLICE_647 \RAM/i37718/SLICE_647 ( .C1(\RAM/mem_55_0 ), 
    .B1(\RAM/mem_54_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_53_0 ), 
    .A0(\RAM/mem_52_0 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44613 ), 
    .FXA(\RAM/n44612 ), .OFX0(\RAM/n44613 ), .OFX1(\RAM/n44618 ));
  RAM_i37558_SLICE_648 \RAM/i37558/SLICE_648 ( .C1(\RAM/mem_35_5 ), 
    .B1(\RAM/mem_34_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_33_5 ), 
    .A0(\RAM/mem_32_5 ), .M0(address_1), .OFX0(\RAM/n44453 ));
  RAM_i37719_SLICE_649 \RAM/i37719/SLICE_649 ( .C1(\RAM/mem_59_0 ), 
    .B1(\RAM/mem_58_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_57_0 ), 
    .A0(\RAM/mem_56_0 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44619 ), 
    .FXA(\RAM/n44618 ), .OFX0(\RAM/n44614 ), .OFX1(\RAM/n44621 ));
  RAM_i37559_SLICE_650 \RAM/i37559/SLICE_650 ( .C1(\RAM/mem_39_5 ), 
    .B1(\RAM/mem_38_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_37_5 ), 
    .A0(\RAM/mem_36_5 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44454 ), 
    .FXA(\RAM/n44453 ), .OFX0(\RAM/n44454 ), .OFX1(\RAM/n44461 ));
  RAM_i37560_SLICE_651 \RAM/i37560/SLICE_651 ( .C1(\RAM/mem_43_5 ), 
    .B1(\RAM/mem_42_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_41_5 ), 
    .A0(\RAM/mem_40_5 ), .M1(address_3), .M0(address_1), .FXB(\RAM/n44462 ), 
    .FXA(\RAM/n44461 ), .OFX0(\RAM/n44455 ), .OFX1(\RAM/n44465 ));
  RAM_i37561_SLICE_652 \RAM/i37561/SLICE_652 ( .C1(\RAM/mem_47_5 ), 
    .B1(\RAM/mem_46_5 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_45_5 ), 
    .A0(\RAM/mem_44_5 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44456 ), 
    .FXA(\RAM/n44455 ), .OFX0(\RAM/n44456 ), .OFX1(\RAM/n44462 ));
  RAM_i37720_SLICE_653 \RAM/i37720/SLICE_653 ( .C1(\RAM/mem_63_0 ), 
    .B1(\RAM/mem_62_0 ), .A1(address_0), .C0(address_0), .B0(\RAM/mem_61_0 ), 
    .A0(\RAM/mem_60_0 ), .M1(address_2), .M0(address_1), .FXB(\RAM/n44615 ), 
    .FXA(\RAM/n44614 ), .OFX0(\RAM/n44615 ), .OFX1(\RAM/n44619 ));
  SLICE_654 SLICE_654( .D1(\CPU/n46039 ), .C1(\CPU/n161 ), 
    .B1(\CPU/n12_adj_395 ), .A1(\CPU/n160_adj_362 ), .D0(\CPU/n161 ), 
    .C0(\CPU/n169 ), .B0(\CPU/n46030 ), .A0(\CPU/n46039 ), .M1(data_5), 
    .M0(data_4), .CLK(\RAM/mem_57__7__N_279 ), .F0(\CPU/n191 ), 
    .Q0(\RAM/mem_57_4 ), .F1(\CPU/n169 ), .Q1(\RAM/mem_57_5 ));
  CPU_SLICE_655 \CPU/SLICE_655 ( .D1(\CPU/n46001 ), .C1(\CPU/n46002 ), 
    .B1(\CPU/n46034 ), .A1(\CPU/n46068 ), .D0(\CPU/n46850 ), .C0(\CPU/n130 ), 
    .B0(\CPU/n46034 ), .A0(\CPU/n46068 ), .F0(\CPU/n46002 ), .F1(\CPU/n45977 ));
  CPU_SLICE_656 \CPU/SLICE_656 ( .D1(\CPU/n23063 ), .C1(\CPU/n4_adj_317 ), 
    .B1(\CPU/n46056 ), .A1(\CPU/n46085 ), .D0(\CPU/n46027 ), .C0(\CPU/n45987 ), 
    .B0(\CPU/n46056 ), .A0(\CPU/n46085 ), .F0(\CPU/n6324 ), .F1(\CPU/n46027 ));
  CPU_SLICE_657 \CPU/SLICE_657 ( .D1(\CPU/n46143 ), .C1(\CPU/n46852 ), 
    .B1(\CPU/n46099 ), .A1(\CPU/n124 ), .D0(\CPU/n46155 ), .C0(\CPU/n23881 ), 
    .B0(\CPU/n46852 ), .A0(\CPU/n46143 ), .F0(\CPU/n46037 ), .F1(\CPU/n23881 ));
  CPU_SLICE_658 \CPU/SLICE_658 ( .D1(\CPU/n46076 ), .C1(\CPU/n45869 ), 
    .B1(\CPU/n45923 ), .A1(\CPU/n46077 ), .D0(\CPU/n43686 ), .C0(\CPU/n45856 ), 
    .B0(\CPU/n45923 ), .A0(\CPU/n45869 ), .F0(\CPU/n643 ), .F1(\CPU/n43686 ));
  CPU_SLICE_659 \CPU/SLICE_659 ( .D1(\CPU/n46050 ), .C1(\CPU/n46053 ), 
    .B1(\CPU/n46078 ), .A1(\CPU/n46089 ), .D0(\CPU/n46091 ), 
    .C0(\CPU/n130_adj_360 ), .B0(\CPU/n46078 ), .A0(\CPU/n46089 ), 
    .F0(\CPU/n46053 ), .F1(\CPU/n46023 ));
  CPU_SLICE_660 \CPU/SLICE_660 ( .D1(\CPU/n46882 ), .C1(\CPU/n46402 ), 
    .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_4 ), .D0(\CPU/oprand_1 ), 
    .C0(\CPU/oprand_2 ), .B0(\CPU/oprand_3 ), .A0(\CPU/oprand_4 ), 
    .F0(\CPU/n46402 ), .F1(\CPU/n46403 ));
  CPU_SLICE_661 \CPU/SLICE_661 ( .D1(\CPU/n15_adj_316 ), .C1(\CPU/n46059 ), 
    .B1(\CPU/n37_adj_301 ), .A1(\CPU/n45923 ), .D0(\CPU/n15_adj_316 ), 
    .C0(\CPU/n46136 ), .B0(\CPU/n46087 ), .A0(\CPU/n37_adj_301 ), 
    .F0(\CPU/n46059 ), .F1(\CPU/n45911 ));
  CPU_SLICE_662 \CPU/SLICE_662 ( .D1(\CPU/n45940 ), .C1(\CPU/n4196 ), 
    .B1(\CPU/n43592 ), .A1(\CPU/n46019 ), .D0(\CPU/n43592 ), .C0(\CPU/n46019 ), 
    .B0(\CPU/n46082 ), .A0(\CPU/n23650 ), .F0(\CPU/n4196 ), .F1(\CPU/n45933 ));
  CPU_SLICE_663 \CPU/SLICE_663 ( .D1(\CPU/n45 ), .C1(\CPU/n864 ), 
    .B1(\CPU/n45783 ), .A1(\CPU/n46138 ), .D0(\CPU/n46138 ), .C0(\CPU/n45 ), 
    .B0(\CPU/n45762 ), .A0(\CPU/n2320 ), .F0(\CPU/n864 ), .F1(\CPU/n23070 ));
  CPU_SLICE_664 \CPU/SLICE_664 ( .D1(\CPU/n45862 ), .C1(\CPU/n337 ), 
    .B1(\CPU/n542 ), .A1(\CPU/n23447 ), .D0(\CPU/n45862 ), .C0(\CPU/n542 ), 
    .B0(\CPU/n43689 ), .A0(\CPU/n21482 ), .F0(\CPU/n6_adj_431 ), 
    .F1(\CPU/n21482 ));
  CPU_SLICE_665 \CPU/SLICE_665 ( .D1(\CPU/n4333 ), .C1(\CPU/n22635 ), 
    .B1(\CPU/n45914 ), .A1(\CPU/n46059 ), .D0(\CPU/n45906 ), .C0(\CPU/n45859 ), 
    .B0(\CPU/n45914 ), .A0(\CPU/n46059 ), .F0(\CPU/n41108 ), .F1(\CPU/n45906 ));
  CPU_SLICE_666 \CPU/SLICE_666 ( .D1(\CPU/n45773 ), .C1(\CPU/n45778 ), 
    .B1(\CPU/n46130 ), .A1(\CPU/n43563 ), .D0(\CPU/n43991 ), .C0(\CPU/n23081 ), 
    .B0(\CPU/n45778 ), .A0(\CPU/n46130 ), .F0(\CPU/n45773 ), .F1(\CPU/n45768 ));
  CPU_SLICE_667 \CPU/SLICE_667 ( .D1(\CPU/n1421 ), .C1(\CPU/n45799 ), 
    .B1(\CPU/n1408 ), .A1(\CPU/n45888 ), .D0(\CPU/n1421 ), .C0(\CPU/n46145 ), 
    .B0(\CPU/n45828 ), .A0(\CPU/n45888 ), .F0(\CPU/n620 ), .F1(\CPU/n45828 ));
  CPU_SLICE_668 \CPU/SLICE_668 ( .D1(\CPU/n6_adj_376 ), .C1(\CPU/n45821 ), 
    .B1(\CPU/n1688 ), .A1(\CPU/n45793 ), .D0(\CPU/n45793 ), .C0(\CPU/n45821 ), 
    .B0(\CPU/n22896 ), .A0(\CPU/n8_adj_476 ), .F0(\CPU/n23779 ), 
    .F1(\CPU/n8_adj_476 ));
  CPU_SLICE_669 \CPU/SLICE_669 ( .D1(\CPU/n45952 ), .C1(\CPU/n45975 ), 
    .B1(\CPU/n45946 ), .A1(\CPU/n45953 ), .D0(\CPU/n45932 ), .C0(\CPU/n45926 ), 
    .B0(\CPU/n45975 ), .A0(\CPU/n45952 ), .F0(\CPU/n22035 ), .F1(\CPU/n45932 ));
  CPU_SLICE_670 \CPU/SLICE_670 ( .D1(\CPU/n161_adj_302 ), .C1(\CPU/n160 ), 
    .B1(\CPU/n45986 ), .A1(\CPU/n45994 ), .D0(\CPU/n45961 ), .C0(\CPU/n45960 ), 
    .B0(\CPU/n45986 ), .A0(\CPU/n45994 ), .F0(\CPU/n4_adj_325 ), 
    .F1(\CPU/n45961 ));
  CPU_SLICE_671 \CPU/SLICE_671 ( .D1(\CPU/n297 ), .C1(\CPU/n45915 ), 
    .B1(\CPU/n46019 ), .A1(\CPU/n46081 ), .D0(\CPU/n6_adj_408 ), 
    .C0(\CPU/n46081 ), .B0(\CPU/n46013 ), .A0(\CPU/n46019 ), .F0(\CPU/n46848 ), 
    .F1(\CPU/n46013 ));
  CPU_SLICE_672 \CPU/SLICE_672 ( .D1(\CPU/oprand_3 ), .C1(\CPU/oprand_4 ), 
    .B1(\CPU/oprand_2 ), .A1(\CPU/oprand_1 ), .D0(\CPU/n46193 ), 
    .C0(\CPU/oprand_0 ), .B0(\CPU/oprand_2 ), .A0(\CPU/oprand_1 ), 
    .F0(\CPU/n45404 ), .F1(\CPU/n46193 ));
  SLICE_673 SLICE_673( .D1(\CPU/n45999 ), .C1(\CPU/n46005 ), .B1(\CPU/n191 ), 
    .A1(\CPU/n190 ), .D0(\CPU/n190 ), .C0(\CPU/n45992 ), .B0(\CPU/n45983 ), 
    .A0(\CPU/n191 ), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_58__7__N_282 ), 
    .F0(\CPU/n45964 ), .Q0(\RAM/mem_58_0 ), .F1(\CPU/n45992 ), 
    .Q1(\RAM/mem_58_1 ));
  CPU_SLICE_674 \CPU/SLICE_674 ( .D1(\CPU/n46001 ), .C1(\CPU/n45960 ), 
    .B1(\CPU/n46002 ), .A1(\CPU/n46034 ), .D0(\CPU/n45960 ), .C0(\CPU/n45953 ), 
    .B0(\CPU/n45975 ), .A0(\CPU/n46001 ), .F0(\CPU/n41038 ), .F1(\CPU/n45953 ));
  CPU_SLICE_675 \CPU/SLICE_675 ( .D1(\CPU/n45940 ), .C1(\CPU/n4196 ), 
    .B1(\CPU/n43592 ), .A1(\CPU/n46019 ), .D0(\CPU/n297 ), .C0(\CPU/n43592 ), 
    .B0(\CPU/n46019 ), .A0(\CPU/n46081 ), .F0(\CPU/n45940 ), .F1(\CPU/n408 ));
  CPU_SLICE_676 \CPU/SLICE_676 ( .D1(\CPU/n303 ), .C1(\CPU/n302 ), 
    .B1(\CPU/n43720 ), .A1(\CPU/n45929 ), .D0(\CPU/n431 ), .C0(\CPU/n304 ), 
    .B0(\CPU/n45866 ), .A0(\CPU/n303 ), .F0(\CPU/n45858 ), .F1(\CPU/n431 ));
  CPU_SLICE_677 \CPU/SLICE_677 ( .C1(\CPU/n45869 ), .B1(\CPU/n43686 ), 
    .A1(\CPU/n45856 ), .D0(\CPU/n644 ), .C0(\CPU/n45856 ), .B0(\CPU/n45848 ), 
    .A0(\CPU/n45850 ), .F0(\CPU/n45843 ), .F1(\CPU/n644 ));
  CPU_SLICE_678 \CPU/SLICE_678 ( .D1(\CPU/n46850 ), .C1(\CPU/n130 ), 
    .B1(\CPU/n46034 ), .A1(\CPU/n46001 ), .C0(\CPU/n46068 ), .B0(\CPU/n46307 ), 
    .A0(\CPU/n46850 ), .F0(\CPU/n45978 ), .F1(\CPU/n46307 ));
  CPU_SLICE_679 \CPU/SLICE_679 ( .D1(\CPU/n45771 ), .C1(\CPU/n45749 ), 
    .B1(\CPU/n46130 ), .A1(\CPU/n43563 ), .C0(\CPU/n43563 ), .B0(\CPU/n899 ), 
    .A0(\CPU/n2578 ), .F0(\CPU/n45749 ), .F1(\CPU/n23553 ));
  SLICE_680 SLICE_680( .D1(\CPU/n212 ), .C1(\CPU/n46029 ), .B1(\CPU/n46047 ), 
    .A1(\CPU/n23881 ), .D0(\CPU/n46037 ), .C0(\CPU/n46029 ), .B0(\CPU/n182 ), 
    .A0(\CPU/n46058 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_53__7__N_267 ), 
    .F0(\CPU/n212 ), .Q0(\RAM/mem_53_4 ), .F1(\CPU/n6_adj_300 ), 
    .Q1(\RAM/mem_53_5 ));
  CPU_SLICE_681 \CPU/SLICE_681 ( .D1(\CPU/n45822 ), .C1(\CPU/n89 ), 
    .B1(\CPU/n45820 ), .A1(\CPU/n45879 ), .D0(\CPU/n724 ), .C0(\CPU/n89 ), 
    .B0(\CPU/n690 ), .A0(\CPU/n1817 ), .F0(\CPU/n45787 ), .F1(\CPU/n724 ));
  CPU_SLICE_682 \CPU/SLICE_682 ( .D1(\CPU/n46196 ), .C1(\CPU/n46090 ), 
    .B1(\CPU/n37 ), .A1(\CPU/n46098 ), .D0(\CPU/n46196 ), .C0(\CPU/n476 ), 
    .B0(\CPU/n46060 ), .A0(\CPU/n46136 ), .F0(\CPU/n46017 ), .F1(\CPU/n476 ));
  CPU_SLICE_683 \CPU/SLICE_683 ( .D1(akku_o_c_4), .C1(\CPU/n31179 ), 
    .B1(\CPU/n46336 ), .A1(\CPU/n46844 ), .D0(\CPU/n46370 ), .C0(akku_o_c_4), 
    .B0(\CPU/n46310 ), .A0(\CPU/n46309 ), .F0(\CPU/n46844 ), 
    .F1(\CPU/n45_adj_356 ));
  CPU_SLICE_684 \CPU/SLICE_684 ( .D1(\CPU/n93 ), .C1(\CPU/n69 ), 
    .B1(\CPU/n46132 ), .A1(\CPU/n46136 ), .D0(\CPU/n69 ), .C0(\CPU/n68 ), 
    .B0(\CPU/n46880 ), .A0(\CPU/oprand_0 ), .F0(\CPU/n46136 ), 
    .F1(\CPU/n46116 ));
  CPU_SLICE_685 \CPU/SLICE_685 ( .D1(\CPU/n45846 ), .C1(\CPU/n37_adj_301 ), 
    .B1(\CPU/n45848 ), .A1(\CPU/n41291 ), .D0(\CPU/n45861 ), 
    .C0(\CPU/n37_adj_301 ), .B0(\CPU/n45856 ), .A0(\CPU/n45850 ), 
    .F0(\CPU/n45846 ), .F1(\CPU/n45832 ));
  CPU_SLICE_686 \CPU/SLICE_686 ( .D1(\CPU/n41054 ), .C1(\CPU/n22715 ), 
    .B1(\CPU/n46057 ), .A1(\CPU/n46155 ), .C0(\CPU/n46155 ), .B0(\CPU/n46852 ), 
    .A0(\CPU/n46143 ), .F0(\CPU/n41054 ), .F1(\CPU/n215 ));
  CPU_SLICE_687 \CPU/SLICE_687 ( .D1(\CPU/n43675 ), .C1(\CPU/n40941 ), 
    .B1(\CPU/n45854 ), .A1(\CPU/n8_adj_423 ), .D0(\CPU/n43732 ), 
    .C0(\CPU/n41291 ), .B0(\CPU/n43686 ), .A0(\CPU/n40941 ), .F0(\CPU/n45819 ), 
    .F1(\CPU/n41291 ));
  CPU_SLICE_688 \CPU/SLICE_688 ( .D1(\CPU/n46058 ), .C1(\CPU/n46037 ), 
    .B1(\CPU/n22715 ), .A1(\CPU/n46049 ), .D0(\CPU/n23881 ), .C0(\CPU/n181 ), 
    .B0(\CPU/n182 ), .A0(\CPU/n46058 ), .F0(\CPU/n22715 ), .F1(\CPU/n213 ));
  CPU_SLICE_689 \CPU/SLICE_689 ( .D1(\CPU/n41378 ), .C1(\CPU/n45848 ), 
    .B1(\CPU/n370 ), .A1(\CPU/n41291 ), .D0(\CPU/n45848 ), .C0(\CPU/n45856 ), 
    .B0(\CPU/n43686 ), .A0(\CPU/n40941 ), .F0(\CPU/n41378 ), .F1(\CPU/n45825 ));
  CPU_SLICE_690 \CPU/SLICE_690 ( .D1(\CPU/n45889 ), .C1(\CPU/n45794 ), 
    .B1(\CPU/n89_adj_303 ), .A1(\CPU/n45829 ), .C0(\CPU/n89_adj_303 ), 
    .B0(\CPU/n620 ), .A0(\CPU/n1544 ), .F0(\CPU/n45794 ), .F1(\CPU/n45792 ));
  CPU_SLICE_691 \CPU/SLICE_691 ( .D1(\CPU/n45788 ), .C1(\CPU/n89 ), 
    .B1(\CPU/n691 ), .A1(\CPU/n1830 ), .D0(\CPU/n724 ), .C0(\CPU/n89 ), 
    .B0(\CPU/n690 ), .A0(\CPU/n1817 ), .F0(\CPU/n45788 ), .F1(\CPU/n45770 ));
  CPU_SLICE_692 \CPU/SLICE_692 ( .D1(\CPU/n2 ), .C1(\CPU/n1329 ), 
    .B1(\CPU/n1325 ), .A1(\CPU/n1328 ), .D0(\CPU/n1326 ), 
    .C0(\CPU/n6_adj_304 ), .B0(\CPU/n1325 ), .A0(\CPU/n1327 ), 
    .F0(\CPU/n40788 ), .F1(\CPU/n6_adj_304 ));
  CPU_SLICE_693 \CPU/SLICE_693 ( .D1(\CPU/n87 ), .C1(akku_o_c_1), 
    .B1(\CPU/n46213 ), .A1(akku_o_c_2), .C0(akku_o_c_4), .B0(akku_o_c_2), 
    .A0(akku_o_c_3), .M1(data_2), .M0(data_1), .CE(\CPU/clk_c_enable_26 ), 
    .CLK(clk_c), .F0(\CPU/n87 ), .Q0(\CPU/oprand_1 ), .F1(\CPU/n46160 ), 
    .Q1(\CPU/oprand_2 ));
  CPU_SLICE_694 \CPU/SLICE_694 ( .D1(\CPU/n45773 ), .C1(\CPU/n43563 ), 
    .B1(\CPU/n46157 ), .A1(\CPU/n45779 ), .D0(\CPU/n45771 ), .C0(\CPU/n43563 ), 
    .B0(\CPU/n899 ), .A0(\CPU/n2578 ), .F0(\CPU/n45747 ), .F1(\CPU/n45771 ));
  CPU_SLICE_695 \CPU/SLICE_695 ( .D1(\CPU/n45481 ), .C1(\CPU/n46212 ), 
    .B1(\CPU/n46213 ), .A1(akku_o_c_2), .C0(akku_o_c_4), .B0(akku_o_c_2), 
    .A0(akku_o_c_3), .F0(\CPU/n46213 ), .F1(\CPU/n46145 ));
  CPU_SLICE_696 \CPU/SLICE_696 ( .D1(\CPU/n172 ), .C1(\CPU/n45987 ), 
    .B1(\CPU/n45947 ), .A1(\CPU/n22855 ), .D0(\CPU/n45987 ), .C0(\CPU/n46056 ), 
    .B0(\CPU/n46036 ), .A0(\CPU/n4_adj_317 ), .F0(\CPU/n172 ), 
    .F1(\CPU/n41244 ));
  CPU_SLICE_697 \CPU/SLICE_697 ( .D1(\CPU/n304 ), .C1(\CPU/n303 ), 
    .B1(\CPU/n43729 ), .A1(\CPU/n43720 ), .D0(\CPU/n40849 ), .C0(\CPU/n305 ), 
    .B0(\CPU/n41242 ), .A0(\CPU/n304 ), .F0(\CPU/n45851 ), .F1(\CPU/n40849 ));
  CPU_SLICE_698 \CPU/SLICE_698 ( .D1(\CPU/n45757 ), .C1(\CPU/n43670 ), 
    .B1(\CPU/n21776 ), .A1(\CPU/n9081 ), .C0(\CPU/n797 ), .B0(\CPU/n43670 ), 
    .A0(\CPU/n2204 ), .F0(\CPU/n9081 ), .F1(\CPU/n21777 ));
  CPU_SLICE_699 \CPU/SLICE_699 ( .D1(\CPU/n40740 ), .C1(\CPU/n6_adj_422 ), 
    .B1(\CPU/n1688 ), .A1(\CPU/n23779 ), .D0(\CPU/n1688 ), .C0(\CPU/n45790 ), 
    .B0(\CPU/n45823 ), .A0(\CPU/n45794 ), .F0(\CPU/n40740 ), .F1(\CPU/n45775 ));
  CPU_SLICE_700 \CPU/SLICE_700 ( .D1(\CPU/n46009 ), .C1(\CPU/n45997 ), 
    .B1(\CPU/n46010 ), .A1(\CPU/n46042 ), .C0(\CPU/n46062 ), .B0(\CPU/n46042 ), 
    .A0(\CPU/n46061 ), .F0(\CPU/n46010 ), .F1(\CPU/n45984 ));
  CPU_SLICE_701 \CPU/SLICE_701 ( .D1(\CPU/n102 ), .C1(\CPU/n67 ), 
    .B1(\CPU/n46113 ), .A1(\CPU/n46207 ), .D0(\CPU/n46120 ), .C0(\CPU/n46207 ), 
    .B0(\CPU/n115 ), .A0(\CPU/n68 ), .F0(\CPU/n102 ), .F1(\CPU/n46091 ));
  CPU_SLICE_702 \CPU/SLICE_702 ( .D1(\CPU/n46851 ), .C1(\CPU/n29_adj_353 ), 
    .B1(\CPU/n46096 ), .A1(\CPU/n46084 ), .D0(\CPU/n46097 ), .C0(\CPU/n46123 ), 
    .B0(\CPU/n46083 ), .A0(\CPU/n46096 ), .F0(\CPU/n46851 ), .F1(\CPU/n46064 ));
  CPU_SLICE_703 \CPU/SLICE_703 ( .D1(\CPU/n297 ), .C1(\CPU/n45915 ), 
    .B1(\CPU/n46019 ), .A1(\CPU/n46081 ), .C0(\CPU/n43592 ), .B0(\CPU/n45915 ), 
    .A0(\CPU/n45908 ), .F0(\CPU/n302 ), .F1(\CPU/n45908 ));
  CPU_SLICE_704 \CPU/SLICE_704 ( .D1(\CPU/n45762 ), .C1(\CPU/n45757 ), 
    .B1(\CPU/n2204 ), .A1(\CPU/n795 ), .D0(\CPU/n43670 ), 
    .C0(\CPU/n6_adj_341 ), .B0(\CPU/n45751 ), .A0(\CPU/n2204 ), 
    .F0(\CPU/n8_adj_342 ), .F1(\CPU/n45751 ));
  CPU_SLICE_705 \CPU/SLICE_705 ( .D1(\CPU/n46104 ), .C1(\CPU/n22585 ), 
    .B1(\CPU/n46048 ), .A1(\CPU/n43581 ), .D0(\CPU/n827 ), .C0(\CPU/n43581 ), 
    .B0(\CPU/n46041 ), .A0(\CPU/n46090 ), .F0(\CPU/n46016 ), .F1(\CPU/n827 ));
  CPU_SLICE_706 \CPU/SLICE_706 ( .C1(\CPU/n45757 ), .B1(\CPU/n2204 ), 
    .A1(\CPU/n795 ), .D0(\CPU/n2204 ), .C0(\CPU/n43709 ), .B0(\CPU/n45754 ), 
    .A0(\CPU/n45762 ), .F0(\CPU/n43710 ), .F1(\CPU/n45754 ));
  CPU_SLICE_707 \CPU/SLICE_707 ( .C1(\CPU/n1861 ), .B1(\CPU/n694 ), 
    .A1(\CPU/n1856 ), .D0(\CPU/n1860 ), .C0(\CPU/n1856 ), 
    .B0(\CPU/n2_adj_349 ), .A0(\CPU/n1859 ), .F0(\CPU/n6_adj_350 ), 
    .F1(\CPU/n2_adj_349 ));
  CPU_SLICE_708 \CPU/SLICE_708 ( .D1(\CPU/n46128 ), .C1(\CPU/n546 ), 
    .B1(\CPU/n45896 ), .A1(\CPU/n46051 ), .D0(\CPU/n46090 ), .C0(\CPU/n46074 ), 
    .B0(\CPU/n45_adj_356 ), .A0(\CPU/n46128 ), .F0(\CPU/n546 ), 
    .F1(\CPU/n45881 ));
  CPU_SLICE_709 \CPU/SLICE_709 ( .D1(\CPU/n46034 ), .C1(\CPU/n29_adj_353 ), 
    .B1(\CPU/n130 ), .A1(\CPU/n46025 ), .D0(\CPU/n46034 ), .C0(\CPU/n46850 ), 
    .B0(\CPU/n46071 ), .A0(\CPU/n46851 ), .F0(\CPU/n46025 ), .F1(\CPU/n222 ));
  CPU_SLICE_710 \CPU/SLICE_710 ( .D1(\CPU/n6_adj_361 ), .C1(\CPU/n41402 ), 
    .B1(\CPU/n6_adj_383 ), .A1(\CPU/n41358 ), .D0(\CPU/n40960 ), 
    .C0(\CPU/n45875 ), .B0(\CPU/n41358 ), .A0(\CPU/n45898 ), 
    .F0(\CPU/n6_adj_361 ), .F1(\CPU/n41374 ));
  SLICE_711 SLICE_711( .D1(\CPU/n46143 ), .C1(\CPU/n46088 ), .B1(\CPU/n46099 ), 
    .A1(\CPU/n124 ), .D0(\CPU/n46065 ), .C0(\CPU/n152 ), 
    .B0(\CPU/n12_adj_358 ), .A0(\CPU/n46088 ), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_52__7__N_264 ), .F0(\CPU/n181 ), .Q0(\RAM/mem_52_4 ), 
    .F1(\CPU/n46065 ), .Q1(\RAM/mem_52_5 ));
  CPU_SLICE_712 \CPU/SLICE_712 ( .D1(\CPU/n45874 ), .C1(\CPU/n4_adj_363 ), 
    .B1(\CPU/n6_adj_431 ), .A1(\CPU/n21418 ), .D0(\CPU/n22874 ), 
    .C0(\CPU/n45865 ), .B0(\CPU/n45921 ), .A0(\CPU/n45874 ), 
    .F0(\CPU/n4_adj_363 ), .F1(\CPU/n583 ));
  CPU_SLICE_713 \CPU/SLICE_713 ( .D1(\CPU/n2_adj_367 ), .C1(\CPU/n2634 ), 
    .B1(\CPU/n2630 ), .A1(\CPU/n2633 ), .C0(\CPU/n904 ), .B0(\CPU/n2630 ), 
    .A0(\CPU/n2635 ), .F0(\CPU/n2_adj_367 ), .F1(\CPU/n6_adj_432 ));
  CPU_SLICE_714 \CPU/SLICE_714 ( .D1(\CPU/n46145 ), .C1(\CPU/n1408 ), 
    .B1(\CPU/n46124 ), .A1(\CPU/n45896 ), .D0(\CPU/n46122 ), .C0(\CPU/n45829 ), 
    .B0(\CPU/n46051 ), .A0(\CPU/n45896 ), .F0(\CPU/n6_adj_369 ), 
    .F1(\CPU/n45829 ));
  CPU_SLICE_715 \CPU/SLICE_715 ( .C1(\CPU/n15 ), .B1(\CPU/n45877 ), 
    .A1(\CPU/n542 ), .D0(\CPU/n45921 ), .C0(\CPU/n43689 ), .B0(\CPU/n45920 ), 
    .A0(\CPU/n45877 ), .F0(\CPU/n542 ), .F1(\CPU/n45856 ));
  CPU_SLICE_716 \CPU/SLICE_716 ( .D1(\CPU/n45875 ), .C1(\CPU/n45898 ), 
    .B1(\CPU/n41358 ), .A1(\CPU/n41402 ), .C0(\CPU/n45909 ), .B0(\CPU/n45902 ), 
    .A0(\CPU/n41358 ), .F0(\CPU/n45875 ), .F1(\CPU/n45566 ));
  CPU_SLICE_717 \CPU/SLICE_717 ( .D1(\CPU/n46040 ), .C1(\CPU/n759 ), 
    .B1(\CPU/n43564 ), .A1(\CPU/n758 ), .D0(\CPU/n2204 ), .C0(\CPU/n43564 ), 
    .B0(\CPU/n761 ), .A0(\CPU/n2073 ), .F0(\CPU/n45753 ), .F1(\CPU/n2204 ));
  CPU_SLICE_718 \CPU/SLICE_718 ( .D1(\CPU/n45810 ), .C1(\CPU/n372 ), 
    .B1(\CPU/n15 ), .A1(\CPU/n45845 ), .D0(\CPU/n37_adj_340 ), .C0(\CPU/n306 ), 
    .B0(\CPU/n15 ), .A0(\CPU/n43769 ), .F0(\CPU/n372 ), .F1(\CPU/n21937 ));
  CPU_SLICE_719 \CPU/SLICE_719 ( .D1(\CPU/n41411 ), .C1(\CPU/n305 ), 
    .B1(\CPU/n306 ), .A1(\CPU/n450 ), .C0(\CPU/n304 ), .B0(\CPU/n41242 ), 
    .A0(\CPU/n305 ), .F0(\CPU/n41411 ), .F1(\CPU/n44079 ));
  CPU_SLICE_720 \CPU/SLICE_720 ( .C1(\CPU/n45940 ), .B1(\CPU/n45929 ), 
    .A1(\CPU/n302 ), .D0(\CPU/n22900 ), .C0(\CPU/n303 ), .B0(\CPU/n45880 ), 
    .A0(\CPU/n302 ), .F0(\CPU/n45870 ), .F1(\CPU/n22900 ));
  CPU_SLICE_721 \CPU/SLICE_721 ( .D1(\CPU/n45876 ), .C1(\CPU/n45880 ), 
    .B1(\CPU/n45871 ), .A1(\CPU/n8_adj_433 ), .D0(\CPU/n22900 ), 
    .C0(\CPU/n303 ), .B0(\CPU/n45880 ), .A0(\CPU/n302 ), .F0(\CPU/n45871 ), 
    .F1(\CPU/n43768 ));
  CPU_SLICE_722 \CPU/SLICE_722 ( .D1(\CPU/n46003 ), .C1(\CPU/n37_adj_340 ), 
    .B1(\CPU/n45940 ), .A1(\CPU/n45929 ), .D0(\CPU/n45920 ), 
    .C0(\CPU/n37_adj_340 ), .B0(\CPU/n302 ), .A0(\CPU/n45880 ), 
    .F0(\CPU/n45874 ), .F1(\CPU/n45920 ));
  CPU_SLICE_723 \CPU/SLICE_723 ( .D1(\CPU/n2604 ), .C1(\CPU/n901 ), 
    .B1(\CPU/n43563 ), .A1(\CPU/n45730 ), .D0(\CPU/n45727 ), .C0(\CPU/n43563 ), 
    .B0(\CPU/n902 ), .A0(\CPU/n2617 ), .F0(\CPU/n45723 ), .F1(\CPU/n45727 ));
  CPU_SLICE_724 \CPU/SLICE_724 ( .D1(\CPU/n46078 ), .C1(\CPU/n67 ), 
    .B1(\CPU/n102 ), .A1(\CPU/n46107 ), .D0(\CPU/n46078 ), .C0(\CPU/n46050 ), 
    .B0(\CPU/n130_adj_360 ), .A0(\CPU/n46069 ), .F0(\CPU/n46030 ), 
    .F1(\CPU/n46069 ));
  CPU_SLICE_725 \CPU/SLICE_725 ( .D1(\CPU/n45770 ), .C1(\CPU/n89 ), 
    .B1(\CPU/n692 ), .A1(\CPU/n1843 ), .D0(\CPU/n45770 ), .C0(\CPU/n23877 ), 
    .B0(\CPU/n45764 ), .A0(\CPU/n1951 ), .F0(\CPU/n45761 ), .F1(\CPU/n23877 ));
  CPU_SLICE_726 \CPU/SLICE_726 ( .C1(\CPU/n46042 ), .B1(\CPU/n46009 ), 
    .A1(\CPU/n46031 ), .D0(\CPU/n46042 ), .C0(\CPU/n46093 ), .B0(\CPU/n46083 ), 
    .A0(\CPU/n46092 ), .F0(\CPU/n46031 ), .F1(\CPU/n12_adj_508 ));
  CPU_SLICE_727 \CPU/SLICE_727 ( .D1(\CPU/n2_adj_390 ), .C1(\CPU/n2376 ), 
    .B1(\CPU/n2372 ), .A1(\CPU/n2375 ), .C0(\CPU/n2377 ), .B0(\CPU/n834 ), 
    .A0(\CPU/n2372 ), .F0(\CPU/n2_adj_390 ), .F1(\CPU/n6_adj_411 ));
  CPU_SLICE_728 \CPU/SLICE_728 ( .D1(\CPU/n102 ), .C1(\CPU/n67 ), 
    .B1(\CPU/n46113 ), .A1(\CPU/n46207 ), .D0(\CPU/n46092 ), .C0(\CPU/n11 ), 
    .B0(\CPU/n102 ), .A0(\CPU/n46101 ), .F0(\CPU/n46079 ), .F1(\CPU/n46101 ));
  CPU_SLICE_729 \CPU/SLICE_729 ( .D1(\CPU/n46137 ), .C1(\CPU/n46044 ), 
    .B1(\CPU/n46090 ), .A1(\CPU/n46052 ), .D0(\CPU/n4384 ), .C0(\CPU/n4383 ), 
    .B0(\CPU/n45892 ), .A0(\CPU/n46044 ), .F0(\CPU/n45878 ), .F1(\CPU/n4383 ));
  CPU_SLICE_730 \CPU/SLICE_730 ( .D1(\CPU/n398 ), .C1(\CPU/n45863 ), 
    .B1(\CPU/n37_adj_301 ), .A1(\CPU/n45923 ), .D0(\CPU/n37_adj_301 ), 
    .C0(\CPU/n46136 ), .B0(\CPU/n46095 ), .A0(\CPU/n46110 ), .F0(\CPU/n398 ), 
    .F1(\CPU/n45861 ));
  CPU_SLICE_731 \CPU/SLICE_731 ( .D1(\CPU/n2477 ), .C1(\CPU/n45738 ), 
    .B1(\CPU/n45756 ), .A1(\CPU/n45743 ), .D0(\CPU/n30 ), .C0(\CPU/n45740 ), 
    .B0(\CPU/n45752 ), .A0(\CPU/n45756 ), .F0(\CPU/n2477 ), .F1(\CPU/n23079 ));
  CPU_SLICE_732 \CPU/SLICE_732 ( .C1(\CPU/n45761 ), .B1(\CPU/n45787 ), 
    .A1(\CPU/n45789 ), .D0(\CPU/n45787 ), .C0(\CPU/n6_adj_398 ), 
    .B0(\CPU/n45759 ), .A0(\CPU/n45636 ), .F0(\CPU/n43701 ), .F1(\CPU/n45759 ));
  CPU_SLICE_733 \CPU/SLICE_733 ( .D1(\CPU/n23515 ), .C1(\CPU/n45939 ), 
    .B1(\CPU/n22855 ), .A1(\CPU/n172 ), .D0(\CPU/n23445 ), 
    .C0(\CPU/n8_adj_400 ), .B0(\CPU/n45968 ), .A0(\CPU/n22855 ), 
    .F0(\CPU/n43683 ), .F1(\CPU/n8_adj_400 ));
  CPU_SLICE_734 \CPU/SLICE_734 ( .D1(\CPU/n46059 ), .C1(\CPU/n4333 ), 
    .B1(\CPU/n15_adj_316 ), .A1(\CPU/n45917 ), .D0(\CPU/n46103 ), 
    .C0(\CPU/n398 ), .B0(\CPU/n15_adj_316 ), .A0(\CPU/n46090 ), 
    .F0(\CPU/n4333 ), .F1(\CPU/n45907 ));
  CPU_SLICE_735 \CPU/SLICE_735 ( .D1(\CPU/n45985 ), .C1(\CPU/n22712 ), 
    .B1(\CPU/n46849 ), .A1(\CPU/n46009 ), .D0(\CPU/n45941 ), .C0(\CPU/n45966 ), 
    .B0(\CPU/n220_adj_405 ), .A0(\CPU/n45985 ), .F0(\CPU/n45346 ), 
    .F1(\CPU/n45966 ));
  CPU_SLICE_736 \CPU/SLICE_736 ( .D1(\CPU/n46196 ), .C1(\CPU/n45_adj_356 ), 
    .B1(\CPU/n466 ), .A1(\CPU/n1000 ), .D0(\CPU/n46128 ), .C0(\CPU/n1160 ), 
    .B0(\CPU/n45_adj_356 ), .A0(\CPU/n45900 ), .F0(\CPU/n4_adj_389 ), 
    .F1(\CPU/n1160 ));
  CPU_SLICE_737 \CPU/SLICE_737 ( .C1(\CPU/n45869 ), .B1(\CPU/n45856 ), 
    .A1(\CPU/n43686 ), .D0(\CPU/n43675 ), .C0(\CPU/n45855 ), .B0(\CPU/n43686 ), 
    .A0(\CPU/n45868 ), .F0(\CPU/n8_adj_409 ), .F1(\CPU/n45855 ));
  CPU_SLICE_738 \CPU/SLICE_738 ( .D1(\CPU/n45804 ), .C1(\CPU/n45_adj_356 ), 
    .B1(\CPU/n482 ), .A1(\CPU/n1039 ), .D0(\CPU/n6_adj_402 ), 
    .C0(\CPU/n46051 ), .B0(\CPU/n45_adj_356 ), .A0(\CPU/n45900 ), 
    .F0(\CPU/n45804 ), .F1(\CPU/n22887 ));
  SLICE_739 SLICE_739( .D1(\CPU/n190 ), .C1(\CPU/n169 ), .B1(\CPU/n46030 ), 
    .A1(\CPU/n46039 ), .D0(\CPU/n46023 ), .C0(\CPU/n169 ), .B0(\CPU/n161 ), 
    .A0(\CPU/n160_adj_362 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_57__7__N_279 ), .F0(\CPU/n190 ), .Q0(\RAM/mem_57_2 ), 
    .F1(\CPU/n4_adj_446 ), .Q1(\RAM/mem_57_3 ));
  CPU_SLICE_740 \CPU/SLICE_740 ( .D1(\CPU/n124 ), .C1(\CPU/n46126 ), 
    .B1(\CPU/n93 ), .A1(\CPU/n46125 ), .C0(\CPU/n124 ), .B0(\CPU/n46143 ), 
    .A0(\CPU/n46112 ), .F0(\CPU/n46073 ), .F1(\CPU/n46112 ));
  CPU_SLICE_741 \CPU/SLICE_741 ( .D1(\CPU/n237_adj_412 ), .C1(\CPU/n45947 ), 
    .B1(\CPU/n43683 ), .A1(\CPU/n46027 ), .D0(\CPU/n40830 ), 
    .C0(\CPU/n237_adj_412 ), .B0(\CPU/n45909 ), .A0(\CPU/n45903 ), 
    .F0(\CPU/n41402 ), .F1(\CPU/n40830 ));
  CPU_SLICE_742 \CPU/SLICE_742 ( .D1(\CPU/n45891 ), .C1(\CPU/n45_adj_356 ), 
    .B1(\CPU/n481 ), .A1(\CPU/n1026 ), .D0(\CPU/n45_adj_356 ), 
    .C0(\CPU/n46051 ), .B0(\CPU/n46196 ), .A0(\CPU/n45904 ), .F0(\CPU/n45891 ), 
    .F1(\CPU/n45805 ));
  CPU_SLICE_743 \CPU/SLICE_743 ( .D1(\CPU/n23541 ), .C1(\CPU/n45947 ), 
    .B1(\CPU/n237_adj_412 ), .A1(\CPU/n45919 ), .C0(\CPU/n45987 ), 
    .B0(\CPU/n22855 ), .A0(\CPU/n45947 ), .F0(\CPU/n23541 ), .F1(\CPU/n22867 ));
  CPU_SLICE_744 \CPU/SLICE_744 ( .D1(\CPU/n45906 ), .C1(\CPU/n45859 ), 
    .B1(\CPU/n45914 ), .A1(\CPU/n46059 ), .D0(\CPU/n8_adj_420 ), 
    .C0(\CPU/n6_adj_419 ), .B0(\CPU/n4_adj_418 ), .A0(\CPU/n45906 ), 
    .F0(\CPU/n43714 ), .F1(\CPU/n6_adj_419 ));
  CPU_SLICE_745 \CPU/SLICE_745 ( .D1(\CPU/n68 ), .C1(\CPU/n46207 ), 
    .B1(\CPU/n7 ), .A1(\CPU/n46870 ), .D0(\CPU/n102 ), .C0(\CPU/n67 ), 
    .B0(\CPU/n46113 ), .A0(\CPU/n46207 ), .F0(\CPU/n46089 ), .F1(\CPU/n67 ));
  CPU_SLICE_746 \CPU/SLICE_746 ( .D1(\CPU/n172 ), .C1(\CPU/n45987 ), 
    .B1(\CPU/n45947 ), .A1(\CPU/n22855 ), .D0(\CPU/n22855 ), .C0(\CPU/n45928 ), 
    .B0(\CPU/n23515 ), .A0(\CPU/n5_adj_415 ), .F0(\CPU/n45903 ), 
    .F1(\CPU/n45928 ));
  CPU_SLICE_747 \CPU/SLICE_747 ( .D1(\CPU/n22978 ), .C1(\CPU/n45859 ), 
    .B1(\CPU/n45841 ), .A1(\CPU/n867 ), .D0(\CPU/n45859 ), .C0(\CPU/n45914 ), 
    .B0(\CPU/n45907 ), .A0(\CPU/n22635 ), .F0(\CPU/n22978 ), .F1(\CPU/n41285 ));
  CPU_SLICE_748 \CPU/SLICE_748 ( .D1(\CPU/n215 ), .C1(\CPU/n236 ), 
    .B1(\CPU/n22716 ), .A1(\CPU/n46004 ), .D0(\CPU/n6_adj_300 ), 
    .C0(\CPU/n215 ), .B0(\CPU/n211 ), .A0(\CPU/n213 ), .F0(\CPU/n22716 ), 
    .F1(\CPU/n245 ));
  CPU_SLICE_749 \CPU/SLICE_749 ( .D1(\CPU/n22894 ), .C1(\CPU/n45864 ), 
    .B1(\CPU/n45866 ), .A1(\CPU/n45860 ), .D0(\CPU/n431 ), .C0(\CPU/n304 ), 
    .B0(\CPU/n45866 ), .A0(\CPU/n303 ), .F0(\CPU/n45860 ), 
    .F1(\CPU/n8_adj_433 ));
  CPU_SLICE_750 \CPU/SLICE_750 ( .D1(\CPU/n45973 ), .C1(\CPU/n45962 ), 
    .B1(\CPU/n22712 ), .A1(\CPU/n45965 ), .D0(\CPU/n220_adj_405 ), 
    .C0(\CPU/n45972 ), .B0(\CPU/n221_adj_435 ), .A0(\CPU/n45973 ), 
    .F0(\CPU/n22712 ), .F1(\CPU/n45950 ));
  CPU_SLICE_751 \CPU/SLICE_751 ( .D1(\CPU/n46081 ), .C1(\CPU/n37_adj_318 ), 
    .B1(\CPU/n46056 ), .A1(\CPU/n46027 ), .D0(\CPU/n46012 ), 
    .C0(\CPU/n37_adj_318 ), .B0(\CPU/n45947 ), .A0(\CPU/n45919 ), 
    .F0(\CPU/n45910 ), .F1(\CPU/n46012 ));
  CPU_SLICE_752 \CPU/SLICE_752 ( .D1(\CPU/n222_adj_334 ), 
    .C1(\CPU/n221_adj_333 ), .B1(\CPU/n220 ), .A1(\CPU/n223 ), 
    .D0(\CPU/n222_adj_334 ), .C0(\CPU/n243_adj_330 ), .B0(\CPU/n22673 ), 
    .A0(\CPU/n45922 ), .F0(\CPU/n45912 ), .F1(\CPU/n22673 ));
  CPU_SLICE_753 \CPU/SLICE_753 ( .D1(\CPU/n45925 ), .C1(\CPU/n73_adj_336 ), 
    .B1(\CPU/n45932 ), .A1(\CPU/n45975 ), .D0(\CPU/n73_adj_336 ), 
    .C0(\CPU/n29_adj_353 ), .B0(\CPU/n22673 ), .A0(\CPU/n45922 ), 
    .F0(\CPU/n225 ), .F1(\CPU/n45922 ));
  CPU_SLICE_754 \CPU/SLICE_754 ( .D1(\CPU/n45785 ), .C1(\CPU/n657 ), 
    .B1(\CPU/n45782 ), .A1(\CPU/n45784 ), .D0(\CPU/n6_adj_376 ), 
    .C0(\CPU/n6_adj_422 ), .B0(\CPU/n45782 ), .A0(\CPU/n40740 ), 
    .F0(\CPU/n5_adj_436 ), .F1(\CPU/n6_adj_422 ));
  CPU_SLICE_755 \CPU/SLICE_755 ( .D1(\CPU/n41371 ), .C1(\CPU/n45841 ), 
    .B1(\CPU/n435 ), .A1(\CPU/n45817 ), .C0(\CPU/n45859 ), .B0(\CPU/n867 ), 
    .A0(\CPU/n45841 ), .F0(\CPU/n41371 ), .F1(\CPU/n41282 ));
  CPU_SLICE_756 \CPU/SLICE_756 ( .C1(\CPU/n43695 ), .B1(\CPU/n45861 ), 
    .A1(\CPU/n43753 ), .D0(\CPU/n21583 ), .C0(\CPU/n22446 ), .B0(\CPU/n757 ), 
    .A0(\CPU/n45861 ), .F0(\CPU/n43695 ), .F1(\CPU/n820 ));
  CPU_SLICE_757 \CPU/SLICE_757 ( .D1(\CPU/n45924 ), .C1(\CPU/n45877 ), 
    .B1(\CPU/n46114 ), .A1(\CPU/n46019 ), .D0(\CPU/n45872 ), .C0(\CPU/n45924 ), 
    .B0(\CPU/n46003 ), .A0(\CPU/n15 ), .F0(\CPU/n45868 ), .F1(\CPU/n45872 ));
  CPU_SLICE_758 \CPU/SLICE_758 ( .D1(\CPU/n337 ), .C1(\CPU/n542 ), 
    .B1(\CPU/n23447 ), .A1(\CPU/n45862 ), .D0(\CPU/n45572 ), .C0(\CPU/n15 ), 
    .B0(\CPU/n337 ), .A0(\CPU/n7_adj_443 ), .F0(\CPU/n370 ), 
    .F1(\CPU/n7_adj_443 ));
  SLICE_759 SLICE_759( .D1(\CPU/n70 ), .C1(\CPU/n69 ), .B1(akku_o_c_0), 
    .A1(\CPU/oprand_0 ), .D0(\CPU/n93 ), .C0(\CPU/n69 ), .B0(\CPU/n46132 ), 
    .A0(\CPU/n46136 ), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_54__7__N_270 ), 
    .F0(\CPU/n46117 ), .Q0(\RAM/mem_54_4 ), .F1(\CPU/n93 ), 
    .Q1(\RAM/mem_54_5 ));
  CPU_SLICE_760 \CPU/SLICE_760 ( .D1(\CPU/n46033 ), .C1(\CPU/n827 ), 
    .B1(\CPU/n45 ), .A1(\CPU/n46157 ), .D0(\CPU/n46130 ), .C0(\CPU/n23081 ), 
    .B0(\CPU/n46157 ), .A0(\CPU/n45779 ), .F0(\CPU/n6_adj_355 ), 
    .F1(\CPU/n23081 ));
  CPU_SLICE_761 \CPU/SLICE_761 ( .D1(\CPU/n4_adj_393 ), 
    .C1(\CPU/n272_adj_445 ), .B1(\CPU/n21395 ), .A1(\CPU/n45873 ), 
    .D0(\CPU/n6_adj_407 ), .C0(\CPU/n43592 ), .B0(\CPU/n272_adj_445 ), 
    .A0(\CPU/n5_adj_444 ), .F0(\CPU/n305 ), .F1(\CPU/n5_adj_444 ));
  CPU_SLICE_762 \CPU/SLICE_762 ( .D1(\CPU/n46049 ), .C1(\CPU/n22715 ), 
    .B1(\CPU/n217 ), .A1(\CPU/n46155 ), .C0(\CPU/n46155 ), .B0(\CPU/n46852 ), 
    .A0(\CPU/n46143 ), .F0(\CPU/n46049 ), .F1(\CPU/n46004 ));
  CPU_SLICE_763 \CPU/SLICE_763 ( .D1(\CPU/n41124 ), .C1(\CPU/n436 ), 
    .B1(\CPU/n45809 ), .A1(\CPU/n435 ), .D0(\CPU/n6_adj_466 ), 
    .C0(\CPU/n45809 ), .B0(\CPU/n41282 ), .A0(\CPU/n45812 ), .F0(\CPU/n43738 ), 
    .F1(\CPU/n6_adj_466 ));
  CPU_SLICE_764 \CPU/SLICE_764 ( .D1(\CPU/n45756 ), .C1(\CPU/n45 ), 
    .B1(\CPU/n831 ), .A1(\CPU/n2346 ), .D0(\CPU/n864 ), .C0(\CPU/n45758 ), 
    .B0(\CPU/n45 ), .A0(\CPU/n45781 ), .F0(\CPU/n45756 ), .F1(\CPU/n45739 ));
  CPU_SLICE_765 \CPU/SLICE_765 ( .D1(\CPU/n22998 ), .C1(\CPU/n45802 ), 
    .B1(\CPU/n45804 ), .A1(\CPU/n1173 ), .D0(\CPU/n45804 ), 
    .C0(\CPU/n8_adj_401 ), .B0(\CPU/n6_adj_402 ), .A0(\CPU/n45890 ), 
    .F0(\CPU/n45797 ), .F1(\CPU/n8_adj_401 ));
  CPU_SLICE_766 \CPU/SLICE_766 ( .D1(\CPU/n45814 ), .C1(\CPU/n23490 ), 
    .B1(\CPU/n41286 ), .A1(\CPU/n43753 ), .D0(\CPU/n45832 ), .C0(\CPU/n23490 ), 
    .B0(\CPU/n22969 ), .A0(\CPU/n21590 ), .F0(\CPU/n43753 ), 
    .F1(\CPU/n8_adj_472 ));
  CPU_SLICE_767 \CPU/SLICE_767 ( .C1(\CPU/n7 ), .B1(\CPU/n46880 ), 
    .A1(\CPU/n46882 ), .D0(\CPU/n46339 ), .C0(\CPU/n31204 ), .B0(\CPU/n46880 ), 
    .A0(\CPU/n46150 ), .F0(\CPU/n7 ), .F1(\CPU/n46120 ));
  CPU_SLICE_768 \CPU/SLICE_768 ( .D1(\CPU/n23471 ), .C1(\CPU/n437 ), 
    .B1(\CPU/n45807 ), .A1(\CPU/n436 ), .D0(\CPU/n6_adj_373 ), 
    .C0(\CPU/n45807 ), .B0(\CPU/n41354 ), .A0(\CPU/n6_adj_466 ), 
    .F0(\CPU/n43741 ), .F1(\CPU/n6_adj_373 ));
  CPU_SLICE_769 \CPU/SLICE_769 ( .D1(\CPU/n41388 ), .C1(\CPU/n370 ), 
    .B1(\CPU/n45842 ), .A1(\CPU/n45819 ), .D0(\CPU/n6_adj_378 ), 
    .C0(\CPU/n45819 ), .B0(\CPU/n43727 ), .A0(\CPU/n45825 ), .F0(\CPU/n43765 ), 
    .F1(\CPU/n6_adj_378 ));
  CPU_SLICE_770 \CPU/SLICE_770 ( .D1(\CPU/n41388 ), .C1(\CPU/n370 ), 
    .B1(\CPU/n45842 ), .A1(\CPU/n45819 ), .C0(\CPU/n45848 ), .B0(\CPU/n41291 ), 
    .A0(\CPU/n370 ), .F0(\CPU/n41388 ), .F1(\CPU/n22740 ));
  CPU_SLICE_771 \CPU/SLICE_771 ( .D1(\CPU/n46155 ), .C1(\CPU/n22715 ), 
    .B1(\CPU/n46852 ), .A1(\CPU/n46143 ), .D0(\CPU/n46029 ), .C0(\CPU/n22716 ), 
    .B0(\CPU/n217 ), .A0(\CPU/n46155 ), .F0(\CPU/n45991 ), .F1(\CPU/n46029 ));
  CPU_SLICE_772 \CPU/SLICE_772 ( .D1(\CPU/n43564 ), .C1(\CPU/n46138 ), 
    .B1(\CPU/n46040 ), .A1(\CPU/n46026 ), .D0(\CPU/n827 ), .C0(\CPU/n2298 ), 
    .B0(\CPU/n45783 ), .A0(\CPU/n46138 ), .F0(\CPU/n45777 ), .F1(\CPU/n2298 ));
  SLICE_773 SLICE_773( .D1(\CPU/n45960 ), .C1(\CPU/n45975 ), .B1(\CPU/n45953 ), 
    .A1(\CPU/n46001 ), .D0(\CPU/n45945 ), .C0(\CPU/n45953 ), .B0(\CPU/n41038 ), 
    .A0(\CPU/n45946 ), .M1(data_4), .M0(data_3), .CLK(\RAM/mem_0__7__N_106 ), 
    .F0(\CPU/n223 ), .Q0(\RAM/mem_0_3 ), .F1(\CPU/n45945 ), .Q1(\RAM/mem_0_4 ));
  CPU_SLICE_774 \CPU/SLICE_774 ( .D1(\CPU/n436 ), .C1(\CPU/n435 ), 
    .B1(\CPU/n43762 ), .A1(\CPU/n43714 ), .D0(\CPU/n23471 ), .C0(\CPU/n437 ), 
    .B0(\CPU/n45807 ), .A0(\CPU/n436 ), .F0(\CPU/n41383 ), .F1(\CPU/n23471 ));
  CPU_SLICE_775 \CPU/SLICE_775 ( .D1(\CPU/n22479 ), .C1(\CPU/n2480 ), 
    .B1(\CPU/n21805 ), .A1(\CPU/n2477 ), .D0(\CPU/n2479 ), .C0(\CPU/n30979 ), 
    .B0(\CPU/n2477 ), .A0(\CPU/n21806 ), .F0(\CPU/n43712 ), .F1(\CPU/n21806 ));
  SLICE_776 SLICE_776( .D1(\CPU/n191_adj_326 ), .C1(\CPU/n45954 ), 
    .B1(\CPU/n45978 ), .A1(\CPU/n160 ), .D0(\CPU/n45946 ), .C0(\CPU/n45954 ), 
    .B0(\CPU/n45938 ), .A0(\CPU/n45953 ), .M1(data_2), .M0(data_1), 
    .CLK(\RAM/mem_0__7__N_106 ), .F0(\CPU/n222_adj_334 ), .Q0(\RAM/mem_0_1 ), 
    .F1(\CPU/n45946 ), .Q1(\RAM/mem_0_2 ));
  CPU_SLICE_777 \CPU/SLICE_777 ( .C1(\CPU/oprand_1 ), .B1(\CPU/n46212 ), 
    .A1(\CPU/n4_adj_497 ), .D0(\CPU/oprand_1 ), .C0(\CPU/oprand_0 ), 
    .B0(\CPU/n9_adj_487 ), .A0(\CPU/n46183 ), .F0(\CPU/n4 ), .F1(\CPU/n46183 ));
  CPU_SLICE_778 \CPU/SLICE_778 ( .D1(\CPU/n45930 ), .C1(\CPU/n277_adj_473 ), 
    .B1(\CPU/n45944 ), .A1(\CPU/n107 ), .D0(\CPU/n45944 ), .C0(\CPU/n43353 ), 
    .B0(\CPU/n45966 ), .A0(\CPU/n45985 ), .F0(\CPU/n45930 ), .F1(\CPU/n30878 ));
  SLICE_779 SLICE_779( .D1(\CPU/n45974 ), .C1(\CPU/n224 ), .B1(\CPU/n45992 ), 
    .A1(\CPU/n46008 ), .D0(\CPU/n45974 ), .C0(\CPU/n247_adj_366 ), 
    .B0(\CPU/n45957 ), .A0(\CPU/n45958 ), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_59__7__N_285 ), .F0(\CPU/n45942 ), .Q0(\RAM/mem_59_0 ), 
    .F1(\CPU/n45958 ), .Q1(\RAM/mem_59_1 ));
  SLICE_780 SLICE_780( .D1(\CPU/n221 ), .C1(\CPU/n45964 ), .B1(\CPU/n45981 ), 
    .A1(\CPU/n45989 ), .D0(\CPU/n45964 ), .C0(\CPU/n241_adj_447 ), 
    .B0(\CPU/n45957 ), .A0(\CPU/n45958 ), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_58__7__N_282 ), .F0(\CPU/n250_adj_456 ), .Q0(\RAM/mem_58_4 ), 
    .F1(\CPU/n45957 ), .Q1(\RAM/mem_58_5 ));
  CPU_SLICE_781 \CPU/SLICE_781 ( .D1(\CPU/n435 ), .C1(\CPU/n45841 ), 
    .B1(\CPU/n43714 ), .A1(\CPU/n867 ), .D0(\CPU/n41124 ), .C0(\CPU/n436 ), 
    .B0(\CPU/n45809 ), .A0(\CPU/n435 ), .F0(\CPU/n41354 ), .F1(\CPU/n41124 ));
  CPU_SLICE_782 \CPU/SLICE_782 ( .D1(\CPU/n278_adj_495 ), 
    .C1(\CPU/n7_adj_494 ), .B1(\CPU/n10_adj_493 ), .A1(\CPU/n159 ), 
    .D0(\CPU/n45463 ), .C0(\CPU/n7 ), .B0(\CPU/n159 ), .A0(\CPU/n13_adj_492 ), 
    .F0(\CPU/n121 ), .F1(\CPU/n13_adj_492 ));
  CPU_SLICE_783 \CPU/SLICE_783 ( .C1(\CPU/n110_adj_309 ), .B1(\CPU/n263 ), 
    .A1(\CPU/n242_adj_459 ), .D0(\CPU/n110_adj_309 ), .C0(\CPU/n268 ), 
    .B0(\CPU/n45980 ), .A0(\CPU/n15_adj_496 ), .F0(\CPU/n10_adj_493 ), 
    .F1(\CPU/n15_adj_496 ));
  CPU_SLICE_784 \CPU/SLICE_784 ( .C1(\CPU/n89 ), .B1(\CPU/n690 ), 
    .A1(\CPU/n1817 ), .D0(\CPU/n45791 ), .C0(\CPU/n89 ), .B0(\CPU/n691 ), 
    .A0(\CPU/n1830 ), .F0(\CPU/n45789 ), .F1(\CPU/n45791 ));
  CPU_SLICE_785 \CPU/SLICE_785 ( .D1(\CPU/n46869 ), .C1(\CPU/n46167 ), 
    .B1(\CPU/n46876 ), .A1(\CPU/n46790 ), .D0(\CPU/n37_adj_318 ), 
    .C0(akku_o_c_2), .B0(\CPU/n23565 ), .A0(\CPU/n46876 ), .F0(\CPU/n23650 ), 
    .F1(\CPU/n37_adj_318 ));
  CPU_SLICE_786 \CPU/SLICE_786 ( .D1(\CPU/n23490 ), .C1(\CPU/n37_adj_301 ), 
    .B1(\CPU/n45848 ), .A1(\CPU/n41291 ), .D0(\CPU/n41143 ), 
    .C0(\CPU/n37_adj_301 ), .B0(\CPU/n370 ), .A0(\CPU/n45819 ), 
    .F0(\CPU/n45814 ), .F1(\CPU/n41143 ));
  CPU_SLICE_787 \CPU/SLICE_787 ( .C1(\CPU/oprand_4 ), .B1(\CPU/oprand_3 ), 
    .A1(\CPU/oprand_2 ), .D0(\CPU/oprand_0 ), .C0(\CPU/oprand_1 ), 
    .B0(\CPU/n46257 ), .A0(\CPU/oprand_2 ), .F0(\CPU/n12890 ), 
    .F1(\CPU/n46257 ));
  CPU_SLICE_788 \CPU/SLICE_788 ( .D1(\CPU/n21872 ), .C1(\CPU/n2737 ), 
    .B1(\CPU/n6_adj_509 ), .A1(\CPU/n45730 ), .D0(\CPU/n45735 ), 
    .C0(\CPU/n45728 ), .B0(\CPU/n45742 ), .A0(\CPU/n45730 ), 
    .F0(\CPU/n6_adj_509 ), .F1(\CPU/n43706 ));
  CPU_SLICE_789 \CPU/SLICE_789 ( .C1(\CPU/n45848 ), .B1(\CPU/n370 ), 
    .A1(\CPU/n41291 ), .D0(\CPU/n41360 ), .C0(\CPU/n45835 ), .B0(\CPU/n41291 ), 
    .A0(\CPU/n41378 ), .F0(\CPU/n8_adj_465 ), .F1(\CPU/n45835 ));
  CPU_SLICE_790 \CPU/SLICE_790 ( .D1(\CPU/n46008 ), .C1(\CPU/n169 ), 
    .B1(\CPU/n46050 ), .A1(\CPU/n46038 ), .D0(\CPU/n46008 ), .C0(\CPU/n11 ), 
    .B0(\CPU/n45998 ), .A0(\CPU/n45999 ), .F0(\CPU/n45985 ), .F1(\CPU/n45999 ));
  CPU_SLICE_791 \CPU/SLICE_791 ( .C1(\CPU/n45859 ), .B1(\CPU/n45841 ), 
    .A1(\CPU/n867 ), .D0(\CPU/n41108 ), .C0(\CPU/n22978 ), .B0(\CPU/n45839 ), 
    .A0(\CPU/n867 ), .F0(\CPU/n8_adj_420 ), .F1(\CPU/n45839 ));
  CPU_SLICE_792 \CPU/SLICE_792 ( .D1(\CPU/n45849 ), .C1(\CPU/n45863 ), 
    .B1(\CPU/n45917 ), .A1(\CPU/n398 ), .C0(\CPU/n15_adj_316 ), 
    .B0(\CPU/n45849 ), .A0(\CPU/n23490 ), .F0(\CPU/n45841 ), .F1(\CPU/n23490 ));
  CPU_SLICE_793 \CPU/SLICE_793 ( .D1(\CPU/n45896 ), .C1(\CPU/n4384 ), 
    .B1(\CPU/n46111 ), .A1(\CPU/n46051 ), .D0(\CPU/n46115 ), .C0(\CPU/n46051 ), 
    .B0(\CPU/n46137 ), .A0(\CPU/n46043 ), .F0(\CPU/n4384 ), .F1(\CPU/n23044 ));
  CPU_SLICE_794 \CPU/SLICE_794 ( .D1(\CPU/n46126 ), .C1(\CPU/n7 ), 
    .B1(\CPU/n93 ), .A1(\CPU/n46125 ), .D0(\CPU/n69 ), .C0(\CPU/n68 ), 
    .B0(akku_o_c_0), .A0(\CPU/oprand_0 ), .F0(\CPU/n46125 ), .F1(\CPU/n115 ));
  CPU_SLICE_795 \CPU/SLICE_795 ( .D1(\CPU/n116 ), .C1(\CPU/n46207 ), 
    .B1(\CPU/n46121 ), .A1(\CPU/n46136 ), .D0(\CPU/n68 ), .C0(\CPU/n7 ), 
    .B0(akku_o_c_0), .A0(\CPU/n46882 ), .F0(\CPU/n46121 ), .F1(\CPU/n46078 ));
  CPU_SLICE_796 \CPU/SLICE_796 ( .D1(\CPU/n46268 ), .C1(\CPU/n46266 ), 
    .B1(\CPU/n46261 ), .A1(\CPU/n46264 ), .D0(\CPU/n46196 ), .C0(\CPU/n45904 ), 
    .B0(\CPU/n46060 ), .A0(\CPU/n46136 ), .F0(\CPU/n38153 ), .F1(\CPU/n46196 ));
  CPU_SLICE_797 \CPU/SLICE_797 ( .B1(\CPU/n51_adj_345 ), 
    .A1(\CPU/n39_adj_313 ), .D0(\CPU/n46136 ), .C0(\CPU/n46196 ), 
    .B0(\CPU/n37 ), .A0(\CPU/n46067 ), .F0(\CPU/n46035 ), .F1(\CPU/n37 ));
  CPU_SLICE_798 \CPU/SLICE_798 ( .D1(\CPU/n46168 ), .C1(\CPU/n46167 ), 
    .B1(\CPU/n46165 ), .A1(\CPU/n46166 ), .D0(\CPU/oprand_4 ), 
    .C0(\CPU/oprand_1 ), .B0(\CPU/n46875 ), .A0(\CPU/oprand_2 ), 
    .F0(\CPU/n46165 ), .F1(\CPU/n9_adj_478 ));
  CPU_SLICE_799 \CPU/SLICE_799 ( .C1(\CPU/n43563 ), .B1(\CPU/n901 ), 
    .A1(\CPU/n2604 ), .D0(\CPU/n45735 ), .C0(\CPU/n45728 ), .B0(\CPU/n45742 ), 
    .A0(\CPU/n45730 ), .F0(\CPU/n23094 ), .F1(\CPU/n45728 ));
  CPU_SLICE_800 \CPU/SLICE_800 ( .D1(\CPU/n6_adj_377 ), .C1(\CPU/n45824 ), 
    .B1(\CPU/n43765 ), .A1(\CPU/n41360 ), .D0(\CPU/n644 ), .C0(\CPU/n45856 ), 
    .B0(\CPU/n45848 ), .A0(\CPU/n45850 ), .F0(\CPU/n41360 ), .F1(\CPU/n43766 ));
  CPU_SLICE_801 \CPU/SLICE_801 ( .D1(\CPU/n435 ), .C1(\CPU/n37 ), 
    .B1(\CPU/n43762 ), .A1(\CPU/n43714 ), .D0(\CPU/n468 ), .C0(\CPU/n46196 ), 
    .B0(\CPU/n46060 ), .A0(\CPU/n46136 ), .F0(\CPU/n481 ), .F1(\CPU/n468 ));
  CPU_SLICE_802 \CPU/SLICE_802 ( .C1(\CPU/n46845 ), .B1(\CPU/n45749 ), 
    .A1(\CPU/n45771 ), .C0(\CPU/n43563 ), .B0(\CPU/n900 ), .A0(\CPU/n2591 ), 
    .F0(\CPU/n46845 ), .F1(\CPU/n45733 ));
  SLICE_803 SLICE_803( .D1(\CPU/n211 ), .C1(\CPU/n232 ), .B1(\CPU/n22716 ), 
    .A1(\CPU/n46004 ), .D0(\CPU/n181 ), .C0(\CPU/n46029 ), .B0(\CPU/n46028 ), 
    .A0(\CPU/n182 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_53__7__N_267 ), 
    .F0(\CPU/n211 ), .Q0(\RAM/mem_53_2 ), .F1(\CPU/n241 ), .Q1(\RAM/mem_53_3 ));
  CPU_SLICE_804 \CPU/SLICE_804 ( .D1(\CPU/n46230 ), .C1(\CPU/n45_adj_356 ), 
    .B1(\CPU/n46266 ), .A1(\CPU/n46268 ), .D0(\CPU/oprand_2 ), 
    .C0(\CPU/oprand_3 ), .B0(\CPU/n46882 ), .A0(\CPU/oprand_1 ), 
    .F0(\CPU/n46230 ), .F1(\CPU/n22585 ));
  CPU_SLICE_805 \CPU/SLICE_805 ( .D1(\CPU/n6 ), .C1(\CPU/oprand_3 ), 
    .B1(\CPU/oprand_4 ), .A1(\CPU/n46195 ), .C0(\CPU/n46876 ), 
    .B0(\CPU/n46882 ), .A0(\CPU/oprand_1 ), .F0(\CPU/n6 ), .F1(\CPU/n31179 ));
  CPU_SLICE_806 \CPU/SLICE_806 ( .B1(\CPU/n43_adj_299 ), .A1(\CPU/n31 ), 
    .D0(\CPU/n46266 ), .C0(\CPU/n11 ), .B0(\CPU/n46882 ), .A0(\CPU/n46878 ), 
    .F0(\CPU/n46108 ), .F1(\CPU/n11 ));
  CPU_SLICE_807 \CPU/SLICE_807 ( .D1(\CPU/n46305 ), .C1(\CPU/oprand_4 ), 
    .B1(\CPU/n46233 ), .A1(\CPU/n46875 ), .C0(\CPU/oprand_2 ), 
    .B0(\CPU/n46882 ), .A0(\CPU/n46878 ), .F0(\CPU/n46233 ), .F1(\CPU/n103 ));
  CPU_SLICE_808 \CPU/SLICE_808 ( .C1(akku_o_c_2), .B1(\CPU/n23565 ), 
    .A1(\CPU/n46876 ), .D0(\CPU/n46090 ), .C0(\CPU/n222 ), .B0(\CPU/n46064 ), 
    .A0(\CPU/n46179 ), .F0(\CPU/n45976 ), .F1(\CPU/n46179 ));
  CPU_SLICE_809 \CPU/SLICE_809 ( .D1(\CPU/n46852 ), .C1(\CPU/n46870 ), 
    .B1(\CPU/n71 ), .A1(\CPU/n72 ), .D0(\CPU/n46057 ), .C0(\CPU/n46155 ), 
    .B0(\CPU/n23881 ), .A0(\CPU/n46058 ), .F0(\CPU/n46028 ), .F1(\CPU/n46057 ));
  CPU_SLICE_810 \CPU/SLICE_810 ( .C1(\CPU/n643 ), .B1(\CPU/n45844 ), 
    .A1(\CPU/n8_adj_465 ), .D0(\CPU/n644 ), .C0(\CPU/n45856 ), 
    .B0(\CPU/n45848 ), .A0(\CPU/n45850 ), .F0(\CPU/n45844 ), .F1(\CPU/n43732 ));
  CPU_SLICE_811 \CPU/SLICE_811 ( .D1(\CPU/n41378 ), .C1(\CPU/n45848 ), 
    .B1(\CPU/n370 ), .A1(\CPU/n41291 ), .C0(\CPU/n15 ), .B0(\CPU/n45865 ), 
    .A0(\CPU/n583 ), .F0(\CPU/n45848 ), .F1(\CPU/n43727 ));
  CPU_SLICE_812 \CPU/SLICE_812 ( .D1(\CPU/n15_adj_316 ), .C1(\CPU/n37 ), 
    .B1(\CPU/n46087 ), .A1(\CPU/n37_adj_301 ), .D0(\CPU/n46196 ), 
    .C0(\CPU/n476 ), .B0(\CPU/n46060 ), .A0(\CPU/n46136 ), .F0(\CPU/n23007 ), 
    .F1(\CPU/n46060 ));
  CPU_SLICE_813 \CPU/SLICE_813 ( .B1(\CPU/n51_adj_344 ), 
    .A1(\CPU/n39_adj_343 ), .D0(\CPU/n45863 ), .C0(\CPU/n37_adj_301 ), 
    .B0(\CPU/n45856 ), .A0(\CPU/n45850 ), .F0(\CPU/n22446 ), 
    .F1(\CPU/n37_adj_301 ));
  CPU_SLICE_814 \CPU/SLICE_814 ( .D1(\CPU/n643 ), .C1(\CPU/n45847 ), 
    .B1(\CPU/n45850 ), .A1(\CPU/n644 ), .B0(\CPU/n43686 ), .A0(\CPU/n40941 ), 
    .F0(\CPU/n45850 ), .F1(\CPU/n8_adj_423 ));
  CPU_SLICE_815 \CPU/SLICE_815 ( .D1(\CPU/n40006 ), .C1(\CPU/n43606 ), 
    .B1(\CPU/n109 ), .A1(\CPU/n46215 ), .C0(akku_o_c_2), .B0(akku_o_c_0), 
    .A0(akku_o_c_1), .F0(\CPU/n40006 ), .F1(\CPU/n89 ));
  CPU_SLICE_816 \CPU/SLICE_816 ( .D1(\CPU/n161_adj_302 ), .C1(\CPU/n45977 ), 
    .B1(\CPU/n160 ), .A1(\CPU/n46001 ), .D0(\CPU/n46850 ), .C0(\CPU/n130 ), 
    .B0(\CPU/n46034 ), .A0(\CPU/n46068 ), .F0(\CPU/n160 ), .F1(\CPU/n45952 ));
  CPU_SLICE_817 \CPU/SLICE_817 ( .C1(\CPU/n46155 ), .B1(\CPU/n46852 ), 
    .A1(\CPU/n46143 ), .D0(\CPU/n23881 ), .C0(\CPU/n46047 ), .B0(\CPU/n182 ), 
    .A0(\CPU/n46058 ), .F0(\CPU/n46020 ), .F1(\CPU/n46047 ));
  CPU_SLICE_818 \CPU/SLICE_818 ( .D1(\CPU/n8 ), .C1(akku_o_c_4), 
    .B1(\CPU/n109_adj_498 ), .A1(\CPU/n46225 ), .D0(akku_o_c_2), 
    .C0(akku_o_c_3), .B0(\CPU/n46880 ), .A0(akku_o_c_1), .F0(\CPU/n8 ), 
    .F1(\CPU/n89_adj_320 ));
  CPU_SLICE_819 \CPU/SLICE_819 ( .D1(\CPU/n119 ), .C1(\CPU/n121 ), 
    .B1(\CPU/n46264 ), .A1(\CPU/n46266 ), .B0(akku_o_c_1), .A0(\CPU/n46880 ), 
    .F0(\CPU/n46266 ), .F1(\CPU/n168 ));
  CPU_SLICE_820 \CPU/SLICE_820 ( .D1(\CPU/n43765 ), .C1(\CPU/n43732 ), 
    .B1(\CPU/n644 ), .A1(\CPU/n45847 ), .D0(\CPU/n45848 ), .C0(\CPU/n45856 ), 
    .B0(\CPU/n43686 ), .A0(\CPU/n40941 ), .F0(\CPU/n45847 ), .F1(\CPU/n45810 ));
  SLICE_821 SLICE_821( .D1(\CPU/n160 ), .C1(\CPU/n161_adj_302 ), 
    .B1(\CPU/n45986 ), .A1(\CPU/n45994 ), .D0(\CPU/n46850 ), .C0(\CPU/n130 ), 
    .B0(\CPU/n46034 ), .A0(\CPU/n46068 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_63__7__N_297 ), .F0(\CPU/n161_adj_302 ), .Q0(\RAM/mem_63_2 ), 
    .F1(\CPU/n45954 ), .Q1(\RAM/mem_63_3 ));
  CPU_SLICE_822 \CPU/SLICE_822 ( .C1(\CPU/n43563 ), .B1(\CPU/n902 ), 
    .A1(\CPU/n2617 ), .D0(\CPU/n45725 ), .C0(\CPU/n45727 ), .B0(\CPU/n43706 ), 
    .A0(\CPU/n45724 ), .F0(\CPU/n45474 ), .F1(\CPU/n45724 ));
  CPU_SLICE_823 \CPU/SLICE_823 ( .D1(\CPU/n6_adj_419 ), .C1(\CPU/n22635 ), 
    .B1(\CPU/n4333 ), .A1(\CPU/n45911 ), .D0(\CPU/n46090 ), .C0(\CPU/n46098 ), 
    .B0(\CPU/n46067 ), .A0(\CPU/n46136 ), .F0(\CPU/n22635 ), .F1(\CPU/n867 ));
  CPU_SLICE_824 \CPU/SLICE_824 ( .D1(\CPU/n45849 ), .C1(\CPU/n45863 ), 
    .B1(\CPU/n45917 ), .A1(\CPU/n398 ), .D0(\CPU/n45856 ), 
    .C0(\CPU/n37_adj_301 ), .B0(\CPU/n43686 ), .A0(\CPU/n40941 ), 
    .F0(\CPU/n45849 ), .F1(\CPU/n43750 ));
  CPU_SLICE_825 \CPU/SLICE_825 ( .D1(\CPU/n45982 ), .C1(\CPU/n46207 ), 
    .B1(\CPU/n119 ), .A1(\CPU/n117_adj_308 ), .D0(\CPU/n46878 ), 
    .C0(\CPU/n46882 ), .B0(akku_o_c_1), .A0(\CPU/n46880 ), .F0(\CPU/n46207 ), 
    .F1(\CPU/n45963 ));
  CPU_SLICE_826 \CPU/SLICE_826 ( .D1(\CPU/n46376 ), .C1(\CPU/n43606 ), 
    .B1(\CPU/n103 ), .A1(\CPU/n46235 ), .C0(akku_o_c_2), .B0(akku_o_c_1), 
    .A0(\CPU/n46880 ), .F0(\CPU/n46235 ), .F1(\CPU/n89_adj_303 ));
  CPU_SLICE_827 \CPU/SLICE_827 ( .D1(\CPU/n1688 ), .C1(\CPU/n45794 ), 
    .B1(\CPU/n46870 ), .A1(\CPU/n46144 ), .D0(\CPU/n724 ), .C0(\CPU/n89 ), 
    .B0(\CPU/n690 ), .A0(\CPU/n1817 ), .F0(\CPU/n45786 ), .F1(\CPU/n690 ));
  CPU_SLICE_828 \CPU/SLICE_828 ( .D1(\CPU/n23881 ), .C1(\CPU/n46058 ), 
    .B1(\CPU/n46155 ), .A1(\CPU/n46057 ), .D0(\CPU/n73 ), .C0(\CPU/n72 ), 
    .B0(\CPU/n46880 ), .A0(\CPU/n46882 ), .F0(\CPU/n46155 ), .F1(\CPU/n204 ));
  CPU_SLICE_829 \CPU/SLICE_829 ( .C1(akku_o_c_4), .B1(\CPU/n43532 ), 
    .A1(\CPU/n43557 ), .C0(akku_o_c_2), .B0(akku_o_c_3), .A0(akku_o_c_0), 
    .F0(\CPU/n43532 ), .F1(\CPU/n31_adj_319 ));
  CPU_SLICE_830 \CPU/SLICE_830 ( .D1(\CPU/n118 ), .C1(\CPU/n120 ), 
    .B1(\CPU/n46264 ), .A1(\CPU/n46266 ), .D0(\CPU/n22715 ), .C0(\CPU/n7 ), 
    .B0(\CPU/n46057 ), .A0(\CPU/n46155 ), .F0(\CPU/n118 ), .F1(\CPU/n257 ));
  CPU_SLICE_831 \CPU/SLICE_831 ( .D1(\CPU/n45758 ), .C1(\CPU/n45 ), 
    .B1(\CPU/n831 ), .A1(\CPU/n2346 ), .B0(\CPU/n59 ), .A0(\CPU/n45390 ), 
    .F0(\CPU/n45 ), .F1(\CPU/n45740 ));
  SLICE_832 SLICE_832( .D1(\CPU/n161_adj_302 ), .C1(\CPU/n160 ), 
    .B1(\CPU/n45986 ), .A1(\CPU/n45994 ), .D0(\CPU/n130 ), .C0(\CPU/n46850 ), 
    .B0(\CPU/n46034 ), .A0(\CPU/n46068 ), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_63__7__N_297 ), .F0(\CPU/n45994 ), .Q0(\RAM/mem_63_4 ), 
    .F1(\CPU/n45960 ), .Q1(\RAM/mem_63_5 ));
  CPU_SLICE_833 \CPU/SLICE_833 ( .D1(\CPU/n46118 ), .C1(\CPU/n68 ), 
    .B1(\CPU/n46108 ), .A1(\CPU/n46120 ), .D0(\CPU/n758 ), .C0(\CPU/n46040 ), 
    .B0(\CPU/n46041 ), .A0(\CPU/n46090 ), .F0(\CPU/n45264 ), .F1(\CPU/n46090 ));
  CPU_SLICE_834 \CPU/SLICE_834 ( .C1(\CPU/n124 ), .B1(\CPU/n46143 ), 
    .A1(\CPU/n46112 ), .D0(\CPU/n72 ), .C0(\CPU/n71 ), .B0(\CPU/n46880 ), 
    .A0(\CPU/n46882 ), .F0(\CPU/n46143 ), .F1(\CPU/n12_adj_358 ));
  CPU_SLICE_835 \CPU/SLICE_835 ( .D1(\CPU/n43655 ), .C1(\CPU/n43668 ), 
    .B1(\CPU/n46880 ), .A1(\CPU/n46882 ), .D0(\CPU/n10 ), 
    .C0(\CPU/n117_adj_305 ), .B0(\CPU/n5 ), .A0(\CPU/n117 ), .F0(\CPU/n43655 ), 
    .F1(\CPU/n46138 ));
  CPU_SLICE_836 \CPU/SLICE_836 ( .D1(\CPU/n43547 ), .C1(\CPU/n46137 ), 
    .B1(\CPU/n46055 ), .A1(\CPU/n89_adj_303 ), .D0(\CPU/n46040 ), 
    .C0(\CPU/n758 ), .B0(\CPU/n46041 ), .A0(\CPU/n46090 ), .F0(\CPU/n38250 ), 
    .F1(\CPU/n46041 ));
  CPU_SLICE_837 \CPU/SLICE_837 ( .D1(\CPU/oprand_4 ), .C1(\CPU/oprand_3 ), 
    .B1(\CPU/oprand_2 ), .A1(\CPU/oprand_1 ), .D0(\CPU/n46163 ), 
    .C0(\CPU/n118_adj_307 ), .B0(\CPU/n46191 ), .A0(\CPU/n118_adj_306 ), 
    .F0(\CPU/n43668 ), .F1(\CPU/n46163 ));
  CPU_SLICE_838 \CPU/SLICE_838 ( .D1(\CPU/n117_adj_308 ), .C1(\CPU/n119 ), 
    .B1(\CPU/n46264 ), .A1(\CPU/n46266 ), .B0(\CPU/n46882 ), .A0(\CPU/n46878 ), 
    .F0(\CPU/n46264 ), .F1(\CPU/n45974 ));
  CPU_SLICE_839 \CPU/SLICE_839 ( .D1(\CPU/n45892 ), .C1(\CPU/n19 ), 
    .B1(\CPU/n89 ), .A1(\CPU/n45788 ), .D0(\CPU/n46040 ), .C0(\CPU/n758 ), 
    .B0(\CPU/n46041 ), .A0(\CPU/n46090 ), .F0(\CPU/n44022 ), .F1(\CPU/n758 ));
  CPU_SLICE_840 \CPU/SLICE_840 ( .D1(\CPU/n45998 ), .C1(\CPU/n46006 ), 
    .B1(\CPU/n46007 ), .A1(\CPU/n46008 ), .D0(\CPU/n169 ), .C0(\CPU/n46207 ), 
    .B0(\CPU/n117_adj_308 ), .A0(\CPU/n115 ), .F0(\CPU/n46006 ), 
    .F1(\CPU/n224 ));
  CPU_SLICE_841 \CPU/SLICE_841 ( .D1(\CPU/n46090 ), .C1(\CPU/n46137 ), 
    .B1(\CPU/n46052 ), .A1(\CPU/n43547 ), .D0(\CPU/n44162 ), .C0(\CPU/n44765 ), 
    .B0(\CPU/n46880 ), .A0(\CPU/n46882 ), .F0(\CPU/n46137 ), .F1(\CPU/n46026 ));
  CPU_SLICE_842 \CPU/SLICE_842 ( .D1(\CPU/n46859 ), .C1(\CPU/n46367 ), 
    .B1(akku_o_c_4), .A1(\CPU/n46268 ), .B0(akku_o_c_2), .A0(akku_o_c_3), 
    .F0(\CPU/n46268 ), .F1(\CPU/n110_adj_311 ));
  CPU_SLICE_843 \CPU/SLICE_843 ( .D1(\CPU/n467 ), .C1(\CPU/n471 ), 
    .B1(\CPU/n46229 ), .A1(\CPU/n46230 ), .D0(\CPU/n46880 ), .C0(akku_o_c_1), 
    .B0(akku_o_c_2), .A0(akku_o_c_3), .F0(\CPU/n46229 ), .F1(\CPU/n484 ));
  CPU_SLICE_844 \CPU/SLICE_844 ( .C1(\CPU/oprand_4 ), .B1(\CPU/oprand_3 ), 
    .A1(\CPU/n46876 ), .D0(akku_o_c_4), .C0(\CPU/n46212 ), .B0(akku_o_c_2), 
    .A0(akku_o_c_3), .F0(\CPU/n46147 ), .F1(\CPU/n46212 ));
  CPU_SLICE_845 \CPU/SLICE_845 ( .D1(\CPU/n46878 ), .C1(akku_o_c_1), 
    .B1(\CPU/n46880 ), .A1(\CPU/n46882 ), .D0(\CPU/n86 ), .C0(\CPU/n23565 ), 
    .B0(\CPU/n87_adj_315 ), .A0(\CPU/n87_adj_314 ), .F0(\CPU/n43349 ), 
    .F1(\CPU/n23565 ));
  CPU_SLICE_846 \CPU/SLICE_846 ( .D1(\CPU/n22978 ), .C1(\CPU/n45859 ), 
    .B1(\CPU/n45841 ), .A1(\CPU/n867 ), .D0(\CPU/n15_adj_316 ), 
    .C0(\CPU/n45863 ), .B0(\CPU/n45917 ), .A0(\CPU/n398 ), .F0(\CPU/n45859 ), 
    .F1(\CPU/n45834 ));
  CPU_SLICE_847 \CPU/SLICE_847 ( .D1(\CPU/n23445 ), .C1(\CPU/n45979 ), 
    .B1(\CPU/n46027 ), .A1(\CPU/n46054 ), .D0(\CPU/n46056 ), .C0(\CPU/n45987 ), 
    .B0(\CPU/n46036 ), .A0(\CPU/n4_adj_317 ), .F0(\CPU/n45979 ), 
    .F1(\CPU/n21411 ));
  CPU_SLICE_848 \CPU/SLICE_848 ( .D1(\CPU/n46136 ), .C1(\CPU/n46109 ), 
    .B1(\CPU/n46121 ), .A1(\CPU/n46108 ), .D0(\CPU/n46027 ), .C0(\CPU/n45987 ), 
    .B0(\CPU/n46056 ), .A0(\CPU/n46085 ), .F0(\CPU/n45968 ), .F1(\CPU/n46085 ));
  CPU_SLICE_849 \CPU/SLICE_849 ( .D1(akku_o_c_1), .C1(akku_o_c_0), 
    .B1(\CPU/n46160 ), .A1(\CPU/n46214 ), .C0(akku_o_c_4), .B0(akku_o_c_2), 
    .A0(akku_o_c_3), .F0(\CPU/n46214 ), .F1(\CPU/n41396 ));
  CPU_SLICE_850 \CPU/SLICE_850 ( .D1(\CPU/n2220 ), .C1(\CPU/n797 ), 
    .B1(\CPU/n45750 ), .A1(\CPU/n45753 ), .B0(\CPU/n43670 ), .A0(\CPU/n2204 ), 
    .F0(\CPU/n45750 ), .F1(\CPU/n40766 ));
  CPU_SLICE_851 \CPU/SLICE_851 ( .D1(\CPU/n14 ), .C1(akku_o_c_2), 
    .B1(\CPU/n23565 ), .A1(\CPU/oprand_2 ), .B0(akku_o_c_4), .A0(akku_o_c_3), 
    .F0(\CPU/n14 ), .F1(\CPU/n5_adj_460 ));
  CPU_SLICE_852 \CPU/SLICE_852 ( .C1(\CPU/n297 ), .B1(\CPU/n43592 ), 
    .A1(\CPU/n46019 ), .D0(\CPU/n46056 ), .C0(\CPU/n37_adj_318 ), 
    .B0(\CPU/n46036 ), .A0(\CPU/n4_adj_317 ), .F0(\CPU/n46019 ), 
    .F1(\CPU/n45935 ));
  CPU_SLICE_853 \CPU/SLICE_853 ( .D1(\CPU/n87 ), .C1(\CPU/n23565 ), 
    .B1(\CPU/n4_adj_497 ), .A1(\CPU/n46240 ), .C0(akku_o_c_4), .B0(akku_o_c_2), 
    .A0(akku_o_c_3), .F0(\CPU/n46240 ), .F1(\CPU/n43400 ));
  CPU_SLICE_854 \CPU/SLICE_854 ( .D1(\CPU/n43768 ), .C1(\CPU/n43729 ), 
    .B1(\CPU/n45901 ), .A1(\CPU/n45936 ), .C0(\CPU/n305 ), .B0(\CPU/n41242 ), 
    .A0(\CPU/n304 ), .F0(\CPU/n45853 ), .F1(\CPU/n41242 ));
  CPU_SLICE_855 \CPU/SLICE_855 ( .D1(\CPU/n271_adj_352 ), .C1(\CPU/n43592 ), 
    .B1(\CPU/n43759 ), .A1(\CPU/n46848 ), .C0(\CPU/n305 ), .B0(\CPU/n41242 ), 
    .A0(\CPU/n304 ), .F0(\CPU/n45852 ), .F1(\CPU/n304 ));
  CPU_SLICE_856 \CPU/SLICE_856 ( .D1(\CPU/n87_adj_314 ), .C1(\CPU/n86 ), 
    .B1(akku_o_c_1), .A1(\CPU/n46206 ), .C0(akku_o_c_4), .B0(akku_o_c_2), 
    .A0(akku_o_c_3), .F0(\CPU/n86 ), .F1(\CPU/n106_adj_504 ));
  SLICE_857 SLICE_857( .D1(\CPU/n46205 ), .C1(\CPU/n46204 ), .B1(\CPU/n46170 ), 
    .A1(\CPU/n9_adj_385 ), .D0(akku_o_c_4), .C0(akku_o_c_1), .B0(akku_o_c_2), 
    .A0(akku_o_c_3), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_49__7__N_255 ), 
    .F0(\CPU/n46205 ), .Q0(\RAM/mem_49_4 ), .F1(\CPU/n15_adj_438 ), 
    .Q1(\RAM/mem_49_5 ));
  CPU_SLICE_858 \CPU/SLICE_858 ( .D1(\CPU/n9_adj_484 ), .C1(\CPU/n46870 ), 
    .B1(akku_o_c_1), .A1(\CPU/n46270 ), .C0(akku_o_c_4), .B0(akku_o_c_2), 
    .A0(akku_o_c_3), .F0(\CPU/n46270 ), .F1(\CPU/n14_adj_439 ));
  SLICE_859 SLICE_859( .D1(\CPU/n46022 ), .C1(\CPU/n235 ), .B1(\CPU/n22716 ), 
    .A1(\CPU/n46004 ), .D0(\CPU/n23881 ), .C0(\CPU/n46047 ), .B0(\CPU/n22715 ), 
    .A0(\CPU/n46049 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_53__7__N_267 ), 
    .F0(\CPU/n46022 ), .Q0(\RAM/mem_53_6 ), .F1(\CPU/n244 ), 
    .Q1(\RAM/mem_53_7 ));
  CPU_SLICE_860 \CPU/SLICE_860 ( .C1(\CPU/n46248 ), .B1(akku_o_c_1), 
    .A1(\CPU/n46271 ), .C0(akku_o_c_4), .B0(akku_o_c_2), .A0(akku_o_c_3), 
    .F0(\CPU/n46271 ), .F1(\CPU/n43 ));
  CPU_SLICE_861 \CPU/SLICE_861 ( .D1(\CPU/n44079 ), .C1(\CPU/n42171 ), 
    .B1(\CPU/n40744 ), .A1(\CPU/n6_adj_321 ), .D0(\CPU/n40849 ), 
    .C0(\CPU/n305 ), .B0(\CPU/n41242 ), .A0(\CPU/n304 ), .F0(\CPU/n40744 ), 
    .F1(\CPU/n9_adj_382 ));
  CPU_SLICE_862 \CPU/SLICE_862 ( .C1(\CPU/n2591 ), .B1(\CPU/n900 ), 
    .A1(\CPU/n43563 ), .D0(\CPU/n45724 ), .C0(\CPU/n45735 ), .B0(\CPU/n45728 ), 
    .A0(\CPU/n45730 ), .F0(\CPU/n45722 ), .F1(\CPU/n45735 ));
  CPU_SLICE_863 \CPU/SLICE_863 ( .C1(\CPU/n43564 ), .B1(\CPU/n761 ), 
    .A1(\CPU/n2073 ), .D0(\CPU/n45757 ), .C0(\CPU/n46138 ), .B0(\CPU/n43670 ), 
    .A0(\CPU/n2204 ), .F0(\CPU/n831 ), .F1(\CPU/n45757 ));
  CPU_SLICE_864 \CPU/SLICE_864 ( .D1(\CPU/n46128 ), .C1(\CPU/n45_adj_356 ), 
    .B1(\CPU/n46196 ), .A1(\CPU/n46086 ), .D0(\CPU/n46090 ), .C0(\CPU/n46066 ), 
    .B0(\CPU/n89_adj_320 ), .A0(\CPU/n46145 ), .F0(\CPU/n46045 ), 
    .F1(\CPU/n46066 ));
  CPU_SLICE_865 \CPU/SLICE_865 ( .D1(\CPU/n45_adj_356 ), .C1(\CPU/n484 ), 
    .B1(\CPU/n46128 ), .A1(\CPU/n46400 ), .C0(\CPU/n1330 ), .B0(\CPU/n554 ), 
    .A0(\CPU/n1325 ), .F0(\CPU/n2 ), .F1(\CPU/n554 ));
  CPU_SLICE_866 \CPU/SLICE_866 ( .D1(\CPU/n45829 ), .C1(\CPU/n89_adj_303 ), 
    .B1(\CPU/n46870 ), .A1(\CPU/n46144 ), .D0(\CPU/n45892 ), .C0(\CPU/n21753 ), 
    .B0(\CPU/n45822 ), .A0(\CPU/n23044 ), .F0(\CPU/n38297 ), .F1(\CPU/n45822 ));
  CPU_SLICE_867 \CPU/SLICE_867 ( .D1(\CPU/n78 ), .C1(\CPU/n23565 ), 
    .B1(\CPU/n46156 ), .A1(\CPU/n7_adj_322 ), .C0(akku_o_c_4), .B0(akku_o_c_2), 
    .A0(akku_o_c_3), .F0(\CPU/n7_adj_322 ), .F1(\CPU/n15 ));
  SLICE_868 SLICE_868( .C1(\CPU/n46005 ), .B1(\CPU/n191 ), .A1(\CPU/n190 ), 
    .D0(\CPU/n46039 ), .C0(\CPU/n169 ), .B0(\CPU/n46050 ), .A0(\CPU/n46038 ), 
    .M1(data_7), .M0(data_6), .CLK(\RAM/mem_57__7__N_279 ), .F0(\CPU/n46005 ), 
    .Q0(\RAM/mem_57_6 ), .F1(\CPU/n45998 ), .Q1(\RAM/mem_57_7 ));
  SLICE_869 SLICE_869( .D1(\CPU/oprand_1 ), .C1(\CPU/n117_adj_323 ), 
    .B1(\CPU/n46256 ), .A1(\CPU/oprand_4 ), .D0(akku_o_c_1), .C0(akku_o_c_4), 
    .B0(akku_o_c_2), .A0(akku_o_c_3), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_49__7__N_255 ), .F0(\CPU/n117_adj_323 ), .Q0(\RAM/mem_49_6 ), 
    .F1(\CPU/n13 ), .Q1(\RAM/mem_49_7 ));
  CPU_SLICE_870 \CPU/SLICE_870 ( .D1(\CPU/n45985 ), .C1(\CPU/n46849 ), 
    .B1(\CPU/n46009 ), .A1(\CPU/n46000 ), .C0(\CPU/n46062 ), .B0(\CPU/n46042 ), 
    .A0(\CPU/n46061 ), .F0(\CPU/n46000 ), .F1(\CPU/n45955 ));
  SLICE_871 SLICE_871( .D1(\CPU/n45990 ), .C1(\CPU/n12_adj_508 ), 
    .B1(\CPU/n191_adj_335 ), .A1(\CPU/n45997 ), .C0(\CPU/n46062 ), 
    .B0(\CPU/n46042 ), .A0(\CPU/n46061 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_60__7__N_288 ), .F0(\CPU/n191_adj_335 ), .Q0(\RAM/mem_60_2 ), 
    .F1(\CPU/n221_adj_435 ), .Q1(\RAM/mem_60_3 ));
  CPU_SLICE_872 \CPU/SLICE_872 ( .D1(\CPU/n46223 ), .C1(\CPU/n77 ), 
    .B1(\CPU/n43941 ), .A1(akku_o_c_4), .C0(akku_o_c_3), .B0(akku_o_c_1), 
    .A0(akku_o_c_2), .F0(\CPU/n46223 ), .F1(\CPU/n44765 ));
  SLICE_873 SLICE_873( .D1(\CPU/n45990 ), .C1(\CPU/n12_adj_508 ), 
    .B1(\CPU/n191_adj_335 ), .A1(\CPU/n45997 ), .C0(\CPU/n46062 ), 
    .B0(\CPU/n46042 ), .A0(\CPU/n46061 ), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_60__7__N_288 ), .F0(\CPU/n45997 ), .Q0(\RAM/mem_60_4 ), 
    .F1(\CPU/n45972 ), .Q1(\RAM/mem_60_5 ));
  CPU_SLICE_874 \CPU/SLICE_874 ( .D1(\CPU/n46137 ), .C1(\CPU/n43547 ), 
    .B1(\CPU/n89_adj_303 ), .A1(\CPU/n46122 ), .D0(\CPU/n46104 ), 
    .C0(\CPU/n22585 ), .B0(\CPU/n46060 ), .A0(\CPU/n46136 ), .F0(\CPU/n46040 ), 
    .F1(\CPU/n46104 ));
  CPU_SLICE_875 \CPU/SLICE_875 ( .D1(\CPU/n22969 ), .C1(\CPU/n23490 ), 
    .B1(\CPU/n45836 ), .A1(\CPU/n45846 ), .D0(\CPU/n45849 ), .C0(\CPU/n45863 ), 
    .B0(\CPU/n45917 ), .A0(\CPU/n398 ), .F0(\CPU/n22969 ), .F1(\CPU/n21583 ));
  CPU_SLICE_876 \CPU/SLICE_876 ( .D1(\CPU/n89_adj_303 ), .C1(\CPU/n46137 ), 
    .B1(\CPU/n46124 ), .A1(\CPU/n46145 ), .D0(\CPU/n46111 ), .C0(\CPU/n22585 ), 
    .B0(\CPU/n46060 ), .A0(\CPU/n46136 ), .F0(\CPU/n46044 ), .F1(\CPU/n46111 ));
  CPU_SLICE_877 \CPU/SLICE_877 ( .B1(\CPU/n51 ), .A1(\CPU/n39 ), 
    .D0(\CPU/n45872 ), .C0(\CPU/n37_adj_340 ), .B0(\CPU/n303 ), 
    .A0(\CPU/n45866 ), .F0(\CPU/n45862 ), .F1(\CPU/n37_adj_340 ));
  CPU_SLICE_878 \CPU/SLICE_878 ( .D1(\CPU/n45810 ), .C1(\CPU/n372 ), 
    .B1(\CPU/n15 ), .A1(\CPU/n45845 ), .D0(\CPU/n51 ), .C0(\CPU/n39 ), 
    .B0(\CPU/n305 ), .A0(\CPU/n450 ), .F0(\CPU/n45845 ), .F1(\CPU/n9959 ));
  CPU_SLICE_879 \CPU/SLICE_879 ( .C1(\CPU/n46009 ), .B1(\CPU/n46123 ), 
    .A1(\CPU/n46031 ), .D0(\CPU/n43_adj_299 ), .C0(\CPU/n31 ), 
    .B0(\CPU/n46050 ), .A0(\CPU/n169 ), .F0(\CPU/n46009 ), .F1(\CPU/n46001 ));
  CPU_SLICE_880 \CPU/SLICE_880 ( .D1(\CPU/n23490 ), .C1(\CPU/n45836 ), 
    .B1(\CPU/n45861 ), .A1(\CPU/n45849 ), .D0(\CPU/n51_adj_344 ), 
    .C0(\CPU/n39_adj_343 ), .B0(\CPU/n45848 ), .A0(\CPU/n41291 ), 
    .F0(\CPU/n45836 ), .F1(\CPU/n779 ));
  CPU_SLICE_881 \CPU/SLICE_881 ( .D1(\CPU/n43333 ), .C1(\CPU/n46123 ), 
    .B1(\CPU/n108 ), .A1(\CPU/n30878 ), .D0(\CPU/n43_adj_299 ), .C0(\CPU/n31 ), 
    .B0(\CPU/n168 ), .A0(\CPU/n55 ), .F0(\CPU/n108 ), .F1(\CPU/n108_adj_368 ));
  CPU_SLICE_882 \CPU/SLICE_882 ( .D1(\CPU/n779 ), .C1(\CPU/n41286 ), 
    .B1(\CPU/n45816 ), .A1(\CPU/n41143 ), .D0(\CPU/n51_adj_344 ), 
    .C0(\CPU/n39_adj_343 ), .B0(\CPU/n370 ), .A0(\CPU/n45819 ), 
    .F0(\CPU/n45816 ), .F1(\CPU/n21590 ));
  CPU_SLICE_883 \CPU/SLICE_883 ( .D1(\CPU/n45743 ), .C1(\CPU/n46157 ), 
    .B1(\CPU/n7_adj_339 ), .A1(\CPU/n43673 ), .D0(\CPU/n59 ), 
    .C0(\CPU/n45390 ), .B0(\CPU/n831 ), .A0(\CPU/n2346 ), .F0(\CPU/n45743 ), 
    .F1(\CPU/n901 ));
  CPU_SLICE_884 \CPU/SLICE_884 ( .D1(\CPU/n431 ), .C1(\CPU/n304 ), 
    .B1(\CPU/n45866 ), .A1(\CPU/n303 ), .B0(\CPU/n43729 ), .A0(\CPU/n43720 ), 
    .F0(\CPU/n45866 ), .F1(\CPU/n41077 ));
  CPU_SLICE_885 \CPU/SLICE_885 ( .D1(\CPU/n797 ), .C1(\CPU/n46138 ), 
    .B1(\CPU/n43670 ), .A1(\CPU/n23806 ), .D0(\CPU/n59 ), .C0(\CPU/n45390 ), 
    .B0(\CPU/n832 ), .A0(\CPU/n2359 ), .F0(\CPU/n45738 ), .F1(\CPU/n832 ));
  CPU_SLICE_886 \CPU/SLICE_886 ( .D1(\CPU/n6_adj_416 ), .C1(\CPU/n6734 ), 
    .B1(\CPU/n408 ), .A1(\CPU/n43785 ), .D0(\CPU/n303 ), .C0(\CPU/n304 ), 
    .B0(\CPU/n43729 ), .A0(\CPU/n43720 ), .F0(\CPU/n45864 ), .F1(\CPU/n43729 ));
  CPU_SLICE_887 \CPU/SLICE_887 ( .D1(\CPU/n46157 ), .C1(\CPU/n43563 ), 
    .B1(\CPU/n868 ), .A1(\CPU/n2630 ), .D0(\CPU/n59 ), .C0(\CPU/n45390 ), 
    .B0(\CPU/n833 ), .A0(\CPU/n2372 ), .F0(\CPU/n868 ), .F1(\CPU/n938 ));
  CPU_SLICE_888 \CPU/SLICE_888 ( .D1(\CPU/n46210 ), .C1(\CPU/n46209 ), 
    .B1(\CPU/n46258 ), .A1(akku_o_c_2), .D0(\CPU/n59 ), .C0(\CPU/n45390 ), 
    .B0(\CPU/n43349 ), .A0(\CPU/n46177 ), .F0(\CPU/n46129 ), .F1(\CPU/n46177 ));
  CPU_SLICE_889 \CPU/SLICE_889 ( .D1(\CPU/n45859 ), .C1(\CPU/n470 ), 
    .B1(\CPU/n46229 ), .A1(\CPU/n46230 ), .D0(\CPU/n51_adj_345 ), 
    .C0(\CPU/n39_adj_313 ), .B0(\CPU/n437 ), .A0(\CPU/n911 ), .F0(\CPU/n470 ), 
    .F1(\CPU/n483 ));
  CPU_SLICE_890 \CPU/SLICE_890 ( .D1(\CPU/n8_adj_455 ), 
    .C1(\CPU/n251_adj_454 ), .B1(\CPU/n46382 ), .A1(\CPU/n254_adj_453 ), 
    .D0(\CPU/n43_adj_299 ), .C0(\CPU/n31 ), .B0(\CPU/n257 ), .A0(\CPU/n154 ), 
    .F0(\CPU/n107 ), .F1(\CPU/n154 ));
  CPU_SLICE_891 \CPU/SLICE_891 ( .D1(\CPU/n8_adj_434 ), .C1(\CPU/n250 ), 
    .B1(\CPU/n7_adj_452 ), .A1(\CPU/n254 ), .D0(\CPU/n45286 ), 
    .C0(\CPU/n45287 ), .B0(\CPU/n107_adj_346 ), .A0(\CPU/n216 ), 
    .F0(\CPU/n226 ), .F1(\CPU/n216 ));
  CPU_SLICE_892 \CPU/SLICE_892 ( .B1(\CPU/n46875 ), .A1(\CPU/n46876 ), 
    .D0(\CPU/n46873 ), .C0(\CPU/n46261 ), .B0(\CPU/n46240 ), .A0(\CPU/n46171 ), 
    .F0(\CPU/n45481 ), .F1(\CPU/n46261 ));
  CPU_SLICE_893 \CPU/SLICE_893 ( .D1(\CPU/n43762 ), .C1(\CPU/n43738 ), 
    .B1(\CPU/n22978 ), .A1(\CPU/n45839 ), .D0(\CPU/n51_adj_345 ), 
    .C0(\CPU/n39_adj_313 ), .B0(\CPU/n436 ), .A0(\CPU/n45807 ), 
    .F0(\CPU/n469 ), .F1(\CPU/n45807 ));
  CPU_SLICE_894 \CPU/SLICE_894 ( .D1(\CPU/n15 ), .C1(\CPU/n45924 ), 
    .B1(\CPU/n46114 ), .A1(\CPU/n46019 ), .D0(\CPU/n51 ), .C0(\CPU/n39 ), 
    .B0(\CPU/n45940 ), .A0(\CPU/n45929 ), .F0(\CPU/n45924 ), .F1(\CPU/n45923 ));
  CPU_SLICE_895 \CPU/SLICE_895 ( .D1(\CPU/n764 ), .C1(\CPU/n2104 ), 
    .B1(\CPU/n2099 ), .A1(\CPU/n2103 ), .D0(\CPU/n89 ), .C0(\CPU/n694 ), 
    .B0(\CPU/n19 ), .A0(\CPU/n40781 ), .F0(\CPU/n764 ), .F1(\CPU/n4_adj_347 ));
  CPU_SLICE_896 \CPU/SLICE_896 ( .D1(\CPU/n30180 ), .C1(\CPU/n14_adj_506 ), 
    .B1(\CPU/n30175 ), .A1(\CPU/n15_adj_505 ), .D0(\CPU/n15_adj_316 ), 
    .C0(\CPU/n51_adj_344 ), .B0(\CPU/n39_adj_343 ), .A0(\CPU/n45923 ), 
    .F0(\CPU/n45914 ), .F1(\CPU/n15_adj_316 ));
  SLICE_897 SLICE_897( .B1(\CPU/n44765 ), .A1(\CPU/n44162 ), .D0(akku_o_c_3), 
    .C0(akku_o_c_4), .B0(akku_o_c_2), .A0(akku_o_c_1), .M1(data_3), 
    .M0(data_2), .CLK(\RAM/mem_49__7__N_255 ), .F0(\CPU/n44162 ), 
    .Q0(\RAM/mem_49_2 ), .F1(\CPU/n46144 ), .Q1(\RAM/mem_49_3 ));
  CPU_SLICE_898 \CPU/SLICE_898 ( .D1(\CPU/n46114 ), .C1(\CPU/n37_adj_318 ), 
    .B1(\CPU/n46056 ), .A1(\CPU/n46027 ), .C0(\CPU/n51 ), .B0(\CPU/n39 ), 
    .A0(\CPU/n43592 ), .F0(\CPU/n46114 ), .F1(\CPU/n46003 ));
  CPU_SLICE_899 \CPU/SLICE_899 ( .D1(\CPU/n435 ), .C1(\CPU/n45841 ), 
    .B1(\CPU/n43714 ), .A1(\CPU/n867 ), .D0(\CPU/n15_adj_316 ), 
    .C0(\CPU/n45836 ), .B0(\CPU/n43750 ), .A0(\CPU/n43695 ), .F0(\CPU/n435 ), 
    .F1(\CPU/n45815 ));
  CPU_SLICE_900 \CPU/SLICE_900 ( .D1(\CPU/n41411 ), .C1(\CPU/n305 ), 
    .B1(\CPU/n306 ), .A1(\CPU/n450 ), .D0(\CPU/n41385 ), .C0(\CPU/n22894 ), 
    .B0(\CPU/n43729 ), .A0(\CPU/n43720 ), .F0(\CPU/n450 ), .F1(\CPU/n42171 ));
  CPU_SLICE_901 \CPU/SLICE_901 ( .D1(\CPU/n43592 ), .C1(\CPU/n23650 ), 
    .B1(\CPU/n46100 ), .A1(\CPU/n68 ), .D0(\CPU/n6383 ), .C0(\CPU/n45933 ), 
    .B0(\CPU/n298 ), .A0(\CPU/n46409 ), .F0(\CPU/n43720 ), .F1(\CPU/n298 ));
  CPU_SLICE_902 \CPU/SLICE_902 ( .D1(\CPU/n15 ), .C1(\CPU/n23650 ), 
    .B1(\CPU/n37_adj_340 ), .A1(\CPU/n43592 ), .D0(\CPU/n15_adj_316 ), 
    .C0(\CPU/n46110 ), .B0(\CPU/n51_adj_344 ), .A0(\CPU/n39_adj_343 ), 
    .F0(\CPU/n46098 ), .F1(\CPU/n46110 ));
  CPU_SLICE_903 \CPU/SLICE_903 ( .D1(\CPU/n2477 ), .C1(\CPU/n45758 ), 
    .B1(\CPU/n43349 ), .A1(\CPU/n46177 ), .D0(\CPU/n59 ), .C0(\CPU/n45390 ), 
    .B0(\CPU/n830 ), .A0(\CPU/n2333 ), .F0(\CPU/n45758 ), .F1(\CPU/n900 ));
  CPU_SLICE_904 \CPU/SLICE_904 ( .D1(\CPU/n436 ), .C1(\CPU/n43738 ), 
    .B1(\CPU/n45833 ), .A1(\CPU/n43762 ), .D0(\CPU/n4_adj_348 ), 
    .C0(\CPU/n438 ), .B0(\CPU/n437 ), .A0(\CPU/n911 ), .F0(\CPU/n21933 ), 
    .F1(\CPU/n4_adj_348 ));
  CPU_SLICE_905 \CPU/SLICE_905 ( .D1(\CPU/n45899 ), .C1(\CPU/n43592 ), 
    .B1(\CPU/n46848 ), .A1(\CPU/n45908 ), .D0(\CPU/n303 ), 
    .C0(\CPU/n37_adj_340 ), .B0(\CPU/n43729 ), .A0(\CPU/n43720 ), 
    .F0(\CPU/n45865 ), .F1(\CPU/n303 ));
  CPU_SLICE_906 \CPU/SLICE_906 ( .D1(\CPU/n8_adj_472 ), .C1(\CPU/n15_adj_316 ), 
    .B1(\CPU/n404 ), .A1(\CPU/n7_adj_471 ), .D0(\CPU/n4_adj_348 ), 
    .C0(\CPU/n438 ), .B0(\CPU/n437 ), .A0(\CPU/n911 ), .F0(\CPU/n9938 ), 
    .F1(\CPU/n437 ));
  CPU_SLICE_907 \CPU/SLICE_907 ( .D1(\CPU/n45771 ), .C1(\CPU/n45749 ), 
    .B1(\CPU/n46130 ), .A1(\CPU/n43563 ), .D0(\CPU/n2737 ), .C0(\CPU/n45726 ), 
    .B0(\CPU/n45732 ), .A0(\CPU/n44713 ), .F0(\CPU/n44699 ), .F1(\CPU/n44713 ));
  CPU_SLICE_908 \CPU/SLICE_908 ( .D1(\CPU/n724 ), .C1(\CPU/n19 ), 
    .B1(\CPU/n46847 ), .A1(\CPU/n45791 ), .D0(\CPU/n14 ), .C0(\CPU/n46873 ), 
    .B0(\CPU/n46875 ), .A0(\CPU/n46179 ), .F0(\CPU/n19 ), .F1(\CPU/n759 ));
  CPU_SLICE_909 \CPU/SLICE_909 ( .D1(\CPU/n4_adj_351 ), .C1(\CPU/n46138 ), 
    .B1(\CPU/n798 ), .A1(\CPU/n43709 ), .C0(\CPU/n6_adj_341 ), 
    .B0(\CPU/n45754 ), .A0(\CPU/n45762 ), .F0(\CPU/n4_adj_351 ), 
    .F1(\CPU/n833 ));
  CPU_SLICE_910 \CPU/SLICE_910 ( .D1(\CPU/n271_adj_352 ), .C1(\CPU/n45894 ), 
    .B1(\CPU/n45867 ), .A1(\CPU/n45882 ), .B0(\CPU/n43759 ), .A0(\CPU/n46848 ), 
    .F0(\CPU/n45867 ), .F1(\CPU/n21395 ));
  CPU_SLICE_911 \CPU/SLICE_911 ( .D1(\CPU/n46121 ), .C1(\CPU/n46136 ), 
    .B1(\CPU/n11 ), .A1(\CPU/n46207 ), .D0(\CPU/n46097 ), .C0(\CPU/n46123 ), 
    .B0(\CPU/n46083 ), .A0(\CPU/n46096 ), .F0(\CPU/n46850 ), .F1(\CPU/n46097 ));
  CPU_SLICE_912 \CPU/SLICE_912 ( .D1(\CPU/n89_adj_320 ), .C1(\CPU/n554 ), 
    .B1(\CPU/n46145 ), .A1(\CPU/n40788 ), .D0(\CPU/n89_adj_303 ), 
    .C0(\CPU/n624 ), .B0(\CPU/n46137 ), .A0(\CPU/n46406 ), .F0(\CPU/n694 ), 
    .F1(\CPU/n624 ));
  CPU_SLICE_913 \CPU/SLICE_913 ( .D1(\CPU/n43592 ), .C1(\CPU/n37_adj_318 ), 
    .B1(\CPU/n46056 ), .A1(\CPU/n46027 ), .D0(\CPU/n46179 ), 
    .C0(\CPU/n29_adj_353 ), .B0(\CPU/n46071 ), .A0(\CPU/n46851 ), 
    .F0(\CPU/n46056 ), .F1(\CPU/n46014 ));
  CPU_SLICE_914 \CPU/SLICE_914 ( .D1(\CPU/n43564 ), .C1(\CPU/n758 ), 
    .B1(\CPU/n46104 ), .A1(\CPU/n46051 ), .D0(\CPU/n83 ), .C0(akku_o_c_2), 
    .B0(\CPU/n46249 ), .A0(\CPU/n45694 ), .F0(\CPU/n43564 ), .F1(\CPU/n23051 ));
  CPU_SLICE_915 \CPU/SLICE_915 ( .D1(\CPU/n46870 ), .C1(\CPU/n46318 ), 
    .B1(\CPU/n30168 ), .A1(\CPU/n7_adj_502 ), .D0(\CPU/n46876 ), 
    .C0(\CPU/oprand_3 ), .B0(\CPU/oprand_4 ), .A0(\CPU/oprand_1 ), 
    .F0(\CPU/n46318 ), .F1(\CPU/n14_adj_506 ));
  CPU_SLICE_916 \CPU/SLICE_916 ( .D1(\CPU/n9 ), .C1(\CPU/n8_adj_394 ), 
    .B1(\CPU/n117_adj_354 ), .A1(\CPU/n9_adj_478 ), .D0(akku_o_c_4), 
    .C0(akku_o_c_1), .B0(akku_o_c_2), .A0(akku_o_c_3), .F0(\CPU/n117_adj_354 ), 
    .F1(\CPU/n43341 ));
  CPU_SLICE_917 \CPU/SLICE_917 ( .D1(\CPU/n4_adj_513 ), .C1(\CPU/n46133 ), 
    .B1(\CPU/n896 ), .A1(\CPU/akku_o_8_N_50_8 ), .D0(\CPU/n46129 ), 
    .C0(\CPU/n43581 ), .B0(\CPU/n46041 ), .A0(\CPU/n46090 ), .F0(\CPU/n896 ), 
    .F1(\CPU/n22210 ));
  CPU_SLICE_918 \CPU/SLICE_918 ( .D1(\CPU/n6_adj_414 ), .C1(\CPU/n45566 ), 
    .B1(\CPU/n22867 ), .A1(\CPU/n7_adj_424 ), .D0(\CPU/n4_adj_357 ), 
    .C0(\CPU/n240 ), .B0(\CPU/n40960 ), .A0(\CPU/n45902 ), .F0(\CPU/n10022 ), 
    .F1(\CPU/n40960 ));
  CPU_SLICE_919 \CPU/SLICE_919 ( .D1(\CPU/n46012 ), .C1(\CPU/n297 ), 
    .B1(\CPU/n43592 ), .A1(\CPU/n46019 ), .C0(\CPU/n37_adj_318 ), 
    .B0(\CPU/n45987 ), .A0(\CPU/n22855 ), .F0(\CPU/n297 ), .F1(\CPU/n45936 ));
  CPU_SLICE_920 \CPU/SLICE_920 ( .D1(\CPU/n41358 ), .C1(\CPU/n46179 ), 
    .B1(\CPU/n225 ), .A1(\CPU/n222 ), .D0(\CPU/n4_adj_357 ), .C0(\CPU/n240 ), 
    .B0(\CPU/n40960 ), .A0(\CPU/n45902 ), .F0(\CPU/n21951 ), 
    .F1(\CPU/n4_adj_357 ));
  CPU_SLICE_921 \CPU/SLICE_921 ( .D1(\CPU/n46120 ), .C1(\CPU/n68 ), 
    .B1(\CPU/n11 ), .A1(\CPU/n46207 ), .D0(\CPU/n46097 ), .C0(\CPU/n46123 ), 
    .B0(\CPU/n46083 ), .A0(\CPU/n46096 ), .F0(\CPU/n46068 ), .F1(\CPU/n46096 ));
  CPU_SLICE_922 \CPU/SLICE_922 ( .C1(akku_o_c_4), .B1(\CPU/n46378 ), 
    .A1(\CPU/n46309 ), .D0(\CPU/n46873 ), .C0(\CPU/n46379 ), .B0(\CPU/n46385 ), 
    .A0(\CPU/n46403 ), .F0(\CPU/n109 ), .F1(\CPU/n46379 ));
  CPU_SLICE_923 \CPU/SLICE_923 ( .C1(akku_o_c_1), .B1(\CPU/n46329 ), 
    .A1(\CPU/n43557 ), .D0(akku_o_c_2), .C0(akku_o_c_4), .B0(akku_o_c_0), 
    .A0(akku_o_c_3), .F0(\CPU/n46329 ), .F1(\CPU/n46330 ));
  CPU_SLICE_924 \CPU/SLICE_924 ( .C1(\CPU/n46117 ), .B1(\CPU/n124 ), 
    .A1(\CPU/n46116 ), .C0(\CPU/n152 ), .B0(\CPU/n12_adj_358 ), 
    .A0(\CPU/n46088 ), .F0(\CPU/n46852 ), .F1(\CPU/n46088 ));
  CPU_SLICE_925 \CPU/SLICE_925 ( .D1(\CPU/n46110 ), .C1(\CPU/n37_adj_301 ), 
    .B1(\CPU/n46118 ), .A1(\CPU/n46102 ), .D0(\CPU/n37 ), .C0(\CPU/n46136 ), 
    .B0(\CPU/n46075 ), .A0(\CPU/n15_adj_316 ), .F0(\CPU/n46048 ), 
    .F1(\CPU/n46075 ));
  CPU_SLICE_926 \CPU/SLICE_926 ( .D1(\CPU/n45874 ), .C1(\CPU/n15 ), 
    .B1(\CPU/n45924 ), .A1(\CPU/n46003 ), .D0(\CPU/n43686 ), .C0(\CPU/n45856 ), 
    .B0(\CPU/n45923 ), .A0(\CPU/n45869 ), .F0(\CPU/n45854 ), .F1(\CPU/n45869 ));
  CPU_SLICE_927 \CPU/SLICE_927 ( .D1(\CPU/n46008 ), .C1(\CPU/n169 ), 
    .B1(\CPU/n46050 ), .A1(\CPU/n46038 ), .D0(\CPU/n46091 ), 
    .C0(\CPU/n130_adj_360 ), .B0(\CPU/n46078 ), .A0(\CPU/n46089 ), 
    .F0(\CPU/n46038 ), .F1(\CPU/n45988 ));
  SLICE_928 SLICE_928( .D1(\CPU/n102 ), .C1(\CPU/n67 ), .B1(\CPU/n46113 ), 
    .A1(\CPU/n46207 ), .D0(\CPU/n46091 ), .C0(\CPU/n130_adj_360 ), 
    .B0(\CPU/n46078 ), .A0(\CPU/n46089 ), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_57__7__N_279 ), .F0(\CPU/n161 ), .Q0(\RAM/mem_57_0 ), 
    .F1(\CPU/n130_adj_360 ), .Q1(\RAM/mem_57_1 ));
  SLICE_929 SLICE_929( .C1(\CPU/n46117 ), .B1(\CPU/n124 ), .A1(\CPU/n46116 ), 
    .D0(\CPU/n46073 ), .C0(\CPU/n152 ), .B0(\CPU/n12_adj_358 ), 
    .A0(\CPU/n46088 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_52__7__N_264 ), 
    .F0(\CPU/n182 ), .Q0(\RAM/mem_52_6 ), .F1(\CPU/n152 ), .Q1(\RAM/mem_52_7 ));
  CPU_SLICE_930 \CPU/SLICE_930 ( .D1(\CPU/n46034 ), .C1(\CPU/n46001 ), 
    .B1(\CPU/n130 ), .A1(\CPU/n46025 ), .D0(\CPU/n46042 ), .C0(\CPU/n46123 ), 
    .B0(\CPU/n46093 ), .A0(\CPU/n46079 ), .F0(\CPU/n46034 ), .F1(\CPU/n45986 ));
  CPU_SLICE_931 \CPU/SLICE_931 ( .D1(\CPU/n46003 ), .C1(\CPU/n37_adj_340 ), 
    .B1(\CPU/n45940 ), .A1(\CPU/n45929 ), .D0(\CPU/n45865 ), .C0(\CPU/n22874 ), 
    .B0(\CPU/n45921 ), .A0(\CPU/n45874 ), .F0(\CPU/n23447 ), .F1(\CPU/n45921 ));
  CPU_SLICE_932 \CPU/SLICE_932 ( .C1(\CPU/n46847 ), .B1(\CPU/n45791 ), 
    .A1(\CPU/n724 ), .C0(\CPU/n89 ), .B0(\CPU/n691 ), .A0(\CPU/n1830 ), 
    .F0(\CPU/n46847 ), .F1(\CPU/n1951 ));
  CPU_SLICE_933 \CPU/SLICE_933 ( .C1(\CPU/n46876 ), .B1(\CPU/n46375 ), 
    .A1(\CPU/n46383 ), .D0(\CPU/oprand_1 ), .C0(\CPU/oprand_0 ), 
    .B0(\CPU/oprand_3 ), .A0(\CPU/oprand_4 ), .F0(\CPU/n46375 ), 
    .F1(\CPU/n46376 ));
  CPU_SLICE_934 \CPU/SLICE_934 ( .D1(states_0), .C1(\CPU/n46853 ), 
    .B1(\CPU/states_2 ), .A1(states_1), .D0(data_7), .C0(data_6), 
    .B0(akku_o_c_8), .A0(data_5), .F0(\CPU/n46853 ), .F1(\CPU/n22192 ));
  CPU_SLICE_935 \CPU/SLICE_935 ( .C1(\CPU/n45987 ), .B1(\CPU/n45947 ), 
    .A1(\CPU/n22855 ), .D0(\CPU/n4_adj_317 ), .C0(\CPU/n6324 ), 
    .B0(\CPU/n46036 ), .A0(\CPU/n21411 ), .F0(\CPU/n22855 ), .F1(\CPU/n45939 ));
  CPU_SLICE_936 \CPU/SLICE_936 ( .C1(\CPU/n46876 ), .B1(\CPU/n46384 ), 
    .A1(\CPU/n46383 ), .D0(\CPU/oprand_1 ), .C0(\CPU/oprand_0 ), 
    .B0(\CPU/oprand_3 ), .A0(\CPU/oprand_4 ), .F0(\CPU/n46384 ), 
    .F1(\CPU/n46385 ));
  CPU_SLICE_937 \CPU/SLICE_937 ( .D1(\CPU/n23094 ), .C1(\CPU/n45725 ), 
    .B1(\CPU/n45723 ), .A1(\CPU/n45729 ), .D0(\CPU/n45728 ), .C0(\CPU/n45735 ), 
    .B0(\CPU/n45732 ), .A0(\CPU/n44713 ), .F0(\CPU/n45729 ), .F1(\CPU/n21872 ));
  CPU_SLICE_938 \CPU/SLICE_938 ( .D1(\CPU/n67 ), .C1(\CPU/n11 ), 
    .B1(\CPU/n102 ), .A1(\CPU/n46107 ), .D0(\CPU/n46097 ), .C0(\CPU/n46123 ), 
    .B0(\CPU/n46083 ), .A0(\CPU/n46096 ), .F0(\CPU/n130 ), .F1(\CPU/n46083 ));
  SLICE_939 SLICE_939( .C1(akku_o_c_3), .B1(akku_o_c_4), .A1(akku_o_c_2), 
    .D0(akku_o_c_1), .C0(\CPU/n46248 ), .B0(\CPU/n46271 ), .A0(akku_o_c_0), 
    .M1(data_5), .M0(data_4), .CLK(\RAM/mem_48__7__N_252 ), .F0(\CPU/n31204 ), 
    .Q0(\RAM/mem_48_4 ), .F1(\CPU/n46248 ), .Q1(\RAM/mem_48_5 ));
  CPU_SLICE_940 \CPU/SLICE_940 ( .D1(\CPU/n46589 ), .C1(\CPU/n31_adj_501 ), 
    .B1(\CPU/n46870 ), .A1(\CPU/n46147 ), .B0(\CPU/n46880 ), .A0(\CPU/n46882 ), 
    .F0(\CPU/n46870 ), .F1(\CPU/n43592 ));
  CPU_SLICE_941 \CPU/SLICE_941 ( .D1(\CPU/n43647 ), .C1(\CPU/n45475 ), 
    .B1(\CPU/n43706 ), .A1(\CPU/n45729 ), .B0(\CPU/n938 ), .A0(\CPU/n45474 ), 
    .F0(\CPU/n45475 ), .F1(\CPU/n6_adj_404 ));
  CPU_SLICE_942 \CPU/SLICE_942 ( .D1(\CPU/n46138 ), .C1(\CPU/n45 ), 
    .B1(\CPU/n43564 ), .A1(\CPU/n758 ), .D0(\CPU/n45743 ), .C0(\CPU/n45758 ), 
    .B0(\CPU/n864 ), .A0(\CPU/n45779 ), .F0(\CPU/n2479 ), .F1(\CPU/n45779 ));
  CPU_SLICE_943 \CPU/SLICE_943 ( .D1(\CPU/n43741 ), .C1(\CPU/n41282 ), 
    .B1(\CPU/n41124 ), .A1(\CPU/n45808 ), .D0(\CPU/n8_adj_372 ), 
    .C0(\CPU/n37 ), .B0(\CPU/n438 ), .A0(\CPU/n7_adj_371 ), .F0(\CPU/n471 ), 
    .F1(\CPU/n8_adj_372 ));
  CPU_SLICE_944 \CPU/SLICE_944 ( .D1(\CPU/n43349 ), .C1(\CPU/n46206 ), 
    .B1(\CPU/n46209 ), .A1(\CPU/n46210 ), .D0(\CPU/n46157 ), .C0(\CPU/n45758 ), 
    .B0(\CPU/n864 ), .A0(\CPU/n45779 ), .F0(\CPU/n899 ), .F1(\CPU/n46157 ));
  CPU_SLICE_945 \CPU/SLICE_945 ( .D1(\CPU/n22479 ), .C1(\CPU/n2480 ), 
    .B1(\CPU/n2477 ), .A1(\CPU/n2479 ), .D0(\CPU/n45743 ), .C0(\CPU/n45758 ), 
    .B0(\CPU/n864 ), .A0(\CPU/n45779 ), .F0(\CPU/n2480 ), 
    .F1(\CPU/n8_adj_486 ));
  CPU_SLICE_946 \CPU/SLICE_946 ( .C1(\CPU/n89_adj_303 ), .B1(\CPU/n621 ), 
    .A1(\CPU/n1557 ), .D0(\CPU/n45790 ), .C0(\CPU/n45823 ), .B0(\CPU/n45794 ), 
    .A0(\CPU/n1688 ), .F0(\CPU/n6_adj_376 ), .F1(\CPU/n45790 ));
  CPU_SLICE_947 \CPU/SLICE_947 ( .D1(\CPU/n4_adj_380 ), .C1(\CPU/n45843 ), 
    .B1(\CPU/n43732 ), .A1(\CPU/n43765 ), .D0(\CPU/n21939 ), .C0(\CPU/n9966 ), 
    .B0(\CPU/n6_adj_378 ), .A0(\CPU/n22740 ), .F0(\CPU/n6_adj_377 ), 
    .F1(\CPU/n9966 ));
  CPU_SLICE_948 \CPU/SLICE_948 ( .D1(\CPU/n15 ), .C1(\CPU/n37_adj_340 ), 
    .B1(\CPU/n305 ), .A1(\CPU/n450 ), .D0(\CPU/n4_adj_379 ), .C0(\CPU/n21937 ), 
    .B0(\CPU/n9959 ), .A0(\CPU/n45842 ), .F0(\CPU/n4_adj_380 ), 
    .F1(\CPU/n45842 ));
  CPU_SLICE_949 \CPU/SLICE_949 ( .D1(\CPU/n45929 ), .C1(\CPU/n302 ), 
    .B1(\CPU/n45940 ), .A1(\CPU/n46014 ), .D0(\CPU/n45870 ), .C0(\CPU/n22902 ), 
    .B0(\CPU/n9_adj_382 ), .A0(\CPU/n11_adj_381 ), .F0(\CPU/n43769 ), 
    .F1(\CPU/n22902 ));
  CPU_SLICE_950 \CPU/SLICE_950 ( .C1(\CPU/n46179 ), .B1(\CPU/n227 ), 
    .A1(\CPU/n224_adj_387 ), .D0(\CPU/n37_adj_318 ), .C0(\CPU/n240 ), 
    .B0(\CPU/n43592 ), .A0(\CPU/n41374 ), .F0(\CPU/n306 ), .F1(\CPU/n240 ));
  CPU_SLICE_951 \CPU/SLICE_951 ( .D1(\CPU/n41358 ), .C1(\CPU/n237_adj_412 ), 
    .B1(\CPU/n45903 ), .A1(\CPU/n45909 ), .D0(\CPU/n4_adj_384 ), 
    .C0(\CPU/n21951 ), .B0(\CPU/n10022 ), .A0(\CPU/n45875 ), 
    .F0(\CPU/n6_adj_383 ), .F1(\CPU/n4_adj_384 ));
  CPU_SLICE_952 \CPU/SLICE_952 ( .D1(\CPU/n4_adj_417 ), .C1(\CPU/n45918 ), 
    .B1(\CPU/n22924 ), .A1(\CPU/n8_adj_409 ), .D0(\CPU/n45923 ), 
    .C0(\CPU/n45869 ), .B0(\CPU/n46087 ), .A0(\CPU/n46136 ), .F0(\CPU/n45918 ), 
    .F1(\CPU/n40941 ));
  CPU_SLICE_953 \CPU/SLICE_953 ( .D1(\CPU/n46118 ), .C1(\CPU/n46110 ), 
    .B1(\CPU/n46121 ), .A1(\CPU/n46108 ), .D0(\CPU/n45923 ), .C0(\CPU/n45869 ), 
    .B0(\CPU/n46087 ), .A0(\CPU/n46136 ), .F0(\CPU/n43675 ), .F1(\CPU/n46087 ));
  CPU_SLICE_954 \CPU/SLICE_954 ( .D1(\CPU/n6383 ), .C1(\CPU/n45933 ), 
    .B1(\CPU/n298 ), .A1(\CPU/n46409 ), .D0(\CPU/n22900 ), .C0(\CPU/n303 ), 
    .B0(\CPU/n45880 ), .A0(\CPU/n302 ), .F0(\CPU/n22894 ), .F1(\CPU/n45880 ));
  CPU_SLICE_955 \CPU/SLICE_955 ( .D1(\CPU/n46127 ), .C1(\CPU/n29_adj_353 ), 
    .B1(\CPU/n46880 ), .A1(\CPU/n46882 ), .B0(\CPU/n45286 ), .A0(\CPU/n45287 ), 
    .F0(\CPU/n29_adj_353 ), .F1(\CPU/n46118 ));
  CPU_SLICE_956 \CPU/SLICE_956 ( .D1(\CPU/n30 ), .C1(\CPU/n45740 ), 
    .B1(\CPU/n45752 ), .A1(\CPU/n45756 ), .D0(\CPU/n864 ), .C0(\CPU/n45 ), 
    .B0(\CPU/n830 ), .A0(\CPU/n2333 ), .F0(\CPU/n45752 ), 
    .F1(\CPU/n7_adj_339 ));
  CPU_SLICE_957 \CPU/SLICE_957 ( .D1(\CPU/n4_adj_386 ), .C1(\CPU/n23070 ), 
    .B1(\CPU/n45756 ), .A1(\CPU/n8_adj_486 ), .D0(\CPU/n864 ), .C0(\CPU/n45 ), 
    .B0(\CPU/n830 ), .A0(\CPU/n2333 ), .F0(\CPU/n4_adj_386 ), 
    .F1(\CPU/n43673 ));
  CPU_SLICE_958 \CPU/SLICE_958 ( .C1(\CPU/n45761 ), .B1(\CPU/n45787 ), 
    .A1(\CPU/n45789 ), .D0(\CPU/n45791 ), .C0(\CPU/n19 ), .B0(\CPU/n45760 ), 
    .A0(\CPU/n45765 ), .F0(\CPU/n760 ), .F1(\CPU/n45765 ));
  CPU_SLICE_959 \CPU/SLICE_959 ( .D1(\CPU/n216 ), .C1(\CPU/n273 ), 
    .B1(\CPU/n46397 ), .A1(\CPU/n45912 ), .D0(\CPU/n45663 ), 
    .C0(\CPU/n29_adj_353 ), .B0(\CPU/n108_adj_368 ), .A0(\CPU/n11_adj_388 ), 
    .F0(\CPU/n227 ), .F1(\CPU/n11_adj_388 ));
  CPU_SLICE_960 \CPU/SLICE_960 ( .D1(\CPU/n45786 ), .C1(\CPU/n45787 ), 
    .B1(\CPU/n45788 ), .A1(\CPU/n46847 ), .C0(\CPU/n45770 ), .B0(\CPU/n45764 ), 
    .A0(\CPU/n1951 ), .F0(\CPU/n45760 ), .F1(\CPU/n45764 ));
  CPU_SLICE_961 \CPU/SLICE_961 ( .D1(\CPU/n46051 ), .C1(\CPU/n46128 ), 
    .B1(\CPU/n45_adj_356 ), .A1(\CPU/n45900 ), .D0(\CPU/n4_adj_389 ), 
    .C0(\CPU/n45883 ), .B0(\CPU/n4212 ), .A0(\CPU/n45881 ), .F0(\CPU/n40857 ), 
    .F1(\CPU/n4212 ));
  CPU_SLICE_962 \CPU/SLICE_962 ( .D1(\CPU/n298 ), .C1(\CPU/n6383 ), 
    .B1(\CPU/n45935 ), .A1(\CPU/n4196 ), .D0(\CPU/n46019 ), .C0(\CPU/n43592 ), 
    .B0(\CPU/n46082 ), .A0(\CPU/n23650 ), .F0(\CPU/n6383 ), .F1(\CPU/n45929 ));
  CPU_SLICE_963 \CPU/SLICE_963 ( .D1(\CPU/n45876 ), .C1(\CPU/n22900 ), 
    .B1(\CPU/n45880 ), .A1(\CPU/n22902 ), .D0(\CPU/n302 ), .C0(\CPU/n303 ), 
    .B0(\CPU/n43720 ), .A0(\CPU/n45929 ), .F0(\CPU/n45876 ), .F1(\CPU/n43785 ));
  CPU_SLICE_964 \CPU/SLICE_964 ( .D1(\CPU/n46364 ), .C1(\CPU/n45762 ), 
    .B1(\CPU/n8_adj_342 ), .A1(\CPU/n45783 ), .C0(\CPU/n43564 ), 
    .B0(\CPU/n759 ), .A0(\CPU/n2047 ), .F0(\CPU/n45762 ), .F1(\CPU/n23806 ));
  CPU_SLICE_965 \CPU/SLICE_965 ( .D1(\CPU/n2480 ), .C1(\CPU/n2477 ), 
    .B1(\CPU/n22479 ), .A1(\CPU/n45734 ), .D0(\CPU/n45738 ), .C0(\CPU/n46157 ), 
    .B0(\CPU/n43712 ), .A0(\CPU/n45731 ), .F0(\CPU/n902 ), .F1(\CPU/n45731 ));
  CPU_SLICE_966 \CPU/SLICE_966 ( .D1(\CPU/n46001 ), .C1(\CPU/n29_adj_353 ), 
    .B1(\CPU/n45978 ), .A1(\CPU/n160 ), .D0(\CPU/n223_adj_391 ), 
    .C0(\CPU/n46179 ), .B0(\CPU/n46095 ), .A0(\CPU/n46136 ), .F0(\CPU/n45947 ), 
    .F1(\CPU/n223_adj_391 ));
  CPU_SLICE_967 \CPU/SLICE_967 ( .D1(\CPU/n19 ), .C1(\CPU/n43564 ), 
    .B1(\CPU/n45763 ), .A1(\CPU/n2086 ), .C0(\CPU/n89 ), .B0(\CPU/n692 ), 
    .A0(\CPU/n1843 ), .F0(\CPU/n45763 ), .F1(\CPU/n797 ));
  CPU_SLICE_968 \CPU/SLICE_968 ( .D1(\CPU/n4_adj_317 ), .C1(\CPU/n43683 ), 
    .B1(\CPU/n46046 ), .A1(\CPU/n23063 ), .D0(\CPU/n46090 ), .C0(\CPU/n46179 ), 
    .B0(\CPU/n46095 ), .A0(\CPU/n46136 ), .F0(\CPU/n4_adj_317 ), 
    .F1(\CPU/n45919 ));
  CPU_SLICE_969 \CPU/SLICE_969 ( .D1(\CPU/n44729 ), .C1(\CPU/n40740 ), 
    .B1(\CPU/n1688 ), .A1(\CPU/n23779 ), .D0(\CPU/n40913 ), .C0(\CPU/n658 ), 
    .B0(\CPU/n46137 ), .A0(\CPU/n45766 ), .F0(\CPU/n693 ), .F1(\CPU/n45766 ));
  CPU_SLICE_970 \CPU/SLICE_970 ( .D1(\CPU/n22852 ), .C1(\CPU/n6574 ), 
    .B1(\CPU/n45895 ), .A1(\CPU/n45583 ), .D0(\CPU/n43759 ), 
    .C0(\CPU/n271_adj_352 ), .B0(\CPU/n46848 ), .A0(\CPU/n45908 ), 
    .F0(\CPU/n4_adj_393 ), .F1(\CPU/n43759 ));
  CPU_SLICE_971 \CPU/SLICE_971 ( .C1(\CPU/n795 ), .B1(\CPU/n2204 ), 
    .A1(\CPU/n45757 ), .C0(\CPU/n43564 ), .B0(\CPU/n760 ), .A0(\CPU/n2060 ), 
    .F0(\CPU/n795 ), .F1(\CPU/n2220 ));
  CPU_SLICE_972 \CPU/SLICE_972 ( .D1(\CPU/n46870 ), .C1(\CPU/n43564 ), 
    .B1(\CPU/n43668 ), .A1(\CPU/n43655 ), .D0(\CPU/n827 ), .C0(\CPU/n43581 ), 
    .B0(\CPU/n46041 ), .A0(\CPU/n46090 ), .F0(\CPU/n8965 ), .F1(\CPU/n43581 ));
  CPU_SLICE_973 \CPU/SLICE_973 ( .D1(\CPU/n237_adj_412 ), 
    .C1(\CPU/n37_adj_318 ), .B1(\CPU/n45905 ), .A1(\CPU/n22855 ), 
    .D0(\CPU/n45910 ), .C0(\CPU/n45899 ), .B0(\CPU/n46848 ), .A0(\CPU/n45908 ), 
    .F0(\CPU/n45583 ), .F1(\CPU/n45899 ));
  CPU_SLICE_974 \CPU/SLICE_974 ( .D1(\CPU/n549 ), .C1(\CPU/n89_adj_320 ), 
    .B1(\CPU/n45840 ), .A1(\CPU/n45881 ), .D0(\CPU/n4_adj_389 ), 
    .C0(\CPU/n4212 ), .B0(\CPU/n45886 ), .A0(\CPU/n546 ), .F0(\CPU/n45840 ), 
    .F1(\CPU/n1408 ));
  CPU_SLICE_975 \CPU/SLICE_975 ( .D1(\CPU/n45900 ), .C1(\CPU/n45_adj_356 ), 
    .B1(\CPU/n46111 ), .A1(\CPU/n46051 ), .D0(\CPU/n4383 ), .C0(\CPU/n38297 ), 
    .B0(\CPU/n45884 ), .A0(\CPU/n4384 ), .F0(\CPU/n45818 ), .F1(\CPU/n45884 ));
  CPU_SLICE_976 \CPU/SLICE_976 ( .D1(\CPU/n45_adj_356 ), .C1(\CPU/n46124 ), 
    .B1(\CPU/n46196 ), .A1(\CPU/n45904 ), .D0(\CPU/n46145 ), .C0(\CPU/n1408 ), 
    .B0(\CPU/n45888 ), .A0(\CPU/n45887 ), .F0(\CPU/n40970 ), .F1(\CPU/n45888 ));
  CPU_SLICE_977 \CPU/SLICE_977 ( .D1(\CPU/n46120 ), .C1(\CPU/n46118 ), 
    .B1(\CPU/n11 ), .A1(\CPU/n46207 ), .D0(\CPU/n46196 ), .C0(\CPU/n46100 ), 
    .B0(\CPU/n37 ), .A0(\CPU/n46098 ), .F0(\CPU/n30789 ), .F1(\CPU/n46100 ));
  CPU_SLICE_978 \CPU/SLICE_978 ( .D1(\CPU/n46136 ), .C1(\CPU/n22585 ), 
    .B1(\CPU/n37 ), .A1(\CPU/n46067 ), .D0(\CPU/n37_adj_301 ), 
    .C0(\CPU/n15_adj_316 ), .B0(\CPU/n46095 ), .A0(\CPU/n46110 ), 
    .F0(\CPU/n46067 ), .F1(\CPU/n46051 ));
  CPU_SLICE_979 \CPU/SLICE_979 ( .D1(\CPU/n46121 ), .C1(\CPU/n46118 ), 
    .B1(\CPU/n11 ), .A1(\CPU/n46207 ), .D0(\CPU/n46136 ), .C0(\CPU/n46090 ), 
    .B0(\CPU/n46095 ), .A0(\CPU/n46110 ), .F0(\CPU/n22924 ), .F1(\CPU/n46095 ));
  CPU_SLICE_980 \CPU/SLICE_980 ( .D1(\CPU/n115 ), .C1(\CPU/n117_adj_308 ), 
    .B1(\CPU/n46264 ), .A1(\CPU/n46266 ), .C0(\CPU/n7 ), .B0(\CPU/n46143 ), 
    .A0(\CPU/n46852 ), .F0(\CPU/n117_adj_308 ), .F1(\CPU/n46050 ));
  CPU_SLICE_981 \CPU/SLICE_981 ( .D1(\CPU/n45914 ), .C1(\CPU/n37 ), 
    .B1(\CPU/n45907 ), .A1(\CPU/n22635 ), .D0(\CPU/n45904 ), .C0(\CPU/n476 ), 
    .B0(\CPU/n46048 ), .A0(\CPU/n46196 ), .F0(\CPU/n43902 ), .F1(\CPU/n45904 ));
  CPU_SLICE_982 \CPU/SLICE_982 ( .D1(\CPU/n45_adj_356 ), .C1(\CPU/n46111 ), 
    .B1(\CPU/n46196 ), .A1(\CPU/n45904 ), .D0(\CPU/n4384 ), .C0(\CPU/n4383 ), 
    .B0(\CPU/n45892 ), .A0(\CPU/n46044 ), .F0(\CPU/n45879 ), .F1(\CPU/n45892 ));
  CPU_SLICE_983 \CPU/SLICE_983 ( .D1(\CPU/n43341 ), .C1(\CPU/n89_adj_320 ), 
    .B1(\CPU/n46880 ), .A1(\CPU/n46882 ), .D0(\CPU/n23030 ), .C0(\CPU/n45828 ), 
    .B0(\CPU/n46124 ), .A0(\CPU/n45896 ), .F0(\CPU/n4_adj_396 ), 
    .F1(\CPU/n46124 ));
  CPU_SLICE_984 \CPU/SLICE_984 ( .D1(\CPU/n45761 ), .C1(\CPU/n45787 ), 
    .B1(\CPU/n45786 ), .A1(\CPU/n45769 ), .D0(\CPU/n7_adj_397 ), 
    .C0(\CPU/n19 ), .B0(\CPU/n46847 ), .A0(\CPU/n43701 ), .F0(\CPU/n761 ), 
    .F1(\CPU/n7_adj_397 ));
  CPU_SLICE_985 \CPU/SLICE_985 ( .D1(\CPU/n45728 ), .C1(\CPU/n45725 ), 
    .B1(\CPU/n45724 ), .A1(\CPU/n45730 ), .C0(\CPU/n44713 ), .B0(\CPU/n45733 ), 
    .A0(\CPU/n23553 ), .F0(\CPU/n45730 ), .F1(\CPU/n43647 ));
  CPU_SLICE_986 \CPU/SLICE_986 ( .D1(\CPU/n45904 ), .C1(\CPU/n45_adj_356 ), 
    .B1(\CPU/n46229 ), .A1(\CPU/n46230 ), .D0(\CPU/n1408 ), .C0(\CPU/n45828 ), 
    .B0(\CPU/n46124 ), .A0(\CPU/n45896 ), .F0(\CPU/n6_adj_399 ), 
    .F1(\CPU/n45896 ));
  CPU_SLICE_987 \CPU/SLICE_987 ( .D1(\CPU/n45781 ), .C1(\CPU/n2298 ), 
    .B1(\CPU/n827 ), .A1(\CPU/n46033 ), .D0(\CPU/n46041 ), .C0(\CPU/n43581 ), 
    .B0(\CPU/n46100 ), .A0(\CPU/n68 ), .F0(\CPU/n46033 ), 
    .F1(\CPU/n8_adj_442 ));
  CPU_SLICE_988 \CPU/SLICE_988 ( .D1(\CPU/n46027 ), .C1(\CPU/n45987 ), 
    .B1(\CPU/n46056 ), .A1(\CPU/n46085 ), .D0(\CPU/n222 ), .C0(\CPU/n46179 ), 
    .B0(\CPU/n46100 ), .A0(\CPU/n68 ), .F0(\CPU/n45987 ), .F1(\CPU/n23515 ));
  CPU_SLICE_989 \CPU/SLICE_989 ( .D1(\CPU/n237_adj_412 ), .C1(\CPU/n45947 ), 
    .B1(\CPU/n43683 ), .A1(\CPU/n46027 ), .D0(\CPU/n45913 ), .C0(\CPU/n45919 ), 
    .B0(\CPU/n45939 ), .A0(\CPU/n23541 ), .F0(\CPU/n45585 ), .F1(\CPU/n45913 ));
  CPU_SLICE_990 \CPU/SLICE_990 ( .D1(\CPU/n1160 ), .C1(\CPU/n45891 ), 
    .B1(\CPU/n45806 ), .A1(\CPU/n1161 ), .D0(\CPU/n6_adj_402 ), 
    .C0(\CPU/n8_adj_401 ), .B0(\CPU/n45896 ), .A0(\CPU/n46051 ), 
    .F0(\CPU/n45800 ), .F1(\CPU/n6_adj_402 ));
  CPU_SLICE_991 \CPU/SLICE_991 ( .D1(\CPU/n45896 ), .C1(\CPU/n46051 ), 
    .B1(\CPU/n46145 ), .A1(\CPU/n46124 ), .D0(\CPU/n46055 ), 
    .C0(\CPU/n4_adj_403 ), .B0(\CPU/n46100 ), .A0(\CPU/n68 ), .F0(\CPU/n4224 ), 
    .F1(\CPU/n4_adj_403 ));
  CPU_SLICE_992 \CPU/SLICE_992 ( .C1(\CPU/n43341 ), .B1(\CPU/n46880 ), 
    .A1(\CPU/n46882 ), .D0(\CPU/n46128 ), .C0(\CPU/n546 ), .B0(\CPU/n45896 ), 
    .A0(\CPU/n46051 ), .F0(\CPU/n45883 ), .F1(\CPU/n46128 ));
  CPU_SLICE_993 \CPU/SLICE_993 ( .D1(\CPU/n89_adj_320 ), .C1(\CPU/n46066 ), 
    .B1(\CPU/n46147 ), .A1(\CPU/n45481 ), .D0(\CPU/n46055 ), 
    .C0(\CPU/n4_adj_403 ), .B0(\CPU/n46100 ), .A0(\CPU/n68 ), 
    .F0(\CPU/n22463 ), .F1(\CPU/n46055 ));
  CPU_SLICE_994 \CPU/SLICE_994 ( .C1(\CPU/n45_adj_356 ), .B1(\CPU/n480 ), 
    .A1(\CPU/n1013 ), .D0(\CPU/n1161 ), .C0(\CPU/n46128 ), .B0(\CPU/n45896 ), 
    .A0(\CPU/n46051 ), .F0(\CPU/n550 ), .F1(\CPU/n1161 ));
  CPU_SLICE_995 \CPU/SLICE_995 ( .C1(\CPU/n45_adj_356 ), .B1(\CPU/n481 ), 
    .A1(\CPU/n1026 ), .D0(\CPU/n1161 ), .C0(\CPU/n45806 ), .B0(\CPU/n45896 ), 
    .A0(\CPU/n46051 ), .F0(\CPU/n1173 ), .F1(\CPU/n45806 ));
  CPU_SLICE_996 \CPU/SLICE_996 ( .D1(\CPU/n46145 ), .C1(\CPU/n89_adj_303 ), 
    .B1(\CPU/n89_adj_320 ), .A1(\CPU/n46128 ), .D0(\CPU/n46115 ), 
    .C0(\CPU/n46137 ), .B0(\CPU/n45896 ), .A0(\CPU/n46051 ), .F0(\CPU/n21753 ), 
    .F1(\CPU/n46115 ));
  CPU_SLICE_997 \CPU/SLICE_997 ( .D1(\CPU/n23553 ), .C1(\CPU/n45768 ), 
    .B1(\CPU/n7_adj_406 ), .A1(\CPU/n44699 ), .D0(\CPU/n23094 ), 
    .C0(\CPU/n6_adj_404 ), .B0(\CPU/n45722 ), .A0(\CPU/n45725 ), 
    .F0(\CPU/n43707 ), .F1(\CPU/n45725 ));
  CPU_SLICE_998 \CPU/SLICE_998 ( .C1(\CPU/n37_adj_318 ), .B1(\CPU/n45909 ), 
    .A1(\CPU/n41358 ), .D0(\CPU/n46848 ), .C0(\CPU/n271_adj_352 ), 
    .B0(\CPU/n45908 ), .A0(\CPU/n45899 ), .F0(\CPU/n6574 ), 
    .F1(\CPU/n271_adj_352 ));
  CPU_SLICE_999 \CPU/SLICE_999 ( .D1(\CPU/n297 ), .C1(\CPU/n45915 ), 
    .B1(\CPU/n46019 ), .A1(\CPU/n46081 ), .D0(\CPU/n22852 ), .C0(\CPU/n45899 ), 
    .B0(\CPU/n45908 ), .A0(\CPU/n45910 ), .F0(\CPU/n6_adj_408 ), 
    .F1(\CPU/n22852 ));
  CPU_SLICE_1000 \CPU/SLICE_1000 ( .D1(\CPU/n46077 ), .C1(\CPU/n45924 ), 
    .B1(\CPU/n46003 ), .A1(\CPU/n15 ), .D0(\CPU/n46110 ), .C0(\CPU/n46136 ), 
    .B0(\CPU/n46118 ), .A0(\CPU/n46102 ), .F0(\CPU/n46077 ), 
    .F1(\CPU/n4_adj_417 ));
  CPU_SLICE_1001 \CPU/SLICE_1001 ( .D1(\CPU/n6_adj_408 ), .C1(\CPU/n46081 ), 
    .B1(\CPU/n46013 ), .A1(\CPU/n46019 ), .D0(\CPU/n46136 ), .C0(\CPU/n23650 ), 
    .B0(\CPU/n46118 ), .A0(\CPU/n46102 ), .F0(\CPU/n46081 ), .F1(\CPU/n45882 ));
  CPU_SLICE_1002 \CPU/SLICE_1002 ( .D1(\CPU/n1421 ), .C1(\CPU/n45799 ), 
    .B1(\CPU/n1408 ), .A1(\CPU/n45888 ), .C0(\CPU/n89_adj_320 ), 
    .B0(\CPU/n550 ), .A0(\CPU/n1286 ), .F0(\CPU/n1421 ), .F1(\CPU/n23030 ));
  CPU_SLICE_1003 \CPU/SLICE_1003 ( .D1(\CPU/n45827 ), .C1(\CPU/n89_adj_320 ), 
    .B1(\CPU/n551 ), .A1(\CPU/n1299 ), .D0(\CPU/n46124 ), .C0(\CPU/n1408 ), 
    .B0(\CPU/n45_adj_356 ), .A0(\CPU/n45900 ), .F0(\CPU/n45827 ), 
    .F1(\CPU/n1434 ));
  CPU_SLICE_1004 \CPU/SLICE_1004 ( .D1(\CPU/n45841 ), .C1(\CPU/n37 ), 
    .B1(\CPU/n43714 ), .A1(\CPU/n867 ), .D0(\CPU/n46090 ), .C0(\CPU/n46196 ), 
    .B0(\CPU/n467 ), .A0(\CPU/n46086 ), .F0(\CPU/n480 ), .F1(\CPU/n467 ));
  CPU_SLICE_1005 \CPU/SLICE_1005 ( .D1(\CPU/n46207 ), .C1(\CPU/n11 ), 
    .B1(\CPU/n7 ), .A1(\CPU/n46870 ), .D0(\CPU/n46123 ), .C0(\CPU/n46097 ), 
    .B0(\CPU/n46106 ), .A0(\CPU/n68 ), .F0(\CPU/n46071 ), .F1(\CPU/n46106 ));
  CPU_SLICE_1006 \CPU/SLICE_1006 ( .D1(\CPU/n46196 ), .C1(\CPU/n37 ), 
    .B1(\CPU/n45914 ), .A1(\CPU/n45906 ), .D0(\CPU/n6_adj_402 ), 
    .C0(\CPU/n46051 ), .B0(\CPU/n45_adj_356 ), .A0(\CPU/n45900 ), 
    .F0(\CPU/n6_adj_410 ), .F1(\CPU/n45900 ));
  CPU_SLICE_1007 \CPU/SLICE_1007 ( .D1(\CPU/n46085 ), .C1(\CPU/n23063 ), 
    .B1(\CPU/n46064 ), .A1(\CPU/n46179 ), .D0(\CPU/n46109 ), .C0(\CPU/n46097 ), 
    .B0(\CPU/n46106 ), .A0(\CPU/n68 ), .F0(\CPU/n23063 ), .F1(\CPU/n46036 ));
  CPU_SLICE_1008 \CPU/SLICE_1008 ( .D1(\CPU/n45830 ), .C1(\CPU/n45799 ), 
    .B1(\CPU/n45827 ), .A1(\CPU/n1421 ), .D0(\CPU/n46124 ), .C0(\CPU/n1408 ), 
    .B0(\CPU/n45_adj_356 ), .A0(\CPU/n45900 ), .F0(\CPU/n45830 ), 
    .F1(\CPU/n23659 ));
  CPU_SLICE_1009 \CPU/SLICE_1009 ( .D1(\CPU/n45 ), .C1(\CPU/n834 ), 
    .B1(\CPU/n46157 ), .A1(\CPU/n40779 ), .D0(\CPU/n2373 ), 
    .C0(\CPU/n6_adj_411 ), .B0(\CPU/n2372 ), .A0(\CPU/n2374 ), 
    .F0(\CPU/n40779 ), .F1(\CPU/n904 ));
  CPU_SLICE_1010 \CPU/SLICE_1010 ( .D1(\CPU/n45945 ), .C1(\CPU/n45975 ), 
    .B1(\CPU/n29_adj_353 ), .A1(\CPU/n45946 ), .C0(\CPU/n46179 ), 
    .B0(\CPU/n224_adj_387 ), .A0(\CPU/n46064 ), .F0(\CPU/n237_adj_412 ), 
    .F1(\CPU/n224_adj_387 ));
  CPU_SLICE_1011 \CPU/SLICE_1011 ( .D1(\CPU/n45889 ), .C1(\CPU/n45885 ), 
    .B1(\CPU/n89_adj_303 ), .A1(\CPU/n45829 ), .D0(\CPU/n46051 ), 
    .C0(\CPU/n46115 ), .B0(\CPU/n45_adj_356 ), .A0(\CPU/n45900 ), 
    .F0(\CPU/n45885 ), .F1(\CPU/n22896 ));
  CPU_SLICE_1012 \CPU/SLICE_1012 ( .D1(\CPU/n89_adj_320 ), .C1(\CPU/n46145 ), 
    .B1(\CPU/n43341 ), .A1(\CPU/n46870 ), .D0(\CPU/n46051 ), .C0(\CPU/n46122 ), 
    .B0(\CPU/n45_adj_356 ), .A0(\CPU/n45900 ), .F0(\CPU/n23019 ), 
    .F1(\CPU/n46122 ));
  CPU_SLICE_1013 \CPU/SLICE_1013 ( .D1(\CPU/n46207 ), .C1(\CPU/n11 ), 
    .B1(\CPU/n7 ), .A1(\CPU/n46132 ), .D0(\CPU/n68 ), .C0(\CPU/n46106 ), 
    .B0(\CPU/n46102 ), .A0(\CPU/n46136 ), .F0(\CPU/n46092 ), .F1(\CPU/n46102 ));
  CPU_SLICE_1014 \CPU/SLICE_1014 ( .D1(\CPU/n37_adj_301 ), .C1(\CPU/n23650 ), 
    .B1(\CPU/n15 ), .A1(\CPU/n46114 ), .D0(\CPU/n37 ), .C0(\CPU/n46100 ), 
    .B0(\CPU/n46103 ), .A0(\CPU/n15_adj_316 ), .F0(\CPU/n30783 ), 
    .F1(\CPU/n46103 ));
  CPU_SLICE_1015 \CPU/SLICE_1015 ( .D1(\CPU/n71 ), .C1(\CPU/n70 ), 
    .B1(akku_o_c_0), .A1(\CPU/oprand_0 ), .C0(\CPU/n124 ), .B0(\CPU/n7 ), 
    .A0(\CPU/n46112 ), .F0(\CPU/n116 ), .F1(\CPU/n124 ));
  CPU_SLICE_1016 \CPU/SLICE_1016 ( .C1(\CPU/n46179 ), .B1(\CPU/n225 ), 
    .A1(\CPU/n222 ), .D0(\CPU/n40830 ), .C0(\CPU/n237_adj_412 ), 
    .B0(\CPU/n45909 ), .A0(\CPU/n45903 ), .F0(\CPU/n6_adj_414 ), 
    .F1(\CPU/n45909 ));
  CPU_SLICE_1017 \CPU/SLICE_1017 ( .D1(\CPU/n45635 ), .C1(\CPU/n45632 ), 
    .B1(\CPU/n45788 ), .A1(\CPU/n46847 ), .D0(\CPU/n1951 ), .C0(\CPU/n45759 ), 
    .B0(\CPU/n45764 ), .A0(\CPU/n6_adj_398 ), .F0(\CPU/n45632 ), 
    .F1(\CPU/n45636 ));
  CPU_SLICE_1018 \CPU/SLICE_1018 ( .D1(\CPU/n45794 ), .C1(\CPU/n23779 ), 
    .B1(\CPU/n45823 ), .A1(\CPU/n45889 ), .D0(\CPU/n45_adj_356 ), 
    .C0(\CPU/n46115 ), .B0(\CPU/n46196 ), .A0(\CPU/n45904 ), .F0(\CPU/n45889 ), 
    .F1(\CPU/n6_adj_491 ));
  CPU_SLICE_1019 \CPU/SLICE_1019 ( .C1(\CPU/n45928 ), .B1(\CPU/n23515 ), 
    .A1(\CPU/n5_adj_415 ), .D0(\CPU/n23541 ), .C0(\CPU/n45913 ), 
    .B0(\CPU/n41244 ), .A0(\CPU/n45919 ), .F0(\CPU/n5_adj_415 ), 
    .F1(\CPU/n45905 ));
  CPU_SLICE_1020 \CPU/SLICE_1020 ( .C1(\CPU/n37_adj_318 ), .B1(\CPU/n45902 ), 
    .A1(\CPU/n40960 ), .C0(\CPU/n46179 ), .B0(\CPU/n226 ), 
    .A0(\CPU/n223_adj_391 ), .F0(\CPU/n45902 ), .F1(\CPU/n272_adj_445 ));
  CPU_SLICE_1021 \CPU/SLICE_1021 ( .C1(\CPU/n46042 ), .B1(\CPU/n46009 ), 
    .A1(\CPU/n46031 ), .D0(\CPU/n46078 ), .C0(\CPU/n11 ), 
    .B0(\CPU/n130_adj_360 ), .A0(\CPU/n46069 ), .F0(\CPU/n46042 ), 
    .F1(\CPU/n45990 ));
  CPU_SLICE_1022 \CPU/SLICE_1022 ( .D1(\CPU/n45585 ), .C1(\CPU/n45976 ), 
    .B1(\CPU/n7_adj_421 ), .A1(\CPU/n43683 ), .D0(\CPU/n22867 ), 
    .C0(\CPU/n6_adj_414 ), .B0(\CPU/n45905 ), .A0(\CPU/n22855 ), 
    .F0(\CPU/n7_adj_421 ), .F1(\CPU/n41358 ));
  CPU_SLICE_1023 \CPU/SLICE_1023 ( .D1(\CPU/n41286 ), .C1(\CPU/n37_adj_301 ), 
    .B1(\CPU/n370 ), .A1(\CPU/n45819 ), .B0(\CPU/n43750 ), .A0(\CPU/n43695 ), 
    .F0(\CPU/n41286 ), .F1(\CPU/n30785 ));
  CPU_SLICE_1024 \CPU/SLICE_1024 ( .D1(\CPU/n45792 ), .C1(\CPU/n23779 ), 
    .B1(\CPU/n6_adj_376 ), .A1(\CPU/n45775 ), .B0(\CPU/n6_adj_422 ), 
    .A0(\CPU/n45774 ), .F0(\CPU/n40913 ), .F1(\CPU/n45774 ));
  CPU_SLICE_1025 \CPU/SLICE_1025 ( .D1(\CPU/n45985 ), .C1(\CPU/n22712 ), 
    .B1(\CPU/n46849 ), .A1(\CPU/n46009 ), .D0(\CPU/n45950 ), 
    .C0(\CPU/n254_adj_430 ), .B0(\CPU/n45956 ), .A0(\CPU/n251_adj_429 ), 
    .F0(\CPU/n45351 ), .F1(\CPU/n254_adj_430 ));
  CPU_SLICE_1026 \CPU/SLICE_1026 ( .D1(\CPU/n45790 ), .C1(\CPU/n46137 ), 
    .B1(\CPU/n1688 ), .A1(\CPU/n23779 ), .D0(\CPU/n45788 ), .C0(\CPU/n89 ), 
    .B0(\CPU/n691 ), .A0(\CPU/n1830 ), .F0(\CPU/n45769 ), .F1(\CPU/n691 ));
  CPU_SLICE_1027 \CPU/SLICE_1027 ( .D1(\CPU/n45749 ), .C1(\CPU/n43563 ), 
    .B1(\CPU/n900 ), .A1(\CPU/n2591 ), .C0(\CPU/n23553 ), .B0(\CPU/n45736 ), 
    .A0(\CPU/n45747 ), .F0(\CPU/n45732 ), .F1(\CPU/n45736 ));
  CPU_SLICE_1028 \CPU/SLICE_1028 ( .D1(\CPU/n45947 ), .C1(\CPU/n37_adj_318 ), 
    .B1(\CPU/n43683 ), .A1(\CPU/n46027 ), .D0(\CPU/n45908 ), .C0(\CPU/n45899 ), 
    .B0(\CPU/n46012 ), .A0(\CPU/n45915 ), .F0(\CPU/n45895 ), .F1(\CPU/n45915 ));
  CPU_SLICE_1029 \CPU/SLICE_1029 ( .D1(\CPU/n22673 ), .C1(\CPU/n45926 ), 
    .B1(\CPU/n73_adj_336 ), .A1(\CPU/n45925 ), .D0(\CPU/n253 ), 
    .C0(\CPU/n45916 ), .B0(\CPU/n243_adj_330 ), .A0(\CPU/n222_adj_334 ), 
    .F0(\CPU/n8_adj_434 ), .F1(\CPU/n45916 ));
  CPU_SLICE_1030 \CPU/SLICE_1030 ( .D1(\CPU/n45805 ), .C1(\CPU/n45_adj_356 ), 
    .B1(\CPU/n482 ), .A1(\CPU/n1039 ), .D0(\CPU/n469 ), .C0(\CPU/n46196 ), 
    .B0(\CPU/n15_adj_316 ), .A0(\CPU/n45917 ), .F0(\CPU/n482 ), 
    .F1(\CPU/n45802 ));
  CPU_SLICE_1031 \CPU/SLICE_1031 ( .D1(\CPU/n37_adj_301 ), .C1(\CPU/n45924 ), 
    .B1(\CPU/n46003 ), .A1(\CPU/n15 ), .D0(\CPU/n46059 ), .C0(\CPU/n4333 ), 
    .B0(\CPU/n15_adj_316 ), .A0(\CPU/n45917 ), .F0(\CPU/n4_adj_418 ), 
    .F1(\CPU/n45917 ));
  CPU_SLICE_1032 \CPU/SLICE_1032 ( .D1(\CPU/n45952 ), .C1(\CPU/n45975 ), 
    .B1(\CPU/n45946 ), .A1(\CPU/n45953 ), .D0(\CPU/n45926 ), .C0(\CPU/n246 ), 
    .B0(\CPU/n22673 ), .A0(\CPU/n45922 ), .F0(\CPU/n255 ), .F1(\CPU/n45926 ));
  CPU_SLICE_1033 \CPU/SLICE_1033 ( .D1(\CPU/n191_adj_326 ), .C1(\CPU/n45931 ), 
    .B1(\CPU/n45961 ), .A1(\CPU/n45932 ), .D0(\CPU/n220 ), 
    .C0(\CPU/n241_adj_328 ), .B0(\CPU/n22673 ), .A0(\CPU/n45922 ), 
    .F0(\CPU/n250 ), .F1(\CPU/n220 ));
  CPU_SLICE_1034 \CPU/SLICE_1034 ( .D1(\CPU/n45944 ), .C1(\CPU/n46123 ), 
    .B1(\CPU/n22712 ), .A1(\CPU/n45965 ), .D0(\CPU/n73_adj_336 ), 
    .C0(\CPU/n247 ), .B0(\CPU/n22673 ), .A0(\CPU/n45922 ), .F0(\CPU/n256 ), 
    .F1(\CPU/n73_adj_336 ));
  CPU_SLICE_1035 \CPU/SLICE_1035 ( .D1(\CPU/n45952 ), .C1(\CPU/n45975 ), 
    .B1(\CPU/n45946 ), .A1(\CPU/n45953 ), .D0(\CPU/n45925 ), 
    .C0(\CPU/n245_adj_332 ), .B0(\CPU/n22673 ), .A0(\CPU/n45922 ), 
    .F0(\CPU/n254 ), .F1(\CPU/n45925 ));
  CPU_SLICE_1036 \CPU/SLICE_1036 ( .D1(\CPU/n45945 ), .C1(\CPU/n45954 ), 
    .B1(\CPU/n191_adj_326 ), .A1(\CPU/n45961 ), .D0(\CPU/n221_adj_333 ), 
    .C0(\CPU/n242_adj_327 ), .B0(\CPU/n22673 ), .A0(\CPU/n45922 ), 
    .F0(\CPU/n251 ), .F1(\CPU/n221_adj_333 ));
  CPU_SLICE_1037 \CPU/SLICE_1037 ( .D1(\CPU/n4_adj_440 ), .C1(\CPU/states_2 ), 
    .B1(states_0), .A1(states_1), .D0(\CPU/n14_adj_439 ), .C0(\CPU/n13 ), 
    .B0(\CPU/n3622 ), .A0(\CPU/n15_adj_438 ), .F0(\CPU/n4_adj_440 ), 
    .F1(\CPU/n3611 ));
  CPU_SLICE_1038 \CPU/SLICE_1038 ( .C1(\CPU/n68 ), .B1(\CPU/n46880 ), 
    .A1(\CPU/oprand_0 ), .D0(\CPU/n46136 ), .C0(\CPU/n46207 ), .B0(\CPU/n7 ), 
    .A0(\CPU/n46132 ), .F0(\CPU/n46107 ), .F1(\CPU/n46132 ));
  CPU_SLICE_1039 \CPU/SLICE_1039 ( .D1(\CPU/n45 ), .C1(\CPU/n46157 ), 
    .B1(\CPU/n45783 ), .A1(\CPU/n46138 ), .D0(\CPU/n43991 ), .C0(\CPU/n23081 ), 
    .B0(\CPU/n45778 ), .A0(\CPU/n46130 ), .F0(\CPU/n2662 ), .F1(\CPU/n45778 ));
  CPU_SLICE_1040 \CPU/SLICE_1040 ( .D1(\CPU/n41371 ), .C1(\CPU/n45841 ), 
    .B1(\CPU/n435 ), .A1(\CPU/n45817 ), .D0(\CPU/n7658 ), .C0(\CPU/n21624 ), 
    .B0(\CPU/n45834 ), .A0(\CPU/n41108 ), .F0(\CPU/n43762 ), .F1(\CPU/n7658 ));
  CPU_SLICE_1041 \CPU/SLICE_1041 ( .D1(akku_o_c_4), .C1(\CPU/n46873 ), 
    .B1(\CPU/n46388 ), .A1(\CPU/n45691 ), .D0(akku_o_c_2), .C0(\CPU/n46882 ), 
    .B0(\CPU/n46266 ), .A0(\CPU/n46261 ), .F0(\CPU/n45691 ), .F1(\CPU/n45721 ));
  CPU_SLICE_1042 \CPU/SLICE_1042 ( .D1(\CPU/n45828 ), .C1(\CPU/n6_adj_441 ), 
    .B1(\CPU/n45888 ), .A1(\CPU/n1408 ), .D0(\CPU/n23030 ), .C0(\CPU/n587 ), 
    .B0(\CPU/n45796 ), .A0(\CPU/n1434 ), .F0(\CPU/n6_adj_441 ), 
    .F1(\CPU/n4_adj_489 ));
  CPU_SLICE_1043 \CPU/SLICE_1043 ( .D1(\CPU/n43 ), .C1(\CPU/n78 ), 
    .B1(\CPU/n46878 ), .A1(\CPU/n46156 ), .D0(\CPU/n46179 ), 
    .C0(\CPU/n29_adj_353 ), .B0(\CPU/n46127 ), .A0(\CPU/n46870 ), 
    .F0(\CPU/n46109 ), .F1(\CPU/n46127 ));
  CPU_SLICE_1044 \CPU/SLICE_1044 ( .D1(\CPU/n45960 ), .C1(\CPU/n45975 ), 
    .B1(\CPU/n45953 ), .A1(\CPU/n46001 ), .D0(\CPU/n46849 ), .C0(\CPU/n45985 ), 
    .B0(\CPU/n46127 ), .A0(\CPU/n46870 ), .F0(\CPU/n45975 ), .F1(\CPU/n12 ));
  CPU_SLICE_1045 \CPU/SLICE_1045 ( .C1(\CPU/n12_adj_508 ), 
    .B1(\CPU/n191_adj_335 ), .A1(\CPU/n45997 ), .D0(\CPU/n46849 ), 
    .C0(\CPU/n45985 ), .B0(\CPU/n46127 ), .A0(\CPU/n46870 ), 
    .F0(\CPU/n8_adj_331 ), .F1(\CPU/n46849 ));
  CPU_SLICE_1046 \CPU/SLICE_1046 ( .D1(\CPU/n435 ), .C1(\CPU/n436 ), 
    .B1(\CPU/n43762 ), .A1(\CPU/n43714 ), .C0(\CPU/n15_adj_316 ), 
    .B0(\CPU/n45816 ), .A0(\CPU/n820 ), .F0(\CPU/n436 ), .F1(\CPU/n45808 ));
  CPU_SLICE_1047 \CPU/SLICE_1047 ( .D1(\CPU/n45948 ), .C1(\CPU/n11 ), 
    .B1(\CPU/n45974 ), .A1(\CPU/n45951 ), .D0(\CPU/n107 ), .C0(\CPU/n46123 ), 
    .B0(\CPU/n43353 ), .A0(\CPU/n45937 ), .F0(\CPU/n107_adj_346 ), 
    .F1(\CPU/n45937 ));
  CPU_SLICE_1048 \CPU/SLICE_1048 ( .D1(\CPU/n868 ), .C1(\CPU/n23079 ), 
    .B1(\CPU/n2494 ), .A1(\CPU/n45734 ), .B0(\CPU/n7_adj_339 ), 
    .A0(\CPU/n43673 ), .F0(\CPU/n45734 ), .F1(\CPU/n21805 ));
  CPU_SLICE_1049 \CPU/SLICE_1049 ( .D1(\CPU/n45 ), .C1(\CPU/n827 ), 
    .B1(\CPU/n43349 ), .A1(\CPU/n46177 ), .D0(\CPU/n46130 ), .C0(\CPU/n23081 ), 
    .B0(\CPU/n46157 ), .A0(\CPU/n45779 ), .F0(\CPU/n22567 ), .F1(\CPU/n46130 ));
  CPU_SLICE_1050 \CPU/SLICE_1050 ( .C1(\CPU/n89_adj_320 ), .B1(\CPU/n551 ), 
    .A1(\CPU/n1299 ), .D0(\CPU/n45804 ), .C0(\CPU/n45806 ), .B0(\CPU/n43341 ), 
    .A0(\CPU/n46870 ), .F0(\CPU/n551 ), .F1(\CPU/n45799 ));
  CPU_SLICE_1051 \CPU/SLICE_1051 ( .C1(\CPU/n89_adj_320 ), .B1(\CPU/n552 ), 
    .A1(\CPU/n1312 ), .D0(\CPU/n1434 ), .C0(\CPU/n587 ), .B0(\CPU/n45828 ), 
    .A0(\CPU/n45888 ), .F0(\CPU/n45795 ), .F1(\CPU/n587 ));
  CPU_SLICE_1052 \CPU/SLICE_1052 ( .D1(\CPU/n46005 ), .C1(\CPU/n45992 ), 
    .B1(\CPU/n45996 ), .A1(\CPU/n46007 ), .D0(\CPU/n45951 ), 
    .C0(\CPU/n243_adj_448 ), .B0(\CPU/n250_adj_456 ), .A0(\CPU/n45989 ), 
    .F0(\CPU/n8_adj_455 ), .F1(\CPU/n45989 ));
  CPU_SLICE_1053 \CPU/SLICE_1053 ( .D1(\CPU/n75 ), .C1(\CPU/n74 ), 
    .B1(akku_o_c_0), .A1(\CPU/oprand_0 ), .C0(\CPU/n7 ), .B0(\CPU/n248 ), 
    .A0(\CPU/n110_adj_309 ), .F0(\CPU/n120 ), .F1(\CPU/n248 ));
  CPU_SLICE_1054 \CPU/SLICE_1054 ( .D1(\CPU/n213 ), .C1(\CPU/n234 ), 
    .B1(\CPU/n22716 ), .A1(\CPU/n46004 ), .D0(\CPU/n244 ), .C0(\CPU/n30876 ), 
    .B0(\CPU/n12_adj_457 ), .A0(\CPU/n243 ), .F0(\CPU/n110_adj_309 ), 
    .F1(\CPU/n243 ));
  CPU_SLICE_1055 \CPU/SLICE_1055 ( .D1(\CPU/n22716 ), .C1(\CPU/n237 ), 
    .B1(\CPU/n46021 ), .A1(\CPU/n217 ), .D0(\CPU/n241 ), .C0(\CPU/n245 ), 
    .B0(\CPU/n242_adj_459 ), .A0(\CPU/n246_adj_458 ), .F0(\CPU/n12_adj_457 ), 
    .F1(\CPU/n246_adj_458 ));
  CPU_SLICE_1056 \CPU/SLICE_1056 ( .D1(\CPU/n45955 ), .C1(\CPU/n45966 ), 
    .B1(\CPU/n221_adj_435 ), .A1(\CPU/n45972 ), .D0(\CPU/n6_adj_462 ), 
    .C0(\CPU/n254_adj_430 ), .B0(\CPU/n251_adj_429 ), .A0(\CPU/n250_adj_461 ), 
    .F0(\CPU/n43353 ), .F1(\CPU/n251_adj_429 ));
  CPU_SLICE_1057 \CPU/SLICE_1057 ( .D1(\CPU/n31_adj_319 ), .C1(\CPU/n45480 ), 
    .B1(\CPU/n46878 ), .A1(akku_o_c_1), .D0(\CPU/n827 ), .C0(\CPU/n43563 ), 
    .B0(\CPU/n45 ), .A0(\CPU/n46157 ), .F0(\CPU/n46018 ), .F1(\CPU/n43563 ));
  CPU_SLICE_1058 \CPU/SLICE_1058 ( .C1(\CPU/n45_adj_356 ), .B1(\CPU/n482 ), 
    .A1(\CPU/n1039 ), .D0(\CPU/n45803 ), .C0(\CPU/n46128 ), .B0(\CPU/n45800 ), 
    .A0(\CPU/n45804 ), .F0(\CPU/n552 ), .F1(\CPU/n45803 ));
  CPU_SLICE_1059 \CPU/SLICE_1059 ( .D1(\CPU/n758 ), .C1(\CPU/n43564 ), 
    .B1(\CPU/n46146 ), .A1(\CPU/n46870 ), .D0(\CPU/n45781 ), .C0(\CPU/n827 ), 
    .B0(\CPU/n45 ), .A0(\CPU/n46157 ), .F0(\CPU/n45776 ), .F1(\CPU/n45781 ));
  CPU_SLICE_1060 \CPU/SLICE_1060 ( .D1(\CPU/n7_adj_468 ), .C1(\CPU/n7458 ), 
    .B1(\CPU/n40801 ), .A1(\CPU/n22998 ), .D0(\CPU/n43678 ), .C0(\CPU/n45802 ), 
    .B0(\CPU/n45804 ), .A0(\CPU/n1173 ), .F0(\CPU/n4_adj_467 ), 
    .F1(\CPU/n43678 ));
  CPU_SLICE_1061 \CPU/SLICE_1061 ( .D1(\CPU/n46145 ), .C1(\CPU/n89_adj_303 ), 
    .B1(\CPU/n588 ), .A1(\CPU/n1583 ), .C0(\CPU/n89_adj_320 ), .B0(\CPU/n553 ), 
    .A0(\CPU/n1325 ), .F0(\CPU/n588 ), .F1(\CPU/n658 ));
  CPU_SLICE_1062 \CPU/SLICE_1062 ( .C1(\CPU/n45_adj_356 ), .B1(\CPU/n483 ), 
    .A1(\CPU/n1052 ), .D0(\CPU/n4_adj_467 ), .C0(\CPU/n46128 ), 
    .B0(\CPU/n518 ), .A0(\CPU/n45800 ), .F0(\CPU/n553 ), .F1(\CPU/n518 ));
  CPU_SLICE_1063 \CPU/SLICE_1063 ( .C1(\CPU/n89_adj_303 ), .B1(\CPU/n622 ), 
    .A1(\CPU/n1570 ), .D0(\CPU/n45774 ), .C0(\CPU/n657 ), .B0(\CPU/n46870 ), 
    .A0(\CPU/n46144 ), .F0(\CPU/n692 ), .F1(\CPU/n657 ));
  CPU_SLICE_1064 \CPU/SLICE_1064 ( .D1(\CPU/n45804 ), .C1(\CPU/n45803 ), 
    .B1(\CPU/n45891 ), .A1(\CPU/n45806 ), .D0(\CPU/n518 ), .C0(\CPU/n22887 ), 
    .B0(\CPU/n45801 ), .A0(\CPU/n45797 ), .F0(\CPU/n7458 ), .F1(\CPU/n45801 ));
  CPU_SLICE_1065 \CPU/SLICE_1065 ( .D1(\CPU/n41285 ), .C1(\CPU/n45841 ), 
    .B1(\CPU/n435 ), .A1(\CPU/n45817 ), .D0(\CPU/n6_adj_470 ), 
    .C0(\CPU/n43738 ), .B0(\CPU/n43741 ), .A0(\CPU/n41371 ), .F0(\CPU/n911 ), 
    .F1(\CPU/n6_adj_470 ));
  CPU_SLICE_1066 \CPU/SLICE_1066 ( .B1(\CPU/n43668 ), .A1(\CPU/n43655 ), 
    .D0(\CPU/n2204 ), .C0(\CPU/n795 ), .B0(\CPU/n46146 ), .A0(\CPU/n46870 ), 
    .F0(\CPU/n830 ), .F1(\CPU/n46146 ));
  CPU_SLICE_1067 \CPU/SLICE_1067 ( .D1(\CPU/n820 ), .C1(\CPU/n41286 ), 
    .B1(\CPU/n404 ), .A1(\CPU/n45816 ), .D0(\CPU/n30785 ), .C0(\CPU/n40708 ), 
    .B0(\CPU/n41143 ), .A0(\CPU/n779 ), .F0(\CPU/n7_adj_471 ), 
    .F1(\CPU/n40708 ));
  CPU_SLICE_1068 \CPU/SLICE_1068 ( .B1(\CPU/n43564 ), .A1(\CPU/n758 ), 
    .D0(\CPU/n827 ), .C0(\CPU/n2298 ), .B0(\CPU/n45783 ), .A0(\CPU/n46138 ), 
    .F0(\CPU/n4448 ), .F1(\CPU/n45783 ));
  CPU_SLICE_1069 \CPU/SLICE_1069 ( .D1(\CPU/n22716 ), .C1(\CPU/n7 ), 
    .B1(\CPU/n46021 ), .A1(\CPU/n217 ), .C0(\CPU/n46057 ), .B0(\CPU/n22715 ), 
    .A0(\CPU/n46155 ), .F0(\CPU/n46021 ), .F1(\CPU/n119 ));
  CPU_SLICE_1070 \CPU/SLICE_1070 ( .D1(\CPU/n1688 ), .C1(\CPU/n89_adj_303 ), 
    .B1(\CPU/n621 ), .A1(\CPU/n1557 ), .D0(\CPU/n45831 ), .C0(\CPU/n45799 ), 
    .B0(\CPU/n46147 ), .A0(\CPU/n45481 ), .F0(\CPU/n621 ), .F1(\CPU/n45784 ));
  SLICE_1071 SLICE_1071( .D1(\CPU/n45984 ), .C1(\CPU/n12_adj_508 ), 
    .B1(\CPU/n191_adj_335 ), .A1(\CPU/n45997 ), .D0(\CPU/n220_adj_405 ), 
    .C0(\CPU/n45966 ), .B0(\CPU/n45949 ), .A0(\CPU/n221_adj_435 ), .M1(data_7), 
    .M0(data_6), .CLK(\RAM/mem_60__7__N_288 ), .F0(\CPU/n250_adj_461 ), 
    .Q0(\RAM/mem_60_6 ), .F1(\CPU/n220_adj_405 ), .Q1(\RAM/mem_60_7 ));
  CPU_SLICE_1072 \CPU/SLICE_1072 ( .D1(\CPU/n46258 ), .C1(akku_o_c_0), 
    .B1(akku_o_c_1), .A1(akku_o_c_2), .D0(\CPU/n117_adj_305 ), .C0(\CPU/n5 ), 
    .B0(\CPU/n46164 ), .A0(\CPU/n118_adj_307 ), .F0(\CPU/n122_adj_375 ), 
    .F1(\CPU/n46164 ));
  CPU_SLICE_1073 \CPU/SLICE_1073 ( .D1(\CPU/n160 ), .C1(\CPU/n45978 ), 
    .B1(\CPU/n45975 ), .A1(\CPU/n46001 ), .D0(\CPU/n45938 ), 
    .C0(\CPU/n191_adj_326 ), .B0(\CPU/n45954 ), .A0(\CPU/n45953 ), 
    .F0(\CPU/n45927 ), .F1(\CPU/n45938 ));
  CPU_SLICE_1074 \CPU/SLICE_1074 ( .C1(\CPU/n89 ), .B1(\CPU/n693 ), 
    .A1(\CPU/n1856 ), .D0(\CPU/n19 ), .C0(\CPU/n43564 ), .B0(\CPU/n728 ), 
    .A0(\CPU/n2099 ), .F0(\CPU/n798 ), .F1(\CPU/n728 ));
  CPU_SLICE_1075 \CPU/SLICE_1075 ( .D1(\CPU/n46186 ), .C1(\CPU/n114 ), 
    .B1(\CPU/n107_adj_503 ), .A1(\CPU/n106_adj_504 ), .D0(\CPU/oprand_2 ), 
    .C0(\CPU/oprand_1 ), .B0(\CPU/oprand_4 ), .A0(\CPU/n46875 ), 
    .F0(\CPU/n114 ), .F1(\CPU/n15_adj_505 ));
  CPU_SLICE_1076 \CPU/SLICE_1076 ( .D1(\CPU/n40766 ), .C1(\CPU/n6_adj_485 ), 
    .B1(\CPU/n43670 ), .A1(\CPU/n23806 ), .D0(\CPU/n45750 ), .C0(\CPU/n797 ), 
    .B0(\CPU/n45741 ), .A0(\CPU/n21777 ), .F0(\CPU/n6_adj_485 ), 
    .F1(\CPU/n43709 ));
  CPU_SLICE_1077 \CPU/SLICE_1077 ( .B1(\CPU/n43670 ), .A1(\CPU/n23806 ), 
    .D0(\CPU/n45750 ), .C0(\CPU/n797 ), .B0(\CPU/n798 ), .A0(\CPU/n45741 ), 
    .F0(\CPU/n21776 ), .F1(\CPU/n45741 ));
  CPU_SLICE_1078 \CPU/SLICE_1078 ( .C1(\CPU/oprand_4 ), .B1(\CPU/n46875 ), 
    .A1(\CPU/oprand_2 ), .D0(\CPU/oprand_1 ), .C0(\CPU/oprand_0 ), 
    .B0(\CPU/n9_adj_487 ), .A0(\CPU/n46183 ), .F0(\CPU/n41356 ), 
    .F1(\CPU/n9_adj_487 ));
  CPU_SLICE_1079 \CPU/SLICE_1079 ( .D1(\CPU/oprand_1 ), .C1(\CPU/oprand_4 ), 
    .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_2 ), .D0(\CPU/n46170 ), 
    .C0(\CPU/n46204 ), .B0(\CPU/oprand_0 ), .A0(\CPU/n46188 ), 
    .F0(\CPU/n12889 ), .F1(\CPU/n46170 ));
  CPU_SLICE_1080 \CPU/SLICE_1080 ( .D1(\CPU/n23779 ), .C1(\CPU/n45790 ), 
    .B1(\CPU/n45794 ), .A1(\CPU/n1688 ), .D0(\CPU/n45491 ), 
    .C0(\CPU/n4_adj_488 ), .B0(\CPU/n45774 ), .A0(\CPU/n45780 ), 
    .F0(\CPU/n44729 ), .F1(\CPU/n4_adj_488 ));
  CPU_SLICE_1081 \CPU/SLICE_1081 ( .D1(\CPU/n8_adj_490 ), .C1(\CPU/n45828 ), 
    .B1(\CPU/n45888 ), .A1(\CPU/n1408 ), .D0(\CPU/n4_adj_489 ), 
    .C0(\CPU/n46145 ), .B0(\CPU/n587 ), .A0(\CPU/n43681 ), .F0(\CPU/n622 ), 
    .F1(\CPU/n43681 ));
  SLICE_1082 SLICE_1082( .D1(\CPU/n191 ), .C1(\CPU/n45992 ), .B1(\CPU/n45988 ), 
    .A1(\CPU/n46005 ), .D0(\CPU/n221 ), .C0(\CPU/n242 ), .B0(\CPU/n45957 ), 
    .A0(\CPU/n45958 ), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_58__7__N_282 ), 
    .F0(\CPU/n251_adj_454 ), .Q0(\RAM/mem_58_6 ), .F1(\CPU/n221 ), 
    .Q1(\RAM/mem_58_7 ));
  CPU_SLICE_1083 \CPU/SLICE_1083 ( .D1(\CPU/n45828 ), .C1(\CPU/n6_adj_441 ), 
    .B1(\CPU/n45888 ), .A1(\CPU/n1408 ), .D0(\CPU/n45548 ), 
    .C0(\CPU/n4_adj_396 ), .B0(\CPU/n45831 ), .A0(\CPU/n45795 ), 
    .F0(\CPU/n8_adj_490 ), .F1(\CPU/n45831 ));
  CPU_SLICE_1084 \CPU/SLICE_1084 ( .D1(\CPU/n46009 ), .C1(\CPU/n46849 ), 
    .B1(\CPU/n46010 ), .A1(\CPU/n46042 ), .D0(\CPU/n45972 ), .C0(\CPU/n45966 ), 
    .B0(\CPU/n45962 ), .A0(\CPU/n45973 ), .F0(\CPU/n45956 ), .F1(\CPU/n45973 ));
  CPU_SLICE_1085 \CPU/SLICE_1085 ( .C1(\CPU/n45985 ), .B1(\CPU/n46849 ), 
    .A1(\CPU/n46009 ), .D0(\CPU/n45972 ), .C0(\CPU/n45966 ), .B0(\CPU/n45962 ), 
    .A0(\CPU/n45973 ), .F0(\CPU/n6_adj_462 ), .F1(\CPU/n45962 ));
  CPU_SLICE_1086 \CPU/SLICE_1086 ( .D1(\CPU/n46005 ), .C1(\CPU/n45992 ), 
    .B1(\CPU/n45996 ), .A1(\CPU/n46007 ), .D0(\CPU/n45958 ), .C0(\CPU/n45964 ), 
    .B0(\CPU/n221 ), .A0(\CPU/n45970 ), .F0(\CPU/n45951 ), .F1(\CPU/n45970 ));
  CPU_SLICE_1087 \CPU/SLICE_1087 ( .C1(\CPU/oprand_2 ), .B1(\CPU/n46873 ), 
    .A1(\CPU/oprand_3 ), .C0(\CPU/n4_adj_497 ), .B0(\CPU/n23565 ), 
    .A0(\CPU/n87 ), .F0(\CPU/n46171 ), .F1(\CPU/n4_adj_497 ));
  CPU_SLICE_1088 \CPU/SLICE_1088 ( .B1(\CPU/n43714 ), .A1(\CPU/n867 ), 
    .D0(\CPU/n41285 ), .C0(\CPU/n41371 ), .B0(\CPU/n45815 ), .A0(\CPU/n45817 ), 
    .F0(\CPU/n21624 ), .F1(\CPU/n45817 ));
  CPU_SLICE_1089 \CPU/SLICE_1089 ( .D1(\CPU/oprand_4 ), .C1(\CPU/oprand_1 ), 
    .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_2 ), .D0(\CPU/n4_adj_500 ), 
    .C0(\CPU/n9_adj_487 ), .B0(\CPU/oprand_0 ), .A0(\CPU/n46342 ), 
    .F0(\CPU/n110 ), .F1(\CPU/n4_adj_500 ));
  CPU_SLICE_1090 \CPU/SLICE_1090 ( .D1(\CPU/n46849 ), .C1(\CPU/n11 ), 
    .B1(\CPU/n46050 ), .A1(\CPU/n169 ), .D0(\CPU/n45973 ), .C0(\CPU/n45972 ), 
    .B0(\CPU/n45985 ), .A0(\CPU/n45971 ), .F0(\CPU/n243_adj_463 ), 
    .F1(\CPU/n45971 ));
  CPU_SLICE_1091 \CPU/SLICE_1091 ( .D1(\CPU/n45771 ), .C1(\CPU/n45749 ), 
    .B1(\CPU/n46130 ), .A1(\CPU/n43563 ), .C0(\CPU/n45747 ), .B0(\CPU/n45736 ), 
    .A0(\CPU/n45745 ), .F0(\CPU/n7_adj_406 ), .F1(\CPU/n45745 ));
  CPU_SLICE_1092 \CPU/SLICE_1092 ( .C1(akku_o_c_2), .B1(akku_o_c_4), 
    .A1(akku_o_c_3), .D0(\CPU/n87_adj_314 ), .C0(\CPU/n86 ), .B0(akku_o_c_1), 
    .A0(\CPU/n46206 ), .M1(data_4), .M0(data_3), .CE(\CPU/clk_c_enable_26 ), 
    .CLK(clk_c), .F0(\CPU/n7_adj_502 ), .Q0(\CPU/oprand_3 ), .F1(\CPU/n46206 ), 
    .Q1(\CPU/oprand_4 ));
  CPU_SLICE_1093 \CPU/SLICE_1093 ( .C1(akku_o_c_4), .B1(akku_o_c_2), 
    .A1(akku_o_c_3), .D0(\CPU/n87_adj_314 ), .C0(\CPU/n86 ), .B0(akku_o_c_1), 
    .A0(\CPU/n46206 ), .F0(\CPU/n107_adj_503 ), .F1(\CPU/n87_adj_314 ));
  CPU_SLICE_1094 \CPU/SLICE_1094 ( .C1(\CPU/n46008 ), .B1(\CPU/n169 ), 
    .A1(\CPU/n46050 ), .D0(\CPU/n116 ), .C0(\CPU/n118 ), .B0(\CPU/n46264 ), 
    .A0(\CPU/n46266 ), .F0(\CPU/n46008 ), .F1(\CPU/n45996 ));
  CPU_SLICE_1095 \CPU/SLICE_1095 ( .B1(akku_o_c_4), .A1(akku_o_c_3), 
    .D0(akku_o_c_2), .C0(\CPU/n46258 ), .B0(\CPU/n46245 ), .A0(\CPU/oprand_2 ), 
    .F0(\CPU/n8_adj_338 ), .F1(\CPU/n46258 ));
  CPU_SLICE_1096 \CPU/SLICE_1096 ( .D1(\CPU/n74 ), .C1(\CPU/n73 ), 
    .B1(\CPU/n46880 ), .A1(\CPU/n46882 ), .D0(\CPU/n248 ), .C0(\CPU/n45991 ), 
    .B0(\CPU/n238 ), .A0(\CPU/n217 ), .F0(\CPU/n30876 ), .F1(\CPU/n217 ));
  CPU_SLICE_1097 \CPU/SLICE_1097 ( .D1(\CPU/n46005 ), .C1(\CPU/n191 ), 
    .B1(\CPU/n45996 ), .A1(\CPU/n46007 ), .D0(\CPU/n190 ), .C0(\CPU/n45969 ), 
    .B0(\CPU/n45992 ), .A0(\CPU/n46008 ), .F0(\CPU/n44030 ), .F1(\CPU/n45969 ));
  CPU_SLICE_1098 \CPU/SLICE_1098 ( .B1(\CPU/n46875 ), .A1(\CPU/n46876 ), 
    .D0(\CPU/oprand_1 ), .C0(\CPU/oprand_0 ), .B0(\CPU/n46256 ), 
    .A0(\CPU/oprand_4 ), .F0(\CPU/n12891 ), .F1(\CPU/n46256 ));
  SLICE_1099 SLICE_1099( .D1(\CPU/n46050 ), .C1(\CPU/n169 ), .B1(\CPU/n46053 ), 
    .A1(\CPU/n46078 ), .D0(\CPU/n46007 ), .C0(\CPU/n45996 ), .B0(\CPU/n45998 ), 
    .A0(\CPU/n45999 ), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_58__7__N_282 ), 
    .F0(\CPU/n45981 ), .Q0(\RAM/mem_58_2 ), .F1(\CPU/n46007 ), 
    .Q1(\RAM/mem_58_3 ));
  SLICE_1100 SLICE_1100( .D1(\RAM/n46232 ), .C1(n46237), .B1(\RAM/n46856 ), 
    .A1(n46211), .C0(address_2), .B0(address_0), .A0(address_1), .F0(n46237), 
    .F1(\RAM/mem_7__7__N_129 ));
  SLICE_1101 SLICE_1101( .D1(\RAM/n46232 ), .C1(n23757), .B1(\RAM/n46856 ), 
    .A1(n46211), .C0(states_0), .B0(\CPU/states_2 ), .A0(states_1), 
    .F0(n46211), .F1(\RAM/mem_3__7__N_117 ));
  CPU_SLICE_1102 \CPU/SLICE_1102 ( .C1(\CPU/n43563 ), .B1(\CPU/n45247 ), 
    .A1(\CPU/n904 ), .D0(\CPU/n2631 ), .C0(\CPU/n2632 ), .B0(\CPU/n2630 ), 
    .A0(\CPU/n6_adj_432 ), .F0(\CPU/n45247 ), .F1(\CPU/n45248 ));
  SLICE_1103 SLICE_1103( .D1(\RAM/n46220 ), .C1(n23757), .B1(\RAM/n46856 ), 
    .A1(n46211), .C0(address_2), .B0(address_0), .A0(address_1), .F0(n23757), 
    .F1(\RAM/mem_59__7__N_285 ));
  CPU_SLICE_1104 \CPU/SLICE_1104 ( .B1(\CPU/n46882 ), .A1(\CPU/n46880 ), 
    .D0(\CPU/n76 ), .C0(\CPU/n75 ), .B0(akku_o_c_0), .A0(\CPU/oprand_0 ), 
    .F0(\CPU/n159 ), .F1(\CPU/n76 ));
  RAM_SLICE_1105 \RAM/SLICE_1105 ( .D1(\RAM/n46172 ), .C1(address_0), 
    .B1(\RAM/n46273 ), .A1(address_3), .B0(address_4), .A0(address_5), 
    .M1(data_1), .M0(data_0), .CLK(\RAM/mem_11__7__N_141 ), .F0(\RAM/n46273 ), 
    .Q0(\RAM/mem_11_0 ), .F1(\RAM/mem_25__7__N_183 ), .Q1(\RAM/mem_11_1 ));
  RAM_SLICE_1106 \RAM/SLICE_1106 ( .D1(\RAM/n46236 ), .C1(n46237), 
    .B1(\RAM/n46856 ), .A1(n46211), .C0(address_3), .B0(address_4), 
    .A0(address_5), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_10__7__N_138 ), 
    .F0(\RAM/n46236 ), .Q0(\RAM/mem_10_0 ), .F1(\RAM/mem_23__7__N_177 ), 
    .Q1(\RAM/mem_10_1 ));
  RAM_SLICE_1107 \RAM/SLICE_1107 ( .D1(\RAM/n46238 ), .C1(\RAM/n43653 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .C0(address_3), .B0(address_4), 
    .A0(address_5), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_10__7__N_138 ), 
    .F0(\RAM/n46238 ), .Q0(\RAM/mem_10_2 ), .F1(\RAM/mem_30__7__N_198 ), 
    .Q1(\RAM/mem_10_3 ));
  RAM_SLICE_1108 \RAM/SLICE_1108 ( .D1(\RAM/n46172 ), .C1(address_0), 
    .B1(\RAM/n46274 ), .A1(address_5), .B0(address_3), .A0(address_4), 
    .M1(data_3), .M0(data_2), .CLK(\RAM/mem_11__7__N_141 ), .F0(\RAM/n46274 ), 
    .Q0(\RAM/mem_11_2 ), .F1(\RAM/mem_33__7__N_207 ), .Q1(\RAM/mem_11_3 ));
  RAM_SLICE_1109 \RAM/SLICE_1109 ( .D1(\RAM/n46232 ), .C1(\RAM/n43636 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .C0(address_5), .B0(address_3), 
    .A0(address_4), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_8__7__N_132 ), 
    .F0(\RAM/n46232 ), .Q0(\RAM/mem_8_2 ), .F1(\RAM/mem_4__7__N_120 ), 
    .Q1(\RAM/mem_8_3 ));
  RAM_SLICE_1110 \RAM/SLICE_1110 ( .D1(\RAM/n46239 ), .C1(\RAM/n43653 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .C0(address_5), .B0(address_3), 
    .A0(address_4), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_10__7__N_138 ), 
    .F0(\RAM/n46239 ), .Q0(\RAM/mem_10_4 ), .F1(\RAM/mem_38__7__N_222 ), 
    .Q1(\RAM/mem_10_5 ));
  RAM_SLICE_1111 \RAM/SLICE_1111 ( .D1(\RAM/n46172 ), .C1(address_0), 
    .B1(\RAM/n46275 ), .A1(address_5), .B0(address_3), .A0(address_4), 
    .M1(data_5), .M0(data_4), .CLK(\RAM/mem_11__7__N_141 ), .F0(\RAM/n46275 ), 
    .Q0(\RAM/mem_11_4 ), .F1(\RAM/mem_41__7__N_231 ), .Q1(\RAM/mem_11_5 ));
  RAM_SLICE_1112 \RAM/SLICE_1112 ( .D1(\RAM/n46234 ), .C1(\RAM/n43653 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .C0(address_5), .B0(address_3), 
    .A0(address_4), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_8__7__N_132 ), 
    .F0(\RAM/n46234 ), .Q0(\RAM/mem_8_4 ), .F1(\RAM/mem_14__7__N_150 ), 
    .Q1(\RAM/mem_8_5 ));
  RAM_SLICE_1113 \RAM/SLICE_1113 ( .D1(\RAM/n46241 ), .C1(\RAM/n43653 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .C0(address_5), .B0(address_3), 
    .A0(address_4), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_10__7__N_138 ), 
    .F0(\RAM/n46241 ), .Q0(\RAM/mem_10_6 ), .F1(\RAM/mem_46__7__N_246 ), 
    .Q1(\RAM/mem_10_7 ));
  RAM_SLICE_1114 \RAM/SLICE_1114 ( .C1(address_3), .B1(address_5), 
    .A1(address_4), .D0(\RAM/n46220 ), .C0(\RAM/n43653 ), .B0(\RAM/n46856 ), 
    .A0(n46211), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_1__7__N_111 ), 
    .F0(\RAM/mem_62__7__N_294 ), .Q0(\RAM/mem_1_0 ), .F1(\RAM/n46220 ), 
    .Q1(\RAM/mem_1_1 ));
  RAM_SLICE_1115 \RAM/SLICE_1115 ( .B1(clk_c), .A1(reset_c), .D0(n46237), 
    .C0(\RAM/n46239 ), .B0(\RAM/n46856 ), .A0(n46211), .M1(data_7), 
    .M0(data_6), .CLK(\RAM/mem_7__7__N_129 ), .F0(\RAM/mem_39__7__N_225 ), 
    .Q0(\RAM/mem_7_6 ), .F1(\RAM/n46856 ), .Q1(\RAM/mem_7_7 ));
  RAM_SLICE_1116 \RAM/SLICE_1116 ( .C1(address_3), .B1(address_5), 
    .A1(address_4), .D0(\RAM/n46242 ), .C0(\RAM/n43635 ), .B0(\RAM/n46856 ), 
    .A0(n46211), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_1__7__N_111 ), 
    .F0(\RAM/mem_53__7__N_267 ), .Q0(\RAM/mem_1_2 ), .F1(\RAM/n46242 ), 
    .Q1(\RAM/mem_1_3 ));
  RAM_SLICE_1117 \RAM/SLICE_1117 ( .C1(address_0), .B1(address_2), 
    .A1(address_1), .D0(\RAM/n46242 ), .C0(\RAM/n43636 ), .B0(\RAM/n46856 ), 
    .A0(n46211), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_1__7__N_111 ), 
    .F0(\RAM/mem_52__7__N_264 ), .Q0(\RAM/mem_1_4 ), .F1(\RAM/n43636 ), 
    .Q1(\RAM/mem_1_5 ));
  RAM_SLICE_1118 \RAM/SLICE_1118 ( .C1(address_2), .B1(address_1), 
    .A1(address_0), .D0(\RAM/n46242 ), .C0(\RAM/n43654 ), .B0(\RAM/n46856 ), 
    .A0(n46211), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_2__7__N_114 ), 
    .F0(\RAM/mem_50__7__N_258 ), .Q0(\RAM/mem_2_0 ), .F1(\RAM/n43654 ), 
    .Q1(\RAM/mem_2_1 ));
  RAM_SLICE_1119 \RAM/SLICE_1119 ( .D1(\RAM/n46172 ), .C1(address_0), 
    .B1(\RAM/n46278 ), .A1(address_3), .D0(address_1), .C0(address_2), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_11__7__N_141 ), .F0(\RAM/n46172 ), .Q0(\RAM/mem_11_6 ), 
    .F1(\RAM/mem_49__7__N_255 ), .Q1(\RAM/mem_11_7 ));
  RAM_SLICE_1120 \RAM/SLICE_1120 ( .C1(address_2), .B1(address_1), 
    .A1(address_0), .D0(\RAM/n46242 ), .C0(\RAM/n43653 ), .B0(\RAM/n46856 ), 
    .A0(n46211), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_3__7__N_117 ), 
    .F0(\RAM/mem_54__7__N_270 ), .Q0(\RAM/mem_3_0 ), .F1(\RAM/n43653 ), 
    .Q1(\RAM/mem_3_1 ));
  RAM_SLICE_1121 \RAM/SLICE_1121 ( .C1(address_0), .B1(address_2), 
    .A1(address_1), .D0(\RAM/n46241 ), .C0(\RAM/n43635 ), .B0(\RAM/n46856 ), 
    .A0(n46211), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_3__7__N_117 ), 
    .F0(\RAM/mem_45__7__N_243 ), .Q0(\RAM/mem_3_6 ), .F1(\RAM/n43635 ), 
    .Q1(\RAM/mem_3_7 ));
  RAM_SLICE_1122 \RAM/SLICE_1122 ( .B1(address_5), .A1(address_4), 
    .D0(\RAM/n46172 ), .C0(address_0), .B0(\RAM/n46278 ), .A0(address_3), 
    .M1(data_3), .M0(data_2), .CLK(\RAM/mem_6__7__N_126 ), 
    .F0(\RAM/mem_57__7__N_279 ), .Q0(\RAM/mem_6_2 ), .F1(\RAM/n46278 ), 
    .Q1(\RAM/mem_6_3 ));
  CPU_SLICE_1123 \CPU/SLICE_1123 ( .D1(akku_o_c_1), .C1(akku_o_c_0), 
    .B1(akku_o_c_2), .A1(akku_o_c_3), .D0(akku_o_c_1), .C0(akku_o_c_0), 
    .B0(akku_o_c_2), .A0(akku_o_c_3), .F0(\CPU/n46225 ), .F1(\CPU/n46378 ));
  CPU_SLICE_1124 \CPU/SLICE_1124 ( .D1(akku_o_c_3), .C1(akku_o_c_4), 
    .B1(akku_o_c_1), .A1(akku_o_c_2), .D0(akku_o_c_1), .C0(akku_o_c_4), 
    .B0(akku_o_c_2), .A0(akku_o_c_3), .F0(\CPU/n46168 ), .F1(\CPU/n46191 ));
  CPU_SLICE_1125 \CPU/SLICE_1125 ( .D1(akku_o_c_4), .C1(akku_o_c_3), 
    .B1(akku_o_c_1), .A1(akku_o_c_2), .D0(akku_o_c_4), .C0(akku_o_c_1), 
    .B0(akku_o_c_2), .A0(akku_o_c_3), .F0(\CPU/n46189 ), .F1(\CPU/n5 ));
  CPU_SLICE_1126 \CPU/SLICE_1126 ( .D1(akku_o_c_3), .C1(akku_o_c_4), 
    .B1(akku_o_c_1), .A1(akku_o_c_2), .D0(akku_o_c_3), .C0(akku_o_c_4), 
    .B0(akku_o_c_1), .A0(akku_o_c_2), .F0(\CPU/n46173 ), 
    .F1(\CPU/n117_adj_305 ));
  CPU_SLICE_1127 \CPU/SLICE_1127 ( .D1(\CPU/oprand_1 ), .C1(\CPU/n46873 ), 
    .B1(\CPU/oprand_3 ), .A1(\CPU/n46876 ), .D0(\CPU/oprand_3 ), 
    .C0(\CPU/n46873 ), .B0(\CPU/n46876 ), .A0(\CPU/oprand_1 ), 
    .F0(\CPU/n118_adj_306 ), .F1(\CPU/n46166 ));
  CPU_SLICE_1128 \CPU/SLICE_1128 ( .D1(\CPU/n130_adj_360 ), .C1(\CPU/n46091 ), 
    .B1(\CPU/n46078 ), .A1(\CPU/n46089 ), .D0(\CPU/n46091 ), 
    .C0(\CPU/n130_adj_360 ), .B0(\CPU/n46078 ), .A0(\CPU/n46089 ), 
    .F0(\CPU/n160_adj_362 ), .F1(\CPU/n46039 ));
  CPU_SLICE_1129 \CPU/SLICE_1129 ( .D1(akku_o_c_4), .C1(akku_o_c_3), 
    .B1(akku_o_c_1), .A1(akku_o_c_2), .D0(akku_o_c_1), .C0(akku_o_c_2), 
    .B0(akku_o_c_3), .A0(akku_o_c_4), .F0(\CPU/n9 ), .F1(\CPU/n118_adj_307 ));
  SLICE_1130 SLICE_1130( .D1(akku_o_c_4), .C1(akku_o_c_1), .B1(akku_o_c_2), 
    .A1(akku_o_c_3), .D0(akku_o_c_1), .C0(akku_o_c_2), .B0(akku_o_c_3), 
    .A0(akku_o_c_4), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_50__7__N_258 ), 
    .F0(\CPU/n9_adj_385 ), .Q0(\RAM/mem_50_0 ), .F1(\CPU/n46167 ), 
    .Q1(\RAM/mem_50_1 ));
  CPU_SLICE_1131 \CPU/SLICE_1131 ( .D1(\CPU/oprand_4 ), .C1(\CPU/oprand_3 ), 
    .B1(\CPU/oprand_2 ), .A1(\CPU/n46878 ), .D0(\CPU/oprand_4 ), 
    .C0(\CPU/oprand_2 ), .B0(\CPU/n46878 ), .A0(\CPU/oprand_3 ), 
    .F0(\CPU/n8_adj_394 ), .F1(\CPU/n10 ));
  CPU_SLICE_1132 \CPU/SLICE_1132 ( .D1(\CPU/n46097 ), .C1(\CPU/n46083 ), 
    .B1(\CPU/n46106 ), .A1(\CPU/n68 ), .D0(\CPU/n46097 ), .C0(\CPU/n46083 ), 
    .B0(\CPU/n46106 ), .A0(\CPU/n68 ), .F0(\CPU/n46061 ), .F1(\CPU/n46062 ));
  CPU_SLICE_1133 \CPU/SLICE_1133 ( .D1(\CPU/n1160 ), .C1(\CPU/n46128 ), 
    .B1(\CPU/n46051 ), .A1(\CPU/n45896 ), .D0(\CPU/n1160 ), .C0(\CPU/n46128 ), 
    .B0(\CPU/n46051 ), .A0(\CPU/n45896 ), .F0(\CPU/n45652 ), .F1(\CPU/n45653 ));
  CPU_SLICE_1134 \CPU/SLICE_1134 ( .D1(\CPU/n46097 ), .C1(\CPU/n46064 ), 
    .B1(\CPU/n46118 ), .A1(\CPU/n46179 ), .D0(\CPU/n46097 ), .C0(\CPU/n46064 ), 
    .B0(\CPU/n46118 ), .A0(\CPU/n46179 ), .F0(\CPU/n46054 ), .F1(\CPU/n46046 ));
  SLICE_1135 SLICE_1135( .D1(akku_o_c_4), .C1(akku_o_c_2), .B1(akku_o_c_3), 
    .A1(akku_o_c_1), .D0(akku_o_c_4), .C0(akku_o_c_2), .B0(akku_o_c_3), 
    .A0(akku_o_c_1), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_48__7__N_252 ), 
    .F0(\CPU/n46589 ), .Q0(\RAM/mem_48_6 ), .F1(\CPU/n46151 ), 
    .Q1(\RAM/mem_48_7 ));
  CPU_SLICE_1136 \CPU/SLICE_1136 ( .D1(\CPU/n9_adj_487 ), .C1(\CPU/oprand_1 ), 
    .B1(\CPU/n46212 ), .A1(\CPU/n4_adj_497 ), .D0(\CPU/n9_adj_487 ), 
    .C0(\CPU/oprand_1 ), .B0(\CPU/n46212 ), .A0(\CPU/n4_adj_497 ), 
    .F0(\CPU/n46159 ), .F1(\CPU/n106 ));
  CPU_SLICE_1137 \CPU/SLICE_1137 ( .D1(\CPU/oprand_1 ), .C1(\CPU/oprand_2 ), 
    .B1(\CPU/oprand_4 ), .A1(\CPU/oprand_3 ), .D0(\CPU/oprand_4 ), 
    .C0(\CPU/oprand_3 ), .B0(\CPU/oprand_2 ), .A0(\CPU/oprand_1 ), 
    .F0(\CPU/n117_adj_512 ), .F1(\CPU/n30180 ));
  CPU_SLICE_1138 \CPU/SLICE_1138 ( .D1(\CPU/oprand_4 ), .C1(\CPU/oprand_1 ), 
    .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_2 ), .D0(\CPU/oprand_4 ), 
    .C0(\CPU/oprand_3 ), .B0(\CPU/oprand_2 ), .A0(\CPU/oprand_1 ), 
    .F0(\CPU/n77 ), .F1(\CPU/n46188 ));
  CPU_SLICE_1139 \CPU/SLICE_1139 ( .D1(\CPU/oprand_4 ), .C1(\CPU/oprand_1 ), 
    .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_2 ), .D0(\CPU/oprand_3 ), 
    .C0(\CPU/oprand_4 ), .B0(\CPU/oprand_2 ), .A0(\CPU/oprand_1 ), 
    .F0(\CPU/n30168 ), .F1(\CPU/n46186 ));
  CPU_SLICE_1140 \CPU/SLICE_1140 ( .D1(\CPU/n46090 ), .C1(\CPU/n46041 ), 
    .B1(\CPU/n46104 ), .A1(\CPU/n46051 ), .D0(\CPU/n46090 ), .C0(\CPU/n46041 ), 
    .B0(\CPU/n46104 ), .A0(\CPU/n46051 ), .F0(\CPU/n8_adj_477 ), 
    .F1(\CPU/n46015 ));
  CPU_SLICE_1141 \CPU/SLICE_1141 ( .D1(\CPU/n4_adj_403 ), 
    .C1(\CPU/n6_adj_369 ), .B1(\CPU/n46090 ), .A1(\CPU/n46055 ), 
    .D0(\CPU/n4_adj_403 ), .C0(\CPU/n6_adj_369 ), .B0(\CPU/n46090 ), 
    .A0(\CPU/n46055 ), .F0(\CPU/n38213 ), .F1(\CPU/n1533 ));
  RAM_SLICE_1142 \RAM/SLICE_1142 ( .D1(\RAM/n46172 ), .C1(address_0), 
    .B1(\RAM/n46278 ), .A1(address_3), .D0(\RAM/n46172 ), .C0(address_0), 
    .B0(\RAM/n46278 ), .A0(address_3), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_6__7__N_126 ), .F0(\RAM/mem_56__7__N_276 ), 
    .Q0(\RAM/mem_6_4 ), .F1(\RAM/mem_48__7__N_252 ), .Q1(\RAM/mem_6_5 ));
  RAM_SLICE_1143 \RAM/SLICE_1143 ( .D1(\RAM/n46172 ), .C1(address_0), 
    .B1(\RAM/n46274 ), .A1(address_5), .D0(\RAM/n46172 ), .C0(address_0), 
    .B0(\RAM/n46274 ), .A0(address_5), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_6__7__N_126 ), .F0(\RAM/mem_0__7__N_106 ), 
    .Q0(\RAM/mem_6_6 ), .F1(\RAM/mem_32__7__N_204 ), .Q1(\RAM/mem_6_7 ));
  RAM_SLICE_1144 \RAM/SLICE_1144 ( .D1(\RAM/n46172 ), .C1(address_0), 
    .B1(\RAM/n46275 ), .A1(address_5), .D0(\RAM/n46172 ), .C0(address_0), 
    .B0(\RAM/n46275 ), .A0(address_5), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_7__7__N_129 ), .F0(\RAM/mem_8__7__N_132 ), 
    .Q0(\RAM/mem_7_2 ), .F1(\RAM/mem_40__7__N_228 ), .Q1(\RAM/mem_7_3 ));
  RAM_SLICE_1145 \RAM/SLICE_1145 ( .D1(\RAM/n46172 ), .C1(address_0), 
    .B1(\RAM/n46273 ), .A1(address_3), .D0(\RAM/n46172 ), .C0(address_0), 
    .B0(\RAM/n46273 ), .A0(address_3), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_7__7__N_129 ), .F0(\RAM/mem_16__7__N_156 ), 
    .Q0(\RAM/mem_7_4 ), .F1(\RAM/mem_24__7__N_180 ), .Q1(\RAM/mem_7_5 ));
  CPU_SLICE_1146 \CPU/SLICE_1146 ( .C1(states_0), .B1(\CPU/states_2 ), 
    .A1(states_1), .C0(states_1), .B0(states_0), .A0(\CPU/states_2 ), 
    .F0(\CPU/clk_c_enable_22 ), .F1(\CPU/clk_c_enable_26 ));
  CPU_SLICE_1147 \CPU/SLICE_1147 ( .C1(\CPU/n46876 ), .B1(\CPU/n46873 ), 
    .A1(\CPU/n46875 ), .D0(\CPU/n46873 ), .C0(\CPU/n46875 ), .B0(\CPU/n46876 ), 
    .A0(\CPU/oprand_1 ), .F0(\CPU/n43941 ), .F1(\CPU/n78 ));
  CPU_SLICE_1148 \CPU/SLICE_1148 ( .D1(\CPU/oprand_4 ), .C1(\CPU/n46878 ), 
    .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_2 ), .D0(\CPU/oprand_3 ), 
    .C0(\CPU/n46878 ), .B0(\CPU/oprand_2 ), .A0(\CPU/n46873 ), 
    .F0(\CPU/n30175 ), .F1(\CPU/n46204 ));
  CPU_SLICE_1149 \CPU/SLICE_1149 ( .D1(\CPU/oprand_3 ), .C1(\CPU/oprand_4 ), 
    .B1(\CPU/oprand_0 ), .A1(\CPU/oprand_2 ), .C0(\CPU/oprand_4 ), 
    .B0(\CPU/oprand_2 ), .A0(\CPU/oprand_3 ), .F0(\CPU/n87_adj_315 ), 
    .F1(\CPU/n45480 ));
  CPU_SLICE_1150 \CPU/SLICE_1150 ( .D1(\CPU/n46051 ), .C1(\CPU/n46128 ), 
    .B1(\CPU/n45_adj_356 ), .A1(\CPU/n45900 ), .D0(\CPU/n46128 ), 
    .C0(\CPU/n1160 ), .B0(\CPU/n45_adj_356 ), .A0(\CPU/n45900 ), 
    .F0(\CPU/n21696 ), .F1(\CPU/n45886 ));
  CPU_SLICE_1151 \CPU/SLICE_1151 ( .D1(\CPU/n45_adj_356 ), .C1(\CPU/n46111 ), 
    .B1(\CPU/n46196 ), .A1(\CPU/n45904 ), .D0(\CPU/n45_adj_356 ), 
    .C0(\CPU/n46122 ), .B0(\CPU/n46196 ), .A0(\CPU/n45904 ), .F0(\CPU/n45887 ), 
    .F1(\CPU/n4405 ));
  CPU_SLICE_1152 \CPU/SLICE_1152 ( .D1(\CPU/n46118 ), .C1(\CPU/n46136 ), 
    .B1(\CPU/n46121 ), .A1(\CPU/n46108 ), .D0(\CPU/n46136 ), .C0(\CPU/n46123 ), 
    .B0(\CPU/n46121 ), .A0(\CPU/n46108 ), .F0(\CPU/n46084 ), .F1(\CPU/n46082 ));
  SLICE_1153 SLICE_1153( .C1(akku_o_c_3), .B1(akku_o_c_4), .A1(akku_o_c_0), 
    .D0(akku_o_c_1), .C0(akku_o_c_4), .B0(akku_o_c_3), .A0(akku_o_c_0), 
    .M1(data_3), .M0(data_2), .CLK(\RAM/mem_48__7__N_252 ), .F0(\CPU/n46869 ), 
    .Q0(\RAM/mem_48_2 ), .F1(\CPU/n45374 ), .Q1(\RAM/mem_48_3 ));
  CPU_SLICE_1154 \CPU/SLICE_1154 ( .D1(\CPU/n45929 ), .C1(\CPU/n302 ), 
    .B1(\CPU/n45940 ), .A1(\CPU/n46014 ), .C0(\CPU/n302 ), .B0(\CPU/n45929 ), 
    .A0(\CPU/n45940 ), .F0(\CPU/n45901 ), .F1(\CPU/n6_adj_416 ));
  CPU_SLICE_1155 \CPU/SLICE_1155 ( .C1(\CPU/n4_adj_440 ), .B1(states_0), 
    .A1(states_1), .C0(\CPU/n4_adj_440 ), .B0(states_1), .A0(states_0), 
    .F0(\CPU/n46133 ), .F1(\CPU/n46854 ));
  SLICE_1156 SLICE_1156( .D1(akku_o_c_1), .C1(\CPU/n46880 ), .B1(akku_o_c_2), 
    .A1(akku_o_c_3), .D0(akku_o_c_4), .C0(akku_o_c_2), .B0(akku_o_c_3), 
    .A0(akku_o_c_1), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_49__7__N_255 ), 
    .F0(\CPU/n106_adj_312 ), .Q0(\RAM/mem_49_0 ), .F1(\CPU/n46309 ), 
    .Q1(\RAM/mem_49_1 ));
  CPU_SLICE_1157 \CPU/SLICE_1157 ( .D1(\CPU/n45804 ), .C1(\CPU/n1173 ), 
    .B1(\CPU/n45803 ), .A1(\CPU/n45805 ), .D0(\CPU/n45800 ), .C0(\CPU/n45803 ), 
    .B0(\CPU/n45804 ), .A0(\CPU/n45805 ), .F0(\CPU/n7_adj_468 ), 
    .F1(\CPU/n40801 ));
  CPU_SLICE_1158 \CPU/SLICE_1158 ( .D1(\CPU/n2477 ), .C1(\CPU/n45 ), 
    .B1(\CPU/n832 ), .A1(\CPU/n2359 ), .D0(\CPU/n45739 ), .C0(\CPU/n45 ), 
    .B0(\CPU/n832 ), .A0(\CPU/n2359 ), .F0(\CPU/n22479 ), .F1(\CPU/n2494 ));
  CPU_SLICE_1159 \CPU/SLICE_1159 ( .D1(\CPU/n45985 ), .C1(\CPU/n22712 ), 
    .B1(\CPU/n46849 ), .A1(\CPU/n46009 ), .C0(\CPU/n45985 ), .B0(\CPU/n46849 ), 
    .A0(\CPU/n46009 ), .F0(\CPU/n45965 ), .F1(\CPU/n45948 ));
  CPU_SLICE_1160 \CPU/SLICE_1160 ( .C1(states_0), .B1(\CPU/states_2 ), 
    .A1(states_1), .C0(\CPU/states_2 ), .B0(states_0), .A0(states_1), 
    .F0(\CPU/clk_c_enable_20 ), .F1(\CPU/n46244 ));
  CPU_SLICE_1161 \CPU/SLICE_1161 ( .D1(\CPU/n160 ), .C1(\CPU/n45978 ), 
    .B1(\CPU/n45975 ), .A1(\CPU/n46001 ), .D0(\CPU/n160 ), .C0(\CPU/n45978 ), 
    .B0(\CPU/n45953 ), .A0(\CPU/n46001 ), .F0(\CPU/n43883 ), .F1(\CPU/n45943 ));
  CPU_SLICE_1162 \CPU/SLICE_1162 ( .D1(\CPU/n45998 ), .C1(\CPU/n46006 ), 
    .B1(\CPU/n46007 ), .A1(\CPU/n46008 ), .D0(\CPU/n46007 ), .C0(\CPU/n46005 ), 
    .B0(\CPU/n46008 ), .A0(\CPU/n46006 ), .F0(\CPU/n45983 ), .F1(\CPU/n45982 ));
  CPU_SLICE_1163 \CPU/SLICE_1163 ( .C1(\CPU/n46876 ), .B1(\CPU/n46873 ), 
    .A1(\CPU/n46875 ), .C0(\CPU/n46876 ), .B0(\CPU/n46875 ), .A0(\CPU/n46873 ), 
    .F0(\CPU/n46210 ), .F1(\CPU/n46156 ));
  SLICE_1164 SLICE_1164( .D1(states_0), .C1(akku_o_c_1), .B1(\CPU/states_2 ), 
    .A1(states_1), .D0(states_0), .C0(akku_o_c_4), .B0(\CPU/states_2 ), 
    .A0(states_1), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_13__7__N_147 ), 
    .F0(\CPU/n46175 ), .Q0(\RAM/mem_13_0 ), .F1(\CPU/n46202 ), 
    .Q1(\RAM/mem_13_1 ));
  SLICE_1165 SLICE_1165( .D1(states_0), .C1(akku_o_c_2), .B1(\CPU/states_2 ), 
    .A1(states_1), .D0(states_0), .C0(akku_o_c_0), .B0(\CPU/states_2 ), 
    .A0(states_1), .M1(data_3), .M0(data_2), .CLK(\RAM/mem_13__7__N_147 ), 
    .F0(\CPU/n46181 ), .Q0(\RAM/mem_13_2 ), .F1(\CPU/n46201 ), 
    .Q1(\RAM/mem_13_3 ));
  SLICE_1166 SLICE_1166( .D1(states_0), .C1(akku_o_c_3), .B1(\CPU/states_2 ), 
    .A1(states_1), .D0(states_0), .C0(akku_o_c_7), .B0(\CPU/states_2 ), 
    .A0(states_1), .M1(data_5), .M0(data_4), .CLK(\RAM/mem_12__7__N_144 ), 
    .F0(\CPU/n46197 ), .Q0(\RAM/mem_12_4 ), .F1(\CPU/n46200 ), 
    .Q1(\RAM/mem_12_5 ));
  SLICE_1167 SLICE_1167( .D1(states_0), .C1(akku_o_c_5), .B1(\CPU/states_2 ), 
    .A1(states_1), .D0(states_0), .C0(akku_o_c_6), .B0(\CPU/states_2 ), 
    .A0(states_1), .M1(data_7), .M0(data_6), .CLK(\RAM/mem_12__7__N_144 ), 
    .F0(\CPU/n46198 ), .Q0(\RAM/mem_12_6 ), .F1(\CPU/n46199 ), 
    .Q1(\RAM/mem_12_7 ));
  RAM_SLICE_1168 \RAM/SLICE_1168 ( .D1(\RAM/n46238 ), .C1(\RAM/n43635 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(n46237), .C0(\RAM/n46238 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_8__7__N_132 ), .F0(\RAM/mem_31__7__N_201 ), 
    .Q0(\RAM/mem_8_0 ), .F1(\RAM/mem_29__7__N_195 ), .Q1(\RAM/mem_8_1 ));
  RAM_SLICE_1169 \RAM/SLICE_1169 ( .D1(\RAM/n46234 ), .C1(n23757), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46242 ), .C0(n23757), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_1__7__N_111 ), .F0(\RAM/mem_51__7__N_261 ), 
    .Q0(\RAM/mem_1_6 ), .F1(\RAM/mem_11__7__N_141 ), .Q1(\RAM/mem_1_7 ));
  RAM_SLICE_1170 \RAM/SLICE_1170 ( .D1(\RAM/n46220 ), .C1(\RAM/n43654 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(n46237), .C0(\RAM/n46220 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_2__7__N_114 ), .F0(\RAM/mem_63__7__N_297 ), 
    .Q0(\RAM/mem_2_2 ), .F1(\RAM/mem_58__7__N_282 ), .Q1(\RAM/mem_2_3 ));
  RAM_SLICE_1171 \RAM/SLICE_1171 ( .D1(n46237), .C1(\RAM/n46234 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(n46237), .C0(\RAM/n46242 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_2__7__N_114 ), .F0(\RAM/mem_55__7__N_273 ), 
    .Q0(\RAM/mem_2_4 ), .F1(\RAM/mem_15__7__N_153 ), .Q1(\RAM/mem_2_5 ));
  RAM_SLICE_1172 \RAM/SLICE_1172 ( .D1(\RAM/n46241 ), .C1(\RAM/n43636 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(n46237), .C0(\RAM/n46241 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_2__7__N_114 ), .F0(\RAM/mem_47__7__N_249 ), 
    .Q0(\RAM/mem_2_6 ), .F1(\RAM/mem_44__7__N_240 ), .Q1(\RAM/mem_2_7 ));
  RAM_SLICE_1173 \RAM/SLICE_1173 ( .D1(\RAM/n46232 ), .C1(\RAM/n43654 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46241 ), .C0(\RAM/n43654 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_3__7__N_117 ), .F0(\RAM/mem_42__7__N_234 ), 
    .Q0(\RAM/mem_3_2 ), .F1(\RAM/mem_2__7__N_114 ), .Q1(\RAM/mem_3_3 ));
  RAM_SLICE_1174 \RAM/SLICE_1174 ( .D1(\RAM/n46236 ), .C1(n23757), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46241 ), .C0(n23757), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_3__7__N_117 ), .F0(\RAM/mem_43__7__N_237 ), 
    .Q0(\RAM/mem_3_4 ), .F1(\RAM/mem_19__7__N_165 ), .Q1(\RAM/mem_3_5 ));
  RAM_SLICE_1175 \RAM/SLICE_1175 ( .D1(\RAM/n46234 ), .C1(\RAM/n43654 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46239 ), .C0(\RAM/n43654 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_4__7__N_120 ), .F0(\RAM/mem_34__7__N_210 ), 
    .Q0(\RAM/mem_4_0 ), .F1(\RAM/mem_10__7__N_138 ), .Q1(\RAM/mem_4_1 ));
  RAM_SLICE_1176 \RAM/SLICE_1176 ( .D1(\RAM/n46238 ), .C1(n23757), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46239 ), .C0(n23757), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_4__7__N_120 ), .F0(\RAM/mem_35__7__N_213 ), 
    .Q0(\RAM/mem_4_2 ), .F1(\RAM/mem_27__7__N_189 ), .Q1(\RAM/mem_4_3 ));
  RAM_SLICE_1177 \RAM/SLICE_1177 ( .D1(\RAM/n46220 ), .C1(\RAM/n43636 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46239 ), .C0(\RAM/n43636 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_4__7__N_120 ), .F0(\RAM/mem_36__7__N_216 ), 
    .Q0(\RAM/mem_4_4 ), .F1(\RAM/mem_60__7__N_288 ), .Q1(\RAM/mem_4_5 ));
  RAM_SLICE_1178 \RAM/SLICE_1178 ( .D1(\RAM/n46232 ), .C1(\RAM/n43635 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46239 ), .C0(\RAM/n43635 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_4__7__N_120 ), .F0(\RAM/mem_37__7__N_219 ), 
    .Q0(\RAM/mem_4_6 ), .F1(\RAM/mem_5__7__N_123 ), .Q1(\RAM/mem_4_7 ));
  RAM_SLICE_1179 \RAM/SLICE_1179 ( .D1(\RAM/n46236 ), .C1(\RAM/n43654 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46238 ), .C0(\RAM/n43654 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_5__7__N_123 ), .F0(\RAM/mem_26__7__N_186 ), 
    .Q0(\RAM/mem_5_0 ), .F1(\RAM/mem_18__7__N_162 ), .Q1(\RAM/mem_5_1 ));
  RAM_SLICE_1180 \RAM/SLICE_1180 ( .D1(\RAM/n46234 ), .C1(\RAM/n43636 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46238 ), .C0(\RAM/n43636 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_5__7__N_123 ), .F0(\RAM/mem_28__7__N_192 ), 
    .Q0(\RAM/mem_5_2 ), .F1(\RAM/mem_12__7__N_144 ), .Q1(\RAM/mem_5_3 ));
  RAM_SLICE_1181 \RAM/SLICE_1181 ( .D1(\RAM/n46236 ), .C1(\RAM/n43653 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46236 ), .C0(\RAM/n43636 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_5), .M0(data_4), 
    .CLK(\RAM/mem_5__7__N_123 ), .F0(\RAM/mem_20__7__N_168 ), 
    .Q0(\RAM/mem_5_4 ), .F1(\RAM/mem_22__7__N_174 ), .Q1(\RAM/mem_5_5 ));
  RAM_SLICE_1182 \RAM/SLICE_1182 ( .D1(\RAM/n46220 ), .C1(\RAM/n43635 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46236 ), .C0(\RAM/n43635 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_7), .M0(data_6), 
    .CLK(\RAM/mem_5__7__N_123 ), .F0(\RAM/mem_21__7__N_171 ), 
    .Q0(\RAM/mem_5_6 ), .F1(\RAM/mem_61__7__N_291 ), .Q1(\RAM/mem_5_7 ));
  RAM_SLICE_1183 \RAM/SLICE_1183 ( .D1(\RAM/n46172 ), .C1(address_0), 
    .B1(\RAM/n46275 ), .A1(address_5), .D0(\RAM/n46172 ), .C0(address_0), 
    .B0(\RAM/n46274 ), .A0(address_5), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_7__7__N_129 ), .F0(\RAM/mem_1__7__N_111 ), 
    .Q0(\RAM/mem_7_0 ), .F1(\RAM/mem_9__7__N_135 ), .Q1(\RAM/mem_7_1 ));
  CPU_SLICE_1184 \CPU/SLICE_1184 ( .D1(\CPU/n7 ), .C1(\CPU/n46870 ), 
    .B1(\CPU/n68 ), .A1(\CPU/n69 ), .D0(\CPU/n69 ), .C0(\CPU/n68 ), 
    .B0(akku_o_c_0), .A0(\CPU/oprand_0 ), .F0(\CPU/n46126 ), .F1(\CPU/n46113 ));
  CPU_SLICE_1185 \CPU/SLICE_1185 ( .D1(\CPU/n51 ), .C1(\CPU/n39 ), 
    .B1(\CPU/n304 ), .A1(\CPU/n41242 ), .D0(\CPU/n40849 ), .C0(\CPU/n305 ), 
    .B0(\CPU/n41242 ), .A0(\CPU/n304 ), .F0(\CPU/n6_adj_321 ), .F1(\CPU/n337 ));
  CPU_SLICE_1186 \CPU/SLICE_1186 ( .D1(\CPU/n22978 ), .C1(\CPU/n45859 ), 
    .B1(\CPU/n45841 ), .A1(\CPU/n867 ), .D0(\CPU/n51_adj_345 ), 
    .C0(\CPU/n39_adj_313 ), .B0(\CPU/n45859 ), .A0(\CPU/n867 ), 
    .F0(\CPU/n466 ), .F1(\CPU/n45833 ));
  CPU_SLICE_1187 \CPU/SLICE_1187 ( .C1(\CPU/n45728 ), .B1(\CPU/n45749 ), 
    .A1(\CPU/n46845 ), .C0(\CPU/n45749 ), .B0(\CPU/n45771 ), .A0(\CPU/n46845 ), 
    .F0(\CPU/n2737 ), .F1(\CPU/n45726 ));
  CPU_SLICE_1188 \CPU/SLICE_1188 ( .C1(\CPU/oprand_4 ), .B1(\CPU/oprand_3 ), 
    .A1(\CPU/oprand_0 ), .C0(\CPU/oprand_1 ), .B0(\CPU/oprand_0 ), 
    .A0(\CPU/oprand_3 ), .F0(\CPU/n46383 ), .F1(\CPU/n66 ));
  CPU_SLICE_1189 \CPU/SLICE_1189 ( .D1(\CPU/n15_adj_316 ), .C1(\CPU/n37 ), 
    .B1(\CPU/n46110 ), .A1(\CPU/n37_adj_301 ), .D0(\CPU/n37_adj_301 ), 
    .C0(\CPU/n372 ), .B0(\CPU/n15_adj_316 ), .A0(\CPU/n43766 ), 
    .F0(\CPU/n438 ), .F1(\CPU/n46086 ));
  CPU_SLICE_1190 \CPU/SLICE_1190 ( .D1(\CPU/n45920 ), .C1(\CPU/n37_adj_340 ), 
    .B1(\CPU/n302 ), .A1(\CPU/n45880 ), .D0(\CPU/n22900 ), .C0(\CPU/n303 ), 
    .B0(\CPU/n45880 ), .A0(\CPU/n302 ), .F0(\CPU/n6734 ), .F1(\CPU/n22874 ));
  CPU_SLICE_1191 \CPU/SLICE_1191 ( .D1(\CPU/n89_adj_303 ), .C1(\CPU/n45888 ), 
    .B1(\CPU/n1408 ), .A1(\CPU/n46145 ), .D0(\CPU/n89_adj_303 ), 
    .C0(\CPU/n46066 ), .B0(\CPU/n89_adj_320 ), .A0(\CPU/n46145 ), 
    .F0(\CPU/n46052 ), .F1(\CPU/n45823 ));
  CPU_SLICE_1192 \CPU/SLICE_1192 ( .D1(\CPU/n46003 ), .C1(\CPU/n37_adj_340 ), 
    .B1(\CPU/n45940 ), .A1(\CPU/n45929 ), .D0(\CPU/n302 ), 
    .C0(\CPU/n37_adj_340 ), .B0(\CPU/n43720 ), .A0(\CPU/n45929 ), 
    .F0(\CPU/n45877 ), .F1(\CPU/n21418 ));
  CPU_SLICE_1193 \CPU/SLICE_1193 ( .D1(\CPU/n4384 ), .C1(\CPU/n4383 ), 
    .B1(\CPU/n45892 ), .A1(\CPU/n46044 ), .D0(\CPU/n4383 ), .C0(\CPU/n38297 ), 
    .B0(\CPU/n45884 ), .A0(\CPU/n4384 ), .F0(\CPU/n45820 ), .F1(\CPU/n38301 ));
  CPU_SLICE_1194 \CPU/SLICE_1194 ( .D1(\CPU/n43759 ), .C1(\CPU/n45908 ), 
    .B1(\CPU/n45899 ), .A1(\CPU/n45910 ), .D0(\CPU/n46848 ), 
    .C0(\CPU/n271_adj_352 ), .B0(\CPU/n45908 ), .A0(\CPU/n45899 ), 
    .F0(\CPU/n45873 ), .F1(\CPU/n6_adj_407 ));
  CPU_SLICE_1195 \CPU/SLICE_1195 ( .D1(\CPU/n43686 ), .C1(\CPU/n45869 ), 
    .B1(\CPU/n37_adj_301 ), .A1(\CPU/n45923 ), .D0(\CPU/n51_adj_344 ), 
    .C0(\CPU/n39_adj_343 ), .B0(\CPU/n45869 ), .A0(\CPU/n43686 ), 
    .F0(\CPU/n45863 ), .F1(\CPU/n757 ));
  CPU_SLICE_1196 \CPU/SLICE_1196 ( .D1(\CPU/n46051 ), .C1(\CPU/n8_adj_401 ), 
    .B1(\CPU/n45_adj_356 ), .A1(\CPU/n45900 ), .D0(\CPU/n46124 ), 
    .C0(\CPU/n1408 ), .B0(\CPU/n45_adj_356 ), .A0(\CPU/n45900 ), 
    .F0(\CPU/n21707 ), .F1(\CPU/n5_adj_413 ));
  CPU_SLICE_1197 \CPU/SLICE_1197 ( .D1(\CPU/n68 ), .C1(\CPU/n46110 ), 
    .B1(\CPU/n46106 ), .A1(\CPU/n46118 ), .D0(\CPU/n68 ), .C0(\CPU/n46106 ), 
    .B0(\CPU/n46102 ), .A0(\CPU/n46136 ), .F0(\CPU/n46093 ), .F1(\CPU/n46076 ));
  CPU_SLICE_1198 \CPU/SLICE_1198 ( .C1(\CPU/n41358 ), .B1(\CPU/n45905 ), 
    .A1(\CPU/n22855 ), .D0(\CPU/n45909 ), .C0(\CPU/n237_adj_412 ), 
    .B0(\CPU/n45905 ), .A0(\CPU/n22855 ), .F0(\CPU/n45898 ), 
    .F1(\CPU/n7_adj_424 ));
  CPU_SLICE_1199 \CPU/SLICE_1199 ( .D1(\CPU/n46137 ), .C1(\CPU/n45892 ), 
    .B1(\CPU/n89_adj_303 ), .A1(\CPU/n45829 ), .D0(\CPU/n45896 ), 
    .C0(\CPU/n45829 ), .B0(\CPU/n89_adj_303 ), .A0(\CPU/n46122 ), 
    .F0(\CPU/n45821 ), .F1(\CPU/n4_adj_499 ));
  CPU_SLICE_1200 \CPU/SLICE_1200 ( .D1(\CPU/n45781 ), .C1(\CPU/n2298 ), 
    .B1(\CPU/n827 ), .A1(\CPU/n46033 ), .D0(\CPU/n46033 ), .C0(\CPU/n827 ), 
    .B0(\CPU/n45 ), .A0(\CPU/n46157 ), .F0(\CPU/n43991 ), .F1(\CPU/n23068 ));
  CPU_SLICE_1201 \CPU/SLICE_1201 ( .B1(\CPU/oprand_4 ), .A1(akku_o_c_4), 
    .D0(\CPU/n46229 ), .C0(\CPU/n46230 ), .B0(akku_o_c_4), .A0(\CPU/oprand_4 ), 
    .F0(\CPU/n3622 ), .F1(\CPU/mult_5u_5u_0_pp_2_8 ));
  CPU_SLICE_1202 \CPU/SLICE_1202 ( .D1(\CPU/n46138 ), .C1(\CPU/n45 ), 
    .B1(\CPU/n43564 ), .A1(\CPU/n758 ), .D0(\CPU/n43564 ), .C0(\CPU/n764 ), 
    .B0(\CPU/n46138 ), .A0(\CPU/n46282 ), .F0(\CPU/n834 ), .F1(\CPU/n30 ));
  CPU_SLICE_1203 \CPU/SLICE_1203 ( .D1(\CPU/n46878 ), .C1(\CPU/oprand_0 ), 
    .B1(\CPU/n46875 ), .A1(\CPU/oprand_2 ), .D0(\CPU/n46875 ), 
    .C0(\CPU/n46873 ), .B0(\CPU/n46878 ), .A0(\CPU/n46882 ), .F0(\CPU/n46790 ), 
    .F1(\CPU/n46195 ));
  SLICE_1204 SLICE_1204( .D1(states_1), .C1(states_0), .B1(clk_c), 
    .A1(reset_c), .B0(states_0), .A0(states_1), .F0(\CPU/n46276 ), 
    .F1(data_7__N_102));
  CPU_SLICE_1205 \CPU/SLICE_1205 ( .D1(\CPU/n46875 ), .C1(\CPU/oprand_4 ), 
    .B1(\CPU/oprand_2 ), .A1(\CPU/oprand_1 ), .D0(\CPU/oprand_1 ), 
    .C0(\CPU/oprand_2 ), .B0(\CPU/oprand_3 ), .A0(\CPU/n46873 ), 
    .F0(\CPU/n9_adj_484 ), .F1(\CPU/n117 ));
  CPU_SLICE_1206 \CPU/SLICE_1206 ( .D1(\CPU/n23779 ), .C1(\CPU/n657 ), 
    .B1(\CPU/n1688 ), .A1(\CPU/n45790 ), .B0(\CPU/n1688 ), .A0(\CPU/n23779 ), 
    .F0(\CPU/n45782 ), .F1(\CPU/n45780 ));
  CPU_SLICE_1207 \CPU/SLICE_1207 ( .D1(\CPU/n45971 ), .C1(\CPU/n45985 ), 
    .B1(\CPU/n45973 ), .A1(\CPU/n45972 ), .D0(\CPU/n45973 ), .C0(\CPU/n45962 ), 
    .B0(\CPU/n221_adj_435 ), .A0(\CPU/n45972 ), .F0(\CPU/n45941 ), 
    .F1(\CPU/n45949 ));
  CPU_SLICE_1208 \CPU/SLICE_1208 ( .D1(\CPU/n41378 ), .C1(\CPU/n45848 ), 
    .B1(\CPU/n370 ), .A1(\CPU/n41291 ), .D0(\CPU/n370 ), .C0(\CPU/n45850 ), 
    .B0(\CPU/n41291 ), .A0(\CPU/n43732 ), .F0(\CPU/n4_adj_379 ), 
    .F1(\CPU/n45824 ));
  CPU_SLICE_1209 \CPU/SLICE_1209 ( .D1(\CPU/n45828 ), .C1(\CPU/n6_adj_441 ), 
    .B1(\CPU/n45888 ), .A1(\CPU/n1408 ), .D0(\CPU/n1421 ), .C0(\CPU/n45799 ), 
    .B0(\CPU/n1408 ), .A0(\CPU/n45888 ), .F0(\CPU/n45796 ), 
    .F1(\CPU/n5_adj_507 ));
  CPU_SLICE_1210 \CPU/SLICE_1210 ( .C1(\CPU/oprand_4 ), .B1(\CPU/oprand_3 ), 
    .A1(\CPU/oprand_2 ), .B0(\CPU/oprand_3 ), .A0(\CPU/oprand_4 ), 
    .F0(\CPU/n46245 ), .F1(\CPU/n46209 ));
  CPU_SLICE_1211 \CPU/SLICE_1211 ( .C1(akku_o_c_1), .B1(akku_o_c_2), 
    .A1(akku_o_c_3), .C0(akku_o_c_2), .B0(akku_o_c_0), .A0(akku_o_c_3), 
    .F0(\CPU/n43557 ), .F1(\CPU/n46310 ));
  RAM_SLICE_1212 \RAM/SLICE_1212 ( .D1(\RAM/n46232 ), .C1(\RAM/n43653 ), 
    .B1(\RAM/n46856 ), .A1(n46211), .D0(\RAM/n46234 ), .C0(\RAM/n43635 ), 
    .B0(\RAM/n46856 ), .A0(n46211), .M1(data_1), .M0(data_0), 
    .CLK(\RAM/mem_6__7__N_126 ), .F0(\RAM/mem_13__7__N_147 ), 
    .Q0(\RAM/mem_6_0 ), .F1(\RAM/mem_6__7__N_126 ), .Q1(\RAM/mem_6_1 ));
  CPU_SLICE_1213 \CPU/SLICE_1213 ( .B1(\CPU/oprand_2 ), .A1(akku_o_c_0), 
    .D0(\CPU/n73 ), .C0(\CPU/n72 ), .B0(akku_o_c_0), .A0(\CPU/oprand_0 ), 
    .F0(\CPU/n8_adj_310 ), .F1(\CPU/mult_5u_5u_0_pp_1_2 ));
  CPU_SLICE_1214 \CPU/SLICE_1214 ( .D1(\CPU/n1544 ), .C1(\CPU/n620 ), 
    .B1(\CPU/n89_adj_303 ), .A1(\CPU/n45829 ), .D0(\CPU/n89_adj_303 ), 
    .C0(\CPU/n46055 ), .B0(\CPU/n46100 ), .A0(\CPU/n68 ), .F0(\CPU/n46043 ), 
    .F1(\CPU/n45793 ));
  CPU_SLICE_1215 \CPU/SLICE_1215 ( .D1(\CPU/n45_adj_356 ), .C1(\CPU/n46051 ), 
    .B1(\CPU/n46196 ), .A1(\CPU/n45904 ), .D0(\CPU/n37 ), .C0(\CPU/n46196 ), 
    .B0(\CPU/n46103 ), .A0(\CPU/n15_adj_316 ), .F0(\CPU/n46074 ), 
    .F1(\CPU/n45890 ));
  CPU_SLICE_1216 \CPU/SLICE_1216 ( .C1(\CPU/n46008 ), .B1(\CPU/n169 ), 
    .A1(\CPU/n46050 ), .D0(\CPU/n46078 ), .C0(\CPU/n46050 ), 
    .B0(\CPU/n130_adj_360 ), .A0(\CPU/n46069 ), .F0(\CPU/n12_adj_395 ), 
    .F1(\CPU/n45995 ));
  CPU_SLICE_1217 \CPU/SLICE_1217 ( .B1(\CPU/oprand_4 ), .A1(akku_o_c_3), 
    .B0(akku_o_c_3), .A0(akku_o_c_4), .F0(\CPU/n43606 ), 
    .F1(\CPU/mult_5u_5u_0_pp_2_7 ));
  CPU_SLICE_1218 \CPU/SLICE_1218 ( .B1(\CPU/oprand_4 ), .A1(akku_o_c_0), 
    .D0(akku_o_c_1), .C0(akku_o_c_0), .B0(\CPU/n46160 ), .A0(\CPU/n46214 ), 
    .F0(\CPU/n31047 ), .F1(\CPU/mult_5u_5u_0_pp_2_4 ));
  CPU_SLICE_1219 \CPU/SLICE_1219 ( .D1(\CPU/n43341 ), .C1(\CPU/n1160 ), 
    .B1(\CPU/n46880 ), .A1(\CPU/n46882 ), .D0(\CPU/n45891 ), .C0(\CPU/n1160 ), 
    .B0(\CPU/n45806 ), .A0(\CPU/n1161 ), .F0(\CPU/n22998 ), .F1(\CPU/n549 ));
  CPU_SLICE_1220 \CPU/SLICE_1220 ( .D1(\CPU/n46008 ), .C1(\CPU/n11 ), 
    .B1(\CPU/n45998 ), .A1(\CPU/n45999 ), .D0(\CPU/n45974 ), .C0(\CPU/n11 ), 
    .B0(\CPU/n45957 ), .A0(\CPU/n45958 ), .F0(\CPU/n45944 ), 
    .F1(\CPU/n8_adj_464 ));
  SLICE_1221 SLICE_1221( .C1(\CPU/n110_adj_309 ), .B1(\CPU/n269 ), 
    .A1(\CPU/n248 ), .C0(\CPU/n110_adj_309 ), .B0(\CPU/n267 ), 
    .A0(\CPU/n246_adj_458 ), .M1(data_3), .M0(data_2), 
    .CLK(\RAM/mem_54__7__N_270 ), .F0(\CPU/n7_adj_494 ), .Q0(\RAM/mem_54_2 ), 
    .F1(\CPU/n278_adj_495 ), .Q1(\RAM/mem_54_3 ));
  CPU_SLICE_1222 \CPU/SLICE_1222 ( .B1(\CPU/oprand_4 ), .A1(akku_o_c_1), 
    .C0(\CPU/n46248 ), .B0(akku_o_c_1), .A0(\CPU/n46271 ), .F0(\CPU/n46150 ), 
    .F1(\CPU/mult_5u_5u_0_pp_2_5 ));
  CPU_SLICE_1223 \CPU/SLICE_1223 ( .B1(states_1), .A1(\CPU/n43563 ), 
    .D0(\CPU/n45749 ), .C0(\CPU/n43563 ), .B0(\CPU/n900 ), .A0(\CPU/n2591 ), 
    .F0(\CPU/n45742 ), .F1(\CPU/n4_adj_513 ));
  CPU_SLICE_1224 \CPU/SLICE_1224 ( .B1(\CPU/n46878 ), .A1(akku_o_c_1), 
    .C0(\CPU/n9_adj_487 ), .B0(\CPU/n46878 ), .A0(\CPU/n4_adj_497 ), 
    .F0(\CPU/n31_adj_501 ), .F1(\CPU/n46249 ));
  SLICE_1225 SLICE_1225( .D1(\CPU/n22716 ), .C1(\CPU/n238 ), .B1(\CPU/n46021 ), 
    .A1(\CPU/n217 ), .D0(\CPU/n212 ), .C0(\CPU/n233 ), .B0(\CPU/n22716 ), 
    .A0(\CPU/n46004 ), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_54__7__N_270 ), 
    .F0(\CPU/n242_adj_459 ), .Q0(\RAM/mem_54_0 ), .F1(\CPU/n45980 ), 
    .Q1(\RAM/mem_54_1 ));
  SLICE_1226 SLICE_1226( .D1(\RAM/n46172 ), .C1(address_0), .B1(\RAM/n46273 ), 
    .A1(address_3), .B0(address_0), .A0(address_1), .F0(\CPU/n46277 ), 
    .F1(\RAM/mem_17__7__N_159 ));
  CPU_SLICE_1227 \CPU/SLICE_1227 ( .D1(data_6), .C1(\CPU/states_2 ), 
    .B1(\CPU/akku_o_8_N_50_6 ), .A1(akku_o_c_6), .B0(\CPU/states_2 ), 
    .A0(states_1), .F0(\CPU/n46247 ), .F1(\CPU/n22207 ));
  CPU_SLICE_1228 \CPU/SLICE_1228 ( .C1(akku_o_c_1), .B1(akku_o_c_2), 
    .A1(\CPU/n46880 ), .C0(\CPU/n45721 ), .B0(akku_o_c_3), .A0(\CPU/n46880 ), 
    .F0(\CPU/n45694 ), .F1(\CPU/n46215 ));
  CPU_SLICE_1229 \CPU/SLICE_1229 ( .D1(\CPU/n223 ), .C1(\CPU/n244_adj_329 ), 
    .B1(\CPU/n22673 ), .A1(\CPU/n45922 ), .D0(\CPU/n256 ), 
    .C0(\CPU/n107_adj_346 ), .B0(\CPU/n251 ), .A0(\CPU/n255 ), 
    .F0(\CPU/n7_adj_452 ), .F1(\CPU/n253 ));
  SLICE_1230 SLICE_1230( .C1(\CPU/n46117 ), .B1(\CPU/n124 ), .A1(\CPU/n46116 ), 
    .D0(\CPU/n46073 ), .C0(\CPU/n152 ), .B0(\CPU/n12_adj_358 ), 
    .A0(\CPU/n46088 ), .M1(data_1), .M0(data_0), .CLK(\RAM/mem_53__7__N_267 ), 
    .F0(\CPU/n46058 ), .Q0(\RAM/mem_53_0 ), .F1(\CPU/n46099 ), 
    .Q1(\RAM/mem_53_1 ));
  CPU_SLICE_1231 \CPU/SLICE_1231 ( .D1(\CPU/n43678 ), .C1(\CPU/n45896 ), 
    .B1(\CPU/n46051 ), .A1(\CPU/n6_adj_402 ), .D0(\CPU/n45881 ), 
    .C0(\CPU/n4212 ), .B0(\CPU/n45883 ), .A0(\CPU/n4_adj_389 ), 
    .F0(\CPU/n45838 ), .F1(\CPU/n43679 ));
  CPU_SLICE_1232 \CPU/SLICE_1232 ( .D1(\CPU/n45957 ), .C1(\CPU/n245_adj_324 ), 
    .B1(\CPU/n224 ), .A1(\CPU/n45963 ), .D0(\CPU/n154 ), 
    .C0(\CPU/n278_adj_483 ), .B0(\CPU/n257 ), .A0(\CPU/n168 ), 
    .F0(\CPU/n30723 ), .F1(\CPU/n254_adj_453 ));
  SLICE_1233 SLICE_1233( .D1(\CPU/n45952 ), .C1(\CPU/n45954 ), 
    .B1(\CPU/n45975 ), .A1(\CPU/n45953 ), .D0(\CPU/n161_adj_302 ), 
    .C0(\CPU/n160 ), .B0(\CPU/n45986 ), .A0(\CPU/n45994 ), .M1(data_7), 
    .M0(data_6), .CLK(\RAM/mem_63__7__N_297 ), .F0(\CPU/n191_adj_326 ), 
    .Q0(\RAM/mem_63_6 ), .F1(\CPU/n45931 ), .Q1(\RAM/mem_63_7 ));
  CPU_SLICE_1234 \CPU/SLICE_1234 ( .D1(\CPU/n45810 ), .C1(\CPU/n37_adj_301 ), 
    .B1(\CPU/n15 ), .A1(\CPU/n45845 ), .D0(\CPU/n4_adj_380 ), 
    .C0(\CPU/n45843 ), .B0(\CPU/n43732 ), .A0(\CPU/n43765 ), .F0(\CPU/n21939 ), 
    .F1(\CPU/n404 ));
  CPU_SLICE_1235 \CPU/SLICE_1235 ( .B1(\CPU/n89 ), .A1(\CPU/n19 ), 
    .D0(\CPU/n1857 ), .C0(\CPU/n6_adj_350 ), .B0(\CPU/n1856 ), 
    .A0(\CPU/n1858 ), .F0(\CPU/n40781 ), .F1(\CPU/n43547 ));
  CPU_SLICE_1236 \CPU/SLICE_1236 ( .B1(\CPU/oprand_4 ), .A1(akku_o_c_2), 
    .D0(\CPU/n116 ), .C0(\CPU/n118 ), .B0(\CPU/n46264 ), .A0(\CPU/n46266 ), 
    .F0(\CPU/n8_adj_451 ), .F1(\CPU/mult_5u_5u_0_pp_2_6 ));
  CPU_SLICE_1237 \CPU/SLICE_1237 ( .D1(\CPU/n41371 ), .C1(\CPU/n45841 ), 
    .B1(\CPU/n435 ), .A1(\CPU/n45817 ), .B0(\CPU/n43762 ), .A0(\CPU/n43714 ), 
    .F0(\CPU/n45809 ), .F1(\CPU/n45812 ));
  CPU_SLICE_1238 \CPU/SLICE_1238 ( .D1(\CPU/n45908 ), .C1(\CPU/n37_adj_318 ), 
    .B1(\CPU/n237_adj_412 ), .A1(\CPU/n45903 ), .D0(\CPU/n46085 ), 
    .C0(\CPU/n23063 ), .B0(\CPU/n46064 ), .A0(\CPU/n46179 ), .F0(\CPU/n23445 ), 
    .F1(\CPU/n45894 ));
  CPU_SLICE_1239 \CPU/SLICE_1239 ( .B1(\CPU/oprand_3 ), .A1(\CPU/oprand_0 ), 
    .D0(\CPU/n46873 ), .C0(\CPU/n46330 ), .B0(\CPU/n46324 ), .A0(\CPU/n46345 ), 
    .F0(\CPU/n109_adj_498 ), .F1(\CPU/n46250 ));
  reset reset_I( .PADDI(reset_c), .reset(reset));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  akku_o_0_ \akku_o[0]_I ( .PADDO(akku_o_c_0), .akkuo0(akku_o[0]));
  akku_o_1_ \akku_o[1]_I ( .PADDO(akku_o_c_1), .akkuo1(akku_o[1]));
  akku_o_2_ \akku_o[2]_I ( .PADDO(akku_o_c_2), .akkuo2(akku_o[2]));
  akku_o_3_ \akku_o[3]_I ( .PADDO(akku_o_c_3), .akkuo3(akku_o[3]));
  akku_o_4_ \akku_o[4]_I ( .PADDO(akku_o_c_4), .akkuo4(akku_o[4]));
  akku_o_5_ \akku_o[5]_I ( .PADDO(akku_o_c_5), .akkuo5(akku_o[5]));
  akku_o_6_ \akku_o[6]_I ( .PADDO(akku_o_c_6), .akkuo6(akku_o[6]));
  akku_o_7_ \akku_o[7]_I ( .PADDO(akku_o_c_7), .akkuo7(akku_o[7]));
  akku_o_8_ \akku_o[8]_I ( .PADDO(akku_o_c_8), .akkuo8(akku_o[8]));
  GSR_INST GSR_INST( .GSRNET(reset_c));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module SLICE_0 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5058_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5058_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_279_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );
  wire   GATE;

  AND2 INST50( .A(SP), .B(CK), .Z(GATE));
  FL1S1D INST01( .D0(D0), .D1(D1), .CK(GATE), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_1 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5055_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5055_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_279_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_2 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5055_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5055_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \CPU/add_279_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_3 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5055_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5055_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20003 \CPU/add_279_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h07f7;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_4 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5055_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5055_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_277_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_5 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5052_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5052_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_277_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_6 ( output FCO );
  wire   GNDI;

  alu2_mult \CPU/mult_5u_5u_0_cin_lr_add_2 ( .A0(GNDI), .A1(GNDI), .B0(GNDI), 
    .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module alu2_mult ( input A0, A1, B0, B1, CI, output S0, S1, CO1 );

  FADD2B INST01( .A0(A0), .A1(A1), .B0(B0), .B1(B1), .CI(CI), .COUT(CO1), 
    .S0(S0), .S1(S1));
endmodule

module SLICE_7 ( input B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5037_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5037_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  alu2_mult \CPU/Cadd_mult_5u_5u_0_0_1 ( .A0(GNDI), .A1(A1), .B0(GNDI), 
    .B1(B1), .CI(), .S0(), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_8 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );

  alu2_mult \CPU/mult_5u_5u_0_add_0_2 ( .A0(A0), .A1(A1), .B0(B0), .B1(B1), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_9 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );

  alu2_mult \CPU/mult_5u_5u_0_add_0_3 ( .A0(A0), .A1(A1), .B0(B0), .B1(B1), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_10 ( input B1, B0, FCI, output F0, F1 );
  wire   GNDI;

  alu2_mult \CPU/mult_5u_5u_0_add_0_4 ( .A0(GNDI), .A1(GNDI), .B0(B0), .B1(B1), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_11 ( input B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5037_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5037_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  alu2_mult \CPU/Cadd_t_mult_5u_5u_0_1_1 ( .A0(GNDI), .A1(A1), .B0(GNDI), 
    .B1(B1), .CI(), .S0(), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_12 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );

  alu2_mult \CPU/t_mult_5u_5u_0_add_1_2 ( .A0(A0), .A1(A1), .B0(B0), .B1(B1), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_13 ( input B1, A1, B0, A0, FCI, output F0, F1 );

  alu2_mult \CPU/t_mult_5u_5u_0_add_1_3 ( .A0(A0), .A1(A1), .B0(B0), .B1(B1), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_14 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  alu2_mult0004 \CPU/mult_5u_5u_0_mult_0_0 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module alu2_mult0004 ( input A0, A1, C0, C1, B0, B1, D0, D1, CI, output S0, S1, 
    CO1 );

  MULT2 INST01( .A0(A0), .A1(C0), .A2(A1), .A3(C1), .B0(B0), .B1(D0), .B2(B1), 
    .B3(D1), .CI(CI), .P0(S0), .P1(S1), .CO(CO1));
endmodule

module CPU_SLICE_15 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  alu2_mult0004 \CPU/mult_5u_5u_0_mult_0_1 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_16 ( input D1, B1, D0, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  alu2_mult0004 \CPU/mult_5u_5u_0_mult_0_2 ( .A0(A0), .A1(GNDI), .C0(GNDI), 
    .C1(GNDI), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_17 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  alu2_mult0004 \CPU/mult_5u_5u_0_mult_2_0 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_18 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  alu2_mult0004 \CPU/mult_5u_5u_0_mult_2_1 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_19 ( input D1, B1, D0, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  alu2_mult0004 \CPU/mult_5u_5u_0_mult_2_2 ( .A0(A0), .A1(GNDI), .C0(GNDI), 
    .C1(GNDI), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_20 ( output FCO );
  wire   GNDI;

  alu2_mult \CPU/mult_5u_5u_0_cin_lr_add_0 ( .A0(GNDI), .A1(GNDI), .B0(GNDI), 
    .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module SLICE_21 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5157_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5157_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \CPU/div_28_add_187_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0e1f;
  defparam inst1.INIT1 = 16'h0e1f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_22 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5157_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5157_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \CPU/div_28_add_187_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_23 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5154_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5154_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \CPU/div_28_add_187_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0f66;
  defparam inst1.INIT1 = 16'h0e1f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_24 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5052_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5052_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \CPU/add_277_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_25 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5154_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5154_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20007 \CPU/div_28_add_187_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfe10;
  defparam inst1.INIT1 = 16'hf1c0;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_26 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5154_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5154_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \CPU/div_28_add_187_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h01ef;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_27 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5154_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5154_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 \CPU/div_28_add_166_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0bf4;
  defparam inst1.INIT1 = 16'h0bf4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_28 ( input D1, C1, B1, A1, A0, M1, M0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5151_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5151_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20010 \CPU/div_28_add_166_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h0f8d;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_29 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5151_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5151_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20011 \CPU/div_28_add_166_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf4a0;
  defparam inst1.INIT1 = 16'h0cfe;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_30 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5151_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5151_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 \CPU/div_28_add_166_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h01ef;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_31 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5184_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5184_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \CPU/div_53_add_172_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0ff4;
  defparam inst1.INIT1 = 16'h0bf4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_32 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5184_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5184_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20014 \CPU/div_53_add_172_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0f8d;
  defparam inst1.INIT1 = 16'h0bf4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_33 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5184_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5184_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \CPU/div_53_add_172_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf4a0;
  defparam inst1.INIT1 = 16'hf072;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_34 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5184_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5184_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20016 \CPU/div_53_add_172_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h04f4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_35 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \CPU/div_53_add_193_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_36 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5187_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5187_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \CPU/div_53_add_193_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_37 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5187_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5187_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20017 \CPU/div_53_add_193_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf099;
  defparam inst1.INIT1 = 16'h0e1f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_38 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5187_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5187_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20018 \CPU/div_53_add_193_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfe0e;
  defparam inst1.INIT1 = 16'hf1c0;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_39 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5187_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5187_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20019 \CPU/div_53_add_193_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h01f1;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_40 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5052_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5052_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20003 \CPU/add_277_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_41 ( input D0, C0, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5043_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5043_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20020 \CPU/add_1769_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h556a;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_42 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5043_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5043_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20021 \CPU/add_1769_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20021 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h556a;
  defparam inst1.INIT1 = 16'h556a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_43 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5043_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5043_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20021 \CPU/add_1769_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_44 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5040_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5040_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20021 \CPU/add_1769_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_45 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5040_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5040_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20022 \CPU/add_1769_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20022 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h556a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_46 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5145_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5145_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_613_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_47 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5142_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5142_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_613_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20023 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_48 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5142_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5142_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_613_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_49 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5142_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5142_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20024 \CPU/add_613_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20024 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h01ff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_50 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5142_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5142_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_611_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_51 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5139_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5139_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_611_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_52 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5139_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5139_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_611_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5139_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5139_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20025 \CPU/add_611_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20025 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h09f9;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_54 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5139_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5139_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_609_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_55 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5136_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5136_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_609_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_56 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5136_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5136_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_609_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_57 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5136_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5136_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20026 \CPU/add_609_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20026 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h06f6;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_58 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5136_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5136_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_607_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_59 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5133_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5133_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_607_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_60 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5133_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5133_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_607_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_61 ( input D0, C0, B0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5052_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5052_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20027 \CPU/add_275_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20027 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hFFFC;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_62 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5133_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5133_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20028 \CPU/add_607_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20028 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h04fe;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_63 ( input C0, B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5133_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5133_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20029 \CPU/add_605_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20029 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'he1e1;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_64 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5130_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5130_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20030 \CPU/add_605_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20030 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h56aa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_65 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5130_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5130_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20031 \CPU/add_605_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20031 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hee1e;
  defparam inst1.INIT1 = 16'h6666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_66 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5049_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5049_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20032 \CPU/add_275_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20032 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf00f;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_67 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5049_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5049_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20033 \CPU/add_275_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20033 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha956;
  defparam inst1.INIT1 = 16'h659a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_68 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5130_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5130_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20034 \CPU/add_605_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20034 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h07ff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_69 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5130_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5130_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_559_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_70 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5127_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5127_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_559_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_71 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5127_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5127_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20035 \CPU/add_559_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20035 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_72 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5127_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5127_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20025 \CPU/add_559_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_73 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5127_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5127_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_557_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_74 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5124_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5124_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_557_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_75 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5124_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5124_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20035 \CPU/add_557_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_76 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5124_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5124_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20026 \CPU/add_557_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_77 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5124_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5124_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_555_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_78 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5121_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5121_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_555_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_79 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5121_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5121_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20035 \CPU/add_555_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_80 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5121_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5121_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20028 \CPU/add_555_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_81 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5121_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5121_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_553_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_82 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5118_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5118_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_553_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_83 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5118_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5118_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20035 \CPU/add_553_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_84 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5118_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5118_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20028 \CPU/add_553_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_85 ( input D0, C0, B0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5118_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5118_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20036 \CPU/add_551_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20036 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hFC03;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5115_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5115_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20037 \CPU/add_551_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20037 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'haaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5115_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5115_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20038 \CPU/add_551_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20038 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'haaaa;
  defparam inst1.INIT1 = 16'he111;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_88 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5115_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5115_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20024 \CPU/add_551_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5166_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5166_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \CPU/div_39_add_172_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_90 ( input D1, C1, B1, A1, A0, M1, M0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5166_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5166_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20039 \CPU/div_39_add_172_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20039 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h0bf4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_91 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5049_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5049_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20024 \CPU/add_275_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5166_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5166_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20040 \CPU/div_39_add_172_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20040 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0b4f;
  defparam inst1.INIT1 = 16'hf072;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_93 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5163_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5163_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20041 \CPU/div_39_add_172_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20041 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0e1f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_94 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5115_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5115_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_502_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_95 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5112_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5112_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_502_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_96 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5112_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5112_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \CPU/add_502_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5181_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5181_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20009 \CPU/div_46_add_193_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_98 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5112_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5112_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20042 \CPU/add_502_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20042 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h09ff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_99 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5112_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5112_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_500_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_100 ( input D1, C1, B1, A1, A0, M1, M0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5178_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5178_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20010 \CPU/div_46_add_193_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_101 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5109_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5109_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_500_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_102 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5109_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5109_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \CPU/add_500_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_103 ( input A1, D0, C0, B0, A0, M1, M0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5178_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5178_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20043 \CPU/div_46_add_193_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20043 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf4a0;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_104 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5109_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5109_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20042 \CPU/add_500_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_105 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5109_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5109_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_498_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_106 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5106_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5106_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_498_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_107 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5178_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5178_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20044 \CPU/div_46_add_193_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20044 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h01f1;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_108 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5106_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5106_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \CPU/add_498_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_109 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5106_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5106_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20026 \CPU/add_498_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_110 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5106_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5106_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_496_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_111 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5103_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5103_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_496_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_112 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5103_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5103_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \CPU/add_496_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5169_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5169_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \CPU/div_39_add_193_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_114 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5103_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5103_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20044 \CPU/add_496_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_115 ( input D0, C0, B0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5103_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5103_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20045 \CPU/add_494_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20045 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hFC00;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5100_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5100_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20046 \CPU/add_494_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20046 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_117 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5100_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5100_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20047 \CPU/add_494_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20047 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hee1e;
  defparam inst1.INIT1 = 16'he11e;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_118 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5100_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5100_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20048 \CPU/add_494_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20048 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0dff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5169_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5169_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \CPU/div_39_add_193_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5169_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5169_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20049 \CPU/div_39_add_193_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20049 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf099;
  defparam inst1.INIT1 = 16'h0e3f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5169_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5169_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20050 \CPU/div_39_add_193_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20050 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf1e0;
  defparam inst1.INIT1 = 16'h0e1f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_122 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5100_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5100_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_451_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_123 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5097_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5097_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_451_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_124 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5097_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5097_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_451_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_125 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5097_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5097_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20025 \CPU/add_451_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_126 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5097_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5097_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_449_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_127 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5094_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5094_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_449_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_128 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5094_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5094_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_449_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_129 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5094_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5094_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20026 \CPU/add_449_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_130 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5094_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5094_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_447_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_131 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5091_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5091_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_447_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_132 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5091_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5091_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20023 \CPU/add_447_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_133 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5091_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5091_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20028 \CPU/add_447_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_134 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5166_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5166_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20051 \CPU/div_39_add_193_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20051 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h0e1f;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_135 ( input D0, C0, B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5091_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5091_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20052 \CPU/add_445_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20052 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9a65;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5088_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5088_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20053 \CPU/add_445_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20053 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha659;
  defparam inst1.INIT1 = 16'h56a9;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_137 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5088_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5088_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20054 \CPU/add_445_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20054 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9969;
  defparam inst1.INIT1 = 16'h9669;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_138 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5088_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5088_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20028 \CPU/add_445_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_139 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5088_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5088_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_394_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_140 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5085_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5085_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_394_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_141 ( input M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5049_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5049_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20055 \CPU/add_1770_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20055 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_142 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5085_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5085_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_394_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_143 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5085_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5085_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20056 \CPU/add_394_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20056 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h02ff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_144 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5085_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5085_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_392_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_145 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5082_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5082_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_392_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_146 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5082_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5082_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_392_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_147 ( input D1, C1, B1, D0, C0, B0, M1, M0, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5046_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5046_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20057 \CPU/add_1770_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20057 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h596a;
  defparam inst1.INIT1 = 16'h596a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_148 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5082_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5082_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20025 \CPU/add_392_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_149 ( input D1, C1, B1, D0, C0, B0, A0, M1, M0, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5046_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5046_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20058 \CPU/add_1770_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20058 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hd1e2;
  defparam inst1.INIT1 = 16'h596a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_150 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5082_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5082_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_390_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_151 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5079_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5079_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_390_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_152 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5079_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5079_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_390_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_153 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5079_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5079_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20026 \CPU/add_390_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_154 ( input D0, C0, B0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5079_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5079_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20059 \CPU/add_388_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20059 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hFCC0;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, M1, M0, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5076_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5076_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20060 \CPU/add_388_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20060 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF03C;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5076_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5076_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20061 \CPU/add_388_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20061 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha956;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5046_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5046_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20062 \CPU/add_1770_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20062 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hd1e2;
  defparam inst1.INIT1 = 16'hd1e2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_158 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5076_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5076_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20003 \CPU/add_388_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_159 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5076_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5076_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_340_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_160 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5073_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5073_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_340_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5046_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5046_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20062 \CPU/add_1770_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_162 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5073_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5073_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20035 \CPU/add_340_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_163 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5073_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5073_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20026 \CPU/add_340_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_164 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5073_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5073_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_338_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_165 ( input A1, M1, M0, CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5043_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5043_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20063 \CPU/add_1770_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20063 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0fff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_166 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5070_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5070_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_338_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_167 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5070_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5070_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20035 \CPU/add_338_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_168 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5070_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5070_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20025 \CPU/add_338_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_169 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5070_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5070_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_336_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_170 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5067_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5067_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_336_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_171 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5067_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5067_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20035 \CPU/add_336_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_172 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5067_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5067_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20028 \CPU/add_336_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_173 ( input D0, C0, B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5067_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5067_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20064 \CPU/add_334_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20064 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha955;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5064_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5064_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20065 \CPU/add_334_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20065 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h56aa;
  defparam inst1.INIT1 = 16'h9669;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_175 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5064_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5064_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20066 \CPU/add_334_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20066 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9969;
  defparam inst1.INIT1 = 16'h56aa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_176 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5064_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5064_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20003 \CPU/add_334_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_177 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5064_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5064_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_283_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_178 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5061_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5061_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_283_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_179 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5061_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5061_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \CPU/add_283_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_180 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5061_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5061_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20041 \CPU/add_283_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_181 ( input B0, A0, M1, M0, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5061_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5061_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \CPU/add_281_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_182 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5058_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5058_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 \CPU/add_281_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_183 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5058_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5058_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \CPU/add_281_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_184 ( input D1, C1, B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre \RAM/data_7__I_0_5058_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5058_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20041 \CPU/add_281_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \RAM/Select_6140_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut4 \RAM/Select_6139_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0067 \CPU/oprand_i0_i3_rep_1174 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0067 \CPU/oprand_i0_i4_rep_1172 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0067 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \RAM/Select_6142_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut4 \RAM/Select_6141_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0067 \CPU/oprand_i0_i1_rep_1177 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0067 \CPU/oprand_i0_i2_rep_1175 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_187 ( input D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40068 \CPU/mux_1263_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0067 \CPU/akku_i0_i1_rep_1179 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40069 \CPU/i14965_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \RAM/Select_6143_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0067 \CPU/oprand_i0_i0 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0067 \CPU/oprand_i0_i0_rep_1181 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_192 ( input B1, A1, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40070 \CPU/i1985_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \CPU/i1983_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0067 \CPU/pc_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0067 \CPU/pc_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_193 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40072 \CPU/i1999_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \CPU/i1992_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0067 \CPU/pc_i0_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0067 \CPU/pc_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h78F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40074 \CPU/i2013_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \CPU/i2006_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0067 \CPU/pc_i0_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0067 \CPU/pc_i0_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_195 ( input D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40075 \CPU/i23900_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0076 \CPU/states__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0076 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module RAM_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \RAM/Select_6137_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut4 \RAM/Select_6138_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5002_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0077 \RAM/data_7__I_0_5002_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0077 ( input D0, D1, SD, SP, CK, LSR, output Q );
  wire   GATE;

  AND2 INST50( .A(SP), .B(CK), .Z(GATE));
  FL1S1B INST01( .D0(D0), .D1(D1), .CK(GATE), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly;

  lut40069 \CPU/i15505_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \RAM/Select_6136_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0077 \RAM/data_7__I_0_5002_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0077 \RAM/data_7__I_0_5002_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_448 ( input B1, A1, C0, B0, A0, M1, M0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40070 \CPU/i2_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \CPU/i2_3_lut_rep_664 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5025_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5025_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC6C6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_449 ( input B1, A1, B0, A0, M1, M0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40079 \CPU/i36957_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \CPU/i37141_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5028_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5028_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_450 ( input B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40079 \CPU/i37139_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \CPU/i37208_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5028_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5028_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_451 ( input B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40070 \CPU/i1_2_lut_adj_217 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \CPU/i2_2_lut_3_lut_4_lut_adj_194 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5028_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5028_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9B64) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_452 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40082 \CPU/i24252_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \CPU/i5717_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5028_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5028_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF6F6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_453 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40084 \CPU/pc_5__I_0_299_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \CPU/pc_5__I_0_299_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0067 \CPU/adreg_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0067 \CPU/adreg_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40084 \CPU/pc_5__I_0_299_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \CPU/pc_5__I_0_299_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0067 \CPU/adreg_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0067 \CPU/adreg_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_455 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40084 \CPU/pc_5__I_0_299_i6_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \CPU/pc_5__I_0_299_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0067 \CPU/adreg_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0067 \CPU/adreg_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_456 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40085 \CPU/i5787_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \CPU/n271_bdd_4_lut_38352 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0067 \CPU/akku_i0_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB332) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_457 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \CPU/SLICE_457/CPU/SLICE_457_K1_H1 , 
         \CPU/SLICE_457/CPU/i15813/GATE_H0 , VCCI, GNDI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40086 \CPU/SLICE_457_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/SLICE_457/CPU/SLICE_457_K1_H1 ));
  lut40087 \CPU/i15813/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/SLICE_457/CPU/i15813/GATE_H0 ));
  vmuxregsre0067 \CPU/akku_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/SLICE_457_K0K1MUX ( .D0(\CPU/SLICE_457/CPU/i15813/GATE_H0 ), 
    .D1(\CPU/SLICE_457/CPU/SLICE_457_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module CPU_SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \CPU/SLICE_458/CPU/SLICE_458_K1_H1 , 
         \CPU/SLICE_458/CPU/i15815/GATE_H0 , VCCI, GNDI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40086 \CPU/SLICE_458_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/SLICE_458/CPU/SLICE_458_K1_H1 ));
  lut40087 \CPU/i15815/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/SLICE_458/CPU/i15815/GATE_H0 ));
  vmuxregsre0067 \CPU/akku_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/SLICE_458_K0K1MUX ( .D0(\CPU/SLICE_458/CPU/i15815/GATE_H0 ), 
    .D1(\CPU/SLICE_458/CPU/SLICE_458_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_459 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \CPU/SLICE_459/CPU/SLICE_459_K1_H1 , 
         \CPU/SLICE_459/CPU/i15817/GATE_H0 , VCCI, GNDI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40086 \CPU/SLICE_459_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/SLICE_459/CPU/SLICE_459_K1_H1 ));
  lut40087 \CPU/i15817/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/SLICE_459/CPU/i15817/GATE_H0 ));
  vmuxregsre0067 \CPU/akku_i0_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/SLICE_459_K0K1MUX ( .D0(\CPU/SLICE_459/CPU/i15817/GATE_H0 ), 
    .D1(\CPU/SLICE_459/CPU/SLICE_459_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \CPU/SLICE_460/CPU/SLICE_460_K1_H1 , 
         \CPU/SLICE_460/CPU/i15819/GATE_H0 , VCCI, GNDI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40086 \CPU/SLICE_460_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/SLICE_460/CPU/SLICE_460_K1_H1 ));
  lut40087 \CPU/i15819/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/SLICE_460/CPU/i15819/GATE_H0 ));
  vmuxregsre0067 \CPU/akku_i0_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/SLICE_460_K0K1MUX ( .D0(\CPU/SLICE_460/CPU/i15819/GATE_H0 ), 
    .D1(\CPU/SLICE_460/CPU/SLICE_460_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_461 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \CPU/SLICE_461/CPU/SLICE_461_K1_H1 , 
         \CPU/SLICE_461/CPU/i15821/GATE_H0 , VCCI, GNDI, DI0_dly, CLK_dly, 
         CE_dly;

  lut40088 \CPU/SLICE_461_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/SLICE_461/CPU/SLICE_461_K1_H1 ));
  lut40087 \CPU/i15821/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/SLICE_461/CPU/i15821/GATE_H0 ));
  vmuxregsre0067 \CPU/akku_i0_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/SLICE_461_K0K1MUX ( .D0(\CPU/SLICE_461/CPU/i15821/GATE_H0 ), 
    .D1(\CPU/SLICE_461/CPU/SLICE_461_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40068 \CPU/mux_1263_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \CPU/mux_1263_i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0067 \CPU/akku_i0_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0067 \CPU/akku_i0_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_463 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40089 \CPU/i1302_2_lut_rep_1122_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \CPU/mux_1263_i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0067 \CPU/akku_i0_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_464 ( input C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40090 \CPU/i4_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \CPU/i23736_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0076 \CPU/states__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6969) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h450F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_465 ( input D1, C1, B1, A1, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40092 \CPU/i2_4_lut_adj_105 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \CPU/i23945_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0076 \CPU/states__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h393C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB3B3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i85_SLICE_466 ( input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   \CPU/i85/SLICE_466/CPU/i85/SLICE_466_K1_H1 , GNDI, 
         \CPU/i85/SLICE_466/CPU/i85/GATE_H0 ;

  lut40094 \CPU/i85/SLICE_466_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i85/SLICE_466/CPU/i85/SLICE_466_K1_H1 ));
  lut40095 \CPU/i85/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\CPU/i85/SLICE_466/CPU/i85/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/i85/SLICE_466_K0K1MUX ( 
    .D0(\CPU/i85/SLICE_466/CPU/i85/GATE_H0 ), 
    .D1(\CPU/i85/SLICE_466/CPU/i85/SLICE_466_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i84_SLICE_467 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \CPU/i84/SLICE_467/CPU/i84/SLICE_467_K1_H1 , 
         \CPU/i84/SLICE_467/CPU/i84/GATE_H0 ;

  lut40096 \CPU/i84/SLICE_467_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i84/SLICE_467/CPU/i84/SLICE_467_K1_H1 ));
  lut40096 \CPU/i84/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i84/SLICE_467/CPU/i84/GATE_H0 ));
  selmux2 \CPU/i84/SLICE_467_K0K1MUX ( 
    .D0(\CPU/i84/SLICE_467/CPU/i84/GATE_H0 ), 
    .D1(\CPU/i84/SLICE_467/CPU/i84/SLICE_467_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i55_SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \CPU/i55/SLICE_468/CPU/i55/SLICE_468_K1_H1 , 
         \CPU/i55/SLICE_468/CPU/i55/GATE_H0 ;

  lut40097 \CPU/i55/SLICE_468_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i55/SLICE_468/CPU/i55/SLICE_468_K1_H1 ));
  lut40098 \CPU/i55/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i55/SLICE_468/CPU/i55/GATE_H0 ));
  selmux2 \CPU/i55/SLICE_468_K0K1MUX ( 
    .D0(\CPU/i55/SLICE_468/CPU/i55/GATE_H0 ), 
    .D1(\CPU/i55/SLICE_468/CPU/i55/SLICE_468_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0804) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0009) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i54_SLICE_469 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \CPU/i54/SLICE_469/CPU/i54/SLICE_469_K1_H1 , 
         \CPU/i54/SLICE_469/CPU/i54/GATE_H0 ;

  lut40097 \CPU/i54/SLICE_469_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i54/SLICE_469/CPU/i54/SLICE_469_K1_H1 ));
  lut40099 \CPU/i54/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i54/SLICE_469/CPU/i54/GATE_H0 ));
  selmux2 \CPU/i54/SLICE_469_K0K1MUX ( 
    .D0(\CPU/i54/SLICE_469/CPU/i54/GATE_H0 ), 
    .D1(\CPU/i54/SLICE_469/CPU/i54/SLICE_469_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0006) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i63_SLICE_470 ( input D1, C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   \CPU/i63/SLICE_470/CPU/i63/SLICE_470_K1_H1 , GNDI, 
         \CPU/i63/SLICE_470/CPU/i63/GATE_H0 ;

  lut40100 \CPU/i63/SLICE_470_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i63/SLICE_470/CPU/i63/SLICE_470_K1_H1 ));
  lut40101 \CPU/i63/GATE ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\CPU/i63/SLICE_470/CPU/i63/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/i63/SLICE_470_K0K1MUX ( 
    .D0(\CPU/i63/SLICE_470/CPU/i63/GATE_H0 ), 
    .D1(\CPU/i63/SLICE_470/CPU/i63/SLICE_470_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38758_SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38758/SLICE_471/CPU/i38758/SLICE_471_K1_H1 , 
         \CPU/i38758/SLICE_471/CPU/i38758/GATE_H0 ;

  lut40102 \CPU/i38758/SLICE_471_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38758/SLICE_471/CPU/i38758/SLICE_471_K1_H1 ));
  lut40103 \CPU/i38758/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38758/SLICE_471/CPU/i38758/GATE_H0 ));
  selmux2 \CPU/i38758/SLICE_471_K0K1MUX ( 
    .D0(\CPU/i38758/SLICE_471/CPU/i38758/GATE_H0 ), 
    .D1(\CPU/i38758/SLICE_471/CPU/i38758/SLICE_471_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2820) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0820) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i62_SLICE_472 ( input D1, C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   \CPU/i62/SLICE_472/CPU/i62/SLICE_472_K1_H1 , GNDI, 
         \CPU/i62/SLICE_472/CPU/i62/GATE_H0 ;

  lut40100 \CPU/i62/SLICE_472_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i62/SLICE_472/CPU/i62/SLICE_472_K1_H1 ));
  lut40101 \CPU/i62/GATE ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\CPU/i62/SLICE_472/CPU/i62/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/i62/SLICE_472_K0K1MUX ( 
    .D0(\CPU/i62/SLICE_472/CPU/i62/GATE_H0 ), 
    .D1(\CPU/i62/SLICE_472/CPU/i62/SLICE_472_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_i38429_SLICE_473 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38429/SLICE_473/CPU/i38429/SLICE_473_K1_H1 , 
         \CPU/i38429/SLICE_473/CPU/i38429/GATE_H0 ;

  lut40104 \CPU/i38429/SLICE_473_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38429/SLICE_473/CPU/i38429/SLICE_473_K1_H1 ));
  lut40105 \CPU/i38429/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38429/SLICE_473/CPU/i38429/GATE_H0 ));
  selmux2 \CPU/i38429/SLICE_473_K0K1MUX ( 
    .D0(\CPU/i38429/SLICE_473/CPU/i38429/GATE_H0 ), 
    .D1(\CPU/i38429/SLICE_473/CPU/i38429/SLICE_473_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38444_SLICE_474 ( input D1, C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   \CPU/i38444/SLICE_474/CPU/i38444/SLICE_474_K1_H1 , GNDI, 
         \CPU/i38444/SLICE_474/CPU/i38444/GATE_H0 ;

  lut40106 \CPU/i38444/SLICE_474_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38444/SLICE_474/CPU/i38444/SLICE_474_K1_H1 ));
  lut40107 \CPU/i38444/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\CPU/i38444/SLICE_474/CPU/i38444/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/i38444/SLICE_474_K0K1MUX ( 
    .D0(\CPU/i38444/SLICE_474/CPU/i38444/GATE_H0 ), 
    .D1(\CPU/i38444/SLICE_474/CPU/i38444/SLICE_474_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38298_SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38298/SLICE_475/CPU/i38298/SLICE_475_K1_H1 , 
         \CPU/i38298/SLICE_475/CPU/i38298/GATE_H0 ;

  lut40096 \CPU/i38298/SLICE_475_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38298/SLICE_475/CPU/i38298/SLICE_475_K1_H1 ));
  lut40096 \CPU/i38298/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38298/SLICE_475/CPU/i38298/GATE_H0 ));
  selmux2 \CPU/i38298/SLICE_475_K0K1MUX ( 
    .D0(\CPU/i38298/SLICE_475/CPU/i38298/GATE_H0 ), 
    .D1(\CPU/i38298/SLICE_475/CPU/i38298/SLICE_475_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_i62_adj_78_SLICE_476 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i62_adj_78/SLICE_476/CPU/i62_adj_78/SLICE_476_K1_H1 , 
         \CPU/i62_adj_78/SLICE_476/CPU/i62_adj_78/GATE_H0 ;

  lut40108 \CPU/i62_adj_78/SLICE_476_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i62_adj_78/SLICE_476/CPU/i62_adj_78/SLICE_476_K1_H1 ));
  lut40109 \CPU/i62_adj_78/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i62_adj_78/SLICE_476/CPU/i62_adj_78/GATE_H0 ));
  selmux2 \CPU/i62_adj_78/SLICE_476_K0K1MUX ( 
    .D0(\CPU/i62_adj_78/SLICE_476/CPU/i62_adj_78/GATE_H0 ), 
    .D1(\CPU/i62_adj_78/SLICE_476/CPU/i62_adj_78/SLICE_476_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38442_SLICE_477 ( input C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \CPU/i38442/SLICE_477/CPU/i38442/SLICE_477_K1_H1 , 
         \CPU/i38442/SLICE_477/CPU/i38442/GATE_H0 ;

  lut40110 \CPU/i38442/SLICE_477_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\CPU/i38442/SLICE_477/CPU/i38442/SLICE_477_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \CPU/i38442/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38442/SLICE_477/CPU/i38442/GATE_H0 ));
  selmux2 \CPU/i38442/SLICE_477_K0K1MUX ( 
    .D0(\CPU/i38442/SLICE_477/CPU/i38442/GATE_H0 ), 
    .D1(\CPU/i38442/SLICE_477/CPU/i38442/SLICE_477_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0707) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38760_SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38760/SLICE_478/CPU/i38760/SLICE_478_K1_H1 , 
         \CPU/i38760/SLICE_478/CPU/i38760/GATE_H0 ;

  lut40112 \CPU/i38760/SLICE_478_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38760/SLICE_478/CPU/i38760/SLICE_478_K1_H1 ));
  lut40113 \CPU/i38760/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38760/SLICE_478/CPU/i38760/GATE_H0 ));
  selmux2 \CPU/i38760/SLICE_478_K0K1MUX ( 
    .D0(\CPU/i38760/SLICE_478/CPU/i38760/GATE_H0 ), 
    .D1(\CPU/i38760/SLICE_478/CPU/i38760/SLICE_478_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i113_SLICE_479 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \CPU/i113/SLICE_479/CPU/i113/SLICE_479_K1_H1 , 
         \CPU/i113/SLICE_479/CPU/i113/GATE_H0 ;

  lut40114 \CPU/i113/SLICE_479_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i113/SLICE_479/CPU/i113/SLICE_479_K1_H1 ));
  lut40115 \CPU/i113/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i113/SLICE_479/CPU/i113/GATE_H0 ));
  selmux2 \CPU/i113/SLICE_479_K0K1MUX ( 
    .D0(\CPU/i113/SLICE_479/CPU/i113/GATE_H0 ), 
    .D1(\CPU/i113/SLICE_479/CPU/i113/SLICE_479_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38439_SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38439/SLICE_480/CPU/i38439/SLICE_480_K1_H1 , 
         \CPU/i38439/SLICE_480/CPU/i38439/GATE_H0 ;

  lut40114 \CPU/i38439/SLICE_480_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38439/SLICE_480/CPU/i38439/SLICE_480_K1_H1 ));
  lut40109 \CPU/i38439/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38439/SLICE_480/CPU/i38439/GATE_H0 ));
  selmux2 \CPU/i38439/SLICE_480_K0K1MUX ( 
    .D0(\CPU/i38439/SLICE_480/CPU/i38439/GATE_H0 ), 
    .D1(\CPU/i38439/SLICE_480/CPU/i38439/SLICE_480_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_i38192_SLICE_481 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38192/SLICE_481/CPU/i38192/SLICE_481_K1_H1 , 
         \CPU/i38192/SLICE_481/CPU/i38192/GATE_H0 ;

  lut40116 \CPU/i38192/SLICE_481_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38192/SLICE_481/CPU/i38192/SLICE_481_K1_H1 ));
  lut40117 \CPU/i38192/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38192/SLICE_481/CPU/i38192/GATE_H0 ));
  selmux2 \CPU/i38192/SLICE_481_K0K1MUX ( 
    .D0(\CPU/i38192/SLICE_481/CPU/i38192/GATE_H0 ), 
    .D1(\CPU/i38192/SLICE_481/CPU/i38192/SLICE_481_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2801) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38437_SLICE_482 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38437/SLICE_482/CPU/i38437/SLICE_482_K1_H1 , 
         \CPU/i38437/SLICE_482/CPU/i38437/GATE_H0 ;

  lut40118 \CPU/i38437/SLICE_482_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38437/SLICE_482/CPU/i38437/SLICE_482_K1_H1 ));
  lut40109 \CPU/i38437/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38437/SLICE_482/CPU/i38437/GATE_H0 ));
  selmux2 \CPU/i38437/SLICE_482_K0K1MUX ( 
    .D0(\CPU/i38437/SLICE_482/CPU/i38437/GATE_H0 ), 
    .D1(\CPU/i38437/SLICE_482/CPU/i38437/SLICE_482_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38229_SLICE_483 ( input C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   GNDI, \CPU/i38229/SLICE_483/CPU/i38229/SLICE_483_K1_H1 , 
         \CPU/i38229/SLICE_483/CPU/i38229/GATE_H0 ;

  lut40119 \CPU/i38229/SLICE_483_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\CPU/i38229/SLICE_483/CPU/i38229/SLICE_483_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \CPU/i38229/GATE ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\CPU/i38229/SLICE_483/CPU/i38229/GATE_H0 ));
  selmux2 \CPU/i38229/SLICE_483_K0K1MUX ( 
    .D0(\CPU/i38229/SLICE_483/CPU/i38229/GATE_H0 ), 
    .D1(\CPU/i38229/SLICE_483/CPU/i38229/SLICE_483_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38391_SLICE_484 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38391/SLICE_484/CPU/i38391/SLICE_484_K1_H1 , 
         \CPU/i38391/SLICE_484/CPU/i38391/GATE_H0 ;

  lut40096 \CPU/i38391/SLICE_484_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38391/SLICE_484/CPU/i38391/SLICE_484_K1_H1 ));
  lut40096 \CPU/i38391/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38391/SLICE_484/CPU/i38391/GATE_H0 ));
  selmux2 \CPU/i38391/SLICE_484_K0K1MUX ( 
    .D0(\CPU/i38391/SLICE_484/CPU/i38391/GATE_H0 ), 
    .D1(\CPU/i38391/SLICE_484/CPU/i38391/SLICE_484_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_i38764_SLICE_485 ( input C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \CPU/i38764/SLICE_485/CPU/i38764/SLICE_485_K1_H1 , 
         \CPU/i38764/SLICE_485/CPU/i38764/GATE_H0 ;

  lut40121 \CPU/i38764/SLICE_485_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\CPU/i38764/SLICE_485/CPU/i38764/SLICE_485_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \CPU/i38764/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38764/SLICE_485/CPU/i38764/GATE_H0 ));
  selmux2 \CPU/i38764/SLICE_485_K0K1MUX ( 
    .D0(\CPU/i38764/SLICE_485/CPU/i38764/GATE_H0 ), 
    .D1(\CPU/i38764/SLICE_485/CPU/i38764/SLICE_485_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5959) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5955) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38433_SLICE_486 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38433/SLICE_486/CPU/i38433/SLICE_486_K1_H1 , 
         \CPU/i38433/SLICE_486/CPU/i38433/GATE_H0 ;

  lut40123 \CPU/i38433/SLICE_486_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38433/SLICE_486/CPU/i38433/SLICE_486_K1_H1 ));
  lut40109 \CPU/i38433/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38433/SLICE_486/CPU/i38433/GATE_H0 ));
  selmux2 \CPU/i38433/SLICE_486_K0K1MUX ( 
    .D0(\CPU/i38433/SLICE_486/CPU/i38433/GATE_H0 ), 
    .D1(\CPU/i38433/SLICE_486/CPU/i38433/SLICE_486_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38378_SLICE_487 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38378/SLICE_487/CPU/i38378/SLICE_487_K1_H1 , 
         \CPU/i38378/SLICE_487/CPU/i38378/GATE_H0 ;

  lut40124 \CPU/i38378/SLICE_487_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38378/SLICE_487/CPU/i38378/SLICE_487_K1_H1 ));
  lut40125 \CPU/i38378/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38378/SLICE_487/CPU/i38378/GATE_H0 ));
  selmux2 \CPU/i38378/SLICE_487_K0K1MUX ( 
    .D0(\CPU/i38378/SLICE_487/CPU/i38378/GATE_H0 ), 
    .D1(\CPU/i38378/SLICE_487/CPU/i38378/SLICE_487_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38373_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38373/SLICE_488/CPU/i38373/SLICE_488_K1_H1 , 
         \CPU/i38373/SLICE_488/CPU/i38373/GATE_H0 ;

  lut40126 \CPU/i38373/SLICE_488_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38373/SLICE_488/CPU/i38373/SLICE_488_K1_H1 ));
  lut40127 \CPU/i38373/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38373/SLICE_488/CPU/i38373/GATE_H0 ));
  selmux2 \CPU/i38373/SLICE_488_K0K1MUX ( 
    .D0(\CPU/i38373/SLICE_488/CPU/i38373/GATE_H0 ), 
    .D1(\CPU/i38373/SLICE_488/CPU/i38373/SLICE_488_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38368_SLICE_489 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38368/SLICE_489/CPU/i38368/SLICE_489_K1_H1 , 
         \CPU/i38368/SLICE_489/CPU/i38368/GATE_H0 ;

  lut40128 \CPU/i38368/SLICE_489_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38368/SLICE_489/CPU/i38368/SLICE_489_K1_H1 ));
  lut40129 \CPU/i38368/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38368/SLICE_489/CPU/i38368/GATE_H0 ));
  selmux2 \CPU/i38368/SLICE_489_K0K1MUX ( 
    .D0(\CPU/i38368/SLICE_489/CPU/i38368/GATE_H0 ), 
    .D1(\CPU/i38368/SLICE_489/CPU/i38368/SLICE_489_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4405) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2FBE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38348_SLICE_490 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38348/SLICE_490/CPU/i38348/SLICE_490_K1_H1 , 
         \CPU/i38348/SLICE_490/CPU/i38348/GATE_H0 ;

  lut40130 \CPU/i38348/SLICE_490_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38348/SLICE_490/CPU/i38348/SLICE_490_K1_H1 ));
  lut40131 \CPU/i38348/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38348/SLICE_490/CPU/i38348/GATE_H0 ));
  selmux2 \CPU/i38348/SLICE_490_K0K1MUX ( 
    .D0(\CPU/i38348/SLICE_490/CPU/i38348/GATE_H0 ), 
    .D1(\CPU/i38348/SLICE_490/CPU/i38348/SLICE_490_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5CC5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38346_SLICE_491 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38346/SLICE_491/CPU/i38346/SLICE_491_K1_H1 , 
         \CPU/i38346/SLICE_491/CPU/i38346/GATE_H0 ;

  lut40132 \CPU/i38346/SLICE_491_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38346/SLICE_491/CPU/i38346/SLICE_491_K1_H1 ));
  lut40133 \CPU/i38346/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38346/SLICE_491/CPU/i38346/GATE_H0 ));
  selmux2 \CPU/i38346/SLICE_491_K0K1MUX ( 
    .D0(\CPU/i38346/SLICE_491/CPU/i38346/GATE_H0 ), 
    .D1(\CPU/i38346/SLICE_491/CPU/i38346/SLICE_491_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6366) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA587) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38762_SLICE_492 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38762/SLICE_492/CPU/i38762/SLICE_492_K1_H1 , 
         \CPU/i38762/SLICE_492/CPU/i38762/GATE_H0 ;

  lut40134 \CPU/i38762/SLICE_492_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38762/SLICE_492/CPU/i38762/SLICE_492_K1_H1 ));
  lut40135 \CPU/i38762/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38762/SLICE_492/CPU/i38762/GATE_H0 ));
  selmux2 \CPU/i38762/SLICE_492_K0K1MUX ( 
    .D0(\CPU/i38762/SLICE_492/CPU/i38762/GATE_H0 ), 
    .D1(\CPU/i38762/SLICE_492/CPU/i38762/SLICE_492_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38339_SLICE_493 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38339/SLICE_493/CPU/i38339/SLICE_493_K1_H1 , 
         \CPU/i38339/SLICE_493/CPU/i38339/GATE_H0 ;

  lut40136 \CPU/i38339/SLICE_493_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38339/SLICE_493/CPU/i38339/SLICE_493_K1_H1 ));
  lut40137 \CPU/i38339/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38339/SLICE_493/CPU/i38339/GATE_H0 ));
  selmux2 \CPU/i38339/SLICE_493_K0K1MUX ( 
    .D0(\CPU/i38339/SLICE_493/CPU/i38339/GATE_H0 ), 
    .D1(\CPU/i38339/SLICE_493/CPU/i38339/SLICE_493_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5E8F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38513_SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38513/SLICE_494/CPU/i38513/SLICE_494_K1_H1 , 
         \CPU/i38513/SLICE_494/CPU/i38513/GATE_H0 ;

  lut40138 \CPU/i38513/SLICE_494_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38513/SLICE_494/CPU/i38513/SLICE_494_K1_H1 ));
  lut40139 \CPU/i38513/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38513/SLICE_494/CPU/i38513/GATE_H0 ));
  selmux2 \CPU/i38513/SLICE_494_K0K1MUX ( 
    .D0(\CPU/i38513/SLICE_494/CPU/i38513/GATE_H0 ), 
    .D1(\CPU/i38513/SLICE_494/CPU/i38513/SLICE_494_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8CAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38511_SLICE_495 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38511/SLICE_495/CPU/i38511/SLICE_495_K1_H1 , 
         \CPU/i38511/SLICE_495/CPU/i38511/GATE_H0 ;

  lut40140 \CPU/i38511/SLICE_495_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38511/SLICE_495/CPU/i38511/SLICE_495_K1_H1 ));
  lut40141 \CPU/i38511/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38511/SLICE_495/CPU/i38511/GATE_H0 ));
  selmux2 \CPU/i38511/SLICE_495_K0K1MUX ( 
    .D0(\CPU/i38511/SLICE_495/CPU/i38511/GATE_H0 ), 
    .D1(\CPU/i38511/SLICE_495/CPU/i38511/SLICE_495_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h999C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38507_SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38507/SLICE_496/CPU/i38507/SLICE_496_K1_H1 , 
         \CPU/i38507/SLICE_496/CPU/i38507/GATE_H0 ;

  lut40140 \CPU/i38507/SLICE_496_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38507/SLICE_496/CPU/i38507/SLICE_496_K1_H1 ));
  lut40141 \CPU/i38507/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38507/SLICE_496/CPU/i38507/GATE_H0 ));
  selmux2 \CPU/i38507/SLICE_496_K0K1MUX ( 
    .D0(\CPU/i38507/SLICE_496/CPU/i38507/GATE_H0 ), 
    .D1(\CPU/i38507/SLICE_496/CPU/i38507/SLICE_496_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_i38505_SLICE_497 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38505/SLICE_497/CPU/i38505/SLICE_497_K1_H1 , 
         \CPU/i38505/SLICE_497/CPU/i38505/GATE_H0 ;

  lut40142 \CPU/i38505/SLICE_497_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38505/SLICE_497/CPU/i38505/SLICE_497_K1_H1 ));
  lut40142 \CPU/i38505/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38505/SLICE_497/CPU/i38505/GATE_H0 ));
  selmux2 \CPU/i38505/SLICE_497_K0K1MUX ( 
    .D0(\CPU/i38505/SLICE_497/CPU/i38505/GATE_H0 ), 
    .D1(\CPU/i38505/SLICE_497/CPU/i38505/SLICE_497_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38501_SLICE_498 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38501/SLICE_498/CPU/i38501/SLICE_498_K1_H1 , 
         \CPU/i38501/SLICE_498/CPU/i38501/GATE_H0 ;

  lut40143 \CPU/i38501/SLICE_498_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38501/SLICE_498/CPU/i38501/SLICE_498_K1_H1 ));
  lut40144 \CPU/i38501/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38501/SLICE_498/CPU/i38501/GATE_H0 ));
  selmux2 \CPU/i38501/SLICE_498_K0K1MUX ( 
    .D0(\CPU/i38501/SLICE_498/CPU/i38501/GATE_H0 ), 
    .D1(\CPU/i38501/SLICE_498/CPU/i38501/SLICE_498_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0048) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4801) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38499_SLICE_499 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38499/SLICE_499/CPU/i38499/SLICE_499_K1_H1 , 
         \CPU/i38499/SLICE_499/CPU/i38499/GATE_H0 ;

  lut40145 \CPU/i38499/SLICE_499_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38499/SLICE_499/CPU/i38499/SLICE_499_K1_H1 ));
  lut40146 \CPU/i38499/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38499/SLICE_499/CPU/i38499/GATE_H0 ));
  selmux2 \CPU/i38499/SLICE_499_K0K1MUX ( 
    .D0(\CPU/i38499/SLICE_499/CPU/i38499/GATE_H0 ), 
    .D1(\CPU/i38499/SLICE_499/CPU/i38499/SLICE_499_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38495_SLICE_500 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38495/SLICE_500/CPU/i38495/SLICE_500_K1_H1 , 
         \CPU/i38495/SLICE_500/CPU/i38495/GATE_H0 ;

  lut40147 \CPU/i38495/SLICE_500_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38495/SLICE_500/CPU/i38495/SLICE_500_K1_H1 ));
  lut40148 \CPU/i38495/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38495/SLICE_500/CPU/i38495/GATE_H0 ));
  selmux2 \CPU/i38495/SLICE_500_K0K1MUX ( 
    .D0(\CPU/i38495/SLICE_500/CPU/i38495/GATE_H0 ), 
    .D1(\CPU/i38495/SLICE_500/CPU/i38495/SLICE_500_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFCE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38489_SLICE_501 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38489/SLICE_501/CPU/i38489/SLICE_501_K1_H1 , 
         \CPU/i38489/SLICE_501/CPU/i38489/GATE_H0 ;

  lut40149 \CPU/i38489/SLICE_501_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38489/SLICE_501/CPU/i38489/SLICE_501_K1_H1 ));
  lut40150 \CPU/i38489/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38489/SLICE_501/CPU/i38489/GATE_H0 ));
  selmux2 \CPU/i38489/SLICE_501_K0K1MUX ( 
    .D0(\CPU/i38489/SLICE_501/CPU/i38489/GATE_H0 ), 
    .D1(\CPU/i38489/SLICE_501/CPU/i38489/SLICE_501_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F1E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF65) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38487_SLICE_502 ( input C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \CPU/i38487/SLICE_502/CPU/i38487/SLICE_502_K1_H1 , 
         \CPU/i38487/SLICE_502/CPU/i38487/GATE_H0 ;

  lut40107 \CPU/i38487/SLICE_502_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\CPU/i38487/SLICE_502/CPU/i38487/SLICE_502_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \CPU/i38487/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38487/SLICE_502/CPU/i38487/GATE_H0 ));
  selmux2 \CPU/i38487/SLICE_502_K0K1MUX ( 
    .D0(\CPU/i38487/SLICE_502/CPU/i38487/GATE_H0 ), 
    .D1(\CPU/i38487/SLICE_502/CPU/i38487/SLICE_502_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_i38485_SLICE_503 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38485/SLICE_503/CPU/i38485/SLICE_503_K1_H1 , 
         \CPU/i38485/SLICE_503/CPU/i38485/GATE_H0 ;

  lut40151 \CPU/i38485/SLICE_503_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38485/SLICE_503/CPU/i38485/SLICE_503_K1_H1 ));
  lut40152 \CPU/i38485/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38485/SLICE_503/CPU/i38485/GATE_H0 ));
  selmux2 \CPU/i38485/SLICE_503_K0K1MUX ( 
    .D0(\CPU/i38485/SLICE_503/CPU/i38485/GATE_H0 ), 
    .D1(\CPU/i38485/SLICE_503/CPU/i38485/SLICE_503_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5154) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4150) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38483_SLICE_504 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38483/SLICE_504/CPU/i38483/SLICE_504_K1_H1 , 
         \CPU/i38483/SLICE_504/CPU/i38483/GATE_H0 ;

  lut40153 \CPU/i38483/SLICE_504_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38483/SLICE_504/CPU/i38483/SLICE_504_K1_H1 ));
  lut40154 \CPU/i38483/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38483/SLICE_504/CPU/i38483/GATE_H0 ));
  selmux2 \CPU/i38483/SLICE_504_K0K1MUX ( 
    .D0(\CPU/i38483/SLICE_504/CPU/i38483/GATE_H0 ), 
    .D1(\CPU/i38483/SLICE_504/CPU/i38483/SLICE_504_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC4D4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDC44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38481_SLICE_505 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38481/SLICE_505/CPU/i38481/SLICE_505_K1_H1 , 
         \CPU/i38481/SLICE_505/CPU/i38481/GATE_H0 ;

  lut40155 \CPU/i38481/SLICE_505_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38481/SLICE_505/CPU/i38481/SLICE_505_K1_H1 ));
  lut40156 \CPU/i38481/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38481/SLICE_505/CPU/i38481/GATE_H0 ));
  selmux2 \CPU/i38481/SLICE_505_K0K1MUX ( 
    .D0(\CPU/i38481/SLICE_505/CPU/i38481/GATE_H0 ), 
    .D1(\CPU/i38481/SLICE_505/CPU/i38481/SLICE_505_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h19DA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h185A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38479_SLICE_506 ( input D1, C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   \CPU/i38479/SLICE_506/CPU/i38479/SLICE_506_K1_H1 , GNDI, 
         \CPU/i38479/SLICE_506/CPU/i38479/GATE_H0 ;

  lut40157 \CPU/i38479/SLICE_506_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38479/SLICE_506/CPU/i38479/SLICE_506_K1_H1 ));
  lut40158 \CPU/i38479/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\CPU/i38479/SLICE_506/CPU/i38479/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/i38479/SLICE_506_K0K1MUX ( 
    .D0(\CPU/i38479/SLICE_506/CPU/i38479/GATE_H0 ), 
    .D1(\CPU/i38479/SLICE_506/CPU/i38479/SLICE_506_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38477_SLICE_507 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38477/SLICE_507/CPU/i38477/SLICE_507_K1_H1 , 
         \CPU/i38477/SLICE_507/CPU/i38477/GATE_H0 ;

  lut40123 \CPU/i38477/SLICE_507_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38477/SLICE_507/CPU/i38477/SLICE_507_K1_H1 ));
  lut40109 \CPU/i38477/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38477/SLICE_507/CPU/i38477/GATE_H0 ));
  selmux2 \CPU/i38477/SLICE_507_K0K1MUX ( 
    .D0(\CPU/i38477/SLICE_507/CPU/i38477/GATE_H0 ), 
    .D1(\CPU/i38477/SLICE_507/CPU/i38477/SLICE_507_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_i38475_SLICE_508 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38475/SLICE_508/CPU/i38475/SLICE_508_K1_H1 , 
         \CPU/i38475/SLICE_508/CPU/i38475/GATE_H0 ;

  lut40159 \CPU/i38475/SLICE_508_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38475/SLICE_508/CPU/i38475/SLICE_508_K1_H1 ));
  lut40160 \CPU/i38475/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38475/SLICE_508/CPU/i38475/GATE_H0 ));
  selmux2 \CPU/i38475/SLICE_508_K0K1MUX ( 
    .D0(\CPU/i38475/SLICE_508/CPU/i38475/GATE_H0 ), 
    .D1(\CPU/i38475/SLICE_508/CPU/i38475/SLICE_508_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3F38) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38471_SLICE_509 ( input D1, C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   \CPU/i38471/SLICE_509/CPU/i38471/SLICE_509_K1_H1 , GNDI, 
         \CPU/i38471/SLICE_509/CPU/i38471/GATE_H0 ;

  lut40161 \CPU/i38471/SLICE_509_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38471/SLICE_509/CPU/i38471/SLICE_509_K1_H1 ));
  lut40162 \CPU/i38471/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\CPU/i38471/SLICE_509/CPU/i38471/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/i38471/SLICE_509_K0K1MUX ( 
    .D0(\CPU/i38471/SLICE_509/CPU/i38471/GATE_H0 ), 
    .D1(\CPU/i38471/SLICE_509/CPU/i38471/SLICE_509_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38469_SLICE_510 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38469/SLICE_510/CPU/i38469/SLICE_510_K1_H1 , 
         \CPU/i38469/SLICE_510/CPU/i38469/GATE_H0 ;

  lut40163 \CPU/i38469/SLICE_510_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38469/SLICE_510/CPU/i38469/SLICE_510_K1_H1 ));
  lut40164 \CPU/i38469/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38469/SLICE_510/CPU/i38469/GATE_H0 ));
  selmux2 \CPU/i38469/SLICE_510_K0K1MUX ( 
    .D0(\CPU/i38469/SLICE_510/CPU/i38469/GATE_H0 ), 
    .D1(\CPU/i38469/SLICE_510/CPU/i38469/SLICE_510_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA08A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38467_SLICE_511 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38467/SLICE_511/CPU/i38467/SLICE_511_K1_H1 , 
         \CPU/i38467/SLICE_511/CPU/i38467/GATE_H0 ;

  lut40165 \CPU/i38467/SLICE_511_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38467/SLICE_511/CPU/i38467/SLICE_511_K1_H1 ));
  lut40166 \CPU/i38467/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38467/SLICE_511/CPU/i38467/GATE_H0 ));
  selmux2 \CPU/i38467/SLICE_511_K0K1MUX ( 
    .D0(\CPU/i38467/SLICE_511/CPU/i38467/GATE_H0 ), 
    .D1(\CPU/i38467/SLICE_511/CPU/i38467/SLICE_511_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB66D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDBB6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38465_SLICE_512 ( input A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \CPU/i38465/SLICE_512/CPU/i38465/SLICE_512_K1_H1 , 
         \CPU/i38465/SLICE_512/CPU/i38465/GATE_H0 ;

  lut40167 \CPU/i38465/SLICE_512_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(\CPU/i38465/SLICE_512/CPU/i38465/SLICE_512_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \CPU/i38465/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38465/SLICE_512/CPU/i38465/GATE_H0 ));
  selmux2 \CPU/i38465/SLICE_512_K0K1MUX ( 
    .D0(\CPU/i38465/SLICE_512/CPU/i38465/GATE_H0 ), 
    .D1(\CPU/i38465/SLICE_512/CPU/i38465/SLICE_512_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5557) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38309_SLICE_513 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38309/SLICE_513/CPU/i38309/SLICE_513_K1_H1 , 
         \CPU/i38309/SLICE_513/CPU/i38309/GATE_H0 ;

  lut40169 \CPU/i38309/SLICE_513_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38309/SLICE_513/CPU/i38309/SLICE_513_K1_H1 ));
  lut40170 \CPU/i38309/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38309/SLICE_513/CPU/i38309/GATE_H0 ));
  selmux2 \CPU/i38309/SLICE_513_K0K1MUX ( 
    .D0(\CPU/i38309/SLICE_513/CPU/i38309/GATE_H0 ), 
    .D1(\CPU/i38309/SLICE_513/CPU/i38309/SLICE_513_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h64FB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8214) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38463_SLICE_514 ( input D1, C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   \CPU/i38463/SLICE_514/CPU/i38463/SLICE_514_K1_H1 , GNDI, 
         \CPU/i38463/SLICE_514/CPU/i38463/GATE_H0 ;

  lut40171 \CPU/i38463/SLICE_514_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38463/SLICE_514/CPU/i38463/SLICE_514_K1_H1 ));
  lut40172 \CPU/i38463/GATE ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\CPU/i38463/SLICE_514/CPU/i38463/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/i38463/SLICE_514_K0K1MUX ( 
    .D0(\CPU/i38463/SLICE_514/CPU/i38463/GATE_H0 ), 
    .D1(\CPU/i38463/SLICE_514/CPU/i38463/SLICE_514_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38457_SLICE_515 ( input D1, C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   \CPU/i38457/SLICE_515/CPU/i38457/SLICE_515_K1_H1 , GNDI, 
         \CPU/i38457/SLICE_515/CPU/i38457/GATE_H0 ;

  lut40173 \CPU/i38457/SLICE_515_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38457/SLICE_515/CPU/i38457/SLICE_515_K1_H1 ));
  lut40107 \CPU/i38457/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\CPU/i38457/SLICE_515/CPU/i38457/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \CPU/i38457/SLICE_515_K0K1MUX ( 
    .D0(\CPU/i38457/SLICE_515/CPU/i38457/GATE_H0 ), 
    .D1(\CPU/i38457/SLICE_515/CPU/i38457/SLICE_515_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38455_SLICE_516 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38455/SLICE_516/CPU/i38455/SLICE_516_K1_H1 , 
         \CPU/i38455/SLICE_516/CPU/i38455/GATE_H0 ;

  lut40174 \CPU/i38455/SLICE_516_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38455/SLICE_516/CPU/i38455/SLICE_516_K1_H1 ));
  lut40175 \CPU/i38455/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38455/SLICE_516/CPU/i38455/GATE_H0 ));
  selmux2 \CPU/i38455/SLICE_516_K0K1MUX ( 
    .D0(\CPU/i38455/SLICE_516/CPU/i38455/GATE_H0 ), 
    .D1(\CPU/i38455/SLICE_516/CPU/i38455/SLICE_516_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h78F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h70F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_i38452_SLICE_517 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \CPU/i38452/SLICE_517/CPU/i38452/SLICE_517_K1_H1 , 
         \CPU/i38452/SLICE_517/CPU/i38452/GATE_H0 ;

  lut40176 \CPU/i38452/SLICE_517_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\CPU/i38452/SLICE_517/CPU/i38452/SLICE_517_K1_H1 ));
  lut40177 \CPU/i38452/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPU/i38452/SLICE_517/CPU/i38452/GATE_H0 ));
  selmux2 \CPU/i38452/SLICE_517_K0K1MUX ( 
    .D0(\CPU/i38452/SLICE_517/CPU/i38452/GATE_H0 ), 
    .D1(\CPU/i38452/SLICE_517/CPU/i38452/SLICE_517_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module RAM_i2458032_i1_SLICE_518 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \RAM/i2458032_i1/SLICE_518/RAM/i2458032_i1/SLICE_518_K1_H1 , 
         \RAM/i2458032_i1/SLICE_518/RAM/i2458032_i1/GATE_H0 ;

  lut40178 \RAM/i2458032_i1/SLICE_518_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i2458032_i1/SLICE_518/RAM/i2458032_i1/SLICE_518_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i2458032_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i2458032_i1/SLICE_518/RAM/i2458032_i1/GATE_H0 ));
  selmux2 \RAM/i2458032_i1/SLICE_518_K0K1MUX ( 
    .D0(\RAM/i2458032_i1/SLICE_518/RAM/i2458032_i1/GATE_H0 ), 
    .D1(\RAM/i2458032_i1/SLICE_518/RAM/i2458032_i1/SLICE_518_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module RAM_i2457429_i1_SLICE_519 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \RAM/i2457429_i1/SLICE_519/RAM/i2457429_i1/SLICE_519_K1_H1 , 
         \RAM/i2457429_i1/SLICE_519/RAM/i2457429_i1/GATE_H0 ;

  lut40178 \RAM/i2457429_i1/SLICE_519_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i2457429_i1/SLICE_519/RAM/i2457429_i1/SLICE_519_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i2457429_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i2457429_i1/SLICE_519/RAM/i2457429_i1/GATE_H0 ));
  selmux2 \RAM/i2457429_i1/SLICE_519_K0K1MUX ( 
    .D0(\RAM/i2457429_i1/SLICE_519/RAM/i2457429_i1/GATE_H0 ), 
    .D1(\RAM/i2457429_i1/SLICE_519/RAM/i2457429_i1/SLICE_519_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i2456826_i1_SLICE_520 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \RAM/i2456826_i1/SLICE_520/RAM/i2456826_i1/SLICE_520_K1_H1 , 
         \RAM/i2456826_i1/SLICE_520/RAM/i2456826_i1/GATE_H0 ;

  lut40178 \RAM/i2456826_i1/SLICE_520_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i2456826_i1/SLICE_520/RAM/i2456826_i1/SLICE_520_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i2456826_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i2456826_i1/SLICE_520/RAM/i2456826_i1/GATE_H0 ));
  selmux2 \RAM/i2456826_i1/SLICE_520_K0K1MUX ( 
    .D0(\RAM/i2456826_i1/SLICE_520/RAM/i2456826_i1/GATE_H0 ), 
    .D1(\RAM/i2456826_i1/SLICE_520/RAM/i2456826_i1/SLICE_520_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i2456223_i1_SLICE_521 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \RAM/i2456223_i1/SLICE_521/RAM/i2456223_i1/SLICE_521_K1_H1 , 
         \RAM/i2456223_i1/SLICE_521/RAM/i2456223_i1/GATE_H0 ;

  lut40178 \RAM/i2456223_i1/SLICE_521_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i2456223_i1/SLICE_521/RAM/i2456223_i1/SLICE_521_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i2456223_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i2456223_i1/SLICE_521/RAM/i2456223_i1/GATE_H0 ));
  selmux2 \RAM/i2456223_i1/SLICE_521_K0K1MUX ( 
    .D0(\RAM/i2456223_i1/SLICE_521/RAM/i2456223_i1/GATE_H0 ), 
    .D1(\RAM/i2456223_i1/SLICE_521/RAM/i2456223_i1/SLICE_521_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i2455620_i1_SLICE_522 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \RAM/i2455620_i1/SLICE_522/RAM/i2455620_i1/SLICE_522_K1_H1 , 
         \RAM/i2455620_i1/SLICE_522/RAM/i2455620_i1/GATE_H0 ;

  lut40178 \RAM/i2455620_i1/SLICE_522_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i2455620_i1/SLICE_522/RAM/i2455620_i1/SLICE_522_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i2455620_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i2455620_i1/SLICE_522/RAM/i2455620_i1/GATE_H0 ));
  selmux2 \RAM/i2455620_i1/SLICE_522_K0K1MUX ( 
    .D0(\RAM/i2455620_i1/SLICE_522/RAM/i2455620_i1/GATE_H0 ), 
    .D1(\RAM/i2455620_i1/SLICE_522/RAM/i2455620_i1/SLICE_522_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i2455017_i1_SLICE_523 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \RAM/i2455017_i1/SLICE_523/RAM/i2455017_i1/SLICE_523_K1_H1 , 
         \RAM/i2455017_i1/SLICE_523/RAM/i2455017_i1/GATE_H0 ;

  lut40178 \RAM/i2455017_i1/SLICE_523_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i2455017_i1/SLICE_523/RAM/i2455017_i1/SLICE_523_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i2455017_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i2455017_i1/SLICE_523/RAM/i2455017_i1/GATE_H0 ));
  selmux2 \RAM/i2455017_i1/SLICE_523_K0K1MUX ( 
    .D0(\RAM/i2455017_i1/SLICE_523/RAM/i2455017_i1/GATE_H0 ), 
    .D1(\RAM/i2455017_i1/SLICE_523/RAM/i2455017_i1/SLICE_523_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i2454414_i1_SLICE_524 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \RAM/i2454414_i1/SLICE_524/RAM/i2454414_i1/SLICE_524_K1_H1 , 
         \RAM/i2454414_i1/SLICE_524/RAM/i2454414_i1/GATE_H0 ;

  lut40178 \RAM/i2454414_i1/SLICE_524_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i2454414_i1/SLICE_524/RAM/i2454414_i1/SLICE_524_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i2454414_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i2454414_i1/SLICE_524/RAM/i2454414_i1/GATE_H0 ));
  selmux2 \RAM/i2454414_i1/SLICE_524_K0K1MUX ( 
    .D0(\RAM/i2454414_i1/SLICE_524/RAM/i2454414_i1/GATE_H0 ), 
    .D1(\RAM/i2454414_i1/SLICE_524/RAM/i2454414_i1/SLICE_524_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i2453811_i1_SLICE_525 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \RAM/i2453811_i1/SLICE_525/RAM/i2453811_i1/SLICE_525_K1_H1 , 
         \RAM/i2453811_i1/SLICE_525/RAM/i2453811_i1/GATE_H0 ;

  lut40178 \RAM/i2453811_i1/SLICE_525_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i2453811_i1/SLICE_525/RAM/i2453811_i1/SLICE_525_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i2453811_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i2453811_i1/SLICE_525/RAM/i2453811_i1/GATE_H0 ));
  selmux2 \RAM/i2453811_i1/SLICE_525_K0K1MUX ( 
    .D0(\RAM/i2453811_i1/SLICE_525/RAM/i2453811_i1/GATE_H0 ), 
    .D1(\RAM/i2453811_i1/SLICE_525/RAM/i2453811_i1/SLICE_525_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37563_SLICE_526 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37563/SLICE_526/RAM/i37563/SLICE_526_K1_H1 , 
         \RAM/i37563/SLICE_526/RAM/i37563/GATE_H0 ;

  lut40178 \RAM/i37563/SLICE_526_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37563/SLICE_526/RAM/i37563/SLICE_526_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37563/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37563/SLICE_526/RAM/i37563/GATE_H0 ));
  selmux2 \RAM/i37563/SLICE_526_K0K1MUX ( 
    .D0(\RAM/i37563/SLICE_526/RAM/i37563/GATE_H0 ), 
    .D1(\RAM/i37563/SLICE_526/RAM/i37563/SLICE_526_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37563/SLICE_526_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37310_SLICE_527 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37310/SLICE_527/RAM/i37310/SLICE_527_K1_H1 , 
         \RAM/i37310/SLICE_527/RAM/i37310/GATE_H0 ;

  lut40178 \RAM/i37310/SLICE_527_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37310/SLICE_527/RAM/i37310/SLICE_527_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37310/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37310/SLICE_527/RAM/i37310/GATE_H0 ));
  selmux2 \RAM/i37310/SLICE_527_K0K1MUX ( 
    .D0(\RAM/i37310/SLICE_527/RAM/i37310/GATE_H0 ), 
    .D1(\RAM/i37310/SLICE_527/RAM/i37310/SLICE_527_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37311_SLICE_528 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37311/SLICE_528/RAM/i37311/SLICE_528_K1_H1 , 
         \RAM/i37311/SLICE_528/RAM/i37311/GATE_H0 ;

  lut40178 \RAM/i37311/SLICE_528_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37311/SLICE_528/RAM/i37311/SLICE_528_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37311/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37311/SLICE_528/RAM/i37311/GATE_H0 ));
  selmux2 \RAM/i37311/SLICE_528_K0K1MUX ( 
    .D0(\RAM/i37311/SLICE_528/RAM/i37311/GATE_H0 ), 
    .D1(\RAM/i37311/SLICE_528/RAM/i37311/SLICE_528_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37311/SLICE_528_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37564_SLICE_529 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37564/SLICE_529/RAM/i37564/SLICE_529_K1_H1 , 
         \RAM/i37564/SLICE_529/RAM/i37564/GATE_H0 ;

  lut40178 \RAM/i37564/SLICE_529_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37564/SLICE_529/RAM/i37564/SLICE_529_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37564/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37564/SLICE_529/RAM/i37564/GATE_H0 ));
  selmux2 \RAM/i37564/SLICE_529_K0K1MUX ( 
    .D0(\RAM/i37564/SLICE_529/RAM/i37564/GATE_H0 ), 
    .D1(\RAM/i37564/SLICE_529/RAM/i37564/SLICE_529_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37564/SLICE_529_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37312_SLICE_530 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37312/SLICE_530/RAM/i37312/SLICE_530_K1_H1 , 
         \RAM/i37312/SLICE_530/RAM/i37312/GATE_H0 ;

  lut40178 \RAM/i37312/SLICE_530_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37312/SLICE_530/RAM/i37312/SLICE_530_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37312/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37312/SLICE_530/RAM/i37312/GATE_H0 ));
  selmux2 \RAM/i37312/SLICE_530_K0K1MUX ( 
    .D0(\RAM/i37312/SLICE_530/RAM/i37312/GATE_H0 ), 
    .D1(\RAM/i37312/SLICE_530/RAM/i37312/SLICE_530_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37312/SLICE_530_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37313_SLICE_531 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37313/SLICE_531/RAM/i37313/SLICE_531_K1_H1 , 
         \RAM/i37313/SLICE_531/RAM/i37313/GATE_H0 ;

  lut40178 \RAM/i37313/SLICE_531_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37313/SLICE_531/RAM/i37313/SLICE_531_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37313/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37313/SLICE_531/RAM/i37313/GATE_H0 ));
  selmux2 \RAM/i37313/SLICE_531_K0K1MUX ( 
    .D0(\RAM/i37313/SLICE_531/RAM/i37313/GATE_H0 ), 
    .D1(\RAM/i37313/SLICE_531/RAM/i37313/SLICE_531_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37313/SLICE_531_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37314_SLICE_532 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37314/SLICE_532/RAM/i37314/SLICE_532_K1_H1 , 
         \RAM/i37314/SLICE_532/RAM/i37314/GATE_H0 ;

  lut40178 \RAM/i37314/SLICE_532_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37314/SLICE_532/RAM/i37314/SLICE_532_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37314/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37314/SLICE_532/RAM/i37314/GATE_H0 ));
  selmux2 \RAM/i37314/SLICE_532_K0K1MUX ( 
    .D0(\RAM/i37314/SLICE_532/RAM/i37314/GATE_H0 ), 
    .D1(\RAM/i37314/SLICE_532/RAM/i37314/SLICE_532_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37315_SLICE_533 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37315/SLICE_533/RAM/i37315/SLICE_533_K1_H1 , 
         \RAM/i37315/SLICE_533/RAM/i37315/GATE_H0 ;

  lut40178 \RAM/i37315/SLICE_533_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37315/SLICE_533/RAM/i37315/SLICE_533_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37315/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37315/SLICE_533/RAM/i37315/GATE_H0 ));
  selmux2 \RAM/i37315/SLICE_533_K0K1MUX ( 
    .D0(\RAM/i37315/SLICE_533/RAM/i37315/GATE_H0 ), 
    .D1(\RAM/i37315/SLICE_533/RAM/i37315/SLICE_533_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37315/SLICE_533_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37744_SLICE_534 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37744/SLICE_534/RAM/i37744/SLICE_534_K1_H1 , 
         \RAM/i37744/SLICE_534/RAM/i37744/GATE_H0 ;

  lut40178 \RAM/i37744/SLICE_534_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37744/SLICE_534/RAM/i37744/SLICE_534_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37744/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37744/SLICE_534/RAM/i37744/GATE_H0 ));
  selmux2 \RAM/i37744/SLICE_534_K0K1MUX ( 
    .D0(\RAM/i37744/SLICE_534/RAM/i37744/GATE_H0 ), 
    .D1(\RAM/i37744/SLICE_534/RAM/i37744/SLICE_534_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37316_SLICE_535 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37316/SLICE_535/RAM/i37316/SLICE_535_K1_H1 , 
         \RAM/i37316/SLICE_535/RAM/i37316/GATE_H0 ;

  lut40178 \RAM/i37316/SLICE_535_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37316/SLICE_535/RAM/i37316/SLICE_535_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37316/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37316/SLICE_535/RAM/i37316/GATE_H0 ));
  selmux2 \RAM/i37316/SLICE_535_K0K1MUX ( 
    .D0(\RAM/i37316/SLICE_535/RAM/i37316/GATE_H0 ), 
    .D1(\RAM/i37316/SLICE_535/RAM/i37316/SLICE_535_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37316/SLICE_535_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37745_SLICE_536 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37745/SLICE_536/RAM/i37745/SLICE_536_K1_H1 , 
         \RAM/i37745/SLICE_536/RAM/i37745/GATE_H0 ;

  lut40178 \RAM/i37745/SLICE_536_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37745/SLICE_536/RAM/i37745/SLICE_536_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37745/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37745/SLICE_536/RAM/i37745/GATE_H0 ));
  selmux2 \RAM/i37745/SLICE_536_K0K1MUX ( 
    .D0(\RAM/i37745/SLICE_536/RAM/i37745/GATE_H0 ), 
    .D1(\RAM/i37745/SLICE_536/RAM/i37745/SLICE_536_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37745/SLICE_536_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37317_SLICE_537 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37317/SLICE_537/RAM/i37317/SLICE_537_K1_H1 , 
         \RAM/i37317/SLICE_537/RAM/i37317/GATE_H0 ;

  lut40178 \RAM/i37317/SLICE_537_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37317/SLICE_537/RAM/i37317/SLICE_537_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37317/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37317/SLICE_537/RAM/i37317/GATE_H0 ));
  selmux2 \RAM/i37317/SLICE_537_K0K1MUX ( 
    .D0(\RAM/i37317/SLICE_537/RAM/i37317/GATE_H0 ), 
    .D1(\RAM/i37317/SLICE_537/RAM/i37317/SLICE_537_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37317/SLICE_537_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37746_SLICE_538 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37746/SLICE_538/RAM/i37746/SLICE_538_K1_H1 , 
         \RAM/i37746/SLICE_538/RAM/i37746/GATE_H0 ;

  lut40178 \RAM/i37746/SLICE_538_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37746/SLICE_538/RAM/i37746/SLICE_538_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37746/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37746/SLICE_538/RAM/i37746/GATE_H0 ));
  selmux2 \RAM/i37746/SLICE_538_K0K1MUX ( 
    .D0(\RAM/i37746/SLICE_538/RAM/i37746/GATE_H0 ), 
    .D1(\RAM/i37746/SLICE_538/RAM/i37746/SLICE_538_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37746/SLICE_538_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37747_SLICE_539 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37747/SLICE_539/RAM/i37747/SLICE_539_K1_H1 , 
         \RAM/i37747/SLICE_539/RAM/i37747/GATE_H0 ;

  lut40178 \RAM/i37747/SLICE_539_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37747/SLICE_539/RAM/i37747/SLICE_539_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37747/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37747/SLICE_539/RAM/i37747/GATE_H0 ));
  selmux2 \RAM/i37747/SLICE_539_K0K1MUX ( 
    .D0(\RAM/i37747/SLICE_539/RAM/i37747/GATE_H0 ), 
    .D1(\RAM/i37747/SLICE_539/RAM/i37747/SLICE_539_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37747/SLICE_539_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37748_SLICE_540 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37748/SLICE_540/RAM/i37748/SLICE_540_K1_H1 , 
         \RAM/i37748/SLICE_540/RAM/i37748/GATE_H0 ;

  lut40178 \RAM/i37748/SLICE_540_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37748/SLICE_540/RAM/i37748/SLICE_540_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37748/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37748/SLICE_540/RAM/i37748/GATE_H0 ));
  selmux2 \RAM/i37748/SLICE_540_K0K1MUX ( 
    .D0(\RAM/i37748/SLICE_540/RAM/i37748/GATE_H0 ), 
    .D1(\RAM/i37748/SLICE_540/RAM/i37748/SLICE_540_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37749_SLICE_541 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37749/SLICE_541/RAM/i37749/SLICE_541_K1_H1 , 
         \RAM/i37749/SLICE_541/RAM/i37749/GATE_H0 ;

  lut40178 \RAM/i37749/SLICE_541_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37749/SLICE_541/RAM/i37749/SLICE_541_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37749/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37749/SLICE_541/RAM/i37749/GATE_H0 ));
  selmux2 \RAM/i37749/SLICE_541_K0K1MUX ( 
    .D0(\RAM/i37749/SLICE_541/RAM/i37749/GATE_H0 ), 
    .D1(\RAM/i37749/SLICE_541/RAM/i37749/SLICE_541_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37749/SLICE_541_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37750_SLICE_542 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37750/SLICE_542/RAM/i37750/SLICE_542_K1_H1 , 
         \RAM/i37750/SLICE_542/RAM/i37750/GATE_H0 ;

  lut40178 \RAM/i37750/SLICE_542_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37750/SLICE_542/RAM/i37750/SLICE_542_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37750/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37750/SLICE_542/RAM/i37750/GATE_H0 ));
  selmux2 \RAM/i37750/SLICE_542_K0K1MUX ( 
    .D0(\RAM/i37750/SLICE_542/RAM/i37750/GATE_H0 ), 
    .D1(\RAM/i37750/SLICE_542/RAM/i37750/SLICE_542_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37750/SLICE_542_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37751_SLICE_543 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37751/SLICE_543/RAM/i37751/SLICE_543_K1_H1 , 
         \RAM/i37751/SLICE_543/RAM/i37751/GATE_H0 ;

  lut40178 \RAM/i37751/SLICE_543_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37751/SLICE_543/RAM/i37751/SLICE_543_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37751/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37751/SLICE_543/RAM/i37751/GATE_H0 ));
  selmux2 \RAM/i37751/SLICE_543_K0K1MUX ( 
    .D0(\RAM/i37751/SLICE_543/RAM/i37751/GATE_H0 ), 
    .D1(\RAM/i37751/SLICE_543/RAM/i37751/SLICE_543_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37751/SLICE_543_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37775_SLICE_544 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37775/SLICE_544/RAM/i37775/SLICE_544_K1_H1 , 
         \RAM/i37775/SLICE_544/RAM/i37775/GATE_H0 ;

  lut40178 \RAM/i37775/SLICE_544_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37775/SLICE_544/RAM/i37775/SLICE_544_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37775/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37775/SLICE_544/RAM/i37775/GATE_H0 ));
  selmux2 \RAM/i37775/SLICE_544_K0K1MUX ( 
    .D0(\RAM/i37775/SLICE_544/RAM/i37775/GATE_H0 ), 
    .D1(\RAM/i37775/SLICE_544/RAM/i37775/SLICE_544_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37776_SLICE_545 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37776/SLICE_545/RAM/i37776/SLICE_545_K1_H1 , 
         \RAM/i37776/SLICE_545/RAM/i37776/GATE_H0 ;

  lut40178 \RAM/i37776/SLICE_545_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37776/SLICE_545/RAM/i37776/SLICE_545_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37776/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37776/SLICE_545/RAM/i37776/GATE_H0 ));
  selmux2 \RAM/i37776/SLICE_545_K0K1MUX ( 
    .D0(\RAM/i37776/SLICE_545/RAM/i37776/GATE_H0 ), 
    .D1(\RAM/i37776/SLICE_545/RAM/i37776/SLICE_545_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37776/SLICE_545_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37777_SLICE_546 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37777/SLICE_546/RAM/i37777/SLICE_546_K1_H1 , 
         \RAM/i37777/SLICE_546/RAM/i37777/GATE_H0 ;

  lut40178 \RAM/i37777/SLICE_546_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37777/SLICE_546/RAM/i37777/SLICE_546_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37777/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37777/SLICE_546/RAM/i37777/GATE_H0 ));
  selmux2 \RAM/i37777/SLICE_546_K0K1MUX ( 
    .D0(\RAM/i37777/SLICE_546/RAM/i37777/GATE_H0 ), 
    .D1(\RAM/i37777/SLICE_546/RAM/i37777/SLICE_546_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37777/SLICE_546_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37778_SLICE_547 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37778/SLICE_547/RAM/i37778/SLICE_547_K1_H1 , 
         \RAM/i37778/SLICE_547/RAM/i37778/GATE_H0 ;

  lut40178 \RAM/i37778/SLICE_547_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37778/SLICE_547/RAM/i37778/SLICE_547_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37778/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37778/SLICE_547/RAM/i37778/GATE_H0 ));
  selmux2 \RAM/i37778/SLICE_547_K0K1MUX ( 
    .D0(\RAM/i37778/SLICE_547/RAM/i37778/GATE_H0 ), 
    .D1(\RAM/i37778/SLICE_547/RAM/i37778/SLICE_547_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37778/SLICE_547_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37779_SLICE_548 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37779/SLICE_548/RAM/i37779/SLICE_548_K1_H1 , 
         \RAM/i37779/SLICE_548/RAM/i37779/GATE_H0 ;

  lut40178 \RAM/i37779/SLICE_548_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37779/SLICE_548/RAM/i37779/SLICE_548_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37779/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37779/SLICE_548/RAM/i37779/GATE_H0 ));
  selmux2 \RAM/i37779/SLICE_548_K0K1MUX ( 
    .D0(\RAM/i37779/SLICE_548/RAM/i37779/GATE_H0 ), 
    .D1(\RAM/i37779/SLICE_548/RAM/i37779/SLICE_548_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37780_SLICE_549 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37780/SLICE_549/RAM/i37780/SLICE_549_K1_H1 , 
         \RAM/i37780/SLICE_549/RAM/i37780/GATE_H0 ;

  lut40178 \RAM/i37780/SLICE_549_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37780/SLICE_549/RAM/i37780/SLICE_549_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37780/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37780/SLICE_549/RAM/i37780/GATE_H0 ));
  selmux2 \RAM/i37780/SLICE_549_K0K1MUX ( 
    .D0(\RAM/i37780/SLICE_549/RAM/i37780/GATE_H0 ), 
    .D1(\RAM/i37780/SLICE_549/RAM/i37780/SLICE_549_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37780/SLICE_549_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37781_SLICE_550 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37781/SLICE_550/RAM/i37781/SLICE_550_K1_H1 , 
         \RAM/i37781/SLICE_550/RAM/i37781/GATE_H0 ;

  lut40178 \RAM/i37781/SLICE_550_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37781/SLICE_550/RAM/i37781/SLICE_550_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37781/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37781/SLICE_550/RAM/i37781/GATE_H0 ));
  selmux2 \RAM/i37781/SLICE_550_K0K1MUX ( 
    .D0(\RAM/i37781/SLICE_550/RAM/i37781/GATE_H0 ), 
    .D1(\RAM/i37781/SLICE_550/RAM/i37781/SLICE_550_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37781/SLICE_550_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37782_SLICE_551 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37782/SLICE_551/RAM/i37782/SLICE_551_K1_H1 , 
         \RAM/i37782/SLICE_551/RAM/i37782/GATE_H0 ;

  lut40178 \RAM/i37782/SLICE_551_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37782/SLICE_551/RAM/i37782/SLICE_551_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37782/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37782/SLICE_551/RAM/i37782/GATE_H0 ));
  selmux2 \RAM/i37782/SLICE_551_K0K1MUX ( 
    .D0(\RAM/i37782/SLICE_551/RAM/i37782/GATE_H0 ), 
    .D1(\RAM/i37782/SLICE_551/RAM/i37782/SLICE_551_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37782/SLICE_551_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37341_SLICE_552 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37341/SLICE_552/RAM/i37341/SLICE_552_K1_H1 , 
         \RAM/i37341/SLICE_552/RAM/i37341/GATE_H0 ;

  lut40178 \RAM/i37341/SLICE_552_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37341/SLICE_552/RAM/i37341/SLICE_552_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37341/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37341/SLICE_552/RAM/i37341/GATE_H0 ));
  selmux2 \RAM/i37341/SLICE_552_K0K1MUX ( 
    .D0(\RAM/i37341/SLICE_552/RAM/i37341/GATE_H0 ), 
    .D1(\RAM/i37341/SLICE_552/RAM/i37341/SLICE_552_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37342_SLICE_553 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37342/SLICE_553/RAM/i37342/SLICE_553_K1_H1 , 
         \RAM/i37342/SLICE_553/RAM/i37342/GATE_H0 ;

  lut40178 \RAM/i37342/SLICE_553_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37342/SLICE_553/RAM/i37342/SLICE_553_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37342/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37342/SLICE_553/RAM/i37342/GATE_H0 ));
  selmux2 \RAM/i37342/SLICE_553_K0K1MUX ( 
    .D0(\RAM/i37342/SLICE_553/RAM/i37342/GATE_H0 ), 
    .D1(\RAM/i37342/SLICE_553/RAM/i37342/SLICE_553_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37342/SLICE_553_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37343_SLICE_554 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37343/SLICE_554/RAM/i37343/SLICE_554_K1_H1 , 
         \RAM/i37343/SLICE_554/RAM/i37343/GATE_H0 ;

  lut40178 \RAM/i37343/SLICE_554_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37343/SLICE_554/RAM/i37343/SLICE_554_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37343/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37343/SLICE_554/RAM/i37343/GATE_H0 ));
  selmux2 \RAM/i37343/SLICE_554_K0K1MUX ( 
    .D0(\RAM/i37343/SLICE_554/RAM/i37343/GATE_H0 ), 
    .D1(\RAM/i37343/SLICE_554/RAM/i37343/SLICE_554_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37343/SLICE_554_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37344_SLICE_555 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37344/SLICE_555/RAM/i37344/SLICE_555_K1_H1 , 
         \RAM/i37344/SLICE_555/RAM/i37344/GATE_H0 ;

  lut40178 \RAM/i37344/SLICE_555_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37344/SLICE_555/RAM/i37344/SLICE_555_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37344/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37344/SLICE_555/RAM/i37344/GATE_H0 ));
  selmux2 \RAM/i37344/SLICE_555_K0K1MUX ( 
    .D0(\RAM/i37344/SLICE_555/RAM/i37344/GATE_H0 ), 
    .D1(\RAM/i37344/SLICE_555/RAM/i37344/SLICE_555_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37344/SLICE_555_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37345_SLICE_556 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37345/SLICE_556/RAM/i37345/SLICE_556_K1_H1 , 
         \RAM/i37345/SLICE_556/RAM/i37345/GATE_H0 ;

  lut40178 \RAM/i37345/SLICE_556_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37345/SLICE_556/RAM/i37345/SLICE_556_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37345/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37345/SLICE_556/RAM/i37345/GATE_H0 ));
  selmux2 \RAM/i37345/SLICE_556_K0K1MUX ( 
    .D0(\RAM/i37345/SLICE_556/RAM/i37345/GATE_H0 ), 
    .D1(\RAM/i37345/SLICE_556/RAM/i37345/SLICE_556_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37346_SLICE_557 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37346/SLICE_557/RAM/i37346/SLICE_557_K1_H1 , 
         \RAM/i37346/SLICE_557/RAM/i37346/GATE_H0 ;

  lut40178 \RAM/i37346/SLICE_557_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37346/SLICE_557/RAM/i37346/SLICE_557_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37346/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37346/SLICE_557/RAM/i37346/GATE_H0 ));
  selmux2 \RAM/i37346/SLICE_557_K0K1MUX ( 
    .D0(\RAM/i37346/SLICE_557/RAM/i37346/GATE_H0 ), 
    .D1(\RAM/i37346/SLICE_557/RAM/i37346/SLICE_557_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37346/SLICE_557_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37347_SLICE_558 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37347/SLICE_558/RAM/i37347/SLICE_558_K1_H1 , 
         \RAM/i37347/SLICE_558/RAM/i37347/GATE_H0 ;

  lut40178 \RAM/i37347/SLICE_558_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37347/SLICE_558/RAM/i37347/SLICE_558_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37347/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37347/SLICE_558/RAM/i37347/GATE_H0 ));
  selmux2 \RAM/i37347/SLICE_558_K0K1MUX ( 
    .D0(\RAM/i37347/SLICE_558/RAM/i37347/GATE_H0 ), 
    .D1(\RAM/i37347/SLICE_558/RAM/i37347/SLICE_558_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37347/SLICE_558_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37348_SLICE_559 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37348/SLICE_559/RAM/i37348/SLICE_559_K1_H1 , 
         \RAM/i37348/SLICE_559/RAM/i37348/GATE_H0 ;

  lut40178 \RAM/i37348/SLICE_559_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37348/SLICE_559/RAM/i37348/SLICE_559_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37348/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37348/SLICE_559/RAM/i37348/GATE_H0 ));
  selmux2 \RAM/i37348/SLICE_559_K0K1MUX ( 
    .D0(\RAM/i37348/SLICE_559/RAM/i37348/GATE_H0 ), 
    .D1(\RAM/i37348/SLICE_559/RAM/i37348/SLICE_559_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37348/SLICE_559_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37589_SLICE_560 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37589/SLICE_560/RAM/i37589/SLICE_560_K1_H1 , 
         \RAM/i37589/SLICE_560/RAM/i37589/GATE_H0 ;

  lut40178 \RAM/i37589/SLICE_560_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37589/SLICE_560/RAM/i37589/SLICE_560_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37589/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37589/SLICE_560/RAM/i37589/GATE_H0 ));
  selmux2 \RAM/i37589/SLICE_560_K0K1MUX ( 
    .D0(\RAM/i37589/SLICE_560/RAM/i37589/GATE_H0 ), 
    .D1(\RAM/i37589/SLICE_560/RAM/i37589/SLICE_560_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37565_SLICE_561 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37565/SLICE_561/RAM/i37565/SLICE_561_K1_H1 , 
         \RAM/i37565/SLICE_561/RAM/i37565/GATE_H0 ;

  lut40178 \RAM/i37565/SLICE_561_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37565/SLICE_561/RAM/i37565/SLICE_561_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37565/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37565/SLICE_561/RAM/i37565/GATE_H0 ));
  selmux2 \RAM/i37565/SLICE_561_K0K1MUX ( 
    .D0(\RAM/i37565/SLICE_561/RAM/i37565/GATE_H0 ), 
    .D1(\RAM/i37565/SLICE_561/RAM/i37565/SLICE_561_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37565/SLICE_561_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37590_SLICE_562 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37590/SLICE_562/RAM/i37590/SLICE_562_K1_H1 , 
         \RAM/i37590/SLICE_562/RAM/i37590/GATE_H0 ;

  lut40178 \RAM/i37590/SLICE_562_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37590/SLICE_562/RAM/i37590/SLICE_562_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37590/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37590/SLICE_562/RAM/i37590/GATE_H0 ));
  selmux2 \RAM/i37590/SLICE_562_K0K1MUX ( 
    .D0(\RAM/i37590/SLICE_562/RAM/i37590/GATE_H0 ), 
    .D1(\RAM/i37590/SLICE_562/RAM/i37590/SLICE_562_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37590/SLICE_562_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37591_SLICE_563 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37591/SLICE_563/RAM/i37591/SLICE_563_K1_H1 , 
         \RAM/i37591/SLICE_563/RAM/i37591/GATE_H0 ;

  lut40178 \RAM/i37591/SLICE_563_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37591/SLICE_563/RAM/i37591/SLICE_563_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37591/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37591/SLICE_563/RAM/i37591/GATE_H0 ));
  selmux2 \RAM/i37591/SLICE_563_K0K1MUX ( 
    .D0(\RAM/i37591/SLICE_563/RAM/i37591/GATE_H0 ), 
    .D1(\RAM/i37591/SLICE_563/RAM/i37591/SLICE_563_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37591/SLICE_563_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37592_SLICE_564 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37592/SLICE_564/RAM/i37592/SLICE_564_K1_H1 , 
         \RAM/i37592/SLICE_564/RAM/i37592/GATE_H0 ;

  lut40178 \RAM/i37592/SLICE_564_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37592/SLICE_564/RAM/i37592/SLICE_564_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37592/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37592/SLICE_564/RAM/i37592/GATE_H0 ));
  selmux2 \RAM/i37592/SLICE_564_K0K1MUX ( 
    .D0(\RAM/i37592/SLICE_564/RAM/i37592/GATE_H0 ), 
    .D1(\RAM/i37592/SLICE_564/RAM/i37592/SLICE_564_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37592/SLICE_564_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37372_SLICE_565 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37372/SLICE_565/RAM/i37372/SLICE_565_K1_H1 , 
         \RAM/i37372/SLICE_565/RAM/i37372/GATE_H0 ;

  lut40178 \RAM/i37372/SLICE_565_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37372/SLICE_565/RAM/i37372/SLICE_565_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37372/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37372/SLICE_565/RAM/i37372/GATE_H0 ));
  selmux2 \RAM/i37372/SLICE_565_K0K1MUX ( 
    .D0(\RAM/i37372/SLICE_565/RAM/i37372/GATE_H0 ), 
    .D1(\RAM/i37372/SLICE_565/RAM/i37372/SLICE_565_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37373_SLICE_566 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37373/SLICE_566/RAM/i37373/SLICE_566_K1_H1 , 
         \RAM/i37373/SLICE_566/RAM/i37373/GATE_H0 ;

  lut40178 \RAM/i37373/SLICE_566_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37373/SLICE_566/RAM/i37373/SLICE_566_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37373/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37373/SLICE_566/RAM/i37373/GATE_H0 ));
  selmux2 \RAM/i37373/SLICE_566_K0K1MUX ( 
    .D0(\RAM/i37373/SLICE_566/RAM/i37373/GATE_H0 ), 
    .D1(\RAM/i37373/SLICE_566/RAM/i37373/SLICE_566_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37373/SLICE_566_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37374_SLICE_567 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37374/SLICE_567/RAM/i37374/SLICE_567_K1_H1 , 
         \RAM/i37374/SLICE_567/RAM/i37374/GATE_H0 ;

  lut40178 \RAM/i37374/SLICE_567_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37374/SLICE_567/RAM/i37374/SLICE_567_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37374/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37374/SLICE_567/RAM/i37374/GATE_H0 ));
  selmux2 \RAM/i37374/SLICE_567_K0K1MUX ( 
    .D0(\RAM/i37374/SLICE_567/RAM/i37374/GATE_H0 ), 
    .D1(\RAM/i37374/SLICE_567/RAM/i37374/SLICE_567_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37374/SLICE_567_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37593_SLICE_568 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37593/SLICE_568/RAM/i37593/SLICE_568_K1_H1 , 
         \RAM/i37593/SLICE_568/RAM/i37593/GATE_H0 ;

  lut40178 \RAM/i37593/SLICE_568_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37593/SLICE_568/RAM/i37593/SLICE_568_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37593/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37593/SLICE_568/RAM/i37593/GATE_H0 ));
  selmux2 \RAM/i37593/SLICE_568_K0K1MUX ( 
    .D0(\RAM/i37593/SLICE_568/RAM/i37593/GATE_H0 ), 
    .D1(\RAM/i37593/SLICE_568/RAM/i37593/SLICE_568_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37594_SLICE_569 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37594/SLICE_569/RAM/i37594/SLICE_569_K1_H1 , 
         \RAM/i37594/SLICE_569/RAM/i37594/GATE_H0 ;

  lut40178 \RAM/i37594/SLICE_569_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37594/SLICE_569/RAM/i37594/SLICE_569_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37594/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37594/SLICE_569/RAM/i37594/GATE_H0 ));
  selmux2 \RAM/i37594/SLICE_569_K0K1MUX ( 
    .D0(\RAM/i37594/SLICE_569/RAM/i37594/GATE_H0 ), 
    .D1(\RAM/i37594/SLICE_569/RAM/i37594/SLICE_569_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37594/SLICE_569_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37595_SLICE_570 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37595/SLICE_570/RAM/i37595/SLICE_570_K1_H1 , 
         \RAM/i37595/SLICE_570/RAM/i37595/GATE_H0 ;

  lut40178 \RAM/i37595/SLICE_570_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37595/SLICE_570/RAM/i37595/SLICE_570_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37595/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37595/SLICE_570/RAM/i37595/GATE_H0 ));
  selmux2 \RAM/i37595/SLICE_570_K0K1MUX ( 
    .D0(\RAM/i37595/SLICE_570/RAM/i37595/GATE_H0 ), 
    .D1(\RAM/i37595/SLICE_570/RAM/i37595/SLICE_570_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37595/SLICE_570_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37596_SLICE_571 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37596/SLICE_571/RAM/i37596/SLICE_571_K1_H1 , 
         \RAM/i37596/SLICE_571/RAM/i37596/GATE_H0 ;

  lut40178 \RAM/i37596/SLICE_571_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37596/SLICE_571/RAM/i37596/SLICE_571_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37596/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37596/SLICE_571/RAM/i37596/GATE_H0 ));
  selmux2 \RAM/i37596/SLICE_571_K0K1MUX ( 
    .D0(\RAM/i37596/SLICE_571/RAM/i37596/GATE_H0 ), 
    .D1(\RAM/i37596/SLICE_571/RAM/i37596/SLICE_571_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37596/SLICE_571_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37375_SLICE_572 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37375/SLICE_572/RAM/i37375/SLICE_572_K1_H1 , 
         \RAM/i37375/SLICE_572/RAM/i37375/GATE_H0 ;

  lut40178 \RAM/i37375/SLICE_572_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37375/SLICE_572/RAM/i37375/SLICE_572_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37375/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37375/SLICE_572/RAM/i37375/GATE_H0 ));
  selmux2 \RAM/i37375/SLICE_572_K0K1MUX ( 
    .D0(\RAM/i37375/SLICE_572/RAM/i37375/GATE_H0 ), 
    .D1(\RAM/i37375/SLICE_572/RAM/i37375/SLICE_572_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37375/SLICE_572_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37376_SLICE_573 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37376/SLICE_573/RAM/i37376/SLICE_573_K1_H1 , 
         \RAM/i37376/SLICE_573/RAM/i37376/GATE_H0 ;

  lut40178 \RAM/i37376/SLICE_573_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37376/SLICE_573/RAM/i37376/SLICE_573_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37376/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37376/SLICE_573/RAM/i37376/GATE_H0 ));
  selmux2 \RAM/i37376/SLICE_573_K0K1MUX ( 
    .D0(\RAM/i37376/SLICE_573/RAM/i37376/GATE_H0 ), 
    .D1(\RAM/i37376/SLICE_573/RAM/i37376/SLICE_573_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37377_SLICE_574 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37377/SLICE_574/RAM/i37377/SLICE_574_K1_H1 , 
         \RAM/i37377/SLICE_574/RAM/i37377/GATE_H0 ;

  lut40178 \RAM/i37377/SLICE_574_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37377/SLICE_574/RAM/i37377/SLICE_574_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37377/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37377/SLICE_574/RAM/i37377/GATE_H0 ));
  selmux2 \RAM/i37377/SLICE_574_K0K1MUX ( 
    .D0(\RAM/i37377/SLICE_574/RAM/i37377/GATE_H0 ), 
    .D1(\RAM/i37377/SLICE_574/RAM/i37377/SLICE_574_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37377/SLICE_574_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37378_SLICE_575 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37378/SLICE_575/RAM/i37378/SLICE_575_K1_H1 , 
         \RAM/i37378/SLICE_575/RAM/i37378/GATE_H0 ;

  lut40178 \RAM/i37378/SLICE_575_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37378/SLICE_575/RAM/i37378/SLICE_575_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37378/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37378/SLICE_575/RAM/i37378/GATE_H0 ));
  selmux2 \RAM/i37378/SLICE_575_K0K1MUX ( 
    .D0(\RAM/i37378/SLICE_575/RAM/i37378/GATE_H0 ), 
    .D1(\RAM/i37378/SLICE_575/RAM/i37378/SLICE_575_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37378/SLICE_575_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37713_SLICE_576 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37713/SLICE_576/RAM/i37713/SLICE_576_K1_H1 , 
         \RAM/i37713/SLICE_576/RAM/i37713/GATE_H0 ;

  lut40178 \RAM/i37713/SLICE_576_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37713/SLICE_576/RAM/i37713/SLICE_576_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37713/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37713/SLICE_576/RAM/i37713/GATE_H0 ));
  selmux2 \RAM/i37713/SLICE_576_K0K1MUX ( 
    .D0(\RAM/i37713/SLICE_576/RAM/i37713/GATE_H0 ), 
    .D1(\RAM/i37713/SLICE_576/RAM/i37713/SLICE_576_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37379_SLICE_577 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37379/SLICE_577/RAM/i37379/SLICE_577_K1_H1 , 
         \RAM/i37379/SLICE_577/RAM/i37379/GATE_H0 ;

  lut40178 \RAM/i37379/SLICE_577_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37379/SLICE_577/RAM/i37379/SLICE_577_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37379/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37379/SLICE_577/RAM/i37379/GATE_H0 ));
  selmux2 \RAM/i37379/SLICE_577_K0K1MUX ( 
    .D0(\RAM/i37379/SLICE_577/RAM/i37379/GATE_H0 ), 
    .D1(\RAM/i37379/SLICE_577/RAM/i37379/SLICE_577_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37379/SLICE_577_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37620_SLICE_578 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37620/SLICE_578/RAM/i37620/SLICE_578_K1_H1 , 
         \RAM/i37620/SLICE_578/RAM/i37620/GATE_H0 ;

  lut40178 \RAM/i37620/SLICE_578_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37620/SLICE_578/RAM/i37620/SLICE_578_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37620/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37620/SLICE_578/RAM/i37620/GATE_H0 ));
  selmux2 \RAM/i37620/SLICE_578_K0K1MUX ( 
    .D0(\RAM/i37620/SLICE_578/RAM/i37620/GATE_H0 ), 
    .D1(\RAM/i37620/SLICE_578/RAM/i37620/SLICE_578_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37403_SLICE_579 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37403/SLICE_579/RAM/i37403/SLICE_579_K1_H1 , 
         \RAM/i37403/SLICE_579/RAM/i37403/GATE_H0 ;

  lut40178 \RAM/i37403/SLICE_579_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37403/SLICE_579/RAM/i37403/SLICE_579_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37403/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37403/SLICE_579/RAM/i37403/GATE_H0 ));
  selmux2 \RAM/i37403/SLICE_579_K0K1MUX ( 
    .D0(\RAM/i37403/SLICE_579/RAM/i37403/GATE_H0 ), 
    .D1(\RAM/i37403/SLICE_579/RAM/i37403/SLICE_579_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37404_SLICE_580 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37404/SLICE_580/RAM/i37404/SLICE_580_K1_H1 , 
         \RAM/i37404/SLICE_580/RAM/i37404/GATE_H0 ;

  lut40178 \RAM/i37404/SLICE_580_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37404/SLICE_580/RAM/i37404/SLICE_580_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37404/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37404/SLICE_580/RAM/i37404/GATE_H0 ));
  selmux2 \RAM/i37404/SLICE_580_K0K1MUX ( 
    .D0(\RAM/i37404/SLICE_580/RAM/i37404/GATE_H0 ), 
    .D1(\RAM/i37404/SLICE_580/RAM/i37404/SLICE_580_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37404/SLICE_580_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37621_SLICE_581 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37621/SLICE_581/RAM/i37621/SLICE_581_K1_H1 , 
         \RAM/i37621/SLICE_581/RAM/i37621/GATE_H0 ;

  lut40178 \RAM/i37621/SLICE_581_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37621/SLICE_581/RAM/i37621/SLICE_581_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37621/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37621/SLICE_581/RAM/i37621/GATE_H0 ));
  selmux2 \RAM/i37621/SLICE_581_K0K1MUX ( 
    .D0(\RAM/i37621/SLICE_581/RAM/i37621/GATE_H0 ), 
    .D1(\RAM/i37621/SLICE_581/RAM/i37621/SLICE_581_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37621/SLICE_581_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37405_SLICE_582 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37405/SLICE_582/RAM/i37405/SLICE_582_K1_H1 , 
         \RAM/i37405/SLICE_582/RAM/i37405/GATE_H0 ;

  lut40178 \RAM/i37405/SLICE_582_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37405/SLICE_582/RAM/i37405/SLICE_582_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37405/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37405/SLICE_582/RAM/i37405/GATE_H0 ));
  selmux2 \RAM/i37405/SLICE_582_K0K1MUX ( 
    .D0(\RAM/i37405/SLICE_582/RAM/i37405/GATE_H0 ), 
    .D1(\RAM/i37405/SLICE_582/RAM/i37405/SLICE_582_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37405/SLICE_582_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37406_SLICE_583 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37406/SLICE_583/RAM/i37406/SLICE_583_K1_H1 , 
         \RAM/i37406/SLICE_583/RAM/i37406/GATE_H0 ;

  lut40178 \RAM/i37406/SLICE_583_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37406/SLICE_583/RAM/i37406/SLICE_583_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37406/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37406/SLICE_583/RAM/i37406/GATE_H0 ));
  selmux2 \RAM/i37406/SLICE_583_K0K1MUX ( 
    .D0(\RAM/i37406/SLICE_583/RAM/i37406/GATE_H0 ), 
    .D1(\RAM/i37406/SLICE_583/RAM/i37406/SLICE_583_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37406/SLICE_583_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37407_SLICE_584 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37407/SLICE_584/RAM/i37407/SLICE_584_K1_H1 , 
         \RAM/i37407/SLICE_584/RAM/i37407/GATE_H0 ;

  lut40178 \RAM/i37407/SLICE_584_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37407/SLICE_584/RAM/i37407/SLICE_584_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37407/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37407/SLICE_584/RAM/i37407/GATE_H0 ));
  selmux2 \RAM/i37407/SLICE_584_K0K1MUX ( 
    .D0(\RAM/i37407/SLICE_584/RAM/i37407/GATE_H0 ), 
    .D1(\RAM/i37407/SLICE_584/RAM/i37407/SLICE_584_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37408_SLICE_585 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37408/SLICE_585/RAM/i37408/SLICE_585_K1_H1 , 
         \RAM/i37408/SLICE_585/RAM/i37408/GATE_H0 ;

  lut40178 \RAM/i37408/SLICE_585_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37408/SLICE_585/RAM/i37408/SLICE_585_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37408/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37408/SLICE_585/RAM/i37408/GATE_H0 ));
  selmux2 \RAM/i37408/SLICE_585_K0K1MUX ( 
    .D0(\RAM/i37408/SLICE_585/RAM/i37408/GATE_H0 ), 
    .D1(\RAM/i37408/SLICE_585/RAM/i37408/SLICE_585_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37408/SLICE_585_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37714_SLICE_586 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37714/SLICE_586/RAM/i37714/SLICE_586_K1_H1 , 
         \RAM/i37714/SLICE_586/RAM/i37714/GATE_H0 ;

  lut40178 \RAM/i37714/SLICE_586_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37714/SLICE_586/RAM/i37714/SLICE_586_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37714/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37714/SLICE_586/RAM/i37714/GATE_H0 ));
  selmux2 \RAM/i37714/SLICE_586_K0K1MUX ( 
    .D0(\RAM/i37714/SLICE_586/RAM/i37714/GATE_H0 ), 
    .D1(\RAM/i37714/SLICE_586/RAM/i37714/SLICE_586_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37714/SLICE_586_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37409_SLICE_587 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37409/SLICE_587/RAM/i37409/SLICE_587_K1_H1 , 
         \RAM/i37409/SLICE_587/RAM/i37409/GATE_H0 ;

  lut40178 \RAM/i37409/SLICE_587_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37409/SLICE_587/RAM/i37409/SLICE_587_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37409/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37409/SLICE_587/RAM/i37409/GATE_H0 ));
  selmux2 \RAM/i37409/SLICE_587_K0K1MUX ( 
    .D0(\RAM/i37409/SLICE_587/RAM/i37409/GATE_H0 ), 
    .D1(\RAM/i37409/SLICE_587/RAM/i37409/SLICE_587_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37409/SLICE_587_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37410_SLICE_588 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37410/SLICE_588/RAM/i37410/SLICE_588_K1_H1 , 
         \RAM/i37410/SLICE_588/RAM/i37410/GATE_H0 ;

  lut40178 \RAM/i37410/SLICE_588_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37410/SLICE_588/RAM/i37410/SLICE_588_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37410/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37410/SLICE_588/RAM/i37410/GATE_H0 ));
  selmux2 \RAM/i37410/SLICE_588_K0K1MUX ( 
    .D0(\RAM/i37410/SLICE_588/RAM/i37410/GATE_H0 ), 
    .D1(\RAM/i37410/SLICE_588/RAM/i37410/SLICE_588_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37410/SLICE_588_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37622_SLICE_589 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37622/SLICE_589/RAM/i37622/SLICE_589_K1_H1 , 
         \RAM/i37622/SLICE_589/RAM/i37622/GATE_H0 ;

  lut40178 \RAM/i37622/SLICE_589_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37622/SLICE_589/RAM/i37622/SLICE_589_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37622/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37622/SLICE_589/RAM/i37622/GATE_H0 ));
  selmux2 \RAM/i37622/SLICE_589_K0K1MUX ( 
    .D0(\RAM/i37622/SLICE_589/RAM/i37622/GATE_H0 ), 
    .D1(\RAM/i37622/SLICE_589/RAM/i37622/SLICE_589_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37622/SLICE_589_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37623_SLICE_590 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37623/SLICE_590/RAM/i37623/SLICE_590_K1_H1 , 
         \RAM/i37623/SLICE_590/RAM/i37623/GATE_H0 ;

  lut40178 \RAM/i37623/SLICE_590_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37623/SLICE_590/RAM/i37623/SLICE_590_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37623/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37623/SLICE_590/RAM/i37623/GATE_H0 ));
  selmux2 \RAM/i37623/SLICE_590_K0K1MUX ( 
    .D0(\RAM/i37623/SLICE_590/RAM/i37623/GATE_H0 ), 
    .D1(\RAM/i37623/SLICE_590/RAM/i37623/SLICE_590_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37623/SLICE_590_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37624_SLICE_591 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37624/SLICE_591/RAM/i37624/SLICE_591_K1_H1 , 
         \RAM/i37624/SLICE_591/RAM/i37624/GATE_H0 ;

  lut40178 \RAM/i37624/SLICE_591_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37624/SLICE_591/RAM/i37624/SLICE_591_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37624/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37624/SLICE_591/RAM/i37624/GATE_H0 ));
  selmux2 \RAM/i37624/SLICE_591_K0K1MUX ( 
    .D0(\RAM/i37624/SLICE_591/RAM/i37624/GATE_H0 ), 
    .D1(\RAM/i37624/SLICE_591/RAM/i37624/SLICE_591_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37715_SLICE_592 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37715/SLICE_592/RAM/i37715/SLICE_592_K1_H1 , 
         \RAM/i37715/SLICE_592/RAM/i37715/GATE_H0 ;

  lut40178 \RAM/i37715/SLICE_592_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37715/SLICE_592/RAM/i37715/SLICE_592_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37715/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37715/SLICE_592/RAM/i37715/GATE_H0 ));
  selmux2 \RAM/i37715/SLICE_592_K0K1MUX ( 
    .D0(\RAM/i37715/SLICE_592/RAM/i37715/GATE_H0 ), 
    .D1(\RAM/i37715/SLICE_592/RAM/i37715/SLICE_592_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37715/SLICE_592_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37625_SLICE_593 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37625/SLICE_593/RAM/i37625/SLICE_593_K1_H1 , 
         \RAM/i37625/SLICE_593/RAM/i37625/GATE_H0 ;

  lut40178 \RAM/i37625/SLICE_593_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37625/SLICE_593/RAM/i37625/SLICE_593_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37625/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37625/SLICE_593/RAM/i37625/GATE_H0 ));
  selmux2 \RAM/i37625/SLICE_593_K0K1MUX ( 
    .D0(\RAM/i37625/SLICE_593/RAM/i37625/GATE_H0 ), 
    .D1(\RAM/i37625/SLICE_593/RAM/i37625/SLICE_593_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37625/SLICE_593_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37626_SLICE_594 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37626/SLICE_594/RAM/i37626/SLICE_594_K1_H1 , 
         \RAM/i37626/SLICE_594/RAM/i37626/GATE_H0 ;

  lut40178 \RAM/i37626/SLICE_594_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37626/SLICE_594/RAM/i37626/SLICE_594_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37626/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37626/SLICE_594/RAM/i37626/GATE_H0 ));
  selmux2 \RAM/i37626/SLICE_594_K0K1MUX ( 
    .D0(\RAM/i37626/SLICE_594/RAM/i37626/GATE_H0 ), 
    .D1(\RAM/i37626/SLICE_594/RAM/i37626/SLICE_594_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37626/SLICE_594_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37627_SLICE_595 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37627/SLICE_595/RAM/i37627/SLICE_595_K1_H1 , 
         \RAM/i37627/SLICE_595/RAM/i37627/GATE_H0 ;

  lut40178 \RAM/i37627/SLICE_595_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37627/SLICE_595/RAM/i37627/SLICE_595_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37627/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37627/SLICE_595/RAM/i37627/GATE_H0 ));
  selmux2 \RAM/i37627/SLICE_595_K0K1MUX ( 
    .D0(\RAM/i37627/SLICE_595/RAM/i37627/GATE_H0 ), 
    .D1(\RAM/i37627/SLICE_595/RAM/i37627/SLICE_595_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37627/SLICE_595_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37434_SLICE_596 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37434/SLICE_596/RAM/i37434/SLICE_596_K1_H1 , 
         \RAM/i37434/SLICE_596/RAM/i37434/GATE_H0 ;

  lut40178 \RAM/i37434/SLICE_596_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37434/SLICE_596/RAM/i37434/SLICE_596_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37434/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37434/SLICE_596/RAM/i37434/GATE_H0 ));
  selmux2 \RAM/i37434/SLICE_596_K0K1MUX ( 
    .D0(\RAM/i37434/SLICE_596/RAM/i37434/GATE_H0 ), 
    .D1(\RAM/i37434/SLICE_596/RAM/i37434/SLICE_596_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37562_SLICE_597 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37562/SLICE_597/RAM/i37562/SLICE_597_K1_H1 , 
         \RAM/i37562/SLICE_597/RAM/i37562/GATE_H0 ;

  lut40178 \RAM/i37562/SLICE_597_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37562/SLICE_597/RAM/i37562/SLICE_597_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37562/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37562/SLICE_597/RAM/i37562/GATE_H0 ));
  selmux2 \RAM/i37562/SLICE_597_K0K1MUX ( 
    .D0(\RAM/i37562/SLICE_597/RAM/i37562/GATE_H0 ), 
    .D1(\RAM/i37562/SLICE_597/RAM/i37562/SLICE_597_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37435_SLICE_598 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37435/SLICE_598/RAM/i37435/SLICE_598_K1_H1 , 
         \RAM/i37435/SLICE_598/RAM/i37435/GATE_H0 ;

  lut40178 \RAM/i37435/SLICE_598_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37435/SLICE_598/RAM/i37435/SLICE_598_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37435/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37435/SLICE_598/RAM/i37435/GATE_H0 ));
  selmux2 \RAM/i37435/SLICE_598_K0K1MUX ( 
    .D0(\RAM/i37435/SLICE_598/RAM/i37435/GATE_H0 ), 
    .D1(\RAM/i37435/SLICE_598/RAM/i37435/SLICE_598_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37435/SLICE_598_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37436_SLICE_599 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37436/SLICE_599/RAM/i37436/SLICE_599_K1_H1 , 
         \RAM/i37436/SLICE_599/RAM/i37436/GATE_H0 ;

  lut40178 \RAM/i37436/SLICE_599_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37436/SLICE_599/RAM/i37436/SLICE_599_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37436/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37436/SLICE_599/RAM/i37436/GATE_H0 ));
  selmux2 \RAM/i37436/SLICE_599_K0K1MUX ( 
    .D0(\RAM/i37436/SLICE_599/RAM/i37436/GATE_H0 ), 
    .D1(\RAM/i37436/SLICE_599/RAM/i37436/SLICE_599_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37436/SLICE_599_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37437_SLICE_600 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37437/SLICE_600/RAM/i37437/SLICE_600_K1_H1 , 
         \RAM/i37437/SLICE_600/RAM/i37437/GATE_H0 ;

  lut40178 \RAM/i37437/SLICE_600_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37437/SLICE_600/RAM/i37437/SLICE_600_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37437/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37437/SLICE_600/RAM/i37437/GATE_H0 ));
  selmux2 \RAM/i37437/SLICE_600_K0K1MUX ( 
    .D0(\RAM/i37437/SLICE_600/RAM/i37437/GATE_H0 ), 
    .D1(\RAM/i37437/SLICE_600/RAM/i37437/SLICE_600_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37437/SLICE_600_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37438_SLICE_601 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37438/SLICE_601/RAM/i37438/SLICE_601_K1_H1 , 
         \RAM/i37438/SLICE_601/RAM/i37438/GATE_H0 ;

  lut40178 \RAM/i37438/SLICE_601_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37438/SLICE_601/RAM/i37438/SLICE_601_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37438/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37438/SLICE_601/RAM/i37438/GATE_H0 ));
  selmux2 \RAM/i37438/SLICE_601_K0K1MUX ( 
    .D0(\RAM/i37438/SLICE_601/RAM/i37438/GATE_H0 ), 
    .D1(\RAM/i37438/SLICE_601/RAM/i37438/SLICE_601_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37439_SLICE_602 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37439/SLICE_602/RAM/i37439/SLICE_602_K1_H1 , 
         \RAM/i37439/SLICE_602/RAM/i37439/GATE_H0 ;

  lut40178 \RAM/i37439/SLICE_602_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37439/SLICE_602/RAM/i37439/SLICE_602_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37439/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37439/SLICE_602/RAM/i37439/GATE_H0 ));
  selmux2 \RAM/i37439/SLICE_602_K0K1MUX ( 
    .D0(\RAM/i37439/SLICE_602/RAM/i37439/GATE_H0 ), 
    .D1(\RAM/i37439/SLICE_602/RAM/i37439/SLICE_602_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37439/SLICE_602_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37440_SLICE_603 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37440/SLICE_603/RAM/i37440/SLICE_603_K1_H1 , 
         \RAM/i37440/SLICE_603/RAM/i37440/GATE_H0 ;

  lut40178 \RAM/i37440/SLICE_603_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37440/SLICE_603/RAM/i37440/SLICE_603_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37440/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37440/SLICE_603/RAM/i37440/GATE_H0 ));
  selmux2 \RAM/i37440/SLICE_603_K0K1MUX ( 
    .D0(\RAM/i37440/SLICE_603/RAM/i37440/GATE_H0 ), 
    .D1(\RAM/i37440/SLICE_603/RAM/i37440/SLICE_603_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37440/SLICE_603_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37441_SLICE_604 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37441/SLICE_604/RAM/i37441/SLICE_604_K1_H1 , 
         \RAM/i37441/SLICE_604/RAM/i37441/GATE_H0 ;

  lut40178 \RAM/i37441/SLICE_604_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37441/SLICE_604/RAM/i37441/SLICE_604_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37441/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37441/SLICE_604/RAM/i37441/GATE_H0 ));
  selmux2 \RAM/i37441/SLICE_604_K0K1MUX ( 
    .D0(\RAM/i37441/SLICE_604/RAM/i37441/GATE_H0 ), 
    .D1(\RAM/i37441/SLICE_604/RAM/i37441/SLICE_604_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37441/SLICE_604_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37651_SLICE_605 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37651/SLICE_605/RAM/i37651/SLICE_605_K1_H1 , 
         \RAM/i37651/SLICE_605/RAM/i37651/GATE_H0 ;

  lut40178 \RAM/i37651/SLICE_605_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37651/SLICE_605/RAM/i37651/SLICE_605_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37651/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37651/SLICE_605/RAM/i37651/GATE_H0 ));
  selmux2 \RAM/i37651/SLICE_605_K0K1MUX ( 
    .D0(\RAM/i37651/SLICE_605/RAM/i37651/GATE_H0 ), 
    .D1(\RAM/i37651/SLICE_605/RAM/i37651/SLICE_605_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37652_SLICE_606 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37652/SLICE_606/RAM/i37652/SLICE_606_K1_H1 , 
         \RAM/i37652/SLICE_606/RAM/i37652/GATE_H0 ;

  lut40178 \RAM/i37652/SLICE_606_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37652/SLICE_606/RAM/i37652/SLICE_606_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37652/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37652/SLICE_606/RAM/i37652/GATE_H0 ));
  selmux2 \RAM/i37652/SLICE_606_K0K1MUX ( 
    .D0(\RAM/i37652/SLICE_606/RAM/i37652/GATE_H0 ), 
    .D1(\RAM/i37652/SLICE_606/RAM/i37652/SLICE_606_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37652/SLICE_606_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37653_SLICE_607 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37653/SLICE_607/RAM/i37653/SLICE_607_K1_H1 , 
         \RAM/i37653/SLICE_607/RAM/i37653/GATE_H0 ;

  lut40178 \RAM/i37653/SLICE_607_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37653/SLICE_607/RAM/i37653/SLICE_607_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37653/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37653/SLICE_607/RAM/i37653/GATE_H0 ));
  selmux2 \RAM/i37653/SLICE_607_K0K1MUX ( 
    .D0(\RAM/i37653/SLICE_607/RAM/i37653/GATE_H0 ), 
    .D1(\RAM/i37653/SLICE_607/RAM/i37653/SLICE_607_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37653/SLICE_607_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37716_SLICE_608 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37716/SLICE_608/RAM/i37716/SLICE_608_K1_H1 , 
         \RAM/i37716/SLICE_608/RAM/i37716/GATE_H0 ;

  lut40178 \RAM/i37716/SLICE_608_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37716/SLICE_608/RAM/i37716/SLICE_608_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37716/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37716/SLICE_608/RAM/i37716/GATE_H0 ));
  selmux2 \RAM/i37716/SLICE_608_K0K1MUX ( 
    .D0(\RAM/i37716/SLICE_608/RAM/i37716/GATE_H0 ), 
    .D1(\RAM/i37716/SLICE_608/RAM/i37716/SLICE_608_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37716/SLICE_608_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37654_SLICE_609 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37654/SLICE_609/RAM/i37654/SLICE_609_K1_H1 , 
         \RAM/i37654/SLICE_609/RAM/i37654/GATE_H0 ;

  lut40178 \RAM/i37654/SLICE_609_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37654/SLICE_609/RAM/i37654/SLICE_609_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37654/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37654/SLICE_609/RAM/i37654/GATE_H0 ));
  selmux2 \RAM/i37654/SLICE_609_K0K1MUX ( 
    .D0(\RAM/i37654/SLICE_609/RAM/i37654/GATE_H0 ), 
    .D1(\RAM/i37654/SLICE_609/RAM/i37654/SLICE_609_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37654/SLICE_609_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37655_SLICE_610 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37655/SLICE_610/RAM/i37655/SLICE_610_K1_H1 , 
         \RAM/i37655/SLICE_610/RAM/i37655/GATE_H0 ;

  lut40178 \RAM/i37655/SLICE_610_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37655/SLICE_610/RAM/i37655/SLICE_610_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37655/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37655/SLICE_610/RAM/i37655/GATE_H0 ));
  selmux2 \RAM/i37655/SLICE_610_K0K1MUX ( 
    .D0(\RAM/i37655/SLICE_610/RAM/i37655/GATE_H0 ), 
    .D1(\RAM/i37655/SLICE_610/RAM/i37655/SLICE_610_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37656_SLICE_611 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37656/SLICE_611/RAM/i37656/SLICE_611_K1_H1 , 
         \RAM/i37656/SLICE_611/RAM/i37656/GATE_H0 ;

  lut40178 \RAM/i37656/SLICE_611_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37656/SLICE_611/RAM/i37656/SLICE_611_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37656/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37656/SLICE_611/RAM/i37656/GATE_H0 ));
  selmux2 \RAM/i37656/SLICE_611_K0K1MUX ( 
    .D0(\RAM/i37656/SLICE_611/RAM/i37656/GATE_H0 ), 
    .D1(\RAM/i37656/SLICE_611/RAM/i37656/SLICE_611_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37656/SLICE_611_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37657_SLICE_612 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37657/SLICE_612/RAM/i37657/SLICE_612_K1_H1 , 
         \RAM/i37657/SLICE_612/RAM/i37657/GATE_H0 ;

  lut40178 \RAM/i37657/SLICE_612_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37657/SLICE_612/RAM/i37657/SLICE_612_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37657/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37657/SLICE_612/RAM/i37657/GATE_H0 ));
  selmux2 \RAM/i37657/SLICE_612_K0K1MUX ( 
    .D0(\RAM/i37657/SLICE_612/RAM/i37657/GATE_H0 ), 
    .D1(\RAM/i37657/SLICE_612/RAM/i37657/SLICE_612_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37657/SLICE_612_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37658_SLICE_613 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37658/SLICE_613/RAM/i37658/SLICE_613_K1_H1 , 
         \RAM/i37658/SLICE_613/RAM/i37658/GATE_H0 ;

  lut40178 \RAM/i37658/SLICE_613_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37658/SLICE_613/RAM/i37658/SLICE_613_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37658/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37658/SLICE_613/RAM/i37658/GATE_H0 ));
  selmux2 \RAM/i37658/SLICE_613_K0K1MUX ( 
    .D0(\RAM/i37658/SLICE_613/RAM/i37658/GATE_H0 ), 
    .D1(\RAM/i37658/SLICE_613/RAM/i37658/SLICE_613_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37658/SLICE_613_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37465_SLICE_614 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37465/SLICE_614/RAM/i37465/SLICE_614_K1_H1 , 
         \RAM/i37465/SLICE_614/RAM/i37465/GATE_H0 ;

  lut40178 \RAM/i37465/SLICE_614_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37465/SLICE_614/RAM/i37465/SLICE_614_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37465/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37465/SLICE_614/RAM/i37465/GATE_H0 ));
  selmux2 \RAM/i37465/SLICE_614_K0K1MUX ( 
    .D0(\RAM/i37465/SLICE_614/RAM/i37465/GATE_H0 ), 
    .D1(\RAM/i37465/SLICE_614/RAM/i37465/SLICE_614_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37717_SLICE_615 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37717/SLICE_615/RAM/i37717/SLICE_615_K1_H1 , 
         \RAM/i37717/SLICE_615/RAM/i37717/GATE_H0 ;

  lut40178 \RAM/i37717/SLICE_615_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37717/SLICE_615/RAM/i37717/SLICE_615_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37717/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37717/SLICE_615/RAM/i37717/GATE_H0 ));
  selmux2 \RAM/i37717/SLICE_615_K0K1MUX ( 
    .D0(\RAM/i37717/SLICE_615/RAM/i37717/GATE_H0 ), 
    .D1(\RAM/i37717/SLICE_615/RAM/i37717/SLICE_615_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37466_SLICE_616 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37466/SLICE_616/RAM/i37466/SLICE_616_K1_H1 , 
         \RAM/i37466/SLICE_616/RAM/i37466/GATE_H0 ;

  lut40178 \RAM/i37466/SLICE_616_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37466/SLICE_616/RAM/i37466/SLICE_616_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37466/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37466/SLICE_616/RAM/i37466/GATE_H0 ));
  selmux2 \RAM/i37466/SLICE_616_K0K1MUX ( 
    .D0(\RAM/i37466/SLICE_616/RAM/i37466/GATE_H0 ), 
    .D1(\RAM/i37466/SLICE_616/RAM/i37466/SLICE_616_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37466/SLICE_616_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37467_SLICE_617 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37467/SLICE_617/RAM/i37467/SLICE_617_K1_H1 , 
         \RAM/i37467/SLICE_617/RAM/i37467/GATE_H0 ;

  lut40178 \RAM/i37467/SLICE_617_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37467/SLICE_617/RAM/i37467/SLICE_617_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37467/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37467/SLICE_617/RAM/i37467/GATE_H0 ));
  selmux2 \RAM/i37467/SLICE_617_K0K1MUX ( 
    .D0(\RAM/i37467/SLICE_617/RAM/i37467/GATE_H0 ), 
    .D1(\RAM/i37467/SLICE_617/RAM/i37467/SLICE_617_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37467/SLICE_617_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37468_SLICE_618 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37468/SLICE_618/RAM/i37468/SLICE_618_K1_H1 , 
         \RAM/i37468/SLICE_618/RAM/i37468/GATE_H0 ;

  lut40178 \RAM/i37468/SLICE_618_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37468/SLICE_618/RAM/i37468/SLICE_618_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37468/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37468/SLICE_618/RAM/i37468/GATE_H0 ));
  selmux2 \RAM/i37468/SLICE_618_K0K1MUX ( 
    .D0(\RAM/i37468/SLICE_618/RAM/i37468/GATE_H0 ), 
    .D1(\RAM/i37468/SLICE_618/RAM/i37468/SLICE_618_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37468/SLICE_618_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37469_SLICE_619 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37469/SLICE_619/RAM/i37469/SLICE_619_K1_H1 , 
         \RAM/i37469/SLICE_619/RAM/i37469/GATE_H0 ;

  lut40178 \RAM/i37469/SLICE_619_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37469/SLICE_619/RAM/i37469/SLICE_619_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37469/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37469/SLICE_619/RAM/i37469/GATE_H0 ));
  selmux2 \RAM/i37469/SLICE_619_K0K1MUX ( 
    .D0(\RAM/i37469/SLICE_619/RAM/i37469/GATE_H0 ), 
    .D1(\RAM/i37469/SLICE_619/RAM/i37469/SLICE_619_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37470_SLICE_620 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37470/SLICE_620/RAM/i37470/SLICE_620_K1_H1 , 
         \RAM/i37470/SLICE_620/RAM/i37470/GATE_H0 ;

  lut40178 \RAM/i37470/SLICE_620_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37470/SLICE_620/RAM/i37470/SLICE_620_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37470/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37470/SLICE_620/RAM/i37470/GATE_H0 ));
  selmux2 \RAM/i37470/SLICE_620_K0K1MUX ( 
    .D0(\RAM/i37470/SLICE_620/RAM/i37470/GATE_H0 ), 
    .D1(\RAM/i37470/SLICE_620/RAM/i37470/SLICE_620_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37470/SLICE_620_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37471_SLICE_621 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37471/SLICE_621/RAM/i37471/SLICE_621_K1_H1 , 
         \RAM/i37471/SLICE_621/RAM/i37471/GATE_H0 ;

  lut40178 \RAM/i37471/SLICE_621_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37471/SLICE_621/RAM/i37471/SLICE_621_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37471/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37471/SLICE_621/RAM/i37471/GATE_H0 ));
  selmux2 \RAM/i37471/SLICE_621_K0K1MUX ( 
    .D0(\RAM/i37471/SLICE_621/RAM/i37471/GATE_H0 ), 
    .D1(\RAM/i37471/SLICE_621/RAM/i37471/SLICE_621_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37471/SLICE_621_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37472_SLICE_622 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37472/SLICE_622/RAM/i37472/SLICE_622_K1_H1 , 
         \RAM/i37472/SLICE_622/RAM/i37472/GATE_H0 ;

  lut40178 \RAM/i37472/SLICE_622_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37472/SLICE_622/RAM/i37472/SLICE_622_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37472/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37472/SLICE_622/RAM/i37472/GATE_H0 ));
  selmux2 \RAM/i37472/SLICE_622_K0K1MUX ( 
    .D0(\RAM/i37472/SLICE_622/RAM/i37472/GATE_H0 ), 
    .D1(\RAM/i37472/SLICE_622/RAM/i37472/SLICE_622_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37472/SLICE_622_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37496_SLICE_623 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37496/SLICE_623/RAM/i37496/SLICE_623_K1_H1 , 
         \RAM/i37496/SLICE_623/RAM/i37496/GATE_H0 ;

  lut40178 \RAM/i37496/SLICE_623_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37496/SLICE_623/RAM/i37496/SLICE_623_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37496/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37496/SLICE_623/RAM/i37496/GATE_H0 ));
  selmux2 \RAM/i37496/SLICE_623_K0K1MUX ( 
    .D0(\RAM/i37496/SLICE_623/RAM/i37496/GATE_H0 ), 
    .D1(\RAM/i37496/SLICE_623/RAM/i37496/SLICE_623_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37497_SLICE_624 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37497/SLICE_624/RAM/i37497/SLICE_624_K1_H1 , 
         \RAM/i37497/SLICE_624/RAM/i37497/GATE_H0 ;

  lut40178 \RAM/i37497/SLICE_624_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37497/SLICE_624/RAM/i37497/SLICE_624_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37497/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37497/SLICE_624/RAM/i37497/GATE_H0 ));
  selmux2 \RAM/i37497/SLICE_624_K0K1MUX ( 
    .D0(\RAM/i37497/SLICE_624/RAM/i37497/GATE_H0 ), 
    .D1(\RAM/i37497/SLICE_624/RAM/i37497/SLICE_624_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37497/SLICE_624_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37498_SLICE_625 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37498/SLICE_625/RAM/i37498/SLICE_625_K1_H1 , 
         \RAM/i37498/SLICE_625/RAM/i37498/GATE_H0 ;

  lut40178 \RAM/i37498/SLICE_625_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37498/SLICE_625/RAM/i37498/SLICE_625_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37498/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37498/SLICE_625/RAM/i37498/GATE_H0 ));
  selmux2 \RAM/i37498/SLICE_625_K0K1MUX ( 
    .D0(\RAM/i37498/SLICE_625/RAM/i37498/GATE_H0 ), 
    .D1(\RAM/i37498/SLICE_625/RAM/i37498/SLICE_625_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37498/SLICE_625_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37499_SLICE_626 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37499/SLICE_626/RAM/i37499/SLICE_626_K1_H1 , 
         \RAM/i37499/SLICE_626/RAM/i37499/GATE_H0 ;

  lut40178 \RAM/i37499/SLICE_626_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37499/SLICE_626/RAM/i37499/SLICE_626_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37499/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37499/SLICE_626/RAM/i37499/GATE_H0 ));
  selmux2 \RAM/i37499/SLICE_626_K0K1MUX ( 
    .D0(\RAM/i37499/SLICE_626/RAM/i37499/GATE_H0 ), 
    .D1(\RAM/i37499/SLICE_626/RAM/i37499/SLICE_626_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37499/SLICE_626_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37500_SLICE_627 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37500/SLICE_627/RAM/i37500/SLICE_627_K1_H1 , 
         \RAM/i37500/SLICE_627/RAM/i37500/GATE_H0 ;

  lut40178 \RAM/i37500/SLICE_627_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37500/SLICE_627/RAM/i37500/SLICE_627_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37500/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37500/SLICE_627/RAM/i37500/GATE_H0 ));
  selmux2 \RAM/i37500/SLICE_627_K0K1MUX ( 
    .D0(\RAM/i37500/SLICE_627/RAM/i37500/GATE_H0 ), 
    .D1(\RAM/i37500/SLICE_627/RAM/i37500/SLICE_627_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37501_SLICE_628 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37501/SLICE_628/RAM/i37501/SLICE_628_K1_H1 , 
         \RAM/i37501/SLICE_628/RAM/i37501/GATE_H0 ;

  lut40178 \RAM/i37501/SLICE_628_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37501/SLICE_628/RAM/i37501/SLICE_628_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37501/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37501/SLICE_628/RAM/i37501/GATE_H0 ));
  selmux2 \RAM/i37501/SLICE_628_K0K1MUX ( 
    .D0(\RAM/i37501/SLICE_628/RAM/i37501/GATE_H0 ), 
    .D1(\RAM/i37501/SLICE_628/RAM/i37501/SLICE_628_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37501/SLICE_628_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37502_SLICE_629 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37502/SLICE_629/RAM/i37502/SLICE_629_K1_H1 , 
         \RAM/i37502/SLICE_629/RAM/i37502/GATE_H0 ;

  lut40178 \RAM/i37502/SLICE_629_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37502/SLICE_629/RAM/i37502/SLICE_629_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37502/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37502/SLICE_629/RAM/i37502/GATE_H0 ));
  selmux2 \RAM/i37502/SLICE_629_K0K1MUX ( 
    .D0(\RAM/i37502/SLICE_629/RAM/i37502/GATE_H0 ), 
    .D1(\RAM/i37502/SLICE_629/RAM/i37502/SLICE_629_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37502/SLICE_629_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37503_SLICE_630 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37503/SLICE_630/RAM/i37503/SLICE_630_K1_H1 , 
         \RAM/i37503/SLICE_630/RAM/i37503/GATE_H0 ;

  lut40178 \RAM/i37503/SLICE_630_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37503/SLICE_630/RAM/i37503/SLICE_630_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37503/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37503/SLICE_630/RAM/i37503/GATE_H0 ));
  selmux2 \RAM/i37503/SLICE_630_K0K1MUX ( 
    .D0(\RAM/i37503/SLICE_630/RAM/i37503/GATE_H0 ), 
    .D1(\RAM/i37503/SLICE_630/RAM/i37503/SLICE_630_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37503/SLICE_630_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37682_SLICE_631 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37682/SLICE_631/RAM/i37682/SLICE_631_K1_H1 , 
         \RAM/i37682/SLICE_631/RAM/i37682/GATE_H0 ;

  lut40178 \RAM/i37682/SLICE_631_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37682/SLICE_631/RAM/i37682/SLICE_631_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37682/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37682/SLICE_631/RAM/i37682/GATE_H0 ));
  selmux2 \RAM/i37682/SLICE_631_K0K1MUX ( 
    .D0(\RAM/i37682/SLICE_631/RAM/i37682/GATE_H0 ), 
    .D1(\RAM/i37682/SLICE_631/RAM/i37682/SLICE_631_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37683_SLICE_632 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37683/SLICE_632/RAM/i37683/SLICE_632_K1_H1 , 
         \RAM/i37683/SLICE_632/RAM/i37683/GATE_H0 ;

  lut40178 \RAM/i37683/SLICE_632_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37683/SLICE_632/RAM/i37683/SLICE_632_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37683/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37683/SLICE_632/RAM/i37683/GATE_H0 ));
  selmux2 \RAM/i37683/SLICE_632_K0K1MUX ( 
    .D0(\RAM/i37683/SLICE_632/RAM/i37683/GATE_H0 ), 
    .D1(\RAM/i37683/SLICE_632/RAM/i37683/SLICE_632_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37683/SLICE_632_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37684_SLICE_633 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37684/SLICE_633/RAM/i37684/SLICE_633_K1_H1 , 
         \RAM/i37684/SLICE_633/RAM/i37684/GATE_H0 ;

  lut40178 \RAM/i37684/SLICE_633_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37684/SLICE_633/RAM/i37684/SLICE_633_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37684/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37684/SLICE_633/RAM/i37684/GATE_H0 ));
  selmux2 \RAM/i37684/SLICE_633_K0K1MUX ( 
    .D0(\RAM/i37684/SLICE_633/RAM/i37684/GATE_H0 ), 
    .D1(\RAM/i37684/SLICE_633/RAM/i37684/SLICE_633_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37684/SLICE_633_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37685_SLICE_634 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37685/SLICE_634/RAM/i37685/SLICE_634_K1_H1 , 
         \RAM/i37685/SLICE_634/RAM/i37685/GATE_H0 ;

  lut40178 \RAM/i37685/SLICE_634_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37685/SLICE_634/RAM/i37685/SLICE_634_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37685/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37685/SLICE_634/RAM/i37685/GATE_H0 ));
  selmux2 \RAM/i37685/SLICE_634_K0K1MUX ( 
    .D0(\RAM/i37685/SLICE_634/RAM/i37685/GATE_H0 ), 
    .D1(\RAM/i37685/SLICE_634/RAM/i37685/SLICE_634_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37685/SLICE_634_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37686_SLICE_635 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37686/SLICE_635/RAM/i37686/SLICE_635_K1_H1 , 
         \RAM/i37686/SLICE_635/RAM/i37686/GATE_H0 ;

  lut40178 \RAM/i37686/SLICE_635_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37686/SLICE_635/RAM/i37686/SLICE_635_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37686/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37686/SLICE_635/RAM/i37686/GATE_H0 ));
  selmux2 \RAM/i37686/SLICE_635_K0K1MUX ( 
    .D0(\RAM/i37686/SLICE_635/RAM/i37686/GATE_H0 ), 
    .D1(\RAM/i37686/SLICE_635/RAM/i37686/SLICE_635_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37687_SLICE_636 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37687/SLICE_636/RAM/i37687/SLICE_636_K1_H1 , 
         \RAM/i37687/SLICE_636/RAM/i37687/GATE_H0 ;

  lut40178 \RAM/i37687/SLICE_636_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37687/SLICE_636/RAM/i37687/SLICE_636_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37687/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37687/SLICE_636/RAM/i37687/GATE_H0 ));
  selmux2 \RAM/i37687/SLICE_636_K0K1MUX ( 
    .D0(\RAM/i37687/SLICE_636/RAM/i37687/GATE_H0 ), 
    .D1(\RAM/i37687/SLICE_636/RAM/i37687/SLICE_636_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37687/SLICE_636_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37688_SLICE_637 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37688/SLICE_637/RAM/i37688/SLICE_637_K1_H1 , 
         \RAM/i37688/SLICE_637/RAM/i37688/GATE_H0 ;

  lut40178 \RAM/i37688/SLICE_637_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37688/SLICE_637/RAM/i37688/SLICE_637_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37688/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37688/SLICE_637/RAM/i37688/GATE_H0 ));
  selmux2 \RAM/i37688/SLICE_637_K0K1MUX ( 
    .D0(\RAM/i37688/SLICE_637/RAM/i37688/GATE_H0 ), 
    .D1(\RAM/i37688/SLICE_637/RAM/i37688/SLICE_637_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37688/SLICE_637_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37527_SLICE_638 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37527/SLICE_638/RAM/i37527/SLICE_638_K1_H1 , 
         \RAM/i37527/SLICE_638/RAM/i37527/GATE_H0 ;

  lut40178 \RAM/i37527/SLICE_638_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37527/SLICE_638/RAM/i37527/SLICE_638_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37527/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37527/SLICE_638/RAM/i37527/GATE_H0 ));
  selmux2 \RAM/i37527/SLICE_638_K0K1MUX ( 
    .D0(\RAM/i37527/SLICE_638/RAM/i37527/GATE_H0 ), 
    .D1(\RAM/i37527/SLICE_638/RAM/i37527/SLICE_638_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37528_SLICE_639 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37528/SLICE_639/RAM/i37528/SLICE_639_K1_H1 , 
         \RAM/i37528/SLICE_639/RAM/i37528/GATE_H0 ;

  lut40178 \RAM/i37528/SLICE_639_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37528/SLICE_639/RAM/i37528/SLICE_639_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37528/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37528/SLICE_639/RAM/i37528/GATE_H0 ));
  selmux2 \RAM/i37528/SLICE_639_K0K1MUX ( 
    .D0(\RAM/i37528/SLICE_639/RAM/i37528/GATE_H0 ), 
    .D1(\RAM/i37528/SLICE_639/RAM/i37528/SLICE_639_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37528/SLICE_639_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37529_SLICE_640 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37529/SLICE_640/RAM/i37529/SLICE_640_K1_H1 , 
         \RAM/i37529/SLICE_640/RAM/i37529/GATE_H0 ;

  lut40178 \RAM/i37529/SLICE_640_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37529/SLICE_640/RAM/i37529/SLICE_640_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37529/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37529/SLICE_640/RAM/i37529/GATE_H0 ));
  selmux2 \RAM/i37529/SLICE_640_K0K1MUX ( 
    .D0(\RAM/i37529/SLICE_640/RAM/i37529/GATE_H0 ), 
    .D1(\RAM/i37529/SLICE_640/RAM/i37529/SLICE_640_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37529/SLICE_640_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37689_SLICE_641 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37689/SLICE_641/RAM/i37689/SLICE_641_K1_H1 , 
         \RAM/i37689/SLICE_641/RAM/i37689/GATE_H0 ;

  lut40178 \RAM/i37689/SLICE_641_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37689/SLICE_641/RAM/i37689/SLICE_641_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37689/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37689/SLICE_641/RAM/i37689/GATE_H0 ));
  selmux2 \RAM/i37689/SLICE_641_K0K1MUX ( 
    .D0(\RAM/i37689/SLICE_641/RAM/i37689/GATE_H0 ), 
    .D1(\RAM/i37689/SLICE_641/RAM/i37689/SLICE_641_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37689/SLICE_641_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37530_SLICE_642 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37530/SLICE_642/RAM/i37530/SLICE_642_K1_H1 , 
         \RAM/i37530/SLICE_642/RAM/i37530/GATE_H0 ;

  lut40178 \RAM/i37530/SLICE_642_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37530/SLICE_642/RAM/i37530/SLICE_642_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37530/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37530/SLICE_642/RAM/i37530/GATE_H0 ));
  selmux2 \RAM/i37530/SLICE_642_K0K1MUX ( 
    .D0(\RAM/i37530/SLICE_642/RAM/i37530/GATE_H0 ), 
    .D1(\RAM/i37530/SLICE_642/RAM/i37530/SLICE_642_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37530/SLICE_642_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37531_SLICE_643 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37531/SLICE_643/RAM/i37531/SLICE_643_K1_H1 , 
         \RAM/i37531/SLICE_643/RAM/i37531/GATE_H0 ;

  lut40178 \RAM/i37531/SLICE_643_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37531/SLICE_643/RAM/i37531/SLICE_643_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37531/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37531/SLICE_643/RAM/i37531/GATE_H0 ));
  selmux2 \RAM/i37531/SLICE_643_K0K1MUX ( 
    .D0(\RAM/i37531/SLICE_643/RAM/i37531/GATE_H0 ), 
    .D1(\RAM/i37531/SLICE_643/RAM/i37531/SLICE_643_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37532_SLICE_644 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37532/SLICE_644/RAM/i37532/SLICE_644_K1_H1 , 
         \RAM/i37532/SLICE_644/RAM/i37532/GATE_H0 ;

  lut40178 \RAM/i37532/SLICE_644_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37532/SLICE_644/RAM/i37532/SLICE_644_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37532/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37532/SLICE_644/RAM/i37532/GATE_H0 ));
  selmux2 \RAM/i37532/SLICE_644_K0K1MUX ( 
    .D0(\RAM/i37532/SLICE_644/RAM/i37532/GATE_H0 ), 
    .D1(\RAM/i37532/SLICE_644/RAM/i37532/SLICE_644_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37532/SLICE_644_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37533_SLICE_645 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37533/SLICE_645/RAM/i37533/SLICE_645_K1_H1 , 
         \RAM/i37533/SLICE_645/RAM/i37533/GATE_H0 ;

  lut40178 \RAM/i37533/SLICE_645_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37533/SLICE_645/RAM/i37533/SLICE_645_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37533/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37533/SLICE_645/RAM/i37533/GATE_H0 ));
  selmux2 \RAM/i37533/SLICE_645_K0K1MUX ( 
    .D0(\RAM/i37533/SLICE_645/RAM/i37533/GATE_H0 ), 
    .D1(\RAM/i37533/SLICE_645/RAM/i37533/SLICE_645_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37533/SLICE_645_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37534_SLICE_646 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37534/SLICE_646/RAM/i37534/SLICE_646_K1_H1 , 
         \RAM/i37534/SLICE_646/RAM/i37534/GATE_H0 ;

  lut40178 \RAM/i37534/SLICE_646_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37534/SLICE_646/RAM/i37534/SLICE_646_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37534/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37534/SLICE_646/RAM/i37534/GATE_H0 ));
  selmux2 \RAM/i37534/SLICE_646_K0K1MUX ( 
    .D0(\RAM/i37534/SLICE_646/RAM/i37534/GATE_H0 ), 
    .D1(\RAM/i37534/SLICE_646/RAM/i37534/SLICE_646_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37534/SLICE_646_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37718_SLICE_647 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37718/SLICE_647/RAM/i37718/SLICE_647_K1_H1 , 
         \RAM/i37718/SLICE_647/RAM/i37718/GATE_H0 ;

  lut40178 \RAM/i37718/SLICE_647_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37718/SLICE_647/RAM/i37718/SLICE_647_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37718/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37718/SLICE_647/RAM/i37718/GATE_H0 ));
  selmux2 \RAM/i37718/SLICE_647_K0K1MUX ( 
    .D0(\RAM/i37718/SLICE_647/RAM/i37718/GATE_H0 ), 
    .D1(\RAM/i37718/SLICE_647/RAM/i37718/SLICE_647_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37718/SLICE_647_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37558_SLICE_648 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \RAM/i37558/SLICE_648/RAM/i37558/SLICE_648_K1_H1 , 
         \RAM/i37558/SLICE_648/RAM/i37558/GATE_H0 ;

  lut40178 \RAM/i37558/SLICE_648_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37558/SLICE_648/RAM/i37558/SLICE_648_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37558/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37558/SLICE_648/RAM/i37558/GATE_H0 ));
  selmux2 \RAM/i37558/SLICE_648_K0K1MUX ( 
    .D0(\RAM/i37558/SLICE_648/RAM/i37558/GATE_H0 ), 
    .D1(\RAM/i37558/SLICE_648/RAM/i37558/SLICE_648_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37719_SLICE_649 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37719/SLICE_649/RAM/i37719/SLICE_649_K1_H1 , 
         \RAM/i37719/SLICE_649/RAM/i37719/GATE_H0 ;

  lut40178 \RAM/i37719/SLICE_649_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37719/SLICE_649/RAM/i37719/SLICE_649_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37719/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37719/SLICE_649/RAM/i37719/GATE_H0 ));
  selmux2 \RAM/i37719/SLICE_649_K0K1MUX ( 
    .D0(\RAM/i37719/SLICE_649/RAM/i37719/GATE_H0 ), 
    .D1(\RAM/i37719/SLICE_649/RAM/i37719/SLICE_649_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37719/SLICE_649_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37559_SLICE_650 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37559/SLICE_650/RAM/i37559/SLICE_650_K1_H1 , 
         \RAM/i37559/SLICE_650/RAM/i37559/GATE_H0 ;

  lut40178 \RAM/i37559/SLICE_650_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37559/SLICE_650/RAM/i37559/SLICE_650_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37559/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37559/SLICE_650/RAM/i37559/GATE_H0 ));
  selmux2 \RAM/i37559/SLICE_650_K0K1MUX ( 
    .D0(\RAM/i37559/SLICE_650/RAM/i37559/GATE_H0 ), 
    .D1(\RAM/i37559/SLICE_650/RAM/i37559/SLICE_650_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37559/SLICE_650_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37560_SLICE_651 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37560/SLICE_651/RAM/i37560/SLICE_651_K1_H1 , 
         \RAM/i37560/SLICE_651/RAM/i37560/GATE_H0 ;

  lut40178 \RAM/i37560/SLICE_651_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37560/SLICE_651/RAM/i37560/SLICE_651_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37560/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37560/SLICE_651/RAM/i37560/GATE_H0 ));
  selmux2 \RAM/i37560/SLICE_651_K0K1MUX ( 
    .D0(\RAM/i37560/SLICE_651/RAM/i37560/GATE_H0 ), 
    .D1(\RAM/i37560/SLICE_651/RAM/i37560/SLICE_651_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37560/SLICE_651_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37561_SLICE_652 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37561/SLICE_652/RAM/i37561/SLICE_652_K1_H1 , 
         \RAM/i37561/SLICE_652/RAM/i37561/GATE_H0 ;

  lut40178 \RAM/i37561/SLICE_652_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37561/SLICE_652/RAM/i37561/SLICE_652_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37561/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37561/SLICE_652/RAM/i37561/GATE_H0 ));
  selmux2 \RAM/i37561/SLICE_652_K0K1MUX ( 
    .D0(\RAM/i37561/SLICE_652/RAM/i37561/GATE_H0 ), 
    .D1(\RAM/i37561/SLICE_652/RAM/i37561/SLICE_652_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37561/SLICE_652_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_i37720_SLICE_653 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \RAM/i37720/SLICE_653/RAM/i37720/SLICE_653_K1_H1 , 
         \RAM/i37720/SLICE_653/RAM/i37720/GATE_H0 ;

  lut40178 \RAM/i37720/SLICE_653_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\RAM/i37720/SLICE_653/RAM/i37720/SLICE_653_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \RAM/i37720/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\RAM/i37720/SLICE_653/RAM/i37720/GATE_H0 ));
  selmux2 \RAM/i37720/SLICE_653_K0K1MUX ( 
    .D0(\RAM/i37720/SLICE_653/RAM/i37720/GATE_H0 ), 
    .D1(\RAM/i37720/SLICE_653/RAM/i37720/SLICE_653_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \RAM/i37720/SLICE_653_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_654 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40180 \CPU/i2_4_lut_adj_126 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \CPU/div_39_i133_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5172_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5172_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0405) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF807) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40182 \CPU/i7476_2_lut_rep_856_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40183 \CPU/i24524_2_lut_rep_881_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_656 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 \CPU/i2254_2_lut_rep_906_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40185 \CPU/i2213_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 \CPU/div_28_i129_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40187 \CPU/i31995_2_lut_rep_916_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9699) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9F0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_658 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \CPU/n6_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \CPU/i2_3_lut_4_lut_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6C36) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_659 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40190 \CPU/i6468_2_lut_rep_902_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40191 \CPU/i37265_2_lut_rep_932_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9A18) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_660 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40192 \CPU/i38509/GATE ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \CPU/i24472_4_lut_then_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF077) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_661 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40194 \CPU/i3427_2_lut_rep_790_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40195 \CPU/i23859_2_lut_rep_938_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2F0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_662 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40196 \CPU/i14929_2_lut_rep_812_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40197 \CPU/i14976_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0078) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_663 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \CPU/i1_2_lut_3_lut_4_lut_adj_220 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40199 \CPU/mux_188_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF078) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5C50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40200 \CPU/i14946_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 \CPU/i2_4_lut_adj_154 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1151) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6663) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_665 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \CPU/i3441_2_lut_rep_785_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40203 \CPU/i2_3_lut_4_lut_4_lut_adj_158 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6A56) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_666 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40204 \CPU/i5381_2_lut_rep_647_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \CPU/i2_3_lut_rep_652_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h54FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF4F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_667 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40206 \CPU/i15102_3_lut_rep_707 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 \CPU/mux_139_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF700) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_668 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40208 \CPU/i4444_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \CPU/i2_4_lut_adj_209 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7B12) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9969) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_669 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 \CPU/i38172_2_lut_rep_811_3_lut_4_lut_4_lut_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 \CPU/i15336_2_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3323) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0509) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \CPU/i36987_3_lut_2_lut_rep_840_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40213 \CPU/i1_2_lut_4_lut_adj_227 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF6A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_671 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40206 \CPU/i14959_3_lut_4_lut_rep_892 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40214 \CPU/i2_4_lut_rep_1162 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC639) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_672 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \CPU/i24325_2_lut_rep_1072_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40215 \CPU/oprand_1__bdd_4_lut_38454 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1224) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_673 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40216 \CPU/i23894_2_lut_rep_871_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40217 \CPU/div_39_i153_3_lut_rep_843_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5175_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5175_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_674 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40218 \CPU/div_53_i135_4_lut_rep_832_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40219 \CPU/i1_2_lut_3_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6999) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4B87) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_675 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40220 \CPU/i1_2_lut_3_lut_4_lut_adj_283 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40221 \CPU/mux_72_i6_3_lut_rep_819_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F2D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_676 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i2_3_lut_4_lut_adj_120 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40223 \CPU/i2654_3_lut_rep_737_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6996) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF710) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_677 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \CPU/i2_3_lut_adj_152 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \CPU/i1_2_lut_rep_722_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h718E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_678 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \CPU/i7486_2_lut_rep_857_4_lut_then_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40226 \CPU/i38446/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h33E8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_679 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \CPU/i1_2_lut_3_lut_3_lut_4_lut_adj_292 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40228 \CPU/mux_202_i6_3_lut_rep_628 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4BBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5C5C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_680 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40229 \CPU/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \CPU/div_28_i148_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5160_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5160_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF56) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_681 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40231 \CPU/mux_160_i6_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40232 \CPU/i15758_2_lut_rep_666_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9F90) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF5C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_682 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40233 \CPU/i1_2_lut_3_lut_4_lut_adj_123 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40234 \CPU/i38128_2_lut_rep_896_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h070F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_683 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40235 \CPU/i2_4_lut_adj_239 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 \CPU/n46309_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h020A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40237 \CPU/i1_2_lut_rep_995_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40238 \CPU/mux_22_i8_3_lut_rep_1015_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h914C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_685 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40239 \CPU/i3271_2_lut_rep_711_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40240 \CPU/i3230_2_lut_rep_725_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h53AC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_686 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40241 \CPU/div_28_i151_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40090 \CPU/i1_2_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF301) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_687 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i3_4_lut_adj_150 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \CPU/i2_3_lut_rep_698_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_688 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40242 \CPU/n183_bdd_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \CPU/i3_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0DF2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_689 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \CPU/i3121_3_lut_rep_704_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \CPU/i2_3_lut_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h04DF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_690 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40242 \CPU/i1_2_lut_rep_671_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40228 \CPU/mux_146_i5_3_lut_rep_673 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_691 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 \CPU/i1_2_lut_rep_649_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40246 \CPU/i4609_2_lut_rep_667_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA35C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5C00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_692 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40085 \CPU/i5759_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \CPU/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDB24) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_693 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40248 \CPU/i1_3_lut_rep_1039_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \CPU/rem_36_i63_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0067 \CPU/oprand_i0_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0067 \CPU/oprand_i0_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF600) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8A8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_694 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \CPU/mux_202_i7_3_lut_rep_650_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40245 \CPU/i5414_2_lut_rep_626_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h08F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_695 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \CPU/pwr_bdd_2_lut_38322_rep_1024_3_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40252 \CPU/i1_2_lut_rep_1092_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_696 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40247 \CPU/i2_3_lut_4_lut_adj_210 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40253 \CPU/i1_2_lut_3_lut_4_lut_adj_80 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7887) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_697 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i2_3_lut_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \CPU/i14912_3_lut_rep_730_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_698 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \CPU/i15149_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \CPU/i4970_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4884) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9090) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_699 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40257 \CPU/i4479_3_lut_rep_654_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \CPU/i2_3_lut_4_lut_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h90F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC933) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_700 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 \CPU/i6621_2_lut_rep_863_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40260 \CPU/i37279_2_lut_rep_889_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF6F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_701 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40261 \CPU/div_39_i91_3_lut_rep_970_4_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40262 \CPU/mux_33_i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_702 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40263 \CPU/i1_3_lut_rep_943_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \CPU/mux_47_i7_4_lut_rep_1165 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_703 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40264 \CPU/i2_3_lut_rep_787_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40228 \CPU/mux_72_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5DEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_704 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40265 \CPU/i1_2_lut_rep_630_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40266 \CPU/i4995_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h57A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB8D1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_705 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 \CPU/i1_4_lut_adj_114 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \CPU/i4852_2_lut_rep_895_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_706 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40269 \CPU/i15159_3_lut_rep_633 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \CPU/i1_2_lut_3_lut_4_lut_adj_83 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_707 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40270 \CPU/i5675_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40271 \CPU/i5689_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE8E8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAE8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_708 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40183 \CPU/i2046_2_lut_rep_760_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40233 \CPU/i1_2_lut_4_lut_adj_90 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_709 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40272 \CPU/mux_54_i6_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \CPU/i2_2_lut_rep_904_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_710 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \CPU/i4_4_lut_adj_113 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 \CPU/i1_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9669) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2BD4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_711 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40259 \CPU/i7251_2_lut_rep_944_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40275 \CPU/div_28_i126_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5157_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5157_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_712 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i3_4_lut_adj_153 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 \CPU/i14941_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_713 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40277 \CPU/i5584_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 \CPU/i5570_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB2B2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_714 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \CPU/i15420_3_lut_rep_708_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40279 \CPU/n1147_bdd_4_lut_38317 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD9FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_715 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \CPU/mux_86_i5_3_lut_rep_735 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40281 \CPU/i1_2_lut_3_lut_4_lut_adj_108 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5C5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD2F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_716 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40282 \CPU/n41402_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 \CPU/i2311_4_lut_3_lut_rep_754 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5715) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8E8E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_717 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40284 \CPU/n43564_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \CPU/i1_2_lut_rep_632_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_718 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40285 \CPU/i5849_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40286 \CPU/i23727_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_719 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40287 \CPU/i37189_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \CPU/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9696) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_720 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40288 \CPU/i2_3_lut_adj_145 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40289 \CPU/i1_2_lut_rep_749_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8E71) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_721 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40290 \CPU/i1_4_lut_adj_155 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \CPU/i14923_3_lut_rep_750_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_722 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \CPU/i2753_2_lut_rep_799_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \CPU/i2775_2_lut_rep_753_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_723 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40292 \CPU/i5478_2_lut_rep_606_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40232 \CPU/i1_2_lut_rep_602_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h65A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_724 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40293 \CPU/i6781_2_lut_rep_948_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40294 \CPU/i6463_2_lut_rep_909_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8A08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_725 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \CPU/i17131_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \CPU/i4692_4_lut_rep_640 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h005C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8EC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_726 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40297 \CPU/i23802_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 \CPU/i6554_2_lut_rep_910_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB7B7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7662) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_727 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \CPU/i5619_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 \CPU/i5605_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_728 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \CPU/i1_2_lut_rep_980_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40236 \CPU/i6938_2_lut_rep_958_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_729 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 \CPU/i2_3_lut_4_lut_adj_298 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40220 \CPU/i4555_2_lut_rep_757_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_730 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40284 \CPU/n398_bdd_3_lut_rep_740_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \CPU/i1_2_lut_3_lut_4_lut_adj_127 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_731 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40300 \CPU/i1_3_lut_4_lut_adj_229 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40301 \CPU/i1_4_lut_adj_129 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6966) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7737) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_732 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \CPU/i4699_2_lut_rep_638_3_lut_4_lut_4_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40302 \CPU/i2_4_lut_adj_130 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD926) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_733 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \CPU/i2179_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \CPU/i3_4_lut_adj_132 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_734 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40304 \CPU/i3434_2_lut_rep_786_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40305 \CPU/i15027_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h48C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_735 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40306 \CPU/i24103_2_lut_rep_845_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \CPU/n195_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h060F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEDE7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_736 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \CPU/mux_118_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \CPU/i2_3_lut_4_lut_adj_137 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_737 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 \CPU/i3042_4_lut_3_lut_rep_734 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \CPU/i3056_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_738 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 \CPU/i1_2_lut_4_lut_adj_205 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 \CPU/i2_3_lut_rep_683_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FF2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_739 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40309 \CPU/i1_2_lut_4_lut_adj_272 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40310 \CPU/div_39_i132_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5172_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5172_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_740 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \CPU/i7335_2_lut_rep_991_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40311 \CPU/i7241_2_lut_rep_952_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4848) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_741 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i2_3_lut_4_lut_adj_169 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \CPU/i2_3_lut_4_lut_adj_141 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 \CPU/i3810_2_lut_rep_684_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \CPU/i3799_2_lut_rep_770_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_743 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40247 \CPU/i2_3_lut_4_lut_adj_161 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40288 \CPU/i2_3_lut_adj_143 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_744 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40312 \CPU/i3470_4_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \CPU/i3_4_lut_adj_147 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF720) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_745 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 \CPU/i2_3_lut_4_lut_adj_166 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40313 \CPU/i1_2_lut_rep_968_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_746 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 \CPU/i2172_3_lut_rep_807_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40222 \CPU/i1_2_lut_rep_782_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_747 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40247 \CPU/i1_2_lut_3_lut_4_lut_adj_281 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40314 \CPU/i2_3_lut_4_lut_adj_156 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE11E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_748 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \CPU/div_28_i172_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \CPU/i4_4_lut_adj_159 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_749 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 \CPU/i2661_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \CPU/i14916_3_lut_rep_739_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_750 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40242 \CPU/div_46_i177_3_lut_rep_829_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40316 \CPU/i3_4_lut_adj_162 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_751 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \CPU/i2378_2_lut_rep_891_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40240 \CPU/i2389_2_lut_rep_789_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_752 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i3_4_lut_adj_165 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \CPU/div_53_i176_3_lut_rep_791_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_753 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 \CPU/i2_3_lut_rep_801_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40272 \CPU/mux_54_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_754 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40318 \CPU/i4472_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40289 \CPU/i1_2_lut_4_lut_adj_164 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_755 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40319 \CPU/i2_3_lut_4_lut_adj_243 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40288 \CPU/i2_3_lut_adj_173 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h24DB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_756 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40288 \CPU/i2_3_lut_adj_176 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40320 \CPU/i2_4_lut_adj_174 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h936C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_757 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40321 \CPU/i2_2_lut_rep_751_3_lut_4_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40322 \CPU/i2_2_lut_rep_747_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40322 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC297) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_758 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40323 \CPU/i2_4_lut_adj_177 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40324 \CPU/mux_86_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h99C9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40324 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_759 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40238 \CPU/mux_22_i7_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 \CPU/div_28_i85_3_lut_rep_996_4_lut_3_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5163_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5163_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4C22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_760 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 \CPU/i37134_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40327 \CPU/i31366_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0220) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F8F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_761 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40290 \CPU/i1_4_lut_adj_178 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 \CPU/mux_72_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5CAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_762 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40329 \CPU/i24147_2_lut_rep_883_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40330 \CPU/i23839_2_lut_rep_928_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4844) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6F6F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_763 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40331 \CPU/i3578_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40332 \CPU/i1_4_lut_adj_190 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3173) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h65A6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_764 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 \CPU/i1_2_lut_rep_618_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \CPU/n863_bdd_3_lut_rep_635_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_765 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40333 \CPU/i3872_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \CPU/i1_2_lut_rep_676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20BB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_766 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40334 \CPU/i3_4_lut_adj_198 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40335 \CPU/i2_4_lut_adj_191 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h965A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40335 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_767 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \CPU/i23884_2_lut_rep_999_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \CPU/i3_4_lut_4_lut_adj_200 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_768 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40337 \CPU/i3614_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40338 \CPU/i1_4_lut_adj_201 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7331) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h95A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_769 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \CPU/i3157_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40332 \CPU/i1_4_lut_adj_202 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_770 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40247 \CPU/i2_3_lut_4_lut_adj_247 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40288 \CPU/i2_3_lut_adj_204 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_771 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40306 \CPU/i24251_2_lut_rep_908_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40339 \CPU/i1_2_lut_rep_870_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_772 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \CPU/i15156_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40341 \CPU/i5065_2_lut_rep_656_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0060) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40341 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_773 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40342 \CPU/i37137_2_lut_rep_824_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40343 \CPU/div_53_i156_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5002_i5 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5002_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40343 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC8D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i2_3_lut_4_lut_adj_226 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40344 \CPU/i2_3_lut_4_lut_adj_218 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h42BD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40345 \CPU/i15168_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40346 \CPU/i2_4_lut_adj_219 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C84) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9C63) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_776 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40347 \CPU/i2_3_lut_rep_825_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40348 \CPU/div_53_i155_3_lut_3_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0077 \RAM/data_7__I_0_5002_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0077 \RAM/data_7__I_0_5002_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4BF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_777 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40349 \CPU/i1_3_lut_rep_1062 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40350 \CPU/i32142_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABAB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2FD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_778 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40351 \CPU/i24151_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 \CPU/i1_2_lut_rep_809_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF9F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_779 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40353 \CPU/i23992_2_lut_rep_837_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \CPU/div_39_i180_3_lut_rep_821_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5178_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5178_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF090) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_780 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40080 \CPU/i3_3_lut_rep_836_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \CPU/div_39_i174_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5175_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5175_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_781 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i2_3_lut_4_lut_adj_249 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40354 \CPU/i1_2_lut_3_lut_4_lut_adj_225 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBD42) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_782 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40355 \CPU/i5_4_lut_adj_230 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \CPU/mux_29_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_783 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \CPU/div_28_i190_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40357 \CPU/i2_4_lut_adj_231 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_784 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_160_i5_3_lut_rep_670 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \CPU/i15757_2_lut_rep_668_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_785 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40358 \CPU/i1_2_lut_3_lut_4_lut_adj_259 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40359 \CPU/i1_2_lut_4_lut_adj_238 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_786 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \CPU/i1_2_lut_4_lut_adj_275 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40239 \CPU/i3299_2_lut_rep_693_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_787 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40360 \CPU/i1_2_lut_rep_1136 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40361 \CPU/i32749_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A6A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_788 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \CPU/i3_4_lut_4_lut_adj_267 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40362 \CPU/i15777_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5551) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_789 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 \CPU/i3114_4_lut_3_lut_rep_714 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40331 \CPU/i3128_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_790 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40363 \CPU/i23760_3_lut_rep_878_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40364 \CPU/mux_40_i4_3_lut_rep_864_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA9BD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40364 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD0D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_791 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 \CPU/i3499_4_lut_rep_718 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40271 \CPU/i3513_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_792 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40365 \CPU/i1_2_lut_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \CPU/mux_100_i5_3_lut_rep_720 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD6E6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_793 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40366 \CPU/i1_2_lut_3_lut_4_lut_4_lut_adj_299 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40367 \CPU/i15111_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F87) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40367 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_794 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 \CPU/mux_29_i7_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40369 \CPU/i15268_2_lut_rep_1004_3_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1E10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_795 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40207 \CPU/mux_33_i6_3_lut_rep_957_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40191 \CPU/i15282_2_lut_rep_1000_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_796 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i1_2_lut_rep_1075_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40370 \CPU/i31419_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_797 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/i1_2_lut_adj_242 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 \CPU/i1_2_lut_rep_914_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_798 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i3_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40372 \CPU/rem_59_i85_3_lut_rep_1044_4_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA4AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_799 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_202_i4_3_lut_rep_607 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40373 \CPU/i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_800 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \CPU/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_801 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \CPU/mux_107_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \CPU/mux_111_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6F60) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_802 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40375 \CPU/i5463_2_lut_rep_612_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \CPU/mux_202_i5_3_lut_rep_1159 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_803 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40084 \CPU/div_28_i168_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40217 \CPU/div_28_i147_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5160_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5160_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_804 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40376 \CPU/i15850_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \CPU/i1_2_lut_rep_1109_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_805 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 \CPU/i24451_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40378 \CPU/i32851_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h444C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_806 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40379 \CPU/i38131_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40380 \CPU/i15147_2_lut_rep_987_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_807 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 \CPU/i1_3_lut_4_lut_adj_250 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40252 \CPU/i33082_2_lut_rep_1112_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEF00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_808 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40378 \CPU/i2_3_lut_rep_1058 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \CPU/i1_2_lut_rep_855_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7D28) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_809 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \CPU/i1_2_lut_rep_936_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40383 \CPU/i32003_2_lut_rep_907_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h77F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_810 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40288 \CPU/i2_3_lut_adj_188 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40384 \CPU/i3085_3_lut_rep_723_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDF04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_811 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40247 \CPU/i1_2_lut_3_lut_4_lut_adj_273 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40226 \CPU/mux_86_i4_3_lut_rep_727 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_812 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40385 \CPU/i17142_2_lut_rep_939_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40072 \CPU/i1_2_lut_3_lut_4_lut_adj_74 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_813 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/i1_2_lut_adj_255 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40386 \CPU/i3243_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_814 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \CPU/i3092_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \CPU/i1_2_lut_rep_729 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_815 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40387 \CPU/i1_4_lut_adj_91 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40360 \CPU/i33272_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8C0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_816 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40310 \CPU/i1_2_lut_rep_831_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40267 \CPU/i24525_3_lut_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_817 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40256 \CPU/i31985_2_lut_rep_926_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 \CPU/i32011_2_lut_rep_899_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_818 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40387 \CPU/i1_4_lut_adj_234 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40347 \CPU/i33054_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_819 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \CPU/mux_33_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \CPU/i1_2_lut_rep_1145 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_820 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i2_3_lut_rep_689_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40388 \CPU/i3078_4_lut_3_lut_rep_726_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6F06) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_821 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40389 \CPU/div_53_i134_3_lut_rep_833_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40390 \CPU/div_53_i112_3_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6662) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_822 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_202_i3_3_lut_rep_603 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40391 \CPU/n937_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_823 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40392 \CPU/n4_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \CPU/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1F78) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_824 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40393 \CPU/i38357/GATE ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40374 \CPU/mux_93_i5_3_lut_rep_728_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA999) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_825 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40394 \CPU/i23989_2_lut_rep_842_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \CPU/equal_1847_i7_2_lut_rep_1086_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_826 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40395 \CPU/i1_4_lut_adj_206 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40252 \CPU/i33575_2_lut_rep_1114_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8C00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_827 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40396 \CPU/mux_153_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40397 \CPU/i15132_2_lut_rep_665_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40397 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_828 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40398 \CPU/i31998_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40238 \CPU/mux_22_i4_3_lut_rep_1034_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB40F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_829 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \CPU/i57/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 \CPU/i2_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_830 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \CPU/mux_33_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40399 \CPU/mux_29_i4_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFA2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_831 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40400 \CPU/i5197_2_lut_rep_619_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40371 \CPU/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5CFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_832 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40347 \CPU/i2_2_lut_rep_839_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40401 \CPU/div_53_i113_3_lut_rep_873_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h662A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_833 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \CPU/i1_2_lut_rep_969_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40402 \CPU/n758_bdd_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8887) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_834 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40297 \CPU/i23840_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 \CPU/mux_22_i5_3_lut_rep_1022_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_835 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i1_2_lut_rep_1017_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \CPU/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_836 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40195 \CPU/i2_3_lut_rep_920_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40403 \CPU/i31516_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_837 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40404 \CPU/i33698_2_lut_rep_1042_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40080 \CPU/i3_4_lut_adj_76 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_838 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \CPU/mux_33_i3_3_lut_rep_853_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \CPU/i1_2_lut_rep_1143 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_839 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40405 \CPU/mux_167_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40347 \CPU/i37135_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_840 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40406 \CPU/div_39_i157_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40407 \CPU/i1_2_lut_rep_885_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A0B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40407 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h35CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_841 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 \CPU/i1_2_lut_rep_905_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \CPU/i38096_2_lut_rep_1016_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_842 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40408 \CPU/i1_3_lut_4_lut_adj_257 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \CPU/i37117_2_lut_rep_1147 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_843 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \CPU/mux_111_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \CPU/i2_2_lut_rep_1108_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_844 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40409 \CPU/i1_3_lut_rep_1091_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40410 \CPU/i38163_2_lut_rep_1026_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4A4A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40410 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0D03) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_845 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i2_3_lut_4_lut_adj_300 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \CPU/i3_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_846 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40411 \CPU/i3506_4_lut_rep_713_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \CPU/mux_100_i6_3_lut_rep_738_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8AAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_847 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40254 \CPU/i14906_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 \CPU/i2201_3_lut_rep_858_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_848 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 \CPU/i1_2_lut_rep_964_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40413 \CPU/i2208_3_lut_rep_847_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h10FB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_849 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 \CPU/i1_2_lut_3_lut_4_lut_adj_213 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40415 \CPU/i1_2_lut_rep_1093_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1EE1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40415 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_850 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40416 \CPU/i2_3_lut_4_lut_adj_284 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40070 \CPU/i1_2_lut_rep_629 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6798) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_851 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \CPU/i1_2_lut_4_lut_adj_237 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40070 \CPU/i29_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_852 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40417 \CPU/i2539_2_lut_rep_814_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 \CPU/mux_65_i7_3_lut_rep_898_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_853 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40285 \CPU/i38135_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40418 \CPU/i1_2_lut_rep_1119_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_854 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 \CPU/i2_3_lut_4_lut_adj_136 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40419 \CPU/i14914_3_lut_rep_732 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5151) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_855 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40231 \CPU/mux_72_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40420 \CPU/i2683_3_lut_rep_731_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7171) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_856 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40421 \CPU/rem_50_i77_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40422 \CPU/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h626A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40422 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_857 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40080 \CPU/i6_4_lut_adj_179 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40423 \CPU/akku_o_c_2_bdd_3_lut_38408_rep_1084_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5148_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5148_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_858 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40408 \CPU/i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40360 \CPU/i1_2_lut_rep_1149 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_859 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40084 \CPU/div_28_i171_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40242 \CPU/div_28_i150_3_lut_rep_901_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5160_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5160_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_860 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40424 \CPU/i54_4_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40425 \CPU/i1_4_lut_3_lut_rep_1150 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8989) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40425 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9494) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_861 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40426 \CPU/i2_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40344 \CPU/i2_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h595A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_862 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40427 \CPU/i5443_2_lut_rep_614_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \CPU/i1_2_lut_rep_601_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB1B1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40428 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_863 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_174_i4_3_lut_rep_636 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40429 \CPU/mux_181_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF909) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_864 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40430 \CPU/i2_3_lut_rep_945_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \CPU/i1_2_lut_rep_924_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_865 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \CPU/i23729_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 \CPU/i5745_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_866 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40431 \CPU/i37240_2_lut_rep_701_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40432 \CPU/i31563_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40432 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5455) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_867 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \CPU/i4_4_lut_adj_256 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40433 \CPU/i2_2_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD6D6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_868 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40378 \CPU/i2_3_lut_rep_877 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40434 \CPU/div_39_i134_3_lut_rep_884_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5172_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5172_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF20D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_869 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40435 \CPU/i4_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40436 \CPU/akku_o_c_3_bdd_4_lut_38331_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5148_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5148_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40436 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_870 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \CPU/i31603_2_lut_rep_834_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40438 \CPU/i1_2_lut_rep_879_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDB59) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40438 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCBCB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_871 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40439 \CPU/div_46_i154_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40360 \CPU/div_46_i133_3_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5181_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5181_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC89) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_872 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40440 \CPU/i38137_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \CPU/i33208_2_lut_rep_1102_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_873 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40441 \CPU/div_46_i155_4_lut_rep_851_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40442 \CPU/div_46_i134_3_lut_rep_876_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5181_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5181_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55BA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40442 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6262) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_874 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40233 \CPU/i1_2_lut_rep_983_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40267 \CPU/i1_2_lut_rep_919_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_875 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40443 \CPU/i15015_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 \CPU/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00EF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40444 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF08F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_876 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \CPU/i17149_2_lut_rep_990_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40267 \CPU/i1_2_lut_rep_923_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_877 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/i1_2_lut_adj_265 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40245 \CPU/i1_2_lut_rep_741_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_878 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40370 \CPU/i5848_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40445 \CPU/mux_79_i2_3_lut_rep_724_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_879 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40446 \CPU/mux_47_i5_3_lut_rep_880_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40445 \CPU/mux_40_i5_3_lut_rep_888_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_880 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40300 \CPU/i3266_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40447 \CPU/mux_93_i4_3_lut_rep_715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_881 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40356 \CPU/mux_47_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40447 \CPU/mux_40_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_882 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40381 \CPU/i15020_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40447 \CPU/mux_93_i3_3_lut_rep_695_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \CPU/mux_195_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40445 \CPU/mux_188_i4_3_lut_rep_622_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_884 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40448 \CPU/i2_3_lut_4_lut_4_lut_adj_296 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40070 \CPU/i1_2_lut_rep_745 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE718) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_885 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \CPU/mux_181_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40445 \CPU/mux_188_i3_3_lut_rep_617_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_886 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40214 \CPU/i2_4_lut_adj_144 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40449 \CPU/i14917_3_lut_rep_743_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00F6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_887 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \CPU/mux_202_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40445 \CPU/mux_188_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_888 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40450 \CPU/i2_3_lut_rep_1056_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40451 \CPU/i1_2_lut_rep_1008_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40451 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0EEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_889 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \CPU/mux_111_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40445 \CPU/mux_107_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_890 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i5_4_lut_adj_183 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40447 \CPU/mux_40_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i5_4_lut_adj_181 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40447 \CPU/mux_54_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_892 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \CPU/i24314_2_lut_rep_1140 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40452 \CPU/n44042_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_893 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i2_3_lut_rep_686_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40447 \CPU/mux_107_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_894 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40453 \CPU/i15392_3_lut_rep_802_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40445 \CPU/mux_79_i6_3_lut_rep_803_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2220) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_895 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40085 \CPU/i5647_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \CPU/i23732_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_896 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40454 \CPU/i23862_2_lut_rep_793_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2A00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_897 ( input B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40079 \CPU/i38138_2_lut_rep_1023 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40455 \CPU/akku_o_c_1_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5148_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5148_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF6E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_898 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40295 \CPU/i1_2_lut_rep_882_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40456 \CPU/i37009_2_lut_rep_993_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_899 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40388 \CPU/i3535_4_lut_rep_694_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40457 \CPU/mux_100_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF099) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_900 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40458 \CPU/i2_3_lut_4_lut_adj_291 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40273 \CPU/i2_3_lut_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8A00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_901 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \CPU/i2_3_lut_4_lut_adj_131 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \CPU/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_902 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40185 \CPU/i2_3_lut_rep_989_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40370 \CPU/i1_2_lut_rep_977_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_903 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40396 \CPU/mux_195_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40445 \CPU/mux_188_i5_3_lut_rep_637_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_904 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \CPU/i1_2_lut_4_lut_adj_221 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40459 \CPU/i5828_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAABA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_905 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \CPU/mux_72_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \CPU/mux_79_i4_3_lut_rep_744_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40460 \CPU/mux_100_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40461 \CPU/i5827_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40461 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_907 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40462 \CPU/i38085_2_lut_3_lut_4_lut_4_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40463 \CPU/i38071_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0BBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40463 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC533) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_908 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40464 \CPU/mux_167_i6_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40465 \CPU/i3_4_lut_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40465 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_909 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 \CPU/mux_181_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \CPU/i1_2_lut_3_lut_adj_87 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_910 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40466 \CPU/i14897_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \CPU/i1_2_lut_rep_746 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h701A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_911 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 \CPU/i1_2_lut_rep_976_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40370 \CPU/i7486_2_lut_rep_857_4_lut_else_4_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_912 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40286 \CPU/i23730_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \CPU/i23731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_913 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \CPU/i23853_2_lut_rep_893_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40458 \CPU/i2_2_lut_rep_935_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_914 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \CPU/i37180_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40467 \CPU/i1_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2322) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_915 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i5_4_lut_adj_246 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40468 \CPU/oprand_1__bdd_4_lut_38523 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h18F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_916 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i5_4_lut_adj_240 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40469 \CPU/rem_61_i84_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_917 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40470 \CPU/i15506_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \CPU/i1_2_lut_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_918 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i4_4_lut_adj_180 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40471 \CPU/i5911_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_919 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40472 \CPU/i1_2_lut_rep_815_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40473 \CPU/mux_65_i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDE12) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40473 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_920 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40407 \CPU/i1_2_lut_4_lut_adj_157 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40202 \CPU/i5912_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_921 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 \CPU/i1_2_lut_rep_975_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40474 \CPU/i15789_2_lut_rep_947_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4AC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_922 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \CPU/i38493/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40475 \CPU/i1_4_lut_adj_92 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h40C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_923 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \CPU/i38461/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40471 \CPU/i132_then_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_924 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40442 \CPU/div_28_i107_3_lut_rep_967_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40476 \CPU/i1_4_lut_rep_1166 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_925 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40358 \CPU/i1_2_lut_rep_954_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \CPU/i1_2_lut_rep_927_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_926 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40477 \CPU/mux_86_i6_3_lut_rep_748_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40478 \CPU/i3049_3_lut_rep_733_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC2C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40478 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h91D9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_927 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40479 \CPU/i31648_2_lut_rep_867_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40480 \CPU/i1_2_lut_rep_917_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5642) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40480 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDC3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_928 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40403 \CPU/i24505_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40481 \CPU/div_39_i112_3_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5172_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5172_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h11E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_929 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40360 \CPU/div_28_i106_3_lut_4_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40482 \CPU/div_28_i127_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5157_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5157_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0A1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_930 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40483 \CPU/i7469_2_lut_rep_865_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40484 \CPU/mux_47_i6_3_lut_rep_913_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h10E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_931 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40485 \CPU/i14913_2_lut_rep_800_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40486 \CPU/i2_3_lut_4_lut_adj_96 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40486 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F78) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_932 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40438 \CPU/i4645_2_lut_3_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \CPU/mux_160_i4_3_lut_rep_1161 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_933 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \CPU/i38491/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 \CPU/i38246_then_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_934 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i15488_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \CPU/i3_4_lut_rep_1167 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_935 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 \CPU/i2165_4_lut_3_lut_rep_818 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40487 \CPU/i2_4_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAC9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_936 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \CPU/i38497/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 \CPU/i38232_then_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_937 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40359 \CPU/i15216_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40488 \CPU/i5486_3_lut_3_lut_rep_608_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF069) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_938 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40489 \CPU/mux_40_i7_3_lut_rep_962_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40490 \CPU/n100_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCEC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40490 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_939 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40491 \CPU/i23670_3_lut_rep_1127 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40492 \CPU/akku_o_c_0_bdd_4_lut_38209 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5145_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5145_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1818) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40492 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2EC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_940 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 \CPU/i2_4_lut_adj_263 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \CPU/i23724_2_lut_rep_1171 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_941 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40493 \CPU/i2_4_lut_adj_228 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \CPU/n45474_bdd_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6C9C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_942 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40358 \CPU/i37114_2_lut_rep_658_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40494 \CPU/i2_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC3B3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_943 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \CPU/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40495 \CPU/mux_107_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAC5C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_944 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i1_2_lut_rep_1036_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40496 \CPU/mux_195_i6_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_945 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40497 \CPU/i5246_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40498 \CPU/i1_3_lut_4_lut_adj_110 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB232) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40498 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F70) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_946 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_146_i4_3_lut_rep_669 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40499 \CPU/n1688_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA383) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_947 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40500 \CPU/i5855_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40501 \CPU/i1_4_lut_adj_111 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9600) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40501 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h363C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_948 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \CPU/i23854_2_lut_rep_721_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40502 \CPU/i5850_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_949 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \CPU/i1_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40222 \CPU/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_950 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \CPU/mux_58_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \CPU/i23726_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40503 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1130) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_951 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \CPU/i1_2_lut_4_lut_adj_140 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40502 \CPU/i5913_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_952 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i2_4_lut_adj_146 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40504 \CPU/i3013_2_lut_3_lut_3_lut_rep_797_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_953 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \CPU/i2_2_lut_rep_966_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40505 \CPU/i1_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7778) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_954 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40506 \CPU/i1_2_lut_rep_759_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40344 \CPU/i1_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_955 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40507 \CPU/i37021_2_lut_rep_997_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40371 \CPU/i1_2_lut_adj_115 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_956 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40508 \CPU/i2_4_lut_adj_223 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \CPU/i5155_2_lut_rep_631_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_957 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i2_4_lut_adj_222 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 \CPU/i5160_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_958 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40509 \CPU/i15144_4_lut_4_lut_rep_644_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \CPU/mux_167_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6060) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_959 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40510 \CPU/i4_4_lut_adj_118 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40511 \CPU/mux_54_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40511 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_960 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 \CPU/i15139_2_lut_rep_643_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40512 \CPU/i4697_2_lut_rep_639_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8C8C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_961 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40513 \CPU/i14957_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40514 \CPU/i1_2_lut_4_lut_4_lut_adj_119 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40514 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5955) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_962 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40515 \CPU/i2_3_lut_rep_808_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40430 \CPU/i24246_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h077F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_963 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40516 \CPU/i36915_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40517 \CPU/i14924_3_lut_rep_755_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40517 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_964 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 \CPU/i2_4_lut_adj_215 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \CPU/mux_174_i6_3_lut_rep_641 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_965 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40518 \CPU/i1_4_lut_rep_610_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40519 \CPU/mux_195_i3_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9A55) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40519 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF606) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_966 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40272 \CPU/mux_54_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 \CPU/mux_58_i5_3_lut_rep_826_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_967 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \CPU/mux_174_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \CPU/mux_160_i3_3_lut_rep_642 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_968 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40520 \CPU/i1_2_lut_rep_798_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \CPU/i23755_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4B0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_969 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i2_3_lut_rep_645_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40521 \CPU/mux_153_i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD1E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_970 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40522 \CPU/i2_4_lut_adj_170 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40523 \CPU/i1_3_lut_4_lut_4_lut_adj_122 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC936) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40523 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8412) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_971 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40524 \CPU/i2_3_lut_adj_216 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \CPU/mux_174_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1E1E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_972 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40376 \CPU/i1_2_lut_3_lut_4_lut_adj_211 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40267 \CPU/i4854_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_973 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \CPU/mux_65_i4_3_lut_rep_778_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40525 \CPU/n305_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h05E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_974 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40221 \CPU/mux_132_i6_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40317 \CPU/i2_3_lut_rep_719_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_975 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40526 \CPU/i4544_2_lut_rep_763_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40527 \CPU/i31576_2_lut_rep_697_3_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F77) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40527 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1FFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_976 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \CPU/i24236_2_lut_rep_767_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40528 \CPU/i1_2_lut_4_lut_4_lut_adj_124 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA595) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_977 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40430 \CPU/i2_2_lut_rep_979_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \CPU/i24062_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_978 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40233 \CPU/i2_3_lut_rep_930_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \CPU/i1_2_lut_rep_946_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_979 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40430 \CPU/i1_2_lut_rep_974_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40529 \CPU/i1_2_lut_3_lut_4_lut_4_lut_adj_125 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h28A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_980 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \CPU/mux_33_i5_3_lut_rep_929_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40280 \CPU/mux_29_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_981 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40530 \CPU/mux_107_i7_3_lut_rep_783_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40531 \CPU/i38121_2_lut_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1F10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40531 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0507) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_982 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \CPU/i23777_2_lut_rep_771_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40196 \CPU/i4557_2_lut_rep_758_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_983 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40376 \CPU/i1_2_lut_rep_1003_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40074 \CPU/i1_3_lut_4_lut_adj_128 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_984 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40532 \CPU/i2_3_lut_4_lut_adj_133 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40324 \CPU/mux_167_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF708) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_985 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40533 \CPU/i1_2_lut_3_lut_4_lut_4_lut_adj_262 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40073 \CPU/i1_2_lut_rep_609_4_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_986 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40431 \CPU/i37225_2_lut_rep_775_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40276 \CPU/i2_2_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_987 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40534 \CPU/i5075_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40267 \CPU/i1_3_lut_rep_912_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_988 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40535 \CPU/i2_3_lut_4_lut_4_lut_adj_167 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \CPU/mux_58_i6_3_lut_rep_866_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA995) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_989 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40388 \CPU/i2129_4_lut_3_lut_rep_792_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40536 \CPU/n23541_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h399C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_990 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40381 \CPU/i15073_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40537 \CPU/i2_3_lut_rep_679_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40537 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB44B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_991 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40538 \CPU/i24249_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \CPU/i3993_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_992 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40378 \CPU/i1_2_lut_rep_1007_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \CPU/i1_2_lut_rep_762_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_993 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40539 \CPU/i2_3_lut_rep_934_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40267 \CPU/i15753_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_994 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_118_i5_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \CPU/mux_125_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_995 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_118_i4_3_lut_rep_685 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40532 \CPU/i3818_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_996 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40358 \CPU/i17147_2_lut_rep_994_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40540 \CPU/i15131_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_997 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i5_4_lut_rep_604 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40541 \CPU/i3_4_lut_4_lut_adj_135 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4BB4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_998 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40473 \CPU/mux_65_i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40542 \CPU/i2463_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_999 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40532 \CPU/i2_3_lut_4_lut_adj_282 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40333 \CPU/i2437_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1000 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40543 \CPU/i14943_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \CPU/i24038_2_lut_rep_956_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1001 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40181 \CPU/i1_2_lut_rep_761_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \CPU/i2_2_lut_rep_960_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1002 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40532 \CPU/i2_3_lut_4_lut_adj_264 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40228 \CPU/mux_132_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1003 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 \CPU/i4133_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \CPU/i4115_2_lut_rep_706_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1004 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40231 \CPU/mux_107_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \CPU/mux_111_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1005 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 \CPU/i1_2_lut_rep_985_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40267 \CPU/i15377_2_lut_rep_950_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1006 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \CPU/i23864_2_lut_rep_779_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40544 \CPU/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1007 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40545 \CPU/i2241_2_lut_rep_915_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40546 \CPU/i37177_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40546 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1008 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40547 \CPU/i1_2_lut_4_lut_adj_189 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40194 \CPU/i4153_2_lut_rep_709_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1009 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40286 \CPU/i23735_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \CPU/i2_4_lut_4_lut_adj_138 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1010 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40548 \CPU/mux_54_i4_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40226 \CPU/mux_58_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCB8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1011 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40549 \CPU/i1_2_lut_3_lut_4_lut_adj_261 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40513 \CPU/i36947_2_lut_rep_764_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0D2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1012 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40550 \CPU/i1_2_lut_rep_1001_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40513 \CPU/i36917_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1013 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40551 \CPU/i1_2_lut_rep_981_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40552 \CPU/i15066_2_lut_rep_971_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40552 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1014 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40471 \CPU/i1_2_lut_rep_982_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \CPU/i24056_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1015 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \CPU/mux_22_i6_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \CPU/mux_29_i6_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1016 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \CPU/mux_58_i3_3_lut_rep_788 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40411 \CPU/i1961_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1017 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40553 \CPU/n45635_bdd_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40554 \CPU/n22905_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF960) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40554 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h32C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1018 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40555 \CPU/i2_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \CPU/i23778_2_lut_rep_768_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA596) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1019 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40288 \CPU/i3_3_lut_rep_784 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40556 \CPU/i1_4_lut_adj_142 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6E76) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1020 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_65_i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \CPU/mux_58_i2_3_lut_rep_781 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1021 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40311 \CPU/i6611_2_lut_rep_869_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \CPU/mux_40_i6_3_lut_rep_921_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1022 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \CPU/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40557 \CPU/i1_4_lut_4_lut_adj_148 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5C35) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1023 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40386 \CPU/i24058_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \CPU/i1_2_lut_adj_149 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1024 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 \CPU/i3_4_lut_rep_653 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40558 \CPU/i1_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9999) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1025 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40559 \CPU/div_46_i178_4_lut_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40080 \CPU/n45346_bdd_4_lut_38353 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6099) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1026 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \CPU/mux_153_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40295 \CPU/i4639_2_lut_rep_648_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1027 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40400 \CPU/i5456_2_lut_rep_615_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40252 \CPU/i15204_3_lut_rep_611_4_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1028 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \CPU/mux_65_i5_3_lut_rep_794_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40560 \CPU/i14939_3_lut_rep_774_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6660) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1029 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40561 \CPU/i1_2_lut_rep_795_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40562 \CPU/i2_2_lut_4_lut_adj_160 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40562 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1030 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \CPU/i3858_2_lut_rep_681_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \CPU/mux_111_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1031 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40543 \CPU/i37045_2_lut_rep_796_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40563 \CPU/i1_2_lut_3_lut_4_lut_adj_163 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h780F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1032 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40564 \CPU/i1_2_lut_rep_805_3_lut_4_lut_4_lut_4_lut_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40396 \CPU/div_53_i179_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC3D3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1033 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40373 \CPU/div_53_i153_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \CPU/div_53_i174_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1034 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \CPU/mux_47_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \CPU/div_53_i180_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1035 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40565 \CPU/div_53_i157_3_lut_rep_804_3_lut_4_lut_4_lut_4_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \CPU/div_53_i178_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC02F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1036 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40566 \CPU/div_53_i154_3_lut_3_lut_4_lut_4_lut_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \CPU/div_53_i175_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1037 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40321 \CPU/i1298_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40567 \CPU/i1_4_lut_adj_171 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1038 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \CPU/i23836_2_lut_rep_1011_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40551 \CPU/i2_2_lut_rep_986_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1039 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \CPU/i23898_2_lut_rep_657_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40539 \CPU/i621_1_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1040 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40568 \CPU/i3547_2_lut_4_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40569 \CPU/i2_4_lut_adj_172 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40569 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9996) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1041 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \CPU/n45691_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 \CPU/n45395_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0104) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1042 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40571 \CPU/i1_2_lut_4_lut_adj_270 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40572 \CPU/i4188_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFCE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40572 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80EE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1043 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40573 \CPU/i38123_3_lut_rep_1006_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40431 \CPU/i1_2_lut_rep_988_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h76FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1044 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40574 \CPU/i37138_1_lut_2_lut_3_lut_3_lut_3_lut_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40396 \CPU/mux_47_i4_3_lut_rep_854_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1045 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40415 \CPU/i1_4_lut_rep_1163 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40575 \CPU/i6226_1_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1F0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1046 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \CPU/i3571_3_lut_rep_687_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40226 \CPU/mux_100_i3_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1047 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40576 \CPU/i23985_2_lut_rep_816_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40484 \CPU/mux_47_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1048 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40577 \CPU/i5037_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \CPU/i2_2_lut_rep_613 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5F5D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1049 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40550 \CPU/i1_2_lut_rep_1009_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \CPU/i31361_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1050 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_132_i4_3_lut_rep_678 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \CPU/mux_125_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1051 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_132_i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \CPU/i15107_3_lut_rep_674_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1052 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40181 \CPU/div_39_i155_3_lut_4_lut_rep_868 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40510 \CPU/i2_4_lut_adj_184 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1053 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \CPU/mux_22_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \CPU/mux_29_i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1054 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \CPU/div_28_i170_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \CPU/i6_4_lut_adj_185 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1055 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40578 \CPU/div_28_i173_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \CPU/i5_4_lut_adj_186 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0C4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1056 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40230 \CPU/div_46_i175_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \CPU/i4_4_lut_adj_187 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1057 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40185 \CPU/i1_3_lut_4_lut_adj_276 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40358 \CPU/i1_2_lut_rep_897_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1058 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_118_i3_3_lut_rep_682 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40519 \CPU/mux_125_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1059 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40431 \CPU/i37088_2_lut_rep_660_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40358 \CPU/i31356_2_lut_rep_655_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1060 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40579 \CPU/i1_4_lut_adj_193 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \CPU/i1_2_lut_4_lut_adj_192 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A56) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1061 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \CPU/mux_146_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \CPU/mux_132_i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1062 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_118_i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40324 \CPU/mux_125_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1063 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_146_i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \CPU/mux_153_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1064 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40569 \CPU/i1_3_lut_rep_680_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40580 \CPU/i3347_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1065 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40224 \CPU/i1_2_lut_4_lut_adj_245 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \CPU/i4_4_lut_adj_195 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1066 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \CPU/i1_2_lut_rep_1025 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \CPU/mux_181_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1067 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40581 \CPU/i2_4_lut_adj_199 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40582 \CPU/i2_4_lut_adj_197 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40582 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6A9A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1068 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40583 \CPU/i37105_2_lut_rep_662 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40563 \CPU/i5063_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1069 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40584 \CPU/mux_29_i3_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40585 \CPU/i1_2_lut_rep_900_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40585 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6464) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1070 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 \CPU/i4417_2_lut_rep_663_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40586 \CPU/mux_139_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB0F4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1071 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40587 \CPU/div_46_i153_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40217 \CPU/div_46_i174_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5181_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5181_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0023) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1072 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40588 \CPU/i24002_2_lut_rep_1043_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40183 \CPU/i24365_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2FC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1073 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40589 \CPU/i36922_2_lut_rep_817_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40590 \CPU/i32057_2_lut_rep_806_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4448) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40590 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1074 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \CPU/mux_160_i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \CPU/mux_174_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1075 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i6_4_lut_adj_244 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 \CPU/oprand_3__bdd_4_lut_38270 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h07C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1076 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40592 \CPU/i1_4_lut_4_lut_adj_233 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40593 \CPU/i4774_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h533A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40593 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1077 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \CPU/i1_2_lut_rep_620 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40593 \CPU/i4773_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1078 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40415 \CPU/i1_4_lut_4_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40594 \CPU/i1_2_lut_3_lut_4_lut_adj_224 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2DD2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1079 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40423 \CPU/rem_101_i84_3_lut_rep_1049_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40074 \CPU/i32756_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1080 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40320 \CPU/i1_2_lut_3_lut_4_lut_adj_254 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40595 \CPU/i38101_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h84ED) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1081 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \CPU/i2_4_lut_4_lut_adj_266 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40460 \CPU/mux_139_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h12ED) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1082 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40217 \CPU/div_39_i154_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \CPU/div_39_i175_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5175_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5175_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_1083 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40597 \CPU/n1408_bdd_4_lut_4_lut_rep_710 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40598 \CPU/i3923_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1F3E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40598 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB721) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1084 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 \CPU/div_46_i156_3_lut_rep_852_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40599 \CPU/n43808_bdd_3_lut_4_lut_rep_835 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h02FD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1085 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40256 \CPU/i31593_2_lut_rep_841_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40600 \CPU/i1_2_lut_4_lut_4_lut_adj_232 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h56FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1086 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40601 \CPU/i36950_2_lut_rep_849_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40080 \CPU/i1_2_lut_rep_830_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEA7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1087 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40602 \CPU/i1_3_lut_adj_269 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40418 \CPU/i37187_3_lut_rep_1050 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5D5D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1088 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \CPU/i1_2_lut_rep_696 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40603 \CPU/i15039_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1089 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40604 \CPU/i1_2_lut_4_lut_4_lut_adj_293 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40605 \CPU/i2_4_lut_adj_236 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40604 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h40A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40605 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1090 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40606 \CPU/i1_2_lut_rep_850_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40398 \CPU/i31606_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3AC5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1091 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40607 \CPU/i5427_2_lut_rep_624_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40608 \CPU/i1_3_lut_4_lut_4_lut_adj_241 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40608 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5656) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1092 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40422 \CPU/i15785_2_lut_rep_1085_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 \CPU/rem_50_i76_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0067 \CPU/oprand_i0_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0067 \CPU/oprand_i0_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_1093 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40609 \CPU/i1_3_lut_adj_248 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40610 \CPU/i33683_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2A2A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40610 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h343C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1094 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40611 \CPU/i31643_2_lut_rep_875_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \CPU/mux_33_i4_3_lut_rep_887_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF9F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1095 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/i15624_2_lut_rep_1137 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \CPU/i1_2_lut_3_lut_4_lut_adj_253 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1096 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \CPU/mux_22_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 \CPU/i24149_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1097 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40347 \CPU/i31666_2_lut_rep_848_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40613 \CPU/i37143_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD9B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1098 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/i1_2_lut_rep_1135 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40614 \CPU/i32742_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h87F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1099 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40615 \CPU/div_39_i135_3_lut_rep_886_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40616 \CPU/div_39_i156_3_lut_rep_860_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5175_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5175_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40615 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6669) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40616 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2FD0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1100 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40471 \RAM/i1_2_lut_3_lut_4_lut_adj_50 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40360 \CPU/i1994_2_lut_rep_1116_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1101 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_54 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40418 \CPU/i1_2_lut_rep_1090_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1102 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \CPU/i38177/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \CPU/n6_bdd_4_lut_adj_274 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1103 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40385 \RAM/i1_2_lut_3_lut_4_lut_adj_48 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40375 \CPU/i1_2_lut_3_lut_adj_295 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1104 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/AND2_t6 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 \CPU/mux_22_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_SLICE_1105 ( input D1, C1, B1, A1, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40233 \RAM/i1_2_lut_3_lut_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40618 \RAM/i1_2_lut_rep_1152 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5034_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5034_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module RAM_SLICE_1106 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40471 \RAM/i1_2_lut_3_lut_4_lut_adj_39 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40619 \RAM/i1_2_lut_rep_1115_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5031_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5031_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module RAM_SLICE_1107 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_33 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40620 \RAM/i1_2_lut_rep_1117_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5031_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5031_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module RAM_SLICE_1108 ( input D1, C1, B1, A1, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40233 \RAM/i1_2_lut_3_lut_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \RAM/i1_2_lut_rep_1153 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5034_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5034_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1109 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_53 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40378 \RAM/i1_2_lut_rep_1111_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5025_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5025_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1110 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_28 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40418 \RAM/i1_2_lut_rep_1118_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5031_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5031_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1111 ( input D1, C1, B1, A1, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40233 \RAM/i1_2_lut_3_lut_4_lut_adj_68 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40618 \RAM/i1_2_lut_rep_1154 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5034_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5034_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1112 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40619 \RAM/i1_2_lut_rep_1113_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5025_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5025_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1113 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40620 \RAM/i1_2_lut_rep_1120_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5031_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5031_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1114 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40360 \RAM/i24261_2_lut_rep_1099_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40385 \RAM/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5004_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0077 \RAM/data_7__I_0_5004_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1115 ( input B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40583 \RAM/i1_2_lut_rep_1170 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40385 \RAM/i1_2_lut_3_lut_4_lut_adj_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5022_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5022_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1116 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40375 \RAM/i1_2_lut_rep_1121_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5004_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0077 \RAM/data_7__I_0_5004_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1117 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40619 \RAM/i1_2_lut_3_lut_adj_73 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0077 \RAM/data_7__I_0_5004_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5004_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1118 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40619 \RAM/i1_2_lut_3_lut_adj_71 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0077 \RAM/data_7__I_0_5007_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5007_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1119 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40195 \RAM/i1_2_lut_3_lut_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i2_3_lut_rep_1051_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5034_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5034_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1120 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40620 \RAM/i1_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_18 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5010_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5010_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1121 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40620 \RAM/i1_2_lut_3_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_22 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5010_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5010_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1122 ( input B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40371 \RAM/i23741_2_lut_rep_1157 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40267 \RAM/i1_2_lut_3_lut_4_lut_adj_55 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5019_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5019_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_1123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40621 \CPU/i38234_then_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 \CPU/i24353_2_lut_rep_1104_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40622 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40623 \CPU/i33700_2_lut_rep_1070_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40624 \CPU/i33676_2_lut_rep_1047_3_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40624 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40625 \CPU/i1_3_lut_4_lut_adj_287 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40626 \CPU/i24313_2_lut_rep_1068_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40626 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h70F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40625 \CPU/i1_3_lut_4_lut_adj_286 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40627 \CPU/i33696_2_lut_rep_1052_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C4C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40624 \CPU/i33678_2_lut_rep_1045_3_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40628 \CPU/rem_87_i85_3_lut_4_lut_4_lut_4_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1128 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40629 \CPU/div_39_i113_3_lut_rep_918_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40551 \CPU/i37289_3_lut_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h998A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40568 \CPU/rem_89_i85_3_lut_4_lut_4_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40630 \CPU/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1130 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40631 \CPU/rem_61_i85_3_lut_rep_1046_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40436 \CPU/akku_o_c_4_bdd_4_lut_38441 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5151_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5151_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC2CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40625 \CPU/i1_3_lut_4_lut_adj_289 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40632 \CPU/i2_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA9AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1132 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40633 \CPU/div_46_i112_3_lut_rep_941_4_lut_3_lut_4_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40634 \CPU/i1_2_lut_rep_940_3_lut_3_lut_4_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40634 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8078) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \CPU/n1147_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40636 \CPU/n1147_bdd_4_lut_38385 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9F3F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40636 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40637 \CPU/i2234_2_lut_rep_925_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40638 \CPU/i1_2_lut_rep_933_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40638 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h82A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1135 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40639 \CPU/akku_o_c_1_bdd_4_lut_38742 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40640 \CPU/akku_o_c_1_bdd_4_lut_38602 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5145_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5145_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h83C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40640 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9499) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1136 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \CPU/rem_66_i98_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40642 \CPU/i23890_2_lut_rep_1038_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC3C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40642 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40643 \CPU/i1_4_lut_4_lut_adj_297 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40341 \CPU/i1_2_lut_3_lut_4_lut_adj_278 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40643 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40626 \CPU/i24311_2_lut_rep_1067_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40304 \CPU/i1_2_lut_3_lut_4_lut_adj_279 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40644 \CPU/i170_2_lut_rep_1065_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40644 \CPU/i1_2_lut_3_lut_4_lut_adj_280 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0700) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1140 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40645 \CPU/i37043_2_lut_rep_894_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40646 \CPU/i37044_1_lut_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40645 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40646 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40647 \CPU/i31477_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40648 \CPU/i31479_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40647 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8778) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40648 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module RAM_SLICE_1142 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40385 \RAM/i1_2_lut_3_lut_4_lut_adj_69 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40430 \RAM/i1_2_lut_3_lut_4_lut_adj_56 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5019_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5019_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1143 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40358 \RAM/i1_2_lut_3_lut_4_lut_adj_65 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 \RAM/i1_2_lut_3_lut_4_lut_adj_57 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5019_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5019_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1144 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40358 \RAM/i1_2_lut_3_lut_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 \RAM/i1_2_lut_3_lut_4_lut_adj_59 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5022_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5022_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1145 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40358 \RAM/i1_2_lut_3_lut_4_lut_adj_63 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 \RAM/i1_2_lut_3_lut_4_lut_adj_61 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5022_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5022_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_1146 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40649 \CPU/i17177_1_lut_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40650 \CPU/states_2__bdd_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40650 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7272) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1147 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40651 \CPU/rem_23_i57_3_lut_4_lut_3_lut_4_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40652 \CPU/n117_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4242) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40652 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF6FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1148 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40436 \CPU/oprand_2__bdd_3_lut_rep_1083_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40653 \CPU/i2_4_lut_adj_134 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1149 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40654 \CPU/i38304/GATE ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40609 \CPU/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40233 \CPU/i23888_2_lut_rep_765_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40655 \CPU/i15095_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40656 \CPU/i4537_1_lut_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \CPU/i24233_2_lut_rep_766_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \CPU/i24117_2_lut_rep_961_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40267 \CPU/i1_2_lut_rep_963_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1153 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40657 \CPU/akku_o_c_0_bdd_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40658 \CPU/akku_o_c_0_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5145_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5145_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8181) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40658 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9009) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1154 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40659 \CPU/i2582_3_lut_4_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40660 \CPU/i2575_3_lut_rep_780_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40659 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6276) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40660 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD4D4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1155 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \CPU/i2_2_lut_rep_1168 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40442 \CPU/i1290_3_lut_rep_1012 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1156 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40661 \CPU/i38268_else_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40662 \CPU/akku_o_c_1_bdd_4_lut_38603 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5148_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5148_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40662 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0DB0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40663 \CPU/i2_3_lut_4_lut_adj_203 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40664 \CPU/i1_2_lut_3_lut_4_lut_adj_196 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F1E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40664 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4412) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 \CPU/i5219_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 \CPU/i5232_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1159 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40665 \CPU/i1_2_lut_rep_827_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40330 \CPU/i23762_2_lut_rep_844_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40665 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF90F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1160 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40378 \CPU/i1_2_lut_rep_1123_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40650 \CPU/i20_4_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40569 \CPU/i1_2_lut_2_lut_rep_822_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40666 \CPU/i38118_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEED) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40667 \CPU/i1_2_lut_rep_861_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40668 \CPU/i31658_2_lut_rep_862_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAD9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40668 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1163 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40425 \CPU/i1_2_lut_rep_1035_3_lut_3_lut_4_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40422 \CPU/i1_2_lut_rep_1089_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1164 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40185 \CPU/Select_6142_i2_2_lut_rep_1081_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40185 \CPU/Select_6139_i2_2_lut_rep_1054_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5040_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5040_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_1165 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40185 \CPU/Select_6141_i2_2_lut_rep_1080_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40185 \CPU/Select_6143_i2_2_lut_rep_1060_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5040_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5040_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_1166 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40185 \CPU/Select_6140_i2_2_lut_rep_1079_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40185 \CPU/Select_6136_i2_2_lut_rep_1076_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5037_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5037_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_1167 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40185 \CPU/Select_6138_i2_2_lut_rep_1078_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40185 \CPU/Select_6137_i2_2_lut_rep_1077_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5037_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5037_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1168 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40385 \RAM/i1_2_lut_3_lut_4_lut_adj_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5025_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5025_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1169 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0077 \RAM/data_7__I_0_5004_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0077 \RAM/data_7__I_0_5004_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1170 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40385 \RAM/i1_2_lut_3_lut_4_lut_adj_49 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \RAM/i1_2_lut_3_lut_4_lut_adj_14 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5007_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5007_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1171 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40385 \RAM/i1_2_lut_3_lut_4_lut_adj_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40385 \RAM/i1_2_lut_3_lut_4_lut_adj_15 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5007_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5007_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1172 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40385 \RAM/i1_2_lut_3_lut_4_lut_adj_16 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0077 \RAM/data_7__I_0_5007_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0077 \RAM/data_7__I_0_5007_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1173 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_47 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5010_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5010_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1174 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_20 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5010_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5010_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1175 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5013_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5013_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1176 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_25 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5013_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5013_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1177 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40385 \RAM/i1_2_lut_3_lut_4_lut_adj_46 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_26 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5013_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5013_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1178 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_52 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_27 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5013_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5013_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1179 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_29 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5016_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5016_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1180 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_31 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5016_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5016_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1181 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_38 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_36 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5016_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5016_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1182 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40385 \RAM/i1_2_lut_3_lut_4_lut_adj_45 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_37 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5016_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5016_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module RAM_SLICE_1183 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40185 \RAM/i1_2_lut_3_lut_4_lut_adj_60 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40185 \RAM/i1_2_lut_3_lut_4_lut_adj_58 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5022_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5022_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_1184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40669 \CPU/i1_2_lut_rep_992_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40550 \CPU/i2_3_lut_rep_1005_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAC80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40447 \CPU/mux_79_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40670 \CPU/i2690_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h40FD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40224 \CPU/i1_2_lut_rep_712_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40445 \CPU/mux_107_i6_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1187 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40375 \CPU/i5498_2_lut_rep_605_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40671 \CPU/n935_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40671 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6C6C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1188 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40657 \CPU/i109_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40649 \CPU/i38232_else_4_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40385 \CPU/i15405_2_lut_rep_965_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40672 \CPU/i23728_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h44C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \CPU/i1_2_lut_4_lut_adj_116 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40673 \CPU/i2623_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40673 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0031) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40543 \CPU/i37092_2_lut_rep_702_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40321 \CPU/i1_2_lut_rep_931_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40397 \CPU/i14910_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40374 \CPU/mux_79_i5_3_lut_rep_756_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40549 \CPU/i31574_1_lut_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40294 \CPU/i31573_2_lut_rep_699_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40674 \CPU/i2_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40675 \CPU/i14937_3_lut_rep_752_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h59A6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40675 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9891) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40472 \CPU/i3210_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40447 \CPU/mux_93_i6_3_lut_rep_742_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40220 \CPU/i1_2_lut_3_lut_4_lut_adj_139 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40676 \CPU/i15756_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40195 \CPU/i1_2_lut_rep_955_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40370 \CPU/i36941_2_lut_rep_972_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1198 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40288 \CPU/i2_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \CPU/i2_3_lut_rep_777_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40194 \CPU/i31550_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40677 \CPU/i1_2_lut_rep_700_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40677 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1230) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40678 \CPU/i1_2_lut_3_lut_4_lut_4_lut_adj_285 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40453 \CPU/i37246_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8747) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1201 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/AND2_t0 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40679 \CPU/i24157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1202 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40243 \CPU/i37241_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40286 \CPU/i23734_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \CPU/i24345_2_lut_rep_1074_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40680 \CPU/oprand_2__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8241) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1204 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40580 \RAM/i1_4_lut_4_lut_4_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40583 \CPU/i1301_2_lut_rep_1155 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40625 \CPU/i1_3_lut_4_lut_adj_290 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40436 \CPU/oprand_4__bdd_4_lut_38535 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1206 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40681 \CPU/i15124_3_lut_rep_659_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40070 \CPU/i1_2_lut_rep_661 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6462) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40383 \CPU/i31611_2_lut_rep_828_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40243 \CPU/i31619_2_lut_rep_820_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40224 \CPU/i1_2_lut_rep_703_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40273 \CPU/i1_2_lut_4_lut_adj_252 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40682 \CPU/i1_2_lut_4_lut_adj_268 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40547 \CPU/i1_2_lut_rep_675_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40682 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4A7A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1210 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40422 \CPU/i1_2_lut_rep_1088_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \CPU/i38149_2_lut_rep_1124 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1211 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40649 \CPU/i38268_then_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40649 \CPU/i37219_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RAM_SLICE_1212 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_51 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40617 \RAM/i1_2_lut_3_lut_4_lut_adj_43 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5019_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5019_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_1213 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/AND2_t5 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40683 \CPU/i6222_1_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h01EF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40684 \CPU/i15118_2_lut_rep_672_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40299 \CPU/i1_2_lut_rep_922_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h10DC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40285 \CPU/i15067_2_lut_rep_769_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40299 \CPU/i15407_2_lut_rep_953_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1216 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40288 \CPU/i31638_2_lut_rep_874_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40685 \CPU/i23817_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40685 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1217 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/AND2_t1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40583 \CPU/i1_2_lut_adj_207 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1218 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/AND2_t4 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \CPU/i24320_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40380 \CPU/i23869_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40686 \CPU/i2_3_lut_4_lut_adj_214 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE1F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40687 \CPU/i7822_1_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40484 \CPU/mux_40_i3_3_lut_rep_823_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40687 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h02F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1221 ( input C1, B1, A1, C0, B0, A0, M1, M0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40226 \CPU/div_28_i196_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \CPU/div_28_i194_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5163_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5163_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPU_SLICE_1222 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/AND2_t3 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40438 \CPU/i1_2_lut_rep_1029_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1223 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40688 \CPU/i1_2_lut_adj_294 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40689 \CPU/i1_3_lut_3_lut_rep_621_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40688 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40689 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5CA3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1224 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \CPU/i36945_2_lut_rep_1128 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40690 \CPU/i57_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4646) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1225 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40691 \CPU/div_28_i174_3_lut_rep_859_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \CPU/div_28_i169_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5163_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_5163_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40691 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0A2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1226 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \RAM/i1_2_lut_3_lut_4_lut_adj_62 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40371 \CPU/i1987_2_lut_rep_1156 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1227 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \CPU/i15503_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \CPU/i1_2_lut_rep_1126 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1228 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40360 \CPU/i1_2_lut_rep_1094_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 \CPU/gnd_bdd_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \CPU/div_53_i177_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40692 \CPU/i1_4_lut_adj_182 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1230 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40260 \CPU/i37290_2_lut_rep_978_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40693 \CPU/div_28_i128_4_lut_rep_937_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_5160_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \RAM/data_7__I_0_5160_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55AE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40694 \CPU/i1_2_lut_4_lut_adj_208 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40695 \CPU/i4051_2_lut_rep_717_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8976) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40695 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40578 \CPU/div_39_i178_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40357 \CPU/i23996_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1233 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40696 \CPU/i32049_2_lut_rep_810_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40697 \CPU/div_53_i133_3_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \RAM/data_7__I_0_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \RAM/data_7__I_0_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40697 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8870) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \CPU/mux_93_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40698 \CPU/i5856_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF96) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1235 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40583 \CPU/i1_2_lut_adj_121 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \CPU/i2_4_lut_4_lut_adj_117 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1236 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/AND2_t2 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40699 \CPU/i7821_1_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40699 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E1F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPU_SLICE_1237 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40411 \CPU/i3542_4_lut_rep_691_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40070 \CPU/i1_2_lut_rep_688 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \CPU/i1_2_lut_rep_773_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \CPU/i1_2_lut_3_lut_4_lut_adj_151 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPU_SLICE_1239 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \CPU/i1_2_lut_rep_1129 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40700 \CPU/i1_4_lut_adj_235 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module reset ( output PADDI, input reset );

  xo2iobuf reset_pad( .Z(PADDI), .PAD(reset));

  specify
    (reset => PADDI) = (0:0:0,0:0:0);
    $width (posedge reset, 0:0:0);
    $width (negedge reset, 0:0:0);
  endspecify

endmodule

module xo2iobuf ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module clk ( output PADDI, input clk );

  xo2iobuf clk_pad( .Z(PADDI), .PAD(clk));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
    $width (posedge clk, 0:0:0);
    $width (negedge clk, 0:0:0);
  endspecify

endmodule

module akku_o_0_ ( input PADDO, output akkuo0 );
  wire   GNDI;

  xo2iobuf0701 akku_o_pad_0( .I(PADDO), .T(GNDI), .PAD(akkuo0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => akkuo0) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0701 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module akku_o_1_ ( input PADDO, output akkuo1 );
  wire   GNDI;

  xo2iobuf0701 akku_o_pad_1( .I(PADDO), .T(GNDI), .PAD(akkuo1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => akkuo1) = (0:0:0,0:0:0);
  endspecify

endmodule

module akku_o_2_ ( input PADDO, output akkuo2 );
  wire   GNDI;

  xo2iobuf0701 akku_o_pad_2( .I(PADDO), .T(GNDI), .PAD(akkuo2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => akkuo2) = (0:0:0,0:0:0);
  endspecify

endmodule

module akku_o_3_ ( input PADDO, output akkuo3 );
  wire   GNDI;

  xo2iobuf0701 akku_o_pad_3( .I(PADDO), .T(GNDI), .PAD(akkuo3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => akkuo3) = (0:0:0,0:0:0);
  endspecify

endmodule

module akku_o_4_ ( input PADDO, output akkuo4 );
  wire   GNDI;

  xo2iobuf0701 akku_o_pad_4( .I(PADDO), .T(GNDI), .PAD(akkuo4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => akkuo4) = (0:0:0,0:0:0);
  endspecify

endmodule

module akku_o_5_ ( input PADDO, output akkuo5 );
  wire   GNDI;

  xo2iobuf0701 akku_o_pad_5( .I(PADDO), .T(GNDI), .PAD(akkuo5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => akkuo5) = (0:0:0,0:0:0);
  endspecify

endmodule

module akku_o_6_ ( input PADDO, output akkuo6 );
  wire   GNDI;

  xo2iobuf0701 akku_o_pad_6( .I(PADDO), .T(GNDI), .PAD(akkuo6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => akkuo6) = (0:0:0,0:0:0);
  endspecify

endmodule

module akku_o_7_ ( input PADDO, output akkuo7 );
  wire   GNDI;

  xo2iobuf0701 akku_o_pad_7( .I(PADDO), .T(GNDI), .PAD(akkuo7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => akkuo7) = (0:0:0,0:0:0);
  endspecify

endmodule

module akku_o_8_ ( input PADDO, output akkuo8 );
  wire   GNDI;

  xo2iobuf0701 akku_o_pad_8( .I(PADDO), .T(GNDI), .PAD(akkuo8));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => akkuo8) = (0:0:0,0:0:0);
  endspecify

endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule
