Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : /ncsu/cadence2012/edi/tools/lib/libstdc++.so.6: version `GLIBCXX_3.4.9' not found (required by /ncsu/cadence2012/oa/lib/linux_rhel40_gcc44x_32/opt/liboaPlugIn.so)

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Mon May  5 19:50:53 2014 (mem=46.5M) ---
--- Running on lib-33034.eos.ncsu.edu (x86_64 w/Linux 2.6.32-431.11.2.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "run_route.tcl" ...
Restoring design ./cortex_soc_cts.enc
Reading config file - ./cortex_soc_cts.enc.dat/cortex_soc.conf

Loading Lef file /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/proj2/pr/../../../../../../../../research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/lef/NangateOpenCellLibrary.lef...
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Mon May  5 19:50:53 2014
viaInitial ends at Mon May  5 19:50:53 2014
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './cortex_soc_cts.enc.dat/cortex_soc.v.gz'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 227.488M, initial mem = 46.484M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=227.5M) ***
Set top cell to cortex_soc.
Reading max timing library '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/proj2/pr/../../../../../../../../research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/liberty/NangateOpenCellLibrary_fast_conditional_ecsm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI222_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI222_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 128760) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 128786) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 128924) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 128941) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 129010) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 129027) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134192) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134218) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134356) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134373) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134442) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134459) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330053) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330079) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330105) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330131) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330177) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330194) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330211) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330228) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
 read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.02min, mem=11.1M, fe_cpu=0.06min, fe_mem=238.6M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell cortex_soc ...
*** Netlist is unique.
** info: there are 142 modules.
** info: there are 17244 stdCell insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 246.906M, initial mem = 46.484M) ***
*info - Done with setDoAssign with 55 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/proj2/pr/./cortex_soc_cts.enc.dat/cortex_soc.pt' ...
cortex_soc
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=248.2M) ***
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X2 BUF_X1 BUF_X4 BUF_X8 CLKBUF_X1 CLKBUF_X3 CLKBUF_X2
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X2 INV_X1 INV_X16 INV_X32 INV_X4 INV_X8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUF_X16 BUF_X32
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Loading preference file ./cortex_soc_cts.enc.dat/enc.pref.tcl ...
Loading mode file ./cortex_soc_cts.enc.dat/cortex_soc.mode ...
*info: Setting hold target slack to 0.150
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.150
Reading floorplan file - ./cortex_soc_cts.enc.dat/cortex_soc.fp.gz (mem = 249.5M).
Set FPlanBox to (0 0 602790 1044880)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.0, mem = 249.9M) ***
loading place ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - ./cortex_soc_cts.enc.dat/cortex_soc.place.gz.
** Reading stdCellPlacement "./cortex_soc_cts.enc.dat/cortex_soc.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=250.8M) ***
Total net length = 2.589e+05 (1.401e+05 1.189e+05) (ext = 3.192e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0, w/ 0:00:00.0 init)
loading route ...
Reading routing file - ./cortex_soc_cts.enc.dat/cortex_soc.route.gz.
Reading Cadence  routing data (Created by Encounter v09.11-s084_1 on Mon May  5 19:50:49 2014 Format: 9.3)...
Suppress "**WARN ..." messages.
routingBox: (0 0) (602790 1044880)
coreBox:    (80180 80080) (522790 964880)
Un-suppress "**WARN ..." messages.
*** Total 18729 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.2 real=0:00:00.0 mem=267.3M) ***
Checking spec file integrity...

Reading clock tree spec file './cortex_soc_cts.enc.dat/cortex_soc.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.128449(V=0.142029 H=0.11487) (ff/um) [6.42246e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.19(um) es=0.31(um) cap=0.112(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.115(ff/um) res=3.57(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.115(ff/um) res=3.57(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.247(ff/um) res=0.0375(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.187(ff/um) res=0.0375(ohm/um) viaRes=0(ohm) viaCap=0(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.128449(V=0.142029 H=0.11487) (ff/um) [6.42246e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.19(um) es=0.31(um) cap=0.112(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.115(ff/um) res=3.57(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.115(ff/um) res=3.57(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.247(ff/um) res=0.0375(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.187(ff/um) res=0.0375(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: HCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=272.3M) ***
source ./cortex_soc_cts.enc.dat/cortex_soc_power_constraints.tcl
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Mon May  5 19:50:55 2014 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/proj2/pr
SPECIAL ROUTE ran on machine: lib-33034.eos.ncsu.edu (Linux 2.6.32-431.11.2.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_30742.conf) srouteConnectPowerBump set to false
(from .sroute_30742.conf) routeSpecial set to true
(from .sroute_30742.conf) srouteConnectBlockPin set to false
(from .sroute_30742.conf) srouteFollowCorePinEnd set to 3
(from .sroute_30742.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_30742.conf) sroutePadPinAllPorts set to true
(from .sroute_30742.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 470.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 83 used
Read in 17244 components
  17244 core components: 0 unplaced, 15155 placed, 2089 fixed
Read in 286 physical pins
  286 physical pins: 0 unplaced, 286 placed, 0 fixed
Read in 285 nets
Read in 2 special nets, 2 routed
Read in 34774 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net VDD does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VDD does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net VSS does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VSS does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 634
  Number of Followpin connections: 317
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 488.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 286 io pins ...
 Updating DB with 43 via definition ...

sroute post-processing starts at Mon May  5 19:50:56 2014
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon May  5 19:50:56 2014

sroute post-processing starts at Mon May  5 19:50:56 2014
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon May  5 19:50:56 2014

**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 10.29 megs
sroute: Total Peak Memory used = 282.70 megs
encounter 1> *INFO: Adding fillers to top-module.
*INFO:   Added 4605 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 1843 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 3776 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 6394 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 6383 filler insts (cell FILLCELL_X2 / prefix FILL).
*INFO:   Added 6451 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO: Total 29452 filler insts added - prefix FILL (CPU: 0:00:00.2).
Begin checking placement ...
*info: Placed = 44607
*info: Unplaced = 0
Placement Density:100.00%(97841/97841)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=284.1M) ***
Start route 53 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=284.1M) ***
setAttribute -net * -skip_routing true
setAttribute -net @CLOCK -skip_routing false

globalDetailRoute

#Start globalDetailRoute on Mon May  5 19:50:58 2014
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 284.00 (Mb)
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.140.
#Using automatically generated G-grids.
#
#Data preparation is done on Mon May  5 19:51:00 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon May  5 19:51:00 2014
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       35607      21.87%
#  Metal 2        V       35607      17.07%
#  Metal 3        H       35607       0.00%
#  Metal 4        V       35607      17.07%
#  Metal 5        H       35607       0.00%
#  Metal 6        V       35607      19.60%
#  Metal 7        H       35607      16.66%
#  Metal 8        V       35607      37.62%
#  Metal 9        H       35607       0.01%
#  ------------------------------------------
#  Total                 320463      14.43%
#
#  53 nets (0.28%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 322.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 323.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 323.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    170(0.48%)      3(0.01%)   (0.49%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total    170(0.06%)      3(0.00%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total wire length = 11934 um.
#Total half perimeter of net bounding box = 5186 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 76 um.
#Total wire length on LAYER metal3 = 7245 um.
#Total wire length on LAYER metal4 = 4614 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5438
#Up-Via Summary (total 5438):
#           
#-----------------------
#  Metal 1         1989
#  Metal 2         1965
#  Metal 3         1484
#-----------------------
#                  5438 
#
#Max overcon = 2 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.49%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.00 (Mb)
#Total memory = 320.00 (Mb)
#Peak memory = 350.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 2.4% of the total area was rechecked for DRC, and 38.7% required routing.
#    number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 325.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 325.00 (Mb)
#Complete Detail Routing.
#Total wire length = 11764 um.
#Total half perimeter of net bounding box = 5186 um.
#Total wire length on LAYER metal1 = 3 um.
#Total wire length on LAYER metal2 = 99 um.
#Total wire length on LAYER metal3 = 6104 um.
#Total wire length on LAYER metal4 = 5557 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 7086
#Up-Via Summary (total 7086):
#           
#-----------------------
#  Metal 1         2151
#  Metal 2         2123
#  Metal 3         2812
#-----------------------
#                  7086 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 0.00 (Mb)
#Total memory = 320.00 (Mb)
#Peak memory = 350.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 35.00 (Mb)
#Total memory = 319.00 (Mb)
#Peak memory = 350.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  5 19:51:10 2014
#
setAttribute -net * -skip_routing false

globalDetailRoute

#Start globalDetailRoute on Mon May  5 19:51:10 2014
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon May  5 19:51:10 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon May  5 19:51:11 2014
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       35607      21.87%
#  Metal 2        V       35607      17.07%
#  Metal 3        H       35607       0.00%
#  Metal 4        V       35607      17.07%
#  Metal 5        H       35607       0.00%
#  Metal 6        V       35607      19.60%
#  Metal 7        H       35607      16.66%
#  Metal 8        V       35607      37.62%
#  Metal 9        H       35607       0.01%
#  ------------------------------------------
#  Total                 320463      14.43%
#
#  53 nets (0.28%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 323.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 341.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 343.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 343.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 344.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1277(3.59%)    767(2.15%)    106(0.30%)      5(0.01%)   (6.05%)
#   Metal 3      2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1280(0.43%)    767(0.26%)    106(0.04%)      5(0.00%)   (0.72%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#
#Complete Global Routing.
#Total wire length = 333787 um.
#Total half perimeter of net bounding box = 274416 um.
#Total wire length on LAYER metal1 = 1145 um.
#Total wire length on LAYER metal2 = 82170 um.
#Total wire length on LAYER metal3 = 132006 um.
#Total wire length on LAYER metal4 = 51709 um.
#Total wire length on LAYER metal5 = 36237 um.
#Total wire length on LAYER metal6 = 22777 um.
#Total wire length on LAYER metal7 = 5108 um.
#Total wire length on LAYER metal8 = 2636 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 120173
#Up-Via Summary (total 120173):
#           
#-----------------------
#  Metal 1        52896
#  Metal 2        45416
#  Metal 3        13589
#  Metal 4         4451
#  Metal 5         2861
#  Metal 6          730
#  Metal 7          228
#  Metal 8            2
#-----------------------
#                120173 
#
#Max overcon = 12 tracks.
#Total overcon = 0.72%.
#Worst layer Gcell overcon rate = 6.05%.
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 1.00 (Mb)
#Total memory = 320.00 (Mb)
#Peak memory = 367.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 173
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 327.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 327.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 327.00 (Mb)
#Complete Detail Routing.
#Total wire length = 330163 um.
#Total half perimeter of net bounding box = 274416 um.
#Total wire length on LAYER metal1 = 16583 um.
#Total wire length on LAYER metal2 = 78336 um.
#Total wire length on LAYER metal3 = 121427 um.
#Total wire length on LAYER metal4 = 48387 um.
#Total wire length on LAYER metal5 = 36559 um.
#Total wire length on LAYER metal6 = 22363 um.
#Total wire length on LAYER metal7 = 3973 um.
#Total wire length on LAYER metal8 = 2535 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 156351
#Up-Via Summary (total 156351):
#           
#-----------------------
#  Metal 1        62971
#  Metal 2        63411
#  Metal 3        19728
#  Metal 4         6017
#  Metal 5         3434
#  Metal 6          600
#  Metal 7          188
#  Metal 8            2
#-----------------------
#                156351 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = 1.00 (Mb)
#Total memory = 321.00 (Mb)
#Peak memory = 367.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:05
#Elapsed time = 00:01:05
#Increased memory = 1.00 (Mb)
#Total memory = 320.00 (Mb)
#Peak memory = 367.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  5 19:52:15 2014
#
*info: Setting hold target slack to 0.150
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 320.3M **
#Created 135 library cell signatures
#Created 19160 NETS and 0 SPECIALNETS signatures
#Created 46697 instance signatures
Begin checking placement ...
*info: Placed = 44607
*info: Unplaced = 0
Placement Density:100.00%(97841/97841)
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.1499
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.150
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'cortex_soc' of instances=46696 and nets=19160 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design cortex_soc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./cortex_soc_8bhK9d_30742.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 330.3M)
Creating parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.2  MEM= 330.3M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via1_4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Extracted 20.0014% (CPU Time= 0:00:00.3  MEM= 330.3M)
Extracted 30.0011% (CPU Time= 0:00:00.4  MEM= 330.3M)
Extracted 40.0014% (CPU Time= 0:00:00.5  MEM= 330.3M)
Extracted 50.0011% (CPU Time= 0:00:00.6  MEM= 330.3M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via2_5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Extracted 60.0014% (CPU Time= 0:00:00.7  MEM= 330.3M)
Extracted 70.0011% (CPU Time= 0:00:00.7  MEM= 330.3M)
Extracted 80.0014% (CPU Time= 0:00:00.8  MEM= 330.3M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via3_2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Extracted 90.0011% (CPU Time= 0:00:00.9  MEM= 330.3M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via4_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via5_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via6_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via7_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via8_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Extracted 100% (CPU Time= 0:00:01.2  MEM= 330.3M)
Nr. Extracted Resistors     : 297246
Nr. Extracted Ground Cap.   : 315879
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 330.309M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 333.1M)
Number of Loop : 0
Start delay calculation (mem=333.062M)...
delayCal using detail RC...
Opening parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for reading.

RC Database In Completed (CPU Time= 0:00:00.1  MEM= 346.0M)
Closing parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq'. 18646 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=348.918M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 348.9M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.310  |
|           TNS (ns):| -40.528 |
|    Violating Paths:|   382   |
|          All Paths:|  4057   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     15 (15)      |   -0.010   |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 350.9M **
*info: Start fixing DRV (Mem = 350.99M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -sensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (351.1M)
*info: 53 clock nets excluded
*info: 2 special nets excluded.
*info: 474 no-driver nets excluded.
*info: 33 multi-driver nets excluded.
*info: There are 5 candidate Buffer cells
*info: There are 6 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 1.000000
Start fixing design rules ... (0:00:00.2 353.5M)
**WARN: (ENCTR-6402):	There are 2 terms which are above maxRouteLayer=8 upto 9
**WARN: (ENCTR-6402):	There are 2 terms which are above maxRouteLayer=8 upto 9
Done fixing design rule (0:00:00.4 354.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 1.000000 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.5 354.5M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 354.55M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=354.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.310  |
|           TNS (ns):| -40.528 |
|    Violating Paths:|   382   |
|          All Paths:|  4057   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     15 (15)      |   -0.010   |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 354.5M **
*** Timing NOT met, worst failing slack is -0.310
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -0.310
*** Check timing (0:00:00.0)
Info: 53 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=354.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 18684 net, 10 ipo_ignored
total 58506 term, 0 ipo_ignored
total 44659 comb inst, 52 fixed, 29452 dont_touch, 0 no_footp
total 2037 seq inst, 2037 fixed, 0 dont_touch, 0 no_footp
total 55 footprint(s)
   9 footprint(s) with 0 cell(s)
   5 footprint(s) with 1 cell(s)
  14 footprint(s) with 2 cell(s)
  22 footprint(s) with 3 cell(s)
   2 footprint(s) with 4 cell(s)
   2 footprint(s) with 5 cell(s)
   1 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -0.310ns, TNS = -40.528ns (cpu=0:00:00.7 mem=363.5M)

Iter 0 ...

Collected 1325 nets for fixing
Evaluate 750(755) resize, Select 472 cand. (cpu=0:00:08.1 mem=364.0M)

Commit 34 cand, 0 upSize, 17 downSize, 17 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.1 mem=364.0M)

Calc. DC (cpu=0:00:08.2 mem=364.1M) ***

Estimated WNS = -0.285ns, TNS = -32.596ns (cpu=0:00:08.5 mem=364.2M)

Iter 1 ...

Collected 1278 nets for fixing
Evaluate 765(742) resize, Select 167 cand. (cpu=0:00:16.3 mem=364.3M)

Commit 36 cand, 0 upSize, 11 downSize, 25 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:16.4 mem=364.3M)

Calc. DC (cpu=0:00:16.4 mem=364.5M) ***

Estimated WNS = -0.191ns, TNS = -10.353ns (cpu=0:00:16.7 mem=364.5M)

Iter 2 ...

Collected 877 nets for fixing
Evaluate 704(713) resize, Select 433 cand. (cpu=0:00:24.0 mem=364.5M)

Commit 22 cand, 0 upSize, 15 downSize, 7 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:24.1 mem=364.5M)

Calc. DC (cpu=0:00:24.1 mem=364.5M) ***

Estimated WNS = -0.187ns, TNS = -8.600ns (cpu=0:00:24.3 mem=364.5M)

Iter 3 ...

Collected 837 nets for fixing
Evaluate 592(574) resize, Select 120 cand. (cpu=0:00:30.8 mem=364.5M)

Commit 12 cand, 0 upSize, 0 downSize, 12 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:30.8 mem=364.5M)

Calc. DC (cpu=0:00:30.9 mem=364.5M) ***

Estimated WNS = -0.178ns, TNS = -7.126ns (cpu=0:00:31.2 mem=364.5M)

Iter 4 ...

Collected 769 nets for fixing
Evaluate 605(581) resize, Select 350 cand. (cpu=0:00:37.7 mem=364.6M)

Commit 2 cand, 0 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:37.7 mem=364.6M)

Calc. DC (cpu=0:00:37.7 mem=364.6M) ***

Estimated WNS = -0.182ns, TNS = -7.701ns (cpu=0:00:37.9 mem=364.6M)

Iter 5 ...

Collected 805 nets for fixing
Evaluate 602(580) resize, Select 95 cand. (cpu=0:00:44.5 mem=364.6M)

Commit 8 cand, 0 upSize, 0 downSize, 8 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:44.5 mem=364.6M)

Calc. DC (cpu=0:00:44.5 mem=364.6M) ***

Estimated WNS = -0.171ns, TNS = -6.066ns (cpu=0:00:44.8 mem=364.6M)

Iter 6 ...

Collected 717 nets for fixing
Evaluate 609(575) resize, Select 354 cand. (cpu=0:00:51.3 mem=364.6M)

Commit 1 cand, 0 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:51.3 mem=364.6M)

Calc. DC (cpu=0:00:51.3 mem=364.6M) ***

Estimated WNS = -0.168ns, TNS = -5.598ns (cpu=0:00:51.5 mem=364.6M)

Iter 7 ...

Collected 691 nets for fixing
Evaluate 609(567) resize, Select 97 cand. (cpu=0:00:58.0 mem=364.6M)

Commit 3 cand, 0 upSize, 0 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:58.0 mem=364.6M)

Calc. DC (cpu=0:00:58.1 mem=364.6M) ***

Estimated WNS = -0.164ns, TNS = -5.218ns (cpu=0:00:58.3 mem=364.6M)

Iter 8 ...

Collected 671 nets for fixing
Evaluate 608(575) resize, Select 357 cand. (cpu=0:01:05 mem=364.6M)

Commit 1 cand, 0 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:05 mem=364.6M)

Calc. DC (cpu=0:01:05 mem=364.6M) ***

Estimated WNS = -0.168ns, TNS = -5.648ns (cpu=0:01:05 mem=364.6M)

Iter 9 ...

Collected 699 nets for fixing
Evaluate 608(580) resize, Select 87 cand. (cpu=0:01:12 mem=364.6M)

Commit 3 cand, 0 upSize, 0 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:12 mem=364.6M)

Calc. DC (cpu=0:01:12 mem=364.6M) ***

Estimated WNS = -0.166ns, TNS = -5.381ns (cpu=0:01:12 mem=364.6M)

Calc. DC (cpu=0:01:12 mem=364.6M) ***
*summary:    126 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.970%

*** Finish Post Route Setup Fixing (cpu=0:01:12 mem=361.7M) ***

Info: 53 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=361.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 99.970%
total 18684 net, 10 ipo_ignored
total 58506 term, 0 ipo_ignored
total 44659 comb inst, 52 fixed, 29452 dont_touch, 0 no_footp
total 2037 seq inst, 2037 fixed, 0 dont_touch, 0 no_footp
total 55 footprint(s)
   9 footprint(s) with 0 cell(s)
   5 footprint(s) with 1 cell(s)
  14 footprint(s) with 2 cell(s)
  22 footprint(s) with 3 cell(s)
   2 footprint(s) with 4 cell(s)
   2 footprint(s) with 5 cell(s)
   1 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUF_X2) :
  CLKBUF_X1(s) BUF_X1(s) CLKBUF_X2 BUF_X2 CLKBUF_X3
  BUF_X4 BUF_X8

**WARN: (ENCTR-6402):	There are 2 terms which are above maxRouteLayer=8 upto 9

Estimated WNS = -0.164ns, TNS = -5.218ns (cpu=0:00:00.6 mem=363.8M)

Iter 0 ...

Collected 671 nets for fixing
Evaluate 608(575) resize, Select 357 cand. (cpu=0:00:07.1 mem=364.2M)
Evaluate 83(238) addBuf, Select 5 cand. (cpu=0:00:07.9 mem=364.2M)
Evaluate 27(27) delBuf, Select 19 cand. (cpu=0:00:08.0 mem=364.2M)

Commit 14 cand, 0 upSize, 0 downSize, 1 sameSize, 2 addBuf, 11 delBuf, 0 pinSwap (cpu=0:00:08.0 mem=364.3M)

Calc. DC (cpu=0:00:08.1 mem=364.3M) ***

Estimated WNS = -0.044ns, TNS = -0.183ns (cpu=0:00:08.3 mem=364.3M)

Iter 1 ...

Collected 160 nets for fixing
Evaluate 437(420) resize, Select 81 cand. (cpu=0:00:13.0 mem=364.3M)
Evaluate 81(136) addBuf, Select 4 cand. (cpu=0:00:13.4 mem=364.3M)
Evaluate 12(12) delBuf, Select 4 cand. (cpu=0:00:13.5 mem=364.3M)

Commit 6 cand, 0 upSize, 0 downSize, 4 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:13.5 mem=364.3M)

Calc. DC (cpu=0:00:13.5 mem=364.3M) ***

Estimated WNS = 0.050ns, TNS = 0.000ns (cpu=0:00:13.8 mem=364.3M)
*summary:      5 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.957%

*** Finish Post Route Setup Fixing (cpu=0:00:13.8 mem=364.3M) ***

**WARN: (ENCTR-6402):	There are 2 terms which are above maxRouteLayer=8 upto 9
*** Timing Is met
*** Check timing (0:00:00.0)
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%). Stopping detail placement.
Total net length = 2.723e+05 (1.478e+05 1.245e+05) (ext = 3.245e+04)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).

------------------------------------------------------------
     Summary (cpu=1.44min real=1.43min mem=364.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.050  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4057   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     15 (15)      |   -0.010   |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.957%
------------------------------------------------------------
**optDesign ... cpu = 0:01:32, real = 0:01:32, mem = 364.3M **
*** Timing Is met
*** Check timing (0:00:00.2)
-routeWithEco false                      # bool, default=false, user setting
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Mon May  5 19:53:48 2014
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#Loading the last recorded routing design signature
#Created 4 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 4
#  Number of instances deleted (including moved) = 11
#  Number of instances resized = 111
#  Number of instances with pin swaps = 10
#  Total number of placement changes (moved instances are counted twice) = 126
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (137.460 100.835) on metal1 for NET u_cortexm0ds/u_logic/FE_PHN2807_U745_Z_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (154.370 116.445) on metal1 for NET u_cortexm0ds/u_logic/FE_PHN2808_U651_Z_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (86.920 133.245) on metal1 for NET u_cortexm0ds/u_logic/FE_PHN2861_U275_Z_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (103.450 128.835) on metal1 for NET u_cortexm0ds/u_logic/FE_PHN3546_U319_Z_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (144.300 235.285) on metal1 for NET u_cortexm0ds/u_logic/FE_PHN783_n152. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (134.795 140.095) on metal1 for NET u_cortexm0ds/u_logic/FE_PSN5236_n16960. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (176.785 158.385) on metal1 for NET u_cortexm0ds/u_logic/FE_PSN5237_n2184. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (104.400 169.590) on metal1 for NET u_cortexm0ds/u_logic/FE_PSN5238_n3097. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (158.740 247.990) on metal1 for NET u_cortexm0ds/u_logic/FE_PSN5239_n2057. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN ZN at (89.295 131.765) on metal1 for NET u_cortexm0ds/u_logic/U275_Z_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B2 at (134.015 187.670) on metal1 for NET u_cortexm0ds/u_logic/n1640. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (142.025 186.130) on metal1 for NET u_cortexm0ds/u_logic/n16654. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (141.635 187.670) on metal1 for NET u_cortexm0ds/u_logic/n16661. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (133.310 187.530) on metal1 for NET u_cortexm0ds/u_logic/n1676. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (134.455 140.070) on metal1 for NET u_cortexm0ds/u_logic/n16960. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (149.460 190.230) on metal1 for NET u_cortexm0ds/u_logic/n16994. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (150.735 102.550) on metal1 for NET u_cortexm0ds/u_logic/n17028. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B2 at (150.030 102.410) on metal1 for NET u_cortexm0ds/u_logic/n17031. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (89.040 131.530) on metal1 for NET u_cortexm0ds/u_logic/n17043. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A2 at (111.215 128.730) on metal1 for NET u_cortexm0ds/u_logic/n17043. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#255 routed nets are extracted.
#    60 (0.31%) extracted nets are partially routed.
#18383 routed nets are imported.
#1 (0.01%) nets are without wires.
#514 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 19153.
#Number of eco nets is 60
#
#Start data preparation...
#
#Data preparation is done on Mon May  5 19:53:49 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon May  5 19:53:49 2014
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       35607      21.84%
#  Metal 2        V       35607      17.07%
#  Metal 3        H       35607       0.00%
#  Metal 4        V       35607      17.07%
#  Metal 5        H       35607       0.00%
#  Metal 6        V       35607      19.60%
#  Metal 7        H       35607      16.66%
#  Metal 8        V       35607      37.62%
#  Metal 9        H       35607       0.01%
#  ------------------------------------------
#  Total                 320463      14.43%
#
#  53 nets (0.28%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 374.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     68(0.20%)      8(0.02%)      1(0.00%)      1(0.00%)   (0.23%)
#   Metal 2     65(0.18%)     25(0.07%)     12(0.03%)      3(0.01%)   (0.29%)
#   Metal 3      2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 4     24(0.07%)      2(0.01%)      0(0.00%)      0(0.00%)   (0.07%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    159(0.05%)     35(0.01%)     13(0.00%)      4(0.00%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#
#Complete Global Routing.
#Total wire length = 330166 um.
#Total half perimeter of net bounding box = 274389 um.
#Total wire length on LAYER metal1 = 16578 um.
#Total wire length on LAYER metal2 = 78346 um.
#Total wire length on LAYER metal3 = 121445 um.
#Total wire length on LAYER metal4 = 48379 um.
#Total wire length on LAYER metal5 = 36546 um.
#Total wire length on LAYER metal6 = 22363 um.
#Total wire length on LAYER metal7 = 3973 um.
#Total wire length on LAYER metal8 = 2535 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 156339
#Up-Via Summary (total 156339):
#           
#-----------------------
#  Metal 1        62967
#  Metal 2        63407
#  Metal 3        19726
#  Metal 4         6015
#  Metal 5         3434
#  Metal 6          600
#  Metal 7          188
#  Metal 8            2
#-----------------------
#                156339 
#
#Max overcon = 4 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.29%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.00 (Mb)
#Total memory = 374.00 (Mb)
#Peak memory = 398.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 2.9% required routing.
#    number of violations = 2
#3.1% of the total area is being checked for drcs
#3.1% of the total area was checked
#    number of violations = 30
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 379.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 379.00 (Mb)
#Complete Detail Routing.
#Total wire length = 330166 um.
#Total half perimeter of net bounding box = 274389 um.
#Total wire length on LAYER metal1 = 16589 um.
#Total wire length on LAYER metal2 = 78351 um.
#Total wire length on LAYER metal3 = 121454 um.
#Total wire length on LAYER metal4 = 48373 um.
#Total wire length on LAYER metal5 = 36533 um.
#Total wire length on LAYER metal6 = 22356 um.
#Total wire length on LAYER metal7 = 3973 um.
#Total wire length on LAYER metal8 = 2538 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 156284
#Up-Via Summary (total 156284):
#           
#-----------------------
#  Metal 1        62956
#  Metal 2        63381
#  Metal 3        19709
#  Metal 4         6011
#  Metal 5         3437
#  Metal 6          600
#  Metal 7          188
#  Metal 8            2
#-----------------------
#                156284 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 374.00 (Mb)
#Peak memory = 398.00 (Mb)
#Updating routing design signature
#Created 135 library cell signatures
#Created 19153 NETS and 0 SPECIALNETS signatures
#Created 46690 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 20.00 (Mb)
#Total memory = 384.00 (Mb)
#Peak memory = 398.00 (Mb)
#Number of warnings = 23
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  5 19:53:54 2014
#
**optDesign ... cpu = 0:01:39, real = 0:01:39, mem = 384.2M **
-routeWithEco false                      # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'cortex_soc' of instances=46689 and nets=19153 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design cortex_soc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./cortex_soc_8bhK9d_30742.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 384.2M)
Creating parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.2  MEM= 384.2M)
Extracted 20.0009% (CPU Time= 0:00:00.3  MEM= 384.2M)
Extracted 30.0009% (CPU Time= 0:00:00.4  MEM= 384.2M)
Extracted 40.001% (CPU Time= 0:00:00.5  MEM= 384.2M)
Extracted 50.0011% (CPU Time= 0:00:00.6  MEM= 384.2M)
Extracted 60.0011% (CPU Time= 0:00:00.7  MEM= 384.2M)
Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 384.2M)
Extracted 80.0013% (CPU Time= 0:00:00.9  MEM= 384.2M)
Extracted 90.0013% (CPU Time= 0:00:01.0  MEM= 384.2M)
Extracted 100% (CPU Time= 0:00:01.2  MEM= 384.2M)
Nr. Extracted Resistors     : 297183
Nr. Extracted Ground Cap.   : 315809
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:03.0  MEM: 384.180M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 384.2M)
Number of Loop : 0
Start delay calculation (mem=384.180M)...
delayCal using detail RC...
Opening parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for reading.

RC Database In Completed (CPU Time= 0:00:00.1  MEM= 384.2M)
Closing parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq'. 18639 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=384.180M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 384.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:42, real = 0:01:43, mem = 384.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  3.265  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  4057   |  2024   |  3199   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     15 (15)      |   -0.010   |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.957%
------------------------------------------------------------
**optDesign ... cpu = 0:01:43, real = 0:01:45, mem = 384.2M **
*** Finished optDesign ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 384.2M **
#Created 135 library cell signatures
#Created 19153 NETS and 0 SPECIALNETS signatures
#Created 46690 instance signatures
Begin checking placement ...
*info: Placed = 44600
*info: Unplaced = 0
Placement Density:99.96%(97799/97841)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.1499
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.150
*** CTE mode ***
Extraction called for design 'cortex_soc' of instances=46689 and nets=19153 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design cortex_soc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./cortex_soc_8bhK9d_30742.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 394.2M)
Creating parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.2  MEM= 395.2M)
Extracted 20.0009% (CPU Time= 0:00:00.3  MEM= 395.2M)
Extracted 30.0009% (CPU Time= 0:00:00.4  MEM= 395.2M)
Extracted 40.001% (CPU Time= 0:00:00.5  MEM= 395.2M)
Extracted 50.0011% (CPU Time= 0:00:00.6  MEM= 395.2M)
Extracted 60.0011% (CPU Time= 0:00:00.7  MEM= 395.2M)
Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 395.2M)
Extracted 80.0013% (CPU Time= 0:00:00.8  MEM= 395.2M)
Extracted 90.0013% (CPU Time= 0:00:00.9  MEM= 395.2M)
Extracted 100% (CPU Time= 0:00:01.2  MEM= 395.2M)
Nr. Extracted Resistors     : 297183
Nr. Extracted Ground Cap.   : 315809
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 394.184M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for reading.

RC Database In Completed (CPU Time= 0:00:00.1  MEM= 394.2M)
Closing parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq'. 18639 times net's RC data read were performed.
**ERROR: (ENCOPT-310):	Design density (99.96%) exceeds/equals limit (95.00%).
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:03:10, mem=394.2M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.9M)
Number of Loop : 0
Start delay calculation (mem=395.938M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=395.938M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 395.9M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.150 ns
 Worst Slack : -0.034 ns 
 TNS         : -0.249 ns 
 Viol paths  : 28 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:02.6, REAL=0:00:02.0, totSessionCpu=0:03:12, mem=399.8M)
Setting analysis mode to setup ...
Info: 53 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    0.050 ns      0.050 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 0.050 ns 
 reg2reg WS  : 0.050 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 0.050 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:05.9, REAL=0:00:05.0, totSessionCpu=0:03:16, mem=400.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.050  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4057   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):|  0.116  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4057   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     15 (15)      |   -0.010   |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.957%
------------------------------------------------------------
Info: 53 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:06.2, REAL=0:00:06.0, totSessionCpu=0:03:16, mem=400.1M)
Density before buffering = 1.000 (fixHold)
*info:
*info: abort hold fixing due to density exceeding 0.950
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%). Stopping detail placement.
Total net length = 2.723e+05 (1.478e+05 1.244e+05) (ext = 3.245e+04)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 398.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 398.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  3.265  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  4057   |  2024   |  3199   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.116  |  0.116  |  0.122  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  4057   |  2024   |  3199   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     15 (15)      |   -0.010   |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.957%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 397.0M **
*** Finished optDesign ***
Begin checking placement ...
*info: Placed = 46689
*info: Unplaced = 0
Placement Density:99.96%(97799/97841)
All 18714 nets 60618 terms of cell cortex_soc are properly connected
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQRC, IQRC and QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for detail extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if QRC technology file is specified else 'low'.
#techfile    '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/FreePDK45/ncsu_basekit/techfile/qrc/qrc.tch' (string, user setting)
Lower process node design mode set and technology file for TQRC extraction specified. Therefore default value for PostRoute extraction mode's effortLevel(-effortLevel option of the setExtractRCMode) changed from 'low' to 'medium'.
**WARN: (ENCTCM-70):	Option "-coupled" for command setExtractRCMode is obsolete and has been replaced by "-coupled true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-coupled true".
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
Extraction called for design 'cortex_soc' of instances=46689 and nets=19153 using extraction engine 'postRoute' at effort level 'low' .
Detail RC Extraction called for design cortex_soc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3442):	An old version capacitance table file is being used with new extraction engine. To get accuracy improvement with new extraction engine, regenerate the new capacitance table file. Extraction will be done with 'standard' accuracy mode.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./cortex_soc_8bhK9d_30742.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 397.0M)
Creating parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.2  MEM= 397.0M)
Extracted 20.0009% (CPU Time= 0:00:00.3  MEM= 397.0M)
Extracted 30.0009% (CPU Time= 0:00:00.4  MEM= 397.0M)
Extracted 40.001% (CPU Time= 0:00:00.5  MEM= 397.0M)
Extracted 50.0011% (CPU Time= 0:00:00.6  MEM= 397.0M)
Extracted 60.0011% (CPU Time= 0:00:00.7  MEM= 397.0M)
Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 397.0M)
Extracted 80.0013% (CPU Time= 0:00:00.9  MEM= 397.0M)
Extracted 90.0013% (CPU Time= 0:00:01.0  MEM= 397.0M)
Extracted 100% (CPU Time= 0:00:01.3  MEM= 397.0M)
Nr. Extracted Resistors     : 297183
Nr. Extracted Ground Cap.   : 315809
Nr. Extracted Coupling Cap. : 648812
Opening parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1 and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 397.0M)
Creating parasitic data file './cortex_soc_8bhK9d_30742.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq'. 18639 times net's RC data read were performed.
Opening parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:04.0  MEM: 397.027M)
Writing Netlist "cortex_soc_routed.v" ...
Opening parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC-typical 
Printing D_NET...
.................................................. [5000 nets cpu=0:00:00.2]
.................................................. [10000 nets cpu=0:00:00.5]
.................................................. [15000 nets cpu=0:00:00.9]
....................................Done!
Detail RC Out Completed (CPU Time= 0:00:02.3  MEM= 397.0M)
Closing parasitic data file './cortex_soc_8bhK9d_30742.rcdb.d/header.seq'. 18639 times net's RC data read were performed.
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.045  |  0.045  |  3.264  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  4057   |  2024   |  3199   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     15 (15)      |   -0.010   |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.957%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.81 sec
Total Real time: 3.0 sec
Total Memory Usage: 399.648438 Mbytes

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.116  |  0.116  |  0.122  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  4057   |  2024   |  3199   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 99.957%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.45 sec
Total Real time: 2.0 sec
Total Memory Usage: 399.75 Mbytes
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "./cortex_soc_routed.enc.dat/cortex_soc.v.gz" ...
Saving clock tree spec file './cortex_soc_routed.enc.dat/cortex_soc.ctstch' ...
Saving configuration ...
Saving preference file ./cortex_soc_routed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=399.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=399.8M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
Writing DEF file './cortex_soc_routed.def', current time is Mon May  5 19:54:28 2014 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file './cortex_soc_routed.def' is written, current time is Mon May  5 19:54:30 2014 ...
run_route.tcl completed successfully (elapsed time: 0h 3m 37s actual)

*** Memory Usage v0.159.2.6.2.1 (Current mem = 399.766M, initial mem = 46.484M) ***
--- Ending "Encounter" (totcpu=0:03:32, real=0:03:39, mem=399.8M) ---
