##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for Clock_5
		4.3::Critical Path Report for pwmClock
		4.4::Critical Path Report for pwmClock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (pwmClock:R vs. pwmClock:R)
		5.2::Critical Path Report for (pwmClock_1:R vs. pwmClock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_5:R vs. Clock_5:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 23
Clock: ADC_SAR_Seq_intClock       | N/A                    | Target: 4.36 MHz    | 
Clock: ADC_SAR_Seq_intClock(FFB)  | N/A                    | Target: 4.36 MHz    | 
Clock: ClockBlock/ff_div_3        | N/A                    | Target: 100.00 MHz  | 
Clock: Clock_1                    | N/A                    | Target: 0.00 MHz    | 
Clock: Clock_1(FFB)               | N/A                    | Target: 0.00 MHz    | 
Clock: Clock_2                    | Frequency: 55.89 MHz   | Target: 0.05 MHz    | 
Clock: Clock_3                    | N/A                    | Target: 1.00 MHz    | 
Clock: Clock_3(FFB)               | N/A                    | Target: 1.00 MHz    | 
Clock: Clock_5                    | Frequency: 103.14 MHz  | Target: 0.00 MHz    | 
Clock: CyHFCLK                    | N/A                    | Target: 48.00 MHz   | 
Clock: CyILO                      | N/A                    | Target: 0.03 MHz    | 
Clock: CyIMO                      | N/A                    | Target: 48.00 MHz   | 
Clock: CyLFCLK                    | N/A                    | Target: 0.03 MHz    | 
Clock: CyRouted1                  | N/A                    | Target: 48.00 MHz   | 
Clock: CySYSCLK                   | N/A                    | Target: 48.00 MHz   | 
Clock: UART_LED_SCBCLK            | N/A                    | Target: 1.37 MHz    | 
Clock: UART_LED_SCBCLK(FFB)       | N/A                    | Target: 1.37 MHz    | 
Clock: ack_clock                  | N/A                    | Target: 1.00 MHz    | 
Clock: ack_clock(FFB)             | N/A                    | Target: 1.00 MHz    | 
Clock: pwmClock                   | Frequency: 56.84 MHz   | Target: 5.33 MHz    | 
Clock: pwmClock_1                 | Frequency: 43.51 MHz   | Target: 1.00 MHz    | 
Clock: timer_clock                | N/A                    | Target: 1.00 MHz    | 
Clock: timer_clock(FFB)           | N/A                    | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2       Clock_2        1.95833e+007     19565442     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5       Clock_5        5e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
pwmClock      pwmClock       187500           169907       N/A              N/A         N/A              N/A         N/A              N/A         
pwmClock_1    pwmClock_1     1e+006           977015       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  23188         Clock_5:R         
Pin_2(0)_PAD  22802         Clock_5:R         
Pin_3(0)_PAD  24573         Clock_5:R         
Pin_4(0)_PAD  23623         Clock_5:R         


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
HBridge_PWM(0)_PAD  24459         pwmClock:R        
PWM_Output(0)_PAD   30418         CyHFCLK:R         
PWM_Output(0)_PAD   29631         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 55.89 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19565442p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19571813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  19565442  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2521   6371  19565442  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 103.14 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_1/q
Path End       : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0
Path slack     : 49999990305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_1/clock_0                                        macrocell14                0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
Net_3338_1/q                                macrocell14   1250   1250  49999990305  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/main_0  macrocell15   4935   6185  49999990305  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0               macrocell15                0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for pwmClock
**************************************
Clock: pwmClock
Frequency: 56.84 MHz | Target: 5.33 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 169907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                   175980

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  169907  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2223   6073  169907  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for pwmClock_1
****************************************
Clock: pwmClock_1
Frequency: 43.51 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \overCurrentTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \overCurrentTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977015p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   1000000
- Setup time                                           -5090
--------------------------------------------------   ------- 
End-of-path required time (ps)                        994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17895
-------------------------------------   ----- 
End-of-path arrival time (ps)           17895
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3              0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2905   8185  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  17895  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  17895  977015  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (pwmClock:R vs. pwmClock:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 169907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                   175980

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  169907  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2223   6073  169907  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1


5.2::Critical Path Report for (pwmClock_1:R vs. pwmClock_1:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \overCurrentTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \overCurrentTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977015p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   1000000
- Setup time                                           -5090
--------------------------------------------------   ------- 
End-of-path required time (ps)                        994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17895
-------------------------------------   ----- 
End-of-path arrival time (ps)           17895
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3              0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2905   8185  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  17895  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  17895  977015  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4              0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19565442p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19571813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  19565442  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2521   6371  19565442  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1


5.4::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_1/q
Path End       : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0
Path slack     : 49999990305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_1/clock_0                                        macrocell14                0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
Net_3338_1/q                                macrocell14   1250   1250  49999990305  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/main_0  macrocell15   4935   6185  49999990305  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0               macrocell15                0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 169907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                   175980

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  169907  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2223   6073  169907  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:runmode_enable\/q
Path End       : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 172018p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                   175980

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:runmode_enable\/clock_0           macrocell5                 0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:runmode_enable\/q        macrocell5      1250   1250  172018  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2712   3962  172018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2173/main_5
Capture Clock  : Net_2173/clock_0
Path slack     : 176069p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  176069  RISE       1
Net_2173/main_5                                 macrocell6      2241   7921  176069  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_2173/main_4
Capture Clock  : Net_2173/clock_0
Path slack     : 176686p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/clock               datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   5060   5060  176686  RISE       1
Net_2173/main_4                                 macrocell6      2244   7304  176686  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorControlPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorControlPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 179155p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/clock            controlcell2               0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  179155  RISE       1
\motorControlPWM:PWMUDB:runmode_enable\/main_0      macrocell5     2255   4835  179155  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:runmode_enable\/clock_0           macrocell5                 0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_0
Path End       : Net_2173/main_2
Capture Clock  : Net_2173/clock_0
Path slack     : 179155p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/clock            controlcell2               0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_0  controlcell2   2580   2580  179155  RISE       1
Net_2173/main_2                                     macrocell6     2255   4835  179155  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_2
Path End       : Net_2173/main_0
Capture Clock  : Net_2173/clock_0
Path slack     : 179157p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/clock            controlcell2               0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_2  controlcell2   2580   2580  179157  RISE       1
Net_2173/main_0                                     macrocell6     2253   4833  179157  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_1
Path End       : Net_2173/main_1
Capture Clock  : Net_2173/clock_0
Path slack     : 179159p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/clock            controlcell2               0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:genblk1:ctrlreg\/control_1  controlcell2   2580   2580  179159  RISE       1
Net_2173/main_1                                     macrocell6     2251   4831  179159  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorControlPWM:PWMUDB:runmode_enable\/q
Path End       : Net_2173/main_3
Capture Clock  : Net_2173/clock_0
Path slack     : 180036p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (pwmClock:R#1 vs. pwmClock:R#2)   187500
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\motorControlPWM:PWMUDB:runmode_enable\/clock_0           macrocell5                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motorControlPWM:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  172018  RISE       1
Net_2173/main_3                            macrocell6    2704   3954  180036  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2173/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \overCurrentTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \overCurrentTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977015p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   1000000
- Setup time                                           -5090
--------------------------------------------------   ------- 
End-of-path required time (ps)                        994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17895
-------------------------------------   ----- 
End-of-path arrival time (ps)           17895
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3              0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2905   8185  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  17895  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  17895  977015  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \overCurrentTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \overCurrentTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980295p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   1000000
- Setup time                                          -11520
--------------------------------------------------   ------- 
End-of-path required time (ps)                        988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8185
-------------------------------------   ---- 
End-of-path arrival time (ps)           8185
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3              0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   2905   8185  980295  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \overCurrentTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \overCurrentTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980295p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   1000000
- Setup time                                          -11520
--------------------------------------------------   ------- 
End-of-path required time (ps)                        988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8185
-------------------------------------   ---- 
End-of-path arrival time (ps)           8185
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3              0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2905   8185  980295  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \overCurrentTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \overCurrentTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 981260p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   1000000
- Setup time                                           -1570
--------------------------------------------------   ------- 
End-of-path required time (ps)                        998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17170
-------------------------------------   ----- 
End-of-path arrival time (ps)           17170
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3              0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  977015  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  977015  RISE       1
\overCurrentTimer:TimerUDB:status_tc\/main_1         macrocell3      2921   8201  981260  RISE       1
\overCurrentTimer:TimerUDB:status_tc\/q              macrocell3      3350  11551  981260  RISE       1
\overCurrentTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    5619  17170  981260  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:rstSts:stsreg\/clock           statusicell2               0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \overCurrentTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \overCurrentTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982804p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   1000000
- Setup time                                          -11520
--------------------------------------------------   ------- 
End-of-path required time (ps)                        988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                    model name             delay     AT  edge  Fanout
----------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                        m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                  m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                 m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4               0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    2580   2580  979647  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell4   3096   5676  982804  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \overCurrentTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \overCurrentTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 982927p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (pwmClock_1:R#1 vs. pwmClock_1:R#2)   1000000
- Setup time                                          -11520
--------------------------------------------------   ------- 
End-of-path required time (ps)                        988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                    model name             delay     AT  edge  Fanout
----------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                        m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                  m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                                 m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4               0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\overCurrentTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    2580   2580  979647  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2973   5553  982927  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\overCurrentTimer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19565442p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19571813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  19565442  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2521   6371  19565442  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19567737p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 19571813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell7      1250   1250  19567737  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2826   4076  19567737  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19569778p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 19581763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11986
-------------------------------------   ----- 
End-of-path arrival time (ps)           11986
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   3850   3850  19565442  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell2      2528   6378  19569778  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell2      3350   9728  19569778  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2258  11986  19569778  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell1               0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 19571903p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  19571903  RISE       1
\PWM:PWMUDB:prevCompare1\/main_1    macrocell8      2240   7920  19571903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                         macrocell8                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:status_0\/main_2
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 19571903p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  19571903  RISE       1
\PWM:PWMUDB:status_0\/main_2        macrocell9      2240   7920  19571903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_691/main_2
Capture Clock  : Net_691/clock_0
Path slack     : 19571903p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  19571903  RISE       1
Net_691/main_2                      macrocell10     2240   7920  19571903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Net_691/clock_0                                           macrocell10                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 19572519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell2   5060   5060  19572519  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0    macrocell8      2244   7304  19572519  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                         macrocell8                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 19572519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell2   5060   5060  19572519  RISE       1
\PWM:PWMUDB:status_0\/main_1        macrocell9      2244   7304  19572519  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_691/main_1
Capture Clock  : Net_691/clock_0
Path slack     : 19572519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell2              0      0  RISE       1

Data path
pin name                            model name     delay     AT     slack  edge  Fanout
----------------------------------  -------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell2   5060   5060  19572519  RISE       1
Net_691/main_1                      macrocell10     2244   7304  19572519  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Net_691/clock_0                                           macrocell10                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 19574981p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3               0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  19574981  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell7     2262   4842  19574981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_691/main_0
Capture Clock  : Net_691/clock_0
Path slack     : 19575761p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell7    1250   1250  19567737  RISE       1
Net_691/main_0                 macrocell10   2812   4062  19575761  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Net_691/clock_0                                           macrocell10                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 19576330p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                         macrocell8                 0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell8    1250   1250  19576330  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell9    2243   3493  19576330  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19578248p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   19583333
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 19581763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                             macrocell9                 0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell9     1250   1250  19578248  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2265   3515  19578248  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell1               0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_1/q
Path End       : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0
Path slack     : 49999990305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_1/clock_0                                        macrocell14                0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
Net_3338_1/q                                macrocell14   1250   1250  49999990305  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/main_0  macrocell15   4935   6185  49999990305  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0               macrocell15                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_0/q
Path End       : Net_3388_0/main_1
Capture Clock  : Net_3388_0/clock_0
Path slack     : 49999990400p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_0/clock_0                                        macrocell11                0      0  RISE       1

Data path
pin name           model name   delay     AT        slack  edge  Fanout
-----------------  -----------  -----  -----  -----------  ----  ------
Net_3338_0/q       macrocell11   1250   1250  49999990400  RISE       1
Net_3388_0/main_1  macrocell13   4840   6090  49999990400  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_0/clock_0                                        macrocell13                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_3/q
Path End       : Net_3388_3/main_1
Capture Clock  : Net_3388_3/clock_0
Path slack     : 49999990467p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_3/clock_0                                        macrocell20                0      0  RISE       1

Data path
pin name           model name   delay     AT        slack  edge  Fanout
-----------------  -----------  -----  -----  -----------  ----  ------
Net_3338_3/q       macrocell20   1250   1250  49999990467  RISE       1
Net_3388_3/main_1  macrocell22   4773   6023  49999990467  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_3/clock_0                                        macrocell22                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_2/q
Path End       : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0
Path slack     : 49999990478p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_2/clock_0                                        macrocell17                0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
Net_3338_2/q                                macrocell17   1250   1250  49999990478  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/main_0  macrocell18   4762   6012  49999990478  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0               macrocell18                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_3/q
Path End       : \Debouncer_1:DEBOUNCER[3]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[3]:d_sync_1\/clock_0
Path slack     : 49999990503p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_3/clock_0                                        macrocell20                0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
Net_3338_3/q                                macrocell20   1250   1250  49999990467  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/main_0  macrocell21   4737   5987  49999990503  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/clock_0               macrocell21                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_2/q
Path End       : Net_3388_2/main_1
Capture Clock  : Net_3388_2/clock_0
Path slack     : 49999990765p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_2/clock_0                                        macrocell17                0      0  RISE       1

Data path
pin name           model name   delay     AT        slack  edge  Fanout
-----------------  -----------  -----  -----  -----------  ----  ------
Net_3338_2/q       macrocell17   1250   1250  49999990478  RISE       1
Net_3388_2/main_1  macrocell19   4475   5725  49999990765  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_2/clock_0                                        macrocell19                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_1/q
Path End       : Net_3388_1/main_1
Capture Clock  : Net_3388_1/clock_0
Path slack     : 49999991312p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_1/clock_0                                        macrocell14                0      0  RISE       1

Data path
pin name           model name   delay     AT        slack  edge  Fanout
-----------------  -----------  -----  -----  -----------  ----  ------
Net_3338_1/q       macrocell14   1250   1250  49999990305  RISE       1
Net_3388_1/main_1  macrocell16   3928   5178  49999991312  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_1/clock_0                                        macrocell16                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3338_0/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 49999991354p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3338_0/clock_0                                        macrocell11                0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
Net_3338_0/q                                macrocell11   1250   1250  49999990400  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell12   3886   5136  49999991354  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell12                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/q
Path End       : Net_3388_2/main_0
Capture Clock  : Net_3388_2/clock_0
Path slack     : 49999992347p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0               macrocell18                0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/q  macrocell18   1250   1250  49999992347  RISE       1
Net_3388_2/main_0                      macrocell19   2893   4143  49999992347  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_2/clock_0                                        macrocell19                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_3388_0/main_0
Capture Clock  : Net_3388_0/clock_0
Path slack     : 49999992934p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell12                0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell12   1250   1250  49999992934  RISE       1
Net_3388_0/main_0                      macrocell13   2306   3556  49999992934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_0/clock_0                                        macrocell13                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[3]:d_sync_1\/q
Path End       : Net_3388_3/main_0
Capture Clock  : Net_3388_3/clock_0
Path slack     : 49999992947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/clock_0               macrocell21                0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/q  macrocell21   1250   1250  49999992947  RISE       1
Net_3388_3/main_0                      macrocell22   2293   3543  49999992947  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_3/clock_0                                        macrocell22                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/q
Path End       : Net_3388_1/main_0
Capture Clock  : Net_3388_1/clock_0
Path slack     : 49999992955p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   50000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 49999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0               macrocell15                0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/q  macrocell15   1250   1250  49999992955  RISE       1
Net_3388_1/main_0                      macrocell16   2285   3535  49999992955  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_3                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_3                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_3                               m0s8clockgenblockcell      0      0  RISE       1
Net_3388_1/clock_0                                        macrocell16                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

