
stm32-f103rb-cnss.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000039c  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080004cc  080004cc  000104cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800054c  0800054c  00010554  2**0
                  CONTENTS
  4 .ARM          00000000  0800054c  0800054c  00010554  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800054c  08000554  00010554  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800054c  0800054c  0001054c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000550  08000550  00010550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010554  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000638  20000000  08000554  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000638  08000554  00010638  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010554  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003d6c  00000000  00000000  0001057d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000ab3  00000000  00000000  000142e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000188  00000000  00000000  00014da0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000130  00000000  00000000  00014f28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00000869  00000000  00000000  00015058  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00002204  00000000  00000000  000158c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00058975  00000000  00000000  00017ac5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0007043a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000490  00000000  00000000  000704b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080004b4 	.word	0x080004b4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080004b4 	.word	0x080004b4

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <toggle_led>:

}


void toggle_led()
{
 8000180:	b480      	push	{r7}
 8000182:	af00      	add	r7, sp, #0

	if(state == OFF)
 8000184:	4b0d      	ldr	r3, [pc, #52]	; (80001bc <toggle_led+0x3c>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	2b00      	cmp	r3, #0
 800018a:	d109      	bne.n	80001a0 <toggle_led+0x20>
	{
		GPIOA->ODR |= 0x0020;
 800018c:	4b0c      	ldr	r3, [pc, #48]	; (80001c0 <toggle_led+0x40>)
 800018e:	68db      	ldr	r3, [r3, #12]
 8000190:	4a0b      	ldr	r2, [pc, #44]	; (80001c0 <toggle_led+0x40>)
 8000192:	f043 0320 	orr.w	r3, r3, #32
 8000196:	60d3      	str	r3, [r2, #12]
		state=ON;
 8000198:	4b08      	ldr	r3, [pc, #32]	; (80001bc <toggle_led+0x3c>)
 800019a:	2201      	movs	r2, #1
 800019c:	701a      	strb	r2, [r3, #0]
	else
	{
		GPIOA->ODR &= ~(0x0020);
		state=OFF;
	}
}
 800019e:	e008      	b.n	80001b2 <toggle_led+0x32>
		GPIOA->ODR &= ~(0x0020);
 80001a0:	4b07      	ldr	r3, [pc, #28]	; (80001c0 <toggle_led+0x40>)
 80001a2:	68db      	ldr	r3, [r3, #12]
 80001a4:	4a06      	ldr	r2, [pc, #24]	; (80001c0 <toggle_led+0x40>)
 80001a6:	f023 0320 	bic.w	r3, r3, #32
 80001aa:	60d3      	str	r3, [r2, #12]
		state=OFF;
 80001ac:	4b03      	ldr	r3, [pc, #12]	; (80001bc <toggle_led+0x3c>)
 80001ae:	2200      	movs	r2, #0
 80001b0:	701a      	strb	r2, [r3, #0]
}
 80001b2:	bf00      	nop
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bc80      	pop	{r7}
 80001b8:	4770      	bx	lr
 80001ba:	bf00      	nop
 80001bc:	20000635 	.word	0x20000635
 80001c0:	40010800 	.word	0x40010800

080001c4 <EXTI4_IRQHandler>:

/*Interrupt service routine for sensor using pin D5 (PB4) as input mode*/
void EXTI4_IRQHandler(void)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	af00      	add	r7, sp, #0

	EXTI->PR |= 0x00000010; //reset flag by writing 1 to bit 4 (reference manual 10.3.6)
 80001c8:	4b06      	ldr	r3, [pc, #24]	; (80001e4 <EXTI4_IRQHandler+0x20>)
 80001ca:	695b      	ldr	r3, [r3, #20]
 80001cc:	4a05      	ldr	r2, [pc, #20]	; (80001e4 <EXTI4_IRQHandler+0x20>)
 80001ce:	f043 0310 	orr.w	r3, r3, #16
 80001d2:	6153      	str	r3, [r2, #20]

	toggle_led(); //This is temporary for testing.
 80001d4:	f7ff ffd4 	bl	8000180 <toggle_led>
	write_usart2((uint8_t*)MSG); //This chould be executed using the event_queue
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <EXTI4_IRQHandler+0x24>)
 80001da:	f000 f88b 	bl	80002f4 <write_usart2>

}
 80001de:	bf00      	nop
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	40010400 	.word	0x40010400
 80001e8:	080004cc 	.word	0x080004cc

080001ec <main>:
#include "esp8266_WiFi.h" /*for testing usart1...*/
#include "timers.h"


int main(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0

	//init_sensor_with_interrupt();
	//init_sensor_led_response();
	init_usart2(); // for dbugging
 80001f0:	f000 f82c 	bl	800024c <init_usart2>
	init_timer2();
 80001f4:	f000 f804 	bl	8000200 <init_timer2>
	//recordAlert();


	while(1)
	{
		test_timer2();
 80001f8:	f000 f822 	bl	8000240 <test_timer2>
 80001fc:	e7fc      	b.n	80001f8 <main+0xc>
	...

08000200 <init_timer2>:
#include "timers.h"
#include "usart.h"
#include <string.h>
#include <stdio.h>

void init_timer2(){
 8000200:	b480      	push	{r7}
 8000202:	af00      	add	r7, sp, #0
	//Not useful: RCC->APB1RSTR |= 0x00000001; // TIM2RST: TIM2 timer reset(redundant ???)
//-----???????-----------------


	/* APB1 peripheral clock enable register (RCC_APB1ENR) {p.148 in the reference manual} */
	RCC->APB1ENR |= 0x00000001; // TIM2EN: TIM2 timer clock enable
 8000204:	4b0d      	ldr	r3, [pc, #52]	; (800023c <init_timer2+0x3c>)
 8000206:	69db      	ldr	r3, [r3, #28]
 8000208:	4a0c      	ldr	r2, [pc, #48]	; (800023c <init_timer2+0x3c>)
 800020a:	f043 0301 	orr.w	r3, r3, #1
 800020e:	61d3      	str	r3, [r2, #28]

	/* AFIO  {p. in the reference manual} */
	//RCC->APB2ENR |= 0x00000001;

	/* TIM2 Set Prescaler {see: 15.4.11 in the Reference manual}*/
	TIM2->PSC = 0xFFFF;
 8000210:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000214:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000218:	629a      	str	r2, [r3, #40]	; 0x28

	/* TIM2 Set TIMx auto-reload register {p.419 in the Reference manual}*/
	TIM2->ARR = 0x0007;//0xFFFF;
 800021a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800021e:	2207      	movs	r2, #7
 8000220:	62da      	str	r2, [r3, #44]	; 0x2c

	/* TIMx control register 1 (TIMx_CR1) {p.404 in the reference manual} */
	//TIM2->CR1 |= 0x0010; // DIR
	//TIM2->CR1 |= 0x0080; // ARPE
	TIM2->CR1 |= 0x0001; // CEN: Counter enable
 8000222:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800022c:	f043 0301 	orr.w	r3, r3, #1
 8000230:	6013      	str	r3, [r2, #0]

	/* TIMx auto-reload register (TIMx_ARR) {p.419 in the Reference manual} */
	//TIM2->ARR//holds the number of ticks that the timer will count

	//When the time is over - the UIF bit is set to 1
}
 8000232:	bf00      	nop
 8000234:	46bd      	mov	sp, r7
 8000236:	bc80      	pop	{r7}
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	40021000 	.word	0x40021000

08000240 <test_timer2>:

/*USART2 has to be enabled*/
void test_timer2(void){
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
//	uint32_t i = TIM2->CNT;
//	write_usart2((uint8_t *)i);

//	write_usart2((uint8_t *)TIM2->CNT);
//	write_usart2((uint8_t *)"\r\n");
}
 8000244:	bf00      	nop
 8000246:	46bd      	mov	sp, r7
 8000248:	bc80      	pop	{r7}
 800024a:	4770      	bx	lr

0800024c <init_usart2>:

/*This functions Inits all registors that have to do with enabling USART2 (ST-LINK/V.2)
 *inorder to send message to computer.
 *Note: Interrupts are not enabled intentionally.
 *This program works when TeraTerm speed is set to 9600*/
void init_usart2(){
 800024c:	b480      	push	{r7}
 800024e:	af00      	add	r7, sp, #0
	/*ADDED...*/
	/*Enable RCC for Alternate Funcion for PINs*/
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //I don't think this line is needed...

	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 8000250:	4b15      	ldr	r3, [pc, #84]	; (80002a8 <init_usart2+0x5c>)
 8000252:	699b      	ldr	r3, [r3, #24]
 8000254:	4a14      	ldr	r2, [pc, #80]	; (80002a8 <init_usart2+0x5c>)
 8000256:	f043 0304 	orr.w	r3, r3, #4
 800025a:	6193      	str	r3, [r2, #24]

	/*Configure USART2 Tx (PA2) as Output */
	GPIOA->CRL &= 0xFFFFF0FF; //Leave all bits as they are except for bit 2 (see RM 9.2.1)
 800025c:	4b13      	ldr	r3, [pc, #76]	; (80002ac <init_usart2+0x60>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a12      	ldr	r2, [pc, #72]	; (80002ac <init_usart2+0x60>)
 8000262:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000266:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 0x00000A00; //Configure as Alternate function output Push-pull | Speed 2 MHz (see RM 9.2.1)
 8000268:	4b10      	ldr	r3, [pc, #64]	; (80002ac <init_usart2+0x60>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	4a0f      	ldr	r2, [pc, #60]	; (80002ac <init_usart2+0x60>)
 800026e:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 8000272:	6013      	str	r3, [r2, #0]
	//GPIOA->CRL |= 0x00000B00; //Configure as Alternate function output Push-pull | Speed 50 MHz (see RM 9.2.1)
	/*...ADDED*/


	/*Enable RCC for USART2*/
	RCC->APB1ENR |= 0x00020000; // (see RM 8.3.8) IS THIS REALLY NEEDED??
 8000274:	4b0c      	ldr	r3, [pc, #48]	; (80002a8 <init_usart2+0x5c>)
 8000276:	69db      	ldr	r3, [r3, #28]
 8000278:	4a0b      	ldr	r2, [pc, #44]	; (80002a8 <init_usart2+0x5c>)
 800027a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800027e:	61d3      	str	r3, [r2, #28]


	/*Following directions RM pg.792 */
	USART2->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 8000280:	4b0b      	ldr	r3, [pc, #44]	; (80002b0 <init_usart2+0x64>)
 8000282:	68db      	ldr	r3, [r3, #12]
 8000284:	4a0a      	ldr	r2, [pc, #40]	; (80002b0 <init_usart2+0x64>)
 8000286:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800028a:	60d3      	str	r3, [r2, #12]
	//USART2->CR1 &= ~(0x00001000); //Program the M bit in USART_CR1 to define the word length to 8 (by default) (see RM 27.6.4)
	//USART2->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART2->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)

	/*Set Baude rate*/
	USART2->BRR = 0x34D; //9600 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree)
 800028c:	4b08      	ldr	r3, [pc, #32]	; (80002b0 <init_usart2+0x64>)
 800028e:	f240 324d 	movw	r2, #845	; 0x34d
 8000292:	609a      	str	r2, [r3, #8]

	/*Enable Uart Transmit*/
	USART2->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 8000294:	4b06      	ldr	r3, [pc, #24]	; (80002b0 <init_usart2+0x64>)
 8000296:	68db      	ldr	r3, [r3, #12]
 8000298:	4a05      	ldr	r2, [pc, #20]	; (80002b0 <init_usart2+0x64>)
 800029a:	f043 0308 	orr.w	r3, r3, #8
 800029e:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(USART2_IRQn); //enable handler
	__enable_irq();*/

	/*Enable Uart Recirve*/
	//Maybe afterwords - as of now don't need
}
 80002a0:	bf00      	nop
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr
 80002a8:	40021000 	.word	0x40021000
 80002ac:	40010800 	.word	0x40010800
 80002b0:	40004400 	.word	0x40004400

080002b4 <set_usart2_buffer_Tx>:
}


/*This function sets the Tx buffer up with chosen message.
 * One may choose to use the default MSG defined in usart.h*/
void set_usart2_buffer_Tx(uint8_t *msg){
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]


	memset(usart2.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 80002bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80002c0:	2100      	movs	r1, #0
 80002c2:	480b      	ldr	r0, [pc, #44]	; (80002f0 <set_usart2_buffer_Tx+0x3c>)
 80002c4:	f000 f8e6 	bl	8000494 <memset>
	if((BUFF_SIZE - strlen((char*)msg) + 1) < 0){
		strcpy((char*)usart2.Tx,"Error msg to Long\r\n");
		usart2.Tx_len = strlen((char*)"Error msg to Long\r\n");
	}
	else{
		strcpy((char*)usart2.Tx,(char*)msg);
 80002c8:	6879      	ldr	r1, [r7, #4]
 80002ca:	4809      	ldr	r0, [pc, #36]	; (80002f0 <set_usart2_buffer_Tx+0x3c>)
 80002cc:	f000 f8ea 	bl	80004a4 <strcpy>
		usart2.Tx_len = strlen((char*)msg);
 80002d0:	6878      	ldr	r0, [r7, #4]
 80002d2:	f7ff ff4d 	bl	8000170 <strlen>
 80002d6:	4602      	mov	r2, r0
 80002d8:	4b05      	ldr	r3, [pc, #20]	; (80002f0 <set_usart2_buffer_Tx+0x3c>)
 80002da:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	}

	usart2.write_index = 0;
 80002de:	4b04      	ldr	r3, [pc, #16]	; (80002f0 <set_usart2_buffer_Tx+0x3c>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

}
 80002e6:	bf00      	nop
 80002e8:	3708      	adds	r7, #8
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	2000001c 	.word	0x2000001c

080002f4 <write_usart2>:


/*USART2 write function with no interrupt.
 *This function writes msg written in buffet_Tx to USART2_DR.*/
void write_usart2(uint8_t* msg){
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]


	set_usart2_buffer_Tx(msg);
 80002fc:	6878      	ldr	r0, [r7, #4]
 80002fe:	f7ff ffd9 	bl	80002b4 <set_usart2_buffer_Tx>

	while(usart2.write_index < usart2.Tx_len)
 8000302:	e014      	b.n	800032e <write_usart2+0x3a>
	{
		while(((USART2->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transfered (TXE != 1)(see RM 27.6.1)
 8000304:	bf00      	nop
 8000306:	4b17      	ldr	r3, [pc, #92]	; (8000364 <write_usart2+0x70>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800030e:	2b00      	cmp	r3, #0
 8000310:	d0f9      	beq.n	8000306 <write_usart2+0x12>
		USART2->DR = (uint8_t)(usart2.Tx[usart2.write_index] & 0xFF); //send data (see RM 27.6.2)
 8000312:	4b15      	ldr	r3, [pc, #84]	; (8000368 <write_usart2+0x74>)
 8000314:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000318:	4a13      	ldr	r2, [pc, #76]	; (8000368 <write_usart2+0x74>)
 800031a:	5cd2      	ldrb	r2, [r2, r3]
 800031c:	4b11      	ldr	r3, [pc, #68]	; (8000364 <write_usart2+0x70>)
 800031e:	605a      	str	r2, [r3, #4]
		usart2.write_index++;
 8000320:	4b11      	ldr	r3, [pc, #68]	; (8000368 <write_usart2+0x74>)
 8000322:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000326:	3301      	adds	r3, #1
 8000328:	4a0f      	ldr	r2, [pc, #60]	; (8000368 <write_usart2+0x74>)
 800032a:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
	while(usart2.write_index < usart2.Tx_len)
 800032e:	4b0e      	ldr	r3, [pc, #56]	; (8000368 <write_usart2+0x74>)
 8000330:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000334:	4b0c      	ldr	r3, [pc, #48]	; (8000368 <write_usart2+0x74>)
 8000336:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800033a:	429a      	cmp	r2, r3
 800033c:	d3e2      	bcc.n	8000304 <write_usart2+0x10>
	}
	while(((USART2->SR) & 0x00000040) !=  0x00000040); //wait until transmission is complete TC=1 (see RM 27.6.1)
 800033e:	bf00      	nop
 8000340:	4b08      	ldr	r3, [pc, #32]	; (8000364 <write_usart2+0x70>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000348:	2b40      	cmp	r3, #64	; 0x40
 800034a:	d1f9      	bne.n	8000340 <write_usart2+0x4c>
	usart2.write_index = 0;
 800034c:	4b06      	ldr	r3, [pc, #24]	; (8000368 <write_usart2+0x74>)
 800034e:	2200      	movs	r2, #0
 8000350:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	usart2.Tx_len = 0;
 8000354:	4b04      	ldr	r3, [pc, #16]	; (8000368 <write_usart2+0x74>)
 8000356:	2200      	movs	r2, #0
 8000358:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

}
 800035c:	bf00      	nop
 800035e:	3708      	adds	r7, #8
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	40004400 	.word	0x40004400
 8000368:	2000001c 	.word	0x2000001c

0800036c <USART1_IRQHandler>:
	}

}

/*USART1 Interrupt Handler - Only Rx is set to have interrupts*/
void USART1_IRQHandler(void){
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0

	if(((USART1->SR) & 0x00000020) == 0x00000020){ //Check if RXNE=1, this means that Rx interrupt occurred (see RM 27.6.1)
 8000370:	4b1e      	ldr	r3, [pc, #120]	; (80003ec <USART1_IRQHandler+0x80>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	f003 0320 	and.w	r3, r3, #32
 8000378:	2b20      	cmp	r3, #32
 800037a:	d132      	bne.n	80003e2 <USART1_IRQHandler+0x76>

		c = USART1->DR; //This clear RXNE bit
 800037c:	4b1b      	ldr	r3, [pc, #108]	; (80003ec <USART1_IRQHandler+0x80>)
 800037e:	685b      	ldr	r3, [r3, #4]
 8000380:	b2da      	uxtb	r2, r3
 8000382:	4b1b      	ldr	r3, [pc, #108]	; (80003f0 <USART1_IRQHandler+0x84>)
 8000384:	701a      	strb	r2, [r3, #0]
		if((usart1.Rx_len + 1) < BUFF_SIZE){
 8000386:	4b1b      	ldr	r3, [pc, #108]	; (80003f4 <USART1_IRQHandler+0x88>)
 8000388:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800038c:	3301      	adds	r3, #1
 800038e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000392:	d20a      	bcs.n	80003aa <USART1_IRQHandler+0x3e>
			usart1.Rx[usart1.read_index] = (uint8_t)(c & 0xFF);
 8000394:	4b17      	ldr	r3, [pc, #92]	; (80003f4 <USART1_IRQHandler+0x88>)
 8000396:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800039a:	4a15      	ldr	r2, [pc, #84]	; (80003f0 <USART1_IRQHandler+0x84>)
 800039c:	7811      	ldrb	r1, [r2, #0]
 800039e:	4a15      	ldr	r2, [pc, #84]	; (80003f4 <USART1_IRQHandler+0x88>)
 80003a0:	4413      	add	r3, r2
 80003a2:	460a      	mov	r2, r1
 80003a4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 80003a8:	e00d      	b.n	80003c6 <USART1_IRQHandler+0x5a>
		}
		else{
			//Restart index
			usart1.read_index = 0;
 80003aa:	4b12      	ldr	r3, [pc, #72]	; (80003f4 <USART1_IRQHandler+0x88>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
			usart1.Rx[usart1.read_index] = (uint8_t)(c & 0xFF);
 80003b2:	4b10      	ldr	r3, [pc, #64]	; (80003f4 <USART1_IRQHandler+0x88>)
 80003b4:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80003b8:	4a0d      	ldr	r2, [pc, #52]	; (80003f0 <USART1_IRQHandler+0x84>)
 80003ba:	7811      	ldrb	r1, [r2, #0]
 80003bc:	4a0d      	ldr	r2, [pc, #52]	; (80003f4 <USART1_IRQHandler+0x88>)
 80003be:	4413      	add	r3, r2
 80003c0:	460a      	mov	r2, r1
 80003c2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
		}
		usart1.read_index++;
 80003c6:	4b0b      	ldr	r3, [pc, #44]	; (80003f4 <USART1_IRQHandler+0x88>)
 80003c8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80003cc:	3301      	adds	r3, #1
 80003ce:	4a09      	ldr	r2, [pc, #36]	; (80003f4 <USART1_IRQHandler+0x88>)
 80003d0:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
		usart1.Rx_len++;
 80003d4:	4b07      	ldr	r3, [pc, #28]	; (80003f4 <USART1_IRQHandler+0x88>)
 80003d6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80003da:	3301      	adds	r3, #1
 80003dc:	4a05      	ldr	r2, [pc, #20]	; (80003f4 <USART1_IRQHandler+0x88>)
 80003de:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
	}


}
 80003e2:	bf00      	nop
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bc80      	pop	{r7}
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	40013800 	.word	0x40013800
 80003f0:	20000634 	.word	0x20000634
 80003f4:	20000224 	.word	0x20000224

080003f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003f8:	480d      	ldr	r0, [pc, #52]	; (8000430 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003fa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003fc:	480d      	ldr	r0, [pc, #52]	; (8000434 <LoopForever+0x6>)
  ldr r1, =_edata
 80003fe:	490e      	ldr	r1, [pc, #56]	; (8000438 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000400:	4a0e      	ldr	r2, [pc, #56]	; (800043c <LoopForever+0xe>)
  movs r3, #0
 8000402:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000404:	e002      	b.n	800040c <LoopCopyDataInit>

08000406 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000406:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000408:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800040a:	3304      	adds	r3, #4

0800040c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800040c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800040e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000410:	d3f9      	bcc.n	8000406 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000412:	4a0b      	ldr	r2, [pc, #44]	; (8000440 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000414:	4c0b      	ldr	r4, [pc, #44]	; (8000444 <LoopForever+0x16>)
  movs r3, #0
 8000416:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000418:	e001      	b.n	800041e <LoopFillZerobss>

0800041a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800041a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800041c:	3204      	adds	r2, #4

0800041e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800041e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000420:	d3fb      	bcc.n	800041a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000422:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000426:	f000 f811 	bl	800044c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800042a:	f7ff fedf 	bl	80001ec <main>

0800042e <LoopForever>:

LoopForever:
    b LoopForever
 800042e:	e7fe      	b.n	800042e <LoopForever>
  ldr   r0, =_estack
 8000430:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000434:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000438:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800043c:	08000554 	.word	0x08000554
  ldr r2, =_sbss
 8000440:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000444:	20000638 	.word	0x20000638

08000448 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000448:	e7fe      	b.n	8000448 <ADC1_2_IRQHandler>
	...

0800044c <__libc_init_array>:
 800044c:	b570      	push	{r4, r5, r6, lr}
 800044e:	2500      	movs	r5, #0
 8000450:	4e0c      	ldr	r6, [pc, #48]	; (8000484 <__libc_init_array+0x38>)
 8000452:	4c0d      	ldr	r4, [pc, #52]	; (8000488 <__libc_init_array+0x3c>)
 8000454:	1ba4      	subs	r4, r4, r6
 8000456:	10a4      	asrs	r4, r4, #2
 8000458:	42a5      	cmp	r5, r4
 800045a:	d109      	bne.n	8000470 <__libc_init_array+0x24>
 800045c:	f000 f82a 	bl	80004b4 <_init>
 8000460:	2500      	movs	r5, #0
 8000462:	4e0a      	ldr	r6, [pc, #40]	; (800048c <__libc_init_array+0x40>)
 8000464:	4c0a      	ldr	r4, [pc, #40]	; (8000490 <__libc_init_array+0x44>)
 8000466:	1ba4      	subs	r4, r4, r6
 8000468:	10a4      	asrs	r4, r4, #2
 800046a:	42a5      	cmp	r5, r4
 800046c:	d105      	bne.n	800047a <__libc_init_array+0x2e>
 800046e:	bd70      	pop	{r4, r5, r6, pc}
 8000470:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000474:	4798      	blx	r3
 8000476:	3501      	adds	r5, #1
 8000478:	e7ee      	b.n	8000458 <__libc_init_array+0xc>
 800047a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800047e:	4798      	blx	r3
 8000480:	3501      	adds	r5, #1
 8000482:	e7f2      	b.n	800046a <__libc_init_array+0x1e>
 8000484:	0800054c 	.word	0x0800054c
 8000488:	0800054c 	.word	0x0800054c
 800048c:	0800054c 	.word	0x0800054c
 8000490:	08000550 	.word	0x08000550

08000494 <memset>:
 8000494:	4603      	mov	r3, r0
 8000496:	4402      	add	r2, r0
 8000498:	4293      	cmp	r3, r2
 800049a:	d100      	bne.n	800049e <memset+0xa>
 800049c:	4770      	bx	lr
 800049e:	f803 1b01 	strb.w	r1, [r3], #1
 80004a2:	e7f9      	b.n	8000498 <memset+0x4>

080004a4 <strcpy>:
 80004a4:	4603      	mov	r3, r0
 80004a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80004aa:	f803 2b01 	strb.w	r2, [r3], #1
 80004ae:	2a00      	cmp	r2, #0
 80004b0:	d1f9      	bne.n	80004a6 <strcpy+0x2>
 80004b2:	4770      	bx	lr

080004b4 <_init>:
 80004b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b6:	bf00      	nop
 80004b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ba:	bc08      	pop	{r3}
 80004bc:	469e      	mov	lr, r3
 80004be:	4770      	bx	lr

080004c0 <_fini>:
 80004c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c2:	bf00      	nop
 80004c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004c6:	bc08      	pop	{r3}
 80004c8:	469e      	mov	lr, r3
 80004ca:	4770      	bx	lr
