// Seed: 1021172229
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0 ^ 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    input supply1 id_7
    , id_21,
    output supply1 id_8,
    output wire id_9,
    input supply1 id_10,
    output tri1 id_11
    , id_22,
    input tri id_12,
    output tri0 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input supply0 id_16
    , id_23,
    input wand id_17,
    output tri1 id_18
    , id_24,
    output wor id_19
);
  wire id_25;
  wire id_26;
  module_0(
      id_23, id_23, id_26, id_22
  );
endmodule
