// Seed: 3861860831
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output wor id_0
    , id_10,
    input tri0 id_1,
    output tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    input uwire id_5,
    input wor id_6,
    output wire id_7,
    input wand id_8
);
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10
  );
  assign id_0 = id_1 == id_3;
endmodule
