File Name,Top Module,Constraint File,Slice LUTs*,Slice Registers,DSPs,RAMB36/FIFO*,RAMB18,Bonded IOB,,
uart_rx.v,uart_rx,C:\Users\write\Downloads\HT_Research\vivado_report\Zybo-Z7-Master.xdc,26,39,0,0,0,14,,79
uart_rx_HT1_gpt-4_A1.v,uart_rx,C:\Users\write\Downloads\HT_Research\vivado_report\Zybo-Z7-Master.xdc,32,55,0,0,0,14,,101
uart_rx_HT2_gpt-4_A1.v,uart_rx,C:\Users\write\Downloads\HT_Research\vivado_report\Zybo-Z7-Master.xdc,34,50,0,0,0,24,,108
