	component lab2_qsys is
		port (
			clk_clk       : in  std_logic                    := 'X'; -- clk
			led_export    : out std_logic_vector(7 downto 0);        -- export
			pbb_export    : in  std_logic                    := 'X'; -- export
			reset_reset_n : in  std_logic                    := 'X'  -- reset_n
		);
	end component lab2_qsys;

