
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v
# synth_design -part xc7z020clg484-3 -top codeBlock89324_18 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top codeBlock89324_18 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43514 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.539 ; gain = 26.895 ; free physical = 244029 ; free virtual = 312115
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'codeBlock89324_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_2_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:399]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_2_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:399]
INFO: [Synth 8-6157] synthesizing module 'addfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:383]
INFO: [Synth 8-6155] done synthesizing module 'addfxp_18_1' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:383]
INFO: [Synth 8-6157] synthesizing module 'subfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:422]
INFO: [Synth 8-6155] done synthesizing module 'subfxp_18_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:422]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock89324_18' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 71.660 ; free physical = 244015 ; free virtual = 312100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 71.660 ; free physical = 244031 ; free virtual = 312116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 79.656 ; free physical = 244030 ; free virtual = 312116
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.305 ; gain = 87.660 ; free physical = 244032 ; free virtual = 312118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 64    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module codeBlock89324_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_2_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module addfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'sub89366/res_0_reg[17:0]' into 'add89336/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89381/res_0_reg[17:0]' into 'add89351/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89426/res_0_reg[17:0]' into 'add89396/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89441/res_0_reg[17:0]' into 'add89411/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89574/res_0_reg[17:0]' into 'add89544/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89589/res_0_reg[17:0]' into 'add89559/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89634/res_0_reg[17:0]' into 'add89604/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89649/res_0_reg[17:0]' into 'add89619/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89782/res_0_reg[17:0]' into 'add89752/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89797/res_0_reg[17:0]' into 'add89767/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89842/res_0_reg[17:0]' into 'add89812/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89857/res_0_reg[17:0]' into 'add89827/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89990/res_0_reg[17:0]' into 'add89960/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub90005/res_0_reg[17:0]' into 'add89975/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub90050/res_0_reg[17:0]' into 'add90020/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub90065/res_0_reg[17:0]' into 'add90035/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89462/res_0_reg[17:0]' into 'add89448/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89469/res_0_reg[17:0]' into 'add89455/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89506/res_0_reg[17:0]' into 'add89492/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'add89513/res_0_reg[17:0]' into 'sub89499/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:391]
INFO: [Synth 8-4471] merging register 'sub89670/res_0_reg[17:0]' into 'add89656/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89677/res_0_reg[17:0]' into 'add89663/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89714/res_0_reg[17:0]' into 'add89700/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'add89721/res_0_reg[17:0]' into 'sub89707/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:391]
INFO: [Synth 8-4471] merging register 'sub89878/res_0_reg[17:0]' into 'add89864/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89885/res_0_reg[17:0]' into 'add89871/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub89922/res_0_reg[17:0]' into 'add89908/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'add89929/res_0_reg[17:0]' into 'sub89915/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:391]
INFO: [Synth 8-4471] merging register 'sub90086/res_0_reg[17:0]' into 'add90072/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub90093/res_0_reg[17:0]' into 'add90079/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'sub90130/res_0_reg[17:0]' into 'add90116/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:430]
INFO: [Synth 8-4471] merging register 'add90137/res_0_reg[17:0]' into 'sub90123/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v:391]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.902 ; gain = 209.258 ; free physical = 243723 ; free virtual = 311811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.906 ; gain = 209.262 ; free physical = 243726 ; free virtual = 311813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.902 ; gain = 211.258 ; free physical = 243714 ; free virtual = 311801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.906 ; gain = 211.262 ; free physical = 243684 ; free virtual = 311772
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.906 ; gain = 211.262 ; free physical = 243684 ; free virtual = 311772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.906 ; gain = 211.262 ; free physical = 243684 ; free virtual = 311771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.906 ; gain = 211.262 ; free physical = 243684 ; free virtual = 311771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.906 ; gain = 211.262 ; free physical = 243684 ; free virtual = 311771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.906 ; gain = 211.262 ; free physical = 243684 ; free virtual = 311770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   160|
|2     |LUT1   |     1|
|3     |LUT2   |   576|
|4     |FDRE   |  1155|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-----------------+------+
|      |Instance                |Module           |Cells |
+------+------------------------+-----------------+------+
|1     |top                     |                 |  1892|
|2     |  add89336              |addfxp_18_1      |    77|
|3     |  add89351              |addfxp_18_1_0    |    77|
|4     |  add89396              |addfxp_18_1_1    |    41|
|5     |  add89411              |addfxp_18_1_2    |    41|
|6     |  add89448              |addfxp_18_1_3    |    23|
|7     |  add89455              |addfxp_18_1_4    |    23|
|8     |  add89492              |addfxp_18_1_5    |    23|
|9     |  add89544              |addfxp_18_1_6    |    77|
|10    |  add89559              |addfxp_18_1_7    |    77|
|11    |  add89604              |addfxp_18_1_8    |    41|
|12    |  add89619              |addfxp_18_1_9    |    41|
|13    |  add89656              |addfxp_18_1_10   |    23|
|14    |  add89663              |addfxp_18_1_11   |    23|
|15    |  add89700              |addfxp_18_1_12   |    23|
|16    |  add89752              |addfxp_18_1_13   |    77|
|17    |  add89767              |addfxp_18_1_14   |    77|
|18    |  add89812              |addfxp_18_1_15   |    41|
|19    |  add89827              |addfxp_18_1_16   |    41|
|20    |  add89864              |addfxp_18_1_17   |    23|
|21    |  add89871              |addfxp_18_1_18   |    23|
|22    |  add89908              |addfxp_18_1_19   |    23|
|23    |  add89960              |addfxp_18_1_20   |    77|
|24    |  add89975              |addfxp_18_1_21   |    77|
|25    |  add90020              |addfxp_18_1_22   |    41|
|26    |  add90035              |addfxp_18_1_23   |    41|
|27    |  add90072              |addfxp_18_1_24   |    23|
|28    |  add90079              |addfxp_18_1_25   |    23|
|29    |  add90116              |addfxp_18_1_26   |    23|
|30    |  shiftRegFIFO_2_1_inst |shiftRegFIFO_2_1 |     2|
|31    |  sub89499              |subfxp_18_1      |    23|
|32    |  sub89707              |subfxp_18_1_27   |    23|
|33    |  sub89915              |subfxp_18_1_28   |    23|
|34    |  sub90123              |subfxp_18_1_29   |    23|
+------+------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.906 ; gain = 211.262 ; free physical = 243683 ; free virtual = 311770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.906 ; gain = 211.262 ; free physical = 243683 ; free virtual = 311769
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1685.910 ; gain = 211.262 ; free physical = 243682 ; free virtual = 311769
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.062 ; gain = 0.000 ; free physical = 243408 ; free virtual = 311494
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.062 ; gain = 309.516 ; free physical = 243458 ; free virtual = 311544
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2400.746 ; gain = 616.684 ; free physical = 244247 ; free virtual = 312306
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.746 ; gain = 0.000 ; free physical = 244259 ; free virtual = 312318
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.754 ; gain = 0.000 ; free physical = 244252 ; free virtual = 312312
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2528.020 ; gain = 0.004 ; free physical = 243901 ; free virtual = 311959

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fae1fd64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243899 ; free virtual = 311957

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fae1fd64

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243859 ; free virtual = 311917
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fae1fd64

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243875 ; free virtual = 311933
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 94e11b36

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243876 ; free virtual = 311934
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 94e11b36

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243876 ; free virtual = 311934
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e65ec7ae

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243872 ; free virtual = 311930
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e65ec7ae

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243871 ; free virtual = 311929
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243875 ; free virtual = 311933
Ending Logic Optimization Task | Checksum: e65ec7ae

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243874 ; free virtual = 311932

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e65ec7ae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243894 ; free virtual = 311952

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e65ec7ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243894 ; free virtual = 311952

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243894 ; free virtual = 311952
Ending Netlist Obfuscation Task | Checksum: e65ec7ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.020 ; gain = 0.000 ; free physical = 243893 ; free virtual = 311951
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2528.020 ; gain = 0.004 ; free physical = 243893 ; free virtual = 311951
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: e65ec7ae
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module codeBlock89324_18 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2579.004 ; gain = 16.988 ; free physical = 243867 ; free virtual = 311925
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2580.004 ; gain = 1.000 ; free physical = 243879 ; free virtual = 311937
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.181 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2582.004 ; gain = 19.988 ; free physical = 243929 ; free virtual = 311987
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2760.164 ; gain = 180.160 ; free physical = 243888 ; free virtual = 311947
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2760.164 ; gain = 198.148 ; free physical = 243888 ; free virtual = 311947

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243906 ; free virtual = 311964


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design codeBlock89324_18 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1155
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: e65ec7ae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243902 ; free virtual = 311960
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: e65ec7ae
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2760.164 ; gain = 232.145 ; free physical = 243900 ; free virtual = 311958
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28075784 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e65ec7ae

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243908 ; free virtual = 311966
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: e65ec7ae

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243907 ; free virtual = 311965
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: e65ec7ae

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243905 ; free virtual = 311963
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e65ec7ae

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243902 ; free virtual = 311960
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e65ec7ae

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243901 ; free virtual = 311959

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243901 ; free virtual = 311959
Ending Netlist Obfuscation Task | Checksum: e65ec7ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243898 ; free virtual = 311956
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244090 ; free virtual = 312151
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4f8b9712

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244090 ; free virtual = 312151
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244090 ; free virtual = 312151

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4f8b9712

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244066 ; free virtual = 312127

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 64ccbf04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244042 ; free virtual = 312103

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 64ccbf04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244038 ; free virtual = 312099
Phase 1 Placer Initialization | Checksum: 64ccbf04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244032 ; free virtual = 312093

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8c7235d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244021 ; free virtual = 312082

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243959 ; free virtual = 312020

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 10f748600

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243957 ; free virtual = 312018
Phase 2 Global Placement | Checksum: 81971b79

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243953 ; free virtual = 312014

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 81971b79

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243953 ; free virtual = 312014

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 185ec24e3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243981 ; free virtual = 312042

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168a2d449

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243988 ; free virtual = 312049

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1127083fc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243987 ; free virtual = 312049

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1995e648d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244002 ; free virtual = 312063

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1995e648d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243998 ; free virtual = 312060

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b72214e8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244006 ; free virtual = 312067
Phase 3 Detail Placement | Checksum: b72214e8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244013 ; free virtual = 312074

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b758e2ed

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: b758e2ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244011 ; free virtual = 312072
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.094. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b7e2f45d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244012 ; free virtual = 312073
Phase 4.1 Post Commit Optimization | Checksum: b7e2f45d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244012 ; free virtual = 312073

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b7e2f45d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244013 ; free virtual = 312074

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b7e2f45d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244013 ; free virtual = 312074

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244013 ; free virtual = 312074
Phase 4.4 Final Placement Cleanup | Checksum: b7e2f45d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244013 ; free virtual = 312074
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b7e2f45d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244013 ; free virtual = 312074
Ending Placer Task | Checksum: 9f8127ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244027 ; free virtual = 312088
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 244027 ; free virtual = 312088
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243986 ; free virtual = 312047
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243994 ; free virtual = 312055
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243989 ; free virtual = 312054
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4ff590da ConstDB: 0 ShapeSum: 4f8b9712 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "X0_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X8_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X8_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X8_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X8_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X8_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X8_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X8_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X8_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X8_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X8_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X8_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X8_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X8_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X8_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X8_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X8_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X0_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X0_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X16_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X16_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X3_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X3_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X24_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X24_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X8_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X8_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X8_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X8_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X19_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X19_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X10_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X10_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 63addc5e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243218 ; free virtual = 311280
Post Restoration Checksum: NetGraph: 41efba4d NumContArr: 21be2211 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 63addc5e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243219 ; free virtual = 311280

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 63addc5e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243187 ; free virtual = 311248

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 63addc5e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243187 ; free virtual = 311248
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a319f044

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243184 ; free virtual = 311245
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.105  | TNS=0.000  | WHS=0.135  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1e7f6cd50

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243173 ; free virtual = 311235

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16e7be6c1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243171 ; free virtual = 311233

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.866  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18d5ff624

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243171 ; free virtual = 311232
Phase 4 Rip-up And Reroute | Checksum: 18d5ff624

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243171 ; free virtual = 311232

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18d5ff624

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243170 ; free virtual = 311231

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18d5ff624

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243169 ; free virtual = 311231
Phase 5 Delay and Skew Optimization | Checksum: 18d5ff624

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243169 ; free virtual = 311230

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 145f2cc81

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243168 ; free virtual = 311229
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.866  | TNS=0.000  | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 145f2cc81

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243168 ; free virtual = 311229
Phase 6 Post Hold Fix | Checksum: 145f2cc81

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243168 ; free virtual = 311229

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.056384 %
  Global Horizontal Routing Utilization  = 0.114858 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 145f2cc81

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243165 ; free virtual = 311226

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 145f2cc81

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243163 ; free virtual = 311225

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9942948d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243175 ; free virtual = 311236

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.866  | TNS=0.000  | WHS=0.154  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 9942948d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243175 ; free virtual = 311236
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243207 ; free virtual = 311268

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243206 ; free virtual = 311268
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243206 ; free virtual = 311267
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243194 ; free virtual = 311256
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 243201 ; free virtual = 311265
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2779.594 ; gain = 0.000 ; free physical = 243111 ; free virtual = 311173
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:56:29 2022...
