INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/vote/vote.srcs/sources_1/new/choose1from8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose1from8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/vote/vote.srcs/sources_1/new/getBinary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getBinary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/vote/vote.srcs/sources_1/new/vote.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vote
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/vote/vote.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
