;redcode
;assert 1
	SPL 0, @-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SPL <127, 106
	SUB -7, <-420
	ADD 270, 60
	ADD 270, 60
	SUB @127, @106
	SLT 120, 9
	ADD @121, 106
	SLT 120, 9
	SLT 120, 9
	ADD 270, 60
	ADD 270, 0
	ADD 270, 0
	SUB -7, <-420
	ADD 270, 60
	SUB @127, 106
	ADD 270, 62
	SUB @0, @2
	JMZ -7, @-20
	MOV #82, @540
	SUB #-51, 20
	SPL 200, 97
	SUB -7, <-20
	SUB -7, <-20
	SUB #127, 100
	SUB -7, <-20
	SUB #127, 100
	SPL -7, @-490
	JMZ -7, @-20
	SUB 0, @-31
	SUB @127, 100
	SUB @127, @106
	SUB @127, 100
	SUB @127, @106
	SUB @127, @106
	MOV -7, <-20
	SPL 200, 97
	SPL 0, @-2
	MOV -207, -24
	SUB @127, 106
	SPL 0, @-2
	DJN -1, @-20
	SPL <127, 106
	JMZ -7, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @-488, @62
	SPL 0, #202
	CMP -7, <-420
	MOV -1, <-50
	MOV -7, <-20
	DJN -1, @-20
	SUB #22, @10
	MOV -1, <-50
	JMP 210, 60
	MOV #922, @10
	SUB -12, @810
	SUB 12, @-10
	JMN <121, 106
	SUB #12, <10
	MOV #922, @10
	CMP -7, <-20
	SUB #22, @10
	JMN <121, 106
	SUB #12, <10
	MOV -1, <-28
	SLT @121, 106
	SPL 2, <920
	SUB #12, <-16
	SUB 12, -1
	SUB @-31, 9
	SUB @-31, 9
	SUB -12, @810
	CMP #922, @10
	JMP 210, 60
	JMP 210, 60
	SUB -12, @810
	JMP @12, #500
	SUB 12, @-10
	SUB @-32, 9
	SUB 12, @-10
	SPL 1, <920
	SLT 132, @0
	SLT 132, @0
	SLT 132, @0
	ADD 10, 9
	CMP -7, <-420
	SUB -12, @810
	ADD 270, 1
	JMN 2, <920
	SUB #12, <10
	SUB #12, @500
	JMP 0, #5
	SUB #12, <10
	SUB #60, <30
	CMP -7, <-420
	MOV -1, <-50
