\hypertarget{struct_o_s_c___mem_map}{}\section{O\+S\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_o_s_c___mem_map}\index{O\+S\+C\+\_\+\+Mem\+Map@{O\+S\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_o_s_c___mem_map_adb3c443099915a22c9951ff23c8eaa16}{CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
O\+SC -\/ Peripheral register structure 

Definition at line 8393 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{O\+S\+C\+\_\+\+Mem\+Map@{O\+S\+C\+\_\+\+Mem\+Map}!CR@{CR}}
\index{CR@{CR}!O\+S\+C\+\_\+\+Mem\+Map@{O\+S\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} O\+S\+C\+\_\+\+Mem\+Map\+::\+CR}\hypertarget{struct_o_s_c___mem_map_adb3c443099915a22c9951ff23c8eaa16}{}\label{struct_o_s_c___mem_map_adb3c443099915a22c9951ff23c8eaa16}
O\+SC Control Register, offset\+: 0x0 

Definition at line 8394 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
