// MIF file for vector tests
// Each vector has 4 32-bit fields
// The first two are the inputs for the next clock period (driven off the rising edge of the clock)
// The last two are the expected output values at the end of this clock period (i.e. the rising edge that drives the input values)
// Reset is asserted for the first three clock edges
1 0 0 0
1 0 0 0
1 0 0 0

0001 0 0000 0
0001 0 0101 0
0001 0 0202 0
0001 0 0303 0
0011 0 0404 0
0001 0 0505 0
0001 9 0616 0
0001 0 0717 0
0001 0 0818 0
0001 0 0919 0
0001 0 0a1a 0
 # last vector checked with cycles 50
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
0001 0 1000 0000
