

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff879d435c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff879d4358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff879d4350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff879d4348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff879d4340..

GPGPU-Sim PTX: cudaLaunch for 0x0x408e4c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvmgiiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvmgiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvmgiiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvmgiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvmgiiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvmgiiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvmgiiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd348 (mri-gridding.4.sm_70.ptx:5487) @%p2 bra BB17_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd378 (mri-gridding.4.sm_70.ptx:5496) shl.b32 %r84, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xd398 (mri-gridding.4.sm_70.ptx:5500) @%p3 bra BB17_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd3b0 (mri-gridding.4.sm_70.ptx:5506) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd850 (mri-gridding.4.sm_70.ptx:5656) @%p4 bra BB17_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd940 (mri-gridding.4.sm_70.ptx:5693) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xd868 (mri-gridding.4.sm_70.ptx:5661) @%p5 bra BB17_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd920 (mri-gridding.4.sm_70.ptx:5687) shl.b32 %r346, %r346, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd938 (mri-gridding.4.sm_70.ptx:5690) @%p6 bra BB17_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd940 (mri-gridding.4.sm_70.ptx:5693) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd948 (mri-gridding.4.sm_70.ptx:5694) @%p7 bra BB17_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd980 (mri-gridding.4.sm_70.ptx:5704) mov.u32 %r347, %r88;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd988 (mri-gridding.4.sm_70.ptx:5705) @%p4 bra BB17_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda88 (mri-gridding.4.sm_70.ptx:5744) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xd9a8 (mri-gridding.4.sm_70.ptx:5711) @%p9 bra BB17_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda70 (mri-gridding.4.sm_70.ptx:5739) shl.b32 %r347, %r347, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xda80 (mri-gridding.4.sm_70.ptx:5741) @%p10 bra BB17_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda88 (mri-gridding.4.sm_70.ptx:5744) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xdc08 (mri-gridding.4.sm_70.ptx:5792) @%p15 bra BB17_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc10 (mri-gridding.4.sm_70.ptx:5794) @%p2 bra BB17_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xdc10 (mri-gridding.4.sm_70.ptx:5794) @%p2 bra BB17_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd70 (mri-gridding.4.sm_70.ptx:5857) @%p3 bra BB17_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xdd70 (mri-gridding.4.sm_70.ptx:5857) @%p3 bra BB17_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xddc0 (mri-gridding.4.sm_70.ptx:5873) membar.gl;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xde10 (mri-gridding.4.sm_70.ptx:5884) @%p18 bra BB17_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde80 (mri-gridding.4.sm_70.ptx:5905) @%p2 bra BB17_24;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xde80 (mri-gridding.4.sm_70.ptx:5905) @%p2 bra BB17_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf48 (mri-gridding.4.sm_70.ptx:5949) @%p3 bra BB17_26;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xdf48 (mri-gridding.4.sm_70.ptx:5949) @%p3 bra BB17_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf88 (mri-gridding.4.sm_70.ptx:5964) setp.eq.s32%p1, %r67, %r68;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xdfa0 (mri-gridding.4.sm_70.ptx:5969) @!%p1 bra BB17_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe018 (mri-gridding.4.sm_70.ptx:5992) ret;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xdfa8 (mri-gridding.4.sm_70.ptx:5970) bra.uni BB17_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdfb0 (mri-gridding.4.sm_70.ptx:5973) mov.u32 %r314, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvmgiiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvmgiiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvmgiiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvmgiiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvmgiiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 413589
gpu_sim_insn = 1001021260
gpu_ipc =    2420.3286
gpu_tot_sim_cycle = 413589
gpu_tot_sim_insn = 1001021260
gpu_tot_ipc =    2420.3286
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.2573% 
gpu_tot_occupancy = 59.2573% 
max_total_param_size = 0
gpu_stall_dramfull = 3029231
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      17.1948
partiton_level_parallism_total  =      17.1948
partiton_level_parallism_util =      18.8598
partiton_level_parallism_util_total  =      18.8598
L2_BW  =     622.8644 GB/Sec
L2_BW_total  =     622.8644 GB/Sec
gpu_total_sim_rate=226526
############## bottleneck_stats #############
cycles: core 413589, icnt 413589, l2 413589, dram 310557
gpu_ipc	2420.329
gpu_tot_issued_cta = 2594, average cycles = 159
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 1228318 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 2695192 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 143867 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.258	80
L1D data util	0.907	80	0.929	69
L1D tag util	0.310	80	0.320	63
L2 data util	0.313	64	0.315	39
L2 tag util	0.271	64	0.274	51
n_l2_access	 7163821
icnt s2m util	0.000	0	0.000	51	flits per packet: -nan
icnt m2s util	0.000	0	0.000	51	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.453	32	0.453	23

latency_l1_hit:	69121269, num_l1_reqs:	1676897
L1 hit latency:	41
latency_l2_hit:	90415677, num_l2_reqs:	3146756
L2 hit latency:	1393
latency_dram:	-1119184773, num_dram_reqs:	3937761
DRAM latency:	806

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.575	80	0.585	1

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.140	80	0.143	1
sp pipe util	0.000	0	0.000	1
sfu pipe util	0.000	0	0.000	1
ldst mem cycle	0.000	0	0.000	1

smem port	0.568	80

n_reg_bank	16
reg port	0.133	16	0.201	2
L1D tag util	0.310	80	0.320	63
L1D fill util	0.052	80	0.054	69
n_l1d_mshr	4096
L1D mshr util	0.017	80
n_l1d_missq	16
L1D missq util	0.067	80
L1D hit rate	0.163
L1D miss rate	0.690
L1D rsfail rate	0.147
L2 tag util	0.271	64	0.274	51
L2 fill util	0.046	64	0.047	40
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.181	64	0.185	36
L2 missq util	0.006	64	0.006	57
L2 hit rate	0.443
L2 miss rate	0.550
L2 rsfail rate	0.007

dram activity	0.799	32	0.806	4

load trans eff	0.248
load trans sz	32.000
load_useful_bytes 26725136, load_transaction_bytes 107564608, icnt_m2s_bytes 0
n_gmem_load_insns 210094, n_gmem_load_accesses 3361394
n_smem_access_insn 3937692, n_smem_accesses 18796124

tmp_counter/12	0.276

run 0.042, fetch 0.001, sync 0.514, control 0.003, data 0.426, struct 0.014
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108096, Miss = 87569, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 21792
	L1D_cache_core[1]: Access = 111474, Miss = 90649, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 15786
	L1D_cache_core[2]: Access = 111474, Miss = 90007, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 14635
	L1D_cache_core[3]: Access = 111474, Miss = 89969, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 18179
	L1D_cache_core[4]: Access = 108096, Miss = 87176, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 22217
	L1D_cache_core[5]: Access = 108096, Miss = 87215, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 19086
	L1D_cache_core[6]: Access = 111474, Miss = 90689, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 20242
	L1D_cache_core[7]: Access = 111474, Miss = 90308, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 17721
	L1D_cache_core[8]: Access = 108096, Miss = 86815, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 21023
	L1D_cache_core[9]: Access = 108096, Miss = 87112, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 18154
	L1D_cache_core[10]: Access = 111474, Miss = 90422, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 17495
	L1D_cache_core[11]: Access = 108096, Miss = 87454, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 20566
	L1D_cache_core[12]: Access = 108096, Miss = 87651, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 21698
	L1D_cache_core[13]: Access = 108096, Miss = 87670, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 19991
	L1D_cache_core[14]: Access = 111474, Miss = 90036, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 16547
	L1D_cache_core[15]: Access = 111474, Miss = 90531, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 17958
	L1D_cache_core[16]: Access = 108096, Miss = 87012, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 20678
	L1D_cache_core[17]: Access = 108096, Miss = 87418, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 18900
	L1D_cache_core[18]: Access = 111474, Miss = 89713, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 14333
	L1D_cache_core[19]: Access = 111474, Miss = 90457, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 17514
	L1D_cache_core[20]: Access = 108096, Miss = 86884, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 18876
	L1D_cache_core[21]: Access = 108096, Miss = 87288, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 20562
	L1D_cache_core[22]: Access = 108096, Miss = 87217, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 22081
	L1D_cache_core[23]: Access = 108096, Miss = 86903, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 18326
	L1D_cache_core[24]: Access = 111474, Miss = 89810, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 16453
	L1D_cache_core[25]: Access = 108096, Miss = 87850, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 19482
	L1D_cache_core[26]: Access = 108096, Miss = 87736, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 16500
	L1D_cache_core[27]: Access = 108096, Miss = 87365, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 18431
	L1D_cache_core[28]: Access = 111474, Miss = 90692, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 18873
	L1D_cache_core[29]: Access = 108096, Miss = 87387, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 17918
	L1D_cache_core[30]: Access = 110356, Miss = 89281, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 19786
	L1D_cache_core[31]: Access = 108096, Miss = 87654, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 21865
	L1D_cache_core[32]: Access = 108096, Miss = 87488, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 19858
	L1D_cache_core[33]: Access = 111474, Miss = 90713, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 18419
	L1D_cache_core[34]: Access = 111474, Miss = 90022, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 16768
	L1D_cache_core[35]: Access = 108096, Miss = 85988, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 23543
	L1D_cache_core[36]: Access = 108096, Miss = 87292, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 19443
	L1D_cache_core[37]: Access = 111474, Miss = 90421, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 17457
	L1D_cache_core[38]: Access = 111474, Miss = 90343, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 15942
	L1D_cache_core[39]: Access = 111474, Miss = 90052, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 16780
	L1D_cache_core[40]: Access = 108096, Miss = 87524, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 16819
	L1D_cache_core[41]: Access = 111474, Miss = 89682, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 14527
	L1D_cache_core[42]: Access = 108096, Miss = 88446, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 21668
	L1D_cache_core[43]: Access = 108096, Miss = 87205, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 20506
	L1D_cache_core[44]: Access = 111474, Miss = 90708, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 18914
	L1D_cache_core[45]: Access = 111474, Miss = 90605, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 17225
	L1D_cache_core[46]: Access = 111474, Miss = 90247, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 16191
	L1D_cache_core[47]: Access = 108096, Miss = 86827, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 20018
	L1D_cache_core[48]: Access = 108096, Miss = 87580, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 22570
	L1D_cache_core[49]: Access = 108096, Miss = 86875, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 20509
	L1D_cache_core[50]: Access = 108096, Miss = 86864, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 22773
	L1D_cache_core[51]: Access = 108096, Miss = 86767, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 23352
	L1D_cache_core[52]: Access = 108096, Miss = 86416, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 20337
	L1D_cache_core[53]: Access = 108096, Miss = 87240, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 19520
	L1D_cache_core[54]: Access = 111474, Miss = 90643, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 16619
	L1D_cache_core[55]: Access = 108096, Miss = 87403, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 21387
	L1D_cache_core[56]: Access = 108096, Miss = 87091, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 19889
	L1D_cache_core[57]: Access = 111474, Miss = 90207, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16987
	L1D_cache_core[58]: Access = 111474, Miss = 89893, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 18109
	L1D_cache_core[59]: Access = 108096, Miss = 87209, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 18696
	L1D_cache_core[60]: Access = 108096, Miss = 87560, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 19405
	L1D_cache_core[61]: Access = 108096, Miss = 87094, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 15976
	L1D_cache_core[62]: Access = 111474, Miss = 90313, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 13969
	L1D_cache_core[63]: Access = 111474, Miss = 90556, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 20977
	L1D_cache_core[64]: Access = 108096, Miss = 87347, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 21998
	L1D_cache_core[65]: Access = 111474, Miss = 90746, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 16954
	L1D_cache_core[66]: Access = 108096, Miss = 87301, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 19951
	L1D_cache_core[67]: Access = 108096, Miss = 87459, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 20457
	L1D_cache_core[68]: Access = 111474, Miss = 90001, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 19002
	L1D_cache_core[69]: Access = 111474, Miss = 90906, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 14905
	L1D_cache_core[70]: Access = 108096, Miss = 88199, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 18948
	L1D_cache_core[71]: Access = 108096, Miss = 87229, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 20140
	L1D_cache_core[72]: Access = 108096, Miss = 87300, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 22925
	L1D_cache_core[73]: Access = 111474, Miss = 90152, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16478
	L1D_cache_core[74]: Access = 111474, Miss = 90306, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 20732
	L1D_cache_core[75]: Access = 111474, Miss = 90047, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 14526
	L1D_cache_core[76]: Access = 111474, Miss = 89214, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 16075
	L1D_cache_core[77]: Access = 108096, Miss = 87667, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 16427
	L1D_cache_core[78]: Access = 108096, Miss = 87923, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 21046
	L1D_cache_core[79]: Access = 108096, Miss = 87506, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 20528
	L1D_total_cache_accesses = 8761414
	L1D_total_cache_misses = 7084517
	L1D_total_cache_miss_rate = 0.8086
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1509913
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1649834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1706074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1057453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5486
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5372708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 452460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 249
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3361394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5400020

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1057453
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 452460
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20300, 12089, 10801, 10801, 9513, 9513, 9513, 9513, 20300, 12089, 10801, 10801, 9513, 9513, 9513, 9513, 17400, 10362, 9258, 9258, 8154, 8154, 8154, 8154, 17400, 10362, 9258, 9258, 8154, 8154, 8154, 8154, 17400, 10362, 9258, 9258, 8154, 8154, 8154, 8154, 
gpgpu_n_tot_thrd_icount = 1091467584
gpgpu_n_tot_w_icount = 34108362
gpgpu_n_stall_shd_mem = 24515712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1711560
gpgpu_n_mem_write_global = 5400020
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6681284
gpgpu_n_store_insn = 10711844
gpgpu_n_shmem_insn = 114250136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9657280
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:52389994	W0_Idle:6831354	W0_Scoreboard:35954810	W1:609590	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:72	W11:0	W12:0	W13:0	W14:0	W15:0	W16:523988	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31542824
single_issue_nums: WS0:11047846	WS1:8005084	WS2:7527716	WS3:7527716	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13692480 {8:1711560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 216000800 {40:5400020,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68462400 {40:1711560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43200160 {8:5400020,}
maxmflatency = 10702 
max_icnt2mem_latency = 9705 
maxmrqlatency = 1153 
max_icnt2sh_latency = 1274 
averagemflatency = 1067 
avg_icnt2mem_latency = 380 
avg_mrq_latency = 38 
avg_icnt2sh_latency = 36 
mrq_lat_table:651039 	545909 	343738 	363648 	527519 	804111 	591312 	208199 	27385 	4463 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1862088 	641260 	1766255 	2123768 	553285 	131093 	33831 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1941314 	1470474 	934532 	830519 	772724 	457036 	411824 	208985 	56082 	28090 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3041197 	960451 	791283 	714360 	584846 	460521 	337527 	177447 	42489 	1459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	53 	455 	159 	60 	13 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       256       232       232       256       256       246       245       256       240       264       248       240       224       256       240       224 
dram[1]:       264       256       272       272       296       256       264       264       280       264       256       256       256       264       256       264 
dram[2]:       264       256       256       272       296       256       264       256       280       264       256       256       256       264       256       264 
dram[3]:       256       232       232       272       296       224       256       256       280       256       256       256       256       264       224       256 
dram[4]:       264       224       232       272       296       224       256       256       280       256       248       248       256       264       216       256 
dram[5]:       264       224       209       264       296       224       256       256       280       256       256       240       256       264       224       256 
dram[6]:       264       224       224       272       296       224       256       256       280       256       256       240       256       264       224       256 
dram[7]:       264       224       224       256       296       224       256       256       280       256       248       232       256       272       224       216 
dram[8]:       264       224       240       256       296       224       256       256       280       256       248       240       256       264       224       239 
dram[9]:       256       224       248       272       296       224       256       256       280       256       248       256       256       272       224       241 
dram[10]:       264       224       240       272       296       224       256       256       280       256       256       248       256       264       232       256 
dram[11]:       264       224       240       272       296       224       256       256       280       256       256       240       256       264       224       256 
dram[12]:       256       240       200       256       288       296       256       224       256       232       240       248       256       225       224       216 
dram[13]:       256       244       192       256       288       296       256       227       256       232       240       248       256       248       200       256 
dram[14]:       264       264       248       256       296       296       256       256       256       240       256       240       256       264       208       192 
dram[15]:       256       256       240       256       296       296       256       256       256       232       256       256       256       272       256       224 
dram[16]:       256       256       224       256       296       296       256       256       256       240       240       256       256       256       256       256 
dram[17]:       256       256       256       256       256       288       256       256       256       256       256       256       256       264       256       256 
dram[18]:       256       264       256       256       256       288       256       256       256       256       256       256       256       264       256       256 
dram[19]:       256       264       232       256       256       288       256       240       240       232       240       248       256       256       256       208 
dram[20]:       256       264       224       256       256       296       256       240       225       232       240       248       256       248       240       224 
dram[21]:       256       248       232       256       256       288       256       224       240       232       240       248       256       248       248       224 
dram[22]:       256       264       224       256       248       288       256       224       232       232       240       256       248       248       192       224 
dram[23]:       256       264       232       256       232       288       256       232       224       232       240       256       248       256       233       224 
dram[24]:       256       264       232       256       232       288       256       224       224       232       240       256       248       256       208       224 
dram[25]:       256       264       224       256       248       288       256       240       240       232       240       248       256       256       208       248 
dram[26]:       256       264       224       256       248       288       256       232       232       232       240       248       248       248       254       256 
dram[27]:       256       248       227       256       256       304       256       232       240       232       240       248       256       256       248       224 
dram[28]:       224       264       256       256       232       248       256       256       264       232       248       240       224       240       256       256 
dram[29]:       224       264       256       256       232       240       256       256       264       232       256       232       224       248       256       256 
dram[30]:       240       264       256       256       256       280       256       256       264       240       240       240       256       232       234       256 
dram[31]:       240       264       256       256       256       280       256       256       264       240       248       240       256       232       224       192 
maximum service time to same row:
dram[0]:     36811     37966     46014     42139     43429     43288     46336     46126     37249     37098     35320     35157     35344     33628     34738     35482 
dram[1]:     35915     37099     41278     42422     43087     43217     46915     46686     39449     38480     35768     36320     35810     35185     33076     35928 
dram[2]:     35963     36816     45788     42379     42951     43158     47692     47474     39375     38477     35800     36803     36003     35413     33479     35941 
dram[3]:     37521     37528     41113     42402     43348     43459     48207     47816     36834     37000     34787     34992     35595     35147     35817     33169 
dram[4]:     39515     38878     41058     42488     43348     43201     46959     46339     35467     35144     34553     35018     35403     35190     35495     33031 
dram[5]:     39155     38684     40849     42226     43277     43120     46931     46290     35568     35288     34625     35063     35396     35377     32948     33482 
dram[6]:     36979     37655     41053     42482     43201     43332     46465     46350     35645     35498     34758     35136     35420     35408     33017     35477 
dram[7]:     36717     37814     41042     42228     43117     43458     46333     46217     35123     35080     34627     34863     35062     35100     33335     35546 
dram[8]:     37768     38156     41296     42922     43305     43301     46912     46541     35135     35071     34581     34921     33237     34979     35842     35389 
dram[9]:     37488     37804     41202     42205     43361     43769     45813     45500     36230     35955     34663     34728     33407     34752     35476     35308 
dram[10]:     37325     37635     40756     42302     43241     44052     45909     45721     36717     36149     34444     34744     34825     34827     35334     32537 
dram[11]:     37670     37353     43970     42776     43104     43469     46275     46293     36414     36089     34461     34802     34956     34848     35473     32999 
dram[12]:     36827     38200     44165     42894     43415     43575     46641     46568     37312     37123     34644     34711     35230     34867     33012     35613 
dram[13]:     36750     38314     43910     42114     43514     43558     46134     46167     36970     37095     34626     34945     35293     35008     33397     35644 
dram[14]:     35056     37349     43930     42827     43597     43555     46233     45965     37064     37095     34605     35044     35303     34871     35713     32780 
dram[15]:     35132     37018     44020     42816     43584     43799     46919     46521     37481     37412     34514     35146     35197     34867     35546     33474 
dram[16]:     34944     36550     44039     42838     43527     43846     47163     46404     37329     37068     34582     35018     35162     33034     35778     35883 
dram[17]:     34850     35955     46484     48192     43285     43804     47337     46622     39572     38321     35786     36590     36812     33492     36355     36525 
dram[18]:     35140     36511     46082     47987     43084     43791     48135     47449     39604     38314     35895     36243     36845     36109     33234     36278 
dram[19]:     35207     37813     42047     42417     42925     43631     48239     47520     36966     37106     35350     35350     35486     35023     33095     36317 
dram[20]:     36708     37307     41850     42177     42687     43394     46480     46348     35461     35150     35117     35247     35343     35047     35093     33126 
dram[21]:     36515     37129     41857     42523     42704     43416     46473     46328     35638     35346     35163     35342     35336     35089     35084     32714 
dram[22]:     35221     37907     41930     42193     42808     43406     46184     45911     35718     35558     35266     35405     35384     35243     33350     33130 
dram[23]:     35041     37989     41758     42425     42772     43437     46194     45914     35107     35123     35205     35306     35159     33201     32905     36045 
dram[24]:     35167     37667     41794     42307     42807     43522     46199     45968     35124     35123     35144     35247     35224     33731     33262     36051 
dram[25]:     34795     37656     41803     46422     43378     43654     45137     44999     35951     35750     35173     35201     35035     34578     32728     35863 
dram[26]:     34974     37240     44022     46355     43280     43574     45672     45265     36407     35924     35087     35012     34883     34558     33033     35785 
dram[27]:     34941     37612     44038     46356     42772     43563     46202     45860     36417     36240     34904     35116     35050     34740     35047     32550 
dram[28]:     38905     40460     42222     46521     43051     43539     46070     46405     37393     37227     35085     35581     35100     34663     35514     33338 
dram[29]:     39071     40451     42294     42318     43190     43815     45659     46042     36921     36766     35067     35565     35318     34936     32916     36076 
dram[30]:     38009     39116     42298     45589     43135     43917     45903     46268     37033     36887     35300     35568     34798     34766     33259     35674 
dram[31]:     38228     38667     42011     45589     43284     43731     46317     46609     37466     37332     35384     35436     33105     34891     35364     35680 
average row accesses per activate:
dram[0]: 20.847185 19.239506 16.952173 18.936893 19.454094 19.502487 19.105652 20.451443 18.599056 19.820450 20.049999 19.194244 16.290909 18.252253 14.709220 14.257290 
dram[1]: 23.664635 23.158209 21.661112 23.740854 22.836258 21.597795 23.682926 23.564955 21.856749 22.451977 25.693291 24.084084 21.041666 22.636871 15.085455 15.676083 
dram[2]: 22.479769 24.331249 21.176151 22.578035 24.030769 22.209631 23.563637 22.159090 22.326761 21.421621 25.473017 25.197493 19.872236 21.632000 17.173553 15.908046 
dram[3]: 19.827412 21.295891 18.281031 21.000000 20.206186 19.310345 18.470308 21.253407 18.710901 18.079908 20.654638 20.019951 16.539877 17.373390 13.613114 14.558669 
dram[4]: 20.645502 21.013477 16.738197 20.482939 21.189190 19.310345 18.577566 21.260275 17.764706 19.504927 20.927084 20.004999 17.485962 17.353319 14.254295 15.065217 
dram[5]: 20.692308 21.776537 16.911062 21.322405 20.962566 20.051151 18.577566 21.040651 17.486725 19.406862 21.248676 20.413265 17.904867 18.759260 13.623974 14.341969 
dram[6]: 19.888041 21.242506 16.498943 21.520660 19.600000 19.029127 18.711538 20.799999 18.844870 19.406862 21.269842 20.517948 18.266968 19.165876 14.671378 13.458671 
dram[7]: 20.123711 21.977402 17.247787 21.580111 20.631578 19.797979 19.078432 20.144703 19.026379 18.500000 20.992167 20.433674 17.745054 18.722221 12.947041 14.366782 
dram[8]: 19.767088 20.760000 16.928417 21.380821 20.686016 19.310345 19.736040 20.736000 18.215597 18.500000 20.544758 20.216625 18.747684 17.169491 14.295532 15.566355 
dram[9]: 20.123711 21.388430 18.088167 20.322916 21.222826 19.848101 19.887468 21.340660 18.510538 18.942583 21.713514 20.318987 17.357601 18.170404 14.444445 15.335793 
dram[10]: 20.601583 20.929918 18.367924 19.666666 21.201086 18.755981 20.197403 19.665823 18.027397 19.593052 20.924282 20.040100 17.210192 18.053572 14.091681 13.887959 
dram[11]: 22.285715 20.005156 17.242826 20.355091 20.310881 18.578199 19.440001 19.695431 18.381395 18.871429 20.443878 20.090452 16.852390 18.508009 13.944538 14.380623 
dram[12]: 22.807018 21.616667 21.694445 22.466858 23.543543 23.058823 22.234957 24.136646 20.405685 20.147583 23.688236 25.264151 20.064356 19.862745 15.577861 16.234375 
dram[13]: 22.829912 21.798319 21.754875 21.776537 24.030769 22.084507 22.171429 24.173914 20.706806 21.693151 24.259037 25.264151 21.444445 20.974092 15.760911 15.683019 
dram[14]: 21.621170 21.534626 18.541567 19.279013 20.477690 19.121952 19.897436 20.770054 18.661938 19.474201 21.248676 20.579487 16.424242 19.631067 14.020236 14.379549 
dram[15]: 20.588860 21.876057 18.438679 19.461348 20.449085 18.800959 20.550264 20.881720 19.067633 18.916468 19.590244 21.443850 16.885654 20.240000 14.132653 14.840787 
dram[16]: 19.994858 21.103260 17.748299 19.826973 21.777779 19.502487 18.919708 19.836735 19.229830 19.765587 19.599022 20.308861 17.642702 19.943350 14.470384 13.869347 
dram[17]: 22.280802 22.320917 22.647398 21.898876 24.465408 22.272728 22.890856 23.032448 22.112995 22.061281 24.689230 21.857924 19.809755 23.677420 15.059674 16.250980 
dram[18]: 22.559767 21.661112 22.713043 20.355091 23.453453 21.456043 23.303303 24.350000 21.714285 21.475676 24.701538 22.764872 21.595745 23.788857 15.116364 14.524475 
dram[19]: 17.785877 21.843138 18.612827 18.515440 19.772152 18.447060 18.834951 22.068182 19.267639 19.035971 20.030001 17.295259 17.652174 19.453238 15.508380 13.671053 
dram[20]: 19.259260 22.130682 19.205883 18.826086 20.258398 17.981651 20.592592 19.686075 18.800947 19.642679 20.777203 19.044918 19.260664 17.907286 15.195613 14.806049 
dram[21]: 18.660288 21.966198 19.280788 19.102942 20.473684 18.317757 19.948717 19.736040 19.164251 20.048101 20.939947 19.842365 19.872860 19.213270 14.412478 15.464684 
dram[22]: 19.548872 21.247957 18.271029 19.525000 20.691490 19.121952 20.103626 20.309711 20.575130 19.820450 20.714653 19.609756 19.737226 19.444712 14.368512 13.363344 
dram[23]: 19.903061 20.927614 18.619047 19.682619 20.686016 19.600000 20.281984 20.384211 20.358974 19.528255 20.865286 20.277779 18.302483 18.617849 14.840787 13.081761 
dram[24]: 19.756962 21.269754 18.505911 20.128866 19.427860 18.022989 19.293531 19.686869 20.306906 19.559113 20.517857 20.105263 18.239277 17.846153 14.633802 13.590835 
dram[25]: 18.606205 21.325136 18.313818 19.481297 21.876751 18.711218 19.585859 20.155039 19.653465 20.167938 20.478371 19.698530 20.200001 17.546436 14.317242 14.517483 
dram[26]: 19.928389 20.569921 19.221674 19.288889 20.746666 19.454094 19.969152 21.267759 19.151808 21.247313 20.728682 19.600000 19.030588 18.120268 14.074576 14.132879 
dram[27]: 18.685852 20.847593 19.458853 19.288889 20.448549 19.310345 19.897436 21.293150 19.040768 20.910053 20.191435 19.891088 17.924612 17.648590 14.292599 14.478185 
dram[28]: 22.501440 23.487951 21.876404 22.573914 22.748537 22.146893 22.835295 23.635258 22.111420 22.558405 23.827892 22.761364 22.415512 19.061033 16.187134 15.892925 
dram[29]: 22.133522 23.115726 21.938028 22.562319 22.399426 22.022472 22.363111 24.529968 20.785341 22.304226 23.519062 22.602818 23.928993 18.796297 16.093023 16.139807 
dram[30]: 19.192118 20.097939 18.748201 19.617128 19.142157 19.405941 20.323759 19.887468 20.172588 19.053141 19.885857 18.436781 20.219999 16.454361 14.405546 14.170649 
dram[31]: 18.561905 19.895409 18.838554 19.277227 19.405941 19.029127 19.607054 20.093023 20.070707 19.290243 19.498783 18.479263 18.218468 15.600000 13.397745 14.931408 
average row locality = 4067377/211805 = 19.203403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2360      2368      2384      2392      2432      2432      2368      2384      2416      2448      2368      2352      2368      2408      2408      2424 
dram[1]:      2376      2364      2384      2376      2432      2432      2360      2392      2432      2448      2384      2364      2384      2408      2409      2436 
dram[2]:      2384      2364      2400      2400      2432      2432      2368      2392      2424      2424      2368      2384      2392      2416      2424      2416 
dram[3]:      2388      2352      2392      2400      2432      2432      2368      2392      2424      2416      2360      2376      2392      2400      2416      2425 
dram[4]:      2380      2376      2388      2392      2432      2432      2376      2352      2440      2416      2380      2352      2400      2408      2408      2428 
dram[5]:      2392      2376      2384      2392      2432      2432      2376      2356      2432      2416      2376      2352      2396      2408      2409      2416 
dram[6]:      2392      2376      2392      2400      2432      2432      2376      2392      2424      2416      2384      2352      2376      2392      2416      2416 
dram[7]:      2384      2360      2384      2400      2432      2432      2376      2388      2432      2416      2384      2360      2376      2392      2424      2416 
dram[8]:      2384      2364      2392      2392      2432      2432      2368      2368      2440      2416      2376      2376      2401      2408      2432      2440 
dram[9]:      2384      2344      2384      2392      2432      2432      2368      2360      2432      2416      2376      2376      2408      2408      2432      2424 
dram[10]:      2384      2344      2376      2376      2424      2432      2368      2360      2424      2424      2360      2344      2408      2392      2412      2417 
dram[11]:      2376      2340      2400      2384      2432      2432      2368      2352      2432      2424      2360      2344      2408      2392      2408      2424 
dram[12]:      2376      2360      2400      2384      2432      2432      2352      2364      2440      2416      2400      2384      2408      2408      2413      2424 
dram[13]:      2376      2360      2400      2384      2432      2432      2352      2376      2440      2416      2400      2384      2408      2400      2416      2424 
dram[14]:      2368      2352      2396      2396      2424      2432      2352      2360      2424      2424      2376      2372      2432      2392      2424      2409 
dram[15]:      2368      2344      2408      2392      2424      2432      2360      2360      2424      2424      2376      2368      2424      2400      2420      2408 
dram[16]:      2384      2344      2416      2380      2432      2432      2368      2368      2408      2424      2360      2372      2400      2401      2416      2392 
dram[17]:      2384      2368      2424      2384      2432      2432      2352      2400      2416      2448      2368      2376      2424      2408      2440      2400 
dram[18]:      2376      2376      2424      2384      2432      2432      2352      2384      2432      2444      2372      2380      2424      2416      2441      2420 
dram[19]:      2384      2376      2424      2384      2432      2432      2352      2360      2432      2436      2360      2372      2424      2416      2440      2424 
dram[20]:      2376      2368      2424      2384      2432      2432      2376      2368      2432      2444      2368      2400      2432      2416      2424      2433 
dram[21]:      2376      2376      2416      2384      2432      2432      2372      2368      2432      2448      2368      2400      2432      2412      2428      2432 
dram[22]:      2376      2376      2408      2400      2432      2432      2352      2360      2440      2448      2404      2384      2416      2405      2417      2424 
dram[23]:      2376      2384      2408      2404      2432      2432      2360      2368      2440      2448      2400      2376      2412      2408      2408      2432 
dram[24]:      2380      2384      2416      2400      2432      2432      2348      2388      2440      2440      2388      2368      2384      2392      2424      2416 
dram[25]:      2372      2384      2408      2400      2432      2432      2348      2392      2440      2424      2392      2384      2384      2396      2416      2416 
dram[26]:      2368      2376      2392      2400      2432      2432      2360      2376      2448      2432      2368      2384      2392      2408      2416      2408 
dram[27]:      2368      2376      2392      2400      2432      2432      2352      2364      2440      2432      2373      2384      2388      2408      2416      2408 
dram[28]:      2384      2376      2408      2376      2432      2432      2356      2368      2440      2416      2376      2360      2396      2392      2416      2424 
dram[29]:      2368      2368      2408      2372      2432      2432      2352      2368      2440      2416      2368      2372      2392      2392      2416      2424 
dram[30]:      2368      2376      2408      2376      2432      2432      2376      2368      2448      2416      2360      2368      2392      2384      2424      2416 
dram[31]:      2372      2376      2408      2376      2432      2432      2376      2368      2448      2408      2360      2368      2393      2384      2432      2416 
total dram reads = 1228318
bank skew: 2448/2340 = 1.05
chip skew: 38509/38245 = 1.01
number of total write accesses:
dram[0]:      6304      6336      6296      6280      6272      6272      6272      6272      6328      6352      6480      6480      6464      6464      6656      6656 
dram[1]:      6280      6312      6296      6281      6248      6272      6272      6272      6360      6352      6504      6496      6464      6464      6656      6656 
dram[2]:      6312      6328      6296      6288      6248      6272      6272      6272      6360      6360      6496      6488      6464      6464      6656      6656 
dram[3]:      6336      6324      6296      6288      6272      6272      6272      6272      6336      6364      6488      6480      6464      6464      6656      6656 
dram[4]:      6336      6319      6288      6288      6272      6272      6272      6272      6288      6364      6496      6472      6464      6464      6656      6656 
dram[5]:      6324      6320      6288      6288      6272      6272      6272      6272      6336      6360      6496      6472      6468      6464      6656      6656 
dram[6]:      6334      6320      6288      6288      6272      6272      6272      6272      6336      6360      6496      6472      6472      6464      6656      6656 
dram[7]:      6336      6320      6288      6288      6272      6272      6272      6272      6360      6360      6496      6472      6472      6464      6656      6656 
dram[8]:      6336      6321      6288      6288      6272      6272      6272      6272      6360      6360      6500      6472      6472      6464      6656      6656 
dram[9]:      6336      6320      6288      6288      6248      6272      6272      6272      6336      6360      6504      6472      6472      6464      6656      6656 
dram[10]:      6336      6324      6288      6288      6248      6272      6272      6272      6336      6336      6488      6480      6472      6464      6656      6656 
dram[11]:      6336      6328      6284      6288      6272      6272      6272      6272      6336      6360      6488      6480      6472      6464      6660      6656 
dram[12]:      6335      6328      6280      6288      6272      6272      6272      6272      6324      6360      6488      6472      6472      6464      6664      6656 
dram[13]:      6324      6328      6280      6288      6248      6272      6272      6272      6328      6360      6488      6472      6472      6464      6664      6656 
dram[14]:      6312      6326      6280      6288      6248      6272      6272      6272      6328      6360      6496      6488      6472      6464      6664      6656 
dram[15]:      6312      6328      6280      6288      6272      6272      6272      6272      6328      6360      6496      6480      6472      6464      6664      6656 
dram[16]:      6312      6328      6281      6288      6272      6272      6272      6272      6324      6360      6496      6472      6472      6464      6664      6656 
dram[17]:      6304      6328      6288      6288      6224      6272      6272      6272      6288      6336      6496      6464      6472      6440      6656      6656 
dram[18]:      6280      6328      6288      6288      6248      6248      6272      6272      6336      6360      6496      6496      6464      6464      6644      6656 
dram[19]:      6336      6328      6288      6284      6248      6272      6272      6272      6348      6360      6480      6484      6464      6464      6656      6656 
dram[20]:      6336      6328      6288      6280      6272      6272      6272      6272      6360      6336      6480      6496      6464      6464      6656      6656 
dram[21]:      6336      6327      6288      6280      6224      6272      6272      6272      6360      6332      6480      6496      6464      6464      6656      6656 
dram[22]:      6336      6328      6288      6280      6224      6272      6272      6248      6360      6352      6488      6496      6464      6452      6656      6656 
dram[23]:      6342      6328      6288      6280      6272      6272      6272      6248      6352      6352      6488      6488      6464      6496      6656      6656 
dram[24]:      6336      6328      6288      6280      6248      6272      6272      6272      6352      6356      6492      6488      6464      6496      6656      6656 
dram[25]:      6336      6324      6288      6285      6248      6272      6272      6272      6352      6360      6496      6484      6464      6496      6656      6656 
dram[26]:      6336      6320      6288      6288      6224      6272      6272      6272      6352      6336      6488      6480      6464      6496      6656      6656 
dram[27]:      6336      6324      6284      6288      6200      6272      6272      6272      6352      6336      6480      6480      6464      6496      6656      6656 
dram[28]:      6336      6328      6256      6288      6224      6272      6272      6272      6344      6360      6488      6480      6464      6496      6656      6656 
dram[29]:      6331      6328      6256      6288      6236      6272      6272      6272      6352      6360      6480      6480      6464      6496      6656      6656 
dram[30]:      6336      6328      6280      6288      6248      6272      6272      6272      6352      6336      6488      6480      6464      6496      6656      6656 
dram[31]:      6336      6330      6280      6288      6272      6272      6272      6272      6352      6356      6488      6480      6464      6496      6656      6624 
total dram writes = 3270636
bank skew: 6664/6200 = 1.07
chip skew: 102261/102056 = 1.00
average mf latency per bank:
dram[0]:       1646      1804      1605      1742      1573      1674      1695      1717      1652      1609      1642      1652      1666      1753      1692      1821
dram[1]:       1786      1847      1684      1790      1698      1765      1757      1852      1726      1818      1677      1792      1758      1846      1799      1842
dram[2]:       1764      1807      1657      1706      1723      1675      1761      1781      1732      1753      1693      1743      1786      1806      1826      1804
dram[3]:       1793      1726      1621      1560      1578      1582      1747      1667      1739      1588      1635      1550      1722      1696      1824      1720
dram[4]:       1783      1669      1640      1528      1624      1562      1689      1616      1645      1572      1636      1505      1694      1636      1792      1635
dram[5]:       1775      1678      1659      1513      1649      1552      1713      1639      1649      1591      1623      1519      1682      1641      1767      1656
dram[6]:       1815      1649      1657      1516      1651      1551      1745      1642      1712      1620      1659      1566      1710      1639      1880      1679
dram[7]:       1791      1650      1627      1530      1633      1512      1714      1600      1684      1548      1656      1485      1717      1616      1829      1666
dram[8]:       1806      1698      1630      1531      1627      1576      1690      1635      1690      1576      1655      1545      1696      1645      1783      1703
dram[9]:       1813      1744      1663      1539      1657      1544      1719      1640      1673      1576      1639      1552      1707      1623      1816      1716
dram[10]:       1811      1688      1691      1553      1684      1521      1742      1606      1683      1553      1671      1538      1757      1618      1838      1686
dram[11]:       1831      1725      1679      1602      1704      1546      1781      1616      1709      1577      1653      1591      1758      1704      1875      1731
dram[12]:       1710      1684      1614      1577      1634      1595      1724      1624      1628      1544      1545      1575      1611      1667      1780      1694
dram[13]:       1739      1694      1659      1569      1668      1595      1723      1636      1639      1548      1559      1566      1646      1669      1797      1721
dram[14]:       1768      1665      1664      1585      1692      1596      1744      1631      1675      1519      1631      1565      1710      1665      1843      1739
dram[15]:       1731      1687      1641      1626      1681      1587      1726      1615      1650      1501      1615      1576      1684      1721      1810      1755
dram[16]:       1734      1618      1614      1527      1645      1550      1737      1574      1693      1490      1633      1533      1703      1615      1842      1636
dram[17]:       1776      1765      1698      1747      1753      1731      1780      1720      1774      1701      1739      1724      1848      1724      1804      1737
dram[18]:       1802      1861      1739      1827      1785      1761      1833      1780      1813      1770      1777      1740      1877      1757      1871      1814
dram[19]:       1725      1793      1737      1695      1733      1720      1805      1773      1720      1674      1656      1656      1798      1763      1831      1818
dram[20]:       1708      1824      1625      1726      1605      1702      1627      1795      1567      1739      1542      1639      1709      1712      1783      1747
dram[21]:       1658      1720      1603      1674      1567      1684      1606      1742      1564      1708      1536      1621      1696      1658      1765      1654
dram[22]:       1758      1706      1678      1661      1647      1695      1674      1743      1674      1671      1612      1587      1788      1627      1906      1667
dram[23]:       1764      1665      1688      1663      1652      1678      1661      1710      1652      1684      1609      1615      1821      1626      1962      1627
dram[24]:       1660      1791      1611      1739      1595      1766      1630      1830      1613      1727      1567      1669      1723      1716      1796      1720
dram[25]:       1844      1775      1760      1692      1683      1740      1686      1792      1699      1698      1699      1624      1844      1692      1955      1735
dram[26]:       1695      1831      1678      1740      1644      1724      1697      1775      1687      1678      1665      1642      1798      1706      1867      1751
dram[27]:       1714      1811      1681      1746      1635      1745      1677      1786      1668      1705      1641      1663      1782      1725      1885      1734
dram[28]:       1673      1669      1704      1605      1619      1610      1652      1724      1600      1657      1598      1624      1609      1682      1715      1668
dram[29]:       1652      1663      1609      1620      1541      1603      1619      1704      1550      1622      1568      1588      1584      1629      1702      1623
dram[30]:       1783      1694      1674      1636      1633      1564      1719      1701      1595      1640      1622      1645      1714      1650      1836      1698
dram[31]:       1894      1642      1757      1582      1701      1560      1780      1695      1639      1639      1669      1660      1766      1642      1915      1652
maximum mf latency per bank:
dram[0]:       7452      7458     10575     10587     10600     10609     10616     10670     10640     10637     10336     10384      9325      9346      9400      9401
dram[1]:       6899      6903      9717      9718     10290     10293     10308     10313     10323     10378     10326     10328      9743     10060      9687      9702
dram[2]:       6051      6085      9584      9588     10295     10298     10315     10318     10327     10386     10336     10331      9850      9862      8527      8625
dram[3]:       6459      7459      9975      9974     10292     10295     10311     10319     10330     10407     10334     10336      9587      9562      8649      8740
dram[4]:       8902      8909      9849      9853      9871      9878      9899     10014      9947     10046      9963     10020      9733      9821      6940      7106
dram[5]:       8775      8779     10247     10248     10271     10278     10296     10340     10286     10287      9938      9996      9968      9975      7053      7500
dram[6]:       7821      7827     10114     10118     10136     10143     10164     10206     10151     10152     10067     10122      9942      9939      7913      8088
dram[7]:       7694      7698      9452      9453      9571      9539     10065     10166     10081     10178     10085     10245      9207      9602      8179      8272
dram[8]:       9170      9186      9584      9588      9606      9613     10020     10088     10039     10139     10087     10077      9328      9623      7472      7280
dram[9]:       9040      9044      9063      9070     10065     10064     10086     10165     10072     10116     10011     10086      7881      7725      8379      8380
dram[10]:       8534      8538      9112      9045     10114     10001     10131     10191     10108     10339     10087     10218      7953      7842      8512      8513
dram[11]:       7959      7963     10096     10021     10350     10336     10446     10348     10357     10444     10407     10343      8537      8260      7350      7389
dram[12]:       7188      7192     10264     10225     10326     10297     10337     10389     10341     10369     10328     10329      8908      8979      9018      9043
dram[13]:       8666      8670      9920      9768     10288     10291     10306     10311     10326     10365     10330     10330      9011      9068      9116      9268
dram[14]:       8534      8538     10053      9894     10291     10297     10309     10318     10323     10369     10328     10329      9142      9109      9168      9137
dram[15]:       7585      7589     10312     10313     10326     10330     10357     10395     10350     10365     10329     10330      9255      9233      9276      9201
dram[16]:       7458      7462     10579     10576     10598     10595     10616     10702     10611     10613     10394     10388      9361      9421      9455      9469
dram[17]:       6899      6903      9717      9718     10290     10293     10308     10313     10323     10378     10326     10328      9780     10125      9754      9765
dram[18]:       6262      5972      9584      9588     10295     10298     10315     10318     10327     10386     10336     10331      9898      9924      8537      8745
dram[19]:       6606      6700      9975      9974     10292     10295     10311     10319     10330     10407     10333     10336      9616      9626      8653      8819
dram[20]:       8902      8909      9849      9853      9871      9878      9982     10067     10053     10138     10065     10080      9817      9864      7206      7011
dram[21]:       8775      8779     10247     10248     10271     10278     10296     10340     10286     10287     10019     10081     10002     10080      7320      7138
dram[22]:       7821      7827     10114     10118     10136     10143     10164     10206     10151     10194     10103     10194     10003     10023      8032      7980
dram[23]:       7694      7698      9452      9453      9547      9537     10067     10184     10084     10196     10085     10183      9257      9661      8200      8128
dram[24]:       9170      9186      9584      9588      9606      9613     10031     10130     10068     10165     10081     10123      9378      9672      7633      7264
dram[25]:       9040      9044      9063      9070     10089     10093     10113     10181     10098     10158     10057     10134      7854      7948      8379      8380
dram[26]:       8534      8538      9016      9030     10125     10011     10138     10180     10144     10354     10145     10205      7842      7795      8512      8513
dram[27]:       7959      7963     10114     10027     10361     10360     10482     10360     10389     10411     10319     10340      8315      8315      7297      7751
dram[28]:       7188      7192     10258     10240     10322     10304     10344     10391     10337     10361     10324     10327      8927      9311      8927      9178
dram[29]:       8666      8670      9920      9772     10289     10290     10306     10310     10322     10358     10324     10326      8981      9080      9062      9237
dram[30]:       8534      8538     10053      9899     10292     10296     10306     10313     10322     10362     10324     10327      9122      9130      9157      9058
dram[31]:       7585      7589     10309     10305     10326     10325     10353     10410     10348     10370     10324     10326      9203      9206      9254      9197
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163084 n_act=6971 n_pre=6955 n_ref_event=0 n_req=127050 n_rd=38312 n_rd_L2_A=0 n_write=84256 n_wr_bk=17928 bw_util=0.4524
n_activity=257535 dram_eff=0.5455
bk0: 2360a 277517i bk1: 2368a 275990i bk2: 2384a 274079i bk3: 2392a 274908i bk4: 2432a 277084i bk5: 2432a 275224i bk6: 2368a 277760i bk7: 2384a 275132i bk8: 2416a 275581i bk9: 2448a 276723i bk10: 2368a 277494i bk11: 2352a 276666i bk12: 2368a 273635i bk13: 2408a 274685i bk14: 2408a 268660i bk15: 2424a 266435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945132
Row_Buffer_Locality_read = 0.936286
Row_Buffer_Locality_write = 0.948951
Bank_Level_Parallism = 2.808599
Bank_Level_Parallism_Col = 2.434280
Bank_Level_Parallism_Ready = 1.377854
write_to_read_ratio_blp_rw_average = 0.652821
GrpLevelPara = 2.020594 

BW Util details:
bwutil = 0.452400 
total_CMD = 310557 
util_bw = 140496 
Wasted_Col = 96266 
Wasted_Row = 11899 
Idle = 61896 

BW Util Bottlenecks: 
RCDc_limit = 14266 
RCDWRc_limit = 21517 
WTRc_limit = 47297 
RTWc_limit = 79212 
CCDLc_limit = 63406 
rwq = 0 
CCDLc_limit_alone = 51962 
WTRc_limit_alone = 41211 
RTWc_limit_alone = 73854 

Commands details: 
total_CMD = 310557 
n_nop = 163084 
Read = 38312 
Write = 84256 
L2_Alloc = 0 
L2_WB = 17928 
n_act = 6971 
n_pre = 6955 
n_ref = 0 
n_req = 127050 
total_req = 140496 

Dual Bus Interface Util: 
issued_total_row = 13926 
issued_total_col = 140496 
Row_Bus_Util =  0.044842 
CoL_Bus_Util = 0.452400 
Either_Row_CoL_Bus_Util = 0.474866 
Issued_on_Two_Bus_Simul_Util = 0.022376 
issued_two_Eff = 0.047120 
queue_avg = 11.221231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2212
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=164209 n_act=5901 n_pre=5885 n_ref_event=0 n_req=127072 n_rd=38381 n_rd_L2_A=0 n_write=84192 n_wr_bk=17993 bw_util=0.4526
n_activity=255248 dram_eff=0.5507
bk0: 2376a 279424i bk1: 2364a 276512i bk2: 2384a 277835i bk3: 2376a 276744i bk4: 2432a 277915i bk5: 2432a 277528i bk6: 2360a 278714i bk7: 2392a 277330i bk8: 2432a 277681i bk9: 2448a 275946i bk10: 2384a 277632i bk11: 2364a 279748i bk12: 2384a 275954i bk13: 2408a 278588i bk14: 2409a 269085i bk15: 2436a 266463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953562
Row_Buffer_Locality_read = 0.937209
Row_Buffer_Locality_write = 0.960639
Bank_Level_Parallism = 2.751748
Bank_Level_Parallism_Col = 2.443579
Bank_Level_Parallism_Ready = 1.365408
write_to_read_ratio_blp_rw_average = 0.633048
GrpLevelPara = 1.997959 

BW Util details:
bwutil = 0.452625 
total_CMD = 310557 
util_bw = 140566 
Wasted_Col = 94376 
Wasted_Row = 9588 
Idle = 66027 

BW Util Bottlenecks: 
RCDc_limit = 14264 
RCDWRc_limit = 16045 
WTRc_limit = 51544 
RTWc_limit = 72177 
CCDLc_limit = 67701 
rwq = 0 
CCDLc_limit_alone = 55021 
WTRc_limit_alone = 44162 
RTWc_limit_alone = 66879 

Commands details: 
total_CMD = 310557 
n_nop = 164209 
Read = 38381 
Write = 84192 
L2_Alloc = 0 
L2_WB = 17993 
n_act = 5901 
n_pre = 5885 
n_ref = 0 
n_req = 127072 
total_req = 140566 

Dual Bus Interface Util: 
issued_total_row = 11786 
issued_total_col = 140566 
Row_Bus_Util =  0.037951 
CoL_Bus_Util = 0.452625 
Either_Row_CoL_Bus_Util = 0.471244 
Issued_on_Two_Bus_Simul_Util = 0.019333 
issued_two_Eff = 0.041026 
queue_avg = 10.840367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8404
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=164023 n_act=5888 n_pre=5872 n_ref_event=0 n_req=127146 n_rd=38420 n_rd_L2_A=0 n_write=84224 n_wr_bk=18008 bw_util=0.4529
n_activity=255266 dram_eff=0.551
bk0: 2384a 278465i bk1: 2364a 277904i bk2: 2400a 277505i bk3: 2400a 277689i bk4: 2432a 279760i bk5: 2432a 277443i bk6: 2368a 279669i bk7: 2392a 276496i bk8: 2424a 277160i bk9: 2424a 278264i bk10: 2368a 278662i bk11: 2384a 278641i bk12: 2392a 275617i bk13: 2416a 277273i bk14: 2424a 272520i bk15: 2416a 268086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953691
Row_Buffer_Locality_read = 0.937689
Row_Buffer_Locality_write = 0.960620
Bank_Level_Parallism = 2.711039
Bank_Level_Parallism_Col = 2.403397
Bank_Level_Parallism_Ready = 1.344709
write_to_read_ratio_blp_rw_average = 0.635733
GrpLevelPara = 1.975791 

BW Util details:
bwutil = 0.452902 
total_CMD = 310557 
util_bw = 140652 
Wasted_Col = 95347 
Wasted_Row = 9259 
Idle = 65299 

BW Util Bottlenecks: 
RCDc_limit = 14232 
RCDWRc_limit = 16297 
WTRc_limit = 51469 
RTWc_limit = 72694 
CCDLc_limit = 66944 
rwq = 0 
CCDLc_limit_alone = 54799 
WTRc_limit_alone = 44147 
RTWc_limit_alone = 67871 

Commands details: 
total_CMD = 310557 
n_nop = 164023 
Read = 38420 
Write = 84224 
L2_Alloc = 0 
L2_WB = 18008 
n_act = 5888 
n_pre = 5872 
n_ref = 0 
n_req = 127146 
total_req = 140652 

Dual Bus Interface Util: 
issued_total_row = 11760 
issued_total_col = 140652 
Row_Bus_Util =  0.037867 
CoL_Bus_Util = 0.452902 
Either_Row_CoL_Bus_Util = 0.471843 
Issued_on_Two_Bus_Simul_Util = 0.018927 
issued_two_Eff = 0.040114 
queue_avg = 10.561713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5617
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163038 n_act=6925 n_pre=6909 n_ref_event=0 n_req=127117 n_rd=38365 n_rd_L2_A=0 n_write=84256 n_wr_bk=17984 bw_util=0.4528
n_activity=256892 dram_eff=0.5473
bk0: 2388a 276167i bk1: 2352a 278018i bk2: 2392a 276294i bk3: 2400a 278304i bk4: 2432a 278539i bk5: 2432a 277661i bk6: 2368a 276285i bk7: 2392a 276430i bk8: 2424a 275408i bk9: 2416a 274814i bk10: 2360a 279346i bk11: 2376a 276603i bk12: 2392a 275598i bk13: 2400a 275471i bk14: 2416a 268744i bk15: 2425a 267815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945523
Row_Buffer_Locality_read = 0.936791
Row_Buffer_Locality_write = 0.949297
Bank_Level_Parallism = 2.763887
Bank_Level_Parallism_Col = 2.394681
Bank_Level_Parallism_Ready = 1.371552
write_to_read_ratio_blp_rw_average = 0.658681
GrpLevelPara = 1.996358 

BW Util details:
bwutil = 0.452751 
total_CMD = 310557 
util_bw = 140605 
Wasted_Col = 95355 
Wasted_Row = 11710 
Idle = 62887 

BW Util Bottlenecks: 
RCDc_limit = 14294 
RCDWRc_limit = 21282 
WTRc_limit = 42866 
RTWc_limit = 78762 
CCDLc_limit = 61864 
rwq = 0 
CCDLc_limit_alone = 50692 
WTRc_limit_alone = 37171 
RTWc_limit_alone = 73285 

Commands details: 
total_CMD = 310557 
n_nop = 163038 
Read = 38365 
Write = 84256 
L2_Alloc = 0 
L2_WB = 17984 
n_act = 6925 
n_pre = 6909 
n_ref = 0 
n_req = 127117 
total_req = 140605 

Dual Bus Interface Util: 
issued_total_row = 13834 
issued_total_col = 140605 
Row_Bus_Util =  0.044546 
CoL_Bus_Util = 0.452751 
Either_Row_CoL_Bus_Util = 0.475014 
Issued_on_Two_Bus_Simul_Util = 0.022283 
issued_two_Eff = 0.046909 
queue_avg = 10.927015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.927
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163030 n_act=6852 n_pre=6836 n_ref_event=0 n_req=127049 n_rd=38360 n_rd_L2_A=0 n_write=84192 n_wr_bk=17987 bw_util=0.4525
n_activity=258620 dram_eff=0.5434
bk0: 2380a 276900i bk1: 2376a 276894i bk2: 2388a 273930i bk3: 2392a 276164i bk4: 2432a 275922i bk5: 2432a 275566i bk6: 2376a 277034i bk7: 2352a 277761i bk8: 2440a 274659i bk9: 2416a 276069i bk10: 2380a 277606i bk11: 2352a 277074i bk12: 2400a 275276i bk13: 2408a 274178i bk14: 2408a 268547i bk15: 2428a 269495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946068
Row_Buffer_Locality_read = 0.935871
Row_Buffer_Locality_write = 0.950479
Bank_Level_Parallism = 2.767304
Bank_Level_Parallism_Col = 2.401311
Bank_Level_Parallism_Ready = 1.356655
write_to_read_ratio_blp_rw_average = 0.644767
GrpLevelPara = 1.998819 

BW Util details:
bwutil = 0.452538 
total_CMD = 310557 
util_bw = 140539 
Wasted_Col = 98238 
Wasted_Row = 11606 
Idle = 60174 

BW Util Bottlenecks: 
RCDc_limit = 14562 
RCDWRc_limit = 20733 
WTRc_limit = 48334 
RTWc_limit = 79155 
CCDLc_limit = 65503 
rwq = 0 
CCDLc_limit_alone = 53413 
WTRc_limit_alone = 41745 
RTWc_limit_alone = 73654 

Commands details: 
total_CMD = 310557 
n_nop = 163030 
Read = 38360 
Write = 84192 
L2_Alloc = 0 
L2_WB = 17987 
n_act = 6852 
n_pre = 6836 
n_ref = 0 
n_req = 127049 
total_req = 140539 

Dual Bus Interface Util: 
issued_total_row = 13688 
issued_total_col = 140539 
Row_Bus_Util =  0.044076 
CoL_Bus_Util = 0.452538 
Either_Row_CoL_Bus_Util = 0.475040 
Issued_on_Two_Bus_Simul_Util = 0.021574 
issued_two_Eff = 0.045415 
queue_avg = 11.595566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5956
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163135 n_act=6817 n_pre=6801 n_ref_event=0 n_req=127079 n_rd=38345 n_rd_L2_A=0 n_write=84240 n_wr_bk=17976 bw_util=0.4526
n_activity=258115 dram_eff=0.5446
bk0: 2392a 276686i bk1: 2376a 276846i bk2: 2384a 273417i bk3: 2392a 277242i bk4: 2432a 276513i bk5: 2432a 277106i bk6: 2376a 275058i bk7: 2356a 275517i bk8: 2432a 275182i bk9: 2416a 275296i bk10: 2376a 278814i bk11: 2352a 276888i bk12: 2396a 276533i bk13: 2408a 274840i bk14: 2409a 268490i bk15: 2416a 268652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946356
Row_Buffer_Locality_read = 0.935063
Row_Buffer_Locality_write = 0.951236
Bank_Level_Parallism = 2.780207
Bank_Level_Parallism_Col = 2.410270
Bank_Level_Parallism_Ready = 1.362796
write_to_read_ratio_blp_rw_average = 0.651433
GrpLevelPara = 1.997186 

BW Util details:
bwutil = 0.452609 
total_CMD = 310557 
util_bw = 140561 
Wasted_Col = 98041 
Wasted_Row = 10628 
Idle = 61327 

BW Util Bottlenecks: 
RCDc_limit = 14987 
RCDWRc_limit = 20296 
WTRc_limit = 46892 
RTWc_limit = 81653 
CCDLc_limit = 65535 
rwq = 0 
CCDLc_limit_alone = 53382 
WTRc_limit_alone = 40596 
RTWc_limit_alone = 75796 

Commands details: 
total_CMD = 310557 
n_nop = 163135 
Read = 38345 
Write = 84240 
L2_Alloc = 0 
L2_WB = 17976 
n_act = 6817 
n_pre = 6801 
n_ref = 0 
n_req = 127079 
total_req = 140561 

Dual Bus Interface Util: 
issued_total_row = 13618 
issued_total_col = 140561 
Row_Bus_Util =  0.043850 
CoL_Bus_Util = 0.452609 
Either_Row_CoL_Bus_Util = 0.474702 
Issued_on_Two_Bus_Simul_Util = 0.021758 
issued_two_Eff = 0.045834 
queue_avg = 11.430771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4308
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=162909 n_act=6841 n_pre=6825 n_ref_event=0 n_req=127118 n_rd=38368 n_rd_L2_A=0 n_write=84256 n_wr_bk=17974 bw_util=0.4527
n_activity=258780 dram_eff=0.5433
bk0: 2392a 277112i bk1: 2376a 276710i bk2: 2392a 273291i bk3: 2400a 277663i bk4: 2432a 276127i bk5: 2432a 276040i bk6: 2376a 276338i bk7: 2392a 275067i bk8: 2424a 275220i bk9: 2416a 274994i bk10: 2384a 277033i bk11: 2352a 277611i bk12: 2376a 275692i bk13: 2392a 276294i bk14: 2416a 269230i bk15: 2416a 266570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946184
Row_Buffer_Locality_read = 0.935623
Row_Buffer_Locality_write = 0.950749
Bank_Level_Parallism = 2.776986
Bank_Level_Parallism_Col = 2.412409
Bank_Level_Parallism_Ready = 1.357253
write_to_read_ratio_blp_rw_average = 0.651611
GrpLevelPara = 2.010171 

BW Util details:
bwutil = 0.452728 
total_CMD = 310557 
util_bw = 140598 
Wasted_Col = 98089 
Wasted_Row = 11598 
Idle = 60272 

BW Util Bottlenecks: 
RCDc_limit = 14808 
RCDWRc_limit = 21196 
WTRc_limit = 46985 
RTWc_limit = 82301 
CCDLc_limit = 64512 
rwq = 0 
CCDLc_limit_alone = 52705 
WTRc_limit_alone = 40879 
RTWc_limit_alone = 76600 

Commands details: 
total_CMD = 310557 
n_nop = 162909 
Read = 38368 
Write = 84256 
L2_Alloc = 0 
L2_WB = 17974 
n_act = 6841 
n_pre = 6825 
n_ref = 0 
n_req = 127118 
total_req = 140598 

Dual Bus Interface Util: 
issued_total_row = 13666 
issued_total_col = 140598 
Row_Bus_Util =  0.044005 
CoL_Bus_Util = 0.452728 
Either_Row_CoL_Bus_Util = 0.475430 
Issued_on_Two_Bus_Simul_Util = 0.021304 
issued_two_Eff = 0.044809 
queue_avg = 11.474747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4747
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=162906 n_act=6854 n_pre=6838 n_ref_event=0 n_req=127136 n_rd=38356 n_rd_L2_A=0 n_write=84288 n_wr_bk=17968 bw_util=0.4528
n_activity=259013 dram_eff=0.5429
bk0: 2384a 276209i bk1: 2360a 277477i bk2: 2384a 273290i bk3: 2400a 277052i bk4: 2432a 278917i bk5: 2432a 277102i bk6: 2376a 277114i bk7: 2388a 275051i bk8: 2432a 275053i bk9: 2416a 275697i bk10: 2384a 277898i bk11: 2360a 277996i bk12: 2376a 275259i bk13: 2392a 274936i bk14: 2424a 267582i bk15: 2416a 267230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946089
Row_Buffer_Locality_read = 0.936203
Row_Buffer_Locality_write = 0.950360
Bank_Level_Parallism = 2.767212
Bank_Level_Parallism_Col = 2.404352
Bank_Level_Parallism_Ready = 1.352203
write_to_read_ratio_blp_rw_average = 0.652073
GrpLevelPara = 2.002592 

BW Util details:
bwutil = 0.452774 
total_CMD = 310557 
util_bw = 140612 
Wasted_Col = 97883 
Wasted_Row = 11643 
Idle = 60419 

BW Util Bottlenecks: 
RCDc_limit = 14759 
RCDWRc_limit = 21058 
WTRc_limit = 46986 
RTWc_limit = 80933 
CCDLc_limit = 64132 
rwq = 0 
CCDLc_limit_alone = 52315 
WTRc_limit_alone = 40687 
RTWc_limit_alone = 75415 

Commands details: 
total_CMD = 310557 
n_nop = 162906 
Read = 38356 
Write = 84288 
L2_Alloc = 0 
L2_WB = 17968 
n_act = 6854 
n_pre = 6838 
n_ref = 0 
n_req = 127136 
total_req = 140612 

Dual Bus Interface Util: 
issued_total_row = 13692 
issued_total_col = 140612 
Row_Bus_Util =  0.044089 
CoL_Bus_Util = 0.452774 
Either_Row_CoL_Bus_Util = 0.475439 
Issued_on_Two_Bus_Simul_Util = 0.021423 
issued_two_Eff = 0.045059 
queue_avg = 11.571531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5715
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=162984 n_act=6823 n_pre=6807 n_ref_event=0 n_req=127203 n_rd=38421 n_rd_L2_A=0 n_write=84288 n_wr_bk=17973 bw_util=0.453
n_activity=258966 dram_eff=0.5432
bk0: 2384a 275549i bk1: 2364a 276783i bk2: 2392a 274008i bk3: 2392a 278506i bk4: 2432a 277647i bk5: 2432a 275367i bk6: 2368a 276728i bk7: 2368a 277377i bk8: 2440a 274503i bk9: 2416a 274427i bk10: 2376a 278028i bk11: 2376a 277430i bk12: 2401a 276756i bk13: 2408a 273658i bk14: 2432a 269750i bk15: 2440a 268358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946361
Row_Buffer_Locality_read = 0.936077
Row_Buffer_Locality_write = 0.950812
Bank_Level_Parallism = 2.766731
Bank_Level_Parallism_Col = 2.399637
Bank_Level_Parallism_Ready = 1.362427
write_to_read_ratio_blp_rw_average = 0.652304
GrpLevelPara = 2.004142 

BW Util details:
bwutil = 0.452999 
total_CMD = 310557 
util_bw = 140682 
Wasted_Col = 98019 
Wasted_Row = 11139 
Idle = 60717 

BW Util Bottlenecks: 
RCDc_limit = 14464 
RCDWRc_limit = 20563 
WTRc_limit = 46317 
RTWc_limit = 80001 
CCDLc_limit = 64355 
rwq = 0 
CCDLc_limit_alone = 52725 
WTRc_limit_alone = 40173 
RTWc_limit_alone = 74515 

Commands details: 
total_CMD = 310557 
n_nop = 162984 
Read = 38421 
Write = 84288 
L2_Alloc = 0 
L2_WB = 17973 
n_act = 6823 
n_pre = 6807 
n_ref = 0 
n_req = 127203 
total_req = 140682 

Dual Bus Interface Util: 
issued_total_row = 13630 
issued_total_col = 140682 
Row_Bus_Util =  0.043889 
CoL_Bus_Util = 0.452999 
Either_Row_CoL_Bus_Util = 0.475188 
Issued_on_Two_Bus_Simul_Util = 0.021700 
issued_two_Eff = 0.045666 
queue_avg = 11.564154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5642
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163074 n_act=6725 n_pre=6709 n_ref_event=0 n_req=127090 n_rd=38368 n_rd_L2_A=0 n_write=84224 n_wr_bk=17992 bw_util=0.4527
n_activity=257591 dram_eff=0.5458
bk0: 2384a 276528i bk1: 2344a 277745i bk2: 2384a 275653i bk3: 2392a 276688i bk4: 2432a 278186i bk5: 2432a 275210i bk6: 2368a 276567i bk7: 2360a 277183i bk8: 2432a 273488i bk9: 2416a 274966i bk10: 2376a 278395i bk11: 2376a 276975i bk12: 2408a 275384i bk13: 2408a 274378i bk14: 2432a 269411i bk15: 2424a 268001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947085
Row_Buffer_Locality_read = 0.936692
Row_Buffer_Locality_write = 0.951579
Bank_Level_Parallism = 2.776181
Bank_Level_Parallism_Col = 2.415903
Bank_Level_Parallism_Ready = 1.371315
write_to_read_ratio_blp_rw_average = 0.651246
GrpLevelPara = 2.011265 

BW Util details:
bwutil = 0.452683 
total_CMD = 310557 
util_bw = 140584 
Wasted_Col = 97198 
Wasted_Row = 11209 
Idle = 61566 

BW Util Bottlenecks: 
RCDc_limit = 14244 
RCDWRc_limit = 20142 
WTRc_limit = 46353 
RTWc_limit = 80989 
CCDLc_limit = 63184 
rwq = 0 
CCDLc_limit_alone = 51555 
WTRc_limit_alone = 40157 
RTWc_limit_alone = 75556 

Commands details: 
total_CMD = 310557 
n_nop = 163074 
Read = 38368 
Write = 84224 
L2_Alloc = 0 
L2_WB = 17992 
n_act = 6725 
n_pre = 6709 
n_ref = 0 
n_req = 127090 
total_req = 140584 

Dual Bus Interface Util: 
issued_total_row = 13434 
issued_total_col = 140584 
Row_Bus_Util =  0.043258 
CoL_Bus_Util = 0.452683 
Either_Row_CoL_Bus_Util = 0.474898 
Issued_on_Two_Bus_Simul_Util = 0.021043 
issued_two_Eff = 0.044310 
queue_avg = 11.227162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2272
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163189 n_act=6865 n_pre=6849 n_ref_event=0 n_req=126936 n_rd=38245 n_rd_L2_A=0 n_write=84192 n_wr_bk=17996 bw_util=0.4522
n_activity=257350 dram_eff=0.5457
bk0: 2384a 276271i bk1: 2344a 275547i bk2: 2376a 275740i bk3: 2376a 276081i bk4: 2424a 277497i bk5: 2432a 275641i bk6: 2368a 276725i bk7: 2360a 276385i bk8: 2424a 275039i bk9: 2424a 275601i bk10: 2360a 277229i bk11: 2344a 276872i bk12: 2408a 273495i bk13: 2392a 273189i bk14: 2412a 267056i bk15: 2417a 266693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945918
Row_Buffer_Locality_read = 0.935286
Row_Buffer_Locality_write = 0.950502
Bank_Level_Parallism = 2.814462
Bank_Level_Parallism_Col = 2.445106
Bank_Level_Parallism_Ready = 1.375795
write_to_read_ratio_blp_rw_average = 0.651066
GrpLevelPara = 2.021799 

BW Util details:
bwutil = 0.452197 
total_CMD = 310557 
util_bw = 140433 
Wasted_Col = 97453 
Wasted_Row = 11109 
Idle = 61562 

BW Util Bottlenecks: 
RCDc_limit = 14305 
RCDWRc_limit = 20938 
WTRc_limit = 47999 
RTWc_limit = 81760 
CCDLc_limit = 64705 
rwq = 0 
CCDLc_limit_alone = 52546 
WTRc_limit_alone = 41650 
RTWc_limit_alone = 75950 

Commands details: 
total_CMD = 310557 
n_nop = 163189 
Read = 38245 
Write = 84192 
L2_Alloc = 0 
L2_WB = 17996 
n_act = 6865 
n_pre = 6849 
n_ref = 0 
n_req = 126936 
total_req = 140433 

Dual Bus Interface Util: 
issued_total_row = 13714 
issued_total_col = 140433 
Row_Bus_Util =  0.044159 
CoL_Bus_Util = 0.452197 
Either_Row_CoL_Bus_Util = 0.474528 
Issued_on_Two_Bus_Simul_Util = 0.021829 
issued_two_Eff = 0.046000 
queue_avg = 11.472812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4728
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163074 n_act=6907 n_pre=6891 n_ref_event=0 n_req=127028 n_rd=38276 n_rd_L2_A=0 n_write=84256 n_wr_bk=17984 bw_util=0.4525
n_activity=257840 dram_eff=0.545
bk0: 2376a 276338i bk1: 2340a 276781i bk2: 2400a 273735i bk3: 2384a 276144i bk4: 2432a 276713i bk5: 2432a 276547i bk6: 2368a 276271i bk7: 2352a 275167i bk8: 2432a 274539i bk9: 2424a 274544i bk10: 2360a 277852i bk11: 2344a 276199i bk12: 2408a 274694i bk13: 2392a 275351i bk14: 2408a 266491i bk15: 2424a 268827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945626
Row_Buffer_Locality_read = 0.934528
Row_Buffer_Locality_write = 0.950412
Bank_Level_Parallism = 2.814468
Bank_Level_Parallism_Col = 2.443506
Bank_Level_Parallism_Ready = 1.378825
write_to_read_ratio_blp_rw_average = 0.651933
GrpLevelPara = 2.009726 

BW Util details:
bwutil = 0.452464 
total_CMD = 310557 
util_bw = 140516 
Wasted_Col = 96848 
Wasted_Row = 11261 
Idle = 61932 

BW Util Bottlenecks: 
RCDc_limit = 14394 
RCDWRc_limit = 20980 
WTRc_limit = 47564 
RTWc_limit = 80013 
CCDLc_limit = 65238 
rwq = 0 
CCDLc_limit_alone = 52857 
WTRc_limit_alone = 41094 
RTWc_limit_alone = 74102 

Commands details: 
total_CMD = 310557 
n_nop = 163074 
Read = 38276 
Write = 84256 
L2_Alloc = 0 
L2_WB = 17984 
n_act = 6907 
n_pre = 6891 
n_ref = 0 
n_req = 127028 
total_req = 140516 

Dual Bus Interface Util: 
issued_total_row = 13798 
issued_total_col = 140516 
Row_Bus_Util =  0.044430 
CoL_Bus_Util = 0.452464 
Either_Row_CoL_Bus_Util = 0.474898 
Issued_on_Two_Bus_Simul_Util = 0.021996 
issued_two_Eff = 0.046317 
queue_avg = 11.822220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8222
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163925 n_act=6048 n_pre=6032 n_ref_event=0 n_req=127128 n_rd=38393 n_rd_L2_A=0 n_write=84240 n_wr_bk=17979 bw_util=0.4528
n_activity=256722 dram_eff=0.5477
bk0: 2376a 278080i bk1: 2360a 277839i bk2: 2400a 277664i bk3: 2384a 277320i bk4: 2432a 278958i bk5: 2432a 278634i bk6: 2352a 278098i bk7: 2364a 277450i bk8: 2440a 275349i bk9: 2416a 277369i bk10: 2400a 279770i bk11: 2384a 278229i bk12: 2408a 276728i bk13: 2408a 276362i bk14: 2413a 270254i bk15: 2424a 269585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952426
Row_Buffer_Locality_read = 0.938322
Row_Buffer_Locality_write = 0.958528
Bank_Level_Parallism = 2.701478
Bank_Level_Parallism_Col = 2.389782
Bank_Level_Parallism_Ready = 1.315976
write_to_read_ratio_blp_rw_average = 0.629623
GrpLevelPara = 1.994375 

BW Util details:
bwutil = 0.452774 
total_CMD = 310557 
util_bw = 140612 
Wasted_Col = 96636 
Wasted_Row = 10154 
Idle = 63155 

BW Util Bottlenecks: 
RCDc_limit = 14077 
RCDWRc_limit = 17416 
WTRc_limit = 53763 
RTWc_limit = 69380 
CCDLc_limit = 67786 
rwq = 0 
CCDLc_limit_alone = 55304 
WTRc_limit_alone = 46365 
RTWc_limit_alone = 64296 

Commands details: 
total_CMD = 310557 
n_nop = 163925 
Read = 38393 
Write = 84240 
L2_Alloc = 0 
L2_WB = 17979 
n_act = 6048 
n_pre = 6032 
n_ref = 0 
n_req = 127128 
total_req = 140612 

Dual Bus Interface Util: 
issued_total_row = 12080 
issued_total_col = 140612 
Row_Bus_Util =  0.038898 
CoL_Bus_Util = 0.452774 
Either_Row_CoL_Bus_Util = 0.472158 
Issued_on_Two_Bus_Simul_Util = 0.019513 
issued_two_Eff = 0.041328 
queue_avg = 12.080945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0809
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=164053 n_act=5985 n_pre=5969 n_ref_event=0 n_req=127103 n_rd=38400 n_rd_L2_A=0 n_write=84208 n_wr_bk=17980 bw_util=0.4527
n_activity=255694 dram_eff=0.5498
bk0: 2376a 277596i bk1: 2360a 276262i bk2: 2400a 278337i bk3: 2384a 276277i bk4: 2432a 278887i bk5: 2432a 277915i bk6: 2352a 278068i bk7: 2376a 280166i bk8: 2440a 276972i bk9: 2416a 277165i bk10: 2400a 280127i bk11: 2384a 279343i bk12: 2408a 277691i bk13: 2400a 278205i bk14: 2416a 270308i bk15: 2424a 267973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952912
Row_Buffer_Locality_read = 0.938828
Row_Buffer_Locality_write = 0.959009
Bank_Level_Parallism = 2.704160
Bank_Level_Parallism_Col = 2.394316
Bank_Level_Parallism_Ready = 1.322090
write_to_read_ratio_blp_rw_average = 0.633207
GrpLevelPara = 1.993298 

BW Util details:
bwutil = 0.452696 
total_CMD = 310557 
util_bw = 140588 
Wasted_Col = 95367 
Wasted_Row = 9860 
Idle = 64742 

BW Util Bottlenecks: 
RCDc_limit = 13736 
RCDWRc_limit = 17099 
WTRc_limit = 52092 
RTWc_limit = 69899 
CCDLc_limit = 67097 
rwq = 0 
CCDLc_limit_alone = 54722 
WTRc_limit_alone = 44609 
RTWc_limit_alone = 65007 

Commands details: 
total_CMD = 310557 
n_nop = 164053 
Read = 38400 
Write = 84208 
L2_Alloc = 0 
L2_WB = 17980 
n_act = 5985 
n_pre = 5969 
n_ref = 0 
n_req = 127103 
total_req = 140588 

Dual Bus Interface Util: 
issued_total_row = 11954 
issued_total_col = 140588 
Row_Bus_Util =  0.038492 
CoL_Bus_Util = 0.452696 
Either_Row_CoL_Bus_Util = 0.471746 
Issued_on_Two_Bus_Simul_Util = 0.019442 
issued_two_Eff = 0.041214 
queue_avg = 11.697089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6971
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163026 n_act=6776 n_pre=6760 n_ref_event=0 n_req=127027 n_rd=38333 n_rd_L2_A=0 n_write=84192 n_wr_bk=18006 bw_util=0.4525
n_activity=258489 dram_eff=0.5437
bk0: 2368a 276341i bk1: 2352a 276040i bk2: 2396a 276387i bk3: 2396a 276301i bk4: 2424a 276605i bk5: 2432a 274432i bk6: 2352a 277854i bk7: 2360a 275573i bk8: 2424a 273670i bk9: 2424a 274626i bk10: 2376a 278627i bk11: 2372a 276128i bk12: 2432a 272617i bk13: 2392a 275132i bk14: 2424a 266991i bk15: 2409a 267223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946657
Row_Buffer_Locality_read = 0.937391
Row_Buffer_Locality_write = 0.950662
Bank_Level_Parallism = 2.808793
Bank_Level_Parallism_Col = 2.458179
Bank_Level_Parallism_Ready = 1.392924
write_to_read_ratio_blp_rw_average = 0.656194
GrpLevelPara = 2.032257 

BW Util details:
bwutil = 0.452513 
total_CMD = 310557 
util_bw = 140531 
Wasted_Col = 97533 
Wasted_Row = 11649 
Idle = 60844 

BW Util Bottlenecks: 
RCDc_limit = 14553 
RCDWRc_limit = 20988 
WTRc_limit = 45977 
RTWc_limit = 85163 
CCDLc_limit = 63339 
rwq = 0 
CCDLc_limit_alone = 51665 
WTRc_limit_alone = 40103 
RTWc_limit_alone = 79363 

Commands details: 
total_CMD = 310557 
n_nop = 163026 
Read = 38333 
Write = 84192 
L2_Alloc = 0 
L2_WB = 18006 
n_act = 6776 
n_pre = 6760 
n_ref = 0 
n_req = 127027 
total_req = 140531 

Dual Bus Interface Util: 
issued_total_row = 13536 
issued_total_col = 140531 
Row_Bus_Util =  0.043586 
CoL_Bus_Util = 0.452513 
Either_Row_CoL_Bus_Util = 0.475053 
Issued_on_Two_Bus_Simul_Util = 0.021046 
issued_two_Eff = 0.044303 
queue_avg = 11.706920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7069
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163114 n_act=6752 n_pre=6736 n_ref_event=0 n_req=127054 n_rd=38332 n_rd_L2_A=0 n_write=84224 n_wr_bk=17992 bw_util=0.4526
n_activity=258364 dram_eff=0.544
bk0: 2368a 275295i bk1: 2344a 277892i bk2: 2408a 276140i bk3: 2392a 276572i bk4: 2424a 276346i bk5: 2432a 275546i bk6: 2360a 278049i bk7: 2360a 276760i bk8: 2424a 275420i bk9: 2424a 274414i bk10: 2376a 276416i bk11: 2368a 275879i bk12: 2424a 273617i bk13: 2400a 274690i bk14: 2420a 268292i bk15: 2408a 267269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946857
Row_Buffer_Locality_read = 0.938250
Row_Buffer_Locality_write = 0.950576
Bank_Level_Parallism = 2.793913
Bank_Level_Parallism_Col = 2.441155
Bank_Level_Parallism_Ready = 1.373588
write_to_read_ratio_blp_rw_average = 0.650294
GrpLevelPara = 2.021142 

BW Util details:
bwutil = 0.452567 
total_CMD = 310557 
util_bw = 140548 
Wasted_Col = 97411 
Wasted_Row = 11644 
Idle = 60954 

BW Util Bottlenecks: 
RCDc_limit = 14141 
RCDWRc_limit = 20638 
WTRc_limit = 47698 
RTWc_limit = 80097 
CCDLc_limit = 63630 
rwq = 0 
CCDLc_limit_alone = 52186 
WTRc_limit_alone = 41460 
RTWc_limit_alone = 74891 

Commands details: 
total_CMD = 310557 
n_nop = 163114 
Read = 38332 
Write = 84224 
L2_Alloc = 0 
L2_WB = 17992 
n_act = 6752 
n_pre = 6736 
n_ref = 0 
n_req = 127054 
total_req = 140548 

Dual Bus Interface Util: 
issued_total_row = 13488 
issued_total_col = 140548 
Row_Bus_Util =  0.043432 
CoL_Bus_Util = 0.452567 
Either_Row_CoL_Bus_Util = 0.474770 
Issued_on_Two_Bus_Simul_Util = 0.021230 
issued_two_Eff = 0.044716 
queue_avg = 11.778514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7785
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163234 n_act=6806 n_pre=6790 n_ref_event=0 n_req=127005 n_rd=38297 n_rd_L2_A=0 n_write=84208 n_wr_bk=17997 bw_util=0.4524
n_activity=257597 dram_eff=0.5454
bk0: 2384a 276711i bk1: 2344a 276242i bk2: 2416a 276404i bk3: 2380a 276745i bk4: 2432a 277198i bk5: 2432a 274999i bk6: 2368a 276060i bk7: 2368a 276861i bk8: 2408a 276356i bk9: 2424a 274888i bk10: 2360a 275944i bk11: 2372a 277012i bk12: 2400a 273731i bk13: 2401a 276739i bk14: 2416a 267471i bk15: 2392a 267077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946412
Row_Buffer_Locality_read = 0.937985
Row_Buffer_Locality_write = 0.950050
Bank_Level_Parallism = 2.800568
Bank_Level_Parallism_Col = 2.442045
Bank_Level_Parallism_Ready = 1.378592
write_to_read_ratio_blp_rw_average = 0.654355
GrpLevelPara = 2.028954 

BW Util details:
bwutil = 0.452419 
total_CMD = 310557 
util_bw = 140502 
Wasted_Col = 96259 
Wasted_Row = 11574 
Idle = 62222 

BW Util Bottlenecks: 
RCDc_limit = 13956 
RCDWRc_limit = 20652 
WTRc_limit = 45751 
RTWc_limit = 82271 
CCDLc_limit = 62685 
rwq = 0 
CCDLc_limit_alone = 50901 
WTRc_limit_alone = 39452 
RTWc_limit_alone = 76786 

Commands details: 
total_CMD = 310557 
n_nop = 163234 
Read = 38297 
Write = 84208 
L2_Alloc = 0 
L2_WB = 17997 
n_act = 6806 
n_pre = 6790 
n_ref = 0 
n_req = 127005 
total_req = 140502 

Dual Bus Interface Util: 
issued_total_row = 13596 
issued_total_col = 140502 
Row_Bus_Util =  0.043779 
CoL_Bus_Util = 0.452419 
Either_Row_CoL_Bus_Util = 0.474383 
Issued_on_Two_Bus_Simul_Util = 0.021816 
issued_two_Eff = 0.045987 
queue_avg = 11.582869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5829
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=164098 n_act=5966 n_pre=5950 n_ref_event=0 n_req=126970 n_rd=38456 n_rd_L2_A=0 n_write=84000 n_wr_bk=18056 bw_util=0.4525
n_activity=255073 dram_eff=0.5509
bk0: 2384a 278472i bk1: 2368a 276546i bk2: 2424a 278624i bk3: 2384a 277577i bk4: 2432a 277931i bk5: 2432a 278225i bk6: 2352a 279276i bk7: 2400a 277354i bk8: 2416a 278869i bk9: 2448a 276835i bk10: 2368a 277983i bk11: 2376a 278478i bk12: 2424a 275235i bk13: 2408a 276585i bk14: 2440a 268179i bk15: 2400a 269601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953013
Row_Buffer_Locality_read = 0.939151
Row_Buffer_Locality_write = 0.959035
Bank_Level_Parallism = 2.736413
Bank_Level_Parallism_Col = 2.415353
Bank_Level_Parallism_Ready = 1.358389
write_to_read_ratio_blp_rw_average = 0.638073
GrpLevelPara = 1.996666 

BW Util details:
bwutil = 0.452452 
total_CMD = 310557 
util_bw = 140512 
Wasted_Col = 95093 
Wasted_Row = 9282 
Idle = 65670 

BW Util Bottlenecks: 
RCDc_limit = 14001 
RCDWRc_limit = 16661 
WTRc_limit = 49749 
RTWc_limit = 74819 
CCDLc_limit = 64970 
rwq = 0 
CCDLc_limit_alone = 53040 
WTRc_limit_alone = 42948 
RTWc_limit_alone = 69690 

Commands details: 
total_CMD = 310557 
n_nop = 164098 
Read = 38456 
Write = 84000 
L2_Alloc = 0 
L2_WB = 18056 
n_act = 5966 
n_pre = 5950 
n_ref = 0 
n_req = 126970 
total_req = 140512 

Dual Bus Interface Util: 
issued_total_row = 11916 
issued_total_col = 140512 
Row_Bus_Util =  0.038370 
CoL_Bus_Util = 0.452452 
Either_Row_CoL_Bus_Util = 0.471601 
Issued_on_Two_Bus_Simul_Util = 0.019220 
issued_two_Eff = 0.040755 
queue_avg = 10.936095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9361
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163850 n_act=6032 n_pre=6016 n_ref_event=0 n_req=127108 n_rd=38489 n_rd_L2_A=0 n_write=84112 n_wr_bk=18028 bw_util=0.4528
n_activity=255652 dram_eff=0.5501
bk0: 2376a 276823i bk1: 2376a 274099i bk2: 2424a 277609i bk3: 2384a 276577i bk4: 2432a 277581i bk5: 2432a 277817i bk6: 2352a 278207i bk7: 2384a 278384i bk8: 2432a 275120i bk9: 2444a 277638i bk10: 2372a 277352i bk11: 2380a 277215i bk12: 2424a 275674i bk13: 2416a 279222i bk14: 2441a 268274i bk15: 2420a 265093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952544
Row_Buffer_Locality_read = 0.937411
Row_Buffer_Locality_write = 0.959117
Bank_Level_Parallism = 2.785893
Bank_Level_Parallism_Col = 2.465778
Bank_Level_Parallism_Ready = 1.371737
write_to_read_ratio_blp_rw_average = 0.635589
GrpLevelPara = 2.016478 

BW Util details:
bwutil = 0.452828 
total_CMD = 310557 
util_bw = 140629 
Wasted_Col = 95399 
Wasted_Row = 9256 
Idle = 65273 

BW Util Bottlenecks: 
RCDc_limit = 14373 
RCDWRc_limit = 16711 
WTRc_limit = 51718 
RTWc_limit = 78953 
CCDLc_limit = 65034 
rwq = 0 
CCDLc_limit_alone = 52669 
WTRc_limit_alone = 44605 
RTWc_limit_alone = 73701 

Commands details: 
total_CMD = 310557 
n_nop = 163850 
Read = 38489 
Write = 84112 
L2_Alloc = 0 
L2_WB = 18028 
n_act = 6032 
n_pre = 6016 
n_ref = 0 
n_req = 127108 
total_req = 140629 

Dual Bus Interface Util: 
issued_total_row = 12048 
issued_total_col = 140629 
Row_Bus_Util =  0.038795 
CoL_Bus_Util = 0.452828 
Either_Row_CoL_Bus_Util = 0.472400 
Issued_on_Two_Bus_Simul_Util = 0.019224 
issued_two_Eff = 0.040693 
queue_avg = 10.794302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7943
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=162732 n_act=6936 n_pre=6920 n_ref_event=0 n_req=127181 n_rd=38448 n_rd_L2_A=0 n_write=84240 n_wr_bk=17972 bw_util=0.4529
n_activity=257543 dram_eff=0.5462
bk0: 2384a 275991i bk1: 2376a 276892i bk2: 2424a 275471i bk3: 2384a 276830i bk4: 2432a 277665i bk5: 2432a 274403i bk6: 2352a 275524i bk7: 2360a 276581i bk8: 2432a 272738i bk9: 2436a 275285i bk10: 2360a 277107i bk11: 2372a 273246i bk12: 2424a 272110i bk13: 2416a 275126i bk14: 2440a 270927i bk15: 2424a 264643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945464
Row_Buffer_Locality_read = 0.937630
Row_Buffer_Locality_write = 0.948858
Bank_Level_Parallism = 2.838292
Bank_Level_Parallism_Col = 2.467880
Bank_Level_Parallism_Ready = 1.384985
write_to_read_ratio_blp_rw_average = 0.651043
GrpLevelPara = 2.043357 

BW Util details:
bwutil = 0.452928 
total_CMD = 310557 
util_bw = 140660 
Wasted_Col = 95938 
Wasted_Row = 11986 
Idle = 61973 

BW Util Bottlenecks: 
RCDc_limit = 14427 
RCDWRc_limit = 21275 
WTRc_limit = 47473 
RTWc_limit = 83303 
CCDLc_limit = 61543 
rwq = 0 
CCDLc_limit_alone = 49912 
WTRc_limit_alone = 41442 
RTWc_limit_alone = 77703 

Commands details: 
total_CMD = 310557 
n_nop = 162732 
Read = 38448 
Write = 84240 
L2_Alloc = 0 
L2_WB = 17972 
n_act = 6936 
n_pre = 6920 
n_ref = 0 
n_req = 127181 
total_req = 140660 

Dual Bus Interface Util: 
issued_total_row = 13856 
issued_total_col = 140660 
Row_Bus_Util =  0.044617 
CoL_Bus_Util = 0.452928 
Either_Row_CoL_Bus_Util = 0.476000 
Issued_on_Two_Bus_Simul_Util = 0.021545 
issued_two_Eff = 0.045263 
queue_avg = 11.107951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.108
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=162870 n_act=6793 n_pre=6777 n_ref_event=0 n_req=127259 n_rd=38509 n_rd_L2_A=0 n_write=84256 n_wr_bk=17976 bw_util=0.4532
n_activity=257970 dram_eff=0.5456
bk0: 2376a 276259i bk1: 2368a 276796i bk2: 2424a 277521i bk3: 2384a 275776i bk4: 2432a 277107i bk5: 2432a 275547i bk6: 2376a 277582i bk7: 2368a 276741i bk8: 2432a 275544i bk9: 2444a 274441i bk10: 2368a 277107i bk11: 2400a 276978i bk12: 2432a 274655i bk13: 2416a 274486i bk14: 2424a 268523i bk15: 2433a 267591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946621
Row_Buffer_Locality_read = 0.936768
Row_Buffer_Locality_write = 0.950896
Bank_Level_Parallism = 2.785477
Bank_Level_Parallism_Col = 2.420175
Bank_Level_Parallism_Ready = 1.363284
write_to_read_ratio_blp_rw_average = 0.644961
GrpLevelPara = 2.014958 

BW Util details:
bwutil = 0.453189 
total_CMD = 310557 
util_bw = 140741 
Wasted_Col = 97284 
Wasted_Row = 10951 
Idle = 61581 

BW Util Bottlenecks: 
RCDc_limit = 14560 
RCDWRc_limit = 20381 
WTRc_limit = 48547 
RTWc_limit = 79767 
CCDLc_limit = 63622 
rwq = 0 
CCDLc_limit_alone = 51734 
WTRc_limit_alone = 42109 
RTWc_limit_alone = 74317 

Commands details: 
total_CMD = 310557 
n_nop = 162870 
Read = 38509 
Write = 84256 
L2_Alloc = 0 
L2_WB = 17976 
n_act = 6793 
n_pre = 6777 
n_ref = 0 
n_req = 127259 
total_req = 140741 

Dual Bus Interface Util: 
issued_total_row = 13570 
issued_total_col = 140741 
Row_Bus_Util =  0.043696 
CoL_Bus_Util = 0.453189 
Either_Row_CoL_Bus_Util = 0.475555 
Issued_on_Two_Bus_Simul_Util = 0.021329 
issued_two_Eff = 0.044852 
queue_avg = 11.184414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1844
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163023 n_act=6723 n_pre=6707 n_ref_event=0 n_req=127197 n_rd=38508 n_rd_L2_A=0 n_write=84192 n_wr_bk=17987 bw_util=0.453
n_activity=257596 dram_eff=0.5462
bk0: 2376a 275823i bk1: 2376a 276885i bk2: 2416a 278114i bk3: 2384a 277669i bk4: 2432a 277997i bk5: 2432a 276445i bk6: 2372a 276966i bk7: 2368a 276243i bk8: 2432a 275035i bk9: 2448a 273930i bk10: 2368a 277339i bk11: 2400a 277115i bk12: 2432a 274833i bk13: 2412a 276719i bk14: 2428a 267715i bk15: 2432a 268694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947145
Row_Buffer_Locality_read = 0.936507
Row_Buffer_Locality_write = 0.951764
Bank_Level_Parallism = 2.769670
Bank_Level_Parallism_Col = 2.409138
Bank_Level_Parallism_Ready = 1.368264
write_to_read_ratio_blp_rw_average = 0.651276
GrpLevelPara = 2.012304 

BW Util details:
bwutil = 0.453015 
total_CMD = 310557 
util_bw = 140687 
Wasted_Col = 97149 
Wasted_Row = 10781 
Idle = 61940 

BW Util Bottlenecks: 
RCDc_limit = 14884 
RCDWRc_limit = 20245 
WTRc_limit = 46267 
RTWc_limit = 83260 
CCDLc_limit = 62843 
rwq = 0 
CCDLc_limit_alone = 51093 
WTRc_limit_alone = 40252 
RTWc_limit_alone = 77525 

Commands details: 
total_CMD = 310557 
n_nop = 163023 
Read = 38508 
Write = 84192 
L2_Alloc = 0 
L2_WB = 17987 
n_act = 6723 
n_pre = 6707 
n_ref = 0 
n_req = 127197 
total_req = 140687 

Dual Bus Interface Util: 
issued_total_row = 13430 
issued_total_col = 140687 
Row_Bus_Util =  0.043245 
CoL_Bus_Util = 0.453015 
Either_Row_CoL_Bus_Util = 0.475063 
Issued_on_Two_Bus_Simul_Util = 0.021197 
issued_two_Eff = 0.044620 
queue_avg = 10.964322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9643
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163150 n_act=6760 n_pre=6744 n_ref_event=0 n_req=127152 n_rd=38474 n_rd_L2_A=0 n_write=84180 n_wr_bk=17992 bw_util=0.4529
n_activity=258261 dram_eff=0.5446
bk0: 2376a 275536i bk1: 2376a 276996i bk2: 2408a 276223i bk3: 2400a 276567i bk4: 2432a 277153i bk5: 2432a 274764i bk6: 2352a 276868i bk7: 2360a 276412i bk8: 2440a 276274i bk9: 2448a 276043i bk10: 2404a 276442i bk11: 2384a 277046i bk12: 2416a 275227i bk13: 2405a 276481i bk14: 2417a 268647i bk15: 2424a 266531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946835
Row_Buffer_Locality_read = 0.937152
Row_Buffer_Locality_write = 0.951036
Bank_Level_Parallism = 2.781161
Bank_Level_Parallism_Col = 2.421597
Bank_Level_Parallism_Ready = 1.368862
write_to_read_ratio_blp_rw_average = 0.645631
GrpLevelPara = 2.025410 

BW Util details:
bwutil = 0.452883 
total_CMD = 310557 
util_bw = 140646 
Wasted_Col = 97546 
Wasted_Row = 10932 
Idle = 61433 

BW Util Bottlenecks: 
RCDc_limit = 14401 
RCDWRc_limit = 20560 
WTRc_limit = 47418 
RTWc_limit = 80847 
CCDLc_limit = 63081 
rwq = 0 
CCDLc_limit_alone = 51644 
WTRc_limit_alone = 41108 
RTWc_limit_alone = 75720 

Commands details: 
total_CMD = 310557 
n_nop = 163150 
Read = 38474 
Write = 84180 
L2_Alloc = 0 
L2_WB = 17992 
n_act = 6760 
n_pre = 6744 
n_ref = 0 
n_req = 127152 
total_req = 140646 

Dual Bus Interface Util: 
issued_total_row = 13504 
issued_total_col = 140646 
Row_Bus_Util =  0.043483 
CoL_Bus_Util = 0.452883 
Either_Row_CoL_Bus_Util = 0.474654 
Issued_on_Two_Bus_Simul_Util = 0.021713 
issued_two_Eff = 0.045744 
queue_avg = 11.092118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0921
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=162840 n_act=6778 n_pre=6762 n_ref_event=0 n_req=127268 n_rd=38488 n_rd_L2_A=0 n_write=84288 n_wr_bk=17966 bw_util=0.4532
n_activity=258638 dram_eff=0.5442
bk0: 2376a 275405i bk1: 2384a 276992i bk2: 2408a 276653i bk3: 2404a 277444i bk4: 2432a 277680i bk5: 2432a 275345i bk6: 2360a 276768i bk7: 2368a 276726i bk8: 2440a 276468i bk9: 2448a 275858i bk10: 2400a 276792i bk11: 2376a 274748i bk12: 2412a 273702i bk13: 2408a 275055i bk14: 2408a 270016i bk15: 2432a 265815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946742
Row_Buffer_Locality_read = 0.937825
Row_Buffer_Locality_write = 0.950608
Bank_Level_Parallism = 2.784354
Bank_Level_Parallism_Col = 2.421325
Bank_Level_Parallism_Ready = 1.367161
write_to_read_ratio_blp_rw_average = 0.647804
GrpLevelPara = 2.024660 

BW Util details:
bwutil = 0.453192 
total_CMD = 310557 
util_bw = 140742 
Wasted_Col = 97827 
Wasted_Row = 10937 
Idle = 61051 

BW Util Bottlenecks: 
RCDc_limit = 14558 
RCDWRc_limit = 20602 
WTRc_limit = 47577 
RTWc_limit = 82687 
CCDLc_limit = 62483 
rwq = 0 
CCDLc_limit_alone = 51163 
WTRc_limit_alone = 41716 
RTWc_limit_alone = 77228 

Commands details: 
total_CMD = 310557 
n_nop = 162840 
Read = 38488 
Write = 84288 
L2_Alloc = 0 
L2_WB = 17966 
n_act = 6778 
n_pre = 6762 
n_ref = 0 
n_req = 127268 
total_req = 140742 

Dual Bus Interface Util: 
issued_total_row = 13540 
issued_total_col = 140742 
Row_Bus_Util =  0.043599 
CoL_Bus_Util = 0.453192 
Either_Row_CoL_Bus_Util = 0.475652 
Issued_on_Two_Bus_Simul_Util = 0.021139 
issued_two_Eff = 0.044443 
queue_avg = 11.255332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2553
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=162906 n_act=6873 n_pre=6857 n_ref_event=0 n_req=127212 n_rd=38432 n_rd_L2_A=0 n_write=84288 n_wr_bk=17968 bw_util=0.453
n_activity=258427 dram_eff=0.5444
bk0: 2380a 275599i bk1: 2384a 276717i bk2: 2416a 277057i bk3: 2400a 276308i bk4: 2432a 275208i bk5: 2432a 274460i bk6: 2348a 276295i bk7: 2388a 276476i bk8: 2440a 276379i bk9: 2440a 275109i bk10: 2388a 276905i bk11: 2368a 276187i bk12: 2384a 273969i bk13: 2392a 273640i bk14: 2424a 269640i bk15: 2416a 264913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945972
Row_Buffer_Locality_read = 0.936355
Row_Buffer_Locality_write = 0.950135
Bank_Level_Parallism = 2.811311
Bank_Level_Parallism_Col = 2.448666
Bank_Level_Parallism_Ready = 1.374780
write_to_read_ratio_blp_rw_average = 0.649808
GrpLevelPara = 2.031857 

BW Util details:
bwutil = 0.453018 
total_CMD = 310557 
util_bw = 140688 
Wasted_Col = 97175 
Wasted_Row = 11580 
Idle = 61114 

BW Util Bottlenecks: 
RCDc_limit = 14587 
RCDWRc_limit = 20652 
WTRc_limit = 46667 
RTWc_limit = 84084 
CCDLc_limit = 63658 
rwq = 0 
CCDLc_limit_alone = 51439 
WTRc_limit_alone = 40319 
RTWc_limit_alone = 78213 

Commands details: 
total_CMD = 310557 
n_nop = 162906 
Read = 38432 
Write = 84288 
L2_Alloc = 0 
L2_WB = 17968 
n_act = 6873 
n_pre = 6857 
n_ref = 0 
n_req = 127212 
total_req = 140688 

Dual Bus Interface Util: 
issued_total_row = 13730 
issued_total_col = 140688 
Row_Bus_Util =  0.044211 
CoL_Bus_Util = 0.453018 
Either_Row_CoL_Bus_Util = 0.475439 
Issued_on_Two_Bus_Simul_Util = 0.021790 
issued_two_Eff = 0.045831 
queue_avg = 11.138457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1385
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=162918 n_act=6785 n_pre=6769 n_ref_event=0 n_req=127202 n_rd=38420 n_rd_L2_A=0 n_write=84288 n_wr_bk=17973 bw_util=0.453
n_activity=258152 dram_eff=0.545
bk0: 2372a 274442i bk1: 2384a 276177i bk2: 2408a 275799i bk3: 2400a 275220i bk4: 2432a 276873i bk5: 2432a 274512i bk6: 2348a 275488i bk7: 2392a 276285i bk8: 2440a 275107i bk9: 2424a 275023i bk10: 2392a 276744i bk11: 2384a 275682i bk12: 2384a 276942i bk13: 2396a 273462i bk14: 2416a 269127i bk15: 2416a 267730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946660
Row_Buffer_Locality_read = 0.937298
Row_Buffer_Locality_write = 0.950711
Bank_Level_Parallism = 2.814684
Bank_Level_Parallism_Col = 2.455346
Bank_Level_Parallism_Ready = 1.387622
write_to_read_ratio_blp_rw_average = 0.651572
GrpLevelPara = 2.026534 

BW Util details:
bwutil = 0.452996 
total_CMD = 310557 
util_bw = 140681 
Wasted_Col = 97230 
Wasted_Row = 11318 
Idle = 61328 

BW Util Bottlenecks: 
RCDc_limit = 14562 
RCDWRc_limit = 20993 
WTRc_limit = 47486 
RTWc_limit = 84087 
CCDLc_limit = 63495 
rwq = 0 
CCDLc_limit_alone = 51330 
WTRc_limit_alone = 41206 
RTWc_limit_alone = 78202 

Commands details: 
total_CMD = 310557 
n_nop = 162918 
Read = 38420 
Write = 84288 
L2_Alloc = 0 
L2_WB = 17973 
n_act = 6785 
n_pre = 6769 
n_ref = 0 
n_req = 127202 
total_req = 140681 

Dual Bus Interface Util: 
issued_total_row = 13554 
issued_total_col = 140681 
Row_Bus_Util =  0.043644 
CoL_Bus_Util = 0.452996 
Either_Row_CoL_Bus_Util = 0.475401 
Issued_on_Two_Bus_Simul_Util = 0.021239 
issued_two_Eff = 0.044677 
queue_avg = 11.114778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1148
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163113 n_act=6749 n_pre=6733 n_ref_event=0 n_req=127110 n_rd=38392 n_rd_L2_A=0 n_write=84224 n_wr_bk=17976 bw_util=0.4527
n_activity=257145 dram_eff=0.5467
bk0: 2368a 277563i bk1: 2376a 277740i bk2: 2392a 276659i bk3: 2400a 275747i bk4: 2432a 277322i bk5: 2432a 276783i bk6: 2360a 277029i bk7: 2376a 278323i bk8: 2448a 274738i bk9: 2432a 276540i bk10: 2368a 276970i bk11: 2384a 275043i bk12: 2392a 276017i bk13: 2408a 273473i bk14: 2416a 269464i bk15: 2408a 266710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946904
Row_Buffer_Locality_read = 0.937174
Row_Buffer_Locality_write = 0.951115
Bank_Level_Parallism = 2.781197
Bank_Level_Parallism_Col = 2.423635
Bank_Level_Parallism_Ready = 1.372475
write_to_read_ratio_blp_rw_average = 0.654344
GrpLevelPara = 2.010890 

BW Util details:
bwutil = 0.452709 
total_CMD = 310557 
util_bw = 140592 
Wasted_Col = 96227 
Wasted_Row = 11240 
Idle = 62498 

BW Util Bottlenecks: 
RCDc_limit = 14319 
RCDWRc_limit = 20547 
WTRc_limit = 46282 
RTWc_limit = 80599 
CCDLc_limit = 62723 
rwq = 0 
CCDLc_limit_alone = 51323 
WTRc_limit_alone = 40331 
RTWc_limit_alone = 75150 

Commands details: 
total_CMD = 310557 
n_nop = 163113 
Read = 38392 
Write = 84224 
L2_Alloc = 0 
L2_WB = 17976 
n_act = 6749 
n_pre = 6733 
n_ref = 0 
n_req = 127110 
total_req = 140592 

Dual Bus Interface Util: 
issued_total_row = 13482 
issued_total_col = 140592 
Row_Bus_Util =  0.043412 
CoL_Bus_Util = 0.452709 
Either_Row_CoL_Bus_Util = 0.474773 
Issued_on_Two_Bus_Simul_Util = 0.021349 
issued_two_Eff = 0.044966 
queue_avg = 11.091683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0917
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163167 n_act=6799 n_pre=6783 n_ref_event=0 n_req=127042 n_rd=38365 n_rd_L2_A=0 n_write=84180 n_wr_bk=17988 bw_util=0.4525
n_activity=257348 dram_eff=0.5461
bk0: 2368a 276457i bk1: 2376a 276936i bk2: 2392a 277305i bk3: 2400a 275538i bk4: 2432a 276329i bk5: 2432a 274917i bk6: 2352a 276587i bk7: 2364a 276761i bk8: 2440a 273915i bk9: 2432a 275329i bk10: 2373a 275609i bk11: 2384a 275952i bk12: 2388a 274978i bk13: 2408a 273264i bk14: 2416a 268604i bk15: 2408a 268482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946482
Row_Buffer_Locality_read = 0.936974
Row_Buffer_Locality_write = 0.950596
Bank_Level_Parallism = 2.816695
Bank_Level_Parallism_Col = 2.452750
Bank_Level_Parallism_Ready = 1.382643
write_to_read_ratio_blp_rw_average = 0.651700
GrpLevelPara = 2.031312 

BW Util details:
bwutil = 0.452519 
total_CMD = 310557 
util_bw = 140533 
Wasted_Col = 96593 
Wasted_Row = 11034 
Idle = 62397 

BW Util Bottlenecks: 
RCDc_limit = 14170 
RCDWRc_limit = 20427 
WTRc_limit = 46832 
RTWc_limit = 83327 
CCDLc_limit = 62880 
rwq = 0 
CCDLc_limit_alone = 51334 
WTRc_limit_alone = 40853 
RTWc_limit_alone = 77760 

Commands details: 
total_CMD = 310557 
n_nop = 163167 
Read = 38365 
Write = 84180 
L2_Alloc = 0 
L2_WB = 17988 
n_act = 6799 
n_pre = 6783 
n_ref = 0 
n_req = 127042 
total_req = 140533 

Dual Bus Interface Util: 
issued_total_row = 13582 
issued_total_col = 140533 
Row_Bus_Util =  0.043734 
CoL_Bus_Util = 0.452519 
Either_Row_CoL_Bus_Util = 0.474599 
Issued_on_Two_Bus_Simul_Util = 0.021655 
issued_two_Eff = 0.045627 
queue_avg = 11.360980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.361
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=164060 n_act=5967 n_pre=5951 n_ref_event=0 n_req=127068 n_rd=38352 n_rd_L2_A=0 n_write=84224 n_wr_bk=17968 bw_util=0.4526
n_activity=255882 dram_eff=0.5493
bk0: 2384a 278278i bk1: 2376a 277384i bk2: 2408a 278034i bk3: 2376a 277507i bk4: 2432a 277604i bk5: 2432a 277718i bk6: 2356a 277933i bk7: 2368a 278220i bk8: 2440a 276634i bk9: 2416a 275733i bk10: 2376a 279127i bk11: 2360a 277521i bk12: 2396a 276817i bk13: 2392a 274332i bk14: 2416a 270450i bk15: 2424a 269367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953041
Row_Buffer_Locality_read = 0.938308
Row_Buffer_Locality_write = 0.959410
Bank_Level_Parallism = 2.722667
Bank_Level_Parallism_Col = 2.412107
Bank_Level_Parallism_Ready = 1.322369
write_to_read_ratio_blp_rw_average = 0.632445
GrpLevelPara = 2.001650 

BW Util details:
bwutil = 0.452555 
total_CMD = 310557 
util_bw = 140544 
Wasted_Col = 97158 
Wasted_Row = 9600 
Idle = 63255 

BW Util Bottlenecks: 
RCDc_limit = 13949 
RCDWRc_limit = 17284 
WTRc_limit = 53773 
RTWc_limit = 72514 
CCDLc_limit = 68570 
rwq = 0 
CCDLc_limit_alone = 56044 
WTRc_limit_alone = 46501 
RTWc_limit_alone = 67260 

Commands details: 
total_CMD = 310557 
n_nop = 164060 
Read = 38352 
Write = 84224 
L2_Alloc = 0 
L2_WB = 17968 
n_act = 5967 
n_pre = 5951 
n_ref = 0 
n_req = 127068 
total_req = 140544 

Dual Bus Interface Util: 
issued_total_row = 11918 
issued_total_col = 140544 
Row_Bus_Util =  0.038376 
CoL_Bus_Util = 0.452555 
Either_Row_CoL_Bus_Util = 0.471723 
Issued_on_Two_Bus_Simul_Util = 0.019207 
issued_two_Eff = 0.040718 
queue_avg = 12.447657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4477
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=164020 n_act=5991 n_pre=5975 n_ref_event=0 n_req=127050 n_rd=38320 n_rd_L2_A=0 n_write=84240 n_wr_bk=17959 bw_util=0.4525
n_activity=255288 dram_eff=0.5504
bk0: 2368a 278322i bk1: 2368a 277220i bk2: 2408a 278062i bk3: 2372a 278833i bk4: 2432a 277320i bk5: 2432a 277532i bk6: 2352a 277657i bk7: 2368a 278672i bk8: 2440a 277484i bk9: 2416a 275265i bk10: 2368a 279059i bk11: 2372a 279047i bk12: 2392a 278583i bk13: 2392a 273158i bk14: 2416a 268467i bk15: 2424a 269876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952845
Row_Buffer_Locality_read = 0.937396
Row_Buffer_Locality_write = 0.959518
Bank_Level_Parallism = 2.726706
Bank_Level_Parallism_Col = 2.411803
Bank_Level_Parallism_Ready = 1.322988
write_to_read_ratio_blp_rw_average = 0.628881
GrpLevelPara = 2.008868 

BW Util details:
bwutil = 0.452474 
total_CMD = 310557 
util_bw = 140519 
Wasted_Col = 95936 
Wasted_Row = 9778 
Idle = 64324 

BW Util Bottlenecks: 
RCDc_limit = 14074 
RCDWRc_limit = 17111 
WTRc_limit = 54062 
RTWc_limit = 71384 
CCDLc_limit = 67489 
rwq = 0 
CCDLc_limit_alone = 55057 
WTRc_limit_alone = 46722 
RTWc_limit_alone = 66292 

Commands details: 
total_CMD = 310557 
n_nop = 164020 
Read = 38320 
Write = 84240 
L2_Alloc = 0 
L2_WB = 17959 
n_act = 5991 
n_pre = 5975 
n_ref = 0 
n_req = 127050 
total_req = 140519 

Dual Bus Interface Util: 
issued_total_row = 11966 
issued_total_col = 140519 
Row_Bus_Util =  0.038531 
CoL_Bus_Util = 0.452474 
Either_Row_CoL_Bus_Util = 0.471852 
Issued_on_Two_Bus_Simul_Util = 0.019153 
issued_two_Eff = 0.040590 
queue_avg = 11.926764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9268
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=163044 n_act=6896 n_pre=6880 n_ref_event=0 n_req=127092 n_rd=38344 n_rd_L2_A=0 n_write=84256 n_wr_bk=17968 bw_util=0.4526
n_activity=257845 dram_eff=0.5452
bk0: 2368a 276543i bk1: 2376a 275589i bk2: 2408a 276451i bk3: 2376a 277026i bk4: 2432a 277184i bk5: 2432a 275644i bk6: 2376a 276233i bk7: 2368a 277603i bk8: 2448a 276697i bk9: 2416a 275774i bk10: 2360a 276266i bk11: 2368a 274592i bk12: 2392a 277103i bk13: 2384a 272952i bk14: 2424a 268876i bk15: 2416a 268300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945740
Row_Buffer_Locality_read = 0.935740
Row_Buffer_Locality_write = 0.950061
Bank_Level_Parallism = 2.788220
Bank_Level_Parallism_Col = 2.429602
Bank_Level_Parallism_Ready = 1.379439
write_to_read_ratio_blp_rw_average = 0.646484
GrpLevelPara = 2.022130 

BW Util details:
bwutil = 0.452632 
total_CMD = 310557 
util_bw = 140568 
Wasted_Col = 96103 
Wasted_Row = 11936 
Idle = 61950 

BW Util Bottlenecks: 
RCDc_limit = 14549 
RCDWRc_limit = 20836 
WTRc_limit = 46922 
RTWc_limit = 78790 
CCDLc_limit = 62825 
rwq = 0 
CCDLc_limit_alone = 51691 
WTRc_limit_alone = 41096 
RTWc_limit_alone = 73482 

Commands details: 
total_CMD = 310557 
n_nop = 163044 
Read = 38344 
Write = 84256 
L2_Alloc = 0 
L2_WB = 17968 
n_act = 6896 
n_pre = 6880 
n_ref = 0 
n_req = 127092 
total_req = 140568 

Dual Bus Interface Util: 
issued_total_row = 13776 
issued_total_col = 140568 
Row_Bus_Util =  0.044359 
CoL_Bus_Util = 0.452632 
Either_Row_CoL_Bus_Util = 0.474995 
Issued_on_Two_Bus_Simul_Util = 0.021996 
issued_two_Eff = 0.046308 
queue_avg = 11.126341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1263
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310557 n_nop=162807 n_act=7021 n_pre=7005 n_ref_event=0 n_req=127125 n_rd=38349 n_rd_L2_A=0 n_write=84288 n_wr_bk=17950 bw_util=0.4527
n_activity=258286 dram_eff=0.5443
bk0: 2372a 276416i bk1: 2376a 274783i bk2: 2408a 276577i bk3: 2376a 275926i bk4: 2432a 276004i bk5: 2432a 274716i bk6: 2376a 275666i bk7: 2368a 277375i bk8: 2448a 277176i bk9: 2408a 274479i bk10: 2360a 276945i bk11: 2368a 274329i bk12: 2393a 276118i bk13: 2384a 272312i bk14: 2432a 265694i bk15: 2416a 269725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944771
Row_Buffer_Locality_read = 0.935722
Row_Buffer_Locality_write = 0.948680
Bank_Level_Parallism = 2.816241
Bank_Level_Parallism_Col = 2.434216
Bank_Level_Parallism_Ready = 1.381934
write_to_read_ratio_blp_rw_average = 0.655277
GrpLevelPara = 2.016420 

BW Util details:
bwutil = 0.452693 
total_CMD = 310557 
util_bw = 140587 
Wasted_Col = 97233 
Wasted_Row = 11376 
Idle = 61361 

BW Util Bottlenecks: 
RCDc_limit = 14729 
RCDWRc_limit = 21460 
WTRc_limit = 45270 
RTWc_limit = 82685 
CCDLc_limit = 62603 
rwq = 0 
CCDLc_limit_alone = 51355 
WTRc_limit_alone = 39479 
RTWc_limit_alone = 77228 

Commands details: 
total_CMD = 310557 
n_nop = 162807 
Read = 38349 
Write = 84288 
L2_Alloc = 0 
L2_WB = 17950 
n_act = 7021 
n_pre = 7005 
n_ref = 0 
n_req = 127125 
total_req = 140587 

Dual Bus Interface Util: 
issued_total_row = 14026 
issued_total_col = 140587 
Row_Bus_Util =  0.045164 
CoL_Bus_Util = 0.452693 
Either_Row_CoL_Bus_Util = 0.475758 
Issued_on_Two_Bus_Simul_Util = 0.022099 
issued_two_Eff = 0.046450 
queue_avg = 11.326758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3268

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110877, Miss = 61216, Miss_rate = 0.552, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[1]: Access = 111498, Miss = 61448, Miss_rate = 0.551, Pending_hits = 82, Reservation_fails = 1518
L2_cache_bank[2]: Access = 110682, Miss = 61337, Miss_rate = 0.554, Pending_hits = 70, Reservation_fails = 1507
L2_cache_bank[3]: Access = 111065, Miss = 61492, Miss_rate = 0.554, Pending_hits = 56, Reservation_fails = 522
L2_cache_bank[4]: Access = 111125, Miss = 61624, Miss_rate = 0.555, Pending_hits = 92, Reservation_fails = 460
L2_cache_bank[5]: Access = 110664, Miss = 61468, Miss_rate = 0.555, Pending_hits = 50, Reservation_fails = 239
L2_cache_bank[6]: Access = 111333, Miss = 61572, Miss_rate = 0.553, Pending_hits = 76, Reservation_fails = 1109
L2_cache_bank[7]: Access = 110775, Miss = 61433, Miss_rate = 0.555, Pending_hits = 71, Reservation_fails = 1504
L2_cache_bank[8]: Access = 111245, Miss = 61668, Miss_rate = 0.554, Pending_hits = 57, Reservation_fails = 662
L2_cache_bank[9]: Access = 111221, Miss = 61396, Miss_rate = 0.552, Pending_hits = 70, Reservation_fails = 653
L2_cache_bank[10]: Access = 111120, Miss = 61613, Miss_rate = 0.554, Pending_hits = 61, Reservation_fails = 161
L2_cache_bank[11]: Access = 111081, Miss = 61388, Miss_rate = 0.553, Pending_hits = 69, Reservation_fails = 962
L2_cache_bank[12]: Access = 111519, Miss = 61592, Miss_rate = 0.552, Pending_hits = 70, Reservation_fails = 447
L2_cache_bank[13]: Access = 111305, Miss = 61416, Miss_rate = 0.552, Pending_hits = 68, Reservation_fails = 991
L2_cache_bank[14]: Access = 111646, Miss = 61560, Miss_rate = 0.551, Pending_hits = 75, Reservation_fails = 1149
L2_cache_bank[15]: Access = 111309, Miss = 61404, Miss_rate = 0.552, Pending_hits = 62, Reservation_fails = 197
L2_cache_bank[16]: Access = 111552, Miss = 61593, Miss_rate = 0.552, Pending_hits = 80, Reservation_fails = 1323
L2_cache_bank[17]: Access = 111029, Miss = 61436, Miss_rate = 0.553, Pending_hits = 57, Reservation_fails = 497
L2_cache_bank[18]: Access = 111633, Miss = 61648, Miss_rate = 0.552, Pending_hits = 69, Reservation_fails = 1370
L2_cache_bank[19]: Access = 111217, Miss = 61392, Miss_rate = 0.552, Pending_hits = 69, Reservation_fails = 433
L2_cache_bank[20]: Access = 111511, Miss = 61556, Miss_rate = 0.552, Pending_hits = 54, Reservation_fails = 108
L2_cache_bank[21]: Access = 111402, Miss = 61301, Miss_rate = 0.550, Pending_hits = 83, Reservation_fails = 661
L2_cache_bank[22]: Access = 111568, Miss = 61520, Miss_rate = 0.551, Pending_hits = 62, Reservation_fails = 631
L2_cache_bank[23]: Access = 111171, Miss = 61204, Miss_rate = 0.551, Pending_hits = 87, Reservation_fails = 1133
L2_cache_bank[24]: Access = 111272, Miss = 61573, Miss_rate = 0.553, Pending_hits = 54, Reservation_fails = 254
L2_cache_bank[25]: Access = 110849, Miss = 61284, Miss_rate = 0.553, Pending_hits = 61, Reservation_fails = 805
L2_cache_bank[26]: Access = 111099, Miss = 61608, Miss_rate = 0.555, Pending_hits = 84, Reservation_fails = 1396
L2_cache_bank[27]: Access = 110985, Miss = 61288, Miss_rate = 0.552, Pending_hits = 70, Reservation_fails = 303
L2_cache_bank[28]: Access = 110553, Miss = 61596, Miss_rate = 0.557, Pending_hits = 72, Reservation_fails = 385
L2_cache_bank[29]: Access = 110735, Miss = 61249, Miss_rate = 0.553, Pending_hits = 62, Reservation_fails = 12
L2_cache_bank[30]: Access = 110360, Miss = 61572, Miss_rate = 0.558, Pending_hits = 73, Reservation_fails = 1378
L2_cache_bank[31]: Access = 110475, Miss = 61240, Miss_rate = 0.554, Pending_hits = 88, Reservation_fails = 1271
L2_cache_bank[32]: Access = 111086, Miss = 61568, Miss_rate = 0.554, Pending_hits = 58, Reservation_fails = 291
L2_cache_bank[33]: Access = 111359, Miss = 61225, Miss_rate = 0.550, Pending_hits = 68, Reservation_fails = 1210
L2_cache_bank[34]: Access = 111048, Miss = 61736, Miss_rate = 0.556, Pending_hits = 72, Reservation_fails = 541
L2_cache_bank[35]: Access = 111003, Miss = 61424, Miss_rate = 0.553, Pending_hits = 89, Reservation_fails = 1007
L2_cache_bank[36]: Access = 111153, Miss = 61701, Miss_rate = 0.555, Pending_hits = 78, Reservation_fails = 1296
L2_cache_bank[37]: Access = 111349, Miss = 61380, Miss_rate = 0.551, Pending_hits = 58, Reservation_fails = 558
L2_cache_bank[38]: Access = 111216, Miss = 61600, Miss_rate = 0.554, Pending_hits = 82, Reservation_fails = 1011
L2_cache_bank[39]: Access = 111562, Miss = 61312, Miss_rate = 0.550, Pending_hits = 69, Reservation_fails = 495
L2_cache_bank[40]: Access = 111336, Miss = 61568, Miss_rate = 0.553, Pending_hits = 82, Reservation_fails = 416
L2_cache_bank[41]: Access = 111555, Miss = 61389, Miss_rate = 0.550, Pending_hits = 71, Reservation_fails = 1036
L2_cache_bank[42]: Access = 111246, Miss = 61624, Miss_rate = 0.554, Pending_hits = 68, Reservation_fails = 266
L2_cache_bank[43]: Access = 111320, Miss = 61396, Miss_rate = 0.552, Pending_hits = 72, Reservation_fails = 1743
L2_cache_bank[44]: Access = 111224, Miss = 61613, Miss_rate = 0.554, Pending_hits = 73, Reservation_fails = 1668
L2_cache_bank[45]: Access = 111188, Miss = 61373, Miss_rate = 0.552, Pending_hits = 84, Reservation_fails = 1130
L2_cache_bank[46]: Access = 111171, Miss = 61540, Miss_rate = 0.554, Pending_hits = 63, Reservation_fails = 886
L2_cache_bank[47]: Access = 111232, Miss = 61396, Miss_rate = 0.552, Pending_hits = 85, Reservation_fails = 350
L2_cache_bank[48]: Access = 111375, Miss = 61548, Miss_rate = 0.553, Pending_hits = 81, Reservation_fails = 714
L2_cache_bank[49]: Access = 111334, Miss = 61332, Miss_rate = 0.551, Pending_hits = 90, Reservation_fails = 1572
L2_cache_bank[50]: Access = 111001, Miss = 61528, Miss_rate = 0.554, Pending_hits = 82, Reservation_fails = 445
L2_cache_bank[51]: Access = 111251, Miss = 61340, Miss_rate = 0.551, Pending_hits = 55, Reservation_fails = 1912
L2_cache_bank[52]: Access = 111323, Miss = 61544, Miss_rate = 0.553, Pending_hits = 84, Reservation_fails = 720
L2_cache_bank[53]: Access = 110834, Miss = 61360, Miss_rate = 0.554, Pending_hits = 79, Reservation_fails = 1323
L2_cache_bank[54]: Access = 111072, Miss = 61561, Miss_rate = 0.554, Pending_hits = 60, Reservation_fails = 1315
L2_cache_bank[55]: Access = 110832, Miss = 61348, Miss_rate = 0.554, Pending_hits = 84, Reservation_fails = 397
L2_cache_bank[56]: Access = 111090, Miss = 61584, Miss_rate = 0.554, Pending_hits = 70, Reservation_fails = 1138
L2_cache_bank[57]: Access = 111227, Miss = 61256, Miss_rate = 0.551, Pending_hits = 94, Reservation_fails = 460
L2_cache_bank[58]: Access = 111246, Miss = 61496, Miss_rate = 0.553, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[59]: Access = 110774, Miss = 61256, Miss_rate = 0.553, Pending_hits = 81, Reservation_fails = 1366
L2_cache_bank[60]: Access = 110709, Miss = 61480, Miss_rate = 0.555, Pending_hits = 88, Reservation_fails = 1021
L2_cache_bank[61]: Access = 110406, Miss = 61280, Miss_rate = 0.555, Pending_hits = 82, Reservation_fails = 600
L2_cache_bank[62]: Access = 110691, Miss = 61461, Miss_rate = 0.555, Pending_hits = 63, Reservation_fails = 1199
L2_cache_bank[63]: Access = 110491, Miss = 61240, Miss_rate = 0.554, Pending_hits = 60, Reservation_fails = 114
L2_total_cache_accesses = 7111580
L2_total_cache_misses = 3933146
L2_total_cache_miss_rate = 0.5531
L2_total_cache_pending_hits = 4615
L2_total_cache_reservation_fails = 52241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 478627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 307093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 921225
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2695192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167529
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2537299
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1711560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5400020
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 786
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 51455
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=7111580
icnt_total_pkts_simt_to_mem=7111580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7111580
Req_Network_cycles = 413589
Req_Network_injected_packets_per_cycle =      17.1948 
Req_Network_conflicts_per_cycle =      12.8864
Req_Network_conflicts_per_cycle_util =      14.1347
Req_Bank_Level_Parallism =      18.8604
Req_Network_in_buffer_full_per_cycle =       3.8144
Req_Network_in_buffer_avg_util =      57.0894
Req_Network_out_buffer_full_per_cycle =       0.1281
Req_Network_out_buffer_avg_util =      22.7970

Reply_Network_injected_packets_num = 7111580
Reply_Network_cycles = 413589
Reply_Network_injected_packets_per_cycle =       17.1948
Reply_Network_conflicts_per_cycle =       16.3873
Reply_Network_conflicts_per_cycle_util =      18.0577
Reply_Bank_Level_Parallism =      18.9474
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.1524
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2149
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 39 sec (4419 sec)
gpgpu_simulation_rate = 226526 (inst/sec)
gpgpu_simulation_rate = 93 (cycle/sec)
gpgpu_silicon_slowdown = 12172043x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff879d432c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff879d4328..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff879d4320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff879d4318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff879d4310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff879d4308..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff879d43c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x409825 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvmgiiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12760 (mri-gridding.4.sm_70.ptx:8922) @%p2 bra BB23_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127b0 (mri-gridding.4.sm_70.ptx:8935) mov.u32 %r131, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x127d8 (mri-gridding.4.sm_70.ptx:8940) @%p3 bra BB23_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12818 (mri-gridding.4.sm_70.ptx:8951) add.s32 %r62, %r41, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12928 (mri-gridding.4.sm_70.ptx:8985) @%p4 bra BB23_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12978 (mri-gridding.4.sm_70.ptx:9000) add.s32 %r88, %r137, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12950 (mri-gridding.4.sm_70.ptx:8992) @%p5 bra BB23_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12978 (mri-gridding.4.sm_70.ptx:9000) add.s32 %r88, %r137, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12970 (mri-gridding.4.sm_70.ptx:8997) @%p6 bra BB23_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12978 (mri-gridding.4.sm_70.ptx:9000) add.s32 %r88, %r137, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x129c0 (mri-gridding.4.sm_70.ptx:9009) @%p3 bra BB23_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b18 (mri-gridding.4.sm_70.ptx:9072) membar.gl;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x12b70 (mri-gridding.4.sm_70.ptx:9084) @%p11 bra BB23_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12bd8 (mri-gridding.4.sm_70.ptx:9104) @%p3 bra BB23_13;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x12bd8 (mri-gridding.4.sm_70.ptx:9104) @%p3 bra BB23_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c80 (mri-gridding.4.sm_70.ptx:9144) setp.eq.s32%p1, %r38, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x12c98 (mri-gridding.4.sm_70.ptx:9149) @!%p1 bra BB23_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d10 (mri-gridding.4.sm_70.ptx:9172) ret;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x12ca0 (mri-gridding.4.sm_70.ptx:9150) bra.uni BB23_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ca8 (mri-gridding.4.sm_70.ptx:9153) mov.u32 %r121, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvmgiiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvmgiiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvmgiiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvmgiiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 745063
gpu_sim_insn = 2806926380
gpu_ipc =    3767.3677
gpu_tot_sim_cycle = 1158652
gpu_tot_sim_insn = 3807947640
gpu_tot_ipc =    3286.5325
gpu_tot_issued_cta = 5188
gpu_occupancy = 93.5397% 
gpu_tot_occupancy = 81.3403% 
max_total_param_size = 0
gpu_stall_dramfull = 4993444
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.4902
partiton_level_parallism_total  =      12.2404
partiton_level_parallism_util =       9.5954
partiton_level_parallism_util_total  =      12.7314
L2_BW  =     343.7746 GB/Sec
L2_BW_total  =     443.3977 GB/Sec
gpu_total_sim_rate=266999
############## bottleneck_stats #############
cycles: core 745063, icnt 745063, l2 745063, dram 559455
gpu_ipc	3767.368
gpu_tot_issued_cta = 5188, average cycles = 144
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669430 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 2736796 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 23697 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.462	80
L1D data util	0.504	80	0.517	77
L1D tag util	0.182	80	0.195	15
L2 data util	0.133	64	0.218	16
L2 tag util	0.158	64	0.424	20
n_l2_access	 7520903
icnt s2m util	0.000	0	0.000	20	flits per packet: -nan
icnt m2s util	0.000	0	0.000	20	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.196	32	0.349	4

latency_l1_hit:	92081179, num_l1_reqs:	1864823
L1 hit latency:	49
latency_l2_hit:	673769335, num_l2_reqs:	3625752
L2 hit latency:	1370
latency_dram:	-1778152465, num_dram_reqs:	3419952
DRAM latency:	735

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.023	80	1.042	1

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.213	80	0.217	1
sp pipe util	0.000	0	0.000	1
sfu pipe util	0.000	0	0.000	1
ldst mem cycle	0.000	0	0.000	1

smem port	0.732	80

n_reg_bank	16
reg port	0.205	16	0.406	14
L1D tag util	0.182	80	0.195	15
L1D fill util	0.027	80	0.028	77
n_l1d_mshr	4096
L1D mshr util	0.007	80
n_l1d_missq	16
L1D missq util	0.045	80
L1D hit rate	0.172
L1D miss rate	0.651
L1D rsfail rate	0.177
L2 tag util	0.158	64	0.424	20
L2 fill util	0.014	64	0.014	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.046	64	0.058	11
L2 missq util	0.002	64	0.004	62
L2 hit rate	0.485
L2 miss rate	0.455
L2 rsfail rate	0.060

dram activity	0.354	32	0.590	9

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 26725136, load_transaction_bytes 110152896, icnt_m2s_bytes 0
n_gmem_load_insns 210094, n_gmem_load_accesses 3442278
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.158

run 0.058, fetch 0.001, sync 0.483, control 0.006, data 0.450, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 217904, Miss = 174610, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 50845
	L1D_cache_core[1]: Access = 224964, Miss = 180620, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 36553
	L1D_cache_core[2]: Access = 221954, Miss = 177858, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 39432
	L1D_cache_core[3]: Access = 225012, Miss = 179924, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 37629
	L1D_cache_core[4]: Access = 218096, Miss = 173882, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 52583
	L1D_cache_core[5]: Access = 221346, Miss = 176897, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 32222
	L1D_cache_core[6]: Access = 221426, Miss = 177628, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 47063
	L1D_cache_core[7]: Access = 222050, Miss = 177533, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 48316
	L1D_cache_core[8]: Access = 218048, Miss = 173523, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 50834
	L1D_cache_core[9]: Access = 221490, Miss = 176703, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 38098
	L1D_cache_core[10]: Access = 221474, Miss = 177534, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 39621
	L1D_cache_core[11]: Access = 221394, Miss = 176950, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 39074
	L1D_cache_core[12]: Access = 220240, Miss = 175974, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 45659
	L1D_cache_core[13]: Access = 221634, Miss = 177694, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 38136
	L1D_cache_core[14]: Access = 224964, Miss = 180143, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 30498
	L1D_cache_core[15]: Access = 221330, Miss = 177421, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 53611
	L1D_cache_core[16]: Access = 218576, Miss = 174194, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 42004
	L1D_cache_core[17]: Access = 222258, Miss = 177804, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 38168
	L1D_cache_core[18]: Access = 225204, Miss = 179499, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 36669
	L1D_cache_core[19]: Access = 220994, Miss = 177234, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 49437
	L1D_cache_core[20]: Access = 217808, Miss = 173719, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 45797
	L1D_cache_core[21]: Access = 221682, Miss = 177252, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 34063
	L1D_cache_core[22]: Access = 221922, Miss = 177326, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 44940
	L1D_cache_core[23]: Access = 217952, Miss = 173888, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 45671
	L1D_cache_core[24]: Access = 221474, Miss = 176764, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 49324
	L1D_cache_core[25]: Access = 221586, Miss = 177879, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 35935
	L1D_cache_core[26]: Access = 222018, Miss = 177844, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 37731
	L1D_cache_core[27]: Access = 218528, Miss = 174730, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 44790
	L1D_cache_core[28]: Access = 221090, Miss = 177367, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 49314
	L1D_cache_core[29]: Access = 217808, Miss = 174272, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 50318
	L1D_cache_core[30]: Access = 220596, Miss = 176570, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 49220
	L1D_cache_core[31]: Access = 217664, Miss = 174557, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 50308
	L1D_cache_core[32]: Access = 221538, Miss = 177110, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 44948
	L1D_cache_core[33]: Access = 224820, Miss = 180201, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 36293
	L1D_cache_core[34]: Access = 224820, Miss = 179805, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 37987
	L1D_cache_core[35]: Access = 217904, Miss = 172766, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 56131
	L1D_cache_core[36]: Access = 221538, Miss = 177210, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 36316
	L1D_cache_core[37]: Access = 221810, Miss = 177424, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 39369
	L1D_cache_core[38]: Access = 221474, Miss = 177243, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 41491
	L1D_cache_core[39]: Access = 221282, Miss = 176781, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 48230
	L1D_cache_core[40]: Access = 221778, Miss = 177501, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 36948
	L1D_cache_core[41]: Access = 225636, Miss = 180066, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 34894
	L1D_cache_core[42]: Access = 221826, Miss = 178453, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 39777
	L1D_cache_core[43]: Access = 218192, Miss = 173780, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 53551
	L1D_cache_core[44]: Access = 225204, Miss = 180764, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 39397
	L1D_cache_core[45]: Access = 224916, Miss = 180664, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 31284
	L1D_cache_core[46]: Access = 225588, Miss = 180425, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 32593
	L1D_cache_core[47]: Access = 218096, Miss = 173572, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 54363
	L1D_cache_core[48]: Access = 218480, Miss = 175048, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 48628
	L1D_cache_core[49]: Access = 218336, Miss = 174021, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 46100
	L1D_cache_core[50]: Access = 218048, Miss = 173372, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 52831
	L1D_cache_core[51]: Access = 217904, Miss = 173460, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 53028
	L1D_cache_core[52]: Access = 221586, Miss = 176266, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 38519
	L1D_cache_core[53]: Access = 221634, Miss = 177015, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 29493
	L1D_cache_core[54]: Access = 221762, Miss = 177857, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 45063
	L1D_cache_core[55]: Access = 218048, Miss = 174187, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 52334
	L1D_cache_core[56]: Access = 217904, Miss = 173768, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 44157
	L1D_cache_core[57]: Access = 221378, Miss = 177231, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 49259
	L1D_cache_core[58]: Access = 225012, Miss = 179485, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 42612
	L1D_cache_core[59]: Access = 218480, Miss = 174788, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 43875
	L1D_cache_core[60]: Access = 218096, Miss = 174631, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 42094
	L1D_cache_core[61]: Access = 221538, Miss = 176880, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 29513
	L1D_cache_core[62]: Access = 224868, Miss = 180205, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 33558
	L1D_cache_core[63]: Access = 221234, Miss = 177528, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 51172
	L1D_cache_core[64]: Access = 218240, Miss = 174434, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 50265
	L1D_cache_core[65]: Access = 221666, Miss = 177694, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 41231
	L1D_cache_core[66]: Access = 217904, Miss = 173915, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 43664
	L1D_cache_core[67]: Access = 217952, Miss = 174378, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 48174
	L1D_cache_core[68]: Access = 221906, Miss = 177493, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 44048
	L1D_cache_core[69]: Access = 224964, Miss = 180699, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 32484
	L1D_cache_core[70]: Access = 221538, Miss = 177850, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 35621
	L1D_cache_core[71]: Access = 218336, Miss = 173997, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 42848
	L1D_cache_core[72]: Access = 217568, Miss = 173734, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 54008
	L1D_cache_core[73]: Access = 224916, Miss = 180181, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 33423
	L1D_cache_core[74]: Access = 225732, Miss = 180527, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 41576
	L1D_cache_core[75]: Access = 221330, Miss = 176590, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 44199
	L1D_cache_core[76]: Access = 220706, Miss = 175894, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 44131
	L1D_cache_core[77]: Access = 221970, Miss = 178188, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 34858
	L1D_cache_core[78]: Access = 218480, Miss = 175417, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 46313
	L1D_cache_core[79]: Access = 218048, Miss = 174461, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 45775
	L1D_total_cache_accesses = 17682472
	L1D_total_cache_misses = 14140752
	L1D_total_cache_miss_rate = 0.7997
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3432289
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3489531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3258895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1836042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 55246
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10817698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1596247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8913
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6803672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10878800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1836042
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1596247
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
25512, 21769, 25089, 29697, 33017, 37625, 42233, 46841, 25512, 21769, 25089, 29697, 33017, 37625, 42233, 46841, 22612, 20042, 23546, 28154, 31658, 36266, 40874, 45482, 22612, 20042, 23546, 28154, 31658, 36266, 40874, 45482, 22612, 20042, 23546, 28154, 31658, 36266, 40874, 45482, 5212, 9680, 14288, 18896, 23504, 28112, 32720, 37328, 5212, 9680, 14288, 18896, 23504, 28112, 32720, 37328, 5212, 9680, 14288, 18896, 23504, 28112, 32720, 37328, 
gpgpu_n_tot_thrd_icount = 4613492096
gpgpu_n_tot_w_icount = 144171628
gpgpu_n_stall_shd_mem = 66400712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3303610
gpgpu_n_mem_write_global = 10878800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13362568
gpgpu_n_store_insn = 21340680
gpgpu_n_shmem_insn = 456226378
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19859400
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:116113637	W0_Idle:16188187	W0_Scoreboard:86837968	W1:1424106	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752158	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1294406	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:118351054
single_issue_nums: WS0:29670172	WS1:32512404	WS2:38006238	WS3:43982814	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 26428880 {8:3303610,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 435152000 {40:10878800,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 132144400 {40:3303610,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 87030400 {8:10878800,}
maxmflatency = 15397 
max_icnt2mem_latency = 13829 
maxmrqlatency = 1731 
max_icnt2sh_latency = 1274 
averagemflatency = 1066 
avg_icnt2mem_latency = 448 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 29 
mrq_lat_table:1367585 	1159752 	826116 	856680 	976374 	1197373 	790338 	272370 	44432 	6049 	231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4423135 	1373130 	3072625 	3774628 	1019987 	453828 	65077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4412506 	2402558 	1401542 	1622695 	1831213 	932529 	761627 	512513 	269179 	36048 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7107538 	1675728 	1319948 	1232414 	1101385 	891650 	571064 	229697 	51316 	1670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	336 	1225 	351 	224 	56 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:      5485       232       232      6375       256       246       245       256       240       264       248       240       224       256       240       224 
dram[1]:      6304       256       272      6782       296       256       264       264       280       264       256       256       256       264       256       264 
dram[2]:      6632       256       256      6424       296       256       264       256       280       264       256       256       256       264       256       264 
dram[3]:      6408       232       232      7384       296       256       256       256       280       256       256       256       256       264       224       256 
dram[4]:      6684       224       232      6648       296       256       256       256       280       256       248       248       256       264       216       256 
dram[5]:      6320       240       209      7037       296       256       256       256       280       256       256       240       256       264       224       256 
dram[6]:      6718       224       224      6576       296       256       256       256       280       256       256       240       256       264       224       256 
dram[7]:      6168       224       224      6965       296       256       256       256       280       256       248       232       274       272       224       216 
dram[8]:      6560       224       240      6648       296       256       256       256       280       256       248       240       256       264       224       239 
dram[9]:      6400       232       248      7173       296       256       256       256       280       256       248       256       256       272       224       241 
dram[10]:      6929       232       240      6840       296       256       256       256       280       256       256       248       256       264       232       256 
dram[11]:      6544       224       240      1868       296       256       256       256       280       256       256       240       256       264       224       256 
dram[12]:      6871       248       200       256       288       296       256       224       256       232       240       248       256       225       224       216 
dram[13]:      6435       244       192       256       288       296       256       227       256       232       240       248       256       286       200       256 
dram[14]:      6662       264       248       256       296       296       256       256       256       240       256       240       256       296       208       192 
dram[15]:      6132       264       240       256       296       296       256       256       256       232       256       256       256       296       256       224 
dram[16]:      1552       256       224       256       296       296       256       256       256       240       240       256       256       267       256       256 
dram[17]:       256       256       256       256       256       288       256       256       256       256       256       256       256       264       256       256 
dram[18]:       256       264       256       256       256       288       256       256       256       256       256       256       256       264       256       256 
dram[19]:       256       264       232       256       256       288       256       240       240       232       240       248       256       256       256       208 
dram[20]:       256       264       224       256       256       296       256       240       225       232       240       248       256       248       240       224 
dram[21]:       256       248       232       256       256       288       256       224       240       232       240       248       256       248       248       224 
dram[22]:       256       264       224       256       248       288       256       224       232       232       240       256       248       248       192       224 
dram[23]:       256       264       232       256       232       288       256       232       224       232       240       256       248       256       233       224 
dram[24]:       256       264       232       256       232       288       256       224       224       232       240       256       248       256       208       224 
dram[25]:       256       264       224       256       248       288       256       240       240       232       240       248       256       256       208       248 
dram[26]:       256       264       224       256       248       288       256       232       232       232       240       248       248       248       254       256 
dram[27]:       256       256      5739       256       256       304       256       232       240       232       240       248       256       256       248       224 
dram[28]:       224       264      6528       256       232       248       256       256       264       232       248       240       287       240       256       256 
dram[29]:       224       264      7134       256       232       240       256       256       264       232       256       232       296       248       256       256 
dram[30]:       248       264      6344       256       256       280       256       256       264       240       240       240       296       232       234       256 
dram[31]:       248       264      6643       256       256       280       256       256       264       240       248       240       263       232       224       192 
maximum service time to same row:
dram[0]:    111463    114557    120292     79502    121904    121040    132493    130441    132956    134846    149329    148332    115387    126261    130812    116496 
dram[1]:    108809     91903    113055     79497    119204    119169    127311    129659    130093    131097    147559    148128     99336    128879    147196    102437 
dram[2]:    100683     66678    113046     66586    119214    120047    128193    129592    130924    132944    146553    147666    102638    129603    111511    120217 
dram[3]:     94954    113304    114878     66580    122951    123974    134194    131899    136952    134529    152216    149022    148273    125383    116283    112855 
dram[4]:     96404    114394    114101     64681    122997    124818    132484    132083    132527    137041    149019    148582    112899    124666    114224    131863 
dram[5]:     81972    114344    115826     64465    122052    124925    132364    133039    133279    135908    150724    146814    113096    124247    115383    147653 
dram[6]:     66970    113320    121703     79774    123300    124231    133475    131730    136956    133705    152030    146658    114419    117714    115072    152579 
dram[7]:     67320    113517    114477     79990    122902    123820    133287    129710    135893    135144    149529    147221    114677    117400    115925    112657 
dram[8]:     56232     94659    114602     95581    121245    125949    130764    132078    134988    135588    150028    150218    113538    118610    114694    126146 
dram[9]:     63180     94334    120579     95320    121136    124447    131142    130035    136133    133533    149006    149486    114509    117047    115168    144603 
dram[10]:     63812    113187    121313    108660    121906    123575    132455    131064    136166    133239    150034    148463    114518    122851    116021    150691 
dram[11]:     77700    109785    114364    109483    122118    123159    133248    130500    135758    133595    149810    149566    125692    125014    114993    152482 
dram[12]:     70742    111259    117046    118742    121790    118540    130605    130853    134322    133994    146758    146709    127733    124291    120256    146690 
dram[13]:     86000    111125    116203    119341    120447    118954    129365    132930    133324    134710    145286    147578    112266    124758    119324    106958 
dram[14]:     92989    113557    114361    122344    122287    123646    131212    129162    133007    130757    147382    146611    113274    148687    120953    119898 
dram[15]:    106806    114779    114198    123319    121009    121475    131326    130008    132133    131470    146533    147642    113704    148903    122203    130497 
dram[16]:    106818    114324    114394    124811    119726    122533    131089    131880    131216    133030    145873    149028    114469    116661    114762    148275 
dram[17]:    114497    110397    113122    119476    118349    116213    126974    125833    129896    127310    144220    142719    146234    145395    112236    148757 
dram[18]:    112637    111411    112908    119572    118937    116799    126591    126258    129262    127753    143506    142982    112116    111778    122850    124382 
dram[19]:    114866    113648    119073    120860    119967    121440    128835    130086    130891    132313    145643    147764    116134    116297    151626    130638 
dram[20]:    116445    113655    121585    119319    123172    120324    133141    128252    133109    130220    149112    146569    116801    116422    121617    114544 
dram[21]:    114192    113785    119627    119989    119839    122698    129759    130899    131387    132543    146134    149151    116373    116808    121385    128191 
dram[22]:    114646    112972    122759    118949    119283    122256    130357    129349    132219    130777    145617    146577    116642    116648    115115    115646 
dram[23]:    114465    113888    119387    121008    117578    122552    128623    130048    130584    131008    144629    147297    115918    116709    116402    115645 
dram[24]:    114590    113474    122316    118989    120153    120504    131563    128444    132967    129761    145651    145299    116954    116285    116827    113919 
dram[25]:    114956    114267    121224    119536    120153    122529    131594    129894    132858    130183    145799    146590    116820    116202    117579    115821 
dram[26]:    115299    113782    119897    119844    118932    121738    130352    131746    131092    131344    145525    148483    116094    113026    117119    141789 
dram[27]:    114881    114349    112232    119616    121324    121737    130576    128448    132844    130968    146247    147068    115864    116498    115014    150166 
dram[28]:    109598    102800    111040    119219    119321    124213    128166    131681    133222    145345    145595    150129    114465    117354     99917    119474 
dram[29]:    110178    103037    110961    119793    119114    124802    128532    132576    133439    146180    145565    150817    114469    107632    106267    120416 
dram[30]:    113230    117717     93550    120719    118691    126268    129731    133284    133725    133925    145700    149754    149328    149256    116659    114377 
dram[31]:    114573    118788     93530    121775    118833    127515    129484    134399    133474    135185    145659    151101    148782    150207    116662    118455 
average row accesses per activate:
dram[0]: 126.659874 19.651613 18.119284 137.510452 20.659142 20.383074 20.748857 21.025404 19.566879 20.825111 20.906666 19.364948 16.854092 17.846153 14.975308 13.905580 
dram[1]: 150.039093 22.760000 22.671642 165.260208 23.755209 22.000000 25.013775 24.428955 22.837439 22.876848 25.961433 23.628141 20.898678 21.866667 14.976851 15.472178 
dram[2]: 151.163300 22.949749 22.160194 152.297516 24.587601 22.709677 24.364611 22.666666 23.160000 21.594406 25.222521 25.197861 19.783333 21.202673 16.066116 15.614148 
dram[3]: 133.010101 21.115740 19.043840 154.524643 20.292683 19.895653 19.295116 21.903847 19.237499 18.623743 21.123596 20.380953 16.601398 17.764486 13.340659 14.487332 
dram[4]: 139.890640 20.931351 17.534615 140.445129 21.790476 20.337778 19.477516 21.600000 18.565657 20.298246 21.556065 20.417391 17.374771 17.485294 14.249633 15.122862 
dram[5]: 133.379166 21.621750 17.594595 154.746811 21.894737 21.087557 19.773912 21.456264 18.373758 19.991362 22.051521 20.641758 18.304432 18.761341 13.535564 14.409495 
dram[6]: 137.729462 21.369160 17.644100 145.740509 20.520180 20.247787 20.123894 21.389671 19.646809 20.253830 21.916279 20.732891 18.809525 18.841270 14.670695 13.267759 
dram[7]: 133.776489 21.635071 18.155378 155.706726 21.433256 20.659142 20.168514 21.181395 19.811966 19.404612 21.916279 20.796461 17.988615 19.030060 12.874172 14.324484 
dram[8]: 139.095856 20.667421 17.816406 145.497635 21.584906 20.612612 20.561087 21.846153 19.094650 19.203320 20.740088 20.924444 18.896620 17.517496 13.956959 15.453968 
dram[9]: 132.431030 21.097221 18.676229 148.779480 21.463530 20.894978 20.607710 22.200489 18.861225 19.735607 22.155294 20.558952 17.389397 18.257198 13.798581 15.307087 
dram[10]: 137.902130 20.483147 18.356855 140.586258 21.048498 19.430998 20.654545 19.825327 17.895350 20.205688 20.659340 20.094219 16.895205 18.156788 13.596639 13.855920 
dram[11]: 143.062119 19.799999 17.621622 39.339508 20.566292 19.389830 20.150776 19.721739 19.214138 19.544304 21.029083 20.669603 16.865248 18.692913 13.591037 14.148472 
dram[12]: 151.144638 21.227907 21.377048 22.827068 23.958115 23.771429 21.966103 24.095491 20.988636 20.988663 23.838385 24.997347 19.816668 19.693583 15.509584 15.882353 
dram[13]: 143.708267 21.630331 21.837320 22.378378 24.455765 22.994974 22.400000 24.717392 20.975058 22.520681 24.392765 25.197861 21.137777 21.120001 15.489634 15.527157 
dram[14]: 148.316025 22.246342 19.371550 19.956236 21.344263 19.852495 21.146852 21.826923 19.773020 20.450331 22.000000 21.488585 17.089605 20.290598 14.025974 14.377778 
dram[15]: 136.233734 22.666666 19.033333 20.393736 21.566038 19.982533 21.670645 21.985472 19.987013 19.794872 20.514162 21.777779 17.292196 20.050632 13.919771 14.952234 
dram[16]: 36.547279 21.339579 18.474747 20.738041 22.653465 20.566292 20.150776 21.184149 20.182018 20.632517 20.434782 20.823009 18.102858 19.679089 14.715152 13.879656 
dram[17]: 21.523584 22.174757 23.587629 22.713217 25.046831 23.169621 24.000000 24.126984 22.915001 22.416466 24.823219 22.562500 20.058947 23.764412 15.284144 16.160000 
dram[18]: 21.846153 21.117783 23.111111 20.794521 24.390375 22.412777 24.387096 25.079889 22.651960 21.742390 24.899471 22.919708 20.940659 23.564356 15.238244 14.204679 
dram[19]: 17.778641 21.617022 19.186583 18.779381 19.917030 19.066668 19.593952 22.038836 19.653929 19.047228 20.659340 17.691729 17.809345 19.193548 15.188767 13.500000 
dram[20]: 19.336153 21.700712 19.895653 18.935551 21.234339 19.106472 21.918072 20.195555 19.520000 20.117392 21.677420 19.666666 19.072001 18.202677 14.976888 14.564371 
dram[21]: 18.741804 22.524630 20.052631 19.799999 21.443396 19.472340 20.901150 20.701595 19.982759 20.302631 21.479452 20.566448 19.866667 19.742739 14.491803 15.319685 
dram[22]: 19.882608 21.928057 19.193277 20.366072 21.342724 19.766739 21.446808 21.650717 21.333334 20.368422 21.270269 20.223175 19.833334 19.415133 14.158892 13.443983 
dram[23]: 20.192053 20.894978 19.563169 20.651585 21.534117 20.752834 21.314554 21.363207 21.043083 20.147505 21.405895 20.425163 18.335260 18.604288 15.044961 12.901856 
dram[24]: 20.469799 21.283720 19.455318 20.549549 20.407158 19.146444 20.609091 20.150442 20.995476 20.217865 21.139013 20.452173 18.246155 17.611830 15.046439 13.177748 
dram[25]: 19.286921 21.534117 18.954357 20.505617 22.303179 19.639484 20.469526 21.141531 20.000000 20.864864 20.638950 20.354212 20.360516 17.816822 14.409495 14.895705 
dram[26]: 19.278481 20.320000 18.921162 19.921398 20.115044 19.681721 20.496614 21.402353 18.613226 21.148741 20.232258 20.008493 19.300814 18.041588 13.994236 14.023122 
dram[27]: 18.763861 20.232302 125.476707 19.748919 20.880184 19.513859 20.571428 21.475178 19.578058 20.862303 20.609650 19.756813 17.675978 17.674074 14.157434 14.397626 
dram[28]: 21.387850 22.860001 150.526138 22.807018 22.339066 22.653465 22.521091 22.719999 22.579075 22.798029 23.481297 22.596153 21.252796 19.017963 15.614148 15.677420 
dram[29]: 20.865297 22.558025 156.732254 23.027847 22.767500 22.486486 22.793970 23.978891 21.631702 22.967741 23.461348 22.409523 23.274509 18.980080 15.843393 16.336134 
dram[30]: 19.401274 20.410715 132.587051 20.357943 20.226164 20.705883 21.252337 21.333334 21.254005 20.144104 20.258621 19.358025 20.421505 17.404022 14.421365 14.136827 
dram[31]: 19.006237 20.187637 141.284882 20.312500 20.474274 20.292683 20.168514 21.433962 20.871910 20.192141 19.542620 19.278688 18.694881 16.527779 13.381018 15.048211 
average row locality = 7497300/251354 = 29.827654
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3648      3648      3664      3680      3712      3712      3648      3664      3712      3752      3712      3696      3712      3752      3752      3768 
dram[1]:      3664      3644      3664      3664      3712      3712      3640      3672      3736      3752      3728      3708      3728      3752      3753      3780 
dram[2]:      3672      3644      3680      3688      3712      3712      3648      3672      3728      3728      3712      3728      3736      3760      3768      3760 
dram[3]:      3676      3632      3672      3688      3712      3712      3648      3672      3728      3720      3704      3720      3736      3744      3760      3769 
dram[4]:      3668      3656      3668      3680      3712      3712      3656      3632      3744      3720      3724      3696      3744      3752      3752      3772 
dram[5]:      3680      3656      3664      3680      3712      3712      3656      3636      3736      3720      3720      3696      3740      3752      3753      3760 
dram[6]:      3680      3656      3672      3688      3712      3712      3656      3672      3728      3720      3728      3696      3720      3736      3760      3760 
dram[7]:      3672      3640      3664      3688      3712      3712      3656      3668      3736      3720      3728      3704      3720      3736      3768      3760 
dram[8]:      3672      3644      3672      3680      3712      3712      3648      3648      3744      3720      3720      3720      3745      3752      3776      3784 
dram[9]:      3672      3624      3664      3680      3712      3712      3648      3640      3736      3720      3720      3720      3752      3752      3776      3768 
dram[10]:      3672      3624      3656      3664      3704      3712      3648      3640      3728      3728      3704      3688      3752      3736      3756      3761 
dram[11]:      3664      3620      3680      3668      3712      3712      3648      3632      3736      3728      3704      3688      3752      3736      3752      3768 
dram[12]:      3664      3640      3680      3664      3712      3712      3632      3644      3744      3720      3744      3728      3752      3752      3757      3768 
dram[13]:      3664      3640      3680      3664      3712      3712      3632      3656      3744      3720      3744      3728      3752      3744      3760      3768 
dram[14]:      3656      3632      3676      3676      3704      3712      3632      3640      3728      3728      3720      3716      3776      3736      3768      3753 
dram[15]:      3656      3624      3688      3672      3704      3712      3640      3640      3728      3728      3720      3712      3768      3744      3764      3752 
dram[16]:      3668      3624      3696      3660      3712      3712      3648      3648      3712      3728      3704      3716      3744      3745      3760      3736 
dram[17]:      3664      3648      3704      3664      3712      3712      3632      3680      3720      3752      3712      3720      3768      3752      3784      3744 
dram[18]:      3656      3656      3704      3664      3712      3712      3632      3664      3736      3748      3716      3724      3768      3760      3785      3764 
dram[19]:      3664      3656      3704      3664      3712      3712      3632      3640      3736      3740      3704      3716      3768      3760      3784      3768 
dram[20]:      3656      3648      3704      3664      3712      3712      3656      3648      3736      3748      3712      3744      3776      3760      3768      3777 
dram[21]:      3656      3656      3696      3664      3712      3712      3652      3648      3736      3752      3712      3744      3776      3756      3772      3776 
dram[22]:      3656      3656      3688      3680      3712      3712      3632      3640      3744      3752      3748      3728      3760      3746      3761      3768 
dram[23]:      3656      3664      3688      3684      3712      3712      3640      3648      3744      3752      3744      3720      3756      3752      3752      3776 
dram[24]:      3660      3664      3696      3680      3712      3712      3628      3668      3744      3744      3732      3712      3728      3736      3768      3760 
dram[25]:      3652      3664      3688      3680      3712      3712      3628      3672      3744      3728      3736      3728      3728      3740      3760      3760 
dram[26]:      3648      3656      3672      3680      3712      3712      3640      3656      3752      3736      3712      3728      3736      3752      3760      3752 
dram[27]:      3648      3656      3680      3680      3712      3712      3632      3644      3744      3736      3714      3728      3732      3752      3760      3752 
dram[28]:      3664      3656      3696      3656      3712      3712      3636      3648      3744      3720      3720      3704      3740      3736      3760      3768 
dram[29]:      3648      3648      3696      3652      3712      3712      3632      3648      3744      3720      3712      3716      3736      3736      3760      3768 
dram[30]:      3648      3656      3696      3656      3712      3712      3656      3648      3752      3720      3704      3712      3736      3728      3768      3760 
dram[31]:      3652      3656      3696      3656      3712      3712      3656      3648      3752      3712      3704      3712      3737      3728      3776      3756 
total dram reads = 1897748
bank skew: 3785/3620 = 1.05
chip skew: 59421/59173 = 1.00
number of total write accesses:
dram[0]:     78247      6600      6440     89424      6400      6400      6400      6400      6464      6496      6656      6656      6720      6720      6912      6912 
dram[1]:     89552      6576      6440     94481      6376      6400      6400      6400      6496      6496      6656      6656      6720      6720      6912      6912 
dram[2]:     94648      6600      6440     89424      6376      6400      6400      6400      6496      6496      6656      6656      6720      6720      6912      6912 
dram[3]:     89616      6600      6440     94480      6400      6400      6400      6400      6472      6496      6656      6656      6720      6720      6912      6912 
dram[4]:     94672      6600      6440     89424      6400      6400      6400      6400      6424      6496      6656      6656      6720      6720      6912      6912 
dram[5]:     89604      6600      6440     94473      6400      6400      6400      6400      6472      6496      6656      6656      6720      6720      6912      6912 
dram[6]:     94672      6600      6440     89392      6400      6400      6400      6400      6472      6496      6656      6656      6720      6720      6912      6912 
dram[7]:     89616      6600      6440     94445      6400      6400      6400      6400      6496      6496      6656      6656      6720      6720      6912      6912 
dram[8]:     94672      6600      6440     89392      6400      6400      6400      6400      6496      6496      6656      6656      6720      6720      6912      6912 
dram[9]:     89616      6600      6440     94445      6376      6400      6400      6400      6472      6496      6656      6656      6720      6720      6912      6912 
dram[10]:     94665      6598      6436     89392      6376      6400      6400      6400      6472      6472      6656      6656      6720      6720      6912      6912 
dram[11]:     89584      6592      6432     22796      6400      6400      6400      6400      6472      6496      6656      6656      6720      6720      6912      6912 
dram[12]:     94638      6592      6432      6416      6400      6400      6400      6400      6460      6496      6656      6656      6720      6720      6912      6912 
dram[13]:     89572      6592      6432      6416      6376      6400      6400      6400      6472      6496      6656      6656      6720      6720      6912      6912 
dram[14]:     94613      6593      6432      6416      6376      6400      6400      6400      6472      6496      6656      6656      6720      6720      6912      6912 
dram[15]:     89560      6592      6432      6416      6400      6400      6400      6400      6472      6496      6656      6656      6720      6720      6912      6912 
dram[16]:     22964      6592      6433      6416      6400      6400      6400      6400      6460      6496      6656      6656      6720      6720      6912      6912 
dram[17]:      6584      6592      6432      6416      6352      6400      6400      6400      6424      6472      6656      6632      6720      6696      6912      6912 
dram[18]:      6560      6592      6432      6416      6376      6376      6400      6400      6472      6496      6656      6656      6720      6720      6900      6912 
dram[19]:      6605      6592      6432      6416      6376      6400      6400      6400      6484      6496      6656      6656      6720      6720      6912      6912 
dram[20]:      6600      6592      6432      6416      6400      6400      6400      6400      6496      6472      6656      6656      6720      6720      6912      6912 
dram[21]:      6600      6593      6432      6416      6352      6400      6400      6400      6496      6472      6656      6656      6720      6720      6912      6912 
dram[22]:      6600      6592      6432      6416      6352      6400      6400      6376      6496      6496      6656      6656      6720      6708      6912      6912 
dram[23]:      6601      6592      6432      6416      6400      6400      6400      6376      6496      6496      6656      6656      6720      6752      6912      6912 
dram[24]:      6600      6592      6432      6416      6376      6400      6400      6400      6496      6496      6656      6656      6720      6752      6912      6912 
dram[25]:      6600      6592      6432      6417      6376      6400      6400      6400      6496      6496      6656      6656      6720      6752      6912      6912 
dram[26]:      6600      6592      6432      6416      6352      6400      6400      6400      6496      6472      6656      6656      6720      6752      6912      6912 
dram[27]:      6600      6593     78111      6416      6328      6400      6400      6400      6496      6472      6644      6656      6720      6752      6912      6912 
dram[28]:      6600      6592     89410      6416      6352      6400      6400      6400      6496      6496      6656      6656      6720      6752      6912      6912 
dram[29]:      6601      6592     94456      6416      6364      6400      6400      6400      6496      6496      6656      6656      6720      6752      6912      6912 
dram[30]:      6600      6592     89424      6416      6376      6400      6400      6400      6496      6472      6656      6656      6720      6752      6912      6912 
dram[31]:      6600      6593     94480      6416      6400      6400      6400      6400      6496      6496      6656      6656      6720      6752      6912      6880 
total dram writes = 6102187
bank skew: 94672/6328 = 14.96
chip skew: 276280/105000 = 2.63
average mf latency per bank:
dram[0]:       1976      1851      1627      1818      1597      1714      1703      1760      1695      1659      1670      1700      1714      1798      1759      1967
dram[1]:       2208      1887      1697      2048      1700      1777      1761      1858      1757      1830      1722      1831      1788      1872      1879      1960
dram[2]:       2726      1835      1681      2108      1734      1704      1778      1802      1750      1778      1724      1787      1795      1847      1886      1914
dram[3]:       2857      1797      1654      2168      1636      1658      1782      1766      1767      1658      1672      1653      1753      1807      1905      1880
dram[4]:       2721      1749      1680      2222      1675      1655      1728      1724      1719      1656      1689      1616      1746      1757      1909      1815
dram[5]:       2732      1748      1715      2174      1719      1641      1763      1734      1733      1658      1681      1623      1741      1772      1885      1814
dram[6]:       2496      1730      1657      2154      1671      1652      1748      1749      1744      1700      1668      1672      1720      1786      1920      1836
dram[7]:       2389      1721      1650      2146      1672      1594      1727      1686      1715      1622      1687      1577      1743      1735      1916      1782
dram[8]:       2373      1727      1690      2141      1692      1624      1741      1699      1751      1621      1716      1594      1760      1711      1927      1783
dram[9]:       2361      1789      1718      2128      1722      1594      1778      1703      1747      1624      1700      1624      1776      1705      1959      1811
dram[10]:       2329      1732      1747      2081      1754      1586      1809      1677      1757      1596      1728      1610      1826      1688      1975      1786
dram[11]:       1983      1738      1671      1649      1700      1587      1781      1657      1717      1604      1673      1639      1758      1740      1917      1809
dram[12]:       2011      1672      1599      1593      1631      1593      1726      1654      1628      1559      1563      1579      1647      1693      1816      1767
dram[13]:       2021      1659      1655      1569      1677      1578      1737      1648      1651      1547      1582      1555      1706      1669      1859      1754
dram[14]:       1957      1677      1689      1629      1718      1606      1756      1655      1691      1544      1659      1598      1771      1686      1915      1806
dram[15]:       1903      1707      1658      1675      1683      1628      1731      1655      1663      1541      1639      1613      1724      1748      1851      1848
dram[16]:       3189      1634      1638      1584      1663      1593      1750      1612      1718      1521      1659      1566      1759      1649      1871      1745
dram[17]:       5749      1723      1646      1751      1697      1694      1714      1695      1700      1667      1692      1704      1816      1713      1769      1780
dram[18]:       2536      1788      1696      1804      1735      1703      1770      1731      1741      1716      1740      1710      1835      1730      1850      1829
dram[19]:       1723      1777      1707      1710      1694      1710      1751      1756      1675      1662      1634      1654      1779      1759      1844      1900
dram[20]:       1703      1826      1614      1733      1584      1705      1597      1789      1545      1753      1526      1678      1686      1750      1795      1847
dram[21]:       1704      1690      1634      1660      1588      1653      1628      1701      1595      1674      1570      1603      1729      1651      1840      1697
dram[22]:       1721      1670      1645      1643      1602      1667      1628      1715      1629      1651      1586      1587      1745      1640      1875      1720
dram[23]:       1753      1662      1660      1661      1626      1670      1632      1704      1625      1679      1601      1628      1801      1685      1941      1715
dram[24]:       1636      1799      1573      1757      1560      1775      1585      1836      1566      1741      1530      1702      1680      1787      1771      1826
dram[25]:       1823      1738      1751      1667      1676      1700      1683      1762      1680      1683      1688      1619      1822      1725      1992      1785
dram[26]:       1729      1760      1705      1687      1665      1669      1720      1727      1700      1645      1688      1610      1813      1703      1971      1768
dram[27]:       1726      1781      1723      1733      1649      1716      1691      1766      1675      1714      1653      1666      1784      1732      1947      1784
dram[28]:       1713      1645      1737      1584      1640      1582      1678      1685      1639      1632      1624      1601      1673      1682      1806      1698
dram[29]:       1717      1635      1709      1589      1579      1577      1649      1669      1608      1589      1614      1565      1678      1640      1798      1649
dram[30]:       1815      1710      1730      1648      1651      1580      1732      1701      1625      1666      1654      1656      1744      1702      1928      1763
dram[31]:       1923      1629      1750      1577      1734      1557      1808      1675      1681      1644      1717      1643      1811      1659      2038      1678
maximum mf latency per bank:
dram[0]:      11190     10027     10575     11382     10600     10609     10616     10670     10640     10637     10339     10485      9325     11759     10816     12353
dram[1]:      12344      9087      9717     13379     10290     10293     10308     10413     10323     10378     10326     11285      9796     10060     11072     13790
dram[2]:      12818      8802      9584      9816     10753     10298     10315     10318     10327     10386     10336     11396      9858      9862     12208     11082
dram[3]:      11538     11212      9975     11644     10292     11556     10311     12296     10330     11748     10334     13595     11473     12026      9695     12911
dram[4]:      11064     11062      9935     11953     10122     12568      9899     11015     11489     11593     10658     13127     13493     12530      9218     13761
dram[5]:      12068     10626     10430     11331     10271     12074     10296     10340     12088     11782     10374     12953     12606     13215     11210     14257
dram[6]:      11542     11236     10114     11338     10136     12993     10164     11290     10151     11684     10067     14238     11508     13411      9449     12221
dram[7]:      11088     10625      9452     11643      9571     12966     10065     10473     10547     10722     10085     13425     11320     11690     10416     11717
dram[8]:      11492      9186      9808     10885     10312     11323     10020     10088     11647     10139     10087     12135     12724      9936     12177     11029
dram[9]:      11592      9541     10347     10861     10065     12046     10452     10660     12199     10116     11263     13012     12386     10475     10744     12420
dram[10]:      11034     10821     10042     12070     10114     13358     10131     11830     11702     10396     10513     14203     11936     12214      9993     13076
dram[11]:      11002     10077     10096     10673     10350     11866     10446     10348     10357     10444     10407     12873      8829     11007      9435     12455
dram[12]:      10999     10527     10264     10225     10326     10297     10337     10389     10341     10369     10328     10329      8908      9146     10460     15397
dram[13]:      10997      8973      9920      9768     10288     10291     10306     10311     10326     10365     10330     10330      9011      9068     11512     13738
dram[14]:      10980      8538     10053     14047     10291     13096     10309     10318     10323     10369     10328     10329     10548     11001      9168     12210
dram[15]:      10987      8582     10312     13126     10326     11891     10357     10395     10350     10365     10329     10330     11915     10818      9276     11647
dram[16]:      11000      8800     10855     11840     10869     10597     10616     10702     12589     10613     10394     10388      9874      9924      9974     11464
dram[17]:       7463      8330      9717     14065     10290     11979     10308     10313     10323     10378     10326     10328     13237     10125      9754     12826
dram[18]:       8011      8101      9584     13201     10295     11450     10315     10318     10327     10386     10336     10331     13779      9924     11765     11403
dram[19]:      13859      9083     12860     12882     10292     11496     10311     10319     10330     10407     10333     10336     10710     10057     13085     12552
dram[20]:      12438     10118     11001     14409      9871     13831      9982     10999     10053     12412     10065     10778      9817     11751      7907     13127
dram[21]:      14284      8779     13377     11436     11718     10513     10673     10340     10773     10554     12163     10081     13260     10080     10419     11030
dram[22]:      11830      9222     10114     10118     10136     10143     10164     10206     10151     10194     10103     10194     10003     11798      8408     12940
dram[23]:      14393      9385     13347      9453      9547      9537     10067     10184     10084     10342     10085     10253      9916     11916     10025     12123
dram[24]:      11711      9642     10399     13003      9606     10427     10031     10130     10068     10881     10081     10911      9916     12291     10357     14979
dram[25]:      11989      9267     11428     12640     10089     10093     11931     10181     10098     10158     10219     10134     10404     10475     11081     14550
dram[26]:      13396      8538     12512      9030     12065     10011     13716     10180     10585     10354     11530     10205     11502      9296     12908     13760
dram[27]:       7959      8734     10972     10027     10361     10360     10482     10360     10389     10411     10319     10340     11464      9950      9023     14265
dram[28]:      12210      8402     11649     10240     10322     10304     10344     10391     10337     10361     10324     10327     13680      9311     11580     12107
dram[29]:      14262      8670     11755      9772     10581     10290     10306     10310     10322     10358     10324     10326     14555     10542     13961      9237
dram[30]:      11886      9674     10642      9899     10292     10296     10306     10313     10322     10362     10711     10327     11688     12489     11806      9271
dram[31]:      10752      7801     10649     10305     10326     10325     10353     10410     10348     10370     11370     10326     12291      9206     11354      9197
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=542556 n_act=8333 n_pre=8317 n_ref_event=0 n_req=303401 n_rd=59232 n_rd_L2_A=0 n_write=238943 n_wr_bk=20904 bw_util=0.3668
n_activity=604118 dram_eff=0.5282
bk0: 3648a 763978i bk1: 3648a 825588i bk2: 3664a 824330i bk3: 3680a 748267i bk4: 3712a 827341i bk5: 3712a 825720i bk6: 3648a 829299i bk7: 3664a 825500i bk8: 3712a 825303i bk9: 3752a 827617i bk10: 3712a 827413i bk11: 3696a 827002i bk12: 3712a 822977i bk13: 3752a 824229i bk14: 3752a 815786i bk15: 3768a 813147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972535
Row_Buffer_Locality_read = 0.943612
Row_Buffer_Locality_write = 0.979551
Bank_Level_Parallism = 2.113403
Bank_Level_Parallism_Col = 1.905742
Bank_Level_Parallism_Ready = 1.197168
write_to_read_ratio_blp_rw_average = 0.724907
GrpLevelPara = 1.659988 

BW Util details:
bwutil = 0.366752 
total_CMD = 870012 
util_bw = 319079 
Wasted_Col = 217916 
Wasted_Row = 16660 
Idle = 316357 

BW Util Bottlenecks: 
RCDc_limit = 20486 
RCDWRc_limit = 23925 
WTRc_limit = 85657 
RTWc_limit = 99940 
CCDLc_limit = 169345 
rwq = 0 
CCDLc_limit_alone = 149554 
WTRc_limit_alone = 72919 
RTWc_limit_alone = 92887 

Commands details: 
total_CMD = 870012 
n_nop = 542556 
Read = 59232 
Write = 238943 
L2_Alloc = 0 
L2_WB = 20904 
n_act = 8333 
n_pre = 8317 
n_ref = 0 
n_req = 303401 
total_req = 319079 

Dual Bus Interface Util: 
issued_total_row = 16650 
issued_total_col = 319079 
Row_Bus_Util =  0.019138 
CoL_Bus_Util = 0.366752 
Either_Row_CoL_Bus_Util = 0.376381 
Issued_on_Two_Bus_Simul_Util = 0.009509 
issued_two_Eff = 0.025264 
queue_avg = 6.877963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.87796
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=527276 n_act=7279 n_pre=7263 n_ref_event=0 n_req=319806 n_rd=59309 n_rd_L2_A=0 n_write=255264 n_wr_bk=20929 bw_util=0.3856
n_activity=630631 dram_eff=0.532
bk0: 3664a 758840i bk1: 3644a 824997i bk2: 3664a 828004i bk3: 3664a 748787i bk4: 3712a 828393i bk5: 3712a 827507i bk6: 3640a 829155i bk7: 3672a 828437i bk8: 3736a 826799i bk9: 3752a 826018i bk10: 3728a 826420i bk11: 3708a 829156i bk12: 3728a 822987i bk13: 3752a 828255i bk14: 3753a 813159i bk15: 3780a 811310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977239
Row_Buffer_Locality_read = 0.944494
Row_Buffer_Locality_write = 0.984695
Bank_Level_Parallism = 2.079270
Bank_Level_Parallism_Col = 1.912120
Bank_Level_Parallism_Ready = 1.188482
write_to_read_ratio_blp_rw_average = 0.719705
GrpLevelPara = 1.651111 

BW Util details:
bwutil = 0.385629 
total_CMD = 870012 
util_bw = 335502 
Wasted_Col = 218214 
Wasted_Row = 14644 
Idle = 301652 

BW Util Bottlenecks: 
RCDc_limit = 20346 
RCDWRc_limit = 18681 
WTRc_limit = 95750 
RTWc_limit = 97347 
CCDLc_limit = 172773 
rwq = 0 
CCDLc_limit_alone = 150724 
WTRc_limit_alone = 80693 
RTWc_limit_alone = 90355 

Commands details: 
total_CMD = 870012 
n_nop = 527276 
Read = 59309 
Write = 255264 
L2_Alloc = 0 
L2_WB = 20929 
n_act = 7279 
n_pre = 7263 
n_ref = 0 
n_req = 319806 
total_req = 335502 

Dual Bus Interface Util: 
issued_total_row = 14542 
issued_total_col = 335502 
Row_Bus_Util =  0.016715 
CoL_Bus_Util = 0.385629 
Either_Row_CoL_Bus_Util = 0.393944 
Issued_on_Two_Bus_Simul_Util = 0.008400 
issued_two_Eff = 0.021323 
queue_avg = 6.973121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.97312
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=526990 n_act=7339 n_pre=7323 n_ref_event=0 n_req=319884 n_rd=59348 n_rd_L2_A=0 n_write=255296 n_wr_bk=20960 bw_util=0.3857
n_activity=637334 dram_eff=0.5266
bk0: 3672a 753439i bk1: 3644a 827421i bk2: 3680a 828413i bk3: 3688a 754273i bk4: 3712a 830411i bk5: 3712a 827767i bk6: 3648a 829024i bk7: 3672a 827520i bk8: 3728a 828467i bk9: 3728a 828470i bk10: 3712a 829920i bk11: 3728a 829708i bk12: 3736a 824002i bk13: 3760a 826998i bk14: 3768a 819653i bk15: 3760a 815618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977057
Row_Buffer_Locality_read = 0.943941
Row_Buffer_Locality_write = 0.984601
Bank_Level_Parallism = 2.027185
Bank_Level_Parallism_Col = 1.859067
Bank_Level_Parallism_Ready = 1.180177
write_to_read_ratio_blp_rw_average = 0.728996
GrpLevelPara = 1.617180 

BW Util details:
bwutil = 0.385746 
total_CMD = 870012 
util_bw = 335604 
Wasted_Col = 221710 
Wasted_Row = 14401 
Idle = 298297 

BW Util Bottlenecks: 
RCDc_limit = 20752 
RCDWRc_limit = 18878 
WTRc_limit = 90236 
RTWc_limit = 99739 
CCDLc_limit = 170749 
rwq = 0 
CCDLc_limit_alone = 150565 
WTRc_limit_alone = 76517 
RTWc_limit_alone = 93274 

Commands details: 
total_CMD = 870012 
n_nop = 526990 
Read = 59348 
Write = 255296 
L2_Alloc = 0 
L2_WB = 20960 
n_act = 7339 
n_pre = 7323 
n_ref = 0 
n_req = 319884 
total_req = 335604 

Dual Bus Interface Util: 
issued_total_row = 14662 
issued_total_col = 335604 
Row_Bus_Util =  0.016853 
CoL_Bus_Util = 0.385746 
Either_Row_CoL_Bus_Util = 0.394273 
Issued_on_Two_Bus_Simul_Util = 0.008326 
issued_two_Eff = 0.021118 
queue_avg = 6.323006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32301
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=525895 n_act=8421 n_pre=8405 n_ref_event=0 n_req=319859 n_rd=59293 n_rd_L2_A=0 n_write=255328 n_wr_bk=20952 bw_util=0.3857
n_activity=640470 dram_eff=0.5239
bk0: 3676a 754005i bk1: 3632a 827713i bk2: 3672a 827235i bk3: 3688a 748530i bk4: 3712a 827984i bk5: 3712a 828230i bk6: 3648a 826026i bk7: 3672a 825921i bk8: 3728a 826115i bk9: 3720a 826394i bk10: 3704a 829907i bk11: 3720a 826852i bk12: 3736a 823853i bk13: 3744a 824204i bk14: 3760a 816998i bk15: 3769a 814101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973673
Row_Buffer_Locality_read = 0.942067
Row_Buffer_Locality_write = 0.980865
Bank_Level_Parallism = 2.060243
Bank_Level_Parallism_Col = 1.862205
Bank_Level_Parallism_Ready = 1.192358
write_to_read_ratio_blp_rw_average = 0.735572
GrpLevelPara = 1.626634 

BW Util details:
bwutil = 0.385711 
total_CMD = 870012 
util_bw = 335573 
Wasted_Col = 222861 
Wasted_Row = 17218 
Idle = 294360 

BW Util Bottlenecks: 
RCDc_limit = 21212 
RCDWRc_limit = 23785 
WTRc_limit = 83872 
RTWc_limit = 106476 
CCDLc_limit = 166153 
rwq = 0 
CCDLc_limit_alone = 145826 
WTRc_limit_alone = 70807 
RTWc_limit_alone = 99214 

Commands details: 
total_CMD = 870012 
n_nop = 525895 
Read = 59293 
Write = 255328 
L2_Alloc = 0 
L2_WB = 20952 
n_act = 8421 
n_pre = 8405 
n_ref = 0 
n_req = 319859 
total_req = 335573 

Dual Bus Interface Util: 
issued_total_row = 16826 
issued_total_col = 335573 
Row_Bus_Util =  0.019340 
CoL_Bus_Util = 0.385711 
Either_Row_CoL_Bus_Util = 0.395531 
Issued_on_Two_Bus_Simul_Util = 0.009519 
issued_two_Eff = 0.024067 
queue_avg = 6.507569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.50757
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=525970 n_act=8328 n_pre=8312 n_ref_event=0 n_req=319795 n_rd=59288 n_rd_L2_A=0 n_write=255264 n_wr_bk=20968 bw_util=0.3856
n_activity=638265 dram_eff=0.5257
bk0: 3668a 751514i bk1: 3656a 826791i bk2: 3668a 824499i bk3: 3680a 752946i bk4: 3712a 827416i bk5: 3712a 826294i bk6: 3656a 827566i bk7: 3632a 827410i bk8: 3744a 824158i bk9: 3720a 825647i bk10: 3724a 828289i bk11: 3696a 826783i bk12: 3744a 824353i bk13: 3752a 823955i bk14: 3752a 816402i bk15: 3772a 816567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973958
Row_Buffer_Locality_read = 0.942366
Row_Buffer_Locality_write = 0.981148
Bank_Level_Parallism = 2.073956
Bank_Level_Parallism_Col = 1.872703
Bank_Level_Parallism_Ready = 1.186755
write_to_read_ratio_blp_rw_average = 0.738719
GrpLevelPara = 1.637245 

BW Util details:
bwutil = 0.385650 
total_CMD = 870012 
util_bw = 335520 
Wasted_Col = 221871 
Wasted_Row = 16101 
Idle = 296520 

BW Util Bottlenecks: 
RCDc_limit = 21007 
RCDWRc_limit = 23321 
WTRc_limit = 87765 
RTWc_limit = 105301 
CCDLc_limit = 168363 
rwq = 0 
CCDLc_limit_alone = 148138 
WTRc_limit_alone = 74751 
RTWc_limit_alone = 98090 

Commands details: 
total_CMD = 870012 
n_nop = 525970 
Read = 59288 
Write = 255264 
L2_Alloc = 0 
L2_WB = 20968 
n_act = 8328 
n_pre = 8312 
n_ref = 0 
n_req = 319795 
total_req = 335520 

Dual Bus Interface Util: 
issued_total_row = 16640 
issued_total_col = 335520 
Row_Bus_Util =  0.019126 
CoL_Bus_Util = 0.385650 
Either_Row_CoL_Bus_Util = 0.395445 
Issued_on_Two_Bus_Simul_Util = 0.009331 
issued_two_Eff = 0.023596 
queue_avg = 6.707174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.70717
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=526138 n_act=8260 n_pre=8244 n_ref_event=0 n_req=319817 n_rd=59273 n_rd_L2_A=0 n_write=255305 n_wr_bk=20956 bw_util=0.3857
n_activity=640677 dram_eff=0.5237
bk0: 3680a 755435i bk1: 3656a 824792i bk2: 3664a 821587i bk3: 3680a 746778i bk4: 3712a 826281i bk5: 3712a 826037i bk6: 3656a 825068i bk7: 3636a 825183i bk8: 3736a 825341i bk9: 3720a 826788i bk10: 3720a 828464i bk11: 3696a 827085i bk12: 3740a 825630i bk13: 3752a 823948i bk14: 3753a 816922i bk15: 3760a 815916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974173
Row_Buffer_Locality_read = 0.942149
Row_Buffer_Locality_write = 0.981458
Bank_Level_Parallism = 2.078864
Bank_Level_Parallism_Col = 1.879993
Bank_Level_Parallism_Ready = 1.188777
write_to_read_ratio_blp_rw_average = 0.733626
GrpLevelPara = 1.642215 

BW Util details:
bwutil = 0.385666 
total_CMD = 870012 
util_bw = 335534 
Wasted_Col = 225652 
Wasted_Row = 15453 
Idle = 293373 

BW Util Bottlenecks: 
RCDc_limit = 21236 
RCDWRc_limit = 22794 
WTRc_limit = 89085 
RTWc_limit = 109299 
CCDLc_limit = 170651 
rwq = 0 
CCDLc_limit_alone = 150576 
WTRc_limit_alone = 76466 
RTWc_limit_alone = 101843 

Commands details: 
total_CMD = 870012 
n_nop = 526138 
Read = 59273 
Write = 255305 
L2_Alloc = 0 
L2_WB = 20956 
n_act = 8260 
n_pre = 8244 
n_ref = 0 
n_req = 319817 
total_req = 335534 

Dual Bus Interface Util: 
issued_total_row = 16504 
issued_total_col = 335534 
Row_Bus_Util =  0.018970 
CoL_Bus_Util = 0.385666 
Either_Row_CoL_Bus_Util = 0.395252 
Issued_on_Two_Bus_Simul_Util = 0.009384 
issued_two_Eff = 0.023741 
queue_avg = 6.759027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.75903
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=525906 n_act=8271 n_pre=8255 n_ref_event=0 n_req=319831 n_rd=59296 n_rd_L2_A=0 n_write=255296 n_wr_bk=20952 bw_util=0.3857
n_activity=637896 dram_eff=0.526
bk0: 3680a 751414i bk1: 3656a 827247i bk2: 3672a 823429i bk3: 3688a 752837i bk4: 3712a 826855i bk5: 3712a 826307i bk6: 3656a 826764i bk7: 3672a 824579i bk8: 3728a 825447i bk9: 3720a 825246i bk10: 3728a 828665i bk11: 3696a 828167i bk12: 3720a 825468i bk13: 3736a 825386i bk14: 3760a 815542i bk15: 3760a 812829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974139
Row_Buffer_Locality_read = 0.942863
Row_Buffer_Locality_write = 0.981258
Bank_Level_Parallism = 2.079971
Bank_Level_Parallism_Col = 1.880179
Bank_Level_Parallism_Ready = 1.185785
write_to_read_ratio_blp_rw_average = 0.741399
GrpLevelPara = 1.644094 

BW Util details:
bwutil = 0.385677 
total_CMD = 870012 
util_bw = 335544 
Wasted_Col = 222145 
Wasted_Row = 16281 
Idle = 296042 

BW Util Bottlenecks: 
RCDc_limit = 21087 
RCDWRc_limit = 23770 
WTRc_limit = 86173 
RTWc_limit = 109099 
CCDLc_limit = 169510 
rwq = 0 
CCDLc_limit_alone = 149064 
WTRc_limit_alone = 73171 
RTWc_limit_alone = 101655 

Commands details: 
total_CMD = 870012 
n_nop = 525906 
Read = 59296 
Write = 255296 
L2_Alloc = 0 
L2_WB = 20952 
n_act = 8271 
n_pre = 8255 
n_ref = 0 
n_req = 319831 
total_req = 335544 

Dual Bus Interface Util: 
issued_total_row = 16526 
issued_total_col = 335544 
Row_Bus_Util =  0.018995 
CoL_Bus_Util = 0.385677 
Either_Row_CoL_Bus_Util = 0.395519 
Issued_on_Two_Bus_Simul_Util = 0.009154 
issued_two_Eff = 0.023144 
queue_avg = 6.718894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.71889
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=525927 n_act=8274 n_pre=8258 n_ref_event=0 n_req=319845 n_rd=59284 n_rd_L2_A=0 n_write=255325 n_wr_bk=20944 bw_util=0.3857
n_activity=642205 dram_eff=0.5225
bk0: 3672a 754851i bk1: 3640a 826688i bk2: 3664a 823645i bk3: 3688a 745091i bk4: 3712a 828421i bk5: 3712a 827234i bk6: 3656a 828082i bk7: 3668a 825382i bk8: 3736a 826671i bk9: 3720a 827025i bk10: 3728a 828018i bk11: 3704a 828784i bk12: 3720a 824350i bk13: 3736a 825229i bk14: 3768a 814571i bk15: 3760a 813432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974131
Row_Buffer_Locality_read = 0.943088
Row_Buffer_Locality_write = 0.981194
Bank_Level_Parallism = 2.056324
Bank_Level_Parallism_Col = 1.862770
Bank_Level_Parallism_Ready = 1.182451
write_to_read_ratio_blp_rw_average = 0.733199
GrpLevelPara = 1.629161 

BW Util details:
bwutil = 0.385688 
total_CMD = 870012 
util_bw = 335553 
Wasted_Col = 227422 
Wasted_Row = 16974 
Idle = 290063 

BW Util Bottlenecks: 
RCDc_limit = 21048 
RCDWRc_limit = 23546 
WTRc_limit = 87032 
RTWc_limit = 109032 
CCDLc_limit = 171487 
rwq = 0 
CCDLc_limit_alone = 150816 
WTRc_limit_alone = 73802 
RTWc_limit_alone = 101591 

Commands details: 
total_CMD = 870012 
n_nop = 525927 
Read = 59284 
Write = 255325 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 8274 
n_pre = 8258 
n_ref = 0 
n_req = 319845 
total_req = 335553 

Dual Bus Interface Util: 
issued_total_row = 16532 
issued_total_col = 335553 
Row_Bus_Util =  0.019002 
CoL_Bus_Util = 0.385688 
Either_Row_CoL_Bus_Util = 0.395495 
Issued_on_Two_Bus_Simul_Util = 0.009195 
issued_two_Eff = 0.023250 
queue_avg = 6.744720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74472
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=525983 n_act=8257 n_pre=8241 n_ref_event=0 n_req=319914 n_rd=59349 n_rd_L2_A=0 n_write=255328 n_wr_bk=20944 bw_util=0.3858
n_activity=642988 dram_eff=0.522
bk0: 3672a 749102i bk1: 3644a 826576i bk2: 3672a 824660i bk3: 3680a 755612i bk4: 3712a 828299i bk5: 3712a 826470i bk6: 3648a 826891i bk7: 3648a 826583i bk8: 3744a 824940i bk9: 3720a 825724i bk10: 3720a 828332i bk11: 3720a 828447i bk12: 3745a 824963i bk13: 3752a 823743i bk14: 3776a 815867i bk15: 3784a 814581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974190
Row_Buffer_Locality_read = 0.943167
Row_Buffer_Locality_write = 0.981256
Bank_Level_Parallism = 2.057975
Bank_Level_Parallism_Col = 1.862595
Bank_Level_Parallism_Ready = 1.187003
write_to_read_ratio_blp_rw_average = 0.733079
GrpLevelPara = 1.634191 

BW Util details:
bwutil = 0.385766 
total_CMD = 870012 
util_bw = 335621 
Wasted_Col = 225763 
Wasted_Row = 16522 
Idle = 292106 

BW Util Bottlenecks: 
RCDc_limit = 20753 
RCDWRc_limit = 23089 
WTRc_limit = 85510 
RTWc_limit = 109113 
CCDLc_limit = 168314 
rwq = 0 
CCDLc_limit_alone = 148252 
WTRc_limit_alone = 72683 
RTWc_limit_alone = 101878 

Commands details: 
total_CMD = 870012 
n_nop = 525983 
Read = 59349 
Write = 255328 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 8257 
n_pre = 8241 
n_ref = 0 
n_req = 319914 
total_req = 335621 

Dual Bus Interface Util: 
issued_total_row = 16498 
issued_total_col = 335621 
Row_Bus_Util =  0.018963 
CoL_Bus_Util = 0.385766 
Either_Row_CoL_Bus_Util = 0.395430 
Issued_on_Two_Bus_Simul_Util = 0.009299 
issued_two_Eff = 0.023515 
queue_avg = 6.693411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.69341
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=526007 n_act=8232 n_pre=8216 n_ref_event=0 n_req=319797 n_rd=59296 n_rd_L2_A=0 n_write=255261 n_wr_bk=20960 bw_util=0.3856
n_activity=641052 dram_eff=0.5234
bk0: 3672a 755296i bk1: 3624a 826835i bk2: 3664a 825314i bk3: 3680a 745929i bk4: 3712a 827931i bk5: 3712a 826673i bk6: 3648a 827216i bk7: 3640a 827353i bk8: 3736a 824640i bk9: 3720a 826928i bk10: 3720a 829228i bk11: 3720a 827692i bk12: 3752a 823298i bk13: 3752a 822213i bk14: 3776a 815238i bk15: 3768a 815010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974259
Row_Buffer_Locality_read = 0.942357
Row_Buffer_Locality_write = 0.981520
Bank_Level_Parallism = 2.060192
Bank_Level_Parallism_Col = 1.865440
Bank_Level_Parallism_Ready = 1.192026
write_to_read_ratio_blp_rw_average = 0.733938
GrpLevelPara = 1.635383 

BW Util details:
bwutil = 0.385646 
total_CMD = 870012 
util_bw = 335517 
Wasted_Col = 226798 
Wasted_Row = 16852 
Idle = 290845 

BW Util Bottlenecks: 
RCDc_limit = 21037 
RCDWRc_limit = 22799 
WTRc_limit = 85488 
RTWc_limit = 109396 
CCDLc_limit = 169532 
rwq = 0 
CCDLc_limit_alone = 149898 
WTRc_limit_alone = 73044 
RTWc_limit_alone = 102206 

Commands details: 
total_CMD = 870012 
n_nop = 526007 
Read = 59296 
Write = 255261 
L2_Alloc = 0 
L2_WB = 20960 
n_act = 8232 
n_pre = 8216 
n_ref = 0 
n_req = 319797 
total_req = 335517 

Dual Bus Interface Util: 
issued_total_row = 16448 
issued_total_col = 335517 
Row_Bus_Util =  0.018905 
CoL_Bus_Util = 0.385646 
Either_Row_CoL_Bus_Util = 0.395403 
Issued_on_Two_Bus_Simul_Util = 0.009149 
issued_two_Eff = 0.023139 
queue_avg = 6.724808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.72481
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=525976 n_act=8499 n_pre=8483 n_ref_event=0 n_req=319640 n_rd=59173 n_rd_L2_A=0 n_write=255225 n_wr_bk=20962 bw_util=0.3855
n_activity=642002 dram_eff=0.5224
bk0: 3672a 748198i bk1: 3624a 823589i bk2: 3656a 825623i bk3: 3664a 752082i bk4: 3704a 828235i bk5: 3712a 825395i bk6: 3648a 827705i bk7: 3640a 825773i bk8: 3728a 825853i bk9: 3728a 827885i bk10: 3704a 828137i bk11: 3688a 827024i bk12: 3752a 822202i bk13: 3736a 822249i bk14: 3756a 812319i bk15: 3761a 814299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973411
Row_Buffer_Locality_read = 0.939111
Row_Buffer_Locality_write = 0.981203
Bank_Level_Parallism = 2.077681
Bank_Level_Parallism_Col = 1.876768
Bank_Level_Parallism_Ready = 1.192605
write_to_read_ratio_blp_rw_average = 0.733392
GrpLevelPara = 1.635968 

BW Util details:
bwutil = 0.385466 
total_CMD = 870012 
util_bw = 335360 
Wasted_Col = 226780 
Wasted_Row = 16998 
Idle = 290874 

BW Util Bottlenecks: 
RCDc_limit = 22146 
RCDWRc_limit = 23593 
WTRc_limit = 85963 
RTWc_limit = 111528 
CCDLc_limit = 169555 
rwq = 0 
CCDLc_limit_alone = 149074 
WTRc_limit_alone = 73294 
RTWc_limit_alone = 103716 

Commands details: 
total_CMD = 870012 
n_nop = 525976 
Read = 59173 
Write = 255225 
L2_Alloc = 0 
L2_WB = 20962 
n_act = 8499 
n_pre = 8483 
n_ref = 0 
n_req = 319640 
total_req = 335360 

Dual Bus Interface Util: 
issued_total_row = 16982 
issued_total_col = 335360 
Row_Bus_Util =  0.019519 
CoL_Bus_Util = 0.385466 
Either_Row_CoL_Bus_Util = 0.395438 
Issued_on_Two_Bus_Simul_Util = 0.009547 
issued_two_Eff = 0.024143 
queue_avg = 6.743534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74353
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=597547 n_act=8427 n_pre=8411 n_ref_event=0 n_req=248046 n_rd=59200 n_rd_L2_A=0 n_write=183612 n_wr_bk=20936 bw_util=0.3032
n_activity=554717 dram_eff=0.4755
bk0: 3664a 743046i bk1: 3620a 828448i bk2: 3680a 826879i bk3: 3668a 805572i bk4: 3712a 829836i bk5: 3712a 829455i bk6: 3648a 829236i bk7: 3632a 827307i bk8: 3736a 828059i bk9: 3728a 827960i bk10: 3704a 830477i bk11: 3688a 829314i bk12: 3752a 825995i bk13: 3736a 826848i bk14: 3752a 816284i bk15: 3768a 818748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966026
Row_Buffer_Locality_read = 0.940152
Row_Buffer_Locality_write = 0.974138
Bank_Level_Parallism = 2.135596
Bank_Level_Parallism_Col = 1.912054
Bank_Level_Parallism_Ready = 1.238117
write_to_read_ratio_blp_rw_average = 0.710350
GrpLevelPara = 1.645403 

BW Util details:
bwutil = 0.303154 
total_CMD = 870012 
util_bw = 263748 
Wasted_Col = 206765 
Wasted_Row = 18706 
Idle = 380793 

BW Util Bottlenecks: 
RCDc_limit = 22595 
RCDWRc_limit = 23675 
WTRc_limit = 71795 
RTWc_limit = 100808 
CCDLc_limit = 153630 
rwq = 0 
CCDLc_limit_alone = 136412 
WTRc_limit_alone = 62020 
RTWc_limit_alone = 93365 

Commands details: 
total_CMD = 870012 
n_nop = 597547 
Read = 59200 
Write = 183612 
L2_Alloc = 0 
L2_WB = 20936 
n_act = 8427 
n_pre = 8411 
n_ref = 0 
n_req = 248046 
total_req = 263748 

Dual Bus Interface Util: 
issued_total_row = 16838 
issued_total_col = 263748 
Row_Bus_Util =  0.019354 
CoL_Bus_Util = 0.303154 
Either_Row_CoL_Bus_Util = 0.313174 
Issued_on_Two_Bus_Simul_Util = 0.009334 
issued_two_Eff = 0.029806 
queue_avg = 6.157604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.1576
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=609971 n_act=7311 n_pre=7295 n_ref_event=0 n_req=236818 n_rd=59313 n_rd_L2_A=0 n_write=172269 n_wr_bk=20941 bw_util=0.2903
n_activity=537782 dram_eff=0.4696
bk0: 3664a 739257i bk1: 3640a 828243i bk2: 3680a 830473i bk3: 3664a 830195i bk4: 3712a 832192i bk5: 3712a 831291i bk6: 3632a 830415i bk7: 3644a 829866i bk8: 3744a 828435i bk9: 3720a 831481i bk10: 3744a 832392i bk11: 3728a 830869i bk12: 3752a 827875i bk13: 3752a 827973i bk14: 3757a 820738i bk15: 3768a 820016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969128
Row_Buffer_Locality_read = 0.945189
Row_Buffer_Locality_write = 0.977127
Bank_Level_Parallism = 2.074074
Bank_Level_Parallism_Col = 1.879140
Bank_Level_Parallism_Ready = 1.199277
write_to_read_ratio_blp_rw_average = 0.690814
GrpLevelPara = 1.630894 

BW Util details:
bwutil = 0.290252 
total_CMD = 870012 
util_bw = 252523 
Wasted_Col = 206186 
Wasted_Row = 16346 
Idle = 394957 

BW Util Bottlenecks: 
RCDc_limit = 20968 
RCDWRc_limit = 19618 
WTRc_limit = 80127 
RTWc_limit = 86176 
CCDLc_limit = 158551 
rwq = 0 
CCDLc_limit_alone = 141431 
WTRc_limit_alone = 69341 
RTWc_limit_alone = 79842 

Commands details: 
total_CMD = 870012 
n_nop = 609971 
Read = 59313 
Write = 172269 
L2_Alloc = 0 
L2_WB = 20941 
n_act = 7311 
n_pre = 7295 
n_ref = 0 
n_req = 236818 
total_req = 252523 

Dual Bus Interface Util: 
issued_total_row = 14606 
issued_total_col = 252523 
Row_Bus_Util =  0.016788 
CoL_Bus_Util = 0.290252 
Either_Row_CoL_Bus_Util = 0.298894 
Issued_on_Two_Bus_Simul_Util = 0.008147 
issued_two_Eff = 0.027257 
queue_avg = 6.379533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.37953
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=615284 n_act=7198 n_pre=7182 n_ref_event=0 n_req=231741 n_rd=59320 n_rd_L2_A=0 n_write=167184 n_wr_bk=20948 bw_util=0.2844
n_activity=510865 dram_eff=0.4844
bk0: 3664a 745786i bk1: 3640a 827953i bk2: 3680a 831395i bk3: 3664a 828895i bk4: 3712a 831399i bk5: 3712a 830634i bk6: 3632a 829932i bk7: 3656a 832898i bk8: 3744a 829400i bk9: 3720a 830075i bk10: 3744a 831836i bk11: 3728a 832232i bk12: 3752a 829201i bk13: 3744a 830356i bk14: 3760a 820135i bk15: 3768a 816935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968939
Row_Buffer_Locality_read = 0.946291
Row_Buffer_Locality_write = 0.976731
Bank_Level_Parallism = 2.111261
Bank_Level_Parallism_Col = 1.912166
Bank_Level_Parallism_Ready = 1.209346
write_to_read_ratio_blp_rw_average = 0.683718
GrpLevelPara = 1.650654 

BW Util details:
bwutil = 0.284424 
total_CMD = 870012 
util_bw = 247452 
Wasted_Col = 198387 
Wasted_Row = 14962 
Idle = 409211 

BW Util Bottlenecks: 
RCDc_limit = 20040 
RCDWRc_limit = 19206 
WTRc_limit = 79662 
RTWc_limit = 82702 
CCDLc_limit = 155718 
rwq = 0 
CCDLc_limit_alone = 138818 
WTRc_limit_alone = 68556 
RTWc_limit_alone = 76908 

Commands details: 
total_CMD = 870012 
n_nop = 615284 
Read = 59320 
Write = 167184 
L2_Alloc = 0 
L2_WB = 20948 
n_act = 7198 
n_pre = 7182 
n_ref = 0 
n_req = 231741 
total_req = 247452 

Dual Bus Interface Util: 
issued_total_row = 14380 
issued_total_col = 247452 
Row_Bus_Util =  0.016529 
CoL_Bus_Util = 0.284424 
Either_Row_CoL_Bus_Util = 0.292787 
Issued_on_Two_Bus_Simul_Util = 0.008165 
issued_two_Eff = 0.027889 
queue_avg = 6.129820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.12982
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=609310 n_act=7906 n_pre=7890 n_ref_event=0 n_req=236713 n_rd=59253 n_rd_L2_A=0 n_write=172221 n_wr_bk=20953 bw_util=0.2901
n_activity=537764 dram_eff=0.4694
bk0: 3656a 737365i bk1: 3632a 827621i bk2: 3676a 828698i bk3: 3676a 827406i bk4: 3704a 828903i bk5: 3712a 825909i bk6: 3632a 830674i bk7: 3640a 827743i bk8: 3728a 826883i bk9: 3728a 827694i bk10: 3720a 831035i bk11: 3716a 829174i bk12: 3776a 823938i bk13: 3736a 827285i bk14: 3768a 815133i bk15: 3753a 817264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966601
Row_Buffer_Locality_read = 0.946298
Row_Buffer_Locality_write = 0.973380
Bank_Level_Parallism = 2.157436
Bank_Level_Parallism_Col = 1.940387
Bank_Level_Parallism_Ready = 1.247260
write_to_read_ratio_blp_rw_average = 0.702126
GrpLevelPara = 1.665936 

BW Util details:
bwutil = 0.290142 
total_CMD = 870012 
util_bw = 252427 
Wasted_Col = 205340 
Wasted_Row = 16954 
Idle = 395291 

BW Util Bottlenecks: 
RCDc_limit = 20377 
RCDWRc_limit = 22939 
WTRc_limit = 75546 
RTWc_limit = 102393 
CCDLc_limit = 153589 
rwq = 0 
CCDLc_limit_alone = 136665 
WTRc_limit_alone = 65666 
RTWc_limit_alone = 95349 

Commands details: 
total_CMD = 870012 
n_nop = 609310 
Read = 59253 
Write = 172221 
L2_Alloc = 0 
L2_WB = 20953 
n_act = 7906 
n_pre = 7890 
n_ref = 0 
n_req = 236713 
total_req = 252427 

Dual Bus Interface Util: 
issued_total_row = 15796 
issued_total_col = 252427 
Row_Bus_Util =  0.018156 
CoL_Bus_Util = 0.290142 
Either_Row_CoL_Bus_Util = 0.299653 
Issued_on_Two_Bus_Simul_Util = 0.008645 
issued_two_Eff = 0.028849 
queue_avg = 6.144954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.14495
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=614465 n_act=7912 n_pre=7896 n_ref_event=0 n_req=231688 n_rd=59252 n_rd_L2_A=0 n_write=167200 n_wr_bk=20944 bw_util=0.2844
n_activity=514269 dram_eff=0.4811
bk0: 3656a 742921i bk1: 3624a 829092i bk2: 3688a 827542i bk3: 3672a 829190i bk4: 3704a 828613i bk5: 3712a 828686i bk6: 3640a 830519i bk7: 3640a 829431i bk8: 3728a 828294i bk9: 3728a 827062i bk10: 3720a 828822i bk11: 3712a 827404i bk12: 3768a 825978i bk13: 3744a 825676i bk14: 3764a 817172i bk15: 3752a 815966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965851
Row_Buffer_Locality_read = 0.946432
Row_Buffer_Locality_write = 0.972523
Bank_Level_Parallism = 2.174988
Bank_Level_Parallism_Col = 1.950498
Bank_Level_Parallism_Ready = 1.242082
write_to_read_ratio_blp_rw_average = 0.691500
GrpLevelPara = 1.671811 

BW Util details:
bwutil = 0.284359 
total_CMD = 870012 
util_bw = 247396 
Wasted_Col = 200291 
Wasted_Row = 16459 
Idle = 405866 

BW Util Bottlenecks: 
RCDc_limit = 20060 
RCDWRc_limit = 22549 
WTRc_limit = 76681 
RTWc_limit = 93451 
CCDLc_limit = 152290 
rwq = 0 
CCDLc_limit_alone = 136028 
WTRc_limit_alone = 66691 
RTWc_limit_alone = 87179 

Commands details: 
total_CMD = 870012 
n_nop = 614465 
Read = 59252 
Write = 167200 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 7912 
n_pre = 7896 
n_ref = 0 
n_req = 231688 
total_req = 247396 

Dual Bus Interface Util: 
issued_total_row = 15808 
issued_total_col = 247396 
Row_Bus_Util =  0.018170 
CoL_Bus_Util = 0.284359 
Either_Row_CoL_Bus_Util = 0.293728 
Issued_on_Two_Bus_Simul_Util = 0.008801 
issued_two_Eff = 0.029963 
queue_avg = 6.063053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.06305
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=680984 n_act=7971 n_pre=7955 n_ref_event=0 n_req=165039 n_rd=59213 n_rd_L2_A=0 n_write=100588 n_wr_bk=20949 bw_util=0.2078
n_activity=398527 dram_eff=0.4535
bk0: 3668a 811794i bk1: 3624a 830326i bk2: 3696a 830399i bk3: 3660a 831415i bk4: 3712a 832020i bk5: 3712a 830199i bk6: 3648a 830392i bk7: 3648a 831792i bk8: 3712a 830915i bk9: 3728a 829819i bk10: 3704a 830496i bk11: 3716a 830547i bk12: 3744a 827694i bk13: 3745a 829601i bk14: 3760a 820700i bk15: 3736a 819489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951702
Row_Buffer_Locality_read = 0.946481
Row_Buffer_Locality_write = 0.954624
Bank_Level_Parallism = 2.519121
Bank_Level_Parallism_Col = 2.231042
Bank_Level_Parallism_Ready = 1.326573
write_to_read_ratio_blp_rw_average = 0.602186
GrpLevelPara = 1.864326 

BW Util details:
bwutil = 0.207756 
total_CMD = 870012 
util_bw = 180750 
Wasted_Col = 133166 
Wasted_Row = 18594 
Idle = 537502 

BW Util Bottlenecks: 
RCDc_limit = 20513 
RCDWRc_limit = 22772 
WTRc_limit = 56139 
RTWc_limit = 94944 
CCDLc_limit = 83934 
rwq = 0 
CCDLc_limit_alone = 70245 
WTRc_limit_alone = 49106 
RTWc_limit_alone = 88288 

Commands details: 
total_CMD = 870012 
n_nop = 680984 
Read = 59213 
Write = 100588 
L2_Alloc = 0 
L2_WB = 20949 
n_act = 7971 
n_pre = 7955 
n_ref = 0 
n_req = 165039 
total_req = 180750 

Dual Bus Interface Util: 
issued_total_row = 15926 
issued_total_col = 180750 
Row_Bus_Util =  0.018305 
CoL_Bus_Util = 0.207756 
Either_Row_CoL_Bus_Util = 0.217271 
Issued_on_Two_Bus_Simul_Util = 0.008791 
issued_two_Eff = 0.040460 
queue_avg = 4.744409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.74441
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=698644 n_act=6858 n_pre=6842 n_ref_event=0 n_req=148618 n_rd=59368 n_rd_L2_A=0 n_write=84000 n_wr_bk=21000 bw_util=0.1889
n_activity=325852 dram_eff=0.5044
bk0: 3664a 832442i bk1: 3648a 830982i bk2: 3704a 834164i bk3: 3664a 833169i bk4: 3712a 833476i bk5: 3712a 834326i bk6: 3632a 834580i bk7: 3680a 832840i bk8: 3720a 834117i bk9: 3752a 832191i bk10: 3712a 833164i bk11: 3720a 833349i bk12: 3768a 829005i bk13: 3752a 830774i bk14: 3784a 821109i bk15: 3744a 823186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953855
Row_Buffer_Locality_read = 0.949485
Row_Buffer_Locality_write = 0.956762
Bank_Level_Parallism = 2.618021
Bank_Level_Parallism_Col = 2.324845
Bank_Level_Parallism_Ready = 1.340942
write_to_read_ratio_blp_rw_average = 0.559975
GrpLevelPara = 1.918303 

BW Util details:
bwutil = 0.188926 
total_CMD = 870012 
util_bw = 164368 
Wasted_Col = 115241 
Wasted_Row = 12954 
Idle = 577449 

BW Util Bottlenecks: 
RCDc_limit = 19144 
RCDWRc_limit = 17548 
WTRc_limit = 53066 
RTWc_limit = 81322 
CCDLc_limit = 81216 
rwq = 0 
CCDLc_limit_alone = 68106 
WTRc_limit_alone = 45723 
RTWc_limit_alone = 75555 

Commands details: 
total_CMD = 870012 
n_nop = 698644 
Read = 59368 
Write = 84000 
L2_Alloc = 0 
L2_WB = 21000 
n_act = 6858 
n_pre = 6842 
n_ref = 0 
n_req = 148618 
total_req = 164368 

Dual Bus Interface Util: 
issued_total_row = 13700 
issued_total_col = 164368 
Row_Bus_Util =  0.015747 
CoL_Bus_Util = 0.188926 
Either_Row_CoL_Bus_Util = 0.196972 
Issued_on_Two_Bus_Simul_Util = 0.007701 
issued_two_Eff = 0.039097 
queue_avg = 4.337431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.33743
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=698266 n_act=7004 n_pre=6988 n_ref_event=0 n_req=148756 n_rd=59401 n_rd_L2_A=0 n_write=84112 n_wr_bk=20972 bw_util=0.1891
n_activity=327750 dram_eff=0.5019
bk0: 3656a 830725i bk1: 3656a 827988i bk2: 3704a 832894i bk3: 3664a 831481i bk4: 3712a 833170i bk5: 3712a 833466i bk6: 3632a 833843i bk7: 3664a 833318i bk8: 3736a 830349i bk9: 3748a 832639i bk10: 3716a 831737i bk11: 3724a 831776i bk12: 3768a 829654i bk13: 3760a 833664i bk14: 3785a 821276i bk15: 3764a 817817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952916
Row_Buffer_Locality_read = 0.947223
Row_Buffer_Locality_write = 0.956701
Bank_Level_Parallism = 2.661389
Bank_Level_Parallism_Col = 2.372763
Bank_Level_Parallism_Ready = 1.354786
write_to_read_ratio_blp_rw_average = 0.558452
GrpLevelPara = 1.940478 

BW Util details:
bwutil = 0.189061 
total_CMD = 870012 
util_bw = 164485 
Wasted_Col = 116320 
Wasted_Row = 13459 
Idle = 575748 

BW Util Bottlenecks: 
RCDc_limit = 20235 
RCDWRc_limit = 17587 
WTRc_limit = 54377 
RTWc_limit = 86825 
CCDLc_limit = 80843 
rwq = 0 
CCDLc_limit_alone = 67330 
WTRc_limit_alone = 46907 
RTWc_limit_alone = 80782 

Commands details: 
total_CMD = 870012 
n_nop = 698266 
Read = 59401 
Write = 84112 
L2_Alloc = 0 
L2_WB = 20972 
n_act = 7004 
n_pre = 6988 
n_ref = 0 
n_req = 148756 
total_req = 164485 

Dual Bus Interface Util: 
issued_total_row = 13992 
issued_total_col = 164485 
Row_Bus_Util =  0.016083 
CoL_Bus_Util = 0.189061 
Either_Row_CoL_Bus_Util = 0.197406 
Issued_on_Two_Bus_Simul_Util = 0.007737 
issued_two_Eff = 0.039192 
queue_avg = 4.279573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.27957
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=696929 n_act=8050 n_pre=8034 n_ref_event=0 n_req=148835 n_rd=59360 n_rd_L2_A=0 n_write=84240 n_wr_bk=20937 bw_util=0.1891
n_activity=330858 dram_eff=0.4973
bk0: 3664a 829769i bk1: 3656a 831518i bk2: 3704a 830334i bk3: 3664a 831532i bk4: 3712a 831567i bk5: 3712a 829387i bk6: 3632a 830224i bk7: 3640a 831146i bk8: 3736a 828163i bk9: 3740a 829977i bk10: 3704a 831956i bk11: 3716a 827353i bk12: 3768a 826200i bk13: 3760a 828603i bk14: 3784a 823517i bk15: 3768a 816380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945913
Row_Buffer_Locality_read = 0.944912
Row_Buffer_Locality_write = 0.946577
Bank_Level_Parallism = 2.711050
Bank_Level_Parallism_Col = 2.378148
Bank_Level_Parallism_Ready = 1.364544
write_to_read_ratio_blp_rw_average = 0.568423
GrpLevelPara = 1.958653 

BW Util details:
bwutil = 0.189120 
total_CMD = 870012 
util_bw = 164537 
Wasted_Col = 117873 
Wasted_Row = 16884 
Idle = 570718 

BW Util Bottlenecks: 
RCDc_limit = 21478 
RCDWRc_limit = 22130 
WTRc_limit = 51229 
RTWc_limit = 90894 
CCDLc_limit = 78281 
rwq = 0 
CCDLc_limit_alone = 65157 
WTRc_limit_alone = 44511 
RTWc_limit_alone = 84488 

Commands details: 
total_CMD = 870012 
n_nop = 696929 
Read = 59360 
Write = 84240 
L2_Alloc = 0 
L2_WB = 20937 
n_act = 8050 
n_pre = 8034 
n_ref = 0 
n_req = 148835 
total_req = 164537 

Dual Bus Interface Util: 
issued_total_row = 16084 
issued_total_col = 164537 
Row_Bus_Util =  0.018487 
CoL_Bus_Util = 0.189120 
Either_Row_CoL_Bus_Util = 0.198943 
Issued_on_Two_Bus_Simul_Util = 0.008664 
issued_two_Eff = 0.043551 
queue_avg = 4.493195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49319
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=697267 n_act=7799 n_pre=7783 n_ref_event=0 n_req=148909 n_rd=59421 n_rd_L2_A=0 n_write=84256 n_wr_bk=20928 bw_util=0.1892
n_activity=325040 dram_eff=0.5064
bk0: 3656a 830961i bk1: 3648a 830966i bk2: 3704a 832548i bk3: 3664a 829423i bk4: 3712a 832581i bk5: 3712a 830735i bk6: 3656a 833214i bk7: 3648a 831580i bk8: 3736a 830203i bk9: 3748a 829291i bk10: 3712a 831833i bk11: 3744a 831249i bk12: 3776a 828183i bk13: 3760a 828468i bk14: 3768a 821138i bk15: 3777a 820483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947626
Row_Buffer_Locality_read = 0.946012
Row_Buffer_Locality_write = 0.948697
Bank_Level_Parallism = 2.688591
Bank_Level_Parallism_Col = 2.348886
Bank_Level_Parallism_Ready = 1.348173
write_to_read_ratio_blp_rw_average = 0.567502
GrpLevelPara = 1.946220 

BW Util details:
bwutil = 0.189199 
total_CMD = 870012 
util_bw = 164605 
Wasted_Col = 117080 
Wasted_Row = 14472 
Idle = 573855 

BW Util Bottlenecks: 
RCDc_limit = 20381 
RCDWRc_limit = 21255 
WTRc_limit = 52420 
RTWc_limit = 87193 
CCDLc_limit = 79805 
rwq = 0 
CCDLc_limit_alone = 66412 
WTRc_limit_alone = 45251 
RTWc_limit_alone = 80969 

Commands details: 
total_CMD = 870012 
n_nop = 697267 
Read = 59421 
Write = 84256 
L2_Alloc = 0 
L2_WB = 20928 
n_act = 7799 
n_pre = 7783 
n_ref = 0 
n_req = 148909 
total_req = 164605 

Dual Bus Interface Util: 
issued_total_row = 15582 
issued_total_col = 164605 
Row_Bus_Util =  0.017910 
CoL_Bus_Util = 0.189199 
Either_Row_CoL_Bus_Util = 0.198555 
Issued_on_Two_Bus_Simul_Util = 0.008554 
issued_two_Eff = 0.043081 
queue_avg = 4.519752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51975
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=697503 n_act=7663 n_pre=7647 n_ref_event=0 n_req=148849 n_rd=59420 n_rd_L2_A=0 n_write=84192 n_wr_bk=20945 bw_util=0.1891
n_activity=327690 dram_eff=0.5022
bk0: 3656a 829639i bk1: 3656a 831492i bk2: 3696a 833054i bk3: 3664a 832512i bk4: 3712a 833221i bk5: 3712a 832008i bk6: 3652a 832229i bk7: 3648a 831482i bk8: 3736a 830111i bk9: 3752a 828574i bk10: 3712a 831835i bk11: 3744a 831345i bk12: 3776a 828833i bk13: 3756a 831132i bk14: 3772a 820665i bk15: 3776a 821678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948518
Row_Buffer_Locality_read = 0.947391
Row_Buffer_Locality_write = 0.949267
Bank_Level_Parallism = 2.664026
Bank_Level_Parallism_Col = 2.332883
Bank_Level_Parallism_Ready = 1.353057
write_to_read_ratio_blp_rw_average = 0.572194
GrpLevelPara = 1.939666 

BW Util details:
bwutil = 0.189143 
total_CMD = 870012 
util_bw = 164557 
Wasted_Col = 117350 
Wasted_Row = 14348 
Idle = 573757 

BW Util Bottlenecks: 
RCDc_limit = 20183 
RCDWRc_limit = 21211 
WTRc_limit = 50383 
RTWc_limit = 90307 
CCDLc_limit = 79091 
rwq = 0 
CCDLc_limit_alone = 65971 
WTRc_limit_alone = 43719 
RTWc_limit_alone = 83851 

Commands details: 
total_CMD = 870012 
n_nop = 697503 
Read = 59420 
Write = 84192 
L2_Alloc = 0 
L2_WB = 20945 
n_act = 7663 
n_pre = 7647 
n_ref = 0 
n_req = 148849 
total_req = 164557 

Dual Bus Interface Util: 
issued_total_row = 15310 
issued_total_col = 164557 
Row_Bus_Util =  0.017597 
CoL_Bus_Util = 0.189143 
Either_Row_CoL_Bus_Util = 0.198283 
Issued_on_Two_Bus_Simul_Util = 0.008457 
issued_two_Eff = 0.042653 
queue_avg = 4.373675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.37368
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=697636 n_act=7710 n_pre=7694 n_ref_event=0 n_req=148799 n_rd=59383 n_rd_L2_A=0 n_write=84180 n_wr_bk=20944 bw_util=0.1891
n_activity=325736 dram_eff=0.505
bk0: 3656a 829680i bk1: 3656a 831926i bk2: 3688a 831185i bk3: 3680a 831791i bk4: 3712a 832527i bk5: 3712a 830167i bk6: 3632a 832853i bk7: 3640a 831577i bk8: 3744a 831584i bk9: 3752a 831197i bk10: 3748a 830776i bk11: 3728a 831406i bk12: 3760a 829782i bk13: 3746a 830028i bk14: 3761a 821760i bk15: 3768a 819337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948185
Row_Buffer_Locality_read = 0.947072
Row_Buffer_Locality_write = 0.948924
Bank_Level_Parallism = 2.672435
Bank_Level_Parallism_Col = 2.341898
Bank_Level_Parallism_Ready = 1.350702
write_to_read_ratio_blp_rw_average = 0.567930
GrpLevelPara = 1.953133 

BW Util details:
bwutil = 0.189086 
total_CMD = 870012 
util_bw = 164507 
Wasted_Col = 117213 
Wasted_Row = 14420 
Idle = 573872 

BW Util Bottlenecks: 
RCDc_limit = 19994 
RCDWRc_limit = 21460 
WTRc_limit = 51160 
RTWc_limit = 87682 
CCDLc_limit = 78606 
rwq = 0 
CCDLc_limit_alone = 65970 
WTRc_limit_alone = 44303 
RTWc_limit_alone = 81903 

Commands details: 
total_CMD = 870012 
n_nop = 697636 
Read = 59383 
Write = 84180 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 7710 
n_pre = 7694 
n_ref = 0 
n_req = 148799 
total_req = 164507 

Dual Bus Interface Util: 
issued_total_row = 15404 
issued_total_col = 164507 
Row_Bus_Util =  0.017706 
CoL_Bus_Util = 0.189086 
Either_Row_CoL_Bus_Util = 0.198131 
Issued_on_Two_Bus_Simul_Util = 0.008661 
issued_two_Eff = 0.043713 
queue_avg = 4.439346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43935
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=697271 n_act=7751 n_pre=7735 n_ref_event=0 n_req=148921 n_rd=59400 n_rd_L2_A=0 n_write=84288 n_wr_bk=20929 bw_util=0.1892
n_activity=329880 dram_eff=0.499
bk0: 3656a 829994i bk1: 3664a 830996i bk2: 3688a 831796i bk3: 3684a 832403i bk4: 3712a 833128i bk5: 3712a 830726i bk6: 3640a 831997i bk7: 3648a 831840i bk8: 3744a 831020i bk9: 3752a 831110i bk10: 3744a 831498i bk11: 3720a 828875i bk12: 3756a 827848i bk13: 3752a 828303i bk14: 3752a 823226i bk15: 3776a 818513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947952
Row_Buffer_Locality_read = 0.947290
Row_Buffer_Locality_write = 0.948392
Bank_Level_Parallism = 2.670004
Bank_Level_Parallism_Col = 2.338568
Bank_Level_Parallism_Ready = 1.347030
write_to_read_ratio_blp_rw_average = 0.569291
GrpLevelPara = 1.946195 

BW Util details:
bwutil = 0.189212 
total_CMD = 870012 
util_bw = 164617 
Wasted_Col = 118639 
Wasted_Row = 14811 
Idle = 571945 

BW Util Bottlenecks: 
RCDc_limit = 20175 
RCDWRc_limit = 21491 
WTRc_limit = 51153 
RTWc_limit = 90491 
CCDLc_limit = 79027 
rwq = 0 
CCDLc_limit_alone = 66348 
WTRc_limit_alone = 44765 
RTWc_limit_alone = 84200 

Commands details: 
total_CMD = 870012 
n_nop = 697271 
Read = 59400 
Write = 84288 
L2_Alloc = 0 
L2_WB = 20929 
n_act = 7751 
n_pre = 7735 
n_ref = 0 
n_req = 148921 
total_req = 164617 

Dual Bus Interface Util: 
issued_total_row = 15486 
issued_total_col = 164617 
Row_Bus_Util =  0.017800 
CoL_Bus_Util = 0.189212 
Either_Row_CoL_Bus_Util = 0.198550 
Issued_on_Two_Bus_Simul_Util = 0.008462 
issued_two_Eff = 0.042619 
queue_avg = 4.509193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50919
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=697305 n_act=7859 n_pre=7843 n_ref_event=0 n_req=148864 n_rd=59344 n_rd_L2_A=0 n_write=84288 n_wr_bk=20928 bw_util=0.1891
n_activity=329230 dram_eff=0.4998
bk0: 3660a 830202i bk1: 3664a 830447i bk2: 3696a 832285i bk3: 3680a 830885i bk4: 3712a 830445i bk5: 3712a 829806i bk6: 3628a 831569i bk7: 3668a 830976i bk8: 3744a 831546i bk9: 3744a 830371i bk10: 3732a 831325i bk11: 3712a 830761i bk12: 3728a 828176i bk13: 3736a 826806i bk14: 3768a 823143i bk15: 3760a 817405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947207
Row_Buffer_Locality_read = 0.945909
Row_Buffer_Locality_write = 0.948067
Bank_Level_Parallism = 2.694141
Bank_Level_Parallism_Col = 2.362998
Bank_Level_Parallism_Ready = 1.358562
write_to_read_ratio_blp_rw_average = 0.569194
GrpLevelPara = 1.947908 

BW Util details:
bwutil = 0.189147 
total_CMD = 870012 
util_bw = 164560 
Wasted_Col = 117816 
Wasted_Row = 15644 
Idle = 571992 

BW Util Bottlenecks: 
RCDc_limit = 20373 
RCDWRc_limit = 21481 
WTRc_limit = 50929 
RTWc_limit = 90487 
CCDLc_limit = 80450 
rwq = 0 
CCDLc_limit_alone = 66796 
WTRc_limit_alone = 43771 
RTWc_limit_alone = 83991 

Commands details: 
total_CMD = 870012 
n_nop = 697305 
Read = 59344 
Write = 84288 
L2_Alloc = 0 
L2_WB = 20928 
n_act = 7859 
n_pre = 7843 
n_ref = 0 
n_req = 148864 
total_req = 164560 

Dual Bus Interface Util: 
issued_total_row = 15702 
issued_total_col = 164560 
Row_Bus_Util =  0.018048 
CoL_Bus_Util = 0.189147 
Either_Row_CoL_Bus_Util = 0.198511 
Issued_on_Two_Bus_Simul_Util = 0.008684 
issued_two_Eff = 0.043745 
queue_avg = 4.488198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4882
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=697369 n_act=7730 n_pre=7714 n_ref_event=0 n_req=148853 n_rd=59332 n_rd_L2_A=0 n_write=84288 n_wr_bk=20929 bw_util=0.1891
n_activity=329195 dram_eff=0.4999
bk0: 3652a 828685i bk1: 3664a 830480i bk2: 3688a 829983i bk3: 3680a 830445i bk4: 3712a 831943i bk5: 3712a 829426i bk6: 3628a 830635i bk7: 3672a 831589i bk8: 3744a 829833i bk9: 3728a 830509i bk10: 3736a 830818i bk11: 3728a 830273i bk12: 3728a 831137i bk13: 3740a 828024i bk14: 3760a 822119i bk15: 3760a 821566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948070
Row_Buffer_Locality_read = 0.947448
Row_Buffer_Locality_write = 0.948481
Bank_Level_Parallism = 2.693391
Bank_Level_Parallism_Col = 2.364794
Bank_Level_Parallism_Ready = 1.366772
write_to_read_ratio_blp_rw_average = 0.572633
GrpLevelPara = 1.946797 

BW Util details:
bwutil = 0.189134 
total_CMD = 870012 
util_bw = 164549 
Wasted_Col = 117999 
Wasted_Row = 15062 
Idle = 572402 

BW Util Bottlenecks: 
RCDc_limit = 20225 
RCDWRc_limit = 21823 
WTRc_limit = 50740 
RTWc_limit = 91915 
CCDLc_limit = 80045 
rwq = 0 
CCDLc_limit_alone = 66573 
WTRc_limit_alone = 43927 
RTWc_limit_alone = 85256 

Commands details: 
total_CMD = 870012 
n_nop = 697369 
Read = 59332 
Write = 84288 
L2_Alloc = 0 
L2_WB = 20929 
n_act = 7730 
n_pre = 7714 
n_ref = 0 
n_req = 148853 
total_req = 164549 

Dual Bus Interface Util: 
issued_total_row = 15444 
issued_total_col = 164549 
Row_Bus_Util =  0.017751 
CoL_Bus_Util = 0.189134 
Either_Row_CoL_Bus_Util = 0.198437 
Issued_on_Two_Bus_Simul_Util = 0.008448 
issued_two_Eff = 0.042573 
queue_avg = 4.459986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45999
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=697163 n_act=7928 n_pre=7912 n_ref_event=0 n_req=148764 n_rd=59304 n_rd_L2_A=0 n_write=84224 n_wr_bk=20944 bw_util=0.189
n_activity=332424 dram_eff=0.4948
bk0: 3648a 830817i bk1: 3656a 831465i bk2: 3672a 830479i bk3: 3680a 830926i bk4: 3712a 831833i bk5: 3712a 831752i bk6: 3640a 832221i bk7: 3656a 833203i bk8: 3752a 828660i bk9: 3736a 831345i bk10: 3712a 831202i bk11: 3728a 829088i bk12: 3736a 829732i bk13: 3752a 827083i bk14: 3760a 821986i bk15: 3752a 819187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946708
Row_Buffer_Locality_read = 0.943343
Row_Buffer_Locality_write = 0.948938
Bank_Level_Parallism = 2.653643
Bank_Level_Parallism_Col = 2.339473
Bank_Level_Parallism_Ready = 1.355465
write_to_read_ratio_blp_rw_average = 0.570130
GrpLevelPara = 1.934630 

BW Util details:
bwutil = 0.189046 
total_CMD = 870012 
util_bw = 164472 
Wasted_Col = 119065 
Wasted_Row = 17173 
Idle = 569302 

BW Util Bottlenecks: 
RCDc_limit = 22378 
RCDWRc_limit = 21401 
WTRc_limit = 49981 
RTWc_limit = 88675 
CCDLc_limit = 78849 
rwq = 0 
CCDLc_limit_alone = 66130 
WTRc_limit_alone = 43505 
RTWc_limit_alone = 82432 

Commands details: 
total_CMD = 870012 
n_nop = 697163 
Read = 59304 
Write = 84224 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 7928 
n_pre = 7912 
n_ref = 0 
n_req = 148764 
total_req = 164472 

Dual Bus Interface Util: 
issued_total_row = 15840 
issued_total_col = 164472 
Row_Bus_Util =  0.018207 
CoL_Bus_Util = 0.189046 
Either_Row_CoL_Bus_Util = 0.198674 
Issued_on_Two_Bus_Simul_Util = 0.008578 
issued_two_Eff = 0.043176 
queue_avg = 4.469673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46967
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=625702 n_act=8099 n_pre=8083 n_ref_event=0 n_req=220380 n_rd=59282 n_rd_L2_A=0 n_write=155859 n_wr_bk=20953 bw_util=0.2714
n_activity=467497 dram_eff=0.505
bk0: 3648a 825999i bk1: 3656a 825537i bk2: 3680a 756003i bk3: 3680a 827696i bk4: 3712a 828639i bk5: 3712a 825623i bk6: 3632a 828416i bk7: 3644a 827830i bk8: 3744a 825260i bk9: 3736a 825801i bk10: 3714a 827486i bk11: 3728a 826491i bk12: 3732a 824357i bk13: 3752a 823891i bk14: 3760a 817441i bk15: 3752a 816806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963250
Row_Buffer_Locality_read = 0.942866
Row_Buffer_Locality_write = 0.970751
Bank_Level_Parallism = 2.295669
Bank_Level_Parallism_Col = 2.048814
Bank_Level_Parallism_Ready = 1.260769
write_to_read_ratio_blp_rw_average = 0.672691
GrpLevelPara = 1.749701 

BW Util details:
bwutil = 0.271369 
total_CMD = 870012 
util_bw = 236094 
Wasted_Col = 187543 
Wasted_Row = 15144 
Idle = 431231 

BW Util Bottlenecks: 
RCDc_limit = 21225 
RCDWRc_limit = 22156 
WTRc_limit = 80663 
RTWc_limit = 93532 
CCDLc_limit = 147432 
rwq = 0 
CCDLc_limit_alone = 129808 
WTRc_limit_alone = 69724 
RTWc_limit_alone = 86847 

Commands details: 
total_CMD = 870012 
n_nop = 625702 
Read = 59282 
Write = 155859 
L2_Alloc = 0 
L2_WB = 20953 
n_act = 8099 
n_pre = 8083 
n_ref = 0 
n_req = 220380 
total_req = 236094 

Dual Bus Interface Util: 
issued_total_row = 16182 
issued_total_col = 236094 
Row_Bus_Util =  0.018600 
CoL_Bus_Util = 0.271369 
Either_Row_CoL_Bus_Util = 0.280812 
Issued_on_Two_Bus_Simul_Util = 0.009156 
issued_two_Eff = 0.032606 
queue_avg = 6.821692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.82169
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=615190 n_act=7277 n_pre=7261 n_ref_event=0 n_req=231740 n_rd=59272 n_rd_L2_A=0 n_write=167232 n_wr_bk=20938 bw_util=0.2844
n_activity=486525 dram_eff=0.5086
bk0: 3664a 826709i bk1: 3656a 827428i bk2: 3696a 744938i bk3: 3656a 827806i bk4: 3712a 827487i bk5: 3712a 828950i bk6: 3636a 827062i bk7: 3648a 826319i bk8: 3744a 825938i bk9: 3720a 825123i bk10: 3720a 829427i bk11: 3704a 826835i bk12: 3740a 825676i bk13: 3736a 824156i bk14: 3760a 816452i bk15: 3768a 816892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968598
Row_Buffer_Locality_read = 0.944105
Row_Buffer_Locality_write = 0.977016
Bank_Level_Parallism = 2.225834
Bank_Level_Parallism_Col = 2.019214
Bank_Level_Parallism_Ready = 1.214879
write_to_read_ratio_blp_rw_average = 0.663576
GrpLevelPara = 1.729579 

BW Util details:
bwutil = 0.284412 
total_CMD = 870012 
util_bw = 247442 
Wasted_Col = 199318 
Wasted_Row = 13622 
Idle = 409630 

BW Util Bottlenecks: 
RCDc_limit = 20747 
RCDWRc_limit = 19242 
WTRc_limit = 99446 
RTWc_limit = 81621 
CCDLc_limit = 168378 
rwq = 0 
CCDLc_limit_alone = 146345 
WTRc_limit_alone = 83782 
RTWc_limit_alone = 75252 

Commands details: 
total_CMD = 870012 
n_nop = 615190 
Read = 59272 
Write = 167232 
L2_Alloc = 0 
L2_WB = 20938 
n_act = 7277 
n_pre = 7261 
n_ref = 0 
n_req = 231740 
total_req = 247442 

Dual Bus Interface Util: 
issued_total_row = 14538 
issued_total_col = 247442 
Row_Bus_Util =  0.016710 
CoL_Bus_Util = 0.284412 
Either_Row_CoL_Bus_Util = 0.292895 
Issued_on_Two_Bus_Simul_Util = 0.008227 
issued_two_Eff = 0.028090 
queue_avg = 8.454228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.45423
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=610090 n_act=7213 n_pre=7197 n_ref_event=0 n_req=236776 n_rd=59240 n_rd_L2_A=0 n_write=172304 n_wr_bk=20925 bw_util=0.2902
n_activity=534613 dram_eff=0.4722
bk0: 3648a 828368i bk1: 3648a 828130i bk2: 3696a 738392i bk3: 3652a 831767i bk4: 3712a 830682i bk5: 3712a 831098i bk6: 3632a 830424i bk7: 3648a 830138i bk8: 3744a 830656i bk9: 3720a 829259i bk10: 3712a 831778i bk11: 3716a 832169i bk12: 3736a 829894i bk13: 3736a 824821i bk14: 3760a 818023i bk15: 3768a 820162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969537
Row_Buffer_Locality_read = 0.944750
Row_Buffer_Locality_write = 0.977807
Bank_Level_Parallism = 2.093530
Bank_Level_Parallism_Col = 1.893562
Bank_Level_Parallism_Ready = 1.201054
write_to_read_ratio_blp_rw_average = 0.690262
GrpLevelPara = 1.634669 

BW Util details:
bwutil = 0.290190 
total_CMD = 870012 
util_bw = 252469 
Wasted_Col = 206030 
Wasted_Row = 14963 
Idle = 396550 

BW Util Bottlenecks: 
RCDc_limit = 20851 
RCDWRc_limit = 19098 
WTRc_limit = 81191 
RTWc_limit = 87845 
CCDLc_limit = 161642 
rwq = 0 
CCDLc_limit_alone = 143449 
WTRc_limit_alone = 69645 
RTWc_limit_alone = 81198 

Commands details: 
total_CMD = 870012 
n_nop = 610090 
Read = 59240 
Write = 172304 
L2_Alloc = 0 
L2_WB = 20925 
n_act = 7213 
n_pre = 7197 
n_ref = 0 
n_req = 236776 
total_req = 252469 

Dual Bus Interface Util: 
issued_total_row = 14410 
issued_total_col = 252469 
Row_Bus_Util =  0.016563 
CoL_Bus_Util = 0.290190 
Either_Row_CoL_Bus_Util = 0.298757 
Issued_on_Two_Bus_Simul_Util = 0.007996 
issued_two_Eff = 0.026766 
queue_avg = 6.423249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.42325
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=614490 n_act=8026 n_pre=8010 n_ref_event=0 n_req=231758 n_rd=59264 n_rd_L2_A=0 n_write=167264 n_wr_bk=20920 bw_util=0.2844
n_activity=507157 dram_eff=0.4879
bk0: 3648a 828316i bk1: 3656a 827506i bk2: 3696a 741557i bk3: 3656a 829630i bk4: 3712a 829547i bk5: 3712a 827740i bk6: 3656a 829517i bk7: 3648a 829960i bk8: 3752a 829150i bk9: 3720a 828615i bk10: 3704a 828900i bk11: 3712a 826591i bk12: 3736a 828675i bk13: 3728a 824198i bk14: 3768a 818641i bk15: 3760a 818288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965369
Row_Buffer_Locality_read = 0.945228
Row_Buffer_Locality_write = 0.972289
Bank_Level_Parallism = 2.166975
Bank_Level_Parallism_Col = 1.938246
Bank_Level_Parallism_Ready = 1.246363
write_to_read_ratio_blp_rw_average = 0.695932
GrpLevelPara = 1.671775 

BW Util details:
bwutil = 0.284419 
total_CMD = 870012 
util_bw = 247448 
Wasted_Col = 200193 
Wasted_Row = 16194 
Idle = 406177 

BW Util Bottlenecks: 
RCDc_limit = 20306 
RCDWRc_limit = 22628 
WTRc_limit = 73567 
RTWc_limit = 92176 
CCDLc_limit = 154321 
rwq = 0 
CCDLc_limit_alone = 138631 
WTRc_limit_alone = 64278 
RTWc_limit_alone = 85775 

Commands details: 
total_CMD = 870012 
n_nop = 614490 
Read = 59264 
Write = 167264 
L2_Alloc = 0 
L2_WB = 20920 
n_act = 8026 
n_pre = 8010 
n_ref = 0 
n_req = 231758 
total_req = 247448 

Dual Bus Interface Util: 
issued_total_row = 16036 
issued_total_col = 247448 
Row_Bus_Util =  0.018432 
CoL_Bus_Util = 0.284419 
Either_Row_CoL_Bus_Util = 0.293699 
Issued_on_Two_Bus_Simul_Util = 0.009152 
issued_two_Eff = 0.031160 
queue_avg = 6.133709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.13371
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870012 n_nop=609063 n_act=8169 n_pre=8153 n_ref_event=0 n_req=236844 n_rd=59265 n_rd_L2_A=0 n_write=172352 n_wr_bk=20905 bw_util=0.2903
n_activity=533743 dram_eff=0.4731
bk0: 3652a 827736i bk1: 3656a 826321i bk2: 3696a 734829i bk3: 3656a 828872i bk4: 3712a 828025i bk5: 3712a 827088i bk6: 3656a 827346i bk7: 3648a 829292i bk8: 3752a 829428i bk9: 3712a 827778i bk10: 3704a 829528i bk11: 3712a 826482i bk12: 3737a 827938i bk13: 3728a 823664i bk14: 3776a 815196i bk15: 3756a 819038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965509
Row_Buffer_Locality_read = 0.944824
Row_Buffer_Locality_write = 0.972412
Bank_Level_Parallism = 2.155884
Bank_Level_Parallism_Col = 1.922729
Bank_Level_Parallism_Ready = 1.240831
write_to_read_ratio_blp_rw_average = 0.702247
GrpLevelPara = 1.650863 

BW Util details:
bwutil = 0.290251 
total_CMD = 870012 
util_bw = 252522 
Wasted_Col = 207970 
Wasted_Row = 16563 
Idle = 392957 

BW Util Bottlenecks: 
RCDc_limit = 20595 
RCDWRc_limit = 23234 
WTRc_limit = 74216 
RTWc_limit = 99079 
CCDLc_limit = 157232 
rwq = 0 
CCDLc_limit_alone = 140378 
WTRc_limit_alone = 63955 
RTWc_limit_alone = 92486 

Commands details: 
total_CMD = 870012 
n_nop = 609063 
Read = 59265 
Write = 172352 
L2_Alloc = 0 
L2_WB = 20905 
n_act = 8169 
n_pre = 8153 
n_ref = 0 
n_req = 236844 
total_req = 252522 

Dual Bus Interface Util: 
issued_total_row = 16322 
issued_total_col = 252522 
Row_Bus_Util =  0.018761 
CoL_Bus_Util = 0.290251 
Either_Row_CoL_Bus_Util = 0.299937 
Issued_on_Two_Bus_Simul_Util = 0.009075 
issued_two_Eff = 0.030255 
queue_avg = 6.357342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.35734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220791, Miss = 71672, Miss_rate = 0.325, Pending_hits = 219, Reservation_fails = 11697
L2_cache_bank[1]: Access = 229000, Miss = 72040, Miss_rate = 0.315, Pending_hits = 228, Reservation_fails = 12237
L2_cache_bank[2]: Access = 234840, Miss = 71801, Miss_rate = 0.306, Pending_hits = 244, Reservation_fails = 10505
L2_cache_bank[3]: Access = 236002, Miss = 72084, Miss_rate = 0.305, Pending_hits = 209, Reservation_fails = 7777
L2_cache_bank[4]: Access = 380904, Miss = 215574, Miss_rate = 0.566, Pending_hits = 243, Reservation_fails = 9183
L2_cache_bank[5]: Access = 228923, Miss = 72060, Miss_rate = 0.315, Pending_hits = 214, Reservation_fails = 8354
L2_cache_bank[6]: Access = 395546, Miss = 238180, Miss_rate = 0.602, Pending_hits = 224, Reservation_fails = 13427
L2_cache_bank[7]: Access = 240345, Miss = 72025, Miss_rate = 0.300, Pending_hits = 218, Reservation_fails = 11858
L2_cache_bank[8]: Access = 412431, Miss = 248388, Miss_rate = 0.602, Pending_hits = 218, Reservation_fails = 11082
L2_cache_bank[9]: Access = 233828, Miss = 71988, Miss_rate = 0.308, Pending_hits = 246, Reservation_fails = 12423
L2_cache_bank[10]: Access = 395380, Miss = 238221, Miss_rate = 0.603, Pending_hits = 220, Reservation_fails = 5941
L2_cache_bank[11]: Access = 241046, Miss = 71980, Miss_rate = 0.299, Pending_hits = 213, Reservation_fails = 9296
L2_cache_bank[12]: Access = 412881, Miss = 248312, Miss_rate = 0.601, Pending_hits = 243, Reservation_fails = 11022
L2_cache_bank[13]: Access = 234039, Miss = 72008, Miss_rate = 0.308, Pending_hits = 226, Reservation_fails = 12928
L2_cache_bank[14]: Access = 395939, Miss = 238168, Miss_rate = 0.602, Pending_hits = 233, Reservation_fails = 10467
L2_cache_bank[15]: Access = 241844, Miss = 71996, Miss_rate = 0.298, Pending_hits = 220, Reservation_fails = 9391
L2_cache_bank[16]: Access = 419098, Miss = 248313, Miss_rate = 0.592, Pending_hits = 251, Reservation_fails = 9111
L2_cache_bank[17]: Access = 234628, Miss = 72028, Miss_rate = 0.307, Pending_hits = 219, Reservation_fails = 11385
L2_cache_bank[18]: Access = 402662, Miss = 238256, Miss_rate = 0.592, Pending_hits = 228, Reservation_fails = 12454
L2_cache_bank[19]: Access = 238322, Miss = 71984, Miss_rate = 0.302, Pending_hits = 234, Reservation_fails = 10176
L2_cache_bank[20]: Access = 417544, Miss = 248276, Miss_rate = 0.595, Pending_hits = 220, Reservation_fails = 10126
L2_cache_bank[21]: Access = 231235, Miss = 71833, Miss_rate = 0.311, Pending_hits = 266, Reservation_fails = 12012
L2_cache_bank[22]: Access = 400484, Miss = 238128, Miss_rate = 0.595, Pending_hits = 219, Reservation_fails = 6862
L2_cache_bank[23]: Access = 144430, Miss = 71664, Miss_rate = 0.496, Pending_hits = 259, Reservation_fails = 12455
L2_cache_bank[24]: Access = 416842, Miss = 248279, Miss_rate = 0.596, Pending_hits = 209, Reservation_fails = 9184
L2_cache_bank[25]: Access = 121864, Miss = 71740, Miss_rate = 0.589, Pending_hits = 209, Reservation_fails = 5778
L2_cache_bank[26]: Access = 399432, Miss = 238152, Miss_rate = 0.596, Pending_hits = 235, Reservation_fails = 5902
L2_cache_bank[27]: Access = 122000, Miss = 71744, Miss_rate = 0.588, Pending_hits = 219, Reservation_fails = 4245
L2_cache_bank[28]: Access = 413109, Miss = 248246, Miss_rate = 0.601, Pending_hits = 217, Reservation_fails = 9007
L2_cache_bank[29]: Access = 121750, Miss = 71705, Miss_rate = 0.589, Pending_hits = 243, Reservation_fails = 5590
L2_cache_bank[30]: Access = 395616, Miss = 238116, Miss_rate = 0.602, Pending_hits = 221, Reservation_fails = 5947
L2_cache_bank[31]: Access = 121490, Miss = 71696, Miss_rate = 0.590, Pending_hits = 247, Reservation_fails = 5301
L2_cache_bank[32]: Access = 320285, Miss = 248214, Miss_rate = 0.775, Pending_hits = 208, Reservation_fails = 6644
L2_cache_bank[33]: Access = 122375, Miss = 71681, Miss_rate = 0.586, Pending_hits = 196, Reservation_fails = 9799
L2_cache_bank[34]: Access = 288143, Miss = 238272, Miss_rate = 0.827, Pending_hits = 144, Reservation_fails = 3617
L2_cache_bank[35]: Access = 122018, Miss = 71880, Miss_rate = 0.589, Pending_hits = 170, Reservation_fails = 4280
L2_cache_bank[36]: Access = 155057, Miss = 105045, Miss_rate = 0.677, Pending_hits = 144, Reservation_fails = 1821
L2_cache_bank[37]: Access = 122364, Miss = 71836, Miss_rate = 0.587, Pending_hits = 150, Reservation_fails = 2485
L2_cache_bank[38]: Access = 122359, Miss = 72184, Miss_rate = 0.590, Pending_hits = 155, Reservation_fails = 5064
L2_cache_bank[39]: Access = 122578, Miss = 71768, Miss_rate = 0.585, Pending_hits = 169, Reservation_fails = 8075
L2_cache_bank[40]: Access = 122478, Miss = 72152, Miss_rate = 0.589, Pending_hits = 189, Reservation_fails = 5753
L2_cache_bank[41]: Access = 122571, Miss = 71845, Miss_rate = 0.586, Pending_hits = 149, Reservation_fails = 4999
L2_cache_bank[42]: Access = 122388, Miss = 72208, Miss_rate = 0.590, Pending_hits = 144, Reservation_fails = 3336
L2_cache_bank[43]: Access = 122336, Miss = 71852, Miss_rate = 0.587, Pending_hits = 156, Reservation_fails = 5393
L2_cache_bank[44]: Access = 122367, Miss = 72197, Miss_rate = 0.590, Pending_hits = 152, Reservation_fails = 5696
L2_cache_bank[45]: Access = 122200, Miss = 71826, Miss_rate = 0.588, Pending_hits = 187, Reservation_fails = 8142
L2_cache_bank[46]: Access = 122315, Miss = 72124, Miss_rate = 0.590, Pending_hits = 150, Reservation_fails = 6628
L2_cache_bank[47]: Access = 122302, Miss = 71852, Miss_rate = 0.587, Pending_hits = 174, Reservation_fails = 6498
L2_cache_bank[48]: Access = 122518, Miss = 72132, Miss_rate = 0.589, Pending_hits = 173, Reservation_fails = 6381
L2_cache_bank[49]: Access = 122405, Miss = 71788, Miss_rate = 0.586, Pending_hits = 181, Reservation_fails = 7682
L2_cache_bank[50]: Access = 122145, Miss = 72112, Miss_rate = 0.590, Pending_hits = 153, Reservation_fails = 5572
L2_cache_bank[51]: Access = 122322, Miss = 71796, Miss_rate = 0.587, Pending_hits = 163, Reservation_fails = 6171
L2_cache_bank[52]: Access = 122465, Miss = 72128, Miss_rate = 0.589, Pending_hits = 168, Reservation_fails = 7699
L2_cache_bank[53]: Access = 121905, Miss = 71816, Miss_rate = 0.589, Pending_hits = 174, Reservation_fails = 5732
L2_cache_bank[54]: Access = 218112, Miss = 72150, Miss_rate = 0.331, Pending_hits = 233, Reservation_fails = 10595
L2_cache_bank[55]: Access = 121904, Miss = 71804, Miss_rate = 0.589, Pending_hits = 214, Reservation_fails = 4883
L2_cache_bank[56]: Access = 232663, Miss = 72176, Miss_rate = 0.310, Pending_hits = 209, Reservation_fails = 5914
L2_cache_bank[57]: Access = 122295, Miss = 71712, Miss_rate = 0.586, Pending_hits = 234, Reservation_fails = 13311
L2_cache_bank[58]: Access = 236816, Miss = 72088, Miss_rate = 0.304, Pending_hits = 217, Reservation_fails = 6704
L2_cache_bank[59]: Access = 121845, Miss = 71712, Miss_rate = 0.589, Pending_hits = 229, Reservation_fails = 9297
L2_cache_bank[60]: Access = 228425, Miss = 72072, Miss_rate = 0.316, Pending_hits = 228, Reservation_fails = 4426
L2_cache_bank[61]: Access = 121477, Miss = 71736, Miss_rate = 0.591, Pending_hits = 230, Reservation_fails = 5835
L2_cache_bank[62]: Access = 235201, Miss = 72053, Miss_rate = 0.306, Pending_hits = 196, Reservation_fails = 5252
L2_cache_bank[63]: Access = 121531, Miss = 71692, Miss_rate = 0.590, Pending_hits = 200, Reservation_fails = 5507
L2_total_cache_accesses = 14182410
L2_total_cache_misses = 7344560
L2_total_cache_miss_rate = 0.5179
L2_total_cache_pending_hits = 13153
L2_total_cache_reservation_fails = 502314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1392709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 474452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 502314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1423296
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5431988
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167677
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5279135
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3303610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10878800
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 196072
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 306242
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=14182410
icnt_total_pkts_simt_to_mem=14182410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14182410
Req_Network_cycles = 1158652
Req_Network_injected_packets_per_cycle =      12.2404 
Req_Network_conflicts_per_cycle =      15.6162
Req_Network_conflicts_per_cycle_util =      16.2550
Req_Bank_Level_Parallism =      12.7411
Req_Network_in_buffer_full_per_cycle =       3.0887
Req_Network_in_buffer_avg_util =      51.2732
Req_Network_out_buffer_full_per_cycle =       0.1665
Req_Network_out_buffer_avg_util =      15.7375

Reply_Network_injected_packets_num = 14182410
Reply_Network_cycles = 1158652
Reply_Network_injected_packets_per_cycle =       12.2404
Reply_Network_conflicts_per_cycle =       11.2625
Reply_Network_conflicts_per_cycle_util =      11.7310
Reply_Bank_Level_Parallism =      12.7497
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.1836
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1530
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 57 min, 42 sec (14262 sec)
gpgpu_simulation_rate = 266999 (inst/sec)
gpgpu_simulation_rate = 81 (cycle/sec)
gpgpu_silicon_slowdown = 13975308x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
