Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Aug 25 09:30:41 2022
| Host         : DESKTOP-RJD0IDK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pipeline_bram_v1_timing_summary_routed.rpt -pb pipeline_bram_v1_timing_summary_routed.pb -rpx pipeline_bram_v1_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline_bram_v1
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: rst (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.266        0.000                      0                 5527        0.047        0.000                      0                 5527        2.750        0.000                       0                  2089  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk1        {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1                0.266        0.000                      0                 1366        0.090        0.000                      0                 1366        2.750        0.000                       0                   616  
clk_fpga_0          9.006        0.000                      0                 4161        0.047        0.000                      0                 4161        8.750        0.000                       0                  1473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 D_to_E/Imm_Extend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            D_to_E/alu_Src_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk1 rise@8.000ns - clk1 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.176ns (28.685%)  route 5.410ns (71.315%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 13.238 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.640     5.714    D_to_E/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  D_to_E/Imm_Extend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     6.170 r  D_to_E/Imm_Extend_reg[1]/Q
                         net (fo=12, routed)          1.356     7.526    D_to_E/Imm_Extend[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.679 r  D_to_E/i__carry_i_12/O
                         net (fo=116, routed)         0.714     8.392    DECODE/REGISTER/ALU_srcB[1]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.327     8.719 r  DECODE/REGISTER/i__carry_i_4/O
                         net (fo=4, routed)           0.537     9.256    EXE/ALU_ALI/out0_inferred__9/i__carry__0_0[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.782 r  EXE/ALU_ALI/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.782    EXE/ALU_ALI/out0_inferred__0/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  EXE/ALU_ALI/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.896    EXE/ALU_ALI/out0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  EXE/ALU_ALI/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    EXE/ALU_ALI/out0_inferred__0/i__carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 f  EXE/ALU_ALI/out0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.887    11.012    DECODE/REGISTER/CO[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.136 f  DECODE/REGISTER/ins[31]_i_5/O
                         net (fo=2, routed)           0.574    11.710    D_to_E/Imm_Extend_reg[31]_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.834 f  D_to_E/ins[31]_i_1/O
                         net (fo=201, routed)         0.813    12.646    F_to_D/PC_src_E
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    12.770 r  F_to_D/alu_Src_rep_i_1/O
                         net (fo=1, routed)           0.529    13.299    D_to_E/alu_Src_reg_rep_1
    SLICE_X40Y64         FDRE                                         r  D_to_E/alu_Src_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.474    13.238    D_to_E/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  D_to_E/alu_Src_reg_rep/C
                         clock pessimism              0.423    13.662    
                         clock uncertainty           -0.035    13.626    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)       -0.061    13.565    D_to_E/alu_Src_reg_rep
  -------------------------------------------------------------------
                         required time                         13.565    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 D_to_E/Imm_Extend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            E_to_M/result_Src_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk1 rise@8.000ns - clk1 rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 2.171ns (29.684%)  route 5.143ns (70.316%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.640     5.714    D_to_E/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  D_to_E/Imm_Extend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     6.170 r  D_to_E/Imm_Extend_reg[1]/Q
                         net (fo=12, routed)          1.356     7.526    D_to_E/Imm_Extend[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.679 r  D_to_E/i__carry_i_12/O
                         net (fo=116, routed)         0.714     8.392    DECODE/REGISTER/ALU_srcB[1]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.327     8.719 r  DECODE/REGISTER/i__carry_i_4/O
                         net (fo=4, routed)           0.537     9.256    EXE/ALU_ALI/out0_inferred__9/i__carry__0_0[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.782 r  EXE/ALU_ALI/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.782    EXE/ALU_ALI/out0_inferred__0/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  EXE/ALU_ALI/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.896    EXE/ALU_ALI/out0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  EXE/ALU_ALI/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    EXE/ALU_ALI/out0_inferred__0/i__carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 f  EXE/ALU_ALI/out0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.887    11.012    DECODE/REGISTER/CO[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.136 f  DECODE/REGISTER/ins[31]_i_5/O
                         net (fo=2, routed)           0.574    11.710    D_to_E/Imm_Extend_reg[31]_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.834 f  D_to_E/ins[31]_i_1/O
                         net (fo=201, routed)         0.740    12.573    F_to_D/PC_src_E
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.119    12.692 r  F_to_D/result_Src_reg[0]_srl2_i_1/O
                         net (fo=1, routed)           0.335    13.027    E_to_M/result_Src_reg[0]
    SLICE_X42Y68         SRL16E                                       r  E_to_M/result_Src_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.469    13.233    E_to_M/clk_IBUF_BUFG
    SLICE_X42Y68         SRL16E                                       r  E_to_M/result_Src_reg[0]_srl2/CLK
                         clock pessimism              0.423    13.657    
                         clock uncertainty           -0.035    13.621    
    SLICE_X42Y68         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.252    13.369    E_to_M/result_Src_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                         -13.027    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 D_to_E/Imm_Extend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F_to_D/PCP4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk1 rise@8.000ns - clk1 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 2.052ns (28.770%)  route 5.081ns (71.230%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.640     5.714    D_to_E/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  D_to_E/Imm_Extend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     6.170 r  D_to_E/Imm_Extend_reg[1]/Q
                         net (fo=12, routed)          1.356     7.526    D_to_E/Imm_Extend[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.679 r  D_to_E/i__carry_i_12/O
                         net (fo=116, routed)         0.714     8.392    DECODE/REGISTER/ALU_srcB[1]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.327     8.719 r  DECODE/REGISTER/i__carry_i_4/O
                         net (fo=4, routed)           0.537     9.256    EXE/ALU_ALI/out0_inferred__9/i__carry__0_0[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.782 r  EXE/ALU_ALI/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.782    EXE/ALU_ALI/out0_inferred__0/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  EXE/ALU_ALI/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.896    EXE/ALU_ALI/out0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  EXE/ALU_ALI/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    EXE/ALU_ALI/out0_inferred__0/i__carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  EXE/ALU_ALI/out0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.887    11.012    DECODE/REGISTER/CO[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  DECODE/REGISTER/ins[31]_i_5/O
                         net (fo=2, routed)           0.574    11.710    D_to_E/Imm_Extend_reg[31]_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.834 r  D_to_E/ins[31]_i_1/O
                         net (fo=201, routed)         1.013    12.846    F_to_D/PC_src_E
    SLICE_X39Y71         FDRE                                         r  F_to_D/PCP4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.467    13.231    F_to_D/clk_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  F_to_D/PCP4_reg[0]/C
                         clock pessimism              0.423    13.655    
                         clock uncertainty           -0.035    13.619    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    13.190    F_to_D/PCP4_reg[0]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 D_to_E/Imm_Extend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F_to_D/PCP4_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk1 rise@8.000ns - clk1 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 2.052ns (28.770%)  route 5.081ns (71.230%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.640     5.714    D_to_E/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  D_to_E/Imm_Extend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     6.170 r  D_to_E/Imm_Extend_reg[1]/Q
                         net (fo=12, routed)          1.356     7.526    D_to_E/Imm_Extend[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.679 r  D_to_E/i__carry_i_12/O
                         net (fo=116, routed)         0.714     8.392    DECODE/REGISTER/ALU_srcB[1]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.327     8.719 r  DECODE/REGISTER/i__carry_i_4/O
                         net (fo=4, routed)           0.537     9.256    EXE/ALU_ALI/out0_inferred__9/i__carry__0_0[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.782 r  EXE/ALU_ALI/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.782    EXE/ALU_ALI/out0_inferred__0/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  EXE/ALU_ALI/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.896    EXE/ALU_ALI/out0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  EXE/ALU_ALI/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    EXE/ALU_ALI/out0_inferred__0/i__carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  EXE/ALU_ALI/out0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.887    11.012    DECODE/REGISTER/CO[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  DECODE/REGISTER/ins[31]_i_5/O
                         net (fo=2, routed)           0.574    11.710    D_to_E/Imm_Extend_reg[31]_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.834 r  D_to_E/ins[31]_i_1/O
                         net (fo=201, routed)         1.013    12.846    F_to_D/PC_src_E
    SLICE_X39Y71         FDRE                                         r  F_to_D/PCP4_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.467    13.231    F_to_D/clk_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  F_to_D/PCP4_reg[12]/C
                         clock pessimism              0.423    13.655    
                         clock uncertainty           -0.035    13.619    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    13.190    F_to_D/PCP4_reg[12]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 D_to_E/Imm_Extend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F_to_D/PCP4_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk1 rise@8.000ns - clk1 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 2.052ns (28.770%)  route 5.081ns (71.230%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.640     5.714    D_to_E/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  D_to_E/Imm_Extend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     6.170 r  D_to_E/Imm_Extend_reg[1]/Q
                         net (fo=12, routed)          1.356     7.526    D_to_E/Imm_Extend[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.679 r  D_to_E/i__carry_i_12/O
                         net (fo=116, routed)         0.714     8.392    DECODE/REGISTER/ALU_srcB[1]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.327     8.719 r  DECODE/REGISTER/i__carry_i_4/O
                         net (fo=4, routed)           0.537     9.256    EXE/ALU_ALI/out0_inferred__9/i__carry__0_0[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.782 r  EXE/ALU_ALI/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.782    EXE/ALU_ALI/out0_inferred__0/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  EXE/ALU_ALI/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.896    EXE/ALU_ALI/out0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  EXE/ALU_ALI/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    EXE/ALU_ALI/out0_inferred__0/i__carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  EXE/ALU_ALI/out0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.887    11.012    DECODE/REGISTER/CO[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  DECODE/REGISTER/ins[31]_i_5/O
                         net (fo=2, routed)           0.574    11.710    D_to_E/Imm_Extend_reg[31]_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.834 r  D_to_E/ins[31]_i_1/O
                         net (fo=201, routed)         1.013    12.846    F_to_D/PC_src_E
    SLICE_X39Y71         FDRE                                         r  F_to_D/PCP4_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.467    13.231    F_to_D/clk_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  F_to_D/PCP4_reg[9]/C
                         clock pessimism              0.423    13.655    
                         clock uncertainty           -0.035    13.619    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    13.190    F_to_D/PCP4_reg[9]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 D_to_E/Imm_Extend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F_to_D/ins_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk1 rise@8.000ns - clk1 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 2.052ns (28.770%)  route 5.081ns (71.230%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.640     5.714    D_to_E/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  D_to_E/Imm_Extend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     6.170 r  D_to_E/Imm_Extend_reg[1]/Q
                         net (fo=12, routed)          1.356     7.526    D_to_E/Imm_Extend[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.679 r  D_to_E/i__carry_i_12/O
                         net (fo=116, routed)         0.714     8.392    DECODE/REGISTER/ALU_srcB[1]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.327     8.719 r  DECODE/REGISTER/i__carry_i_4/O
                         net (fo=4, routed)           0.537     9.256    EXE/ALU_ALI/out0_inferred__9/i__carry__0_0[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.782 r  EXE/ALU_ALI/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.782    EXE/ALU_ALI/out0_inferred__0/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  EXE/ALU_ALI/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.896    EXE/ALU_ALI/out0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  EXE/ALU_ALI/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    EXE/ALU_ALI/out0_inferred__0/i__carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  EXE/ALU_ALI/out0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.887    11.012    DECODE/REGISTER/CO[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  DECODE/REGISTER/ins[31]_i_5/O
                         net (fo=2, routed)           0.574    11.710    D_to_E/Imm_Extend_reg[31]_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.834 r  D_to_E/ins[31]_i_1/O
                         net (fo=201, routed)         1.013    12.846    F_to_D/PC_src_E
    SLICE_X39Y71         FDRE                                         r  F_to_D/ins_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.467    13.231    F_to_D/clk_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  F_to_D/ins_reg[21]/C
                         clock pessimism              0.423    13.655    
                         clock uncertainty           -0.035    13.619    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    13.190    F_to_D/ins_reg[21]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 D_to_E/Imm_Extend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F_to_D/ins_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk1 rise@8.000ns - clk1 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 2.052ns (28.770%)  route 5.081ns (71.230%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.640     5.714    D_to_E/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  D_to_E/Imm_Extend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     6.170 r  D_to_E/Imm_Extend_reg[1]/Q
                         net (fo=12, routed)          1.356     7.526    D_to_E/Imm_Extend[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.679 r  D_to_E/i__carry_i_12/O
                         net (fo=116, routed)         0.714     8.392    DECODE/REGISTER/ALU_srcB[1]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.327     8.719 r  DECODE/REGISTER/i__carry_i_4/O
                         net (fo=4, routed)           0.537     9.256    EXE/ALU_ALI/out0_inferred__9/i__carry__0_0[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.782 r  EXE/ALU_ALI/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.782    EXE/ALU_ALI/out0_inferred__0/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  EXE/ALU_ALI/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.896    EXE/ALU_ALI/out0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  EXE/ALU_ALI/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    EXE/ALU_ALI/out0_inferred__0/i__carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  EXE/ALU_ALI/out0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.887    11.012    DECODE/REGISTER/CO[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  DECODE/REGISTER/ins[31]_i_5/O
                         net (fo=2, routed)           0.574    11.710    D_to_E/Imm_Extend_reg[31]_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.834 r  D_to_E/ins[31]_i_1/O
                         net (fo=201, routed)         1.013    12.846    F_to_D/PC_src_E
    SLICE_X39Y71         FDRE                                         r  F_to_D/ins_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.467    13.231    F_to_D/clk_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  F_to_D/ins_reg[22]/C
                         clock pessimism              0.423    13.655    
                         clock uncertainty           -0.035    13.619    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    13.190    F_to_D/ins_reg[22]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 D_to_E/Imm_Extend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            F_to_D/ins_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk1 rise@8.000ns - clk1 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 2.052ns (28.770%)  route 5.081ns (71.230%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.640     5.714    D_to_E/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  D_to_E/Imm_Extend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     6.170 r  D_to_E/Imm_Extend_reg[1]/Q
                         net (fo=12, routed)          1.356     7.526    D_to_E/Imm_Extend[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.679 r  D_to_E/i__carry_i_12/O
                         net (fo=116, routed)         0.714     8.392    DECODE/REGISTER/ALU_srcB[1]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.327     8.719 r  DECODE/REGISTER/i__carry_i_4/O
                         net (fo=4, routed)           0.537     9.256    EXE/ALU_ALI/out0_inferred__9/i__carry__0_0[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.782 r  EXE/ALU_ALI/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.782    EXE/ALU_ALI/out0_inferred__0/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  EXE/ALU_ALI/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.896    EXE/ALU_ALI/out0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  EXE/ALU_ALI/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    EXE/ALU_ALI/out0_inferred__0/i__carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  EXE/ALU_ALI/out0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.887    11.012    DECODE/REGISTER/CO[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  DECODE/REGISTER/ins[31]_i_5/O
                         net (fo=2, routed)           0.574    11.710    D_to_E/Imm_Extend_reg[31]_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.834 r  D_to_E/ins[31]_i_1/O
                         net (fo=201, routed)         1.013    12.846    F_to_D/PC_src_E
    SLICE_X39Y71         FDRE                                         r  F_to_D/ins_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.467    13.231    F_to_D/clk_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  F_to_D/ins_reg[25]/C
                         clock pessimism              0.423    13.655    
                         clock uncertainty           -0.035    13.619    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    13.190    F_to_D/ins_reg[25]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 D_to_E/Imm_Extend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            D_to_E/Imm_Extend_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk1 rise@8.000ns - clk1 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 2.052ns (29.181%)  route 4.980ns (70.819%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 13.239 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.640     5.714    D_to_E/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  D_to_E/Imm_Extend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     6.170 r  D_to_E/Imm_Extend_reg[1]/Q
                         net (fo=12, routed)          1.356     7.526    D_to_E/Imm_Extend[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.679 r  D_to_E/i__carry_i_12/O
                         net (fo=116, routed)         0.714     8.392    DECODE/REGISTER/ALU_srcB[1]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.327     8.719 r  DECODE/REGISTER/i__carry_i_4/O
                         net (fo=4, routed)           0.537     9.256    EXE/ALU_ALI/out0_inferred__9/i__carry__0_0[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.782 r  EXE/ALU_ALI/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.782    EXE/ALU_ALI/out0_inferred__0/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  EXE/ALU_ALI/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.896    EXE/ALU_ALI/out0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  EXE/ALU_ALI/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    EXE/ALU_ALI/out0_inferred__0/i__carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  EXE/ALU_ALI/out0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.887    11.012    DECODE/REGISTER/CO[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  DECODE/REGISTER/ins[31]_i_5/O
                         net (fo=2, routed)           0.574    11.710    D_to_E/Imm_Extend_reg[31]_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.834 r  D_to_E/ins[31]_i_1/O
                         net (fo=201, routed)         0.912    12.746    D_to_E/PC_src_E
    SLICE_X42Y62         FDRE                                         r  D_to_E/Imm_Extend_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.475    13.239    D_to_E/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  D_to_E/Imm_Extend_reg[3]/C
                         clock pessimism              0.423    13.663    
                         clock uncertainty           -0.035    13.627    
    SLICE_X42Y62         FDRE (Setup_fdre_C_R)       -0.524    13.103    D_to_E/Imm_Extend_reg[3]
  -------------------------------------------------------------------
                         required time                         13.103    
                         arrival time                         -12.746    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 D_to_E/Imm_Extend_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            D_to_E/Imm_Extend_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk1 rise@8.000ns - clk1 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 2.052ns (29.181%)  route 4.980ns (70.819%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 13.239 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.640     5.714    D_to_E/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  D_to_E/Imm_Extend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.456     6.170 r  D_to_E/Imm_Extend_reg[1]/Q
                         net (fo=12, routed)          1.356     7.526    D_to_E/Imm_Extend[1]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.679 r  D_to_E/i__carry_i_12/O
                         net (fo=116, routed)         0.714     8.392    DECODE/REGISTER/ALU_srcB[1]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.327     8.719 r  DECODE/REGISTER/i__carry_i_4/O
                         net (fo=4, routed)           0.537     9.256    EXE/ALU_ALI/out0_inferred__9/i__carry__0_0[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.782 r  EXE/ALU_ALI/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.782    EXE/ALU_ALI/out0_inferred__0/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  EXE/ALU_ALI/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.896    EXE/ALU_ALI/out0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  EXE/ALU_ALI/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.010    EXE/ALU_ALI/out0_inferred__0/i__carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  EXE/ALU_ALI/out0_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.887    11.012    DECODE/REGISTER/CO[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  DECODE/REGISTER/ins[31]_i_5/O
                         net (fo=2, routed)           0.574    11.710    D_to_E/Imm_Extend_reg[31]_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.834 r  D_to_E/ins[31]_i_1/O
                         net (fo=201, routed)         0.912    12.746    D_to_E/PC_src_E
    SLICE_X42Y62         FDRE                                         r  D_to_E/Imm_Extend_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.475    13.239    D_to_E/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  D_to_E/Imm_Extend_reg[4]/C
                         clock pessimism              0.423    13.663    
                         clock uncertainty           -0.035    13.627    
    SLICE_X42Y62         FDRE (Setup_fdre_C_R)       -0.524    13.103    D_to_E/Imm_Extend_reg[4]
  -------------------------------------------------------------------
                         required time                         13.103    
                         arrival time                         -12.746    
  -------------------------------------------------------------------
                         slack                                  0.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 M_to_W/reg_addr3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.700%)  route 0.249ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.551     1.637    M_to_W/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  M_to_W/reg_addr3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  M_to_W/reg_addr3_reg[0]/Q
                         net (fo=99, routed)          0.249     2.050    DECODE/REGISTER/rf_reg_r1_0_31_30_31/ADDRD0
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.816     2.158    DECODE/REGISTER/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.508     1.650    
    SLICE_X36Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.960    DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 M_to_W/reg_addr3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.700%)  route 0.249ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.551     1.637    M_to_W/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  M_to_W/reg_addr3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  M_to_W/reg_addr3_reg[0]/Q
                         net (fo=99, routed)          0.249     2.050    DECODE/REGISTER/rf_reg_r1_0_31_30_31/ADDRD0
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.816     2.158    DECODE/REGISTER/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.508     1.650    
    SLICE_X36Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.960    DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 M_to_W/reg_addr3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.700%)  route 0.249ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.551     1.637    M_to_W/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  M_to_W/reg_addr3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  M_to_W/reg_addr3_reg[0]/Q
                         net (fo=99, routed)          0.249     2.050    DECODE/REGISTER/rf_reg_r1_0_31_30_31/ADDRD0
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.816     2.158    DECODE/REGISTER/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.508     1.650    
    SLICE_X36Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.960    DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 M_to_W/reg_addr3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.700%)  route 0.249ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.551     1.637    M_to_W/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  M_to_W/reg_addr3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  M_to_W/reg_addr3_reg[0]/Q
                         net (fo=99, routed)          0.249     2.050    DECODE/REGISTER/rf_reg_r1_0_31_30_31/ADDRD0
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.816     2.158    DECODE/REGISTER/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.508     1.650    
    SLICE_X36Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.960    DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 M_to_W/reg_addr3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.700%)  route 0.249ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.551     1.637    M_to_W/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  M_to_W/reg_addr3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  M_to_W/reg_addr3_reg[0]/Q
                         net (fo=99, routed)          0.249     2.050    DECODE/REGISTER/rf_reg_r1_0_31_30_31/ADDRD0
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.816     2.158    DECODE/REGISTER/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.508     1.650    
    SLICE_X36Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.960    DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 M_to_W/reg_addr3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.700%)  route 0.249ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.551     1.637    M_to_W/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  M_to_W/reg_addr3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  M_to_W/reg_addr3_reg[0]/Q
                         net (fo=99, routed)          0.249     2.050    DECODE/REGISTER/rf_reg_r1_0_31_30_31/ADDRD0
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.816     2.158    DECODE/REGISTER/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X36Y67         RAMD32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.508     1.650    
    SLICE_X36Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.960    DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 M_to_W/reg_addr3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.700%)  route 0.249ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.551     1.637    M_to_W/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  M_to_W/reg_addr3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  M_to_W/reg_addr3_reg[0]/Q
                         net (fo=99, routed)          0.249     2.050    DECODE/REGISTER/rf_reg_r1_0_31_30_31/ADDRD0
    SLICE_X36Y67         RAMS32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.816     2.158    DECODE/REGISTER/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X36Y67         RAMS32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.508     1.650    
    SLICE_X36Y67         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.960    DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 M_to_W/reg_addr3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.700%)  route 0.249ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.551     1.637    M_to_W/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  M_to_W/reg_addr3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  M_to_W/reg_addr3_reg[0]/Q
                         net (fo=99, routed)          0.249     2.050    DECODE/REGISTER/rf_reg_r1_0_31_30_31/ADDRD0
    SLICE_X36Y67         RAMS32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.816     2.158    DECODE/REGISTER/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X36Y67         RAMS32                                       r  DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMD_D1/CLK
                         clock pessimism             -0.508     1.650    
    SLICE_X36Y67         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.960    DECODE/REGISTER/rf_reg_r1_0_31_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 E_to_M/write_Data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MEM/MAIN_MEM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.148ns (35.296%)  route 0.271ns (64.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.555     1.641    E_to_M/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  E_to_M/write_Data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.148     1.789 r  E_to_M/write_Data_reg[8]/Q
                         net (fo=1, routed)           0.271     2.061    MEM/MAIN_MEM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y11         RAMB36E1                                     r  MEM/MAIN_MEM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.866     2.209    MEM/MAIN_MEM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  MEM/MAIN_MEM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.490     1.719    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.962    MEM/MAIN_MEM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 E_to_M/PCP4_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M_to_W/PCP4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.554     1.640    E_to_M/clk_IBUF_BUFG
    SLICE_X35Y65         FDRE                                         r  E_to_M/PCP4_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  E_to_M/PCP4_reg[21]/Q
                         net (fo=1, routed)           0.056     1.837    M_to_W/PCP4_reg[31]_1[21]
    SLICE_X34Y65         FDRE                                         r  M_to_W/PCP4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.819     2.161    M_to_W/clk_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  M_to_W/PCP4_reg[21]/C
                         clock pessimism             -0.508     1.653    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.075     1.728    M_to_W/PCP4_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y16    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y12    MEM/MAIN_MEM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y12    MEM/MAIN_MEM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y11    MEM/MAIN_MEM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y11    MEM/MAIN_MEM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y17    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X35Y81    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X35Y81    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y81    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y60    DECODE/REGISTER/rf_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y60    DECODE/REGISTER/rf_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y60    DECODE/REGISTER/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y60    DECODE/REGISTER/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y60    DECODE/REGISTER/rf_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y60    DECODE/REGISTER/rf_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y60    DECODE/REGISTER/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y60    DECODE/REGISTER/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y60    DECODE/REGISTER/rf_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y60    DECODE/REGISTER/rf_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y62    DECODE/REGISTER/rf_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y62    DECODE/REGISTER/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y63    DECODE/REGISTER/rf_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y63    DECODE/REGISTER/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y63    DECODE/REGISTER/rf_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y63    DECODE/REGISTER/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y63    DECODE/REGISTER/rf_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y63    DECODE/REGISTER/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y63    DECODE/REGISTER/rf_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y63    DECODE/REGISTER/rf_reg_r1_0_31_12_17/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 2.563ns (25.206%)  route 7.605ns (74.794%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.737     3.031    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.438     4.469 f  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           1.287     5.755    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.879 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.734     6.613    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y93         LUT5 (Prop_lut5_I4_O)        0.150     6.763 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.436     7.200    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I4_O)        0.326     7.526 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           1.185     8.710    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.011     9.845    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.969 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.108    11.078    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.202 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          1.462    12.664    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.153    12.817 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1/O
                         net (fo=4, routed)           0.382    13.199    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0
    SLICE_X46Y88         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.475    22.654    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X46Y88         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X46Y88         FDSE (Setup_fdse_C_CE)      -0.376    22.205    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.205    
                         arrival time                         -13.199    
  -------------------------------------------------------------------
                         slack                                  9.006    

Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 2.563ns (25.206%)  route 7.605ns (74.794%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.737     3.031    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.438     4.469 f  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           1.287     5.755    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.879 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.734     6.613    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y93         LUT5 (Prop_lut5_I4_O)        0.150     6.763 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.436     7.200    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I4_O)        0.326     7.526 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           1.185     8.710    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.011     9.845    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.969 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.108    11.078    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.202 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          1.462    12.664    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.153    12.817 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1/O
                         net (fo=4, routed)           0.382    13.199    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0
    SLICE_X46Y88         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.475    22.654    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X46Y88         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X46Y88         FDSE (Setup_fdse_C_CE)      -0.376    22.205    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.205    
                         arrival time                         -13.199    
  -------------------------------------------------------------------
                         slack                                  9.006    

Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 2.563ns (25.206%)  route 7.605ns (74.794%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.737     3.031    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.438     4.469 f  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           1.287     5.755    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.879 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.734     6.613    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y93         LUT5 (Prop_lut5_I4_O)        0.150     6.763 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.436     7.200    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I4_O)        0.326     7.526 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           1.185     8.710    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.011     9.845    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.969 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.108    11.078    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.202 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          1.462    12.664    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.153    12.817 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1/O
                         net (fo=4, routed)           0.382    13.199    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0
    SLICE_X46Y88         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.475    22.654    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X46Y88         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X46Y88         FDSE (Setup_fdse_C_CE)      -0.376    22.205    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.205    
                         arrival time                         -13.199    
  -------------------------------------------------------------------
                         slack                                  9.006    

Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 2.563ns (25.206%)  route 7.605ns (74.794%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.737     3.031    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.438     4.469 f  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           1.287     5.755    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.879 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.734     6.613    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y93         LUT5 (Prop_lut5_I4_O)        0.150     6.763 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.436     7.200    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I4_O)        0.326     7.526 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           1.185     8.710    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.011     9.845    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.969 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.108    11.078    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.202 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          1.462    12.664    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.153    12.817 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1/O
                         net (fo=4, routed)           0.382    13.199    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0
    SLICE_X46Y88         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.475    22.654    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X46Y88         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X46Y88         FDSE (Setup_fdse_C_CE)      -0.376    22.205    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.205    
                         arrival time                         -13.199    
  -------------------------------------------------------------------
                         slack                                  9.006    

Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.978ns  (logic 2.534ns (25.396%)  route 7.444ns (74.604%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.737     3.031    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.438     4.469 f  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           1.287     5.755    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.879 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.734     6.613    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y93         LUT5 (Prop_lut5_I4_O)        0.150     6.763 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.436     7.200    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I4_O)        0.326     7.526 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           1.185     8.710    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.011     9.845    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.969 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.108    11.078    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.202 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          1.104    12.305    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[3]_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.429 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance[3]_i_1/O
                         net (fo=4, routed)           0.580    13.009    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo_n_8
    SLICE_X36Y92         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.478    22.657    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X36Y92         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X36Y92         FDSE (Setup_fdse_C_CE)      -0.169    22.415    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]
  -------------------------------------------------------------------
                         required time                         22.415    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  9.406    

Slack (MET) :             9.492ns  (required time - arrival time)
  Source:                 FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 2.562ns (26.129%)  route 7.243ns (73.871%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.737     3.031    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.438     4.469 f  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           1.287     5.755    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.879 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.734     6.613    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y93         LUT5 (Prop_lut5_I4_O)        0.150     6.763 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.436     7.200    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I4_O)        0.326     7.526 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           1.185     8.710    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.011     9.845    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.969 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.108    11.078    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.202 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          1.008    12.209    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]_1
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.152    12.361 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1/O
                         net (fo=1, routed)           0.475    12.836    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1_n_0
    SLICE_X39Y89         FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.477    22.656    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X39Y89         FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X39Y89         FDRE (Setup_fdre_C_D)       -0.255    22.328    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                  9.492    

Slack (MET) :             9.559ns  (required time - arrival time)
  Source:                 FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 2.534ns (25.887%)  route 7.255ns (74.113%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.737     3.031    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.438     4.469 f  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           1.287     5.755    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.879 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.734     6.613    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y93         LUT5 (Prop_lut5_I4_O)        0.150     6.763 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.436     7.200    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I4_O)        0.326     7.526 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           1.185     8.710    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.011     9.845    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.969 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.108    11.078    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.202 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          1.104    12.305    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[3]_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.429 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance[3]_i_1/O
                         net (fo=4, routed)           0.390    12.820    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo_n_8
    SLICE_X37Y92         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.478    22.657    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y92         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X37Y92         FDSE (Setup_fdse_C_CE)      -0.205    22.379    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  9.559    

Slack (MET) :             9.559ns  (required time - arrival time)
  Source:                 FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 2.534ns (25.887%)  route 7.255ns (74.113%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.737     3.031    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.438     4.469 f  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           1.287     5.755    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.879 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.734     6.613    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y93         LUT5 (Prop_lut5_I4_O)        0.150     6.763 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.436     7.200    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I4_O)        0.326     7.526 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           1.185     8.710    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.011     9.845    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.969 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.108    11.078    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.202 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          1.104    12.305    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[3]_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.429 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance[3]_i_1/O
                         net (fo=4, routed)           0.390    12.820    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo_n_8
    SLICE_X37Y92         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.478    22.657    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y92         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X37Y92         FDSE (Setup_fdse_C_CE)      -0.205    22.379    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  9.559    

Slack (MET) :             9.559ns  (required time - arrival time)
  Source:                 FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 2.534ns (25.887%)  route 7.255ns (74.113%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.737     3.031    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.438     4.469 f  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           1.287     5.755    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.879 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.734     6.613    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y93         LUT5 (Prop_lut5_I4_O)        0.150     6.763 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.436     7.200    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I4_O)        0.326     7.526 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           1.185     8.710    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.011     9.845    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.969 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.108    11.078    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.124    11.202 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          1.104    12.305    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[3]_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.429 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance[3]_i_1/O
                         net (fo=4, routed)           0.390    12.820    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo_n_8
    SLICE_X37Y92         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.478    22.657    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y92         FDSE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X37Y92         FDSE (Setup_fdse_C_CE)      -0.205    22.379    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  9.559    

Slack (MET) :             9.747ns  (required time - arrival time)
  Source:                 FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 2.658ns (27.032%)  route 7.175ns (72.968%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.737     3.031    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.438     4.469 f  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           1.287     5.755    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.879 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.734     6.613    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_63
    SLICE_X27Y93         LUT5 (Prop_lut5_I4_O)        0.150     6.763 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.436     7.200    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I4_O)        0.326     7.526 f  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           1.185     8.710    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.834 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.011     9.845    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.969 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=9, routed)           1.430    11.399    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/s_axi_arvalid
    SLICE_X45Y88         LUT5 (Prop_lut5_I2_O)        0.124    11.523 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[0]_i_3/O
                         net (fo=1, routed)           0.425    11.948    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[0]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    12.072 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[0]_i_2__0/O
                         net (fo=1, routed)           0.667    12.739    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[0]_i_2__0_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I1_O)        0.124    12.863 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.863    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[0]_i_1_n_0
    SLICE_X44Y87         FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        1.474    22.653    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X44Y87         FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[0]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)        0.031    22.611    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.611    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  9.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 FETCH/INS_MEM_B/design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.919%)  route 0.239ns (65.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.555     0.891    FETCH/INS_MEM_B/design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X35Y87         FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  FETCH/INS_MEM_B/design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/Q
                         net (fo=1, routed)           0.239     1.257    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y17         RAMB36E1                                     r  FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.865     1.231    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.264     0.967    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.210    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[101].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.363%)  route 0.182ns (52.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.641     0.977    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X32Y100        FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][29]/Q
                         net (fo=2, routed)           0.182     1.323    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[101].srl_nx1/w_accum_mesg[0]
    SLICE_X32Y97         SRLC32E                                      r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[101].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.826     1.192    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[101].srl_nx1/aclk
    SLICE_X32Y97         SRLC32E                                      r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[101].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[101].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.636     0.972    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y111        FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.261     1.374    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.908     1.274    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.286     0.988    
    SLICE_X42Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.298    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.636     0.972    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y111        FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.261     1.374    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.908     1.274    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.286     0.988    
    SLICE_X42Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.298    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.636     0.972    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y111        FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.261     1.374    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.908     1.274    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.286     0.988    
    SLICE_X42Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.298    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.636     0.972    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y111        FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.261     1.374    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.908     1.274    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.286     0.988    
    SLICE_X42Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.298    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.636     0.972    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y111        FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.261     1.374    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.908     1.274    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.286     0.988    
    SLICE_X42Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.298    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.636     0.972    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y111        FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.261     1.374    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.908     1.274    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y110        RAMD32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.286     0.988    
    SLICE_X42Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.298    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.636     0.972    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y111        FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.261     1.374    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X42Y110        RAMS32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.908     1.274    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y110        RAMS32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.286     0.988    
    SLICE_X42Y110        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.298    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.636     0.972    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y111        FDRE                                         r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.261     1.374    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X42Y110        RAMS32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1473, routed)        0.908     1.274    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y110        RAMS32                                       r  FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.286     0.988    
    SLICE_X42Y110        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.298    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y17    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  FETCH/INS_MEM_B/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y105   FETCH/INS_MEM_B/design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y98    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y100   FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y102   FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bvalid_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y102   FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_wready_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y84    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y84    FETCH/INS_MEM_B/design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y91    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y91    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y91    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y91    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y91    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y91    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y91    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y91    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y92    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y92    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y94    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y94    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y94    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y94    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y94    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y94    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y94    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y94    FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y110   FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y110   FETCH/INS_MEM_B/design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



