Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  3 16:53:25 2023
| Host         : DESKTOP-J9AK86M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_vga_top_timing_summary_routed.rpt -pb cpu_vga_top_timing_summary_routed.pb -rpx cpu_vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_vga_top
| Device       : 7a35tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2653 register/latch pins with no clock driven by root clock pin: test_clk/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7465 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.821        0.000                      0                   51        0.240        0.000                      0                   51        3.000        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
my_vga/u_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_ip          {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_ip          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_vga/u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_ip                2.821        0.000                      0                   51        0.240        0.000                      0                   51        7.192        0.000                       0                    66  
  clkfbout_clk_wiz_ip                                                                                                                                                           47.462        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_vga/u_clk_wiz/inst/clk_in1
  To Clock:  my_vga/u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_vga/u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_vga/u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_ip
  To Clock:  clk_out1_clk_wiz_ip

Setup :            0  Failing Endpoints,  Worst Slack        2.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        12.293ns  (logic 5.094ns (41.440%)  route 7.199ns (58.560%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=2 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 17.001 - 15.385 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.818     1.818    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.567     2.385 f  my_vga/h_cur_reg[4]/Q
                         net (fo=33, routed)          0.849     3.234    my_vga/h_cur[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.301     3.535 r  my_vga/scount1_carry_i_9/O
                         net (fo=123, routed)         1.136     4.671    my_vga/scount1_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.158     4.829 r  my_vga/scount1_carry_i_10/O
                         net (fo=17, routed)          0.647     5.476    my_vga/reg_r8[9]
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.852     6.328 r  my_vga/_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.328    my_vga/_carry__0_i_5_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.467 r  my_vga/_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.467    my_vga/_carry__1_i_5_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.606 r  my_vga/_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.606    my_vga/_carry__2_i_5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.745 r  my_vga/_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.011     6.756    my_vga/_carry__3_i_5_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375     7.131 f  my_vga/_carry__4_i_5/O[3]
                         net (fo=1, routed)           0.470     7.602    my_vga/_carry__4_i_5_n_4
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.357     7.959 r  my_vga/_carry__5_i_3/O
                         net (fo=1, routed)           0.000     7.959    my_vga/_carry__5_i_3_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653     8.612 r  my_vga/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.612    my_vga/_carry__5_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.751 f  my_vga/_carry__6/CO[3]
                         net (fo=6, routed)           1.123     9.874    my_vga/_carry__6_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I1_O)        0.173    10.047 r  my_vga/reg_r[3]_i_37/O
                         net (fo=7, routed)           0.446    10.492    my_vga/reg_r[3]_i_37_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I0_O)        0.362    10.854 r  my_vga/reg_r[3]_i_32/O
                         net (fo=5, routed)           0.450    11.305    my_vga/reg_r[3]_i_32_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.148    11.453 r  my_vga/reg_r[3]_i_58/O
                         net (fo=1, routed)           0.277    11.730    my_vga/reg_r[3]_i_58_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I5_O)        0.148    11.878 r  my_vga/reg_r[3]_i_41/O
                         net (fo=1, routed)           0.141    12.019    my_vga/reg_r[3]_i_41_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.148    12.167 r  my_vga/reg_r[3]_i_14/O
                         net (fo=1, routed)           0.437    12.604    my_vga/reg_r[3]_i_14_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I0_O)        0.148    12.752 r  my_vga/reg_r[3]_i_3/O
                         net (fo=1, routed)           0.746    13.499    my_vga/reg_r[3]_i_3_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.148    13.647 r  my_vga/reg_r[3]_i_1/O
                         net (fo=4, routed)           0.464    14.111    my_vga/reg_r[3]
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    17.001    my_vga/clk_vga
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]_lopt_replica/C
                         clock pessimism              0.137    17.138    
                         clock uncertainty           -0.132    17.005    
    SLICE_X53Y79         FDRE (Setup_fdre_C_D)       -0.074    16.931    my_vga/reg_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        12.293ns  (logic 5.094ns (41.440%)  route 7.199ns (58.560%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=2 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 17.001 - 15.385 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.818     1.818    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.567     2.385 f  my_vga/h_cur_reg[4]/Q
                         net (fo=33, routed)          0.849     3.234    my_vga/h_cur[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.301     3.535 r  my_vga/scount1_carry_i_9/O
                         net (fo=123, routed)         1.136     4.671    my_vga/scount1_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.158     4.829 r  my_vga/scount1_carry_i_10/O
                         net (fo=17, routed)          0.647     5.476    my_vga/reg_r8[9]
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.852     6.328 r  my_vga/_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.328    my_vga/_carry__0_i_5_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.467 r  my_vga/_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.467    my_vga/_carry__1_i_5_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.606 r  my_vga/_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.606    my_vga/_carry__2_i_5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.745 r  my_vga/_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.011     6.756    my_vga/_carry__3_i_5_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375     7.131 f  my_vga/_carry__4_i_5/O[3]
                         net (fo=1, routed)           0.470     7.602    my_vga/_carry__4_i_5_n_4
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.357     7.959 r  my_vga/_carry__5_i_3/O
                         net (fo=1, routed)           0.000     7.959    my_vga/_carry__5_i_3_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653     8.612 r  my_vga/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.612    my_vga/_carry__5_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.751 f  my_vga/_carry__6/CO[3]
                         net (fo=6, routed)           1.123     9.874    my_vga/_carry__6_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I1_O)        0.173    10.047 r  my_vga/reg_r[3]_i_37/O
                         net (fo=7, routed)           0.446    10.492    my_vga/reg_r[3]_i_37_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I0_O)        0.362    10.854 r  my_vga/reg_r[3]_i_32/O
                         net (fo=5, routed)           0.450    11.305    my_vga/reg_r[3]_i_32_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.148    11.453 r  my_vga/reg_r[3]_i_58/O
                         net (fo=1, routed)           0.277    11.730    my_vga/reg_r[3]_i_58_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I5_O)        0.148    11.878 r  my_vga/reg_r[3]_i_41/O
                         net (fo=1, routed)           0.141    12.019    my_vga/reg_r[3]_i_41_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.148    12.167 r  my_vga/reg_r[3]_i_14/O
                         net (fo=1, routed)           0.437    12.604    my_vga/reg_r[3]_i_14_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I0_O)        0.148    12.752 r  my_vga/reg_r[3]_i_3/O
                         net (fo=1, routed)           0.746    13.499    my_vga/reg_r[3]_i_3_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.148    13.647 r  my_vga/reg_r[3]_i_1/O
                         net (fo=4, routed)           0.464    14.111    my_vga/reg_r[3]
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    17.001    my_vga/clk_vga
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.137    17.138    
                         clock uncertainty           -0.132    17.005    
    SLICE_X53Y79         FDRE (Setup_fdre_C_D)       -0.045    16.960    my_vga/reg_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 5.094ns (41.872%)  route 7.072ns (58.128%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=2 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 17.001 - 15.385 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.818     1.818    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.567     2.385 f  my_vga/h_cur_reg[4]/Q
                         net (fo=33, routed)          0.849     3.234    my_vga/h_cur[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.301     3.535 r  my_vga/scount1_carry_i_9/O
                         net (fo=123, routed)         1.136     4.671    my_vga/scount1_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.158     4.829 r  my_vga/scount1_carry_i_10/O
                         net (fo=17, routed)          0.647     5.476    my_vga/reg_r8[9]
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.852     6.328 r  my_vga/_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.328    my_vga/_carry__0_i_5_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.467 r  my_vga/_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.467    my_vga/_carry__1_i_5_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.606 r  my_vga/_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.606    my_vga/_carry__2_i_5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.745 r  my_vga/_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.011     6.756    my_vga/_carry__3_i_5_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375     7.131 f  my_vga/_carry__4_i_5/O[3]
                         net (fo=1, routed)           0.470     7.602    my_vga/_carry__4_i_5_n_4
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.357     7.959 r  my_vga/_carry__5_i_3/O
                         net (fo=1, routed)           0.000     7.959    my_vga/_carry__5_i_3_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653     8.612 r  my_vga/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.612    my_vga/_carry__5_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.751 f  my_vga/_carry__6/CO[3]
                         net (fo=6, routed)           1.123     9.874    my_vga/_carry__6_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I1_O)        0.173    10.047 r  my_vga/reg_r[3]_i_37/O
                         net (fo=7, routed)           0.446    10.492    my_vga/reg_r[3]_i_37_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I0_O)        0.362    10.854 r  my_vga/reg_r[3]_i_32/O
                         net (fo=5, routed)           0.450    11.305    my_vga/reg_r[3]_i_32_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.148    11.453 r  my_vga/reg_r[3]_i_58/O
                         net (fo=1, routed)           0.277    11.730    my_vga/reg_r[3]_i_58_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I5_O)        0.148    11.878 r  my_vga/reg_r[3]_i_41/O
                         net (fo=1, routed)           0.141    12.019    my_vga/reg_r[3]_i_41_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.148    12.167 r  my_vga/reg_r[3]_i_14/O
                         net (fo=1, routed)           0.437    12.604    my_vga/reg_r[3]_i_14_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I0_O)        0.148    12.752 r  my_vga/reg_r[3]_i_3/O
                         net (fo=1, routed)           0.746    13.499    my_vga/reg_r[3]_i_3_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.148    13.647 r  my_vga/reg_r[3]_i_1/O
                         net (fo=4, routed)           0.337    13.984    my_vga/reg_r[3]
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    17.001    my_vga/clk_vga
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.137    17.138    
                         clock uncertainty           -0.132    17.005    
    SLICE_X53Y79         FDRE (Setup_fdre_C_D)       -0.049    16.956    my_vga/reg_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.956    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        11.829ns  (logic 5.094ns (43.065%)  route 6.735ns (56.935%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=2 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 17.001 - 15.385 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.818     1.818    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.567     2.385 f  my_vga/h_cur_reg[4]/Q
                         net (fo=33, routed)          0.849     3.234    my_vga/h_cur[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.301     3.535 r  my_vga/scount1_carry_i_9/O
                         net (fo=123, routed)         1.136     4.671    my_vga/scount1_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.158     4.829 r  my_vga/scount1_carry_i_10/O
                         net (fo=17, routed)          0.647     5.476    my_vga/reg_r8[9]
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.852     6.328 r  my_vga/_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.328    my_vga/_carry__0_i_5_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.467 r  my_vga/_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.467    my_vga/_carry__1_i_5_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.606 r  my_vga/_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.606    my_vga/_carry__2_i_5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.745 r  my_vga/_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.011     6.756    my_vga/_carry__3_i_5_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375     7.131 f  my_vga/_carry__4_i_5/O[3]
                         net (fo=1, routed)           0.470     7.602    my_vga/_carry__4_i_5_n_4
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.357     7.959 r  my_vga/_carry__5_i_3/O
                         net (fo=1, routed)           0.000     7.959    my_vga/_carry__5_i_3_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653     8.612 r  my_vga/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.612    my_vga/_carry__5_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.751 f  my_vga/_carry__6/CO[3]
                         net (fo=6, routed)           1.123     9.874    my_vga/_carry__6_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I1_O)        0.173    10.047 r  my_vga/reg_r[3]_i_37/O
                         net (fo=7, routed)           0.446    10.492    my_vga/reg_r[3]_i_37_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I0_O)        0.362    10.854 r  my_vga/reg_r[3]_i_32/O
                         net (fo=5, routed)           0.450    11.305    my_vga/reg_r[3]_i_32_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.148    11.453 r  my_vga/reg_r[3]_i_58/O
                         net (fo=1, routed)           0.277    11.730    my_vga/reg_r[3]_i_58_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I5_O)        0.148    11.878 r  my_vga/reg_r[3]_i_41/O
                         net (fo=1, routed)           0.141    12.019    my_vga/reg_r[3]_i_41_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.148    12.167 r  my_vga/reg_r[3]_i_14/O
                         net (fo=1, routed)           0.437    12.604    my_vga/reg_r[3]_i_14_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I0_O)        0.148    12.752 r  my_vga/reg_r[3]_i_3/O
                         net (fo=1, routed)           0.746    13.499    my_vga/reg_r[3]_i_3_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.148    13.647 r  my_vga/reg_r[3]_i_1/O
                         net (fo=4, routed)           0.000    13.647    my_vga/reg_r[3]
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    17.001    my_vga/clk_vga
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]/C
                         clock pessimism              0.137    17.138    
                         clock uncertainty           -0.132    17.005    
    SLICE_X53Y79         FDRE (Setup_fdre_C_D)        0.050    17.055    my_vga/reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         17.055    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/scount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 3.042ns (38.863%)  route 4.786ns (61.137%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 17.005 - 15.385 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.818     1.818    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.567     2.385 f  my_vga/h_cur_reg[4]/Q
                         net (fo=33, routed)          0.849     3.234    my_vga/h_cur[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.301     3.535 r  my_vga/scount1_carry_i_9/O
                         net (fo=123, routed)         1.136     4.671    my_vga/scount1_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.158     4.829 f  my_vga/scount1_carry_i_10/O
                         net (fo=17, routed)          1.022     5.852    my_vga/reg_r8[9]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.402     6.254 r  my_vga/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000     6.254    my_vga/i__carry_i_1__2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.572     6.826 r  my_vga/scount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.826    my_vga/scount1_inferred__0/i__carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.965 r  my_vga/scount1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    my_vga/scount1_inferred__0/i__carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.104 r  my_vga/scount1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.104    my_vga/scount1_inferred__0/i__carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.322     7.426 r  my_vga/scount1_inferred__0/i__carry__2/CO[0]
                         net (fo=1, routed)           0.698     8.124    my_vga/scount1__3
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.442     8.566 r  my_vga/scount[3]_i_1/O
                         net (fo=8, routed)           1.080     9.646    my_vga/scount0
    SLICE_X49Y66         FDRE                                         r  my_vga/scount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.620    17.005    my_vga/clk_vga
    SLICE_X49Y66         FDRE                                         r  my_vga/scount_reg[0]/C
                         clock pessimism              0.137    17.142    
                         clock uncertainty           -0.132    17.009    
    SLICE_X49Y66         FDRE (Setup_fdre_C_CE)      -0.344    16.665    my_vga/scount_reg[0]
  -------------------------------------------------------------------
                         required time                         16.665    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/scount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 3.042ns (38.863%)  route 4.786ns (61.137%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 17.005 - 15.385 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.818     1.818    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.567     2.385 f  my_vga/h_cur_reg[4]/Q
                         net (fo=33, routed)          0.849     3.234    my_vga/h_cur[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.301     3.535 r  my_vga/scount1_carry_i_9/O
                         net (fo=123, routed)         1.136     4.671    my_vga/scount1_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.158     4.829 f  my_vga/scount1_carry_i_10/O
                         net (fo=17, routed)          1.022     5.852    my_vga/reg_r8[9]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.402     6.254 r  my_vga/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000     6.254    my_vga/i__carry_i_1__2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.572     6.826 r  my_vga/scount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.826    my_vga/scount1_inferred__0/i__carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.965 r  my_vga/scount1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    my_vga/scount1_inferred__0/i__carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.104 r  my_vga/scount1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.104    my_vga/scount1_inferred__0/i__carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.322     7.426 r  my_vga/scount1_inferred__0/i__carry__2/CO[0]
                         net (fo=1, routed)           0.698     8.124    my_vga/scount1__3
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.442     8.566 r  my_vga/scount[3]_i_1/O
                         net (fo=8, routed)           1.080     9.646    my_vga/scount0
    SLICE_X48Y66         FDRE                                         r  my_vga/scount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.620    17.005    my_vga/clk_vga
    SLICE_X48Y66         FDRE                                         r  my_vga/scount_reg[1]/C
                         clock pessimism              0.137    17.142    
                         clock uncertainty           -0.132    17.009    
    SLICE_X48Y66         FDRE (Setup_fdre_C_CE)      -0.344    16.665    my_vga/scount_reg[1]
  -------------------------------------------------------------------
                         required time                         16.665    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/scount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 3.042ns (38.863%)  route 4.786ns (61.137%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 17.005 - 15.385 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.818     1.818    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.567     2.385 f  my_vga/h_cur_reg[4]/Q
                         net (fo=33, routed)          0.849     3.234    my_vga/h_cur[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.301     3.535 r  my_vga/scount1_carry_i_9/O
                         net (fo=123, routed)         1.136     4.671    my_vga/scount1_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.158     4.829 f  my_vga/scount1_carry_i_10/O
                         net (fo=17, routed)          1.022     5.852    my_vga/reg_r8[9]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.402     6.254 r  my_vga/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000     6.254    my_vga/i__carry_i_1__2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.572     6.826 r  my_vga/scount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.826    my_vga/scount1_inferred__0/i__carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.965 r  my_vga/scount1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    my_vga/scount1_inferred__0/i__carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.104 r  my_vga/scount1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.104    my_vga/scount1_inferred__0/i__carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.322     7.426 r  my_vga/scount1_inferred__0/i__carry__2/CO[0]
                         net (fo=1, routed)           0.698     8.124    my_vga/scount1__3
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.442     8.566 r  my_vga/scount[3]_i_1/O
                         net (fo=8, routed)           1.080     9.646    my_vga/scount0
    SLICE_X49Y66         FDRE                                         r  my_vga/scount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.620    17.005    my_vga/clk_vga
    SLICE_X49Y66         FDRE                                         r  my_vga/scount_reg[2]/C
                         clock pessimism              0.137    17.142    
                         clock uncertainty           -0.132    17.009    
    SLICE_X49Y66         FDRE (Setup_fdre_C_CE)      -0.344    16.665    my_vga/scount_reg[2]
  -------------------------------------------------------------------
                         required time                         16.665    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/scount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 3.042ns (38.863%)  route 4.786ns (61.137%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 17.005 - 15.385 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.818     1.818    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.567     2.385 f  my_vga/h_cur_reg[4]/Q
                         net (fo=33, routed)          0.849     3.234    my_vga/h_cur[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.301     3.535 r  my_vga/scount1_carry_i_9/O
                         net (fo=123, routed)         1.136     4.671    my_vga/scount1_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.158     4.829 f  my_vga/scount1_carry_i_10/O
                         net (fo=17, routed)          1.022     5.852    my_vga/reg_r8[9]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.402     6.254 r  my_vga/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000     6.254    my_vga/i__carry_i_1__2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.572     6.826 r  my_vga/scount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.826    my_vga/scount1_inferred__0/i__carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.965 r  my_vga/scount1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    my_vga/scount1_inferred__0/i__carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.104 r  my_vga/scount1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.104    my_vga/scount1_inferred__0/i__carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.322     7.426 r  my_vga/scount1_inferred__0/i__carry__2/CO[0]
                         net (fo=1, routed)           0.698     8.124    my_vga/scount1__3
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.442     8.566 r  my_vga/scount[3]_i_1/O
                         net (fo=8, routed)           1.080     9.646    my_vga/scount0
    SLICE_X48Y66         FDRE                                         r  my_vga/scount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.620    17.005    my_vga/clk_vga
    SLICE_X48Y66         FDRE                                         r  my_vga/scount_reg[3]/C
                         clock pessimism              0.137    17.142    
                         clock uncertainty           -0.132    17.009    
    SLICE_X48Y66         FDRE (Setup_fdre_C_CE)      -0.344    16.665    my_vga/scount_reg[3]
  -------------------------------------------------------------------
                         required time                         16.665    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 3.042ns (39.896%)  route 4.583ns (60.104%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 17.001 - 15.385 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.818     1.818    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.567     2.385 f  my_vga/h_cur_reg[4]/Q
                         net (fo=33, routed)          0.849     3.234    my_vga/h_cur[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.301     3.535 r  my_vga/scount1_carry_i_9/O
                         net (fo=123, routed)         1.136     4.671    my_vga/scount1_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.158     4.829 f  my_vga/scount1_carry_i_10/O
                         net (fo=17, routed)          1.022     5.852    my_vga/reg_r8[9]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.402     6.254 r  my_vga/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000     6.254    my_vga/i__carry_i_1__2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.572     6.826 r  my_vga/scount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.826    my_vga/scount1_inferred__0/i__carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.965 r  my_vga/scount1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    my_vga/scount1_inferred__0/i__carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.104 r  my_vga/scount1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.104    my_vga/scount1_inferred__0/i__carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.322     7.426 r  my_vga/scount1_inferred__0/i__carry__2/CO[0]
                         net (fo=1, routed)           0.698     8.124    my_vga/scount1__3
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.442     8.566 r  my_vga/scount[3]_i_1/O
                         net (fo=8, routed)           0.877     9.443    my_vga/scount0
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    17.001    my_vga/clk_vga
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]/C
                         clock pessimism              0.137    17.138    
                         clock uncertainty           -0.132    17.005    
    SLICE_X53Y79         FDRE (Setup_fdre_C_CE)      -0.344    16.661    my_vga/reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         16.661    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 3.042ns (39.896%)  route 4.583ns (60.104%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 17.001 - 15.385 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.818     1.818    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.567     2.385 f  my_vga/h_cur_reg[4]/Q
                         net (fo=33, routed)          0.849     3.234    my_vga/h_cur[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.301     3.535 r  my_vga/scount1_carry_i_9/O
                         net (fo=123, routed)         1.136     4.671    my_vga/scount1_carry_i_9_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.158     4.829 f  my_vga/scount1_carry_i_10/O
                         net (fo=17, routed)          1.022     5.852    my_vga/reg_r8[9]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.402     6.254 r  my_vga/i__carry_i_1__2/O
                         net (fo=1, routed)           0.000     6.254    my_vga/i__carry_i_1__2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.572     6.826 r  my_vga/scount1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.826    my_vga/scount1_inferred__0/i__carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     6.965 r  my_vga/scount1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    my_vga/scount1_inferred__0/i__carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.104 r  my_vga/scount1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.104    my_vga/scount1_inferred__0/i__carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.322     7.426 r  my_vga/scount1_inferred__0/i__carry__2/CO[0]
                         net (fo=1, routed)           0.698     8.124    my_vga/scount1__3
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.442     8.566 r  my_vga/scount[3]_i_1/O
                         net (fo=8, routed)           0.877     9.443    my_vga/scount0
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.616    17.001    my_vga/clk_vga
    SLICE_X53Y79         FDRE                                         r  my_vga/reg_r_reg[3]_lopt_replica/C
                         clock pessimism              0.137    17.138    
                         clock uncertainty           -0.132    17.005    
    SLICE_X53Y79         FDRE (Setup_fdre_C_CE)      -0.344    16.661    my_vga/reg_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.661    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  7.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 my_vga/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/scount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.255ns (66.579%)  route 0.128ns (33.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          0.758     0.758    my_vga/clk_vga
    SLICE_X49Y67         FDRE                                         r  my_vga/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.193     0.951 r  my_vga/count_reg[22]/Q
                         net (fo=1, routed)           0.128     1.079    my_vga/count[22]
    SLICE_X49Y66         LUT6 (Prop_lut6_I3_O)        0.062     1.141 r  my_vga/scount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.141    my_vga/scount[2]_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  my_vga/scount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.079     1.079    my_vga/clk_vga
    SLICE_X49Y66         FDRE                                         r  my_vga/scount_reg[2]/C
                         clock pessimism             -0.302     0.777    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.124     0.901    my_vga/scount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.285ns (62.492%)  route 0.171ns (37.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          0.759     0.759    my_vga/clk_vga
    SLICE_X54Y68         FDRE                                         r  my_vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.223     0.982 r  my_vga/h_cur_reg[1]/Q
                         net (fo=14, routed)          0.171     1.153    my_vga/h_cur[1]
    SLICE_X54Y67         LUT6 (Prop_lut6_I3_O)        0.062     1.215 r  my_vga/h_cur[5]_i_1/O
                         net (fo=1, routed)           0.000     1.215    my_vga/h_cur_0[5]
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.080     1.080    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[5]/C
                         clock pessimism             -0.302     0.778    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.160     0.938    my_vga/h_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.140%)  route 0.146ns (33.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          0.759     0.759    my_vga/clk_vga
    SLICE_X54Y68         FDRE                                         r  my_vga/h_cur_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.223     0.982 f  my_vga/h_cur_reg[10]/Q
                         net (fo=142, routed)         0.146     1.128    my_vga/h_cur[10]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.062     1.190 r  my_vga/h_cur[8]_i_1/O
                         net (fo=1, routed)           0.000     1.190    my_vga/h_cur_0[8]
    SLICE_X55Y68         FDRE                                         r  my_vga/h_cur_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.079     1.079    my_vga/clk_vga
    SLICE_X55Y68         FDRE                                         r  my_vga/h_cur_reg[8]/C
                         clock pessimism             -0.303     0.776    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.126     0.902    my_vga/h_cur_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 my_vga/v_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.285ns (57.637%)  route 0.209ns (42.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          0.755     0.755    my_vga/clk_vga
    SLICE_X50Y77         FDRE                                         r  my_vga/v_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.223     0.978 r  my_vga/v_cur_reg[1]/Q
                         net (fo=18, routed)          0.209     1.187    my_vga/v_cur_reg_n_0_[1]
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.062     1.249 r  my_vga/v_cur[3]_i_1/O
                         net (fo=1, routed)           0.000     1.249    my_vga/v_cur[3]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  my_vga/v_cur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.072     1.072    my_vga/clk_vga
    SLICE_X50Y76         FDRE                                         r  my_vga/v_cur_reg[3]/C
                         clock pessimism             -0.302     0.770    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.175     0.945    my_vga/v_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 my_vga/v_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.285ns (57.174%)  route 0.213ns (42.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          0.755     0.755    my_vga/clk_vga
    SLICE_X50Y77         FDRE                                         r  my_vga/v_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.223     0.978 r  my_vga/v_cur_reg[1]/Q
                         net (fo=18, routed)          0.213     1.191    my_vga/v_cur_reg_n_0_[1]
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.062     1.253 r  my_vga/v_cur[5]_i_1/O
                         net (fo=1, routed)           0.000     1.253    my_vga/v_cur[5]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  my_vga/v_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.072     1.072    my_vga/clk_vga
    SLICE_X50Y76         FDRE                                         r  my_vga/v_cur_reg[5]/C
                         clock pessimism             -0.302     0.770    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.160     0.930    my_vga/v_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.285ns (55.178%)  route 0.232ns (44.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          0.760     0.760    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.223     0.983 r  my_vga/h_cur_reg[0]/Q
                         net (fo=14, routed)          0.232     1.215    my_vga/h_cur[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I1_O)        0.062     1.277 r  my_vga/h_cur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.277    my_vga/h_cur_0[2]
    SLICE_X54Y68         FDRE                                         r  my_vga/h_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.079     1.079    my_vga/clk_vga
    SLICE_X54Y68         FDRE                                         r  my_vga/h_cur_reg[2]/C
                         clock pessimism             -0.302     0.777    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.170     0.947    my_vga/h_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.285ns (55.178%)  route 0.232ns (44.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          0.760     0.760    my_vga/clk_vga
    SLICE_X54Y67         FDRE                                         r  my_vga/h_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.223     0.983 r  my_vga/h_cur_reg[0]/Q
                         net (fo=14, routed)          0.232     1.215    my_vga/h_cur[0]
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.062     1.277 r  my_vga/h_cur[1]_i_1/O
                         net (fo=1, routed)           0.000     1.277    my_vga/h_cur_0[1]
    SLICE_X54Y68         FDRE                                         r  my_vga/h_cur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.079     1.079    my_vga/clk_vga
    SLICE_X54Y68         FDRE                                         r  my_vga/h_cur_reg[1]/C
                         clock pessimism             -0.302     0.777    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.159     0.936    my_vga/h_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.285ns (58.842%)  route 0.199ns (41.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          0.759     0.759    my_vga/clk_vga
    SLICE_X54Y68         FDRE                                         r  my_vga/h_cur_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.223     0.982 r  my_vga/h_cur_reg[9]/Q
                         net (fo=141, routed)         0.199     1.181    my_vga/h_cur[9]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.062     1.243 r  my_vga/h_cur[6]_i_1/O
                         net (fo=1, routed)           0.000     1.243    my_vga/h_cur_0[6]
    SLICE_X55Y68         FDRE                                         r  my_vga/h_cur_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.079     1.079    my_vga/clk_vga
    SLICE_X55Y68         FDRE                                         r  my_vga/h_cur_reg[6]/C
                         clock pessimism             -0.303     0.776    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.124     0.900    my_vga/h_cur_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 my_vga/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/scount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.305ns (62.773%)  route 0.181ns (37.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          0.760     0.760    my_vga/clk_vga
    SLICE_X48Y65         FDRE                                         r  my_vga/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.177     0.937 r  my_vga/count_reg[29]/Q
                         net (fo=1, routed)           0.181     1.118    my_vga/count[29]
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.128     1.246 r  my_vga/scount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.246    my_vga/scount[1]_i_1_n_0
    SLICE_X48Y66         FDRE                                         r  my_vga/scount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.079     1.079    my_vga/clk_vga
    SLICE_X48Y66         FDRE                                         r  my_vga/scount_reg[1]/C
                         clock pessimism             -0.302     0.777    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.124     0.901    my_vga/scount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 my_vga/v_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.247ns (49.048%)  route 0.257ns (50.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          0.754     0.754    my_vga/clk_vga
    SLICE_X49Y78         FDRE                                         r  my_vga/v_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.193     0.947 r  my_vga/v_cur_reg[7]/Q
                         net (fo=13, routed)          0.257     1.204    my_vga/v_cur_reg_n_0_[7]
    SLICE_X49Y78         LUT4 (Prop_lut4_I3_O)        0.054     1.258 r  my_vga/v_cur[7]_i_1/O
                         net (fo=1, routed)           0.000     1.258    my_vga/v_cur[7]_i_1_n_0
    SLICE_X49Y78         FDRE                                         r  my_vga/v_cur_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=64, routed)          1.074     1.074    my_vga/clk_vga
    SLICE_X49Y78         FDRE                                         r  my_vga/v_cur_reg[7]/C
                         clock pessimism             -0.320     0.754    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.142     0.896    my_vga/v_cur_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_ip
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.538         15.385      12.847     BUFGCTRL_X0Y1    my_vga/u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X51Y66     my_vga/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X51Y66     my_vga/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X51Y66     my_vga/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X49Y65     my_vga/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X54Y67     my_vga/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X51Y63     my_vga/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X49Y65     my_vga/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X49Y67     my_vga/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y78     my_vga/v_cur_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y78     my_vga/v_cur_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y77     my_vga/v_cur_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y77     my_vga/v_cur_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y76     my_vga/v_cur_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y78     my_vga/v_cur_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y76     my_vga/v_cur_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y76     my_vga/v_cur_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y78     my_vga/v_cur_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y78     my_vga/v_cur_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y67     my_vga/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y67     my_vga/count_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y67     my_vga/count_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y67     my_vga/count_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y67     my_vga/count_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y67     my_vga/count_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X48Y67     my_vga/count_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X49Y67     my_vga/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y79     my_vga/reg_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y79     my_vga/reg_r_reg[3]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_ip
  To Clock:  clkfbout_clk_wiz_ip

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_ip
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.538         50.000      47.462     BUFGCTRL_X0Y3    my_vga/u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



