#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct  5 15:38:33 2015
# Process ID: 14871
# Log file: /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'dff' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
ERROR: [VRFC 10-1412] syntax error near 'b [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:29]
ERROR: [VRFC 10-1040] module latch ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:18]
INFO: [VRFC 10-311] analyzing module shifter
ERROR: [VRFC 10-1412] syntax error near else [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:54]
ERROR: [VRFC 10-1412] syntax error near shift_out [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:57]
ERROR: [VRFC 10-1040] module shifter ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:35]
INFO: [VRFC 10-311] analyzing module IS2_interface
ERROR: [VRFC 10-1412] syntax error near output [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:71]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'dff' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
ERROR: [VRFC 10-1412] syntax error near else [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:54]
ERROR: [VRFC 10-1412] syntax error near shift_out [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:57]
ERROR: [VRFC 10-1040] module shifter ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:35]
INFO: [VRFC 10-311] analyzing module IS2_interface
ERROR: [VRFC 10-1412] syntax error near output [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:71]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'dff' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
ERROR: [VRFC 10-1412] syntax error near else [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:54]
ERROR: [VRFC 10-1040] module shifter ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:35]
INFO: [VRFC 10-311] analyzing module IS2_interface
ERROR: [VRFC 10-1412] syntax error near output [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:71]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'dff' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
ERROR: [VRFC 10-1412] syntax error near output [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:74]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IS2_interface' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj IS2_interface_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IS2_interface_behav xil_defaultlib.IS2_interface xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:87]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.IS2_interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot IS2_interface_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/IS2_interface_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1290372452 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/IS2_interface_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 15:56:57 2015...
run_program: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:10 . Memory (MB): peak = 5919.004 ; gain = 5.000 ; free physical = 7299 ; free virtual = 20540
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "IS2_interface_behav -key {Behavioral:sim_1:Functional:IS2_interface} -tclbatch {IS2_interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source IS2_interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IS2_interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 5965.258 ; gain = 51.254 ; free physical = 7274 ; free virtual = 20530
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv
update_compile_order -fileset sim_1
set_property top test_dff [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:8]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:8]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv
WARNING: [filemgmt 56-12] File '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs4754
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs56D6
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:8]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:8]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs4754
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs56D6
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:8]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:8]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs4754
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs56D6
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:8]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:8]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  5 16:17:59 2015...
