--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf
-ucf uart_test.ucf

Design file:              uart_test.ncd
Physical constraint file: uart_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3168 paths analyzed, 629 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.443ns.
--------------------------------------------------------------------------------

Paths for end point uart_rx_inst/bit_cnt_1 (SLICE_X5Y42.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_inst/cycle_cnt_3 (FF)
  Destination:          uart_rx_inst/bit_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.387ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.328 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_inst/cycle_cnt_3 to uart_rx_inst/bit_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.DQ       Tcko                  0.430   uart_rx_inst/cycle_cnt<3>
                                                       uart_rx_inst/cycle_cnt_3
    SLICE_X0Y42.D1       net (fanout=3)        1.017   uart_rx_inst/cycle_cnt<3>
    SLICE_X0Y42.D        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>1_SW2
    SLICE_X0Y42.A3       net (fanout=1)        0.350   N12
    SLICE_X0Y42.A        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_7_o<15>1
    SLICE_X0Y42.B4       net (fanout=3)        0.434   uart_rx_inst/GND_2_o_GND_2_o_equal_7_o
    SLICE_X0Y42.BMUX     Tilo                  0.298   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/_n0106_inv1
    SLICE_X5Y42.CE       net (fanout=1)        0.983   uart_rx_inst/_n0106_inv
    SLICE_X5Y42.CLK      Tceck                 0.405   uart_rx_inst/bit_cnt<2>
                                                       uart_rx_inst/bit_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (1.603ns logic, 2.784ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_inst/cycle_cnt_14 (FF)
  Destination:          uart_rx_inst/bit_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.328 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_inst/cycle_cnt_14 to uart_rx_inst/bit_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.CQ       Tcko                  0.430   uart_rx_inst/cycle_cnt<14>
                                                       uart_rx_inst/cycle_cnt_14
    SLICE_X0Y41.B1       net (fanout=2)        0.972   uart_rx_inst/cycle_cnt<14>
    SLICE_X0Y41.B        Tilo                  0.235   N6
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>1_SW0
    SLICE_X0Y42.A5       net (fanout=2)        0.386   N6
    SLICE_X0Y42.A        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_7_o<15>1
    SLICE_X0Y42.B4       net (fanout=3)        0.434   uart_rx_inst/GND_2_o_GND_2_o_equal_7_o
    SLICE_X0Y42.BMUX     Tilo                  0.298   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/_n0106_inv1
    SLICE_X5Y42.CE       net (fanout=1)        0.983   uart_rx_inst/_n0106_inv
    SLICE_X5Y42.CLK      Tceck                 0.405   uart_rx_inst/bit_cnt<2>
                                                       uart_rx_inst/bit_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (1.603ns logic, 2.775ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_inst/cycle_cnt_13 (FF)
  Destination:          uart_rx_inst/bit_cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.328 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_inst/cycle_cnt_13 to uart_rx_inst/bit_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.BQ       Tcko                  0.430   uart_rx_inst/cycle_cnt<14>
                                                       uart_rx_inst/cycle_cnt_13
    SLICE_X0Y41.B3       net (fanout=2)        0.831   uart_rx_inst/cycle_cnt<13>
    SLICE_X0Y41.B        Tilo                  0.235   N6
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>1_SW0
    SLICE_X0Y42.A5       net (fanout=2)        0.386   N6
    SLICE_X0Y42.A        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_7_o<15>1
    SLICE_X0Y42.B4       net (fanout=3)        0.434   uart_rx_inst/GND_2_o_GND_2_o_equal_7_o
    SLICE_X0Y42.BMUX     Tilo                  0.298   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/_n0106_inv1
    SLICE_X5Y42.CE       net (fanout=1)        0.983   uart_rx_inst/_n0106_inv
    SLICE_X5Y42.CLK      Tceck                 0.405   uart_rx_inst/bit_cnt<2>
                                                       uart_rx_inst/bit_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (1.603ns logic, 2.634ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point uart_rx_inst/bit_cnt_2 (SLICE_X5Y42.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_inst/cycle_cnt_3 (FF)
  Destination:          uart_rx_inst/bit_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.328 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_inst/cycle_cnt_3 to uart_rx_inst/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.DQ       Tcko                  0.430   uart_rx_inst/cycle_cnt<3>
                                                       uart_rx_inst/cycle_cnt_3
    SLICE_X0Y42.D1       net (fanout=3)        1.017   uart_rx_inst/cycle_cnt<3>
    SLICE_X0Y42.D        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>1_SW2
    SLICE_X0Y42.A3       net (fanout=1)        0.350   N12
    SLICE_X0Y42.A        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_7_o<15>1
    SLICE_X0Y42.B4       net (fanout=3)        0.434   uart_rx_inst/GND_2_o_GND_2_o_equal_7_o
    SLICE_X0Y42.BMUX     Tilo                  0.298   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/_n0106_inv1
    SLICE_X5Y42.CE       net (fanout=1)        0.983   uart_rx_inst/_n0106_inv
    SLICE_X5Y42.CLK      Tceck                 0.390   uart_rx_inst/bit_cnt<2>
                                                       uart_rx_inst/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (1.588ns logic, 2.784ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_inst/cycle_cnt_14 (FF)
  Destination:          uart_rx_inst/bit_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.328 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_inst/cycle_cnt_14 to uart_rx_inst/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.CQ       Tcko                  0.430   uart_rx_inst/cycle_cnt<14>
                                                       uart_rx_inst/cycle_cnt_14
    SLICE_X0Y41.B1       net (fanout=2)        0.972   uart_rx_inst/cycle_cnt<14>
    SLICE_X0Y41.B        Tilo                  0.235   N6
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>1_SW0
    SLICE_X0Y42.A5       net (fanout=2)        0.386   N6
    SLICE_X0Y42.A        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_7_o<15>1
    SLICE_X0Y42.B4       net (fanout=3)        0.434   uart_rx_inst/GND_2_o_GND_2_o_equal_7_o
    SLICE_X0Y42.BMUX     Tilo                  0.298   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/_n0106_inv1
    SLICE_X5Y42.CE       net (fanout=1)        0.983   uart_rx_inst/_n0106_inv
    SLICE_X5Y42.CLK      Tceck                 0.390   uart_rx_inst/bit_cnt<2>
                                                       uart_rx_inst/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.588ns logic, 2.775ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_inst/cycle_cnt_13 (FF)
  Destination:          uart_rx_inst/bit_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.328 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_inst/cycle_cnt_13 to uart_rx_inst/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.BQ       Tcko                  0.430   uart_rx_inst/cycle_cnt<14>
                                                       uart_rx_inst/cycle_cnt_13
    SLICE_X0Y41.B3       net (fanout=2)        0.831   uart_rx_inst/cycle_cnt<13>
    SLICE_X0Y41.B        Tilo                  0.235   N6
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>1_SW0
    SLICE_X0Y42.A5       net (fanout=2)        0.386   N6
    SLICE_X0Y42.A        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_7_o<15>1
    SLICE_X0Y42.B4       net (fanout=3)        0.434   uart_rx_inst/GND_2_o_GND_2_o_equal_7_o
    SLICE_X0Y42.BMUX     Tilo                  0.298   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/_n0106_inv1
    SLICE_X5Y42.CE       net (fanout=1)        0.983   uart_rx_inst/_n0106_inv
    SLICE_X5Y42.CLK      Tceck                 0.390   uart_rx_inst/bit_cnt<2>
                                                       uart_rx_inst/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (1.588ns logic, 2.634ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point uart_rx_inst/bit_cnt_0 (SLICE_X5Y42.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_inst/cycle_cnt_3 (FF)
  Destination:          uart_rx_inst/bit_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.328 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_inst/cycle_cnt_3 to uart_rx_inst/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.DQ       Tcko                  0.430   uart_rx_inst/cycle_cnt<3>
                                                       uart_rx_inst/cycle_cnt_3
    SLICE_X0Y42.D1       net (fanout=3)        1.017   uart_rx_inst/cycle_cnt<3>
    SLICE_X0Y42.D        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>1_SW2
    SLICE_X0Y42.A3       net (fanout=1)        0.350   N12
    SLICE_X0Y42.A        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_7_o<15>1
    SLICE_X0Y42.B4       net (fanout=3)        0.434   uart_rx_inst/GND_2_o_GND_2_o_equal_7_o
    SLICE_X0Y42.BMUX     Tilo                  0.298   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/_n0106_inv1
    SLICE_X5Y42.CE       net (fanout=1)        0.983   uart_rx_inst/_n0106_inv
    SLICE_X5Y42.CLK      Tceck                 0.365   uart_rx_inst/bit_cnt<2>
                                                       uart_rx_inst/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (1.563ns logic, 2.784ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_inst/cycle_cnt_14 (FF)
  Destination:          uart_rx_inst/bit_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.328 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_inst/cycle_cnt_14 to uart_rx_inst/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.CQ       Tcko                  0.430   uart_rx_inst/cycle_cnt<14>
                                                       uart_rx_inst/cycle_cnt_14
    SLICE_X0Y41.B1       net (fanout=2)        0.972   uart_rx_inst/cycle_cnt<14>
    SLICE_X0Y41.B        Tilo                  0.235   N6
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>1_SW0
    SLICE_X0Y42.A5       net (fanout=2)        0.386   N6
    SLICE_X0Y42.A        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_7_o<15>1
    SLICE_X0Y42.B4       net (fanout=3)        0.434   uart_rx_inst/GND_2_o_GND_2_o_equal_7_o
    SLICE_X0Y42.BMUX     Tilo                  0.298   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/_n0106_inv1
    SLICE_X5Y42.CE       net (fanout=1)        0.983   uart_rx_inst/_n0106_inv
    SLICE_X5Y42.CLK      Tceck                 0.365   uart_rx_inst/bit_cnt<2>
                                                       uart_rx_inst/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (1.563ns logic, 2.775ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_rx_inst/cycle_cnt_13 (FF)
  Destination:          uart_rx_inst/bit_cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.328 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_rx_inst/cycle_cnt_13 to uart_rx_inst/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.BQ       Tcko                  0.430   uart_rx_inst/cycle_cnt<14>
                                                       uart_rx_inst/cycle_cnt_13
    SLICE_X0Y41.B3       net (fanout=2)        0.831   uart_rx_inst/cycle_cnt<13>
    SLICE_X0Y41.B        Tilo                  0.235   N6
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>1_SW0
    SLICE_X0Y42.A5       net (fanout=2)        0.386   N6
    SLICE_X0Y42.A        Tilo                  0.235   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/GND_2_o_GND_2_o_equal_7_o<15>1
    SLICE_X0Y42.B4       net (fanout=3)        0.434   uart_rx_inst/GND_2_o_GND_2_o_equal_7_o
    SLICE_X0Y42.BMUX     Tilo                  0.298   uart_rx_inst/state_FSM_FFd3
                                                       uart_rx_inst/_n0106_inv1
    SLICE_X5Y42.CE       net (fanout=1)        0.983   uart_rx_inst/_n0106_inv
    SLICE_X5Y42.CLK      Tceck                 0.365   uart_rx_inst/bit_cnt<2>
                                                       uart_rx_inst/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (1.563ns logic, 2.634ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_rx_inst/rx_bits_4 (SLICE_X4Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_rx_inst/rx_bits_4 (FF)
  Destination:          uart_rx_inst/rx_bits_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_rx_inst/rx_bits_4 to uart_rx_inst/rx_bits_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.200   uart_rx_inst/rx_bits<7>
                                                       uart_rx_inst/rx_bits_4
    SLICE_X4Y41.A6       net (fanout=2)        0.024   uart_rx_inst/rx_bits<4>
    SLICE_X4Y41.CLK      Tah         (-Th)    -0.190   uart_rx_inst/rx_bits<7>
                                                       uart_rx_inst/rx_bits_4_dpot
                                                       uart_rx_inst/rx_bits_4
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point uart_rx_inst/rx_bits_7 (SLICE_X4Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_rx_inst/rx_bits_7 (FF)
  Destination:          uart_rx_inst/rx_bits_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_rx_inst/rx_bits_7 to uart_rx_inst/rx_bits_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.DQ       Tcko                  0.200   uart_rx_inst/rx_bits<7>
                                                       uart_rx_inst/rx_bits_7
    SLICE_X4Y41.D6       net (fanout=2)        0.024   uart_rx_inst/rx_bits<7>
    SLICE_X4Y41.CLK      Tah         (-Th)    -0.190   uart_rx_inst/rx_bits<7>
                                                       uart_rx_inst/rx_bits_7_dpot
                                                       uart_rx_inst/rx_bits_7
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point uart_rx_inst/rx_bits_0 (SLICE_X4Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_rx_inst/rx_bits_0 (FF)
  Destination:          uart_rx_inst/rx_bits_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_rx_inst/rx_bits_0 to uart_rx_inst/rx_bits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.200   uart_rx_inst/rx_bits<3>
                                                       uart_rx_inst/rx_bits_0
    SLICE_X4Y40.A6       net (fanout=2)        0.025   uart_rx_inst/rx_bits<0>
    SLICE_X4Y40.CLK      Tah         (-Th)    -0.190   uart_rx_inst/rx_bits<3>
                                                       uart_rx_inst/rx_bits_0_dpot
                                                       uart_rx_inst/rx_bits_0
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: uart_tx_inst/state_FSM_FFd2/CLK
  Logical resource: uart_tx_inst/cycle_cnt_15/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: uart_tx_inst/state_FSM_FFd2/SR
  Logical resource: uart_tx_inst/cycle_cnt_15/SR
  Location pin: SLICE_X10Y36.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.443|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3168 paths, 0 nets, and 592 connections

Design statistics:
   Minimum period:   4.443ns{1}   (Maximum frequency: 225.073MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 08 16:17:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



