# README
This section contains the source code for the Random Clock project. 
Random_Clock.sv is the only SystemVerilog file for the FPGA. 
The RNG_TEST_FINAL folder contains all the MCU files. There is one main.c file and several other .c and .h files.
