//File Automatically generated by SystemC Netlister Time
#include "bd_27ec.h"
bd_27ec::bd_27ec(const sc_module_name& module_name,xsc::common_cpp::properties& properties) : bd_27ec_sci(module_name) 
,M00_INI_internoc("M00_INI_internoc")
,M01_INI_internoc("M01_INI_internoc")
,M02_INI_internoc("M02_INI_internoc")
,M03_INI_internoc("M03_INI_internoc")
,M04_INI_internoc("M04_INI_internoc")
,M05_INI_internoc("M05_INI_internoc")
,M06_INI_internoc("M06_INI_internoc")
,M07_INI_internoc("M07_INI_internoc")
,aclk0("aclk0")
,aclk1("aclk1")
,aclk2("aclk2")
,aclk3("aclk3")
,aclk4("aclk4")
,aclk5("aclk5")
,aclk6("aclk6")
,aclk7("aclk7")
,aclk8("aclk8")
,aclk9("aclk9")
{
	//Instance Instantiation
	M00_AXI_nsu=new bd_27ec_M00_AXI_nsu_0("M00_AXI_nsu");
	S00_AXI_nmu=new bd_27ec_S00_AXI_nmu_0("S00_AXI_nmu");
	S01_AXI_nmu=new bd_27ec_S01_AXI_nmu_0("S01_AXI_nmu");
	S02_AXI_nmu=new bd_27ec_S02_AXI_nmu_0("S02_AXI_nmu");
	S03_AXI_nmu=new bd_27ec_S03_AXI_nmu_0("S03_AXI_nmu");
	S04_AXI_nmu=new bd_27ec_S04_AXI_nmu_0("S04_AXI_nmu");
	S05_AXI_nmu=new bd_27ec_S05_AXI_nmu_0("S05_AXI_nmu");
	S06_AXI_rpu=new bd_27ec_S06_AXI_rpu_0("S06_AXI_rpu");
	S07_AXI_nmu=new bd_27ec_S07_AXI_nmu_0("S07_AXI_nmu");
	const_0=new bd_27ec_const_0_0("const_0");
	
	//Signal Connections
	M00_AXI_nsu->AXI_OUT(M00_AXI_nsu_AXI_OUT_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARADDR(M00_AXI_nsu_IF_NOC_AXI_ARADDR_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARBURST(M00_AXI_nsu_IF_NOC_AXI_ARBURST_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARCACHE(M00_AXI_nsu_IF_NOC_AXI_ARCACHE_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARCID(M00_AXI_nsu_IF_NOC_AXI_ARCID_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARLEN(M00_AXI_nsu_IF_NOC_AXI_ARLEN_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARLOCK(M00_AXI_nsu_IF_NOC_AXI_ARLOCK_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARPROT(M00_AXI_nsu_IF_NOC_AXI_ARPROT_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARQOS(M00_AXI_nsu_IF_NOC_AXI_ARQOS_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARREADY(M00_AXI_nsu_IF_NOC_AXI_ARREADY_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARREGION(M00_AXI_nsu_IF_NOC_AXI_ARREGION_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARSIZE(M00_AXI_nsu_IF_NOC_AXI_ARSIZE_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_ARVALID(M00_AXI_nsu_IF_NOC_AXI_ARVALID_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWADDR(M00_AXI_nsu_IF_NOC_AXI_AWADDR_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWBURST(M00_AXI_nsu_IF_NOC_AXI_AWBURST_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWCACHE(M00_AXI_nsu_IF_NOC_AXI_AWCACHE_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWCID(M00_AXI_nsu_IF_NOC_AXI_AWCID_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWLEN(M00_AXI_nsu_IF_NOC_AXI_AWLEN_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWLOCK(M00_AXI_nsu_IF_NOC_AXI_AWLOCK_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWPROT(M00_AXI_nsu_IF_NOC_AXI_AWPROT_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWQOS(M00_AXI_nsu_IF_NOC_AXI_AWQOS_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWREADY(M00_AXI_nsu_IF_NOC_AXI_AWREADY_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWREGION(M00_AXI_nsu_IF_NOC_AXI_AWREGION_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWSIZE(M00_AXI_nsu_IF_NOC_AXI_AWSIZE_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_AWVALID(M00_AXI_nsu_IF_NOC_AXI_AWVALID_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_BCID(M00_AXI_nsu_IF_NOC_AXI_BCID_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_BREADY(M00_AXI_nsu_IF_NOC_AXI_BREADY_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_BRESP(M00_AXI_nsu_IF_NOC_AXI_BRESP_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_BVALID(M00_AXI_nsu_IF_NOC_AXI_BVALID_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_RCID(M00_AXI_nsu_IF_NOC_AXI_RCID_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_RDATA(M00_AXI_nsu_IF_NOC_AXI_RDATA_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_RLAST(M00_AXI_nsu_IF_NOC_AXI_RLAST_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_RREADY(M00_AXI_nsu_IF_NOC_AXI_RREADY_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_RRESP(M00_AXI_nsu_IF_NOC_AXI_RRESP_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_RUSER(M00_AXI_nsu_IF_NOC_AXI_RUSER_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_RVALID(M00_AXI_nsu_IF_NOC_AXI_RVALID_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_WDATA(M00_AXI_nsu_IF_NOC_AXI_WDATA_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_WLAST(M00_AXI_nsu_IF_NOC_AXI_WLAST_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_WREADY(M00_AXI_nsu_IF_NOC_AXI_WREADY_stub_signal);
	M00_AXI_nsu->IF_NOC_AXI_WSTRB(M00_AXI_nsu_IF_NOC_AXI_WSTRB_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_WUSER(M00_AXI_nsu_IF_NOC_AXI_WUSER_driver_signal);
	M00_AXI_nsu->IF_NOC_AXI_WVALID(M00_AXI_nsu_IF_NOC_AXI_WVALID_driver_signal);
	M00_AXI_nsu->IF_NOC_NPP_IN_NOC_CREDIT_RDY(M00_AXI_nsu_IF_NOC_NPP_IN_NOC_CREDIT_RDY_stub_signal);
	M00_AXI_nsu->IF_NOC_NPP_IN_NOC_CREDIT_RETURN(M00_AXI_nsu_IF_NOC_NPP_IN_NOC_CREDIT_RETURN_driver_signal);
	M00_AXI_nsu->IF_NOC_NPP_IN_NOC_FLIT(M00_AXI_nsu_IF_NOC_NPP_IN_NOC_FLIT_stub_signal);
	M00_AXI_nsu->IF_NOC_NPP_IN_NOC_VALID(M00_AXI_nsu_IF_NOC_NPP_IN_NOC_VALID_stub_signal);
	M00_AXI_nsu->IF_NOC_NPP_OUT_NOC_CREDIT_RDY(M00_AXI_nsu_IF_NOC_NPP_OUT_NOC_CREDIT_RDY_driver_signal);
	M00_AXI_nsu->IF_NOC_NPP_OUT_NOC_CREDIT_RETURN(M00_AXI_nsu_IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_stub_signal);
	M00_AXI_nsu->IF_NOC_NPP_OUT_NOC_FLIT(M00_AXI_nsu_IF_NOC_NPP_OUT_NOC_FLIT_driver_signal);
	M00_AXI_nsu->IF_NOC_NPP_OUT_NOC_VALID(M00_AXI_nsu_IF_NOC_NPP_OUT_NOC_VALID_driver_signal);
	M00_AXI_nsu->NSU(M00_AXI_nsu_NSU_stub_signal);
	M00_AXI_nsu->aclk(aclk9);
	S00_AXI_nmu->AXI_IN(S00_AXI_nmu_AXI_IN_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARADDR(S00_AXI_nmu_IF_NOC_AXI_ARADDR_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARBURST(S00_AXI_nmu_IF_NOC_AXI_ARBURST_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARCACHE(S00_AXI_nmu_IF_NOC_AXI_ARCACHE_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARID(S00_AXI_nmu_IF_NOC_AXI_ARID_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARLEN(S00_AXI_nmu_IF_NOC_AXI_ARLEN_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARLOCK(S00_AXI_nmu_IF_NOC_AXI_ARLOCK_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARPROT(S00_AXI_nmu_IF_NOC_AXI_ARPROT_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARQOS(S00_AXI_nmu_IF_NOC_AXI_ARQOS_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARREADY(S00_AXI_nmu_IF_NOC_AXI_ARREADY_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARREGION(S00_AXI_nmu_IF_NOC_AXI_ARREGION_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARSIZE(S00_AXI_nmu_IF_NOC_AXI_ARSIZE_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARUSER(S00_AXI_nmu_IF_NOC_AXI_ARUSER_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_ARVALID(S00_AXI_nmu_IF_NOC_AXI_ARVALID_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWADDR(S00_AXI_nmu_IF_NOC_AXI_AWADDR_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWBURST(S00_AXI_nmu_IF_NOC_AXI_AWBURST_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWCACHE(S00_AXI_nmu_IF_NOC_AXI_AWCACHE_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWID(S00_AXI_nmu_IF_NOC_AXI_AWID_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWLEN(S00_AXI_nmu_IF_NOC_AXI_AWLEN_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWLOCK(S00_AXI_nmu_IF_NOC_AXI_AWLOCK_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWPROT(S00_AXI_nmu_IF_NOC_AXI_AWPROT_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWQOS(S00_AXI_nmu_IF_NOC_AXI_AWQOS_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWREADY(S00_AXI_nmu_IF_NOC_AXI_AWREADY_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWREGION(S00_AXI_nmu_IF_NOC_AXI_AWREGION_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWSIZE(S00_AXI_nmu_IF_NOC_AXI_AWSIZE_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWUSER(S00_AXI_nmu_IF_NOC_AXI_AWUSER_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_AWVALID(S00_AXI_nmu_IF_NOC_AXI_AWVALID_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_BID(S00_AXI_nmu_IF_NOC_AXI_BID_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_BREADY(S00_AXI_nmu_IF_NOC_AXI_BREADY_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_BRESP(S00_AXI_nmu_IF_NOC_AXI_BRESP_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_BVALID(S00_AXI_nmu_IF_NOC_AXI_BVALID_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_RDATA(S00_AXI_nmu_IF_NOC_AXI_RDATA_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_RID(S00_AXI_nmu_IF_NOC_AXI_RID_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_RLAST(S00_AXI_nmu_IF_NOC_AXI_RLAST_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_RREADY(S00_AXI_nmu_IF_NOC_AXI_RREADY_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_RRESP(S00_AXI_nmu_IF_NOC_AXI_RRESP_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_RUSER(S00_AXI_nmu_IF_NOC_AXI_RUSER_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_RVALID(S00_AXI_nmu_IF_NOC_AXI_RVALID_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_WDATA(S00_AXI_nmu_IF_NOC_AXI_WDATA_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_WLAST(S00_AXI_nmu_IF_NOC_AXI_WLAST_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_WREADY(S00_AXI_nmu_IF_NOC_AXI_WREADY_driver_signal);
	S00_AXI_nmu->IF_NOC_AXI_WSTRB(S00_AXI_nmu_IF_NOC_AXI_WSTRB_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_WUSER(S00_AXI_nmu_IF_NOC_AXI_WUSER_stub_signal);
	S00_AXI_nmu->IF_NOC_AXI_WVALID(S00_AXI_nmu_IF_NOC_AXI_WVALID_stub_signal);
	S00_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RDY(S00_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RDY_stub_signal);
	S00_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RETURN(S00_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RETURN_driver_signal);
	S00_AXI_nmu->IF_NOC_NPP_IN_NOC_FLIT(S00_AXI_nmu_IF_NOC_NPP_IN_NOC_FLIT_stub_signal);
	S00_AXI_nmu->IF_NOC_NPP_IN_NOC_VALID(S00_AXI_nmu_IF_NOC_NPP_IN_NOC_VALID_stub_signal);
	S00_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RDY(S00_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RDY_driver_signal);
	S00_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RETURN(S00_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_stub_signal);
	S00_AXI_nmu->IF_NOC_NPP_OUT_NOC_FLIT(S00_AXI_nmu_IF_NOC_NPP_OUT_NOC_FLIT_driver_signal);
	S00_AXI_nmu->IF_NOC_NPP_OUT_NOC_VALID(S00_AXI_nmu_IF_NOC_NPP_OUT_NOC_VALID_driver_signal);
	S00_AXI_nmu->NMU(S00_AXI_nmu_NMU_driver_signal);
	S00_AXI_nmu->NMU_RD_DEST_MODE(S00_AXI_nmu_NMU_RD_DEST_MODE_connect_signal);
	const_0->dout(S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal);
	S00_AXI_nmu->NMU_RD_USR_DST(S00_AXI_nmu_NMU_RD_USR_DST_stub_signal);
	S00_AXI_nmu->NMU_WR_DEST_MODE(S00_AXI_nmu_NMU_WR_DEST_MODE_connect_signal);
	S00_AXI_nmu->NMU_WR_USR_DST(S00_AXI_nmu_NMU_WR_USR_DST_stub_signal);
	S00_AXI_nmu->aclk(aclk1);
	S01_AXI_nmu->AXI_IN(S01_AXI_nmu_AXI_IN_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARADDR(S01_AXI_nmu_IF_NOC_AXI_ARADDR_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARBURST(S01_AXI_nmu_IF_NOC_AXI_ARBURST_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARCACHE(S01_AXI_nmu_IF_NOC_AXI_ARCACHE_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARID(S01_AXI_nmu_IF_NOC_AXI_ARID_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARLEN(S01_AXI_nmu_IF_NOC_AXI_ARLEN_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARLOCK(S01_AXI_nmu_IF_NOC_AXI_ARLOCK_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARPROT(S01_AXI_nmu_IF_NOC_AXI_ARPROT_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARQOS(S01_AXI_nmu_IF_NOC_AXI_ARQOS_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARREADY(S01_AXI_nmu_IF_NOC_AXI_ARREADY_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARREGION(S01_AXI_nmu_IF_NOC_AXI_ARREGION_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARSIZE(S01_AXI_nmu_IF_NOC_AXI_ARSIZE_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARUSER(S01_AXI_nmu_IF_NOC_AXI_ARUSER_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_ARVALID(S01_AXI_nmu_IF_NOC_AXI_ARVALID_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWADDR(S01_AXI_nmu_IF_NOC_AXI_AWADDR_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWBURST(S01_AXI_nmu_IF_NOC_AXI_AWBURST_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWCACHE(S01_AXI_nmu_IF_NOC_AXI_AWCACHE_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWID(S01_AXI_nmu_IF_NOC_AXI_AWID_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWLEN(S01_AXI_nmu_IF_NOC_AXI_AWLEN_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWLOCK(S01_AXI_nmu_IF_NOC_AXI_AWLOCK_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWPROT(S01_AXI_nmu_IF_NOC_AXI_AWPROT_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWQOS(S01_AXI_nmu_IF_NOC_AXI_AWQOS_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWREADY(S01_AXI_nmu_IF_NOC_AXI_AWREADY_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWREGION(S01_AXI_nmu_IF_NOC_AXI_AWREGION_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWSIZE(S01_AXI_nmu_IF_NOC_AXI_AWSIZE_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWUSER(S01_AXI_nmu_IF_NOC_AXI_AWUSER_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_AWVALID(S01_AXI_nmu_IF_NOC_AXI_AWVALID_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_BID(S01_AXI_nmu_IF_NOC_AXI_BID_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_BREADY(S01_AXI_nmu_IF_NOC_AXI_BREADY_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_BRESP(S01_AXI_nmu_IF_NOC_AXI_BRESP_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_BVALID(S01_AXI_nmu_IF_NOC_AXI_BVALID_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_RDATA(S01_AXI_nmu_IF_NOC_AXI_RDATA_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_RID(S01_AXI_nmu_IF_NOC_AXI_RID_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_RLAST(S01_AXI_nmu_IF_NOC_AXI_RLAST_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_RREADY(S01_AXI_nmu_IF_NOC_AXI_RREADY_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_RRESP(S01_AXI_nmu_IF_NOC_AXI_RRESP_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_RUSER(S01_AXI_nmu_IF_NOC_AXI_RUSER_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_RVALID(S01_AXI_nmu_IF_NOC_AXI_RVALID_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_WDATA(S01_AXI_nmu_IF_NOC_AXI_WDATA_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_WLAST(S01_AXI_nmu_IF_NOC_AXI_WLAST_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_WREADY(S01_AXI_nmu_IF_NOC_AXI_WREADY_driver_signal);
	S01_AXI_nmu->IF_NOC_AXI_WSTRB(S01_AXI_nmu_IF_NOC_AXI_WSTRB_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_WUSER(S01_AXI_nmu_IF_NOC_AXI_WUSER_stub_signal);
	S01_AXI_nmu->IF_NOC_AXI_WVALID(S01_AXI_nmu_IF_NOC_AXI_WVALID_stub_signal);
	S01_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RDY(S01_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RDY_stub_signal);
	S01_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RETURN(S01_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RETURN_driver_signal);
	S01_AXI_nmu->IF_NOC_NPP_IN_NOC_FLIT(S01_AXI_nmu_IF_NOC_NPP_IN_NOC_FLIT_stub_signal);
	S01_AXI_nmu->IF_NOC_NPP_IN_NOC_VALID(S01_AXI_nmu_IF_NOC_NPP_IN_NOC_VALID_stub_signal);
	S01_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RDY(S01_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RDY_driver_signal);
	S01_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RETURN(S01_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_stub_signal);
	S01_AXI_nmu->IF_NOC_NPP_OUT_NOC_FLIT(S01_AXI_nmu_IF_NOC_NPP_OUT_NOC_FLIT_driver_signal);
	S01_AXI_nmu->IF_NOC_NPP_OUT_NOC_VALID(S01_AXI_nmu_IF_NOC_NPP_OUT_NOC_VALID_driver_signal);
	S01_AXI_nmu->NMU(S01_AXI_nmu_NMU_driver_signal);
	S01_AXI_nmu->NMU_RD_DEST_MODE(S01_AXI_nmu_NMU_RD_DEST_MODE_connect_signal);
	S01_AXI_nmu->NMU_RD_USR_DST(S01_AXI_nmu_NMU_RD_USR_DST_stub_signal);
	S01_AXI_nmu->NMU_WR_DEST_MODE(S01_AXI_nmu_NMU_WR_DEST_MODE_connect_signal);
	S01_AXI_nmu->NMU_WR_USR_DST(S01_AXI_nmu_NMU_WR_USR_DST_stub_signal);
	S01_AXI_nmu->aclk(aclk2);
	S02_AXI_nmu->AXI_IN(S02_AXI_nmu_AXI_IN_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARADDR(S02_AXI_nmu_IF_NOC_AXI_ARADDR_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARBURST(S02_AXI_nmu_IF_NOC_AXI_ARBURST_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARCACHE(S02_AXI_nmu_IF_NOC_AXI_ARCACHE_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARID(S02_AXI_nmu_IF_NOC_AXI_ARID_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARLEN(S02_AXI_nmu_IF_NOC_AXI_ARLEN_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARLOCK(S02_AXI_nmu_IF_NOC_AXI_ARLOCK_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARPROT(S02_AXI_nmu_IF_NOC_AXI_ARPROT_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARQOS(S02_AXI_nmu_IF_NOC_AXI_ARQOS_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARREADY(S02_AXI_nmu_IF_NOC_AXI_ARREADY_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARREGION(S02_AXI_nmu_IF_NOC_AXI_ARREGION_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARSIZE(S02_AXI_nmu_IF_NOC_AXI_ARSIZE_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARUSER(S02_AXI_nmu_IF_NOC_AXI_ARUSER_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_ARVALID(S02_AXI_nmu_IF_NOC_AXI_ARVALID_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWADDR(S02_AXI_nmu_IF_NOC_AXI_AWADDR_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWBURST(S02_AXI_nmu_IF_NOC_AXI_AWBURST_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWCACHE(S02_AXI_nmu_IF_NOC_AXI_AWCACHE_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWID(S02_AXI_nmu_IF_NOC_AXI_AWID_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWLEN(S02_AXI_nmu_IF_NOC_AXI_AWLEN_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWLOCK(S02_AXI_nmu_IF_NOC_AXI_AWLOCK_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWPROT(S02_AXI_nmu_IF_NOC_AXI_AWPROT_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWQOS(S02_AXI_nmu_IF_NOC_AXI_AWQOS_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWREADY(S02_AXI_nmu_IF_NOC_AXI_AWREADY_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWREGION(S02_AXI_nmu_IF_NOC_AXI_AWREGION_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWSIZE(S02_AXI_nmu_IF_NOC_AXI_AWSIZE_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWUSER(S02_AXI_nmu_IF_NOC_AXI_AWUSER_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_AWVALID(S02_AXI_nmu_IF_NOC_AXI_AWVALID_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_BID(S02_AXI_nmu_IF_NOC_AXI_BID_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_BREADY(S02_AXI_nmu_IF_NOC_AXI_BREADY_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_BRESP(S02_AXI_nmu_IF_NOC_AXI_BRESP_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_BVALID(S02_AXI_nmu_IF_NOC_AXI_BVALID_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_RDATA(S02_AXI_nmu_IF_NOC_AXI_RDATA_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_RID(S02_AXI_nmu_IF_NOC_AXI_RID_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_RLAST(S02_AXI_nmu_IF_NOC_AXI_RLAST_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_RREADY(S02_AXI_nmu_IF_NOC_AXI_RREADY_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_RRESP(S02_AXI_nmu_IF_NOC_AXI_RRESP_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_RUSER(S02_AXI_nmu_IF_NOC_AXI_RUSER_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_RVALID(S02_AXI_nmu_IF_NOC_AXI_RVALID_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_WDATA(S02_AXI_nmu_IF_NOC_AXI_WDATA_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_WLAST(S02_AXI_nmu_IF_NOC_AXI_WLAST_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_WREADY(S02_AXI_nmu_IF_NOC_AXI_WREADY_driver_signal);
	S02_AXI_nmu->IF_NOC_AXI_WSTRB(S02_AXI_nmu_IF_NOC_AXI_WSTRB_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_WUSER(S02_AXI_nmu_IF_NOC_AXI_WUSER_stub_signal);
	S02_AXI_nmu->IF_NOC_AXI_WVALID(S02_AXI_nmu_IF_NOC_AXI_WVALID_stub_signal);
	S02_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RDY(S02_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RDY_stub_signal);
	S02_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RETURN(S02_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RETURN_driver_signal);
	S02_AXI_nmu->IF_NOC_NPP_IN_NOC_FLIT(S02_AXI_nmu_IF_NOC_NPP_IN_NOC_FLIT_stub_signal);
	S02_AXI_nmu->IF_NOC_NPP_IN_NOC_VALID(S02_AXI_nmu_IF_NOC_NPP_IN_NOC_VALID_stub_signal);
	S02_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RDY(S02_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RDY_driver_signal);
	S02_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RETURN(S02_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_stub_signal);
	S02_AXI_nmu->IF_NOC_NPP_OUT_NOC_FLIT(S02_AXI_nmu_IF_NOC_NPP_OUT_NOC_FLIT_driver_signal);
	S02_AXI_nmu->IF_NOC_NPP_OUT_NOC_VALID(S02_AXI_nmu_IF_NOC_NPP_OUT_NOC_VALID_driver_signal);
	S02_AXI_nmu->NMU(S02_AXI_nmu_NMU_driver_signal);
	S02_AXI_nmu->NMU_RD_DEST_MODE(S02_AXI_nmu_NMU_RD_DEST_MODE_connect_signal);
	S02_AXI_nmu->NMU_RD_USR_DST(S02_AXI_nmu_NMU_RD_USR_DST_stub_signal);
	S02_AXI_nmu->NMU_WR_DEST_MODE(S02_AXI_nmu_NMU_WR_DEST_MODE_connect_signal);
	S02_AXI_nmu->NMU_WR_USR_DST(S02_AXI_nmu_NMU_WR_USR_DST_stub_signal);
	S02_AXI_nmu->aclk(aclk3);
	S03_AXI_nmu->AXI_IN(S03_AXI_nmu_AXI_IN_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARADDR(S03_AXI_nmu_IF_NOC_AXI_ARADDR_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARBURST(S03_AXI_nmu_IF_NOC_AXI_ARBURST_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARCACHE(S03_AXI_nmu_IF_NOC_AXI_ARCACHE_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARID(S03_AXI_nmu_IF_NOC_AXI_ARID_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARLEN(S03_AXI_nmu_IF_NOC_AXI_ARLEN_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARLOCK(S03_AXI_nmu_IF_NOC_AXI_ARLOCK_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARPROT(S03_AXI_nmu_IF_NOC_AXI_ARPROT_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARQOS(S03_AXI_nmu_IF_NOC_AXI_ARQOS_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARREADY(S03_AXI_nmu_IF_NOC_AXI_ARREADY_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARREGION(S03_AXI_nmu_IF_NOC_AXI_ARREGION_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARSIZE(S03_AXI_nmu_IF_NOC_AXI_ARSIZE_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARUSER(S03_AXI_nmu_IF_NOC_AXI_ARUSER_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_ARVALID(S03_AXI_nmu_IF_NOC_AXI_ARVALID_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWADDR(S03_AXI_nmu_IF_NOC_AXI_AWADDR_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWBURST(S03_AXI_nmu_IF_NOC_AXI_AWBURST_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWCACHE(S03_AXI_nmu_IF_NOC_AXI_AWCACHE_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWID(S03_AXI_nmu_IF_NOC_AXI_AWID_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWLEN(S03_AXI_nmu_IF_NOC_AXI_AWLEN_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWLOCK(S03_AXI_nmu_IF_NOC_AXI_AWLOCK_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWPROT(S03_AXI_nmu_IF_NOC_AXI_AWPROT_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWQOS(S03_AXI_nmu_IF_NOC_AXI_AWQOS_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWREADY(S03_AXI_nmu_IF_NOC_AXI_AWREADY_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWREGION(S03_AXI_nmu_IF_NOC_AXI_AWREGION_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWSIZE(S03_AXI_nmu_IF_NOC_AXI_AWSIZE_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWUSER(S03_AXI_nmu_IF_NOC_AXI_AWUSER_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_AWVALID(S03_AXI_nmu_IF_NOC_AXI_AWVALID_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_BID(S03_AXI_nmu_IF_NOC_AXI_BID_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_BREADY(S03_AXI_nmu_IF_NOC_AXI_BREADY_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_BRESP(S03_AXI_nmu_IF_NOC_AXI_BRESP_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_BVALID(S03_AXI_nmu_IF_NOC_AXI_BVALID_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_RDATA(S03_AXI_nmu_IF_NOC_AXI_RDATA_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_RID(S03_AXI_nmu_IF_NOC_AXI_RID_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_RLAST(S03_AXI_nmu_IF_NOC_AXI_RLAST_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_RREADY(S03_AXI_nmu_IF_NOC_AXI_RREADY_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_RRESP(S03_AXI_nmu_IF_NOC_AXI_RRESP_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_RUSER(S03_AXI_nmu_IF_NOC_AXI_RUSER_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_RVALID(S03_AXI_nmu_IF_NOC_AXI_RVALID_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_WDATA(S03_AXI_nmu_IF_NOC_AXI_WDATA_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_WLAST(S03_AXI_nmu_IF_NOC_AXI_WLAST_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_WREADY(S03_AXI_nmu_IF_NOC_AXI_WREADY_driver_signal);
	S03_AXI_nmu->IF_NOC_AXI_WSTRB(S03_AXI_nmu_IF_NOC_AXI_WSTRB_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_WUSER(S03_AXI_nmu_IF_NOC_AXI_WUSER_stub_signal);
	S03_AXI_nmu->IF_NOC_AXI_WVALID(S03_AXI_nmu_IF_NOC_AXI_WVALID_stub_signal);
	S03_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RDY(S03_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RDY_stub_signal);
	S03_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RETURN(S03_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RETURN_driver_signal);
	S03_AXI_nmu->IF_NOC_NPP_IN_NOC_FLIT(S03_AXI_nmu_IF_NOC_NPP_IN_NOC_FLIT_stub_signal);
	S03_AXI_nmu->IF_NOC_NPP_IN_NOC_VALID(S03_AXI_nmu_IF_NOC_NPP_IN_NOC_VALID_stub_signal);
	S03_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RDY(S03_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RDY_driver_signal);
	S03_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RETURN(S03_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_stub_signal);
	S03_AXI_nmu->IF_NOC_NPP_OUT_NOC_FLIT(S03_AXI_nmu_IF_NOC_NPP_OUT_NOC_FLIT_driver_signal);
	S03_AXI_nmu->IF_NOC_NPP_OUT_NOC_VALID(S03_AXI_nmu_IF_NOC_NPP_OUT_NOC_VALID_driver_signal);
	S03_AXI_nmu->NMU(S03_AXI_nmu_NMU_driver_signal);
	S03_AXI_nmu->NMU_RD_DEST_MODE(S03_AXI_nmu_NMU_RD_DEST_MODE_connect_signal);
	S03_AXI_nmu->NMU_RD_USR_DST(S03_AXI_nmu_NMU_RD_USR_DST_stub_signal);
	S03_AXI_nmu->NMU_WR_DEST_MODE(S03_AXI_nmu_NMU_WR_DEST_MODE_connect_signal);
	S03_AXI_nmu->NMU_WR_USR_DST(S03_AXI_nmu_NMU_WR_USR_DST_stub_signal);
	S03_AXI_nmu->aclk(aclk4);
	S04_AXI_nmu->AXI_IN(S04_AXI_nmu_AXI_IN_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARADDR(S04_AXI_nmu_IF_NOC_AXI_ARADDR_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARBURST(S04_AXI_nmu_IF_NOC_AXI_ARBURST_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARCACHE(S04_AXI_nmu_IF_NOC_AXI_ARCACHE_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARID(S04_AXI_nmu_IF_NOC_AXI_ARID_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARLEN(S04_AXI_nmu_IF_NOC_AXI_ARLEN_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARLOCK(S04_AXI_nmu_IF_NOC_AXI_ARLOCK_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARPROT(S04_AXI_nmu_IF_NOC_AXI_ARPROT_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARQOS(S04_AXI_nmu_IF_NOC_AXI_ARQOS_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARREADY(S04_AXI_nmu_IF_NOC_AXI_ARREADY_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARREGION(S04_AXI_nmu_IF_NOC_AXI_ARREGION_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARSIZE(S04_AXI_nmu_IF_NOC_AXI_ARSIZE_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARUSER(S04_AXI_nmu_IF_NOC_AXI_ARUSER_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_ARVALID(S04_AXI_nmu_IF_NOC_AXI_ARVALID_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWADDR(S04_AXI_nmu_IF_NOC_AXI_AWADDR_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWBURST(S04_AXI_nmu_IF_NOC_AXI_AWBURST_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWCACHE(S04_AXI_nmu_IF_NOC_AXI_AWCACHE_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWID(S04_AXI_nmu_IF_NOC_AXI_AWID_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWLEN(S04_AXI_nmu_IF_NOC_AXI_AWLEN_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWLOCK(S04_AXI_nmu_IF_NOC_AXI_AWLOCK_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWPROT(S04_AXI_nmu_IF_NOC_AXI_AWPROT_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWQOS(S04_AXI_nmu_IF_NOC_AXI_AWQOS_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWREADY(S04_AXI_nmu_IF_NOC_AXI_AWREADY_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWREGION(S04_AXI_nmu_IF_NOC_AXI_AWREGION_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWSIZE(S04_AXI_nmu_IF_NOC_AXI_AWSIZE_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWUSER(S04_AXI_nmu_IF_NOC_AXI_AWUSER_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_AWVALID(S04_AXI_nmu_IF_NOC_AXI_AWVALID_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_BID(S04_AXI_nmu_IF_NOC_AXI_BID_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_BREADY(S04_AXI_nmu_IF_NOC_AXI_BREADY_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_BRESP(S04_AXI_nmu_IF_NOC_AXI_BRESP_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_BVALID(S04_AXI_nmu_IF_NOC_AXI_BVALID_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_RDATA(S04_AXI_nmu_IF_NOC_AXI_RDATA_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_RID(S04_AXI_nmu_IF_NOC_AXI_RID_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_RLAST(S04_AXI_nmu_IF_NOC_AXI_RLAST_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_RREADY(S04_AXI_nmu_IF_NOC_AXI_RREADY_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_RRESP(S04_AXI_nmu_IF_NOC_AXI_RRESP_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_RUSER(S04_AXI_nmu_IF_NOC_AXI_RUSER_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_RVALID(S04_AXI_nmu_IF_NOC_AXI_RVALID_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_WDATA(S04_AXI_nmu_IF_NOC_AXI_WDATA_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_WLAST(S04_AXI_nmu_IF_NOC_AXI_WLAST_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_WREADY(S04_AXI_nmu_IF_NOC_AXI_WREADY_driver_signal);
	S04_AXI_nmu->IF_NOC_AXI_WSTRB(S04_AXI_nmu_IF_NOC_AXI_WSTRB_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_WUSER(S04_AXI_nmu_IF_NOC_AXI_WUSER_stub_signal);
	S04_AXI_nmu->IF_NOC_AXI_WVALID(S04_AXI_nmu_IF_NOC_AXI_WVALID_stub_signal);
	S04_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RDY(S04_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RDY_stub_signal);
	S04_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RETURN(S04_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RETURN_driver_signal);
	S04_AXI_nmu->IF_NOC_NPP_IN_NOC_FLIT(S04_AXI_nmu_IF_NOC_NPP_IN_NOC_FLIT_stub_signal);
	S04_AXI_nmu->IF_NOC_NPP_IN_NOC_VALID(S04_AXI_nmu_IF_NOC_NPP_IN_NOC_VALID_stub_signal);
	S04_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RDY(S04_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RDY_driver_signal);
	S04_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RETURN(S04_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_stub_signal);
	S04_AXI_nmu->IF_NOC_NPP_OUT_NOC_FLIT(S04_AXI_nmu_IF_NOC_NPP_OUT_NOC_FLIT_driver_signal);
	S04_AXI_nmu->IF_NOC_NPP_OUT_NOC_VALID(S04_AXI_nmu_IF_NOC_NPP_OUT_NOC_VALID_driver_signal);
	S04_AXI_nmu->NMU(S04_AXI_nmu_NMU_driver_signal);
	S04_AXI_nmu->NMU_RD_DEST_MODE(S04_AXI_nmu_NMU_RD_DEST_MODE_connect_signal);
	S04_AXI_nmu->NMU_RD_USR_DST(S04_AXI_nmu_NMU_RD_USR_DST_stub_signal);
	S04_AXI_nmu->NMU_WR_DEST_MODE(S04_AXI_nmu_NMU_WR_DEST_MODE_connect_signal);
	S04_AXI_nmu->NMU_WR_USR_DST(S04_AXI_nmu_NMU_WR_USR_DST_stub_signal);
	S04_AXI_nmu->aclk(aclk5);
	S05_AXI_nmu->AXI_IN(S05_AXI_nmu_AXI_IN_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARADDR(S05_AXI_nmu_IF_NOC_AXI_ARADDR_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARBURST(S05_AXI_nmu_IF_NOC_AXI_ARBURST_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARCACHE(S05_AXI_nmu_IF_NOC_AXI_ARCACHE_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARID(S05_AXI_nmu_IF_NOC_AXI_ARID_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARLEN(S05_AXI_nmu_IF_NOC_AXI_ARLEN_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARLOCK(S05_AXI_nmu_IF_NOC_AXI_ARLOCK_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARPROT(S05_AXI_nmu_IF_NOC_AXI_ARPROT_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARQOS(S05_AXI_nmu_IF_NOC_AXI_ARQOS_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARREADY(S05_AXI_nmu_IF_NOC_AXI_ARREADY_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARREGION(S05_AXI_nmu_IF_NOC_AXI_ARREGION_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARSIZE(S05_AXI_nmu_IF_NOC_AXI_ARSIZE_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARUSER(S05_AXI_nmu_IF_NOC_AXI_ARUSER_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_ARVALID(S05_AXI_nmu_IF_NOC_AXI_ARVALID_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWADDR(S05_AXI_nmu_IF_NOC_AXI_AWADDR_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWBURST(S05_AXI_nmu_IF_NOC_AXI_AWBURST_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWCACHE(S05_AXI_nmu_IF_NOC_AXI_AWCACHE_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWID(S05_AXI_nmu_IF_NOC_AXI_AWID_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWLEN(S05_AXI_nmu_IF_NOC_AXI_AWLEN_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWLOCK(S05_AXI_nmu_IF_NOC_AXI_AWLOCK_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWPROT(S05_AXI_nmu_IF_NOC_AXI_AWPROT_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWQOS(S05_AXI_nmu_IF_NOC_AXI_AWQOS_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWREADY(S05_AXI_nmu_IF_NOC_AXI_AWREADY_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWREGION(S05_AXI_nmu_IF_NOC_AXI_AWREGION_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWSIZE(S05_AXI_nmu_IF_NOC_AXI_AWSIZE_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWUSER(S05_AXI_nmu_IF_NOC_AXI_AWUSER_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_AWVALID(S05_AXI_nmu_IF_NOC_AXI_AWVALID_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_BID(S05_AXI_nmu_IF_NOC_AXI_BID_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_BREADY(S05_AXI_nmu_IF_NOC_AXI_BREADY_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_BRESP(S05_AXI_nmu_IF_NOC_AXI_BRESP_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_BVALID(S05_AXI_nmu_IF_NOC_AXI_BVALID_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_RDATA(S05_AXI_nmu_IF_NOC_AXI_RDATA_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_RID(S05_AXI_nmu_IF_NOC_AXI_RID_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_RLAST(S05_AXI_nmu_IF_NOC_AXI_RLAST_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_RREADY(S05_AXI_nmu_IF_NOC_AXI_RREADY_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_RRESP(S05_AXI_nmu_IF_NOC_AXI_RRESP_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_RUSER(S05_AXI_nmu_IF_NOC_AXI_RUSER_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_RVALID(S05_AXI_nmu_IF_NOC_AXI_RVALID_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_WDATA(S05_AXI_nmu_IF_NOC_AXI_WDATA_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_WLAST(S05_AXI_nmu_IF_NOC_AXI_WLAST_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_WREADY(S05_AXI_nmu_IF_NOC_AXI_WREADY_driver_signal);
	S05_AXI_nmu->IF_NOC_AXI_WSTRB(S05_AXI_nmu_IF_NOC_AXI_WSTRB_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_WUSER(S05_AXI_nmu_IF_NOC_AXI_WUSER_stub_signal);
	S05_AXI_nmu->IF_NOC_AXI_WVALID(S05_AXI_nmu_IF_NOC_AXI_WVALID_stub_signal);
	S05_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RDY(S05_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RDY_stub_signal);
	S05_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RETURN(S05_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RETURN_driver_signal);
	S05_AXI_nmu->IF_NOC_NPP_IN_NOC_FLIT(S05_AXI_nmu_IF_NOC_NPP_IN_NOC_FLIT_stub_signal);
	S05_AXI_nmu->IF_NOC_NPP_IN_NOC_VALID(S05_AXI_nmu_IF_NOC_NPP_IN_NOC_VALID_stub_signal);
	S05_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RDY(S05_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RDY_driver_signal);
	S05_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RETURN(S05_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_stub_signal);
	S05_AXI_nmu->IF_NOC_NPP_OUT_NOC_FLIT(S05_AXI_nmu_IF_NOC_NPP_OUT_NOC_FLIT_driver_signal);
	S05_AXI_nmu->IF_NOC_NPP_OUT_NOC_VALID(S05_AXI_nmu_IF_NOC_NPP_OUT_NOC_VALID_driver_signal);
	S05_AXI_nmu->NMU(S05_AXI_nmu_NMU_driver_signal);
	S05_AXI_nmu->NMU_RD_DEST_MODE(S05_AXI_nmu_NMU_RD_DEST_MODE_connect_signal);
	S05_AXI_nmu->NMU_RD_USR_DST(S05_AXI_nmu_NMU_RD_USR_DST_stub_signal);
	S05_AXI_nmu->NMU_WR_DEST_MODE(S05_AXI_nmu_NMU_WR_DEST_MODE_connect_signal);
	S05_AXI_nmu->NMU_WR_USR_DST(S05_AXI_nmu_NMU_WR_USR_DST_stub_signal);
	S05_AXI_nmu->aclk(aclk6);
	S06_AXI_rpu->AXI_IN(S06_AXI_rpu_AXI_IN_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARADDR(S06_AXI_rpu_IF_NOC_AXI_ARADDR_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARBURST(S06_AXI_rpu_IF_NOC_AXI_ARBURST_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARCACHE(S06_AXI_rpu_IF_NOC_AXI_ARCACHE_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARID(S06_AXI_rpu_IF_NOC_AXI_ARID_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARLEN(S06_AXI_rpu_IF_NOC_AXI_ARLEN_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARLOCK(S06_AXI_rpu_IF_NOC_AXI_ARLOCK_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARPROT(S06_AXI_rpu_IF_NOC_AXI_ARPROT_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARQOS(S06_AXI_rpu_IF_NOC_AXI_ARQOS_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARREADY(S06_AXI_rpu_IF_NOC_AXI_ARREADY_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARREGION(S06_AXI_rpu_IF_NOC_AXI_ARREGION_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARSIZE(S06_AXI_rpu_IF_NOC_AXI_ARSIZE_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARUSER(S06_AXI_rpu_IF_NOC_AXI_ARUSER_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_ARVALID(S06_AXI_rpu_IF_NOC_AXI_ARVALID_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWADDR(S06_AXI_rpu_IF_NOC_AXI_AWADDR_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWBURST(S06_AXI_rpu_IF_NOC_AXI_AWBURST_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWCACHE(S06_AXI_rpu_IF_NOC_AXI_AWCACHE_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWID(S06_AXI_rpu_IF_NOC_AXI_AWID_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWLEN(S06_AXI_rpu_IF_NOC_AXI_AWLEN_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWLOCK(S06_AXI_rpu_IF_NOC_AXI_AWLOCK_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWPROT(S06_AXI_rpu_IF_NOC_AXI_AWPROT_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWQOS(S06_AXI_rpu_IF_NOC_AXI_AWQOS_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWREADY(S06_AXI_rpu_IF_NOC_AXI_AWREADY_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWREGION(S06_AXI_rpu_IF_NOC_AXI_AWREGION_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWSIZE(S06_AXI_rpu_IF_NOC_AXI_AWSIZE_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWUSER(S06_AXI_rpu_IF_NOC_AXI_AWUSER_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_AWVALID(S06_AXI_rpu_IF_NOC_AXI_AWVALID_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_BID(S06_AXI_rpu_IF_NOC_AXI_BID_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_BREADY(S06_AXI_rpu_IF_NOC_AXI_BREADY_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_BRESP(S06_AXI_rpu_IF_NOC_AXI_BRESP_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_BVALID(S06_AXI_rpu_IF_NOC_AXI_BVALID_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_RDATA(S06_AXI_rpu_IF_NOC_AXI_RDATA_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_RID(S06_AXI_rpu_IF_NOC_AXI_RID_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_RLAST(S06_AXI_rpu_IF_NOC_AXI_RLAST_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_RREADY(S06_AXI_rpu_IF_NOC_AXI_RREADY_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_RRESP(S06_AXI_rpu_IF_NOC_AXI_RRESP_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_RUSER(S06_AXI_rpu_IF_NOC_AXI_RUSER_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_RVALID(S06_AXI_rpu_IF_NOC_AXI_RVALID_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_WDATA(S06_AXI_rpu_IF_NOC_AXI_WDATA_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_WLAST(S06_AXI_rpu_IF_NOC_AXI_WLAST_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_WREADY(S06_AXI_rpu_IF_NOC_AXI_WREADY_driver_signal);
	S06_AXI_rpu->IF_NOC_AXI_WSTRB(S06_AXI_rpu_IF_NOC_AXI_WSTRB_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_WUSER(S06_AXI_rpu_IF_NOC_AXI_WUSER_stub_signal);
	S06_AXI_rpu->IF_NOC_AXI_WVALID(S06_AXI_rpu_IF_NOC_AXI_WVALID_stub_signal);
	S06_AXI_rpu->IF_NOC_NPP_IN_NOC_CREDIT_RDY(S06_AXI_rpu_IF_NOC_NPP_IN_NOC_CREDIT_RDY_stub_signal);
	S06_AXI_rpu->IF_NOC_NPP_IN_NOC_CREDIT_RETURN(S06_AXI_rpu_IF_NOC_NPP_IN_NOC_CREDIT_RETURN_driver_signal);
	S06_AXI_rpu->IF_NOC_NPP_IN_NOC_FLIT(S06_AXI_rpu_IF_NOC_NPP_IN_NOC_FLIT_stub_signal);
	S06_AXI_rpu->IF_NOC_NPP_IN_NOC_VALID(S06_AXI_rpu_IF_NOC_NPP_IN_NOC_VALID_stub_signal);
	S06_AXI_rpu->IF_NOC_NPP_OUT_NOC_CREDIT_RDY(S06_AXI_rpu_IF_NOC_NPP_OUT_NOC_CREDIT_RDY_driver_signal);
	S06_AXI_rpu->IF_NOC_NPP_OUT_NOC_CREDIT_RETURN(S06_AXI_rpu_IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_stub_signal);
	S06_AXI_rpu->IF_NOC_NPP_OUT_NOC_FLIT(S06_AXI_rpu_IF_NOC_NPP_OUT_NOC_FLIT_driver_signal);
	S06_AXI_rpu->IF_NOC_NPP_OUT_NOC_VALID(S06_AXI_rpu_IF_NOC_NPP_OUT_NOC_VALID_driver_signal);
	S06_AXI_rpu->NMU(S06_AXI_rpu_NMU_driver_signal);
	S06_AXI_rpu->NMU_RD_DEST_MODE(S06_AXI_rpu_NMU_RD_DEST_MODE_connect_signal);
	S06_AXI_rpu->NMU_RD_USR_DST(S06_AXI_rpu_NMU_RD_USR_DST_stub_signal);
	S06_AXI_rpu->NMU_WR_DEST_MODE(S06_AXI_rpu_NMU_WR_DEST_MODE_connect_signal);
	S06_AXI_rpu->NMU_WR_USR_DST(S06_AXI_rpu_NMU_WR_USR_DST_stub_signal);
	S06_AXI_rpu->aclk(aclk7);
	S07_AXI_nmu->AXI_IN(S07_AXI_nmu_AXI_IN_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARADDR(S07_AXI_nmu_IF_NOC_AXI_ARADDR_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARBURST(S07_AXI_nmu_IF_NOC_AXI_ARBURST_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARCACHE(S07_AXI_nmu_IF_NOC_AXI_ARCACHE_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARID(S07_AXI_nmu_IF_NOC_AXI_ARID_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARLEN(S07_AXI_nmu_IF_NOC_AXI_ARLEN_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARLOCK(S07_AXI_nmu_IF_NOC_AXI_ARLOCK_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARPROT(S07_AXI_nmu_IF_NOC_AXI_ARPROT_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARQOS(S07_AXI_nmu_IF_NOC_AXI_ARQOS_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARREADY(S07_AXI_nmu_IF_NOC_AXI_ARREADY_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARREGION(S07_AXI_nmu_IF_NOC_AXI_ARREGION_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARSIZE(S07_AXI_nmu_IF_NOC_AXI_ARSIZE_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARUSER(S07_AXI_nmu_IF_NOC_AXI_ARUSER_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_ARVALID(S07_AXI_nmu_IF_NOC_AXI_ARVALID_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWADDR(S07_AXI_nmu_IF_NOC_AXI_AWADDR_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWBURST(S07_AXI_nmu_IF_NOC_AXI_AWBURST_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWCACHE(S07_AXI_nmu_IF_NOC_AXI_AWCACHE_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWID(S07_AXI_nmu_IF_NOC_AXI_AWID_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWLEN(S07_AXI_nmu_IF_NOC_AXI_AWLEN_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWLOCK(S07_AXI_nmu_IF_NOC_AXI_AWLOCK_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWPROT(S07_AXI_nmu_IF_NOC_AXI_AWPROT_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWQOS(S07_AXI_nmu_IF_NOC_AXI_AWQOS_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWREADY(S07_AXI_nmu_IF_NOC_AXI_AWREADY_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWREGION(S07_AXI_nmu_IF_NOC_AXI_AWREGION_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWSIZE(S07_AXI_nmu_IF_NOC_AXI_AWSIZE_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWUSER(S07_AXI_nmu_IF_NOC_AXI_AWUSER_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_AWVALID(S07_AXI_nmu_IF_NOC_AXI_AWVALID_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_BID(S07_AXI_nmu_IF_NOC_AXI_BID_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_BREADY(S07_AXI_nmu_IF_NOC_AXI_BREADY_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_BRESP(S07_AXI_nmu_IF_NOC_AXI_BRESP_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_BUSER(S07_AXI_nmu_IF_NOC_AXI_BUSER_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_BVALID(S07_AXI_nmu_IF_NOC_AXI_BVALID_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_RDATA(S07_AXI_nmu_IF_NOC_AXI_RDATA_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_RID(S07_AXI_nmu_IF_NOC_AXI_RID_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_RLAST(S07_AXI_nmu_IF_NOC_AXI_RLAST_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_RREADY(S07_AXI_nmu_IF_NOC_AXI_RREADY_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_RRESP(S07_AXI_nmu_IF_NOC_AXI_RRESP_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_RUSER(S07_AXI_nmu_IF_NOC_AXI_RUSER_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_RVALID(S07_AXI_nmu_IF_NOC_AXI_RVALID_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_WDATA(S07_AXI_nmu_IF_NOC_AXI_WDATA_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_WLAST(S07_AXI_nmu_IF_NOC_AXI_WLAST_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_WREADY(S07_AXI_nmu_IF_NOC_AXI_WREADY_driver_signal);
	S07_AXI_nmu->IF_NOC_AXI_WSTRB(S07_AXI_nmu_IF_NOC_AXI_WSTRB_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_WUSER(S07_AXI_nmu_IF_NOC_AXI_WUSER_stub_signal);
	S07_AXI_nmu->IF_NOC_AXI_WVALID(S07_AXI_nmu_IF_NOC_AXI_WVALID_stub_signal);
	S07_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RDY(S07_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RDY_stub_signal);
	S07_AXI_nmu->IF_NOC_NPP_IN_NOC_CREDIT_RETURN(S07_AXI_nmu_IF_NOC_NPP_IN_NOC_CREDIT_RETURN_driver_signal);
	S07_AXI_nmu->IF_NOC_NPP_IN_NOC_FLIT(S07_AXI_nmu_IF_NOC_NPP_IN_NOC_FLIT_stub_signal);
	S07_AXI_nmu->IF_NOC_NPP_IN_NOC_VALID(S07_AXI_nmu_IF_NOC_NPP_IN_NOC_VALID_stub_signal);
	S07_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RDY(S07_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RDY_driver_signal);
	S07_AXI_nmu->IF_NOC_NPP_OUT_NOC_CREDIT_RETURN(S07_AXI_nmu_IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_stub_signal);
	S07_AXI_nmu->IF_NOC_NPP_OUT_NOC_FLIT(S07_AXI_nmu_IF_NOC_NPP_OUT_NOC_FLIT_driver_signal);
	S07_AXI_nmu->IF_NOC_NPP_OUT_NOC_VALID(S07_AXI_nmu_IF_NOC_NPP_OUT_NOC_VALID_driver_signal);
	S07_AXI_nmu->NMU(S07_AXI_nmu_NMU_driver_signal);
	S07_AXI_nmu->NMU_RD_DEST_MODE(S07_AXI_nmu_NMU_RD_DEST_MODE_connect_signal);
	S07_AXI_nmu->NMU_RD_USR_DST(S07_AXI_nmu_NMU_RD_USR_DST_stub_signal);
	S07_AXI_nmu->NMU_WR_DEST_MODE(S07_AXI_nmu_NMU_WR_DEST_MODE_connect_signal);
	S07_AXI_nmu->NMU_WR_USR_DST(S07_AXI_nmu_NMU_WR_USR_DST_stub_signal);
	S07_AXI_nmu->aclk(aclk8);
	
	
	
	//Exported socket connection
	M00_AXI_nsu->MAXI4_rd_socket->bind(*M00_AXI_tlm_aximm_read_socket);
	M00_AXI_nsu->MAXI4_wr_socket->bind(*M00_AXI_tlm_aximm_write_socket);
	
	S00_AXI_tlm_aximm_read_socket->bind(*(S00_AXI_nmu->SAXI4_rd_socket));
	S00_AXI_tlm_aximm_write_socket->bind(*(S00_AXI_nmu->SAXI4_wr_socket));
	
	S01_AXI_tlm_aximm_read_socket->bind(*(S01_AXI_nmu->SAXI4_rd_socket));
	S01_AXI_tlm_aximm_write_socket->bind(*(S01_AXI_nmu->SAXI4_wr_socket));
	
	S02_AXI_tlm_aximm_read_socket->bind(*(S02_AXI_nmu->SAXI4_rd_socket));
	S02_AXI_tlm_aximm_write_socket->bind(*(S02_AXI_nmu->SAXI4_wr_socket));
	
	S03_AXI_tlm_aximm_read_socket->bind(*(S03_AXI_nmu->SAXI4_rd_socket));
	S03_AXI_tlm_aximm_write_socket->bind(*(S03_AXI_nmu->SAXI4_wr_socket));
	
	S04_AXI_tlm_aximm_read_socket->bind(*(S04_AXI_nmu->SAXI4_rd_socket));
	S04_AXI_tlm_aximm_write_socket->bind(*(S04_AXI_nmu->SAXI4_wr_socket));
	
	S05_AXI_tlm_aximm_read_socket->bind(*(S05_AXI_nmu->SAXI4_rd_socket));
	S05_AXI_tlm_aximm_write_socket->bind(*(S05_AXI_nmu->SAXI4_wr_socket));
	
	S06_AXI_tlm_aximm_read_socket->bind(*(S06_AXI_rpu->SAXI4_rd_socket));
	S06_AXI_tlm_aximm_write_socket->bind(*(S06_AXI_rpu->SAXI4_wr_socket));
	
	S07_AXI_tlm_aximm_read_socket->bind(*(S07_AXI_nmu->SAXI4_rd_socket));
	S07_AXI_tlm_aximm_write_socket->bind(*(S07_AXI_nmu->SAXI4_wr_socket));
	
	xsc::utils::xsc_sim_manager::addInstanceParameter("bd_27ec_M00_AXI_nsu_0","MAXI4_TLM_MODE",1);
	
	xsc::utils::xsc_sim_manager::addInstanceParameter("bd_27ec_S00_AXI_nmu_0","SAXI4_TLM_MODE",1);
	
	xsc::utils::xsc_sim_manager::addInstanceParameter("bd_27ec_S01_AXI_nmu_0","SAXI4_TLM_MODE",1);
	
	xsc::utils::xsc_sim_manager::addInstanceParameter("bd_27ec_S02_AXI_nmu_0","SAXI4_TLM_MODE",1);
	
	xsc::utils::xsc_sim_manager::addInstanceParameter("bd_27ec_S03_AXI_nmu_0","SAXI4_TLM_MODE",1);
	
	xsc::utils::xsc_sim_manager::addInstanceParameter("bd_27ec_S04_AXI_nmu_0","SAXI4_TLM_MODE",1);
	
	xsc::utils::xsc_sim_manager::addInstanceParameter("bd_27ec_S05_AXI_nmu_0","SAXI4_TLM_MODE",1);
	
	xsc::utils::xsc_sim_manager::addInstanceParameter("bd_27ec_S06_AXI_rpu_0","SAXI4_TLM_MODE",1);
	
	xsc::utils::xsc_sim_manager::addInstanceParameter("bd_27ec_S07_AXI_nmu_0","SAXI4_TLM_MODE",1);
	
	//Add TLM Parameters
	
	//Thread Initialization
	//Add TLM Parameters
	SC_METHOD(S00_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S00_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S01_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S01_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S02_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S02_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S03_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S03_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S04_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S04_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S05_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S05_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S06_AXI_rpu_NMU_RD_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S06_AXI_rpu_NMU_WR_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S07_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	SC_METHOD(S07_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD);
	sensitive<<S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal;
	
	
	//Socket Connection
	xsc::utils::xsc_sim_manager::addInstance("bd_27ec", this);
}
void bd_27ec::S00_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S00_AXI_nmu_NMU_RD_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S00_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S00_AXI_nmu_NMU_WR_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S01_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S01_AXI_nmu_NMU_RD_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S01_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S01_AXI_nmu_NMU_WR_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S02_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S02_AXI_nmu_NMU_RD_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S02_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S02_AXI_nmu_NMU_WR_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S03_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S03_AXI_nmu_NMU_RD_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S03_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S03_AXI_nmu_NMU_WR_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S04_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S04_AXI_nmu_NMU_RD_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S04_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S04_AXI_nmu_NMU_WR_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S05_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S05_AXI_nmu_NMU_RD_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S05_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S05_AXI_nmu_NMU_WR_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S06_AXI_rpu_NMU_RD_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S06_AXI_rpu_NMU_RD_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S06_AXI_rpu_NMU_WR_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S06_AXI_rpu_NMU_WR_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S07_AXI_nmu_NMU_RD_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S07_AXI_nmu_NMU_RD_DEST_MODE_connect_signal.write(value);
}
void bd_27ec::S07_AXI_nmu_NMU_WR_DEST_MODE_DRIVER_METHOD() {
  bool value;
 value=((S00_AXI_nmu_NMU_RD_DEST_MODE_driver_signal.read().get_bit(0)==sc_dt::sc_logic_value_t::Log_1)?true:false);
  S07_AXI_nmu_NMU_WR_DEST_MODE_connect_signal.write(value);
}
bd_27ec::~bd_27ec()
{
	if(M00_AXI_nsu) delete M00_AXI_nsu;
	if(S00_AXI_nmu) delete S00_AXI_nmu;
	if(S01_AXI_nmu) delete S01_AXI_nmu;
	if(S02_AXI_nmu) delete S02_AXI_nmu;
	if(S03_AXI_nmu) delete S03_AXI_nmu;
	if(S04_AXI_nmu) delete S04_AXI_nmu;
	if(S05_AXI_nmu) delete S05_AXI_nmu;
	if(S06_AXI_rpu) delete S06_AXI_rpu;
	if(S07_AXI_nmu) delete S07_AXI_nmu;
	if(const_0) delete const_0;
}
