/*
Developer   - Sriram Venkata Krishna
Date        - 07-09-2025
Platform    - HDL Bits
*/

//035. Always Case Z

module top_module 
    (
        input [7:0] in,
        output reg [2:0] pos 
    );
    
    always @(*) begin
        casez(in[7:0])
            8'bzzzzzzz1 : pos[2:0] = 3'b000;
            8'bzzzzzz10 : pos[2:0] = 3'b001;
            8'bzzzzz100 : pos[2:0] = 3'b010;
            8'bzzzz1000 : pos[2:0] = 3'b011;
            8'bzzz10000 : pos[2:0] = 3'b100;
            8'bzz100000 : pos[2:0] = 3'b101;
            8'bz1000000 : pos[2:0] = 3'b110;
            8'b10000000 : pos[2:0] = 3'b111;
            default : pos[2:0] = 3'b000;
        endcase
    end

endmodule
