/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_t2_oi.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 11/21/11 4:02p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Nov 21 15:38:08 2011
 *                 MD5 Checksum         e7ea6c23a967c588a901532a5078ba2a
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3462/rdb/a0/bchp_t2_oi.h $
 * 
 * Hydra_Software_Devel/1   11/21/11 4:02p farshidf
 * SW3461-98: add the 3462 A0 Header files
 *
 ***************************************************************************/

#ifndef BCHP_T2_OI_H__
#define BCHP_T2_OI_H__

/***************************************************************************
 *T2_OI - T2 Output Interface Registers
 ***************************************************************************/
#define BCHP_T2_OI_BB                            0x000d0800 /* Output Interface BB Frame Control */
#define BCHP_T2_OI_PLP                           0x000d0804 /* Output Interface PLP Control */
#define BCHP_T2_OI_ISSY                          0x000d0808 /* Output Interface ISSY Control */
#define BCHP_T2_OI_FMT                           0x000d080c /* Output Interface Formatting Control */
#define BCHP_T2_OI_RATE_CTRL                     0x000d0810 /* Output Packet Rate Overide And Control */
#define BCHP_T2_OI_ECO_SPARE3                    0x000d0814 /* ECO Spare 3 Register */
#define BCHP_T2_OI_FIFO                          0x000d0818 /* Output Interface Byte Smoother FIFO Control */
#define BCHP_T2_OI_TS_OV                         0x000d081c /* Output Interface Transport Output Overide */
#define BCHP_T2_OI_L1_MEM_ADDR                   0x000d0820 /* L1 Memory Address */
#define BCHP_T2_OI_L1_MEM_DATA                   0x000d0824 /* L1 Memory DATA */
#define BCHP_T2_OI_INBAND_MEM_ADDR               0x000d0828 /* INBAND Memory Address */
#define BCHP_T2_OI_INBAND_MEM_DATA               0x000d082c /* INBAND Memory DATA */
#define BCHP_T2_OI_L1_CTRL                       0x000d0830 /* L1 Interrupt Control */
#define BCHP_T2_OI_TS_CNT                        0x000d0834 /* Transport Packet Counter */
#define BCHP_T2_OI_BUFS_CTRL                     0x000d0838 /* Minimum PLP FIFO Size regardless of BUFS */
#define BCHP_T2_OI_PKT_CTRL                      0x000d083c /* Packet Control For Setting Almost Full To Deframer For Flow Control */
#define BCHP_T2_OI_ISCR_LA_PLP0                  0x000d0840 /* Leaky Averager Control For Average ISCR, PLP0 */
#define BCHP_T2_OI_ISCR_LA_PLP1                  0x000d0844 /* Leaky Averager Control For Average ISCR, PLP0 */
#define BCHP_T2_OI_ISCR_CNT_PLP0                 0x000d0848 /* ISCR Count Threshold For Long Term Averaging Of PLP0 Packets */
#define BCHP_T2_OI_ISCR_CNT_PLP1                 0x000d084c /* ISCR Count Threshold For Long Term Averaging Of PLP1 Packets */
#define BCHP_T2_OI_ISCR_PKT_PLP0                 0x000d0850 /* Number Of Packets Threshold For Long Term Averaging Of PLP0 Packets */
#define BCHP_T2_OI_ISCR_PKT_PLP1                 0x000d0854 /* Number Of Packets Threshold For Long Term Averaging Of PLP1 Packets */
#define BCHP_T2_OI_SPLP_FRM                      0x000d0858 /* Number Of Frames Over Which To Average Packet Rate For Single PLP BBFrames That Have No ISCR */
#define BCHP_T2_OI_SPLP_BAUD                     0x000d085c /* Count In Baud Clocks For The Number Of Frames Specified In OI_SPLP_FRM Register */
#define BCHP_T2_OI_STAT_CTRL                     0x000d0860 /* Sticky and clear control for status registers */
#define BCHP_T2_OI_ERR_CTRL                      0x000d0864 /* Error Control. */
#define BCHP_T2_OI_PLL_CTRL                      0x000d0868 /* Output PLL Control */
#define BCHP_T2_OI_PLL_ISCR                      0x000d086c /* Default ISCR For PLL */
#define BCHP_T2_OI_PLL_INTG                      0x000d0870 /* Set PLL integrator */
#define BCHP_T2_OI_PLL_SAMPLES                   0x000d0874 /* Samples for PLL Detector */
#define BCHP_T2_OI_ECO_SPARE2                    0x000d0878 /* ECO Spare 2 Register */
#define BCHP_T2_OI_RATESTAT                      0x000d087c /* Average Packet Rate At The Output Of The OI */
#define BCHP_T2_OI_PLLSTAT1                      0x000d0880 /* Phase Detector Phase Error */
#define BCHP_T2_OI_PLLSTAT2                      0x000d0884 /* PLL ISCR */
#define BCHP_T2_OI_HDRSTAT1                      0x000d0888 /* Bytes 1 through 4 for BBFrame Header. */
#define BCHP_T2_OI_HDRSTAT2                      0x000d088c /* Bytes 5 through 8 for BBFrame Header. */
#define BCHP_T2_OI_HDRSTAT3                      0x000d0890 /* Bytes 9 through 10 for BBFrame Header and number of inband bits. */
#define BCHP_T2_OI_HDRSTAT4                      0x000d0894 /* Received & Computed SYNCD */
#define BCHP_T2_OI_COMBSTAT1                     0x000d0898 /* ISCR of last packet sent out to transport */
#define BCHP_T2_OI_COMBSTAT2                     0x000d089c /* Memory controller/combiner FSM states */
#define BCHP_T2_OI_COMBSTAT3                     0x000d08a0 /* Deframer almost full flags for PLP0 and PLP1 */
#define BCHP_T2_OI_PKTSTAT_PLP0                  0x000d08a4 /* Max FIFO size (based on BUFS) and number of packets in PLP0 FIFO */
#define BCHP_T2_OI_ISSYSTAT_PLP0                 0x000d08a8 /* ISSY value and type for PLP0 packets. */
#define BCHP_T2_OI_AVGSTAT1_PLP0                 0x000d08ac /* Average ISCR for PLP0 */
#define BCHP_T2_OI_AVGSTAT2_PLP0                 0x000d08b0 /* Running ISCR count used in computing PLP0 average */
#define BCHP_T2_OI_AVGSTAT3_PLP0                 0x000d08b4 /* Running packet count and mode of averaging used in computing PLP0 average */
#define BCHP_T2_OI_COMBSTAT4_PLP0                0x000d08b8 /* Estimated ISCR of PLP0 used during packet combining */
#define BCHP_T2_OI_COMBSTAT5_PLP0                0x000d08bc /* Average ISCR used in estimating ISCR of PLP0 */
#define BCHP_T2_OI_COMBSTAT6_PLP0                0x000d08c0 /* FIFO and NULL packet count for PLP0 */
#define BCHP_T2_OI_COMBSTAT7_PLP0                0x000d08c4 /* MS Bits of computed absolute TTO for PLP0 */
#define BCHP_T2_OI_COMBSTAT8_PLP0                0x000d08c8 /* LS Bits of computed absolute TTO for PLP1 */
#define BCHP_T2_OI_PKTSTAT_PLP1                  0x000d08cc /* Max FIFO size (based on BUFS) and number of packets in PLP0 FIFO */
#define BCHP_T2_OI_ISSYSTAT_PLP1                 0x000d08d0 /* ISSY value and type for PLP0 packets. */
#define BCHP_T2_OI_AVGSTAT1_PLP1                 0x000d08d4 /* Average ISCR for PLP1 */
#define BCHP_T2_OI_AVGSTAT2_PLP1                 0x000d08d8 /* Running ISCR count used in computing PLP1 average */
#define BCHP_T2_OI_AVGSTAT3_PLP1                 0x000d08dc /* Running packet count and mode of averaging used in computing PLP1 average */
#define BCHP_T2_OI_COMBSTAT4_PLP1                0x000d08e0 /* Estimated ISCR of PLP1 used during packet combining */
#define BCHP_T2_OI_COMBSTAT5_PLP1                0x000d08e4 /* Average ISCR used in estimating ISCR of PLP1 */
#define BCHP_T2_OI_COMBSTAT6_PLP1                0x000d08e8 /* FIFO and NULL packet count for PLP1 */
#define BCHP_T2_OI_COMBSTAT7_PLP1                0x000d08ec /* MS Bits of computed absolute TTO for PLP1 */
#define BCHP_T2_OI_COMBSTAT8_PLP1                0x000d08f0 /* LS Bits of computed absolute TTO for PLP0 */
#define BCHP_T2_OI_CPU_IRQ                       0x000d08f4 /* CPU IRQ Control Register */
#define BCHP_T2_OI_CPU_IRQSTAT                   0x000d08f8 /* CPU IRQ Status Register */
#define BCHP_T2_OI_CPU_STAT0                     0x000d08fc /* OI Packet Status Register (Packet Status & ISSY) */
#define BCHP_T2_OI_CPU_STAT1                     0x000d0900 /* OI Packet Status Register (Packet Length & DNP) */
#define BCHP_T2_OI_CPU_STAT2                     0x000d0904 /* OI Packet Status Register (Superframe & Frame Index) */
#define BCHP_T2_OI_CPU_STAT3                     0x000d0908 /* OI Packet Status Register (32 bit Header Byte) */
#define BCHP_T2_OI_CPU_GETPKT                    0x000d090c /* Command Register To Get Packet Headers From The OI */
#define BCHP_T2_OI_CPU_SENDPKT                   0x000d0910 /* Command Register To Send Packets To The Transport */
#define BCHP_T2_OI_CPU_PKTQUE                    0x000d0914 /* CPU-OI Packet Queue Thresholds */
#define BCHP_T2_OI_ECO_SPARE0                    0x000d0918 /* ECO Spare 0 Register */
#define BCHP_T2_OI_ECO_SPARE1                    0x000d091c /* ECO Spare 1 Register */

/***************************************************************************
 *BB - Output Interface BB Frame Control
 ***************************************************************************/
/* T2_OI :: BB :: reserved0 [31:19] */
#define BCHP_T2_OI_BB_reserved0_MASK                               0xfff80000
#define BCHP_T2_OI_BB_reserved0_SHIFT                              19

/* T2_OI :: BB :: STREAM_PRIORITY_EN [18:18] */
#define BCHP_T2_OI_BB_STREAM_PRIORITY_EN_MASK                      0x00040000
#define BCHP_T2_OI_BB_STREAM_PRIORITY_EN_SHIFT                     18
#define BCHP_T2_OI_BB_STREAM_PRIORITY_EN_DEFAULT                   1

/* T2_OI :: BB :: PRIORITY_PLP [17:17] */
#define BCHP_T2_OI_BB_PRIORITY_PLP_MASK                            0x00020000
#define BCHP_T2_OI_BB_PRIORITY_PLP_SHIFT                           17
#define BCHP_T2_OI_BB_PRIORITY_PLP_DEFAULT                         1

/* T2_OI :: BB :: PLP_DESCR_EN [16:16] */
#define BCHP_T2_OI_BB_PLP_DESCR_EN_MASK                            0x00010000
#define BCHP_T2_OI_BB_PLP_DESCR_EN_SHIFT                           16
#define BCHP_T2_OI_BB_PLP_DESCR_EN_DEFAULT                         1

/* T2_OI :: BB :: L1POST_DESCR_EN [15:15] */
#define BCHP_T2_OI_BB_L1POST_DESCR_EN_MASK                         0x00008000
#define BCHP_T2_OI_BB_L1POST_DESCR_EN_SHIFT                        15
#define BCHP_T2_OI_BB_L1POST_DESCR_EN_DEFAULT                      0

/* T2_OI :: BB :: L1PRE_DESCR_EN [14:14] */
#define BCHP_T2_OI_BB_L1PRE_DESCR_EN_MASK                          0x00004000
#define BCHP_T2_OI_BB_L1PRE_DESCR_EN_SHIFT                         14
#define BCHP_T2_OI_BB_L1PRE_DESCR_EN_DEFAULT                       0

/* T2_OI :: BB :: reserved1 [13:12] */
#define BCHP_T2_OI_BB_reserved1_MASK                               0x00003000
#define BCHP_T2_OI_BB_reserved1_SHIFT                              12

/* T2_OI :: BB :: DERR_CTRL [11:10] */
#define BCHP_T2_OI_BB_DERR_CTRL_MASK                               0x00000c00
#define BCHP_T2_OI_BB_DERR_CTRL_SHIFT                              10
#define BCHP_T2_OI_BB_DERR_CTRL_DEFAULT                            1

/* T2_OI :: BB :: HEADER_CRC [09:08] */
#define BCHP_T2_OI_BB_HEADER_CRC_MASK                              0x00000300
#define BCHP_T2_OI_BB_HEADER_CRC_SHIFT                             8
#define BCHP_T2_OI_BB_HEADER_CRC_DEFAULT                           2

/* T2_OI :: BB :: PACKET_CRC [07:06] */
#define BCHP_T2_OI_BB_PACKET_CRC_MASK                              0x000000c0
#define BCHP_T2_OI_BB_PACKET_CRC_SHIFT                             6
#define BCHP_T2_OI_BB_PACKET_CRC_DEFAULT                           0

/* T2_OI :: BB :: SYNCD_LT_CTRL [05:04] */
#define BCHP_T2_OI_BB_SYNCD_LT_CTRL_MASK                           0x00000030
#define BCHP_T2_OI_BB_SYNCD_LT_CTRL_SHIFT                          4
#define BCHP_T2_OI_BB_SYNCD_LT_CTRL_DEFAULT                        0

/* T2_OI :: BB :: SYNCD_GT_CTRL [03:02] */
#define BCHP_T2_OI_BB_SYNCD_GT_CTRL_MASK                           0x0000000c
#define BCHP_T2_OI_BB_SYNCD_GT_CTRL_SHIFT                          2
#define BCHP_T2_OI_BB_SYNCD_GT_CTRL_DEFAULT                        0

/* T2_OI :: BB :: SYNC_CTRL [01:00] */
#define BCHP_T2_OI_BB_SYNC_CTRL_MASK                               0x00000003
#define BCHP_T2_OI_BB_SYNC_CTRL_SHIFT                              0
#define BCHP_T2_OI_BB_SYNC_CTRL_DEFAULT                            0

/***************************************************************************
 *PLP - Output Interface PLP Control
 ***************************************************************************/
/* T2_OI :: PLP :: CPU_EN [31:31] */
#define BCHP_T2_OI_PLP_CPU_EN_MASK                                 0x80000000
#define BCHP_T2_OI_PLP_CPU_EN_SHIFT                                31
#define BCHP_T2_OI_PLP_CPU_EN_DEFAULT                              0

/* T2_OI :: PLP :: reserved0 [30:25] */
#define BCHP_T2_OI_PLP_reserved0_MASK                              0x7e000000
#define BCHP_T2_OI_PLP_reserved0_SHIFT                             25

/* T2_OI :: PLP :: PLP_MODE [24:24] */
#define BCHP_T2_OI_PLP_PLP_MODE_MASK                               0x01000000
#define BCHP_T2_OI_PLP_PLP_MODE_SHIFT                              24
#define BCHP_T2_OI_PLP_PLP_MODE_DEFAULT                            0

/* T2_OI :: PLP :: reserved1 [23:23] */
#define BCHP_T2_OI_PLP_reserved1_MASK                              0x00800000
#define BCHP_T2_OI_PLP_reserved1_SHIFT                             23

/* T2_OI :: PLP :: PLP1_THRESH [22:12] */
#define BCHP_T2_OI_PLP_PLP1_THRESH_MASK                            0x007ff000
#define BCHP_T2_OI_PLP_PLP1_THRESH_SHIFT                           12
#define BCHP_T2_OI_PLP_PLP1_THRESH_DEFAULT                         0

/* T2_OI :: PLP :: reserved2 [11:11] */
#define BCHP_T2_OI_PLP_reserved2_MASK                              0x00000800
#define BCHP_T2_OI_PLP_reserved2_SHIFT                             11

/* T2_OI :: PLP :: PLP0_THRESH [10:00] */
#define BCHP_T2_OI_PLP_PLP0_THRESH_MASK                            0x000007ff
#define BCHP_T2_OI_PLP_PLP0_THRESH_SHIFT                           0
#define BCHP_T2_OI_PLP_PLP0_THRESH_DEFAULT                         0

/***************************************************************************
 *ISSY - Output Interface ISSY Control
 ***************************************************************************/
/* T2_OI :: ISSY :: reserved0 [31:29] */
#define BCHP_T2_OI_ISSY_reserved0_MASK                             0xe0000000
#define BCHP_T2_OI_ISSY_reserved0_SHIFT                            29

/* T2_OI :: ISSY :: PRIORITY [28:28] */
#define BCHP_T2_OI_ISSY_PRIORITY_MASK                              0x10000000
#define BCHP_T2_OI_ISSY_PRIORITY_SHIFT                             28
#define BCHP_T2_OI_ISSY_PRIORITY_DEFAULT                           0

/* T2_OI :: ISSY :: reserved1 [27:27] */
#define BCHP_T2_OI_ISSY_reserved1_MASK                             0x08000000
#define BCHP_T2_OI_ISSY_reserved1_SHIFT                            27

/* T2_OI :: ISSY :: FIFO_SIZE [26:16] */
#define BCHP_T2_OI_ISSY_FIFO_SIZE_MASK                             0x07ff0000
#define BCHP_T2_OI_ISSY_FIFO_SIZE_SHIFT                            16
#define BCHP_T2_OI_ISSY_FIFO_SIZE_DEFAULT                          827

/* T2_OI :: ISSY :: reserved2 [15:13] */
#define BCHP_T2_OI_ISSY_reserved2_MASK                             0x0000e000
#define BCHP_T2_OI_ISSY_reserved2_SHIFT                            13

/* T2_OI :: ISSY :: MODE [12:12] */
#define BCHP_T2_OI_ISSY_MODE_MASK                                  0x00001000
#define BCHP_T2_OI_ISSY_MODE_SHIFT                                 12
#define BCHP_T2_OI_ISSY_MODE_DEFAULT                               0

/* T2_OI :: ISSY :: ISCR_RANGE [11:00] */
#define BCHP_T2_OI_ISSY_ISCR_RANGE_MASK                            0x00000fff
#define BCHP_T2_OI_ISSY_ISCR_RANGE_SHIFT                           0
#define BCHP_T2_OI_ISSY_ISCR_RANGE_DEFAULT                         255

/***************************************************************************
 *FMT - Output Interface Formatting Control
 ***************************************************************************/
/* T2_OI :: FMT :: reserved0 [31:18] */
#define BCHP_T2_OI_FMT_reserved0_MASK                              0xfffc0000
#define BCHP_T2_OI_FMT_reserved0_SHIFT                             18

/* T2_OI :: FMT :: OUT_RATE [17:17] */
#define BCHP_T2_OI_FMT_OUT_RATE_MASK                               0x00020000
#define BCHP_T2_OI_FMT_OUT_RATE_SHIFT                              17
#define BCHP_T2_OI_FMT_OUT_RATE_DEFAULT                            0

/* T2_OI :: FMT :: reserved1 [16:15] */
#define BCHP_T2_OI_FMT_reserved1_MASK                              0x00018000
#define BCHP_T2_OI_FMT_reserved1_SHIFT                             15

/* T2_OI :: FMT :: DELH [14:14] */
#define BCHP_T2_OI_FMT_DELH_MASK                                   0x00004000
#define BCHP_T2_OI_FMT_DELH_SHIFT                                  14
#define BCHP_T2_OI_FMT_DELH_DEFAULT                                0

/* T2_OI :: FMT :: HEADER4 [13:13] */
#define BCHP_T2_OI_FMT_HEADER4_MASK                                0x00002000
#define BCHP_T2_OI_FMT_HEADER4_SHIFT                               13
#define BCHP_T2_OI_FMT_HEADER4_DEFAULT                             0

/* T2_OI :: FMT :: SYNC1 [12:12] */
#define BCHP_T2_OI_FMT_SYNC1_MASK                                  0x00001000
#define BCHP_T2_OI_FMT_SYNC1_SHIFT                                 12
#define BCHP_T2_OI_FMT_SYNC1_DEFAULT                               0

/* T2_OI :: FMT :: CLK_CAP_EDGE [11:11] */
#define BCHP_T2_OI_FMT_CLK_CAP_EDGE_MASK                           0x00000800
#define BCHP_T2_OI_FMT_CLK_CAP_EDGE_SHIFT                          11
#define BCHP_T2_OI_FMT_CLK_CAP_EDGE_DEFAULT                        0

/* T2_OI :: FMT :: SUP_DATA [10:10] */
#define BCHP_T2_OI_FMT_SUP_DATA_MASK                               0x00000400
#define BCHP_T2_OI_FMT_SUP_DATA_SHIFT                              10
#define BCHP_T2_OI_FMT_SUP_DATA_DEFAULT                            0

/* T2_OI :: FMT :: SUP_CLK [09:08] */
#define BCHP_T2_OI_FMT_SUP_CLK_MASK                                0x00000300
#define BCHP_T2_OI_FMT_SUP_CLK_SHIFT                               8
#define BCHP_T2_OI_FMT_SUP_CLK_DEFAULT                             0

/* T2_OI :: FMT :: INV_ERR [07:07] */
#define BCHP_T2_OI_FMT_INV_ERR_MASK                                0x00000080
#define BCHP_T2_OI_FMT_INV_ERR_SHIFT                               7
#define BCHP_T2_OI_FMT_INV_ERR_DEFAULT                             0

/* T2_OI :: FMT :: INV_SYNC [06:06] */
#define BCHP_T2_OI_FMT_INV_SYNC_MASK                               0x00000040
#define BCHP_T2_OI_FMT_INV_SYNC_SHIFT                              6
#define BCHP_T2_OI_FMT_INV_SYNC_DEFAULT                            0

/* T2_OI :: FMT :: INV_VALID [05:05] */
#define BCHP_T2_OI_FMT_INV_VALID_MASK                              0x00000020
#define BCHP_T2_OI_FMT_INV_VALID_SHIFT                             5
#define BCHP_T2_OI_FMT_INV_VALID_DEFAULT                           0

/* T2_OI :: FMT :: INV_CLK [04:04] */
#define BCHP_T2_OI_FMT_INV_CLK_MASK                                0x00000010
#define BCHP_T2_OI_FMT_INV_CLK_SHIFT                               4
#define BCHP_T2_OI_FMT_INV_CLK_DEFAULT                             0

/* T2_OI :: FMT :: reserved2 [03:02] */
#define BCHP_T2_OI_FMT_reserved2_MASK                              0x0000000c
#define BCHP_T2_OI_FMT_reserved2_SHIFT                             2

/* T2_OI :: FMT :: MODE [01:00] */
#define BCHP_T2_OI_FMT_MODE_MASK                                   0x00000003
#define BCHP_T2_OI_FMT_MODE_SHIFT                                  0
#define BCHP_T2_OI_FMT_MODE_DEFAULT                                1

/***************************************************************************
 *RATE_CTRL - Output Packet Rate Overide And Control
 ***************************************************************************/
/* T2_OI :: RATE_CTRL :: SMOOTH_NULL [31:31] */
#define BCHP_T2_OI_RATE_CTRL_SMOOTH_NULL_MASK                      0x80000000
#define BCHP_T2_OI_RATE_CTRL_SMOOTH_NULL_SHIFT                     31
#define BCHP_T2_OI_RATE_CTRL_SMOOTH_NULL_DEFAULT                   1

/* T2_OI :: RATE_CTRL :: OVERIDE [30:30] */
#define BCHP_T2_OI_RATE_CTRL_OVERIDE_MASK                          0x40000000
#define BCHP_T2_OI_RATE_CTRL_OVERIDE_SHIFT                         30
#define BCHP_T2_OI_RATE_CTRL_OVERIDE_DEFAULT                       0

/* T2_OI :: RATE_CTRL :: ISCR_VAL [29:00] */
#define BCHP_T2_OI_RATE_CTRL_ISCR_VAL_MASK                         0x3fffffff
#define BCHP_T2_OI_RATE_CTRL_ISCR_VAL_SHIFT                        0
#define BCHP_T2_OI_RATE_CTRL_ISCR_VAL_DEFAULT                      0

/***************************************************************************
 *ECO_SPARE3 - ECO Spare 3 Register
 ***************************************************************************/
/* T2_OI :: ECO_SPARE3 :: SPARE [31:00] */
#define BCHP_T2_OI_ECO_SPARE3_SPARE_MASK                           0xffffffff
#define BCHP_T2_OI_ECO_SPARE3_SPARE_SHIFT                          0
#define BCHP_T2_OI_ECO_SPARE3_SPARE_DEFAULT                        0

/***************************************************************************
 *FIFO - Output Interface Byte Smoother FIFO Control
 ***************************************************************************/
/* T2_OI :: FIFO :: reserved0 [31:22] */
#define BCHP_T2_OI_FIFO_reserved0_MASK                             0xffc00000
#define BCHP_T2_OI_FIFO_reserved0_SHIFT                            22

/* T2_OI :: FIFO :: MIN_THRESH [21:12] */
#define BCHP_T2_OI_FIFO_MIN_THRESH_MASK                            0x003ff000
#define BCHP_T2_OI_FIFO_MIN_THRESH_SHIFT                           12
#define BCHP_T2_OI_FIFO_MIN_THRESH_DEFAULT                         100

/* T2_OI :: FIFO :: reserved1 [11:10] */
#define BCHP_T2_OI_FIFO_reserved1_MASK                             0x00000c00
#define BCHP_T2_OI_FIFO_reserved1_SHIFT                            10

/* T2_OI :: FIFO :: MAX_THRESH [09:00] */
#define BCHP_T2_OI_FIFO_MAX_THRESH_MASK                            0x000003ff
#define BCHP_T2_OI_FIFO_MAX_THRESH_SHIFT                           0
#define BCHP_T2_OI_FIFO_MAX_THRESH_DEFAULT                         100

/***************************************************************************
 *TS_OV - Output Interface Transport Output Overide
 ***************************************************************************/
/* T2_OI :: TS_OV :: EN [31:31] */
#define BCHP_T2_OI_TS_OV_EN_MASK                                   0x80000000
#define BCHP_T2_OI_TS_OV_EN_SHIFT                                  31
#define BCHP_T2_OI_TS_OV_EN_DEFAULT                                0

/* T2_OI :: TS_OV :: MODE [30:30] */
#define BCHP_T2_OI_TS_OV_MODE_MASK                                 0x40000000
#define BCHP_T2_OI_TS_OV_MODE_SHIFT                                30
#define BCHP_T2_OI_TS_OV_MODE_DEFAULT                              0

/* T2_OI :: TS_OV :: reserved0 [29:12] */
#define BCHP_T2_OI_TS_OV_reserved0_MASK                            0x3ffff000
#define BCHP_T2_OI_TS_OV_reserved0_SHIFT                           12

/* T2_OI :: TS_OV :: ERROR [11:11] */
#define BCHP_T2_OI_TS_OV_ERROR_MASK                                0x00000800
#define BCHP_T2_OI_TS_OV_ERROR_SHIFT                               11
#define BCHP_T2_OI_TS_OV_ERROR_DEFAULT                             0

/* T2_OI :: TS_OV :: SYNC [10:10] */
#define BCHP_T2_OI_TS_OV_SYNC_MASK                                 0x00000400
#define BCHP_T2_OI_TS_OV_SYNC_SHIFT                                10
#define BCHP_T2_OI_TS_OV_SYNC_DEFAULT                              0

/* T2_OI :: TS_OV :: VALID [09:09] */
#define BCHP_T2_OI_TS_OV_VALID_MASK                                0x00000200
#define BCHP_T2_OI_TS_OV_VALID_SHIFT                               9
#define BCHP_T2_OI_TS_OV_VALID_DEFAULT                             0

/* T2_OI :: TS_OV :: CLK [08:08] */
#define BCHP_T2_OI_TS_OV_CLK_MASK                                  0x00000100
#define BCHP_T2_OI_TS_OV_CLK_SHIFT                                 8
#define BCHP_T2_OI_TS_OV_CLK_DEFAULT                               0

/* T2_OI :: TS_OV :: DATA [07:00] */
#define BCHP_T2_OI_TS_OV_DATA_MASK                                 0x000000ff
#define BCHP_T2_OI_TS_OV_DATA_SHIFT                                0
#define BCHP_T2_OI_TS_OV_DATA_DEFAULT                              0

/***************************************************************************
 *L1_MEM_ADDR - L1 Memory Address
 ***************************************************************************/
/* T2_OI :: L1_MEM_ADDR :: RW_EN [31:31] */
#define BCHP_T2_OI_L1_MEM_ADDR_RW_EN_MASK                          0x80000000
#define BCHP_T2_OI_L1_MEM_ADDR_RW_EN_SHIFT                         31
#define BCHP_T2_OI_L1_MEM_ADDR_RW_EN_DEFAULT                       0

/* T2_OI :: L1_MEM_ADDR :: reserved0 [30:11] */
#define BCHP_T2_OI_L1_MEM_ADDR_reserved0_MASK                      0x7ffff800
#define BCHP_T2_OI_L1_MEM_ADDR_reserved0_SHIFT                     11

/* T2_OI :: L1_MEM_ADDR :: ADDR [10:00] */
#define BCHP_T2_OI_L1_MEM_ADDR_ADDR_MASK                           0x000007ff
#define BCHP_T2_OI_L1_MEM_ADDR_ADDR_SHIFT                          0
#define BCHP_T2_OI_L1_MEM_ADDR_ADDR_DEFAULT                        0

/***************************************************************************
 *L1_MEM_DATA - L1 Memory DATA
 ***************************************************************************/
/* T2_OI :: L1_MEM_DATA :: DATA [31:00] */
#define BCHP_T2_OI_L1_MEM_DATA_DATA_MASK                           0xffffffff
#define BCHP_T2_OI_L1_MEM_DATA_DATA_SHIFT                          0
#define BCHP_T2_OI_L1_MEM_DATA_DATA_DEFAULT                        0

/***************************************************************************
 *INBAND_MEM_ADDR - INBAND Memory Address
 ***************************************************************************/
/* T2_OI :: INBAND_MEM_ADDR :: RW_EN [31:31] */
#define BCHP_T2_OI_INBAND_MEM_ADDR_RW_EN_MASK                      0x80000000
#define BCHP_T2_OI_INBAND_MEM_ADDR_RW_EN_SHIFT                     31
#define BCHP_T2_OI_INBAND_MEM_ADDR_RW_EN_DEFAULT                   0

/* T2_OI :: INBAND_MEM_ADDR :: reserved0 [30:11] */
#define BCHP_T2_OI_INBAND_MEM_ADDR_reserved0_MASK                  0x7ffff800
#define BCHP_T2_OI_INBAND_MEM_ADDR_reserved0_SHIFT                 11

/* T2_OI :: INBAND_MEM_ADDR :: ADDR [10:00] */
#define BCHP_T2_OI_INBAND_MEM_ADDR_ADDR_MASK                       0x000007ff
#define BCHP_T2_OI_INBAND_MEM_ADDR_ADDR_SHIFT                      0
#define BCHP_T2_OI_INBAND_MEM_ADDR_ADDR_DEFAULT                    0

/***************************************************************************
 *INBAND_MEM_DATA - INBAND Memory DATA
 ***************************************************************************/
/* T2_OI :: INBAND_MEM_DATA :: DATA [31:00] */
#define BCHP_T2_OI_INBAND_MEM_DATA_DATA_MASK                       0xffffffff
#define BCHP_T2_OI_INBAND_MEM_DATA_DATA_SHIFT                      0
#define BCHP_T2_OI_INBAND_MEM_DATA_DATA_DEFAULT                    0

/***************************************************************************
 *L1_CTRL - L1 Interrupt Control
 ***************************************************************************/
/* T2_OI :: L1_CTRL :: reserved0 [31:08] */
#define BCHP_T2_OI_L1_CTRL_reserved0_MASK                          0xffffff00
#define BCHP_T2_OI_L1_CTRL_reserved0_SHIFT                         8

/* T2_OI :: L1_CTRL :: INTR_NBR [07:04] */
#define BCHP_T2_OI_L1_CTRL_INTR_NBR_MASK                           0x000000f0
#define BCHP_T2_OI_L1_CTRL_INTR_NBR_SHIFT                          4
#define BCHP_T2_OI_L1_CTRL_INTR_NBR_DEFAULT                        1

/* T2_OI :: L1_CTRL :: reserved1 [03:01] */
#define BCHP_T2_OI_L1_CTRL_reserved1_MASK                          0x0000000e
#define BCHP_T2_OI_L1_CTRL_reserved1_SHIFT                         1

/* T2_OI :: L1_CTRL :: INTR_MODE [00:00] */
#define BCHP_T2_OI_L1_CTRL_INTR_MODE_MASK                          0x00000001
#define BCHP_T2_OI_L1_CTRL_INTR_MODE_SHIFT                         0
#define BCHP_T2_OI_L1_CTRL_INTR_MODE_DEFAULT                       0

/***************************************************************************
 *TS_CNT - Transport Packet Counter
 ***************************************************************************/
/* T2_OI :: TS_CNT :: VAL [31:00] */
#define BCHP_T2_OI_TS_CNT_VAL_MASK                                 0xffffffff
#define BCHP_T2_OI_TS_CNT_VAL_SHIFT                                0
#define BCHP_T2_OI_TS_CNT_VAL_DEFAULT                              0

/***************************************************************************
 *BUFS_CTRL - Minimum PLP FIFO Size regardless of BUFS
 ***************************************************************************/
/* T2_OI :: BUFS_CTRL :: reserved0 [31:27] */
#define BCHP_T2_OI_BUFS_CTRL_reserved0_MASK                        0xf8000000
#define BCHP_T2_OI_BUFS_CTRL_reserved0_SHIFT                       27

/* T2_OI :: BUFS_CTRL :: MIN_PLP1 [26:16] */
#define BCHP_T2_OI_BUFS_CTRL_MIN_PLP1_MASK                         0x07ff0000
#define BCHP_T2_OI_BUFS_CTRL_MIN_PLP1_SHIFT                        16
#define BCHP_T2_OI_BUFS_CTRL_MIN_PLP1_DEFAULT                      144

/* T2_OI :: BUFS_CTRL :: reserved1 [15:11] */
#define BCHP_T2_OI_BUFS_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_T2_OI_BUFS_CTRL_reserved1_SHIFT                       11

/* T2_OI :: BUFS_CTRL :: MIN_PLP0 [10:00] */
#define BCHP_T2_OI_BUFS_CTRL_MIN_PLP0_MASK                         0x000007ff
#define BCHP_T2_OI_BUFS_CTRL_MIN_PLP0_SHIFT                        0
#define BCHP_T2_OI_BUFS_CTRL_MIN_PLP0_DEFAULT                      144

/***************************************************************************
 *PKT_CTRL - Packet Control For Setting Almost Full To Deframer For Flow Control
 ***************************************************************************/
/* T2_OI :: PKT_CTRL :: reserved0 [31:27] */
#define BCHP_T2_OI_PKT_CTRL_reserved0_MASK                         0xf8000000
#define BCHP_T2_OI_PKT_CTRL_reserved0_SHIFT                        27

/* T2_OI :: PKT_CTRL :: PLP1_FULL [26:16] */
#define BCHP_T2_OI_PKT_CTRL_PLP1_FULL_MASK                         0x07ff0000
#define BCHP_T2_OI_PKT_CTRL_PLP1_FULL_SHIFT                        16
#define BCHP_T2_OI_PKT_CTRL_PLP1_FULL_DEFAULT                      108

/* T2_OI :: PKT_CTRL :: reserved1 [15:11] */
#define BCHP_T2_OI_PKT_CTRL_reserved1_MASK                         0x0000f800
#define BCHP_T2_OI_PKT_CTRL_reserved1_SHIFT                        11

/* T2_OI :: PKT_CTRL :: PLP0_FULL [10:00] */
#define BCHP_T2_OI_PKT_CTRL_PLP0_FULL_MASK                         0x000007ff
#define BCHP_T2_OI_PKT_CTRL_PLP0_FULL_SHIFT                        0
#define BCHP_T2_OI_PKT_CTRL_PLP0_FULL_DEFAULT                      108

/***************************************************************************
 *ISCR_LA_PLP0 - Leaky Averager Control For Average ISCR, PLP0
 ***************************************************************************/
/* T2_OI :: ISCR_LA_PLP0 :: reserved0 [31:09] */
#define BCHP_T2_OI_ISCR_LA_PLP0_reserved0_MASK                     0xfffffe00
#define BCHP_T2_OI_ISCR_LA_PLP0_reserved0_SHIFT                    9

/* T2_OI :: ISCR_LA_PLP0 :: FREEZE [08:08] */
#define BCHP_T2_OI_ISCR_LA_PLP0_FREEZE_MASK                        0x00000100
#define BCHP_T2_OI_ISCR_LA_PLP0_FREEZE_SHIFT                       8
#define BCHP_T2_OI_ISCR_LA_PLP0_FREEZE_DEFAULT                     0

/* T2_OI :: ISCR_LA_PLP0 :: reserved1 [07:05] */
#define BCHP_T2_OI_ISCR_LA_PLP0_reserved1_MASK                     0x000000e0
#define BCHP_T2_OI_ISCR_LA_PLP0_reserved1_SHIFT                    5

/* T2_OI :: ISCR_LA_PLP0 :: BYP [04:04] */
#define BCHP_T2_OI_ISCR_LA_PLP0_BYP_MASK                           0x00000010
#define BCHP_T2_OI_ISCR_LA_PLP0_BYP_SHIFT                          4
#define BCHP_T2_OI_ISCR_LA_PLP0_BYP_DEFAULT                        0

/* T2_OI :: ISCR_LA_PLP0 :: reserved2 [03:03] */
#define BCHP_T2_OI_ISCR_LA_PLP0_reserved2_MASK                     0x00000008
#define BCHP_T2_OI_ISCR_LA_PLP0_reserved2_SHIFT                    3

/* T2_OI :: ISCR_LA_PLP0 :: BETA [02:00] */
#define BCHP_T2_OI_ISCR_LA_PLP0_BETA_MASK                          0x00000007
#define BCHP_T2_OI_ISCR_LA_PLP0_BETA_SHIFT                         0
#define BCHP_T2_OI_ISCR_LA_PLP0_BETA_DEFAULT                       1

/***************************************************************************
 *ISCR_LA_PLP1 - Leaky Averager Control For Average ISCR, PLP0
 ***************************************************************************/
/* T2_OI :: ISCR_LA_PLP1 :: reserved0 [31:09] */
#define BCHP_T2_OI_ISCR_LA_PLP1_reserved0_MASK                     0xfffffe00
#define BCHP_T2_OI_ISCR_LA_PLP1_reserved0_SHIFT                    9

/* T2_OI :: ISCR_LA_PLP1 :: FREEZE [08:08] */
#define BCHP_T2_OI_ISCR_LA_PLP1_FREEZE_MASK                        0x00000100
#define BCHP_T2_OI_ISCR_LA_PLP1_FREEZE_SHIFT                       8
#define BCHP_T2_OI_ISCR_LA_PLP1_FREEZE_DEFAULT                     0

/* T2_OI :: ISCR_LA_PLP1 :: reserved1 [07:05] */
#define BCHP_T2_OI_ISCR_LA_PLP1_reserved1_MASK                     0x000000e0
#define BCHP_T2_OI_ISCR_LA_PLP1_reserved1_SHIFT                    5

/* T2_OI :: ISCR_LA_PLP1 :: BYP [04:04] */
#define BCHP_T2_OI_ISCR_LA_PLP1_BYP_MASK                           0x00000010
#define BCHP_T2_OI_ISCR_LA_PLP1_BYP_SHIFT                          4
#define BCHP_T2_OI_ISCR_LA_PLP1_BYP_DEFAULT                        0

/* T2_OI :: ISCR_LA_PLP1 :: reserved2 [03:03] */
#define BCHP_T2_OI_ISCR_LA_PLP1_reserved2_MASK                     0x00000008
#define BCHP_T2_OI_ISCR_LA_PLP1_reserved2_SHIFT                    3

/* T2_OI :: ISCR_LA_PLP1 :: BETA [02:00] */
#define BCHP_T2_OI_ISCR_LA_PLP1_BETA_MASK                          0x00000007
#define BCHP_T2_OI_ISCR_LA_PLP1_BETA_SHIFT                         0
#define BCHP_T2_OI_ISCR_LA_PLP1_BETA_DEFAULT                       1

/***************************************************************************
 *ISCR_CNT_PLP0 - ISCR Count Threshold For Long Term Averaging Of PLP0 Packets
 ***************************************************************************/
/* T2_OI :: ISCR_CNT_PLP0 :: reserved0 [31:31] */
#define BCHP_T2_OI_ISCR_CNT_PLP0_reserved0_MASK                    0x80000000
#define BCHP_T2_OI_ISCR_CNT_PLP0_reserved0_SHIFT                   31

/* T2_OI :: ISCR_CNT_PLP0 :: THRESH [30:00] */
#define BCHP_T2_OI_ISCR_CNT_PLP0_THRESH_MASK                       0x7fffffff
#define BCHP_T2_OI_ISCR_CNT_PLP0_THRESH_SHIFT                      0
#define BCHP_T2_OI_ISCR_CNT_PLP0_THRESH_DEFAULT                    2097151

/***************************************************************************
 *ISCR_CNT_PLP1 - ISCR Count Threshold For Long Term Averaging Of PLP1 Packets
 ***************************************************************************/
/* T2_OI :: ISCR_CNT_PLP1 :: reserved0 [31:31] */
#define BCHP_T2_OI_ISCR_CNT_PLP1_reserved0_MASK                    0x80000000
#define BCHP_T2_OI_ISCR_CNT_PLP1_reserved0_SHIFT                   31

/* T2_OI :: ISCR_CNT_PLP1 :: THRESH [30:00] */
#define BCHP_T2_OI_ISCR_CNT_PLP1_THRESH_MASK                       0x7fffffff
#define BCHP_T2_OI_ISCR_CNT_PLP1_THRESH_SHIFT                      0
#define BCHP_T2_OI_ISCR_CNT_PLP1_THRESH_DEFAULT                    2097151

/***************************************************************************
 *ISCR_PKT_PLP0 - Number Of Packets Threshold For Long Term Averaging Of PLP0 Packets
 ***************************************************************************/
/* T2_OI :: ISCR_PKT_PLP0 :: reserved0 [31:23] */
#define BCHP_T2_OI_ISCR_PKT_PLP0_reserved0_MASK                    0xff800000
#define BCHP_T2_OI_ISCR_PKT_PLP0_reserved0_SHIFT                   23

/* T2_OI :: ISCR_PKT_PLP0 :: THRESH [22:00] */
#define BCHP_T2_OI_ISCR_PKT_PLP0_THRESH_MASK                       0x007fffff
#define BCHP_T2_OI_ISCR_PKT_PLP0_THRESH_SHIFT                      0
#define BCHP_T2_OI_ISCR_PKT_PLP0_THRESH_DEFAULT                    32767

/***************************************************************************
 *ISCR_PKT_PLP1 - Number Of Packets Threshold For Long Term Averaging Of PLP1 Packets
 ***************************************************************************/
/* T2_OI :: ISCR_PKT_PLP1 :: reserved0 [31:23] */
#define BCHP_T2_OI_ISCR_PKT_PLP1_reserved0_MASK                    0xff800000
#define BCHP_T2_OI_ISCR_PKT_PLP1_reserved0_SHIFT                   23

/* T2_OI :: ISCR_PKT_PLP1 :: THRESH [22:00] */
#define BCHP_T2_OI_ISCR_PKT_PLP1_THRESH_MASK                       0x007fffff
#define BCHP_T2_OI_ISCR_PKT_PLP1_THRESH_SHIFT                      0
#define BCHP_T2_OI_ISCR_PKT_PLP1_THRESH_DEFAULT                    32767

/***************************************************************************
 *SPLP_FRM - Number Of Frames Over Which To Average Packet Rate For Single PLP BBFrames That Have No ISCR
 ***************************************************************************/
/* T2_OI :: SPLP_FRM :: reserved0 [31:08] */
#define BCHP_T2_OI_SPLP_FRM_reserved0_MASK                         0xffffff00
#define BCHP_T2_OI_SPLP_FRM_reserved0_SHIFT                        8

/* T2_OI :: SPLP_FRM :: NUM [07:00] */
#define BCHP_T2_OI_SPLP_FRM_NUM_MASK                               0x000000ff
#define BCHP_T2_OI_SPLP_FRM_NUM_SHIFT                              0
#define BCHP_T2_OI_SPLP_FRM_NUM_DEFAULT                            2

/***************************************************************************
 *SPLP_BAUD - Count In Baud Clocks For The Number Of Frames Specified In OI_SPLP_FRM Register
 ***************************************************************************/
/* T2_OI :: SPLP_BAUD :: reserved0 [31:31] */
#define BCHP_T2_OI_SPLP_BAUD_reserved0_MASK                        0x80000000
#define BCHP_T2_OI_SPLP_BAUD_reserved0_SHIFT                       31

/* T2_OI :: SPLP_BAUD :: CNT [30:00] */
#define BCHP_T2_OI_SPLP_BAUD_CNT_MASK                              0x7fffffff
#define BCHP_T2_OI_SPLP_BAUD_CNT_SHIFT                             0
#define BCHP_T2_OI_SPLP_BAUD_CNT_DEFAULT                           3966976

/***************************************************************************
 *STAT_CTRL - Sticky and clear control for status registers
 ***************************************************************************/
/* T2_OI :: STAT_CTRL :: reserved0 [31:13] */
#define BCHP_T2_OI_STAT_CTRL_reserved0_MASK                        0xffffe000
#define BCHP_T2_OI_STAT_CTRL_reserved0_SHIFT                       13

/* T2_OI :: STAT_CTRL :: CLR_COMB [12:12] */
#define BCHP_T2_OI_STAT_CTRL_CLR_COMB_MASK                         0x00001000
#define BCHP_T2_OI_STAT_CTRL_CLR_COMB_SHIFT                        12
#define BCHP_T2_OI_STAT_CTRL_CLR_COMB_DEFAULT                      0

/* T2_OI :: STAT_CTRL :: reserved1 [11:10] */
#define BCHP_T2_OI_STAT_CTRL_reserved1_MASK                        0x00000c00
#define BCHP_T2_OI_STAT_CTRL_reserved1_SHIFT                       10

/* T2_OI :: STAT_CTRL :: SET_COMB [09:08] */
#define BCHP_T2_OI_STAT_CTRL_SET_COMB_MASK                         0x00000300
#define BCHP_T2_OI_STAT_CTRL_SET_COMB_SHIFT                        8
#define BCHP_T2_OI_STAT_CTRL_SET_COMB_DEFAULT                      0

/* T2_OI :: STAT_CTRL :: reserved2 [07:05] */
#define BCHP_T2_OI_STAT_CTRL_reserved2_MASK                        0x000000e0
#define BCHP_T2_OI_STAT_CTRL_reserved2_SHIFT                       5

/* T2_OI :: STAT_CTRL :: CLR_HPI [04:04] */
#define BCHP_T2_OI_STAT_CTRL_CLR_HPI_MASK                          0x00000010
#define BCHP_T2_OI_STAT_CTRL_CLR_HPI_SHIFT                         4
#define BCHP_T2_OI_STAT_CTRL_CLR_HPI_DEFAULT                       0

/* T2_OI :: STAT_CTRL :: reserved3 [03:02] */
#define BCHP_T2_OI_STAT_CTRL_reserved3_MASK                        0x0000000c
#define BCHP_T2_OI_STAT_CTRL_reserved3_SHIFT                       2

/* T2_OI :: STAT_CTRL :: SET_HPI [01:00] */
#define BCHP_T2_OI_STAT_CTRL_SET_HPI_MASK                          0x00000003
#define BCHP_T2_OI_STAT_CTRL_SET_HPI_SHIFT                         0
#define BCHP_T2_OI_STAT_CTRL_SET_HPI_DEFAULT                       0

/***************************************************************************
 *ERR_CTRL - Error Control.
 ***************************************************************************/
/* T2_OI :: ERR_CTRL :: reserved0 [31:09] */
#define BCHP_T2_OI_ERR_CTRL_reserved0_MASK                         0xfffffe00
#define BCHP_T2_OI_ERR_CTRL_reserved0_SHIFT                        9

/* T2_OI :: ERR_CTRL :: TEI_EN [08:08] */
#define BCHP_T2_OI_ERR_CTRL_TEI_EN_MASK                            0x00000100
#define BCHP_T2_OI_ERR_CTRL_TEI_EN_SHIFT                           8
#define BCHP_T2_OI_ERR_CTRL_TEI_EN_DEFAULT                         1

/* T2_OI :: ERR_CTRL :: CNT [07:00] */
#define BCHP_T2_OI_ERR_CTRL_CNT_MASK                               0x000000ff
#define BCHP_T2_OI_ERR_CTRL_CNT_SHIFT                              0
#define BCHP_T2_OI_ERR_CTRL_CNT_DEFAULT                            1

/***************************************************************************
 *PLL_CTRL - Output PLL Control
 ***************************************************************************/
/* T2_OI :: PLL_CTRL :: reserved0 [31:18] */
#define BCHP_T2_OI_PLL_CTRL_reserved0_MASK                         0xfffc0000
#define BCHP_T2_OI_PLL_CTRL_reserved0_SHIFT                        18

/* T2_OI :: PLL_CTRL :: EN [17:16] */
#define BCHP_T2_OI_PLL_CTRL_EN_MASK                                0x00030000
#define BCHP_T2_OI_PLL_CTRL_EN_SHIFT                               16
#define BCHP_T2_OI_PLL_CTRL_EN_DEFAULT                             0

/* T2_OI :: PLL_CTRL :: reserved1 [15:13] */
#define BCHP_T2_OI_PLL_CTRL_reserved1_MASK                         0x0000e000
#define BCHP_T2_OI_PLL_CTRL_reserved1_SHIFT                        13

/* T2_OI :: PLL_CTRL :: NEG [12:12] */
#define BCHP_T2_OI_PLL_CTRL_NEG_MASK                               0x00001000
#define BCHP_T2_OI_PLL_CTRL_NEG_SHIFT                              12
#define BCHP_T2_OI_PLL_CTRL_NEG_DEFAULT                            0

/* T2_OI :: PLL_CTRL :: reserved2 [11:09] */
#define BCHP_T2_OI_PLL_CTRL_reserved2_MASK                         0x00000e00
#define BCHP_T2_OI_PLL_CTRL_reserved2_SHIFT                        9

/* T2_OI :: PLL_CTRL :: FRZ [08:08] */
#define BCHP_T2_OI_PLL_CTRL_FRZ_MASK                               0x00000100
#define BCHP_T2_OI_PLL_CTRL_FRZ_SHIFT                              8
#define BCHP_T2_OI_PLL_CTRL_FRZ_DEFAULT                            0

/* T2_OI :: PLL_CTRL :: reserved3 [07:05] */
#define BCHP_T2_OI_PLL_CTRL_reserved3_MASK                         0x000000e0
#define BCHP_T2_OI_PLL_CTRL_reserved3_SHIFT                        5

/* T2_OI :: PLL_CTRL :: K [04:00] */
#define BCHP_T2_OI_PLL_CTRL_K_MASK                                 0x0000001f
#define BCHP_T2_OI_PLL_CTRL_K_SHIFT                                0
#define BCHP_T2_OI_PLL_CTRL_K_DEFAULT                              15

/***************************************************************************
 *PLL_ISCR - Default ISCR For PLL
 ***************************************************************************/
/* T2_OI :: PLL_ISCR :: reserved0 [31:30] */
#define BCHP_T2_OI_PLL_ISCR_reserved0_MASK                         0xc0000000
#define BCHP_T2_OI_PLL_ISCR_reserved0_SHIFT                        30

/* T2_OI :: PLL_ISCR :: VAL [29:00] */
#define BCHP_T2_OI_PLL_ISCR_VAL_MASK                               0x3fffffff
#define BCHP_T2_OI_PLL_ISCR_VAL_SHIFT                              0
#define BCHP_T2_OI_PLL_ISCR_VAL_DEFAULT                            58368

/***************************************************************************
 *PLL_INTG - Set PLL integrator
 ***************************************************************************/
/* T2_OI :: PLL_INTG :: VAL [31:00] */
#define BCHP_T2_OI_PLL_INTG_VAL_MASK                               0xffffffff
#define BCHP_T2_OI_PLL_INTG_VAL_SHIFT                              0
#define BCHP_T2_OI_PLL_INTG_VAL_DEFAULT                            0

/***************************************************************************
 *PLL_SAMPLES - Samples for PLL Detector
 ***************************************************************************/
/* T2_OI :: PLL_SAMPLES :: reserved0 [31:31] */
#define BCHP_T2_OI_PLL_SAMPLES_reserved0_MASK                      0x80000000
#define BCHP_T2_OI_PLL_SAMPLES_reserved0_SHIFT                     31

/* T2_OI :: PLL_SAMPLES :: VAL [30:00] */
#define BCHP_T2_OI_PLL_SAMPLES_VAL_MASK                            0x7fffffff
#define BCHP_T2_OI_PLL_SAMPLES_VAL_SHIFT                           0
#define BCHP_T2_OI_PLL_SAMPLES_VAL_DEFAULT                         10240

/***************************************************************************
 *ECO_SPARE2 - ECO Spare 2 Register
 ***************************************************************************/
/* T2_OI :: ECO_SPARE2 :: SPARE [31:00] */
#define BCHP_T2_OI_ECO_SPARE2_SPARE_MASK                           0xffffffff
#define BCHP_T2_OI_ECO_SPARE2_SPARE_SHIFT                          0
#define BCHP_T2_OI_ECO_SPARE2_SPARE_DEFAULT                        0

/***************************************************************************
 *RATESTAT - Average Packet Rate At The Output Of The OI
 ***************************************************************************/
/* T2_OI :: RATESTAT :: reserved0 [31:30] */
#define BCHP_T2_OI_RATESTAT_reserved0_MASK                         0xc0000000
#define BCHP_T2_OI_RATESTAT_reserved0_SHIFT                        30

/* T2_OI :: RATESTAT :: VAL [29:00] */
#define BCHP_T2_OI_RATESTAT_VAL_MASK                               0x3fffffff
#define BCHP_T2_OI_RATESTAT_VAL_SHIFT                              0
#define BCHP_T2_OI_RATESTAT_VAL_DEFAULT                            0

/***************************************************************************
 *PLLSTAT1 - Phase Detector Phase Error
 ***************************************************************************/
/* T2_OI :: PLLSTAT1 :: reserved0 [31:09] */
#define BCHP_T2_OI_PLLSTAT1_reserved0_MASK                         0xfffffe00
#define BCHP_T2_OI_PLLSTAT1_reserved0_SHIFT                        9

/* T2_OI :: PLLSTAT1 :: VAL [08:00] */
#define BCHP_T2_OI_PLLSTAT1_VAL_MASK                               0x000001ff
#define BCHP_T2_OI_PLLSTAT1_VAL_SHIFT                              0
#define BCHP_T2_OI_PLLSTAT1_VAL_DEFAULT                            0

/***************************************************************************
 *PLLSTAT2 - PLL ISCR
 ***************************************************************************/
/* T2_OI :: PLLSTAT2 :: reserved0 [31:30] */
#define BCHP_T2_OI_PLLSTAT2_reserved0_MASK                         0xc0000000
#define BCHP_T2_OI_PLLSTAT2_reserved0_SHIFT                        30

/* T2_OI :: PLLSTAT2 :: VAL [29:00] */
#define BCHP_T2_OI_PLLSTAT2_VAL_MASK                               0x3fffffff
#define BCHP_T2_OI_PLLSTAT2_VAL_SHIFT                              0
#define BCHP_T2_OI_PLLSTAT2_VAL_DEFAULT                            0

/***************************************************************************
 *HDRSTAT1 - Bytes 1 through 4 for BBFrame Header.
 ***************************************************************************/
/* T2_OI :: HDRSTAT1 :: HDR [31:00] */
#define BCHP_T2_OI_HDRSTAT1_HDR_MASK                               0xffffffff
#define BCHP_T2_OI_HDRSTAT1_HDR_SHIFT                              0
#define BCHP_T2_OI_HDRSTAT1_HDR_DEFAULT                            0

/***************************************************************************
 *HDRSTAT2 - Bytes 5 through 8 for BBFrame Header.
 ***************************************************************************/
/* T2_OI :: HDRSTAT2 :: HDR [31:00] */
#define BCHP_T2_OI_HDRSTAT2_HDR_MASK                               0xffffffff
#define BCHP_T2_OI_HDRSTAT2_HDR_SHIFT                              0
#define BCHP_T2_OI_HDRSTAT2_HDR_DEFAULT                            0

/***************************************************************************
 *HDRSTAT3 - Bytes 9 through 10 for BBFrame Header and number of inband bits.
 ***************************************************************************/
/* T2_OI :: HDRSTAT3 :: HDR [31:16] */
#define BCHP_T2_OI_HDRSTAT3_HDR_MASK                               0xffff0000
#define BCHP_T2_OI_HDRSTAT3_HDR_SHIFT                              16
#define BCHP_T2_OI_HDRSTAT3_HDR_DEFAULT                            0

/* T2_OI :: HDRSTAT3 :: INBAND [15:00] */
#define BCHP_T2_OI_HDRSTAT3_INBAND_MASK                            0x0000ffff
#define BCHP_T2_OI_HDRSTAT3_INBAND_SHIFT                           0
#define BCHP_T2_OI_HDRSTAT3_INBAND_DEFAULT                         0

/***************************************************************************
 *HDRSTAT4 - Received & Computed SYNCD
 ***************************************************************************/
/* T2_OI :: HDRSTAT4 :: RCVD_SYNCD [31:16] */
#define BCHP_T2_OI_HDRSTAT4_RCVD_SYNCD_MASK                        0xffff0000
#define BCHP_T2_OI_HDRSTAT4_RCVD_SYNCD_SHIFT                       16
#define BCHP_T2_OI_HDRSTAT4_RCVD_SYNCD_DEFAULT                     0

/* T2_OI :: HDRSTAT4 :: EXP_SYNCD [15:00] */
#define BCHP_T2_OI_HDRSTAT4_EXP_SYNCD_MASK                         0x0000ffff
#define BCHP_T2_OI_HDRSTAT4_EXP_SYNCD_SHIFT                        0
#define BCHP_T2_OI_HDRSTAT4_EXP_SYNCD_DEFAULT                      0

/***************************************************************************
 *COMBSTAT1 - ISCR of last packet sent out to transport
 ***************************************************************************/
/* T2_OI :: COMBSTAT1 :: reserved0 [31:30] */
#define BCHP_T2_OI_COMBSTAT1_reserved0_MASK                        0xc0000000
#define BCHP_T2_OI_COMBSTAT1_reserved0_SHIFT                       30

/* T2_OI :: COMBSTAT1 :: LAST_ISCR [29:00] */
#define BCHP_T2_OI_COMBSTAT1_LAST_ISCR_MASK                        0x3fffffff
#define BCHP_T2_OI_COMBSTAT1_LAST_ISCR_SHIFT                       0
#define BCHP_T2_OI_COMBSTAT1_LAST_ISCR_DEFAULT                     0

/***************************************************************************
 *COMBSTAT2 - Memory controller/combiner FSM states
 ***************************************************************************/
/* T2_OI :: COMBSTAT2 :: reserved0 [31:05] */
#define BCHP_T2_OI_COMBSTAT2_reserved0_MASK                        0xffffffe0
#define BCHP_T2_OI_COMBSTAT2_reserved0_SHIFT                       5

/* T2_OI :: COMBSTAT2 :: STATE [04:00] */
#define BCHP_T2_OI_COMBSTAT2_STATE_MASK                            0x0000001f
#define BCHP_T2_OI_COMBSTAT2_STATE_SHIFT                           0
#define BCHP_T2_OI_COMBSTAT2_STATE_DEFAULT                         0

/***************************************************************************
 *COMBSTAT3 - Deframer almost full flags for PLP0 and PLP1
 ***************************************************************************/
/* T2_OI :: COMBSTAT3 :: reserved0 [31:02] */
#define BCHP_T2_OI_COMBSTAT3_reserved0_MASK                        0xfffffffc
#define BCHP_T2_OI_COMBSTAT3_reserved0_SHIFT                       2

/* T2_OI :: COMBSTAT3 :: PLP1_FULL [01:01] */
#define BCHP_T2_OI_COMBSTAT3_PLP1_FULL_MASK                        0x00000002
#define BCHP_T2_OI_COMBSTAT3_PLP1_FULL_SHIFT                       1
#define BCHP_T2_OI_COMBSTAT3_PLP1_FULL_DEFAULT                     0

/* T2_OI :: COMBSTAT3 :: PLP0_FULL [00:00] */
#define BCHP_T2_OI_COMBSTAT3_PLP0_FULL_MASK                        0x00000001
#define BCHP_T2_OI_COMBSTAT3_PLP0_FULL_SHIFT                       0
#define BCHP_T2_OI_COMBSTAT3_PLP0_FULL_DEFAULT                     0

/***************************************************************************
 *PKTSTAT_PLP0 - Max FIFO size (based on BUFS) and number of packets in PLP0 FIFO
 ***************************************************************************/
/* T2_OI :: PKTSTAT_PLP0 :: reserved0 [31:23] */
#define BCHP_T2_OI_PKTSTAT_PLP0_reserved0_MASK                     0xff800000
#define BCHP_T2_OI_PKTSTAT_PLP0_reserved0_SHIFT                    23

/* T2_OI :: PKTSTAT_PLP0 :: NBR_PKTS [22:12] */
#define BCHP_T2_OI_PKTSTAT_PLP0_NBR_PKTS_MASK                      0x007ff000
#define BCHP_T2_OI_PKTSTAT_PLP0_NBR_PKTS_SHIFT                     12
#define BCHP_T2_OI_PKTSTAT_PLP0_NBR_PKTS_DEFAULT                   0

/* T2_OI :: PKTSTAT_PLP0 :: reserved1 [11:11] */
#define BCHP_T2_OI_PKTSTAT_PLP0_reserved1_MASK                     0x00000800
#define BCHP_T2_OI_PKTSTAT_PLP0_reserved1_SHIFT                    11

/* T2_OI :: PKTSTAT_PLP0 :: MAX_FIFO [10:00] */
#define BCHP_T2_OI_PKTSTAT_PLP0_MAX_FIFO_MASK                      0x000007ff
#define BCHP_T2_OI_PKTSTAT_PLP0_MAX_FIFO_SHIFT                     0
#define BCHP_T2_OI_PKTSTAT_PLP0_MAX_FIFO_DEFAULT                   1650

/***************************************************************************
 *ISSYSTAT_PLP0 - ISSY value and type for PLP0 packets.
 ***************************************************************************/
/* T2_OI :: ISSYSTAT_PLP0 :: reserved0 [31:30] */
#define BCHP_T2_OI_ISSYSTAT_PLP0_reserved0_MASK                    0xc0000000
#define BCHP_T2_OI_ISSYSTAT_PLP0_reserved0_SHIFT                   30

/* T2_OI :: ISSYSTAT_PLP0 :: TYPE [29:24] */
#define BCHP_T2_OI_ISSYSTAT_PLP0_TYPE_MASK                         0x3f000000
#define BCHP_T2_OI_ISSYSTAT_PLP0_TYPE_SHIFT                        24
#define BCHP_T2_OI_ISSYSTAT_PLP0_TYPE_DEFAULT                      0

/* T2_OI :: ISSYSTAT_PLP0 :: VAL [23:00] */
#define BCHP_T2_OI_ISSYSTAT_PLP0_VAL_MASK                          0x00ffffff
#define BCHP_T2_OI_ISSYSTAT_PLP0_VAL_SHIFT                         0
#define BCHP_T2_OI_ISSYSTAT_PLP0_VAL_DEFAULT                       0

/***************************************************************************
 *AVGSTAT1_PLP0 - Average ISCR for PLP0
 ***************************************************************************/
/* T2_OI :: AVGSTAT1_PLP0 :: VALID [31:31] */
#define BCHP_T2_OI_AVGSTAT1_PLP0_VALID_MASK                        0x80000000
#define BCHP_T2_OI_AVGSTAT1_PLP0_VALID_SHIFT                       31
#define BCHP_T2_OI_AVGSTAT1_PLP0_VALID_DEFAULT                     0

/* T2_OI :: AVGSTAT1_PLP0 :: reserved0 [30:30] */
#define BCHP_T2_OI_AVGSTAT1_PLP0_reserved0_MASK                    0x40000000
#define BCHP_T2_OI_AVGSTAT1_PLP0_reserved0_SHIFT                   30

/* T2_OI :: AVGSTAT1_PLP0 :: VAL [29:00] */
#define BCHP_T2_OI_AVGSTAT1_PLP0_VAL_MASK                          0x3fffffff
#define BCHP_T2_OI_AVGSTAT1_PLP0_VAL_SHIFT                         0
#define BCHP_T2_OI_AVGSTAT1_PLP0_VAL_DEFAULT                       0

/***************************************************************************
 *AVGSTAT2_PLP0 - Running ISCR count used in computing PLP0 average
 ***************************************************************************/
/* T2_OI :: AVGSTAT2_PLP0 :: ISCR_CNT [31:00] */
#define BCHP_T2_OI_AVGSTAT2_PLP0_ISCR_CNT_MASK                     0xffffffff
#define BCHP_T2_OI_AVGSTAT2_PLP0_ISCR_CNT_SHIFT                    0
#define BCHP_T2_OI_AVGSTAT2_PLP0_ISCR_CNT_DEFAULT                  0

/***************************************************************************
 *AVGSTAT3_PLP0 - Running packet count and mode of averaging used in computing PLP0 average
 ***************************************************************************/
/* T2_OI :: AVGSTAT3_PLP0 :: reserved0 [31:26] */
#define BCHP_T2_OI_AVGSTAT3_PLP0_reserved0_MASK                    0xfc000000
#define BCHP_T2_OI_AVGSTAT3_PLP0_reserved0_SHIFT                   26

/* T2_OI :: AVGSTAT3_PLP0 :: MODE [25:24] */
#define BCHP_T2_OI_AVGSTAT3_PLP0_MODE_MASK                         0x03000000
#define BCHP_T2_OI_AVGSTAT3_PLP0_MODE_SHIFT                        24
#define BCHP_T2_OI_AVGSTAT3_PLP0_MODE_DEFAULT                      0

/* T2_OI :: AVGSTAT3_PLP0 :: NBR_PKTS [23:00] */
#define BCHP_T2_OI_AVGSTAT3_PLP0_NBR_PKTS_MASK                     0x00ffffff
#define BCHP_T2_OI_AVGSTAT3_PLP0_NBR_PKTS_SHIFT                    0
#define BCHP_T2_OI_AVGSTAT3_PLP0_NBR_PKTS_DEFAULT                  0

/***************************************************************************
 *COMBSTAT4_PLP0 - Estimated ISCR of PLP0 used during packet combining
 ***************************************************************************/
/* T2_OI :: COMBSTAT4_PLP0 :: reserved0 [31:31] */
#define BCHP_T2_OI_COMBSTAT4_PLP0_reserved0_MASK                   0x80000000
#define BCHP_T2_OI_COMBSTAT4_PLP0_reserved0_SHIFT                  31

/* T2_OI :: COMBSTAT4_PLP0 :: TYPE [30:30] */
#define BCHP_T2_OI_COMBSTAT4_PLP0_TYPE_MASK                        0x40000000
#define BCHP_T2_OI_COMBSTAT4_PLP0_TYPE_SHIFT                       30
#define BCHP_T2_OI_COMBSTAT4_PLP0_TYPE_DEFAULT                     0

/* T2_OI :: COMBSTAT4_PLP0 :: EST_ISCR [29:00] */
#define BCHP_T2_OI_COMBSTAT4_PLP0_EST_ISCR_MASK                    0x3fffffff
#define BCHP_T2_OI_COMBSTAT4_PLP0_EST_ISCR_SHIFT                   0
#define BCHP_T2_OI_COMBSTAT4_PLP0_EST_ISCR_DEFAULT                 0

/***************************************************************************
 *COMBSTAT5_PLP0 - Average ISCR used in estimating ISCR of PLP0
 ***************************************************************************/
/* T2_OI :: COMBSTAT5_PLP0 :: VALID [31:31] */
#define BCHP_T2_OI_COMBSTAT5_PLP0_VALID_MASK                       0x80000000
#define BCHP_T2_OI_COMBSTAT5_PLP0_VALID_SHIFT                      31

/* T2_OI :: COMBSTAT5_PLP0 :: reserved0 [30:30] */
#define BCHP_T2_OI_COMBSTAT5_PLP0_reserved0_MASK                   0x40000000
#define BCHP_T2_OI_COMBSTAT5_PLP0_reserved0_SHIFT                  30

/* T2_OI :: COMBSTAT5_PLP0 :: AVG_ISCR [29:00] */
#define BCHP_T2_OI_COMBSTAT5_PLP0_AVG_ISCR_MASK                    0x3fffffff
#define BCHP_T2_OI_COMBSTAT5_PLP0_AVG_ISCR_SHIFT                   0
#define BCHP_T2_OI_COMBSTAT5_PLP0_AVG_ISCR_DEFAULT                 0

/***************************************************************************
 *COMBSTAT6_PLP0 - FIFO and NULL packet count for PLP0
 ***************************************************************************/
/* T2_OI :: COMBSTAT6_PLP0 :: reserved0 [31:19] */
#define BCHP_T2_OI_COMBSTAT6_PLP0_reserved0_MASK                   0xfff80000
#define BCHP_T2_OI_COMBSTAT6_PLP0_reserved0_SHIFT                  19

/* T2_OI :: COMBSTAT6_PLP0 :: FIFO_CNT [18:08] */
#define BCHP_T2_OI_COMBSTAT6_PLP0_FIFO_CNT_MASK                    0x0007ff00
#define BCHP_T2_OI_COMBSTAT6_PLP0_FIFO_CNT_SHIFT                   8
#define BCHP_T2_OI_COMBSTAT6_PLP0_FIFO_CNT_DEFAULT                 0

/* T2_OI :: COMBSTAT6_PLP0 :: NULL_CNT [07:00] */
#define BCHP_T2_OI_COMBSTAT6_PLP0_NULL_CNT_MASK                    0x000000ff
#define BCHP_T2_OI_COMBSTAT6_PLP0_NULL_CNT_SHIFT                   0
#define BCHP_T2_OI_COMBSTAT6_PLP0_NULL_CNT_DEFAULT                 0

/***************************************************************************
 *COMBSTAT7_PLP0 - MS Bits of computed absolute TTO for PLP0
 ***************************************************************************/
/* T2_OI :: COMBSTAT7_PLP0 :: reserved0 [31:06] */
#define BCHP_T2_OI_COMBSTAT7_PLP0_reserved0_MASK                   0xffffffc0
#define BCHP_T2_OI_COMBSTAT7_PLP0_reserved0_SHIFT                  6

/* T2_OI :: COMBSTAT7_PLP0 :: TTO_MS [05:00] */
#define BCHP_T2_OI_COMBSTAT7_PLP0_TTO_MS_MASK                      0x0000003f
#define BCHP_T2_OI_COMBSTAT7_PLP0_TTO_MS_SHIFT                     0
#define BCHP_T2_OI_COMBSTAT7_PLP0_TTO_MS_DEFAULT                   0

/***************************************************************************
 *COMBSTAT8_PLP0 - LS Bits of computed absolute TTO for PLP1
 ***************************************************************************/
/* T2_OI :: COMBSTAT8_PLP0 :: TTO_LS [31:00] */
#define BCHP_T2_OI_COMBSTAT8_PLP0_TTO_LS_MASK                      0xffffffff
#define BCHP_T2_OI_COMBSTAT8_PLP0_TTO_LS_SHIFT                     0
#define BCHP_T2_OI_COMBSTAT8_PLP0_TTO_LS_DEFAULT                   0

/***************************************************************************
 *PKTSTAT_PLP1 - Max FIFO size (based on BUFS) and number of packets in PLP0 FIFO
 ***************************************************************************/
/* T2_OI :: PKTSTAT_PLP1 :: reserved0 [31:23] */
#define BCHP_T2_OI_PKTSTAT_PLP1_reserved0_MASK                     0xff800000
#define BCHP_T2_OI_PKTSTAT_PLP1_reserved0_SHIFT                    23

/* T2_OI :: PKTSTAT_PLP1 :: NBR_PKTS [22:12] */
#define BCHP_T2_OI_PKTSTAT_PLP1_NBR_PKTS_MASK                      0x007ff000
#define BCHP_T2_OI_PKTSTAT_PLP1_NBR_PKTS_SHIFT                     12
#define BCHP_T2_OI_PKTSTAT_PLP1_NBR_PKTS_DEFAULT                   0

/* T2_OI :: PKTSTAT_PLP1 :: reserved1 [11:11] */
#define BCHP_T2_OI_PKTSTAT_PLP1_reserved1_MASK                     0x00000800
#define BCHP_T2_OI_PKTSTAT_PLP1_reserved1_SHIFT                    11

/* T2_OI :: PKTSTAT_PLP1 :: MAX_FIFO [10:00] */
#define BCHP_T2_OI_PKTSTAT_PLP1_MAX_FIFO_MASK                      0x000007ff
#define BCHP_T2_OI_PKTSTAT_PLP1_MAX_FIFO_SHIFT                     0
#define BCHP_T2_OI_PKTSTAT_PLP1_MAX_FIFO_DEFAULT                   1650

/***************************************************************************
 *ISSYSTAT_PLP1 - ISSY value and type for PLP0 packets.
 ***************************************************************************/
/* T2_OI :: ISSYSTAT_PLP1 :: reserved0 [31:30] */
#define BCHP_T2_OI_ISSYSTAT_PLP1_reserved0_MASK                    0xc0000000
#define BCHP_T2_OI_ISSYSTAT_PLP1_reserved0_SHIFT                   30

/* T2_OI :: ISSYSTAT_PLP1 :: TYPE [29:24] */
#define BCHP_T2_OI_ISSYSTAT_PLP1_TYPE_MASK                         0x3f000000
#define BCHP_T2_OI_ISSYSTAT_PLP1_TYPE_SHIFT                        24
#define BCHP_T2_OI_ISSYSTAT_PLP1_TYPE_DEFAULT                      0

/* T2_OI :: ISSYSTAT_PLP1 :: VAL [23:00] */
#define BCHP_T2_OI_ISSYSTAT_PLP1_VAL_MASK                          0x00ffffff
#define BCHP_T2_OI_ISSYSTAT_PLP1_VAL_SHIFT                         0
#define BCHP_T2_OI_ISSYSTAT_PLP1_VAL_DEFAULT                       0

/***************************************************************************
 *AVGSTAT1_PLP1 - Average ISCR for PLP1
 ***************************************************************************/
/* T2_OI :: AVGSTAT1_PLP1 :: VALID [31:31] */
#define BCHP_T2_OI_AVGSTAT1_PLP1_VALID_MASK                        0x80000000
#define BCHP_T2_OI_AVGSTAT1_PLP1_VALID_SHIFT                       31
#define BCHP_T2_OI_AVGSTAT1_PLP1_VALID_DEFAULT                     0

/* T2_OI :: AVGSTAT1_PLP1 :: reserved0 [30:30] */
#define BCHP_T2_OI_AVGSTAT1_PLP1_reserved0_MASK                    0x40000000
#define BCHP_T2_OI_AVGSTAT1_PLP1_reserved0_SHIFT                   30

/* T2_OI :: AVGSTAT1_PLP1 :: VAL [29:00] */
#define BCHP_T2_OI_AVGSTAT1_PLP1_VAL_MASK                          0x3fffffff
#define BCHP_T2_OI_AVGSTAT1_PLP1_VAL_SHIFT                         0
#define BCHP_T2_OI_AVGSTAT1_PLP1_VAL_DEFAULT                       0

/***************************************************************************
 *AVGSTAT2_PLP1 - Running ISCR count used in computing PLP1 average
 ***************************************************************************/
/* T2_OI :: AVGSTAT2_PLP1 :: ISCR_CNT [31:00] */
#define BCHP_T2_OI_AVGSTAT2_PLP1_ISCR_CNT_MASK                     0xffffffff
#define BCHP_T2_OI_AVGSTAT2_PLP1_ISCR_CNT_SHIFT                    0
#define BCHP_T2_OI_AVGSTAT2_PLP1_ISCR_CNT_DEFAULT                  0

/***************************************************************************
 *AVGSTAT3_PLP1 - Running packet count and mode of averaging used in computing PLP1 average
 ***************************************************************************/
/* T2_OI :: AVGSTAT3_PLP1 :: reserved0 [31:26] */
#define BCHP_T2_OI_AVGSTAT3_PLP1_reserved0_MASK                    0xfc000000
#define BCHP_T2_OI_AVGSTAT3_PLP1_reserved0_SHIFT                   26

/* T2_OI :: AVGSTAT3_PLP1 :: MODE [25:24] */
#define BCHP_T2_OI_AVGSTAT3_PLP1_MODE_MASK                         0x03000000
#define BCHP_T2_OI_AVGSTAT3_PLP1_MODE_SHIFT                        24
#define BCHP_T2_OI_AVGSTAT3_PLP1_MODE_DEFAULT                      0

/* T2_OI :: AVGSTAT3_PLP1 :: NBR_PKTS [23:00] */
#define BCHP_T2_OI_AVGSTAT3_PLP1_NBR_PKTS_MASK                     0x00ffffff
#define BCHP_T2_OI_AVGSTAT3_PLP1_NBR_PKTS_SHIFT                    0
#define BCHP_T2_OI_AVGSTAT3_PLP1_NBR_PKTS_DEFAULT                  0

/***************************************************************************
 *COMBSTAT4_PLP1 - Estimated ISCR of PLP1 used during packet combining
 ***************************************************************************/
/* T2_OI :: COMBSTAT4_PLP1 :: reserved0 [31:31] */
#define BCHP_T2_OI_COMBSTAT4_PLP1_reserved0_MASK                   0x80000000
#define BCHP_T2_OI_COMBSTAT4_PLP1_reserved0_SHIFT                  31

/* T2_OI :: COMBSTAT4_PLP1 :: TYPE [30:30] */
#define BCHP_T2_OI_COMBSTAT4_PLP1_TYPE_MASK                        0x40000000
#define BCHP_T2_OI_COMBSTAT4_PLP1_TYPE_SHIFT                       30
#define BCHP_T2_OI_COMBSTAT4_PLP1_TYPE_DEFAULT                     0

/* T2_OI :: COMBSTAT4_PLP1 :: EST_ISCR [29:00] */
#define BCHP_T2_OI_COMBSTAT4_PLP1_EST_ISCR_MASK                    0x3fffffff
#define BCHP_T2_OI_COMBSTAT4_PLP1_EST_ISCR_SHIFT                   0
#define BCHP_T2_OI_COMBSTAT4_PLP1_EST_ISCR_DEFAULT                 0

/***************************************************************************
 *COMBSTAT5_PLP1 - Average ISCR used in estimating ISCR of PLP1
 ***************************************************************************/
/* T2_OI :: COMBSTAT5_PLP1 :: VALID [31:31] */
#define BCHP_T2_OI_COMBSTAT5_PLP1_VALID_MASK                       0x80000000
#define BCHP_T2_OI_COMBSTAT5_PLP1_VALID_SHIFT                      31

/* T2_OI :: COMBSTAT5_PLP1 :: reserved0 [30:30] */
#define BCHP_T2_OI_COMBSTAT5_PLP1_reserved0_MASK                   0x40000000
#define BCHP_T2_OI_COMBSTAT5_PLP1_reserved0_SHIFT                  30

/* T2_OI :: COMBSTAT5_PLP1 :: AVG_ISCR [29:00] */
#define BCHP_T2_OI_COMBSTAT5_PLP1_AVG_ISCR_MASK                    0x3fffffff
#define BCHP_T2_OI_COMBSTAT5_PLP1_AVG_ISCR_SHIFT                   0
#define BCHP_T2_OI_COMBSTAT5_PLP1_AVG_ISCR_DEFAULT                 0

/***************************************************************************
 *COMBSTAT6_PLP1 - FIFO and NULL packet count for PLP1
 ***************************************************************************/
/* T2_OI :: COMBSTAT6_PLP1 :: reserved0 [31:19] */
#define BCHP_T2_OI_COMBSTAT6_PLP1_reserved0_MASK                   0xfff80000
#define BCHP_T2_OI_COMBSTAT6_PLP1_reserved0_SHIFT                  19

/* T2_OI :: COMBSTAT6_PLP1 :: FIFO_CNT [18:08] */
#define BCHP_T2_OI_COMBSTAT6_PLP1_FIFO_CNT_MASK                    0x0007ff00
#define BCHP_T2_OI_COMBSTAT6_PLP1_FIFO_CNT_SHIFT                   8
#define BCHP_T2_OI_COMBSTAT6_PLP1_FIFO_CNT_DEFAULT                 0

/* T2_OI :: COMBSTAT6_PLP1 :: NULL_CNT [07:00] */
#define BCHP_T2_OI_COMBSTAT6_PLP1_NULL_CNT_MASK                    0x000000ff
#define BCHP_T2_OI_COMBSTAT6_PLP1_NULL_CNT_SHIFT                   0
#define BCHP_T2_OI_COMBSTAT6_PLP1_NULL_CNT_DEFAULT                 0

/***************************************************************************
 *COMBSTAT7_PLP1 - MS Bits of computed absolute TTO for PLP1
 ***************************************************************************/
/* T2_OI :: COMBSTAT7_PLP1 :: reserved0 [31:06] */
#define BCHP_T2_OI_COMBSTAT7_PLP1_reserved0_MASK                   0xffffffc0
#define BCHP_T2_OI_COMBSTAT7_PLP1_reserved0_SHIFT                  6

/* T2_OI :: COMBSTAT7_PLP1 :: TTO_MS [05:00] */
#define BCHP_T2_OI_COMBSTAT7_PLP1_TTO_MS_MASK                      0x0000003f
#define BCHP_T2_OI_COMBSTAT7_PLP1_TTO_MS_SHIFT                     0
#define BCHP_T2_OI_COMBSTAT7_PLP1_TTO_MS_DEFAULT                   0

/***************************************************************************
 *COMBSTAT8_PLP1 - LS Bits of computed absolute TTO for PLP0
 ***************************************************************************/
/* T2_OI :: COMBSTAT8_PLP1 :: TTO_LS [31:00] */
#define BCHP_T2_OI_COMBSTAT8_PLP1_TTO_LS_MASK                      0xffffffff
#define BCHP_T2_OI_COMBSTAT8_PLP1_TTO_LS_SHIFT                     0
#define BCHP_T2_OI_COMBSTAT8_PLP1_TTO_LS_DEFAULT                   0

/***************************************************************************
 *CPU_IRQ - CPU IRQ Control Register
 ***************************************************************************/
/* T2_OI :: CPU_IRQ :: MODE [31:31] */
#define BCHP_T2_OI_CPU_IRQ_MODE_MASK                               0x80000000
#define BCHP_T2_OI_CPU_IRQ_MODE_SHIFT                              31
#define BCHP_T2_OI_CPU_IRQ_MODE_DEFAULT                            0

/* T2_OI :: CPU_IRQ :: PLP1_CNT [30:20] */
#define BCHP_T2_OI_CPU_IRQ_PLP1_CNT_MASK                           0x7ff00000
#define BCHP_T2_OI_CPU_IRQ_PLP1_CNT_SHIFT                          20
#define BCHP_T2_OI_CPU_IRQ_PLP1_CNT_DEFAULT                        1

/* T2_OI :: CPU_IRQ :: reserved0 [19:19] */
#define BCHP_T2_OI_CPU_IRQ_reserved0_MASK                          0x00080000
#define BCHP_T2_OI_CPU_IRQ_reserved0_SHIFT                         19

/* T2_OI :: CPU_IRQ :: PLP0_CNT [18:08] */
#define BCHP_T2_OI_CPU_IRQ_PLP0_CNT_MASK                           0x0007ff00
#define BCHP_T2_OI_CPU_IRQ_PLP0_CNT_SHIFT                          8
#define BCHP_T2_OI_CPU_IRQ_PLP0_CNT_DEFAULT                        1

/* T2_OI :: CPU_IRQ :: BBFRAME_CNT [07:00] */
#define BCHP_T2_OI_CPU_IRQ_BBFRAME_CNT_MASK                        0x000000ff
#define BCHP_T2_OI_CPU_IRQ_BBFRAME_CNT_SHIFT                       0
#define BCHP_T2_OI_CPU_IRQ_BBFRAME_CNT_DEFAULT                     1

/***************************************************************************
 *CPU_IRQSTAT - CPU IRQ Status Register
 ***************************************************************************/
/* T2_OI :: CPU_IRQSTAT :: PKT_RDY [31:31] */
#define BCHP_T2_OI_CPU_IRQSTAT_PKT_RDY_MASK                        0x80000000
#define BCHP_T2_OI_CPU_IRQSTAT_PKT_RDY_SHIFT                       31
#define BCHP_T2_OI_CPU_IRQSTAT_PKT_RDY_DEFAULT                     1

/* T2_OI :: CPU_IRQSTAT :: QUE_FULL [30:30] */
#define BCHP_T2_OI_CPU_IRQSTAT_QUE_FULL_MASK                       0x40000000
#define BCHP_T2_OI_CPU_IRQSTAT_QUE_FULL_SHIFT                      30
#define BCHP_T2_OI_CPU_IRQSTAT_QUE_FULL_DEFAULT                    0

/* T2_OI :: CPU_IRQSTAT :: QUE_EMPTY [29:29] */
#define BCHP_T2_OI_CPU_IRQSTAT_QUE_EMPTY_MASK                      0x20000000
#define BCHP_T2_OI_CPU_IRQSTAT_QUE_EMPTY_SHIFT                     29
#define BCHP_T2_OI_CPU_IRQSTAT_QUE_EMPTY_DEFAULT                   0

/* T2_OI :: CPU_IRQSTAT :: reserved0 [28:27] */
#define BCHP_T2_OI_CPU_IRQSTAT_reserved0_MASK                      0x18000000
#define BCHP_T2_OI_CPU_IRQSTAT_reserved0_SHIFT                     27

/* T2_OI :: CPU_IRQSTAT :: PLP1_CNT [26:16] */
#define BCHP_T2_OI_CPU_IRQSTAT_PLP1_CNT_MASK                       0x07ff0000
#define BCHP_T2_OI_CPU_IRQSTAT_PLP1_CNT_SHIFT                      16
#define BCHP_T2_OI_CPU_IRQSTAT_PLP1_CNT_DEFAULT                    0

/* T2_OI :: CPU_IRQSTAT :: reserved1 [15:11] */
#define BCHP_T2_OI_CPU_IRQSTAT_reserved1_MASK                      0x0000f800
#define BCHP_T2_OI_CPU_IRQSTAT_reserved1_SHIFT                     11

/* T2_OI :: CPU_IRQSTAT :: PLP0_CNT [10:00] */
#define BCHP_T2_OI_CPU_IRQSTAT_PLP0_CNT_MASK                       0x000007ff
#define BCHP_T2_OI_CPU_IRQSTAT_PLP0_CNT_SHIFT                      0
#define BCHP_T2_OI_CPU_IRQSTAT_PLP0_CNT_DEFAULT                    0

/***************************************************************************
 *CPU_STAT0 - OI Packet Status Register (Packet Status & ISSY)
 ***************************************************************************/
/* T2_OI :: CPU_STAT0 :: STATUS [31:24] */
#define BCHP_T2_OI_CPU_STAT0_STATUS_MASK                           0xff000000
#define BCHP_T2_OI_CPU_STAT0_STATUS_SHIFT                          24
#define BCHP_T2_OI_CPU_STAT0_STATUS_DEFAULT                        0

/* T2_OI :: CPU_STAT0 :: ISSY [23:00] */
#define BCHP_T2_OI_CPU_STAT0_ISSY_MASK                             0x00ffffff
#define BCHP_T2_OI_CPU_STAT0_ISSY_SHIFT                            0
#define BCHP_T2_OI_CPU_STAT0_ISSY_DEFAULT                          0

/***************************************************************************
 *CPU_STAT1 - OI Packet Status Register (Packet Length & DNP)
 ***************************************************************************/
/* T2_OI :: CPU_STAT1 :: LENGTH [31:16] */
#define BCHP_T2_OI_CPU_STAT1_LENGTH_MASK                           0xffff0000
#define BCHP_T2_OI_CPU_STAT1_LENGTH_SHIFT                          16
#define BCHP_T2_OI_CPU_STAT1_LENGTH_DEFAULT                        0

/* T2_OI :: CPU_STAT1 :: SYNC [15:08] */
#define BCHP_T2_OI_CPU_STAT1_SYNC_MASK                             0x0000ff00
#define BCHP_T2_OI_CPU_STAT1_SYNC_SHIFT                            8
#define BCHP_T2_OI_CPU_STAT1_SYNC_DEFAULT                          0

/* T2_OI :: CPU_STAT1 :: DNP [07:00] */
#define BCHP_T2_OI_CPU_STAT1_DNP_MASK                              0x000000ff
#define BCHP_T2_OI_CPU_STAT1_DNP_SHIFT                             0
#define BCHP_T2_OI_CPU_STAT1_DNP_DEFAULT                           0

/***************************************************************************
 *CPU_STAT2 - OI Packet Status Register (Superframe & Frame Index)
 ***************************************************************************/
/* T2_OI :: CPU_STAT2 :: reserved0 [31:11] */
#define BCHP_T2_OI_CPU_STAT2_reserved0_MASK                        0xfffff800
#define BCHP_T2_OI_CPU_STAT2_reserved0_SHIFT                       11

/* T2_OI :: CPU_STAT2 :: SFRAME_NDX [10:08] */
#define BCHP_T2_OI_CPU_STAT2_SFRAME_NDX_MASK                       0x00000700
#define BCHP_T2_OI_CPU_STAT2_SFRAME_NDX_SHIFT                      8
#define BCHP_T2_OI_CPU_STAT2_SFRAME_NDX_DEFAULT                    0

/* T2_OI :: CPU_STAT2 :: FRAME_NDX [07:00] */
#define BCHP_T2_OI_CPU_STAT2_FRAME_NDX_MASK                        0x000000ff
#define BCHP_T2_OI_CPU_STAT2_FRAME_NDX_SHIFT                       0
#define BCHP_T2_OI_CPU_STAT2_FRAME_NDX_DEFAULT                     0

/***************************************************************************
 *CPU_STAT3 - OI Packet Status Register (32 bit Header Byte)
 ***************************************************************************/
/* T2_OI :: CPU_STAT3 :: HEADER [31:00] */
#define BCHP_T2_OI_CPU_STAT3_HEADER_MASK                           0xffffffff
#define BCHP_T2_OI_CPU_STAT3_HEADER_SHIFT                          0
#define BCHP_T2_OI_CPU_STAT3_HEADER_DEFAULT                        0

/***************************************************************************
 *CPU_GETPKT - Command Register To Get Packet Headers From The OI
 ***************************************************************************/
/* T2_OI :: CPU_GETPKT :: reserved0 [31:31] */
#define BCHP_T2_OI_CPU_GETPKT_reserved0_MASK                       0x80000000
#define BCHP_T2_OI_CPU_GETPKT_reserved0_SHIFT                      31

/* T2_OI :: CPU_GETPKT :: IRQ_EN [30:30] */
#define BCHP_T2_OI_CPU_GETPKT_IRQ_EN_MASK                          0x40000000
#define BCHP_T2_OI_CPU_GETPKT_IRQ_EN_SHIFT                         30
#define BCHP_T2_OI_CPU_GETPKT_IRQ_EN_DEFAULT                       0

/* T2_OI :: CPU_GETPKT :: reserved1 [29:24] */
#define BCHP_T2_OI_CPU_GETPKT_reserved1_MASK                       0x3f000000
#define BCHP_T2_OI_CPU_GETPKT_reserved1_SHIFT                      24

/* T2_OI :: CPU_GETPKT :: BYTE_NBR [23:16] */
#define BCHP_T2_OI_CPU_GETPKT_BYTE_NBR_MASK                        0x00ff0000
#define BCHP_T2_OI_CPU_GETPKT_BYTE_NBR_SHIFT                       16
#define BCHP_T2_OI_CPU_GETPKT_BYTE_NBR_DEFAULT                     0

/* T2_OI :: CPU_GETPKT :: reserved2 [15:15] */
#define BCHP_T2_OI_CPU_GETPKT_reserved2_MASK                       0x00008000
#define BCHP_T2_OI_CPU_GETPKT_reserved2_SHIFT                      15

/* T2_OI :: CPU_GETPKT :: OFFSET [14:04] */
#define BCHP_T2_OI_CPU_GETPKT_OFFSET_MASK                          0x00007ff0
#define BCHP_T2_OI_CPU_GETPKT_OFFSET_SHIFT                         4
#define BCHP_T2_OI_CPU_GETPKT_OFFSET_DEFAULT                       0

/* T2_OI :: CPU_GETPKT :: reserved3 [03:02] */
#define BCHP_T2_OI_CPU_GETPKT_reserved3_MASK                       0x0000000c
#define BCHP_T2_OI_CPU_GETPKT_reserved3_SHIFT                      2

/* T2_OI :: CPU_GETPKT :: TYPE [01:00] */
#define BCHP_T2_OI_CPU_GETPKT_TYPE_MASK                            0x00000003
#define BCHP_T2_OI_CPU_GETPKT_TYPE_SHIFT                           0
#define BCHP_T2_OI_CPU_GETPKT_TYPE_DEFAULT                         0

/***************************************************************************
 *CPU_SENDPKT - Command Register To Send Packets To The Transport
 ***************************************************************************/
/* T2_OI :: CPU_SENDPKT :: EIRQ_EN [31:31] */
#define BCHP_T2_OI_CPU_SENDPKT_EIRQ_EN_MASK                        0x80000000
#define BCHP_T2_OI_CPU_SENDPKT_EIRQ_EN_SHIFT                       31
#define BCHP_T2_OI_CPU_SENDPKT_EIRQ_EN_DEFAULT                     0

/* T2_OI :: CPU_SENDPKT :: reserved0 [30:28] */
#define BCHP_T2_OI_CPU_SENDPKT_reserved0_MASK                      0x70000000
#define BCHP_T2_OI_CPU_SENDPKT_reserved0_SHIFT                     28

/* T2_OI :: CPU_SENDPKT :: FIRQ_EN [27:27] */
#define BCHP_T2_OI_CPU_SENDPKT_FIRQ_EN_MASK                        0x08000000
#define BCHP_T2_OI_CPU_SENDPKT_FIRQ_EN_SHIFT                       27
#define BCHP_T2_OI_CPU_SENDPKT_FIRQ_EN_DEFAULT                     0

/* T2_OI :: CPU_SENDPKT :: reserved1 [26:16] */
#define BCHP_T2_OI_CPU_SENDPKT_reserved1_MASK                      0x07ff0000
#define BCHP_T2_OI_CPU_SENDPKT_reserved1_SHIFT                     16

/* T2_OI :: CPU_SENDPKT :: CNT [15:08] */
#define BCHP_T2_OI_CPU_SENDPKT_CNT_MASK                            0x0000ff00
#define BCHP_T2_OI_CPU_SENDPKT_CNT_SHIFT                           8
#define BCHP_T2_OI_CPU_SENDPKT_CNT_DEFAULT                         1

/* T2_OI :: CPU_SENDPKT :: reserved2 [07:05] */
#define BCHP_T2_OI_CPU_SENDPKT_reserved2_MASK                      0x000000e0
#define BCHP_T2_OI_CPU_SENDPKT_reserved2_SHIFT                     5

/* T2_OI :: CPU_SENDPKT :: EN [04:04] */
#define BCHP_T2_OI_CPU_SENDPKT_EN_MASK                             0x00000010
#define BCHP_T2_OI_CPU_SENDPKT_EN_SHIFT                            4
#define BCHP_T2_OI_CPU_SENDPKT_EN_DEFAULT                          1

/* T2_OI :: CPU_SENDPKT :: reserved3 [03:02] */
#define BCHP_T2_OI_CPU_SENDPKT_reserved3_MASK                      0x0000000c
#define BCHP_T2_OI_CPU_SENDPKT_reserved3_SHIFT                     2

/* T2_OI :: CPU_SENDPKT :: TYPE [01:00] */
#define BCHP_T2_OI_CPU_SENDPKT_TYPE_MASK                           0x00000003
#define BCHP_T2_OI_CPU_SENDPKT_TYPE_SHIFT                          0
#define BCHP_T2_OI_CPU_SENDPKT_TYPE_DEFAULT                        0

/***************************************************************************
 *CPU_PKTQUE - CPU-OI Packet Queue Thresholds
 ***************************************************************************/
/* T2_OI :: CPU_PKTQUE :: reserved0 [31:23] */
#define BCHP_T2_OI_CPU_PKTQUE_reserved0_MASK                       0xff800000
#define BCHP_T2_OI_CPU_PKTQUE_reserved0_SHIFT                      23

/* T2_OI :: CPU_PKTQUE :: ALMOST_FULL [22:16] */
#define BCHP_T2_OI_CPU_PKTQUE_ALMOST_FULL_MASK                     0x007f0000
#define BCHP_T2_OI_CPU_PKTQUE_ALMOST_FULL_SHIFT                    16
#define BCHP_T2_OI_CPU_PKTQUE_ALMOST_FULL_DEFAULT                  16

/* T2_OI :: CPU_PKTQUE :: reserved1 [15:07] */
#define BCHP_T2_OI_CPU_PKTQUE_reserved1_MASK                       0x0000ff80
#define BCHP_T2_OI_CPU_PKTQUE_reserved1_SHIFT                      7

/* T2_OI :: CPU_PKTQUE :: ALMOST_EMPTY [06:00] */
#define BCHP_T2_OI_CPU_PKTQUE_ALMOST_EMPTY_MASK                    0x0000007f
#define BCHP_T2_OI_CPU_PKTQUE_ALMOST_EMPTY_SHIFT                   0
#define BCHP_T2_OI_CPU_PKTQUE_ALMOST_EMPTY_DEFAULT                 4

/***************************************************************************
 *ECO_SPARE0 - ECO Spare 0 Register
 ***************************************************************************/
/* T2_OI :: ECO_SPARE0 :: SPARE [31:00] */
#define BCHP_T2_OI_ECO_SPARE0_SPARE_MASK                           0xffffffff
#define BCHP_T2_OI_ECO_SPARE0_SPARE_SHIFT                          0
#define BCHP_T2_OI_ECO_SPARE0_SPARE_DEFAULT                        0

/***************************************************************************
 *ECO_SPARE1 - ECO Spare 1 Register
 ***************************************************************************/
/* T2_OI :: ECO_SPARE1 :: SPARE [31:00] */
#define BCHP_T2_OI_ECO_SPARE1_SPARE_MASK                           0xffffffff
#define BCHP_T2_OI_ECO_SPARE1_SPARE_SHIFT                          0
#define BCHP_T2_OI_ECO_SPARE1_SPARE_DEFAULT                        0

#endif /* #ifndef BCHP_T2_OI_H__ */

/* End of File */
