$date
	Mon Nov 06 23:11:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module up_down_bcd_counter_testbench $end
$var wire 4 ! count_out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data_in [3:0] $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 1 & up_down $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 ' data_in [3:0] $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var wire 1 & up_down $end
$var reg 4 ( count_out [3:0] $end
$var reg 4 ) next_count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 )
b0 (
b0 '
1&
1%
0$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
b1001 #
b1001 '
1$
#15
b0 )
b1001 !
b1001 (
1"
0%
#20
0"
0$
#25
b1 )
b0 !
b0 (
1"
#30
0"
#35
b10 )
b1 !
b1 (
1"
#40
b0 )
0"
0&
#45
b1001 )
b0 !
b0 (
1"
#50
0"
#55
b1000 )
b1001 !
b1001 (
1"
#60
0"
#65
b111 )
b1000 !
b1000 (
1"
#70
0"
#75
b110 )
b111 !
b111 (
1"
#80
0"
#85
b101 )
b110 !
b110 (
1"
#90
0"
#95
b100 )
b101 !
b101 (
1"
#100
0"
#105
b11 )
b100 !
b100 (
1"
#110
0"
#115
b10 )
b11 !
b11 (
1"
#120
0"
#125
b1 )
b10 !
b10 (
1"
#130
0"
#135
b0 )
b1 !
b1 (
1"
#140
0"
#145
b1001 )
b0 !
b0 (
1"
#150
0"
#155
b1000 )
b1001 !
b1001 (
1"
#160
0"
#165
b111 )
b1000 !
b1000 (
1"
#170
0"
#175
b110 )
b111 !
b111 (
1"
#180
0"
#185
b101 )
b110 !
b110 (
1"
#190
0"
#195
b100 )
b101 !
b101 (
1"
#200
0"
#205
b11 )
b100 !
b100 (
1"
#210
0"
#215
b10 )
b11 !
b11 (
1"
