module top_module( 
    input [2:0] in,
    output [1:0] out 
);

    // Sum the individual bits since each bit is either 0 or 1.
    assign out = in[0] + in[1] + in[2];

endmodule