[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ContAssignConst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 273
LIB: work
FILE: ${SURELOG_DIR}/tests/ContAssignConst/dut.sv
n<> u<272> t<Top_level_rule> c<1> l<10:1> el<29:32>
  n<> u<1> t<Null_rule> p<272> s<271> l<10:1> el<10:1>
  n<> u<271> t<Source_text> p<272> c<270> l<10:1> el<29:32>
    n<> u<270> t<Description> p<271> c<269> l<10:1> el<29:32>
      n<> u<269> t<Module_declaration> p<270> c<108> l<10:1> el<29:32>
        n<> u<108> t<Module_ansi_header> p<269> c<2> s<129> l<10:1> el<17:3>
          n<module> u<2> t<Module_keyword> p<108> s<3> l<10:1> el<10:7>
          n<static_size_casting> u<3> t<STRING_CONST> p<108> s<4> l<10:8> el<10:27>
          n<> u<4> t<Package_import_declaration_list> p<108> s<107> l<10:28> el<10:28>
          n<> u<107> t<Port_declaration_list> p<108> c<21> l<10:28> el<17:2>
            n<> u<21> t<Ansi_port_declaration> p<107> c<19> s<38> l<11:6> el<11:29>
              n<> u<19> t<Net_port_header> p<21> c<5> s<20> l<11:6> el<11:24>
                n<> u<5> t<PortDir_Out> p<19> s<18> l<11:6> el<11:12>
                n<> u<18> t<Net_port_type> p<19> c<6> l<11:13> el<11:24>
                  n<> u<6> t<NetType_Wire> p<18> s<17> l<11:13> el<11:17>
                  n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<11:18> el<11:24>
                    n<> u<16> t<Packed_dimension> p<17> c<15> l<11:18> el<11:24>
                      n<> u<15> t<Constant_range> p<16> c<10> l<11:20> el<11:23>
                        n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<11:20> el<11:21>
                          n<> u<9> t<Constant_primary> p<10> c<8> l<11:20> el<11:21>
                            n<> u<8> t<Primary_literal> p<9> c<7> l<11:20> el<11:21>
                              n<7> u<7> t<INT_CONST> p<8> l<11:20> el<11:21>
                        n<> u<14> t<Constant_expression> p<15> c<13> l<11:22> el<11:23>
                          n<> u<13> t<Constant_primary> p<14> c<12> l<11:22> el<11:23>
                            n<> u<12> t<Primary_literal> p<13> c<11> l<11:22> el<11:23>
                              n<0> u<11> t<INT_CONST> p<12> l<11:22> el<11:23>
              n<out1> u<20> t<STRING_CONST> p<21> l<11:25> el<11:29>
            n<> u<38> t<Ansi_port_declaration> p<107> c<36> s<55> l<12:6> el<12:29>
              n<> u<36> t<Net_port_header> p<38> c<22> s<37> l<12:6> el<12:24>
                n<> u<22> t<PortDir_Out> p<36> s<35> l<12:6> el<12:12>
                n<> u<35> t<Net_port_type> p<36> c<23> l<12:13> el<12:24>
                  n<> u<23> t<NetType_Wire> p<35> s<34> l<12:13> el<12:17>
                  n<> u<34> t<Data_type_or_implicit> p<35> c<33> l<12:18> el<12:24>
                    n<> u<33> t<Packed_dimension> p<34> c<32> l<12:18> el<12:24>
                      n<> u<32> t<Constant_range> p<33> c<27> l<12:20> el<12:23>
                        n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<12:20> el<12:21>
                          n<> u<26> t<Constant_primary> p<27> c<25> l<12:20> el<12:21>
                            n<> u<25> t<Primary_literal> p<26> c<24> l<12:20> el<12:21>
                              n<7> u<24> t<INT_CONST> p<25> l<12:20> el<12:21>
                        n<> u<31> t<Constant_expression> p<32> c<30> l<12:22> el<12:23>
                          n<> u<30> t<Constant_primary> p<31> c<29> l<12:22> el<12:23>
                            n<> u<29> t<Primary_literal> p<30> c<28> l<12:22> el<12:23>
                              n<0> u<28> t<INT_CONST> p<29> l<12:22> el<12:23>
              n<out2> u<37> t<STRING_CONST> p<38> l<12:25> el<12:29>
            n<> u<55> t<Ansi_port_declaration> p<107> c<53> s<72> l<13:6> el<13:29>
              n<> u<53> t<Net_port_header> p<55> c<39> s<54> l<13:6> el<13:24>
                n<> u<39> t<PortDir_Out> p<53> s<52> l<13:6> el<13:12>
                n<> u<52> t<Net_port_type> p<53> c<40> l<13:13> el<13:24>
                  n<> u<40> t<NetType_Wire> p<52> s<51> l<13:13> el<13:17>
                  n<> u<51> t<Data_type_or_implicit> p<52> c<50> l<13:18> el<13:24>
                    n<> u<50> t<Packed_dimension> p<51> c<49> l<13:18> el<13:24>
                      n<> u<49> t<Constant_range> p<50> c<44> l<13:19> el<13:23>
                        n<> u<44> t<Constant_expression> p<49> c<43> s<48> l<13:19> el<13:21>
                          n<> u<43> t<Constant_primary> p<44> c<42> l<13:19> el<13:21>
                            n<> u<42> t<Primary_literal> p<43> c<41> l<13:19> el<13:21>
                              n<15> u<41> t<INT_CONST> p<42> l<13:19> el<13:21>
                        n<> u<48> t<Constant_expression> p<49> c<47> l<13:22> el<13:23>
                          n<> u<47> t<Constant_primary> p<48> c<46> l<13:22> el<13:23>
                            n<> u<46> t<Primary_literal> p<47> c<45> l<13:22> el<13:23>
                              n<0> u<45> t<INT_CONST> p<46> l<13:22> el<13:23>
              n<out3> u<54> t<STRING_CONST> p<55> l<13:25> el<13:29>
            n<> u<72> t<Ansi_port_declaration> p<107> c<70> s<89> l<14:5> el<14:28>
              n<> u<70> t<Net_port_header> p<72> c<56> s<71> l<14:5> el<14:23>
                n<> u<56> t<PortDir_Out> p<70> s<69> l<14:5> el<14:11>
                n<> u<69> t<Net_port_type> p<70> c<57> l<14:12> el<14:23>
                  n<> u<57> t<NetType_Wire> p<69> s<68> l<14:12> el<14:16>
                  n<> u<68> t<Data_type_or_implicit> p<69> c<67> l<14:17> el<14:23>
                    n<> u<67> t<Packed_dimension> p<68> c<66> l<14:17> el<14:23>
                      n<> u<66> t<Constant_range> p<67> c<61> l<14:18> el<14:22>
                        n<> u<61> t<Constant_expression> p<66> c<60> s<65> l<14:18> el<14:20>
                          n<> u<60> t<Constant_primary> p<61> c<59> l<14:18> el<14:20>
                            n<> u<59> t<Primary_literal> p<60> c<58> l<14:18> el<14:20>
                              n<15> u<58> t<INT_CONST> p<59> l<14:18> el<14:20>
                        n<> u<65> t<Constant_expression> p<66> c<64> l<14:21> el<14:22>
                          n<> u<64> t<Constant_primary> p<65> c<63> l<14:21> el<14:22>
                            n<> u<63> t<Primary_literal> p<64> c<62> l<14:21> el<14:22>
                              n<0> u<62> t<INT_CONST> p<63> l<14:21> el<14:22>
              n<out4> u<71> t<STRING_CONST> p<72> l<14:24> el<14:28>
            n<> u<89> t<Ansi_port_declaration> p<107> c<87> s<106> l<15:6> el<15:29>
              n<> u<87> t<Net_port_header> p<89> c<73> s<88> l<15:6> el<15:24>
                n<> u<73> t<PortDir_Out> p<87> s<86> l<15:6> el<15:12>
                n<> u<86> t<Net_port_type> p<87> c<74> l<15:13> el<15:24>
                  n<> u<74> t<NetType_Wire> p<86> s<85> l<15:13> el<15:17>
                  n<> u<85> t<Data_type_or_implicit> p<86> c<84> l<15:18> el<15:24>
                    n<> u<84> t<Packed_dimension> p<85> c<83> l<15:18> el<15:24>
                      n<> u<83> t<Constant_range> p<84> c<78> l<15:19> el<15:23>
                        n<> u<78> t<Constant_expression> p<83> c<77> s<82> l<15:19> el<15:21>
                          n<> u<77> t<Constant_primary> p<78> c<76> l<15:19> el<15:21>
                            n<> u<76> t<Primary_literal> p<77> c<75> l<15:19> el<15:21>
                              n<15> u<75> t<INT_CONST> p<76> l<15:19> el<15:21>
                        n<> u<82> t<Constant_expression> p<83> c<81> l<15:22> el<15:23>
                          n<> u<81> t<Constant_primary> p<82> c<80> l<15:22> el<15:23>
                            n<> u<80> t<Primary_literal> p<81> c<79> l<15:22> el<15:23>
                              n<0> u<79> t<INT_CONST> p<80> l<15:22> el<15:23>
              n<out5> u<88> t<STRING_CONST> p<89> l<15:25> el<15:29>
            n<> u<106> t<Ansi_port_declaration> p<107> c<104> l<16:5> el<16:28>
              n<> u<104> t<Net_port_header> p<106> c<90> s<105> l<16:5> el<16:23>
                n<> u<90> t<PortDir_Out> p<104> s<103> l<16:5> el<16:11>
                n<> u<103> t<Net_port_type> p<104> c<91> l<16:12> el<16:23>
                  n<> u<91> t<NetType_Wire> p<103> s<102> l<16:12> el<16:16>
                  n<> u<102> t<Data_type_or_implicit> p<103> c<101> l<16:17> el<16:23>
                    n<> u<101> t<Packed_dimension> p<102> c<100> l<16:17> el<16:23>
                      n<> u<100> t<Constant_range> p<101> c<95> l<16:18> el<16:22>
                        n<> u<95> t<Constant_expression> p<100> c<94> s<99> l<16:18> el<16:20>
                          n<> u<94> t<Constant_primary> p<95> c<93> l<16:18> el<16:20>
                            n<> u<93> t<Primary_literal> p<94> c<92> l<16:18> el<16:20>
                              n<15> u<92> t<INT_CONST> p<93> l<16:18> el<16:20>
                        n<> u<99> t<Constant_expression> p<100> c<98> l<16:21> el<16:22>
                          n<> u<98> t<Constant_primary> p<99> c<97> l<16:21> el<16:22>
                            n<> u<97> t<Primary_literal> p<98> c<96> l<16:21> el<16:22>
                              n<0> u<96> t<INT_CONST> p<97> l<16:21> el<16:22>
              n<out6> u<105> t<STRING_CONST> p<106> l<16:24> el<16:28>
        n<> u<129> t<Non_port_module_item> p<269> c<128> s<156> l<20:3> el<20:25>
          n<> u<128> t<Module_or_generate_item> p<129> c<127> l<20:3> el<20:25>
            n<> u<127> t<Module_common_item> p<128> c<126> l<20:3> el<20:25>
              n<> u<126> t<Continuous_assign> p<127> c<125> l<20:3> el<20:25>
                n<> u<125> t<Net_assignment_list> p<126> c<124> l<20:10> el<20:24>
                  n<> u<124> t<Net_assignment> p<125> c<113> l<20:10> el<20:24>
                    n<> u<113> t<Net_lvalue> p<124> c<110> s<123> l<20:10> el<20:14>
                      n<> u<110> t<Ps_or_hierarchical_identifier> p<113> c<109> s<112> l<20:10> el<20:14>
                        n<out1> u<109> t<STRING_CONST> p<110> l<20:10> el<20:14>
                      n<> u<112> t<Constant_select> p<113> c<111> l<20:15> el<20:15>
                        n<> u<111> t<Constant_bit_select> p<112> l<20:15> el<20:15>
                    n<> u<123> t<Expression> p<124> c<117> l<20:17> el<20:24>
                      n<> u<117> t<Expression> p<123> c<116> s<122> l<20:17> el<20:18>
                        n<> u<116> t<Primary> p<117> c<115> l<20:17> el<20:18>
                          n<> u<115> t<Primary_literal> p<116> c<114> l<20:17> el<20:18>
                            n<1> u<114> t<INT_CONST> p<115> l<20:17> el<20:18>
                      n<> u<122> t<BinOp_ShiftLeft> p<123> s<121> l<20:19> el<20:21>
                      n<> u<121> t<Expression> p<123> c<120> l<20:22> el<20:24>
                        n<> u<120> t<Primary> p<121> c<119> l<20:22> el<20:24>
                          n<> u<119> t<Primary_literal> p<120> c<118> l<20:22> el<20:24>
                            n<15> u<118> t<INT_CONST> p<119> l<20:22> el<20:24>
        n<> u<156> t<Non_port_module_item> p<269> c<155> s<177> l<21:3> el<21:29>
          n<> u<155> t<Module_or_generate_item> p<156> c<154> l<21:3> el<21:29>
            n<> u<154> t<Module_common_item> p<155> c<153> l<21:3> el<21:29>
              n<> u<153> t<Continuous_assign> p<154> c<152> l<21:3> el<21:29>
                n<> u<152> t<Net_assignment_list> p<153> c<151> l<21:10> el<21:28>
                  n<> u<151> t<Net_assignment> p<152> c<134> l<21:10> el<21:28>
                    n<> u<134> t<Net_lvalue> p<151> c<131> s<150> l<21:10> el<21:14>
                      n<> u<131> t<Ps_or_hierarchical_identifier> p<134> c<130> s<133> l<21:10> el<21:14>
                        n<out2> u<130> t<STRING_CONST> p<131> l<21:10> el<21:14>
                      n<> u<133> t<Constant_select> p<134> c<132> l<21:15> el<21:15>
                        n<> u<132> t<Constant_bit_select> p<133> l<21:15> el<21:15>
                    n<> u<150> t<Expression> p<151> c<149> l<21:17> el<21:28>
                      n<> u<149> t<Primary> p<150> c<148> l<21:17> el<21:28>
                        n<> u<148> t<Cast> p<149> c<137> l<21:17> el<21:28>
                          n<> u<137> t<Casting_type> p<148> c<136> s<147> l<21:17> el<21:18>
                            n<> u<136> t<Primary_literal> p<137> c<135> l<21:17> el<21:18>
                              n<8> u<135> t<INT_CONST> p<136> l<21:17> el<21:18>
                          n<> u<147> t<Expression> p<148> c<141> l<21:20> el<21:27>
                            n<> u<141> t<Expression> p<147> c<140> s<146> l<21:20> el<21:21>
                              n<> u<140> t<Primary> p<141> c<139> l<21:20> el<21:21>
                                n<> u<139> t<Primary_literal> p<140> c<138> l<21:20> el<21:21>
                                  n<1> u<138> t<INT_CONST> p<139> l<21:20> el<21:21>
                            n<> u<146> t<BinOp_ShiftLeft> p<147> s<145> l<21:22> el<21:24>
                            n<> u<145> t<Expression> p<147> c<144> l<21:25> el<21:27>
                              n<> u<144> t<Primary> p<145> c<143> l<21:25> el<21:27>
                                n<> u<143> t<Primary_literal> p<144> c<142> l<21:25> el<21:27>
                                  n<15> u<142> t<INT_CONST> p<143> l<21:25> el<21:27>
        n<> u<177> t<Non_port_module_item> p<269> c<176> s<204> l<24:3> el<24:25>
          n<> u<176> t<Module_or_generate_item> p<177> c<175> l<24:3> el<24:25>
            n<> u<175> t<Module_common_item> p<176> c<174> l<24:3> el<24:25>
              n<> u<174> t<Continuous_assign> p<175> c<173> l<24:3> el<24:25>
                n<> u<173> t<Net_assignment_list> p<174> c<172> l<24:10> el<24:24>
                  n<> u<172> t<Net_assignment> p<173> c<161> l<24:10> el<24:24>
                    n<> u<161> t<Net_lvalue> p<172> c<158> s<171> l<24:10> el<24:14>
                      n<> u<158> t<Ps_or_hierarchical_identifier> p<161> c<157> s<160> l<24:10> el<24:14>
                        n<out3> u<157> t<STRING_CONST> p<158> l<24:10> el<24:14>
                      n<> u<160> t<Constant_select> p<161> c<159> l<24:15> el<24:15>
                        n<> u<159> t<Constant_bit_select> p<160> l<24:15> el<24:15>
                    n<> u<171> t<Expression> p<172> c<165> l<24:17> el<24:24>
                      n<> u<165> t<Expression> p<171> c<164> s<170> l<24:17> el<24:18>
                        n<> u<164> t<Primary> p<165> c<163> l<24:17> el<24:18>
                          n<> u<163> t<Primary_literal> p<164> c<162> l<24:17> el<24:18>
                            n<1> u<162> t<INT_CONST> p<163> l<24:17> el<24:18>
                      n<> u<170> t<BinOp_ShiftLeft> p<171> s<169> l<24:19> el<24:21>
                      n<> u<169> t<Expression> p<171> c<168> l<24:22> el<24:24>
                        n<> u<168> t<Primary> p<169> c<167> l<24:22> el<24:24>
                          n<> u<167> t<Primary_literal> p<168> c<166> l<24:22> el<24:24>
                            n<15> u<166> t<INT_CONST> p<167> l<24:22> el<24:24>
        n<> u<204> t<Non_port_module_item> p<269> c<203> s<237> l<25:3> el<25:29>
          n<> u<203> t<Module_or_generate_item> p<204> c<202> l<25:3> el<25:29>
            n<> u<202> t<Module_common_item> p<203> c<201> l<25:3> el<25:29>
              n<> u<201> t<Continuous_assign> p<202> c<200> l<25:3> el<25:29>
                n<> u<200> t<Net_assignment_list> p<201> c<199> l<25:10> el<25:28>
                  n<> u<199> t<Net_assignment> p<200> c<182> l<25:10> el<25:28>
                    n<> u<182> t<Net_lvalue> p<199> c<179> s<198> l<25:10> el<25:14>
                      n<> u<179> t<Ps_or_hierarchical_identifier> p<182> c<178> s<181> l<25:10> el<25:14>
                        n<out4> u<178> t<STRING_CONST> p<179> l<25:10> el<25:14>
                      n<> u<181> t<Constant_select> p<182> c<180> l<25:15> el<25:15>
                        n<> u<180> t<Constant_bit_select> p<181> l<25:15> el<25:15>
                    n<> u<198> t<Expression> p<199> c<197> l<25:17> el<25:28>
                      n<> u<197> t<Primary> p<198> c<196> l<25:17> el<25:28>
                        n<> u<196> t<Cast> p<197> c<185> l<25:17> el<25:28>
                          n<> u<185> t<Casting_type> p<196> c<184> s<195> l<25:17> el<25:18>
                            n<> u<184> t<Primary_literal> p<185> c<183> l<25:17> el<25:18>
                              n<8> u<183> t<INT_CONST> p<184> l<25:17> el<25:18>
                          n<> u<195> t<Expression> p<196> c<189> l<25:20> el<25:27>
                            n<> u<189> t<Expression> p<195> c<188> s<194> l<25:20> el<25:21>
                              n<> u<188> t<Primary> p<189> c<187> l<25:20> el<25:21>
                                n<> u<187> t<Primary_literal> p<188> c<186> l<25:20> el<25:21>
                                  n<1> u<186> t<INT_CONST> p<187> l<25:20> el<25:21>
                            n<> u<194> t<BinOp_ShiftLeft> p<195> s<193> l<25:22> el<25:24>
                            n<> u<193> t<Expression> p<195> c<192> l<25:25> el<25:27>
                              n<> u<192> t<Primary> p<193> c<191> l<25:25> el<25:27>
                                n<> u<191> t<Primary_literal> p<192> c<190> l<25:25> el<25:27>
                                  n<15> u<190> t<INT_CONST> p<191> l<25:25> el<25:27>
        n<> u<237> t<Non_port_module_item> p<269> c<236> s<266> l<26:3> el<26:34>
          n<> u<236> t<Module_or_generate_item> p<237> c<235> l<26:3> el<26:34>
            n<> u<235> t<Module_common_item> p<236> c<234> l<26:3> el<26:34>
              n<> u<234> t<Continuous_assign> p<235> c<233> l<26:3> el<26:34>
                n<> u<233> t<Net_assignment_list> p<234> c<232> l<26:10> el<26:33>
                  n<> u<232> t<Net_assignment> p<233> c<209> l<26:10> el<26:33>
                    n<> u<209> t<Net_lvalue> p<232> c<206> s<231> l<26:10> el<26:14>
                      n<> u<206> t<Ps_or_hierarchical_identifier> p<209> c<205> s<208> l<26:10> el<26:14>
                        n<out5> u<205> t<STRING_CONST> p<206> l<26:10> el<26:14>
                      n<> u<208> t<Constant_select> p<209> c<207> l<26:15> el<26:15>
                        n<> u<207> t<Constant_bit_select> p<208> l<26:15> el<26:15>
                    n<> u<231> t<Expression> p<232> c<230> l<26:17> el<26:33>
                      n<> u<230> t<Primary> p<231> c<229> l<26:17> el<26:33>
                        n<> u<229> t<Cast> p<230> c<212> l<26:17> el<26:33>
                          n<> u<212> t<Casting_type> p<229> c<211> s<228> l<26:17> el<26:19>
                            n<> u<211> t<Primary_literal> p<212> c<210> l<26:17> el<26:19>
                              n<16> u<210> t<INT_CONST> p<211> l<26:17> el<26:19>
                          n<> u<228> t<Expression> p<229> c<227> l<26:21> el<26:32>
                            n<> u<227> t<Primary> p<228> c<226> l<26:21> el<26:32>
                              n<> u<226> t<Cast> p<227> c<215> l<26:21> el<26:32>
                                n<> u<215> t<Casting_type> p<226> c<214> s<225> l<26:21> el<26:22>
                                  n<> u<214> t<Primary_literal> p<215> c<213> l<26:21> el<26:22>
                                    n<8> u<213> t<INT_CONST> p<214> l<26:21> el<26:22>
                                n<> u<225> t<Expression> p<226> c<219> l<26:24> el<26:31>
                                  n<> u<219> t<Expression> p<225> c<218> s<224> l<26:24> el<26:25>
                                    n<> u<218> t<Primary> p<219> c<217> l<26:24> el<26:25>
                                      n<> u<217> t<Primary_literal> p<218> c<216> l<26:24> el<26:25>
                                        n<1> u<216> t<INT_CONST> p<217> l<26:24> el<26:25>
                                  n<> u<224> t<BinOp_ShiftLeft> p<225> s<223> l<26:26> el<26:28>
                                  n<> u<223> t<Expression> p<225> c<222> l<26:29> el<26:31>
                                    n<> u<222> t<Primary> p<223> c<221> l<26:29> el<26:31>
                                      n<> u<221> t<Primary_literal> p<222> c<220> l<26:29> el<26:31>
                                        n<15> u<220> t<INT_CONST> p<221> l<26:29> el<26:31>
        n<> u<266> t<Non_port_module_item> p<269> c<265> s<268> l<27:3> el<27:31>
          n<> u<265> t<Module_or_generate_item> p<266> c<264> l<27:3> el<27:31>
            n<> u<264> t<Module_common_item> p<265> c<263> l<27:3> el<27:31>
              n<> u<263> t<Continuous_assign> p<264> c<262> l<27:3> el<27:31>
                n<> u<262> t<Net_assignment_list> p<263> c<261> l<27:10> el<27:30>
                  n<> u<261> t<Net_assignment> p<262> c<242> l<27:10> el<27:30>
                    n<> u<242> t<Net_lvalue> p<261> c<239> s<260> l<27:10> el<27:14>
                      n<> u<239> t<Ps_or_hierarchical_identifier> p<242> c<238> s<241> l<27:10> el<27:14>
                        n<out6> u<238> t<STRING_CONST> p<239> l<27:10> el<27:14>
                      n<> u<241> t<Constant_select> p<242> c<240> l<27:15> el<27:15>
                        n<> u<240> t<Constant_bit_select> p<241> l<27:15> el<27:15>
                    n<> u<260> t<Expression> p<261> c<259> l<27:17> el<27:30>
                      n<> u<259> t<Primary> p<260> c<258> l<27:17> el<27:30>
                        n<> u<258> t<Multiple_concatenation> p<259> c<246> l<27:17> el<27:30>
                          n<> u<246> t<Expression> p<258> c<245> s<257> l<27:18> el<27:19>
                            n<> u<245> t<Primary> p<246> c<244> l<27:18> el<27:19>
                              n<> u<244> t<Primary_literal> p<245> c<243> l<27:18> el<27:19>
                                n<8> u<243> t<INT_CONST> p<244> l<27:18> el<27:19>
                          n<> u<257> t<Concatenation> p<258> c<256> l<27:19> el<27:29>
                            n<> u<256> t<Expression> p<257> c<255> l<27:20> el<27:28>
                              n<> u<255> t<Primary> p<256> c<254> l<27:20> el<27:28>
                                n<> u<254> t<Cast> p<255> c<249> l<27:20> el<27:28>
                                  n<> u<249> t<Casting_type> p<254> c<248> s<253> l<27:20> el<27:21>
                                    n<> u<248> t<Primary_literal> p<249> c<247> l<27:20> el<27:21>
                                      n<2> u<247> t<INT_CONST> p<248> l<27:20> el<27:21>
                                  n<> u<253> t<Expression> p<254> c<252> l<27:23> el<27:27>
                                    n<> u<252> t<Primary> p<253> c<251> l<27:23> el<27:27>
                                      n<> u<251> t<Primary_literal> p<252> c<250> l<27:23> el<27:27>
                                        n<> u<250> t<Number_1Tickb1> p<251> l<27:23> el<27:27>
        n<> u<268> t<ENDMODULE> p<269> s<267> l<29:1> el<29:10>
        n<static_size_casting> u<267> t<STRING_CONST> p<269> l<29:13> el<29:32>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ContAssignConst/dut.sv:10:1: No timescale set for "static_size_casting".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ContAssignConst/dut.sv:10:1: Compile module "work@static_size_casting".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              36
ContAssign                                             6
Design                                                 1
LogicNet                                               6
LogicTypespec                                         12
Module                                                 1
Operation                                             12
Port                                                   6
Range                                                 12
RefObj                                                 6
RefTypespec                                           12
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ContAssignConst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@static_size_casting
  |vpiTypedef:
  \_LogicTypespec: , line:11:13, endln:11:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:11:18, endln:11:24
      |vpiParent:
      \_LogicTypespec: , line:11:13, endln:11:24
      |vpiLeftRange:
      \_Constant: , line:11:20, endln:11:21
        |vpiParent:
        \_Range: , line:11:18, endln:11:24
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:22, endln:11:23
        |vpiParent:
        \_Range: , line:11:18, endln:11:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:12:13, endln:12:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:12:18, endln:12:24
      |vpiParent:
      \_LogicTypespec: , line:12:13, endln:12:24
      |vpiLeftRange:
      \_Constant: , line:12:20, endln:12:21
        |vpiParent:
        \_Range: , line:12:18, endln:12:24
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:22, endln:12:23
        |vpiParent:
        \_Range: , line:12:18, endln:12:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:13:13, endln:13:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:13:18, endln:13:24
      |vpiParent:
      \_LogicTypespec: , line:13:13, endln:13:24
      |vpiLeftRange:
      \_Constant: , line:13:19, endln:13:21
        |vpiParent:
        \_Range: , line:13:18, endln:13:24
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:22, endln:13:23
        |vpiParent:
        \_Range: , line:13:18, endln:13:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:14:12, endln:14:23
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:14:17, endln:14:23
      |vpiParent:
      \_LogicTypespec: , line:14:12, endln:14:23
      |vpiLeftRange:
      \_Constant: , line:14:18, endln:14:20
        |vpiParent:
        \_Range: , line:14:17, endln:14:23
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:21, endln:14:22
        |vpiParent:
        \_Range: , line:14:17, endln:14:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:15:13, endln:15:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:15:18, endln:15:24
      |vpiParent:
      \_LogicTypespec: , line:15:13, endln:15:24
      |vpiLeftRange:
      \_Constant: , line:15:19, endln:15:21
        |vpiParent:
        \_Range: , line:15:18, endln:15:24
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:22, endln:15:23
        |vpiParent:
        \_Range: , line:15:18, endln:15:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:16:12, endln:16:23
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:16:17, endln:16:23
      |vpiParent:
      \_LogicTypespec: , line:16:12, endln:16:23
      |vpiLeftRange:
      \_Constant: , line:16:18, endln:16:20
        |vpiParent:
        \_Range: , line:16:17, endln:16:23
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:21, endln:16:22
        |vpiParent:
        \_Range: , line:16:17, endln:16:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:11:13, endln:11:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:11:18, endln:11:24
      |vpiParent:
      \_LogicTypespec: , line:11:13, endln:11:24
      |vpiLeftRange:
      \_Constant: , line:11:20, endln:11:21
        |vpiParent:
        \_Range: , line:11:18, endln:11:24
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:22, endln:11:23
        |vpiParent:
        \_Range: , line:11:18, endln:11:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:12:13, endln:12:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:12:18, endln:12:24
      |vpiParent:
      \_LogicTypespec: , line:12:13, endln:12:24
      |vpiLeftRange:
      \_Constant: , line:12:20, endln:12:21
        |vpiParent:
        \_Range: , line:12:18, endln:12:24
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:22, endln:12:23
        |vpiParent:
        \_Range: , line:12:18, endln:12:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:13:13, endln:13:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:13:18, endln:13:24
      |vpiParent:
      \_LogicTypespec: , line:13:13, endln:13:24
      |vpiLeftRange:
      \_Constant: , line:13:19, endln:13:21
        |vpiParent:
        \_Range: , line:13:18, endln:13:24
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:22, endln:13:23
        |vpiParent:
        \_Range: , line:13:18, endln:13:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:14:12, endln:14:23
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:14:17, endln:14:23
      |vpiParent:
      \_LogicTypespec: , line:14:12, endln:14:23
      |vpiLeftRange:
      \_Constant: , line:14:18, endln:14:20
        |vpiParent:
        \_Range: , line:14:17, endln:14:23
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:21, endln:14:22
        |vpiParent:
        \_Range: , line:14:17, endln:14:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:15:13, endln:15:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:15:18, endln:15:24
      |vpiParent:
      \_LogicTypespec: , line:15:13, endln:15:24
      |vpiLeftRange:
      \_Constant: , line:15:19, endln:15:21
        |vpiParent:
        \_Range: , line:15:18, endln:15:24
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:22, endln:15:23
        |vpiParent:
        \_Range: , line:15:18, endln:15:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:16:12, endln:16:23
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:16:17, endln:16:23
      |vpiParent:
      \_LogicTypespec: , line:16:12, endln:16:23
      |vpiLeftRange:
      \_Constant: , line:16:18, endln:16:20
        |vpiParent:
        \_Range: , line:16:17, endln:16:23
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:21, endln:16:22
        |vpiParent:
        \_Range: , line:16:17, endln:16:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:13, endln:11:24
  |vpiImportTypespec:
  \_LogicNet: (work@static_size_casting.out1), line:11:25, endln:11:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out1), line:11:13, endln:11:17
      |vpiParent:
      \_LogicNet: (work@static_size_casting.out1), line:11:25, endln:11:29
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_LogicTypespec: , line:11:13, endln:11:24
    |vpiName:out1
    |vpiFullName:work@static_size_casting.out1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:13, endln:12:24
  |vpiImportTypespec:
  \_LogicNet: (work@static_size_casting.out2), line:12:25, endln:12:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out2), line:12:13, endln:12:17
      |vpiParent:
      \_LogicNet: (work@static_size_casting.out2), line:12:25, endln:12:29
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_LogicTypespec: , line:12:13, endln:12:24
    |vpiName:out2
    |vpiFullName:work@static_size_casting.out2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:13, endln:13:24
  |vpiImportTypespec:
  \_LogicNet: (work@static_size_casting.out3), line:13:25, endln:13:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out3), line:13:13, endln:13:17
      |vpiParent:
      \_LogicNet: (work@static_size_casting.out3), line:13:25, endln:13:29
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_LogicTypespec: , line:13:13, endln:13:24
    |vpiName:out3
    |vpiFullName:work@static_size_casting.out3
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:12, endln:14:23
  |vpiImportTypespec:
  \_LogicNet: (work@static_size_casting.out4), line:14:24, endln:14:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out4), line:14:12, endln:14:16
      |vpiParent:
      \_LogicNet: (work@static_size_casting.out4), line:14:24, endln:14:28
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_LogicTypespec: , line:14:12, endln:14:23
    |vpiName:out4
    |vpiFullName:work@static_size_casting.out4
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:13, endln:15:24
  |vpiImportTypespec:
  \_LogicNet: (work@static_size_casting.out5), line:15:25, endln:15:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out5), line:15:13, endln:15:17
      |vpiParent:
      \_LogicNet: (work@static_size_casting.out5), line:15:25, endln:15:29
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_LogicTypespec: , line:15:13, endln:15:24
    |vpiName:out5
    |vpiFullName:work@static_size_casting.out5
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:12, endln:16:23
  |vpiImportTypespec:
  \_LogicNet: (work@static_size_casting.out6), line:16:24, endln:16:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out6), line:16:12, endln:16:16
      |vpiParent:
      \_LogicNet: (work@static_size_casting.out6), line:16:24, endln:16:28
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_LogicTypespec: , line:16:12, endln:16:23
    |vpiName:out6
    |vpiFullName:work@static_size_casting.out6
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:13, endln:11:24
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:13, endln:12:24
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:13, endln:13:24
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:12, endln:14:23
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:13, endln:15:24
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:12, endln:16:23
  |vpiDefName:work@static_size_casting
  |vpiNet:
  \_LogicNet: (work@static_size_casting.out1), line:11:25, endln:11:29
  |vpiNet:
  \_LogicNet: (work@static_size_casting.out2), line:12:25, endln:12:29
  |vpiNet:
  \_LogicNet: (work@static_size_casting.out3), line:13:25, endln:13:29
  |vpiNet:
  \_LogicNet: (work@static_size_casting.out4), line:14:24, endln:14:28
  |vpiNet:
  \_LogicNet: (work@static_size_casting.out5), line:15:25, endln:15:29
  |vpiNet:
  \_LogicNet: (work@static_size_casting.out6), line:16:24, endln:16:28
  |vpiPort:
  \_Port: (out1), line:11:25, endln:11:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out1), line:11:13, endln:11:17
      |vpiParent:
      \_Port: (out1), line:11:25, endln:11:29
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_LogicTypespec: , line:11:13, endln:11:24
  |vpiPort:
  \_Port: (out2), line:12:25, endln:12:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out2
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out2), line:12:13, endln:12:17
      |vpiParent:
      \_Port: (out2), line:12:25, endln:12:29
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_LogicTypespec: , line:12:13, endln:12:24
  |vpiPort:
  \_Port: (out3), line:13:25, endln:13:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out3
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out3), line:13:13, endln:13:17
      |vpiParent:
      \_Port: (out3), line:13:25, endln:13:29
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_LogicTypespec: , line:13:13, endln:13:24
  |vpiPort:
  \_Port: (out4), line:14:24, endln:14:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out4
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out4), line:14:12, endln:14:16
      |vpiParent:
      \_Port: (out4), line:14:24, endln:14:28
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_LogicTypespec: , line:14:12, endln:14:23
  |vpiPort:
  \_Port: (out5), line:15:25, endln:15:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out5
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out5), line:15:13, endln:15:17
      |vpiParent:
      \_Port: (out5), line:15:25, endln:15:29
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_LogicTypespec: , line:15:13, endln:15:24
  |vpiPort:
  \_Port: (out6), line:16:24, endln:16:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out6
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out6), line:16:12, endln:16:16
      |vpiParent:
      \_Port: (out6), line:16:24, endln:16:28
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_LogicTypespec: , line:16:12, endln:16:23
  |vpiContAssign:
  \_ContAssign: , line:20:10, endln:20:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_Operation: , line:20:17, endln:20:24
      |vpiParent:
      \_ContAssign: , line:20:10, endln:20:24
      |vpiOpType:22
      |vpiOperand:
      \_Constant: , line:20:17, endln:20:18
        |vpiParent:
        \_Operation: , line:20:17, endln:20:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:20:22, endln:20:24
        |vpiParent:
        \_Operation: , line:20:17, endln:20:24
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out1), line:20:10, endln:20:14
      |vpiParent:
      \_ContAssign: , line:20:10, endln:20:24
      |vpiName:out1
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_LogicNet: (work@static_size_casting.out1), line:11:25, endln:11:29
  |vpiContAssign:
  \_ContAssign: , line:21:10, endln:21:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_Operation: , line:21:17, endln:21:28
      |vpiParent:
      \_ContAssign: , line:21:10, endln:21:28
      |vpiOpType:67
      |vpiOperand:
      \_Operation: , line:21:20, endln:21:27
        |vpiParent:
        \_Operation: , line:21:17, endln:21:28
        |vpiOpType:22
        |vpiOperand:
        \_Constant: , line:21:20, endln:21:21
          |vpiParent:
          \_Operation: , line:21:20, endln:21:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:21:25, endln:21:27
          |vpiParent:
          \_Operation: , line:21:20, endln:21:27
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out2), line:21:10, endln:21:14
      |vpiParent:
      \_ContAssign: , line:21:10, endln:21:28
      |vpiName:out2
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_LogicNet: (work@static_size_casting.out2), line:12:25, endln:12:29
  |vpiContAssign:
  \_ContAssign: , line:24:10, endln:24:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_Operation: , line:24:17, endln:24:24
      |vpiParent:
      \_ContAssign: , line:24:10, endln:24:24
      |vpiOpType:22
      |vpiOperand:
      \_Constant: , line:24:17, endln:24:18
        |vpiParent:
        \_Operation: , line:24:17, endln:24:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:24:22, endln:24:24
        |vpiParent:
        \_Operation: , line:24:17, endln:24:24
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out3), line:24:10, endln:24:14
      |vpiParent:
      \_ContAssign: , line:24:10, endln:24:24
      |vpiName:out3
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_LogicNet: (work@static_size_casting.out3), line:13:25, endln:13:29
  |vpiContAssign:
  \_ContAssign: , line:25:10, endln:25:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_Operation: , line:25:17, endln:25:28
      |vpiParent:
      \_ContAssign: , line:25:10, endln:25:28
      |vpiOpType:67
      |vpiOperand:
      \_Operation: , line:25:20, endln:25:27
        |vpiParent:
        \_Operation: , line:25:17, endln:25:28
        |vpiOpType:22
        |vpiOperand:
        \_Constant: , line:25:20, endln:25:21
          |vpiParent:
          \_Operation: , line:25:20, endln:25:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:25:25, endln:25:27
          |vpiParent:
          \_Operation: , line:25:20, endln:25:27
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out4), line:25:10, endln:25:14
      |vpiParent:
      \_ContAssign: , line:25:10, endln:25:28
      |vpiName:out4
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_LogicNet: (work@static_size_casting.out4), line:14:24, endln:14:28
  |vpiContAssign:
  \_ContAssign: , line:26:10, endln:26:33
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_Operation: , line:26:17, endln:26:33
      |vpiParent:
      \_ContAssign: , line:26:10, endln:26:33
      |vpiOpType:67
      |vpiOperand:
      \_Operation: , line:26:21, endln:26:32
        |vpiParent:
        \_Operation: , line:26:17, endln:26:33
        |vpiOpType:67
        |vpiOperand:
        \_Operation: , line:26:24, endln:26:31
          |vpiParent:
          \_Operation: , line:26:21, endln:26:32
          |vpiOpType:22
          |vpiOperand:
          \_Constant: , line:26:24, endln:26:25
            |vpiParent:
            \_Operation: , line:26:24, endln:26:31
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:26:29, endln:26:31
            |vpiParent:
            \_Operation: , line:26:24, endln:26:31
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out5), line:26:10, endln:26:14
      |vpiParent:
      \_ContAssign: , line:26:10, endln:26:33
      |vpiName:out5
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_LogicNet: (work@static_size_casting.out5), line:15:25, endln:15:29
  |vpiContAssign:
  \_ContAssign: , line:27:10, endln:27:30
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_Operation: , line:27:17, endln:27:30
      |vpiParent:
      \_ContAssign: , line:27:10, endln:27:30
      |vpiOpType:34
      |vpiOperand:
      \_Constant: , line:27:18, endln:27:19
        |vpiParent:
        \_Operation: , line:27:17, endln:27:30
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiOperand:
      \_Operation: , line:27:19, endln:27:29
        |vpiParent:
        \_Operation: , line:27:17, endln:27:30
        |vpiOpType:33
        |vpiOperand:
        \_Operation: , line:27:20, endln:27:28
          |vpiParent:
          \_Operation: , line:27:19, endln:27:29
          |vpiOpType:67
          |vpiOperand:
          \_Constant: , line:27:23, endln:27:27
            |vpiParent:
            \_Operation: , line:27:20, endln:27:28
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out6), line:27:10, endln:27:14
      |vpiParent:
      \_ContAssign: , line:27:10, endln:27:30
      |vpiName:out6
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_LogicNet: (work@static_size_casting.out6), line:16:24, endln:16:28
  |vpiEndLabel:static_size_casting
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
