$date
	Sun Dec 14 15:18:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module VectorCoproc_tb $end
$var wire 1 ! vec_zero $end
$var parameter 4 " ALU_ADD $end
$var parameter 4 # ALU_AND $end
$var parameter 4 $ ALU_NOR $end
$var parameter 4 % ALU_OR $end
$var parameter 4 & ALU_SL $end
$var parameter 4 ' ALU_SLT $end
$var parameter 4 ( ALU_SR $end
$var parameter 4 ) ALU_SUB $end
$var reg 4 * aluOp [3:0] $end
$var reg 1 + clk $end
$var reg 1 , rst $end
$var reg 32 - scalar_val [31:0] $end
$var reg 5 . shamt [4:0] $end
$var reg 1 / useSign $end
$var reg 1 0 use_scalar $end
$var reg 3 1 vec_addr_rd [2:0] $end
$var reg 3 2 vec_addr_rs [2:0] $end
$var reg 3 3 vec_addr_rt [2:0] $end
$var reg 1 4 vec_we $end
$scope module dut $end
$var wire 4 5 aluOp [3:0] $end
$var wire 1 + clk $end
$var wire 1 , rst $end
$var wire 32 6 scalar_val [31:0] $end
$var wire 5 7 shamt [4:0] $end
$var wire 1 / useSign $end
$var wire 1 0 use_scalar $end
$var wire 3 8 vec_addr_rd [2:0] $end
$var wire 3 9 vec_addr_rs [2:0] $end
$var wire 3 : vec_addr_rt [2:0] $end
$var wire 1 4 vec_we $end
$var wire 128 ; write_data [127:0] $end
$var wire 1 ! vec_zero $end
$var wire 4 < lane_zeros [3:0] $end
$var wire 128 = lane_results [127:0] $end
$var wire 4 > lane_overflows [3:0] $end
$var wire 4 ? lane_couts [3:0] $end
$var parameter 32 @ LANES $end
$var parameter 32 A REG_COUNT $end
$var reg 128 B read_data_a [127:0] $end
$var reg 128 C read_data_b [127:0] $end
$scope begin lanes[0] $end
$var parameter 2 D i $end
$scope module alu_inst $end
$var wire 32 E a [31:0] $end
$var wire 4 F aluOp [3:0] $end
$var wire 32 G b [31:0] $end
$var wire 5 H shamt [4:0] $end
$var wire 1 / useSign $end
$var wire 1 I msb_b $end
$var wire 1 J msb_a $end
$var reg 1 K cout $end
$var reg 1 L msb_res $end
$var reg 1 M overflow $end
$var reg 32 N res [31:0] $end
$var reg 1 O zero $end
$upscope $end
$upscope $end
$scope begin lanes[1] $end
$var parameter 2 P i $end
$scope module alu_inst $end
$var wire 32 Q a [31:0] $end
$var wire 4 R aluOp [3:0] $end
$var wire 32 S b [31:0] $end
$var wire 5 T shamt [4:0] $end
$var wire 1 / useSign $end
$var wire 1 U msb_b $end
$var wire 1 V msb_a $end
$var reg 1 W cout $end
$var reg 1 X msb_res $end
$var reg 1 Y overflow $end
$var reg 32 Z res [31:0] $end
$var reg 1 [ zero $end
$upscope $end
$upscope $end
$scope begin lanes[2] $end
$var parameter 3 \ i $end
$scope module alu_inst $end
$var wire 32 ] a [31:0] $end
$var wire 4 ^ aluOp [3:0] $end
$var wire 32 _ b [31:0] $end
$var wire 5 ` shamt [4:0] $end
$var wire 1 / useSign $end
$var wire 1 a msb_b $end
$var wire 1 b msb_a $end
$var reg 1 c cout $end
$var reg 1 d msb_res $end
$var reg 1 e overflow $end
$var reg 32 f res [31:0] $end
$var reg 1 g zero $end
$upscope $end
$upscope $end
$scope begin lanes[3] $end
$var parameter 3 h i $end
$scope module alu_inst $end
$var wire 32 i a [31:0] $end
$var wire 4 j aluOp [3:0] $end
$var wire 32 k b [31:0] $end
$var wire 5 l shamt [4:0] $end
$var wire 1 / useSign $end
$var wire 1 m msb_b $end
$var wire 1 n msb_a $end
$var reg 1 o cout $end
$var reg 1 p msb_res $end
$var reg 1 q overflow $end
$var reg 32 r res [31:0] $end
$var reg 1 s zero $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 t i [31:0] $end
$upscope $end
$upscope $end
$scope task exec_vec_op $end
$var reg 4 u op [3:0] $end
$var reg 32 v sc_val [31:0] $end
$var reg 1 w use_sc $end
$var integer 32 x rd [31:0] $end
$var integer 32 y rs [31:0] $end
$var integer 32 z rt [31:0] $end
$upscope $end
$scope task load_vector_reg $end
$var reg 32 { val0 [31:0] $end
$var reg 32 | val1 [31:0] $end
$var reg 32 } val2 [31:0] $end
$var reg 32 ~ val3 [31:0] $end
$var integer 32 !" reg_idx [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 h
b10 \
b1 P
b0 D
b1000 A
b100 @
b1 )
b110 (
b111 '
b101 &
b11 %
b100 $
b10 #
b0 "
$end
#0
$dumpvars
b0 !"
bx ~
bx }
bx |
bx {
b0 z
b0 y
b0 x
xw
bx v
bx u
b1000 t
1s
b0 r
0q
0p
0o
0n
0m
b0 l
b0 k
b0 j
b0 i
1g
b0 f
0e
0d
0c
0b
0a
b0 `
b0 _
b0 ^
b0 ]
1[
b0 Z
0Y
0X
0W
0V
0U
b0 T
b0 S
b0 R
b0 Q
1O
b0 N
0M
0L
0K
0J
0I
b0 H
b0 G
b0 F
b0 E
b0 C
b0 B
b0 ?
b0 >
b0 =
b1111 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
04
b0 3
b0 2
b0 1
00
1/
b0 .
b0 -
1,
0+
b0 *
1!
$end
#5000
b1000 t
1+
#10000
0+
#15000
b1000 t
1+
#20000
b1 G
b10 S
b11 _
b100 k
b1011 N
0O
b10110 Z
0[
b100001 f
0g
b101100000000000000000000000000001000010000000000000000000000000001011000000000000000000000000000001011 ;
b101100000000000000000000000000001000010000000000000000000000000001011000000000000000000000000000001011 =
b101100 r
0!
b0 <
0s
b1010 E
b10100 Q
b11110 ]
b101000 i
b100000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001 C
b101000000000000000000000000000000111100000000000000000000000000001010000000000000000000000000000001010 B
b10 3
b10 :
b1 2
b1 9
b11 1
b11 8
14
0+
b0 v
0w
b10 z
b1 y
b11 x
b0 u
b100 ~
b11 }
b10 |
b1 {
b10 !"
0,
#25000
1+
#26000
b101 v
1w
b0 z
b100 x
b1 u
04
#30000
b101 G
b101 S
b101 _
b101 k
b0 C
b101 N
b1111 Z
b11001 f
b100011000000000000000000000000000110010000000000000000000000000000111100000000000000000000000000000101 ;
b100011000000000000000000000000000110010000000000000000000000000000111100000000000000000000000000000101 =
b100011 r
b101 -
b101 6
10
b0 3
b0 :
b100 1
b100 8
b1 *
b1 5
b1 F
b1 R
b1 ^
b1 j
14
0+
#35000
1+
#36000
04
#40000
0!
0O
0[
0g
b0 <
0s
b0 E
b0 Q
b0 ]
b0 i
b1 G
b10 S
b11 _
b100 k
b100000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001 C
b0 B
b10 N
b100 Z
b110 f
b1000000000000000000000000000000001100000000000000000000000000000010000000000000000000000000000000010 ;
b1000000000000000000000000000000001100000000000000000000000000000010000000000000000000000000000000010 =
b1000 r
00
b1 .
b1 7
b1 H
b1 T
b1 `
b1 l
b0 2
b0 9
b10 3
b10 :
b101 1
b101 8
b101 *
b101 5
b101 F
b101 R
b101 ^
b101 j
14
0+
#45000
1+
#46000
b0 v
0w
b1 z
b110 x
04
#50000
1!
1O
1[
1g
b1111 <
1s
b1010 G
b10100 S
b11110 _
b101000 k
b1010 E
b10100 Q
b11110 ]
b101000 i
0L
0X
0d
0p
b101000000000000000000000000000000111100000000000000000000000000001010000000000000000000000000000001010 C
b101000000000000000000000000000000111100000000000000000000000000001010000000000000000000000000000001010 B
0K
b0 N
0W
b0 Z
0c
b0 f
b0 ?
0o
b0 ;
b0 =
b0 r
b0 .
b0 7
b0 H
b0 T
b0 `
b0 l
b0 -
b0 6
b1 3
b1 :
b1 2
b1 9
b110 1
b110 8
b1 *
b1 5
b1 F
b1 R
b1 ^
b1 j
14
0+
#55000
1+
#56000
04
