Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND_8
Compiling module xil_defaultlib.XOR_8
Compiling module xil_defaultlib.ADD_8
Compiling module xil_defaultlib.CLS_8
Compiling module xil_defaultlib.MUX4_8
Compiling module xil_defaultlib.MUX4_1
Compiling module xil_defaultlib.ZeroComp_8
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Decoder4
Compiling module xil_defaultlib.MUX8_8
Compiling module xil_defaultlib.MUX16_8
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
