#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560ecda45be0 .scope module, "async_receiver" "async_receiver" 2 69;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RxD"
    .port_info 2 /OUTPUT 1 "RxD_data_ready"
    .port_info 3 /OUTPUT 8 "RxD_data"
    .port_info 4 /OUTPUT 1 "RxD_idle"
    .port_info 5 /OUTPUT 1 "RxD_endofpacket"
P_0x560ecda59140 .param/l "Baud" 0 2 83, +C4<00000000000000011100001000000000>;
P_0x560ecda59180 .param/l "ClkFrequency" 0 2 82, +C4<00000001011111010111100001000000>;
P_0x560ecda591c0 .param/l "Oversampling" 0 2 85, +C4<00000000000000000000000000001000>;
P_0x560ecda59200 .param/l "l2o" 1 2 127, +C4<00000000000000000000000000000100>;
L_0x560ecda467f0 .functor AND 1, L_0x560ecda7bcd0, L_0x560ecda8bf30, C4<1>, C4<1>;
v0x560ecda77b70_0 .var "Filter_cnt", 1 0;
v0x560ecda77c50_0 .var "GapCnt", 5 0;
v0x560ecda77d30_0 .var "OversamplingCnt", 2 0;
v0x560ecda77e20_0 .net "OversamplingTick", 0 0, L_0x560ecda7bcd0;  1 drivers
o0x7fc19682f2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560ecda77ef0_0 .net "RxD", 0 0, o0x7fc19682f2b8;  0 drivers
v0x560ecda77fe0_0 .var "RxD_bit", 0 0;
v0x560ecda780a0_0 .var "RxD_data", 7 0;
v0x560ecda78180_0 .var "RxD_data_ready", 0 0;
v0x560ecda78240_0 .var "RxD_endofpacket", 0 0;
v0x560ecda78300_0 .net "RxD_idle", 0 0, L_0x560ecda8c0f0;  1 drivers
v0x560ecda783c0_0 .var "RxD_state", 3 0;
v0x560ecda784a0_0 .var "RxD_sync", 1 0;
v0x560ecda78580_0 .net *"_s2", 31 0, L_0x560ecda7bd70;  1 drivers
L_0x7fc1967e6060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ecda78660_0 .net *"_s5", 28 0, L_0x7fc1967e6060;  1 drivers
L_0x7fc1967e60a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560ecda78740_0 .net/2u *"_s6", 31 0, L_0x7fc1967e60a8;  1 drivers
v0x560ecda78820_0 .net *"_s8", 0 0, L_0x560ecda8bf30;  1 drivers
o0x7fc19682f108 .functor BUFZ 1, C4<z>; HiZ drive
v0x560ecda788e0_0 .net "clk", 0 0, o0x7fc19682f108;  0 drivers
v0x560ecda78980_0 .net "sampleNow", 0 0, L_0x560ecda467f0;  1 drivers
L_0x560ecda7bd70 .concat [ 3 29 0 0], v0x560ecda77d30_0, L_0x7fc1967e6060;
L_0x560ecda8bf30 .cmp/eq 32, L_0x560ecda7bd70, L_0x7fc1967e60a8;
L_0x560ecda8c0f0 .part v0x560ecda77c50_0, 5, 1;
S_0x560ecda4a250 .scope function, "log2" "log2" 2 126, 2 126 0, S_0x560ecda45be0;
 .timescale -9 -10;
v0x560ecda2c360_0 .var/i "log2", 31 0;
v0x560ecda2deb0_0 .var/i "v", 31 0;
TD_async_receiver.log2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ecda2c360_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x560ecda2deb0_0;
    %load/vec4 v0x560ecda2c360_0;
    %ix/vec4 4;
    %shiftr 4;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %load/vec4 v0x560ecda2c360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ecda2c360_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x560ecda76f40 .scope module, "tickgen" "BaudTickGen" 2 103, 2 181 0, S_0x560ecda45be0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "tick"
P_0x560ecda77130 .param/l "AccWidth" 1 2 190, +C4<000000000000000000000000000010000>;
P_0x560ecda77170 .param/l "Baud" 0 2 186, +C4<00000000000000011100001000000000>;
P_0x560ecda771b0 .param/l "ClkFrequency" 0 2 185, +C4<00000001011111010111100001000000>;
P_0x560ecda771f0 .param/l "Inc" 1 2 193, +C4<000000000000000000000100101110000>;
P_0x560ecda77230 .param/l "Oversampling" 0 2 187, +C4<00000000000000000000000000001000>;
P_0x560ecda77270 .param/l "ShiftLimiter" 1 2 192, +C4<00000000000000000000000000000101>;
v0x560ecda2f670_0 .var "Acc", 16 0;
v0x560ecda30010_0 .net "clk", 0 0, o0x7fc19682f108;  alias, 0 drivers
L_0x7fc1967e6018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560ecda77960_0 .net "enable", 0 0, L_0x7fc1967e6018;  1 drivers
v0x560ecda77a30_0 .net "tick", 0 0, L_0x560ecda7bcd0;  alias, 1 drivers
E_0x560ecda59ad0 .event posedge, v0x560ecda30010_0;
L_0x560ecda7bcd0 .part v0x560ecda2f670_0, 16, 1;
S_0x560ecda77650 .scope function, "log2" "log2" 2 189, 2 189 0, S_0x560ecda76f40;
 .timescale -9 -10;
v0x560ecda2e6e0_0 .var/i "log2", 31 0;
v0x560ecda2ebe0_0 .var/i "v", 31 0;
TD_async_receiver.tickgen.log2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ecda2e6e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x560ecda2ebe0_0;
    %load/vec4 v0x560ecda2e6e0_0;
    %ix/vec4 4;
    %shiftr 4;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %load/vec4 v0x560ecda2e6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ecda2e6e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x560ecda4a030 .scope module, "test" "test" 3 7;
 .timescale -9 -10;
P_0x560ecda4a1b0 .param/l "ClkFrequency" 0 3 9, +C4<00000000101101110001101100000000>;
v0x560ecda7bc30_0 .var "clk", 0 0;
S_0x560ecda78ae0 .scope module, "main" "top" 3 28, 4 47 0, S_0x560ecda4a030;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK_IN"
P_0x560ecda56ef0 .param/l "Baud" 0 4 52, +C4<00000000000000011100001000000000>;
P_0x560ecda56f30 .param/l "ClkFrequency" 0 4 51, +C4<00000000101101110001101100000000>;
v0x560ecda7b890_0 .net "CLK_IN", 0 0, v0x560ecda7bc30_0;  1 drivers
v0x560ecda7b930_0 .net "TX", 0 0, L_0x560ecda49080;  1 drivers
v0x560ecda7ba20_0 .net "done", 0 0, L_0x560ecda46980;  1 drivers
v0x560ecda7bb40_0 .net "pulse", 0 0, L_0x560ecda46760;  1 drivers
S_0x560ecda78dc0 .scope module, "TXD" "async_transmitter" 4 61, 2 13 0, S_0x560ecda78ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "TxD_start"
    .port_info 2 /INPUT 8 "TxD_data"
    .port_info 3 /OUTPUT 1 "TxD"
    .port_info 4 /OUTPUT 1 "TxD_busy"
P_0x560ecda59970 .param/l "Baud" 0 2 25, +C4<00000000000000011100001000000000>;
P_0x560ecda599b0 .param/l "ClkFrequency" 0 2 24, +C4<00000000101101110001101100000000>;
L_0x560ecda46980 .functor NOT 1, L_0x560ecda8c480, C4<0>, C4<0>, C4<0>;
L_0x560ecda47f00 .functor AND 1, L_0x560ecda8c8c0, L_0x560ecda8c960, C4<1>, C4<1>;
L_0x560ecda49080 .functor OR 1, L_0x560ecda8c750, L_0x560ecda47f00, C4<0>, C4<0>;
v0x560ecda7a030_0 .net "BitTick", 0 0, L_0x560ecda8c1c0;  1 drivers
v0x560ecda7a100_0 .net "TxD", 0 0, L_0x560ecda49080;  alias, 1 drivers
v0x560ecda7a1a0_0 .net "TxD_busy", 0 0, L_0x560ecda46980;  alias, 1 drivers
L_0x7fc1967e6210 .functor BUFT 1, C4<01011111>, C4<0>, C4<0>, C4<0>;
v0x560ecda7a2a0_0 .net "TxD_data", 7 0, L_0x7fc1967e6210;  1 drivers
v0x560ecda7a340_0 .net "TxD_ready", 0 0, L_0x560ecda8c480;  1 drivers
v0x560ecda7a450_0 .var "TxD_shift", 7 0;
v0x560ecda7a530_0 .net "TxD_start", 0 0, L_0x560ecda46760;  alias, 1 drivers
v0x560ecda7a5f0_0 .var "TxD_state", 3 0;
v0x560ecda7a6d0_0 .net *"_s0", 31 0, L_0x560ecda8c2b0;  1 drivers
v0x560ecda7a7b0_0 .net *"_s10", 31 0, L_0x560ecda8c610;  1 drivers
L_0x7fc1967e6180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ecda7a890_0 .net *"_s13", 27 0, L_0x7fc1967e6180;  1 drivers
L_0x7fc1967e61c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560ecda7a970_0 .net/2u *"_s14", 31 0, L_0x7fc1967e61c8;  1 drivers
v0x560ecda7aa50_0 .net *"_s16", 0 0, L_0x560ecda8c750;  1 drivers
v0x560ecda7ab10_0 .net *"_s19", 0 0, L_0x560ecda8c8c0;  1 drivers
v0x560ecda7abf0_0 .net *"_s21", 0 0, L_0x560ecda8c960;  1 drivers
v0x560ecda7acd0_0 .net *"_s22", 0 0, L_0x560ecda47f00;  1 drivers
L_0x7fc1967e60f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ecda7adb0_0 .net *"_s3", 27 0, L_0x7fc1967e60f0;  1 drivers
L_0x7fc1967e6138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ecda7afa0_0 .net/2u *"_s4", 31 0, L_0x7fc1967e6138;  1 drivers
v0x560ecda7b080_0 .net "clk", 0 0, v0x560ecda7bc30_0;  alias, 1 drivers
L_0x560ecda8c2b0 .concat [ 4 28 0 0], v0x560ecda7a5f0_0, L_0x7fc1967e60f0;
L_0x560ecda8c480 .cmp/eq 32, L_0x560ecda8c2b0, L_0x7fc1967e6138;
L_0x560ecda8c610 .concat [ 4 28 0 0], v0x560ecda7a5f0_0, L_0x7fc1967e6180;
L_0x560ecda8c750 .cmp/gt 32, L_0x7fc1967e61c8, L_0x560ecda8c610;
L_0x560ecda8c8c0 .part v0x560ecda7a5f0_0, 3, 1;
L_0x560ecda8c960 .part v0x560ecda7a450_0, 0, 1;
S_0x560ecda79160 .scope module, "tickgen" "BaudTickGen" 2 33, 2 181 0, S_0x560ecda78dc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "tick"
P_0x560ecda79350 .param/l "AccWidth" 1 2 190, +C4<000000000000000000000000000001111>;
P_0x560ecda79390 .param/l "Baud" 0 2 186, +C4<00000000000000011100001000000000>;
P_0x560ecda793d0 .param/l "ClkFrequency" 0 2 185, +C4<00000000101101110001101100000000>;
P_0x560ecda79410 .param/l "Inc" 1 2 193, +C4<000000000000000000000000100111011>;
P_0x560ecda79450 .param/l "Oversampling" 0 2 187, +C4<00000000000000000000000000000001>;
P_0x560ecda79490 .param/l "ShiftLimiter" 1 2 192, +C4<00000000000000000000000000000001>;
v0x560ecda79c60_0 .var "Acc", 15 0;
v0x560ecda79d60_0 .net "clk", 0 0, v0x560ecda7bc30_0;  alias, 1 drivers
v0x560ecda79e20_0 .net "enable", 0 0, L_0x560ecda46980;  alias, 1 drivers
v0x560ecda79ef0_0 .net "tick", 0 0, L_0x560ecda8c1c0;  alias, 1 drivers
E_0x560ecda59a00 .event posedge, v0x560ecda79d60_0;
L_0x560ecda8c1c0 .part v0x560ecda79c60_0, 15, 1;
S_0x560ecda79890 .scope function, "log2" "log2" 2 189, 2 189 0, S_0x560ecda79160;
 .timescale -9 -10;
v0x560ecda79a80_0 .var/i "log2", 31 0;
v0x560ecda79b80_0 .var/i "v", 31 0;
TD_test.main.TXD.tickgen.log2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ecda79a80_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x560ecda79b80_0;
    %load/vec4 v0x560ecda79a80_0;
    %ix/vec4 4;
    %shiftr 4;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.5, 8;
    %load/vec4 v0x560ecda79a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ecda79a80_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x560ecda7b1d0 .scope module, "sampler" "PULSE_GEN" 4 58, 4 5 0, S_0x560ecda78ae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "outPin"
P_0x560ecda7b370 .param/l "FREQ" 0 4 5, +C4<00000000000000000000001111101000>;
L_0x560ecda46760 .functor BUFZ 1, v0x560ecda7b6a0_0, C4<0>, C4<0>, C4<0>;
v0x560ecda7b410_0 .net "CLK", 0 0, v0x560ecda7bc30_0;  alias, 1 drivers
v0x560ecda7b520_0 .var "count", 32 0;
v0x560ecda7b600_0 .var "curr", 0 0;
v0x560ecda7b6a0_0 .var "enableOnce", 0 0;
v0x560ecda7b760_0 .net "outPin", 0 0, L_0x560ecda46760;  alias, 1 drivers
    .scope S_0x560ecda76f40;
T_3 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x560ecda2f670_0, 0, 17;
    %end;
    .thread T_3;
    .scope S_0x560ecda76f40;
T_4 ;
    %wait E_0x560ecda59ad0;
    %load/vec4 v0x560ecda77960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x560ecda2f670_0;
    %parti/s 16, 0, 2;
    %pad/u 17;
    %addi 2416, 0, 17;
    %assign/vec4 v0x560ecda2f670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 2416, 0, 17;
    %assign/vec4 v0x560ecda2f670_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560ecda45be0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ecda78180_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560ecda780a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ecda78240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560ecda783c0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560ecda784a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560ecda77b70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ecda77fe0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560ecda77d30_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560ecda77c50_0, 0, 6;
    %end;
    .thread T_5;
    .scope S_0x560ecda45be0;
T_6 ;
    %wait E_0x560ecda59ad0;
    %load/vec4 v0x560ecda77e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x560ecda784a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x560ecda77ef0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560ecda784a0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560ecda45be0;
T_7 ;
    %wait E_0x560ecda59ad0;
    %load/vec4 v0x560ecda77e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560ecda784a0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560ecda77b70_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560ecda77b70_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x560ecda77b70_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560ecda784a0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560ecda77b70_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560ecda77b70_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x560ecda77b70_0, 0;
T_7.4 ;
T_7.3 ;
    %load/vec4 v0x560ecda77b70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560ecda77fe0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x560ecda77b70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ecda77fe0_0, 0;
T_7.8 ;
T_7.7 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560ecda45be0;
T_8 ;
    %wait E_0x560ecda59ad0;
    %load/vec4 v0x560ecda77e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x560ecda783c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x560ecda77d30_0;
    %addi 1, 0, 3;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %assign/vec4 v0x560ecda77d30_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560ecda45be0;
T_9 ;
    %wait E_0x560ecda59ad0;
    %load/vec4 v0x560ecda783c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x560ecda77fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.13 ;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x560ecda78980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.15 ;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x560ecda78980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.17 ;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x560ecda78980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.19 ;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x560ecda78980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.21 ;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x560ecda78980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.23, 8;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.23 ;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x560ecda78980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.25 ;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x560ecda78980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.27 ;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x560ecda78980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.29, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.29 ;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x560ecda78980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.31 ;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x560ecda78980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560ecda783c0_0, 0;
T_9.33 ;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x560ecda45be0;
T_10 ;
    %wait E_0x560ecda59ad0;
    %load/vec4 v0x560ecda78980_0;
    %load/vec4 v0x560ecda783c0_0;
    %parti/s 1, 3, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x560ecda77fe0_0;
    %load/vec4 v0x560ecda780a0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560ecda780a0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560ecda45be0;
T_11 ;
    %wait E_0x560ecda59ad0;
    %load/vec4 v0x560ecda78980_0;
    %load/vec4 v0x560ecda783c0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560ecda77fe0_0;
    %and;
    %assign/vec4 v0x560ecda78180_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x560ecda45be0;
T_12 ;
    %wait E_0x560ecda59ad0;
    %load/vec4 v0x560ecda783c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560ecda77c50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x560ecda77e20_0;
    %load/vec4 v0x560ecda77c50_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x560ecda2deb0_0, 0, 32;
    %fork TD_async_receiver.log2, S_0x560ecda4a250;
    %join;
    %load/vec4  v0x560ecda2c360_0;
    %addi 1, 0, 32;
    %part/s 1;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x560ecda77c50_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x560ecda77c50_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560ecda45be0;
T_13 ;
    %wait E_0x560ecda59ad0;
    %load/vec4 v0x560ecda77e20_0;
    %load/vec4 v0x560ecda77c50_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %load/vec4 v0x560ecda77c50_0;
    %parti/s 5, 0, 2;
    %and/r;
    %and;
    %assign/vec4 v0x560ecda78240_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560ecda7b1d0;
T_14 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x560ecda7b520_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ecda7b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ecda7b600_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x560ecda7b1d0;
T_15 ;
    %wait E_0x560ecda59a00;
    %load/vec4 v0x560ecda7b520_0;
    %cmpi/e 11999, 0, 33;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560ecda7b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560ecda7b600_0;
    %nor/r;
    %and;
    %assign/vec4 v0x560ecda7b6a0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x560ecda7b520_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x560ecda7b520_0;
    %cmpi/e 0, 0, 33;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ecda7b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ecda7b6a0_0, 0;
    %load/vec4 v0x560ecda7b520_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x560ecda7b520_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x560ecda7b520_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x560ecda7b520_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x560ecda79160;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560ecda79c60_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x560ecda79160;
T_17 ;
    %wait E_0x560ecda59a00;
    %load/vec4 v0x560ecda79e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x560ecda79c60_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %addi 315, 0, 16;
    %assign/vec4 v0x560ecda79c60_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 315, 0, 16;
    %assign/vec4 v0x560ecda79c60_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560ecda78dc0;
T_18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560ecda7a5f0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560ecda7a450_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x560ecda78dc0;
T_19 ;
    %wait E_0x560ecda59a00;
    %load/vec4 v0x560ecda7a340_0;
    %load/vec4 v0x560ecda7a530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x560ecda7a2a0_0;
    %assign/vec4 v0x560ecda7a450_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x560ecda7a5f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x560ecda7a030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x560ecda7a450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x560ecda7a450_0, 0;
T_19.2 ;
T_19.1 ;
    %load/vec4 v0x560ecda7a5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.17, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.17 ;
    %jmp T_19.16;
T_19.4 ;
    %load/vec4 v0x560ecda7a530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.19, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.19 ;
    %jmp T_19.16;
T_19.5 ;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.21, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.21 ;
    %jmp T_19.16;
T_19.6 ;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.23, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.23 ;
    %jmp T_19.16;
T_19.7 ;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.25, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.25 ;
    %jmp T_19.16;
T_19.8 ;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.27, 8;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.27 ;
    %jmp T_19.16;
T_19.9 ;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.29, 8;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.29 ;
    %jmp T_19.16;
T_19.10 ;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.31, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.31 ;
    %jmp T_19.16;
T_19.11 ;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.33, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.33 ;
    %jmp T_19.16;
T_19.12 ;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.35, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.35 ;
    %jmp T_19.16;
T_19.13 ;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.37, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.37 ;
    %jmp T_19.16;
T_19.14 ;
    %load/vec4 v0x560ecda7a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.39, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560ecda7a5f0_0, 0;
T_19.39 ;
    %jmp T_19.16;
T_19.16 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x560ecda4a030;
T_20 ;
    %vpi_call 3 16 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560ecda4a030 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ecda7bc30_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 3 20 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x560ecda4a030;
T_21 ;
    %delay 400, 0;
    %load/vec4 v0x560ecda7bc30_0;
    %inv;
    %store/vec4 v0x560ecda7bc30_0, 0, 1;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./async.v";
    "test.v";
    "./top.v";
