IP Upgrade report for Baremetal_Setup
Wed Jul 29 14:23:58 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed Jul 29 14:23:58 2020           ;
; Quartus Prime Version        ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                ; Baremetal_Setup                             ;
; Top-level Entity Name        ; DE1_SoC_top_level                           ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                           ;
+-------------+----------------+---------+------------------------------------------+----------------------+------------------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File                     ; Generation File Path ; New Source File                          ; Message ;
+-------------+----------------+---------+------------------------------------------+----------------------+------------------------------------------+---------+
; soc_system  ; Qsys           ; 17.0    ; qsys/soc_system/synthesis/soc_system.qip ; qsys/soc_system.qsys ; qsys/soc_system/synthesis/soc_system.qip ;         ;
+-------------+----------------+---------+------------------------------------------+----------------------+------------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "qsys/soc_system.qsys" to "qsys/soc_system.BAK.qsys"
Info (11902): Backing up file "qsys/soc_system/synthesis/soc_system.vhd" to "qsys/soc_system.BAK.vhd"
Info (11837): Started upgrading IP component Qsys with file "qsys/soc_system.qsys"
Info: 2020.07.29.14:16:12 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2020.07.29.14:16:12 Info: Finished upgrading the ip cores
Info: 2020.07.29.14:17:24 Info: Saving generation log to /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system
Info: 2020.07.29.14:17:24 Info: Starting: Create simulation model
Info: 2020.07.29.14:17:25 Info: Loading qsys
Info: 2020.07.29.14:17:25 Info: Reading input file
Info: 2020.07.29.14:17:25 Info: Adding buttons_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module buttons_0
Info: 2020.07.29.14:17:25 Info: Adding clk_0 [clock_source 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module clk_0
Info: 2020.07.29.14:17:25 Info: Adding hex_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module hex_0
Info: 2020.07.29.14:17:25 Info: Adding hex_1 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module hex_1
Info: 2020.07.29.14:17:25 Info: Adding hex_2 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module hex_2
Info: 2020.07.29.14:17:25 Info: Adding hex_3 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module hex_3
Info: 2020.07.29.14:17:25 Info: Adding hex_4 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module hex_4
Info: 2020.07.29.14:17:25 Info: Adding hex_5 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module hex_5
Info: 2020.07.29.14:17:25 Info: Adding hps_0 [altera_hps 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module hps_0
Info: 2020.07.29.14:17:25 Info: Adding leds_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module leds_0
Info: 2020.07.29.14:17:25 Info: Adding switches_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:17:25 Info: Parameterizing module switches_0
Info: 2020.07.29.14:17:25 Info: Building connections
Info: 2020.07.29.14:17:25 Info: Parameterizing connections
Info: 2020.07.29.14:17:25 Info: Validating
Info: 2020.07.29.14:17:45 Info: Done reading input file
Info: 2020.07.29.14:17:52 Info: soc_system.buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.07.29.14:17:52 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.07.29.14:17:52 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.07.29.14:17:52 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.07.29.14:17:52 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2020.07.29.14:17:52 Info: soc_system.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.07.29.14:18:02 Info: soc_system: Generating soc_system "soc_system" for SIM_VHDL
Info: 2020.07.29.14:18:33 Info: buttons_0: Starting RTL generation for module 'soc_system_buttons_0'
Info: 2020.07.29.14:18:33 Info: buttons_0:   Generation command is [exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons_0 --dir=/tmp/alt8472_2418425673235702361.dir/0002_buttons_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0002_buttons_0_gen//soc_system_buttons_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0002_buttons_0_gen
Info: 2020.07.29.14:18:33 Info: buttons_0: Done RTL generation for module 'soc_system_buttons_0'
Info: 2020.07.29.14:18:33 Info: buttons_0: "soc_system" instantiated altera_avalon_pio "buttons_0"
Info: 2020.07.29.14:18:33 Info: hex_0: Starting RTL generation for module 'soc_system_hex_0'
Info: 2020.07.29.14:18:33 Info: hex_0:   Generation command is [exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_hex_0 --dir=/tmp/alt8472_2418425673235702361.dir/0003_hex_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0003_hex_0_gen//soc_system_hex_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0003_hex_0_gen
Info: 2020.07.29.14:18:34 Info: hex_0: Done RTL generation for module 'soc_system_hex_0'
2020.07.29.14:18:34 Info: hex_0: "soc_system" instantiated altera_avalon_pio "hex_0"
2020.07.29.14:18:34 Info: hps_0: "Running  for module: hps_0"
Info: 2020.07.29.14:18:37 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.07.29.14:18:38 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.07.29.14:18:38 Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.07.29.14:18:38 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2020.07.29.14:18:41 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2020.07.29.14:18:41 Info: leds_0: Starting RTL generation for module 'soc_system_leds_0'
Info: 2020.07.29.14:18:41 Info: leds_0:   Generation command is [exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt8472_2418425673235702361.dir/0004_leds_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0004_leds_0_gen//soc_system_leds_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0004_leds_0_gen
Info: 2020.07.29.14:18:42 Info: leds_0: Done RTL generation for module 'soc_system_leds_0'
Info: 2020.07.29.14:18:42 Info: leds_0: "soc_system" instantiated altera_avalon_pio "leds_0"
Info: 2020.07.29.14:18:42 Info: switches_0: Starting RTL generation for module 'soc_system_switches_0'
Info: 2020.07.29.14:18:42 Info: switches_0:   Generation command is [exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_switches_0 --dir=/tmp/alt8472_2418425673235702361.dir/0005_switches_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0005_switches_0_gen//soc_system_switches_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0005_switches_0_gen
Info: 2020.07.29.14:18:43 Info: switches_0: Done RTL generation for module 'soc_system_switches_0'
2020.07.29.14:18:43 Info: switches_0: "soc_system" instantiated altera_avalon_pio "switches_0"
Info: 2020.07.29.14:18:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:18:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:18:45 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:18:45 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:18:45 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:18:45 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:18:46 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:18:46 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:18:46 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:18:49 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2020.07.29.14:18:49 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2020.07.29.14:18:49 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2020.07.29.14:18:49 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2020.07.29.14:18:49 Info: switches_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "switches_0_s1_translator"
Info: 2020.07.29.14:18:49 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2020.07.29.14:18:49 Info: switches_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "switches_0_s1_agent"
Info: 2020.07.29.14:18:49 Info: switches_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "switches_0_s1_agent_rsp_fifo"
Info: 2020.07.29.14:18:49 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2020.07.29.14:18:50 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2020.07.29.14:18:50 Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: 2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules
Info: 2020.07.29.14:18:50 Info: switches_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "switches_0_s1_burst_adapter"
Info: 2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules
Info: 2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules
Info: 2020.07.29.14:18:50 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2020.07.29.14:18:50 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2020.07.29.14:18:50 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2020.07.29.14:18:50 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules
Info: 2020.07.29.14:18:50 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2020.07.29.14:18:50 Info: border: "hps_io" instantiated altera_interface_generator "border"
2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules/verbosity_pkg.sv
2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules
Info: 2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules
Info: 2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules
Info: 2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules
Info: 2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules
Info: 2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules
Info: 2020.07.29.14:18:50 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2020.07.29.14:18:50 Info: soc_system: Done "soc_system" with 25 modules, 52 files
Info: 2020.07.29.14:18:51 Info: qsys-generate succeeded.
Info: 2020.07.29.14:18:51 Info: Finished: Create simulation model
Info: 2020.07.29.14:18:51 Info: Starting: Create Modelsim Project.
Info: 2020.07.29.14:18:51 Info: sim-script-gen --spd=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/soc_system.spd --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation
Info: 2020.07.29.14:18:51 Info: Doing: ip-make-simscript --spd=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/soc_system.spd --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation
Info: 2020.07.29.14:18:53 Info: Generating the following file(s) for MODELSIM simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation
Info: 2020.07.29.14:18:53 Info:     mentor
Info: 2020.07.29.14:18:53 Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib
Info: 2020.07.29.14:18:53 Info: Generating the following file(s) for VCSMX simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation
Info: 2020.07.29.14:18:53 Info:     synopsys/vcsmx
Info: 2020.07.29.14:18:53 Info:     synopsys/vcsmx
Info: 2020.07.29.14:18:53 Info: Generating the following file(s) for NCSIM simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation
Info: 2020.07.29.14:18:53 Info:     cadence
Info: 2020.07.29.14:18:53 Info:     cadence
Info: 2020.07.29.14:18:53 Info:     cadence
Info: 2020.07.29.14:18:53 Info:     25 .cds.lib files in cadence/cds_libs
Info: 2020.07.29.14:18:53 Info: Generating the following file(s) for RIVIERA simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation
Info: 2020.07.29.14:18:53 Info:     aldec
Info: 2020.07.29.14:18:53 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation
Info: 2020.07.29.14:18:53 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2020.07.29.14:18:53 Info: Finished: Create Modelsim Project.
Info: 2020.07.29.14:18:53 Info: Starting: Create block symbol file (.bsf)
Info: 2020.07.29.14:18:54 Info: Loading qsys
Info: 2020.07.29.14:18:54 Info: Reading input file
Info: 2020.07.29.14:18:54 Info: Adding buttons_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module buttons_0
Info: 2020.07.29.14:18:54 Info: Adding clk_0 [clock_source 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module clk_0
Info: 2020.07.29.14:18:54 Info: Adding hex_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module hex_0
Info: 2020.07.29.14:18:54 Info: Adding hex_1 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module hex_1
Info: 2020.07.29.14:18:54 Info: Adding hex_2 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module hex_2
Info: 2020.07.29.14:18:54 Info: Adding hex_3 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module hex_3
Info: 2020.07.29.14:18:54 Info: Adding hex_4 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module hex_4
Info: 2020.07.29.14:18:54 Info: Adding hex_5 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module hex_5
Info: 2020.07.29.14:18:54 Info: Adding hps_0 [altera_hps 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module hps_0
Info: 2020.07.29.14:18:54 Info: Adding leds_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module leds_0
Info: 2020.07.29.14:18:54 Info: Adding switches_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:18:54 Info: Parameterizing module switches_0
Info: 2020.07.29.14:18:54 Info: Building connections
Info: 2020.07.29.14:18:54 Info: Parameterizing connections
Info: 2020.07.29.14:18:54 Info: Validating
Info: 2020.07.29.14:19:15 Info: Done reading input file
Info: 2020.07.29.14:19:21 Info: soc_system.buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.07.29.14:19:21 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.07.29.14:19:21 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.07.29.14:19:21 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.07.29.14:19:21 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2020.07.29.14:19:21 Info: soc_system.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.07.29.14:19:23 Info: Loading qsys
Info: 2020.07.29.14:19:23 Info: Reading input file
Info: 2020.07.29.14:19:23 Info: Adding buttons_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module buttons_0
Info: 2020.07.29.14:19:23 Info: Adding clk_0 [clock_source 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module clk_0
Info: 2020.07.29.14:19:23 Info: Adding hex_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module hex_0
Info: 2020.07.29.14:19:23 Info: Adding hex_1 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module hex_1
Info: 2020.07.29.14:19:23 Info: Adding hex_2 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module hex_2
Info: 2020.07.29.14:19:23 Info: Adding hex_3 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module hex_3
Info: 2020.07.29.14:19:23 Info: Adding hex_4 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module hex_4
Info: 2020.07.29.14:19:23 Info: Adding hex_5 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module hex_5
Info: 2020.07.29.14:19:23 Info: Adding hps_0 [altera_hps 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module hps_0
Info: 2020.07.29.14:19:23 Info: Adding leds_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module leds_0
Info: 2020.07.29.14:19:23 Info: Adding switches_0 [altera_avalon_pio 20.1]
Info: 2020.07.29.14:19:23 Info: Parameterizing module switches_0
Info: 2020.07.29.14:19:23 Info: Building connections
Info: 2020.07.29.14:19:23 Info: Parameterizing connections
Info: 2020.07.29.14:19:23 Info: Validating
Info: 2020.07.29.14:19:41 Info: Done reading input file
Info: 2020.07.29.14:19:47 Info: soc_system.buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.07.29.14:19:47 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.07.29.14:19:47 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.07.29.14:19:47 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.07.29.14:19:47 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2020.07.29.14:19:47 Info: soc_system.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.07.29.14:21:08 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2020.07.29.14:21:31 Info: buttons_0: Starting RTL generation for module 'soc_system_buttons_0'
Info: 2020.07.29.14:21:31 Info: buttons_0:   Generation command is [exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons_0 --dir=/tmp/alt8472_2418425673235702361.dir/0023_buttons_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0023_buttons_0_gen/
Info: 2020.07.29.14:21:31 Info: buttons_0: Done RTL generation for module 'soc_system_buttons_0'
2020.07.29.14:21:31 Info: buttons_0: "soc_system" instantiated altera_avalon_pio "buttons_0"
Info: 2020.07.29.14:21:31 Info: hex_0: Starting RTL generation for module 'soc_system_hex_0'
Info: 2020.07.29.14:21:31 Info: hex_0:   Generation command is [exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_hex_0 --dir=/tmp/alt8472_2418425673235702361.dir/0024_hex_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0024_hex_0_gen/
Info: 2020.07.29.14:21:32 Info: hex_0: Done RTL generation for module 'soc_system_hex_0'
2020.07.29.14:21:32 Info: hex_0: "soc_system" instantiated altera_avalon_pio "hex_0"
Info: 2020.07.29.14:21:32 Info: hps_0: "Running  for module: hps_0"
Info: 2020.07.29.14:21:34 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.07.29.14:21:36 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.07.29.14:21:36 Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.07.29.14:21:36 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2020.07.29.14:21:37 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2020.07.29.14:21:37 Info: leds_0: Starting RTL generation for module 'soc_system_leds_0'
2020.07.29.14:21:37 Info: leds_0:   Generation command is [exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt8472_2418425673235702361.dir/0025_leds_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0025_leds_0_gen/
Info: 2020.07.29.14:21:38 Info: leds_0: Done RTL generation for module 'soc_system_leds_0'
Info: 2020.07.29.14:21:38 Info: leds_0: "soc_system" instantiated altera_avalon_pio "leds_0"
Info: 2020.07.29.14:21:38 Info: switches_0: Starting RTL generation for module 'soc_system_switches_0'
2020.07.29.14:21:38 Info: switches_0:   Generation command is [exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_switches_0 --dir=/tmp/alt8472_2418425673235702361.dir/0026_switches_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0026_switches_0_gen/
Info: 2020.07.29.14:21:38 Info: switches_0: Done RTL generation for module 'soc_system_switches_0'
2020.07.29.14:21:38 Info: switches_0: "soc_system" instantiated altera_avalon_pio "switches_0"
Info: 2020.07.29.14:21:40 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:21:40 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:21:40 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:21:41 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:21:41 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:21:41 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:21:41 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:21:42 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:21:42 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2020.07.29.14:21:45 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2020.07.29.14:21:45 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2020.07.29.14:21:45 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2020.07.29.14:21:45 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2020.07.29.14:21:45 Info: switches_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "switches_0_s1_translator"
Info: 2020.07.29.14:21:45 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2020.07.29.14:21:45 Info: switches_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "switches_0_s1_agent"
Info: 2020.07.29.14:21:45 Info: switches_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "switches_0_s1_agent_rsp_fifo"
Info: 2020.07.29.14:21:45 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2020.07.29.14:21:46 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2020.07.29.14:21:46 Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: 2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules
Info: 2020.07.29.14:21:46 Info: switches_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "switches_0_s1_burst_adapter"
Info: 2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules
Info: 2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules
Info: 2020.07.29.14:21:46 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2020.07.29.14:21:46 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2020.07.29.14:21:46 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2020.07.29.14:21:46 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules
Info: 2020.07.29.14:21:46 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2020.07.29.14:23:16 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2020.07.29.14:23:16 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2020.07.29.14:23:16 Info: soc_system: Done "soc_system" with 25 modules, 82 files
Info: 2020.07.29.14:23:19 Info: qsys-generate succeeded.
Info: 2020.07.29.14:23:19 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "qsys/soc_system.qsys"
Info (23030): Evaluation of Tcl script /home/tijmen/intelFPGA/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Wed Jul 29 14:24:42 2020
    Info: Elapsed time: 00:10:31
    Info: Total CPU time (on all processors): 00:06:24


