C0DRB3,VAR_0
C1DRB3,VAR_1
DCC,VAR_2
DCC_ADDRESSING_MODE_MASK,VAR_3
DCC_CHANNEL_XOR_BIT_17,VAR_4
DCC_CHANNEL_XOR_DISABLE,VAR_5
DRM_ERROR,FUNC_0
I915_BIT_6_SWIZZLE_9,VAR_6
I915_BIT_6_SWIZZLE_9_10,VAR_7
I915_BIT_6_SWIZZLE_9_10_11,VAR_8
I915_BIT_6_SWIZZLE_9_10_17,VAR_9
I915_BIT_6_SWIZZLE_9_11,VAR_10
I915_BIT_6_SWIZZLE_9_17,VAR_11
I915_BIT_6_SWIZZLE_NONE,VAR_12
I915_BIT_6_SWIZZLE_UNKNOWN,VAR_13
I915_READ,FUNC_1
I915_READ16,FUNC_2
INTEL_INFO,FUNC_3
IS_G33,FUNC_4
IS_GEN2,FUNC_5
IS_GEN3,FUNC_6
IS_GEN5,FUNC_7
IS_MOBILE,FUNC_8
IS_VALLEYVIEW,FUNC_9
MAD_DIMM_A_SIZE_MASK,VAR_14
MAD_DIMM_B_SIZE_MASK,VAR_15
MAD_DIMM_C0,VAR_16
MAD_DIMM_C1,VAR_17
i915_gem_detect_bit_6_swizzle,FUNC_10
dev,VAR_18
dev_priv,VAR_19
swizzle_x,VAR_20
swizzle_y,VAR_21
dimm_c0,VAR_22
dimm_c1,VAR_23
dcc,VAR_24
