bound model check use satisfi solv phrase model check refer algorithm explor state space transit system determin obey specif intend behavior algorithm perform exhaust verif highli automat manner thu attract much interest industri model check program commerci market howev model check held back state explos problem problem number state system grow exponenti number system compon much research devot amelior problemin tutori first give brief overview histori model check date focu recent techniqu combin model check satisfi solv techniqu known bound model check fast explor state space type problem seem offer larg perform improv previou approach review experi bound model check public domain industri design propos methodolog appli techniqu industri invari check summar pro con new technolog discuss futur research effort extend capabl b figur must caus initi state visit infinit often particular reason counter work way use exampl illustr fair constraint impos bound model check given fair constraint counterexampl live properti afba would need includ transit 00 state path loop addit constraint b hold somewher loop chang gener boolean formula follow backloop ts2s3 state s3 requir equival either s0 s1 s2 add term requir ab hold loop exampl possibl loop s2 s0 case s3 s0 would replac a3 ci defin ai bi counterexampl would satisfi fair constraint case result proposit formula would unsatisfi 34 convers cnf satisfi test proposit formula known npcomplet problem known decis procedur exponenti worst case howev may use differ heurist guid search therefor exhibit differ averag complex practic precis character hard certain proposit problem difficult like depend specif decis procedur use mani proposit decis procedur assum input problem cnf conjunct normal form usual goal reduc size cnf version formula although may alway reduc complex search experi howev reduc size cnf reduc time satisfi test well cnf repres set claus claus set liter liter either posit neg proposit variabl word formula conjunct claus claus disjunct liter exampl b c e repres ffabcgfdegg cnf also refer claus form given boolean formula f one may replac boolean oper f appli distribut rule de morgan law convert f cnf size convert formula exponenti respect size f worst case occur f disjunct normal form avoid exponenti explos use structur preserv claus form transform 28 procedur booltocnf f vf f case cach f v return clausevf return claus f vf f hg return clausevf fig 2 algorithm gener conjunct normal form f g h boolean formula v vh vg boolean variabl repres boolean oper figur outlin procedur statement underlin repres differ case consid assign symbol denot equal given boolean formula f boolto return set claus c satisfi origin formula f satisfi note c logic equival origin formula rather preserv satisfi procedur travers syntact structur f introduc new variabl subexpress gener claus relat new variabl figur 2 use symbol g h denot subexpress boolean formula f use vf vg vh denot new variabl introduc f g h c1 c2 denot set claus subexpress q cach call cachedq return variabl vq introduc q procedur claus translat boolean formula claus form replac boolean connect implic equal etc combin negat oper subsequ convert deriv formula conjunct normal form brute forc manner appli distribut rule de morgan law exampl u v boolean variabl claus call u return ffuvgfuvgg note claus never call booltocnf 3 liter practic cost convers quit accept v vh vg boolean variabl boolean oper v vh vg logic equival claus form clausevf vh vg 4 claus contain 3 liter intern repres boolean formula f direct acycl graph dag ie common subterm f share procedur booltocnf preserv share subterm subterm f one set claus gener boolean formula f booltocnf ftrue gener claus set c ojfj variabl ojfj claus jfj size dag f figur 2 assum f involv binari oper howev unari oper negat handl similarli also extend procedur handl oper multipl operand particular treat conjunct disjunct nari oper exampl let us assum vf repres formula vni0 ti claus form ffvf t0gfvf t1gfvf tngfvf t0tngg treat binari oper need introduc n1 new variabl subterm vni0 ti optim comparison two regist r occur subformula v1i50ri convert claus form without introduc new variabl 4 experiment result carnegiemellon univers model checker implement call bmc base bound model check input languag subset smv languag 26 take circuit descript properti proven user suppli time bound k gener type proposit formula describ section 31 support dimac format 20 cnf formula input format prover tool 5 base stalmarck method 35 experi use prover tool well two public domain sat solver sato 39 grasp 33 use dimac format first discuss experi circuit avail public domain known difficult bddbase approach first investig sequenti multipli shift add multipli 12 specifi sequenti multipli finish output output certain combin multipli c6288 circuit iscas85 benchmark set input word appli multipli c6288 multipli 16x16 bit multipli allow 16 output bit 12 togeth overflow bit check properti output bit individu result shown tabl 1 bddbase model checker use manual chosen variabl order bit regist interleav dynam reorder applic tri chang reorder fli fail find consider better order reason amount time proof multipli finish finit number step involv verif simpl live properti check instantli bdd base method bound model check 25 asynchron circuit distribut mutual exclus describ consist n cell n user want exclus access share resourc prove live properti request use resourc eventu acknowledg live properti true asynchron gate delay execut indefinit assumpt model fair constraint fair constraint explain section 33 cell exactli gate therefor model n bit sec mb sec mb sato sec mb prover sec mb13579111315 43983 73 26 sum 71923 2202 23970 1066 tabl 1 16x16 bit sequenti shift add multipli overflow flag 16 output bit n number cell sinc bound maxim length counterexampl verif circuit could verifi live properti complet rather show counterexampl particular length k illustr perform bound model check chose 510 result found tabl 2 repeat experi buggi design simpli remov sever fair constraint prover sato gener counterexampl 2 step loop nearli instantli see tabl 3 cell sec mb sec mb sato sec mb prover sec mb sato sec mb prover sec mb3579111315 4857 9 5 22 8 9 8 107 19 168 22 54 5 444 9 tabl 2 live one user dme cell sec mb sec mb sato sec mb prover sec mb3579111315 5622 38 segment 28 14 44 413 702 719 702 tabl 3 counterexampl live buggi dme 5 experi industri design section discuss seri experi industri design check whether certain predic invari design first explain optim bound model check use experi 51 bound cone influenc cone influenc reduct well known technique3 reduc size model proposit formula specif depend state variabl structur basic idea cone influenc coi reduct construct depend graph state variabl specif build depend graph state variabl repres node node edg eman node repres state variabl upon combin depend set state variabl depend graph call coi variabl specif paper call classic coi differenti bound version variabl classic coi influenc valid specif therefor remov model idea extend call bound cone influenc formal definit bound coi given 4 give intuit explan intuit bound time interv need consid everi state variabl classic coi time point exampl check ef p p proposit formula time bound k 0 would need consid state variabl upon p combin depend initi valu consist p hold ef p would evalu true without need consid addit state variabl classic coi let us conveni call set state variabl upon p combin depend initi support could prove ef p true want check would need consid set state variabl upon initi support depend may includ alreadi initi support set feedback present underli circuit clearli set union initi support set plu second support set state variabl upon truth valu ef p depend time 1 alway subset state variabl entir classic coi restrict expand formula 1 section 31 variabl bound coi particular k get smaller cnf formula gener expand entir classic coi main idea behind bound cone influenc 3 cone influenc reduct seem discov util number peopl independ note seen special case kurshan local reduct 23 52 powerpc circuit experi ran experi subcircuit powerpc microprocessor design motorola somerset design center austin texa processor design somerset design insert assert regist transfer level rtl simul model boolean express import safeti properti ie properti hold time point assert ever fals simul immedi error flag experi check use bmc two public domain sat checker sato grasp 20 assert chosen 5 differ processor design block turn ag p properti p origin assert 1 check whether p tautolog 2 check whether p otherwis invari 3 check whether ag p held variou time bound k 0 20 gate level netlist 5 design block translat smv file latch repres state variabl individu next state initi state assign latter assign 0 1 valu knew latch would design poweronreset sequence4 primari input design block model unconstrain state variabl ie neither next state initi state assign combin tautolog check elimin initi statement ran bmc bound check inner proposit formula p ag p specif condit specif could hold p true assign state variabl support invari check entail check whether proposit formula hold initi state preserv transit relat latter mean successor state satisfi formula also satisfi condit met call predic induct invari ran bmc input file initi assign intact design block p ag p specif time bound determin whether formula p held singl valid initi state design ran bmc mode design block ag p specif initi assign remov input file instead initi state predic ad indic initi state state satisfi p note realli believ initi state actual satisfi p techniqu simpli way get bmc tool check successor state satisfi p one time step time bound k set 1 ag p specif check specif held show p preserv transit relat sinc ag p could hold circumst successor everi state satisfi p also satisfi p note ag p hold condit could possibl due exclus behavior unreach state instanc unreach state exist satisfi p successor s0 check would fail therefor possibl bad behavior unreach state techniqu show p invari show howev found type induct invari check inexpens bound model check therefor valuabl fact made cornerston methodolog recommend section 6 experi use grasp 33 sato 38 satisfi solver give result howev indic solver came rather show best result two actual interest justif experi time need satisfi solv often second usual minut howev problem instanc particular sat tool labor far longer timeout limit reach quit often found one sat solv tool need abort problem instanc anoth tool handl quickli addit solver often switch role later problem instanc former slow solver suddenli becom fast former fast one slow sinc memori cost satisfi solv usual slight make sens give particular sat problem parallel sever solver version solver differ command line argument simpli take first result come method run multipl solver job someth recommend smv input file given recent version smv model checker smv1version refer earlier compar bdd base model check 20 smv run check ag p specifi cation separ run smv use command line option enabl earli detect 4 microprocessor gener design specifi reset sequenc powerpc design result valu latch known design appropri initi state model check reachabl analysi fals ag p properti mode verifi need comput fixpoint counterexampl exist made comparison bmc appropri also enabl dynam variabl order run smv experi run wall clock time limit satisfi solver given 15 minut wall clock time maximum complet run smv given hour run bmc never time task translat design descript specif usual done quit quickli satisfi solv smv run done rs6000 model 390 workstat 256 megabyt local memori 53 environ model model interfac subcircuit ran experi rest microprocessor extern comput system processor would eventu place commonli refer environ model one would ideal like environ model subcircuit experi sinc close system rather depend correct function upon input constraint ie certain input combin sequenc occur rest system must guarante 21 howev type invari check one would alway assur true posit sinc safeti properti hold total unconstrain environ hold real environ proven 13 18 like industri design team would first check safeti properti unconstrain environ sinc care environ model time consum would decid individu basi properti fail invest environ model accur model check order separ fals failur real one hope digit simul find real violat exist importantli model checker counterexampl could provid hint simul complet design subcircuit may need run instanc counterexampl may indic certain instruct need execut certain except occur etc properti pass invari test need digit simul thu conserv cpu resourc exampl run neg prove upon inspect design fals neg experi still yield howev use inform capac speed bound model check section 6 describ methodolog reduc elimin fals neg 54 experiment result mention check 20 safeti properti distribut across 5 design block singl powerpc micro processor control circuit littl datapath element size follow circuit latch pi gate bbc 209 479 4852 ccc 371 336 4529 cdc 278 319 5474 dlc 282 297 2205 circuit spec latch pi dlc 7 119 153 tabl 4 classic coi primari input tabl 4 report size circuit classic coi reduct appli ag p specif given arbitrari numer label circuit relat specif differ design block eg specif 2 dlc way relat specif 2 sdc mani properti involv much cone circuitri design block seen larg number specif cone influenc number latch pi howev reduc circuit ident one specif anoth though share much circuitri tabl 5 give result tautolog induct invari check p ag p specifica tion run done bound coi enabl column tautolog check preserv transit relat preserv initi state last two condit must hold boolean formula induct invari ay leftmost part column indic condit hold n record time memori usag may appear separ slash record time 1 second memori usag 5 megabyt otherwis appear insignific time memori seen tautolog invari check remark inexpens extrem import find quit costli bdd base method heart verif methodolog propos section 6 surpris small number assert combin tautolog expect design would tri insur safeti properti held reli combin oppos sequenti circuitri howev real environ may fact constrain input design block combin combin tautolog see section 6 discuss state mani exampl exhibit fals neg low time bound exampl found induct invari satisfi solv went quickli high valu k counterexampl exist low valu k properti invari difficult sat run neither counterexampl proof correct found tabl 6 show four exampl type bbc spec 1 3 4 sdc spec 1 result obtain use bound coi also ran exampl use classic coi observ improv bound coi bring rel classic coi wear higher k valu specif valu near 10 intuit due fact extend time eventu comput valuat state variabl classic cone influenc howev sinc expect bound model check effect find short counterexampl bound coi help augment system strength tabl 6 long k highest k valu satisfi solv accomplish var claus list number liter claus cnf file highest k level time column give cpu time second run highest k valu regard memori usag usual exceed ten megabyt roughli storag need cnf formula tabl 7 list circuit specif either shown induct invari counterexampl found column hold indic find induct invari n exist counterexampl counterexampl next column fail k give valu k counterexampl found sinc counterexampl found k valu 2 list time memori usag extrem slight case satisfi solv took less second memori usag never exceed 5 megabyt lastli result bddbase model check smv given 20 properti separ complet one verif 19 other time one hour wall clock time smv run somerset comput network allow unimped access cpu run still circumst smv abl complet verif sdc specif 3 classic coi specif gave small circuit 23 latch 15 pi smv found specif fals initi state approxim 2 minut even howev contrast bmc need 2 second translat specif cnf satisfi solver need less 1 second check 55 comparison bdd base model check use reflect experi powerpc microprocessor circuit show first experi interpret evid bdd base model checker handl circuit size given approxim techniqu instanc certain portion circuit delet approxim simpler boolean function still yield true posit invari check could employ verif may gone circumst howev experi run give measur size limit bdd base sat base model check input constraint prove easi reach state violat purport invari note empir mani user bdd base tool much harder build bdd incorrect design correct design theoret explan may well circuit spec tautolog tran reln init state dlc 6 n n tabl 5 tautolog invari check result circuit spec long k var claus time tabl 6 size measur difficult exampl circuit spec hold fail k dlc dlc 6 n 2 dlc 7 n 0 tabl 7 invari counterexampl smv anoth bdd base model checker could success complet mani properti check version design accur input constraint howev way credit bound model check seem abl handl problem instanc difficult bdd anoth observ design larg number error random digit simul find counterexampl quickli mani commerci formal verif tool first run random digit simul design see properti violat detect easili experi feel like would found quick counterexampl howev show bound model check least power method buggi designsyet bound model check addit capabl conduct exhaust search within certain limit limit big question bound model check whether find long coun terexampl clearli advantag bdd base model check bdd built manipul infinit comput path ie loop state graph examin often mention bdd built manipul case even bound model check run mani time step give exhaust verif time step certainli worth run experi produc inform would answer question expect length counterexampl verif attempt 4 yield neither counterexampl proof correct simpli time mean properti check design buggi depth check four bbc spec 1 3 4 sdc spec 1 bmc abl go 4 10 5 4 time step respect see tabl 6 thu expect current technolog might limit 5 time step larg design cours could let sat tool run longer undoubtedli would extend number goal experi tri see one could expect run larg number design verifi much time could spent individu verif felt would replic condit would occur indu tri still even end limit end explor within 5 10 time step initi state explor done quickli exhaust certain aid find design error industri cours hope extend limit research lastli result invari check speak believ perform would improv given accur input constraint logic reason believ otherwis yet hard improv exist perform sinc nearli everi invari check complet 1 second 6 verif methodolog experiment result lead us propos autom methodolog check safeti properti industri design follow assum design divid separ block norm hierarch vlsi design methodolog follow 1 annot design block boolean formula requir hold time point call block inner assert 2 annot design block boolean formula describ constraint block input call block input constraint 3 use procedur outlin section 62 check block inner assert input constraint use bound model check satisfi solv methodolog could extend includ monitor satisfact sequenti constraint manner describ 21 input constraint consid context bdd base model check 61 incorpor constraint let us consid proposit input constraint valuat circuit input must alway consist discuss kripk structur section 2 use model digit hardwar system defin unrol transit relat kripk structur formula 1 section 31 incorpor input constraint unrol transit relat shown assum input constraint given proposit formula c state variabl repres input speak check invari input constraint mean use formula 2 place formula 1 unrol transit relat 62 safeti properti check procedur step check whether block inner assert p invari input constraint c 1 check whether p combin tautolog unconstrain k use formula 1 exit 2 check whether p induct invari unconstrain k use formula 1 exit 3 check whether p combin tautolog presenc input constraint use formula 2 go step 6 4 check whether p induct invari presenc input constraint use formula 2 go step 6 5 check bound length counterexampl exist ag p presenc input constraint use formula 2 one found need examin c sinc counterexampl would exist without input constraints5 counterexampl found go step 6 input constraint may need reformul procedur repeat step 3 6 check input constraint c pertin design block explain input constrain one design block gener output anoth design block b check input constraint turn inner assert b check procedur one must take precaut circular reason circular reason detect automat howev therefor barrier methodolog eas carri tautolog invari check indic entir feasibl search counterexampl step 5 may becom costli high k valu howev arbitrarili limit expect design team would set limit formal verif would complement use simul remaind avail resourc conclus summar advantag bound model check follow bound model check entail slight memori cpu usag especi user will push time bound k limit encourag result larger valu k well 32 techniqu extrem fast invari check counterexampl wit minim length make easi understand techniqu lend well autom sinc need littl byhand intervent disadvantag bound model check present implement limit type properti check clear evid techniqu consist find long counterexampl wit discuss follow current stage develop bound model check alon replac tradit symbol model check techniqu base bdd entir howev combin tradit techniqu bound model check abl handl verif task consist particularli larger design bdd explod bound model check often still abl find design error experi violat certain environ assumpt sinc bound model check rather recent techniqu lot direct futur research 1 use domain knowledg guid search sat procedur 2 new techniqu approach complet especi safeti properti check may possibl 3 combin bound model check reduct techniqu 5 impli theorem 13 18 mention section 52 4 lastli combin bound model check partial bdd approach reader may also refer 32 present success heurist choos decis variabl sat procedur context bound model check industri design 37 earli result combin bdd bound model check report see also 1 relat approach effort continu direct expect techniqu success industri arena present constitut feel prompt increas interest research area good impel us faster toward valuabl solut r automat verif finiest concurr system use tempor logic specifc verif futur bux cach coher protocol model check abstract model check abstract model check verifi tempor properti sequenti machin without build state diagram comput procedur quantif theori build decis procedur modal logic proposit decis procedur case studi modal model check modular verif intermedi design languag analysi second dimac implement challeng design constraint symbol model check push envelop plan test gener use boolean satisfi design selftim circuit distribut mutual exclus symbol model check approach state explos problem comput theori implement sequenti hardwar equival structurepreserv claus form translat specif verif concurr system cesar analyz powerpc 620 microprocessor silicon failur use model check effici bdd algorithm fsm synthesi verif tune sat checker bound modelcheck search algorithm satisfi problem combin switch circuit algorithm solv boolean satisfi combin circuit combin test gener use satisfi combin decis diagram sat procedur effici symbol model check decis procedur proposit logic sato effici proposit prover tr automat verif finitest concurr system use tempor logic specif graphbas algorithm boolean function manipul structurepreserv claus form translat repres circuit effici symbol model check model check abstract symbol model check model check modular verif model check abstract computeraid verif coordin process intermedi design languag analysi algorithm solv boolean satisfi combin circuit symbol model check use sat procedur instead bdd comput procedur quantif theori symbol model check symbol model check without bdd symbol reachabl analysi base satsolv industri success verif tool base stmyampersandaringlmarck method design constraint symbol model check verifiy safeti properti power pc microprocessor use symbol model check without bdd combin decis diagram sat procedur effici symbol model check tune sat checker bound model check introduct comput theori implement sequenti hardwar equival verifi tempor properti sequenti machin without build state diagram analyz powerpctm620 microprocessor silicon failur use model check design synthesi synchron skeleton use branchingtim tempor logic verif futurebu cach coher protocol build decis procedur modal logic proposit decis procedur case studi modal k sato ctr wojciech penczek alessio lomuscio verifi epistem properti multiag system via bound model check fundamenta informatica v55 n2 p167185 may kacprzak lomuscio w penczek bound unbound model check tempor epistem logic fundamenta informatica v63 n23 p221240 april 2004 alex aiken suhab bugrara isil dillig thoma dillig brian hackett peter hawkin overview saturn project proceed 7th acm sigplansigsoft workshop program analysi softwar tool engin p4348 june 1314 2007 san diego california usa stephani kemper andr platzer satbas abstract refin realtim system electron note theoret comput scienc entc 182 p107122 june 2007 wojciech penczek alessio lomuscio verifi epistem properti multiag system via bound model check fundamenta informatica v55 n2 p167185 april liang zhang mukul r prasad michael hsiao thoma sidl dynam abstract use satbas bmc proceed 42nd annual confer design autom june 1317 2005 san diego california usa w penczek lomuscio verifi epistem properti multiag system via bound model check proceed second intern joint confer autonom agent multiag system juli 1418 2003 melbourn australia liang zhang r prasad hsiao increment deduct induct reason satbas bound model check proceed 2004 ieeeacm intern confer computeraid design p502509 novemb 0711 2004 clark barrett leonardo moura aaron stump design result 2nd annual satisfi modulo theori competit smtcomp 2006 formal method system design v31 n3 p221239 decemb 2007 indradeep ghosh mukul r prasad techniqu estim difficulti formal verif problem proceed 7th intern symposium qualiti electron design p6370 march 2729 2006 matti jrvisalo tommi junttila ilkka niemel unrestrict vs restrict cut tableau method boolean circuit annal mathemat artifici intellig v44 n4 p373399 august 2005 dionisio de niz peter h feiler aspect industri standard aadl proceed 10th intern workshop aspectori model p1520 march 1212 2007 vancouv canada boena wona actl properti bound model check fundamenta informatica v63 n1 p6587 januari 2004 panagioti manolio sudarshan k srinivasan daron vroon automat memori reduct rtl model verif proceed 2006 ieeeacm intern confer computeraid design novemb 0509 2006 san jose california nadia creignou herv daud john franco sharp threshold renameablehorn qhorn properti discret appli mathemat v153 n1 p4857 1 decemb 2005 harald rue leonardo de moura simul verif simul verif back proceed 35th confer winter simul drive innov decemb 0710 2003 new orlean louisiana k subramani john argentieri chain program differ constraint nordic journal comput v13 n4 p309327 decemb 2006 carsten sinz visual sat instanc run dpll algorithm journal autom reason v39 n2 p219243 august 2007 schafer heik wehrheim challeng build advanc mechatron system 2007 futur softwar engin p7284 may 2325 2007 miroslav n velev randal e bryant effect use boolean satisfi procedur formal verif superscalar vliw microprocessor journal symbol comput v35 n2 p73106 februari alur thao dang franjo ivani predic abstract reachabl analysi hybrid system acm transact embed comput system tec v5 n1 p152199 februari 2006 tobia schuel klau schneider bound model check infinit state system formal method system design v30 n1 p5181 februari 2007 henri kautz bart selman state sat discret appli mathemat v155 n12 p15141524 june 2007 luca bordeaux youssef hamadi lintao zhang proposit satisfi constraint program compar survey acm comput survey csur v38 n4 p12e 2006