// Seed: 1706338871
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  uwire id_3;
  supply1 id_4 = id_3 == "";
  wire id_5;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  uwire id_4,
    output wor   id_5
    , id_7 = ""
);
  assign id_5 = 1;
  module_0(
      id_7, id_7
  );
endmodule
module module_2 ();
  assign id_1 = 1;
  supply1 id_2 = id_1;
  assign id_2 = id_2;
  task id_3;
    output id_4, id_5;
  endtask
  module_0(
      id_4, id_4
  );
  wire id_6;
endmodule
