
---------- Begin Simulation Statistics ----------
final_tick                               158082657500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 410441                       # Simulator instruction rate (inst/s)
host_mem_usage                                8497484                       # Number of bytes of host memory used
host_op_rate                                   478273                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   247.36                       # Real time elapsed on the host
host_tick_rate                              639086143                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101525559                       # Number of instructions simulated
sim_ops                                     118304287                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158083                       # Number of seconds simulated
sim_ticks                                158082657500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.604346                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17047743                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             17115461                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66386                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17115161                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             141                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              140                       # Number of indirect misses.
system.cpu.branchPred.lookups                17116234                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     300                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   101525559                       # Number of instructions committed
system.cpu.committedOps                     118304287                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.114145                       # CPI: cycles per instruction
system.cpu.dcache.prefetcher.num_hwpf_issued     41779818                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit    119977884                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified    178052567                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull          909                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      49449294                       # number of prefetches that crossed the page
system.cpu.discardedOps                        417969                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                 29                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           34515035                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17064887                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            66342                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions           16994629                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       128383621                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.321115                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        316165315                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  33      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                67838720     57.34%     57.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                      9      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       3      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     1      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc          16777216     14.18%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    1      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     13      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     12      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     12      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    15      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::MemRead               33621209     28.42%     99.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 67042      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                118304287                       # Class of committed instruction
system.cpu.tickCycles                       187781694                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             1855                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                1856                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   516                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26975944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     53954304                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12998                       # Transaction distribution
system.membus.trans_dist::ReadExReq                71                       # Transaction distribution
system.membus.trans_dist::ReadExResp               71                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12998                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13070                       # Request fanout histogram
system.membus.respLayer1.occupancy           69179715                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            16021126                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26912752                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26901895                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65607                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           534                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26912218                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     80931430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              80932664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1731309568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1731354368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2635                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26980995                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000578                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               26980986    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26980995                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        36227455265                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40466738000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            25.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            801000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              7256904                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher     19709890                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26966838                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  44                       # number of overall hits
system.l2.overall_hits::.cpu.data             7256904                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher     19709890                       # number of overall hits
system.l2.overall_hits::total                26966838                       # number of overall hits
system.l2.demand_misses::.cpu.inst                490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         9417                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11521                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               490                       # number of overall misses
system.l2.overall_misses::.cpu.data              1614                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         9417                       # number of overall misses
system.l2.overall_misses::total                 11521                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37299000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    130756500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    792933610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        960989110                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37299000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    130756500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    792933610                       # number of overall miss cycles
system.l2.overall_miss_latency::total       960989110                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              534                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          7258518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher     19719307                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26978359                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             534                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         7258518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher     19719307                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26978359                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.000478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000427                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.000478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000427                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76120.408163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81013.940520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 84202.358501                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83411.952955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76120.408163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81013.940520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 84202.358501                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83411.952955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         9405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11509                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         9405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13069                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32399000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    114616500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    698374122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    845389622                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32399000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    114616500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    698374122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    109642814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    955032436                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.000477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000427                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.000477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000484                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66120.408163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71013.940520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 74255.621691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73454.654792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66120.408163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71013.940520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 74255.621691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70283.855128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73076.167725                       # average overall mshr miss latency
system.l2.replacements                              4                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73887                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          164                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              164                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          164                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          164                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1560                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1560                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    109642814                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    109642814                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70283.855128                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70283.855128                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             65536                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65536                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              71                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  71                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         65607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.001082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85161.971831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85161.971831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5336500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5336500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.001082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75161.971831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75161.971831                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37299000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37299000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76120.408163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76120.408163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32399000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32399000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66120.408163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66120.408163                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       7191368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher     19709890                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26901258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         9417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    124710000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    792933610                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    917643610                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      7192911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher     19719307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26912218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.000478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80823.071938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 84202.358501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83726.606752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         9405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    109280000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    698374122                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    807654122                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.000477                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000407                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70823.071938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 74255.621691                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73771.841615                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8925.372388                       # Cycle average of tags in use
system.l2.tags.total_refs                    53955846                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13070                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   4128.220811                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.997342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       348.782406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1289.520730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  6329.814216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   956.257695                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.078706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.386341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.058365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.544761                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         10965                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        10522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1904                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.669250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.128235                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 431647462                       # Number of tag accesses
system.l2.tags.data_accesses                431647462                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         103296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       601920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        99840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             836416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         9405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         1560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13069                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            198377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            653430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      3807628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       631568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5291004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       198377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           198377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           198377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           653430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      3807628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       631568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5291004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      9405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000635998                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               66570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13069                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    177075891                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   65345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               422119641                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13549.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32299.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8430                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.946436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.839885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.458808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1947     42.05%     42.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1574     34.00%     76.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          667     14.41%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          175      3.78%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           68      1.47%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           71      1.53%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           40      0.86%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      0.48%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           66      1.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4630                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 836416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  836416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  158082555000                       # Total gap between requests
system.mem_ctrls.avgGap                   12095994.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       103296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       601920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        99840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 198377.231860490458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 653430.310658839997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 3807628.297240638174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 631568.330004826770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         9405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         1560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12340499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     47892682                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    302188614                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     59697846                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25184.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29673.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     32130.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     38267.85                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    64.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             17021760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9028305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47266800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12478421280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5192489670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      56331117600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        74075345415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.586160                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 146394200895                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5278520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6409936605                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16100700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8542545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            46045860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12478421280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5103092010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56406399840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        74058602235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.480246                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 146591319185                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5278520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6212818315                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    158082657500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     45088075                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         45088075                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     45088075                       # number of overall hits
system.cpu.icache.overall_hits::total        45088075                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          534                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            534                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          534                       # number of overall misses
system.cpu.icache.overall_misses::total           534                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39104500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39104500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39104500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39104500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     45088609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     45088609                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     45088609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     45088609                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73229.400749                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73229.400749                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73229.400749                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73229.400749                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.icache.writebacks::total               166                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          534                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          534                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          534                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          534                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38570500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38570500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72229.400749                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72229.400749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72229.400749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72229.400749                       # average overall mshr miss latency
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     45088075                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        45088075                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          534                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           534                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39104500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39104500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     45088609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     45088609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73229.400749                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73229.400749                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38570500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38570500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72229.400749                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72229.400749                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.967589                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            45088609                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               534                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          84435.597378                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.967589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.619077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.619077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          90177752                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         90177752                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     21918997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21918997                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     21918997                       # number of overall hits
system.cpu.dcache.overall_hits::total        21918997                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11900492                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11900492                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11900492                       # number of overall misses
system.cpu.dcache.overall_misses::total      11900492                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 136993302000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 136993302000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 136993302000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 136993302000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33819489                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33819489                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33819489                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33819489                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.351883                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.351883                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.351883                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.351883                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11511.566244                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11511.566244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11511.566244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11511.566244                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       531370                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             51633                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.291287                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches          14925051                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        73887                       # number of writebacks
system.cpu.dcache.writebacks::total             73887                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      4641976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4641976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      4641976                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4641976                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      7258516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7258516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      7258516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher     19719307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     26977823                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  88971680500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  88971680500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  88971680500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 236039335410                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 325011015910                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.214625                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.214625                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.214625                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.797700                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12257.557950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12257.557950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12257.557950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11969.960983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12047.340362                       # average overall mshr miss latency
system.cpu.dcache.replacements               26975778                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21917661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21917661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11834817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11834817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 136130479000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 136130479000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33752478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33752478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.350636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.350636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11502.541949                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11502.541949                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      4641907                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4641907                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      7192910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7192910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  88179121000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  88179121000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.213108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.213108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12259.172018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12259.172018                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        65668                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65668                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    862580500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    862580500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.980061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.980061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 13135.476945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13135.476945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           63                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        65605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        65605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    792528500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    792528500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.979121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.979121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12080.306379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12080.306379                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher     19719307                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total     19719307                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 236039335410                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 236039335410                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11969.960983                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 11969.960983                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       242500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       242500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34642.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34642.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data            6                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total            6                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            1                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            1                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data        31000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total        31000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        31000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        31000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        90000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        90000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        90000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        90000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        99500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        99500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        49750                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        49750                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        97500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        97500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        48750                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        48750                       # average SwapReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2044.574339                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48896854                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26977826                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.812483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   944.882169                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher  1099.692169                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.461368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.536959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022         1033                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1015                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          593                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.504395                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.495605                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          94616872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         94616872                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158082657500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
