$date
	Sat May 16 13:19:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
1!
$end
#30
0#
#60
1#
#70
1$
#90
0#
#120
0!
1"
1#
#140
0$
#150
0#
#180
1!
0"
1#
#210
0#
1$
#240
0!
1"
1#
#270
0#
#280
0$
#300
1!
0"
1#
#330
0#
#350
1$
#360
0!
1"
1#
#390
0#
#420
1!
0"
1#
0$
#450
0#
#480
1#
#490
1$
#510
0#
#540
0!
1"
1#
#560
0$
#570
0#
#600
1!
0"
1#
#630
0#
1$
#660
0!
1"
1#
#690
0#
#700
0$
#720
1!
0"
1#
#750
0#
#770
1$
#780
0!
1"
1#
#810
0#
#840
1!
0"
1#
0$
#870
0#
#900
1#
#910
1$
#930
0#
#960
0!
1"
1#
#980
0$
#990
0#
#1000
