// Seed: 4099600655
module module_0 (
    input wor   id_0,
    input uwire id_1
    , id_4,
    input wor   id_2
);
  assign id_4 = 1;
  assign id_4 = id_0 * id_0 - 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output supply1 id_2
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  wire id_4;
  always @(id_1) begin : LABEL_0
    {'d0} <= 1;
  end
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    output logic id_5
);
  always @(negedge id_1) begin : LABEL_0
    id_5 <= (1);
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.type_5 = 0;
endmodule
