# vsim -debugDB -voptargs="+acc" -assertdebug -c testbench -do "log -r /*; run -all;" "+UVM_TESTNAME=test_AnalysisPort" 
# Start time: 00:02:48 on Feb 25,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.testbench(fast)
# Loading /opt/intelFPGA_pro/23.1/questa_fse/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Running test: test_AnalysisPort
# UVM_INFO @ 0: reporter [RNTST] Running test test_AnalysisPort...
# UVM_INFO ../tb/AnalysisPort.sv(111) @ 0: uvm_test_top.analysis_environment [AnalysisEnv] Connecting producer's put_port to sender's put_export
# UVM_INFO ../tb/AnalysisPort.sv(113) @ 0: uvm_test_top.analysis_environment [AnalysisEnv] Connecting sender's analysis port to consumers
# UVM_ERROR @ 0: uvm_test_top.analysis_environment.sender_inst.m_put_export [Connection Error] connection count of 0 does not meet required minimum of 1
# UVM_ERROR @ 0: uvm_test_top.analysis_environment.producer_inst.m_put_port [Connection Error] connection count of 0 does not meet required minimum of 1
# UVM_FATAL @ 0: reporter [BUILDERR] stopping due to build errors
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    1
# ** Report counts by id
# [AnalysisEnv]     2
# [BUILDERR]     1
# [Connection Error]     2
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /opt/intelFPGA_pro/23.1/questa_fse/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 21  Region: /uvm_pkg::uvm_phase::m_run_phases
# End time: 00:02:49 on Feb 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
