# Single-Cycle-Datapath
Verilog project to building a simple single cycle datapath which takes in 16-bit instructions
