#define XLEN 64
#define PC_RESET_VALUE 0x80000000
#define ERRORCODE__ACCESS_FAULT 0x0
#define ERRORCODE__MISALIGNED_ADDRESS 0x1
#define SIZE__BYTE 0x0
#define SIZE__HALF_WORD 0x1
#define SIZE__WORD 0x2
#define SIZE__DOUBLE_WORD 0x3
#define FORMAT__R_TYPE 0x0
#define FORMAT__I_TYPE 0x1
#define FORMAT__S_TYPE 0x2
#define FORMAT__B_TYPE 0x3
#define FORMAT__U_TYPE 0x4
#define FORMAT__J_TYPE 0x5
#define OP__NOP 0x0
#define OP__LB 0x1
#define OP__LH 0x2
#define OP__LW 0x3
#define OP__LD 0x4
#define OP__LBU 0x5
#define OP__LHU 0x6
#define OP__LWU 0x7
#define OP__FENCE 0x8
#define OP__FENCE_I 0x9
#define OP__ADDI 0xa
#define OP__SLLI 0xb
#define OP__SLTI 0xc
#define OP__SLTIU 0xd
#define OP__XORI 0xe
#define OP__SRLI 0xf
#define OP__SRAI 0x10
#define OP__ORI 0x11
#define OP__ANDI 0x12
#define OP__AUIPC 0x13
#define OP__ADDIW 0x14
#define OP__SLLIW 0x15
#define OP__SRLIW 0x16
#define OP__SRAIW 0x17
#define OP__SB 0x18
#define OP__SH 0x19
#define OP__SW 0x1a
#define OP__SD 0x1b
#define OP__ADD 0x1c
#define OP__SUB 0x1d
#define OP__SLL 0x1e
#define OP__SLT 0x1f
#define OP__SLTU 0x20
#define OP__XOR 0x21
#define OP__SRL 0x22
#define OP__SRA 0x23
#define OP__OR 0x24
#define OP__AND 0x25
#define OP__LUI 0x26
#define OP__ADDW 0x27
#define OP__SUBW 0x28
#define OP__SLLW 0x29
#define OP__SRLW 0x2a
#define OP__SRAW 0x2b
#define OP__BEQ 0x2c
#define OP__BNE 0x2d
#define OP__BLT 0x2e
#define OP__BGE 0x2f
#define OP__BLTU 0x30
#define OP__BGEU 0x31
#define OP__JALR 0x32
#define OP__JAL 0x33
#define OP__ECALL 0x34
#define OP__EBREAK 0x35
#define OP__CSRRW 0x36
#define OP__CSRRS 0x37
#define OP__CSRRC 0x38
#define OP__CSRRWI 0x39
#define OP__CSRRSI 0x3a
#define OP__CSRRCI 0x3b
#define OP__MRET 0x3c
#define OP__WFI 0x3d
#define FUNC__ADD 0x0
#define FUNC__ADDW 0x1
#define FUNC__SUB 0x2
#define FUNC__SUBW 0x3
#define FUNC__SLL 0x4
#define FUNC__SLLW 0x5
#define FUNC__SLT 0x6
#define FUNC__SLTU 0x7
#define FUNC__XOR 0x8
#define FUNC__SRL 0x9
#define FUNC__SRLW 0xa
#define FUNC__SRA 0xb
#define FUNC__SRAW 0xc
#define FUNC__OR 0xd
#define FUNC__AND 0xe
#define FUNC__CLR 0xf
#define FUNC__NULL_A 0x10
#define FUNC__NULL_B 0x11
#define CSR__MISA 0x301
#define CSR__MISA__EXTENSIONS__FIELD 25:0
#define CSR__MISA__EXTENSIONS__WIDTH 26
#define CSR__MISA__EXTENSIONS__I 0x100
#define CSR__MISA__WIRI__0__FIELD 61:26
#define CSR__MISA__WIRI__0__WIDTH 36
#define CSR__MISA__WIRI__0__VALUE 0x0
#define CSR__MISA__BASE__FIELD 63:62
#define CSR__MISA__BASE__WIDTH 2
#define CSR__MISA__BASE__RV64 0x2
#define CSR__MVENDORID 0xf11
#define CSR__MVENDORID__VENDOR__FIELD 63:0
#define CSR__MVENDORID__VENDOR__WIDTH 64
#define CSR__MVENDORID__VENDOR__VALUE 0x0
#define CSR__MARCHID 0xf12
#define CSR__MARCHID__ARCHITECTURE_ID__FIELD 63:0
#define CSR__MARCHID__ARCHITECTURE_ID__WIDTH 64
#define CSR__MARCHID__ARCHITECTURE_ID__VALUE 0x0
#define CSR__MIMPID 0xf13
#define CSR__MIMPID__IMPLEMENTATION__FIELD 63:0
#define CSR__MIMPID__IMPLEMENTATION__WIDTH 64
#define CSR__MIMPID__IMPLEMENTATION__VALUE 0x0
#define CSR__MHARTID 0xf14
#define CSR__MHARTID__HART_ID__FIELD 63:0
#define CSR__MHARTID__HART_ID__WIDTH 64
#define CSR__MHARTID__HART_ID__VALUE 0x0
#define CSR__MSTATUS 0x300
#define CSR__MSTATUS__UIE__FIELD 0
#define CSR__MSTATUS__UIE__WIDTH 1
#define CSR__MSTATUS__UIE__DISABLED 0b0
#define CSR__MSTATUS__UIE__ENABLED 0b1
#define CSR__MSTATUS__SIE__FIELD 1
#define CSR__MSTATUS__SIE__WIDTH 1
#define CSR__MSTATUS__SIE__DISABLED 0b0
#define CSR__MSTATUS__SIE__ENABLED 0b1
#define CSR__MSTATUS__HIE__FIELD 2
#define CSR__MSTATUS__HIE__WIDTH 1
#define CSR__MSTATUS__HIE__DISABLED 0b0
#define CSR__MSTATUS__HIE__ENABLED 0b1
#define CSR__MSTATUS__MIE__FIELD 3
#define CSR__MSTATUS__MIE__WIDTH 1
#define CSR__MSTATUS__MIE__DISABLED 0b0
#define CSR__MSTATUS__MIE__ENABLED 0b1
#define CSR__MSTATUS__UPIE__FIELD 4
#define CSR__MSTATUS__UPIE__WIDTH 1
#define CSR__MSTATUS__UPIE__DISABLED 0b0
#define CSR__MSTATUS__UPIE__ENABLED 0b1
#define CSR__MSTATUS__SPIE__FIELD 5
#define CSR__MSTATUS__SPIE__WIDTH 1
#define CSR__MSTATUS__SPIE__DISABLED 0b0
#define CSR__MSTATUS__SPIE__ENABLED 0b1
#define CSR__MSTATUS__HPIE__FIELD 6
#define CSR__MSTATUS__HPIE__WIDTH 1
#define CSR__MSTATUS__HPIE__DISABLED 0b0
#define CSR__MSTATUS__HPIE__ENABLED 0b1
#define CSR__MSTATUS__MPIE__FIELD 7
#define CSR__MSTATUS__MPIE__WIDTH 1
#define CSR__MSTATUS__MPIE__DISABLED 0b0
#define CSR__MSTATUS__MPIE__ENABLED 0b1
#define CSR__MSTATUS__SPP__FIELD 8
#define CSR__MSTATUS__SPP__WIDTH 1
#define CSR__MSTATUS__SPP__USER 0b0
#define CSR__MSTATUS__SPP__SUPERVISOR 0b1
#define CSR__MSTATUS__HPP__FIELD 10:9
#define CSR__MSTATUS__HPP__WIDTH 2
#define CSR__MSTATUS__HPP__USER 0x0
#define CSR__MSTATUS__HPP__SUPERVISOR 0x1
#define CSR__MSTATUS__HPP__HYPERVISOR 0x2
#define CSR__MSTATUS__MPP__FIELD 12:11
#define CSR__MSTATUS__MPP__WIDTH 2
#define CSR__MSTATUS__MPP__USER 0x0
#define CSR__MSTATUS__MPP__SUPERVISOR 0x1
#define CSR__MSTATUS__MPP__HYPERVISOR 0x2
#define CSR__MSTATUS__MPP__MACHINE 0x3
#define CSR__MSTATUS__FS__FIELD 14:13
#define CSR__MSTATUS__FS__WIDTH 2
#define CSR__MSTATUS__FS__OFF 0x0
#define CSR__MSTATUS__FS__INITIAL 0x1
#define CSR__MSTATUS__FS__CLEAN 0x2
#define CSR__MSTATUS__FS__DIRTY 0x3
#define CSR__MSTATUS__XS__FIELD 16:15
#define CSR__MSTATUS__XS__WIDTH 2
#define CSR__MSTATUS__XS__OFF 0x0
#define CSR__MSTATUS__XS__INITIAL 0x1
#define CSR__MSTATUS__XS__CLEAN 0x2
#define CSR__MSTATUS__XS__DIRTY 0x3
#define CSR__MSTATUS__MPRV__FIELD 17
#define CSR__MSTATUS__MPRV__WIDTH 1
#define CSR__MSTATUS__MPRV__DISABLED 0b0
#define CSR__MSTATUS__MPRV__ENABLED 0b1
#define CSR__MSTATUS__PUM__FIELD 18
#define CSR__MSTATUS__PUM__WIDTH 1
#define CSR__MSTATUS__PUM__DISABLED 0b0
#define CSR__MSTATUS__PUM__ENABLED 0b1
#define CSR__MSTATUS__MXR__FIELD 19
#define CSR__MSTATUS__MXR__WIDTH 1
#define CSR__MSTATUS__MXR__DISABLED 0b0
#define CSR__MSTATUS__MXR__ENABLED 0b1
#define CSR__MSTATUS__WPRI__0__FIELD 23:20
#define CSR__MSTATUS__WPRI__0__WIDTH 4
#define CSR__MSTATUS__WPRI__0__RESET_VALUE 0x0
#define CSR__MSTATUS__VM__FIELD 28:24
#define CSR__MSTATUS__VM__WIDTH 5
#define CSR__MSTATUS__VM__MBARE 0x0
#define CSR__MSTATUS__VM__MBB 0x1
#define CSR__MSTATUS__VM__MBBID 0x2
#define CSR__MSTATUS__VM__SV32 0x8
#define CSR__MSTATUS__VM__SV39 0x9
#define CSR__MSTATUS__VM__SV48 0xa
#define CSR__MSTATUS__VM__SV57 0xb
#define CSR__MSTATUS__VM__SV64 0xc
#define CSR__MSTATUS__WPRI__1__FIELD 62:29
#define CSR__MSTATUS__WPRI__1__WIDTH 33
#define CSR__MSTATUS__WPRI__1__RESET_VALUE 0x0
#define CSR__MSTATUS__SD__FIELD 63
#define CSR__MSTATUS__SD__WIDTH 1
#define CSR__MSTATUS__SD__NOT_DIRTY 0b0
#define CSR__MSTATUS__SD__DIRTY 0b1
#define CSR__MTVEC 0x305
#define CSR__MTVEC__MODE__FIELD 1:0
#define CSR__MTVEC__MODE__WIDTH 2
#define CSR__MTVEC__MODE__DIRECT 0x0
#define CSR__MTVEC__MODE__VECTORED 0x1
#define CSR__MTVEC__BASE__FIELD 63:2
#define CSR__MTVEC__BASE__WIDTH 62
#define CSR__MTVEC__BASE__VALUE 0x0
#define CSR__MEDELEG 0x302
#define CSR__MEDELEG__SYNCHRONOUS_EXCEPTIONS__FIELD 63:0
#define CSR__MEDELEG__SYNCHRONOUS_EXCEPTIONS__WIDTH 64
#define CSR__MEDELEG__SYNCHRONOUS_EXCEPTIONS__VALUE 0x0
#define CSR__MIDELEG 0x303
#define CSR__MIDELEG__INTERRUPTS__FIELD 63:0
#define CSR__MIDELEG__INTERRUPTS__WIDTH 64
#define CSR__MIDELEG__INTERRUPTS__VALUE 0x0
#define CSR__MIP 0x344
#define CSR__MIP__USIP__FIELD 0
#define CSR__MIP__USIP__LSB 0
#define CSR__MIP__USIP__MSB 0
#define CSR__MIP__USIP__WIDTH 1
#define CSR__MIP__USIP__NOT_PENDING 0b0
#define CSR__MIP__USIP__PENDING 0b1
#define CSR__MIP__SSIP__FIELD 1
#define CSR__MIP__SSIP__LSB 1
#define CSR__MIP__SSIP__MSB 1
#define CSR__MIP__SSIP__WIDTH 1
#define CSR__MIP__SSIP__NOT_PENDING 0b0
#define CSR__MIP__SSIP__PENDING 0b1
#define CSR__MIP__HSIP__FIELD 2
#define CSR__MIP__HSIP__LSB 2
#define CSR__MIP__HSIP__MSB 2
#define CSR__MIP__HSIP__WIDTH 1
#define CSR__MIP__HSIP__NOT_PENDING 0b0
#define CSR__MIP__HSIP__PENDING 0b1
#define CSR__MIP__MSIP__FIELD 3
#define CSR__MIP__MSIP__LSB 3
#define CSR__MIP__MSIP__MSB 3
#define CSR__MIP__MSIP__WIDTH 1
#define CSR__MIP__MSIP__NOT_PENDING 0b0
#define CSR__MIP__MSIP__PENDING 0b1
#define CSR__MIP__UTIP__FIELD 4
#define CSR__MIP__UTIP__LSB 4
#define CSR__MIP__UTIP__MSB 4
#define CSR__MIP__UTIP__WIDTH 1
#define CSR__MIP__UTIP__NOT_PENDING 0b0
#define CSR__MIP__UTIP__PENDING 0b1
#define CSR__MIP__STIP__FIELD 5
#define CSR__MIP__STIP__LSB 5
#define CSR__MIP__STIP__MSB 5
#define CSR__MIP__STIP__WIDTH 1
#define CSR__MIP__STIP__NOT_PENDING 0b0
#define CSR__MIP__STIP__PENDING 0b1
#define CSR__MIP__HTIP__FIELD 6
#define CSR__MIP__HTIP__LSB 6
#define CSR__MIP__HTIP__MSB 6
#define CSR__MIP__HTIP__WIDTH 1
#define CSR__MIP__HTIP__NOT_PENDING 0b0
#define CSR__MIP__HTIP__PENDING 0b1
#define CSR__MIP__MTIP__FIELD 7
#define CSR__MIP__MTIP__LSB 7
#define CSR__MIP__MTIP__MSB 7
#define CSR__MIP__MTIP__WIDTH 1
#define CSR__MIP__MTIP__NOT_PENDING 0b0
#define CSR__MIP__MTIP__PENDING 0b1
#define CSR__MIP__UEIP__FIELD 8
#define CSR__MIP__UEIP__LSB 8
#define CSR__MIP__UEIP__MSB 8
#define CSR__MIP__UEIP__WIDTH 1
#define CSR__MIP__UEIP__NOT_PENDING 0b0
#define CSR__MIP__UEIP__PENDING 0b1
#define CSR__MIP__SEIP__FIELD 9
#define CSR__MIP__SEIP__LSB 9
#define CSR__MIP__SEIP__MSB 9
#define CSR__MIP__SEIP__WIDTH 1
#define CSR__MIP__SEIP__NOT_PENDING 0b0
#define CSR__MIP__SEIP__PENDING 0b1
#define CSR__MIP__HEIP__FIELD 10
#define CSR__MIP__HEIP__LSB 10
#define CSR__MIP__HEIP__MSB 10
#define CSR__MIP__HEIP__WIDTH 1
#define CSR__MIP__HEIP__NOT_PENDING 0b0
#define CSR__MIP__HEIP__PENDING 0b1
#define CSR__MIP__MEIP__FIELD 11
#define CSR__MIP__MEIP__LSB 11
#define CSR__MIP__MEIP__MSB 11
#define CSR__MIP__MEIP__WIDTH 1
#define CSR__MIP__MEIP__NOT_PENDING 0b0
#define CSR__MIP__MEIP__PENDING 0b1
#define CSR__MIP__WIRI__0__FIELD 63:12
#define CSR__MIP__WIRI__0__LSB 12
#define CSR__MIP__WIRI__0__MSB 63
#define CSR__MIP__WIRI__0__WIDTH 52
#define CSR__MIP__WIRI__0__VALUE 0x0
#define CSR__MIE 0x304
#define CSR__MIE__USIE__FIELD 0
#define CSR__MIE__USIE__LSB 0
#define CSR__MIE__USIE__MSB 0
#define CSR__MIE__USIE__WIDTH 1
#define CSR__MIE__USIE__DISABLED 0b0
#define CSR__MIE__USIE__ENABLED 0b1
#define CSR__MIE__SSIE__FIELD 1
#define CSR__MIE__SSIE__LSB 1
#define CSR__MIE__SSIE__MSB 1
#define CSR__MIE__SSIE__WIDTH 1
#define CSR__MIE__SSIE__DISABLED 0b0
#define CSR__MIE__SSIE__ENABLED 0b1
#define CSR__MIE__HSIE__FIELD 2
#define CSR__MIE__HSIE__LSB 2
#define CSR__MIE__HSIE__MSB 2
#define CSR__MIE__HSIE__WIDTH 1
#define CSR__MIE__HSIE__DISABLED 0b0
#define CSR__MIE__HSIE__ENABLED 0b1
#define CSR__MIE__MSIE__FIELD 3
#define CSR__MIE__MSIE__LSB 3
#define CSR__MIE__MSIE__MSB 3
#define CSR__MIE__MSIE__WIDTH 1
#define CSR__MIE__MSIE__DISABLED 0b0
#define CSR__MIE__MSIE__ENABLED 0b1
#define CSR__MIE__UTIE__FIELD 4
#define CSR__MIE__UTIE__LSB 4
#define CSR__MIE__UTIE__MSB 4
#define CSR__MIE__UTIE__WIDTH 1
#define CSR__MIE__UTIE__DISABLED 0b0
#define CSR__MIE__UTIE__ENABLED 0b1
#define CSR__MIE__STIE__FIELD 5
#define CSR__MIE__STIE__LSB 5
#define CSR__MIE__STIE__MSB 5
#define CSR__MIE__STIE__WIDTH 1
#define CSR__MIE__STIE__DISABLED 0b0
#define CSR__MIE__STIE__ENABLED 0b1
#define CSR__MIE__HTIE__FIELD 6
#define CSR__MIE__HTIE__LSB 6
#define CSR__MIE__HTIE__MSB 6
#define CSR__MIE__HTIE__WIDTH 1
#define CSR__MIE__HTIE__DISABLED 0b0
#define CSR__MIE__HTIE__ENABLED 0b1
#define CSR__MIE__MTIE__FIELD 7
#define CSR__MIE__MTIE__LSB 7
#define CSR__MIE__MTIE__MSB 7
#define CSR__MIE__MTIE__WIDTH 1
#define CSR__MIE__MTIE__DISABLED 0b0
#define CSR__MIE__MTIE__ENABLED 0b1
#define CSR__MIE__UEIE__FIELD 8
#define CSR__MIE__UEIE__LSB 8
#define CSR__MIE__UEIE__MSB 8
#define CSR__MIE__UEIE__WIDTH 1
#define CSR__MIE__UEIE__DISABLED 0b0
#define CSR__MIE__UEIE__ENABLED 0b1
#define CSR__MIE__SEIE__FIELD 9
#define CSR__MIE__SEIE__LSB 9
#define CSR__MIE__SEIE__MSB 9
#define CSR__MIE__SEIE__WIDTH 1
#define CSR__MIE__SEIE__DISABLED 0b0
#define CSR__MIE__SEIE__ENABLED 0b1
#define CSR__MIE__HEIE__FIELD 10
#define CSR__MIE__HEIE__LSB 10
#define CSR__MIE__HEIE__MSB 10
#define CSR__MIE__HEIE__WIDTH 1
#define CSR__MIE__HEIE__DISABLED 0b0
#define CSR__MIE__HEIE__ENABLED 0b1
#define CSR__MIE__MEIE__FIELD 11
#define CSR__MIE__MEIE__LSB 11
#define CSR__MIE__MEIE__MSB 11
#define CSR__MIE__MEIE__WIDTH 1
#define CSR__MIE__MEIE__DISABLED 0b0
#define CSR__MIE__MEIE__ENABLED 0b1
#define CSR__MIE__WPRI__0__FIELD 63:12
#define CSR__MIE__WPRI__0__LSB 12
#define CSR__MIE__WPRI__0__MSB 63
#define CSR__MIE__WPRI__0__WIDTH 52
#define CSR__MIE__WPRI__0__VALUE 0x0
#define CSR__MCYCLE 0xb00
#define CSR__MCYCLE__MCYCLE__FIELD 63:0
#define CSR__MCYCLE__MCYCLE__WIDTH 64
#define CSR__MCYCLE__MCYCLE__RESET_VALUE 0x0
#define CSR__MINSTRET 0xb02
#define CSR__MINSTRET__MINSTRET__FIELD 63:0
#define CSR__MINSTRET__MINSTRET__WIDTH 64
#define CSR__MINSTRET__MINSTRET__RESET_VALUE 0x0
#define CSR__MHPMCOUNTER3 0xb03
#define CSR__MHPMCOUNTER3__MHPMCOUNTER3__FIELD 63:0
#define CSR__MHPMCOUNTER3__MHPMCOUNTER3__WIDTH 64
#define CSR__MHPMCOUNTER3__MHPMCOUNTER3__VALUE 0x0
#define CSR__MHPMEVENT3 0x323
#define CSR__MHPMEVENT3__MHPMEVENT3__FIELD 63:0
#define CSR__MHPMEVENT3__MHPMEVENT3__WIDTH 64
#define CSR__MHPMEVENT3__MHPMEVENT3__VALUE 0x0
#define CSR__MSCRATCH 0x340
#define CSR__MSCRATCH__MSCRATCH__FIELD 63:0
#define CSR__MSCRATCH__MSCRATCH__WIDTH 64
#define CSR__MSCRATCH__MSCRATCH__RESET_VALUE 0x0
#define CSR__MEPC 0x341
#define CSR__MEPC__MEPC__FIELD 63:0
#define CSR__MEPC__MEPC__WIDTH 64
#define CSR__MEPC__MEPC__RESET_VALUE 0x0
#define CSR__MCAUSE 0x342
#define CSR__MCAUSE__EXCEPTION_CODE__FIELD 62:0
#define CSR__MCAUSE__EXCEPTION_CODE__WIDTH 63
#define CSR__MCAUSE__EXCEPTION_CODE__HARD_RESET 0x0
#define CSR__MCAUSE__EXCEPTION_CODE__INSTRUCTION_ADDRESS_MISALIGNED 0x0
#define CSR__MCAUSE__EXCEPTION_CODE__INSTRUCTION_ACCESS_FAULT 0x1
#define CSR__MCAUSE__EXCEPTION_CODE__ILLEGAL_INSTRUCTION 0x2
#define CSR__MCAUSE__EXCEPTION_CODE__BREAKPOINT 0x3
#define CSR__MCAUSE__EXCEPTION_CODE__LOAD_ADDRESS_MISALIGNED 0x4
#define CSR__MCAUSE__EXCEPTION_CODE__LOAD_ACCESS_FAULT 0x5
#define CSR__MCAUSE__EXCEPTION_CODE__STORE_ADDRESS_MISALIGNED 0x6
#define CSR__MCAUSE__EXCEPTION_CODE__STORE_ACCESS_FAULT 0x7
#define CSR__MCAUSE__EXCEPTION_CODE__ENVIRONMENT_CALL_FROM_U_MODE 0x8
#define CSR__MCAUSE__EXCEPTION_CODE__ENVIRONMENT_CALL_FROM_S_MODE 0x9
#define CSR__MCAUSE__EXCEPTION_CODE__ENVIRONMENT_CALL_FROM_H_MODE 0xa
#define CSR__MCAUSE__EXCEPTION_CODE__ENVIRONMENT_CALL_FROM_M_MODE 0xb
#define CSR__MCAUSE__EXCEPTION_CODE__MACHINE_SOFTWARE_INTERRUPT 0x3
#define CSR__MCAUSE__EXCEPTION_CODE__MACHINE_TIMER_INTERRUPT 0x7
#define CSR__MCAUSE__EXCEPTION_CODE__MACHINE_EXTERNAL_INTERRUPT 0xb
#define CSR__MCAUSE__INTERRUPT__FIELD 63
#define CSR__MCAUSE__INTERRUPT__WIDTH 1
#define CSR__MCAUSE__INTERRUPT__NOT_INTERRUPT 0b0
#define CSR__MCAUSE__INTERRUPT__INTERRUPT 0b1
#define CSR__MTVAL 0x343
#define CSR__MTVAL__MTVAL__FIELD 63:0
#define CSR__MTVAL__MTVAL__WIDTH 64
#define CSR__MTVAL__MTVAL__RESET_VALUE 0x0
#define MEMORY_MAPPED_REGION__0 0b0000_0000__0000_0000__0000_0000__0000_0000__1000_????__????_????__????_????__????_????
#define MEMORY_MAPPED_REGION__1 0b0000_0000__0000_0000__0000_0000__0000_0000__1001_????__????_????__????_????__????_????
#define MEMORY_MAPPED_REGION__2 0b0000_0000__0000_0000__0000_0000__0000_0000__1010_????__????_????__????_????__????_????
#define MEMORY_MAPPED_REGION__3 0b0000_0000__0000_0000__0000_0000__0000_0000__1011_????__????_????__????_????__????_????
#define MEMORY_MAPPED_REGION__4 0b0000_0000__0000_0000__0000_0000__0000_0000__1100_????__????_????__????_????__????_????
#define MEMORY_MAPPED_REGION__5 0b0000_0000__0000_0000__0000_0000__0000_0000__1101_????__????_????__????_????__????_????
#define MEMORY_MAPPED_REGION__6 0b0000_0000__0000_0000__0000_0000__0000_0000__1110_????__????_????__????_????__????_????
#define MEMORY_MAPPED_REGION__7 0b0000_0000__0000_0000__0000_0000__0000_0000__1111_????__????_????__????_????__????_????
#define PLATFORM_LEVEL_INTERRUPT_CONTROLLER__BASE_ADDR 0x90000000
#define PLATFORM_LEVEL_INTERRUPT_CONTROLLER__INTERRUPT_SOURCE_PRIORITY__0 0x0000000
#define PLATFORM_LEVEL_INTERRUPT_CONTROLLER__INTERRUPT_SOURCE_PRIORITY__1 0x0000004
#define PLATFORM_LEVEL_INTERRUPT_CONTROLLER__INTERRUPT_PENDING_BITS__0_TO_31 0x0001000
#define PLATFORM_LEVEL_INTERRUPT_CONTROLLER__CONTEXT__0__INTERRUPT_ENABLE_BITS__0_TO_31 0x0002000
#define PLATFORM_LEVEL_INTERRUPT_CONTROLLER__CONTEXT__0__PRIORITY_THRESHOLD 0x0200000
#define PLATFORM_LEVEL_INTERRUPT_CONTROLLER__CONTEXT__0__INTERRUPT_CLAIM_COMPLETE 0x0200004
#define MACHINE_TIMER_REGISTERS__BASE_ADDR 0xa0000000
#define MACHINE_TIMER_REGISTERS__MTIME 0x0
#define MACHINE_TIMER_REGISTERS__MTIME__MTIME__FIELD 63:0
#define MACHINE_TIMER_REGISTERS__MTIME__MTIME__WIDTH 64
#define MACHINE_TIMER_REGISTERS__MTIME__MTIME__RESET_VALUE 0x0
#define MACHINE_TIMER_REGISTERS__MTIMECMP 0x8
#define MACHINE_TIMER_REGISTERS__MTIMECMP__MTIMECMP__FIELD 63:0
#define MACHINE_TIMER_REGISTERS__MTIMECMP__MTIMECMP__WIDTH 64
#define MACHINE_TIMER_REGISTERS__MTIMECMP__MTIMECMP__RESET_VALUE 0x0
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__BASE_ADDR 0xb0000000
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__0 0x0
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__1 0x1
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__2 0x2
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__3 0x3
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__4 0x4
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__5 0x5
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__6 0x6
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__7 0x7
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__MEMORY_TYPE__FIELD 0:0
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__MEMORY_TYPE__WIDTH 1
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__MEMORY_TYPE__IO 0b0
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__MEMORY_TYPE__MAIN_MEMORY 0b0
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__BYTE_ACCESS_SUPPORTED__FIELD 1:1
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__BYTE_ACCESS_SUPPORTED__WIDTH 1
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__HALF_WORD_ACCESS_SUPPORTED__FIELD 2:2
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__HALF_WORD_ACCESS_SUPPORTED__WIDTH 1
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__WORD_ACCESS_SUPPORTED__FIELD 3:3
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__WORD_ACCESS_SUPPORTED__WIDTH 1
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__DOUBLE_WORD_ACCESS_SUPPORTED__FIELD 4:4
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__DOUBLE_WORD_ACCESS_SUPPORTED__WIDTH 1
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__MISALIGNED_ACCESS_SUPPORTED__FIELD 5:5
#define PHYSICAL_MEMORY_ATTRIBUTE_REGISTERS__PMA__X__MISALIGNED_ACCESS_SUPPORTED__WIDTH 1
#define PHYSICAL_MEMORY_ATTRIBUTE_CHECKER__STATUS__OK 0x0
#define PHYSICAL_MEMORY_ATTRIBUTE_CHECKER__STATUS__ACCESS_FAULT 0x1
#define PHYSICAL_MEMORY_ATTRIBUTE_CHECKER__STATUS__MISALIGNED_ADDRESS 0x2
#define GENERAL_PURPOSE_INPUT_OUTPUT__BASE_ADDR 0xc0000000
#define GENERAL_PURPOSE_INPUT_OUTPUT__PORT__0 0x0
#define GENERAL_PURPOSE_INPUT_OUTPUT__DATA__0 0x1
#define GENERAL_PURPOSE_INPUT_OUTPUT__OE__0 0x2
#define GENERAL_PURPOSE_INPUT_OUTPUT__PORT__1 0x3
#define GENERAL_PURPOSE_INPUT_OUTPUT__DATA__1 0x4
#define GENERAL_PURPOSE_INPUT_OUTPUT__OE__1 0x5
#define GENERAL_PURPOSE_INPUT_OUTPUT__PORT__2 0x6
#define GENERAL_PURPOSE_INPUT_OUTPUT__DATA__2 0x7
#define GENERAL_PURPOSE_INPUT_OUTPUT__OE__2 0x8
#define GENERAL_PURPOSE_INPUT_OUTPUT__PORT__3 0x9
#define GENERAL_PURPOSE_INPUT_OUTPUT__DATA__3 0xa
#define GENERAL_PURPOSE_INPUT_OUTPUT__OE__3 0xb
