
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 11.02

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
clock period_min = 8.98 fmax = 111.34

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clock
   0.56 source latency ctrl_response_data[6]$_DFFE_PP_/CLK ^
  -0.50 target latency ctrl_sdaWrite$_SDFF_PN0_/CLK ^
   0.15 clock uncertainty
  -0.03 CRPR
--------------
   0.18 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_
            (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_i2c_sda_read_buffercc/buffers_1$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min
Corner: fast

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clock/A (sg13g2_buf_4)
    16    0.20    0.14    0.13    0.13 ^ clkbuf_0_clock/X (sg13g2_buf_4)
                                         clknet_0_clock (net)
                  0.14    0.01    0.14 ^ clkbuf_4_2_0_clock/A (sg13g2_buf_8)
     5    0.02    0.02    0.08    0.22 ^ clkbuf_4_2_0_clock/X (sg13g2_buf_8)
                                         clknet_4_2_0_clock (net)
                  0.02    0.00    0.22 ^ io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_/CLK (sg13g2_dfrbpq_1)
     1    0.00    0.01    0.11    0.33 v io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_/Q (sg13g2_dfrbpq_1)
                                         io_i2c_sda_read_buffercc/buffers_0 (net)
                  0.01    0.00    0.33 v io_i2c_sda_read_buffercc/_4_/A_N (sg13g2_nand2b_1)
     1    0.00    0.02    0.04    0.37 v io_i2c_sda_read_buffercc/_4_/Y (sg13g2_nand2b_1)
                                         io_i2c_sda_read_buffercc/_1_ (net)
                  0.02    0.00    0.37 v io_i2c_sda_read_buffercc/buffers_1$_SDFF_PN1_/D (sg13g2_dfrbpq_1)
                                  0.37   data arrival time

                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clock/A (sg13g2_buf_4)
    16    0.20    0.14    0.14    0.15 ^ clkbuf_0_clock/X (sg13g2_buf_4)
                                         clknet_0_clock (net)
                  0.14    0.01    0.16 ^ clkbuf_4_3_0_clock/A (sg13g2_buf_8)
     5    0.02    0.02    0.09    0.24 ^ clkbuf_4_3_0_clock/X (sg13g2_buf_8)
                                         clknet_4_3_0_clock (net)
                  0.02    0.00    0.25 ^ io_i2c_sda_read_buffercc/buffers_1$_SDFF_PN1_/CLK (sg13g2_dfrbpq_1)
                          0.15    0.40   clock uncertainty
                         -0.01    0.38   clock reconvergence pessimism
                         -0.02    0.36   library hold time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: io_rsp_valid (input port clocked by clock)
Endpoint: io_rsp_ready (output port clocked by clock)
Path Group: clock
Path Type: max
Corner: slow

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 ^ input external delay
     1    0.01    0.00    0.00    4.00 ^ io_rsp_valid (in)
                                         io_rsp_valid (net)
                  0.00    0.00    4.00 ^ input131/A (sg13g2_buf_1)
     2    0.01    0.06    0.10    4.10 ^ input131/X (sg13g2_buf_1)
                                         net130 (net)
                  0.06    0.00    4.10 ^ _420_/A (sg13g2_inv_1)
     2    0.01    0.05    0.07    4.17 v _420_/Y (sg13g2_inv_1)
                                         _128_ (net)
                  0.05    0.00    4.17 v _433_/C (sg13g2_nor3_1)
     5    0.02    0.47    0.41    4.58 ^ _433_/Y (sg13g2_nor3_1)
                                         net144 (net)
                  0.47    0.00    4.58 ^ output145/A (sg13g2_buf_1)
     1    0.01    0.06    0.25    4.83 ^ output145/X (sg13g2_buf_1)
                                         io_rsp_ready (net)
                  0.06    0.00    4.83 ^ io_rsp_ready (out)
                                  4.83   data arrival time

                         20.00   20.00   clock clock (rise edge)
                          0.00   20.00   clock network delay (propagated)
                         -0.15   19.85   clock uncertainty
                          0.00   19.85   clock reconvergence pessimism
                         -4.00   15.85   output external delay
                                 15.85   data required time
-----------------------------------------------------------------------------
                                 15.85   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 11.02   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: io_rsp_valid (input port clocked by clock)
Endpoint: io_rsp_ready (output port clocked by clock)
Path Group: clock
Path Type: max
Corner: slow

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.00    4.00 ^ input external delay
     1    0.01    0.00    0.00    4.00 ^ io_rsp_valid (in)
                                         io_rsp_valid (net)
                  0.00    0.00    4.00 ^ input131/A (sg13g2_buf_1)
     2    0.01    0.06    0.10    4.10 ^ input131/X (sg13g2_buf_1)
                                         net130 (net)
                  0.06    0.00    4.10 ^ _420_/A (sg13g2_inv_1)
     2    0.01    0.05    0.07    4.17 v _420_/Y (sg13g2_inv_1)
                                         _128_ (net)
                  0.05    0.00    4.17 v _433_/C (sg13g2_nor3_1)
     5    0.02    0.47    0.41    4.58 ^ _433_/Y (sg13g2_nor3_1)
                                         net144 (net)
                  0.47    0.00    4.58 ^ output145/A (sg13g2_buf_1)
     1    0.01    0.06    0.25    4.83 ^ output145/X (sg13g2_buf_1)
                                         io_rsp_ready (net)
                  0.06    0.00    4.83 ^ io_rsp_ready (out)
                                  4.83   data arrival time

                         20.00   20.00   clock clock (rise edge)
                          0.00   20.00   clock network delay (propagated)
                         -0.15   19.85   clock uncertainty
                          0.00   19.85   clock reconvergence pessimism
                         -4.00   15.85   output external delay
                                 15.85   data required time
-----------------------------------------------------------------------------
                                 15.85   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                 11.02   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_clock/X                          8     16     -8 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.7059298753738403

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6804

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
-8.0

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-1.0000

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.24091562628746033

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8031

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 1

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: filter_timer_counter[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clock)
Endpoint: timeout_value[9]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.33    0.33 ^ clkbuf_0_clock/X (sg13g2_buf_4)
   0.23    0.56 ^ clkbuf_4_2_0_clock/X (sg13g2_buf_8)
   0.00    0.56 ^ filter_timer_counter[0]$_SDFF_PN0_/CLK (sg13g2_dfrbpq_1)
   0.37    0.93 v filter_timer_counter[0]$_SDFF_PN0_/Q (sg13g2_dfrbpq_1)
   0.46    1.39 ^ _518_/Y (sg13g2_nor4_2)
   0.38    1.77 ^ _521_/X (sg13g2_and3_1)
   0.62    2.39 v _638_/Y (sg13g2_nand3_1)
   0.42    2.81 v place188/X (sg13g2_buf_1)
   0.16    2.97 ^ _726_/Y (sg13g2_a21oi_1)
   0.14    3.11 ^ _727_/X (sg13g2_a21o_1)
   0.00    3.11 ^ timeout_value[9]$_SDFFE_PN0P_/D (sg13g2_dfrbpq_1)
           3.11   data arrival time

  20.00   20.00   clock clock (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clock (in)
   0.30   20.30 ^ clkbuf_0_clock/X (sg13g2_buf_4)
   0.21   20.51 ^ clkbuf_4_13_0_clock/X (sg13g2_buf_8)
   0.00   20.51 ^ timeout_value[9]$_SDFFE_PN0P_/CLK (sg13g2_dfrbpq_1)
  -0.15   20.36   clock uncertainty
   0.03   20.39   clock reconvergence pessimism
  -0.19   20.20   library setup time
          20.20   data required time
---------------------------------------------------------
          20.20   data required time
          -3.11   data arrival time
---------------------------------------------------------
          17.09   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_
            (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_i2c_sda_read_buffercc/buffers_1$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min
Corner: fast

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.13    0.13 ^ clkbuf_0_clock/X (sg13g2_buf_4)
   0.09    0.22 ^ clkbuf_4_2_0_clock/X (sg13g2_buf_8)
   0.00    0.22 ^ io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_/CLK (sg13g2_dfrbpq_1)
   0.11    0.33 v io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_/Q (sg13g2_dfrbpq_1)
   0.04    0.37 v io_i2c_sda_read_buffercc/_4_/Y (sg13g2_nand2b_1)
   0.00    0.37 v io_i2c_sda_read_buffercc/buffers_1$_SDFF_PN1_/D (sg13g2_dfrbpq_1)
           0.37   data arrival time

   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.15    0.15 ^ clkbuf_0_clock/X (sg13g2_buf_4)
   0.10    0.24 ^ clkbuf_4_3_0_clock/X (sg13g2_buf_8)
   0.00    0.25 ^ io_i2c_sda_read_buffercc/buffers_1$_SDFF_PN1_/CLK (sg13g2_dfrbpq_1)
   0.15    0.40   clock uncertainty
  -0.01    0.38   clock reconvergence pessimism
  -0.02    0.36   library hold time
           0.36   data required time
---------------------------------------------------------
           0.36   data required time
          -0.37   data arrival time
---------------------------------------------------------
           0.01   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.5035

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5610

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.8313

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
11.0187

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
228.069050

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Corner: slow
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.65e-04   8.13e-06   1.72e-07   1.73e-04  57.5%
Combinational          2.33e-05   2.53e-05   2.21e-07   4.88e-05  16.2%
Clock                  4.71e-05   3.19e-05   5.62e-08   7.90e-05  26.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.35e-04   6.54e-05   4.48e-07   3.01e-04 100.0%
                          78.1%      21.7%       0.1%
Corner: typ
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.06e-04   1.05e-05   8.58e-08   2.16e-04  56.9%
Combinational          2.93e-05   3.28e-05   7.98e-08   6.21e-05  16.3%
Clock                  6.07e-05   4.11e-05   3.39e-08   1.02e-04  26.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.96e-04   8.44e-05   1.99e-07   3.80e-04 100.0%
                          77.8%      22.2%       0.1%
Corner: fast
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.50e-04   1.35e-05   1.12e-07   2.64e-04  55.6%
Combinational          3.66e-05   4.18e-05   1.45e-07   7.85e-05  16.5%
Clock                  8.03e-05   5.21e-05   3.90e-08   1.32e-04  27.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.67e-04   1.07e-04   2.97e-07   4.75e-04 100.0%
                          77.3%      22.6%       0.1%
