# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/ec67/hdl" --include "../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/02c8/hdl/verilog" --include "../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/1313/hdl" --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v" \
"../../../../BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" \
"../../../../BakkArbeit2.srcs/sources_1/imports/new/Out_bank.v" \
"../../../../BakkArbeit2.srcs/sources_1/new/memory_wrapper.v" \
"../../../../BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_picorv32_0_0/sim/PicoRV32_BD_picorv32_0_0.v" \
"../../../../BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_Address_Decoder_0_0/sim/PicoRV32_BD_Address_Decoder_0_0.v" \
"../../../../BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_processing_system7_0_0/sim/PicoRV32_BD_processing_system7_0_0.v" \
"../../../../BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_Out_bank_0_0/sim/PicoRV32_BD_Out_bank_0_0.v" \
"../../../../BakkArbeit2.ip_user_files/bd/PicoRV32_BD/sim/PicoRV32_BD.v" \
"../../../../BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_blk_mem_gen_0_0/sim/PicoRV32_BD_blk_mem_gen_0_0.v" \
"../../../../BakkArbeit2.ip_user_files/bd/PicoRV32_BD/ip/PicoRV32_BD_memory_wrapper_0_0/sim/PicoRV32_BD_memory_wrapper_0_0.v" \
"../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/hdl/PicoRV32_BD_wrapper.v" \
"../../../../BakkArbeit2.srcs/sources_1/new/complete_design_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
