#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021a853eea40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021a853b1020 .scope module, "check_extrema_tb" "check_extrema_tb" 3 10;
 .timescale -9 -12;
P_0000021a8551a9f0 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001001>;
P_0000021a8551aa28 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
v0000021a854195e0_0 .var "clk_in", 0 0;
v0000021a85419540_0 .net "done_checking", 0 0, v0000021a85416460_0;  1 drivers
v0000021a85418460_0 .net "first_address", 11 0, v0000021a853edba0_0;  1 drivers
v0000021a854179c0_0 .net/s "first_data", 8 0, L_0000021a853d0ef0;  1 drivers
v0000021a85418d20_0 .net "first_is_extremum", 0 0, v0000021a854157e0_0;  1 drivers
v0000021a85419400_0 .net "first_is_max", 0 0, v0000021a85416820_0;  1 drivers
v0000021a85417a60_0 .net "first_is_min", 0 0, v0000021a85415f60_0;  1 drivers
v0000021a85418a00_0 .net "module_state", 2 0, v0000021a85416dc0_0;  1 drivers
v0000021a85417d80_0 .var "number_extrema", 10 0;
v0000021a85418640_0 .net "read", 0 0, v0000021a85416500_0;  1 drivers
v0000021a85417b00_0 .net "read_x", 5 0, v0000021a854156a0_0;  1 drivers
v0000021a85417ba0_0 .net "read_y", 5 0, v0000021a85416c80_0;  1 drivers
v0000021a854186e0_0 .var "rst_in", 0 0;
v0000021a85418b40_0 .net "second_address", 11 0, v0000021a853edd80_0;  1 drivers
v0000021a85417ec0_0 .net/s "second_data", 8 0, L_0000021a853d0c50;  1 drivers
v0000021a85418aa0_0 .net "second_is_extremum", 0 0, v0000021a85415b00_0;  1 drivers
v0000021a85417f60_0 .net "second_is_max", 0 0, v0000021a85416280_0;  1 drivers
v0000021a85418000_0 .net "second_is_min", 0 0, v0000021a854161e0_0;  1 drivers
v0000021a85418dc0_0 .var "start_checking", 0 0;
v0000021a85418f00_0 .net "x", 5 0, v0000021a85416e60_0;  1 drivers
v0000021a85419180_0 .net "y", 5 0, v0000021a85416f00_0;  1 drivers
S_0000021a853b11b0 .scope module, "finder" "check_extrema" 3 31, 4 20 0, S_0000021a853b1020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 12 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 12 "second_address";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /OUTPUT 6 "x";
    .port_info 8 /OUTPUT 6 "y";
    .port_info 9 /OUTPUT 1 "first_is_extremum";
    .port_info 10 /OUTPUT 1 "second_is_extremum";
    .port_info 11 /OUTPUT 1 "done_checking";
    .port_info 12 /OUTPUT 3 "state_number";
    .port_info 13 /OUTPUT 1 "first_is_min";
    .port_info 14 /OUTPUT 1 "first_is_max";
    .port_info 15 /OUTPUT 1 "second_is_min";
    .port_info 16 /OUTPUT 1 "second_is_max";
    .port_info 17 /OUTPUT 6 "read_x";
    .port_info 18 /OUTPUT 6 "read_y";
    .port_info 19 /OUTPUT 1 "read";
P_0000021a853caef0 .param/l "ABS_CONTRAST_THRESHOLD" 0 4 22, +C4<00000000000000000000000000000100>;
P_0000021a853caf28 .param/l "BIT_DEPTH" 0 4 21, +C4<00000000000000000000000000001001>;
P_0000021a853caf60 .param/l "DIMENSION" 0 4 23, +C4<00000000000000000000000001000000>;
enum0000021a853ba770 .enum2/s (32)
   "TOP" 0,
   "TOPR" 1,
   "TOPL" 2,
   "BOT" 3,
   "BOTR" 4,
   "BOTL" 5,
   "RIGHT" 6,
   "LEFT" 7,
   "MIDDLE" 8,
   "NULL" 9
 ;
enum0000021a853bac20 .enum2/s (32)
   "IDLE" 0,
   "START_ROW" 1,
   "CHECK" 2,
   "INCREMENT" 3,
   "SHIFT_RIGHT" 4
 ;
v0000021a85415420_0 .net "clk", 0 0, v0000021a854195e0_0;  1 drivers
v0000021a85416460_0 .var "done_checking", 0 0;
v0000021a85415d80_0 .net "enable", 0 0, v0000021a85418dc0_0;  1 drivers
v0000021a85415e20_0 .net "first_address", 11 0, v0000021a853edba0_0;  alias, 1 drivers
v0000021a854154c0_0 .var/s "first_bottom", 8 0;
v0000021a85415560_0 .var/s "first_bottom_left", 8 0;
v0000021a85415600_0 .var/s "first_bottom_right", 8 0;
v0000021a85415ec0_0 .net/s "first_data", 8 0, L_0000021a853d0ef0;  alias, 1 drivers
v0000021a854157e0_0 .var "first_is_extremum", 0 0;
v0000021a85416820_0 .var "first_is_max", 0 0;
v0000021a85415f60_0 .var "first_is_min", 0 0;
v0000021a85415ba0_0 .var/s "first_left", 8 0;
v0000021a85416aa0_0 .var/s "first_middle", 8 0;
v0000021a85415880_0 .var/s "first_right", 8 0;
v0000021a85416a00_0 .var/s "first_top", 8 0;
v0000021a85416780_0 .var/s "first_top_left", 8 0;
v0000021a85415380_0 .var/s "first_top_right", 8 0;
v0000021a85415920_0 .var/2s "pixel_pos", 31 0;
v0000021a85416500_0 .var "read", 0 0;
v0000021a854156a0_0 .var "read_x", 5 0;
v0000021a85416c80_0 .var "read_y", 5 0;
v0000021a85416d20_0 .net "reader_busy", 0 0, v0000021a853ed380_0;  1 drivers
v0000021a85415740_0 .net "reader_done", 0 0, v0000021a853ed2e0_0;  1 drivers
v0000021a85416640_0 .net "rst_in", 0 0, v0000021a854186e0_0;  1 drivers
v0000021a85416000_0 .net "second_address", 11 0, v0000021a853edd80_0;  alias, 1 drivers
v0000021a854159c0_0 .var/s "second_bottom", 8 0;
v0000021a85416140_0 .var/s "second_bottom_left", 8 0;
v0000021a85415a60_0 .var/s "second_bottom_right", 8 0;
v0000021a854160a0_0 .net/s "second_data", 8 0, L_0000021a853d0c50;  alias, 1 drivers
v0000021a85415b00_0 .var "second_is_extremum", 0 0;
v0000021a85416280_0 .var "second_is_max", 0 0;
v0000021a854161e0_0 .var "second_is_min", 0 0;
v0000021a854168c0_0 .var/s "second_left", 8 0;
v0000021a854166e0_0 .var/s "second_middle", 8 0;
v0000021a85416320_0 .var/s "second_right", 8 0;
v0000021a854163c0_0 .var/s "second_top", 8 0;
v0000021a854165a0_0 .var/s "second_top_left", 8 0;
v0000021a85416b40_0 .var/s "second_top_right", 8 0;
v0000021a85416be0_0 .var/2s "state", 31 0;
v0000021a85416dc0_0 .var "state_number", 2 0;
v0000021a85416e60_0 .var "x", 5 0;
v0000021a85416f00_0 .var "y", 5 0;
E_0000021a853f3ca0/0 .event anyedge, v0000021a85415920_0, v0000021a85416e60_0, v0000021a85416f00_0, v0000021a85416aa0_0;
E_0000021a853f3ca0/1 .event anyedge, v0000021a85415ba0_0, v0000021a85415880_0, v0000021a85416a00_0, v0000021a85415380_0;
E_0000021a853f3ca0/2 .event anyedge, v0000021a85416780_0, v0000021a854154c0_0, v0000021a85415600_0, v0000021a85415560_0;
E_0000021a853f3ca0/3 .event anyedge, v0000021a854166e0_0, v0000021a854168c0_0, v0000021a85416320_0, v0000021a854163c0_0;
E_0000021a853f3ca0/4 .event anyedge, v0000021a85416b40_0, v0000021a854165a0_0, v0000021a854159c0_0, v0000021a85415a60_0;
E_0000021a853f3ca0/5 .event anyedge, v0000021a85416140_0;
E_0000021a853f3ca0 .event/or E_0000021a853f3ca0/0, E_0000021a853f3ca0/1, E_0000021a853f3ca0/2, E_0000021a853f3ca0/3, E_0000021a853f3ca0/4, E_0000021a853f3ca0/5;
E_0000021a853f3360 .event anyedge, v0000021a85416be0_0;
S_0000021a853789c0 .scope module, "reader" "read_pixel" 4 177, 4 380 0, S_0000021a853b11b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 12 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 12 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 6 "x";
    .port_info 8 /INPUT 6 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_0000021a8551ae70 .param/l "BIT_DEPTH" 0 4 381, +C4<00000000000000000000000000001001>;
P_0000021a8551aea8 .param/l "DIMENSION" 0 4 382, +C4<00000000000000000000000001000000>;
enum0000021a853bb0f0 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v0000021a853edf60_0 .net *"_ivl_0", 31 0, L_0000021a854194a0;  1 drivers
L_0000021a855599f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a853ed920_0 .net *"_ivl_11", 25 0, L_0000021a855599f8;  1 drivers
v0000021a853ed7e0_0 .net *"_ivl_12", 31 0, L_0000021a85418fa0;  1 drivers
L_0000021a85559968 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a853ed9c0_0 .net *"_ivl_3", 25 0, L_0000021a85559968;  1 drivers
L_0000021a855599b0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000021a853ee0a0_0 .net/2u *"_ivl_4", 31 0, L_0000021a855599b0;  1 drivers
v0000021a853ed4c0_0 .net *"_ivl_7", 31 0, L_0000021a85418140;  1 drivers
v0000021a853ed1a0_0 .net *"_ivl_8", 31 0, L_0000021a854180a0;  1 drivers
v0000021a853eda60_0 .net "address", 11 0, L_0000021a85418500;  1 drivers
v0000021a853ed380_0 .var "busy", 0 0;
v0000021a853edb00_0 .net "clk", 0 0, v0000021a854195e0_0;  alias, 1 drivers
v0000021a853ed240_0 .var "counter", 1 0;
v0000021a853ed2e0_0 .var "done", 0 0;
v0000021a853edba0_0 .var "first_address", 11 0;
v0000021a853ed420_0 .net/s "first_data", 8 0, L_0000021a853d0ef0;  alias, 1 drivers
v0000021a853ed560_0 .net "input_ready", 0 0, v0000021a85416500_0;  alias, 1 drivers
v0000021a853ed600_0 .net "rst_in", 0 0, v0000021a854186e0_0;  alias, 1 drivers
v0000021a853edd80_0 .var "second_address", 11 0;
v0000021a85415240_0 .net/s "second_data", 8 0, L_0000021a853d0c50;  alias, 1 drivers
v0000021a85416960_0 .var/2s "state", 31 0;
v0000021a85415ce0_0 .net "x", 5 0, v0000021a854156a0_0;  alias, 1 drivers
v0000021a85415c40_0 .net "y", 5 0, v0000021a85416c80_0;  alias, 1 drivers
E_0000021a853f3960 .event posedge, v0000021a853edb00_0;
L_0000021a854194a0 .concat [ 6 26 0 0], v0000021a85416c80_0, L_0000021a85559968;
L_0000021a85418140 .arith/mult 32, L_0000021a854194a0, L_0000021a855599b0;
L_0000021a854180a0 .concat [ 6 26 0 0], v0000021a854156a0_0, L_0000021a855599f8;
L_0000021a85418fa0 .arith/sum 32, L_0000021a85418140, L_0000021a854180a0;
L_0000021a85418500 .part L_0000021a85418fa0, 0, 12;
S_0000021a8536eb40 .scope module, "first_bram" "xilinx_single_port_ram_read_first" 3 59, 5 12 0, S_0000021a853b1020;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 9 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 9 "douta";
P_0000021a853eebd0 .param/str "INIT_FILE" 0 5 16, "first_test_bram.mem";
P_0000021a853eec08 .param/l "RAM_DEPTH" 0 5 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000021a853eec40 .param/str "RAM_PERFORMANCE" 0 5 15, "HIGH_PERFORMANCE";
P_0000021a853eec78 .param/l "RAM_WIDTH" 0 5 13, +C4<00000000000000000000000000001001>;
v0000021a854152e0 .array "BRAM", 0 4095, 8 0;
v0000021a854192c0_0 .net "addra", 11 0, v0000021a853edba0_0;  alias, 1 drivers
v0000021a85418780_0 .net "clka", 0 0, v0000021a854195e0_0;  alias, 1 drivers
L_0000021a85559bf0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000021a85418c80_0 .net "dina", 8 0, L_0000021a85559bf0;  1 drivers
v0000021a85419680_0 .net "douta", 8 0, L_0000021a853d0ef0;  alias, 1 drivers
L_0000021a85559a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021a854190e0_0 .net "ena", 0 0, L_0000021a85559a88;  1 drivers
v0000021a854181e0_0 .var "ram_data", 8 0;
L_0000021a85559ad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021a85417e20_0 .net "regcea", 0 0, L_0000021a85559ad0;  1 drivers
v0000021a854183c0_0 .net "rsta", 0 0, v0000021a854186e0_0;  alias, 1 drivers
L_0000021a85559a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021a854188c0_0 .net "wea", 0 0, L_0000021a85559a40;  1 drivers
S_0000021a8536ecd0 .scope function.vec4.u32, "clogb2" "clogb2" 5 76, 5 76 0, S_0000021a8536eb40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000021a8536ecd0
v0000021a85415100_0 .var/i "depth", 31 0;
TD_check_extrema_tb.first_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000021a85415100_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000021a85415100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021a85415100_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000021a85332830 .scope generate, "output_register" "output_register" 5 53, 5 53 0, S_0000021a8536eb40;
 .timescale -9 -12;
L_0000021a853d0ef0 .functor BUFZ 9, v0000021a854151a0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0000021a854151a0_0 .var "douta_reg", 8 0;
S_0000021a853329c0 .scope generate, "use_init_file" "use_init_file" 5 33, 5 33 0, S_0000021a8536eb40;
 .timescale -9 -12;
S_0000021a85332b50 .scope module, "second_bram" "xilinx_single_port_ram_read_first" 3 75, 5 12 0, S_0000021a853b1020;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 9 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 9 "douta";
P_0000021a853e8bb0 .param/str "INIT_FILE" 0 5 16, "second_test_bram.mem";
P_0000021a853e8be8 .param/l "RAM_DEPTH" 0 5 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000021a853e8c20 .param/str "RAM_PERFORMANCE" 0 5 15, "HIGH_PERFORMANCE";
P_0000021a853e8c58 .param/l "RAM_WIDTH" 0 5 13, +C4<00000000000000000000000000001001>;
v0000021a85417ce0 .array "BRAM", 0 4095, 8 0;
v0000021a85417880_0 .net "addra", 11 0, v0000021a853edd80_0;  alias, 1 drivers
v0000021a85418820_0 .net "clka", 0 0, v0000021a854195e0_0;  alias, 1 drivers
L_0000021a85559c38 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000021a85418280_0 .net "dina", 8 0, L_0000021a85559c38;  1 drivers
v0000021a85418e60_0 .net "douta", 8 0, L_0000021a853d0c50;  alias, 1 drivers
L_0000021a85559b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021a85419720_0 .net "ena", 0 0, L_0000021a85559b60;  1 drivers
v0000021a85418960_0 .var "ram_data", 8 0;
L_0000021a85559ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021a85418be0_0 .net "regcea", 0 0, L_0000021a85559ba8;  1 drivers
v0000021a85418320_0 .net "rsta", 0 0, v0000021a854186e0_0;  alias, 1 drivers
L_0000021a85559b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021a85419220_0 .net "wea", 0 0, L_0000021a85559b18;  1 drivers
S_0000021a855594b0 .scope function.vec4.u32, "clogb2" "clogb2" 5 76, 5 76 0, S_0000021a85332b50;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000021a855594b0
v0000021a85417c40_0 .var/i "depth", 31 0;
TD_check_extrema_tb.second_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000021a85417c40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000021a85417c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021a85417c40_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000021a85559640 .scope generate, "output_register" "output_register" 5 53, 5 53 0, S_0000021a85332b50;
 .timescale -9 -12;
L_0000021a853d0c50 .functor BUFZ 9, v0000021a854185a0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0000021a854185a0_0 .var "douta_reg", 8 0;
S_0000021a855597d0 .scope generate, "use_init_file" "use_init_file" 5 33, 5 33 0, S_0000021a85332b50;
 .timescale -9 -12;
    .scope S_0000021a853789c0;
T_2 ;
    %wait E_0000021a853f3960;
    %load/vec4 v0000021a853ed600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021a853ed240_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021a85416960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000021a853ed560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000021a85416960_0, 0;
    %load/vec4 v0000021a853eda60_0;
    %assign/vec4 v0000021a853edba0_0, 0;
    %load/vec4 v0000021a853eda60_0;
    %assign/vec4 v0000021a853edd80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021a853ed240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a853ed380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a853ed2e0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a85416960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a853ed2e0_0, 0;
T_2.6 ;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0000021a853ed240_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a85416960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a853ed2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a853ed380_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0000021a853ed240_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000021a853ed240_0, 0;
T_2.8 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021a853b11b0;
T_3 ;
Ewait_0 .event/or E_0000021a853f3360, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000021a85416be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021a85416dc0_0, 0, 3;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021a85416dc0_0, 0, 3;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021a85416dc0_0, 0, 3;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021a85416dc0_0, 0, 3;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021a85416dc0_0, 0, 3;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021a853b11b0;
T_4 ;
Ewait_1 .event/or E_0000021a853f3ca0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000021a85415920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0000021a85416e60_0;
    %store/vec4 v0000021a854156a0_0, 0, 6;
    %load/vec4 v0000021a85416f00_0;
    %subi 1, 0, 6;
    %store/vec4 v0000021a85416c80_0, 0, 6;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0000021a85416e60_0;
    %addi 1, 0, 6;
    %store/vec4 v0000021a854156a0_0, 0, 6;
    %load/vec4 v0000021a85416f00_0;
    %subi 1, 0, 6;
    %store/vec4 v0000021a85416c80_0, 0, 6;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0000021a85416e60_0;
    %subi 1, 0, 6;
    %store/vec4 v0000021a854156a0_0, 0, 6;
    %load/vec4 v0000021a85416f00_0;
    %subi 1, 0, 6;
    %store/vec4 v0000021a85416c80_0, 0, 6;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0000021a85416e60_0;
    %store/vec4 v0000021a854156a0_0, 0, 6;
    %load/vec4 v0000021a85416f00_0;
    %addi 1, 0, 6;
    %store/vec4 v0000021a85416c80_0, 0, 6;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0000021a85416e60_0;
    %addi 1, 0, 6;
    %store/vec4 v0000021a854156a0_0, 0, 6;
    %load/vec4 v0000021a85416f00_0;
    %addi 1, 0, 6;
    %store/vec4 v0000021a85416c80_0, 0, 6;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0000021a85416e60_0;
    %subi 1, 0, 6;
    %store/vec4 v0000021a854156a0_0, 0, 6;
    %load/vec4 v0000021a85416f00_0;
    %addi 1, 0, 6;
    %store/vec4 v0000021a85416c80_0, 0, 6;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0000021a85416e60_0;
    %addi 1, 0, 6;
    %store/vec4 v0000021a854156a0_0, 0, 6;
    %load/vec4 v0000021a85416f00_0;
    %store/vec4 v0000021a85416c80_0, 0, 6;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0000021a85416e60_0;
    %subi 1, 0, 6;
    %store/vec4 v0000021a854156a0_0, 0, 6;
    %load/vec4 v0000021a85416f00_0;
    %store/vec4 v0000021a85416c80_0, 0, 6;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000021a85416e60_0;
    %store/vec4 v0000021a854156a0_0, 0, 6;
    %load/vec4 v0000021a85416f00_0;
    %store/vec4 v0000021a85416c80_0, 0, 6;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85415ba0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.25, 5;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85415880_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.25;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_4.24, 22;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85416a00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.24;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_4.23, 21;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85415380_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.23;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_4.22, 20;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85416780_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.22;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_4.21, 19;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a854154c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.21;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_4.20, 18;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85415600_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.20;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_4.19, 17;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85415560_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.19;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_4.18, 16;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.18;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_4.17, 15;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a854168c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.17;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_4.16, 14;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85416320_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.16;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_4.15, 13;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a854163c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.15;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.14, 12;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85416b40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.14;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.13, 11;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a854165a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.12, 10;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a854159c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85415a60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a85416140_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.10;
    %store/vec4 v0000021a85415f60_0, 0, 1;
    %load/vec4 v0000021a85415ba0_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.41, 5;
    %load/vec4 v0000021a85415880_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.41;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_4.40, 22;
    %load/vec4 v0000021a85416a00_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.40;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_4.39, 21;
    %load/vec4 v0000021a85415380_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.39;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_4.38, 20;
    %load/vec4 v0000021a85416780_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.38;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_4.37, 19;
    %load/vec4 v0000021a854154c0_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.37;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_4.36, 18;
    %load/vec4 v0000021a85415600_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.36;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_4.35, 17;
    %load/vec4 v0000021a85415560_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.35;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_4.34, 16;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.34;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_4.33, 15;
    %load/vec4 v0000021a854168c0_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.33;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_4.32, 14;
    %load/vec4 v0000021a85416320_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.32;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_4.31, 13;
    %load/vec4 v0000021a854163c0_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.31;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.30, 12;
    %load/vec4 v0000021a85416b40_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.29, 11;
    %load/vec4 v0000021a854165a0_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.28, 10;
    %load/vec4 v0000021a854159c0_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.27, 9;
    %load/vec4 v0000021a85415a60_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.27;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.26, 8;
    %load/vec4 v0000021a85416140_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.26;
    %store/vec4 v0000021a85416820_0, 0, 1;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a854168c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.57, 5;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85416320_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.57;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_4.56, 22;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a854163c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.56;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_4.55, 21;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85416b40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.55;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_4.54, 20;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a854165a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.54;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_4.53, 19;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a854159c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.53;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_4.52, 18;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85415a60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.52;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_4.51, 17;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85416140_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.51;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_4.50, 16;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85416aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.50;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_4.49, 15;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85415ba0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.49;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_4.48, 14;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85415880_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.48;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_4.47, 13;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85416a00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.47;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.46, 12;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85415380_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.46;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.45, 11;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85416780_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.45;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.44, 10;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a854154c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.43, 9;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85415600_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.43;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.42, 8;
    %load/vec4 v0000021a854166e0_0;
    %load/vec4 v0000021a85415560_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.42;
    %store/vec4 v0000021a854161e0_0, 0, 1;
    %load/vec4 v0000021a854168c0_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.73, 5;
    %load/vec4 v0000021a85416320_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.73;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_4.72, 22;
    %load/vec4 v0000021a854163c0_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.72;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_4.71, 21;
    %load/vec4 v0000021a85416b40_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.71;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_4.70, 20;
    %load/vec4 v0000021a854165a0_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.70;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_4.69, 19;
    %load/vec4 v0000021a854159c0_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.69;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_4.68, 18;
    %load/vec4 v0000021a85415a60_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.68;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_4.67, 17;
    %load/vec4 v0000021a85416140_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.67;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_4.66, 16;
    %load/vec4 v0000021a85416aa0_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.66;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_4.65, 15;
    %load/vec4 v0000021a85415ba0_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.65;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_4.64, 14;
    %load/vec4 v0000021a85415880_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.64;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_4.63, 13;
    %load/vec4 v0000021a85416a00_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.63;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.62, 12;
    %load/vec4 v0000021a85415380_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.62;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.61, 11;
    %load/vec4 v0000021a85416780_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.61;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.60, 10;
    %load/vec4 v0000021a854154c0_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.59, 9;
    %load/vec4 v0000021a85415600_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.59;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.58, 8;
    %load/vec4 v0000021a85415560_0;
    %load/vec4 v0000021a854166e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.58;
    %store/vec4 v0000021a85416280_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021a853b11b0;
T_5 ;
    %wait E_0000021a853f3960;
    %load/vec4 v0000021a85416640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a85416be0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a854157e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85415b00_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000021a85416e60_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000021a85416f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416460_0, 0;
T_5.0 ;
    %load/vec4 v0000021a85416be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0000021a85415d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000021a85416e60_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000021a85416f00_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000021a85416be0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416460_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a85416be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416460_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0000021a85415920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85416a00_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a854163c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.22 ;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85415380_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a85416b40_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.24 ;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85415880_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a85416320_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.26 ;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85415600_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a85415a60_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.28;
T_5.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.28 ;
    %jmp T_5.20;
T_5.14 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.29, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a854154c0_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a854159c0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.30 ;
    %jmp T_5.20;
T_5.15 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.31, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85415560_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a85416140_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.32;
T_5.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.32 ;
    %jmp T_5.20;
T_5.16 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85415ba0_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a854168c0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.34 ;
    %jmp T_5.20;
T_5.17 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.35, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85416780_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a854165a0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.36 ;
    %jmp T_5.20;
T_5.18 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.37, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85416aa0_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a854166e0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000021a85416be0_0, 0;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.38 ;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0000021a85415f60_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.41, 8;
    %load/vec4 v0000021a85416820_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.41;
    %jmp/0xz  T_5.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a854157e0_0, 0;
T_5.39 ;
    %load/vec4 v0000021a854161e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.44, 8;
    %load/vec4 v0000021a85416280_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.44;
    %jmp/0xz  T_5.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85415b00_0, 0;
T_5.42 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000021a85416be0_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a854157e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85415b00_0, 0;
    %load/vec4 v0000021a85416e60_0;
    %pad/u 32;
    %cmpi/u 62, 0, 32;
    %jmp/0xz  T_5.45, 5;
    %load/vec4 v0000021a85416e60_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021a85416e60_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000021a85416be0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %jmp T_5.46;
T_5.45 ;
    %load/vec4 v0000021a85416f00_0;
    %pad/u 32;
    %cmpi/u 62, 0, 32;
    %jmp/0xz  T_5.47, 5;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000021a85416e60_0, 0;
    %load/vec4 v0000021a85416f00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021a85416f00_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000021a85416be0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %jmp T_5.48;
T_5.47 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a85416be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416460_0, 0;
T_5.48 ;
T_5.46 ;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000021a85415920_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_5.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %jmp T_5.54;
T_5.49 ;
    %load/vec4 v0000021a85416a00_0;
    %assign/vec4 v0000021a85416780_0, 0;
    %load/vec4 v0000021a854154c0_0;
    %assign/vec4 v0000021a85415560_0, 0;
    %load/vec4 v0000021a85416aa0_0;
    %assign/vec4 v0000021a85415ba0_0, 0;
    %load/vec4 v0000021a85415380_0;
    %assign/vec4 v0000021a85416a00_0, 0;
    %load/vec4 v0000021a85415600_0;
    %assign/vec4 v0000021a854154c0_0, 0;
    %load/vec4 v0000021a85415880_0;
    %assign/vec4 v0000021a85416aa0_0, 0;
    %load/vec4 v0000021a854163c0_0;
    %assign/vec4 v0000021a854165a0_0, 0;
    %load/vec4 v0000021a854159c0_0;
    %assign/vec4 v0000021a85416140_0, 0;
    %load/vec4 v0000021a854166e0_0;
    %assign/vec4 v0000021a854168c0_0, 0;
    %load/vec4 v0000021a85416b40_0;
    %assign/vec4 v0000021a854163c0_0, 0;
    %load/vec4 v0000021a85415a60_0;
    %assign/vec4 v0000021a854159c0_0, 0;
    %load/vec4 v0000021a85416320_0;
    %assign/vec4 v0000021a854166e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.54;
T_5.50 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.55, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85415380_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a85416b40_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.56;
T_5.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.56 ;
    %jmp T_5.54;
T_5.51 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.57, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85415880_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a85416320_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
    %jmp T_5.58;
T_5.57 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.58 ;
    %jmp T_5.54;
T_5.52 ;
    %load/vec4 v0000021a85415740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.59, 8;
    %load/vec4 v0000021a85415ec0_0;
    %assign/vec4 v0000021a85415600_0, 0;
    %load/vec4 v0000021a854160a0_0;
    %assign/vec4 v0000021a85415a60_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000021a85415920_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000021a85416be0_0, 0;
    %jmp T_5.60;
T_5.59 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a85416500_0, 0;
T_5.60 ;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021a853329c0;
T_6 ;
    %vpi_call/w 5 35 "$readmemb", P_0000021a853eebd0, v0000021a854152e0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000021a85332830;
T_7 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000021a854151a0_0, 0, 9;
    %end;
    .thread T_7, $init;
    .scope S_0000021a85332830;
T_8 ;
    %wait E_0000021a853f3960;
    %load/vec4 v0000021a854183c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021a854151a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021a85417e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000021a854181e0_0;
    %assign/vec4 v0000021a854151a0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021a8536eb40;
T_9 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000021a854181e0_0, 0, 9;
    %end;
    .thread T_9, $init;
    .scope S_0000021a8536eb40;
T_10 ;
    %wait E_0000021a853f3960;
    %load/vec4 v0000021a854190e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000021a854188c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000021a85418c80_0;
    %load/vec4 v0000021a854192c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a854152e0, 0, 4;
T_10.2 ;
    %load/vec4 v0000021a854192c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000021a854152e0, 4;
    %assign/vec4 v0000021a854181e0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021a855597d0;
T_11 ;
    %vpi_call/w 5 35 "$readmemb", P_0000021a853e8bb0, v0000021a85417ce0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000021a85559640;
T_12 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000021a854185a0_0, 0, 9;
    %end;
    .thread T_12, $init;
    .scope S_0000021a85559640;
T_13 ;
    %wait E_0000021a853f3960;
    %load/vec4 v0000021a85418320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000021a854185a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000021a85418be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000021a85418960_0;
    %assign/vec4 v0000021a854185a0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000021a85332b50;
T_14 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000021a85418960_0, 0, 9;
    %end;
    .thread T_14, $init;
    .scope S_0000021a85332b50;
T_15 ;
    %wait E_0000021a853f3960;
    %load/vec4 v0000021a85419720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000021a85419220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000021a85418280_0;
    %load/vec4 v0000021a85417880_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a85417ce0, 0, 4;
T_15.2 ;
    %load/vec4 v0000021a85417880_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000021a85417ce0, 4;
    %assign/vec4 v0000021a85418960_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021a853b1020;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v0000021a854195e0_0;
    %nor/r;
    %store/vec4 v0000021a854195e0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021a853b1020;
T_17 ;
    %vpi_call/w 3 93 "$dumpfile", "check_extrema.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021a853b1020 {0 0 0};
    %vpi_call/w 3 95 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a854195e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a854186e0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000021a85417d80_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a854186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a854186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a85418dc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a85418dc0_0, 0, 1;
T_17.0 ;
    %load/vec4 v0000021a85419540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_17.1, 8;
    %load/vec4 v0000021a85418d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call/w 3 110 "$display", "Extremum in BRAM 1  (", v0000021a85418f00_0, ", ", v0000021a85419180_0, ")" {0 0 0};
    %load/vec4 v0000021a85417d80_0;
    %addi 1, 0, 11;
    %store/vec4 v0000021a85417d80_0, 0, 11;
T_17.2 ;
    %load/vec4 v0000021a85418aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %vpi_call/w 3 114 "$display", "Extremum in BRAM 2  (", v0000021a85418f00_0, ", ", v0000021a85419180_0, ")" {0 0 0};
    %load/vec4 v0000021a85417d80_0;
    %addi 1, 0, 11;
    %store/vec4 v0000021a85417d80_0, 0, 11;
T_17.4 ;
    %delay 10000, 0;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call/w 3 120 "$display", "found ", v0000021a85417d80_0, " extrema total" {0 0 0};
    %vpi_call/w 3 121 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim\check_extrema_tb.sv";
    "hdl\check_extrema.sv";
    "hdl\xilinx_single_port_ram_read_first_bram_tester.v";
