[ General ]
Frequency = 1000

[ Module MainMemory ]
Type = MainMemory

BlockSize = 4096

Latency = 40

HighNetwork = NetworkMainL3

[ Module CacheL3 ]
Type = Cache

Geometry = GeoNameL3

LowNetwork = NetworkMainL3

LowModules = MainMemory

HighNetwork = NetworkL3L2

[ CacheGeometry GeoNameL1 ]
Sets = 64

Assoc = 4

BlockSize = 4096

Latency = 2

[ CacheGeometry GeoNameL2 ]
Sets = 256

Assoc = 4

BlockSize = 4096

Latency = 8

[ CacheGeometry GeoNameL3 ]
Sets = 32

Assoc = 16

BlockSize = 4096

Latency = 15

[ Entry Core-0-0 ]
Arch = x86

Core = 0

Thread = 0

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-1 ]
Arch = x86

Core = 0

Thread = 1

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-2 ]
Arch = x86

Core = 0

Thread = 2

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-3 ]
Arch = x86

Core = 0

Thread = 3

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-4 ]
Arch = x86

Core = 0

Thread = 4

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-5 ]
Arch = x86

Core = 0

Thread = 5

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-6 ]
Arch = x86

Core = 0

Thread = 6

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-7 ]
Arch = x86

Core = 0

Thread = 7

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-8 ]
Arch = x86

Core = 0

Thread = 8

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-9 ]
Arch = x86

Core = 0

Thread = 9

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-10 ]
Arch = x86

Core = 0

Thread = 10

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-11 ]
Arch = x86

Core = 0

Thread = 11

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-12 ]
Arch = x86

Core = 0

Thread = 12

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-13 ]
Arch = x86

Core = 0

Thread = 13

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-14 ]
Arch = x86

Core = 0

Thread = 14

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-15 ]
Arch = x86

Core = 0

Thread = 15

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Module CacheL1-I-0 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-0

LowModules = CacheL2

[ Module CacheL1-D-0 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-0

LowModules = CacheL2

[ Module CacheL2-0 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-0

[ Network NetworkL2L1-0 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-1-0 ]
Arch = x86

Core = 1

Thread = 0

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-1 ]
Arch = x86

Core = 1

Thread = 1

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-2 ]
Arch = x86

Core = 1

Thread = 2

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-3 ]
Arch = x86

Core = 1

Thread = 3

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-4 ]
Arch = x86

Core = 1

Thread = 4

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-5 ]
Arch = x86

Core = 1

Thread = 5

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-6 ]
Arch = x86

Core = 1

Thread = 6

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-7 ]
Arch = x86

Core = 1

Thread = 7

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-8 ]
Arch = x86

Core = 1

Thread = 8

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-9 ]
Arch = x86

Core = 1

Thread = 9

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-10 ]
Arch = x86

Core = 1

Thread = 10

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-11 ]
Arch = x86

Core = 1

Thread = 11

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-12 ]
Arch = x86

Core = 1

Thread = 12

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-13 ]
Arch = x86

Core = 1

Thread = 13

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-14 ]
Arch = x86

Core = 1

Thread = 14

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-15 ]
Arch = x86

Core = 1

Thread = 15

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Module CacheL1-I-1 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-1

LowModules = CacheL2

[ Module CacheL1-D-1 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-1

LowModules = CacheL2

[ Module CacheL2-1 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-1

[ Network NetworkL2L1-1 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-2-0 ]
Arch = x86

Core = 2

Thread = 0

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-1 ]
Arch = x86

Core = 2

Thread = 1

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-2 ]
Arch = x86

Core = 2

Thread = 2

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-3 ]
Arch = x86

Core = 2

Thread = 3

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-4 ]
Arch = x86

Core = 2

Thread = 4

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-5 ]
Arch = x86

Core = 2

Thread = 5

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-6 ]
Arch = x86

Core = 2

Thread = 6

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-7 ]
Arch = x86

Core = 2

Thread = 7

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-8 ]
Arch = x86

Core = 2

Thread = 8

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-9 ]
Arch = x86

Core = 2

Thread = 9

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-10 ]
Arch = x86

Core = 2

Thread = 10

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-11 ]
Arch = x86

Core = 2

Thread = 11

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-12 ]
Arch = x86

Core = 2

Thread = 12

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-13 ]
Arch = x86

Core = 2

Thread = 13

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-14 ]
Arch = x86

Core = 2

Thread = 14

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-15 ]
Arch = x86

Core = 2

Thread = 15

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Module CacheL1-I-2 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-2

LowModules = CacheL2

[ Module CacheL1-D-2 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-2

LowModules = CacheL2

[ Module CacheL2-2 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-2

[ Network NetworkL2L1-2 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-3-0 ]
Arch = x86

Core = 3

Thread = 0

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-1 ]
Arch = x86

Core = 3

Thread = 1

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-2 ]
Arch = x86

Core = 3

Thread = 2

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-3 ]
Arch = x86

Core = 3

Thread = 3

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-4 ]
Arch = x86

Core = 3

Thread = 4

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-5 ]
Arch = x86

Core = 3

Thread = 5

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-6 ]
Arch = x86

Core = 3

Thread = 6

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-7 ]
Arch = x86

Core = 3

Thread = 7

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-8 ]
Arch = x86

Core = 3

Thread = 8

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-9 ]
Arch = x86

Core = 3

Thread = 9

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-10 ]
Arch = x86

Core = 3

Thread = 10

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-11 ]
Arch = x86

Core = 3

Thread = 11

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-12 ]
Arch = x86

Core = 3

Thread = 12

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-13 ]
Arch = x86

Core = 3

Thread = 13

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-14 ]
Arch = x86

Core = 3

Thread = 14

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-15 ]
Arch = x86

Core = 3

Thread = 15

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Module CacheL1-I-3 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-3

LowModules = CacheL2

[ Module CacheL1-D-3 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-3

LowModules = CacheL2

[ Module CacheL2-3 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-3

[ Network NetworkL2L1-3 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-4-0 ]
Arch = x86

Core = 4

Thread = 0

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-1 ]
Arch = x86

Core = 4

Thread = 1

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-2 ]
Arch = x86

Core = 4

Thread = 2

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-3 ]
Arch = x86

Core = 4

Thread = 3

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-4 ]
Arch = x86

Core = 4

Thread = 4

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-5 ]
Arch = x86

Core = 4

Thread = 5

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-6 ]
Arch = x86

Core = 4

Thread = 6

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-7 ]
Arch = x86

Core = 4

Thread = 7

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-8 ]
Arch = x86

Core = 4

Thread = 8

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-9 ]
Arch = x86

Core = 4

Thread = 9

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-10 ]
Arch = x86

Core = 4

Thread = 10

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-11 ]
Arch = x86

Core = 4

Thread = 11

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-12 ]
Arch = x86

Core = 4

Thread = 12

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-13 ]
Arch = x86

Core = 4

Thread = 13

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-14 ]
Arch = x86

Core = 4

Thread = 14

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-15 ]
Arch = x86

Core = 4

Thread = 15

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Module CacheL1-I-4 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-4

LowModules = CacheL2

[ Module CacheL1-D-4 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-4

LowModules = CacheL2

[ Module CacheL2-4 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-4

[ Network NetworkL2L1-4 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-5-0 ]
Arch = x86

Core = 5

Thread = 0

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-1 ]
Arch = x86

Core = 5

Thread = 1

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-2 ]
Arch = x86

Core = 5

Thread = 2

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-3 ]
Arch = x86

Core = 5

Thread = 3

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-4 ]
Arch = x86

Core = 5

Thread = 4

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-5 ]
Arch = x86

Core = 5

Thread = 5

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-6 ]
Arch = x86

Core = 5

Thread = 6

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-7 ]
Arch = x86

Core = 5

Thread = 7

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-8 ]
Arch = x86

Core = 5

Thread = 8

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-9 ]
Arch = x86

Core = 5

Thread = 9

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-10 ]
Arch = x86

Core = 5

Thread = 10

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-11 ]
Arch = x86

Core = 5

Thread = 11

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-12 ]
Arch = x86

Core = 5

Thread = 12

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-13 ]
Arch = x86

Core = 5

Thread = 13

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-14 ]
Arch = x86

Core = 5

Thread = 14

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-15 ]
Arch = x86

Core = 5

Thread = 15

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Module CacheL1-I-5 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-5

LowModules = CacheL2

[ Module CacheL1-D-5 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-5

LowModules = CacheL2

[ Module CacheL2-5 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-5

[ Network NetworkL2L1-5 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-6-0 ]
Arch = x86

Core = 6

Thread = 0

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-1 ]
Arch = x86

Core = 6

Thread = 1

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-2 ]
Arch = x86

Core = 6

Thread = 2

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-3 ]
Arch = x86

Core = 6

Thread = 3

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-4 ]
Arch = x86

Core = 6

Thread = 4

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-5 ]
Arch = x86

Core = 6

Thread = 5

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-6 ]
Arch = x86

Core = 6

Thread = 6

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-7 ]
Arch = x86

Core = 6

Thread = 7

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-8 ]
Arch = x86

Core = 6

Thread = 8

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-9 ]
Arch = x86

Core = 6

Thread = 9

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-10 ]
Arch = x86

Core = 6

Thread = 10

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-11 ]
Arch = x86

Core = 6

Thread = 11

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-12 ]
Arch = x86

Core = 6

Thread = 12

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-13 ]
Arch = x86

Core = 6

Thread = 13

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-14 ]
Arch = x86

Core = 6

Thread = 14

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-15 ]
Arch = x86

Core = 6

Thread = 15

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Module CacheL1-I-6 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-6

LowModules = CacheL2

[ Module CacheL1-D-6 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-6

LowModules = CacheL2

[ Module CacheL2-6 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-6

[ Network NetworkL2L1-6 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-7-0 ]
Arch = x86

Core = 7

Thread = 0

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-1 ]
Arch = x86

Core = 7

Thread = 1

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-2 ]
Arch = x86

Core = 7

Thread = 2

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-3 ]
Arch = x86

Core = 7

Thread = 3

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-4 ]
Arch = x86

Core = 7

Thread = 4

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-5 ]
Arch = x86

Core = 7

Thread = 5

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-6 ]
Arch = x86

Core = 7

Thread = 6

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-7 ]
Arch = x86

Core = 7

Thread = 7

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-8 ]
Arch = x86

Core = 7

Thread = 8

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-9 ]
Arch = x86

Core = 7

Thread = 9

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-10 ]
Arch = x86

Core = 7

Thread = 10

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-11 ]
Arch = x86

Core = 7

Thread = 11

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-12 ]
Arch = x86

Core = 7

Thread = 12

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-13 ]
Arch = x86

Core = 7

Thread = 13

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-14 ]
Arch = x86

Core = 7

Thread = 14

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-15 ]
Arch = x86

Core = 7

Thread = 15

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Module CacheL1-I-7 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-7

LowModules = CacheL2

[ Module CacheL1-D-7 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-7

LowModules = CacheL2

[ Module CacheL2-7 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-7

[ Network NetworkL2L1-7 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Network NetworkMainL3 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Network NetworkL3L2 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

