
EXP_FOTA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e78  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08005070  08005070  00006070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800508c  0800508c  00007054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800508c  0800508c  0000608c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005094  08005094  00007054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005094  08005094  00006094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005098  08005098  00006098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  0800509c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  20000054  080050f0  00007054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  080050f0  0000737c  2**0
                  ALLOC
 11 .bkpram       0000000c  40024000  40024000  00008000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00007054  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c143  00000000  00000000  00007082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002efe  00000000  00000000  000131c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d90  00000000  00000000  000160c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009f7  00000000  00000000  00016e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029d55  00000000  00000000  0001784f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000103d0  00000000  00000000  000415a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f9157  00000000  00000000  00051974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014aacb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003558  00000000  00000000  0014ab10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  0014e068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000054 	.word	0x20000054
 8000214:	00000000 	.word	0x00000000
 8000218:	08005058 	.word	0x08005058

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000058 	.word	0x20000058
 8000234:	08005058 	.word	0x08005058

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b988 	b.w	8000560 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	468e      	mov	lr, r1
 8000270:	4604      	mov	r4, r0
 8000272:	4688      	mov	r8, r1
 8000274:	2b00      	cmp	r3, #0
 8000276:	d14a      	bne.n	800030e <__udivmoddi4+0xa6>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d962      	bls.n	8000344 <__udivmoddi4+0xdc>
 800027e:	fab2 f682 	clz	r6, r2
 8000282:	b14e      	cbz	r6, 8000298 <__udivmoddi4+0x30>
 8000284:	f1c6 0320 	rsb	r3, r6, #32
 8000288:	fa01 f806 	lsl.w	r8, r1, r6
 800028c:	fa20 f303 	lsr.w	r3, r0, r3
 8000290:	40b7      	lsls	r7, r6
 8000292:	ea43 0808 	orr.w	r8, r3, r8
 8000296:	40b4      	lsls	r4, r6
 8000298:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800029c:	fa1f fc87 	uxth.w	ip, r7
 80002a0:	fbb8 f1fe 	udiv	r1, r8, lr
 80002a4:	0c23      	lsrs	r3, r4, #16
 80002a6:	fb0e 8811 	mls	r8, lr, r1, r8
 80002aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002ae:	fb01 f20c 	mul.w	r2, r1, ip
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0x62>
 80002b6:	18fb      	adds	r3, r7, r3
 80002b8:	f101 30ff 	add.w	r0, r1, #4294967295
 80002bc:	f080 80ea 	bcs.w	8000494 <__udivmoddi4+0x22c>
 80002c0:	429a      	cmp	r2, r3
 80002c2:	f240 80e7 	bls.w	8000494 <__udivmoddi4+0x22c>
 80002c6:	3902      	subs	r1, #2
 80002c8:	443b      	add	r3, r7
 80002ca:	1a9a      	subs	r2, r3, r2
 80002cc:	b2a3      	uxth	r3, r4
 80002ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80002d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002da:	fb00 fc0c 	mul.w	ip, r0, ip
 80002de:	459c      	cmp	ip, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x8e>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e8:	f080 80d6 	bcs.w	8000498 <__udivmoddi4+0x230>
 80002ec:	459c      	cmp	ip, r3
 80002ee:	f240 80d3 	bls.w	8000498 <__udivmoddi4+0x230>
 80002f2:	443b      	add	r3, r7
 80002f4:	3802      	subs	r0, #2
 80002f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002fa:	eba3 030c 	sub.w	r3, r3, ip
 80002fe:	2100      	movs	r1, #0
 8000300:	b11d      	cbz	r5, 800030a <__udivmoddi4+0xa2>
 8000302:	40f3      	lsrs	r3, r6
 8000304:	2200      	movs	r2, #0
 8000306:	e9c5 3200 	strd	r3, r2, [r5]
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d905      	bls.n	800031e <__udivmoddi4+0xb6>
 8000312:	b10d      	cbz	r5, 8000318 <__udivmoddi4+0xb0>
 8000314:	e9c5 0100 	strd	r0, r1, [r5]
 8000318:	2100      	movs	r1, #0
 800031a:	4608      	mov	r0, r1
 800031c:	e7f5      	b.n	800030a <__udivmoddi4+0xa2>
 800031e:	fab3 f183 	clz	r1, r3
 8000322:	2900      	cmp	r1, #0
 8000324:	d146      	bne.n	80003b4 <__udivmoddi4+0x14c>
 8000326:	4573      	cmp	r3, lr
 8000328:	d302      	bcc.n	8000330 <__udivmoddi4+0xc8>
 800032a:	4282      	cmp	r2, r0
 800032c:	f200 8105 	bhi.w	800053a <__udivmoddi4+0x2d2>
 8000330:	1a84      	subs	r4, r0, r2
 8000332:	eb6e 0203 	sbc.w	r2, lr, r3
 8000336:	2001      	movs	r0, #1
 8000338:	4690      	mov	r8, r2
 800033a:	2d00      	cmp	r5, #0
 800033c:	d0e5      	beq.n	800030a <__udivmoddi4+0xa2>
 800033e:	e9c5 4800 	strd	r4, r8, [r5]
 8000342:	e7e2      	b.n	800030a <__udivmoddi4+0xa2>
 8000344:	2a00      	cmp	r2, #0
 8000346:	f000 8090 	beq.w	800046a <__udivmoddi4+0x202>
 800034a:	fab2 f682 	clz	r6, r2
 800034e:	2e00      	cmp	r6, #0
 8000350:	f040 80a4 	bne.w	800049c <__udivmoddi4+0x234>
 8000354:	1a8a      	subs	r2, r1, r2
 8000356:	0c03      	lsrs	r3, r0, #16
 8000358:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035c:	b280      	uxth	r0, r0
 800035e:	b2bc      	uxth	r4, r7
 8000360:	2101      	movs	r1, #1
 8000362:	fbb2 fcfe 	udiv	ip, r2, lr
 8000366:	fb0e 221c 	mls	r2, lr, ip, r2
 800036a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800036e:	fb04 f20c 	mul.w	r2, r4, ip
 8000372:	429a      	cmp	r2, r3
 8000374:	d907      	bls.n	8000386 <__udivmoddi4+0x11e>
 8000376:	18fb      	adds	r3, r7, r3
 8000378:	f10c 38ff 	add.w	r8, ip, #4294967295
 800037c:	d202      	bcs.n	8000384 <__udivmoddi4+0x11c>
 800037e:	429a      	cmp	r2, r3
 8000380:	f200 80e0 	bhi.w	8000544 <__udivmoddi4+0x2dc>
 8000384:	46c4      	mov	ip, r8
 8000386:	1a9b      	subs	r3, r3, r2
 8000388:	fbb3 f2fe 	udiv	r2, r3, lr
 800038c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000390:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000394:	fb02 f404 	mul.w	r4, r2, r4
 8000398:	429c      	cmp	r4, r3
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x144>
 800039c:	18fb      	adds	r3, r7, r3
 800039e:	f102 30ff 	add.w	r0, r2, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x142>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f200 80ca 	bhi.w	800053e <__udivmoddi4+0x2d6>
 80003aa:	4602      	mov	r2, r0
 80003ac:	1b1b      	subs	r3, r3, r4
 80003ae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003b2:	e7a5      	b.n	8000300 <__udivmoddi4+0x98>
 80003b4:	f1c1 0620 	rsb	r6, r1, #32
 80003b8:	408b      	lsls	r3, r1
 80003ba:	fa22 f706 	lsr.w	r7, r2, r6
 80003be:	431f      	orrs	r7, r3
 80003c0:	fa0e f401 	lsl.w	r4, lr, r1
 80003c4:	fa20 f306 	lsr.w	r3, r0, r6
 80003c8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003d0:	4323      	orrs	r3, r4
 80003d2:	fa00 f801 	lsl.w	r8, r0, r1
 80003d6:	fa1f fc87 	uxth.w	ip, r7
 80003da:	fbbe f0f9 	udiv	r0, lr, r9
 80003de:	0c1c      	lsrs	r4, r3, #16
 80003e0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003e4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003e8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003ec:	45a6      	cmp	lr, r4
 80003ee:	fa02 f201 	lsl.w	r2, r2, r1
 80003f2:	d909      	bls.n	8000408 <__udivmoddi4+0x1a0>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003fa:	f080 809c 	bcs.w	8000536 <__udivmoddi4+0x2ce>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f240 8099 	bls.w	8000536 <__udivmoddi4+0x2ce>
 8000404:	3802      	subs	r0, #2
 8000406:	443c      	add	r4, r7
 8000408:	eba4 040e 	sub.w	r4, r4, lr
 800040c:	fa1f fe83 	uxth.w	lr, r3
 8000410:	fbb4 f3f9 	udiv	r3, r4, r9
 8000414:	fb09 4413 	mls	r4, r9, r3, r4
 8000418:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800041c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000420:	45a4      	cmp	ip, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x1ce>
 8000424:	193c      	adds	r4, r7, r4
 8000426:	f103 3eff 	add.w	lr, r3, #4294967295
 800042a:	f080 8082 	bcs.w	8000532 <__udivmoddi4+0x2ca>
 800042e:	45a4      	cmp	ip, r4
 8000430:	d97f      	bls.n	8000532 <__udivmoddi4+0x2ca>
 8000432:	3b02      	subs	r3, #2
 8000434:	443c      	add	r4, r7
 8000436:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800043a:	eba4 040c 	sub.w	r4, r4, ip
 800043e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000442:	4564      	cmp	r4, ip
 8000444:	4673      	mov	r3, lr
 8000446:	46e1      	mov	r9, ip
 8000448:	d362      	bcc.n	8000510 <__udivmoddi4+0x2a8>
 800044a:	d05f      	beq.n	800050c <__udivmoddi4+0x2a4>
 800044c:	b15d      	cbz	r5, 8000466 <__udivmoddi4+0x1fe>
 800044e:	ebb8 0203 	subs.w	r2, r8, r3
 8000452:	eb64 0409 	sbc.w	r4, r4, r9
 8000456:	fa04 f606 	lsl.w	r6, r4, r6
 800045a:	fa22 f301 	lsr.w	r3, r2, r1
 800045e:	431e      	orrs	r6, r3
 8000460:	40cc      	lsrs	r4, r1
 8000462:	e9c5 6400 	strd	r6, r4, [r5]
 8000466:	2100      	movs	r1, #0
 8000468:	e74f      	b.n	800030a <__udivmoddi4+0xa2>
 800046a:	fbb1 fcf2 	udiv	ip, r1, r2
 800046e:	0c01      	lsrs	r1, r0, #16
 8000470:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000474:	b280      	uxth	r0, r0
 8000476:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800047a:	463b      	mov	r3, r7
 800047c:	4638      	mov	r0, r7
 800047e:	463c      	mov	r4, r7
 8000480:	46b8      	mov	r8, r7
 8000482:	46be      	mov	lr, r7
 8000484:	2620      	movs	r6, #32
 8000486:	fbb1 f1f7 	udiv	r1, r1, r7
 800048a:	eba2 0208 	sub.w	r2, r2, r8
 800048e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000492:	e766      	b.n	8000362 <__udivmoddi4+0xfa>
 8000494:	4601      	mov	r1, r0
 8000496:	e718      	b.n	80002ca <__udivmoddi4+0x62>
 8000498:	4610      	mov	r0, r2
 800049a:	e72c      	b.n	80002f6 <__udivmoddi4+0x8e>
 800049c:	f1c6 0220 	rsb	r2, r6, #32
 80004a0:	fa2e f302 	lsr.w	r3, lr, r2
 80004a4:	40b7      	lsls	r7, r6
 80004a6:	40b1      	lsls	r1, r6
 80004a8:	fa20 f202 	lsr.w	r2, r0, r2
 80004ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b0:	430a      	orrs	r2, r1
 80004b2:	fbb3 f8fe 	udiv	r8, r3, lr
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	fb0e 3318 	mls	r3, lr, r8, r3
 80004bc:	0c11      	lsrs	r1, r2, #16
 80004be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c2:	fb08 f904 	mul.w	r9, r8, r4
 80004c6:	40b0      	lsls	r0, r6
 80004c8:	4589      	cmp	r9, r1
 80004ca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ce:	b280      	uxth	r0, r0
 80004d0:	d93e      	bls.n	8000550 <__udivmoddi4+0x2e8>
 80004d2:	1879      	adds	r1, r7, r1
 80004d4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004d8:	d201      	bcs.n	80004de <__udivmoddi4+0x276>
 80004da:	4589      	cmp	r9, r1
 80004dc:	d81f      	bhi.n	800051e <__udivmoddi4+0x2b6>
 80004de:	eba1 0109 	sub.w	r1, r1, r9
 80004e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e6:	fb09 f804 	mul.w	r8, r9, r4
 80004ea:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ee:	b292      	uxth	r2, r2
 80004f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d229      	bcs.n	800054c <__udivmoddi4+0x2e4>
 80004f8:	18ba      	adds	r2, r7, r2
 80004fa:	f109 31ff 	add.w	r1, r9, #4294967295
 80004fe:	d2c4      	bcs.n	800048a <__udivmoddi4+0x222>
 8000500:	4542      	cmp	r2, r8
 8000502:	d2c2      	bcs.n	800048a <__udivmoddi4+0x222>
 8000504:	f1a9 0102 	sub.w	r1, r9, #2
 8000508:	443a      	add	r2, r7
 800050a:	e7be      	b.n	800048a <__udivmoddi4+0x222>
 800050c:	45f0      	cmp	r8, lr
 800050e:	d29d      	bcs.n	800044c <__udivmoddi4+0x1e4>
 8000510:	ebbe 0302 	subs.w	r3, lr, r2
 8000514:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000518:	3801      	subs	r0, #1
 800051a:	46e1      	mov	r9, ip
 800051c:	e796      	b.n	800044c <__udivmoddi4+0x1e4>
 800051e:	eba7 0909 	sub.w	r9, r7, r9
 8000522:	4449      	add	r1, r9
 8000524:	f1a8 0c02 	sub.w	ip, r8, #2
 8000528:	fbb1 f9fe 	udiv	r9, r1, lr
 800052c:	fb09 f804 	mul.w	r8, r9, r4
 8000530:	e7db      	b.n	80004ea <__udivmoddi4+0x282>
 8000532:	4673      	mov	r3, lr
 8000534:	e77f      	b.n	8000436 <__udivmoddi4+0x1ce>
 8000536:	4650      	mov	r0, sl
 8000538:	e766      	b.n	8000408 <__udivmoddi4+0x1a0>
 800053a:	4608      	mov	r0, r1
 800053c:	e6fd      	b.n	800033a <__udivmoddi4+0xd2>
 800053e:	443b      	add	r3, r7
 8000540:	3a02      	subs	r2, #2
 8000542:	e733      	b.n	80003ac <__udivmoddi4+0x144>
 8000544:	f1ac 0c02 	sub.w	ip, ip, #2
 8000548:	443b      	add	r3, r7
 800054a:	e71c      	b.n	8000386 <__udivmoddi4+0x11e>
 800054c:	4649      	mov	r1, r9
 800054e:	e79c      	b.n	800048a <__udivmoddi4+0x222>
 8000550:	eba1 0109 	sub.w	r1, r1, r9
 8000554:	46c4      	mov	ip, r8
 8000556:	fbb1 f9fe 	udiv	r9, r1, lr
 800055a:	fb09 f804 	mul.w	r8, r9, r4
 800055e:	e7c4      	b.n	80004ea <__udivmoddi4+0x282>

08000560 <__aeabi_idiv0>:
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000568:	4b04      	ldr	r3, [pc, #16]	@ (800057c <__NVIC_GetPriorityGrouping+0x18>)
 800056a:	68db      	ldr	r3, [r3, #12]
 800056c:	0a1b      	lsrs	r3, r3, #8
 800056e:	f003 0307 	and.w	r3, r3, #7
}
 8000572:	4618      	mov	r0, r3
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	e000ed00 	.word	0xe000ed00

08000580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800058a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800058e:	2b00      	cmp	r3, #0
 8000590:	db0b      	blt.n	80005aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000592:	79fb      	ldrb	r3, [r7, #7]
 8000594:	f003 021f 	and.w	r2, r3, #31
 8000598:	4907      	ldr	r1, [pc, #28]	@ (80005b8 <__NVIC_EnableIRQ+0x38>)
 800059a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059e:	095b      	lsrs	r3, r3, #5
 80005a0:	2001      	movs	r0, #1
 80005a2:	fa00 f202 	lsl.w	r2, r0, r2
 80005a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005aa:	bf00      	nop
 80005ac:	370c      	adds	r7, #12
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	e000e100 	.word	0xe000e100

080005bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	4603      	mov	r3, r0
 80005c4:	6039      	str	r1, [r7, #0]
 80005c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	db0a      	blt.n	80005e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	b2da      	uxtb	r2, r3
 80005d4:	490c      	ldr	r1, [pc, #48]	@ (8000608 <__NVIC_SetPriority+0x4c>)
 80005d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005da:	0112      	lsls	r2, r2, #4
 80005dc:	b2d2      	uxtb	r2, r2
 80005de:	440b      	add	r3, r1
 80005e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005e4:	e00a      	b.n	80005fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	b2da      	uxtb	r2, r3
 80005ea:	4908      	ldr	r1, [pc, #32]	@ (800060c <__NVIC_SetPriority+0x50>)
 80005ec:	79fb      	ldrb	r3, [r7, #7]
 80005ee:	f003 030f 	and.w	r3, r3, #15
 80005f2:	3b04      	subs	r3, #4
 80005f4:	0112      	lsls	r2, r2, #4
 80005f6:	b2d2      	uxtb	r2, r2
 80005f8:	440b      	add	r3, r1
 80005fa:	761a      	strb	r2, [r3, #24]
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	e000e100 	.word	0xe000e100
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000610:	b480      	push	{r7}
 8000612:	b089      	sub	sp, #36	@ 0x24
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	60b9      	str	r1, [r7, #8]
 800061a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	f003 0307 	and.w	r3, r3, #7
 8000622:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000624:	69fb      	ldr	r3, [r7, #28]
 8000626:	f1c3 0307 	rsb	r3, r3, #7
 800062a:	2b04      	cmp	r3, #4
 800062c:	bf28      	it	cs
 800062e:	2304      	movcs	r3, #4
 8000630:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000632:	69fb      	ldr	r3, [r7, #28]
 8000634:	3304      	adds	r3, #4
 8000636:	2b06      	cmp	r3, #6
 8000638:	d902      	bls.n	8000640 <NVIC_EncodePriority+0x30>
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	3b03      	subs	r3, #3
 800063e:	e000      	b.n	8000642 <NVIC_EncodePriority+0x32>
 8000640:	2300      	movs	r3, #0
 8000642:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000644:	f04f 32ff 	mov.w	r2, #4294967295
 8000648:	69bb      	ldr	r3, [r7, #24]
 800064a:	fa02 f303 	lsl.w	r3, r2, r3
 800064e:	43da      	mvns	r2, r3
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	401a      	ands	r2, r3
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000658:	f04f 31ff 	mov.w	r1, #4294967295
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	fa01 f303 	lsl.w	r3, r1, r3
 8000662:	43d9      	mvns	r1, r3
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000668:	4313      	orrs	r3, r2
         );
}
 800066a:	4618      	mov	r0, r3
 800066c:	3724      	adds	r7, #36	@ 0x24
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr

08000676 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000676:	b480      	push	{r7}
 8000678:	b083      	sub	sp, #12
 800067a:	af00      	add	r7, sp, #0
 800067c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	f043 0201 	orr.w	r2, r3, #1
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	601a      	str	r2, [r3, #0]
}
 800068a:	bf00      	nop
 800068c:	370c      	adds	r7, #12
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr

08000696 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000696:	b480      	push	{r7}
 8000698:	b083      	sub	sp, #12
 800069a:	af00      	add	r7, sp, #0
 800069c:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	689b      	ldr	r3, [r3, #8]
 80006ae:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	609a      	str	r2, [r3, #8]
}
 80006b6:	bf00      	nop
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
	...

080006c4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80006cc:	4b08      	ldr	r3, [pc, #32]	@ (80006f0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006d0:	4907      	ldr	r1, [pc, #28]	@ (80006f0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80006d8:	4b05      	ldr	r3, [pc, #20]	@ (80006f0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4013      	ands	r3, r2
 80006e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006e2:	68fb      	ldr	r3, [r7, #12]
}
 80006e4:	bf00      	nop
 80006e6:	3714      	adds	r7, #20
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr
 80006f0:	40023800 	.word	0x40023800

080006f4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80006fc:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000700:	4907      	ldr	r1, [pc, #28]	@ (8000720 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4313      	orrs	r3, r2
 8000706:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000708:	4b05      	ldr	r3, [pc, #20]	@ (8000720 <LL_APB1_GRP1_EnableClock+0x2c>)
 800070a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4013      	ands	r3, r2
 8000710:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000712:	68fb      	ldr	r3, [r7, #12]
}
 8000714:	bf00      	nop
 8000716:	3714      	adds	r7, #20
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr
 8000720:	40023800 	.word	0x40023800

08000724 <watchdog_handler>:
        .bActive = true                      		// Kích hoạt
    }
};

static void watchdog_handler(void*)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 800072c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000730:	4803      	ldr	r0, [pc, #12]	@ (8000740 <watchdog_handler+0x1c>)
 8000732:	f001 f9f8 	bl	8001b26 <HAL_GPIO_TogglePin>
}
 8000736:	bf00      	nop
 8000738:	3708      	adds	r7, #8
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	40020c00 	.word	0x40020c00

08000744 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000748:	f000 f988 	bl	8000a5c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074c:	f000 fa69 	bl	8000c22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000750:	f000 f812 	bl	8000778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000754:	f000 f936 	bl	80009c4 <MX_GPIO_Init>
  MX_UART7_Init();
 8000758:	f000 f898 	bl	800088c <MX_UART7_Init>
  MX_CRC_Init();
 800075c:	f000 f874 	bl	8000848 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  SchedulerInit(1000);
 8000760:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000764:	f004 fb4e 	bl	8004e04 <SchedulerInit>
  UART7_init();
 8000768:	f003 fbb0 	bl	8003ecc <UART7_init>
  validate_no_init_vars();
 800076c:	f004 faca 	bl	8004d04 <validate_no_init_vars>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SchedulerRun();
 8000770:	f004 fb6a 	bl	8004e48 <SchedulerRun>
 8000774:	e7fc      	b.n	8000770 <main+0x2c>
	...

08000778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b094      	sub	sp, #80	@ 0x50
 800077c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077e:	f107 031c 	add.w	r3, r7, #28
 8000782:	2234      	movs	r2, #52	@ 0x34
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f004 fbb8 	bl	8004efc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800078c:	f107 0308 	add.w	r3, r7, #8
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800079c:	4b28      	ldr	r3, [pc, #160]	@ (8000840 <SystemClock_Config+0xc8>)
 800079e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a0:	4a27      	ldr	r2, [pc, #156]	@ (8000840 <SystemClock_Config+0xc8>)
 80007a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007a8:	4b25      	ldr	r3, [pc, #148]	@ (8000840 <SystemClock_Config+0xc8>)
 80007aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b0:	607b      	str	r3, [r7, #4]
 80007b2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007b4:	4b23      	ldr	r3, [pc, #140]	@ (8000844 <SystemClock_Config+0xcc>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007bc:	4a21      	ldr	r2, [pc, #132]	@ (8000844 <SystemClock_Config+0xcc>)
 80007be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007c2:	6013      	str	r3, [r2, #0]
 80007c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000844 <SystemClock_Config+0xcc>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007cc:	603b      	str	r3, [r7, #0]
 80007ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007d0:	2302      	movs	r3, #2
 80007d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d4:	2301      	movs	r3, #1
 80007d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d8:	2310      	movs	r3, #16
 80007da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007dc:	2302      	movs	r3, #2
 80007de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007e0:	2300      	movs	r3, #0
 80007e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007e4:	2308      	movs	r3, #8
 80007e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 80007e8:	2364      	movs	r3, #100	@ 0x64
 80007ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007ec:	2302      	movs	r3, #2
 80007ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007f0:	2302      	movs	r3, #2
 80007f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007f4:	2302      	movs	r3, #2
 80007f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f8:	f107 031c 	add.w	r3, r7, #28
 80007fc:	4618      	mov	r0, r3
 80007fe:	f001 fb05 	bl	8001e0c <HAL_RCC_OscConfig>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000808:	f000 f954 	bl	8000ab4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080c:	230f      	movs	r3, #15
 800080e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000810:	2302      	movs	r3, #2
 8000812:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000814:	2390      	movs	r3, #144	@ 0x90
 8000816:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000820:	f107 0308 	add.w	r3, r7, #8
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f001 fd9e 	bl	8002368 <HAL_RCC_ClockConfig>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000832:	f000 f93f 	bl	8000ab4 <Error_Handler>
  }
}
 8000836:	bf00      	nop
 8000838:	3750      	adds	r7, #80	@ 0x50
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40023800 	.word	0x40023800
 8000844:	40007000 	.word	0x40007000

08000848 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800084c:	4b0d      	ldr	r3, [pc, #52]	@ (8000884 <MX_CRC_Init+0x3c>)
 800084e:	4a0e      	ldr	r2, [pc, #56]	@ (8000888 <MX_CRC_Init+0x40>)
 8000850:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000852:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <MX_CRC_Init+0x3c>)
 8000854:	2200      	movs	r2, #0
 8000856:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000858:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <MX_CRC_Init+0x3c>)
 800085a:	2200      	movs	r2, #0
 800085c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800085e:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <MX_CRC_Init+0x3c>)
 8000860:	2200      	movs	r2, #0
 8000862:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000864:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <MX_CRC_Init+0x3c>)
 8000866:	2200      	movs	r2, #0
 8000868:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800086a:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <MX_CRC_Init+0x3c>)
 800086c:	2201      	movs	r2, #1
 800086e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000870:	4804      	ldr	r0, [pc, #16]	@ (8000884 <MX_CRC_Init+0x3c>)
 8000872:	f000 fbe9 	bl	8001048 <HAL_CRC_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800087c:	f000 f91a 	bl	8000ab4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000070 	.word	0x20000070
 8000888:	40023000 	.word	0x40023000

0800088c <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b0b2      	sub	sp, #200	@ 0xc8
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART7_Init 0 */

  /* USER CODE END UART7_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000892:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
 800089c:	609a      	str	r2, [r3, #8]
 800089e:	60da      	str	r2, [r3, #12]
 80008a0:	611a      	str	r2, [r3, #16]
 80008a2:	615a      	str	r2, [r3, #20]
 80008a4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]
 80008b6:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008b8:	1d3b      	adds	r3, r7, #4
 80008ba:	2290      	movs	r2, #144	@ 0x90
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f004 fb1c 	bl	8004efc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80008c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008c8:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008ce:	1d3b      	adds	r3, r7, #4
 80008d0:	4618      	mov	r0, r3
 80008d2:	f001 fefb 	bl	80026cc <HAL_RCCEx_PeriphCLKConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_UART7_Init+0x54>
  {
    Error_Handler();
 80008dc:	f000 f8ea 	bl	8000ab4 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART7);
 80008e0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80008e4:	f7ff ff06 	bl	80006f4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 80008e8:	2010      	movs	r0, #16
 80008ea:	f7ff feeb 	bl	80006c4 <LL_AHB1_GRP1_EnableClock>
  /**UART7 GPIO Configuration
  PE7   ------> UART7_RX
  PE8   ------> UART7_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80008ee:	2380      	movs	r3, #128	@ 0x80
 80008f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80008f4:	2302      	movs	r3, #2
 80008f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80008fa:	2303      	movs	r3, #3
 80008fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000906:	2300      	movs	r3, #0
 8000908:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800090c:	2308      	movs	r3, #8
 800090e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000912:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000916:	4619      	mov	r1, r3
 8000918:	4828      	ldr	r0, [pc, #160]	@ (80009bc <MX_UART7_Init+0x130>)
 800091a:	f002 fbcc 	bl	80030b6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800091e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000922:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000926:	2302      	movs	r3, #2
 8000928:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800092c:	2303      	movs	r3, #3
 800092e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000938:	2300      	movs	r3, #0
 800093a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800093e:	2308      	movs	r3, #8
 8000940:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000944:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000948:	4619      	mov	r1, r3
 800094a:	481c      	ldr	r0, [pc, #112]	@ (80009bc <MX_UART7_Init+0x130>)
 800094c:	f002 fbb3 	bl	80030b6 <LL_GPIO_Init>

  /* UART7 interrupt Init */
  NVIC_SetPriority(UART7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000950:	f7ff fe08 	bl	8000564 <__NVIC_GetPriorityGrouping>
 8000954:	4603      	mov	r3, r0
 8000956:	2200      	movs	r2, #0
 8000958:	2100      	movs	r1, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff fe58 	bl	8000610 <NVIC_EncodePriority>
 8000960:	4603      	mov	r3, r0
 8000962:	4619      	mov	r1, r3
 8000964:	2052      	movs	r0, #82	@ 0x52
 8000966:	f7ff fe29 	bl	80005bc <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART7_IRQn);
 800096a:	2052      	movs	r0, #82	@ 0x52
 800096c:	f7ff fe08 	bl	8000580 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000970:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000974:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000978:	2300      	movs	r3, #0
 800097a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800097e:	2300      	movs	r3, #0
 8000980:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000984:	2300      	movs	r3, #0
 8000986:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800098a:	230c      	movs	r3, #12
 800098c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000990:	2300      	movs	r3, #0
 8000992:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000996:	2300      	movs	r3, #0
 8000998:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  LL_USART_Init(UART7, &USART_InitStruct);
 800099c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80009a0:	4619      	mov	r1, r3
 80009a2:	4807      	ldr	r0, [pc, #28]	@ (80009c0 <MX_UART7_Init+0x134>)
 80009a4:	f002 ffd2 	bl	800394c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART7);
 80009a8:	4805      	ldr	r0, [pc, #20]	@ (80009c0 <MX_UART7_Init+0x134>)
 80009aa:	f7ff fe74 	bl	8000696 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART7);
 80009ae:	4804      	ldr	r0, [pc, #16]	@ (80009c0 <MX_UART7_Init+0x134>)
 80009b0:	f7ff fe61 	bl	8000676 <LL_USART_Enable>
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80009b4:	bf00      	nop
 80009b6:	37c8      	adds	r7, #200	@ 0xc8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40021000 	.word	0x40021000
 80009c0:	40007800 	.word	0x40007800

080009c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b088      	sub	sp, #32
 80009c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ca:	f107 030c 	add.w	r3, r7, #12
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
 80009d2:	605a      	str	r2, [r3, #4]
 80009d4:	609a      	str	r2, [r3, #8]
 80009d6:	60da      	str	r2, [r3, #12]
 80009d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009da:	4b1e      	ldr	r3, [pc, #120]	@ (8000a54 <MX_GPIO_Init+0x90>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	4a1d      	ldr	r2, [pc, #116]	@ (8000a54 <MX_GPIO_Init+0x90>)
 80009e0:	f043 0310 	orr.w	r3, r3, #16
 80009e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a54 <MX_GPIO_Init+0x90>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	f003 0310 	and.w	r3, r3, #16
 80009ee:	60bb      	str	r3, [r7, #8]
 80009f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009f2:	4b18      	ldr	r3, [pc, #96]	@ (8000a54 <MX_GPIO_Init+0x90>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	4a17      	ldr	r2, [pc, #92]	@ (8000a54 <MX_GPIO_Init+0x90>)
 80009f8:	f043 0308 	orr.w	r3, r3, #8
 80009fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fe:	4b15      	ldr	r3, [pc, #84]	@ (8000a54 <MX_GPIO_Init+0x90>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	f003 0308 	and.w	r3, r3, #8
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0a:	4b12      	ldr	r3, [pc, #72]	@ (8000a54 <MX_GPIO_Init+0x90>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a11      	ldr	r2, [pc, #68]	@ (8000a54 <MX_GPIO_Init+0x90>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b0f      	ldr	r3, [pc, #60]	@ (8000a54 <MX_GPIO_Init+0x90>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WD_DONE_GPIO_Port, WD_DONE_Pin, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a28:	480b      	ldr	r0, [pc, #44]	@ (8000a58 <MX_GPIO_Init+0x94>)
 8000a2a:	f001 f863 	bl	8001af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : WD_DONE_Pin */
  GPIO_InitStruct.Pin = WD_DONE_Pin;
 8000a2e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a34:	2301      	movs	r3, #1
 8000a36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(WD_DONE_GPIO_Port, &GPIO_InitStruct);
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	4619      	mov	r1, r3
 8000a46:	4804      	ldr	r0, [pc, #16]	@ (8000a58 <MX_GPIO_Init+0x94>)
 8000a48:	f000 fea8 	bl	800179c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a4c:	bf00      	nop
 8000a4e:	3720      	adds	r7, #32
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	40023800 	.word	0x40023800
 8000a58:	40020c00 	.word	0x40020c00

08000a5c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a62:	463b      	mov	r3, r7
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
 8000a68:	605a      	str	r2, [r3, #4]
 8000a6a:	609a      	str	r2, [r3, #8]
 8000a6c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000a6e:	f000 fa73 	bl	8000f58 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a72:	2301      	movs	r3, #1
 8000a74:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a7e:	231f      	movs	r3, #31
 8000a80:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000a82:	2387      	movs	r3, #135	@ 0x87
 8000a84:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000a92:	2301      	movs	r3, #1
 8000a94:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000a96:	2300      	movs	r3, #0
 8000a98:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000a9e:	463b      	mov	r3, r7
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f000 fa91 	bl	8000fc8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000aa6:	2004      	movs	r0, #4
 8000aa8:	f000 fa6e 	bl	8000f88 <HAL_MPU_Enable>

}
 8000aac:	bf00      	nop
 8000aae:	3710      	adds	r7, #16
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab8:	b672      	cpsid	i
}
 8000aba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <Error_Handler+0x8>

08000ac0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <HAL_MspInit+0x44>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aca:	4a0e      	ldr	r2, [pc, #56]	@ (8000b04 <HAL_MspInit+0x44>)
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ad0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b04 <HAL_MspInit+0x44>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ada:	607b      	str	r3, [r7, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ade:	4b09      	ldr	r3, [pc, #36]	@ (8000b04 <HAL_MspInit+0x44>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ae2:	4a08      	ldr	r2, [pc, #32]	@ (8000b04 <HAL_MspInit+0x44>)
 8000ae4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ae8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aea:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <HAL_MspInit+0x44>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000af2:	603b      	str	r3, [r7, #0]
 8000af4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000af6:	bf00      	nop
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	40023800 	.word	0x40023800

08000b08 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b085      	sub	sp, #20
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a0a      	ldr	r2, [pc, #40]	@ (8000b40 <HAL_CRC_MspInit+0x38>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d10b      	bne.n	8000b32 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b44 <HAL_CRC_MspInit+0x3c>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	4a09      	ldr	r2, [pc, #36]	@ (8000b44 <HAL_CRC_MspInit+0x3c>)
 8000b20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b26:	4b07      	ldr	r3, [pc, #28]	@ (8000b44 <HAL_CRC_MspInit+0x3c>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000b32:	bf00      	nop
 8000b34:	3714      	adds	r7, #20
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	40023000 	.word	0x40023000
 8000b44:	40023800 	.word	0x40023800

08000b48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <NMI_Handler+0x4>

08000b50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <HardFault_Handler+0x4>

08000b58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <MemManage_Handler+0x4>

08000b60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <BusFault_Handler+0x4>

08000b68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <UsageFault_Handler+0x4>

08000b70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr

08000b7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b82:	bf00      	nop
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr

08000b8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr

08000b9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b9a:	b580      	push	{r7, lr}
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	SchedulerSysTickIntHandler();
 8000b9e:	f004 f917 	bl	8004dd0 <SchedulerSysTickIntHandler>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba2:	f000 f8af 	bl	8000d04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bb0:	4b06      	ldr	r3, [pc, #24]	@ (8000bcc <SystemInit+0x20>)
 8000bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bb6:	4a05      	ldr	r2, [pc, #20]	@ (8000bcc <SystemInit+0x20>)
 8000bb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c08 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bd4:	f7ff ffea 	bl	8000bac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bd8:	480c      	ldr	r0, [pc, #48]	@ (8000c0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bda:	490d      	ldr	r1, [pc, #52]	@ (8000c10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be0:	e002      	b.n	8000be8 <LoopCopyDataInit>

08000be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000be6:	3304      	adds	r3, #4

08000be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bec:	d3f9      	bcc.n	8000be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bee:	4a0a      	ldr	r2, [pc, #40]	@ (8000c18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bf0:	4c0a      	ldr	r4, [pc, #40]	@ (8000c1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf4:	e001      	b.n	8000bfa <LoopFillZerobss>

08000bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf8:	3204      	adds	r2, #4

08000bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bfc:	d3fb      	bcc.n	8000bf6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000bfe:	f004 f985 	bl	8004f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c02:	f7ff fd9f 	bl	8000744 <main>
  bx  lr    
 8000c06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c08:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000c0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c10:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000c14:	0800509c 	.word	0x0800509c
  ldr r2, =_sbss
 8000c18:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000c1c:	2000037c 	.word	0x2000037c

08000c20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c20:	e7fe      	b.n	8000c20 <ADC_IRQHandler>

08000c22 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c26:	2003      	movs	r0, #3
 8000c28:	f000 f962 	bl	8000ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c2c:	200f      	movs	r0, #15
 8000c2e:	f000 f839 	bl	8000ca4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c32:	f7ff ff45 	bl	8000ac0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c36:	2300      	movs	r3, #0
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000c40:	4b13      	ldr	r3, [pc, #76]	@ (8000c90 <HAL_DeInit+0x54>)
 8000c42:	f04f 32ff 	mov.w	r2, #4294967295
 8000c46:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000c48:	4b11      	ldr	r3, [pc, #68]	@ (8000c90 <HAL_DeInit+0x54>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000c4e:	4b10      	ldr	r3, [pc, #64]	@ (8000c90 <HAL_DeInit+0x54>)
 8000c50:	f04f 32ff 	mov.w	r2, #4294967295
 8000c54:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000c56:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <HAL_DeInit+0x54>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c90 <HAL_DeInit+0x54>)
 8000c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8000c62:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000c64:	4b0a      	ldr	r3, [pc, #40]	@ (8000c90 <HAL_DeInit+0x54>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000c6a:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <HAL_DeInit+0x54>)
 8000c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c70:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000c72:	4b07      	ldr	r3, [pc, #28]	@ (8000c90 <HAL_DeInit+0x54>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000c78:	4b05      	ldr	r3, [pc, #20]	@ (8000c90 <HAL_DeInit+0x54>)
 8000c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8000c7e:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000c80:	4b03      	ldr	r3, [pc, #12]	@ (8000c90 <HAL_DeInit+0x54>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000c86:	f000 f805 	bl	8000c94 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40023800 	.word	0x40023800

08000c94 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
	...

08000ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cac:	4b12      	ldr	r3, [pc, #72]	@ (8000cf8 <HAL_InitTick+0x54>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b12      	ldr	r3, [pc, #72]	@ (8000cfc <HAL_InitTick+0x58>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f000 f93b 	bl	8000f3e <HAL_SYSTICK_Config>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e00e      	b.n	8000cf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2b0f      	cmp	r3, #15
 8000cd6:	d80a      	bhi.n	8000cee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	6879      	ldr	r1, [r7, #4]
 8000cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce0:	f000 f911 	bl	8000f06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce4:	4a06      	ldr	r2, [pc, #24]	@ (8000d00 <HAL_InitTick+0x5c>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cea:	2300      	movs	r3, #0
 8000cec:	e000      	b.n	8000cf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20000040 	.word	0x20000040
 8000cfc:	20000048 	.word	0x20000048
 8000d00:	20000044 	.word	0x20000044

08000d04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d08:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <HAL_IncTick+0x20>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b06      	ldr	r3, [pc, #24]	@ (8000d28 <HAL_IncTick+0x24>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4413      	add	r3, r2
 8000d14:	4a04      	ldr	r2, [pc, #16]	@ (8000d28 <HAL_IncTick+0x24>)
 8000d16:	6013      	str	r3, [r2, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	20000048 	.word	0x20000048
 8000d28:	20000094 	.word	0x20000094

08000d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d30:	4b03      	ldr	r3, [pc, #12]	@ (8000d40 <HAL_GetTick+0x14>)
 8000d32:	681b      	ldr	r3, [r3, #0]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20000094 	.word	0x20000094

08000d44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d4c:	f7ff ffee 	bl	8000d2c <HAL_GetTick>
 8000d50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d5c:	d005      	beq.n	8000d6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d88 <HAL_Delay+0x44>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	461a      	mov	r2, r3
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	4413      	add	r3, r2
 8000d68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d6a:	bf00      	nop
 8000d6c:	f7ff ffde 	bl	8000d2c <HAL_GetTick>
 8000d70:	4602      	mov	r2, r0
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	68fa      	ldr	r2, [r7, #12]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d8f7      	bhi.n	8000d6c <HAL_Delay+0x28>
  {
  }
}
 8000d7c:	bf00      	nop
 8000d7e:	bf00      	nop
 8000d80:	3710      	adds	r7, #16
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	20000048 	.word	0x20000048

08000d8c <__NVIC_SetPriorityGrouping>:
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f003 0307 	and.w	r3, r3, #7
 8000d9a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dcc <__NVIC_SetPriorityGrouping+0x40>)
 8000d9e:	68db      	ldr	r3, [r3, #12]
 8000da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000da2:	68ba      	ldr	r2, [r7, #8]
 8000da4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000da8:	4013      	ands	r3, r2
 8000daa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000db4:	4b06      	ldr	r3, [pc, #24]	@ (8000dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000db6:	4313      	orrs	r3, r2
 8000db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dba:	4a04      	ldr	r2, [pc, #16]	@ (8000dcc <__NVIC_SetPriorityGrouping+0x40>)
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	60d3      	str	r3, [r2, #12]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000ed00 	.word	0xe000ed00
 8000dd0:	05fa0000 	.word	0x05fa0000

08000dd4 <__NVIC_GetPriorityGrouping>:
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd8:	4b04      	ldr	r3, [pc, #16]	@ (8000dec <__NVIC_GetPriorityGrouping+0x18>)
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	0a1b      	lsrs	r3, r3, #8
 8000dde:	f003 0307 	and.w	r3, r3, #7
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <__NVIC_SetPriority>:
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	6039      	str	r1, [r7, #0]
 8000dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	db0a      	blt.n	8000e1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	b2da      	uxtb	r2, r3
 8000e08:	490c      	ldr	r1, [pc, #48]	@ (8000e3c <__NVIC_SetPriority+0x4c>)
 8000e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0e:	0112      	lsls	r2, r2, #4
 8000e10:	b2d2      	uxtb	r2, r2
 8000e12:	440b      	add	r3, r1
 8000e14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000e18:	e00a      	b.n	8000e30 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	b2da      	uxtb	r2, r3
 8000e1e:	4908      	ldr	r1, [pc, #32]	@ (8000e40 <__NVIC_SetPriority+0x50>)
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	f003 030f 	and.w	r3, r3, #15
 8000e26:	3b04      	subs	r3, #4
 8000e28:	0112      	lsls	r2, r2, #4
 8000e2a:	b2d2      	uxtb	r2, r2
 8000e2c:	440b      	add	r3, r1
 8000e2e:	761a      	strb	r2, [r3, #24]
}
 8000e30:	bf00      	nop
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	e000e100 	.word	0xe000e100
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <NVIC_EncodePriority>:
{
 8000e44:	b480      	push	{r7}
 8000e46:	b089      	sub	sp, #36	@ 0x24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	f003 0307 	and.w	r3, r3, #7
 8000e56:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	f1c3 0307 	rsb	r3, r3, #7
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	bf28      	it	cs
 8000e62:	2304      	movcs	r3, #4
 8000e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	3304      	adds	r3, #4
 8000e6a:	2b06      	cmp	r3, #6
 8000e6c:	d902      	bls.n	8000e74 <NVIC_EncodePriority+0x30>
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	3b03      	subs	r3, #3
 8000e72:	e000      	b.n	8000e76 <NVIC_EncodePriority+0x32>
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e78:	f04f 32ff 	mov.w	r2, #4294967295
 8000e7c:	69bb      	ldr	r3, [r7, #24]
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	43da      	mvns	r2, r3
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	401a      	ands	r2, r3
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	fa01 f303 	lsl.w	r3, r1, r3
 8000e96:	43d9      	mvns	r1, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e9c:	4313      	orrs	r3, r2
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3724      	adds	r7, #36	@ 0x24
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
	...

08000eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ebc:	d301      	bcc.n	8000ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e00f      	b.n	8000ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8000eec <SysTick_Config+0x40>)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eca:	210f      	movs	r1, #15
 8000ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ed0:	f7ff ff8e 	bl	8000df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed4:	4b05      	ldr	r3, [pc, #20]	@ (8000eec <SysTick_Config+0x40>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eda:	4b04      	ldr	r3, [pc, #16]	@ (8000eec <SysTick_Config+0x40>)
 8000edc:	2207      	movs	r2, #7
 8000ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	e000e010 	.word	0xe000e010

08000ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff ff47 	bl	8000d8c <__NVIC_SetPriorityGrouping>
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b086      	sub	sp, #24
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	607a      	str	r2, [r7, #4]
 8000f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f18:	f7ff ff5c 	bl	8000dd4 <__NVIC_GetPriorityGrouping>
 8000f1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	68b9      	ldr	r1, [r7, #8]
 8000f22:	6978      	ldr	r0, [r7, #20]
 8000f24:	f7ff ff8e 	bl	8000e44 <NVIC_EncodePriority>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2e:	4611      	mov	r1, r2
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff ff5d 	bl	8000df0 <__NVIC_SetPriority>
}
 8000f36:	bf00      	nop
 8000f38:	3718      	adds	r7, #24
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff ffb0 	bl	8000eac <SysTick_Config>
 8000f4c:	4603      	mov	r3, r0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000f5c:	f3bf 8f5f 	dmb	sy
}
 8000f60:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000f62:	4b07      	ldr	r3, [pc, #28]	@ (8000f80 <HAL_MPU_Disable+0x28>)
 8000f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f66:	4a06      	ldr	r2, [pc, #24]	@ (8000f80 <HAL_MPU_Disable+0x28>)
 8000f68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f6c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000f6e:	4b05      	ldr	r3, [pc, #20]	@ (8000f84 <HAL_MPU_Disable+0x2c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	605a      	str	r2, [r3, #4]
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	e000ed00 	.word	0xe000ed00
 8000f84:	e000ed90 	.word	0xe000ed90

08000f88 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000f90:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc0 <HAL_MPU_Enable+0x38>)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc4 <HAL_MPU_Enable+0x3c>)
 8000f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f9e:	4a09      	ldr	r2, [pc, #36]	@ (8000fc4 <HAL_MPU_Enable+0x3c>)
 8000fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fa4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000fa6:	f3bf 8f4f 	dsb	sy
}
 8000faa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fac:	f3bf 8f6f 	isb	sy
}
 8000fb0:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000fb2:	bf00      	nop
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	e000ed90 	.word	0xe000ed90
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	785a      	ldrb	r2, [r3, #1]
 8000fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001044 <HAL_MPU_ConfigRegion+0x7c>)
 8000fd6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001044 <HAL_MPU_ConfigRegion+0x7c>)
 8000fda:	691b      	ldr	r3, [r3, #16]
 8000fdc:	4a19      	ldr	r2, [pc, #100]	@ (8001044 <HAL_MPU_ConfigRegion+0x7c>)
 8000fde:	f023 0301 	bic.w	r3, r3, #1
 8000fe2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000fe4:	4a17      	ldr	r2, [pc, #92]	@ (8001044 <HAL_MPU_ConfigRegion+0x7c>)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	7b1b      	ldrb	r3, [r3, #12]
 8000ff0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	7adb      	ldrb	r3, [r3, #11]
 8000ff6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ff8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	7a9b      	ldrb	r3, [r3, #10]
 8000ffe:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001000:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	7b5b      	ldrb	r3, [r3, #13]
 8001006:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001008:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	7b9b      	ldrb	r3, [r3, #14]
 800100e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001010:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	7bdb      	ldrb	r3, [r3, #15]
 8001016:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001018:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	7a5b      	ldrb	r3, [r3, #9]
 800101e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001020:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	7a1b      	ldrb	r3, [r3, #8]
 8001026:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001028:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	7812      	ldrb	r2, [r2, #0]
 800102e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001030:	4a04      	ldr	r2, [pc, #16]	@ (8001044 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001032:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001034:	6113      	str	r3, [r2, #16]
}
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	e000ed90 	.word	0xe000ed90

08001048 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d101      	bne.n	800105a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e054      	b.n	8001104 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	7f5b      	ldrb	r3, [r3, #29]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	d105      	bne.n	8001070 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2200      	movs	r2, #0
 8001068:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff fd4c 	bl	8000b08 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2202      	movs	r2, #2
 8001074:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	791b      	ldrb	r3, [r3, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d10c      	bne.n	8001098 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a22      	ldr	r2, [pc, #136]	@ (800110c <HAL_CRC_Init+0xc4>)
 8001084:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	689a      	ldr	r2, [r3, #8]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f022 0218 	bic.w	r2, r2, #24
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	e00c      	b.n	80010b2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6899      	ldr	r1, [r3, #8]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	461a      	mov	r2, r3
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f000 f834 	bl	8001110 <HAL_CRCEx_Polynomial_Set>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e028      	b.n	8001104 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	795b      	ldrb	r3, [r3, #5]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d105      	bne.n	80010c6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f04f 32ff 	mov.w	r2, #4294967295
 80010c2:	611a      	str	r2, [r3, #16]
 80010c4:	e004      	b.n	80010d0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	6912      	ldr	r2, [r2, #16]
 80010ce:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	695a      	ldr	r2, [r3, #20]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	430a      	orrs	r2, r1
 80010e4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	699a      	ldr	r2, [r3, #24]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	430a      	orrs	r2, r1
 80010fa:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2201      	movs	r2, #1
 8001100:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001102:	2300      	movs	r3, #0
}
 8001104:	4618      	mov	r0, r3
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	04c11db7 	.word	0x04c11db7

08001110 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001110:	b480      	push	{r7}
 8001112:	b087      	sub	sp, #28
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800111c:	2300      	movs	r3, #0
 800111e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001120:	231f      	movs	r3, #31
 8001122:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	2b00      	cmp	r3, #0
 800112c:	d102      	bne.n	8001134 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	75fb      	strb	r3, [r7, #23]
 8001132:	e063      	b.n	80011fc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001134:	bf00      	nop
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	1e5a      	subs	r2, r3, #1
 800113a:	613a      	str	r2, [r7, #16]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d009      	beq.n	8001154 <HAL_CRCEx_Polynomial_Set+0x44>
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	f003 031f 	and.w	r3, r3, #31
 8001146:	68ba      	ldr	r2, [r7, #8]
 8001148:	fa22 f303 	lsr.w	r3, r2, r3
 800114c:	f003 0301 	and.w	r3, r3, #1
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0f0      	beq.n	8001136 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b18      	cmp	r3, #24
 8001158:	d846      	bhi.n	80011e8 <HAL_CRCEx_Polynomial_Set+0xd8>
 800115a:	a201      	add	r2, pc, #4	@ (adr r2, 8001160 <HAL_CRCEx_Polynomial_Set+0x50>)
 800115c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001160:	080011ef 	.word	0x080011ef
 8001164:	080011e9 	.word	0x080011e9
 8001168:	080011e9 	.word	0x080011e9
 800116c:	080011e9 	.word	0x080011e9
 8001170:	080011e9 	.word	0x080011e9
 8001174:	080011e9 	.word	0x080011e9
 8001178:	080011e9 	.word	0x080011e9
 800117c:	080011e9 	.word	0x080011e9
 8001180:	080011dd 	.word	0x080011dd
 8001184:	080011e9 	.word	0x080011e9
 8001188:	080011e9 	.word	0x080011e9
 800118c:	080011e9 	.word	0x080011e9
 8001190:	080011e9 	.word	0x080011e9
 8001194:	080011e9 	.word	0x080011e9
 8001198:	080011e9 	.word	0x080011e9
 800119c:	080011e9 	.word	0x080011e9
 80011a0:	080011d1 	.word	0x080011d1
 80011a4:	080011e9 	.word	0x080011e9
 80011a8:	080011e9 	.word	0x080011e9
 80011ac:	080011e9 	.word	0x080011e9
 80011b0:	080011e9 	.word	0x080011e9
 80011b4:	080011e9 	.word	0x080011e9
 80011b8:	080011e9 	.word	0x080011e9
 80011bc:	080011e9 	.word	0x080011e9
 80011c0:	080011c5 	.word	0x080011c5
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	2b06      	cmp	r3, #6
 80011c8:	d913      	bls.n	80011f2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80011ce:	e010      	b.n	80011f2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	2b07      	cmp	r3, #7
 80011d4:	d90f      	bls.n	80011f6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80011da:	e00c      	b.n	80011f6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	2b0f      	cmp	r3, #15
 80011e0:	d90b      	bls.n	80011fa <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80011e6:	e008      	b.n	80011fa <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80011e8:	2301      	movs	r3, #1
 80011ea:	75fb      	strb	r3, [r7, #23]
        break;
 80011ec:	e006      	b.n	80011fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80011ee:	bf00      	nop
 80011f0:	e004      	b.n	80011fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80011f2:	bf00      	nop
 80011f4:	e002      	b.n	80011fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80011f6:	bf00      	nop
 80011f8:	e000      	b.n	80011fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80011fa:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80011fc:	7dfb      	ldrb	r3, [r7, #23]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d10d      	bne.n	800121e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	68ba      	ldr	r2, [r7, #8]
 8001208:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	f023 0118 	bic.w	r1, r3, #24
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	687a      	ldr	r2, [r7, #4]
 800121a:	430a      	orrs	r2, r1
 800121c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800121e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001220:	4618      	mov	r0, r3
 8001222:	371c      	adds	r7, #28
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800123a:	4b27      	ldr	r3, [pc, #156]	@ (80012d8 <HAL_FLASH_Program+0xac>)
 800123c:	7d1b      	ldrb	r3, [r3, #20]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d101      	bne.n	8001246 <HAL_FLASH_Program+0x1a>
 8001242:	2302      	movs	r3, #2
 8001244:	e043      	b.n	80012ce <HAL_FLASH_Program+0xa2>
 8001246:	4b24      	ldr	r3, [pc, #144]	@ (80012d8 <HAL_FLASH_Program+0xac>)
 8001248:	2201      	movs	r2, #1
 800124a:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800124c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001250:	f000 f878 	bl	8001344 <FLASH_WaitForLastOperation>
 8001254:	4603      	mov	r3, r0
 8001256:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001258:	7dfb      	ldrb	r3, [r7, #23]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d133      	bne.n	80012c6 <HAL_FLASH_Program+0x9a>
  {
    switch(TypeProgram)
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	2b03      	cmp	r3, #3
 8001262:	d823      	bhi.n	80012ac <HAL_FLASH_Program+0x80>
 8001264:	a201      	add	r2, pc, #4	@ (adr r2, 800126c <HAL_FLASH_Program+0x40>)
 8001266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800126a:	bf00      	nop
 800126c:	0800127d 	.word	0x0800127d
 8001270:	08001289 	.word	0x08001289
 8001274:	08001295 	.word	0x08001295
 8001278:	080012a1 	.word	0x080012a1
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 800127c:	783b      	ldrb	r3, [r7, #0]
 800127e:	4619      	mov	r1, r3
 8001280:	68b8      	ldr	r0, [r7, #8]
 8001282:	f000 f921 	bl	80014c8 <FLASH_Program_Byte>
        break;
 8001286:	e012      	b.n	80012ae <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001288:	883b      	ldrh	r3, [r7, #0]
 800128a:	4619      	mov	r1, r3
 800128c:	68b8      	ldr	r0, [r7, #8]
 800128e:	f000 f8f5 	bl	800147c <FLASH_Program_HalfWord>
        break;
 8001292:	e00c      	b.n	80012ae <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	4619      	mov	r1, r3
 8001298:	68b8      	ldr	r0, [r7, #8]
 800129a:	f000 f8c9 	bl	8001430 <FLASH_Program_Word>
        break;
 800129e:	e006      	b.n	80012ae <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 80012a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012a4:	68b8      	ldr	r0, [r7, #8]
 80012a6:	f000 f88d 	bl	80013c4 <FLASH_Program_DoubleWord>
        break;
 80012aa:	e000      	b.n	80012ae <HAL_FLASH_Program+0x82>
      }
      default :
        break;
 80012ac:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012ae:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80012b2:	f000 f847 	bl	8001344 <FLASH_WaitForLastOperation>
 80012b6:	4603      	mov	r3, r0
 80012b8:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80012ba:	4b08      	ldr	r3, [pc, #32]	@ (80012dc <HAL_FLASH_Program+0xb0>)
 80012bc:	691b      	ldr	r3, [r3, #16]
 80012be:	4a07      	ldr	r2, [pc, #28]	@ (80012dc <HAL_FLASH_Program+0xb0>)
 80012c0:	f023 0301 	bic.w	r3, r3, #1
 80012c4:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80012c6:	4b04      	ldr	r3, [pc, #16]	@ (80012d8 <HAL_FLASH_Program+0xac>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	751a      	strb	r2, [r3, #20]

  return status;
 80012cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3718      	adds	r7, #24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000098 	.word	0x20000098
 80012dc:	40023c00 	.word	0x40023c00

080012e0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80012e6:	2300      	movs	r3, #0
 80012e8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80012ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001318 <HAL_FLASH_Unlock+0x38>)
 80012ec:	691b      	ldr	r3, [r3, #16]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	da0b      	bge.n	800130a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80012f2:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <HAL_FLASH_Unlock+0x38>)
 80012f4:	4a09      	ldr	r2, [pc, #36]	@ (800131c <HAL_FLASH_Unlock+0x3c>)
 80012f6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80012f8:	4b07      	ldr	r3, [pc, #28]	@ (8001318 <HAL_FLASH_Unlock+0x38>)
 80012fa:	4a09      	ldr	r2, [pc, #36]	@ (8001320 <HAL_FLASH_Unlock+0x40>)
 80012fc:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80012fe:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <HAL_FLASH_Unlock+0x38>)
 8001300:	691b      	ldr	r3, [r3, #16]
 8001302:	2b00      	cmp	r3, #0
 8001304:	da01      	bge.n	800130a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800130a:	79fb      	ldrb	r3, [r7, #7]
}
 800130c:	4618      	mov	r0, r3
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr
 8001318:	40023c00 	.word	0x40023c00
 800131c:	45670123 	.word	0x45670123
 8001320:	cdef89ab 	.word	0xcdef89ab

08001324 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001328:	4b05      	ldr	r3, [pc, #20]	@ (8001340 <HAL_FLASH_Lock+0x1c>)
 800132a:	691b      	ldr	r3, [r3, #16]
 800132c:	4a04      	ldr	r2, [pc, #16]	@ (8001340 <HAL_FLASH_Lock+0x1c>)
 800132e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001332:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	40023c00 	.word	0x40023c00

08001344 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001350:	4b1a      	ldr	r3, [pc, #104]	@ (80013bc <FLASH_WaitForLastOperation+0x78>)
 8001352:	2200      	movs	r2, #0
 8001354:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001356:	f7ff fce9 	bl	8000d2c <HAL_GetTick>
 800135a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800135c:	e010      	b.n	8001380 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001364:	d00c      	beq.n	8001380 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d007      	beq.n	800137c <FLASH_WaitForLastOperation+0x38>
 800136c:	f7ff fcde 	bl	8000d2c <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	429a      	cmp	r2, r3
 800137a:	d201      	bcs.n	8001380 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e019      	b.n	80013b4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001380:	4b0f      	ldr	r3, [pc, #60]	@ (80013c0 <FLASH_WaitForLastOperation+0x7c>)
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1e8      	bne.n	800135e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 800138c:	4b0c      	ldr	r3, [pc, #48]	@ (80013c0 <FLASH_WaitForLastOperation+0x7c>)
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8001394:	2b00      	cmp	r3, #0
 8001396:	d003      	beq.n	80013a0 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001398:	f000 f8ba 	bl	8001510 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e009      	b.n	80013b4 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80013a0:	4b07      	ldr	r3, [pc, #28]	@ (80013c0 <FLASH_WaitForLastOperation+0x7c>)
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	f003 0301 	and.w	r3, r3, #1
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d002      	beq.n	80013b2 <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80013ac:	4b04      	ldr	r3, [pc, #16]	@ (80013c0 <FLASH_WaitForLastOperation+0x7c>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80013b2:	2300      	movs	r3, #0
  
}  
 80013b4:	4618      	mov	r0, r3
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20000098 	.word	0x20000098
 80013c0:	40023c00 	.word	0x40023c00

080013c4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b085      	sub	sp, #20
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	60f8      	str	r0, [r7, #12]
 80013cc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80013d0:	4b16      	ldr	r3, [pc, #88]	@ (800142c <FLASH_Program_DoubleWord+0x68>)
 80013d2:	691b      	ldr	r3, [r3, #16]
 80013d4:	4a15      	ldr	r2, [pc, #84]	@ (800142c <FLASH_Program_DoubleWord+0x68>)
 80013d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80013da:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80013dc:	4b13      	ldr	r3, [pc, #76]	@ (800142c <FLASH_Program_DoubleWord+0x68>)
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	4a12      	ldr	r2, [pc, #72]	@ (800142c <FLASH_Program_DoubleWord+0x68>)
 80013e2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80013e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80013e8:	4b10      	ldr	r3, [pc, #64]	@ (800142c <FLASH_Program_DoubleWord+0x68>)
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	4a0f      	ldr	r2, [pc, #60]	@ (800142c <FLASH_Program_DoubleWord+0x68>)
 80013ee:	f043 0301 	orr.w	r3, r3, #1
 80013f2:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80013fa:	f3bf 8f6f 	isb	sy
}
 80013fe:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001400:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001404:	f04f 0200 	mov.w	r2, #0
 8001408:	f04f 0300 	mov.w	r3, #0
 800140c:	000a      	movs	r2, r1
 800140e:	2300      	movs	r3, #0
 8001410:	68f9      	ldr	r1, [r7, #12]
 8001412:	3104      	adds	r1, #4
 8001414:	4613      	mov	r3, r2
 8001416:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001418:	f3bf 8f4f 	dsb	sy
}
 800141c:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800141e:	bf00      	nop
 8001420:	3714      	adds	r7, #20
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40023c00 	.word	0x40023c00

08001430 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 800143a:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <FLASH_Program_Word+0x48>)
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	4a0e      	ldr	r2, [pc, #56]	@ (8001478 <FLASH_Program_Word+0x48>)
 8001440:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001444:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001446:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <FLASH_Program_Word+0x48>)
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	4a0b      	ldr	r2, [pc, #44]	@ (8001478 <FLASH_Program_Word+0x48>)
 800144c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001450:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001452:	4b09      	ldr	r3, [pc, #36]	@ (8001478 <FLASH_Program_Word+0x48>)
 8001454:	691b      	ldr	r3, [r3, #16]
 8001456:	4a08      	ldr	r2, [pc, #32]	@ (8001478 <FLASH_Program_Word+0x48>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	683a      	ldr	r2, [r7, #0]
 8001462:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001464:	f3bf 8f4f 	dsb	sy
}
 8001468:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800146a:	bf00      	nop
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	40023c00 	.word	0x40023c00

0800147c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	460b      	mov	r3, r1
 8001486:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001488:	4b0e      	ldr	r3, [pc, #56]	@ (80014c4 <FLASH_Program_HalfWord+0x48>)
 800148a:	691b      	ldr	r3, [r3, #16]
 800148c:	4a0d      	ldr	r2, [pc, #52]	@ (80014c4 <FLASH_Program_HalfWord+0x48>)
 800148e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001492:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001494:	4b0b      	ldr	r3, [pc, #44]	@ (80014c4 <FLASH_Program_HalfWord+0x48>)
 8001496:	691b      	ldr	r3, [r3, #16]
 8001498:	4a0a      	ldr	r2, [pc, #40]	@ (80014c4 <FLASH_Program_HalfWord+0x48>)
 800149a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800149e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80014a0:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <FLASH_Program_HalfWord+0x48>)
 80014a2:	691b      	ldr	r3, [r3, #16]
 80014a4:	4a07      	ldr	r2, [pc, #28]	@ (80014c4 <FLASH_Program_HalfWord+0x48>)
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	887a      	ldrh	r2, [r7, #2]
 80014b0:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80014b2:	f3bf 8f4f 	dsb	sy
}
 80014b6:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	40023c00 	.word	0x40023c00

080014c8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80014d4:	4b0d      	ldr	r3, [pc, #52]	@ (800150c <FLASH_Program_Byte+0x44>)
 80014d6:	691b      	ldr	r3, [r3, #16]
 80014d8:	4a0c      	ldr	r2, [pc, #48]	@ (800150c <FLASH_Program_Byte+0x44>)
 80014da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80014de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80014e0:	4b0a      	ldr	r3, [pc, #40]	@ (800150c <FLASH_Program_Byte+0x44>)
 80014e2:	4a0a      	ldr	r2, [pc, #40]	@ (800150c <FLASH_Program_Byte+0x44>)
 80014e4:	691b      	ldr	r3, [r3, #16]
 80014e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80014e8:	4b08      	ldr	r3, [pc, #32]	@ (800150c <FLASH_Program_Byte+0x44>)
 80014ea:	691b      	ldr	r3, [r3, #16]
 80014ec:	4a07      	ldr	r2, [pc, #28]	@ (800150c <FLASH_Program_Byte+0x44>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	78fa      	ldrb	r2, [r7, #3]
 80014f8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80014fa:	f3bf 8f4f 	dsb	sy
}
 80014fe:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	40023c00 	.word	0x40023c00

08001510 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001514:	4b21      	ldr	r3, [pc, #132]	@ (800159c <FLASH_SetErrorCode+0x8c>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	f003 0302 	and.w	r3, r3, #2
 800151c:	2b00      	cmp	r3, #0
 800151e:	d005      	beq.n	800152c <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001520:	4b1f      	ldr	r3, [pc, #124]	@ (80015a0 <FLASH_SetErrorCode+0x90>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	f043 0320 	orr.w	r3, r3, #32
 8001528:	4a1d      	ldr	r2, [pc, #116]	@ (80015a0 <FLASH_SetErrorCode+0x90>)
 800152a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800152c:	4b1b      	ldr	r3, [pc, #108]	@ (800159c <FLASH_SetErrorCode+0x8c>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	f003 0310 	and.w	r3, r3, #16
 8001534:	2b00      	cmp	r3, #0
 8001536:	d005      	beq.n	8001544 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001538:	4b19      	ldr	r3, [pc, #100]	@ (80015a0 <FLASH_SetErrorCode+0x90>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	f043 0310 	orr.w	r3, r3, #16
 8001540:	4a17      	ldr	r2, [pc, #92]	@ (80015a0 <FLASH_SetErrorCode+0x90>)
 8001542:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001544:	4b15      	ldr	r3, [pc, #84]	@ (800159c <FLASH_SetErrorCode+0x8c>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	f003 0320 	and.w	r3, r3, #32
 800154c:	2b00      	cmp	r3, #0
 800154e:	d005      	beq.n	800155c <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001550:	4b13      	ldr	r3, [pc, #76]	@ (80015a0 <FLASH_SetErrorCode+0x90>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	f043 0308 	orr.w	r3, r3, #8
 8001558:	4a11      	ldr	r2, [pc, #68]	@ (80015a0 <FLASH_SetErrorCode+0x90>)
 800155a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800155c:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <FLASH_SetErrorCode+0x8c>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001564:	2b00      	cmp	r3, #0
 8001566:	d005      	beq.n	8001574 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001568:	4b0d      	ldr	r3, [pc, #52]	@ (80015a0 <FLASH_SetErrorCode+0x90>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	f043 0304 	orr.w	r3, r3, #4
 8001570:	4a0b      	ldr	r2, [pc, #44]	@ (80015a0 <FLASH_SetErrorCode+0x90>)
 8001572:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8001574:	4b09      	ldr	r3, [pc, #36]	@ (800159c <FLASH_SetErrorCode+0x8c>)
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800157c:	2b00      	cmp	r3, #0
 800157e:	d005      	beq.n	800158c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8001580:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <FLASH_SetErrorCode+0x90>)
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	f043 0302 	orr.w	r3, r3, #2
 8001588:	4a05      	ldr	r2, [pc, #20]	@ (80015a0 <FLASH_SetErrorCode+0x90>)
 800158a:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800158c:	4b03      	ldr	r3, [pc, #12]	@ (800159c <FLASH_SetErrorCode+0x8c>)
 800158e:	22f2      	movs	r2, #242	@ 0xf2
 8001590:	60da      	str	r2, [r3, #12]
}
 8001592:	bf00      	nop
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	40023c00 	.word	0x40023c00
 80015a0:	20000098 	.word	0x20000098

080015a4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80015b2:	4b30      	ldr	r3, [pc, #192]	@ (8001674 <HAL_FLASHEx_Erase+0xd0>)
 80015b4:	7d1b      	ldrb	r3, [r3, #20]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d101      	bne.n	80015be <HAL_FLASHEx_Erase+0x1a>
 80015ba:	2302      	movs	r3, #2
 80015bc:	e056      	b.n	800166c <HAL_FLASHEx_Erase+0xc8>
 80015be:	4b2d      	ldr	r3, [pc, #180]	@ (8001674 <HAL_FLASHEx_Erase+0xd0>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80015c4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80015c8:	f7ff febc 	bl	8001344 <FLASH_WaitForLastOperation>
 80015cc:	4603      	mov	r3, r0
 80015ce:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80015d0:	7bfb      	ldrb	r3, [r7, #15]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d146      	bne.n	8001664 <HAL_FLASHEx_Erase+0xc0>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	f04f 32ff 	mov.w	r2, #4294967295
 80015dc:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d115      	bne.n	8001612 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	4619      	mov	r1, r3
 80015f2:	4610      	mov	r0, r2
 80015f4:	f000 f844 	bl	8001680 <FLASH_MassErase>
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80015f8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80015fc:	f7ff fea2 	bl	8001344 <FLASH_WaitForLastOperation>
 8001600:	4603      	mov	r3, r0
 8001602:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001604:	4b1c      	ldr	r3, [pc, #112]	@ (8001678 <HAL_FLASHEx_Erase+0xd4>)
 8001606:	691a      	ldr	r2, [r3, #16]
 8001608:	491b      	ldr	r1, [pc, #108]	@ (8001678 <HAL_FLASHEx_Erase+0xd4>)
 800160a:	4b1c      	ldr	r3, [pc, #112]	@ (800167c <HAL_FLASHEx_Erase+0xd8>)
 800160c:	4013      	ands	r3, r2
 800160e:	610b      	str	r3, [r1, #16]
 8001610:	e028      	b.n	8001664 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	e01c      	b.n	8001654 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	b2db      	uxtb	r3, r3
 8001620:	4619      	mov	r1, r3
 8001622:	68b8      	ldr	r0, [r7, #8]
 8001624:	f000 f868 	bl	80016f8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001628:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800162c:	f7ff fe8a 	bl	8001344 <FLASH_WaitForLastOperation>
 8001630:	4603      	mov	r3, r0
 8001632:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8001634:	4b10      	ldr	r3, [pc, #64]	@ (8001678 <HAL_FLASHEx_Erase+0xd4>)
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	4a0f      	ldr	r2, [pc, #60]	@ (8001678 <HAL_FLASHEx_Erase+0xd4>)
 800163a:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 800163e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001640:	7bfb      	ldrb	r3, [r7, #15]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d003      	beq.n	800164e <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	68ba      	ldr	r2, [r7, #8]
 800164a:	601a      	str	r2, [r3, #0]
          break;
 800164c:	e00a      	b.n	8001664 <HAL_FLASHEx_Erase+0xc0>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	3301      	adds	r3, #1
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	68da      	ldr	r2, [r3, #12]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	4413      	add	r3, r2
 800165e:	68ba      	ldr	r2, [r7, #8]
 8001660:	429a      	cmp	r2, r3
 8001662:	d3da      	bcc.n	800161a <HAL_FLASHEx_Erase+0x76>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001664:	4b03      	ldr	r3, [pc, #12]	@ (8001674 <HAL_FLASHEx_Erase+0xd0>)
 8001666:	2200      	movs	r2, #0
 8001668:	751a      	strb	r2, [r3, #20]

  return status;
 800166a:	7bfb      	ldrb	r3, [r7, #15]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3710      	adds	r7, #16
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000098 	.word	0x20000098
 8001678:	40023c00 	.word	0x40023c00
 800167c:	ffff7ffb 	.word	0xffff7ffb

08001680 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	6039      	str	r1, [r7, #0]
 800168a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 800168c:	4b19      	ldr	r3, [pc, #100]	@ (80016f4 <FLASH_MassErase+0x74>)
 800168e:	691b      	ldr	r3, [r3, #16]
 8001690:	4a18      	ldr	r2, [pc, #96]	@ (80016f4 <FLASH_MassErase+0x74>)
 8001692:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001696:	6113      	str	r3, [r2, #16]
  if(Banks == FLASH_BANK_BOTH)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	2b03      	cmp	r3, #3
 800169c:	d107      	bne.n	80016ae <FLASH_MassErase+0x2e>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800169e:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <FLASH_MassErase+0x74>)
 80016a0:	691a      	ldr	r2, [r3, #16]
 80016a2:	4914      	ldr	r1, [pc, #80]	@ (80016f4 <FLASH_MassErase+0x74>)
 80016a4:	f248 0304 	movw	r3, #32772	@ 0x8004
 80016a8:	4313      	orrs	r3, r2
 80016aa:	610b      	str	r3, [r1, #16]
 80016ac:	e00f      	b.n	80016ce <FLASH_MassErase+0x4e>
  }
  else if(Banks == FLASH_BANK_2)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d106      	bne.n	80016c2 <FLASH_MassErase+0x42>
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 80016b4:	4b0f      	ldr	r3, [pc, #60]	@ (80016f4 <FLASH_MassErase+0x74>)
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	4a0e      	ldr	r2, [pc, #56]	@ (80016f4 <FLASH_MassErase+0x74>)
 80016ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016be:	6113      	str	r3, [r2, #16]
 80016c0:	e005      	b.n	80016ce <FLASH_MassErase+0x4e>
  }
  else
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;    
 80016c2:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <FLASH_MassErase+0x74>)
 80016c4:	691b      	ldr	r3, [r3, #16]
 80016c6:	4a0b      	ldr	r2, [pc, #44]	@ (80016f4 <FLASH_MassErase+0x74>)
 80016c8:	f043 0304 	orr.w	r3, r3, #4
 80016cc:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 80016ce:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <FLASH_MassErase+0x74>)
 80016d0:	691a      	ldr	r2, [r3, #16]
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	021b      	lsls	r3, r3, #8
 80016d6:	4313      	orrs	r3, r2
 80016d8:	4a06      	ldr	r2, [pc, #24]	@ (80016f4 <FLASH_MassErase+0x74>)
 80016da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016de:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 80016e0:	f3bf 8f4f 	dsb	sy
}
 80016e4:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40023c00 	.word	0x40023c00

080016f8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	460b      	mov	r3, r1
 8001702:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001708:	78fb      	ldrb	r3, [r7, #3]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d102      	bne.n	8001714 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	e010      	b.n	8001736 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001714:	78fb      	ldrb	r3, [r7, #3]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d103      	bne.n	8001722 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800171a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	e009      	b.n	8001736 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001722:	78fb      	ldrb	r3, [r7, #3]
 8001724:	2b02      	cmp	r3, #2
 8001726:	d103      	bne.n	8001730 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001728:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	e002      	b.n	8001736 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001730:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001734:	60fb      	str	r3, [r7, #12]
  }
  
  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2b0b      	cmp	r3, #11
 800173a:	d902      	bls.n	8001742 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	3304      	adds	r3, #4
 8001740:	607b      	str	r3, [r7, #4]
  }  

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8001742:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <FLASH_Erase_Sector+0xa0>)
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	4a14      	ldr	r2, [pc, #80]	@ (8001798 <FLASH_Erase_Sector+0xa0>)
 8001748:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800174c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800174e:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <FLASH_Erase_Sector+0xa0>)
 8001750:	691a      	ldr	r2, [r3, #16]
 8001752:	4911      	ldr	r1, [pc, #68]	@ (8001798 <FLASH_Erase_Sector+0xa0>)
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	4313      	orrs	r3, r2
 8001758:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800175a:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <FLASH_Erase_Sector+0xa0>)
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	4a0e      	ldr	r2, [pc, #56]	@ (8001798 <FLASH_Erase_Sector+0xa0>)
 8001760:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001764:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001766:	4b0c      	ldr	r3, [pc, #48]	@ (8001798 <FLASH_Erase_Sector+0xa0>)
 8001768:	691a      	ldr	r2, [r3, #16]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	4313      	orrs	r3, r2
 8001770:	4a09      	ldr	r2, [pc, #36]	@ (8001798 <FLASH_Erase_Sector+0xa0>)
 8001772:	f043 0302 	orr.w	r3, r3, #2
 8001776:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001778:	4b07      	ldr	r3, [pc, #28]	@ (8001798 <FLASH_Erase_Sector+0xa0>)
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	4a06      	ldr	r2, [pc, #24]	@ (8001798 <FLASH_Erase_Sector+0xa0>)
 800177e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001782:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8001784:	f3bf 8f4f 	dsb	sy
}
 8001788:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800178a:	bf00      	nop
 800178c:	3714      	adds	r7, #20
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	40023c00 	.word	0x40023c00

0800179c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800179c:	b480      	push	{r7}
 800179e:	b089      	sub	sp, #36	@ 0x24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80017ae:	2300      	movs	r3, #0
 80017b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80017b6:	2300      	movs	r3, #0
 80017b8:	61fb      	str	r3, [r7, #28]
 80017ba:	e175      	b.n	8001aa8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80017bc:	2201      	movs	r2, #1
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	4013      	ands	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80017d0:	693a      	ldr	r2, [r7, #16]
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	f040 8164 	bne.w	8001aa2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f003 0303 	and.w	r3, r3, #3
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d005      	beq.n	80017f2 <HAL_GPIO_Init+0x56>
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d130      	bne.n	8001854 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	2203      	movs	r2, #3
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43db      	mvns	r3, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4013      	ands	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	68da      	ldr	r2, [r3, #12]
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	69ba      	ldr	r2, [r7, #24]
 8001818:	4313      	orrs	r3, r2
 800181a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001828:	2201      	movs	r2, #1
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4013      	ands	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	091b      	lsrs	r3, r3, #4
 800183e:	f003 0201 	and.w	r2, r3, #1
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	4313      	orrs	r3, r2
 800184c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f003 0303 	and.w	r3, r3, #3
 800185c:	2b03      	cmp	r3, #3
 800185e:	d017      	beq.n	8001890 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	2203      	movs	r2, #3
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	43db      	mvns	r3, r3
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	4013      	ands	r3, r2
 8001876:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	689a      	ldr	r2, [r3, #8]
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4313      	orrs	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f003 0303 	and.w	r3, r3, #3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d123      	bne.n	80018e4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	08da      	lsrs	r2, r3, #3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3208      	adds	r2, #8
 80018a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	f003 0307 	and.w	r3, r3, #7
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	220f      	movs	r2, #15
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	691a      	ldr	r2, [r3, #16]
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	08da      	lsrs	r2, r3, #3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	3208      	adds	r2, #8
 80018de:	69b9      	ldr	r1, [r7, #24]
 80018e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	2203      	movs	r2, #3
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	43db      	mvns	r3, r3
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	4013      	ands	r3, r2
 80018fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f003 0203 	and.w	r2, r3, #3
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	4313      	orrs	r3, r2
 8001910:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001920:	2b00      	cmp	r3, #0
 8001922:	f000 80be 	beq.w	8001aa2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001926:	4b66      	ldr	r3, [pc, #408]	@ (8001ac0 <HAL_GPIO_Init+0x324>)
 8001928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800192a:	4a65      	ldr	r2, [pc, #404]	@ (8001ac0 <HAL_GPIO_Init+0x324>)
 800192c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001930:	6453      	str	r3, [r2, #68]	@ 0x44
 8001932:	4b63      	ldr	r3, [pc, #396]	@ (8001ac0 <HAL_GPIO_Init+0x324>)
 8001934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001936:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800193e:	4a61      	ldr	r2, [pc, #388]	@ (8001ac4 <HAL_GPIO_Init+0x328>)
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	089b      	lsrs	r3, r3, #2
 8001944:	3302      	adds	r3, #2
 8001946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800194a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f003 0303 	and.w	r3, r3, #3
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	220f      	movs	r2, #15
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	43db      	mvns	r3, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4013      	ands	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a58      	ldr	r2, [pc, #352]	@ (8001ac8 <HAL_GPIO_Init+0x32c>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d037      	beq.n	80019da <HAL_GPIO_Init+0x23e>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a57      	ldr	r2, [pc, #348]	@ (8001acc <HAL_GPIO_Init+0x330>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d031      	beq.n	80019d6 <HAL_GPIO_Init+0x23a>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a56      	ldr	r2, [pc, #344]	@ (8001ad0 <HAL_GPIO_Init+0x334>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d02b      	beq.n	80019d2 <HAL_GPIO_Init+0x236>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a55      	ldr	r2, [pc, #340]	@ (8001ad4 <HAL_GPIO_Init+0x338>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d025      	beq.n	80019ce <HAL_GPIO_Init+0x232>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a54      	ldr	r2, [pc, #336]	@ (8001ad8 <HAL_GPIO_Init+0x33c>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d01f      	beq.n	80019ca <HAL_GPIO_Init+0x22e>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a53      	ldr	r2, [pc, #332]	@ (8001adc <HAL_GPIO_Init+0x340>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d019      	beq.n	80019c6 <HAL_GPIO_Init+0x22a>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a52      	ldr	r2, [pc, #328]	@ (8001ae0 <HAL_GPIO_Init+0x344>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d013      	beq.n	80019c2 <HAL_GPIO_Init+0x226>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a51      	ldr	r2, [pc, #324]	@ (8001ae4 <HAL_GPIO_Init+0x348>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d00d      	beq.n	80019be <HAL_GPIO_Init+0x222>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a50      	ldr	r2, [pc, #320]	@ (8001ae8 <HAL_GPIO_Init+0x34c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d007      	beq.n	80019ba <HAL_GPIO_Init+0x21e>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a4f      	ldr	r2, [pc, #316]	@ (8001aec <HAL_GPIO_Init+0x350>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d101      	bne.n	80019b6 <HAL_GPIO_Init+0x21a>
 80019b2:	2309      	movs	r3, #9
 80019b4:	e012      	b.n	80019dc <HAL_GPIO_Init+0x240>
 80019b6:	230a      	movs	r3, #10
 80019b8:	e010      	b.n	80019dc <HAL_GPIO_Init+0x240>
 80019ba:	2308      	movs	r3, #8
 80019bc:	e00e      	b.n	80019dc <HAL_GPIO_Init+0x240>
 80019be:	2307      	movs	r3, #7
 80019c0:	e00c      	b.n	80019dc <HAL_GPIO_Init+0x240>
 80019c2:	2306      	movs	r3, #6
 80019c4:	e00a      	b.n	80019dc <HAL_GPIO_Init+0x240>
 80019c6:	2305      	movs	r3, #5
 80019c8:	e008      	b.n	80019dc <HAL_GPIO_Init+0x240>
 80019ca:	2304      	movs	r3, #4
 80019cc:	e006      	b.n	80019dc <HAL_GPIO_Init+0x240>
 80019ce:	2303      	movs	r3, #3
 80019d0:	e004      	b.n	80019dc <HAL_GPIO_Init+0x240>
 80019d2:	2302      	movs	r3, #2
 80019d4:	e002      	b.n	80019dc <HAL_GPIO_Init+0x240>
 80019d6:	2301      	movs	r3, #1
 80019d8:	e000      	b.n	80019dc <HAL_GPIO_Init+0x240>
 80019da:	2300      	movs	r3, #0
 80019dc:	69fa      	ldr	r2, [r7, #28]
 80019de:	f002 0203 	and.w	r2, r2, #3
 80019e2:	0092      	lsls	r2, r2, #2
 80019e4:	4093      	lsls	r3, r2
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	4313      	orrs	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80019ec:	4935      	ldr	r1, [pc, #212]	@ (8001ac4 <HAL_GPIO_Init+0x328>)
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	089b      	lsrs	r3, r3, #2
 80019f2:	3302      	adds	r3, #2
 80019f4:	69ba      	ldr	r2, [r7, #24]
 80019f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019fa:	4b3d      	ldr	r3, [pc, #244]	@ (8001af0 <HAL_GPIO_Init+0x354>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	43db      	mvns	r3, r3
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	4013      	ands	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d003      	beq.n	8001a1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a1e:	4a34      	ldr	r2, [pc, #208]	@ (8001af0 <HAL_GPIO_Init+0x354>)
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a24:	4b32      	ldr	r3, [pc, #200]	@ (8001af0 <HAL_GPIO_Init+0x354>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	4013      	ands	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d003      	beq.n	8001a48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a48:	4a29      	ldr	r2, [pc, #164]	@ (8001af0 <HAL_GPIO_Init+0x354>)
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a4e:	4b28      	ldr	r3, [pc, #160]	@ (8001af0 <HAL_GPIO_Init+0x354>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	43db      	mvns	r3, r3
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d003      	beq.n	8001a72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a72:	4a1f      	ldr	r2, [pc, #124]	@ (8001af0 <HAL_GPIO_Init+0x354>)
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <HAL_GPIO_Init+0x354>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	43db      	mvns	r3, r3
 8001a82:	69ba      	ldr	r2, [r7, #24]
 8001a84:	4013      	ands	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d003      	beq.n	8001a9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a9c:	4a14      	ldr	r2, [pc, #80]	@ (8001af0 <HAL_GPIO_Init+0x354>)
 8001a9e:	69bb      	ldr	r3, [r7, #24]
 8001aa0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	61fb      	str	r3, [r7, #28]
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	2b0f      	cmp	r3, #15
 8001aac:	f67f ae86 	bls.w	80017bc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001ab0:	bf00      	nop
 8001ab2:	bf00      	nop
 8001ab4:	3724      	adds	r7, #36	@ 0x24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40013800 	.word	0x40013800
 8001ac8:	40020000 	.word	0x40020000
 8001acc:	40020400 	.word	0x40020400
 8001ad0:	40020800 	.word	0x40020800
 8001ad4:	40020c00 	.word	0x40020c00
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40021400 	.word	0x40021400
 8001ae0:	40021800 	.word	0x40021800
 8001ae4:	40021c00 	.word	0x40021c00
 8001ae8:	40022000 	.word	0x40022000
 8001aec:	40022400 	.word	0x40022400
 8001af0:	40013c00 	.word	0x40013c00

08001af4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	807b      	strh	r3, [r7, #2]
 8001b00:	4613      	mov	r3, r2
 8001b02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b04:	787b      	ldrb	r3, [r7, #1]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b0a:	887a      	ldrh	r2, [r7, #2]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001b10:	e003      	b.n	8001b1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001b12:	887b      	ldrh	r3, [r7, #2]
 8001b14:	041a      	lsls	r2, r3, #16
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	619a      	str	r2, [r3, #24]
}
 8001b1a:	bf00      	nop
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b085      	sub	sp, #20
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
 8001b2e:	460b      	mov	r3, r1
 8001b30:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b38:	887a      	ldrh	r2, [r7, #2]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	041a      	lsls	r2, r3, #16
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	43d9      	mvns	r1, r3
 8001b44:	887b      	ldrh	r3, [r7, #2]
 8001b46:	400b      	ands	r3, r1
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	619a      	str	r2, [r3, #24]
}
 8001b4e:	bf00      	nop
 8001b50:	3714      	adds	r7, #20
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
	...

08001b5c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b60:	4b05      	ldr	r3, [pc, #20]	@ (8001b78 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a04      	ldr	r2, [pc, #16]	@ (8001b78 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001b66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b6a:	6013      	str	r3, [r2, #0]
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	40007000 	.word	0x40007000

08001b7c <HAL_PWR_DisableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* Disable access to RTC and backup registers */
	CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b80:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <HAL_PWR_DisableBkUpAccess+0x1c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a04      	ldr	r2, [pc, #16]	@ (8001b98 <HAL_PWR_DisableBkUpAccess+0x1c>)
 8001b86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b8a:	6013      	str	r3, [r2, #0]
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	40007000 	.word	0x40007000

08001b9c <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]

  /* Enable Backup regulator */
  PWR->CSR1 |= PWR_CSR1_BRE;
 8001ba6:	4b12      	ldr	r3, [pc, #72]	@ (8001bf0 <HAL_PWREx_EnableBkUpReg+0x54>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	4a11      	ldr	r2, [pc, #68]	@ (8001bf0 <HAL_PWREx_EnableBkUpReg+0x54>)
 8001bac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bb0:	6053      	str	r3, [r2, #4]
    
  /* Workaround for the following hardware bug: */
  /* Id 19: PWR : No STANDBY wake-up when Back-up RAM enabled (ref. Errata Sheet p23) */
  PWR->CSR1 |= PWR_CSR1_EIWUP;
 8001bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf0 <HAL_PWREx_EnableBkUpReg+0x54>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	4a0e      	ldr	r2, [pc, #56]	@ (8001bf0 <HAL_PWREx_EnableBkUpReg+0x54>)
 8001bb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bbc:	6053      	str	r3, [r2, #4]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bbe:	f7ff f8b5 	bl	8000d2c <HAL_GetTick>
 8001bc2:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8001bc4:	e009      	b.n	8001bda <HAL_PWREx_EnableBkUpReg+0x3e>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8001bc6:	f7ff f8b1 	bl	8000d2c <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	1ad3      	subs	r3, r2, r3
 8001bd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bd4:	d901      	bls.n	8001bda <HAL_PWREx_EnableBkUpReg+0x3e>
    {
      return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e006      	b.n	8001be8 <HAL_PWREx_EnableBkUpReg+0x4c>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8001bda:	4b05      	ldr	r3, [pc, #20]	@ (8001bf0 <HAL_PWREx_EnableBkUpReg+0x54>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 0308 	and.w	r3, r3, #8
 8001be2:	2b08      	cmp	r3, #8
 8001be4:	d1ef      	bne.n	8001bc6 <HAL_PWREx_EnableBkUpReg+0x2a>
    } 
  }
  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40007000 	.word	0x40007000

08001bf4 <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	607b      	str	r3, [r7, #4]
  
  /* Disable Backup regulator */
  PWR->CSR1 &= (uint32_t)~((uint32_t)PWR_CSR1_BRE);
 8001bfe:	4b12      	ldr	r3, [pc, #72]	@ (8001c48 <HAL_PWREx_DisableBkUpReg+0x54>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	4a11      	ldr	r2, [pc, #68]	@ (8001c48 <HAL_PWREx_DisableBkUpReg+0x54>)
 8001c04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001c08:	6053      	str	r3, [r2, #4]
  
  /* Workaround for the following hardware bug: */
  /* Id 19: PWR : No STANDBY wake-up when Back-up RAM enabled (ref. Errata Sheet p23) */
  PWR->CSR1 |= PWR_CSR1_EIWUP;
 8001c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c48 <HAL_PWREx_DisableBkUpReg+0x54>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	4a0e      	ldr	r2, [pc, #56]	@ (8001c48 <HAL_PWREx_DisableBkUpReg+0x54>)
 8001c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c14:	6053      	str	r3, [r2, #4]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c16:	f7ff f889 	bl	8000d2c <HAL_GetTick>
 8001c1a:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8001c1c:	e009      	b.n	8001c32 <HAL_PWREx_DisableBkUpReg+0x3e>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8001c1e:	f7ff f885 	bl	8000d2c <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c2c:	d901      	bls.n	8001c32 <HAL_PWREx_DisableBkUpReg+0x3e>
    {
      return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e006      	b.n	8001c40 <HAL_PWREx_DisableBkUpReg+0x4c>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8001c32:	4b05      	ldr	r3, [pc, #20]	@ (8001c48 <HAL_PWREx_DisableBkUpReg+0x54>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 0308 	and.w	r3, r3, #8
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d0ef      	beq.n	8001c1e <HAL_PWREx_DisableBkUpReg+0x2a>
    } 
  }
  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40007000 	.word	0x40007000

08001c4c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001c52:	f7ff f86b 	bl	8000d2c <HAL_GetTick>
 8001c56:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001c58:	4b66      	ldr	r3, [pc, #408]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a65      	ldr	r2, [pc, #404]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001c5e:	f043 0301 	orr.w	r3, r3, #1
 8001c62:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c66:	f7ff f861 	bl	8000d2c <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e0b8      	b.n	8001dea <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001c78:	4b5e      	ldr	r3, [pc, #376]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d0f0      	beq.n	8001c66 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8001c84:	4b5b      	ldr	r3, [pc, #364]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a5a      	ldr	r2, [pc, #360]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001c8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c8e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001c90:	f7ff f84c 	bl	8000d2c <HAL_GetTick>
 8001c94:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8001c96:	4b57      	ldr	r3, [pc, #348]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8001c9c:	e00a      	b.n	8001cb4 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c9e:	f7ff f845 	bl	8000d2c <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e09a      	b.n	8001dea <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8001cb4:	4b4f      	ldr	r3, [pc, #316]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f003 030c 	and.w	r3, r3, #12
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d1ee      	bne.n	8001c9e <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001cc0:	f7ff f834 	bl	8000d2c <HAL_GetTick>
 8001cc4:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8001cc6:	4b4b      	ldr	r3, [pc, #300]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a4a      	ldr	r2, [pc, #296]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001ccc:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 8001cd0:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cd4:	f7ff f82a 	bl	8000d2c <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b64      	cmp	r3, #100	@ 0x64
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e081      	b.n	8001dea <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001ce6:	4b43      	ldr	r3, [pc, #268]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f0      	bne.n	8001cd4 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001cf2:	f7ff f81b 	bl	8000d2c <HAL_GetTick>
 8001cf6:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001cf8:	4b3e      	ldr	r3, [pc, #248]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a3d      	ldr	r2, [pc, #244]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001cfe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d02:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001d04:	e008      	b.n	8001d18 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d06:	f7ff f811 	bl	8000d2c <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d901      	bls.n	8001d18 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e068      	b.n	8001dea <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001d18:	4b36      	ldr	r3, [pc, #216]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1f0      	bne.n	8001d06 <HAL_RCC_DeInit+0xba>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001d24:	f7ff f802 	bl	8000d2c <HAL_GetTick>
 8001d28:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8001d2a:	4b32      	ldr	r3, [pc, #200]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a31      	ldr	r2, [pc, #196]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001d30:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001d34:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001d38:	f7fe fff8 	bl	8000d2c <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b64      	cmp	r3, #100	@ 0x64
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e04f      	b.n	8001dea <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8001d4a:	4b2a      	ldr	r3, [pc, #168]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f0      	bne.n	8001d38 <HAL_RCC_DeInit+0xec>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001d56:	f7fe ffe9 	bl	8000d2c <HAL_GetTick>
 8001d5a:	6078      	str	r0, [r7, #4]

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 8001d5c:	4b25      	ldr	r3, [pc, #148]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a24      	ldr	r2, [pc, #144]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001d62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d66:	6013      	str	r3, [r2, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8001d68:	e008      	b.n	8001d7c <HAL_RCC_DeInit+0x130>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001d6a:	f7fe ffdf 	bl	8000d2c <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	2b64      	cmp	r3, #100	@ 0x64
 8001d76:	d901      	bls.n	8001d7c <HAL_RCC_DeInit+0x130>
    {
      return HAL_TIMEOUT;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	e036      	b.n	8001dea <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8001d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d1f0      	bne.n	8001d6a <HAL_RCC_DeInit+0x11e>
    }
  }

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | 0x20000000U;
 8001d88:	4b1a      	ldr	r3, [pc, #104]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001d8a:	4a1b      	ldr	r2, [pc, #108]	@ (8001df8 <HAL_RCC_DeInit+0x1ac>)
 8001d8c:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register to default value */
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8001d8e:	4b19      	ldr	r3, [pc, #100]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001d90:	4a1a      	ldr	r2, [pc, #104]	@ (8001dfc <HAL_RCC_DeInit+0x1b0>)
 8001d92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Reset PLLSAICFGR register to default value */
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | 0x20000000U;
 8001d96:	4b17      	ldr	r3, [pc, #92]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001d98:	4a18      	ldr	r2, [pc, #96]	@ (8001dfc <HAL_RCC_DeInit+0x1b0>)
 8001d9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE | RCC_CIR_PLLI2SRDYIE | RCC_CIR_PLLSAIRDYIE);
 8001d9e:	4b15      	ldr	r3, [pc, #84]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	4a14      	ldr	r2, [pc, #80]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001da4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8001da8:	60d3      	str	r3, [r2, #12]

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_PLLI2SRDYC | RCC_CIR_PLLSAIRDYC | RCC_CIR_CSSC);
 8001daa:	4b12      	ldr	r3, [pc, #72]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	4a11      	ldr	r2, [pc, #68]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001db0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001db4:	60d3      	str	r3, [r2, #12]

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001db6:	4b0f      	ldr	r3, [pc, #60]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001db8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dba:	4a0e      	ldr	r2, [pc, #56]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001dbc:	f023 0301 	bic.w	r3, r3, #1
 8001dc0:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8001dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001dc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dc6:	4a0b      	ldr	r2, [pc, #44]	@ (8001df4 <HAL_RCC_DeInit+0x1a8>)
 8001dc8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dcc:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8001dce:	4b0c      	ldr	r3, [pc, #48]	@ (8001e00 <HAL_RCC_DeInit+0x1b4>)
 8001dd0:	4a0c      	ldr	r2, [pc, #48]	@ (8001e04 <HAL_RCC_DeInit+0x1b8>)
 8001dd2:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <HAL_RCC_DeInit+0x1bc>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7fe ff63 	bl	8000ca4 <HAL_InitTick>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <HAL_RCC_DeInit+0x19c>
  {
    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e000      	b.n	8001dea <HAL_RCC_DeInit+0x19e>
  }
  else
  {
    return HAL_OK;
 8001de8:	2300      	movs	r3, #0
  }
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40023800 	.word	0x40023800
 8001df8:	24003010 	.word	0x24003010
 8001dfc:	24003000 	.word	0x24003000
 8001e00:	20000040 	.word	0x20000040
 8001e04:	00f42400 	.word	0x00f42400
 8001e08:	20000044 	.word	0x20000044

08001e0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001e14:	2300      	movs	r3, #0
 8001e16:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e29b      	b.n	800235a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	f000 8087 	beq.w	8001f3e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e30:	4b96      	ldr	r3, [pc, #600]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f003 030c 	and.w	r3, r3, #12
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d00c      	beq.n	8001e56 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e3c:	4b93      	ldr	r3, [pc, #588]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 030c 	and.w	r3, r3, #12
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d112      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62>
 8001e48:	4b90      	ldr	r3, [pc, #576]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e54:	d10b      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e56:	4b8d      	ldr	r3, [pc, #564]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d06c      	beq.n	8001f3c <HAL_RCC_OscConfig+0x130>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d168      	bne.n	8001f3c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e275      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e76:	d106      	bne.n	8001e86 <HAL_RCC_OscConfig+0x7a>
 8001e78:	4b84      	ldr	r3, [pc, #528]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a83      	ldr	r2, [pc, #524]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	e02e      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd8>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10c      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x9c>
 8001e8e:	4b7f      	ldr	r3, [pc, #508]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a7e      	ldr	r2, [pc, #504]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e98:	6013      	str	r3, [r2, #0]
 8001e9a:	4b7c      	ldr	r3, [pc, #496]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a7b      	ldr	r2, [pc, #492]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ea0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	e01d      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd8>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001eb0:	d10c      	bne.n	8001ecc <HAL_RCC_OscConfig+0xc0>
 8001eb2:	4b76      	ldr	r3, [pc, #472]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a75      	ldr	r2, [pc, #468]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001eb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	4b73      	ldr	r3, [pc, #460]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a72      	ldr	r2, [pc, #456]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ec4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	e00b      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd8>
 8001ecc:	4b6f      	ldr	r3, [pc, #444]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a6e      	ldr	r2, [pc, #440]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ed2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	4b6c      	ldr	r3, [pc, #432]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a6b      	ldr	r2, [pc, #428]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ede:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ee2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d013      	beq.n	8001f14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eec:	f7fe ff1e 	bl	8000d2c <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef4:	f7fe ff1a 	bl	8000d2c <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b64      	cmp	r3, #100	@ 0x64
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e229      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f06:	4b61      	ldr	r3, [pc, #388]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d0f0      	beq.n	8001ef4 <HAL_RCC_OscConfig+0xe8>
 8001f12:	e014      	b.n	8001f3e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f14:	f7fe ff0a 	bl	8000d2c <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f1c:	f7fe ff06 	bl	8000d2c <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b64      	cmp	r3, #100	@ 0x64
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e215      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f2e:	4b57      	ldr	r3, [pc, #348]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x110>
 8001f3a:	e000      	b.n	8001f3e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d069      	beq.n	800201e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f4a:	4b50      	ldr	r3, [pc, #320]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 030c 	and.w	r3, r3, #12
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00b      	beq.n	8001f6e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f56:	4b4d      	ldr	r3, [pc, #308]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f003 030c 	and.w	r3, r3, #12
 8001f5e:	2b08      	cmp	r3, #8
 8001f60:	d11c      	bne.n	8001f9c <HAL_RCC_OscConfig+0x190>
 8001f62:	4b4a      	ldr	r3, [pc, #296]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d116      	bne.n	8001f9c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6e:	4b47      	ldr	r3, [pc, #284]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d005      	beq.n	8001f86 <HAL_RCC_OscConfig+0x17a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d001      	beq.n	8001f86 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e1e9      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f86:	4b41      	ldr	r3, [pc, #260]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	493d      	ldr	r1, [pc, #244]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f9a:	e040      	b.n	800201e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d023      	beq.n	8001fec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fa4:	4b39      	ldr	r3, [pc, #228]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a38      	ldr	r2, [pc, #224]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb0:	f7fe febc 	bl	8000d2c <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fb8:	f7fe feb8 	bl	8000d2c <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e1c7      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fca:	4b30      	ldr	r3, [pc, #192]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d0f0      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd6:	4b2d      	ldr	r3, [pc, #180]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	4929      	ldr	r1, [pc, #164]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	600b      	str	r3, [r1, #0]
 8001fea:	e018      	b.n	800201e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fec:	4b27      	ldr	r3, [pc, #156]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a26      	ldr	r2, [pc, #152]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8001ff2:	f023 0301 	bic.w	r3, r3, #1
 8001ff6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff8:	f7fe fe98 	bl	8000d2c <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002000:	f7fe fe94 	bl	8000d2c <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e1a3      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002012:	4b1e      	ldr	r3, [pc, #120]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f0      	bne.n	8002000 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	d038      	beq.n	800209c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d019      	beq.n	8002066 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002032:	4b16      	ldr	r3, [pc, #88]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8002034:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002036:	4a15      	ldr	r2, [pc, #84]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800203e:	f7fe fe75 	bl	8000d2c <HAL_GetTick>
 8002042:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002046:	f7fe fe71 	bl	8000d2c <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e180      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002058:	4b0c      	ldr	r3, [pc, #48]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 800205a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d0f0      	beq.n	8002046 <HAL_RCC_OscConfig+0x23a>
 8002064:	e01a      	b.n	800209c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002066:	4b09      	ldr	r3, [pc, #36]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 8002068:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800206a:	4a08      	ldr	r2, [pc, #32]	@ (800208c <HAL_RCC_OscConfig+0x280>)
 800206c:	f023 0301 	bic.w	r3, r3, #1
 8002070:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002072:	f7fe fe5b 	bl	8000d2c <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002078:	e00a      	b.n	8002090 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800207a:	f7fe fe57 	bl	8000d2c <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d903      	bls.n	8002090 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e166      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
 800208c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002090:	4b92      	ldr	r3, [pc, #584]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1ee      	bne.n	800207a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80a4 	beq.w	80021f2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020aa:	4b8c      	ldr	r3, [pc, #560]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10d      	bne.n	80020d2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80020b6:	4b89      	ldr	r3, [pc, #548]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	4a88      	ldr	r2, [pc, #544]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020c2:	4b86      	ldr	r3, [pc, #536]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ce:	2301      	movs	r3, #1
 80020d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020d2:	4b83      	ldr	r3, [pc, #524]	@ (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d118      	bne.n	8002110 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80020de:	4b80      	ldr	r3, [pc, #512]	@ (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a7f      	ldr	r2, [pc, #508]	@ (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 80020e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ea:	f7fe fe1f 	bl	8000d2c <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020f0:	e008      	b.n	8002104 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020f2:	f7fe fe1b 	bl	8000d2c <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b64      	cmp	r3, #100	@ 0x64
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e12a      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002104:	4b76      	ldr	r3, [pc, #472]	@ (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0f0      	beq.n	80020f2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d106      	bne.n	8002126 <HAL_RCC_OscConfig+0x31a>
 8002118:	4b70      	ldr	r3, [pc, #448]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800211a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800211c:	4a6f      	ldr	r2, [pc, #444]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800211e:	f043 0301 	orr.w	r3, r3, #1
 8002122:	6713      	str	r3, [r2, #112]	@ 0x70
 8002124:	e02d      	b.n	8002182 <HAL_RCC_OscConfig+0x376>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10c      	bne.n	8002148 <HAL_RCC_OscConfig+0x33c>
 800212e:	4b6b      	ldr	r3, [pc, #428]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002132:	4a6a      	ldr	r2, [pc, #424]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002134:	f023 0301 	bic.w	r3, r3, #1
 8002138:	6713      	str	r3, [r2, #112]	@ 0x70
 800213a:	4b68      	ldr	r3, [pc, #416]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800213c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800213e:	4a67      	ldr	r2, [pc, #412]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002140:	f023 0304 	bic.w	r3, r3, #4
 8002144:	6713      	str	r3, [r2, #112]	@ 0x70
 8002146:	e01c      	b.n	8002182 <HAL_RCC_OscConfig+0x376>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	2b05      	cmp	r3, #5
 800214e:	d10c      	bne.n	800216a <HAL_RCC_OscConfig+0x35e>
 8002150:	4b62      	ldr	r3, [pc, #392]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002154:	4a61      	ldr	r2, [pc, #388]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002156:	f043 0304 	orr.w	r3, r3, #4
 800215a:	6713      	str	r3, [r2, #112]	@ 0x70
 800215c:	4b5f      	ldr	r3, [pc, #380]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800215e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002160:	4a5e      	ldr	r2, [pc, #376]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	6713      	str	r3, [r2, #112]	@ 0x70
 8002168:	e00b      	b.n	8002182 <HAL_RCC_OscConfig+0x376>
 800216a:	4b5c      	ldr	r3, [pc, #368]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800216c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800216e:	4a5b      	ldr	r2, [pc, #364]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002170:	f023 0301 	bic.w	r3, r3, #1
 8002174:	6713      	str	r3, [r2, #112]	@ 0x70
 8002176:	4b59      	ldr	r3, [pc, #356]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217a:	4a58      	ldr	r2, [pc, #352]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800217c:	f023 0304 	bic.w	r3, r3, #4
 8002180:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d015      	beq.n	80021b6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800218a:	f7fe fdcf 	bl	8000d2c <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002190:	e00a      	b.n	80021a8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002192:	f7fe fdcb 	bl	8000d2c <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d901      	bls.n	80021a8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e0d8      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a8:	4b4c      	ldr	r3, [pc, #304]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d0ee      	beq.n	8002192 <HAL_RCC_OscConfig+0x386>
 80021b4:	e014      	b.n	80021e0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b6:	f7fe fdb9 	bl	8000d2c <HAL_GetTick>
 80021ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021bc:	e00a      	b.n	80021d4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021be:	f7fe fdb5 	bl	8000d2c <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e0c2      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d4:	4b41      	ldr	r3, [pc, #260]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1ee      	bne.n	80021be <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021e0:	7dfb      	ldrb	r3, [r7, #23]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d105      	bne.n	80021f2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e6:	4b3d      	ldr	r3, [pc, #244]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	4a3c      	ldr	r2, [pc, #240]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021f0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f000 80ae 	beq.w	8002358 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021fc:	4b37      	ldr	r3, [pc, #220]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 030c 	and.w	r3, r3, #12
 8002204:	2b08      	cmp	r3, #8
 8002206:	d06d      	beq.n	80022e4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	2b02      	cmp	r3, #2
 800220e:	d14b      	bne.n	80022a8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002210:	4b32      	ldr	r3, [pc, #200]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a31      	ldr	r2, [pc, #196]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002216:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800221a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221c:	f7fe fd86 	bl	8000d2c <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002224:	f7fe fd82 	bl	8000d2c <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e091      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002236:	4b29      	ldr	r3, [pc, #164]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1f0      	bne.n	8002224 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69da      	ldr	r2, [r3, #28]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	431a      	orrs	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002250:	019b      	lsls	r3, r3, #6
 8002252:	431a      	orrs	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002258:	085b      	lsrs	r3, r3, #1
 800225a:	3b01      	subs	r3, #1
 800225c:	041b      	lsls	r3, r3, #16
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002264:	061b      	lsls	r3, r3, #24
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226c:	071b      	lsls	r3, r3, #28
 800226e:	491b      	ldr	r1, [pc, #108]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002270:	4313      	orrs	r3, r2
 8002272:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002274:	4b19      	ldr	r3, [pc, #100]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a18      	ldr	r2, [pc, #96]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800227a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800227e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002280:	f7fe fd54 	bl	8000d2c <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002288:	f7fe fd50 	bl	8000d2c <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e05f      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800229a:	4b10      	ldr	r3, [pc, #64]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0f0      	beq.n	8002288 <HAL_RCC_OscConfig+0x47c>
 80022a6:	e057      	b.n	8002358 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a8:	4b0c      	ldr	r3, [pc, #48]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0b      	ldr	r2, [pc, #44]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80022ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b4:	f7fe fd3a 	bl	8000d2c <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022bc:	f7fe fd36 	bl	8000d2c <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e045      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ce:	4b03      	ldr	r3, [pc, #12]	@ (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1f0      	bne.n	80022bc <HAL_RCC_OscConfig+0x4b0>
 80022da:	e03d      	b.n	8002358 <HAL_RCC_OscConfig+0x54c>
 80022dc:	40023800 	.word	0x40023800
 80022e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80022e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002364 <HAL_RCC_OscConfig+0x558>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d030      	beq.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d129      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230a:	429a      	cmp	r2, r3
 800230c:	d122      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002314:	4013      	ands	r3, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800231a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800231c:	4293      	cmp	r3, r2
 800231e:	d119      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232a:	085b      	lsrs	r3, r3, #1
 800232c:	3b01      	subs	r3, #1
 800232e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002330:	429a      	cmp	r2, r3
 8002332:	d10f      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002340:	429a      	cmp	r2, r3
 8002342:	d107      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e000      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800

08002368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d101      	bne.n	8002380 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e0d0      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002380:	4b6a      	ldr	r3, [pc, #424]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 030f 	and.w	r3, r3, #15
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d910      	bls.n	80023b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238e:	4b67      	ldr	r3, [pc, #412]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f023 020f 	bic.w	r2, r3, #15
 8002396:	4965      	ldr	r1, [pc, #404]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	4313      	orrs	r3, r2
 800239c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800239e:	4b63      	ldr	r3, [pc, #396]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d001      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0b8      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d020      	beq.n	80023fe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023c8:	4b59      	ldr	r3, [pc, #356]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	4a58      	ldr	r2, [pc, #352]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80023d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0308 	and.w	r3, r3, #8
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023e0:	4b53      	ldr	r3, [pc, #332]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	4a52      	ldr	r2, [pc, #328]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80023ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ec:	4b50      	ldr	r3, [pc, #320]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	494d      	ldr	r1, [pc, #308]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d040      	beq.n	800248c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d107      	bne.n	8002422 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002412:	4b47      	ldr	r3, [pc, #284]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d115      	bne.n	800244a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e07f      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b02      	cmp	r3, #2
 8002428:	d107      	bne.n	800243a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800242a:	4b41      	ldr	r3, [pc, #260]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d109      	bne.n	800244a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e073      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800243a:	4b3d      	ldr	r3, [pc, #244]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e06b      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800244a:	4b39      	ldr	r3, [pc, #228]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f023 0203 	bic.w	r2, r3, #3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	4936      	ldr	r1, [pc, #216]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 8002458:	4313      	orrs	r3, r2
 800245a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800245c:	f7fe fc66 	bl	8000d2c <HAL_GetTick>
 8002460:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002462:	e00a      	b.n	800247a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002464:	f7fe fc62 	bl	8000d2c <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002472:	4293      	cmp	r3, r2
 8002474:	d901      	bls.n	800247a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e053      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800247a:	4b2d      	ldr	r3, [pc, #180]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 020c 	and.w	r2, r3, #12
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	429a      	cmp	r2, r3
 800248a:	d1eb      	bne.n	8002464 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800248c:	4b27      	ldr	r3, [pc, #156]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 030f 	and.w	r3, r3, #15
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d210      	bcs.n	80024bc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800249a:	4b24      	ldr	r3, [pc, #144]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f023 020f 	bic.w	r2, r3, #15
 80024a2:	4922      	ldr	r1, [pc, #136]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024aa:	4b20      	ldr	r3, [pc, #128]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d001      	beq.n	80024bc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e032      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d008      	beq.n	80024da <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c8:	4b19      	ldr	r3, [pc, #100]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	4916      	ldr	r1, [pc, #88]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d009      	beq.n	80024fa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024e6:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	490e      	ldr	r1, [pc, #56]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024fa:	f000 f821 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 80024fe:	4602      	mov	r2, r0
 8002500:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	091b      	lsrs	r3, r3, #4
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	490a      	ldr	r1, [pc, #40]	@ (8002534 <HAL_RCC_ClockConfig+0x1cc>)
 800250c:	5ccb      	ldrb	r3, [r1, r3]
 800250e:	fa22 f303 	lsr.w	r3, r2, r3
 8002512:	4a09      	ldr	r2, [pc, #36]	@ (8002538 <HAL_RCC_ClockConfig+0x1d0>)
 8002514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002516:	4b09      	ldr	r3, [pc, #36]	@ (800253c <HAL_RCC_ClockConfig+0x1d4>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe fbc2 	bl	8000ca4 <HAL_InitTick>

  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40023c00 	.word	0x40023c00
 8002530:	40023800 	.word	0x40023800
 8002534:	08005074 	.word	0x08005074
 8002538:	20000040 	.word	0x20000040
 800253c:	20000044 	.word	0x20000044

08002540 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002544:	b090      	sub	sp, #64	@ 0x40
 8002546:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002548:	2300      	movs	r3, #0
 800254a:	637b      	str	r3, [r7, #52]	@ 0x34
 800254c:	2300      	movs	r3, #0
 800254e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002550:	2300      	movs	r3, #0
 8002552:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002554:	2300      	movs	r3, #0
 8002556:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002558:	4b59      	ldr	r3, [pc, #356]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 030c 	and.w	r3, r3, #12
 8002560:	2b08      	cmp	r3, #8
 8002562:	d00d      	beq.n	8002580 <HAL_RCC_GetSysClockFreq+0x40>
 8002564:	2b08      	cmp	r3, #8
 8002566:	f200 80a1 	bhi.w	80026ac <HAL_RCC_GetSysClockFreq+0x16c>
 800256a:	2b00      	cmp	r3, #0
 800256c:	d002      	beq.n	8002574 <HAL_RCC_GetSysClockFreq+0x34>
 800256e:	2b04      	cmp	r3, #4
 8002570:	d003      	beq.n	800257a <HAL_RCC_GetSysClockFreq+0x3a>
 8002572:	e09b      	b.n	80026ac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002574:	4b53      	ldr	r3, [pc, #332]	@ (80026c4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002576:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002578:	e09b      	b.n	80026b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800257a:	4b53      	ldr	r3, [pc, #332]	@ (80026c8 <HAL_RCC_GetSysClockFreq+0x188>)
 800257c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800257e:	e098      	b.n	80026b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002580:	4b4f      	ldr	r3, [pc, #316]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002588:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800258a:	4b4d      	ldr	r3, [pc, #308]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d028      	beq.n	80025e8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002596:	4b4a      	ldr	r3, [pc, #296]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	099b      	lsrs	r3, r3, #6
 800259c:	2200      	movs	r2, #0
 800259e:	623b      	str	r3, [r7, #32]
 80025a0:	627a      	str	r2, [r7, #36]	@ 0x24
 80025a2:	6a3b      	ldr	r3, [r7, #32]
 80025a4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80025a8:	2100      	movs	r1, #0
 80025aa:	4b47      	ldr	r3, [pc, #284]	@ (80026c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80025ac:	fb03 f201 	mul.w	r2, r3, r1
 80025b0:	2300      	movs	r3, #0
 80025b2:	fb00 f303 	mul.w	r3, r0, r3
 80025b6:	4413      	add	r3, r2
 80025b8:	4a43      	ldr	r2, [pc, #268]	@ (80026c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80025ba:	fba0 1202 	umull	r1, r2, r0, r2
 80025be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80025c0:	460a      	mov	r2, r1
 80025c2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80025c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025c6:	4413      	add	r3, r2
 80025c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025cc:	2200      	movs	r2, #0
 80025ce:	61bb      	str	r3, [r7, #24]
 80025d0:	61fa      	str	r2, [r7, #28]
 80025d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025d6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80025da:	f7fd fe2d 	bl	8000238 <__aeabi_uldivmod>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4613      	mov	r3, r2
 80025e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025e6:	e053      	b.n	8002690 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025e8:	4b35      	ldr	r3, [pc, #212]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0x180>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	099b      	lsrs	r3, r3, #6
 80025ee:	2200      	movs	r2, #0
 80025f0:	613b      	str	r3, [r7, #16]
 80025f2:	617a      	str	r2, [r7, #20]
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80025fa:	f04f 0b00 	mov.w	fp, #0
 80025fe:	4652      	mov	r2, sl
 8002600:	465b      	mov	r3, fp
 8002602:	f04f 0000 	mov.w	r0, #0
 8002606:	f04f 0100 	mov.w	r1, #0
 800260a:	0159      	lsls	r1, r3, #5
 800260c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002610:	0150      	lsls	r0, r2, #5
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	ebb2 080a 	subs.w	r8, r2, sl
 800261a:	eb63 090b 	sbc.w	r9, r3, fp
 800261e:	f04f 0200 	mov.w	r2, #0
 8002622:	f04f 0300 	mov.w	r3, #0
 8002626:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800262a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800262e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002632:	ebb2 0408 	subs.w	r4, r2, r8
 8002636:	eb63 0509 	sbc.w	r5, r3, r9
 800263a:	f04f 0200 	mov.w	r2, #0
 800263e:	f04f 0300 	mov.w	r3, #0
 8002642:	00eb      	lsls	r3, r5, #3
 8002644:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002648:	00e2      	lsls	r2, r4, #3
 800264a:	4614      	mov	r4, r2
 800264c:	461d      	mov	r5, r3
 800264e:	eb14 030a 	adds.w	r3, r4, sl
 8002652:	603b      	str	r3, [r7, #0]
 8002654:	eb45 030b 	adc.w	r3, r5, fp
 8002658:	607b      	str	r3, [r7, #4]
 800265a:	f04f 0200 	mov.w	r2, #0
 800265e:	f04f 0300 	mov.w	r3, #0
 8002662:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002666:	4629      	mov	r1, r5
 8002668:	028b      	lsls	r3, r1, #10
 800266a:	4621      	mov	r1, r4
 800266c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002670:	4621      	mov	r1, r4
 8002672:	028a      	lsls	r2, r1, #10
 8002674:	4610      	mov	r0, r2
 8002676:	4619      	mov	r1, r3
 8002678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800267a:	2200      	movs	r2, #0
 800267c:	60bb      	str	r3, [r7, #8]
 800267e:	60fa      	str	r2, [r7, #12]
 8002680:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002684:	f7fd fdd8 	bl	8000238 <__aeabi_uldivmod>
 8002688:	4602      	mov	r2, r0
 800268a:	460b      	mov	r3, r1
 800268c:	4613      	mov	r3, r2
 800268e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002690:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	0c1b      	lsrs	r3, r3, #16
 8002696:	f003 0303 	and.w	r3, r3, #3
 800269a:	3301      	adds	r3, #1
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80026a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80026a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026aa:	e002      	b.n	80026b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80026ac:	4b05      	ldr	r3, [pc, #20]	@ (80026c4 <HAL_RCC_GetSysClockFreq+0x184>)
 80026ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3740      	adds	r7, #64	@ 0x40
 80026b8:	46bd      	mov	sp, r7
 80026ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026be:	bf00      	nop
 80026c0:	40023800 	.word	0x40023800
 80026c4:	00f42400 	.word	0x00f42400
 80026c8:	017d7840 	.word	0x017d7840

080026cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b088      	sub	sp, #32
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80026d8:	2300      	movs	r3, #0
 80026da:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80026dc:	2300      	movs	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80026e0:	2300      	movs	r3, #0
 80026e2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80026e4:	2300      	movs	r3, #0
 80026e6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d012      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80026f4:	4b69      	ldr	r3, [pc, #420]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	4a68      	ldr	r2, [pc, #416]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80026fa:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80026fe:	6093      	str	r3, [r2, #8]
 8002700:	4b66      	ldr	r3, [pc, #408]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002708:	4964      	ldr	r1, [pc, #400]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800270a:	4313      	orrs	r3, r2
 800270c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002716:	2301      	movs	r3, #1
 8002718:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d017      	beq.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002726:	4b5d      	ldr	r3, [pc, #372]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002728:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800272c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002734:	4959      	ldr	r1, [pc, #356]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002736:	4313      	orrs	r3, r2
 8002738:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002740:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002744:	d101      	bne.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002746:	2301      	movs	r3, #1
 8002748:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002752:	2301      	movs	r3, #1
 8002754:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d017      	beq.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002762:	4b4e      	ldr	r3, [pc, #312]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002764:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002768:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002770:	494a      	ldr	r1, [pc, #296]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002772:	4313      	orrs	r3, r2
 8002774:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002780:	d101      	bne.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002782:	2301      	movs	r3, #1
 8002784:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800278e:	2301      	movs	r3, #1
 8002790:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800279e:	2301      	movs	r3, #1
 80027a0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0320 	and.w	r3, r3, #32
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f000 808b 	beq.w	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80027b0:	4b3a      	ldr	r3, [pc, #232]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b4:	4a39      	ldr	r2, [pc, #228]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80027bc:	4b37      	ldr	r3, [pc, #220]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c4:	60bb      	str	r3, [r7, #8]
 80027c6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80027c8:	4b35      	ldr	r3, [pc, #212]	@ (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a34      	ldr	r2, [pc, #208]	@ (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80027ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027d4:	f7fe faaa 	bl	8000d2c <HAL_GetTick>
 80027d8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80027da:	e008      	b.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027dc:	f7fe faa6 	bl	8000d2c <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b64      	cmp	r3, #100	@ 0x64
 80027e8:	d901      	bls.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e358      	b.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80027ee:	4b2c      	ldr	r3, [pc, #176]	@ (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d0f0      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027fa:	4b28      	ldr	r3, [pc, #160]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002802:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d035      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	429a      	cmp	r2, r3
 8002816:	d02e      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002818:	4b20      	ldr	r3, [pc, #128]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800281a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800281c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002820:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002822:	4b1e      	ldr	r3, [pc, #120]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002826:	4a1d      	ldr	r2, [pc, #116]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800282c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800282e:	4b1b      	ldr	r3, [pc, #108]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002832:	4a1a      	ldr	r2, [pc, #104]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002834:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002838:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800283a:	4a18      	ldr	r2, [pc, #96]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002840:	4b16      	ldr	r3, [pc, #88]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002844:	f003 0301 	and.w	r3, r3, #1
 8002848:	2b01      	cmp	r3, #1
 800284a:	d114      	bne.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284c:	f7fe fa6e 	bl	8000d2c <HAL_GetTick>
 8002850:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002852:	e00a      	b.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002854:	f7fe fa6a 	bl	8000d2c <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002862:	4293      	cmp	r3, r2
 8002864:	d901      	bls.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e31a      	b.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800286a:	4b0c      	ldr	r3, [pc, #48]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800286c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d0ee      	beq.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800287e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002882:	d111      	bne.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002884:	4b05      	ldr	r3, [pc, #20]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002890:	4b04      	ldr	r3, [pc, #16]	@ (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002892:	400b      	ands	r3, r1
 8002894:	4901      	ldr	r1, [pc, #4]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002896:	4313      	orrs	r3, r2
 8002898:	608b      	str	r3, [r1, #8]
 800289a:	e00b      	b.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800289c:	40023800 	.word	0x40023800
 80028a0:	40007000 	.word	0x40007000
 80028a4:	0ffffcff 	.word	0x0ffffcff
 80028a8:	4ba8      	ldr	r3, [pc, #672]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	4aa7      	ldr	r2, [pc, #668]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80028ae:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80028b2:	6093      	str	r3, [r2, #8]
 80028b4:	4ba5      	ldr	r3, [pc, #660]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80028b6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c0:	49a2      	ldr	r1, [pc, #648]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0310 	and.w	r3, r3, #16
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d010      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80028d2:	4b9e      	ldr	r3, [pc, #632]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80028d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028d8:	4a9c      	ldr	r2, [pc, #624]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80028da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80028e2:	4b9a      	ldr	r3, [pc, #616]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80028e4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ec:	4997      	ldr	r1, [pc, #604]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00a      	beq.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002900:	4b92      	ldr	r3, [pc, #584]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002906:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800290e:	498f      	ldr	r1, [pc, #572]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002910:	4313      	orrs	r3, r2
 8002912:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00a      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002922:	4b8a      	ldr	r3, [pc, #552]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002928:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002930:	4986      	ldr	r1, [pc, #536]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002932:	4313      	orrs	r3, r2
 8002934:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d00a      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002944:	4b81      	ldr	r3, [pc, #516]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800294a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002952:	497e      	ldr	r1, [pc, #504]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002954:	4313      	orrs	r3, r2
 8002956:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00a      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002966:	4b79      	ldr	r3, [pc, #484]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800296c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002974:	4975      	ldr	r1, [pc, #468]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002976:	4313      	orrs	r3, r2
 8002978:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00a      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002988:	4b70      	ldr	r3, [pc, #448]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 800298a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800298e:	f023 0203 	bic.w	r2, r3, #3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002996:	496d      	ldr	r1, [pc, #436]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002998:	4313      	orrs	r3, r2
 800299a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00a      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029aa:	4b68      	ldr	r3, [pc, #416]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80029ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029b0:	f023 020c 	bic.w	r2, r3, #12
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029b8:	4964      	ldr	r1, [pc, #400]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80029cc:	4b5f      	ldr	r3, [pc, #380]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80029ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029d2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029da:	495c      	ldr	r1, [pc, #368]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029ee:	4b57      	ldr	r3, [pc, #348]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80029f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029f4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029fc:	4953      	ldr	r1, [pc, #332]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00a      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002a10:	4b4e      	ldr	r3, [pc, #312]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a16:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a1e:	494b      	ldr	r1, [pc, #300]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00a      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002a32:	4b46      	ldr	r3, [pc, #280]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a38:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a40:	4942      	ldr	r1, [pc, #264]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00a      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002a54:	4b3d      	ldr	r3, [pc, #244]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a5a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a62:	493a      	ldr	r1, [pc, #232]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00a      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002a76:	4b35      	ldr	r3, [pc, #212]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a7c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a84:	4931      	ldr	r1, [pc, #196]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00a      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002a98:	4b2c      	ldr	r3, [pc, #176]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a9e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002aa6:	4929      	ldr	r1, [pc, #164]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d011      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002aba:	4b24      	ldr	r3, [pc, #144]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ac0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ac8:	4920      	ldr	r1, [pc, #128]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ad4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ad8:	d101      	bne.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002ada:	2301      	movs	r3, #1
 8002adc:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00a      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002aea:	4b18      	ldr	r3, [pc, #96]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002af0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002af8:	4914      	ldr	r1, [pc, #80]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d00b      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b12:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b1c:	490b      	ldr	r1, [pc, #44]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00f      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002b30:	4b06      	ldr	r3, [pc, #24]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b36:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b40:	4902      	ldr	r1, [pc, #8]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002b48:	e002      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d00b      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002b5c:	4b8a      	ldr	r3, [pc, #552]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b62:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b6c:	4986      	ldr	r1, [pc, #536]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00b      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002b80:	4b81      	ldr	r3, [pc, #516]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002b82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b86:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b90:	497d      	ldr	r1, [pc, #500]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d006      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f000 80d6 	beq.w	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002bac:	4b76      	ldr	r3, [pc, #472]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a75      	ldr	r2, [pc, #468]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002bb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002bb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bb8:	f7fe f8b8 	bl	8000d2c <HAL_GetTick>
 8002bbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002bc0:	f7fe f8b4 	bl	8000d2c <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b64      	cmp	r3, #100	@ 0x64
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x506>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e166      	b.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002bd2:	4b6d      	ldr	r3, [pc, #436]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1f0      	bne.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d021      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x562>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d11d      	bne.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002bf2:	4b65      	ldr	r3, [pc, #404]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bf8:	0c1b      	lsrs	r3, r3, #16
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002c00:	4b61      	ldr	r3, [pc, #388]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002c02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c06:	0e1b      	lsrs	r3, r3, #24
 8002c08:	f003 030f 	and.w	r3, r3, #15
 8002c0c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	019a      	lsls	r2, r3, #6
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	041b      	lsls	r3, r3, #16
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	061b      	lsls	r3, r3, #24
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	071b      	lsls	r3, r3, #28
 8002c26:	4958      	ldr	r1, [pc, #352]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d004      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x578>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c42:	d00a      	beq.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x58e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d02e      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x5e2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c58:	d129      	bne.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x5e2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002c5a:	4b4b      	ldr	r3, [pc, #300]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002c5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c60:	0c1b      	lsrs	r3, r3, #16
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c68:	4b47      	ldr	r3, [pc, #284]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002c6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c6e:	0f1b      	lsrs	r3, r3, #28
 8002c70:	f003 0307 	and.w	r3, r3, #7
 8002c74:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	019a      	lsls	r2, r3, #6
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	041b      	lsls	r3, r3, #16
 8002c80:	431a      	orrs	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	061b      	lsls	r3, r3, #24
 8002c88:	431a      	orrs	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	071b      	lsls	r3, r3, #28
 8002c8e:	493e      	ldr	r1, [pc, #248]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002c96:	4b3c      	ldr	r3, [pc, #240]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002c98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c9c:	f023 021f 	bic.w	r2, r3, #31
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	4938      	ldr	r1, [pc, #224]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d01d      	beq.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002cba:	4b33      	ldr	r3, [pc, #204]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cc0:	0e1b      	lsrs	r3, r3, #24
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002cc8:	4b2f      	ldr	r3, [pc, #188]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002cca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cce:	0f1b      	lsrs	r3, r3, #28
 8002cd0:	f003 0307 	and.w	r3, r3, #7
 8002cd4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	019a      	lsls	r2, r3, #6
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	041b      	lsls	r3, r3, #16
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	061b      	lsls	r3, r3, #24
 8002ce8:	431a      	orrs	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	071b      	lsls	r3, r3, #28
 8002cee:	4926      	ldr	r1, [pc, #152]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d011      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x65a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	019a      	lsls	r2, r3, #6
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	041b      	lsls	r3, r3, #16
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	061b      	lsls	r3, r3, #24
 8002d16:	431a      	orrs	r2, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	071b      	lsls	r3, r3, #28
 8002d1e:	491a      	ldr	r1, [pc, #104]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002d26:	4b18      	ldr	r3, [pc, #96]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a17      	ldr	r2, [pc, #92]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002d2c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002d30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d32:	f7fd fffb 	bl	8000d2c <HAL_GetTick>
 8002d36:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d38:	e008      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002d3a:	f7fd fff7 	bl	8000d2c <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b64      	cmp	r3, #100	@ 0x64
 8002d46:	d901      	bls.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e0a9      	b.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d0f0      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x66e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	f040 809f 	bne.w	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002d60:	4b09      	ldr	r3, [pc, #36]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a08      	ldr	r2, [pc, #32]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8002d66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d6c:	f7fd ffde 	bl	8000d2c <HAL_GetTick>
 8002d70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d72:	e00b      	b.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002d74:	f7fd ffda 	bl	8000d2c <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b64      	cmp	r3, #100	@ 0x64
 8002d80:	d904      	bls.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e08c      	b.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
 8002d86:	bf00      	nop
 8002d88:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d8c:	4b46      	ldr	r3, [pc, #280]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d98:	d0ec      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x6a8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d009      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d02e      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x74c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d12a      	bne.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002dc2:	4b39      	ldr	r3, [pc, #228]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc8:	0c1b      	lsrs	r3, r3, #16
 8002dca:	f003 0303 	and.w	r3, r3, #3
 8002dce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002dd0:	4b35      	ldr	r3, [pc, #212]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dd6:	0f1b      	lsrs	r3, r3, #28
 8002dd8:	f003 0307 	and.w	r3, r3, #7
 8002ddc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	019a      	lsls	r2, r3, #6
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	041b      	lsls	r3, r3, #16
 8002de8:	431a      	orrs	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	061b      	lsls	r3, r3, #24
 8002df0:	431a      	orrs	r2, r3
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	071b      	lsls	r3, r3, #28
 8002df6:	492c      	ldr	r1, [pc, #176]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e04:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	021b      	lsls	r3, r3, #8
 8002e10:	4925      	ldr	r1, [pc, #148]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d022      	beq.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x79e>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e2c:	d11d      	bne.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e34:	0e1b      	lsrs	r3, r3, #24
 8002e36:	f003 030f 	and.w	r3, r3, #15
 8002e3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e42:	0f1b      	lsrs	r3, r3, #28
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	019a      	lsls	r2, r3, #6
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	041b      	lsls	r3, r3, #16
 8002e56:	431a      	orrs	r2, r3
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	061b      	lsls	r3, r3, #24
 8002e5c:	431a      	orrs	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	071b      	lsls	r3, r3, #28
 8002e62:	4911      	ldr	r1, [pc, #68]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e76:	f7fd ff59 	bl	8000d2c <HAL_GetTick>
 8002e7a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e7c:	e008      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002e7e:	f7fd ff55 	bl	8000d2c <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b64      	cmp	r3, #100	@ 0x64
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e007      	b.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e90:	4b05      	ldr	r3, [pc, #20]	@ (8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e9c:	d1ef      	bne.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x7b2>
      }
    }
  }
  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3720      	adds	r7, #32
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40023800 	.word	0x40023800

08002eac <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b089      	sub	sp, #36	@ 0x24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	fa93 f3a3 	rbit	r3, r3
 8002ec6:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	fab3 f383 	clz	r3, r3
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	2103      	movs	r1, #3
 8002ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	401a      	ands	r2, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	fa93 f3a3 	rbit	r3, r3
 8002ee6:	61bb      	str	r3, [r7, #24]
  return result;
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	fab3 f383 	clz	r3, r3
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	005b      	lsls	r3, r3, #1
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	601a      	str	r2, [r3, #0]
}
 8002efe:	bf00      	nop
 8002f00:	3724      	adds	r7, #36	@ 0x24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr

08002f0a <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	b085      	sub	sp, #20
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	60f8      	str	r0, [r7, #12]
 8002f12:	60b9      	str	r1, [r7, #8]
 8002f14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	685a      	ldr	r2, [r3, #4]
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	401a      	ands	r2, r3
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	fb01 f303 	mul.w	r3, r1, r3
 8002f28:	431a      	orrs	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	605a      	str	r2, [r3, #4]
}
 8002f2e:	bf00      	nop
 8002f30:	3714      	adds	r7, #20
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b089      	sub	sp, #36	@ 0x24
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	60f8      	str	r0, [r7, #12]
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	689a      	ldr	r2, [r3, #8]
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	fa93 f3a3 	rbit	r3, r3
 8002f54:	613b      	str	r3, [r7, #16]
  return result;
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	fab3 f383 	clz	r3, r3
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	2103      	movs	r1, #3
 8002f62:	fa01 f303 	lsl.w	r3, r1, r3
 8002f66:	43db      	mvns	r3, r3
 8002f68:	401a      	ands	r2, r3
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	fa93 f3a3 	rbit	r3, r3
 8002f74:	61bb      	str	r3, [r7, #24]
  return result;
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	fab3 f383 	clz	r3, r3
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	6879      	ldr	r1, [r7, #4]
 8002f82:	fa01 f303 	lsl.w	r3, r1, r3
 8002f86:	431a      	orrs	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8002f8c:	bf00      	nop
 8002f8e:	3724      	adds	r7, #36	@ 0x24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b089      	sub	sp, #36	@ 0x24
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	68da      	ldr	r2, [r3, #12]
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	fa93 f3a3 	rbit	r3, r3
 8002fb2:	613b      	str	r3, [r7, #16]
  return result;
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	fab3 f383 	clz	r3, r3
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	2103      	movs	r1, #3
 8002fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	401a      	ands	r2, r3
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	fa93 f3a3 	rbit	r3, r3
 8002fd2:	61bb      	str	r3, [r7, #24]
  return result;
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	fab3 f383 	clz	r3, r3
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe4:	431a      	orrs	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	60da      	str	r2, [r3, #12]
}
 8002fea:	bf00      	nop
 8002fec:	3724      	adds	r7, #36	@ 0x24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b089      	sub	sp, #36	@ 0x24
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	60f8      	str	r0, [r7, #12]
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6a1a      	ldr	r2, [r3, #32]
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	fa93 f3a3 	rbit	r3, r3
 8003010:	613b      	str	r3, [r7, #16]
  return result;
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	fab3 f383 	clz	r3, r3
 8003018:	b2db      	uxtb	r3, r3
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	210f      	movs	r1, #15
 800301e:	fa01 f303 	lsl.w	r3, r1, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	401a      	ands	r2, r3
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	fa93 f3a3 	rbit	r3, r3
 8003030:	61bb      	str	r3, [r7, #24]
  return result;
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	fab3 f383 	clz	r3, r3
 8003038:	b2db      	uxtb	r3, r3
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	6879      	ldr	r1, [r7, #4]
 800303e:	fa01 f303 	lsl.w	r3, r1, r3
 8003042:	431a      	orrs	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8003048:	bf00      	nop
 800304a:	3724      	adds	r7, #36	@ 0x24
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8003054:	b480      	push	{r7}
 8003056:	b089      	sub	sp, #36	@ 0x24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	0a1b      	lsrs	r3, r3, #8
 8003068:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	fa93 f3a3 	rbit	r3, r3
 8003070:	613b      	str	r3, [r7, #16]
  return result;
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	fab3 f383 	clz	r3, r3
 8003078:	b2db      	uxtb	r3, r3
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	210f      	movs	r1, #15
 800307e:	fa01 f303 	lsl.w	r3, r1, r3
 8003082:	43db      	mvns	r3, r3
 8003084:	401a      	ands	r2, r3
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	0a1b      	lsrs	r3, r3, #8
 800308a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	fa93 f3a3 	rbit	r3, r3
 8003092:	61bb      	str	r3, [r7, #24]
  return result;
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	fab3 f383 	clz	r3, r3
 800309a:	b2db      	uxtb	r3, r3
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	fa01 f303 	lsl.w	r3, r1, r3
 80030a4:	431a      	orrs	r2, r3
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80030aa:	bf00      	nop
 80030ac:	3724      	adds	r7, #36	@ 0x24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr

080030b6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b088      	sub	sp, #32
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
 80030be:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80030c4:	2300      	movs	r3, #0
 80030c6:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	fa93 f3a3 	rbit	r3, r3
 80030d4:	613b      	str	r3, [r7, #16]
  return result;
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	fab3 f383 	clz	r3, r3
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80030e0:	e051      	b.n	8003186 <LL_GPIO_Init+0xd0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	2101      	movs	r1, #1
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	fa01 f303 	lsl.w	r3, r1, r3
 80030ee:	4013      	ands	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d043      	beq.n	8003180 <LL_GPIO_Init+0xca>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d003      	beq.n	8003108 <LL_GPIO_Init+0x52>
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	2b02      	cmp	r3, #2
 8003106:	d10e      	bne.n	8003126 <LL_GPIO_Init+0x70>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	461a      	mov	r2, r3
 800310e:	69b9      	ldr	r1, [r7, #24]
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f7ff ff12 	bl	8002f3a <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	6819      	ldr	r1, [r3, #0]
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	461a      	mov	r2, r3
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f7ff fef2 	bl	8002f0a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	461a      	mov	r2, r3
 800312c:	69b9      	ldr	r1, [r7, #24]
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7ff ff32 	bl	8002f98 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	2b02      	cmp	r3, #2
 800313a:	d11a      	bne.n	8003172 <LL_GPIO_Init+0xbc>
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	fa93 f3a3 	rbit	r3, r3
 8003146:	60bb      	str	r3, [r7, #8]
  return result;
 8003148:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800314a:	fab3 f383 	clz	r3, r3
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b07      	cmp	r3, #7
 8003152:	d807      	bhi.n	8003164 <LL_GPIO_Init+0xae>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	461a      	mov	r2, r3
 800315a:	69b9      	ldr	r1, [r7, #24]
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f7ff ff4a 	bl	8002ff6 <LL_GPIO_SetAFPin_0_7>
 8003162:	e006      	b.n	8003172 <LL_GPIO_Init+0xbc>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	461a      	mov	r2, r3
 800316a:	69b9      	ldr	r1, [r7, #24]
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f7ff ff71 	bl	8003054 <LL_GPIO_SetAFPin_8_15>
        }
      }
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	461a      	mov	r2, r3
 8003178:	69b9      	ldr	r1, [r7, #24]
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7ff fe96 	bl	8002eac <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	3301      	adds	r3, #1
 8003184:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	fa22 f303 	lsr.w	r3, r2, r3
 8003190:	2b00      	cmp	r3, #0
 8003192:	d1a6      	bne.n	80030e2 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3720      	adds	r7, #32
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
	...

080031a0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80031a4:	4b06      	ldr	r3, [pc, #24]	@ (80031c0 <LL_RCC_HSI_IsReady+0x20>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	bf0c      	ite	eq
 80031b0:	2301      	moveq	r3, #1
 80031b2:	2300      	movne	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr
 80031c0:	40023800 	.word	0x40023800

080031c4 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 80031c8:	4b06      	ldr	r3, [pc, #24]	@ (80031e4 <LL_RCC_LSE_IsReady+0x20>)
 80031ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	bf0c      	ite	eq
 80031d4:	2301      	moveq	r3, #1
 80031d6:	2300      	movne	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
}
 80031da:	4618      	mov	r0, r3
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	40023800 	.word	0x40023800

080031e8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80031ec:	4b04      	ldr	r3, [pc, #16]	@ (8003200 <LL_RCC_GetSysClkSource+0x18>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f003 030c 	and.w	r3, r3, #12
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40023800 	.word	0x40023800

08003204 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003208:	4b04      	ldr	r3, [pc, #16]	@ (800321c <LL_RCC_GetAHBPrescaler+0x18>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003210:	4618      	mov	r0, r3
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	40023800 	.word	0x40023800

08003220 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003224:	4b04      	ldr	r3, [pc, #16]	@ (8003238 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 800322c:	4618      	mov	r0, r3
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40023800 	.word	0x40023800

0800323c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003240:	4b04      	ldr	r3, [pc, #16]	@ (8003254 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003248:	4618      	mov	r0, r3
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	40023800 	.word	0x40023800

08003258 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, USARTx) | (USARTx << 16U));
 8003260:	4b06      	ldr	r3, [pc, #24]	@ (800327c <LL_RCC_GetUSARTClockSource+0x24>)
 8003262:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	401a      	ands	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	041b      	lsls	r3, r3, #16
 800326e:	4313      	orrs	r3, r2
}
 8003270:	4618      	mov	r0, r3
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr
 800327c:	40023800 	.word	0x40023800

08003280 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, UARTx) | (UARTx << 16U));
 8003288:	4b06      	ldr	r3, [pc, #24]	@ (80032a4 <LL_RCC_GetUARTClockSource+0x24>)
 800328a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	401a      	ands	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	041b      	lsls	r3, r3, #16
 8003296:	4313      	orrs	r3, r2
}
 8003298:	4618      	mov	r0, r3
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	40023800 	.word	0x40023800

080032a8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80032ac:	4b04      	ldr	r3, [pc, #16]	@ (80032c0 <LL_RCC_PLL_GetMainSource+0x18>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	40023800 	.word	0x40023800

080032c4 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 50 and 432
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80032c8:	4b04      	ldr	r3, [pc, #16]	@ (80032dc <LL_RCC_PLL_GetN+0x18>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	099b      	lsrs	r3, r3, #6
 80032ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr
 80032dc:	40023800 	.word	0x40023800

080032e0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80032e4:	4b04      	ldr	r3, [pc, #16]	@ (80032f8 <LL_RCC_PLL_GetP+0x18>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	40023800 	.word	0x40023800

080032fc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003300:	4b04      	ldr	r3, [pc, #16]	@ (8003314 <LL_RCC_PLL_GetDivider+0x18>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8003308:	4618      	mov	r0, r3
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	40023800 	.word	0x40023800

08003318 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART6_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003320:	2300      	movs	r3, #0
 8003322:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b03      	cmp	r3, #3
 8003328:	d133      	bne.n	8003392 <LL_RCC_GetUSARTClockFreq+0x7a>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f7ff ff94 	bl	8003258 <LL_RCC_GetUSARTClockSource>
 8003330:	4603      	mov	r3, r0
 8003332:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8003336:	d016      	beq.n	8003366 <LL_RCC_GetUSARTClockFreq+0x4e>
 8003338:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 800333c:	d81d      	bhi.n	800337a <LL_RCC_GetUSARTClockFreq+0x62>
 800333e:	4a70      	ldr	r2, [pc, #448]	@ (8003500 <LL_RCC_GetUSARTClockFreq+0x1e8>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d003      	beq.n	800334c <LL_RCC_GetUSARTClockFreq+0x34>
 8003344:	4a6f      	ldr	r2, [pc, #444]	@ (8003504 <LL_RCC_GetUSARTClockFreq+0x1ec>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d004      	beq.n	8003354 <LL_RCC_GetUSARTClockFreq+0x3c>
 800334a:	e016      	b.n	800337a <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800334c:	f000 f9f2 	bl	8003734 <RCC_GetSystemClockFreq>
 8003350:	60f8      	str	r0, [r7, #12]
        break;
 8003352:	e0cf      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8003354:	f7ff ff24 	bl	80031a0 <LL_RCC_HSI_IsReady>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	f000 80bb 	beq.w	80034d6 <LL_RCC_GetUSARTClockFreq+0x1be>
        {
          usart_frequency = HSI_VALUE;
 8003360:	4b69      	ldr	r3, [pc, #420]	@ (8003508 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 8003362:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003364:	e0b7      	b.n	80034d6 <LL_RCC_GetUSARTClockFreq+0x1be>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8003366:	f7ff ff2d 	bl	80031c4 <LL_RCC_LSE_IsReady>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	f000 80b4 	beq.w	80034da <LL_RCC_GetUSARTClockFreq+0x1c2>
        {
          usart_frequency = LSE_VALUE;
 8003372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003376:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003378:	e0af      	b.n	80034da <LL_RCC_GetUSARTClockFreq+0x1c2>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800337a:	f000 f9db 	bl	8003734 <RCC_GetSystemClockFreq>
 800337e:	4603      	mov	r3, r0
 8003380:	4618      	mov	r0, r3
 8003382:	f000 f9ff 	bl	8003784 <RCC_GetHCLKClockFreq>
 8003386:	4603      	mov	r3, r0
 8003388:	4618      	mov	r0, r3
 800338a:	f000 fa25 	bl	80037d8 <RCC_GetPCLK2ClockFreq>
 800338e:	60f8      	str	r0, [r7, #12]
        break;
 8003390:	e0b0      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2b0c      	cmp	r3, #12
 8003396:	d133      	bne.n	8003400 <LL_RCC_GetUSARTClockFreq+0xe8>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f7ff ff5d 	bl	8003258 <LL_RCC_GetUSARTClockSource>
 800339e:	4603      	mov	r3, r0
 80033a0:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 80033a4:	d016      	beq.n	80033d4 <LL_RCC_GetUSARTClockFreq+0xbc>
 80033a6:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 80033aa:	d81d      	bhi.n	80033e8 <LL_RCC_GetUSARTClockFreq+0xd0>
 80033ac:	4a57      	ldr	r2, [pc, #348]	@ (800350c <LL_RCC_GetUSARTClockFreq+0x1f4>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d003      	beq.n	80033ba <LL_RCC_GetUSARTClockFreq+0xa2>
 80033b2:	4a57      	ldr	r2, [pc, #348]	@ (8003510 <LL_RCC_GetUSARTClockFreq+0x1f8>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d004      	beq.n	80033c2 <LL_RCC_GetUSARTClockFreq+0xaa>
 80033b8:	e016      	b.n	80033e8 <LL_RCC_GetUSARTClockFreq+0xd0>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80033ba:	f000 f9bb 	bl	8003734 <RCC_GetSystemClockFreq>
 80033be:	60f8      	str	r0, [r7, #12]
        break;
 80033c0:	e098      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80033c2:	f7ff feed 	bl	80031a0 <LL_RCC_HSI_IsReady>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 8088 	beq.w	80034de <LL_RCC_GetUSARTClockFreq+0x1c6>
        {
          usart_frequency = HSI_VALUE;
 80033ce:	4b4e      	ldr	r3, [pc, #312]	@ (8003508 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 80033d0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80033d2:	e084      	b.n	80034de <LL_RCC_GetUSARTClockFreq+0x1c6>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80033d4:	f7ff fef6 	bl	80031c4 <LL_RCC_LSE_IsReady>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 8081 	beq.w	80034e2 <LL_RCC_GetUSARTClockFreq+0x1ca>
        {
          usart_frequency = LSE_VALUE;
 80033e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033e4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80033e6:	e07c      	b.n	80034e2 <LL_RCC_GetUSARTClockFreq+0x1ca>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80033e8:	f000 f9a4 	bl	8003734 <RCC_GetSystemClockFreq>
 80033ec:	4603      	mov	r3, r0
 80033ee:	4618      	mov	r0, r3
 80033f0:	f000 f9c8 	bl	8003784 <RCC_GetHCLKClockFreq>
 80033f4:	4603      	mov	r3, r0
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 f9da 	bl	80037b0 <RCC_GetPCLK1ClockFreq>
 80033fc:	60f8      	str	r0, [r7, #12]
        break;
 80033fe:	e079      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
    }
  }
  else if (USARTxSource == LL_RCC_USART6_CLKSOURCE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003406:	d131      	bne.n	800346c <LL_RCC_GetUSARTClockFreq+0x154>
  {
    /* USART6CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f7ff ff25 	bl	8003258 <LL_RCC_GetUSARTClockSource>
 800340e:	4603      	mov	r3, r0
 8003410:	f1b3 2f0c 	cmp.w	r3, #201329664	@ 0xc000c00
 8003414:	d015      	beq.n	8003442 <LL_RCC_GetUSARTClockFreq+0x12a>
 8003416:	f1b3 2f0c 	cmp.w	r3, #201329664	@ 0xc000c00
 800341a:	d81b      	bhi.n	8003454 <LL_RCC_GetUSARTClockFreq+0x13c>
 800341c:	4a3d      	ldr	r2, [pc, #244]	@ (8003514 <LL_RCC_GetUSARTClockFreq+0x1fc>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d003      	beq.n	800342a <LL_RCC_GetUSARTClockFreq+0x112>
 8003422:	4a3d      	ldr	r2, [pc, #244]	@ (8003518 <LL_RCC_GetUSARTClockFreq+0x200>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d004      	beq.n	8003432 <LL_RCC_GetUSARTClockFreq+0x11a>
 8003428:	e014      	b.n	8003454 <LL_RCC_GetUSARTClockFreq+0x13c>
    {
      case LL_RCC_USART6_CLKSOURCE_SYSCLK: /* USART6 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800342a:	f000 f983 	bl	8003734 <RCC_GetSystemClockFreq>
 800342e:	60f8      	str	r0, [r7, #12]
        break;
 8003430:	e060      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>

      case LL_RCC_USART6_CLKSOURCE_HSI:    /* USART6 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8003432:	f7ff feb5 	bl	80031a0 <LL_RCC_HSI_IsReady>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d054      	beq.n	80034e6 <LL_RCC_GetUSARTClockFreq+0x1ce>
        {
          usart_frequency = HSI_VALUE;
 800343c:	4b32      	ldr	r3, [pc, #200]	@ (8003508 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 800343e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003440:	e051      	b.n	80034e6 <LL_RCC_GetUSARTClockFreq+0x1ce>

      case LL_RCC_USART6_CLKSOURCE_LSE:    /* USART6 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8003442:	f7ff febf 	bl	80031c4 <LL_RCC_LSE_IsReady>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d04e      	beq.n	80034ea <LL_RCC_GetUSARTClockFreq+0x1d2>
        {
          usart_frequency = LSE_VALUE;
 800344c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003450:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003452:	e04a      	b.n	80034ea <LL_RCC_GetUSARTClockFreq+0x1d2>

      case LL_RCC_USART6_CLKSOURCE_PCLK2:  /* USART6 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003454:	f000 f96e 	bl	8003734 <RCC_GetSystemClockFreq>
 8003458:	4603      	mov	r3, r0
 800345a:	4618      	mov	r0, r3
 800345c:	f000 f992 	bl	8003784 <RCC_GetHCLKClockFreq>
 8003460:	4603      	mov	r3, r0
 8003462:	4618      	mov	r0, r3
 8003464:	f000 f9b8 	bl	80037d8 <RCC_GetPCLK2ClockFreq>
 8003468:	60f8      	str	r0, [r7, #12]
        break;
 800346a:	e043      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b30      	cmp	r3, #48	@ 0x30
 8003470:	d140      	bne.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f7ff fef0 	bl	8003258 <LL_RCC_GetUSARTClockSource>
 8003478:	4603      	mov	r3, r0
 800347a:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 800347e:	d015      	beq.n	80034ac <LL_RCC_GetUSARTClockFreq+0x194>
 8003480:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8003484:	d81b      	bhi.n	80034be <LL_RCC_GetUSARTClockFreq+0x1a6>
 8003486:	4a25      	ldr	r2, [pc, #148]	@ (800351c <LL_RCC_GetUSARTClockFreq+0x204>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d003      	beq.n	8003494 <LL_RCC_GetUSARTClockFreq+0x17c>
 800348c:	4a24      	ldr	r2, [pc, #144]	@ (8003520 <LL_RCC_GetUSARTClockFreq+0x208>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d004      	beq.n	800349c <LL_RCC_GetUSARTClockFreq+0x184>
 8003492:	e014      	b.n	80034be <LL_RCC_GetUSARTClockFreq+0x1a6>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8003494:	f000 f94e 	bl	8003734 <RCC_GetSystemClockFreq>
 8003498:	60f8      	str	r0, [r7, #12]
          break;
 800349a:	e02b      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 800349c:	f7ff fe80 	bl	80031a0 <LL_RCC_HSI_IsReady>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d023      	beq.n	80034ee <LL_RCC_GetUSARTClockFreq+0x1d6>
          {
            usart_frequency = HSI_VALUE;
 80034a6:	4b18      	ldr	r3, [pc, #96]	@ (8003508 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 80034a8:	60fb      	str	r3, [r7, #12]
          }
          break;
 80034aa:	e020      	b.n	80034ee <LL_RCC_GetUSARTClockFreq+0x1d6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 80034ac:	f7ff fe8a 	bl	80031c4 <LL_RCC_LSE_IsReady>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d01d      	beq.n	80034f2 <LL_RCC_GetUSARTClockFreq+0x1da>
          {
            usart_frequency = LSE_VALUE;
 80034b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034ba:	60fb      	str	r3, [r7, #12]
          }
          break;
 80034bc:	e019      	b.n	80034f2 <LL_RCC_GetUSARTClockFreq+0x1da>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80034be:	f000 f939 	bl	8003734 <RCC_GetSystemClockFreq>
 80034c2:	4603      	mov	r3, r0
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 f95d 	bl	8003784 <RCC_GetHCLKClockFreq>
 80034ca:	4603      	mov	r3, r0
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 f96f 	bl	80037b0 <RCC_GetPCLK1ClockFreq>
 80034d2:	60f8      	str	r0, [r7, #12]
          break;
 80034d4:	e00e      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 80034d6:	bf00      	nop
 80034d8:	e00c      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 80034da:	bf00      	nop
 80034dc:	e00a      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 80034de:	bf00      	nop
 80034e0:	e008      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 80034e2:	bf00      	nop
 80034e4:	e006      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 80034e6:	bf00      	nop
 80034e8:	e004      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 80034ea:	bf00      	nop
 80034ec:	e002      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
          break;
 80034ee:	bf00      	nop
 80034f0:	e000      	b.n	80034f4 <LL_RCC_GetUSARTClockFreq+0x1dc>
          break;
 80034f2:	bf00      	nop
      }
    }
  }
  return usart_frequency;
 80034f4:	68fb      	ldr	r3, [r7, #12]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3710      	adds	r7, #16
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	00030001 	.word	0x00030001
 8003504:	00030002 	.word	0x00030002
 8003508:	00f42400 	.word	0x00f42400
 800350c:	000c0004 	.word	0x000c0004
 8003510:	000c0008 	.word	0x000c0008
 8003514:	0c000400 	.word	0x0c000400
 8003518:	0c000800 	.word	0x0c000800
 800351c:	00300010 	.word	0x00300010
 8003520:	00300020 	.word	0x00300020

08003524 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART8_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800352c:	2300      	movs	r3, #0
 800352e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2bc0      	cmp	r3, #192	@ 0xc0
 8003534:	d133      	bne.n	800359e <LL_RCC_GetUARTClockFreq+0x7a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f7ff fea2 	bl	8003280 <LL_RCC_GetUARTClockSource>
 800353c:	4603      	mov	r3, r0
 800353e:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8003542:	d016      	beq.n	8003572 <LL_RCC_GetUARTClockFreq+0x4e>
 8003544:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8003548:	d81d      	bhi.n	8003586 <LL_RCC_GetUARTClockFreq+0x62>
 800354a:	4a71      	ldr	r2, [pc, #452]	@ (8003710 <LL_RCC_GetUARTClockFreq+0x1ec>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d003      	beq.n	8003558 <LL_RCC_GetUARTClockFreq+0x34>
 8003550:	4a70      	ldr	r2, [pc, #448]	@ (8003714 <LL_RCC_GetUARTClockFreq+0x1f0>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d004      	beq.n	8003560 <LL_RCC_GetUARTClockFreq+0x3c>
 8003556:	e016      	b.n	8003586 <LL_RCC_GetUARTClockFreq+0x62>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8003558:	f000 f8ec 	bl	8003734 <RCC_GetSystemClockFreq>
 800355c:	60f8      	str	r0, [r7, #12]
        break;
 800355e:	e0d1      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8003560:	f7ff fe1e 	bl	80031a0 <LL_RCC_HSI_IsReady>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 80bd 	beq.w	80036e6 <LL_RCC_GetUARTClockFreq+0x1c2>
        {
          uart_frequency = HSI_VALUE;
 800356c:	4b6a      	ldr	r3, [pc, #424]	@ (8003718 <LL_RCC_GetUARTClockFreq+0x1f4>)
 800356e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003570:	e0b9      	b.n	80036e6 <LL_RCC_GetUARTClockFreq+0x1c2>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8003572:	f7ff fe27 	bl	80031c4 <LL_RCC_LSE_IsReady>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	f000 80b6 	beq.w	80036ea <LL_RCC_GetUARTClockFreq+0x1c6>
        {
          uart_frequency = LSE_VALUE;
 800357e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003582:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003584:	e0b1      	b.n	80036ea <LL_RCC_GetUARTClockFreq+0x1c6>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003586:	f000 f8d5 	bl	8003734 <RCC_GetSystemClockFreq>
 800358a:	4603      	mov	r3, r0
 800358c:	4618      	mov	r0, r3
 800358e:	f000 f8f9 	bl	8003784 <RCC_GetHCLKClockFreq>
 8003592:	4603      	mov	r3, r0
 8003594:	4618      	mov	r0, r3
 8003596:	f000 f90b 	bl	80037b0 <RCC_GetPCLK1ClockFreq>
 800359a:	60f8      	str	r0, [r7, #12]
        break;
 800359c:	e0b2      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
    }
  }
  else if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035a4:	d133      	bne.n	800360e <LL_RCC_GetUARTClockFreq+0xea>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f7ff fe6a 	bl	8003280 <LL_RCC_GetUARTClockSource>
 80035ac:	4603      	mov	r3, r0
 80035ae:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 80035b2:	d016      	beq.n	80035e2 <LL_RCC_GetUARTClockFreq+0xbe>
 80035b4:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 80035b8:	d81d      	bhi.n	80035f6 <LL_RCC_GetUARTClockFreq+0xd2>
 80035ba:	4a58      	ldr	r2, [pc, #352]	@ (800371c <LL_RCC_GetUARTClockFreq+0x1f8>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d003      	beq.n	80035c8 <LL_RCC_GetUARTClockFreq+0xa4>
 80035c0:	4a57      	ldr	r2, [pc, #348]	@ (8003720 <LL_RCC_GetUARTClockFreq+0x1fc>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d004      	beq.n	80035d0 <LL_RCC_GetUARTClockFreq+0xac>
 80035c6:	e016      	b.n	80035f6 <LL_RCC_GetUARTClockFreq+0xd2>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80035c8:	f000 f8b4 	bl	8003734 <RCC_GetSystemClockFreq>
 80035cc:	60f8      	str	r0, [r7, #12]
        break;
 80035ce:	e099      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80035d0:	f7ff fde6 	bl	80031a0 <LL_RCC_HSI_IsReady>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f000 8089 	beq.w	80036ee <LL_RCC_GetUARTClockFreq+0x1ca>
        {
          uart_frequency = HSI_VALUE;
 80035dc:	4b4e      	ldr	r3, [pc, #312]	@ (8003718 <LL_RCC_GetUARTClockFreq+0x1f4>)
 80035de:	60fb      	str	r3, [r7, #12]
        }
        break;
 80035e0:	e085      	b.n	80036ee <LL_RCC_GetUARTClockFreq+0x1ca>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80035e2:	f7ff fdef 	bl	80031c4 <LL_RCC_LSE_IsReady>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f000 8082 	beq.w	80036f2 <LL_RCC_GetUARTClockFreq+0x1ce>
        {
          uart_frequency = LSE_VALUE;
 80035ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035f2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80035f4:	e07d      	b.n	80036f2 <LL_RCC_GetUARTClockFreq+0x1ce>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80035f6:	f000 f89d 	bl	8003734 <RCC_GetSystemClockFreq>
 80035fa:	4603      	mov	r3, r0
 80035fc:	4618      	mov	r0, r3
 80035fe:	f000 f8c1 	bl	8003784 <RCC_GetHCLKClockFreq>
 8003602:	4603      	mov	r3, r0
 8003604:	4618      	mov	r0, r3
 8003606:	f000 f8d3 	bl	80037b0 <RCC_GetPCLK1ClockFreq>
 800360a:	60f8      	str	r0, [r7, #12]
        break;
 800360c:	e07a      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
    }
  }
  else if (UARTxSource == LL_RCC_UART7_CLKSOURCE)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003614:	d131      	bne.n	800367a <LL_RCC_GetUARTClockFreq+0x156>
  {
    /* UART7CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7ff fe32 	bl	8003280 <LL_RCC_GetUARTClockSource>
 800361c:	4603      	mov	r3, r0
 800361e:	f1b3 2f30 	cmp.w	r3, #805318656	@ 0x30003000
 8003622:	d015      	beq.n	8003650 <LL_RCC_GetUARTClockFreq+0x12c>
 8003624:	f1b3 2f30 	cmp.w	r3, #805318656	@ 0x30003000
 8003628:	d81b      	bhi.n	8003662 <LL_RCC_GetUARTClockFreq+0x13e>
 800362a:	4a3e      	ldr	r2, [pc, #248]	@ (8003724 <LL_RCC_GetUARTClockFreq+0x200>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d003      	beq.n	8003638 <LL_RCC_GetUARTClockFreq+0x114>
 8003630:	4a3d      	ldr	r2, [pc, #244]	@ (8003728 <LL_RCC_GetUARTClockFreq+0x204>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d004      	beq.n	8003640 <LL_RCC_GetUARTClockFreq+0x11c>
 8003636:	e014      	b.n	8003662 <LL_RCC_GetUARTClockFreq+0x13e>
    {
      case LL_RCC_UART7_CLKSOURCE_SYSCLK: /* UART7 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8003638:	f000 f87c 	bl	8003734 <RCC_GetSystemClockFreq>
 800363c:	60f8      	str	r0, [r7, #12]
        break;
 800363e:	e061      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>

      case LL_RCC_UART7_CLKSOURCE_HSI:    /* UART7 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8003640:	f7ff fdae 	bl	80031a0 <LL_RCC_HSI_IsReady>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d055      	beq.n	80036f6 <LL_RCC_GetUARTClockFreq+0x1d2>
        {
          uart_frequency = HSI_VALUE;
 800364a:	4b33      	ldr	r3, [pc, #204]	@ (8003718 <LL_RCC_GetUARTClockFreq+0x1f4>)
 800364c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800364e:	e052      	b.n	80036f6 <LL_RCC_GetUARTClockFreq+0x1d2>

      case LL_RCC_UART7_CLKSOURCE_LSE:    /* UART7 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8003650:	f7ff fdb8 	bl	80031c4 <LL_RCC_LSE_IsReady>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d04f      	beq.n	80036fa <LL_RCC_GetUARTClockFreq+0x1d6>
        {
          uart_frequency = LSE_VALUE;
 800365a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800365e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003660:	e04b      	b.n	80036fa <LL_RCC_GetUARTClockFreq+0x1d6>

      case LL_RCC_UART7_CLKSOURCE_PCLK1:  /* UART7 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003662:	f000 f867 	bl	8003734 <RCC_GetSystemClockFreq>
 8003666:	4603      	mov	r3, r0
 8003668:	4618      	mov	r0, r3
 800366a:	f000 f88b 	bl	8003784 <RCC_GetHCLKClockFreq>
 800366e:	4603      	mov	r3, r0
 8003670:	4618      	mov	r0, r3
 8003672:	f000 f89d 	bl	80037b0 <RCC_GetPCLK1ClockFreq>
 8003676:	60f8      	str	r0, [r7, #12]
        break;
 8003678:	e044      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
    }
  }
  else
  {
    if (UARTxSource == LL_RCC_UART8_CLKSOURCE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003680:	d140      	bne.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
    {
      /* UART8CLK clock frequency */
      switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f7ff fdfc 	bl	8003280 <LL_RCC_GetUARTClockSource>
 8003688:	4603      	mov	r3, r0
 800368a:	f1b3 2fc0 	cmp.w	r3, #3221274624	@ 0xc000c000
 800368e:	d015      	beq.n	80036bc <LL_RCC_GetUARTClockFreq+0x198>
 8003690:	f1b3 2fc0 	cmp.w	r3, #3221274624	@ 0xc000c000
 8003694:	d81b      	bhi.n	80036ce <LL_RCC_GetUARTClockFreq+0x1aa>
 8003696:	4a25      	ldr	r2, [pc, #148]	@ (800372c <LL_RCC_GetUARTClockFreq+0x208>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d003      	beq.n	80036a4 <LL_RCC_GetUARTClockFreq+0x180>
 800369c:	4a24      	ldr	r2, [pc, #144]	@ (8003730 <LL_RCC_GetUARTClockFreq+0x20c>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d004      	beq.n	80036ac <LL_RCC_GetUARTClockFreq+0x188>
 80036a2:	e014      	b.n	80036ce <LL_RCC_GetUARTClockFreq+0x1aa>
      {
        case LL_RCC_UART8_CLKSOURCE_SYSCLK: /* UART8 Clock is System Clock */
          uart_frequency = RCC_GetSystemClockFreq();
 80036a4:	f000 f846 	bl	8003734 <RCC_GetSystemClockFreq>
 80036a8:	60f8      	str	r0, [r7, #12]
          break;
 80036aa:	e02b      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>

        case LL_RCC_UART8_CLKSOURCE_HSI:    /* UART8 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 80036ac:	f7ff fd78 	bl	80031a0 <LL_RCC_HSI_IsReady>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d023      	beq.n	80036fe <LL_RCC_GetUARTClockFreq+0x1da>
          {
            uart_frequency = HSI_VALUE;
 80036b6:	4b18      	ldr	r3, [pc, #96]	@ (8003718 <LL_RCC_GetUARTClockFreq+0x1f4>)
 80036b8:	60fb      	str	r3, [r7, #12]
          }
          break;
 80036ba:	e020      	b.n	80036fe <LL_RCC_GetUARTClockFreq+0x1da>

        case LL_RCC_UART8_CLKSOURCE_LSE:    /* UART8 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 80036bc:	f7ff fd82 	bl	80031c4 <LL_RCC_LSE_IsReady>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d01d      	beq.n	8003702 <LL_RCC_GetUARTClockFreq+0x1de>
          {
            uart_frequency = LSE_VALUE;
 80036c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036ca:	60fb      	str	r3, [r7, #12]
          }
          break;
 80036cc:	e019      	b.n	8003702 <LL_RCC_GetUARTClockFreq+0x1de>

        case LL_RCC_UART8_CLKSOURCE_PCLK1:  /* UART8 Clock is PCLK1 */
        default:
          uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80036ce:	f000 f831 	bl	8003734 <RCC_GetSystemClockFreq>
 80036d2:	4603      	mov	r3, r0
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 f855 	bl	8003784 <RCC_GetHCLKClockFreq>
 80036da:	4603      	mov	r3, r0
 80036dc:	4618      	mov	r0, r3
 80036de:	f000 f867 	bl	80037b0 <RCC_GetPCLK1ClockFreq>
 80036e2:	60f8      	str	r0, [r7, #12]
          break;
 80036e4:	e00e      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 80036e6:	bf00      	nop
 80036e8:	e00c      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 80036ea:	bf00      	nop
 80036ec:	e00a      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 80036ee:	bf00      	nop
 80036f0:	e008      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 80036f2:	bf00      	nop
 80036f4:	e006      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 80036f6:	bf00      	nop
 80036f8:	e004      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 80036fa:	bf00      	nop
 80036fc:	e002      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
          break;
 80036fe:	bf00      	nop
 8003700:	e000      	b.n	8003704 <LL_RCC_GetUARTClockFreq+0x1e0>
          break;
 8003702:	bf00      	nop
      }
    }
  }
  return uart_frequency;
 8003704:	68fb      	ldr	r3, [r7, #12]
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	00c00040 	.word	0x00c00040
 8003714:	00c00080 	.word	0x00c00080
 8003718:	00f42400 	.word	0x00f42400
 800371c:	03000100 	.word	0x03000100
 8003720:	03000200 	.word	0x03000200
 8003724:	30001000 	.word	0x30001000
 8003728:	30002000 	.word	0x30002000
 800372c:	c0004000 	.word	0xc0004000
 8003730:	c0008000 	.word	0xc0008000

08003734 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800373a:	2300      	movs	r3, #0
 800373c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800373e:	f7ff fd53 	bl	80031e8 <LL_RCC_GetSysClkSource>
 8003742:	4603      	mov	r3, r0
 8003744:	2b08      	cmp	r3, #8
 8003746:	d00c      	beq.n	8003762 <RCC_GetSystemClockFreq+0x2e>
 8003748:	2b08      	cmp	r3, #8
 800374a:	d80e      	bhi.n	800376a <RCC_GetSystemClockFreq+0x36>
 800374c:	2b00      	cmp	r3, #0
 800374e:	d002      	beq.n	8003756 <RCC_GetSystemClockFreq+0x22>
 8003750:	2b04      	cmp	r3, #4
 8003752:	d003      	beq.n	800375c <RCC_GetSystemClockFreq+0x28>
 8003754:	e009      	b.n	800376a <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003756:	4b09      	ldr	r3, [pc, #36]	@ (800377c <RCC_GetSystemClockFreq+0x48>)
 8003758:	607b      	str	r3, [r7, #4]
      break;
 800375a:	e009      	b.n	8003770 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800375c:	4b08      	ldr	r3, [pc, #32]	@ (8003780 <RCC_GetSystemClockFreq+0x4c>)
 800375e:	607b      	str	r3, [r7, #4]
      break;
 8003760:	e006      	b.n	8003770 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003762:	f000 f84d 	bl	8003800 <RCC_PLL_GetFreqDomain_SYS>
 8003766:	6078      	str	r0, [r7, #4]
      break;
 8003768:	e002      	b.n	8003770 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 800376a:	4b04      	ldr	r3, [pc, #16]	@ (800377c <RCC_GetSystemClockFreq+0x48>)
 800376c:	607b      	str	r3, [r7, #4]
      break;
 800376e:	bf00      	nop
  }

  return frequency;
 8003770:	687b      	ldr	r3, [r7, #4]
}
 8003772:	4618      	mov	r0, r3
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	00f42400 	.word	0x00f42400
 8003780:	017d7840 	.word	0x017d7840

08003784 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800378c:	f7ff fd3a 	bl	8003204 <LL_RCC_GetAHBPrescaler>
 8003790:	4603      	mov	r3, r0
 8003792:	091b      	lsrs	r3, r3, #4
 8003794:	f003 030f 	and.w	r3, r3, #15
 8003798:	4a04      	ldr	r2, [pc, #16]	@ (80037ac <RCC_GetHCLKClockFreq+0x28>)
 800379a:	5cd3      	ldrb	r3, [r2, r3]
 800379c:	461a      	mov	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	40d3      	lsrs	r3, r2
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	08005074 	.word	0x08005074

080037b0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80037b8:	f7ff fd32 	bl	8003220 <LL_RCC_GetAPB1Prescaler>
 80037bc:	4603      	mov	r3, r0
 80037be:	0a9b      	lsrs	r3, r3, #10
 80037c0:	4a04      	ldr	r2, [pc, #16]	@ (80037d4 <RCC_GetPCLK1ClockFreq+0x24>)
 80037c2:	5cd3      	ldrb	r3, [r2, r3]
 80037c4:	461a      	mov	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	40d3      	lsrs	r3, r2
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	08005084 	.word	0x08005084

080037d8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80037e0:	f7ff fd2c 	bl	800323c <LL_RCC_GetAPB2Prescaler>
 80037e4:	4603      	mov	r3, r0
 80037e6:	0b5b      	lsrs	r3, r3, #13
 80037e8:	4a04      	ldr	r2, [pc, #16]	@ (80037fc <RCC_GetPCLK2ClockFreq+0x24>)
 80037ea:	5cd3      	ldrb	r3, [r2, r3]
 80037ec:	461a      	mov	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	40d3      	lsrs	r3, r2
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	08005084 	.word	0x08005084

08003800 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8003800:	b590      	push	{r4, r7, lr}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8003806:	2300      	movs	r3, #0
 8003808:	607b      	str	r3, [r7, #4]
 800380a:	2300      	movs	r3, #0
 800380c:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800380e:	f7ff fd4b 	bl	80032a8 <LL_RCC_PLL_GetMainSource>
 8003812:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d004      	beq.n	8003824 <RCC_PLL_GetFreqDomain_SYS+0x24>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003820:	d003      	beq.n	800382a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003822:	e005      	b.n	8003830 <RCC_PLL_GetFreqDomain_SYS+0x30>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003824:	4b0f      	ldr	r3, [pc, #60]	@ (8003864 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8003826:	607b      	str	r3, [r7, #4]
      break;
 8003828:	e005      	b.n	8003836 <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800382a:	4b0f      	ldr	r3, [pc, #60]	@ (8003868 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 800382c:	607b      	str	r3, [r7, #4]
      break;
 800382e:	e002      	b.n	8003836 <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
      pllinputfreq = HSI_VALUE;
 8003830:	4b0c      	ldr	r3, [pc, #48]	@ (8003864 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8003832:	607b      	str	r3, [r7, #4]
      break;
 8003834:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003836:	f7ff fd61 	bl	80032fc <LL_RCC_PLL_GetDivider>
 800383a:	4602      	mov	r2, r0
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	fbb3 f4f2 	udiv	r4, r3, r2
 8003842:	f7ff fd3f 	bl	80032c4 <LL_RCC_PLL_GetN>
 8003846:	4603      	mov	r3, r0
 8003848:	fb03 f404 	mul.w	r4, r3, r4
 800384c:	f7ff fd48 	bl	80032e0 <LL_RCC_PLL_GetP>
 8003850:	4603      	mov	r3, r0
 8003852:	0c1b      	lsrs	r3, r3, #16
 8003854:	3301      	adds	r3, #1
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
}
 800385c:	4618      	mov	r0, r3
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	bd90      	pop	{r4, r7, pc}
 8003864:	00f42400 	.word	0x00f42400
 8003868:	017d7840 	.word	0x017d7840

0800386c <LL_USART_IsEnabled>:
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0301 	and.w	r3, r3, #1
 800387c:	2b01      	cmp	r3, #1
 800387e:	d101      	bne.n	8003884 <LL_USART_IsEnabled+0x18>
 8003880:	2301      	movs	r3, #1
 8003882:	e000      	b.n	8003886 <LL_USART_IsEnabled+0x1a>
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr

08003892 <LL_USART_SetStopBitsLength>:
{
 8003892:	b480      	push	{r7}
 8003894:	b083      	sub	sp, #12
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
 800389a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	431a      	orrs	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	605a      	str	r2, [r3, #4]
}
 80038ac:	bf00      	nop
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <LL_USART_SetHWFlowCtrl>:
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	431a      	orrs	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	609a      	str	r2, [r3, #8]
}
 80038d2:	bf00      	nop
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr

080038de <LL_USART_SetBaudRate>:
{
 80038de:	b480      	push	{r7}
 80038e0:	b087      	sub	sp, #28
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	60f8      	str	r0, [r7, #12]
 80038e6:	60b9      	str	r1, [r7, #8]
 80038e8:	607a      	str	r2, [r7, #4]
 80038ea:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038f2:	d11a      	bne.n	800392a <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	005a      	lsls	r2, r3, #1
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	085b      	lsrs	r3, r3, #1
 80038fc:	441a      	add	r2, r3
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	fbb2 f3f3 	udiv	r3, r2, r3
 8003904:	b29b      	uxth	r3, r3
 8003906:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 800390e:	4013      	ands	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	085b      	lsrs	r3, r3, #1
 8003916:	b29b      	uxth	r3, r3
 8003918:	f003 0307 	and.w	r3, r3, #7
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	4313      	orrs	r3, r2
 8003920:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	60da      	str	r2, [r3, #12]
}
 8003928:	e00a      	b.n	8003940 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	085a      	lsrs	r2, r3, #1
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	441a      	add	r2, r3
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	fbb2 f3f3 	udiv	r3, r2, r3
 8003938:	b29b      	uxth	r3, r3
 800393a:	461a      	mov	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	60da      	str	r2, [r3, #12]
}
 8003940:	bf00      	nop
 8003942:	371c      	adds	r7, #28
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800395a:	2300      	movs	r3, #0
 800395c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f7ff ff84 	bl	800386c <LL_USART_IsEnabled>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d179      	bne.n	8003a5e <LL_USART_Init+0x112>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a68 <LL_USART_Init+0x11c>)
 8003970:	4013      	ands	r3, r2
 8003972:	683a      	ldr	r2, [r7, #0]
 8003974:	6851      	ldr	r1, [r2, #4]
 8003976:	683a      	ldr	r2, [r7, #0]
 8003978:	68d2      	ldr	r2, [r2, #12]
 800397a:	4311      	orrs	r1, r2
 800397c:	683a      	ldr	r2, [r7, #0]
 800397e:	6912      	ldr	r2, [r2, #16]
 8003980:	4311      	orrs	r1, r2
 8003982:	683a      	ldr	r2, [r7, #0]
 8003984:	6992      	ldr	r2, [r2, #24]
 8003986:	430a      	orrs	r2, r1
 8003988:	431a      	orrs	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	4619      	mov	r1, r3
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f7ff ff7c 	bl	8003892 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	695b      	ldr	r3, [r3, #20]
 800399e:	4619      	mov	r1, r3
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f7ff ff89 	bl	80038b8 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a30      	ldr	r2, [pc, #192]	@ (8003a6c <LL_USART_Init+0x120>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d104      	bne.n	80039b8 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80039ae:	2003      	movs	r0, #3
 80039b0:	f7ff fcb2 	bl	8003318 <LL_RCC_GetUSARTClockFreq>
 80039b4:	60b8      	str	r0, [r7, #8]
 80039b6:	e041      	b.n	8003a3c <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART2)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a2d      	ldr	r2, [pc, #180]	@ (8003a70 <LL_USART_Init+0x124>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d104      	bne.n	80039ca <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80039c0:	200c      	movs	r0, #12
 80039c2:	f7ff fca9 	bl	8003318 <LL_RCC_GetUSARTClockFreq>
 80039c6:	60b8      	str	r0, [r7, #8]
 80039c8:	e038      	b.n	8003a3c <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART3)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a29      	ldr	r2, [pc, #164]	@ (8003a74 <LL_USART_Init+0x128>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d104      	bne.n	80039dc <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80039d2:	2030      	movs	r0, #48	@ 0x30
 80039d4:	f7ff fca0 	bl	8003318 <LL_RCC_GetUSARTClockFreq>
 80039d8:	60b8      	str	r0, [r7, #8]
 80039da:	e02f      	b.n	8003a3c <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART4)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a26      	ldr	r2, [pc, #152]	@ (8003a78 <LL_USART_Init+0x12c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d104      	bne.n	80039ee <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80039e4:	20c0      	movs	r0, #192	@ 0xc0
 80039e6:	f7ff fd9d 	bl	8003524 <LL_RCC_GetUARTClockFreq>
 80039ea:	60b8      	str	r0, [r7, #8]
 80039ec:	e026      	b.n	8003a3c <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART5)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a22      	ldr	r2, [pc, #136]	@ (8003a7c <LL_USART_Init+0x130>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d105      	bne.n	8003a02 <LL_USART_Init+0xb6>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80039f6:	f44f 7040 	mov.w	r0, #768	@ 0x300
 80039fa:	f7ff fd93 	bl	8003524 <LL_RCC_GetUARTClockFreq>
 80039fe:	60b8      	str	r0, [r7, #8]
 8003a00:	e01c      	b.n	8003a3c <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART6)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a1e      	ldr	r2, [pc, #120]	@ (8003a80 <LL_USART_Init+0x134>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d105      	bne.n	8003a16 <LL_USART_Init+0xca>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART6_CLKSOURCE);
 8003a0a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8003a0e:	f7ff fc83 	bl	8003318 <LL_RCC_GetUSARTClockFreq>
 8003a12:	60b8      	str	r0, [r7, #8]
 8003a14:	e012      	b.n	8003a3c <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART7)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a1a      	ldr	r2, [pc, #104]	@ (8003a84 <LL_USART_Init+0x138>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d105      	bne.n	8003a2a <LL_USART_Init+0xde>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART7_CLKSOURCE);
 8003a1e:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 8003a22:	f7ff fd7f 	bl	8003524 <LL_RCC_GetUARTClockFreq>
 8003a26:	60b8      	str	r0, [r7, #8]
 8003a28:	e008      	b.n	8003a3c <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART8)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a16      	ldr	r2, [pc, #88]	@ (8003a88 <LL_USART_Init+0x13c>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d104      	bne.n	8003a3c <LL_USART_Init+0xf0>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART8_CLKSOURCE);
 8003a32:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 8003a36:	f7ff fd75 	bl	8003524 <LL_RCC_GetUARTClockFreq>
 8003a3a:	60b8      	str	r0, [r7, #8]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00d      	beq.n	8003a5e <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d009      	beq.n	8003a5e <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8003a56:	68b9      	ldr	r1, [r7, #8]
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7ff ff40 	bl	80038de <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	efff69f3 	.word	0xefff69f3
 8003a6c:	40011000 	.word	0x40011000
 8003a70:	40004400 	.word	0x40004400
 8003a74:	40004800 	.word	0x40004800
 8003a78:	40004c00 	.word	0x40004c00
 8003a7c:	40005000 	.word	0x40005000
 8003a80:	40011400 	.word	0x40011400
 8003a84:	40007800 	.word	0x40007800
 8003a88:	40007c00 	.word	0x40007c00

08003a8c <rbuffer_init>:
 */

// RINGBUFFER FUNCTIONS
#include "RingBuffer.h"

void rbuffer_init(volatile ringbuffer_t *rb) {
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a94:	b672      	cpsid	i
}
 8003a96:	bf00      	nop
	__disable_irq();
	rb->in = 0;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
	rb->out = 0;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
	rb->count = 0;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
  __ASM volatile ("cpsie i" : : : "memory");
 8003ab0:	b662      	cpsie	i
}
 8003ab2:	bf00      	nop
	__enable_irq();
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <rbuffer_full>:

uint8_t rbuffer_count(volatile ringbuffer_t *rb) {
	return rb->count;
}

bool rbuffer_full(volatile ringbuffer_t *rb) {
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
	return (rb->count == (uint16_t) RingBufferSize);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ad4:	bf0c      	ite	eq
 8003ad6:	2301      	moveq	r3, #1
 8003ad8:	2300      	movne	r3, #0
 8003ada:	b2db      	uxtb	r3, r3
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <rbuffer_empty>:

bool rbuffer_empty(volatile ringbuffer_t *rb) {
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
	return (rb->count == 0);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	bf0c      	ite	eq
 8003afc:	2301      	moveq	r3, #1
 8003afe:	2300      	movne	r3, #0
 8003b00:	b2db      	uxtb	r3, r3
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr

08003b0e <rbuffer_insert>:

void rbuffer_insert(char data, volatile ringbuffer_t *rb) {
 8003b0e:	b480      	push	{r7}
 8003b10:	b083      	sub	sp, #12
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	4603      	mov	r3, r0
 8003b16:	6039      	str	r1, [r7, #0]
 8003b18:	71fb      	strb	r3, [r7, #7]
	*(rb->buffer + rb->in) = data;
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	f8b2 2100 	ldrh.w	r2, [r2, #256]	@ 0x100
 8003b22:	b292      	uxth	r2, r2
 8003b24:	4413      	add	r3, r2
 8003b26:	79fa      	ldrb	r2, [r7, #7]
 8003b28:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b2a:	b672      	cpsid	i
}
 8003b2c:	bf00      	nop
	__disable_irq();
	rb->in = (rb->in + 1) & ((uint16_t) RingBufferSize - 1);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	3301      	adds	r3, #1
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	b29a      	uxth	r2, r3
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
	rb->count++;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
  __ASM volatile ("cpsie i" : : : "memory");
 8003b56:	b662      	cpsie	i
}
 8003b58:	bf00      	nop
	__enable_irq();
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <rbuffer_remove>:

char rbuffer_remove(volatile ringbuffer_t *rb) {
 8003b66:	b480      	push	{r7}
 8003b68:	b085      	sub	sp, #20
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
	char data = *(rb->buffer + rb->out);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	f8b2 2102 	ldrh.w	r2, [r2, #258]	@ 0x102
 8003b76:	b292      	uxth	r2, r2
 8003b78:	4413      	add	r3, r2
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b7e:	b672      	cpsid	i
}
 8003b80:	bf00      	nop
	__disable_irq();
	rb->out = (rb->out + 1) & ((uint16_t) RingBufferSize - 1);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
	rb->count--;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	b29a      	uxth	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
  __ASM volatile ("cpsie i" : : : "memory");
 8003baa:	b662      	cpsie	i
}
 8003bac:	bf00      	nop
	__enable_irq();
	return data;
 8003bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3714      	adds	r7, #20
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr

08003bbc <LL_USART_IsActiveFlag_FE>:
  * @rmtoll ISR          FE            LL_USART_IsActiveFlag_FE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	69db      	ldr	r3, [r3, #28]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d101      	bne.n	8003bd4 <LL_USART_IsActiveFlag_FE+0x18>
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e000      	b.n	8003bd6 <LL_USART_IsActiveFlag_FE+0x1a>
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	370c      	adds	r7, #12
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr

08003be2 <LL_USART_IsActiveFlag_NE>:
  * @rmtoll ISR          NE            LL_USART_IsActiveFlag_NE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b083      	sub	sp, #12
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d101      	bne.n	8003bfa <LL_USART_IsActiveFlag_NE+0x18>
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e000      	b.n	8003bfc <LL_USART_IsActiveFlag_NE+0x1a>
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <LL_USART_IsActiveFlag_ORE>:
  * @rmtoll ISR          ORE           LL_USART_IsActiveFlag_ORE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	69db      	ldr	r3, [r3, #28]
 8003c14:	f003 0308 	and.w	r3, r3, #8
 8003c18:	2b08      	cmp	r3, #8
 8003c1a:	d101      	bne.n	8003c20 <LL_USART_IsActiveFlag_ORE+0x18>
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e000      	b.n	8003c22 <LL_USART_IsActiveFlag_ORE+0x1a>
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 8003c2e:	b480      	push	{r7}
 8003c30:	b083      	sub	sp, #12
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	f003 0320 	and.w	r3, r3, #32
 8003c3e:	2b20      	cmp	r3, #32
 8003c40:	d101      	bne.n	8003c46 <LL_USART_IsActiveFlag_RXNE+0x18>
 8003c42:	2301      	movs	r3, #1
 8003c44:	e000      	b.n	8003c48 <LL_USART_IsActiveFlag_RXNE+0x1a>
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c64:	2b80      	cmp	r3, #128	@ 0x80
 8003c66:	d101      	bne.n	8003c6c <LL_USART_IsActiveFlag_TXE+0x18>
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e000      	b.n	8003c6e <LL_USART_IsActiveFlag_TXE+0x1a>
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <LL_USART_ClearFlag_FE>:
  * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	b083      	sub	sp, #12
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2202      	movs	r2, #2
 8003c86:	621a      	str	r2, [r3, #32]
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <LL_USART_ClearFlag_NE>:
  * @rmtoll ICR          NCF           LL_USART_ClearFlag_NE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_NCF);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2204      	movs	r2, #4
 8003ca0:	621a      	str	r2, [r3, #32]
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <LL_USART_ClearFlag_ORE>:
  * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b083      	sub	sp, #12
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2208      	movs	r2, #8
 8003cba:	621a      	str	r2, [r3, #32]
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b089      	sub	sp, #36	@ 0x24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	e853 3f00 	ldrex	r3, [r3]
 8003cda:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	f043 0320 	orr.w	r3, r3, #32
 8003ce2:	61fb      	str	r3, [r7, #28]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	69fa      	ldr	r2, [r7, #28]
 8003ce8:	61ba      	str	r2, [r7, #24]
 8003cea:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cec:	6979      	ldr	r1, [r7, #20]
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	e841 2300 	strex	r3, r2, [r1]
 8003cf4:	613b      	str	r3, [r7, #16]
   return(result);
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d1e9      	bne.n	8003cd0 <LL_USART_EnableIT_RXNE+0x8>
}
 8003cfc:	bf00      	nop
 8003cfe:	bf00      	nop
 8003d00:	3724      	adds	r7, #36	@ 0x24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr

08003d0a <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b089      	sub	sp, #36	@ 0x24
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	e853 3f00 	ldrex	r3, [r3]
 8003d1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d24:	61fb      	str	r3, [r7, #28]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69fa      	ldr	r2, [r7, #28]
 8003d2a:	61ba      	str	r2, [r7, #24]
 8003d2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2e:	6979      	ldr	r1, [r7, #20]
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	e841 2300 	strex	r3, r2, [r1]
 8003d36:	613b      	str	r3, [r7, #16]
   return(result);
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1e9      	bne.n	8003d12 <LL_USART_EnableIT_TXE+0x8>
}
 8003d3e:	bf00      	nop
 8003d40:	bf00      	nop
 8003d42:	3724      	adds	r7, #36	@ 0x24
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b089      	sub	sp, #36	@ 0x24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	e853 3f00 	ldrex	r3, [r3]
 8003d5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d66:	61fb      	str	r3, [r7, #28]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	69fa      	ldr	r2, [r7, #28]
 8003d6c:	61ba      	str	r2, [r7, #24]
 8003d6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d70:	6979      	ldr	r1, [r7, #20]
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	e841 2300 	strex	r3, r2, [r1]
 8003d78:	613b      	str	r3, [r7, #16]
   return(result);
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1e9      	bne.n	8003d54 <LL_USART_DisableIT_TXE+0x8>
}
 8003d80:	bf00      	nop
 8003d82:	bf00      	nop
 8003d84:	3724      	adds	r7, #36	@ 0x24
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(const USART_TypeDef *USARTx)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b083      	sub	sp, #12
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE)) ? 1U : 0U);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0320 	and.w	r3, r3, #32
 8003d9e:	2b20      	cmp	r3, #32
 8003da0:	d101      	bne.n	8003da6 <LL_USART_IsEnabledIT_RXNE+0x18>
 8003da2:	2301      	movs	r3, #1
 8003da4:	e000      	b.n	8003da8 <LL_USART_IsEnabledIT_RXNE+0x1a>
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc0:	b2db      	uxtb	r3, r3
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8003dda:	78fa      	ldrb	r2, [r7, #3]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <UART7_IRQHandler>:

// ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ----
// USART FUNCTIONS

void UART7_IRQHandler(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
    uint8_t data;
    if (LL_USART_IsActiveFlag_TXE(UART7)) {
 8003df2:	4834      	ldr	r0, [pc, #208]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003df4:	f7ff ff2e 	bl	8003c54 <LL_USART_IsActiveFlag_TXE>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d01e      	beq.n	8003e3c <UART7_IRQHandler+0x50>
        if (!rbuffer_empty(&p_UART7_meta->rb_tx)) {
 8003dfe:	4b32      	ldr	r3, [pc, #200]	@ (8003ec8 <UART7_IRQHandler+0xdc>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7ff fe6e 	bl	8003ae8 <rbuffer_empty>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	f083 0301 	eor.w	r3, r3, #1
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00e      	beq.n	8003e36 <UART7_IRQHandler+0x4a>
            data = rbuffer_remove(&p_UART7_meta->rb_tx);
 8003e18:	4b2b      	ldr	r3, [pc, #172]	@ (8003ec8 <UART7_IRQHandler+0xdc>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7ff fea0 	bl	8003b66 <rbuffer_remove>
 8003e26:	4603      	mov	r3, r0
 8003e28:	71fb      	strb	r3, [r7, #7]
            LL_USART_TransmitData8(UART7, (uint8_t)data);
 8003e2a:	79fb      	ldrb	r3, [r7, #7]
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	4825      	ldr	r0, [pc, #148]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e30:	f7ff ffcd 	bl	8003dce <LL_USART_TransmitData8>
 8003e34:	e002      	b.n	8003e3c <UART7_IRQHandler+0x50>
        } else {
            LL_USART_DisableIT_TXE(UART7);
 8003e36:	4823      	ldr	r0, [pc, #140]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e38:	f7ff ff88 	bl	8003d4c <LL_USART_DisableIT_TXE>
        }
    }
    if ((LL_USART_IsActiveFlag_RXNE(UART7) != RESET) && (LL_USART_IsEnabledIT_RXNE(UART7) != RESET)) {
 8003e3c:	4821      	ldr	r0, [pc, #132]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e3e:	f7ff fef6 	bl	8003c2e <LL_USART_IsActiveFlag_RXNE>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d03a      	beq.n	8003ebe <UART7_IRQHandler+0xd2>
 8003e48:	481e      	ldr	r0, [pc, #120]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e4a:	f7ff ffa0 	bl	8003d8e <LL_USART_IsEnabledIT_RXNE>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d034      	beq.n	8003ebe <UART7_IRQHandler+0xd2>
        unsigned char data = LL_USART_ReceiveData8(UART7);
 8003e54:	481b      	ldr	r0, [pc, #108]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e56:	f7ff ffad 	bl	8003db4 <LL_USART_ReceiveData8>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	71bb      	strb	r3, [r7, #6]
        if ((LL_USART_IsActiveFlag_ORE(UART7) != RESET) ||
 8003e5e:	4819      	ldr	r0, [pc, #100]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e60:	f7ff fed2 	bl	8003c08 <LL_USART_IsActiveFlag_ORE>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10b      	bne.n	8003e82 <UART7_IRQHandler+0x96>
            (LL_USART_IsActiveFlag_FE(UART7) != RESET) ||
 8003e6a:	4816      	ldr	r0, [pc, #88]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e6c:	f7ff fea6 	bl	8003bbc <LL_USART_IsActiveFlag_FE>
 8003e70:	4603      	mov	r3, r0
        if ((LL_USART_IsActiveFlag_ORE(UART7) != RESET) ||
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d105      	bne.n	8003e82 <UART7_IRQHandler+0x96>
            (LL_USART_IsActiveFlag_NE(UART7) != RESET)) {
 8003e76:	4813      	ldr	r0, [pc, #76]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e78:	f7ff feb3 	bl	8003be2 <LL_USART_IsActiveFlag_NE>
 8003e7c:	4603      	mov	r3, r0
            (LL_USART_IsActiveFlag_FE(UART7) != RESET) ||
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d009      	beq.n	8003e96 <UART7_IRQHandler+0xaa>
            LL_USART_ClearFlag_ORE(UART7);
 8003e82:	4810      	ldr	r0, [pc, #64]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e84:	f7ff ff13 	bl	8003cae <LL_USART_ClearFlag_ORE>
            LL_USART_ClearFlag_FE(UART7);
 8003e88:	480e      	ldr	r0, [pc, #56]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e8a:	f7ff fef6 	bl	8003c7a <LL_USART_ClearFlag_FE>
            LL_USART_ClearFlag_NE(UART7);
 8003e8e:	480d      	ldr	r0, [pc, #52]	@ (8003ec4 <UART7_IRQHandler+0xd8>)
 8003e90:	f7ff ff00 	bl	8003c94 <LL_USART_ClearFlag_NE>
        } else {
            if (!rbuffer_full(&p_UART7_meta->rb_rx)) {
                rbuffer_insert(data, &p_UART7_meta->rb_rx);
            }
        }
        return;
 8003e94:	e012      	b.n	8003ebc <UART7_IRQHandler+0xd0>
            if (!rbuffer_full(&p_UART7_meta->rb_rx)) {
 8003e96:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec8 <UART7_IRQHandler+0xdc>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7ff fe10 	bl	8003ac0 <rbuffer_full>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	f083 0301 	eor.w	r3, r3, #1
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d007      	beq.n	8003ebc <UART7_IRQHandler+0xd0>
                rbuffer_insert(data, &p_UART7_meta->rb_rx);
 8003eac:	4b06      	ldr	r3, [pc, #24]	@ (8003ec8 <UART7_IRQHandler+0xdc>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	79bb      	ldrb	r3, [r7, #6]
 8003eb4:	4611      	mov	r1, r2
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7ff fe29 	bl	8003b0e <rbuffer_insert>
        return;
 8003ebc:	bf00      	nop
    }
}
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	40007800 	.word	0x40007800
 8003ec8:	2000004c 	.word	0x2000004c

08003ecc <UART7_init>:

void UART7_init(void) {
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
    rbuffer_init(&p_UART7_meta->rb_tx); // Init Tx buffer
 8003ed0:	4b08      	ldr	r3, [pc, #32]	@ (8003ef4 <UART7_init+0x28>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7ff fdd7 	bl	8003a8c <rbuffer_init>
    rbuffer_init(&p_UART7_meta->rb_rx); // Init Rx buffer
 8003ede:	4b05      	ldr	r3, [pc, #20]	@ (8003ef4 <UART7_init+0x28>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7ff fdd2 	bl	8003a8c <rbuffer_init>
    LL_USART_EnableIT_RXNE(UART7);
 8003ee8:	4803      	ldr	r0, [pc, #12]	@ (8003ef8 <UART7_init+0x2c>)
 8003eea:	f7ff feed 	bl	8003cc8 <LL_USART_EnableIT_RXNE>
}
 8003eee:	bf00      	nop
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	2000004c 	.word	0x2000004c
 8003ef8:	40007800 	.word	0x40007800

08003efc <UART7_send_char>:

void UART7_send_char(char c) {
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	4603      	mov	r3, r0
 8003f04:	71fb      	strb	r3, [r7, #7]
    while (rbuffer_full(&p_UART7_meta->rb_tx))
 8003f06:	bf00      	nop
 8003f08:	4b0c      	ldr	r3, [pc, #48]	@ (8003f3c <UART7_send_char+0x40>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7ff fdd5 	bl	8003ac0 <rbuffer_full>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1f5      	bne.n	8003f08 <UART7_send_char+0xc>
        ;
    rbuffer_insert(c, &p_UART7_meta->rb_tx);
 8003f1c:	4b07      	ldr	r3, [pc, #28]	@ (8003f3c <UART7_send_char+0x40>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f503 7283 	add.w	r2, r3, #262	@ 0x106
 8003f24:	79fb      	ldrb	r3, [r7, #7]
 8003f26:	4611      	mov	r1, r2
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7ff fdf0 	bl	8003b0e <rbuffer_insert>
    LL_USART_EnableIT_TXE(UART7);
 8003f2e:	4804      	ldr	r0, [pc, #16]	@ (8003f40 <UART7_send_char+0x44>)
 8003f30:	f7ff feeb 	bl	8003d0a <LL_USART_EnableIT_TXE>
}
 8003f34:	bf00      	nop
 8003f36:	3708      	adds	r7, #8
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	2000004c 	.word	0x2000004c
 8003f40:	40007800 	.word	0x40007800

08003f44 <UART7_send_array>:
    while (*str) {
        UART7_send_char(*str++);
    }
}

void UART7_send_array(const char *str, uint8_t len) {
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	70fb      	strb	r3, [r7, #3]
    uint8_t udx;
    for (udx = 0; udx < len; udx++) {
 8003f50:	2300      	movs	r3, #0
 8003f52:	73fb      	strb	r3, [r7, #15]
 8003f54:	e009      	b.n	8003f6a <UART7_send_array+0x26>
        UART7_send_char(*str++);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	1c5a      	adds	r2, r3, #1
 8003f5a:	607a      	str	r2, [r7, #4]
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7ff ffcc 	bl	8003efc <UART7_send_char>
    for (udx = 0; udx < len; udx++) {
 8003f64:	7bfb      	ldrb	r3, [r7, #15]
 8003f66:	3301      	adds	r3, #1
 8003f68:	73fb      	strb	r3, [r7, #15]
 8003f6a:	7bfa      	ldrb	r2, [r7, #15]
 8003f6c:	78fb      	ldrb	r3, [r7, #3]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d3f1      	bcc.n	8003f56 <UART7_send_array+0x12>
    }
}
 8003f72:	bf00      	nop
 8003f74:	bf00      	nop
 8003f76:	3710      	adds	r7, #16
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <SCB_DisableICache>:
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003f80:	f3bf 8f4f 	dsb	sy
}
 8003f84:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003f86:	f3bf 8f6f 	isb	sy
}
 8003f8a:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8003f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003fb8 <SCB_DisableICache+0x3c>)
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	4a09      	ldr	r2, [pc, #36]	@ (8003fb8 <SCB_DisableICache+0x3c>)
 8003f92:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003f96:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8003f98:	4b07      	ldr	r3, [pc, #28]	@ (8003fb8 <SCB_DisableICache+0x3c>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003fa0:	f3bf 8f4f 	dsb	sy
}
 8003fa4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003fa6:	f3bf 8f6f 	isb	sy
}
 8003faa:	bf00      	nop
}
 8003fac:	bf00      	nop
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	e000ed00 	.word	0xe000ed00

08003fbc <SCB_InvalidateICache>:
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003fc0:	f3bf 8f4f 	dsb	sy
}
 8003fc4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003fc6:	f3bf 8f6f 	isb	sy
}
 8003fca:	bf00      	nop
    SCB->ICIALLU = 0UL;
 8003fcc:	4b07      	ldr	r3, [pc, #28]	@ (8003fec <SCB_InvalidateICache+0x30>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003fd4:	f3bf 8f4f 	dsb	sy
}
 8003fd8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003fda:	f3bf 8f6f 	isb	sy
}
 8003fde:	bf00      	nop
}
 8003fe0:	bf00      	nop
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	e000ed00 	.word	0xe000ed00

08003ff0 <SCB_DisableDCache>:
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8003ff6:	4b1f      	ldr	r3, [pc, #124]	@ (8004074 <SCB_DisableDCache+0x84>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003ffe:	f3bf 8f4f 	dsb	sy
}
 8004002:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 8004004:	4b1b      	ldr	r3, [pc, #108]	@ (8004074 <SCB_DisableDCache+0x84>)
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	4a1a      	ldr	r2, [pc, #104]	@ (8004074 <SCB_DisableDCache+0x84>)
 800400a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800400e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8004010:	f3bf 8f4f 	dsb	sy
}
 8004014:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8004016:	4b17      	ldr	r3, [pc, #92]	@ (8004074 <SCB_DisableDCache+0x84>)
 8004018:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800401c:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	0b5b      	lsrs	r3, r3, #13
 8004022:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004026:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	08db      	lsrs	r3, r3, #3
 800402c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004030:	60bb      	str	r3, [r7, #8]
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	015a      	lsls	r2, r3, #5
 8004036:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800403a:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 800403c:	68ba      	ldr	r2, [r7, #8]
 800403e:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8004040:	490c      	ldr	r1, [pc, #48]	@ (8004074 <SCB_DisableDCache+0x84>)
 8004042:	4313      	orrs	r3, r2
 8004044:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
      } while (ways-- != 0U);
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	1e5a      	subs	r2, r3, #1
 800404c:	60ba      	str	r2, [r7, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1ef      	bne.n	8004032 <SCB_DisableDCache+0x42>
    } while(sets-- != 0U);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	1e5a      	subs	r2, r3, #1
 8004056:	60fa      	str	r2, [r7, #12]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1e5      	bne.n	8004028 <SCB_DisableDCache+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 800405c:	f3bf 8f4f 	dsb	sy
}
 8004060:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004062:	f3bf 8f6f 	isb	sy
}
 8004066:	bf00      	nop
}
 8004068:	bf00      	nop
 800406a:	3714      	adds	r7, #20
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	e000ed00 	.word	0xe000ed00

08004078 <SCB_CleanInvalidateDCache>:
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800407e:	4b1b      	ldr	r3, [pc, #108]	@ (80040ec <SCB_CleanInvalidateDCache+0x74>)
 8004080:	2200      	movs	r2, #0
 8004082:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8004086:	f3bf 8f4f 	dsb	sy
}
 800408a:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 800408c:	4b17      	ldr	r3, [pc, #92]	@ (80040ec <SCB_CleanInvalidateDCache+0x74>)
 800408e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004092:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	0b5b      	lsrs	r3, r3, #13
 8004098:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800409c:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	08db      	lsrs	r3, r3, #3
 80040a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040a6:	60bb      	str	r3, [r7, #8]
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	015a      	lsls	r2, r3, #5
 80040ac:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80040b0:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 80040b6:	490d      	ldr	r1, [pc, #52]	@ (80040ec <SCB_CleanInvalidateDCache+0x74>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
      } while (ways-- != 0U);
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	1e5a      	subs	r2, r3, #1
 80040c2:	60ba      	str	r2, [r7, #8]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1ef      	bne.n	80040a8 <SCB_CleanInvalidateDCache+0x30>
    } while(sets-- != 0U);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	1e5a      	subs	r2, r3, #1
 80040cc:	60fa      	str	r2, [r7, #12]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1e5      	bne.n	800409e <SCB_CleanInvalidateDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80040d2:	f3bf 8f4f 	dsb	sy
}
 80040d6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80040d8:	f3bf 8f6f 	isb	sy
}
 80040dc:	bf00      	nop
}
 80040de:	bf00      	nop
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	e000ed00 	.word	0xe000ed00

080040f0 <LL_APB1_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR, Periphs);
 80040f8:	4b05      	ldr	r3, [pc, #20]	@ (8004110 <LL_APB1_GRP1_ForceReset+0x20>)
 80040fa:	6a1a      	ldr	r2, [r3, #32]
 80040fc:	4904      	ldr	r1, [pc, #16]	@ (8004110 <LL_APB1_GRP1_ForceReset+0x20>)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4313      	orrs	r3, r2
 8004102:	620b      	str	r3, [r1, #32]
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr
 8004110:	40023800 	.word	0x40023800

08004114 <LL_APB1_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR, Periphs);
 800411c:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <LL_APB1_GRP1_ReleaseReset+0x24>)
 800411e:	6a1a      	ldr	r2, [r3, #32]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	43db      	mvns	r3, r3
 8004124:	4904      	ldr	r1, [pc, #16]	@ (8004138 <LL_APB1_GRP1_ReleaseReset+0x24>)
 8004126:	4013      	ands	r3, r2
 8004128:	620b      	str	r3, [r1, #32]
}
 800412a:	bf00      	nop
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop
 8004138:	40023800 	.word	0x40023800

0800413c <BL_UART_Fetch_Host_Command>:
bool receiving_frame = false;
uint16_t frame_timeout = 0;

/************************************ Software Interfaces Implementations ************************************/
void BL_UART_Fetch_Host_Command(void*)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
    uint8_t data;
    if (receiving_frame)
 8004144:	4b60      	ldr	r3, [pc, #384]	@ (80042c8 <BL_UART_Fetch_Host_Command+0x18c>)
 8004146:	781b      	ldrb	r3, [r3, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 80ad 	beq.w	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
    {
        if (frame_timeout++ > 500)
 800414e:	4b5f      	ldr	r3, [pc, #380]	@ (80042cc <BL_UART_Fetch_Host_Command+0x190>)
 8004150:	881b      	ldrh	r3, [r3, #0]
 8004152:	1c5a      	adds	r2, r3, #1
 8004154:	b291      	uxth	r1, r2
 8004156:	4a5d      	ldr	r2, [pc, #372]	@ (80042cc <BL_UART_Fetch_Host_Command+0x190>)
 8004158:	8011      	strh	r1, [r2, #0]
 800415a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800415e:	f240 80a3 	bls.w	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
        {
            receiving_frame = false;
 8004162:	4b59      	ldr	r3, [pc, #356]	@ (80042c8 <BL_UART_Fetch_Host_Command+0x18c>)
 8004164:	2200      	movs	r2, #0
 8004166:	701a      	strb	r2, [r3, #0]
            frame_length = 0;
 8004168:	4b59      	ldr	r3, [pc, #356]	@ (80042d0 <BL_UART_Fetch_Host_Command+0x194>)
 800416a:	2200      	movs	r2, #0
 800416c:	701a      	strb	r2, [r3, #0]
            frame_index = 0;
 800416e:	4b59      	ldr	r3, [pc, #356]	@ (80042d4 <BL_UART_Fetch_Host_Command+0x198>)
 8004170:	2200      	movs	r2, #0
 8004172:	701a      	strb	r2, [r3, #0]
            frame_timeout = 0;
 8004174:	4b55      	ldr	r3, [pc, #340]	@ (80042cc <BL_UART_Fetch_Host_Command+0x190>)
 8004176:	2200      	movs	r2, #0
 8004178:	801a      	strh	r2, [r3, #0]
        }
    }
    while (!rbuffer_empty(&p_UART7_meta->rb_rx))
 800417a:	e095      	b.n	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
    {
        data = rbuffer_remove(&p_UART7_meta->rb_rx);
 800417c:	4b56      	ldr	r3, [pc, #344]	@ (80042d8 <BL_UART_Fetch_Host_Command+0x19c>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4618      	mov	r0, r3
 8004182:	f7ff fcf0 	bl	8003b66 <rbuffer_remove>
 8004186:	4603      	mov	r3, r0
 8004188:	73fb      	strb	r3, [r7, #15]
        if (!receiving_frame)
 800418a:	4b4f      	ldr	r3, [pc, #316]	@ (80042c8 <BL_UART_Fetch_Host_Command+0x18c>)
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	f083 0301 	eor.w	r3, r3, #1
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b00      	cmp	r3, #0
 8004196:	d01f      	beq.n	80041d8 <BL_UART_Fetch_Host_Command+0x9c>
        {
            // Nhận byte đầu tiên (FRAME LENGTH)
            frame_timeout = 0;
 8004198:	4b4c      	ldr	r3, [pc, #304]	@ (80042cc <BL_UART_Fetch_Host_Command+0x190>)
 800419a:	2200      	movs	r2, #0
 800419c:	801a      	strh	r2, [r3, #0]
            frame_length = data;
 800419e:	4a4c      	ldr	r2, [pc, #304]	@ (80042d0 <BL_UART_Fetch_Host_Command+0x194>)
 80041a0:	7bfb      	ldrb	r3, [r7, #15]
 80041a2:	7013      	strb	r3, [r2, #0]
            if (frame_length > 0 && frame_length < 255)
 80041a4:	4b4a      	ldr	r3, [pc, #296]	@ (80042d0 <BL_UART_Fetch_Host_Command+0x194>)
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00e      	beq.n	80041ca <BL_UART_Fetch_Host_Command+0x8e>
 80041ac:	4b48      	ldr	r3, [pc, #288]	@ (80042d0 <BL_UART_Fetch_Host_Command+0x194>)
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	2bff      	cmp	r3, #255	@ 0xff
 80041b2:	d00a      	beq.n	80041ca <BL_UART_Fetch_Host_Command+0x8e>
            {
                BL_Host_Buffer[0] = frame_length;
 80041b4:	4b46      	ldr	r3, [pc, #280]	@ (80042d0 <BL_UART_Fetch_Host_Command+0x194>)
 80041b6:	781a      	ldrb	r2, [r3, #0]
 80041b8:	4b48      	ldr	r3, [pc, #288]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 80041ba:	701a      	strb	r2, [r3, #0]
                frame_index = 1;
 80041bc:	4b45      	ldr	r3, [pc, #276]	@ (80042d4 <BL_UART_Fetch_Host_Command+0x198>)
 80041be:	2201      	movs	r2, #1
 80041c0:	701a      	strb	r2, [r3, #0]
                receiving_frame = true;
 80041c2:	4b41      	ldr	r3, [pc, #260]	@ (80042c8 <BL_UART_Fetch_Host_Command+0x18c>)
 80041c4:	2201      	movs	r2, #1
 80041c6:	701a      	strb	r2, [r3, #0]
 80041c8:	e06e      	b.n	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
            }
            else
            {
                // Nếu frame_length không hợp lệ, reset trạng thái
                frame_index = 0;
 80041ca:	4b42      	ldr	r3, [pc, #264]	@ (80042d4 <BL_UART_Fetch_Host_Command+0x198>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]
                receiving_frame = false;
 80041d0:	4b3d      	ldr	r3, [pc, #244]	@ (80042c8 <BL_UART_Fetch_Host_Command+0x18c>)
 80041d2:	2200      	movs	r2, #0
 80041d4:	701a      	strb	r2, [r3, #0]
 80041d6:	e067      	b.n	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
            }
        }
        else
        {
            BL_Host_Buffer[frame_index++] = data;
 80041d8:	4b3e      	ldr	r3, [pc, #248]	@ (80042d4 <BL_UART_Fetch_Host_Command+0x198>)
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	1c5a      	adds	r2, r3, #1
 80041de:	b2d1      	uxtb	r1, r2
 80041e0:	4a3c      	ldr	r2, [pc, #240]	@ (80042d4 <BL_UART_Fetch_Host_Command+0x198>)
 80041e2:	7011      	strb	r1, [r2, #0]
 80041e4:	4619      	mov	r1, r3
 80041e6:	4a3d      	ldr	r2, [pc, #244]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 80041e8:	7bfb      	ldrb	r3, [r7, #15]
 80041ea:	5453      	strb	r3, [r2, r1]

            if (frame_index >= frame_length + 1)
 80041ec:	4b38      	ldr	r3, [pc, #224]	@ (80042d0 <BL_UART_Fetch_Host_Command+0x194>)
 80041ee:	781a      	ldrb	r2, [r3, #0]
 80041f0:	4b38      	ldr	r3, [pc, #224]	@ (80042d4 <BL_UART_Fetch_Host_Command+0x198>)
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d257      	bcs.n	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
            {
                receiving_frame = false;
 80041f8:	4b33      	ldr	r3, [pc, #204]	@ (80042c8 <BL_UART_Fetch_Host_Command+0x18c>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	701a      	strb	r2, [r3, #0]
                frame_length = 0;
 80041fe:	4b34      	ldr	r3, [pc, #208]	@ (80042d0 <BL_UART_Fetch_Host_Command+0x194>)
 8004200:	2200      	movs	r2, #0
 8004202:	701a      	strb	r2, [r3, #0]
                uint16_t Host_CMD_Packet_Len = 0;
 8004204:	2300      	movs	r3, #0
 8004206:	81bb      	strh	r3, [r7, #12]
                uint32_t Host_CRC32 = 0;
 8004208:	2300      	movs	r3, #0
 800420a:	60bb      	str	r3, [r7, #8]
                /* Extract the CRC32 and packet length sent by the HOST */
                Host_CMD_Packet_Len = BL_Host_Buffer[0] + 1;
 800420c:	4b33      	ldr	r3, [pc, #204]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	3301      	adds	r3, #1
 8004212:	81bb      	strh	r3, [r7, #12]
                Host_CRC32 = *((uint32_t*) ((BL_Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8004214:	89bb      	ldrh	r3, [r7, #12]
 8004216:	3b04      	subs	r3, #4
 8004218:	4a30      	ldr	r2, [pc, #192]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 800421a:	4413      	add	r3, r2
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	60bb      	str	r3, [r7, #8]
                if (Bootloader_CRC_Verify((uint8_t*) &BL_Host_Buffer[0], Host_CMD_Packet_Len - 4, Host_CRC32) != FOTA_SUCCESS)
 8004220:	89bb      	ldrh	r3, [r7, #12]
 8004222:	3b04      	subs	r3, #4
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	4619      	mov	r1, r3
 8004228:	482c      	ldr	r0, [pc, #176]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 800422a:	f000 faf5 	bl	8004818 <Bootloader_CRC_Verify>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d002      	beq.n	800423a <BL_UART_Fetch_Host_Command+0xfe>
                {
                    Bootloader_Send_NACK();
 8004234:	f000 fb28 	bl	8004888 <Bootloader_Send_NACK>
                    return;
 8004238:	e042      	b.n	80042c0 <BL_UART_Fetch_Host_Command+0x184>
                }
                boot_timeout = BLD_TIMEOUT;
 800423a:	4b29      	ldr	r3, [pc, #164]	@ (80042e0 <BL_UART_Fetch_Host_Command+0x1a4>)
 800423c:	f247 5230 	movw	r2, #30000	@ 0x7530
 8004240:	601a      	str	r2, [r3, #0]
                switch (BL_Host_Buffer[1])
 8004242:	4b26      	ldr	r3, [pc, #152]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 8004244:	785b      	ldrb	r3, [r3, #1]
 8004246:	3b10      	subs	r3, #16
 8004248:	2b07      	cmp	r3, #7
 800424a:	d82c      	bhi.n	80042a6 <BL_UART_Fetch_Host_Command+0x16a>
 800424c:	a201      	add	r2, pc, #4	@ (adr r2, 8004254 <BL_UART_Fetch_Host_Command+0x118>)
 800424e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004252:	bf00      	nop
 8004254:	08004275 	.word	0x08004275
 8004258:	080042a7 	.word	0x080042a7
 800425c:	0800427d 	.word	0x0800427d
 8004260:	08004283 	.word	0x08004283
 8004264:	0800428b 	.word	0x0800428b
 8004268:	080042a3 	.word	0x080042a3
 800426c:	0800429b 	.word	0x0800429b
 8004270:	08004293 	.word	0x08004293
                {
					case CBL_GET_CID_CMD:
						Bootloader_Get_Chip_Identification_Number(BL_Host_Buffer);
 8004274:	4819      	ldr	r0, [pc, #100]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 8004276:	f000 f85f 	bl	8004338 <Bootloader_Get_Chip_Identification_Number>
						break;
 800427a:	e015      	b.n	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
					case CBL_GO_TO_ADDR_CMD:
						Bootloader_Jump_To_User_App();
 800427c:	f000 f910 	bl	80044a0 <Bootloader_Jump_To_User_App>
						break;
 8004280:	e012      	b.n	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
					case CBL_FLASH_ERASE_CMD:
						Bootloader_Erase_Flash(BL_Host_Buffer);
 8004282:	4816      	ldr	r0, [pc, #88]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 8004284:	f000 f978 	bl	8004578 <Bootloader_Erase_Flash>
						break;
 8004288:	e00e      	b.n	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
					case CBL_MEM_WRITE_CMD:
						Bootloader_Memory_Write(BL_Host_Buffer);
 800428a:	4814      	ldr	r0, [pc, #80]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 800428c:	f000 fa14 	bl	80046b8 <Bootloader_Memory_Write>
						break;
 8004290:	e00a      	b.n	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
					case CBL_SET_VERSION:
						Set_Firmware_Version(BL_Host_Buffer);
 8004292:	4812      	ldr	r0, [pc, #72]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 8004294:	f000 fb52 	bl	800493c <Set_Firmware_Version>
						break;
 8004298:	e006      	b.n	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
					case CBL_GET_VERSION:
						Get_Firmware_Version(BL_Host_Buffer);
 800429a:	4810      	ldr	r0, [pc, #64]	@ (80042dc <BL_UART_Fetch_Host_Command+0x1a0>)
 800429c:	f000 fb8c 	bl	80049b8 <Get_Firmware_Version>
						break;
 80042a0:	e002      	b.n	80042a8 <BL_UART_Fetch_Host_Command+0x16c>
					case CBL_CHECK_CONNECTION:
						Bootloader_check_connection();
 80042a2:	f000 f81f 	bl	80042e4 <Bootloader_check_connection>
					default:
						break;
 80042a6:	bf00      	nop
    while (!rbuffer_empty(&p_UART7_meta->rb_rx))
 80042a8:	4b0b      	ldr	r3, [pc, #44]	@ (80042d8 <BL_UART_Fetch_Host_Command+0x19c>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7ff fc1b 	bl	8003ae8 <rbuffer_empty>
 80042b2:	4603      	mov	r3, r0
 80042b4:	f083 0301 	eor.w	r3, r3, #1
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f47f af5e 	bne.w	800417c <BL_UART_Fetch_Host_Command+0x40>
                }
            }
        }
    }
}
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	20000374 	.word	0x20000374
 80042cc:	20000376 	.word	0x20000376
 80042d0:	20000373 	.word	0x20000373
 80042d4:	20000372 	.word	0x20000372
 80042d8:	2000004c 	.word	0x2000004c
 80042dc:	200002dc 	.word	0x200002dc
 80042e0:	200002d8 	.word	0x200002d8

080042e4 <Bootloader_check_connection>:

/************************************    Static Functions Implementations  ************************************/

static void Bootloader_check_connection(void)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
	uint8_t status[3] = {FOTA_SUCCESS, 'O', 'K'};
 80042ea:	4a08      	ldr	r2, [pc, #32]	@ (800430c <Bootloader_check_connection+0x28>)
 80042ec:	1d3b      	adds	r3, r7, #4
 80042ee:	6812      	ldr	r2, [r2, #0]
 80042f0:	4611      	mov	r1, r2
 80042f2:	8019      	strh	r1, [r3, #0]
 80042f4:	3302      	adds	r3, #2
 80042f6:	0c12      	lsrs	r2, r2, #16
 80042f8:	701a      	strb	r2, [r3, #0]
	Bootloader_Send_Data_To_Host((uint8_t*)status, 3);
 80042fa:	1d3b      	adds	r3, r7, #4
 80042fc:	2103      	movs	r1, #3
 80042fe:	4618      	mov	r0, r3
 8004300:	f000 fad0 	bl	80048a4 <Bootloader_Send_Data_To_Host>
}
 8004304:	bf00      	nop
 8004306:	3708      	adds	r7, #8
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	08005070 	.word	0x08005070

08004310 <Bootloader_Check_Timeout>:
//	}
//
//}

void Bootloader_Check_Timeout(void*)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
	if(!boot_timeout)
 8004318:	4b06      	ldr	r3, [pc, #24]	@ (8004334 <Bootloader_Check_Timeout+0x24>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d105      	bne.n	800432c <Bootloader_Check_Timeout+0x1c>
	{
		boot_timeout = BLD_TIMEOUT;
 8004320:	4b04      	ldr	r3, [pc, #16]	@ (8004334 <Bootloader_Check_Timeout+0x24>)
 8004322:	f247 5230 	movw	r2, #30000	@ 0x7530
 8004326:	601a      	str	r2, [r3, #0]
		Firmware_Check_Available();
 8004328:	f000 fc42 	bl	8004bb0 <Firmware_Check_Available>
	}
}
 800432c:	bf00      	nop
 800432e:	3708      	adds	r7, #8
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	200002d8 	.word	0x200002d8

08004338 <Bootloader_Get_Chip_Identification_Number>:
/**
 * Lấy số nhận dạng chip và gửi về host
 * @param Host_Buffer: Buffer từ host (không dùng trong hàm này)
 */
static void Bootloader_Get_Chip_Identification_Number(uint8_t *Host_Buffer)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
    uint16_t MCU_Identification_Number = 0;
 8004340:	2300      	movs	r3, #0
 8004342:	81fb      	strh	r3, [r7, #14]
    MCU_Identification_Number = (uint16_t)(DBGMCU->IDCODE & 0x00000FFF);
 8004344:	4b08      	ldr	r3, [pc, #32]	@ (8004368 <Bootloader_Get_Chip_Identification_Number+0x30>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	b29b      	uxth	r3, r3
 800434a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800434e:	b29b      	uxth	r3, r3
 8004350:	81fb      	strh	r3, [r7, #14]
    Bootloader_Send_Data_To_Host((uint8_t*)&MCU_Identification_Number, 2);
 8004352:	f107 030e 	add.w	r3, r7, #14
 8004356:	2102      	movs	r1, #2
 8004358:	4618      	mov	r0, r3
 800435a:	f000 faa3 	bl	80048a4 <Bootloader_Send_Data_To_Host>
}
 800435e:	bf00      	nop
 8004360:	3710      	adds	r7, #16
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	e0042000 	.word	0xe0042000

0800436c <Jump_To_App>:
/**
 * Nhảy đến ứng dụng người dùng
 * @param app_address: Địa chỉ bắt đầu của ứng dụng
 * @return true nếu nhảy thành công, false nếu thất bại
 */
uint8_t Jump_To_App(uint32_t app_address) {
 800436c:	b580      	push	{r7, lr}
 800436e:	b088      	sub	sp, #32
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
    if (*((volatile uint32_t*)app_address) != 0xFFFFFFFF)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800437c:	f000 8083 	beq.w	8004486 <Jump_To_App+0x11a>
    {
        uint8_t status = FOTA_SUCCESS;
 8004380:	2300      	movs	r3, #0
 8004382:	73fb      	strb	r3, [r7, #15]

        Bootloader_Send_Data_To_Host((uint8_t*)&status, 1);
 8004384:	f107 030f 	add.w	r3, r7, #15
 8004388:	2101      	movs	r1, #1
 800438a:	4618      	mov	r0, r3
 800438c:	f000 fa8a 	bl	80048a4 <Bootloader_Send_Data_To_Host>
        HAL_Delay(1);
 8004390:	2001      	movs	r0, #1
 8004392:	f7fc fcd7 	bl	8000d44 <HAL_Delay>

        while (!rbuffer_empty(&p_UART7_meta->rb_tx));
 8004396:	bf00      	nop
 8004398:	4b3d      	ldr	r3, [pc, #244]	@ (8004490 <Jump_To_App+0x124>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7ff fba1 	bl	8003ae8 <rbuffer_empty>
 80043a6:	4603      	mov	r3, r0
 80043a8:	f083 0301 	eor.w	r3, r3, #1
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1f2      	bne.n	8004398 <Jump_To_App+0x2c>
  __ASM volatile ("cpsid i" : : : "memory");
 80043b2:	b672      	cpsid	i
}
 80043b4:	bf00      	nop
        __disable_irq();

        for (uint8_t i = 0; i < 8; i++)
 80043b6:	2300      	movs	r3, #0
 80043b8:	77fb      	strb	r3, [r7, #31]
 80043ba:	e010      	b.n	80043de <Jump_To_App+0x72>
        {
            NVIC->ICER[i] = 0xFFFFFFFF;
 80043bc:	4a35      	ldr	r2, [pc, #212]	@ (8004494 <Jump_To_App+0x128>)
 80043be:	7ffb      	ldrb	r3, [r7, #31]
 80043c0:	3320      	adds	r3, #32
 80043c2:	f04f 31ff 	mov.w	r1, #4294967295
 80043c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            NVIC->ICPR[i] = 0xFFFFFFFF;
 80043ca:	4a32      	ldr	r2, [pc, #200]	@ (8004494 <Jump_To_App+0x128>)
 80043cc:	7ffb      	ldrb	r3, [r7, #31]
 80043ce:	3360      	adds	r3, #96	@ 0x60
 80043d0:	f04f 31ff 	mov.w	r1, #4294967295
 80043d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t i = 0; i < 8; i++)
 80043d8:	7ffb      	ldrb	r3, [r7, #31]
 80043da:	3301      	adds	r3, #1
 80043dc:	77fb      	strb	r3, [r7, #31]
 80043de:	7ffb      	ldrb	r3, [r7, #31]
 80043e0:	2b07      	cmp	r3, #7
 80043e2:	d9eb      	bls.n	80043bc <Jump_To_App+0x50>
        }

        LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_UART7);
 80043e4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80043e8:	f7ff fe82 	bl	80040f0 <LL_APB1_GRP1_ForceReset>
        LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_UART7);
 80043ec:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80043f0:	f7ff fe90 	bl	8004114 <LL_APB1_GRP1_ReleaseReset>

        if (SCB->CCR & SCB_CCR_DC_Msk)
 80043f4:	4b28      	ldr	r3, [pc, #160]	@ (8004498 <Jump_To_App+0x12c>)
 80043f6:	695b      	ldr	r3, [r3, #20]
 80043f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d003      	beq.n	8004408 <Jump_To_App+0x9c>
        {
            SCB_CleanInvalidateDCache();
 8004400:	f7ff fe3a 	bl	8004078 <SCB_CleanInvalidateDCache>
            SCB_DisableDCache();
 8004404:	f7ff fdf4 	bl	8003ff0 <SCB_DisableDCache>
        }
        if (SCB->CCR & SCB_CCR_IC_Msk)
 8004408:	4b23      	ldr	r3, [pc, #140]	@ (8004498 <Jump_To_App+0x12c>)
 800440a:	695b      	ldr	r3, [r3, #20]
 800440c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d003      	beq.n	800441c <Jump_To_App+0xb0>
        {
            SCB_InvalidateICache();
 8004414:	f7ff fdd2 	bl	8003fbc <SCB_InvalidateICache>
            SCB_DisableICache();
 8004418:	f7ff fdb0 	bl	8003f7c <SCB_DisableICache>
        }

        HAL_RCC_DeInit();
 800441c:	f7fd fc16 	bl	8001c4c <HAL_RCC_DeInit>
        HAL_DeInit();
 8004420:	f7fc fc0c 	bl	8000c3c <HAL_DeInit>

        SCB->ICSR |= SCB_ICSR_PENDSVCLR_Msk | SCB_ICSR_PENDSTCLR_Msk;
 8004424:	4b1c      	ldr	r3, [pc, #112]	@ (8004498 <Jump_To_App+0x12c>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	4a1b      	ldr	r2, [pc, #108]	@ (8004498 <Jump_To_App+0x12c>)
 800442a:	f043 6320 	orr.w	r3, r3, #167772160	@ 0xa000000
 800442e:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8004430:	f3bf 8f4f 	dsb	sy
}
 8004434:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004436:	f3bf 8f6f 	isb	sy
}
 800443a:	bf00      	nop
        __DSB();
        __ISB();

        __set_MSP(*((volatile uint32_t*)app_address));
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	f383 8808 	msr	MSP, r3
}
 8004448:	bf00      	nop
        SCB->VTOR = app_address;
 800444a:	4a13      	ldr	r2, [pc, #76]	@ (8004498 <Jump_To_App+0x12c>)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6093      	str	r3, [r2, #8]
        SysTick->CTRL = 0;
 8004450:	4b12      	ldr	r3, [pc, #72]	@ (800449c <Jump_To_App+0x130>)
 8004452:	2200      	movs	r2, #0
 8004454:	601a      	str	r2, [r3, #0]
        SysTick->LOAD = 0;
 8004456:	4b11      	ldr	r3, [pc, #68]	@ (800449c <Jump_To_App+0x130>)
 8004458:	2200      	movs	r2, #0
 800445a:	605a      	str	r2, [r3, #4]
        SysTick->VAL = 0;
 800445c:	4b0f      	ldr	r3, [pc, #60]	@ (800449c <Jump_To_App+0x130>)
 800445e:	2200      	movs	r2, #0
 8004460:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8004462:	f3bf 8f4f 	dsb	sy
}
 8004466:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004468:	f3bf 8f6f 	isb	sy
}
 800446c:	bf00      	nop

        __DSB();
        __ISB();

        uint32_t MainAppAddr = *((volatile uint32_t*)(app_address + 4));
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	3304      	adds	r3, #4
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	61bb      	str	r3, [r7, #24]
        void (*reset_handler)(void) = (void(*)(void))MainAppAddr;
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 800447a:	b662      	cpsie	i
}
 800447c:	bf00      	nop

        __enable_irq();
        reset_handler();
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	4798      	blx	r3

        return FOTA_SUCCESS;
 8004482:	2300      	movs	r3, #0
 8004484:	e000      	b.n	8004488 <Jump_To_App+0x11c>
    }
    return FOTA_FAILED;
 8004486:	2301      	movs	r3, #1
}
 8004488:	4618      	mov	r0, r3
 800448a:	3720      	adds	r7, #32
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	2000004c 	.word	0x2000004c
 8004494:	e000e100 	.word	0xe000e100
 8004498:	e000ed00 	.word	0xe000ed00
 800449c:	e000e010 	.word	0xe000e010

080044a0 <Bootloader_Jump_To_User_App>:
/**
 * Xử lý lệnh nhảy đến ứng dụng từ host
 * @param Host_Buffer: Buffer chứa địa chỉ ứng dụng
 */
static void Bootloader_Jump_To_User_App(void)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
	uint8_t status = Firmware_Check_Available();
 80044a6:	f000 fb83 	bl	8004bb0 <Firmware_Check_Available>
 80044aa:	4603      	mov	r3, r0
 80044ac:	71fb      	strb	r3, [r7, #7]
	if(status != FOTA_SUCCESS)
 80044ae:	79fb      	ldrb	r3, [r7, #7]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d004      	beq.n	80044be <Bootloader_Jump_To_User_App+0x1e>
	{
		Bootloader_Send_Data_To_Host(&status, 1);
 80044b4:	1dfb      	adds	r3, r7, #7
 80044b6:	2101      	movs	r1, #1
 80044b8:	4618      	mov	r0, r3
 80044ba:	f000 f9f3 	bl	80048a4 <Bootloader_Send_Data_To_Host>
	}
}
 80044be:	bf00      	nop
 80044c0:	3708      	adds	r7, #8
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}

080044c6 <Perform_Flash_Erase>:
 * @param Sector_Index: Số sector bắt đầu (0-15) hoặc CBL_FLASH_MASS_ERASE
 * @param Number_Of_Sectors: Số sector cần xóa
 * @return SUCCESSFUL_ERASE (0), UNSUCCESSFUL_ERASE (1), hoặc INVALID_Sector_Index (2)
 */
static uint8_t Perform_Flash_Erase(uint8_t Sector_Index, uint8_t Number_Of_Sectors)
{
 80044c6:	b580      	push	{r7, lr}
 80044c8:	b088      	sub	sp, #32
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	4603      	mov	r3, r0
 80044ce:	460a      	mov	r2, r1
 80044d0:	71fb      	strb	r3, [r7, #7]
 80044d2:	4613      	mov	r3, r2
 80044d4:	71bb      	strb	r3, [r7, #6]
    FLASH_EraseInitTypeDef EraseInitStruct = {0};
 80044d6:	f107 030c 	add.w	r3, r7, #12
 80044da:	2200      	movs	r2, #0
 80044dc:	601a      	str	r2, [r3, #0]
 80044de:	605a      	str	r2, [r3, #4]
 80044e0:	609a      	str	r2, [r3, #8]
 80044e2:	60da      	str	r2, [r3, #12]
 80044e4:	611a      	str	r2, [r3, #16]
    uint32_t SectorError = 0;
 80044e6:	2300      	movs	r3, #0
 80044e8:	60bb      	str	r3, [r7, #8]

    // Kiểm tra số sector hợp lệ
    if (Number_Of_Sectors > CBL_FLASH_MAX_SECTOR_NUMBER)
 80044ea:	79bb      	ldrb	r3, [r7, #6]
 80044ec:	2b08      	cmp	r3, #8
 80044ee:	d901      	bls.n	80044f4 <Perform_Flash_Erase+0x2e>
    {
        return FOTA_FAILED;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e03d      	b.n	8004570 <Perform_Flash_Erase+0xaa>
    }
    // Kiểm tra Sector_Index hợp lệ
    if ((Sector_Index != CBL_FLASH_MASS_ERASE) && (Sector_Index > 7))
 80044f4:	79fb      	ldrb	r3, [r7, #7]
 80044f6:	2bff      	cmp	r3, #255	@ 0xff
 80044f8:	d004      	beq.n	8004504 <Perform_Flash_Erase+0x3e>
 80044fa:	79fb      	ldrb	r3, [r7, #7]
 80044fc:	2b07      	cmp	r3, #7
 80044fe:	d901      	bls.n	8004504 <Perform_Flash_Erase+0x3e>
    {
        return FOTA_FAILED;
 8004500:	2301      	movs	r3, #1
 8004502:	e035      	b.n	8004570 <Perform_Flash_Erase+0xaa>
    }

    HAL_FLASH_Unlock(); // Mở khóa flash
 8004504:	f7fc feec 	bl	80012e0 <HAL_FLASH_Unlock>
    // Xử lý mass erase
    if (Sector_Index == CBL_FLASH_MASS_ERASE)
 8004508:	79fb      	ldrb	r3, [r7, #7]
 800450a:	2bff      	cmp	r3, #255	@ 0xff
 800450c:	d116      	bne.n	800453c <Perform_Flash_Erase+0x76>
    {
        EraseInitStruct.TypeErase = FLASH_TYPEERASE_MASSERASE;
 800450e:	2301      	movs	r3, #1
 8004510:	60fb      	str	r3, [r7, #12]
        //EraseInitStruct.Banks = FLASH_BANK_BOTH; // Xóa cả hai bank
        EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8004512:	2302      	movs	r3, #2
 8004514:	61fb      	str	r3, [r7, #28]
        if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 8004516:	f107 0208 	add.w	r2, r7, #8
 800451a:	f107 030c 	add.w	r3, r7, #12
 800451e:	4611      	mov	r1, r2
 8004520:	4618      	mov	r0, r3
 8004522:	f7fd f83f 	bl	80015a4 <HAL_FLASHEx_Erase>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d003      	beq.n	8004534 <Perform_Flash_Erase+0x6e>
        {
            HAL_FLASH_Lock();
 800452c:	f7fc fefa 	bl	8001324 <HAL_FLASH_Lock>
            return FOTA_FAILED;
 8004530:	2301      	movs	r3, #1
 8004532:	e01d      	b.n	8004570 <Perform_Flash_Erase+0xaa>
        }
        HAL_FLASH_Lock();
 8004534:	f7fc fef6 	bl	8001324 <HAL_FLASH_Lock>
        return FOTA_SUCCESS;
 8004538:	2300      	movs	r3, #0
 800453a:	e019      	b.n	8004570 <Perform_Flash_Erase+0xaa>
    }

    // Xóa từng sector
//    if (Sector_Index < 8) 	EraseInitStruct.Banks = FLASH_BANK_1;
//    else					EraseInitStruct.Banks = FLASH_BANK_2;
    EraseInitStruct.Sector = Sector_Index;
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	617b      	str	r3, [r7, #20]
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8004540:	2300      	movs	r3, #0
 8004542:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8004544:	2302      	movs	r3, #2
 8004546:	61fb      	str	r3, [r7, #28]
    EraseInitStruct.NbSectors = Number_Of_Sectors;
 8004548:	79bb      	ldrb	r3, [r7, #6]
 800454a:	61bb      	str	r3, [r7, #24]

    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 800454c:	f107 0208 	add.w	r2, r7, #8
 8004550:	f107 030c 	add.w	r3, r7, #12
 8004554:	4611      	mov	r1, r2
 8004556:	4618      	mov	r0, r3
 8004558:	f7fd f824 	bl	80015a4 <HAL_FLASHEx_Erase>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d003      	beq.n	800456a <Perform_Flash_Erase+0xa4>
    {
        HAL_FLASH_Lock();
 8004562:	f7fc fedf 	bl	8001324 <HAL_FLASH_Lock>
        return FOTA_FAILED;
 8004566:	2301      	movs	r3, #1
 8004568:	e002      	b.n	8004570 <Perform_Flash_Erase+0xaa>
    }

    HAL_FLASH_Lock();
 800456a:	f7fc fedb 	bl	8001324 <HAL_FLASH_Lock>
    return FOTA_SUCCESS;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3720      	adds	r7, #32
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <Bootloader_Erase_Flash>:
/**
 * Xóa firmware trong Flash dựa trên lựa chọn từ host
 * @param Host_Buffer: Dữ liệu từ host, Host_Buffer[2] chọn firmware (1: Bank 1, 2: Bank 2)
 */
static void Bootloader_Erase_Flash(uint8_t *Host_Buffer)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b088      	sub	sp, #32
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
    uint8_t Erase_Status = FOTA_SUCCESS;
 8004580:	2300      	movs	r3, #0
 8004582:	77fb      	strb	r3, [r7, #31]
    s_firmware_info fw_info;
	fw_info.address = 0;
 8004584:	2300      	movs	r3, #0
 8004586:	60fb      	str	r3, [r7, #12]
	fw_info.length = 0;
 8004588:	2300      	movs	r3, #0
 800458a:	613b      	str	r3, [r7, #16]
	fw_info.crc = 0;
 800458c:	2300      	movs	r3, #0
 800458e:	617b      	str	r3, [r7, #20]
	fw_info.version_major = 0;
 8004590:	2300      	movs	r3, #0
 8004592:	763b      	strb	r3, [r7, #24]
	fw_info.version_minor = 0;
 8004594:	2300      	movs	r3, #0
 8004596:	767b      	strb	r3, [r7, #25]
	fw_info.version_patch = 0;
 8004598:	2300      	movs	r3, #0
 800459a:	76bb      	strb	r3, [r7, #26]

    switch (Host_Buffer[2])
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	3302      	adds	r3, #2
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d125      	bne.n	80045f2 <Bootloader_Erase_Flash+0x7a>
    {
        case 1: // Xóa Firmware 1 (Với F7 chỉ có 1 core với 3 fw dự phòng)
            Erase_Status = Perform_Flash_Erase(FIRMWARE1_SECTOR, FIRMWARE1_NUM_SECTORS);
 80045a6:	2102      	movs	r1, #2
 80045a8:	2004      	movs	r0, #4
 80045aa:	f7ff ff8c 	bl	80044c6 <Perform_Flash_Erase>
 80045ae:	4603      	mov	r3, r0
 80045b0:	77fb      	strb	r3, [r7, #31]
            Erase_Status += Perform_Flash_Erase(FIRMWARE2_SECTOR, FIRMWARE2_NUM_SECTORS);
 80045b2:	2101      	movs	r1, #1
 80045b4:	2006      	movs	r0, #6
 80045b6:	f7ff ff86 	bl	80044c6 <Perform_Flash_Erase>
 80045ba:	4603      	mov	r3, r0
 80045bc:	461a      	mov	r2, r3
 80045be:	7ffb      	ldrb	r3, [r7, #31]
 80045c0:	4413      	add	r3, r2
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	77fb      	strb	r3, [r7, #31]
            Erase_Status += Perform_Flash_Erase(FIRMWARE3_SECTOR, FIRMWARE3_NUM_SECTORS);
 80045c6:	2101      	movs	r1, #1
 80045c8:	2007      	movs	r0, #7
 80045ca:	f7ff ff7c 	bl	80044c6 <Perform_Flash_Erase>
 80045ce:	4603      	mov	r3, r0
 80045d0:	461a      	mov	r2, r3
 80045d2:	7ffb      	ldrb	r3, [r7, #31]
 80045d4:	4413      	add	r3, r2
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	77fb      	strb	r3, [r7, #31]
            Erase_Status += Flash_Write_Metadata(&fw_info);
 80045da:	f107 030c 	add.w	r3, r7, #12
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 fa46 	bl	8004a70 <Flash_Write_Metadata>
 80045e4:	4603      	mov	r3, r0
 80045e6:	461a      	mov	r2, r3
 80045e8:	7ffb      	ldrb	r3, [r7, #31]
 80045ea:	4413      	add	r3, r2
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	77fb      	strb	r3, [r7, #31]
		break;
 80045f0:	e002      	b.n	80045f8 <Bootloader_Erase_Flash+0x80>

        default:
            Erase_Status = FOTA_FAILED; // Lựa chọn không hợp lệ
 80045f2:	2301      	movs	r3, #1
 80045f4:	77fb      	strb	r3, [r7, #31]
		break;
 80045f6:	bf00      	nop
    }

    Bootloader_Send_Data_To_Host((uint8_t*)&Erase_Status, 1);
 80045f8:	f107 031f 	add.w	r3, r7, #31
 80045fc:	2101      	movs	r1, #1
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 f950 	bl	80048a4 <Bootloader_Send_Data_To_Host>

}
 8004604:	bf00      	nop
 8004606:	3720      	adds	r7, #32
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <Flash_Memory_Write_Payload>:
 * @param Payload_Start_Address: Địa chỉ bắt đầu trong Flash
 * @param Payload_Len: Độ dài dữ liệu (byte)
 * @return FLASH_PAYLOAD_WRITE_PASSED (0) nếu thành công, FLASH_PAYLOAD_WRITE_FAILED (1) nếu lỗi
 */
static uint8_t Flash_Memory_Write_Payload(uint8_t *Host_Payload, uint32_t Payload_Start_Address, uint16_t Payload_Len)
{
 800460c:	b5b0      	push	{r4, r5, r7, lr}
 800460e:	b086      	sub	sp, #24
 8004610:	af00      	add	r7, sp, #0
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	60b9      	str	r1, [r7, #8]
 8004616:	4613      	mov	r3, r2
 8004618:	80fb      	strh	r3, [r7, #6]
	if (Payload_Start_Address + Payload_Len > FLASH_END_ADDRESS) return FOTA_FAILED;
 800461a:	88fa      	ldrh	r2, [r7, #6]
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4413      	add	r3, r2
 8004620:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8004624:	d301      	bcc.n	800462a <Flash_Memory_Write_Payload+0x1e>
 8004626:	2301      	movs	r3, #1
 8004628:	e042      	b.n	80046b0 <Flash_Memory_Write_Payload+0xa4>
	if (Host_Payload == NULL || Payload_Len == 0)	return FOTA_FAILED;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d002      	beq.n	8004636 <Flash_Memory_Write_Payload+0x2a>
 8004630:	88fb      	ldrh	r3, [r7, #6]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <Flash_Memory_Write_Payload+0x2e>
 8004636:	2301      	movs	r3, #1
 8004638:	e03a      	b.n	80046b0 <Flash_Memory_Write_Payload+0xa4>

	HAL_FLASH_Unlock(); // Mở khóa flash
 800463a:	f7fc fe51 	bl	80012e0 <HAL_FLASH_Unlock>

    uint16_t i = 0;
 800463e:	2300      	movs	r3, #0
 8004640:	82fb      	strh	r3, [r7, #22]
    while (i < Payload_Len)
 8004642:	e02e      	b.n	80046a2 <Flash_Memory_Write_Payload+0x96>
    {
        uint8_t buffer[4] __attribute__((aligned(4)));
        memset(buffer, 0xFF, sizeof(buffer));
 8004644:	f107 0310 	add.w	r3, r7, #16
 8004648:	2204      	movs	r2, #4
 800464a:	21ff      	movs	r1, #255	@ 0xff
 800464c:	4618      	mov	r0, r3
 800464e:	f000 fc55 	bl	8004efc <memset>
        uint16_t bytes_to_write = (Payload_Len - i > 4) ? 4 : (Payload_Len - i);
 8004652:	88fa      	ldrh	r2, [r7, #6]
 8004654:	8afb      	ldrh	r3, [r7, #22]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b04      	cmp	r3, #4
 800465a:	bfa8      	it	ge
 800465c:	2304      	movge	r3, #4
 800465e:	82bb      	strh	r3, [r7, #20]
        memcpy(buffer, &Host_Payload[i], bytes_to_write);
 8004660:	8afb      	ldrh	r3, [r7, #22]
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	18d1      	adds	r1, r2, r3
 8004666:	8aba      	ldrh	r2, [r7, #20]
 8004668:	f107 0310 	add.w	r3, r7, #16
 800466c:	4618      	mov	r0, r3
 800466e:	f000 fc71 	bl	8004f54 <memcpy>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Payload_Start_Address + i, *(uint32_t *)buffer) != HAL_OK)
 8004672:	8afa      	ldrh	r2, [r7, #22]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	18d1      	adds	r1, r2, r3
 8004678:	f107 0310 	add.w	r3, r7, #16
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2200      	movs	r2, #0
 8004680:	461c      	mov	r4, r3
 8004682:	4615      	mov	r5, r2
 8004684:	4622      	mov	r2, r4
 8004686:	462b      	mov	r3, r5
 8004688:	2002      	movs	r0, #2
 800468a:	f7fc fdcf 	bl	800122c <HAL_FLASH_Program>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d003      	beq.n	800469c <Flash_Memory_Write_Payload+0x90>
        {
            HAL_FLASH_Lock();
 8004694:	f7fc fe46 	bl	8001324 <HAL_FLASH_Lock>
            return FOTA_FAILED;
 8004698:	2301      	movs	r3, #1
 800469a:	e009      	b.n	80046b0 <Flash_Memory_Write_Payload+0xa4>
        }
        i += 4; // Tăng bước nhảy 4 byte
 800469c:	8afb      	ldrh	r3, [r7, #22]
 800469e:	3304      	adds	r3, #4
 80046a0:	82fb      	strh	r3, [r7, #22]
    while (i < Payload_Len)
 80046a2:	8afa      	ldrh	r2, [r7, #22]
 80046a4:	88fb      	ldrh	r3, [r7, #6]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d3cc      	bcc.n	8004644 <Flash_Memory_Write_Payload+0x38>
    }

    HAL_FLASH_Lock();
 80046aa:	f7fc fe3b 	bl	8001324 <HAL_FLASH_Lock>
    return FOTA_SUCCESS;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3718      	adds	r7, #24
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bdb0      	pop	{r4, r5, r7, pc}

080046b8 <Bootloader_Memory_Write>:
 * Byte 6-7: Total Frames
 * Byte 8...: Chunk data
 * Byte cuối (4 bytes): CRC32
 */
static void Bootloader_Memory_Write(uint8_t *Host_Buffer)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
	uint8_t Payload_Len = 0;
 80046c0:	2300      	movs	r3, #0
 80046c2:	73fb      	strb	r3, [r7, #15]
	uint8_t Status = FOTA_SUCCESS;
 80046c4:	2300      	movs	r3, #0
 80046c6:	723b      	strb	r3, [r7, #8]
	uint16_t Frame_Index = 0;
 80046c8:	2300      	movs	r3, #0
 80046ca:	81bb      	strh	r3, [r7, #12]
	uint16_t Total_Frame = 0;
 80046cc:	2300      	movs	r3, #0
 80046ce:	817b      	strh	r3, [r7, #10]

	Frame_Index = *((uint16_t*) (&Host_Buffer[4]));
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	889b      	ldrh	r3, [r3, #4]
 80046d4:	81bb      	strh	r3, [r7, #12]
	Total_Frame = *((uint16_t*) (&Host_Buffer[6]));
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	88db      	ldrh	r3, [r3, #6]
 80046da:	817b      	strh	r3, [r7, #10]
	uint8_t fw_number = Host_Buffer[2];
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	789b      	ldrb	r3, [r3, #2]
 80046e0:	727b      	strb	r3, [r7, #9]

	if(fw_number != 1)
 80046e2:	7a7b      	ldrb	r3, [r7, #9]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d008      	beq.n	80046fa <Bootloader_Memory_Write+0x42>
	{
		Status = FOTA_FAILED;
 80046e8:	2301      	movs	r3, #1
 80046ea:	723b      	strb	r3, [r7, #8]
		Bootloader_Send_Data_To_Host((uint8_t*)&Status, 1);
 80046ec:	f107 0308 	add.w	r3, r7, #8
 80046f0:	2101      	movs	r1, #1
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 f8d6 	bl	80048a4 <Bootloader_Send_Data_To_Host>
		return;
 80046f8:	e084      	b.n	8004804 <Bootloader_Memory_Write+0x14c>
	}
	if(!Frame_Index)
 80046fa:	89bb      	ldrh	r3, [r7, #12]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d11b      	bne.n	8004738 <Bootloader_Memory_Write+0x80>
	{
		Address_to_write = FIRMWARE1_MEM_BASE;
 8004700:	4b42      	ldr	r3, [pc, #264]	@ (800480c <Bootloader_Memory_Write+0x154>)
 8004702:	4a43      	ldr	r2, [pc, #268]	@ (8004810 <Bootloader_Memory_Write+0x158>)
 8004704:	601a      	str	r2, [r3, #0]
		Status = Flash_Read_Metadata(&Temp_Firmware);
 8004706:	4843      	ldr	r0, [pc, #268]	@ (8004814 <Bootloader_Memory_Write+0x15c>)
 8004708:	f000 fa1c 	bl	8004b44 <Flash_Read_Metadata>
 800470c:	4603      	mov	r3, r0
 800470e:	723b      	strb	r3, [r7, #8]
		if(Status != FOTA_SUCCESS)
 8004710:	7a3b      	ldrb	r3, [r7, #8]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d006      	beq.n	8004724 <Bootloader_Memory_Write+0x6c>
		{
			Bootloader_Send_Data_To_Host((uint8_t*) &Status, 1);
 8004716:	f107 0308 	add.w	r3, r7, #8
 800471a:	2101      	movs	r1, #1
 800471c:	4618      	mov	r0, r3
 800471e:	f000 f8c1 	bl	80048a4 <Bootloader_Send_Data_To_Host>
			return;
 8004722:	e06f      	b.n	8004804 <Bootloader_Memory_Write+0x14c>
		}
		Temp_Firmware.address = Address_to_write;
 8004724:	4b39      	ldr	r3, [pc, #228]	@ (800480c <Bootloader_Memory_Write+0x154>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a3a      	ldr	r2, [pc, #232]	@ (8004814 <Bootloader_Memory_Write+0x15c>)
 800472a:	6013      	str	r3, [r2, #0]
		Temp_Firmware.crc = 0;
 800472c:	4b39      	ldr	r3, [pc, #228]	@ (8004814 <Bootloader_Memory_Write+0x15c>)
 800472e:	2200      	movs	r2, #0
 8004730:	609a      	str	r2, [r3, #8]
		Temp_Firmware.length = 0;
 8004732:	4b38      	ldr	r3, [pc, #224]	@ (8004814 <Bootloader_Memory_Write+0x15c>)
 8004734:	2200      	movs	r2, #0
 8004736:	605a      	str	r2, [r3, #4]
	}

	Payload_Len = Host_Buffer[3];	//Frame size
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	78db      	ldrb	r3, [r3, #3]
 800473c:	73fb      	strb	r3, [r7, #15]

	/* Write the payload to the Flash memory */
	Status = Flash_Memory_Write_Payload((uint8_t*) &Host_Buffer[8], Address_to_write, Payload_Len);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	3308      	adds	r3, #8
 8004742:	4a32      	ldr	r2, [pc, #200]	@ (800480c <Bootloader_Memory_Write+0x154>)
 8004744:	6811      	ldr	r1, [r2, #0]
 8004746:	7bfa      	ldrb	r2, [r7, #15]
 8004748:	b292      	uxth	r2, r2
 800474a:	4618      	mov	r0, r3
 800474c:	f7ff ff5e 	bl	800460c <Flash_Memory_Write_Payload>
 8004750:	4603      	mov	r3, r0
 8004752:	723b      	strb	r3, [r7, #8]
	Status += Flash_Memory_Write_Payload((uint8_t*) &Host_Buffer[8], Address_to_write + FIRMWARE2_MEM_OFFSET, Payload_Len);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f103 0008 	add.w	r0, r3, #8
 800475a:	4b2c      	ldr	r3, [pc, #176]	@ (800480c <Bootloader_Memory_Write+0x154>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f503 23c0 	add.w	r3, r3, #393216	@ 0x60000
 8004762:	7bfa      	ldrb	r2, [r7, #15]
 8004764:	b292      	uxth	r2, r2
 8004766:	4619      	mov	r1, r3
 8004768:	f7ff ff50 	bl	800460c <Flash_Memory_Write_Payload>
 800476c:	4603      	mov	r3, r0
 800476e:	461a      	mov	r2, r3
 8004770:	7a3b      	ldrb	r3, [r7, #8]
 8004772:	4413      	add	r3, r2
 8004774:	b2db      	uxtb	r3, r3
 8004776:	723b      	strb	r3, [r7, #8]
	Status += Flash_Memory_Write_Payload((uint8_t*) &Host_Buffer[8], Address_to_write + FIRMWARE3_MEM_OFFSET, Payload_Len);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f103 0008 	add.w	r0, r3, #8
 800477e:	4b23      	ldr	r3, [pc, #140]	@ (800480c <Bootloader_Memory_Write+0x154>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f503 2320 	add.w	r3, r3, #655360	@ 0xa0000
 8004786:	7bfa      	ldrb	r2, [r7, #15]
 8004788:	b292      	uxth	r2, r2
 800478a:	4619      	mov	r1, r3
 800478c:	f7ff ff3e 	bl	800460c <Flash_Memory_Write_Payload>
 8004790:	4603      	mov	r3, r0
 8004792:	461a      	mov	r2, r3
 8004794:	7a3b      	ldrb	r3, [r7, #8]
 8004796:	4413      	add	r3, r2
 8004798:	b2db      	uxtb	r3, r3
 800479a:	723b      	strb	r3, [r7, #8]

	if (Status == FOTA_SUCCESS)
 800479c:	7a3b      	ldrb	r3, [r7, #8]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d12a      	bne.n	80047f8 <Bootloader_Memory_Write+0x140>
	{
		Address_to_write += Payload_Len;
 80047a2:	7bfa      	ldrb	r2, [r7, #15]
 80047a4:	4b19      	ldr	r3, [pc, #100]	@ (800480c <Bootloader_Memory_Write+0x154>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4413      	add	r3, r2
 80047aa:	4a18      	ldr	r2, [pc, #96]	@ (800480c <Bootloader_Memory_Write+0x154>)
 80047ac:	6013      	str	r3, [r2, #0]
		Temp_Firmware.length += Payload_Len;
 80047ae:	4b19      	ldr	r3, [pc, #100]	@ (8004814 <Bootloader_Memory_Write+0x15c>)
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
 80047b4:	4413      	add	r3, r2
 80047b6:	4a17      	ldr	r2, [pc, #92]	@ (8004814 <Bootloader_Memory_Write+0x15c>)
 80047b8:	6053      	str	r3, [r2, #4]

		if (Frame_Index == (Total_Frame - 1))
 80047ba:	89ba      	ldrh	r2, [r7, #12]
 80047bc:	897b      	ldrh	r3, [r7, #10]
 80047be:	3b01      	subs	r3, #1
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d119      	bne.n	80047f8 <Bootloader_Memory_Write+0x140>
		{
			Temp_Firmware.crc = Firmware_CRC_Verification(Temp_Firmware.address, Temp_Firmware.length);
 80047c4:	4b13      	ldr	r3, [pc, #76]	@ (8004814 <Bootloader_Memory_Write+0x15c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a12      	ldr	r2, [pc, #72]	@ (8004814 <Bootloader_Memory_Write+0x15c>)
 80047ca:	6852      	ldr	r2, [r2, #4]
 80047cc:	4611      	mov	r1, r2
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 f878 	bl	80048c4 <Firmware_CRC_Verification>
 80047d4:	4603      	mov	r3, r0
 80047d6:	4a0f      	ldr	r2, [pc, #60]	@ (8004814 <Bootloader_Memory_Write+0x15c>)
 80047d8:	6093      	str	r3, [r2, #8]
			Status = Flash_Write_Metadata(&Temp_Firmware);
 80047da:	480e      	ldr	r0, [pc, #56]	@ (8004814 <Bootloader_Memory_Write+0x15c>)
 80047dc:	f000 f948 	bl	8004a70 <Flash_Write_Metadata>
 80047e0:	4603      	mov	r3, r0
 80047e2:	723b      	strb	r3, [r7, #8]
			if(Status != FOTA_SUCCESS)
 80047e4:	7a3b      	ldrb	r3, [r7, #8]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d006      	beq.n	80047f8 <Bootloader_Memory_Write+0x140>
			{
				Bootloader_Send_Data_To_Host((uint8_t*) &Status, 1);
 80047ea:	f107 0308 	add.w	r3, r7, #8
 80047ee:	2101      	movs	r1, #1
 80047f0:	4618      	mov	r0, r3
 80047f2:	f000 f857 	bl	80048a4 <Bootloader_Send_Data_To_Host>
				return;
 80047f6:	e005      	b.n	8004804 <Bootloader_Memory_Write+0x14c>
			}
		}
	}

	Bootloader_Send_Data_To_Host((uint8_t*) &Status, 1);
 80047f8:	f107 0308 	add.w	r3, r7, #8
 80047fc:	2101      	movs	r1, #1
 80047fe:	4618      	mov	r0, r3
 8004800:	f000 f850 	bl	80048a4 <Bootloader_Send_Data_To_Host>
}
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	200002d4 	.word	0x200002d4
 8004810:	08020000 	.word	0x08020000
 8004814:	200002c4 	.word	0x200002c4

08004818 <Bootloader_CRC_Verify>:
 * @param Data_Len: Độ dài dữ liệu
 * @param Host_CRC: Giá trị CRC từ host
 * @return CRC_VERIFICATION_PASSED (1) nếu khớp, CRC_VERIFICATION_FAILED (0) nếu không
 */
static uint8_t Bootloader_CRC_Verify(uint8_t *pData, uint32_t Data_Len, uint32_t Host_CRC)
{
 8004818:	b480      	push	{r7}
 800481a:	b089      	sub	sp, #36	@ 0x24
 800481c:	af00      	add	r7, sp, #0
 800481e:	60f8      	str	r0, [r7, #12]
 8004820:	60b9      	str	r1, [r7, #8]
 8004822:	607a      	str	r2, [r7, #4]
    uint8_t CRC_Status = FOTA_SUCCESS;
 8004824:	2300      	movs	r3, #0
 8004826:	77fb      	strb	r3, [r7, #31]
    uint32_t MCU_CRC_Calculated = 0;
 8004828:	2300      	movs	r3, #0
 800482a:	617b      	str	r3, [r7, #20]
    if (Data_Len == 0xFFFFFFFF)
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004832:	d102      	bne.n	800483a <Bootloader_CRC_Verify+0x22>
        return MCU_CRC_Calculated;
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	b2db      	uxtb	r3, r3
 8004838:	e01d      	b.n	8004876 <Bootloader_CRC_Verify+0x5e>
    CRC->CR = CRC_CR_RESET;
 800483a:	4b12      	ldr	r3, [pc, #72]	@ (8004884 <Bootloader_CRC_Verify+0x6c>)
 800483c:	2201      	movs	r2, #1
 800483e:	609a      	str	r2, [r3, #8]
    for (unsigned int i = 0; i < Data_Len; i++)
 8004840:	2300      	movs	r3, #0
 8004842:	61bb      	str	r3, [r7, #24]
 8004844:	e008      	b.n	8004858 <Bootloader_CRC_Verify+0x40>
        CRC->DR = (uint32_t) pData[i];
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	4413      	add	r3, r2
 800484c:	781a      	ldrb	r2, [r3, #0]
 800484e:	4b0d      	ldr	r3, [pc, #52]	@ (8004884 <Bootloader_CRC_Verify+0x6c>)
 8004850:	601a      	str	r2, [r3, #0]
    for (unsigned int i = 0; i < Data_Len; i++)
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	3301      	adds	r3, #1
 8004856:	61bb      	str	r3, [r7, #24]
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	429a      	cmp	r2, r3
 800485e:	d3f2      	bcc.n	8004846 <Bootloader_CRC_Verify+0x2e>
    if (CRC->DR == Host_CRC)
 8004860:	4b08      	ldr	r3, [pc, #32]	@ (8004884 <Bootloader_CRC_Verify+0x6c>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	429a      	cmp	r2, r3
 8004868:	d102      	bne.n	8004870 <Bootloader_CRC_Verify+0x58>
    {
        CRC_Status = FOTA_SUCCESS;
 800486a:	2300      	movs	r3, #0
 800486c:	77fb      	strb	r3, [r7, #31]
 800486e:	e001      	b.n	8004874 <Bootloader_CRC_Verify+0x5c>
    }
    else
    {
        CRC_Status = FOTA_FAILED;
 8004870:	2301      	movs	r3, #1
 8004872:	77fb      	strb	r3, [r7, #31]
    }

    return CRC_Status;
 8004874:	7ffb      	ldrb	r3, [r7, #31]
}
 8004876:	4618      	mov	r0, r3
 8004878:	3724      	adds	r7, #36	@ 0x24
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	40023000 	.word	0x40023000

08004888 <Bootloader_Send_NACK>:

/**
 * Gửi NACK về host
 */
static void Bootloader_Send_NACK(void) {
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
    uint8_t Ack_Value = CBL_SEND_NACK;
 800488e:	23ab      	movs	r3, #171	@ 0xab
 8004890:	71fb      	strb	r3, [r7, #7]
    UART7_send_array((const char*) &Ack_Value, 1);
 8004892:	1dfb      	adds	r3, r7, #7
 8004894:	2101      	movs	r1, #1
 8004896:	4618      	mov	r0, r3
 8004898:	f7ff fb54 	bl	8003f44 <UART7_send_array>
}
 800489c:	bf00      	nop
 800489e:	3708      	adds	r7, #8
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <Bootloader_Send_Data_To_Host>:
/**
 * Gửi dữ liệu về host
 * @param Host_Buffer: Dữ liệu cần gửi
 * @param Data_Len: Độ dài dữ liệu
 */
static void Bootloader_Send_Data_To_Host(uint8_t *Host_Buffer, uint32_t Data_Len) {
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
    UART7_send_array((const char*) Host_Buffer, (uint8_t) Data_Len);
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	4619      	mov	r1, r3
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f7ff fb45 	bl	8003f44 <UART7_send_array>
}
 80048ba:	bf00      	nop
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <Firmware_CRC_Verification>:
 * Tính CRC cho firmware
 * @param start_address: Địa chỉ bắt đầu
 * @param length: Độ dài firmware
 * @return Giá trị CRC
 */
static uint32_t Firmware_CRC_Verification(uint32_t start_address, uint32_t length) {
 80048c4:	b480      	push	{r7}
 80048c6:	b087      	sub	sp, #28
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
    if (length == 0) return 0;
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <Firmware_CRC_Verification+0x14>
 80048d4:	2300      	movs	r3, #0
 80048d6:	e029      	b.n	800492c <Firmware_CRC_Verification+0x68>

    uint32_t address = start_address;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	617b      	str	r3, [r7, #20]
    uint32_t end_address = start_address + length;
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	4413      	add	r3, r2
 80048e2:	613b      	str	r3, [r7, #16]
    uint32_t data = 0;
 80048e4:	2300      	movs	r3, #0
 80048e6:	60fb      	str	r3, [r7, #12]

    CRC->CR = CRC_CR_RESET;
 80048e8:	4b13      	ldr	r3, [pc, #76]	@ (8004938 <Firmware_CRC_Verification+0x74>)
 80048ea:	2201      	movs	r2, #1
 80048ec:	609a      	str	r2, [r3, #8]

    while (address < end_address - 3) {
 80048ee:	e008      	b.n	8004902 <Firmware_CRC_Verification+0x3e>
        data = *(uint32_t*)address;
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	60fb      	str	r3, [r7, #12]
        CRC->DR = data;
 80048f6:	4a10      	ldr	r2, [pc, #64]	@ (8004938 <Firmware_CRC_Verification+0x74>)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6013      	str	r3, [r2, #0]
        address += 4;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	3304      	adds	r3, #4
 8004900:	617b      	str	r3, [r7, #20]
    while (address < end_address - 3) {
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	3b03      	subs	r3, #3
 8004906:	697a      	ldr	r2, [r7, #20]
 8004908:	429a      	cmp	r2, r3
 800490a:	d3f1      	bcc.n	80048f0 <Firmware_CRC_Verification+0x2c>
    }

    while (address < end_address) {
 800490c:	e008      	b.n	8004920 <Firmware_CRC_Verification+0x5c>
        uint8_t byte = *(uint8_t*)address;
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	72fb      	strb	r3, [r7, #11]
        CRC->DR = (uint32_t)byte;
 8004914:	4a08      	ldr	r2, [pc, #32]	@ (8004938 <Firmware_CRC_Verification+0x74>)
 8004916:	7afb      	ldrb	r3, [r7, #11]
 8004918:	6013      	str	r3, [r2, #0]
        address++;
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	3301      	adds	r3, #1
 800491e:	617b      	str	r3, [r7, #20]
    while (address < end_address) {
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	429a      	cmp	r2, r3
 8004926:	d3f2      	bcc.n	800490e <Firmware_CRC_Verification+0x4a>
    }

    return CRC->DR;
 8004928:	4b03      	ldr	r3, [pc, #12]	@ (8004938 <Firmware_CRC_Verification+0x74>)
 800492a:	681b      	ldr	r3, [r3, #0]
}
 800492c:	4618      	mov	r0, r3
 800492e:	371c      	adds	r7, #28
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr
 8004938:	40023000 	.word	0x40023000

0800493c <Set_Firmware_Version>:
/**
 * Thiết lập phiên bản firmware
 * @param Host_Buffer: Buffer chứa thông tin phiên bản
 */
static void Set_Firmware_Version(uint8_t *Host_Buffer)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b088      	sub	sp, #32
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]

    uint8_t status = FOTA_SUCCESS;
 8004944:	2300      	movs	r3, #0
 8004946:	77fb      	strb	r3, [r7, #31]
    if(Host_Buffer[2] != 1)		// fw_number
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	3302      	adds	r3, #2
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d008      	beq.n	8004964 <Set_Firmware_Version+0x28>
	{
    	status = FOTA_FAILED;
 8004952:	2301      	movs	r3, #1
 8004954:	77fb      	strb	r3, [r7, #31]
    	Bootloader_Send_Data_To_Host((uint8_t*)&status, 1);
 8004956:	f107 031f 	add.w	r3, r7, #31
 800495a:	2101      	movs	r1, #1
 800495c:	4618      	mov	r0, r3
 800495e:	f7ff ffa1 	bl	80048a4 <Bootloader_Send_Data_To_Host>
    	return;
 8004962:	e026      	b.n	80049b2 <Set_Firmware_Version+0x76>
	}

    s_firmware_info fw_info;

    status = Flash_Read_Metadata(&fw_info);
 8004964:	f107 030c 	add.w	r3, r7, #12
 8004968:	4618      	mov	r0, r3
 800496a:	f000 f8eb 	bl	8004b44 <Flash_Read_Metadata>
 800496e:	4603      	mov	r3, r0
 8004970:	77fb      	strb	r3, [r7, #31]
    if(status != FOTA_SUCCESS)
 8004972:	7ffb      	ldrb	r3, [r7, #31]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d006      	beq.n	8004986 <Set_Firmware_Version+0x4a>
    {
		Bootloader_Send_Data_To_Host((uint8_t*)&status, 1);
 8004978:	f107 031f 	add.w	r3, r7, #31
 800497c:	2101      	movs	r1, #1
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff ff90 	bl	80048a4 <Bootloader_Send_Data_To_Host>
		return;
 8004984:	e015      	b.n	80049b2 <Set_Firmware_Version+0x76>
    }
    fw_info.version_major = Host_Buffer[3];
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	78db      	ldrb	r3, [r3, #3]
 800498a:	763b      	strb	r3, [r7, #24]
    fw_info.version_minor = Host_Buffer[4];
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	791b      	ldrb	r3, [r3, #4]
 8004990:	767b      	strb	r3, [r7, #25]
    fw_info.version_patch = Host_Buffer[5];
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	795b      	ldrb	r3, [r3, #5]
 8004996:	76bb      	strb	r3, [r7, #26]

    status = Flash_Write_Metadata(&fw_info);
 8004998:	f107 030c 	add.w	r3, r7, #12
 800499c:	4618      	mov	r0, r3
 800499e:	f000 f867 	bl	8004a70 <Flash_Write_Metadata>
 80049a2:	4603      	mov	r3, r0
 80049a4:	77fb      	strb	r3, [r7, #31]
    Bootloader_Send_Data_To_Host((uint8_t*)&status, 1);
 80049a6:	f107 031f 	add.w	r3, r7, #31
 80049aa:	2101      	movs	r1, #1
 80049ac:	4618      	mov	r0, r3
 80049ae:	f7ff ff79 	bl	80048a4 <Bootloader_Send_Data_To_Host>
}
 80049b2:	3720      	adds	r7, #32
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <Get_Firmware_Version>:
/**
 * Lấy phiên bản firmware
 * @param Host_Buffer: Buffer chứa yêu cầu
 */
static void Get_Firmware_Version(uint8_t *Host_Buffer)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b088      	sub	sp, #32
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
    uint8_t status[6];
    memset(status, 0, sizeof(status));
 80049c0:	f107 0318 	add.w	r3, r7, #24
 80049c4:	2206      	movs	r2, #6
 80049c6:	2100      	movs	r1, #0
 80049c8:	4618      	mov	r0, r3
 80049ca:	f000 fa97 	bl	8004efc <memset>

    if(Host_Buffer[2] != 1)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	3302      	adds	r3, #2
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d008      	beq.n	80049ea <Get_Firmware_Version+0x32>
	{
		status[0] = FOTA_FAILED;
 80049d8:	2301      	movs	r3, #1
 80049da:	763b      	strb	r3, [r7, #24]
		Bootloader_Send_Data_To_Host((uint8_t*)status, 6);
 80049dc:	f107 0318 	add.w	r3, r7, #24
 80049e0:	2106      	movs	r1, #6
 80049e2:	4618      	mov	r0, r3
 80049e4:	f7ff ff5e 	bl	80048a4 <Bootloader_Send_Data_To_Host>
		return;
 80049e8:	e03c      	b.n	8004a64 <Get_Firmware_Version+0xac>
	}

	s_firmware_info fw_info;

	if(Flash_Read_Metadata(&fw_info) != FOTA_SUCCESS)
 80049ea:	f107 0308 	add.w	r3, r7, #8
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 f8a8 	bl	8004b44 <Flash_Read_Metadata>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d008      	beq.n	8004a0c <Get_Firmware_Version+0x54>
	{
		status[0] = FOTA_FAILED;
 80049fa:	2301      	movs	r3, #1
 80049fc:	763b      	strb	r3, [r7, #24]
		Bootloader_Send_Data_To_Host((uint8_t*)status, 6);
 80049fe:	f107 0318 	add.w	r3, r7, #24
 8004a02:	2106      	movs	r1, #6
 8004a04:	4618      	mov	r0, r3
 8004a06:	f7ff ff4d 	bl	80048a4 <Bootloader_Send_Data_To_Host>
		return;
 8004a0a:	e02b      	b.n	8004a64 <Get_Firmware_Version+0xac>
	}

	uint16_t fw_size = ceil(fw_info.length / 1024.0f);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	ee07 3a90 	vmov	s15, r3
 8004a12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a16:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8004a6c <Get_Firmware_Version+0xb4>
 8004a1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a1e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004a22:	eeb0 0b47 	vmov.f64	d0, d7
 8004a26:	f000 faa3 	bl	8004f70 <ceil>
 8004a2a:	eeb0 7b40 	vmov.f64	d7, d0
 8004a2e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8004a32:	ee17 3a90 	vmov	r3, s15
 8004a36:	83fb      	strh	r3, [r7, #30]
    status[0] = FOTA_SUCCESS;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	763b      	strb	r3, [r7, #24]
    status[1] = fw_info.version_major;
 8004a3c:	7d3b      	ldrb	r3, [r7, #20]
 8004a3e:	767b      	strb	r3, [r7, #25]
    status[2] = fw_info.version_minor;
 8004a40:	7d7b      	ldrb	r3, [r7, #21]
 8004a42:	76bb      	strb	r3, [r7, #26]
    status[3] = fw_info.version_patch;
 8004a44:	7dbb      	ldrb	r3, [r7, #22]
 8004a46:	76fb      	strb	r3, [r7, #27]
    status[4] = (uint8_t)(fw_size >> 8);
 8004a48:	8bfb      	ldrh	r3, [r7, #30]
 8004a4a:	0a1b      	lsrs	r3, r3, #8
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	773b      	strb	r3, [r7, #28]
    status[5] = (uint8_t)fw_size;
 8004a52:	8bfb      	ldrh	r3, [r7, #30]
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	777b      	strb	r3, [r7, #29]
    Bootloader_Send_Data_To_Host((uint8_t*)status, 6);
 8004a58:	f107 0318 	add.w	r3, r7, #24
 8004a5c:	2106      	movs	r1, #6
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7ff ff20 	bl	80048a4 <Bootloader_Send_Data_To_Host>
}
 8004a64:	3720      	adds	r7, #32
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	44800000 	.word	0x44800000

08004a70 <Flash_Write_Metadata>:
 * @param fw: Con trỏ tới thông tin firmware (s_firmware_info).
 * @param fw_number: Số thứ tự firmware (1 cho bank 1, 2 cho bank 2).
 * @return FLASH_PAYLOAD_WRITE_PASSED nếu thành công, FLASH_PAYLOAD_WRITE_FAILED nếu lỗi hoặc đầu vào không hợp lệ.
 */
static uint8_t Flash_Write_Metadata(s_firmware_info* fw_info)
{
 8004a70:	b5b0      	push	{r4, r5, r7, lr}
 8004a72:	b09c      	sub	sp, #112	@ 0x70
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
	if(fw_info == NULL) return FOTA_FAILED;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d101      	bne.n	8004a82 <Flash_Write_Metadata+0x12>
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e05a      	b.n	8004b38 <Flash_Write_Metadata+0xc8>

    uint32_t metadata_addr = METADATA_MEM_BASE;
 8004a82:	4b2f      	ldr	r3, [pc, #188]	@ (8004b40 <Flash_Write_Metadata+0xd0>)
 8004a84:	66bb      	str	r3, [r7, #104]	@ 0x68
    uint32_t fw_info_size = sizeof(s_firmware_info);
 8004a86:	2310      	movs	r3, #16
 8004a88:	667b      	str	r3, [r7, #100]	@ 0x64
    /* Chuẩn bị mảng tạm */
    uint8_t temp_buffer[64] __attribute__((aligned(4))); /* Đủ lớn cho metadata, căn chỉnh 4 byte */
    memset(temp_buffer, 0xFF, sizeof(temp_buffer));
 8004a8a:	f107 0320 	add.w	r3, r7, #32
 8004a8e:	2240      	movs	r2, #64	@ 0x40
 8004a90:	21ff      	movs	r1, #255	@ 0xff
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 fa32 	bl	8004efc <memset>
    memcpy(temp_buffer, fw_info, fw_info_size);
 8004a98:	f107 0320 	add.w	r3, r7, #32
 8004a9c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004a9e:	6879      	ldr	r1, [r7, #4]
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f000 fa57 	bl	8004f54 <memcpy>

    HAL_FLASH_Unlock();
 8004aa6:	f7fc fc1b 	bl	80012e0 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef EraseInitStruct = {0};
 8004aaa:	f107 030c 	add.w	r3, r7, #12
 8004aae:	2200      	movs	r2, #0
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	605a      	str	r2, [r3, #4]
 8004ab4:	609a      	str	r2, [r3, #8]
 8004ab6:	60da      	str	r2, [r3, #12]
 8004ab8:	611a      	str	r2, [r3, #16]
	uint32_t SectorError = 0;
 8004aba:	2300      	movs	r3, #0
 8004abc:	60bb      	str	r3, [r7, #8]
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	60fb      	str	r3, [r7, #12]
	//EraseInitStruct.Banks = FLASH_BANK_1;
	EraseInitStruct.Sector = 3; 						// Metadata ở Sector 3
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	617b      	str	r3, [r7, #20]
	EraseInitStruct.NbSectors = 1;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	61bb      	str	r3, [r7, #24]
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8004aca:	2302      	movs	r3, #2
 8004acc:	61fb      	str	r3, [r7, #28]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 8004ace:	f107 0208 	add.w	r2, r7, #8
 8004ad2:	f107 030c 	add.w	r3, r7, #12
 8004ad6:	4611      	mov	r1, r2
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f7fc fd63 	bl	80015a4 <HAL_FLASHEx_Erase>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d003      	beq.n	8004aec <Flash_Write_Metadata+0x7c>
	{
		HAL_FLASH_Lock();
 8004ae4:	f7fc fc1e 	bl	8001324 <HAL_FLASH_Lock>
		return FOTA_FAILED;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e025      	b.n	8004b38 <Flash_Write_Metadata+0xc8>
	}

    for (uint32_t i = 0; i < fw_info_size; i += 4)
 8004aec:	2300      	movs	r3, #0
 8004aee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004af0:	e01b      	b.n	8004b2a <Flash_Write_Metadata+0xba>
    {
        uint32_t temp_data = *(uint32_t *)(temp_buffer + i);
 8004af2:	f107 0220 	add.w	r2, r7, #32
 8004af6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004af8:	4413      	add	r3, r2
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	663b      	str	r3, [r7, #96]	@ 0x60
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, metadata_addr + i, temp_data) != HAL_OK)
 8004afe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004b00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b02:	18d1      	adds	r1, r2, r3
 8004b04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b06:	2200      	movs	r2, #0
 8004b08:	461c      	mov	r4, r3
 8004b0a:	4615      	mov	r5, r2
 8004b0c:	4622      	mov	r2, r4
 8004b0e:	462b      	mov	r3, r5
 8004b10:	2002      	movs	r0, #2
 8004b12:	f7fc fb8b 	bl	800122c <HAL_FLASH_Program>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d003      	beq.n	8004b24 <Flash_Write_Metadata+0xb4>
        {
            HAL_FLASH_Lock();
 8004b1c:	f7fc fc02 	bl	8001324 <HAL_FLASH_Lock>
            return FOTA_FAILED;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e009      	b.n	8004b38 <Flash_Write_Metadata+0xc8>
    for (uint32_t i = 0; i < fw_info_size; i += 4)
 8004b24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b26:	3304      	adds	r3, #4
 8004b28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b2a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d3df      	bcc.n	8004af2 <Flash_Write_Metadata+0x82>
        }
    }

    HAL_FLASH_Lock();
 8004b32:	f7fc fbf7 	bl	8001324 <HAL_FLASH_Lock>
    return FOTA_SUCCESS;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3770      	adds	r7, #112	@ 0x70
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bdb0      	pop	{r4, r5, r7, pc}
 8004b40:	08018000 	.word	0x08018000

08004b44 <Flash_Read_Metadata>:
 * @param fw_number: Số thứ tự firmware (1 cho bank 1, 2 cho bank 2).
 * @return FLASH_PAYLOAD_WRITE_PASSED nếu đọc thành công và metadata hợp lệ,
 *         FLASH_PAYLOAD_WRITE_FAILED nếu fw_number không hợp lệ hoặc metadata không hợp lệ.
 */
static uint8_t Flash_Read_Metadata(s_firmware_info* fw_info)
{
 8004b44:	b5b0      	push	{r4, r5, r7, lr}
 8004b46:	b08c      	sub	sp, #48	@ 0x30
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
	uint32_t metadata_addr = METADATA_MEM_BASE;
 8004b4c:	4b17      	ldr	r3, [pc, #92]	@ (8004bac <Flash_Read_Metadata+0x68>)
 8004b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    uint8_t data[32];
    uint32_t fw_info_size = sizeof(s_firmware_info);
 8004b50:	2310      	movs	r3, #16
 8004b52:	62bb      	str	r3, [r7, #40]	@ 0x28

    memcpy(data, (void*)metadata_addr, sizeof(data));
 8004b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b56:	f107 0408 	add.w	r4, r7, #8
 8004b5a:	461d      	mov	r5, r3
 8004b5c:	6828      	ldr	r0, [r5, #0]
 8004b5e:	6869      	ldr	r1, [r5, #4]
 8004b60:	68aa      	ldr	r2, [r5, #8]
 8004b62:	68eb      	ldr	r3, [r5, #12]
 8004b64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004b66:	6928      	ldr	r0, [r5, #16]
 8004b68:	6969      	ldr	r1, [r5, #20]
 8004b6a:	69aa      	ldr	r2, [r5, #24]
 8004b6c:	69eb      	ldr	r3, [r5, #28]
 8004b6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    memcpy(fw_info, data, fw_info_size);
 8004b70:	f107 0308 	add.w	r3, r7, #8
 8004b74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b76:	4619      	mov	r1, r3
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f9eb 	bl	8004f54 <memcpy>

    if((fw_info->address == 0xffffffff)||
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b86:	d009      	beq.n	8004b9c <Flash_Read_Metadata+0x58>
	(fw_info->length == 0xffffffff)||
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
    if((fw_info->address == 0xffffffff)||
 8004b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b90:	d004      	beq.n	8004b9c <Flash_Read_Metadata+0x58>
	(fw_info->crc == 0xffffffff))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	689b      	ldr	r3, [r3, #8]
	(fw_info->length == 0xffffffff)||
 8004b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9a:	d101      	bne.n	8004ba0 <Flash_Read_Metadata+0x5c>
    	return FOTA_FAILED;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e000      	b.n	8004ba2 <Flash_Read_Metadata+0x5e>
    return FOTA_SUCCESS;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3730      	adds	r7, #48	@ 0x30
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bdb0      	pop	{r4, r5, r7, pc}
 8004baa:	bf00      	nop
 8004bac:	08018000 	.word	0x08018000

08004bb0 <Firmware_Check_Available>:

/**
 * Kiểm tra firmware có sẵn
 */
static uint8_t Firmware_Check_Available(void)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
    uint32_t CRC_Result = 0;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	617b      	str	r3, [r7, #20]
    s_firmware_info fw_info;

    // Kiểm tra Firmware 1
    if(Flash_Read_Metadata(&fw_info) == FOTA_FAILED)	return FOTA_FAILED;
 8004bba:	463b      	mov	r3, r7
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f7ff ffc1 	bl	8004b44 <Flash_Read_Metadata>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d101      	bne.n	8004bcc <Firmware_Check_Available+0x1c>
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e03d      	b.n	8004c48 <Firmware_Check_Available+0x98>

    if(fw_info.address != FIRMWARE1_MEM_BASE) return FOTA_FAILED;
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	4a20      	ldr	r2, [pc, #128]	@ (8004c50 <Firmware_Check_Available+0xa0>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d001      	beq.n	8004bd8 <Firmware_Check_Available+0x28>
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e037      	b.n	8004c48 <Firmware_Check_Available+0x98>
    if (fw_info.length > 0)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d033      	beq.n	8004c46 <Firmware_Check_Available+0x96>
    {
		CRC_Result = Firmware_CRC_Verification(fw_info.address, fw_info.length);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	4611      	mov	r1, r2
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7ff fe6d 	bl	80048c4 <Firmware_CRC_Verification>
 8004bea:	6178      	str	r0, [r7, #20]
		if (CRC_Result != fw_info.crc)
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d01a      	beq.n	8004c2a <Firmware_Check_Available+0x7a>
		{
			if (Flash_CopyData(FIRMWARE2_MEM_BASE, FIRMWARE1_MEM_BASE, fw_info.length) != FOTA_SUCCESS)		//copy fw2 to fw1 base
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	4915      	ldr	r1, [pc, #84]	@ (8004c50 <Firmware_Check_Available+0xa0>)
 8004bfa:	4816      	ldr	r0, [pc, #88]	@ (8004c54 <Firmware_Check_Available+0xa4>)
 8004bfc:	f000 f82e 	bl	8004c5c <Flash_CopyData>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00a      	beq.n	8004c1c <Firmware_Check_Available+0x6c>
			{
				if (Flash_CopyData(FIRMWARE3_MEM_BASE, FIRMWARE1_MEM_BASE, fw_info.length) != FOTA_SUCCESS)		//copy fw3 to fw1 base
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	4911      	ldr	r1, [pc, #68]	@ (8004c50 <Firmware_Check_Available+0xa0>)
 8004c0c:	4812      	ldr	r0, [pc, #72]	@ (8004c58 <Firmware_Check_Available+0xa8>)
 8004c0e:	f000 f825 	bl	8004c5c <Flash_CopyData>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d001      	beq.n	8004c1c <Firmware_Check_Available+0x6c>
				{
					return FOTA_FAILED;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e015      	b.n	8004c48 <Firmware_Check_Available+0x98>
				}
			}
			CRC_Result = Firmware_CRC_Verification(fw_info.address, fw_info.length);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	4611      	mov	r1, r2
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7ff fe4e 	bl	80048c4 <Firmware_CRC_Verification>
 8004c28:	6178      	str	r0, [r7, #20]
		}

		if (CRC_Result == fw_info.crc)
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d109      	bne.n	8004c46 <Firmware_Check_Available+0x96>
		{
			uint32_t app_address = FIRMWARE1_MEM_BASE;
 8004c32:	4b07      	ldr	r3, [pc, #28]	@ (8004c50 <Firmware_Check_Available+0xa0>)
 8004c34:	613b      	str	r3, [r7, #16]
			if(Jump_To_App(app_address) != FOTA_SUCCESS) return FOTA_FAILED;
 8004c36:	6938      	ldr	r0, [r7, #16]
 8004c38:	f7ff fb98 	bl	800436c <Jump_To_App>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d001      	beq.n	8004c46 <Firmware_Check_Available+0x96>
 8004c42:	2301      	movs	r3, #1
 8004c44:	e000      	b.n	8004c48 <Firmware_Check_Available+0x98>
		}
    }
    return FOTA_FAILED;
 8004c46:	2301      	movs	r3, #1
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3718      	adds	r7, #24
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	08020000 	.word	0x08020000
 8004c54:	08080000 	.word	0x08080000
 8004c58:	080c0000 	.word	0x080c0000

08004c5c <Flash_CopyData>:

static uint8_t Flash_CopyData(uint32_t src_addr, uint32_t dst_addr, uint32_t length)
{
 8004c5c:	b5b0      	push	{r4, r5, r7, lr}
 8004c5e:	b088      	sub	sp, #32
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
    if (length == 0)  return FOTA_FAILED;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <Flash_CopyData+0x16>
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e044      	b.n	8004cfc <Flash_CopyData+0xa0>
	// First clear flash fw1
	if (Perform_Flash_Erase(FIRMWARE1_SECTOR, FIRMWARE1_NUM_SECTORS) == FOTA_FAILED)	return FOTA_FAILED;
 8004c72:	2102      	movs	r1, #2
 8004c74:	2004      	movs	r0, #4
 8004c76:	f7ff fc26 	bl	80044c6 <Perform_Flash_Erase>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d101      	bne.n	8004c84 <Flash_CopyData+0x28>
 8004c80:	2301      	movs	r3, #1
 8004c82:	e03b      	b.n	8004cfc <Flash_CopyData+0xa0>

	HAL_FLASH_Unlock();
 8004c84:	f7fc fb2c 	bl	80012e0 <HAL_FLASH_Unlock>

    uint32_t i = 0;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	61fb      	str	r3, [r7, #28]
    while (i < length)
 8004c8c:	e02f      	b.n	8004cee <Flash_CopyData+0x92>
    {
    	uint8_t temp_buffer[4] __attribute__((aligned(4)));
		memset(temp_buffer, 0xFF, 4);
 8004c8e:	f107 0314 	add.w	r3, r7, #20
 8004c92:	2204      	movs	r2, #4
 8004c94:	21ff      	movs	r1, #255	@ 0xff
 8004c96:	4618      	mov	r0, r3
 8004c98:	f000 f930 	bl	8004efc <memset>
        uint16_t bytes_to_write = (length - i > 4) ? 4 : (length - i);
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b04      	cmp	r3, #4
 8004ca4:	bf28      	it	cs
 8004ca6:	2304      	movcs	r3, #4
 8004ca8:	837b      	strh	r3, [r7, #26]
        memcpy(temp_buffer, (void *)(src_addr + i), bytes_to_write);
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	4413      	add	r3, r2
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	8b7a      	ldrh	r2, [r7, #26]
 8004cb4:	f107 0314 	add.w	r3, r7, #20
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f000 f94b 	bl	8004f54 <memcpy>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dst_addr + i, *(uint32_t *)temp_buffer) != HAL_OK)
 8004cbe:	68ba      	ldr	r2, [r7, #8]
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	18d1      	adds	r1, r2, r3
 8004cc4:	f107 0314 	add.w	r3, r7, #20
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	461c      	mov	r4, r3
 8004cce:	4615      	mov	r5, r2
 8004cd0:	4622      	mov	r2, r4
 8004cd2:	462b      	mov	r3, r5
 8004cd4:	2002      	movs	r0, #2
 8004cd6:	f7fc faa9 	bl	800122c <HAL_FLASH_Program>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d003      	beq.n	8004ce8 <Flash_CopyData+0x8c>
        {
            HAL_FLASH_Lock();
 8004ce0:	f7fc fb20 	bl	8001324 <HAL_FLASH_Lock>
            return FOTA_FAILED;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e009      	b.n	8004cfc <Flash_CopyData+0xa0>
        }
        i += 4; // Tăng bước nhảy 4 byte
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	3304      	adds	r3, #4
 8004cec:	61fb      	str	r3, [r7, #28]
    while (i < length)
 8004cee:	69fa      	ldr	r2, [r7, #28]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d3cb      	bcc.n	8004c8e <Flash_CopyData+0x32>
    }

	HAL_FLASH_Lock();
 8004cf6:	f7fc fb15 	bl	8001324 <HAL_FLASH_Lock>
	return FOTA_SUCCESS;
 8004cfa:	2300      	movs	r3, #0
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3720      	adds	r7, #32
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bdb0      	pop	{r4, r5, r7, pc}

08004d04 <validate_no_init_vars>:
    no_init_vars.reset_wdg_id = 0;
    DisableBackupRAM();
}

void validate_no_init_vars(void)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	af00      	add	r7, sp, #0
	EnableBackupRAM();
 8004d08:	f000 f82e 	bl	8004d68 <EnableBackupRAM>
    if (no_init_vars.magic != WDG_NO_INIT_VARS_MAGIC)
 8004d0c:	4b13      	ldr	r3, [pc, #76]	@ (8004d5c <validate_no_init_vars+0x58>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a13      	ldr	r2, [pc, #76]	@ (8004d60 <validate_no_init_vars+0x5c>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d00d      	beq.n	8004d32 <validate_no_init_vars+0x2e>
    {
        memset(&no_init_vars, 0, sizeof(no_init_vars));
 8004d16:	220c      	movs	r2, #12
 8004d18:	2100      	movs	r1, #0
 8004d1a:	4810      	ldr	r0, [pc, #64]	@ (8004d5c <validate_no_init_vars+0x58>)
 8004d1c:	f000 f8ee 	bl	8004efc <memset>
        no_init_vars.magic = WDG_NO_INIT_VARS_MAGIC;
 8004d20:	4b0e      	ldr	r3, [pc, #56]	@ (8004d5c <validate_no_init_vars+0x58>)
 8004d22:	4a0f      	ldr	r2, [pc, #60]	@ (8004d60 <validate_no_init_vars+0x5c>)
 8004d24:	601a      	str	r2, [r3, #0]
        no_init_vars.reset_cause = RESET_CAUSE_NORMAL;
 8004d26:	4b0d      	ldr	r3, [pc, #52]	@ (8004d5c <validate_no_init_vars+0x58>)
 8004d28:	2200      	movs	r2, #0
 8004d2a:	605a      	str	r2, [r3, #4]
        no_init_vars.reset_wdg_id = 0xFF;
 8004d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d5c <validate_no_init_vars+0x58>)
 8004d2e:	22ff      	movs	r2, #255	@ 0xff
 8004d30:	609a      	str	r2, [r3, #8]

    }

    if (no_init_vars.reset_cause == RESET_CAUSE_BOOTLOADER)
 8004d32:	4b0a      	ldr	r3, [pc, #40]	@ (8004d5c <validate_no_init_vars+0x58>)
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d104      	bne.n	8004d44 <validate_no_init_vars+0x40>
    {
		boot_timeout = BLD_TIMEOUT;
 8004d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004d64 <validate_no_init_vars+0x60>)
 8004d3c:	f247 5230 	movw	r2, #30000	@ 0x7530
 8004d40:	601a      	str	r2, [r3, #0]
 8004d42:	e007      	b.n	8004d54 <validate_no_init_vars+0x50>
    }

    else if (no_init_vars.reset_cause == RESET_CAUSE_NORMAL)
 8004d44:	4b05      	ldr	r3, [pc, #20]	@ (8004d5c <validate_no_init_vars+0x58>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d103      	bne.n	8004d54 <validate_no_init_vars+0x50>
	{
		boot_timeout = BLD_TIMEOUT_NORMAL;
 8004d4c:	4b05      	ldr	r3, [pc, #20]	@ (8004d64 <validate_no_init_vars+0x60>)
 8004d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d52:	601a      	str	r2, [r3, #0]
	}

    DisableBackupRAM();
 8004d54:	f000 f82c 	bl	8004db0 <DisableBackupRAM>
    return;
 8004d58:	bf00      	nop
}
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	40024000 	.word	0x40024000
 8004d60:	deaddead 	.word	0xdeaddead
 8004d64:	200002d8 	.word	0x200002d8

08004d68 <EnableBackupRAM>:

static void EnableBackupRAM(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b082      	sub	sp, #8
 8004d6c:	af00      	add	r7, sp, #0
    HAL_PWR_EnableBkUpAccess();
 8004d6e:	f7fc fef5 	bl	8001b5c <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_BKPSRAM_CLK_ENABLE();
 8004d72:	4b0d      	ldr	r3, [pc, #52]	@ (8004da8 <EnableBackupRAM+0x40>)
 8004d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d76:	4a0c      	ldr	r2, [pc, #48]	@ (8004da8 <EnableBackupRAM+0x40>)
 8004d78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004da8 <EnableBackupRAM+0x40>)
 8004d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d86:	607b      	str	r3, [r7, #4]
 8004d88:	687b      	ldr	r3, [r7, #4]
    HAL_PWREx_EnableBkUpReg();
 8004d8a:	f7fc ff07 	bl	8001b9c <HAL_PWREx_EnableBkUpReg>
    while (!__HAL_PWR_GET_FLAG(PWR_FLAG_BRR));
 8004d8e:	bf00      	nop
 8004d90:	4b06      	ldr	r3, [pc, #24]	@ (8004dac <EnableBackupRAM+0x44>)
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f003 0308 	and.w	r3, r3, #8
 8004d98:	2b08      	cmp	r3, #8
 8004d9a:	d1f9      	bne.n	8004d90 <EnableBackupRAM+0x28>
}
 8004d9c:	bf00      	nop
 8004d9e:	bf00      	nop
 8004da0:	3708      	adds	r7, #8
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40023800 	.word	0x40023800
 8004dac:	40007000 	.word	0x40007000

08004db0 <DisableBackupRAM>:

static void DisableBackupRAM(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	af00      	add	r7, sp, #0
    HAL_PWREx_DisableBkUpReg();
 8004db4:	f7fc ff1e 	bl	8001bf4 <HAL_PWREx_DisableBkUpReg>
    __HAL_RCC_BKPSRAM_CLK_DISABLE();
 8004db8:	4b04      	ldr	r3, [pc, #16]	@ (8004dcc <DisableBackupRAM+0x1c>)
 8004dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dbc:	4a03      	ldr	r2, [pc, #12]	@ (8004dcc <DisableBackupRAM+0x1c>)
 8004dbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dc2:	6313      	str	r3, [r2, #48]	@ 0x30
    HAL_PWR_DisableBkUpAccess();
 8004dc4:	f7fc feda 	bl	8001b7c <HAL_PWR_DisableBkUpAccess>
}
 8004dc8:	bf00      	nop
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	40023800 	.word	0x40023800

08004dd0 <SchedulerSysTickIntHandler>:
//! \return None.
//
//*****************************************************************************
void
SchedulerSysTickIntHandler(void)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	af00      	add	r7, sp, #0
    g_ui32SchedulerTickCount++;
 8004dd4:	4b09      	ldr	r3, [pc, #36]	@ (8004dfc <SchedulerSysTickIntHandler+0x2c>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	3301      	adds	r3, #1
 8004dda:	4a08      	ldr	r2, [pc, #32]	@ (8004dfc <SchedulerSysTickIntHandler+0x2c>)
 8004ddc:	6013      	str	r3, [r2, #0]
    if(boot_timeout)	boot_timeout--;
 8004dde:	4b08      	ldr	r3, [pc, #32]	@ (8004e00 <SchedulerSysTickIntHandler+0x30>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d004      	beq.n	8004df0 <SchedulerSysTickIntHandler+0x20>
 8004de6:	4b06      	ldr	r3, [pc, #24]	@ (8004e00 <SchedulerSysTickIntHandler+0x30>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	3b01      	subs	r3, #1
 8004dec:	4a04      	ldr	r2, [pc, #16]	@ (8004e00 <SchedulerSysTickIntHandler+0x30>)
 8004dee:	6013      	str	r3, [r2, #0]
}
 8004df0:	bf00      	nop
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	20000378 	.word	0x20000378
 8004e00:	200002d8 	.word	0x200002d8

08004e04 <SchedulerInit>:
//!
//! \return None.
//
//*****************************************************************************
void SchedulerInit(uint32_t TicksPerSecond)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((SystemCoreClock / TicksPerSecond) - 1UL);  /* set reload register */
 8004e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004e3c <SchedulerInit+0x38>)
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e16:	4a0a      	ldr	r2, [pc, #40]	@ (8004e40 <SchedulerInit+0x3c>)
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8004e1c:	4b08      	ldr	r3, [pc, #32]	@ (8004e40 <SchedulerInit+0x3c>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e22:	4b07      	ldr	r3, [pc, #28]	@ (8004e40 <SchedulerInit+0x3c>)
 8004e24:	2207      	movs	r2, #7
 8004e26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk	|
				   SysTick_CTRL_TICKINT_Msk;                   /* Enable the Systick Timer interrupt */
  SchedulerTickPerSecond = TicksPerSecond;
 8004e28:	4a06      	ldr	r2, [pc, #24]	@ (8004e44 <SchedulerInit+0x40>)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6013      	str	r3, [r2, #0]
}
 8004e2e:	bf00      	nop
 8004e30:	370c      	adds	r7, #12
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	20000040 	.word	0x20000040
 8004e40:	e000e010 	.word	0xe000e010
 8004e44:	20000050 	.word	0x20000050

08004e48 <SchedulerRun>:
//! \return None.
//
//*****************************************************************************
void
SchedulerRun(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
    tSchedulerTask *pi16Task;

    //
    // Loop through each task in the task table.
    //
    for(ui32Loop = 0; ui32Loop < g_ui32SchedulerNumTasks; ui32Loop++)
 8004e4e:	2300      	movs	r3, #0
 8004e50:	607b      	str	r3, [r7, #4]
 8004e52:	e022      	b.n	8004e9a <SchedulerRun+0x52>
    {
        //
        // Get a pointer to the task information.
        //
        pi16Task = &g_psSchedulerTable[ui32Loop];
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	4613      	mov	r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	4a14      	ldr	r2, [pc, #80]	@ (8004eb0 <SchedulerRun+0x68>)
 8004e60:	4413      	add	r3, r2
 8004e62:	603b      	str	r3, [r7, #0]

        //
        // Is this task active and, if so, is it time to call it's function?
        //
        if(pi16Task->bActive &&
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	7c1b      	ldrb	r3, [r3, #16]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d013      	beq.n	8004e94 <SchedulerRun+0x4c>
           (SchedulerElapsedTicksGet(pi16Task->ui32LastCall) >=
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	4618      	mov	r0, r3
 8004e72:	f000 f823 	bl	8004ebc <SchedulerElapsedTicksGet>
 8004e76:	4602      	mov	r2, r0
            pi16Task->ui32FrequencyTicks))
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
        if(pi16Task->bActive &&
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d309      	bcc.n	8004e94 <SchedulerRun+0x4c>
        {
            //
            // Remember the timestamp at which we make the function call.
            //
            pi16Task->ui32LastCall = g_ui32SchedulerTickCount;
 8004e80:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb4 <SchedulerRun+0x6c>)
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	60da      	str	r2, [r3, #12]

            //
            // Call the task function, passing the provided parameter.
            //
            pi16Task->pfnFunction(pi16Task->pvParam);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	683a      	ldr	r2, [r7, #0]
 8004e8e:	6852      	ldr	r2, [r2, #4]
 8004e90:	4610      	mov	r0, r2
 8004e92:	4798      	blx	r3
    for(ui32Loop = 0; ui32Loop < g_ui32SchedulerNumTasks; ui32Loop++)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	3301      	adds	r3, #1
 8004e98:	607b      	str	r3, [r7, #4]
 8004e9a:	4b07      	ldr	r3, [pc, #28]	@ (8004eb8 <SchedulerRun+0x70>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d3d7      	bcc.n	8004e54 <SchedulerRun+0xc>
        }
    }
}
 8004ea4:	bf00      	nop
 8004ea6:	bf00      	nop
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	20000004 	.word	0x20000004
 8004eb4:	20000378 	.word	0x20000378
 8004eb8:	20000000 	.word	0x20000000

08004ebc <SchedulerElapsedTicksGet>:
//! \return The number of ticks elapsed since the provided tick count.
//
//*****************************************************************************
uint32_t
SchedulerElapsedTicksGet(uint32_t ui32TickCount)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
    //
    // Determine the calculation based upon whether the global tick count has
    // wrapped since the passed ui32TickCount.
    //
    return(SchedulerElapsedTicksCalc(ui32TickCount, g_ui32SchedulerTickCount));
 8004ec4:	4b05      	ldr	r3, [pc, #20]	@ (8004edc <SchedulerElapsedTicksGet+0x20>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4619      	mov	r1, r3
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f808 	bl	8004ee0 <SchedulerElapsedTicksCalc>
 8004ed0:	4603      	mov	r3, r0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3708      	adds	r7, #8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	20000378 	.word	0x20000378

08004ee0 <SchedulerElapsedTicksCalc>:
//! counts.
//
//*****************************************************************************
uint32_t
SchedulerElapsedTicksCalc(uint32_t ui32TickStart, uint32_t ui32TickEnd)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
    return((ui32TickEnd > ui32TickStart) ? (ui32TickEnd - ui32TickStart) :
 8004eea:	683a      	ldr	r2, [r7, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	1ad3      	subs	r3, r2, r3
           ((0xFFFFFFFF - ui32TickStart) + ui32TickEnd + 1));
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <memset>:
 8004efc:	4402      	add	r2, r0
 8004efe:	4603      	mov	r3, r0
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d100      	bne.n	8004f06 <memset+0xa>
 8004f04:	4770      	bx	lr
 8004f06:	f803 1b01 	strb.w	r1, [r3], #1
 8004f0a:	e7f9      	b.n	8004f00 <memset+0x4>

08004f0c <__libc_init_array>:
 8004f0c:	b570      	push	{r4, r5, r6, lr}
 8004f0e:	4d0d      	ldr	r5, [pc, #52]	@ (8004f44 <__libc_init_array+0x38>)
 8004f10:	4c0d      	ldr	r4, [pc, #52]	@ (8004f48 <__libc_init_array+0x3c>)
 8004f12:	1b64      	subs	r4, r4, r5
 8004f14:	10a4      	asrs	r4, r4, #2
 8004f16:	2600      	movs	r6, #0
 8004f18:	42a6      	cmp	r6, r4
 8004f1a:	d109      	bne.n	8004f30 <__libc_init_array+0x24>
 8004f1c:	4d0b      	ldr	r5, [pc, #44]	@ (8004f4c <__libc_init_array+0x40>)
 8004f1e:	4c0c      	ldr	r4, [pc, #48]	@ (8004f50 <__libc_init_array+0x44>)
 8004f20:	f000 f89a 	bl	8005058 <_init>
 8004f24:	1b64      	subs	r4, r4, r5
 8004f26:	10a4      	asrs	r4, r4, #2
 8004f28:	2600      	movs	r6, #0
 8004f2a:	42a6      	cmp	r6, r4
 8004f2c:	d105      	bne.n	8004f3a <__libc_init_array+0x2e>
 8004f2e:	bd70      	pop	{r4, r5, r6, pc}
 8004f30:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f34:	4798      	blx	r3
 8004f36:	3601      	adds	r6, #1
 8004f38:	e7ee      	b.n	8004f18 <__libc_init_array+0xc>
 8004f3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f3e:	4798      	blx	r3
 8004f40:	3601      	adds	r6, #1
 8004f42:	e7f2      	b.n	8004f2a <__libc_init_array+0x1e>
 8004f44:	08005094 	.word	0x08005094
 8004f48:	08005094 	.word	0x08005094
 8004f4c:	08005094 	.word	0x08005094
 8004f50:	08005098 	.word	0x08005098

08004f54 <memcpy>:
 8004f54:	440a      	add	r2, r1
 8004f56:	4291      	cmp	r1, r2
 8004f58:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f5c:	d100      	bne.n	8004f60 <memcpy+0xc>
 8004f5e:	4770      	bx	lr
 8004f60:	b510      	push	{r4, lr}
 8004f62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f6a:	4291      	cmp	r1, r2
 8004f6c:	d1f9      	bne.n	8004f62 <memcpy+0xe>
 8004f6e:	bd10      	pop	{r4, pc}

08004f70 <ceil>:
 8004f70:	ee10 1a90 	vmov	r1, s1
 8004f74:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004f78:	ee10 0a10 	vmov	r0, s0
 8004f7c:	f2a2 33ff 	subw	r3, r2, #1023	@ 0x3ff
 8004f80:	2b13      	cmp	r3, #19
 8004f82:	b530      	push	{r4, r5, lr}
 8004f84:	4605      	mov	r5, r0
 8004f86:	dc2e      	bgt.n	8004fe6 <ceil+0x76>
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	da12      	bge.n	8004fb2 <ceil+0x42>
 8004f8c:	ed9f 7b2e 	vldr	d7, [pc, #184]	@ 8005048 <ceil+0xd8>
 8004f90:	ee30 0b07 	vadd.f64	d0, d0, d7
 8004f94:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f9c:	dd04      	ble.n	8004fa8 <ceil+0x38>
 8004f9e:	2900      	cmp	r1, #0
 8004fa0:	db4b      	blt.n	800503a <ceil+0xca>
 8004fa2:	4308      	orrs	r0, r1
 8004fa4:	d14d      	bne.n	8005042 <ceil+0xd2>
 8004fa6:	4601      	mov	r1, r0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	4602      	mov	r2, r0
 8004fac:	ec43 2b10 	vmov	d0, r2, r3
 8004fb0:	e020      	b.n	8004ff4 <ceil+0x84>
 8004fb2:	4a27      	ldr	r2, [pc, #156]	@ (8005050 <ceil+0xe0>)
 8004fb4:	411a      	asrs	r2, r3
 8004fb6:	ea01 0402 	and.w	r4, r1, r2
 8004fba:	4304      	orrs	r4, r0
 8004fbc:	d01a      	beq.n	8004ff4 <ceil+0x84>
 8004fbe:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8005048 <ceil+0xd8>
 8004fc2:	ee30 0b07 	vadd.f64	d0, d0, d7
 8004fc6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fce:	ddeb      	ble.n	8004fa8 <ceil+0x38>
 8004fd0:	2900      	cmp	r1, #0
 8004fd2:	bfc2      	ittt	gt
 8004fd4:	f44f 1080 	movgt.w	r0, #1048576	@ 0x100000
 8004fd8:	fa40 f303 	asrgt.w	r3, r0, r3
 8004fdc:	18c9      	addgt	r1, r1, r3
 8004fde:	ea21 0102 	bic.w	r1, r1, r2
 8004fe2:	2000      	movs	r0, #0
 8004fe4:	e7e0      	b.n	8004fa8 <ceil+0x38>
 8004fe6:	2b33      	cmp	r3, #51	@ 0x33
 8004fe8:	dd05      	ble.n	8004ff6 <ceil+0x86>
 8004fea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fee:	d101      	bne.n	8004ff4 <ceil+0x84>
 8004ff0:	ee30 0b00 	vadd.f64	d0, d0, d0
 8004ff4:	bd30      	pop	{r4, r5, pc}
 8004ff6:	f2a2 4413 	subw	r4, r2, #1043	@ 0x413
 8004ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8004ffe:	40e2      	lsrs	r2, r4
 8005000:	4210      	tst	r0, r2
 8005002:	d0f7      	beq.n	8004ff4 <ceil+0x84>
 8005004:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8005048 <ceil+0xd8>
 8005008:	ee30 0b07 	vadd.f64	d0, d0, d7
 800500c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005014:	ddc8      	ble.n	8004fa8 <ceil+0x38>
 8005016:	2900      	cmp	r1, #0
 8005018:	dd02      	ble.n	8005020 <ceil+0xb0>
 800501a:	2b14      	cmp	r3, #20
 800501c:	d103      	bne.n	8005026 <ceil+0xb6>
 800501e:	3101      	adds	r1, #1
 8005020:	ea20 0002 	bic.w	r0, r0, r2
 8005024:	e7c0      	b.n	8004fa8 <ceil+0x38>
 8005026:	2401      	movs	r4, #1
 8005028:	f1c3 0334 	rsb	r3, r3, #52	@ 0x34
 800502c:	fa04 f303 	lsl.w	r3, r4, r3
 8005030:	4418      	add	r0, r3
 8005032:	4285      	cmp	r5, r0
 8005034:	bf88      	it	hi
 8005036:	1909      	addhi	r1, r1, r4
 8005038:	e7f2      	b.n	8005020 <ceil+0xb0>
 800503a:	2000      	movs	r0, #0
 800503c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005040:	e7b2      	b.n	8004fa8 <ceil+0x38>
 8005042:	4904      	ldr	r1, [pc, #16]	@ (8005054 <ceil+0xe4>)
 8005044:	2000      	movs	r0, #0
 8005046:	e7af      	b.n	8004fa8 <ceil+0x38>
 8005048:	8800759c 	.word	0x8800759c
 800504c:	7e37e43c 	.word	0x7e37e43c
 8005050:	000fffff 	.word	0x000fffff
 8005054:	3ff00000 	.word	0x3ff00000

08005058 <_init>:
 8005058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800505a:	bf00      	nop
 800505c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800505e:	bc08      	pop	{r3}
 8005060:	469e      	mov	lr, r3
 8005062:	4770      	bx	lr

08005064 <_fini>:
 8005064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005066:	bf00      	nop
 8005068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800506a:	bc08      	pop	{r3}
 800506c:	469e      	mov	lr, r3
 800506e:	4770      	bx	lr
