{
  "design_name": "edge_detect",
  "trial_num": 1,
  "created_at": "2026-02-03T16:53:20.904341",
  "total_layers": 3,
  "layer_outputs": {
    "0": [
      {
        "code": "module edge_detect (\n    input wire clk,\n    input wire rst_n,\n    input wire a,\n    output reg rise,\n    output reg down\n);\n\nreg a_reg;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        a_reg <= 0;\n        rise <= 0;\n        down <= 0;\n    end else begin\n        a_reg <= a;\n        if (a && !a_reg) begin\n            rise <= 1;\n            down <= 0;\n        end else if (!a && a_reg) begin\n            rise <= 0;\n            down <= 1;\n        end else begin\n            rise <= 0;\n            down <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:53:23.648549",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:53:21.811020"
        }
      },
      {
        "code": "module edge_detect (\n    input wire clk,\n    input wire rst_n,\n    input wire a,\n    output reg rise,\n    output reg down\n);\n\nreg [1:0] a_reg;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        a_reg <= 2'b0;\n        rise <= 1'b0;\n        down <= 1'b0;\n    end else begin\n        a_reg <= {a_reg[0], a};\n        if (a_reg == 2'b01)\n            rise <= 1'b1;\n        else\n            rise <= 1'b0;\n\n        if (a_reg == 2'b10)\n            down <= 1'b1;\n        else\n            down <= 1'b0;\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:53:23.648552",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:53:22.737768"
        }
      },
      {
        "code": "module edge_detect(\n    input clk,\n    input rst_n,\n    input a,\n    output reg rise,\n    output reg down\n);\n\nreg [1:0] a_reg;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        a_reg <= 2'b00;\n        rise <= 1'b0;\n        down <= 1'b0;\n    end else begin\n        a_reg <= {a_reg[0], a};\n        if (a_reg == 2'b01)\n            rise <= 1'b1;\n        else\n            rise <= 1'b0;\n\n        if (a_reg == 2'b10)\n            down <= 1'b1;\n        else\n            down <= 1'b0;\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:53:23.648553",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:53:23.648536"
        }
      }
    ],
    "1": [
      {
        "code": "module edge_detect (\n    input wire clk,\n    input wire rst_n,\n    input wire a,\n    output reg rise,\n    output reg down\n);\n\nreg [1:0] a_reg;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        a_reg <= 2'b0;\n        rise <= 1'b0;\n        down <= 1'b0;\n    end else begin\n        a_reg <= {a_reg[0], a};\n        if (a_reg == 2'b01)\n            rise <= 1'b1;\n        else\n            rise <= 1'b0;\n\n        if (a_reg == 2'b10)\n            down <= 1'b1;\n        else\n            down <= 1'b0;\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:53:26.612689",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:53:24.706741"
        }
      },
      {
        "code": "module edge_detect (\n    input wire clk,\n    input wire rst_n,\n    input wire a,\n    output reg rise,\n    output reg down\n);\n\nreg [1:0] a_reg;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        a_reg <= 2'b00;\n        rise <= 1'b0;\n        down <= 1'b0;\n    end else begin\n        a_reg <= {a_reg[0], a};\n        if (a_reg == 2'b01)\n            rise <= 1'b1;\n        else\n            rise <= 1'b0;\n\n        if (a_reg == 2'b10)\n            down <= 1'b1;\n        else\n            down <= 1'b0;\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:53:26.612691",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:53:25.674479"
        }
      },
      {
        "code": "module edge_detect(\n    input wire clk,\n    input wire rst_n,\n    input wire a,\n    output reg rise,\n    output reg down\n);\n\nreg [1:0] a_reg;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        a_reg <= 2'b00;\n        rise <= 1'b0;\n        down <= 1'b0;\n    end else begin\n        a_reg <= {a_reg[0], a};\n        if (a_reg == 2'b01)\n            rise <= 1'b1;\n        else\n            rise <= 1'b0;\n\n        if (a_reg == 2'b10)\n            down <= 1'b1;\n        else\n            down <= 1'b0;\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:53:26.612693",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:53:26.612676"
        }
      }
    ],
    "2": [
      {
        "code": "module edge_detect(\n    input wire clk,\n    input wire rst_n,\n    input wire a,\n    output reg rise,\n    output reg down\n);\n\nreg [1:0] a_reg;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        a_reg <= 2'b00;\n        rise <= 1'b0;\n        down <= 1'b0;\n    end else begin\n        a_reg <= {a_reg[0], a};\n        if (a_reg == 2'b01)\n            begin\n                rise <= 1'b1;\n                down <= 1'b0;\n            end\n        else if (a_reg == 2'b10)\n            begin\n                rise <= 1'b0;\n                down <= 1'b1;\n            end\n        else begin\n            rise <= 1'b0;\n            down <= 1'b0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:53:29.619127",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:53:27.716650"
        }
      },
      {
        "code": "module edge_detect(\n    input wire clk,\n    input wire rst_n,\n    input wire a,\n    output reg rise,\n    output reg down\n);\n\nreg [1:0] a_reg;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        a_reg <= 2'b00;\n        rise <= 1'b0;\n        down <= 1'b0;\n    end else begin\n        a_reg <= {a_reg[0], a};\n        if (a_reg == 2'b01)\n            rise <= 1'b1;\n        else\n            rise <= 1'b0;\n\n        if (a_reg == 2'b10)\n            down <= 1'b1;\n        else\n            down <= 1'b0;\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:53:29.619130",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:53:28.682740"
        }
      },
      {
        "code": "module edge_detect (\n    input wire clk,\n    input wire rst_n,\n    input wire a,\n    output reg rise,\n    output reg down\n);\n\nreg [1:0] a_reg;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        a_reg <= 2'b00;\n        rise <= 1'b0;\n        down <= 1'b0;\n    end else begin\n        a_reg <= {a_reg[0], a};\n        if (a_reg == 2'b01)\n            rise <= 1'b1;\n        else\n            rise <= 1'b0;\n\n        if (a_reg == 2'b10)\n            down <= 1'b1;\n        else\n            down <= 1'b0;\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:53:29.619131",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:53:29.619114"
        }
      }
    ]
  },
  "metadata": {
    "last_updated": "2026-02-03T16:53:29.619137",
    "total_hdl_codes": 9
  }
}