#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Apr 11 10:06:04 2017
# Process ID: 15761
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_vco
# Command line: vivado pid_vco.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/pid_vco/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_vco/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pid_vco.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd}
remove_files  /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd
file delete -force /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/vco_only_wrapper
set_property top pid_vco_wrapper [current_fileset]
startgroup
create_bd_cell -type ip -vlnv user.org:user:red_pitaya_pidv3:1.0 red_pitaya_pidv3_0
endgroup
startgroup
set_property -dict [list CONFIG.PSR {15} CONFIG.ISR {15} CONFIG.DSR {0} CONFIG.P_SIZE {14} CONFIG.I_SIZE {14} CONFIG.D_SIZE {14}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
set_property location {2 372 142} [get_bd_cells red_pitaya_pidv3_0]
copy_bd_objs /  [get_bd_cells {dds_range}]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins dds_range1/s00_axi]
set_property location {0.5 76 131} [get_bd_cells dds_range1]
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells dds_range1]
endgroup
set_property name pid_kp [get_bd_cells dds_range1]
connect_bd_net [get_bd_pins pid_kp/data_o] [get_bd_pins red_pitaya_pidv3_0/kp_i]
delete_bd_objs [get_bd_intf_nets ltc2145_0_data_a]
connect_bd_net [get_bd_pins adc1_offset/data_i] [get_bd_pins ltc2145_0/data_a_o]
connect_bd_net [get_bd_pins ltc2145_0/data_a_en_o] [get_bd_pins adc1_offset/data_en_i]
connect_bd_net [get_bd_pins adc1_offset/data_clk_i] [get_bd_pins ltc2145_0/data_a_clk_o]
connect_bd_net [get_bd_pins ltc2145_0/data_a_rst_o] [get_bd_pins adc1_offset/data_rst_i]
startgroup
set_property location {4 1472 -410} [get_bd_cells pid_kp]
set_property location {4 1832 -440} [get_bd_cells red_pitaya_pidv3_0]
endgroup
startgroup
set_property location {5 2166 -409} [get_bd_cells red_pitaya_pidv3_0]
set_property location {4 1706 -379} [get_bd_cells pid_kp]
endgroup
connect_bd_net [get_bd_pins pid_kp/data_i] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins pid_kp/data_en_i] [get_bd_pins ltc2145_0/data_a_en_o]
connect_bd_net [get_bd_pins pid_kp/data_clk_i] [get_bd_pins ltc2145_0/data_a_clk_o]
connect_bd_net [get_bd_pins pid_kp/data_rst_i] [get_bd_pins ltc2145_0/data_a_rst_o]
copy_bd_objs /  [get_bd_cells {pid_kp}]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pid_kp1/s00_axi]
set_property location {4 1822 -206} [get_bd_cells pid_kp1]
set_property location {4 1785 -759} [get_bd_cells pid_kp]
set_property location {4 1788 -500} [get_bd_cells pid_kp1]
set_property name pid_ki [get_bd_cells pid_kp1]
connect_bd_net [get_bd_pins pid_ki/data_o] [get_bd_pins red_pitaya_pidv3_0/ki_i]
connect_bd_net [get_bd_pins pid_ki/data_i] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins pid_ki/data_en_i] [get_bd_pins ltc2145_0/data_a_en_o]
connect_bd_net [get_bd_pins pid_ki/data_clk_i] [get_bd_pins ltc2145_0/data_a_clk_o]
connect_bd_net [get_bd_pins pid_ki/data_rst_i] [get_bd_pins ltc2145_0/data_a_rst_o]
copy_bd_objs /  [get_bd_cells {pid_ki}]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pid_ki1/s00_axi]
set_property location {4 1776 -310} [get_bd_cells pid_ki1]
startgroup
set_property location {4 1801 -538} [get_bd_cells pid_ki1]
set_property location {4 1801 -588} [get_bd_cells pid_ki]
set_property location {4 1801 -1038} [get_bd_cells pid_kp]
endgroup
set_property name pid_kd [get_bd_cells pid_ki1]
connect_bd_net [get_bd_pins pid_kd/data_o] [get_bd_pins red_pitaya_pidv3_0/kd_i]
connect_bd_net [get_bd_pins pid_kd/data_i] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins pid_kd/data_en_i] [get_bd_pins ltc2145_0/data_a_en_o]
connect_bd_net [get_bd_pins pid_kd/data_clk_i] [get_bd_pins ltc2145_0/data_a_clk_o]
connect_bd_net [get_bd_pins pid_kd/data_rst_i] [get_bd_pins ltc2145_0/data_a_rst_o]
startgroup
endgroup
startgroup
endgroup
copy_bd_objs /  [get_bd_cells {pid_kd}]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pid_kd1/s00_axi]
set_property location {4 1855 -187} [get_bd_cells pid_kd1]
set_property location {4 1800 -813} [get_bd_cells pid_ki]
set_property location {4 1806 -569} [get_bd_cells pid_kd]
set_property location {4 1795 -364} [get_bd_cells pid_kd1]
set_property name pid_rst_int [get_bd_cells pid_kd1]
set_property location {4 1811 -204} [get_bd_cells pid_rst_int]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {1} CONFIG.DATA_IN_SIZE {1}] [get_bd_cells pid_rst_int]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
set_property location {4 1469 -231} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins pid_rst_int/data_i] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins pid_rst_int/data_en_i] [get_bd_pins ltc2145_0/data_a_en_o]
connect_bd_net [get_bd_pins pid_rst_int/data_clk_i] [get_bd_pins ltc2145_0/data_a_clk_o]
connect_bd_net [get_bd_pins pid_rst_int/data_rst_i] [get_bd_pins ltc2145_0/data_a_rst_o]
connect_bd_net [get_bd_pins pid_rst_int/data_o] [get_bd_pins red_pitaya_pidv3_0/int_rst_i]
copy_bd_objs /  [get_bd_cells {pid_rst_int}]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pid_rst_int1/s00_axi]
set_property location {4 1977 -366} [get_bd_cells pid_rst_int1]
set_property name pid_sign [get_bd_cells pid_rst_int1]
connect_bd_net [get_bd_pins pid_sign/data_o] [get_bd_pins red_pitaya_pidv3_0/sign_i]
connect_bd_net [get_bd_pins pid_sign/data_i] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins pid_sign/data_en_i] [get_bd_pins ltc2145_0/data_a_en_o]
connect_bd_net [get_bd_pins pid_sign/data_clk_i] [get_bd_pins ltc2145_0/data_a_clk_o]
connect_bd_net [get_bd_pins pid_sign/data_rst_i] [get_bd_pins ltc2145_0/data_a_rst_o]
delete_bd_objs [get_bd_intf_nets adc1_offset_data_out]
connect_bd_intf_net [get_bd_intf_pins red_pitaya_pidv3_0/data_out] [get_bd_intf_pins dupplReal_1_to_2_0/data_in]
connect_bd_intf_net [get_bd_intf_pins red_pitaya_pidv3_0/data_in] [get_bd_intf_pins adc1_offset/data_out]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run pid_vco_wrapper_dds_f0_0_synth_1
reset_run pid_vco_wrapper_dds_nco_0_synth_1
reset_run pid_vco_wrapper_xlslice_0_0_synth_1
reset_run pid_vco_wrapper_dds_offset_0_synth_1
reset_run pid_vco_wrapper_xlconstant_0_0_synth_1
reset_run pid_vco_wrapper_dds_range_0_synth_1
reset_run pid_vco_wrapper_expanderReal_0_0_synth_1
reset_run pid_vco_wrapper_adc1_offset_0_synth_1
reset_run pid_vco_wrapper_ad9767_0_0_synth_1
reset_run pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_synth_1
reset_run pid_vco_wrapper_twoInMult_dds_ampl_0_synth_1
reset_run pid_vco_wrapper_xbar_0_synth_1
reset_run pid_vco_wrapper_dac1_offset_0_synth_1
reset_run pid_vco_wrapper_pid_ki_0_synth_1
reset_run pid_vco_wrapper_dds_ampl_0_synth_1
reset_run pid_vco_wrapper_proc_sys_reset_0_0_synth_1
reset_run pid_vco_wrapper_pid_rst_int_0_synth_1
reset_run pid_vco_wrapper_pid_kd_0_synth_1
reset_run pid_vco_wrapper_auto_pc_0_synth_1
reset_run pid_vco_wrapper_red_pitaya_pidv3_0_0_synth_1
reset_run pid_vco_wrapper_xlconstant_1_0_synth_1
reset_run pid_vco_wrapper_dds_range_1_synth_1
reset_run pid_vco_wrapper_pid_kp_0_synth_1
reset_run synth_1
reset_run pid_vco_wrapper_processing_system7_0_0_synth_1
reset_run pid_vco_wrapper_ltc2145_0_0_synth_1
reset_run pid_vco_wrapper_twoInMult_dds_range_0_synth_1
reset_run pid_vco_wrapper_dupplReal_1_to_2_0_0_synth_1
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd}
copy_bd_objs /  [get_bd_cells {pid_kp}]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pid_kp1/s00_axi]
set_property location {4 1500 303} [get_bd_cells pid_kp1]
set_property name pid_setpoint [get_bd_cells pid_kp1]
startgroup
set_property -dict [list CONFIG.format {signed}] [get_bd_cells pid_setpoint]
endgroup
connect_bd_net [get_bd_pins pid_setpoint/data_i] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins pid_setpoint/data_en_i] [get_bd_pins ltc2145_0/data_a_en_o]
connect_bd_net [get_bd_pins pid_setpoint/data_clk_i] [get_bd_pins ltc2145_0/data_a_clk_o]
connect_bd_net [get_bd_pins pid_setpoint/data_rst_i] [get_bd_pins ltc2145_0/data_a_rst_o]
connect_bd_net [get_bd_pins pid_setpoint/data_o] [get_bd_pins red_pitaya_pidv3_0/setpoint_i]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
regenerate_bd_layout
save_bd_design
close_bd_design [get_bd_designs pid_vco_wrapper]
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd}
regenerate_bd_layout
save_bd_design
