.rtl_screen -top_module {ddr3_rw_top} -include_path {<E:/Verilog22_1/25_ddr3_rw_top/prj>} -design_files {<E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v|work><E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v|work><E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v|work><E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v|work><E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v|work><E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v|work><E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v|work>}