/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  reg [4:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  reg [8:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [3:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  reg [6:0] celloutsig_0_65z;
  wire [9:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [23:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [30:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = in_data[191] ? celloutsig_1_3z[5] : celloutsig_1_5z;
  assign celloutsig_0_9z = celloutsig_0_4z[3] ? celloutsig_0_4z[8] : celloutsig_0_2z;
  assign celloutsig_0_20z = ~(celloutsig_0_10z & celloutsig_0_12z[8]);
  assign celloutsig_0_29z = ~(celloutsig_0_0z & celloutsig_0_12z[1]);
  assign celloutsig_1_16z = ~(celloutsig_1_14z[0] | celloutsig_1_11z[3]);
  assign celloutsig_1_0z = ~in_data[191];
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_3z[0]) & (celloutsig_1_4z | celloutsig_1_1z));
  assign celloutsig_1_4z = in_data[167] | ~(celloutsig_1_2z);
  assign celloutsig_1_8z = celloutsig_1_5z ^ celloutsig_1_3z[5];
  assign celloutsig_0_2z = celloutsig_0_1z[13:1] == { celloutsig_0_1z[15:4], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[95:88] && in_data[84:77];
  assign celloutsig_1_2z = { in_data[171:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } && in_data[178:161];
  assign celloutsig_0_7z = { celloutsig_0_1z[7:2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z } && in_data[30:22];
  assign celloutsig_0_30z = { celloutsig_0_26z[2:1], celloutsig_0_20z } && celloutsig_0_21z[2:0];
  assign celloutsig_0_10z = celloutsig_0_2z & ~(celloutsig_0_6z);
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_2z } % { 1'h1, celloutsig_1_9z[1], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_3z[4:0], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z } % { 1'h1, celloutsig_1_14z[0], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[74:59] % { 1'h1, in_data[84:72], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_12z[2:0] % { 1'h1, celloutsig_0_6z, celloutsig_0_20z };
  assign celloutsig_1_14z = { celloutsig_1_9z[22:1], celloutsig_1_10z, celloutsig_1_2z } % { 1'h1, in_data[116:112], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_33z = celloutsig_0_18z[4] ? { celloutsig_0_15z[3], celloutsig_0_29z, celloutsig_0_0z } : { celloutsig_0_19z[1:0], celloutsig_0_7z };
  assign celloutsig_0_51z = celloutsig_0_30z ? celloutsig_0_33z : celloutsig_0_27z;
  assign { celloutsig_0_8z[3], celloutsig_0_8z[1] } = celloutsig_0_4z[0] ? { celloutsig_0_3z, celloutsig_0_6z } : { celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_3z = celloutsig_0_1z[14:5] != in_data[80:71];
  assign celloutsig_0_6z = { celloutsig_0_1z[12:9], celloutsig_0_4z, celloutsig_0_5z } != in_data[19:5];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } != { celloutsig_1_3z[3:0], celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_3z[1], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z } != { celloutsig_1_9z[12:4], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_11z = celloutsig_0_1z[11:9] != celloutsig_0_4z[4:2];
  assign celloutsig_0_66z = ~ celloutsig_0_1z[10:1];
  assign celloutsig_0_16z = ~ celloutsig_0_15z[3:1];
  assign celloutsig_1_13z = ^ { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_3z = { in_data[175:171], celloutsig_1_2z } >> { in_data[127:124], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_8z[1], celloutsig_0_16z } >> { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_8z[1], celloutsig_0_0z, celloutsig_0_2z } <<< celloutsig_0_19z[3:1];
  assign celloutsig_0_4z = { celloutsig_0_1z[15:7], celloutsig_0_2z } >>> { in_data[78:70], celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_8z[3], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z } >>> { celloutsig_0_4z[8:1], celloutsig_0_9z };
  assign celloutsig_1_9z = { in_data[178:149], celloutsig_1_4z } ~^ in_data[165:135];
  assign celloutsig_1_12z = { in_data[130:129], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z } ~^ celloutsig_1_9z[15:3];
  assign celloutsig_1_17z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z } ~^ { celloutsig_1_9z[26], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_16z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_65z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_65z = { celloutsig_0_18z[4:1], celloutsig_0_51z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_15z = celloutsig_0_1z[10:6];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_18z = 9'h000;
    else if (!clkin_data[32]) celloutsig_0_18z = celloutsig_0_12z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_21z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_21z = celloutsig_0_18z[3:0];
  assign celloutsig_0_5z = ~((celloutsig_0_4z[8] & celloutsig_0_0z) | (celloutsig_0_3z & celloutsig_0_0z));
  assign celloutsig_1_1z = ~((in_data[140] & celloutsig_1_0z) | (in_data[100] & celloutsig_1_0z));
  assign celloutsig_1_15z = ~((celloutsig_1_10z & celloutsig_1_12z[1]) | (celloutsig_1_4z & celloutsig_1_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_4z) | (celloutsig_1_17z[3] & celloutsig_1_0z));
  assign { celloutsig_0_8z[2], celloutsig_0_8z[0] } = { celloutsig_0_5z, celloutsig_0_0z };
  assign { out_data[128], out_data[104:96], out_data[38:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
