<?xml version="1.0"?>
<AUTOSAR xmlns="http://autosar.org/schema/r4.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://autosar.org/schema/r4.0 AUTOSAR_00050.xsd">
  <AR-PACKAGES>
    <AR-PACKAGE UUID="ECUC:5fe16860-10a9-42e8-ba32-129de4bf6ac3">
      <SHORT-NAME>TS_T40D34M30I0R0</SHORT-NAME>
      <ELEMENTS>
        <ECUC-DEFINITION-COLLECTION UUID="ECUC:c5d9411f-2fff-545c-8395-901b51b401de">
          <SHORT-NAME>Mcu_EcuParameterDefinition</SHORT-NAME>
          <MODULE-REFS>
            <MODULE-REF DEST="ECUC-MODULE-DEF">/TS_T40D34M30I0R0/Mcu</MODULE-REF>
          </MODULE-REFS>
        </ECUC-DEFINITION-COLLECTION>
        <ECUC-MODULE-DEF UUID="ECUC:b510368b-ff12-4d58-aaad-a5e9c1cb3e2b">
          <SHORT-NAME>Mcu</SHORT-NAME>
          <DESC>
            <L-2 L="EN">
                                        Configuration of the MicroController Unit (MCU) module.
                                    </L-2>
          </DESC>
          <ADMIN-DATA>
            <LANGUAGE>EN</LANGUAGE>
            <DOC-REVISIONS>
              <DOC-REVISION>
                <REVISION-LABEL>3.0.0</REVISION-LABEL>
                <ISSUED-BY>AUTOSAR</ISSUED-BY>
                <DATE>2010-12-03</DATE>
              </DOC-REVISION>
            </DOC-REVISIONS>
          </ADMIN-DATA>
          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
          <POST-BUILD-VARIANT-SUPPORT>true</POST-BUILD-VARIANT-SUPPORT>
          <REFINED-MODULE-DEF-REF DEST="ECUC-MODULE-DEF">/AUTOSAR/EcucDefs/Mcu</REFINED-MODULE-DEF-REF>
          <SUPPORTED-CONFIG-VARIANTS>
            <SUPPORTED-CONFIG-VARIANT>VARIANT-POST-BUILD</SUPPORTED-CONFIG-VARIANT>
            <SUPPORTED-CONFIG-VARIANT>VARIANT-PRE-COMPILE</SUPPORTED-CONFIG-VARIANT>
          </SUPPORTED-CONFIG-VARIANTS>
          <CONTAINERS>
            <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:b91249b0-4a29-496c-86b9-4cf3ec281e92">
              <SHORT-NAME>McuGeneralConfiguration</SHORT-NAME>
              <DESC>
                <L-2 L="EN">
                                            This container contains the general configuration for the MCU driver.
                                        </L-2>
              </DESC>
              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
              <PARAMETERS>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:564e05d8-8922-4a7d-b112-ebfa5e67d2d8">
                  <SHORT-NAME>McuDevErrorDetect</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Pre-processor switch for enabling the default error detection and reporting to the DET.  
                                                The switch McuDevErrorDetect shall switch the Default Error Tracer (Det) detection and notification ON or OFF.  
                                                The detection of default errors is configurable (ON/OFF) at precompile time. 
                                                #define MCU_DEV_ERROR_DETECT (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:7ea93c38-3acb-4571-a374-c6c67d6746b1">
                  <SHORT-NAME>McuVersionInfoApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Pre-processor switch to enable/disable the API to read out the modules version information. 
                                                #define MCU_VERSION_INFO_API (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0ca12151-32c7-4f1f-a161-9c18ae70acb1">
                  <SHORT-NAME>McuGetRamStateApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Pre-processor switch to enable/disable the API Mcu_GetRamState. 
                                                #define MCU_GET_RAM_STATE_API (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0f51cb81-7dcd-4510-a24d-317bc194aaed">
                  <SHORT-NAME>McuInitClock</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                If this parameter is set to FALSE, the clock initialization has to be disabled from the MCU driver. This concept applies when there are some write once clock registers and a bootloader is present. If this parameter is set to TRUE, the MCU driver is responsible with the clock initialization. 
                                                #define MCU_INIT_CLOCK (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>true</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:6d9b74b1-4bf5-4cea-820d-53f6326975fd">
                  <SHORT-NAME>McuNoPll</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                This parameter shall be set True, if the H/W does not have a PLL or the PLL circuitry is enabled after the power on without S/W intervention. In this case MCU_DistributePllClock has to be disabled and  MCU_GetPllStatus has to return MCU_PLL_STATUS_UNDEFINED. Otherwise this parameters has to be set False. 
                                                #define MCU_NO_PLL (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:4121632d-b60e-4d48-8e66-480991dbde5d">
                  <SHORT-NAME>McuEnterLowPowerMode</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                If this parameter has been configured to 'TRUE', the function 'Mcu_SetMode()' shall not be impacted and behave as specified. 
                                                If this parameter has been configured to 'FALSE', the function 'Mcu_SetMode()' shall not perform the transition to any low power modes as are 'STOP' or 'HALT' or any other mode, where the core stops execution. 
                                                #define MCU_ENTER_LOW_POWER_MODE (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>true</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:3b8b947e-d4c1-492b-b866-c8d140d0866f">
                  <SHORT-NAME>McuTimeout</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                This parameter represents the maximum number of loops for blocking functionality. 
                                                The maximum time needed for a MC_ME transition from DRUN to DRUN with keeping PLL running is 3 ms. 
                                                Please take this into consideration when choosing the value for this parameter. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>50000</DEFAULT-VALUE>
                  <MAX>4294967295</MAX>
                  <MIN>1</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fdf29f79-dbae-4cd2-abf2-c0941851a05e">
                  <SHORT-NAME>McuEnableUserModeSupport</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                When this parameter is enabled, the MDL module will adapt to run from User Mode, with the following measures: 
                                                a) configuring REG_PROT for ABC1, ABC2 IPs so that the registers under protection can be accessed from user mode by setting UAA bit in REG_PROT_GCR to 1 
                                                b) using 'call trusted function' stubs for all internal function calls that access registers requiring supervisor mode. 
                                                c) other module specific measures 
                                                for more information, please see chapter 5.7 User Mode Support in IM  
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:8c6ec070-2607-49d0-96f1-35d02c4a62ef">
                  <SHORT-NAME>McuPerformResetApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Pre-processor switch to enable/disable the use the Mcu_PerformReset() API. 
                                                OFF - Mcu_PerformReset() API is not used. 
                                                ON - Mcu_PerformReset() API is used. 
                                                #define MCU_PERFORM_RESET_API (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fa43da28-01e8-4ca1-aeca-2cb72d9bd132">
                  <SHORT-NAME>McuCalloutBeforePerformReset</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Check this if you want a callout function, called by MCU right before Mcu_PerformReset(). 
                                                This parameter is available for configuration only if &quot;McuPerformResetApi&quot; is ON. 
                                                #define MCU_RESET_CALLOUT_USED (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-FUNCTION-NAME-DEF UUID="ECUC:025e1b74-4c6e-4a1a-aef0-c03a979bbd0a">
                  <SHORT-NAME>McuPerformResetCallout</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Function name of callout. 
                                                The field is editable only if &quot;McuCalloutBeforePerformReset&quot; is ON. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <ECUC-FUNCTION-NAME-DEF-VARIANTS>
                    <ECUC-FUNCTION-NAME-DEF-CONDITIONAL>
                      <DEFAULT-VALUE>NULL_PTR</DEFAULT-VALUE>
                    </ECUC-FUNCTION-NAME-DEF-CONDITIONAL>
                  </ECUC-FUNCTION-NAME-DEF-VARIANTS>
                </ECUC-FUNCTION-NAME-DEF>
                <ECUC-FUNCTION-NAME-DEF UUID="ECUC:d762bbe9-6025-4f80-a407-2d308a2f3231">
                  <SHORT-NAME>McuPmcNotification</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Function pointer to callback function.
                                                This notification will be called by the driver before entering in Standby Mode,
                                                after the Lastmile Regulator is disabled. 
                                                This node is not supported on S32K312 derivatives 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <ECUC-FUNCTION-NAME-DEF-VARIANTS>
                    <ECUC-FUNCTION-NAME-DEF-CONDITIONAL>
                      <DEFAULT-VALUE>NULL_PTR</DEFAULT-VALUE>
                    </ECUC-FUNCTION-NAME-DEF-CONDITIONAL>
                  </ECUC-FUNCTION-NAME-DEF-VARIANTS>
                </ECUC-FUNCTION-NAME-DEF>
                <ECUC-FUNCTION-NAME-DEF UUID="ECUC:d762bbe9-6025-4f80-a407-2c680a2d3231">
                  <SHORT-NAME>McuCmuNotification</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Function pointer to callback function. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <ECUC-FUNCTION-NAME-DEF-VARIANTS>
                    <ECUC-FUNCTION-NAME-DEF-CONDITIONAL>
                      <DEFAULT-VALUE>NULL_PTR</DEFAULT-VALUE>
                    </ECUC-FUNCTION-NAME-DEF-CONDITIONAL>
                  </ECUC-FUNCTION-NAME-DEF-VARIANTS>
                </ECUC-FUNCTION-NAME-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fa43da28-01e8-4ca1-aeca-2cb32d9db116">
                  <SHORT-NAME>McuAlternateResetIsrUsed</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Check this if you have any reset source demoted to IRQ (i.e. at least one McuModuleConfiguration/McuResetConfig/*/McuDisableReset = 'true'). 
                                                #define MCU_RESET_ALTERNATE_ISR_USED (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fa43da28-01e8-4ca1-aeca-2cb32ad9c116">
                  <SHORT-NAME>McuCmuErrorIsrUsed</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Check this if clock source failure notifications are enabled (i.e. McuModuleConfiguration/McuClockSrcFailureNotification = 'ENABLED'). 
                                                #define MCU_CMU_ERROR_ISR_USED (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fa43da28-01e8-4ca1-aeca-2cb34ad2c325">
                  <SHORT-NAME>McuVoltageErrorIsrUsed</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Check this if under-voltage or over-voltage monitoring IRQs are enabled in the McuPowerControl container. 
                                                #define POWER_IP_VOLTAGE_ERROR_ISR_USED (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-FUNCTION-NAME-DEF UUID="ECUC:17291a1c-163b-4343-87d0-f1ed80367f5b">
                  <SHORT-NAME>McuErrorIsrNotification</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Function name of callout. This function will be called by the error ISR. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <ECUC-FUNCTION-NAME-DEF-VARIANTS>
                    <ECUC-FUNCTION-NAME-DEF-CONDITIONAL>
                      <DEFAULT-VALUE>NULL_PTR</DEFAULT-VALUE>
                    </ECUC-FUNCTION-NAME-DEF-CONDITIONAL>
                  </ECUC-FUNCTION-NAME-DEF-VARIANTS>
                </ECUC-FUNCTION-NAME-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:884f320d-7ba4-479e-a4c9-67dcb82e2bee">
                  <SHORT-NAME>McuDisableRgmInit</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                If this parameter is set to TRUE, the Reset Generation Module (MC_RGM) initialization will be disabled in the MCU driver. 
                                                If this parameter is set to FALSE, the MCU driver is responsible for the Reset Generation Module (MC_RGM) initialization. 
                                                #define POWER_IP_DISABLE_RGM_INIT (STD_ON)/(STD_OFF) will be generated in Power_Ip_Cfg_Defines.h file.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:884f320d-7ba4-479e-a4c9-ec6da82ecb27">
                  <SHORT-NAME>McuDisablePmcInit</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                If this parameter is set to TRUE, the Power Management Controller (PMC) initialization will be disabled in the MCU driver. 
                                                If this parameter is set to FALSE, the MCU driver is responsible for the Power Management Controller (PMC) initialization. 
                                                #define POWER_IP_DISABLE_PMC_INIT (STD_ON)/(STD_OFF) will be generated in Power_Ip_Cfg_Defines.h file.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:133a1136-9fb7-40ee-be19-8599edfef487">
                  <SHORT-NAME>McuDisableRamWaitStatesConfig</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Check this if you want the PRAMC configuration to be bypassed.
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>true</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:133a1136-9fb7-40ee-beae-85f9decaf487">
                  <SHORT-NAME>McuDisableFlashWaitStatesConfig</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Check this if you want the Flash configuration from RAM to be bypassed.
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>true</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-FUNCTION-NAME-DEF UUID="ECUC:17291a1c-163b-4ec3-87d0-f1ed80312f5b">
                  <SHORT-NAME>McuPrepareMemoryConfig</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Function name of a callout that will be called before and after configuring
                                                the PRAM controller. It will have a parameter that will specify if it is
                                                the entry or the exit point of the controllers configuration.
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <ECUC-FUNCTION-NAME-DEF-VARIANTS>
                    <ECUC-FUNCTION-NAME-DEF-CONDITIONAL>
                      <DEFAULT-VALUE>NULL_PTR</DEFAULT-VALUE>
                    </ECUC-FUNCTION-NAME-DEF-CONDITIONAL>
                  </ECUC-FUNCTION-NAME-DEF-VARIANTS>
                </ECUC-FUNCTION-NAME-DEF>
                <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:859399b9-f6b8-45e1-9897-07dd73e76cc4">
                  <SHORT-NAME>McuTimeoutMethod</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                
                                                    McuTimeoutMethod
                                                    Configures the timeout method.
                                                    Based on this selection a certain timeout method from OsIf will be used in the driver.
                                                    Note: If OSIF_COUNTER_SYSTEM or OSIF_COUNTER_CUSTOM are selected make sure the corresponding timer is enabled in OsIf General configuration. 
                                                    Note: Implementation Specific Parameter. 
                                                </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>OSIF_COUNTER_DUMMY</DEFAULT-VALUE>
                  <LITERALS>
                    <ECUC-ENUMERATION-LITERAL-DEF>
                      <SHORT-NAME>OSIF_COUNTER_DUMMY</SHORT-NAME>
                      <ORIGIN>NXP</ORIGIN>
                    </ECUC-ENUMERATION-LITERAL-DEF>
                    <ECUC-ENUMERATION-LITERAL-DEF>
                      <SHORT-NAME>OSIF_COUNTER_SYSTEM</SHORT-NAME>
                      <ORIGIN>NXP</ORIGIN>
                    </ECUC-ENUMERATION-LITERAL-DEF>
                    <ECUC-ENUMERATION-LITERAL-DEF>
                      <SHORT-NAME>OSIF_COUNTER_CUSTOM</SHORT-NAME>
                      <ORIGIN>NXP</ORIGIN>
                    </ECUC-ENUMERATION-LITERAL-DEF>
                  </LITERALS>
                </ECUC-ENUMERATION-PARAM-DEF>
                <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:133a1136-9fb7-40ee-be19-8599edfef486">
                  <SHORT-NAME>McuRegisterValuesOptimization</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Check this if register values of CMUs, PCFS will be generated by configuration tool.
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>DISABLED</DEFAULT-VALUE>
                  <LITERALS>
                    <ECUC-ENUMERATION-LITERAL-DEF>
                      <SHORT-NAME>ENABLED</SHORT-NAME>
                      <ORIGIN>NXP</ORIGIN>
                    </ECUC-ENUMERATION-LITERAL-DEF>
                    <ECUC-ENUMERATION-LITERAL-DEF>
                      <SHORT-NAME>DISABLED</SHORT-NAME>
                      <ORIGIN>NXP</ORIGIN>
                    </ECUC-ENUMERATION-LITERAL-DEF>
                  </LITERALS>
                </ECUC-ENUMERATION-PARAM-DEF>
              </PARAMETERS>
              <REFERENCES>
                <ECUC-REFERENCE-DEF UUID="ECUC:f8d45bee-2afd-48db-a0ef-f1cf3d47cd8b">
                  <SHORT-NAME>McuEcucPartitionRef</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                            
                                                Maps the MCU driver to zero or multiple ECUC partitions to make the
                                                modules API available in this partition. 
                                                Tags: atp.Status=draft
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY-INFINITE>1</UPPER-MULTIPLICITY-INFINITE>
                  <SCOPE>ECU</SCOPE>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-MULTIPLICITY>true</POST-BUILD-VARIANT-MULTIPLICITY>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <DESTINATION-REF DEST="ECUC-PARAM-CONF-CONTAINER-DEF">/AUTOSAR/EcucDefs/EcuC/EcucPartitionCollection/EcucPartition</DESTINATION-REF>
                </ECUC-REFERENCE-DEF>
              </REFERENCES>
              <SUB-CONTAINERS>
                <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:2634afa2-e3c1-4e96-bf1c-e1c2d16761db">
                  <SHORT-NAME>McuControlledClocksConfiguration</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                This container contains pre-compile options for all the clock sources under MCU control. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <PARAMETERS>
                    <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fa43da28-01e8-4ca1-aeca-2cd7a5d2c325">
                      <SHORT-NAME>McuFxoscUnderMcuControl</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Check this if FXOSC is under MCU control in any of the Mcu Clock Setting Configurations
                                                    (i.e. at least one McuClockSettingConfig/*/McuFXOSC/McuFxoscUnderMcuControl = 'true'). 
                                                    #define MCU_FXOSC_UNDER_MCU_CONTROL (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>true</DEFAULT-VALUE>
                    </ECUC-BOOLEAN-PARAM-DEF>
                    <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fa43da28-01e8-4ca1-aeca-2cd7a5d8c714">
                      <SHORT-NAME>McuSxoscUnderMcuControl</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Check this if SXOSC is under MCU control in any of the Mcu Clock Setting Configurations
                                                    (i.e. at least one McuClockSettingConfig/*/McuSXOSC/McuSxoscUnderMcuControl = 'true'). 
                                                    #define MCU_SXOSC_UNDER_MCU_CONTROL (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>false</DEFAULT-VALUE>
                    </ECUC-BOOLEAN-PARAM-DEF>
                    <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fa43da28-01e8-4ca1-aeca-2cd7e6cd8714">
                      <SHORT-NAME>McuFircUnderMcuControl</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Check this if FIRC is under MCU control in any of the Mcu Clock Setting Configurations
                                                    (i.e. at least one McuClockSettingConfig/*/McuFIRC/McuFircUnderMcuControl = 'true'). 
                                                    #define MCU_FIRC_UNDER_MCU_CONTROL (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>true</DEFAULT-VALUE>
                    </ECUC-BOOLEAN-PARAM-DEF>
                    <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fa43da28-01e8-4ca1-aeca-2cd2f6cc8714">
                      <SHORT-NAME>McuSircUnderMcuControl</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Check this if SIRC is under MCU control in any of the Mcu Clock Setting Configurations
                                                    (i.e. at least one McuClockSettingConfig/*/McuSIRC/McuSircUnderMcuControl = 'true'). 
                                                    #define MCU_SIRC_UNDER_MCU_CONTROL (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>true</DEFAULT-VALUE>
                    </ECUC-BOOLEAN-PARAM-DEF>
                    <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c269a078-8a40-4311-b499-1d44b9d4ca98">
                      <SHORT-NAME>McuPll0UnderMcuControl</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Check this if PLL is under MCU control in any of the Mcu Clock Setting Configurations
                                                    (i.e. at least one McuClockSettingConfig/*/McuPll_0/McuPLLUnderMcuControl = 'true'). 
                                                    #define MCU_PLL0_UNDER_MCU_CONTROL (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>true</DEFAULT-VALUE>
                    </ECUC-BOOLEAN-PARAM-DEF>
                    <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fa43da28-01e8-4ca1-aeca-2cd7e6cd8165">
                      <SHORT-NAME>McuPll1UnderMcuControl</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Check this if PLLAUX is under MCU control in any of the Mcu Clock Setting Configurations
                                                    (i.e. at least one McuClockSettingConfig/*/McuPll_1/McuPLLUnderMcuControl = 'true'). 
                                                    #define MCU_PLL1_UNDER_MCU_CONTROL (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file.
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>true</DEFAULT-VALUE>
                    </ECUC-BOOLEAN-PARAM-DEF>
                  </PARAMETERS>
                </ECUC-PARAM-CONF-CONTAINER-DEF>
              </SUB-CONTAINERS>
            </ECUC-PARAM-CONF-CONTAINER-DEF>
            <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:2634afa2-e3c1-4e96-bf1c-e1c2d61861fc">
              <SHORT-NAME>McuDebugConfiguration</SHORT-NAME>
              <DESC>
                <L-2 L="EN">
                                            This container contains option for non-ASR APIs used for debug or extra-implementation. 
                                            Note: Implementation Specific Parameter.
                                        </L-2>
              </DESC>
              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
              <PARAMETERS>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fdf29f79-dbae-4cd7-bbf7-c0941851a05e">
                  <SHORT-NAME>McuDisableDemReportErrorStatus</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for reporting the Dem Error. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>true</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:90ecc49c-a22b-4391-9a58-8d5fcdcd4fc7">
                  <SHORT-NAME>McuGetSystemStateApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for System state information: Mcu_GetSystem_State(). 
                                                Information extracted from SSCM hw IP. 
                                                Note: Implementation Specific Parameter. 
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a43c3aa1-3bd9-4a8e-aefc-bddf5d9508db">
                  <SHORT-NAME>McuGetPowerModeStateApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for MC_ME state: Mcu_GetPowerMode_State(). 
                                                Get information regarding current power mode, enabled clocks, etc (content of ME_GS register). 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:6e3cba6f-d704-4fea-9611-fc001713d1da">
                  <SHORT-NAME>McuGetPowerDomainApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for MC_PCU state: Mcu_GetPowerDomain_Status(). 
                                                Get information from PCU_STAT register. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:1358731c-e26e-4134-b80d-a08d078c51a4">
                  <SHORT-NAME>McuSscmGetMemConfigApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for Mcu_SscmGetMemConfig(). 
                                                Get information from SSCM_MEMCONFIG register. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f7bb3084-cf7b-40e5-b705-8781f2ac9b85">
                  <SHORT-NAME>McuSscmGetStatusApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for Mcu_SscmGetStatus(). 
                                                Get information from SSCM_STATUS register. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:279ac3de-275b-44b3-af21-5718275e277d">
                  <SHORT-NAME>McuSscmGetUoptApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for Mcu_SscmGetUopt(). 
                                                Get information from SSCM_UOPT register. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3b7d0da5-6a6c-4c9f-bfbb-7bead7870b5f">
                  <SHORT-NAME>McuGetMidrStructureApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for Mcu_GetMidrStructure(). 
                                                Get information from SIUL2 MIDRn registers. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a42a1cde-ec51-44ba-9d88-0c5142cbb5fc">
                  <SHORT-NAME>McuDisableCmuApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for disabling the clock monitoring unit. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>true</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:11d5f12b-197e-471b-9ee2-c9af2af5ffb1">
                  <SHORT-NAME>McuEmiosConfigureGprenApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for Mcu_EmiosConfigureGpren(). 
                                                Changes the GPREN bit of the EMIOS_MCR register of an addressed eMIOS instance. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:11d5f12b-197e-471b-9ee2-c9af2af5ff32">
                  <SHORT-NAME>McuGetClockFrequencyApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for Mcu_GetClockFrequency(). 
                                                Return the frequency of a given clock. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:11d5f12b-198e-471b-9ee2-c9af2af5ff32">
                  <SHORT-NAME>McuPmcAeConfigApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for Mcu_PmcAeConfig(). 
                                                Configure the Power Management Controller AE. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:11d5f12b-198e-471b-9ee2-c9af2af5ff33">
                  <SHORT-NAME>McuAecResetConfigApi</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enable/Disable the API for Mcu_AecResetConfig(). 
                                                Configure the reset generator AEC. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
              </PARAMETERS>
            </ECUC-PARAM-CONF-CONTAINER-DEF>
            <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:5f440d84-b54c-4ec9-acff-64b302aef45c">
              <SHORT-NAME>McuCoreControlConfiguration</SHORT-NAME>
              <DESC>
                <L-2 L="EN">
                                            This configuration holds global control over the partition specific core control features.
                                            This container is implementation specific.
                                        </L-2>
              </DESC>
              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
              <PARAMETERS>
                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f959e43f-7aa1-4623-b5dd-b4868f2944fd">
                  <SHORT-NAME>McuCoreBootAddressControl</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Global ENABLE / DISABLE of the code that writes the PRTNm_COREn_ADDR registers. 
                                                These registers give the boot addresses for the cores in their corresponding partitions. 
                                                If this check box is ON, the registers will be written during each Mcu_SetMode() call. 
                                                #define MCU_CONFIGURE_CADDRN (STD_ON)/(STD_OFF) will be generated in Mcu_Cfg.h file. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                </ECUC-BOOLEAN-PARAM-DEF>
              </PARAMETERS>
            </ECUC-PARAM-CONF-CONTAINER-DEF>
            <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:2c646e7d-747c-457d-8b7b-26fb61c052e2">
              <SHORT-NAME>McuPublishedInformation</SHORT-NAME>
              <DESC>
                <L-2 L="EN">
                                            Container holding all MCU specific published information parameters. 
                                        </L-2>
              </DESC>
              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
              <SUB-CONTAINERS>
                <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:247f42f0-055a-404e-aba2-130d0887fffc">
                  <SHORT-NAME>McuResetReasonConf</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                    This container contains the configuration for the different type of reset reason that can be retrieved from Mcu_GetResetReason Api. 
                                                </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY-INFINITE>1</UPPER-MULTIPLICITY-INFINITE>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                  <REQUIRES-INDEX>true</REQUIRES-INDEX>
                  <PARAMETERS>
                    <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b58895cf-c4c7-4d07-a0be-7180c8b57a5e">
                      <SHORT-NAME>McuResetReason</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        The parameter represents the different type of reset that a Micro supports. This parameter is referenced by the parameter EcuMResetReason in the ECU State manager module. 
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>ECU</SCOPE>
                      <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>true</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>0</DEFAULT-VALUE>
                      <MAX>255</MAX>
                      <MIN>0</MIN>
                    </ECUC-INTEGER-PARAM-DEF>
                  </PARAMETERS>
                </ECUC-PARAM-CONF-CONTAINER-DEF>
              </SUB-CONTAINERS>
            </ECUC-PARAM-CONF-CONTAINER-DEF>
            <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:acb0123b-4400-4cf6-9048-3b802ed2c755">
              <SHORT-NAME>CommonPublishedInformation</SHORT-NAME>
              <DESC>
                <L-2 L="EN">
                                            Common container, aggregated by all modules.
                                            It contains published information about vendor and versions.
                                        </L-2>
              </DESC>
              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
              <PARAMETERS>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:1a61b436-b723-47b1-8f4d-b568b3c77bce">
                  <SHORT-NAME>ArReleaseMajorVersion</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Major version number of AUTOSAR specification on which the appropriate implementation is based on.  
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>4</DEFAULT-VALUE>
                  <MAX>4</MAX>
                  <MIN>4</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:6b04c7cc-fcf4-40d5-b589-579f3b690bca">
                  <SHORT-NAME>ArReleaseMinorVersion</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Minor version number of AUTOSAR specification on which the appropriate implementation is based on.  
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>7</DEFAULT-VALUE>
                  <MAX>7</MAX>
                  <MIN>7</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:856eb3f2-36bf-4d6f-b404-6a873fbbe0e7">
                  <SHORT-NAME>ArReleaseRevisionVersion</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Revision version number of AUTOSAR specification on which the appropriate implementation is based on.  
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>0</DEFAULT-VALUE>
                  <MAX>0</MAX>
                  <MIN>0</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:c8d8c033-3334-459e-b45c-705a3ff4787d">
                  <SHORT-NAME>ModuleId</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Module ID of this module from Module List.
                                                Note: Implementation Specific Parameter
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>101</DEFAULT-VALUE>
                  <MAX>101</MAX>
                  <MIN>101</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:9dd0879c-f26b-4ea9-bf0e-013bfa0f3584">
                  <SHORT-NAME>SwMajorVersion</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Major version number of the vendor specific implementation of the module. The numbering is vendor specific.
                                                Note: Implementation Specific Parameter
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>3</DEFAULT-VALUE>
                  <MAX>3</MAX>
                  <MIN>3</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:18ede1df-ceac-4080-a4c8-1eb4cf4cd276">
                  <SHORT-NAME>SwMinorVersion</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Minor version number of the vendor specific implementation of the module. The numbering is vendor specific.
                                                Note: Implementation Specific Parameter
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>0</DEFAULT-VALUE>
                  <MAX>0</MAX>
                  <MIN>0</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f5563407-a9bd-4cae-810d-cf4327c59a88">
                  <SHORT-NAME>SwPatchVersion</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Patch level version number of the vendor specific implementation of the module. The numbering is vendor specific.
                                                Note: Implementation Specific Parameter
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>0</DEFAULT-VALUE>
                  <MAX>0</MAX>
                  <MIN>0</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-STRING-PARAM-DEF UUID="ECUC:dd6060f6-7040-4479-a64c-802197581a72">
                  <SHORT-NAME>VendorApiInfix</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                             In driver modules which can be instantiated several times on a single ECU, BSW00347 requires that the name of APIs is extended by the VendorId and a vendor specific name.
                                               This parameter is used to specify the vendor specific name. In total, the Implementation specific name is generated as follows:
                                               &lt;ModuleName&gt;_&gt;VendorId&gt;_&lt;VendorApiInfix&gt;.
                                               E.g. assuming that the VendorId of the implementor is 123 and the implementer chose a VendorApiInfix of &quot;v11r456&quot; a api name
                                               Can_Write defined in the SWS will translate to Can_123_v11r456Write.
                                               This parameter is mandatory for all modules with upper multiplicity &gt;
                                               1. It shall not be used for modules with upper multiplicity =1.
                                               Note: Implementation Specific Parameter
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <ECUC-STRING-PARAM-DEF-VARIANTS>
                    <ECUC-STRING-PARAM-DEF-CONDITIONAL>
                      <DEFAULT-VALUE>
                      </DEFAULT-VALUE>
                    </ECUC-STRING-PARAM-DEF-CONDITIONAL>
                  </ECUC-STRING-PARAM-DEF-VARIANTS>
                </ECUC-STRING-PARAM-DEF>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:ccb6488d-97c2-478c-bcc7-3146549af0ef">
                  <SHORT-NAME>VendorId</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Vendor ID of the dedicated implementation of this module according to the AUTOSAR vendor list.
                                                Note: Implementation Specific Parameter
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PUBLISHED-INFORMATION</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>43</DEFAULT-VALUE>
                  <MAX>43</MAX>
                  <MIN>43</MIN>
                </ECUC-INTEGER-PARAM-DEF>
              </PARAMETERS>
            </ECUC-PARAM-CONF-CONTAINER-DEF>
            <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:cd185304-074e-4397-8451-4704f1dc38fc">
              <SHORT-NAME>McuModuleConfiguration</SHORT-NAME>
              <DESC>
                <L-2 L="EN">
                                            This container contains the configuration for the MCU driver.
                                        </L-2>
              </DESC>
              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
              <PARAMETERS>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:06fdcdfb-522d-4b35-bd5c-b377b9b373e1">
                  <SHORT-NAME>McuNumberOfMcuModes</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                This parameter shall represent the number of Modes available for the MCU (from &quot;McuModeSettingConf&quot; list). 
                                                CalculationFormula = Number of configured &quot;McuModeSettingConf&quot;. 
                                                This parameter is not used.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>1</DEFAULT-VALUE>
                  <MAX>255</MAX>
                  <MIN>1</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:45d0e94c-b26f-46b9-9c42-a5f5da89f2ca">
                  <SHORT-NAME>McuRamSectors</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                This parameter shall represent the number of RAM sectors available for the MCU (from &quot;McuRamSectorSettingConf&quot; list). 
                                                CalculationFormula = Number of configured &quot;McuRamSectorSettingConf&quot;. 
                                                This parameter is not used.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>1</DEFAULT-VALUE>
                  <MAX>4294967295</MAX>
                  <MIN>0</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:72a01813-8739-43f1-9d02-87a0ab579374">
                  <SHORT-NAME>McuResetSetting</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                This parameters applies to the function Mcu_PerformReset(), which performs a microcontroller reset using the hardware feature of the microcontroller. 
                                                 Note: This parameter is not used by the current Implementation. 
                                                Software Reset occurs when Mcu_PerformReset() function is called. 
                                                This parameter is not used.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                  <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>1</DEFAULT-VALUE>
                  <MAX>255</MAX>
                  <MIN>1</MIN>
                </ECUC-INTEGER-PARAM-DEF>
                <ECUC-FLOAT-PARAM-DEF UUID="ECUC:cb7e14da-da73-4b07-9487-a8c17d4a5baf">
                  <SHORT-NAME>McuCrystalFrequencyHz</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Crystal Frequency or External Reference Frequency [Hz]. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>1.6E7</DEFAULT-VALUE>
                  <MAX>4.0E7</MAX>
                  <MIN>8000000.0</MIN>
                </ECUC-FLOAT-PARAM-DEF>
                <ECUC-FLOAT-PARAM-DEF UUID="ECUC:cb7e14da-da73-4b07-1a87-a8c17d4a5baf">
                  <SHORT-NAME>McuSlowCrystalFrequencyHz</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Slow Crystal Frequency or External Reference Frequency [Hz]. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>32768.0</DEFAULT-VALUE>
                  <MAX>32768.0</MAX>
                  <MIN>0.0</MIN>
                </ECUC-FLOAT-PARAM-DEF>
                <ECUC-FLOAT-PARAM-DEF UUID="ECUC:f1a3b6af-253c-4078-aa7a-37397e67e67f">
                  <SHORT-NAME>McuEMAC_MII_RMII_TX_CLKFrequencyHz</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                EMAC_MII_RMII_TX_CLK External Reference Frequency [Hz]. 
                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>5.0E7</DEFAULT-VALUE>
                  <MAX>3.2E9</MAX>
                  <MIN>0.0</MIN>
                </ECUC-FLOAT-PARAM-DEF>
                <ECUC-FLOAT-PARAM-DEF UUID="ECUC:cb796dda-da73-4b07-9487-a8c17d4a5baf">
                  <SHORT-NAME>McuEMAC_MII_RX_CLKFrequencyHz</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                EMAC_MII_RX_CLK External Reference Frequency [Hz]. 
                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>2.5E7</DEFAULT-VALUE>
                  <MAX>3.2E9</MAX>
                  <MIN>0.0</MIN>
                </ECUC-FLOAT-PARAM-DEF>
                <ECUC-FLOAT-PARAM-DEF UUID="ECUC:f12bb6af-253c-4078-aa7a-37397e67e67f">
                  <SHORT-NAME>McuGMAC0_MII_RMII_TX_CLKFrequencyHz</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                GMAC0_MII_RMII_TX_CLK External Reference Frequency [Hz]. 
                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>5.0E7</DEFAULT-VALUE>
                  <MAX>3.2E9</MAX>
                  <MIN>0.0</MIN>
                </ECUC-FLOAT-PARAM-DEF>
                <ECUC-FLOAT-PARAM-DEF UUID="ECUC:cb793cda-da73-4b07-9487-a8c17d4a5baf">
                  <SHORT-NAME>McuGMAC0_MII_RX_CLKFrequencyHz</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                GMAC0_MII_RX_CLK External Reference Frequency [Hz]. 
                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>5.0E7</DEFAULT-VALUE>
                  <MAX>3.2E9</MAX>
                  <MIN>0.0</MIN>
                </ECUC-FLOAT-PARAM-DEF>
                <ECUC-FLOAT-PARAM-DEF UUID="ECUC:7b0d6ebe-bb9c-45bb-8e88-62f802bec6fe">
                  <SHORT-NAME>McuLFAST_REF_EXT_CLKFrequencyHz</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                LFAST_REF_EXT_CLK External Reference Frequency [Hz]. 
                                                This node is supported on S32K39x derivative only. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>2.6E7</DEFAULT-VALUE>
                  <MAX>2.08E8</MAX>
                  <MIN>0.0</MIN>
                </ECUC-FLOAT-PARAM-DEF>
                <ECUC-FLOAT-PARAM-DEF UUID="ECUC:06d729a5-f71d-44c8-af1d-0853bf55c32a">
                  <SHORT-NAME>McuSWG_PAD_CLKFrequencyHz</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                SWG_PAD_CLK External Reference Frequency [Hz]. 
                                                This node is supported on S32K39x derivative only. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>NXP</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>1.6E8</DEFAULT-VALUE>
                  <MAX>1.6E8</MAX>
                  <MIN>0.0</MIN>
                </ECUC-FLOAT-PARAM-DEF>
                <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:d04e3d3c-e8c8-4cba-913d-a79a93ae4689">
                  <SHORT-NAME>McuClockSrcFailureNotification</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Enables/Disables clock failure notification.
                                                In case this feature is not supported by HW the setting should be disabled.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SCOPE>LOCAL</SCOPE>
                  <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                  <VALUE-CONFIG-CLASSES>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                    <ECUC-VALUE-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-VALUE-CONFIGURATION-CLASS>
                  </VALUE-CONFIG-CLASSES>
                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                  <DEFAULT-VALUE>DISABLED</DEFAULT-VALUE>
                  <LITERALS>
                    <ECUC-ENUMERATION-LITERAL-DEF>
                      <SHORT-NAME>ENABLED</SHORT-NAME>
                      <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                    </ECUC-ENUMERATION-LITERAL-DEF>
                    <ECUC-ENUMERATION-LITERAL-DEF>
                      <SHORT-NAME>DISABLED</SHORT-NAME>
                      <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                    </ECUC-ENUMERATION-LITERAL-DEF>
                  </LITERALS>
                </ECUC-ENUMERATION-PARAM-DEF>
              </PARAMETERS>
              <SUB-CONTAINERS>
                <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:6d197fc7-452a-4168-af62-a0155509f250">
                  <SHORT-NAME>McuClockSettingConfig</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                    This container contains the configuration for the Clock settings of the MCU.
                                                </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY-INFINITE>1</UPPER-MULTIPLICITY-INFINITE>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                  <REQUIRES-INDEX>true</REQUIRES-INDEX>
                  <PARAMETERS>
                    <ECUC-INTEGER-PARAM-DEF UUID="ECUC:023d4661-0937-4487-8200-87d06f84bc34">
                      <SHORT-NAME>McuClockSettingId</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        The Id of this McuClockSettingConfig to be used as argument for the API call Mcu_InitClock().
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>true</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>0</DEFAULT-VALUE>
                      <MAX>255</MAX>
                      <MIN>0</MIN>
                    </ECUC-INTEGER-PARAM-DEF>
                  </PARAMETERS>
                  <SUB-CONTAINERS>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:dbd54538-e5f6-44d1-a4e1-fb7153ded442">
                      <SHORT-NAME>McuFIRC</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This container contains the specific configuration of the MCU FIRC (Fast Internal RC Oscillator) configuration.
                                                        Note: Implementation Specific Container.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:56613a64-57c3-4935-bb5f-389801f12b54">
                          <SHORT-NAME>McuFircUnderMcuControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Set this to TRUE if FIRC is under MCU control.
                                                            If it is FALSE, then the MCU driver will not write the corresponding registers.
                                                            The user must still set the values - they are used by the clock reference points.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:2dd7a89b-93fe-46ba-9a1b-2c4ed0222bb0">
                          <SHORT-NAME>McuFircDivSel</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                Indicates this chip's FIRC clock division factor.
                                                                CONFIG_REG_GPR[FIRC_DIV_SEL] - This field provides the division value for the clock divider. 
                                                                This field is not support for S32K39x derivative.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>Div_by_1</DEFAULT-VALUE>
                          <LITERALS>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>Div_by_1</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>Div_by_2</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>Div_by_16</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                          </LITERALS>
                        </ECUC-ENUMERATION-PARAM-DEF>
                        <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfbf2d0-3b15-e345-a0ec-bd7523287c2f">
                          <SHORT-NAME>McuFIRC_Frequency</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container. 
                                                            Value calculated for user info. It is given in Hz. 
                                                            Warning: This frequency should be chosen based on the value of CONFIG_REG_GPR[FIRC_DIV_SEL]
                                                            set at boot time. 
                                                            48MHz - CONFIG_REG_GPR[FIRC_DIV_SEL] = 3 
                                                            24MHz - CONFIG_REG_GPR[FIRC_DIV_SEL] = 1 or CONFIG_REG_GPR[FIRC_DIV_SEL] = 0 
                                                        3MHz - CONFIG_REG_GPR[FIRC_DIV_SEL] = 2 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                          <MAX>4.8E7</MAX>
                          <MIN>3000000.0</MIN>
                        </ECUC-FLOAT-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a9e722a3-d4ae-4964-a6fd-71508b30dda0">
                          <SHORT-NAME>McuFircStandbyEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            FIRC Standby Enable. 
                                                            This bit specifies whether FIRC is enabled or disabled in STANDBY mode. 
                                                            0 - FIRC is disabled in STANDBY. 
                                                            1 - FIRC is enabled in STANDBY. 
                                                            Configures the FIRC_STDBY_ENABLE[STDBY_EN] register field. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:dbd54538-e5f6-44d1-a4e1-fc1735dde482">
                      <SHORT-NAME>McuSIRC</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This container contains the specific configuration of the MCU SIRC (Slow Internal RC Oscillator) configuration.
                                                        Note: Implementation Specific Container.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:56613a64-57c3-4935-bb5f-838901e12e54">
                          <SHORT-NAME>McuSircUnderMcuControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Set this to TRUE if SIRC is under MCU control.
                                                            If it is FALSE, then the MCU driver will not write the corresponding registers.
                                                            The user must still set the values - they are used by the clock reference points.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cf8d2d0-3b1f-e345-a0ec-bd7523287c2f">
                          <SHORT-NAME>McuSIRC_Frequency</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container. 
                                                            Value calculated for user info. It is given in Hz. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>32000.0</DEFAULT-VALUE>
                          <MAX>32000.0</MAX>
                          <MIN>0.0</MIN>
                        </ECUC-FLOAT-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a9e722a3-d4ae-4964-a6fd-712153b0dac0">
                          <SHORT-NAME>McuSircStandbyEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            SIRC Standby Enable. 
                                                            This bit specifies whether SIRC is enabled or disabled in STANDBY mode. 
                                                            0 - SIRC is disabled in STANDBY. 
                                                            1 - SIRC is enabled in STANDBY. 
                                                            Configures the SIRC_MISCELLANEOUS_IN[STANDBY_ENABLE] register field. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:dbd54538-e5f6-44d1-a4e1-fa9140dec442">
                      <SHORT-NAME>McuFXOSC</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This container contains the specific configuration of the MCU FXOSC (Fast External Crystal Oscillator) configuration.
                                                        Note: Implementation Specific Container.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:56613a64-57c3-4935-bb5f-838910f72e24">
                          <SHORT-NAME>McuFxoscUnderMcuControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Set this to TRUE if FXOSC is under MCU control. 
                                                            If it is FALSE, then the MCU driver will not write the corresponding registers. 
                                                            The user must still set the values - they are used by the clock reference points. 
                                                            Note: Implementation Specific Parameter. 
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f51e1d81-a02a-4a58-9dfc-9dfdd9931709">
                          <SHORT-NAME>McuFxoscPowerDownCtr</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Crystal oscillator power-down control: 
                                                            Checked   - Crystal oscillator is switched ON.
                                                            Unchecked - Crystal oscillator is switched OFF.
                                                            Configure the FXOSC_CTRL[OSCON] field.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a9e722a3-d4ae-4964-a6fd-71408a00cca0">
                          <SHORT-NAME>McuFxoscBypass</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Crystal Oscillator Bypass.
                                                            This bit specifies whether the oscillator should be bypassed or not.
                                                            0 - Internal oscillator not bypassed.
                                                            1 - Internal oscillator bypassed.
                                                            Configure the FXOSC_CTRL[OSC_BYP] field.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:b687a5c1-440c-4f67-b3b6-1ec9c21f2933">
                          <SHORT-NAME>McuFxoscMainComparator</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Power down signal for main comparator.
                                                            This field should be 1 when external crystal is used, and 0 when FXOSC is in Single-Input Bypass Mode (i.e. FXOSC_CTRL[OSC_BYP] = 1).
                                                            0 - Comparator disabled.
                                                            1 - Comparator enabled.
                                                            Configure the FXOSC_CTRL[COMP_EN] field.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:6dce77cd-9e81-47a9-bcae-e80a6d08b951">
                          <SHORT-NAME>McuFxoscCounter</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            When the internal counter reaches this value, the oscillator is stable.
                                                            These bits specify the &quot;end of count value&quot; to be used for comparison by the
                                                            oscillator stabilization counter after reset or whenever it is switched on.
                                                            The counter is kept under reset if operating in Single-Input Bypass Mode (i.e. FXOSC_CTRL[OSC_BYP] = 1).
                                                            EOCV value is always 1ms in Differential Bypass mode.
                                                            Note: Please ensure that the internal counter is running for at least the stabilization
                                                            time of the crystal as given in the Data Sheet.
                                                            To calculate EOCV from startup time (of crystal), use the following formula:
                                                            EOCV (in decimal) = (Stabilization time in ns) / (4 * 128 * Time period of clock in ns)
                                                            Configure the FXOSC_CTRL[EOCV] field.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>49</DEFAULT-VALUE>
                          <MAX>255</MAX>
                          <MIN>0</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:5585ac3d-a175-422f-b801-502719445821">
                          <SHORT-NAME>McuFxoscOverdriveProtection</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Crystal overdrive protection.
                                                            This value decides the trans-conductance applied by the FXOSC amplifier,
                                                            and it will depend on crystal specification.
                                                            FXOSC will not function when this field is 0 (0 trans-conductance). 
                                                            In Differential Bypass Mode, this field must be set to 1. 
                                                            Configure the FXOSC_CTRL[GM_SEL] field.
                                                            Note: FXOSC will not function when this field is set to 0 (0 trans-conductance).
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>12</DEFAULT-VALUE>
                          <MAX>15</MAX>
                          <MIN>0</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                        <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfbf2d0-3b15-e345-a0ec-bd7182307c2f">
                          <SHORT-NAME>McuFXOSC_Frequency</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container. 
                                                            Value calculated for user info. It is given in Hz. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>4.0E7</DEFAULT-VALUE>
                          <MAX>4.0E7</MAX>
                          <MIN>0.0</MIN>
                        </ECUC-FLOAT-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:dbd54af8-e5f6-44d1-a4e1-fa9140dec442">
                      <SHORT-NAME>McuSXOSC</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This container contains the specific configuration of the MCU SXOSC (External Slow Oscillator) configuration.
                                                        This node is not supported on S32K311/S32K310/S32M27x/S32K39x derivatives. 
                                                        Note: Implementation Specific Container.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:9e613a64-57c3-4935-bb5f-838910f72e24">
                          <SHORT-NAME>McuSxoscUnderMcuControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Set this to TRUE if SXOSC is under MCU control.
                                                            If it is FALSE, then the MCU driver will not write the corresponding registers.
                                                            The user must still set the values - they are used by the clock reference points.
                                                            This node is not supported on S32K311/S32K310/S32M27x/S32K39x derivatives. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:6dce77cd-9e81-47a9-bcae-1a0a6d08b951">
                          <SHORT-NAME>McuSxoscCounter</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Configures the SXOSC_CTRL[EOCV] register field.
                                                            When the internal counter reaches this value, the oscillator is stable.
                                                            These bits specify the &quot;end of count value&quot; to be used for comparison by the
                                                            oscillator stabilization counter after reset or whenever it is switched on.
                                                            Note: Please ensure that the internal counter is running for at least the stabilization
                                                            time of the crystal as given in the Data Sheet.
                                                            To calculate EOCV from startup time (of crystal), use the following formula:
                                                            EOCV (in decimal) = (Stabilization time in ns) / (4 * 128 * Time period of clock in ns)
                                                            This node is not supported on S32K311/S32K310/S32M27x/S32K39x derivatives. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>125</DEFAULT-VALUE>
                          <MAX>255</MAX>
                          <MIN>0</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f51e1d81-a02a-4a58-9dfc-9dfdd0e31709">
                          <SHORT-NAME>McuSxoscPowerDownCtr</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Configure the SXOSC_CTRL[OSCON] register field.
                                                            Crystal oscillator power-down control: 
                                                            Checked   - Crystal oscillator is switched ON.
                                                            Unchecked - Crystal oscillator is switched OFF.
                                                            This node is not supported on S32K311/S32K310/S32M27x/S32K39x derivatives. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfbf2d0-3b15-e345-a0ec-bd618350d42f">
                          <SHORT-NAME>McuSXOSC_Frequency</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container. 
                                                            Value calculated for user info. It is given in Hz. 
                                                            This node is not supported on S32K311/S32K310/S32M27x/S32K39x derivatives. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                          <MAX>32768.0</MAX>
                          <MIN>0.0</MIN>
                        </ECUC-FLOAT-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:f6051177-3bc6-424c-a777-afbb5af002a9">
                      <SHORT-NAME>McuCgm0SettingConfig</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This container contains the configuration for the CGM_0 settings of the MCU.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:56f0a853-6d6e-4bd6-89f7-db5c3b005883">
                          <SHORT-NAME>McuPCSStepDuration</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            The value provided specifies the number of microseconds per step (i.e. the duration of a step, given in microseconds). 
                                                            If more time is needed for the power supply to come to full load, this value should be increased. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>1</DEFAULT-VALUE>
                          <MAX>100</MAX>
                          <MIN>1</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:56f0a853-6d6e-4bd6-89f7-db5c3b91b883">
                          <SHORT-NAME>McuPCSSwitchDuration</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            MC_CGM_PCFS_SDUR register configuration. 
                                                            The value provided defines the duration of one PCS clock switch step in terms of FIRC cycles. 
                                                            Note: This field must not be manually modified. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>48</DEFAULT-VALUE>
                          <MAX>65535</MAX>
                          <MIN>0</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                      </PARAMETERS>
                      <SUB-CONTAINERS>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:0439e37c-4f3c-4035-8272-19533af39013">
                          <SHORT-NAME>McuCgm0PcsConfig</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                This register defines the rate of frequency change and initial change value for the
                                                                progressive system clock switching when switching the system clock source to or from
                                                                the PLL_PHI0_CLK on ramp-up and ramp-down, respectively. 
                                                                Note: Implementation Specific Container.
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY-INFINITE>1</UPPER-MULTIPLICITY-INFINITE>
                          <MULTIPLICITY-CONFIG-CLASSES>
                            <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                            <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          </MULTIPLICITY-CONFIG-CLASSES>
                          <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                          <REQUIRES-INDEX>true</REQUIRES-INDEX>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e425528b-1f63-453a-b0b2-ac018578243e">
                              <SHORT-NAME>McuClockPcfsUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                    Set this to TRUE if this clock PCFS is under mcu control 
                                                                    If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                    The user must still set the values - they are used by the clock reference points  
                                                                    Note: Implementation Specific Parameter. 
                                                                </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:570c5ac3-80ce-4452-b846-9f41f01b9b9b">
                              <SHORT-NAME>McuPCS_Name</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                    This is the name of the PCFS module. 
                                                                    PCFS_x corresponds to clock_src_x. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>PCFS_8</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PCFS_8</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:570c5ac3-80ce-4452-b846-9f410e26cd6a">
                              <SHORT-NAME>McuPCS_SourceFrequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                    This is the frequency of the input clock source (i.e. the frequency of clk_src_x). 
                                                                    Note: This field must not be manually modified. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>2.0E9</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:570c5ac3-80ce-4452-b846-7b253b15bc1f">
                              <SHORT-NAME>McuPCS_MaxAllowableDynamicIDD</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                    This value defines the maximum allowable change in current (IDD) per microsecond. 
                                                                    It depends on the application and on the power supply (how much current can it deliver rapidly). 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>150.0</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a40689ad-adde-4328-afe7-4e81cd434d50">
                          <SHORT-NAME>McuCgm0ClockMux0</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks for
                                                            CORE_CLK, AIPS_PLAT_CLK, AIPS_SLOW_CLK, HSE_CLK, DCM_CLK, LBIST_CLK and QSPI_MEM_CLK. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e421418b-1f63-453a-b0b2-ac018378243e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:f048e84c-73b9-4b73-8324-3cfb7a43456b">
                              <SHORT-NAME>McuClkMux0_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Source Selection. 
                                                                Sets the MC_CGM_MUX_0_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_0_CSC[SELCTL] - This field selects the source clock for Clock Mux 0. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL_PHI0_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b3e9bb1-f7b1-462f-87e0-d6259d63bf49">
                              <SHORT-NAME>McuClkMux0Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Divider enable. 
                                                                This field enables the Clock Divider for CORE_CLK. 
                                                                Sets the MC_CGM_MUX_0_DC_0[DE] field register. 
                                                                0 - Reserved. 
                                                                1 - Divider is enabled. 
                                                                Divider 0 is always enabled, the CORE_CLK clock is enabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b648ae12-7141-46e7-b67a-791ee873400e">
                              <SHORT-NAME>McuClkMux0Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Division value. 
                                                                Sets the MC_CGM_MUX_0_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_0_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux0Div0_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:27d7a89b-937e-48ba-9a1b-2c4ed0232aa0">
                              <SHORT-NAME>McuClkMux0Div0Trigger</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Trigger Divider type selection: 
                                                                    - Immediate divider update. 
                                                                    - Common trigger divider update. 
                                                                Configure the MUX_0_DIV_TRIG_CTRL[TCTL] field register. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>COMMON_TRIGGER_DIVIDER_UPDATE</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>IMMEDIATE_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>COMMON_TRIGGER_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfbf2d0-3b15-4340-90ec-bd7353308c2f">
                              <SHORT-NAME>McuClockMux0Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container. 
                                                                Value calculated for user info. It is given in Hz. 
                                                                System clock frequency selected must adhere to the same clock divider ratios shown in Clocking use case examples. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>1.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b3e9bb1-f7b1-0b2f-87e0-d6259d63bf49">
                              <SHORT-NAME>McuClkMux0Div1_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Divider enable. 
                                                                This field enables the Clock Divider for AIPS_PLAT_CLK. 
                                                                Sets the MC_CGM_MUX_0_DC_1[DE] field register. 
                                                                0 - Reserved 
                                                                1 - Divider is enabled 
                                                                Divider 1 is always enabled, the AIPS_PLAT_CLK clock is enabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6a9ae12-7141-46e7-b67a-791ee873400e">
                              <SHORT-NAME>McuClkMux0Div1_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Division value. 
                                                                Sets the MC_CGM_MUX_0_DC_1[DIV] field register. 
                                                                MC_CGM_MUX_0_DC_1[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux0Div1_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:2ed7a89b-99fe-46ba-9a1b-2c4ed4237aa0">
                              <SHORT-NAME>McuClkMux0Div1Trigger</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Trigger Divider type selection: 
                                                                    - Immediate divider update. 
                                                                    - Common trigger divider update. 
                                                                Configure the MUX_0_DIV_TRIG_CTRL[TCTL] field register. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>COMMON_TRIGGER_DIVIDER_UPDATE</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>IMMEDIATE_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>COMMON_TRIGGER_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8c0bf2d0-3b15-4340-90ec-bd7353308c2f">
                              <SHORT-NAME>McuClockMux0Divider1_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>8.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b3e9bb1-f7b1-0b2f-87e0-d6259d86bf49">
                              <SHORT-NAME>McuClkMux0Div2_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Divider enable. 
                                                                This field enables the Clock Divider for AIPS_SLOW_CLK. 
                                                                Sets the MC_CGM_MUX_0_DC_2[DE] field register. 
                                                                0 - Reserved 
                                                                1 - Divider is enabled 
                                                                Divider 2 is always enabled, the AIPS_SLOW_CLK clock is enabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6a9af12-7141-46e7-b68a-791ee873400e">
                              <SHORT-NAME>McuClkMux0Div2_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Division value. 
                                                                Sets the MC_CGM_MUX_0_DC_2[DIV] field register. 
                                                                MC_CGM_MUX_0_DC_2[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux0Div2_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1</DEFAULT-VALUE>
                              <MAX>15</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:2ed7a89b-93fe-47ba-9a7b-2c4ed0232aa0">
                              <SHORT-NAME>McuClkMux0Div2Trigger</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Trigger Divider type selection: 
                                                                    - Immediate divider update. 
                                                                    - Common trigger divider update. 
                                                                Configure the MUX_0_DIV_TRIG_CTRL[TCTL] field register. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>COMMON_TRIGGER_DIVIDER_UPDATE</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>IMMEDIATE_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>COMMON_TRIGGER_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8c0bf2d0-3b15-4340-90ec-bd7322308c2f">
                              <SHORT-NAME>McuClockMux0Divider2_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2.4E7</DEFAULT-VALUE>
                              <MAX>4.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b3efeb1-f7b1-0b2f-87e0-d6259d63bf49">
                              <SHORT-NAME>McuClkMux0Div3_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Divider enable. 
                                                                This field enables the Clock Divider for HSE_CLK. 
                                                                Sets the MC_CGM_MUX_0_DC_3[DE] field register. 
                                                                0 - Reserved 
                                                                1 - Divider is enabled 
                                                                Divider 3 is always enabled, the HSE_CLK clock is enabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6a9ae12-7141-46e7-b89a-791ee873400e">
                              <SHORT-NAME>McuClkMux0Div3_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Division value. 
                                                                Sets the MC_CGM_MUX_0_DC_3[DIV] field register. 
                                                                MC_CGM_MUX_0_DC_3[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux0Div3_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:2ed7a89b-94fe-47ba-9a1b-2c4ed0432aa0">
                              <SHORT-NAME>McuClkMux0Div3Trigger</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Trigger Divider type selection: 
                                                                    - Immediate divider update. 
                                                                    - Common trigger divider update. 
                                                                Configure the MUX_0_DIV_TRIG_CTRL[TCTL] field register. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>COMMON_TRIGGER_DIVIDER_UPDATE</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>IMMEDIATE_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>COMMON_TRIGGER_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8c0bf2d0-3b15-4340-90ec-ac7353308c2f">
                              <SHORT-NAME>McuClockMux0Divider3_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>1.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b3e9bb1-f7b1-0b2f-87e0-d6259d82bf49">
                              <SHORT-NAME>McuClkMux0Div4_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Divider enable. 
                                                                This field enables the Clock Divider for DCM_CLK. 
                                                                Sets the MC_CGM_MUX_0_DC_4[DE] field register. 
                                                                0 - Reserved 
                                                                1 - Divider is enabled 
                                                                Divider 4 is always enabled, the DCM_CLK clock is enabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6a9ae12-7141-46e7-b67a-791eeac3400e">
                              <SHORT-NAME>McuClkMux0Div4_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Division value. 
                                                                Sets the MC_CGM_MUX_0_DC_4[DIV] field register. 
                                                                MC_CGM_MUX_0_DC_4[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux0Div4_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:2ed9a89b-99fe-49ba-9a1b-2c4ed0232aa0">
                              <SHORT-NAME>McuClkMux0Div4Trigger</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Trigger Divider type selection: 
                                                                    - Immediate divider update. 
                                                                    - Common trigger divider update. 
                                                                Configure the MUX_0_DIV_TRIG_CTRL[TCTL] field register. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>COMMON_TRIGGER_DIVIDER_UPDATE</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>IMMEDIATE_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>COMMON_TRIGGER_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8c0bfba0-3b15-4340-90ec-bd7353308c2f">
                              <SHORT-NAME>McuClockMux0Divider4_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>4.8E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b328bb1-f7b1-0b2f-87e0-d6259d63bf49">
                              <SHORT-NAME>McuClkMux0Div5_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Divider enable.
                                                                This field enables the Clock Divider for LBIST_CLK.
                                                                Sets the MC_CGM_MUX_0_DC_5[DE] field register.
                                                                0 - Reserved. 
                                                                1 - Divider is enabled. 
                                                                Divider 5 is always enabled, the LBIST_CLK clock is enabled.
                                                                This node is not supported on S32K312 and S32K311/S32K310/S32M27x derivatives.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6a9ae12-7141-46e7-b67a-791e2273400e">
                              <SHORT-NAME>McuClkMux0Div5_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Division value. 
                                                                Sets the MC_CGM_MUX_0_DC_5[DIV] field register. 
                                                                MC_CGM_MUX_0_DC_5[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux0Div5_En is true. 
                                                                This node is not supported on S32K312 and S32K311/S32K310/S32M27x derivatives.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>3</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:2ed7a89b-93fe-77ba-9a1b-2c4ed0772aa0">
                              <SHORT-NAME>McuClkMux0Div5Trigger</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Trigger Divider type selection: 
                                                                    - Immediate divider update. 
                                                                    - Common trigger divider update. 
                                                                Configure the MUX_0_DIV_TRIG_CTRL[TCTL] field register. 
                                                                This node is not supported on S32K312 and S32K311/S32K310/S32M27x derivatives.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>COMMON_TRIGGER_DIVIDER_UPDATE</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>IMMEDIATE_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>COMMON_TRIGGER_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8c0bf2d0-3b15-4340-90ec-bd7304308c2f">
                              <SHORT-NAME>McuClockMux0Divider5_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is not supported on S32K312 and S32K311/S32K310/S32M27x derivatives.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>4.8E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b3e9bb1-f7b1-0b2f-87e0-d62525a3bf49">
                              <SHORT-NAME>McuClkMux0Div6_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Divider enable. 
                                                                This field enables the Clock Divider for QSPI_MEM_CLK. 
                                                                Sets the MC_CGM_MUX_0_DC_6[DE] field register. 
                                                                0 - Reserved 
                                                                1 - Divider is enabled 
                                                                Divider 6 is always enabled, the QSPI_MEM_CLK clock is enabled. 
                                                                This node is not supported on S32K312 and S32K311/S32K310/S32M27x derivatives.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6a9ae12-7141-4a27-b67a-791ee873400e">
                              <SHORT-NAME>McuClkMux0Div6_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Division value. 
                                                                Sets the MC_CGM_MUX_0_DC_6[DIV] field register. 
                                                                MC_CGM_MUX_0_DC_6[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux0Div6_En is true. 
                                                                This node is not supported on S32K312 and S32K311/S32K310/S32M27x derivatives.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:2ed7a99b-93fe-46ba-9a1b-2c4ed0222aa0">
                              <SHORT-NAME>McuClkMux0Div6Trigger</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Trigger Divider type selection: 
                                                                    - Immediate divider update. 
                                                                    - Common trigger divider update. 
                                                                Configure the MUX_0_DIV_TRIG_CTRL[TCTL] field register. 
                                                                This node is not supported on S32K312 and S32K311/S32K310/S32M27x derivatives.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>COMMON_TRIGGER_DIVIDER_UPDATE</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>IMMEDIATE_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>COMMON_TRIGGER_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8c0c02d0-3b15-4340-90ec-bd7353308c2f">
                              <SHORT-NAME>McuClockMux0Divider6_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is not supported on S32K312 and S32K311/S32K310/S32M27x derivatives.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>1.6E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c957ca75-77c6-4dfa-a119-e241a143f4e2">
                              <SHORT-NAME>McuClkMux0Div7_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Divider enable. 
                                                                This field enables the Clock Divider for CM7_CORE_CLK. 
                                                                Sets the MC_CGM_MUX_0_DC_7[DE] field register. 
                                                                0 - Reserved 
                                                                1 - Divider is enabled 
                                                                Divider 7 is always enabled, the CM7_CORE_CLK clock is enabled. 
                                                                This node is supported on S32K39x and S32K388 derivative only.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:51f1bcd7-2881-441f-81fe-94a5e9ac1b91">
                              <SHORT-NAME>McuClkMux0Div7_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 0 Division value. 
                                                                Sets the MC_CGM_MUX_0_DC_7[DIV] field register. 
                                                                MC_CGM_MUX_0_DC_7[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux0Div7_En is true. 
                                                                This node is supported on S32K39x and S32K388 derivative only.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>3</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:14d196fe-f90e-42bd-a338-d071e85ffcf9">
                              <SHORT-NAME>McuClkMux0Div7Trigger</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Trigger Divider type selection: 
                                                                    - Immediate divider update. 
                                                                    - Common trigger divider update. 
                                                                Configure the MUX_0_DIV_TRIG_CTRL[TCTL] field register. 
                                                                This node is supported on S32K39x and S32K388 derivative only.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>COMMON_TRIGGER_DIVIDER_UPDATE</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>IMMEDIATE_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>COMMON_TRIGGER_DIVIDER_UPDATE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:4448e4b3-e6de-4725-bef8-7dd51f98dff5">
                              <SHORT-NAME>McuClockMux0Divider7_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is supported on S32K39x and S32K388 derivative only.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>3.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a40639ad-adde-4328-afe7-4e81cb434d56">
                          <SHORT-NAME>McuCgm0ClockMux1</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for STM0_CLK.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e429418b-1f63-463a-b4b2-cc018778243e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:f048e84c-73b9-4b73-8324-3cfb7ab5456b">
                              <SHORT-NAME>McuClkMux1_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 1 Source Selection. 
                                                                Sets the MC_CGM_MUX_1_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_1_CSC[SELCTL] - This field selects the source clock for Clock Mux 1. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>AIPS_PLAT_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b3e9ba1-f7b1-469f-87e0-d6259163bf49">
                              <SHORT-NAME>McuClkMux1Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 1 Divider enable. 
                                                                This field enables the Clock Divider for STM0_CLK. 
                                                                Sets the MC_CGM_MUX_1_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_1_DC_0[DIV] field is ignored and the STM0_CLK clock remains disabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f6481e12-7141-46e7-b67a-791ee873405e">
                              <SHORT-NAME>McuClkMux1Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 1 Division value. 
                                                                Sets the MC_CGM_MUX_1_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_1_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux1Div0_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>1</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfbf260-3b15-4340-90ec-bd7753298c2f">
                              <SHORT-NAME>McuClockMux1Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>8.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a40633ad-adde-4328-afe7-4ef1cb634d56">
                          <SHORT-NAME>McuCgm0ClockMux2</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for STM1_CLK. 
                                                            Note: This node is not supported on S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4294a8b-1163-463a-b4b2-cc0f8778243e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                This node is not supported on S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:1048e84c-73b9-4773-8324-3cfbdab5456b">
                              <SHORT-NAME>McuClkMux2_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 2 Source Selection. 
                                                                Sets the MC_CGM_MUX_2_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_2_CSC[SELCTL] - This field selects the source clock for Clock Mux 2. 
                                                                This node is not supported on S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>AIPS_PLAT_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b3e91a1-f7b1-4a9f-87e0-d6259163bf49">
                              <SHORT-NAME>McuClkMux2Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 2 Divider enable. 
                                                                This field enables the Clock Divider for STM1_CLK. 
                                                                Sets the MC_CGM_MUX_2_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_2_DC_0[DIV] field is ignored and the STM1_CLK clock remains disabled. 
                                                                This node is not supported on S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6484e12-7141-46e7-b87a-791ae873405a">
                              <SHORT-NAME>McuClkMux2Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 2 Division value. 
                                                                Sets the MC_CGM_MUX_2_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_2_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux2Div0_En is true. 
                                                                This node is not supported on S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>1</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8ccb9260-3b15-4f40-90ec-bd775b298c2f">
                              <SHORT-NAME>McuClockMux2Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is not supported on S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>8.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a40633ad-adde-43a8-ade7-4ef1cb634d56">
                          <SHORT-NAME>McuCgm0ClockMux3</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for FLEXCAN_PE_CLK0, FLEXCAN_PE_CLK1 and FLEXCAN_PE_CLK2. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4d94a8b-1163-f63a-b4b2-cc0f8778843e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:104ae84c-71b9-4773-8324-3cfbd5b5456b">
                              <SHORT-NAME>McuClkMux3_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 3 Source Selection. 
                                                                Sets the MC_CGM_MUX_3_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_3_CSC[SELCTL] - This field selects the source clock for Clock Mux 3. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>AIPS_PLAT_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b3191a1-f7b1-4a2f-87e0-d6250163bf49">
                              <SHORT-NAME>McuClkMux3Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 3 Divider enable. 
                                                                This field enables the Clock Divider for FLEXCAN_PE_CLK0_2. 
                                                                Sets the MC_CGM_MUX_3_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_3_DC_0[DIV] field is ignored and the FLEXCAN_PE_CLK0_2 clock remains disabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6464e12-7b41-46e7-b87a-791aa873405e">
                              <SHORT-NAME>McuClkMux3Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 3 Division value. 
                                                                Sets the MC_CGM_MUX_3_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_3_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux3Div0_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>3</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfb9660-3b15-4d40-90ec-bda75b298c2f">
                              <SHORT-NAME>McuClockMux3Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>8.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a40631ad-add5-43a8-ade7-4ef1cf634d56">
                          <SHORT-NAME>McuCgm0ClockMux4</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for FLEXCAN_PE_CLK3_5/FLEXCAN_PE_CLK3_7. 
                                                            This node is not supported on S32K311/S32K310/S32M27x derivative. 
                                                            This node supports the following clocks : 
                                                                FLEXCAN_PE_CLK3_7 : S32K358 
                                                                FLEXCAN_PE_CLK3_5 : S32K3XX 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4d94a8b-11f3-fc3a-b4b2-cc0f8778843e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                This node is not supported on S32K311/S32K310/S32M27x derivative. 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:10fae84c-71b9-4a73-8324-3cfcd5b5456b">
                              <SHORT-NAME>McuClkMux4_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 4 Source Selection. 
                                                                Sets the MC_CGM_MUX_4_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_4_CSC[SELCTL] - This field selects the source clock for Clock Mux 4. 
                                                                This node is not supported on S32K311/S32K310/S32M27x derivative. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>AIPS_PLAT_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b3196a1-f7b1-4a2f-b7e0-d62501632f49">
                              <SHORT-NAME>McuClkMux4Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 4 Divider enable. 
                                                                Sets the MC_CGM_MUX_4_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_4_DC_0[DIV] field is ignored and the FLEXCAN_PE_CLK3_5/FLEXCAN_PE_CLK3_7 clock remains disabled. 
                                                                This node enables the Clock Divider for FLEXCAN_PE_CLK3_5/FLEXCAN_PE_CLK3_7. 
                                                                This node is not supported on S32K311/S32K310/S32M27x derivative. 
                                                                This node supports the following clocks : 
                                                                    FLEXCAN_PE_CLK3_7 : S32K358 
                                                                    FLEXCAN_PE_CLK3_5 : S32K3XX 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6464112-7b41-46d7-b87a-791aaa73405e">
                              <SHORT-NAME>McuClkMux4Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 4 Division value. 
                                                                Sets the MC_CGM_MUX_4_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_4_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux4Div0_En is true. 
                                                                This node is not supported on S32K311/S32K310/S32M27x derivative. 
                                                                This node supports the following clocks : 
                                                                    FLEXCAN_PE_CLK3_7 : S32K358 
                                                                    FLEXCAN_PE_CLK3_5 : S32K3XX 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>3</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfb96a0-3b85-4d40-90ec-3da75b298c2f">
                              <SHORT-NAME>McuClockMux4Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is not supported on S32K311/S32K310/S32M27x derivative. 
                                                                This node supports the following clocks : 
                                                                    FLEXCAN_PE_CLK3_7 : S32K358 
                                                                    FLEXCAN_PE_CLK3_5 : S32K3XX 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2.4E7</DEFAULT-VALUE>
                              <MAX>8.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a40731ad-add5-43a8-adeb-4ef1c3634d56">
                          <SHORT-NAME>McuCgm0ClockMux5</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for CLKOUT_STANDBY. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4d9ca8b-11f3-fc3a-b8b2-cc0f8778843e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:10fa684c-d1b9-ba73-8324-3cfcd5b5456b">
                              <SHORT-NAME>McuClkMux5_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 5 Source Selection. 
                                                                Sets the MC_CGM_MUX_5_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_5_CSC[SELCTL] - This field selects the source clock for Clock Mux 5. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>SIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>AIPS_SLOW_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b519611-f7b1-fa2f-b7e0-d62501c32f49">
                              <SHORT-NAME>McuClkMux5Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 5 Divider enable. 
                                                                This field enables the Clock Divider for CLKOUT_STANDBY. 
                                                                Sets the MC_CGM_MUX_5_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_5_DC_0[DIV] field is ignored and the CLKOUT_STANDBY clock remains disabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b64641f2-7b4c-46d7-b8da-791aaa73405e">
                              <SHORT-NAME>McuClkMux5Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 5 Division value. 
                                                                Sets the MC_CGM_MUX_5_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_5_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux5Div0_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfb9620-3b85-4d40-90e6-3da74b298c2f">
                              <SHORT-NAME>McuClockMux5Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2.4E7</DEFAULT-VALUE>
                              <MAX>4.8E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a407317d-add5-43a8-ad3b-4ef1c36f4d56">
                          <SHORT-NAME>McuCgm0ClockMux6</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for CLKOUT_RUN. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4d99a8b-1cf3-4c3a-08b2-cc0f8778843e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:10f2684c-d1b9-b573-83d4-3cfcd5b5456b">
                              <SHORT-NAME>McuClkMux6_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 6 Source Selection. 
                                                                Sets the MC_CGM_MUX_6_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_6_CSC[SELCTL] - This field selects the source clock for Clock Mux 6. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>SIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL_PHI0_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL_PHI1_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>CORE_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>HSE_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>AIPS_PLAT_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>AIPS_SLOW_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b519f11-f7b1-fa2f-b750-d6250ac32fe9">
                              <SHORT-NAME>McuClkMux6Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 6 Divider enable. 
                                                                This field enables the Clock Divider for CLKOUT_RUN. 
                                                                Sets the MC_CGM_MUX_6_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_6_DC_0[DIV] field is ignored and the CLKOUT_RUN clock remains disabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:be832e0b-5f5a-48b4-9abf-a280908a2e00">
                              <SHORT-NAME>McuClkMux6Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 6 Division value. 
                                                                Sets the MC_CGM_MUX_6_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_6_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux6Div0_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:4941e331-69d1-49e3-b470-1584f3aef20a">
                              <SHORT-NAME>McuClockMux6Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>3.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a407e17d-add5-43ab-a63b-41f1c36f4d56">
                          <SHORT-NAME>McuCgm0ClockMux7</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for EMAC_CLK_RX / GMAC0_CLK_RX. 
                                                            This node is not supported on S32K312/S32K311/S32K310/S32M27x derivative. 
                                                            This node supports the following clocks : 
                                                                GMAC0_CLK_RX : S32K388 
                                                                EMAC_CLK_RX  : S32K3XX 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4g99a8b-1cf3-4c1a-08b2-cc3f9778843e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:11f2684c-d16b-b57b-13d4-3cfe75b5476b">
                              <SHORT-NAME>McuClkMux7_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 7 Source Selection. 
                                                                Sets the MC_CGM_MUX_7_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_7_CSC[SELCTL] - This field selects the source clock for Clock Mux 7. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EMAC_MII_RMII_TX_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EMAC_MII_RX_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:560f7132-e5ed-4621-beae-5131294a5eda">
                              <SHORT-NAME>McuClkMux7Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 7 Divider enable. 
                                                                This field enables the Clock Divider for EMAC_CLK_RX / GMAC0_CLK_RX. 
                                                                Sets the MC_CGM_MUX_7_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_7_DC_0[DIV] field is ignored and the EMAC_CLK_RX / GMAC0_CLK_RX clock remains disabled. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    GMAC0_CLK_RX : S32K388 
                                                                    EMAC_CLK_RX  : S32K3XX 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6464af2-7bfc-46d7-b8ea-791a1a73405e">
                              <SHORT-NAME>McuClkMux7Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 7 Division value. 
                                                                Sets the MC_CGM_MUX_7_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_7_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux7Div0_En is true. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    GMAC0_CLK_RX : S32K388 
                                                                    EMAC_CLK_RX  : S32K3XX 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cf29a20-3b85-4d4e-9fe6-3da75b298c2f">
                              <SHORT-NAME>McuClockMux7Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    GMAC0_CLK_RX : S32K388 
                                                                    EMAC_CLK_RX  : S32K3XX 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>5.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a407eb7d-add5-435b-a639-41f1c06f4d56">
                          <SHORT-NAME>McuCgm0ClockMux8</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for EMAC_CLK_TX /GMAC0_TX_CLK. 
                                                            This node is not supported on S32K312/S32K311/S32K310/S32M27x derivative. 
                                                            This node supports the following clocks : 
                                                                GMAC0_TX_CLK : S32K388 
                                                                EMAC_CLK_TX  : S32K3XX 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4g98a8b-1c03-4c1a-48b2-cc3f977b843e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:11f2684c-d14b-b57b-13db-0cfe75b5f76b">
                              <SHORT-NAME>McuClkMux8_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 8 Source Selection. 
                                                                Sets the MC_CGM_MUX_8_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_8_CSC[SELCTL] - This field selects the source clock for Clock Mux 8. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EMAC_MII_RMII_TX_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b519f11-f7b1-c32f-b750-d6250ac32fe9">
                              <SHORT-NAME>McuClkMux8Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 8 Divider enable. 
                                                                This field enables the Clock Divider for EMAC_CLK_TX / GMAC0_TX_CLK. 
                                                                Sets the MC_CGM_MUX_8_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_7_DC_0[DIV] field is ignored and the EMAC_CLK_RX clock remains disabled. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    GMAC0_TX_CLK : S32K388 
                                                                    EMAC_CLK_TX  : S32K3XX 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6464af2-73fc-46d7-b8ea-791a1a73405e">
                              <SHORT-NAME>McuClkMux8Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 8 Division value. 
                                                                Sets the MC_CGM_MUX_8_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_8_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux8Div0_En is true. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    GMAC0_TX_CLK : S32K388 
                                                                    EMAC_CLK_TX  : S32K3XX 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfb9a20-3b85-4d4e-9fe6-3da75b298c2f">
                              <SHORT-NAME>McuClockMux8Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    GMAC0_TX_CLK : S32K388 
                                                                    EMAC_CLK_TX  : S32K3XX 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>5.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a4073f7d-afd5-43a8-ad30-4af5c36b4d50">
                          <SHORT-NAME>McuCgm0ClockMux9</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for EMAC_CLK_TS / GMAC_CLK_TS. 
                                                            This node is not supported on S32K312/S32K311/S32K310/S32M27x derivative. 
                                                            This node supports the following clocks : 
                                                                GMAC_CLK_TS : S32K388 
                                                                EMAC_CLK_TS : S32K3XX 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4d99a8b-10f3-4c3a-08b5-cc0f0778a43e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:10f2684c-dab9-b573-83dc-3cfcf5b5416b">
                              <SHORT-NAME>McuClkMux9_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 9 Source Selection. 
                                                                Sets the MC_CGM_MUX_9_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_9_CSC[SELCTL] - This field selects the source clock for Clock Mux 9. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL_PHI0_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EMAC_MII_RMII_TX_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EMAC_MII_RX_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b519f11-f7bb-fa2f-9750-d6250fc30fe9">
                              <SHORT-NAME>McuClkMux9Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 9 Divider enable. 
                                                                This field enables the Clock Divider for EMAC_CLK_TS / GMAC_CLK_TS. 
                                                                Sets the MC_CGM_0_MUX_9_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider 0 is disabled), any write access to the MC_CGM_0_MUX_9_DC_0[DIV] field is ignored and the EMAC_CLK_TS / GMAC_CLK_TS clock remains disabled. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    GMAC_CLK_TS : S32K388 
                                                                    EMAC_CLK_TS : S32K3XX 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6464af2-7bf0-46d7-b8ba-791a6a73405e">
                              <SHORT-NAME>McuClkMux9Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 9 Division value. 
                                                                Sets the MC_CGM_MUX_9_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_9_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux9Div0_En is true. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    GMAC_CLK_TS : S32K388 
                                                                    EMAC_CLK_TS : S32K3XX 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfb9a00-3b85-4dfe-9fe6-3d375b298c2f">
                              <SHORT-NAME>McuClockMux9Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    GMAC_CLK_TS : S32K388 
                                                                    EMAC_CLK_TS : S32K3XX 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>1.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a4073f7d-afd0-43a8-a530-4af5b36b4d50">
                          <SHORT-NAME>McuCgm0ClockMux10</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for QuadSPI_SFCK / QSPI_2XSFIF(QSPI_SFCK is always QSPI_2XSFIF div 2). 
                                                            This node is not supported on S32K312/S32K311/S32K310/S32M27x derivative. 
                                                            This node supports the following clocks : 
                                                                QSPI_2XSFIF  : S32K39x and S32K358(and its subderivatives) 
                                                                QuadSPI_SFCK : S32K3XX 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4d99a8b-10f9-4c3a-08ba-cc0f077ca43e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:10f4684c-dab9-b573-83dc-3cfcf7b5416b">
                              <SHORT-NAME>McuClkMux10_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 10 Source Selection. 
                                                                Sets the MC_CGM_MUX_10_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_10_CSC[SELCTL] - This field selects the source clock for Clock Mux 10. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL_PHI1_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0b519f1c-f7bb-fa2f-9780-d625bfc30f19">
                              <SHORT-NAME>McuClkMux10Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 10 Divider enable. 
                                                                This field enables the Clock Divider for QuadSPI_SFCK/QSPI_2XSFIF. 
                                                                Sets the MC_CGM_MUX_10_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_10_DC_0[DIV] field is ignored and the QuadSPI_SFCK/QSPI_2XSFIF clock remains disabled. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    QSPI_2XSFIF  : S32K39x and S32K358(and its subderivatives) 
                                                                    QuadSPI_SFCK : S32K3XX 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6464a92-7bf0-46d7-b8ba-791b6a73f057">
                              <SHORT-NAME>McuClkMux10Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 10 Division value. 
                                                                Sets the MC_CGM_MUX_10_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_10_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux10Div0_En is true. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    QSPI_2XSFIF  : S32K39x and S32K358(and its subderivatives) 
                                                                    QuadSPI_SFCK : S32K3XX 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:f1b51a7b-1408-4441-935f-0d276dae09a8">
                              <SHORT-NAME>McuClockMux10Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is not supported on S32K312/S32K311/S32K310/S32M27x derivatives.  
                                                                This node supports the following clocks : 
                                                                    QSPI_2XSFIF  : S32K39x and S32K358(and its subderivatives) 
                                                                    QuadSPI_SFCK : S32K3XX 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>1.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a407367d-afd0-4338-a53b-4afeb36b4d50">
                          <SHORT-NAME>McuCgm0ClockMux11</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for TRACE_CLK. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:12a5377c-e520-4f61-8ac7-4c7a3091ea15">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:10f4684c-d9b9-b573-83d0-3cfef7b5416b">
                              <SHORT-NAME>McuClkMux11_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 11 Source Selection. 
                                                                Sets the MC_CGM_MUX_11_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_11_CSC[SELCTL] - This field selects the source clock for Clock Mux 11. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL_PHI0_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL_PHI1_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:02819f1c-f7bb-fa2f-9780-d625bfc30f19">
                              <SHORT-NAME>McuClkMux11Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 11 Divider enable. 
                                                                This field enables the Clock Divider for TRACE_CLK. 
                                                                Sets the MC_CGM_MUX_11_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_11_DC_0[DIV] field is ignored and the TRACE_CLK clock remains disabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6464a92-7bf0-46d7-b8ba-791ba573f057">
                              <SHORT-NAME>McuClkMux11Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 11 Division value. 
                                                                Sets the MC_CGM_MUX_11_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_11_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux11Div0_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:8cfb9a70-3b8c-4dfe-9fe6-3d475bf98c2f">
                              <SHORT-NAME>McuClockMux11Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>1.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:cbe1a791-2cef-43a6-b92c-b3c4719c0600">
                          <SHORT-NAME>McuCgm0ClockMux12</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for EMAC_TX_RMII_CLK/GMAC0_TX_RMII_CLK. 
                                                            This node is supported on S32K39x and S32K3x8 derivative only.
                                                            This node supports the following clocks : 
                                                                GMAC0_TX_RMII_CLK  : S32K388 
                                                                EMAC_TX_RMII_CLK   : S32K3xx 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4d99abb-10fe-4c3a-06ba-cc0f077ca43e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:763ca323-b485-4a9e-86e1-7ba57467bef0">
                              <SHORT-NAME>McuClkMux12_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 12 Source Selection. 
                                                                Sets the MC_CGM_MUX_12_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_12_CSC[SELCTL] - This field selects the source clock for Clock Mux 12. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL_PHI0_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:6c29aece-b081-4575-a667-6fcacdd3fb44">
                              <SHORT-NAME>McuClkMux12Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 12 Divider enable. 
                                                                This field enables the Clock Divider for EMAC_TX_RMII_CLK/GMAC0_TX_RMII_CLK. 
                                                                Sets the MC_CGM_MUX_12_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_12_DC_0[DIV] field is ignored and the EMAC_TX_RMII_CLK/GMAC0_TX_RMII_CLK clock remains disabled. 
                                                                This node is supported on S32K39x and S32K3x8 derivative only.
                                                                This node supports the following clocks : 
                                                                    GMAC0_TX_RMII_CLK  : S32K388 
                                                                    EMAC_TX_RMII_CLK   : S32K3xx 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:95d26a95-1832-4542-a5e1-65afb7a668f5">
                              <SHORT-NAME>McuClkMux12Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 12 Division value. 
                                                                Sets the MC_CGM_MUX_12_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_12_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux12Div0_En is true. 
                                                                This node is supported on S32K39x and S32K3x8 derivative only.
                                                                This node supports the following clocks : 
                                                                    GMAC0_TX_RMII_CLK  : S32K388 
                                                                    EMAC_TX_RMII_CLK   : S32K3xx 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:be5de60e-2b52-4a80-95f5-02ab76af9ca4">
                              <SHORT-NAME>McuClockMux12Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is supported on S32K39x and S32K3x8 derivative only.
                                                                This node supports the following clocks : 
                                                                    GMAC0_TX_RMII_CLK  : S32K388 
                                                                    EMAC_TX_RMII_CLK   : S32K3xx 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>5.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:17990aa8-862a-40e5-8be4-98bb539c3bdc">
                          <SHORT-NAME>McuCgm0ClockMux13</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for STM2_CLK. 
                                                            This node is supported on S32K39x and S32K358 derivative only.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0552b46a-476a-45f0-9f51-02c3fd5a5c84">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:f3a4ee36-4bfb-4af8-98ab-081cb85ec106">
                              <SHORT-NAME>McuClkMux13_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 13 Source Selection. 
                                                                Sets the MC_CGM_MUX_13_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_13_CSC[SELCTL] - This field selects the source clock for Clock Mux 13. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>AIPS_PLAT_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a9553851-e5bf-4257-907d-8beb1cb9ff4b">
                              <SHORT-NAME>McuClkMux13Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 13 Divider enable. 
                                                                This field enables the Clock Divider for STM2_CLK. 
                                                                Sets the MC_CGM_MUX_13_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_13_DC_0[DIV] field is ignored and the STM2_CLK clock remains disabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:bd6b53a9-89fe-4e74-9467-f477c9fbc8b2">
                              <SHORT-NAME>McuClkMux13Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 13 Division value. 
                                                                Sets the MC_CGM_MUX_13_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_13_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux13Div0_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>1</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:d7b62a75-9add-41ab-9301-47f790d68b66">
                              <SHORT-NAME>McuClockMux13Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>8.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a407ac7d-afd0-43a8-a530-4af5b36b4d50">
                          <SHORT-NAME>McuCgm0ClockMux14</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for  uSDHC on S32K358 derivative. 
                                                            Note:  uSDHC is only available on: S32K358. 
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e4d993ab-10f9-4c3a-08ba-cc0f077ca43e">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                This node is only available on: S32K358 derivatives.  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:10f462cc-dab9-b573-83dc-3cfcf7b5416b">
                              <SHORT-NAME>McuClkMux14_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 14 Source Selection. 
                                                                Sets the MC_CGM_MUX_14_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_14_CSC[SELCTL] - This field selects the source clock for Clock Mux 14. 
                                                                This node is only available on: S32K358 derivatives.  
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL_PHI1_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLLAUX_PHI2_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:0a719f1c-f7bb-fa2f-9780-d625bfc30f19">
                              <SHORT-NAME>McuClkMux14Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 14 Divider enable. 
                                                                This field enables the Clock Divider for uSDHC. 
                                                                Sets the MC_CGM_MUX_14_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_14_DC_0[DIV] field is ignored and the uSDHC clock remains disabled. 
                                                                This node is only available on: S32K358 derivatives.  
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b6464a92-7bf0-4c97-b8ba-791b6a73f057">
                              <SHORT-NAME>McuClkMux14Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 14 Division value. 
                                                                Sets the MC_CGM_MUX_14_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_14_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux14Div0_En is true. 
                                                                This node is only available on: S32K358 derivatives.  
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>1</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:f1b51a7b-1408-c241-935f-0d276dae09a8">
                              <SHORT-NAME>McuClockMux14Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is only available on: S32K358 derivatives.  
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                              <MAX>5.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:e91c3aea-e628-428d-a944-b86ba7c2f5d1">
                          <SHORT-NAME>McuCgm0ClockMux15</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for LFAST_REF_CLK/GMAC1_RX_CLK. 
                                                            This node is supported on S32K39x or S32K388 derivative only.
                                                            This node supports the following clocks : 
                                                                GMAC1_RX_CLK    : S32K388 
                                                                LFAST_REF_CLK   : S32K39x 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f0ebfd89-769e-446f-8c9d-5a70e308e195">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:2a303be1-4b78-4e8c-abb3-40006f93eb3c">
                              <SHORT-NAME>McuClkMux15_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 15 Source Selection. 
                                                                Sets the MC_CGM_MUX_15_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_15_CSC[SELCTL] - This field selects the source clock for Clock Mux 15. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LFAST_REF_EXT_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>AIPS_SLOW_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c83e31c3-ed5b-435d-af2c-a7c9cb2bc0b7">
                              <SHORT-NAME>McuClkMux15Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 15 Divider enable. 
                                                                This field enables the Clock Divider for LFAST_REF_CLK/GMAC1_RX_CLK. 
                                                                Sets the MC_CGM_MUX_15_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_15_DC_0[DIV] field is ignored and the clock remains disabled. 
                                                                This node is supported on S32K39x or S32K388 derivative only.
                                                                This node supports the following clocks : 
                                                                    GMAC1_RX_CLK    : S32K388 
                                                                    LFAST_REF_CLK   : S32K39x 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f5e221dd-3241-421a-a34f-9a6f260d21d3">
                              <SHORT-NAME>McuClkMux15Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 15 Division value. 
                                                                Sets the MC_CGM_MUX_15_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_15_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux15Div0_En is true. 
                                                                This node is supported on S32K39x or S32K388 derivative only.
                                                                This node supports the following clocks : 
                                                                    GMAC1_RX_CLK    : S32K388 
                                                                    LFAST_REF_CLK   : S32K39x 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:9e4f6f8b-e4cb-43ff-adb5-e68bc5b5e127">
                              <SHORT-NAME>McuClockMux15Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is supported on S32K39x or S32K388 derivative only.
                                                                This node supports the following clocks : 
                                                                    GMAC1_RX_CLK    : S32K388 
                                                                    LFAST_REF_CLK   : S32K39x 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1.6E7</DEFAULT-VALUE>
                              <MAX>2.6E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:61822bd0-ab3e-4951-ac94-e4dfc25cc2b8">
                          <SHORT-NAME>McuCgm0ClockMux16</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for SWG_CLK/GMAC1_TX_CLK. 
                                                            This node is supported on S32K39x or S32K388 derivative only.
                                                            This node supports the following clocks : 
                                                                GMAC1_TX_CLK    : S32K388 
                                                                SWG_CLK         : S32K39x 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:370907be-d54d-459e-9af7-ee69d664819b">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:fb5baa70-8737-45c8-a840-cd84f70b727b">
                              <SHORT-NAME>McuClkMux16_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 16 Source Selection. 
                                                                Sets the MC_CGM_MUX_16_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_16_CSC[SELCTL] - This field selects the source clock for Clock Mux 16. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>SWG_PAD_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f4246cdb-5d11-4738-b8a6-6d32a7813141">
                              <SHORT-NAME>McuClkMux16Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 16 Divider enable. 
                                                                This field enables the Clock Divider for SWG_CLK/GMAC1_TX_CLK. 
                                                                Sets the MC_CGM_MUX_16_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_16_DC_0[DIV] field is ignored and the SWG_CLK / GMAC1_TX_CLK clock remains disabled. 
                                                                This node is supported on S32K39x or S32K388 derivative only.
                                                                This node supports the following clocks : 
                                                                    GMAC1_TX_CLK    : S32K388 
                                                                    SWG_CLK         : S32K39x 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:97375c17-3dfe-4306-ad12-6f9c8fc7ac67">
                              <SHORT-NAME>McuClkMux16Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 16 Division value. 
                                                                Sets the MC_CGM_MUX_16_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_16_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux16Div0_En is true. 
                                                                This node is supported on S32K39x or S32K388 derivative only.
                                                                This node supports the following clocks : 
                                                                    GMAC1_TX_CLK    : S32K388 
                                                                    SWG_CLK         : S32K39x 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:c87df46e-5ad9-4b05-a69f-5831499265d1">
                              <SHORT-NAME>McuClockMux16Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                                This node is supported on S32K39x or S32K388 derivative only.
                                                                This node supports the following clocks : 
                                                                    GMAC1_TX_CLK    : S32K388 
                                                                    SWG_CLK         : S32K39x 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1.6E7</DEFAULT-VALUE>
                              <MAX>2.0E7</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:6183abd0-ab3e-4951-ac94-e4dfc25cc2b8">
                          <SHORT-NAME>McuCgm0ClockMux17</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for GMAC1_RMII_CLK. 
                                                            This node is supported on S32K388 derivative only.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:374d07be-d54d-459e-9af7-ee69d664819b">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:fb5b5c70-8737-45c8-a840-cd84f70b727b">
                              <SHORT-NAME>McuClkMux17_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 17 Source Selection. 
                                                                Sets the MC_CGM_MUX_17_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_17_CSC[SELCTL] - This field selects the source clock for Clock Mux 17. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL_PHI0_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLLAUX_PHI0_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f6e46cdb-5d11-4738-b8a6-6d32a7813141">
                              <SHORT-NAME>McuClkMux17Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 17 Divider enable. 
                                                                This field enables the Clock Divider for GMAC1_RMII_CLK. 
                                                                Sets the MC_CGM_MUX_17_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_17_DC_0[DIV] field is ignored and the GMAC1_RMII_CLK clock remains disabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:977f5c17-3dfe-4306-ad12-6f9c8fc7ac67">
                              <SHORT-NAME>McuClkMux17Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 17 Division value. 
                                                                Sets the MC_CGM_MUX_17_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_17_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux17Div0_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:c87df8ae-5ad9-4b05-a69f-5831499265d1">
                              <SHORT-NAME>McuClockMux17Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1.6E7</DEFAULT-VALUE>
                              <MAX>1.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:611aabd0-ab3e-4951-ac94-e4dfc25cc2b8">
                          <SHORT-NAME>McuCgm0ClockMux18</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for STMD_CLK. 
                                                            This node is supported on S32K388 derivative only.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:2b4d07be-d54d-459e-9af7-ee69d664819b">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:fb5b5c70-3c37-45c8-a840-cd84f70b727b">
                              <SHORT-NAME>McuClkMux18_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 18 Source Selection. 
                                                                Sets the MC_CGM_MUX_18_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_18_CSC[SELCTL] - This field selects the source clock for Clock Mux 18. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>AIPS_PLAT_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f6e46cdb-5d4d-4738-b8a6-6d32a7813141">
                              <SHORT-NAME>McuClkMux18Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 18 Divider enable. 
                                                                This field enables the Clock Divider for STMD_CLK. 
                                                                Sets the MC_CGM_MUX_18_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_18_DC_0[DIV] field is ignored and the SWG_CLK clock remains disabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:95ef5c18-3dfe-4306-ad12-6f9c8fc7ac67">
                              <SHORT-NAME>McuClkMux18Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 18 Division value. 
                                                                Sets the MC_CGM_MUX_18_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_18_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux18Div0_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:c86ff8ae-5ad9-4b05-a69f-5831499265d1">
                              <SHORT-NAME>McuClockMux18Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1.6E7</DEFAULT-VALUE>
                              <MAX>1.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:62aaabd0-ab3e-4951-ac94-e4dfc25cc2b8">
                          <SHORT-NAME>McuCgm0ClockMux19</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container enables and selects the configuration clocks
                                                            for AES_CLK. 
                                                            This node is supported on S32K388 derivative only.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:2b4d3bbe-d54d-459e-9af7-ee69d664819b">
                              <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if this clock mux is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:fb5b5c70-3c4c-45c8-a840-cd84f70b727b">
                              <SHORT-NAME>McuClkMux19_Source</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 19 Source Selection. 
                                                                Sets the MC_CGM_MUX_19_CSC[SELCTL] field register. 
                                                                MC_CGM_MUX_19_CSC[SELCTL] - This field selects the source clock for Clock Mux 19. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLLAUX_PHI1_CLK</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f6e46cdb-5d4d-45d8-b8a6-6d32a7813141">
                              <SHORT-NAME>McuClkMux19Div0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 19 Divider enable. 
                                                                This field enables the Clock Divider for AES_CLK. 
                                                                Sets the MC_CGM_MUX_19_DC_0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                If it is set to 0 (Divider is disabled), any write access to the MC_CGM_MUX_19_DC_0[DIV] field is ignored and the SWG_CLK clock remains disabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:95ef5c19-3dfe-6e06-ad12-6f9c8fc7ac67">
                              <SHORT-NAME>McuClkMux19Div0_Divisor</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Clock Mux 19 Division value. 
                                                                Sets the MC_CGM_MUX_19_DC_0[DIV] field register. 
                                                                MC_CGM_MUX_19_DC_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider. 
                                                                This parameter is enabled only if McuClkMux19Div0_En is true. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:c86ff87f-5ad9-4b05-a69f-5831499265d1">
                              <SHORT-NAME>McuClockMux19Divider0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                                Value calculated for user info. It is given in Hz. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1.6E7</DEFAULT-VALUE>
                              <MAX>1.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                      </SUB-CONTAINERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:71f43071-99df-4944-8697-e77f4b3960eb">
                      <SHORT-NAME>McuRtcClockSelect</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This container selects the configuration clocks for RTC_CLK. 
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:cd8f6f24-c5b0-4ad0-9444-7a688a53dc7e">
                          <SHORT-NAME>McuClockMuxUnderMcuControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Set this to TRUE if this clock mux is under mcu control 
                                                            If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                            The user must still set the values - they are used by the clock reference points  
                                                            Note: Implementation Specific Parameter. 
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:334287a2-2afe-4bf0-8c31-3cf46659c1d2">
                          <SHORT-NAME>McuRtc_Source</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            RTC_CLK Source Selection. 
                                                            Sets the RTCC[CLKSEL] field register. 
                                                            Sets the RTCC[CLKSEL] - This field selects the source clock for RTC_CLK. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>FIRC_CLK</DEFAULT-VALUE>
                          <LITERALS>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>SIRC_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                          </LITERALS>
                        </ECUC-ENUMERATION-PARAM-DEF>
                        <ECUC-FLOAT-PARAM-DEF UUID="ECUC:08430774-a7f3-4f60-9dd5-900550b3b673">
                          <SHORT-NAME>McuRtc_Frequency</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This is the frequency for the specific instance of the &quot;McuClockReferencePoint&quot; container.
                                                            Value calculated for user info. It is given in Hz. 
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                          <MAX>4.8E7</MAX>
                          <MIN>0.0</MIN>
                        </ECUC-FLOAT-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:bfa6250f-717b-4911-a690-6cb59e8da246">
                      <SHORT-NAME>McuPll_0</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This container provides the specific configuration for the PLL.
                                                        Note: Implementation Specific Container.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:1be167fc-e06b-4db8-a8d7-7853067a63b0">
                          <SHORT-NAME>McuPLLUnderMcuControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Set this to TRUE if this PLL is under mcu control 
                                                            If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                            The user must still set the values - they are used by the clock reference points  
                                                            Note: Implementation Specific Parameter. 
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:1be167fc-e06b-4db8-a8d7-758306a736f2">
                          <SHORT-NAME>McuPLLEnabled</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            0 - PLL is disabled.
                                                            1 - PLL is enabled (and can be used as a clock source).
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                      </PARAMETERS>
                      <SUB-CONTAINERS>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:bb7de1d2-ad18-443a-8dc4-a00f8159db55">
                          <SHORT-NAME>McuPll_Configuration</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Configuration values for PLL. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:2b9c1a10-d5d6-407f-8706-bf6b2da7fe3d">
                              <SHORT-NAME>McuPllDvRdiv</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Input clock predivider.
                                                                Sets the PLL: PLLDIG_PLLDV[RDIV] field register.
                                                                This field controls the value of the divider on the input clock. The output of the predivider circuit generates the reference clock to the PLL analog loop.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>1</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:395e17d0-f6cc-4be8-a528-8cb92aebebf2">
                              <SHORT-NAME>McuPllDvMfi</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Loop multiplication factor divider.
                                                                Sets the PLL: PLLDIG_PLLDV[MFI] field register.
                                                                This field controls the value of the divider in the feedback loop. The value specified by the MFI bits
                                                                establishes the multiplication factor applied to the reference frequency. Divider value = MFI, where MFI
                                                                should be choosen such that it does not violate VCO frequency specifications.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>120</DEFAULT-VALUE>
                              <MAX>255</MAX>
                              <MIN>1</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f4ae5a4f-c1bc-4b1e-be5d-af0ab7e46c80">
                              <SHORT-NAME>McuPllDvOdiv2</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                ODIV2 Division value.
                                                                PLLDIG_PLLDV[ODIV2] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV' times the time period of the current input clock to the divider. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>1</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:127b4b4d-c94f-44c9-b048-7e06c469f6fa">
                              <SHORT-NAME>McuPllFmSscgbyp</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Modulation enable.
                                                                This bit enables spectrum modulation.
                                                                Set the PLL: PLLDIG_PLLFM[SSCGBYP] field.
                                                                0 - Spread spectrum modulation is not bypassed.
                                                                1 - Spread spectrum modulation is bypassed.
                                                                Note: PLLFM[SSCGBYP] must be cleared and PLLFD[SDMEN] must be set for the frequency modulation mechanism to be enabled.
                                                                Note: Frequency Modulation is only possible if PLLDIG_PLLFM[STEPSIZE] * PLLDIG_PLLFM[STEPNO] less than 18432.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:2dd7a89b-93fe-46ba-9a1b-2c4ed0222aa0">
                              <SHORT-NAME>McuPllFmSpreadctl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Modulation type selection:
                                                                    - Center around nominal frequency.
                                                                    - Spread below nominal frequency.
                                                                Configure the PLLDIG_PLLFM[SPREADCTL] field register.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>Center_Spread</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>Down_Spread</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>Center_Spread</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:2bbe4ea6-bdcb-48fb-b92d-d097d3ebc1f1">
                              <SHORT-NAME>McuPllFmStepSize</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Modulation period. 
                                                                Sets the PLL: PLLDIG_PLLFM[STEPSIZE] field register. 
                                                                STEPSIZE is the binary equivalent of the modulation period variable. 
                                                                It is calculated as: StepSize = [McuPllFdMdp * (McuPllDvMfi + McuPllFdMfn / 18432) * 18432] / (100 * McuPllFmStepNo). 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>1023</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:1dcfd8cf-9c8d-4268-9ed3-1a98df1bc3c6">
                              <SHORT-NAME>McuPllFmStepNo</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Increment step. 
                                                                Sets the PLL: PLLDIG_PLLFM[STEPNO] field register. 
                                                                This field is the binary equivalent of the STEPNO variable. 
                                                                It is calculated as: StepNo = McuClockReferencePointFrequency(McuPllClockSelection) / (2 * McuPllFdFmod * McuPllDvRdiv). 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1</DEFAULT-VALUE>
                              <MAX>2047</MAX>
                              <MIN>1</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:ce500545-8257-4c4c-8de7-b3c848d675d0">
                              <SHORT-NAME>McuPllFdFmod</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                The modulation frequency. This should be set to the highest frequency component present in the modulating signal. 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>32000.0</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:ce500545-8257-4c4c-8de7-b3c575c362d0">
                              <SHORT-NAME>McuPllFdMdp</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                The modulation depth percentage. This value indicates by how much the modulated variable varies around its unmodulated level. 
                                                                It is calculated as the FrequencyDeviation (deviation from the carrier/nominal frequency) divided by the ModulatingSignalFrequency(Fmod). 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>3.0</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:ce500545-8257-4c4c-8de7-a1b919d675d0">
                              <SHORT-NAME>McuPllFdMfn</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Numerator for fractional loop division factor - PLLDIG_PLLFD[MFN]. 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0</DEFAULT-VALUE>
                              <MAX>32767</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:7ae1a21a-e1b3-422b-8976-9096d3cc8c1d">
                              <SHORT-NAME>McuPllFdSdmen</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Sigma Delta Modulation Enable. 
                                                                Set the PLL: PLLDIG_PLLFD[SDMEN] field register. 
                                                                0 - Sigma delta modulation disabled. 
                                                                1 - Sigma delta modulation enabled. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:9f452933-01a1-9886-bc02-5c99511902d1">
                              <SHORT-NAME>McuPllFdSdm2</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Second Order Sigma Delta Modulation Select.
                                                                Set the PLL: PLLDIG_PLLFD[SDM2] field register.
                                                                0 - 2nd order sigma delta modulation disabled.
                                                                1 - 2nd order sigma delta modulation enabled.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:84858b59-c913-8338-939d-b74b544d76ac">
                              <SHORT-NAME>McuPllFdSdm3</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Third Order Sigma Delta Modulation Select.
                                                                Set the PLL: PLLDIG_PLLFD[SDM3] field register.
                                                                0 - 3nd order sigma delta modulation disabled.
                                                                1 - 3nd order sigma delta modulation enabled.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:84848bc4-c913-81d8-9a9d-b74b444d76ac">
                              <SHORT-NAME>McuPllOdiv0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                PHI0 Divider enable. 
                                                                Set the PLL: PLLDIG_PLLODIV0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f4ae5a4f-c1bc-4b1e-be5d-af0ab7e64c80">
                              <SHORT-NAME>McuPllOdiv0_Div</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                PHI0 Division value. 
                                                                PLLDIG_PLLODIV0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2</DEFAULT-VALUE>
                              <MAX>15</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:84848bc4-c913-81d8-9a9d-b74b888e67db">
                              <SHORT-NAME>McuPllOdiv1_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                PHI1 Divider enable. 
                                                                Set the PLL: PLLDIG_PLLODIV1[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f4ae5a4f-c1bc-4b1e-be5d-bf1cb7e47c80">
                              <SHORT-NAME>McuPllOdiv1_Div</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                PHI1 Division value. 
                                                                PLLDIG_PLLODIV1[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2</DEFAULT-VALUE>
                              <MAX>15</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:7a0ad0a6-0dc2-43c3-8b64-4cafd115af5a">
                          <SHORT-NAME>McuPll_Parameter</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Calculated values for PLL. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:24b24094-5537-49a7-9733-9f25cf0bfd4a">
                              <SHORT-NAME>PLL_PHI0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Output value for PLL_PHI0_CLK frequency. 
                                                                The valid range is [48 ... 320] MHz for S32K3XX/S32M27x. 
                                                                The valid range is [48 ... 640] MHz for S32K39x. 
                                                                Note: This field must not be manually modified. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>3.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:24b24094-5537-49a7-9733-9d52fc0dfb5a">
                              <SHORT-NAME>PLL_PHI1_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Output value for CORE_PLL_PHI1_CLK frequency. 
                                                                The valid range is [48 ... 320] MHz for S32K3XX/S32M27x. 
                                                                The valid range is [48 ... 640] MHz for S32K39x. 
                                                                Note: This field must not be manually modified. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>3.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:3d15f604-8bbb-4c35-b0ce-e102cb54f572">
                              <SHORT-NAME>PLL_VCO_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Output value for VCO frequency. 
                                                                The valid range is [640 ... 1280] MHz. 
                                                                Note: This field must not be manually modified. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>1.28E9</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                      </SUB-CONTAINERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:bfa6250f-a67b-4911-a690-6cb59e8da246">
                      <SHORT-NAME>McuPll_1</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This container provides the specific configuration for the PLL.
                                                        Note: Implementation Specific Container.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:1beb37fc-e06b-4db8-a8d7-7853067a63b0">
                          <SHORT-NAME>McuPLLUnderMcuControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Set this to TRUE if this PLL is under mcu control 
                                                            If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                            The user must still set the values - they are used by the clock reference points  
                                                            Note: Implementation Specific Parameter. 
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:1be167fc-e9fb-4db8-a8d7-758306a736f2">
                          <SHORT-NAME>McuPLLEnabled</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            0 - PLL is disabled.
                                                            1 - PLL is enabled (and can be used as a clock source).
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                      </PARAMETERS>
                      <SUB-CONTAINERS>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:127de1d2-ad18-443a-8dc4-a00f8159db55">
                          <SHORT-NAME>McuPll_Configuration</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Configuration values for PLL. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:2b9cf510-d5d6-407f-8706-bf6b2da7fe3d">
                              <SHORT-NAME>McuPllDvRdiv</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Input clock predivider.
                                                                Sets the PLL: PLLDIG_PLLDV[RDIV] field register.
                                                                This field controls the value of the divider on the input clock. The output of the predivider circuit generates the reference clock to the PLL analog loop.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>2</DEFAULT-VALUE>
                              <MAX>7</MAX>
                              <MIN>1</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:395e17d0-f6cc-4be8-af68-8cb92aebebf2">
                              <SHORT-NAME>McuPllDvMfi</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Loop multiplication factor divider.
                                                                Sets the PLL: PLLDIG_PLLDV[MFI] field register.
                                                                This field controls the value of the divider in the feedback loop. The value specified by the MFI bits
                                                                establishes the multiplication factor applied to the reference frequency. Divider value = MFI, where MFI
                                                                should be choosen such that it does not violate VCO frequency specifications.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>120</DEFAULT-VALUE>
                              <MAX>255</MAX>
                              <MIN>1</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f4f75a4f-c1bc-4b1e-be5d-af0ab7e46c80">
                              <SHORT-NAME>McuPllDvOdiv2</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                ODIV2 Division value.
                                                                PLLDIG_PLLDV[ODIV2] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV' times the time period of the current input clock to the divider. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>1</DEFAULT-VALUE>
                              <MAX>63</MAX>
                              <MIN>1</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:84848bc4-cf83-81d8-9a9d-b74b444d76ac">
                              <SHORT-NAME>McuPllOdiv0_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                PHI0 Divider enable. 
                                                                Set the PLL: PLLDIG_PLLODIV0[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f4ae5a4f-c1bc-4f9e-be5d-af0ab7e64c80">
                              <SHORT-NAME>McuPllOdiv0_Div</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                PHI0 Division value. 
                                                                PLLDIG_PLLODIV0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>3</DEFAULT-VALUE>
                              <MAX>31</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:8a048bc4-c913-81d8-9a9d-b74b888e67db">
                              <SHORT-NAME>McuPllOdiv1_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                PHI1 Divider enable. 
                                                                Set the PLL: PLLDIG_PLLODIV1[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f4ae5a4f-c1bc-a11e-be5d-bf1cb7e47c80">
                              <SHORT-NAME>McuPllOdiv1_Div</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                PHI1 Division value. 
                                                                PLLDIG_PLLODIV1[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>3</DEFAULT-VALUE>
                              <MAX>31</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:8a048bc4-c913-81e2-9a9d-b74b888e67db">
                              <SHORT-NAME>McuPllOdiv2_En</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                PHI2 Divider enable. 
                                                                Set the PLL: PLLDIG_PLLODIV2[DE] field register. 
                                                                0 - Divider is disabled 
                                                                1 - Divider is enabled 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f4ae5a4f-c1bc-a11e-be5d-bf1cd3e47c80">
                              <SHORT-NAME>McuPllOdiv2_Div</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                PHI2 Division value. 
                                                                PLLDIG_PLLODIV2[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division
                                                                would be 'DIV+1' times the time period of the current input clock to the divider 
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>3</DEFAULT-VALUE>
                              <MAX>31</MAX>
                              <MIN>0</MIN>
                            </ECUC-INTEGER-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:b22ae191-f192-4e0d-bd07-7cbbf90d2898">
                          <SHORT-NAME>McuPll_Parameter</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Calculated values for PLL. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:a2b24094-5537-49a7-9733-9f25cf0bfd4a">
                              <SHORT-NAME>PLL_PHI0_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Output value for PLLAUX_PHI0_CLK frequency. 
                                                                The valid range is [48 ... 320] MHz for S32K3XX. 
                                                                The valid range is [48 ... 640] MHz for S32K39x. 
                                                                Note: This field must not be manually modified. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>3.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:24ba3094-5537-49a7-9733-9d52fc0dfb5a">
                              <SHORT-NAME>PLL_PHI1_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Output value for CORE_PLL_PHI1_CLK frequency. 
                                                                The valid range is [48 ... 320] MHz for S32K3XX. 
                                                                The valid range is [48 ... 640] MHz for S32K39x. 
                                                                Note: This field must not be manually modified. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>3.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:24ba3094-53f7-49a7-9733-9d52fc0dfb5a">
                              <SHORT-NAME>PLL_PHI2_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Output value for CORE_PLL_PHI2_CLK frequency. 
                                                                The valid range is [48 ... 320] MHz for S32K3XX. 
                                                                The valid range is [48 ... 640] MHz for S32K39x. 
                                                                Note: This field must not be manually modified. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>3.2E8</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                            <ECUC-FLOAT-PARAM-DEF UUID="ECUC:3d15f604-8bbb-4c35-a4ce-e102cb54f572">
                              <SHORT-NAME>PLL_VCO_Frequency</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Output value for VCO frequency. 
                                                                The valid range is [640 ... 1280] MHz. 
                                                                Note: This field must not be manually modified. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>0.0</DEFAULT-VALUE>
                              <MAX>1.28E9</MAX>
                              <MIN>0.0</MIN>
                            </ECUC-FLOAT-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                      </SUB-CONTAINERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:8cbac65c-6a3d-4b29-b3a4-b1bebf97a468">
                      <SHORT-NAME>McuClkMonitor</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                            This container contains the specific configuration (parameters) of the Clock Monitor Unit. 
                                                            Each CMU is independently programmed. FIRC and FXOSC are used as the clock monitor references. 
                                                            Detailed information on the CMUs can be found in the Clock Monitor Unit chapter. 
                                                            This parameter is enabled only if &quot;McuClockSrcFailureNotification&quot; is enabled. 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>4</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY-INFINITE>1</UPPER-MULTIPLICITY-INFINITE>
                      <MULTIPLICITY-CONFIG-CLASSES>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      </MULTIPLICITY-CONFIG-CLASSES>
                      <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                      <REQUIRES-INDEX>true</REQUIRES-INDEX>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e424418b-1f93-453a-b9b2-ac018578243e">
                          <SHORT-NAME>McuClockMonitorUnderMcuControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                Set this to TRUE if this clock monitor is under mcu control 
                                                                If it is FALSE then the mcu driver will not write the corresponding registers. 
                                                                The user must still set the values - they are used by the clock reference points  
                                                                Note: Implementation Specific Parameter. 
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c7aee6bc-63df-462e-b6d3-ff74458067e5">
                          <SHORT-NAME>McuClkMonitorEn</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                Enables/Disables the clock monitor (CMU_FC_GCR[FCE]). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:0fef779b-bf2c-466a-9110-56a48d8e3e16">
                          <SHORT-NAME>McuCmuName</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                This is the name of the CMU. 
                                                                With name convention: CMU_FC_[Number Of CMU Unit]_[Name of Monitored clock]. 
                                                                Note: The CMU_FC_5 is monitoring HSE_CLK, it accessible only by HSE_B Cortex-M0+ core.
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>CMU_FC_0_FXOSC_CLK</DEFAULT-VALUE>
                          <LITERALS>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>CMU_FC_0_FXOSC_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>CMU_FC_3_CORE_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>CMU_FC_4_AIPS_PLAT_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>CMU_FC_5_HSE_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                          </LITERALS>
                        </ECUC-ENUMERATION-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c7a166bc-63df-462e-b6d3-ff74458067e5">
                          <SHORT-NAME>McuFHHAsyncEventEn</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                This field is used to enable/disable FHH asynchronous event at the module boundary. (CMU_FC_IER[FHHAEE]).
                                                                0 - Asynchronous FHH Event is Disabled
                                                                1 - Asynchronous FHH Event is Enabled
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c7a166bc-63df-462e-b6d3-ff74459067e5">
                          <SHORT-NAME>McuFLLAsyncEventEn</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                This field is used to enable/disable FLL asynchronous event at the module boundary. (CMU_FC_IER[FLLAEE]).
                                                                0 - Asynchronous FLL Event is Disabled
                                                                1 - Asynchronous FLL Event is Enabled
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c7a16eba-63df-462e-b6d3-ff74f57a67e5">
                          <SHORT-NAME>McuFHHInterruptEn</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                This field is used to enable/disable FHH interrupt at the module boundary. (CMU_FC_IER[FHHIE]).
                                                                0 - FHH Interrupt is Disabled
                                                                1 - FHH Interrupt is Enabled
                                                                This field is only supported for CMU_FC_0.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c7a16eba-63df-462e-b6d3-ff74db9e67e5">
                          <SHORT-NAME>McuFLLInterruptEn</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                This field is used to enable/disable FLL interrupt at the module boundary. (CMU_FC_IER[FLLIE]).
                                                                0 - FLL Interrupt is Disabled
                                                                1 - FLL Interrupt is Enabled
                                                                This field is only supported for CMU_FC_0.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:dcc84cdf-93ef-4cca-821b-b1a7f56dcfec">
                      <SHORT-NAME>McuClockReferencePoint</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                            This container defines a reference point in the Mcu Clock tree. It defines the frequency which then can be used by other modules as an input value. Lower multiplictiy is 1, as even in the simpliest case (only one frequency is used), there is one frequency to be defined.
                                                        </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY-INFINITE>1</UPPER-MULTIPLICITY-INFINITE>
                      <MULTIPLICITY-CONFIG-CLASSES>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      </MULTIPLICITY-CONFIG-CLASSES>
                      <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                      <REQUIRES-INDEX>true</REQUIRES-INDEX>
                      <PARAMETERS>
                        <ECUC-FLOAT-PARAM-DEF UUID="ECUC:56f2133a-6d79-4c14-8608-708988a4fd7e">
                          <SHORT-NAME>McuClockReferencePointFrequency</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                This is the frequency for the specific instance of the McuClockReferencePoint container.
                                                                It shall be given in Hz.
                                                                Calculated value.
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>4.8E7</DEFAULT-VALUE>
                          <MAX>5.0E9</MAX>
                          <MIN>0.0</MIN>
                        </ECUC-FLOAT-PARAM-DEF>
                        <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:e699f695-3db5-4f60-a174-5aa4454a697f">
                          <SHORT-NAME>McuClockFrequencySelect</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                Select clock source for the specific instance of the McuClockReferencePoint container. 
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>CORE_CLK</DEFAULT-VALUE>
                          <LITERALS>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>CUSTOM</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>CORE_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>AIPS_PLAT_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>AIPS_SLOW_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>HSE_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>DCM_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>STM0_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>FLEXCAN_PE_CLK0_2</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>CLKOUT_STANDBY</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>CLKOUT_RUN</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>TRACE_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>RTC_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>FIRC_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>SIRC_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>FXOSC_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>SCS_CLK</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                          </LITERALS>
                        </ECUC-ENUMERATION-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                  </SUB-CONTAINERS>
                </ECUC-PARAM-CONF-CONTAINER-DEF>
                <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:092fb5e2-9ecc-45ad-8121-e1210e335cec">
                  <SHORT-NAME>McuDemEventParameterRefs</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                Container for the references to DemEventParameter elements which shall be invoked using the API Dem_SetEventStatus API in case the corresponding error occurs.  
                                                The EventId is taken from the referenced DemEventParameter's DemEventId value.
                                                The standardized errors are provided in the container and can be extended by vendor specific error references. 
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                  <REFERENCES>
                    <ECUC-REFERENCE-DEF UUID="ECUC:8f45d08b-315d-421b-8457-c3c09bc5feda">
                      <SHORT-NAME>MCU_E_TIMEOUT_FAILURE</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Reference to configured DEM event to report Timeout failure. 
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <MULTIPLICITY-CONFIG-CLASSES>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      </MULTIPLICITY-CONFIG-CLASSES>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <REQUIRES-SYMBOLIC-NAME-VALUE>true</REQUIRES-SYMBOLIC-NAME-VALUE>
                      <DESTINATION-REF DEST="ECUC-PARAM-CONF-CONTAINER-DEF">/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter</DESTINATION-REF>
                    </ECUC-REFERENCE-DEF>
                    <ECUC-REFERENCE-DEF UUID="ECUC:5b3ee483-b632-4e06-838d-8f4924370747">
                      <SHORT-NAME>MCU_E_INVALIDFXOSC_CONFIG</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Reference to configured DEM event to report a FXOSC invalid configuration event.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <MULTIPLICITY-CONFIG-CLASSES>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      </MULTIPLICITY-CONFIG-CLASSES>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <REQUIRES-SYMBOLIC-NAME-VALUE>true</REQUIRES-SYMBOLIC-NAME-VALUE>
                      <DESTINATION-REF DEST="ECUC-PARAM-CONF-CONTAINER-DEF">/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter</DESTINATION-REF>
                    </ECUC-REFERENCE-DEF>
                    <ECUC-REFERENCE-DEF UUID="ECUC:5b3ee483-f132-4e06-838d-8f4924370747">
                      <SHORT-NAME>MCU_E_CLOCKMUXSWITCH_FAILURE</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Reference to configured DEM event to report a failed clock switch request. 
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <MULTIPLICITY-CONFIG-CLASSES>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      </MULTIPLICITY-CONFIG-CLASSES>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <REQUIRES-SYMBOLIC-NAME-VALUE>true</REQUIRES-SYMBOLIC-NAME-VALUE>
                      <DESTINATION-REF DEST="ECUC-PARAM-CONF-CONTAINER-DEF">/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter</DESTINATION-REF>
                    </ECUC-REFERENCE-DEF>
                    <ECUC-REFERENCE-DEF UUID="ECUC:7b1e9402-2922-49e6-a094-efe3ce59f8c0">
                      <SHORT-NAME>MCU_E_CLOCK_FAILURE</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Reference to configured DEM event to report Clock source failure. 
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <MULTIPLICITY-CONFIG-CLASSES>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                        <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      </MULTIPLICITY-CONFIG-CLASSES>
                      <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                      <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <REQUIRES-SYMBOLIC-NAME-VALUE>true</REQUIRES-SYMBOLIC-NAME-VALUE>
                      <DESTINATION-REF DEST="ECUC-PARAM-CONF-CONTAINER-DEF">/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter</DESTINATION-REF>
                    </ECUC-REFERENCE-DEF>
                  </REFERENCES>
                </ECUC-PARAM-CONF-CONTAINER-DEF>
                <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:9d338d97-6006-469a-8111-ac7c93ba66ec">
                  <SHORT-NAME>McuModeSettingConf</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                    This container contains the configuration for the Mode setting of the MCU. 
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY-INFINITE>1</UPPER-MULTIPLICITY-INFINITE>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                  <REQUIRES-INDEX>true</REQUIRES-INDEX>
                  <PARAMETERS>
                    <ECUC-INTEGER-PARAM-DEF UUID="ECUC:f296ee65-d7f7-4f6d-ae0c-562449d649b4">
                      <SHORT-NAME>McuMode</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This parameter shall represent the ID of the MCU mode.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>true</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>0</DEFAULT-VALUE>
                      <MAX>255</MAX>
                      <MIN>0</MIN>
                    </ECUC-INTEGER-PARAM-DEF>
                    <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:4e601bd3-e1bf-40ea-8318-740303d8615e">
                      <SHORT-NAME>McuPowerMode</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This parameter selects the Power Mode to be used. 
                                                        For valid Mode transitions refers to &quot;MC_ME Mode Diagram&quot; from Reference Manual. 
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>RUN</DEFAULT-VALUE>
                      <LITERALS>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>RUN</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>CORE_STANDBY</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>SOC_PREPARE_STANDBY</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>SOC_STANDBY</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>STANDBY</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>SOC_PREPARE_FAST_STANDBY</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>SOC_FAST_STANDBY</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>FAST_STANDBY</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>FUNC_RESET</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>DEST_RESET</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                      </LITERALS>
                    </ECUC-ENUMERATION-PARAM-DEF>
                    <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:aac952ef-7cb7-4b94-acc5-a7c1ed34fd5b">
                      <SHORT-NAME>McuMainCoreSelect</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        
                                                        This field is used to select which core will be designated as the Main Core. 
                                                        The driver will configure the MC_ME_MAIN_COREID[PIDX] and MC_ME_MAIN_COREID[CIDX]
                                                        register fields based on this parameter. 
                                                        This field is modifiable only when McuPowerMode = 'SOC_STANDBY'. 
                                                        Note: Implementation Specific Parameter. 
                                                        </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>CM7_0</DEFAULT-VALUE>
                      <LITERALS>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>CM7_0</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                      </LITERALS>
                    </ECUC-ENUMERATION-PARAM-DEF>
                    <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c1a8f304-b7c8-41c3-a237-4076f6112233">
                      <SHORT-NAME>McuCoreLockStepEnable</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        Configures the MC_ME_PRTN0_CORE_LOCKSTEP[LS2] register field.
                                                        This bit provides the lockstep indication to Core 4 &amp; Core 5 in partition 0. 
                                                        0 - Lockstep Disabled. 
                                                        1 - Lockstep Enabled. 
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>false</DEFAULT-VALUE>
                    </ECUC-BOOLEAN-PARAM-DEF>
                    <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:28436a22-daa7-4eee-8862-0a368a3c80ef">
                      <SHORT-NAME>McuEnableSleepOnExit</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        Indicates sleep-on-exit when returning from Handler mode to Thread mode:
                                                        0 - Do not sleep when returning to Thread mode.
                                                        1 - Enter sleep, or deep sleep, on return from an ISR.
                                                        Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>false</DEFAULT-VALUE>
                    </ECUC-BOOLEAN-PARAM-DEF>
                  </PARAMETERS>
                  <SUB-CONTAINERS>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:4eb413e5-e88d-4fe5-8e29-28badf24b6c9">
                      <SHORT-NAME>McuPartitionConfiguration</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This section generates control signals based on the logic partitions
                                                        implemented inside it. The logic partition refers to SoC blocks controlled by single
                                                        partition of MC_ME. Each of the MC_ME partition implements or control a set of logic
                                                        functionality using the MC_ME partition processes hardware.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SUB-CONTAINERS>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:6d197fc7-452a-4168-af62-3f05f950e135">
                          <SHORT-NAME>McuPartition0Config</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        This container contains the configuration for Partition 0.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:56613a64-57c3-4935-bb5f-32d841f15b54">
                              <SHORT-NAME>McuPartitionUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if Partition 0 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0 or PRST0). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:32613a64-57c3-4935-bb5f-23b836d63c52">
                              <SHORT-NAME>McuPartitionPowerUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if Partition 0 Power Management is under MCU control. 
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0_PCONF). 
                                                                This means that the setting configured by node &quot;McuPartitionClockEnable&quot; will be left untouched
                                                                (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a89255b4-f30b-41da-a545-e607c188037e">
                              <SHORT-NAME>McuPrtnCofb0UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN0_COFB0 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0_COFB0). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN0_COFB0'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:32613a64-57c3-4935-bb5f-23b836c36b54">
                              <SHORT-NAME>McuPrtnCofb1UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN0_COFB1 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0_COFB1). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN0_COFB1'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a68ae507-8e89-4c1a-8e04-35b9cac34438">
                              <SHORT-NAME>McuPartitionClockEnable</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Configures the MC_ME_PRTN0_PCONF[PCE] register field. 
                                                                This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled. 
                                                                0b - Disable the clock to IPs. 
                                                                1b - Enable the clock to IPs. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                          <SUB-CONTAINERS>
                            <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:51dd8220-8b81-4cc9-9cff-346e19b4558d">
                              <SHORT-NAME>McuCore0Configuration</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This container contains the configuration for the CM7_0 core within Partition 0. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <PARAMETERS>
                                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:56613a64-57c3-4935-bb5f-23b843c16b54">
                                  <SHORT-NAME>McuCoreUnderMcuControl</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Set this to TRUE if CM7_0 is under MCU control.
                                                                    If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0_CORE0 and PRST0_0).
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>true</DEFAULT-VALUE>
                                </ECUC-BOOLEAN-PARAM-DEF>
                                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f68ae507-338e-4c1a-8e94-76cacdafd0c5">
                                  <SHORT-NAME>McuCoreClockEnable</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE0_PCONF[CCE] register field.
                                                                    This bit controls whether the clock to CM7_0 is enabled or disabled. 
                                                                    0 - CM7_0 Core Clock is Disabled. 
                                                                    1 - CM7_0 Core Clock is Enabled. 
                                                                    Warning: When disabling the core clock, the driver
                                                                    will busy-wait until the corresponding MC_ME_PRTN0_CORE0_STAT[WFI]
                                                                    flag is set. This means that the core to be shutdown must always
                                                                    execute an WFI as its last instruction. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                                </ECUC-BOOLEAN-PARAM-DEF>
                                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:cab556a4-fd92-4e77-80db-6809aebd6a11">
                                  <SHORT-NAME>McuCoreBootAddress</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE0_ADDR[ADDR] register field.
                                                                    This register controls the boot address of the CM7_0 core. 
                                                                    The value from this field will be masked with 0xFFFFFFFC (i.e.
                                                                    the boot address must be aligned on a 4-byte boundary). 
                                                                    This field is modifiable only when the corresponding CM7_0 core
                                                                    clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl
                                                                    is 'true'. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>0</DEFAULT-VALUE>
                                  <MAX>4294967292</MAX>
                                  <MIN>0</MIN>
                                </ECUC-INTEGER-PARAM-DEF>
                                <ECUC-STRING-PARAM-DEF UUID="ECUC:5179e367-2481-4677-b488-51c3eb1cd797">
                                  <SHORT-NAME>McuCoreBootAddressLinkerSym</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE0_ADDR[ADDR] register field.
                                                                    This register controls the boot address of the CM7_0 core. 
                                                                    The value from this field will be masked with 0xFFFFFFFC (i.e.
                                                                    the boot address must be aligned on a 4-byte boundary). 
                                                                    This field is modifiable only when the corresponding CM7_0 core
                                                                    clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl
                                                                    is 'true'. 
                                                                    Note: If this parameter is empty, then the boot address
                                                                    (integer value) defined by 'McuCoreBootAddress' will be used. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <ECUC-STRING-PARAM-DEF-VARIANTS>
                                    <ECUC-STRING-PARAM-DEF-CONDITIONAL>
                                      <DEFAULT-VALUE>
                                      </DEFAULT-VALUE>
                                    </ECUC-STRING-PARAM-DEF-CONDITIONAL>
                                  </ECUC-STRING-PARAM-DEF-VARIANTS>
                                </ECUC-STRING-PARAM-DEF>
                              </PARAMETERS>
                            </ECUC-PARAM-CONF-CONTAINER-DEF>
                            <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:51dd8220-8b81-4cc9-9c2d-346e19b4558d">
                              <SHORT-NAME>McuCore1Configuration</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This container contains the configuration for the CM7_1 core within Partition 0. 
                                                                This node is not supported on S32K344/S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <PARAMETERS>
                                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:56612e64-57c3-4935-bb5f-23b843c16b54">
                                  <SHORT-NAME>McuCoreUnderMcuControl</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Set this to TRUE if CM7_1 is under MCU control.
                                                                    If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0_CORE1 and PRST0_0).
                                                                    This node is not supported on S32K344/S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>true</DEFAULT-VALUE>
                                </ECUC-BOOLEAN-PARAM-DEF>
                                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a68a3e07-33e9-bc1a-8a04-74fe9aa2e03f">
                                  <SHORT-NAME>McuCoreClockEnable</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE1_PCONF[CCE] register field.
                                                                    This bit controls whether the clock to CM7_1 is enabled or disabled. 
                                                                    0 - CM7_1 Core Clock is Disabled. 
                                                                    1 - CM7_1 Core Clock is Enabled. 
                                                                    Warning: When disabling the core clock, the driver
                                                                    will busy-wait until the corresponding MC_ME_PRTN0_CORE1_STAT[WFI]
                                                                    flag is set. This means that the core to be shutdown must always
                                                                    execute an WFI as its last instruction. 
                                                                    This node is not supported on S32K344/S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                                </ECUC-BOOLEAN-PARAM-DEF>
                                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:18e656a4-fd92-4e7e-81d0-3e24a97c4bb6">
                                  <SHORT-NAME>McuCoreBootAddress</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE1_ADDR[ADDR] register field.
                                                                    This register controls the boot address of the CM7_1 core. 
                                                                    The value from this field will be masked with 0xFFFFFFFC (i.e.
                                                                    the boot address must be aligned on a 4-byte boundary). 
                                                                    This field is modifiable only when the corresponding CM7_1 core
                                                                    clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl
                                                                    is 'true'. 
                                                                    This node is not supported on S32K344/S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>0</DEFAULT-VALUE>
                                  <MAX>4294967292</MAX>
                                  <MIN>0</MIN>
                                </ECUC-INTEGER-PARAM-DEF>
                                <ECUC-STRING-PARAM-DEF UUID="ECUC:5177f367-2481-4677-b488-51c3eb1cd797">
                                  <SHORT-NAME>McuCoreBootAddressLinkerSym</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE1_ADDR[ADDR] register field.
                                                                    This register controls the boot address of the CM7_1 core. 
                                                                    The value from this field will be masked with 0xFFFFFFFC (i.e.
                                                                    the boot address must be aligned on a 4-byte boundary). 
                                                                    This field is modifiable only when the corresponding CM7_1 core
                                                                    clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl
                                                                    is 'true'. 
                                                                    Note: If this parameter is empty, then the boot address
                                                                    (integer value) defined by 'McuCoreBootAddress' will be used. 
                                                                    This node is not supported on S32K344/S32K314/S32K312/S32K311/S32K310/S32M27x derivatives. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <ECUC-STRING-PARAM-DEF-VARIANTS>
                                    <ECUC-STRING-PARAM-DEF-CONDITIONAL>
                                      <DEFAULT-VALUE>
                                      </DEFAULT-VALUE>
                                    </ECUC-STRING-PARAM-DEF-CONDITIONAL>
                                  </ECUC-STRING-PARAM-DEF-VARIANTS>
                                </ECUC-STRING-PARAM-DEF>
                              </PARAMETERS>
                            </ECUC-PARAM-CONF-CONTAINER-DEF>
                            <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:75a6e888-55da-4630-b776-05fac94b8f93">
                              <SHORT-NAME>McuCore4Configuration</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This container contains the configuration for the CM7_2 core within Partition 0. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <PARAMETERS>
                                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f28ae780-4aa8-41ff-a902-bbb28f91418b">
                                  <SHORT-NAME>McuCoreUnderMcuControl</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Set this to TRUE if CM7_2 is under MCU control.
                                                                    If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0_CORE4).
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>true</DEFAULT-VALUE>
                                </ECUC-BOOLEAN-PARAM-DEF>
                                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c1a8f304-b7c8-41c3-a237-4076f626e260">
                                  <SHORT-NAME>McuCoreClockEnable</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE4_PCONF[CCE] register field.
                                                                    This bit controls whether the clock to CM7_2 is enabled or disabled. 
                                                                    0 - CM7_2 Core Clock is Disabled. 
                                                                    1 - CM7_2 Core Clock is Enabled. 
                                                                    Warning: When disabling the core clock, the driver
                                                                    will busy-wait until the corresponding MC_ME_PRTN0_CORE4_STAT[WFI]
                                                                    flag is set. This means that the core to be shutdown must always
                                                                    execute an WFI as its last instruction. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                                </ECUC-BOOLEAN-PARAM-DEF>
                                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:2ba8e5c6-9ec7-4d11-8a49-72586c9393ef">
                                  <SHORT-NAME>McuCoreBootAddress</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE4_ADDR[ADDR] register field.
                                                                    This register controls the boot address of the CM7_2 core. 
                                                                    The value from this field will be masked with 0xFFFFFFFC (i.e.
                                                                    the boot address must be aligned on a 4-byte boundary). 
                                                                    This field is modifiable only when the corresponding CM7_2 core
                                                                    clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl
                                                                    is 'true'. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>0</DEFAULT-VALUE>
                                  <MAX>4294967292</MAX>
                                  <MIN>0</MIN>
                                </ECUC-INTEGER-PARAM-DEF>
                                <ECUC-STRING-PARAM-DEF UUID="ECUC:7a57eba2-bc06-467b-94b3-702ee767c778">
                                  <SHORT-NAME>McuCoreBootAddressLinkerSym</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE4_ADDR[ADDR] register field.
                                                                    This register controls the boot address of the CM7_2 core. 
                                                                    The value from this field will be masked with 0xFFFFFFFC (i.e.
                                                                    the boot address must be aligned on a 4-byte boundary). 
                                                                    This field is modifiable only when the corresponding CM7_2 core
                                                                    clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl
                                                                    is 'true'. 
                                                                    Note: If this parameter is empty, then the boot address
                                                                    (integer value) defined by 'McuCoreBootAddress' will be used. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <ECUC-STRING-PARAM-DEF-VARIANTS>
                                    <ECUC-STRING-PARAM-DEF-CONDITIONAL>
                                      <DEFAULT-VALUE>
                                      </DEFAULT-VALUE>
                                    </ECUC-STRING-PARAM-DEF-CONDITIONAL>
                                  </ECUC-STRING-PARAM-DEF-VARIANTS>
                                </ECUC-STRING-PARAM-DEF>
                              </PARAMETERS>
                            </ECUC-PARAM-CONF-CONTAINER-DEF>
                            <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:75a6e888-55da-4630-b776-05fac94b8f94">
                              <SHORT-NAME>McuCore3Configuration</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                This container contains the configuration for the CM7_3 core within Partition 0. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <PARAMETERS>
                                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f28ae780-4aa8-41ff-a902-bbb28f91428b">
                                  <SHORT-NAME>McuCoreUnderMcuControl</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Set this to TRUE if CM7_3 is under MCU control.
                                                                    If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0_CORE3).
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>true</DEFAULT-VALUE>
                                </ECUC-BOOLEAN-PARAM-DEF>
                                <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c1a8f304-b7c8-41c3-a237-4076f626e360">
                                  <SHORT-NAME>McuCoreClockEnable</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE3_PCONF[CCE] register field.
                                                                    This bit controls whether the clock to CM7_3 is enabled or disabled. 
                                                                    0 - CM7_3 Core Clock is Disabled. 
                                                                    1 - CM7_3 Core Clock is Enabled. 
                                                                    Warning: When disabling the core clock, the driver
                                                                    will busy-wait until the corresponding MC_ME_PRTN0_CORE3_STAT[WFI]
                                                                    flag is set. This means that the core to be shutdown must always
                                                                    execute an WFI as its last instruction. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>false</DEFAULT-VALUE>
                                </ECUC-BOOLEAN-PARAM-DEF>
                                <ECUC-INTEGER-PARAM-DEF UUID="ECUC:2ba8e5c6-9ec7-4d11-8a49-72586c9394ef">
                                  <SHORT-NAME>McuCoreBootAddress</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE3_ADDR[ADDR] register field.
                                                                    This register controls the boot address of the CM7_3 core. 
                                                                    The value from this field will be masked with 0xFFFFFFFC (i.e.
                                                                    the boot address must be aligned on a 4-byte boundary). 
                                                                    This field is modifiable only when the corresponding CM7_3 core
                                                                    clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl
                                                                    is 'true'. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <DEFAULT-VALUE>0</DEFAULT-VALUE>
                                  <MAX>4294967292</MAX>
                                  <MIN>0</MIN>
                                </ECUC-INTEGER-PARAM-DEF>
                                <ECUC-STRING-PARAM-DEF UUID="ECUC:7a57eba2-bc06-467b-94b3-702ee767c788">
                                  <SHORT-NAME>McuCoreBootAddressLinkerSym</SHORT-NAME>
                                  <DESC>
                                    <L-2 L="EN">
                                                                    Configures the MC_ME_PRTN0_CORE3_ADDR[ADDR] register field.
                                                                    This register controls the boot address of the CM7_3 core. 
                                                                    The value from this field will be masked with 0xFFFFFFFC (i.e.
                                                                    the boot address must be aligned on a 4-byte boundary). 
                                                                    This field is modifiable only when the corresponding CM7_3 core
                                                                    clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl
                                                                    is 'true'. 
                                                                    Note: If this parameter is empty, then the boot address
                                                                    (integer value) defined by 'McuCoreBootAddress' will be used. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                                  </DESC>
                                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                                  <SCOPE>LOCAL</SCOPE>
                                  <ORIGIN>NXP</ORIGIN>
                                  <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                                  <VALUE-CONFIG-CLASSES>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                    <ECUC-VALUE-CONFIGURATION-CLASS>
                                      <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                    </ECUC-VALUE-CONFIGURATION-CLASS>
                                  </VALUE-CONFIG-CLASSES>
                                  <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                                  <ECUC-STRING-PARAM-DEF-VARIANTS>
                                    <ECUC-STRING-PARAM-DEF-CONDITIONAL>
                                      <DEFAULT-VALUE>
                                      </DEFAULT-VALUE>
                                    </ECUC-STRING-PARAM-DEF-CONDITIONAL>
                                  </ECUC-STRING-PARAM-DEF-VARIANTS>
                                </ECUC-STRING-PARAM-DEF>
                              </PARAMETERS>
                            </ECUC-PARAM-CONF-CONTAINER-DEF>
                          </SUB-CONTAINERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:6d197fc7-412a-4168-af62-3f05f950e135">
                          <SHORT-NAME>McuPartition1Config</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container contains the configuration for Partition 1.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:56613a64-57c3-7635-bb5f-32d841f15b54">
                              <SHORT-NAME>McuPartitionUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if Partition 1 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1 or PRST1). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:32613a64-57c3-4935-bb5f-23c259d63c52">
                              <SHORT-NAME>McuPartitionPowerUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if Partition 1 Power Management is under MCU control. 
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1_PCONF or
                                                                PRST1_0[PERIPH_64_RST] or RDC1). 
                                                                This means that the settings configured by nodes &quot;McuPartitionClockEnable&quot; and &quot;McuPartitionResetEnable&quot;
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e8934f47-cee9-45b7-a775-6f99f6aec50d">
                              <SHORT-NAME>McuPrtnCofb0UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN1_COFB0 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1_COFB0). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN1_COFB0'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:ef2879cc-eb2b-4613-92bd-ffda080c5300">
                              <SHORT-NAME>McuPrtnCofb1UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN1_COFB1 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1_COFB1). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN1_COFB1'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:2458c1a3-22e2-4db7-9c7d-c1169aed98cd">
                              <SHORT-NAME>McuPrtnCofb2UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN1_COFB2 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1_COFB2). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN1_COFB2'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:41613a64-57c3-4935-bb5f-23b836c36b54">
                              <SHORT-NAME>McuPrtnCofb3UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN1_COFB3 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1_COFB3). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN1_COFB3'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a68ae507-8e89-4c1a-8e04-35b45ac34438">
                              <SHORT-NAME>McuPartitionClockEnable</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Configures the MC_ME_PRTN1_PCONF[PCE] register field. 
                                                                This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled. 
                                                                0b - Disable the clock to IPs. 
                                                                1b - Enable the clock to IPs. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:6d9c7fc7-452a-4168-af62-3f05f950e135">
                          <SHORT-NAME>McuPartition2Config</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container contains the configuration for Partition 2.
                                                            This node is not supported on S32K312 derivative.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:56613a64-57c3-4935-b14f-32d841f15b54">
                              <SHORT-NAME>McuPartitionUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if Partition 2 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN2 or PRST2). 
                                                                This node is not supported on S32K312 derivative.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:32613a64-57c3-4935-bb5f-23d235c63c52">
                              <SHORT-NAME>McuPartitionPowerUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if Partition 2 Power Management is under MCU control. 
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN2_PCONF or
                                                                PRST2_0[PERIPH_128_RST] or RDC2). 
                                                                This means that the settings configured by nodes &quot;McuPartitionClockEnable&quot; and &quot;McuPartitionResetEnable&quot;
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                This node is not supported on S32K312 derivative.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:4190ca71-1114-41cf-9b53-c1c8e6b29065">
                              <SHORT-NAME>McuPrtnCofb0UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN2_COFB0 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN2_COFB0). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN2_COFB0'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                This node is not supported on S32K312 derivative.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:69613a64-57c3-4935-bb5f-23b836c36b54">
                              <SHORT-NAME>McuPrtnCofb1UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN2_COFB1 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN2_COFB1). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN2_COFB1'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                This node is not supported on S32K312 derivative.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:40351d53-6e50-4d9c-9f59-8a795fc7eb75">
                              <SHORT-NAME>McuPrtnCofb2UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN2_COFB1 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN2_COFB2). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN2_COFB2'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:a68ae507-8e89-4c1a-8e04-35b9cac34548">
                              <SHORT-NAME>McuPartitionClockEnable</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Configures the MC_ME_PRTN2_PCONF[PCE] register field. 
                                                                This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled. 
                                                                0b - Disable the clock to IPs. 
                                                                1b - Enable the clock to IPs. 
                                                                This node is not supported on S32K312 derivative.
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:ca751a6e-78bb-4293-85ca-f62f905a4a47">
                          <SHORT-NAME>McuPartition3Config</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            This container contains the configuration for Partition 3.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:b3710004-d712-4498-b661-e89ec6f3cd49">
                              <SHORT-NAME>McuPartitionUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if Partition 3 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN3). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c1f1ab56-0c2d-4dc9-8f67-59bc7e603f5a">
                              <SHORT-NAME>McuPartitionPowerUnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if Partition 3 Power Management is under MCU control. 
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN3_PCONF). 
                                                                This means that the settings configured by nodes &quot;McuPartitionClockEnable&quot;
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:76a0b914-e478-4b82-a58f-ddcbe250db44">
                              <SHORT-NAME>McuPrtnCofb0UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN3_COFB0 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN3_COFB0). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN3_COFB0'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:9547bd63-62b0-412f-8696-0411d1016a45">
                              <SHORT-NAME>McuPrtnCofb1UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN3_COFB1 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN3_COFB1). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN3_COFB1'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:470c20fc-cf14-43ee-8d88-637fbac07ee3">
                              <SHORT-NAME>McuPrtnCofb2UnderMcuControl</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Set this to TRUE if PRTN3_COFB1 is under MCU control.
                                                                If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN3_COFB2). 
                                                                This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN3_COFB2'
                                                                will be left untouched (i.e. the configuration will not have any effect in hardware). 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f6a60fdc-f5e8-4f88-aab5-f0ad0de138e7">
                              <SHORT-NAME>McuPartitionClockEnable</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                Configures the MC_ME_PRTN3_PCONF[PCE] register field. 
                                                                This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled. 
                                                                0b - Disable the clock to IPs. 
                                                                1b - Enable the clock to IPs. 
                                                                Note: Implementation Specific Parameter.
                                                            </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>true</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:0983ec47-86a6-4940-ae8d-5cf0e543929b">
                          <SHORT-NAME>McuPeripheral</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                                This contains the power state configuration for the current peripheral.
                                                                Note: Implementation Specific Container.
                                                            </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>56</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY-INFINITE>1</UPPER-MULTIPLICITY-INFINITE>
                          <MULTIPLICITY-CONFIG-CLASSES>
                            <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                            <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                          </MULTIPLICITY-CONFIG-CLASSES>
                          <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                          <REQUIRES-INDEX>true</REQUIRES-INDEX>
                          <PARAMETERS>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:0fef779b-bf2c-5e91-9110-5f848d8e3e16">
                              <SHORT-NAME>McuPeripheralName</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                    This is the name of the peripheral. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>TRGMUX</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>TRGMUX</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>BCTU</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EMIOS_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EMIOS_1</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LCU_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LCU_1</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>ADC_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>ADC_1</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PIT_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PIT_1</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_1</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_2</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_3</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_4</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_5</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_6</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_7</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_8</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_9</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_10</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EDMA_TCD_11</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>SDA_AP</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>EIM_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>ERM_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>MSCM</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>SWT_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>STM_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>INTM</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>DMAMUX_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>DMAMUX_1</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>RTC</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>SIUL2_VIRTWRAPPER_PDAC3</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>WKPU</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>CMUs</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>TSPC</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FXOSC</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PLL</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FlexCAN_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FlexCAN_1</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FlexCAN_2</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>FlexIO</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LPUART_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LPUART_1</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LPUART_2</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LPUART_3</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LPI2C_1</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LPSPI_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LPSPI_1</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LPSPI_2</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LPSPI_3</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>LPCMP_0</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>TEMPSENSE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>CRC</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>STCU_2</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:0fef779b-bf2c-466a-9110-5f848d8e3e16">
                              <SHORT-NAME>McuModeEntrySlot</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                    This is the MC_ME slot corresponding to the peripheral. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>PRTN0_COFB1_REQ32</DEFAULT-VALUE>
                              <LITERALS>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN0_COFB1_REQ32</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN0_COFB1_REQ33</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN0_COFB1_REQ34</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN0_COFB1_REQ35</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN0_COFB1_REQ38</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN0_COFB1_REQ39</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN0_COFB1_REQ40</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN0_COFB1_REQ41</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN0_COFB1_REQ44</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN0_COFB1_REQ45</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ3</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ4</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ5</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ6</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ7</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ8</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ9</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ10</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ11</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ12</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ13</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ14</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ15</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ21</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ22</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ23</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ24</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ28</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ29</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB0_REQ31</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB1_REQ32</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB1_REQ33</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB1_REQ34</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB1_REQ42</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB1_REQ45</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB1_REQ47</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB1_REQ49</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB1_REQ53</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB1_REQ56</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ65</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ66</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ67</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ73</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ74</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ75</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ76</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ77</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ85</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ86</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ87</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ88</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ89</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ92</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB2_REQ95</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB3_REQ96</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>PRTN1_COFB3_REQ104</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                                <ECUC-ENUMERATION-LITERAL-DEF>
                                  <SHORT-NAME>NONE</SHORT-NAME>
                                  <ORIGIN>NXP</ORIGIN>
                                </ECUC-ENUMERATION-LITERAL-DEF>
                              </LITERALS>
                            </ECUC-ENUMERATION-PARAM-DEF>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:898a2ef7-3fa9-4c1a-8a93-eeef17ba4a10">
                              <SHORT-NAME>McuPeripheralClockEnable</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                                    Configures the MC_ME_PRTNx_COFBx_CLKEN[REQx] register field. 
                                                                    0 - Peripheral Clock is Gated. 
                                                                    1 - Peripheral Clock is Running. 
                                                                    Note: Implementation Specific Parameter.
                                                                </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                      </SUB-CONTAINERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a76f1591-ab79-4586-95d9-c657bb134d88">
                      <SHORT-NAME>McuDcmGprConfiguration</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This DCM_GPR Control Register contains the various control settings of the DCM_GPR block.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:c1f1ab66-0c2d-4dc9-8f67-59bc7e603f5a">
                          <SHORT-NAME>McuDcmGprUnderMcuControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Set this to TRUE if DCM_GPR is under MCU control. 
                                                            If it is FALSE, then the MCU driver will not write the corresponding registers (DCMRWF2). 
                                                            (i.e. the configuration will not have any effect in hardware). 
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:4ed60578-049f-4514-a189-0121d770c42a">
                          <SHORT-NAME>McuBootBaseAddress</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            Cortex-M7_0 base address of vector table to be used after exiting Standby mode (only to be considered in Fast Standby mode.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>0</DEFAULT-VALUE>
                          <MAX>4294967295</MAX>
                          <MIN>0</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-5ba94-9ebd-692a6054e6dc">
                          <SHORT-NAME>McuSIRC_TRIM_BYP_STDBY_EXTControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            DCM_GPR_DCMRWF2[SIRC_TRIM_BYP_STDBY_EXT] field configuration.
                                                            Control to bypass the SIRC trimming on standby exit.
                                                            Unchecked - Not bypassed.
                                                            Checked - Bypassed.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-5ba95-9ebd-692a6054e6dc">
                          <SHORT-NAME>McuPMC_TRIM_RGM_DCF_BYP_STDBY_EXTControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            DCM_GPR_DCMRWF2[PMC_TRIM_RGM_DCF_BYP_STDBY_EXT] field configuration.
                                                            Control to bypass the PMC trimming and RGM DCF loading on standby exit.
                                                            Unchecked - Not bypassed.
                                                            Checked - Bypassed.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-5ba96-9ebd-692a6054e6dc">
                          <SHORT-NAME>McuFIRC_TRIM_BYP_STDBY_EXTControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            DCM_GPR_DCMRWF2[FIRC_TRIM_BYP_STDBY_EXT] field configuration.
                                                            Control to bypass the FIRC trimming on standby exit.
                                                            Unchecked - Not bypassed.
                                                            Checked - Bypassed.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-5ba97-9ebd-692a6054e6dc">
                          <SHORT-NAME>McuDCM_SCAN_BYP_STDBY_EXTControl</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            DCM_GPR_DCMRWF2[DCM_SCAN_BYP_STDBY_EXT] field configuration.
                                                            Control to bypass the DCM scanning on standby exit.
                                                            Unchecked - Not bypassed.
                                                            Checked - Bypassed.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:4451632d-b60e-4d48-8e66-550991dbde5d">
                          <SHORT-NAME>McuGlobalPadkeepingEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                            If this parameter has been configured to 'TRUE', the effect is that the DCMRWF1[STANDBY_IO_CONFIG] will be written to 0 before entering Standby mode. 
                                                            If this parameter has been configured to 'FALSE', the effect is that the DCMRWF1[STANDBY_IO_CONFIG] will be written to 1
                                                            before entering Standby mode, the isolation removal hardware removes pad keeping on Standby mode exit. This is useful in case of low-power debug.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                  </SUB-CONTAINERS>
                </ECUC-PARAM-CONF-CONTAINER-DEF>
                <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:2ec4ce5f-1c38-47ec-b1c6-9d01a6589e0d">
                  <SHORT-NAME>McuRamSectorSettingConf</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                    This container contains the configuration for the RAM Sector setting.
                                                </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>0</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY-INFINITE>1</UPPER-MULTIPLICITY-INFINITE>
                  <MULTIPLICITY-CONFIG-CLASSES>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                    <ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                      <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                      <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                    </ECUC-MULTIPLICITY-CONFIGURATION-CLASS>
                  </MULTIPLICITY-CONFIG-CLASSES>
                  <POST-BUILD-VARIANT-MULTIPLICITY>false</POST-BUILD-VARIANT-MULTIPLICITY>
                  <REQUIRES-INDEX>true</REQUIRES-INDEX>
                  <PARAMETERS>
                    <ECUC-INTEGER-PARAM-DEF UUID="ECUC:2e5b0f55-dce2-46d3-ac26-2b8fd1fd7772">
                      <SHORT-NAME>McuRamSectorId</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This parameter shall represent the ID of the MCU RAM Sector configuration.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>false</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>true</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>0</DEFAULT-VALUE>
                      <MAX>4294967295</MAX>
                      <MIN>0</MIN>
                    </ECUC-INTEGER-PARAM-DEF>
                    <ECUC-INTEGER-PARAM-DEF UUID="ECUC:9d2319c7-8658-4e05-af6e-db52438353dc">
                      <SHORT-NAME>McuRamDefaultValue</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This parameter shall represent the Data pre-setting to be initialized.
                                                        Default value is 0.
                                                        </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>0</DEFAULT-VALUE>
                      <MAX>255</MAX>
                      <MIN>0</MIN>
                    </ECUC-INTEGER-PARAM-DEF>
                    <ECUC-INTEGER-PARAM-DEF UUID="ECUC:4ed60578-049f-4504-a189-0121d770c42a">
                      <SHORT-NAME>McuRamSectionBaseAddress</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This parameter represents the RAM section base address.
                                                        The address must be aligned to 4 bytes.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>541065216</DEFAULT-VALUE>
                      <MAX>541097984</MAX>
                      <MIN>541065216</MIN>
                    </ECUC-INTEGER-PARAM-DEF>
                    <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b8e5c869-b036-4015-a0c4-d38886825a25">
                      <SHORT-NAME>McuRamSectionSize</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This parameter represents the RAM section size in bytes.
                                                        The size must be a multiple of 4.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>32768</DEFAULT-VALUE>
                      <MAX>32768</MAX>
                      <MIN>0</MIN>
                    </ECUC-INTEGER-PARAM-DEF>
                    <ECUC-INTEGER-PARAM-DEF UUID="ECUC:b8e5c869-b036-4015-ac04-38d86885a225">
                      <SHORT-NAME>McuRamSectionWriteSize</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This parameter shall define the size in bytes of data which can be written into RAM at once.
                                                        The ram write size is currently restricted to {1, 2, 4, 8} bytes.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>AUTOSAR_ECUC</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>8</DEFAULT-VALUE>
                      <MAX>4294967295</MAX>
                      <MIN>0</MIN>
                    </ECUC-INTEGER-PARAM-DEF>
                    <ECUC-STRING-PARAM-DEF UUID="ECUC:5179e367-2481-4677-b488-15f5be2dc797">
                      <SHORT-NAME>McuRamSectionBaseAddrLinkerSym</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This parameter represents the RAM section base address.
                                                        The address must be aligned to 4 bytes.
                                                        If this parameter is empty, then the integer values from &quot;McuRamSectionBaseAddress&quot; will be used.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <ECUC-STRING-PARAM-DEF-VARIANTS>
                        <ECUC-STRING-PARAM-DEF-CONDITIONAL>
                          <DEFAULT-VALUE>
                          </DEFAULT-VALUE>
                        </ECUC-STRING-PARAM-DEF-CONDITIONAL>
                      </ECUC-STRING-PARAM-DEF-VARIANTS>
                    </ECUC-STRING-PARAM-DEF>
                    <ECUC-STRING-PARAM-DEF UUID="ECUC:2abc7efe-8cea-407a-a89a-fe033dc7c3a8">
                      <SHORT-NAME>McuRamSectionSizeLinkerSym</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                        This parameter represents the RAM section size in bytes.
                                                        The size must be multiple of 4.
                                                        If this parameter is empty, then the integer values from &quot;McuRamSectionSize&quot; will be used.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <ECUC-STRING-PARAM-DEF-VARIANTS>
                        <ECUC-STRING-PARAM-DEF-CONDITIONAL>
                          <DEFAULT-VALUE>
                          </DEFAULT-VALUE>
                        </ECUC-STRING-PARAM-DEF-CONDITIONAL>
                      </ECUC-STRING-PARAM-DEF-VARIANTS>
                    </ECUC-STRING-PARAM-DEF>
                  </PARAMETERS>
                </ECUC-PARAM-CONF-CONTAINER-DEF>
                <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:28115898-f56e-45f7-98d8-02bb15ee7e03">
                  <SHORT-NAME>McuResetConfig</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">
                                                The reset generation module (MC_RGM) centralizes the different reset sources and manages the reset sequence of the device. 
                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <PARAMETERS>
                    <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:9da822b3-8070-440e-aa67-2e8a31ad8a24">
                      <SHORT-NAME>McuResetType</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    This parameter selects the type of the reset to be performed through the McuPerformReset API.
                                                    A 'destructive' reset source is associated with an event related to a critical - usually
                                                    hardware - error or dysfunction. When a 'destructive' reset event occurs, the full reset
                                                    sequence is applied to the chip. This resets the full chip ensuring a safe start-up state for
                                                    both digital and analog modules, and the memory content must be considered to be
                                                    unknown. 
                                                    A 'functional' reset source is associated with an event related to a less-critical - usually
                                                    non-hardware - error or dysfunction. When a 'functional' reset event occurs, a partial
                                                    reset sequence is applied to the chip. In this case, most digital modules are reset
                                                    normally, while the state of analog modules or specific digital modules (e.g., debug
                                                    modules, flash modules) as well as the system memory content is preserved. 
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>FunctionalReset</DEFAULT-VALUE>
                      <LITERALS>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>FunctionalReset</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                        <ECUC-ENUMERATION-LITERAL-DEF>
                          <SHORT-NAME>DestructiveReset</SHORT-NAME>
                          <ORIGIN>NXP</ORIGIN>
                        </ECUC-ENUMERATION-LITERAL-DEF>
                      </LITERALS>
                    </ECUC-ENUMERATION-PARAM-DEF>
                    <ECUC-INTEGER-PARAM-DEF UUID="ECUC:c7988d5c-a1a0-432d-868c-d8da2118b812">
                      <SHORT-NAME>McuFuncResetEscThreshold</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    RGM_FRET[FRET] field configuration. 
                                                    If the value of this field is 0, the functional reset escalation function is disabled.
                                                    Any other value is the number of 'functional' resets which will cause a 'destructive' reset. 
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>15</DEFAULT-VALUE>
                      <MAX>15</MAX>
                      <MIN>0</MIN>
                    </ECUC-INTEGER-PARAM-DEF>
                    <ECUC-INTEGER-PARAM-DEF UUID="ECUC:1478ee17-3755-408a-8857-c044fda72aec">
                      <SHORT-NAME>McuDestResetEscThreshold</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    RGM_DRET[DRET] field configuration. 
                                                    If the value of this field is 0, the destructive reset escalation function is disabled.
                                                    Any other value is the number of 'destructive' resets which will keep the chip in the reset state
                                                    until the next power-on reset. 
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SCOPE>LOCAL</SCOPE>
                      <ORIGIN>NXP</ORIGIN>
                      <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                      <VALUE-CONFIG-CLASSES>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                        <ECUC-VALUE-CONFIGURATION-CLASS>
                          <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                          <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                        </ECUC-VALUE-CONFIGURATION-CLASS>
                      </VALUE-CONFIG-CLASSES>
                      <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                      <DEFAULT-VALUE>0</DEFAULT-VALUE>
                      <MAX>15</MAX>
                      <MIN>0</MIN>
                    </ECUC-INTEGER-PARAM-DEF>
                  </PARAMETERS>
                  <SUB-CONTAINERS>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:28351898-f56e-45f7-98d8-02bb15ee7e03">
                      <SHORT-NAME>McuResetSourcesConfig</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Configuration of reset sources.
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <SUB-CONTAINERS>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a02d47fe-ab5c-4e98-ba60-c043dad765ac">
                          <SHORT-NAME>McuFCCU_RST_ResetSource</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        'FCCU Reset Reaction' reset source configuration.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e28566ec-ee10-466f-a25c-d475ef5e3bda">
                              <SHORT-NAME>McuDisableReset</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                            RGM_FERD[D_FCCU_RST] field configuration.
                                                            0 - Functional reset event FCCU_RST triggers a reset sequence.
                                                            1 - Functional reset event FCCU_RST generates an interrupt request.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a0ad47fe-ab5c-4e98-ba60-c34fada765ac">
                          <SHORT-NAME>McuSWT0_RST_ResetSource</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        'SWT Timeout 0' reset source configuration.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e28566ec-ee10-466f-a25c-d475bce51bda">
                              <SHORT-NAME>McuDisableReset</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                            RGM_FERD[D_SWT0_RST] field configuration.
                                                            0 - Functional reset event SWT0_RST triggers a reset sequence.
                                                            1 - Functional reset event SWT0_RST generates an interrupt request.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a0ad47fe-ab5c-4e98-ba60-c04afa7d6a5c">
                          <SHORT-NAME>McuSWT1_RST_ResetSource</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        'SWT Timeout 1' reset source configuration.
                                                        This node is not supported on S32K344/S32K314/S32K312 derivatives.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e28566ec-ee10-466f-a25c-d475ef53edba">
                              <SHORT-NAME>McuDisableReset</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                            RGM_FERD[D_SWT1_RST] field configuration.
                                                            0 - Functional reset event SWT1_RST triggers a reset sequence.
                                                            1 - Functional reset event SWT1_RST generates an interrupt request.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a0ad47fe-ab5c-4e98-ba60-c04afaeeffdd">
                          <SHORT-NAME>McuSWT2_RST_ResetSource</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        'SWT Timeout 2' reset source configuration.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e28566ec-ee10-466f-a25c-11223f53edba">
                              <SHORT-NAME>McuDisableReset</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                            RGM_FERD[D_SWT2_RST] field configuration.
                                                            0 - Functional reset event SWT2_RST triggers a reset sequence.
                                                            1 - Functional reset event SWT2_RST generates an interrupt request.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a0ad47fe-ab5c-4e98-ba60-c14afaeeffdd">
                          <SHORT-NAME>McuSWT3_RST_ResetSource</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        'SWT Timeout 3' reset source configuration.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e28566ec-ee10-466f-a25c-11223f54edba">
                              <SHORT-NAME>McuDisableReset</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                            RGM_FERD[D_SWT3_RST] field configuration.
                                                            0 - Functional reset event SWT3_RST triggers a reset sequence.
                                                            1 - Functional reset event SWT3_RST generates an interrupt request.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a0ad47fe-ab5c-4e98-ba60-c04ae6bf6a5c">
                          <SHORT-NAME>McuJTAG_RST_ResetSource</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        'JTAG Reset' reset source configuration.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e28566ec-ee10-466f-a25c-d472ef53abde">
                              <SHORT-NAME>McuDisableReset</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                            RGM_FERD[D_JTAG_RST] field configuration.
                                                            0 - Functional reset event JTAG_RST triggers a reset sequence.
                                                            1 - Functional reset event JTAG_RST generates an interrupt request.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                        <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a0ad47fe-ab5c-4e98-ba60-c04ae2fb4a5c">
                          <SHORT-NAME>McuDEBUG_FUNC_ResetSource</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        'Debug Functional Reset' reset source configuration.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <PARAMETERS>
                            <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:e28566ec-ee10-466f-a25c-d472fe35adbe">
                              <SHORT-NAME>McuDisableReset</SHORT-NAME>
                              <DESC>
                                <L-2 L="EN">
                                                            RGM_FERD[D_DEBUG_FUNC] field configuration.
                                                            0 - Functional reset event 'Debug Functional Reset' triggers a reset sequence.
                                                            1 - Functional reset event 'Debug Functional Reset' generates an interrupt request.
                                                            Note: Implementation Specific Parameter.
                                                        </L-2>
                              </DESC>
                              <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                              <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                              <SCOPE>LOCAL</SCOPE>
                              <ORIGIN>NXP</ORIGIN>
                              <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                              <VALUE-CONFIG-CLASSES>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                                <ECUC-VALUE-CONFIGURATION-CLASS>
                                  <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                                  <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                                </ECUC-VALUE-CONFIGURATION-CLASS>
                              </VALUE-CONFIG-CLASSES>
                              <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                              <DEFAULT-VALUE>false</DEFAULT-VALUE>
                            </ECUC-BOOLEAN-PARAM-DEF>
                          </PARAMETERS>
                        </ECUC-PARAM-CONF-CONTAINER-DEF>
                      </SUB-CONTAINERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:462da4ed-8948-5594-b31e-286f8fb26b97">
                      <SHORT-NAME>McuResetGeneratorConfiguration</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    Configures AEC_AE_RSTGEN_CFG[RSTGEN_CFG]- Configures reset generator. 
                                                    Set this bit to activate IP (this deasserts hard reset input port of IP). 
                                                    Individual control over: 
                                                    0: regs_otp (resets OTP register interface, not mirror regs) 
                                                    1: can_phy (do not activate CANPHY if VERID.VARIANT says CANPHY is disabled) 
                                                    2: lin_phy HP (do not activate LINPHY if VERID.VARIANT says LINPHY is disabled) 
                                                    3: lin_phy LP (do not activate LINPHY if VERID.VARIANT says LINPHY is disabled) 
                                                    4: gdu 
                                                    5: hvi 
                                                    6: dpga 
                                                    7: tempsensor 
                                                    8: cxpi (do not activate CXPI if VERID.VARIANT says CXPI is disabled, or if using LINPHY in noncxpi mode) 
                                                    Note: Implementation specific Container. 
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:343ebf50-d3d2-4df2-a8a7-ca3ad594f830">
                          <SHORT-NAME>McuRegsOtpReset</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        Regs_otp (resets OTP register interface, not mirror regs) 
                                                        0 - Regs Otp Reset disabled.
                                                        1 - Regs Otp Reset enabled.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:443ebf50-d3d2-4df2-a8a7-ca3ad594f830">
                          <SHORT-NAME>McuCanPhyReset</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        Can_phy (do not activate CANPHY if VERID.VARIANT says CANPHY is disabled)
                                                        0 - CANPHY Reset disabled.
                                                        1 - CANPHY Reset enabled.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:543ebf50-d3d2-4df2-a8a7-ca3ad594f830">
                          <SHORT-NAME>McuLinPhyHpReset</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        Lin_phy HP (do not activate LINPHY if VERID.VARIANT says LINPHY is disabled).
                                                        0 - LINPHY HP Reset disabled.
                                                        1 - LINPHY HP Reset enabled.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:553ebf50-d3d2-4df2-a8a7-ca3ad594f830">
                          <SHORT-NAME>McuLinPhyLpReset</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        Lin_phy LP (do not activate LINPHY if VERID.VARIANT says LINPHY is disabled).
                                                        0 - LINPHY LP Reset disabled.
                                                        1 - LINPHY LP Reset enabled.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:554ebf50-d3d2-4df2-a8a7-ca3ad594f830">
                          <SHORT-NAME>McuGduReset</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        GDU resset.
                                                        0 - GDU Reset disabled.
                                                        1 - GDU Reset enabled.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:555ebf50-d3d2-4df2-a8a7-ca3ad594f830">
                          <SHORT-NAME>McuHviReset</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        HVI resset.
                                                        0 - HVI Reset disabled.
                                                        1 - HVI Reset enabled.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:555ebf60-d3d2-4df2-a8a7-ca3ad594f830">
                          <SHORT-NAME>McuDpgaReset</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        DPGA resset.
                                                        0 - DPGA Reset disabled.
                                                        1 - DPGA Reset enabled.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:555ebf61-d3d2-4df2-a8a7-ca3ad594f830">
                          <SHORT-NAME>McuTempsensorReset</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        Tempsensor resset.
                                                        0 - Tempsensor Reset disabled.
                                                        1 - Tempsensor Reset enabled.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:555ebf61-d3d3-4df2-a8a7-ca3ad594f830">
                          <SHORT-NAME>McuCxpiReset</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        Cxpi (do not activate CXPI if VERID.VARIANT says CXPI is disabled, or if using LINPHY in noncxpi mode).
                                                        0 - Cxpi Reset disabled.
                                                        1 - Cxpi Reset enabled.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                  </SUB-CONTAINERS>
                </ECUC-PARAM-CONF-CONTAINER-DEF>
                <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:96aa5819-ac80-4bbe-b43b-7d3ebe2807ef">
                  <SHORT-NAME>McuPowerControl</SHORT-NAME>
                  <DESC>
                    <L-2 L="EN">

                                                Note: Implementation Specific Parameter.
                                            </L-2>
                  </DESC>
                  <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                  <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                  <SUB-CONTAINERS>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a76f1590-ab79-4586-95d9-c657bb134d88">
                      <SHORT-NAME>McuPMC_Config</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    This PMC Control Register contains the various control settings of the PMC block.
                                                    Note: Implementation Specific Parameter.
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-5ba93-9ebd-692a6054e6dc">
                          <SHORT-NAME>McuLMAUTOENEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[LMAUTOEN] field configuration.
                                                        Last Mile regulator auto turn over bit.
                                                        This bit enables to turn over automatically from Boot Regulator Mode to Last Mile regulator mode and vice versa
                                                        depending on the V15 voltage status (LVD15S). As long as LMEN=0 software must make sure that the
                                                        system clock is on FIRC clock or slower. To use higher clock speed software must set LMEN=1. 
                                                        0 - Auto turnover disabled.
                                                        1 - Auto turnover enabled.
                                                        This node is not supported on S32K312 derivative.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fd18f85-c152-4b33-9ebd-692ea146e6dc">
                          <SHORT-NAME>McuLVDIEEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[LVDIE] field configuration.
                                                        This bit enables hardware interrupt requests if one of the following flags is set: LVD5AF, LVD15F.
                                                        LVD interrupt must be disabled before going in Low Power Mode (LPM). 
                                                        0 - LVD hardware interrupt is disabled (use polling).
                                                        1 - Request a LVD hardware interrupt when LVDA5F=1 or LVD15F=1.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-4b33-9ebd-692ae144e6dc">
                          <SHORT-NAME>McuHVDIEEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[HVDIE] field configuration.
                                                        This bit enables hardware interrupt requests if one of the following flags is set: HVDAF, HVDBF, HVD25F, HVD11F. 
                                                        0 - HVD hardware interrupt is disabled (use polling).
                                                        1 - Request a HVD hardware interrupt when HVDAF=1 or HVDBF=1 or HVD25F=1 or HVD11F=1.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:cd464584-de1b-4493-89c1-9693dd42f891">
                          <SHORT-NAME>McuLMSMPSENEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[LMSMPSEN] field configuration.
                                                        This bit V15 Switched-mode power supply enable bit. 
                                                        0 - Switched-mode power supply (SMPS) for V15 disabled.
                                                        1 - Switched-mode power supply (SMPS) for V15 enabled.
                                                        Note: The configuration need to be corresponding to the jump setting (DC 1.5V supply configuration) on board:
                                                              - Switched-mode power supply (SMPS) for V15 disabled: 1.5V must be supplied from other source (external power screw connector, sourced from Motherboard (J56A), on board PMIC FS26).
                                                              - Switched-mode power supply (SMPS) for V15 enabled: 1.5V must be sourced from on chip SMPS.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-4b33-9ebd-692aeb84e6dc">
                          <SHORT-NAME>McuLVRBLPENEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[LVRBLPEN] field configuration.
                                                        This bit controls whether the low voltage reset detection (LVRBLP) on VDD_HV_B power domain is
                                                        active or inactive in Low Power Mode (LPM).
                                                        0 - Low voltage reset detection (LVRBLP) is disabled in LPM.
                                                        1 - Low voltage reset detection (LVRBLP) is enabled in LPM.
                                                        This node is not supported on S32K312 derivative.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-4b33-9ebd-692a8584e6dc">
                          <SHORT-NAME>McuLPM25ENEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[LPM25EN] field configuration.
                                                        This bit controls whether the V25 regulator and low voltage reset detection (LVR25LP) is active
                                                        or inactive in Low Power Mode (LPM). 
                                                        0 - V25 regulator and LVR25LP is disabled in LPM.
                                                        1 - V25 regulator and LVR25LP is enabled in LPM.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-4b33-9ebd-692a8c64e6dc">
                          <SHORT-NAME>McuFASTRECEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[FASTREC] field configuration.
                                                        Fast Recovery from LPM Enable Bit.
                                                        This bit controls the recovery time from Low Power Mode (LPM) to Full Performance Mode (FPM). At
                                                        recovery from Low Power Mode, all the tank capacitors from the secondary supplies have to re-recharged.
                                                        This causes a high current demand, that might not be met by the supply driving the VDD_HV_A primary
                                                        domain. When selecting the fast recovery time, the current for recharging is approximately 3 times higher
                                                        than for FASTREC=0. Please refer to data sheet for normal and fast recovery time specification.
                                                        Application must determine from the drive capability of the external VDD_HV_A regulator, the size of tank
                                                        caps on the secondary supply pins and the selected recovery time if this is suffient to start up from Low
                                                        Power Mode in time. 
                                                        0 - Normal recovery time from LPM.
                                                        1 - Fast recovery time from LPM.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-4a93-9ebd-692a8c46ed4c">
                          <SHORT-NAME>McuLMBCTLENEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[LMBCTLEN] field configuration.
                                                        Last Mile Regulator Base Control Enable Bit.
                                                        This bit must be set to 1 if external BJT between VDD_HV_A and V15 is used on the PCB.
                                                        The base of this BJT must be connected to the VRC_CTRL pin and is controlled by the PMC
                                                        to regulate a voltage of 1.5V on V15 pin.
                                                        0 - External BCTL regulator for V15 disabled.
                                                        1 - External BCTL regulator for V15 enabled.
                                                        This node is not supported on S32K312 derivative.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3fdebd85-c152-4a93-9ebd-692a6e04e6dc">
                          <SHORT-NAME>McuLMENEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[LMEN] field configuration.
                                                        Last Mile Regulator Enable Bit.
                                                        Enables the Last Mile regulator, which regulates an external 1.5V voltage on V15 down to the core and
                                                        logic supply (V11 power domain), which is typically 1.1V. Setting LMEN=1 hands over the V11 voltage
                                                        generation from the Boot regulator to the Last Mile regulator. The software must ensure that before
                                                        enabling the Last Mile regulator, the voltage on V15 is sufficiently high as indicated by the LVD15S
                                                        status field (LVD15S=0). To use external BJT between VDD_HV_A and V15, the LMBCTLEN field must
                                                        be set before the LMEN field, and the software must wait until 1.5V is up (LVD15S=0). If LMAUTOEN=0
                                                        then to disable the Last Mile regulator, LMEN and LMBCTLEN must be cleared simultaneously (single
                                                        register write). The software must disable (LMEN=0) the Last Mile regulator before going into LPM. After
                                                        setting LMEN=1, software must wait a minimum time of 1.5us before changing clock rate. 
                                                        0 - Last Mile Regulator disabled.
                                                        1 - Last Mile Regulator enabled.
                                                        This node is not supported on S32K312 derivative.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:c7988d5c-a1a0-432d-868c-11223318b812">
                          <SHORT-NAME>McuSMPSConfSelect</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        SMPSCONFIG[CFG] configuration select. 
                                                        Select a configuration for period and duty cycle(ontime) of the Switched-mode power
                                                        supply driving via PMOS_CTRL the external power FET.
                                                        CFG[3:0] bits       |PMOS_CTRL Frequency        | PMOS_CTRL Duty cycle 3V     |PMOS_CTRL Duty cycle 5V 
                                                        0001                |470 kHz                    | 64.7%                       |52.9%                   
                                                        0010                |470 kHz                    | 52.9%                       |41.2%                   
                                                        0011                |533 kHz                    | 60%                         |46.7%                   
                                                        0100                |533 kHz                    | 66.7%                       |53.5%                   
                                                        0101                |533 kHz                    | 53.3%                       |40%                     
                                                        0110                |421 kHz                    | 57.9%                       |47.4%                   
                                                        0111                |421 kHz                    | 63.2%                       |52.6%                   
                                                        1000                |421 kHz                    | 52.6%                       |42.1%                   
                                                        1001 to 1110        |Reserved                   | Reserved                    |Reserved                
                                                        1111                |8MHz/(PERIOD+1)            | ONTIME3V/(PERIOD+1)         |ONTIME5V/(PERIOD+1)     
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>15</DEFAULT-VALUE>
                          <MAX>15</MAX>
                          <MIN>0</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:c7988d5c-2134-3444-1122-11223318b812">
                          <SHORT-NAME>McuSMPSPeriod</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        SMPSCONFIG[PERIOD] field configuration.
                                                        Determine the period and frequency of the output signal at PMOS_CTRL pin.
                                                        It calculates as: Freq_pmos_ctrl = 8 MHz/(PERIOD + 1)
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>0</DEFAULT-VALUE>
                          <MAX>31</MAX>
                          <MIN>0</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:c7988d5c-a1a0-432d-1122-11223318b812">
                          <SHORT-NAME>McuSMPSOnTime3V</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        SMPSCONFIG[ONTIME3V] Duty Cycle for 3V range. 
                                                        Determine the duty cycle of the output signal at PMOS_CTRL pin.
                                                        This duty cycle is applied while VDD_DCDC is smaller than 4V.
                                                        It calculates as: Duty_pmos_ctrl = ONTIME3V/(PERIOD+1)
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>0</DEFAULT-VALUE>
                          <MAX>31</MAX>
                          <MIN>0</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:c7988d5c-2134-432d-1122-11223318b812">
                          <SHORT-NAME>McuSMPSOnTime5V</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        SMPSCONFIG[ONTIME5V] Duty Cycle for 5V range. 
                                                        Determine the duty cycle of the output signal at PMOS_CTRL pin.
                                                        This duty cycle is applied while VDD_DCDC is greater or equal than 4V.
                                                        It calculates as: Duty_pmos_ctrl = ONTIME5V/(PERIOD+1)
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>0</DEFAULT-VALUE>
                          <MAX>31</MAX>
                          <MIN>0</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3f112233-c152-4a93-9ebd-692a6e04e6dc">
                          <SHORT-NAME>McuSMPSLPM15EN</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        SMPSCONFIG[LPM15EN] field configuration.
                                                        V15 domain enable bit during LPM.
                                                        Enables the V15 in LPM. This is useful for fast recovery to FPM when using the SMPS mode to generate the V15. 
                                                        This feature is only active in LPM, in FPM it is turned off. For this purpose there is a small LDO inside the PMC
                                                        that regulates the V15 to target value during LPM.

                                                        Note: LPM15EN is only allowed to use, when using the SMPS to geenrate the V15. For other options to generate the V15
                                                        it is forbidden.
                                                        0 - V15 not kept on target in LPM.
                                                        1 - V15 kept on target in LPM.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:3f112233-c152-4a93-ccdd-692a6e04e6dc">
                          <SHORT-NAME>McuSMPSDitherEn</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        SMPSCONFIG[DITHEREN] field configuration.
                                                        IRC Dither Enable.
                                                        Enables dithering of the 8 MHz IRC.
                                                        0 - 8MHz IRC dithering disabled.
                                                        1 - 8MHz IRC dithering enabled.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-INTEGER-PARAM-DEF UUID="ECUC:c7988d5c-2134-432d-1122-56783318b812">
                          <SHORT-NAME>McuSMPSDitherConf</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        SMPSCONFIG[DITHERCFG] field configuration. 
                                                        Configuration to select IRC dithering amplitude and frequency. 
                                                        This feature is to spread the spectrum of driving PMOS_CTRL pin to reduce radiated emission.
                                                        DITHERCFG[1:0] bits             |Dither Amplitude               | Dither Frequency 
                                                        00                              |+/-0.4 MHz                     | 400 kHz          
                                                        01                              |+/-0.6 MHz                     | 286 kHz          
                                                        10                              |+/-0.8 MHz                     | 222 kHz          
                                                        11                              |+/-1   MHz                     | 182 kHz          
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>0</DEFAULT-VALUE>
                          <MAX>3</MAX>
                          <MIN>0</MIN>
                        </ECUC-INTEGER-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                    <ECUC-PARAM-CONF-CONTAINER-DEF UUID="ECUC:a76f1590-ab79-4586-95d9-c657bb134d98">
                      <SHORT-NAME>McuPMC_AE_Config</SHORT-NAME>
                      <DESC>
                        <L-2 L="EN">
                                                    This PMC_AE Control Register contains the various control settings of the PMC_AE block. 
                                                    Note: Implementation Specific Parameter. 
                                                </L-2>
                      </DESC>
                      <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                      <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                      <PARAMETERS>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fc7bf90e-fd80-472a-9621-9e3c65a91c97">
                          <SHORT-NAME>McuLowVoltageDetectInterruptsOnVLSEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_MONITOR[LVDVLSIE] - LVD on VLS interrupt enable.
                                                        This is to enable interrupt for low voltage detect on VLS (GDU) power domain.
                                                        An interrupt will be requested in case of LVDVLSF=1.
                                                        0 - Low voltage detect interrupts on VLS disabled.
                                                        1 - Low voltage detect interrupts on VLS enabled.
                                                        Note:
                                                        - Implementation Specific Parameter.
                                                        - Only support for S32M2xx series of devices.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fc7bf90e-fd80-472a-9621-9e3c65a92c97">
                          <SHORT-NAME>McuLowVoltageDetectInterruptsOnVDDCEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_MONITOR[LVDCIE] - LVD on VDDC interrupt enable.
                                                        This is to enable interrupt for low voltage detect on VDDC power domain.
                                                        An interrupt will be requested in case of LVDCF=1.
                                                        0 - Low voltage detect interrupts on VDDC disabled.
                                                        1 - Low voltage detect interrupts on VDDC enabled.
                                                        Note:
                                                        - Implementation Specific Parameter.
                                                        - Only support for S32M2xx series of devices.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fc7bf90e-fd80-473a-9621-9e4c65a92c97">
                          <SHORT-NAME>McuHighVoltageDetectInterruptOnVDDEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_MONITOR[HVDVDDIE] - HVD on VDD interrupt enable.
                                                        This is to enable interrupt for high voltage detection on VDD supply.
                                                        An interrupt will be requested in case of HVDVDDF=1.
                                                        0 - High voltage detect interrupt disabled.
                                                        1 - High voltage detect interrupt enabled.
                                                        Note:
                                                        - Implementation Specific Parameter.
                                                        - Only support for S32M2xx series of devices.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:fc7bf90e-fd80-472a-9621-9e5c65a92c97">
                          <SHORT-NAME>McuHighVoltageDetectInterruptOnVDDINTAndVDD15Enable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_MONITOR[HVDINT15IE] - HVD on VDD interrupt enable.
                                                        This is to enable interrupt for high voltage detection on the A10 internal supplies VDDINT or VDD15.
                                                        An interrupt will be requested in case of HVD15F=1 or HVDINTF=1.
                                                        0 - High voltage detect interrupt disabled.
                                                        1 - High voltage detect interrupt enabled.
                                                        Note:
                                                        - Implementation Specific Parameter.
                                                        - Only support for S32M2xx series of devices.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f36126c1-df43-44ae-b8c6-b435138ca270">
                          <SHORT-NAME>McuLinphySupplyEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[LINSUPEN] - LINPHY supply enable bit.
                                                        Enables the LINPHY supply. If disabled LINPHY is turned high ohmic.
                                                        In case LINPHY is generally not used setting LINSUPEN=0 will save power.
                                                        0 - LINPHY supply is high ohmic (off).
                                                        1 - LINPHY supply is as selected by LINSUPSEL bit.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>true</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-BOOLEAN-PARAM-DEF UUID="ECUC:f36126c1-df43-44ae-b8c5-b435138ca270">
                          <SHORT-NAME>McuVDDCEnable</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[VDDCEN] - VDDC enable bit.
                                                        This Bit enables the VDDC supply.
                                                        A PMC internal regulator generates the VDDC from VPRE supply.
                                                        VDDC is the 5V supply for the CAN physical interface IP.
                                                        0 - VDDC is disabled.
                                                        1 - VDDC is enabled and regulated to 5V.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>false</DEFAULT-VALUE>
                        </ECUC-BOOLEAN-PARAM-DEF>
                        <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:04cace0d-ec58-470d-8f89-99675f554c8c">
                          <SHORT-NAME>McuLvdVlsSelect</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[LVDVLSSEL] - LVD VLS select.
                                                        The LVD (Low-Voltage-Dectection) threshold for generated VLS supply is selectable. There are two options.
                                                        5_5V - LVD threshold on VLS supply is 5.5V.
                                                        6_5V - LVD threshold on VLS supply is 6.5V.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>LVD_6_5V</DEFAULT-VALUE>
                          <LITERALS>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>LVD_5_5V</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>LVD_6_5V</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                          </LITERALS>
                        </ECUC-ENUMERATION-PARAM-DEF>
                        <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:04cace0d-ec58-470d-9f89-99675f554c8c">
                          <SHORT-NAME>McuLinphySupplySelect</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[LINSUPSEL] - LINPHY supply select.
                                                        Selects LINPHY supply to be either connected to VSUP pin or HD pin (GDU).
                                                        In case using the boost option in GDU, the LINPHY supply must be on HD pin.
                                                        0b - LINPHY supply connects to VSUP pin.
                                                        1b - LINPHY supply connects to HD pin (of GDU).
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>VSUP_PIN</DEFAULT-VALUE>
                          <LITERALS>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>VSUP_PIN</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>HD_PIN</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                          </LITERALS>
                        </ECUC-ENUMERATION-PARAM-DEF>
                        <ECUC-ENUMERATION-PARAM-DEF UUID="ECUC:04cace0d-ec58-570d-9f89-99675f554c8c">
                          <SHORT-NAME>McuVddVoltageLevelSelect</SHORT-NAME>
                          <DESC>
                            <L-2 L="EN">
                                                        PMC_CONFIG[VDDSEL5V] - VDD voltage level select.
                                                        Selects VDD (supply for MCU) to be either 3.3V or 5V.
                                                        3_3V - VDD is regulated to 3.3V.
                                                        5V - VDD is regulated to 5V.
                                                        Note: Implementation Specific Parameter.
                                                    </L-2>
                          </DESC>
                          <LOWER-MULTIPLICITY>1</LOWER-MULTIPLICITY>
                          <UPPER-MULTIPLICITY>1</UPPER-MULTIPLICITY>
                          <SCOPE>LOCAL</SCOPE>
                          <ORIGIN>NXP</ORIGIN>
                          <POST-BUILD-VARIANT-VALUE>true</POST-BUILD-VARIANT-VALUE>
                          <VALUE-CONFIG-CLASSES>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>PRE-COMPILE</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-PRE-COMPILE</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                            <ECUC-VALUE-CONFIGURATION-CLASS>
                              <CONFIG-CLASS>POST-BUILD</CONFIG-CLASS>
                              <CONFIG-VARIANT>VARIANT-POST-BUILD</CONFIG-VARIANT>
                            </ECUC-VALUE-CONFIGURATION-CLASS>
                          </VALUE-CONFIG-CLASSES>
                          <SYMBOLIC-NAME-VALUE>false</SYMBOLIC-NAME-VALUE>
                          <DEFAULT-VALUE>VDD_3_3V</DEFAULT-VALUE>
                          <LITERALS>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>VDD_3_3V</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                            <ECUC-ENUMERATION-LITERAL-DEF>
                              <SHORT-NAME>VDD_5V</SHORT-NAME>
                              <ORIGIN>NXP</ORIGIN>
                            </ECUC-ENUMERATION-LITERAL-DEF>
                          </LITERALS>
                        </ECUC-ENUMERATION-PARAM-DEF>
                      </PARAMETERS>
                    </ECUC-PARAM-CONF-CONTAINER-DEF>
                  </SUB-CONTAINERS>
                </ECUC-PARAM-CONF-CONTAINER-DEF>
              </SUB-CONTAINERS>
            </ECUC-PARAM-CONF-CONTAINER-DEF>
          </CONTAINERS>
        </ECUC-MODULE-DEF>
      </ELEMENTS>
    </AR-PACKAGE>
  </AR-PACKAGES>
</AUTOSAR>