// Seed: 935716949
module module_0 (
    output tri1 id_0
    , id_2
);
  always @(id_2 or posedge 1) id_2 = "";
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output logic id_2,
    input wire id_3,
    output logic id_4,
    input uwire id_5,
    output wire id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    input wor id_11,
    input uwire id_12
);
  bit   id_14;
  logic id_15;
  always @(id_14) id_4 = #id_16 id_12;
  always @(posedge 1) begin : LABEL_0
    id_14 = #1 1;
  end
  assign id_10 = id_15 - id_3;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
  id_17 :
  assert property (@(posedge -1) -1)
  else $unsigned(14);
  ;
  always @(id_17)
    if (1) id_4 = id_11;
    else id_2 <= id_15;
endmodule
