Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Apr 07 12:37:51 2018
| Host         : DESKTOP-RUPQMC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mode[2] (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: c1/PULSE_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c2/PULSE_reg/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: c3/slowclk_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1900 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.602        0.000                      0                  136        0.249        0.000                      0                  136        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.602        0.000                      0                  136        0.249        0.000                      0                  136        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 nolabel_line67/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 0.704ns (14.019%)  route 4.318ns (85.981%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  nolabel_line67/counter_reg[15]/Q
                         net (fo=4, routed)           0.957     6.501    nolabel_line67/counter_reg[15]
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.625 r  nolabel_line67/SPEAKER_OUT[11]_i_4/O
                         net (fo=1, routed)           0.591     7.217    nolabel_line67/SPEAKER_OUT[11]_i_4_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  nolabel_line67/SPEAKER_OUT[11]_i_1/O
                         net (fo=12, routed)          2.769    10.110    nolabel_line67/SPEAKER_OUT0
    SLICE_X28Y64         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.432    14.773    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X28Y64         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[1]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X28Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.712    nolabel_line67/SPEAKER_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 nolabel_line67/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.704ns (15.726%)  route 3.773ns (84.274%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  nolabel_line67/counter_reg[15]/Q
                         net (fo=4, routed)           0.957     6.501    nolabel_line67/counter_reg[15]
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.625 r  nolabel_line67/SPEAKER_OUT[11]_i_4/O
                         net (fo=1, routed)           0.591     7.217    nolabel_line67/SPEAKER_OUT[11]_i_4_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  nolabel_line67/SPEAKER_OUT[11]_i_1/O
                         net (fo=12, routed)          2.224     9.565    nolabel_line67/SPEAKER_OUT0
    SLICE_X40Y73         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.422    14.763    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[0]/C
                         clock pessimism              0.180    14.943    
                         clock uncertainty           -0.035    14.907    
    SLICE_X40Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.702    nolabel_line67/SPEAKER_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 nolabel_line67/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.704ns (16.149%)  route 3.655ns (83.851%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  nolabel_line67/counter_reg[15]/Q
                         net (fo=4, routed)           0.957     6.501    nolabel_line67/counter_reg[15]
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.625 r  nolabel_line67/SPEAKER_OUT[11]_i_4/O
                         net (fo=1, routed)           0.591     7.217    nolabel_line67/SPEAKER_OUT[11]_i_4_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  nolabel_line67/SPEAKER_OUT[11]_i_1/O
                         net (fo=12, routed)          2.107     9.448    nolabel_line67/SPEAKER_OUT0
    SLICE_X29Y55         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.437    14.778    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[9]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.717    nolabel_line67/SPEAKER_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 nolabel_line67/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.704ns (16.205%)  route 3.640ns (83.795%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  nolabel_line67/counter_reg[15]/Q
                         net (fo=4, routed)           0.957     6.501    nolabel_line67/counter_reg[15]
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.625 r  nolabel_line67/SPEAKER_OUT[11]_i_4/O
                         net (fo=1, routed)           0.591     7.217    nolabel_line67/SPEAKER_OUT[11]_i_4_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  nolabel_line67/SPEAKER_OUT[11]_i_1/O
                         net (fo=12, routed)          2.092     9.433    nolabel_line67/SPEAKER_OUT0
    SLICE_X52Y71         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.430    14.771    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[3]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X52Y71         FDRE (Setup_fdre_C_CE)      -0.169    14.746    nolabel_line67/SPEAKER_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 nolabel_line67/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.347%)  route 3.354ns (82.653%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  nolabel_line67/counter_reg[15]/Q
                         net (fo=4, routed)           0.957     6.501    nolabel_line67/counter_reg[15]
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.625 r  nolabel_line67/SPEAKER_OUT[11]_i_4/O
                         net (fo=1, routed)           0.591     7.217    nolabel_line67/SPEAKER_OUT[11]_i_4_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  nolabel_line67/SPEAKER_OUT[11]_i_1/O
                         net (fo=12, routed)          1.806     9.147    nolabel_line67/SPEAKER_OUT0
    SLICE_X48Y72         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.427    14.768    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[2]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X48Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.707    nolabel_line67/SPEAKER_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 nolabel_line67/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.704ns (17.458%)  route 3.329ns (82.542%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  nolabel_line67/counter_reg[15]/Q
                         net (fo=4, routed)           0.957     6.501    nolabel_line67/counter_reg[15]
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.625 r  nolabel_line67/SPEAKER_OUT[11]_i_4/O
                         net (fo=1, routed)           0.591     7.217    nolabel_line67/SPEAKER_OUT[11]_i_4_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  nolabel_line67/SPEAKER_OUT[11]_i_1/O
                         net (fo=12, routed)          1.780     9.121    nolabel_line67/SPEAKER_OUT0
    SLICE_X54Y63         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.437    14.778    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[5]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X54Y63         FDRE (Setup_fdre_C_CE)      -0.169    14.753    nolabel_line67/SPEAKER_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 nolabel_line67/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.351%)  route 3.132ns (81.649%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.567     5.088    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  nolabel_line67/counter_reg[15]/Q
                         net (fo=4, routed)           0.957     6.501    nolabel_line67/counter_reg[15]
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.625 r  nolabel_line67/SPEAKER_OUT[11]_i_4/O
                         net (fo=1, routed)           0.591     7.217    nolabel_line67/SPEAKER_OUT[11]_i_4_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.341 r  nolabel_line67/SPEAKER_OUT[11]_i_1/O
                         net (fo=12, routed)          1.584     8.925    nolabel_line67/SPEAKER_OUT0
    SLICE_X48Y65         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.435    14.776    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[4]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X48Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.715    nolabel_line67/SPEAKER_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 nolabel_line67/limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 1.515ns (47.105%)  route 1.701ns (52.895%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.570     5.091    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  nolabel_line67/limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  nolabel_line67/limit_reg[2]/Q
                         net (fo=2, routed)           1.034     6.581    nolabel_line67/limit[2]
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.705 r  nolabel_line67/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.705    nolabel_line67/counter0_carry_i_7_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  nolabel_line67/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line67/counter0_carry_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line67/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    nolabel_line67/counter0_carry__0_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.640 r  nolabel_line67/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.668     8.307    nolabel_line67/clear
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.448    14.789    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[12]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y45         FDRE (Setup_fdre_C_R)       -0.678    14.336    nolabel_line67/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 nolabel_line67/limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 1.515ns (47.105%)  route 1.701ns (52.895%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.570     5.091    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  nolabel_line67/limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  nolabel_line67/limit_reg[2]/Q
                         net (fo=2, routed)           1.034     6.581    nolabel_line67/limit[2]
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.705 r  nolabel_line67/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.705    nolabel_line67/counter0_carry_i_7_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  nolabel_line67/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line67/counter0_carry_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line67/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    nolabel_line67/counter0_carry__0_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.640 r  nolabel_line67/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.668     8.307    nolabel_line67/clear
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.448    14.789    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[13]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y45         FDRE (Setup_fdre_C_R)       -0.678    14.336    nolabel_line67/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 nolabel_line67/limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 1.515ns (47.105%)  route 1.701ns (52.895%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.570     5.091    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  nolabel_line67/limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  nolabel_line67/limit_reg[2]/Q
                         net (fo=2, routed)           1.034     6.581    nolabel_line67/limit[2]
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.705 r  nolabel_line67/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.705    nolabel_line67/counter0_carry_i_7_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  nolabel_line67/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    nolabel_line67/counter0_carry_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  nolabel_line67/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    nolabel_line67/counter0_carry__0_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.640 r  nolabel_line67/counter0_carry__1/CO[0]
                         net (fo=18, routed)          0.668     8.307    nolabel_line67/clear
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.448    14.789    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  nolabel_line67/counter_reg[14]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y45         FDRE (Setup_fdre_C_R)       -0.678    14.336    nolabel_line67/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 c2/COUNT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/PULSE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.556     1.439    c2/CLK_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  c2/COUNT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c2/COUNT_reg/Q
                         net (fo=2, routed)           0.173     1.753    c2/COUNT_reg_n_0
    SLICE_X36Y66         LUT2 (Prop_lut2_I0_O)        0.042     1.795 r  c2/PULSE_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    c2/PULSE_i_1__0_n_0
    SLICE_X36Y66         FDRE                                         r  c2/PULSE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.822     1.950    c2/CLK_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  c2/PULSE_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X36Y66         FDRE (Hold_fdre_C_D)         0.107     1.546    c2/PULSE_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line67/SPEAKER_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     1.432    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  nolabel_line67/SPEAKER_OUT_reg[0]/Q
                         net (fo=2, routed)           0.173     1.746    nolabel_line67/melody_out[0]
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.042     1.788 r  nolabel_line67/SPEAKER_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    nolabel_line67/SPEAKER_OUT[0]_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.816     1.943    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[0]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.105     1.537    nolabel_line67/SPEAKER_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line67/SPEAKER_OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.447    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  nolabel_line67/SPEAKER_OUT_reg[6]/Q
                         net (fo=2, routed)           0.156     1.744    nolabel_line67/melody_out[6]
    SLICE_X49Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.789 r  nolabel_line67/SPEAKER_OUT[6]_i_1/O
                         net (fo=1, routed)           0.000     1.789    nolabel_line67/SPEAKER_OUT[6]_i_1_n_0
    SLICE_X49Y55         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.833     1.961    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[6]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.091     1.538    nolabel_line67/SPEAKER_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line67/SPEAKER_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.563     1.446    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line67/SPEAKER_OUT_reg[8]/Q
                         net (fo=2, routed)           0.156     1.743    nolabel_line67/melody_out[8]
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.788 r  nolabel_line67/SPEAKER_OUT[8]_i_1/O
                         net (fo=1, routed)           0.000     1.788    nolabel_line67/SPEAKER_OUT[8]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.833     1.960    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[8]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    nolabel_line67/SPEAKER_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line67/SPEAKER_OUT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.444    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  nolabel_line67/SPEAKER_OUT_reg[9]/Q
                         net (fo=2, routed)           0.156     1.741    nolabel_line67/melody_out[9]
    SLICE_X29Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.786 r  nolabel_line67/SPEAKER_OUT[9]_i_1/O
                         net (fo=1, routed)           0.000     1.786    nolabel_line67/SPEAKER_OUT[9]_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.831     1.958    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[9]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.091     1.535    nolabel_line67/SPEAKER_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line67/SPEAKER_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.560     1.443    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  nolabel_line67/SPEAKER_OUT_reg[5]/Q
                         net (fo=2, routed)           0.163     1.770    nolabel_line67/melody_out[5]
    SLICE_X54Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  nolabel_line67/SPEAKER_OUT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    nolabel_line67/SPEAKER_OUT[5]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.829     1.957    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[5]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X54Y63         FDRE (Hold_fdre_C_D)         0.120     1.563    nolabel_line67/SPEAKER_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line67/SPEAKER_OUT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.566     1.449    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     1.613 f  nolabel_line67/SPEAKER_OUT_reg[10]/Q
                         net (fo=2, routed)           0.163     1.776    nolabel_line67/melody_out[10]
    SLICE_X50Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  nolabel_line67/SPEAKER_OUT[10]_i_1/O
                         net (fo=1, routed)           0.000     1.821    nolabel_line67/SPEAKER_OUT[10]_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.837     1.964    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[10]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.120     1.569    nolabel_line67/SPEAKER_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line67/SPEAKER_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line67/SPEAKER_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.554     1.437    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  nolabel_line67/SPEAKER_OUT_reg[3]/Q
                         net (fo=2, routed)           0.163     1.764    nolabel_line67/melody_out[3]
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.809 r  nolabel_line67/SPEAKER_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.809    nolabel_line67/SPEAKER_OUT[3]_i_1_n_0
    SLICE_X52Y71         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.822     1.950    nolabel_line67/CLK_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  nolabel_line67/SPEAKER_OUT_reg[3]/C
                         clock pessimism             -0.513     1.437    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.120     1.557    nolabel_line67/SPEAKER_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 c3/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.557     1.440    c3/CLK_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  c3/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  c3/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.698    c3/count_reg[11]
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  c3/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    c3/count_reg[8]_i_1_n_4
    SLICE_X39Y63         FDRE                                         r  c3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.824     1.952    c3/CLK_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  c3/count_reg[11]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.105     1.545    c3/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 c3/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.557     1.440    c3/CLK_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  c3/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  c3/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.698    c3/count_reg[15]
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  c3/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    c3/count_reg[12]_i_1_n_4
    SLICE_X39Y64         FDRE                                         r  c3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.824     1.952    c3/CLK_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  c3/count_reg[15]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.105     1.545    c3/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y53   c1/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y55   c1/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y55   c1/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y53   c1/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y53   c1/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y53   c1/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y53   c1/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y54   c1/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y54   c1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   nolabel_line67/SPEAKER_OUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   nolabel_line67/SPEAKER_OUT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   nolabel_line67/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   nolabel_line67/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   nolabel_line67/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   nolabel_line67/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   c2/COUNT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   c2/PULSE_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y61   c3/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y63   c3/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y53   c1/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y55   c1/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y55   c1/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y53   c1/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y53   c1/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y53   c1/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y53   c1/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y54   c1/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y54   c1/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y54   c1/COUNT_reg[7]/C



