// Seed: 3563325472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout supply0 id_1;
  parameter id_7 = 1;
  assign id_1 = 1'd0;
  assign id_6 = id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd4
) (
    input tri0 _id_0[id_0 : 1]
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
endmodule
module module_2 (
    input  tri1 id_0,
    output wand id_1
);
  supply1 id_3 = 1;
  assign id_3 = 1;
  assign module_3.id_9 = 0;
endmodule
module module_3 (
    output tri id_0,
    output tri1 id_1,
    output wand id_2,
    input wire id_3,
    input supply0 id_4,
    input tri id_5,
    output supply0 id_6,
    output uwire id_7,
    output wor id_8,
    output wor id_9,
    output tri0 id_10,
    output uwire id_11,
    output uwire id_12
);
  module_2 modCall_1 (
      id_5,
      id_11
  );
endmodule
