set verilog_files {\
	clock.v\
}

set clk clk50

set top_des_name top

set dont_touch_module_name TSC
