Loading plugins phase: Elapsed time ==> 0s.226ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\PSOC4MIO_HAL.cyprj -d CY8C4247LTI-M475 -s D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.734ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.147ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSOC4MIO_HAL.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\PSOC4MIO_HAL.cyprj -dcpsoc3 PSOC4MIO_HAL.v -verilog
======================================================================

======================================================================
Compiling:  PSOC4MIO_HAL.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\PSOC4MIO_HAL.cyprj -dcpsoc3 PSOC4MIO_HAL.v -verilog
======================================================================

======================================================================
Compiling:  PSOC4MIO_HAL.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\PSOC4MIO_HAL.cyprj -dcpsoc3 -verilog PSOC4MIO_HAL.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jun 01 11:15:21 2016


======================================================================
Compiling:  PSOC4MIO_HAL.v
Program  :   vpp
Options  :    -yv2 -q10 PSOC4MIO_HAL.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jun 01 11:15:21 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSOC4MIO_HAL.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSOC4MIO_HAL.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\PSOC4MIO_HAL.cyprj -dcpsoc3 -verilog PSOC4MIO_HAL.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jun 01 11:15:21 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\codegentemp\PSOC4MIO_HAL.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\codegentemp\PSOC4MIO_HAL.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSOC4MIO_HAL.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\PSOC4MIO_HAL.cyprj -dcpsoc3 -verilog PSOC4MIO_HAL.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jun 01 11:15:22 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\codegentemp\PSOC4MIO_HAL.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\codegentemp\PSOC4MIO_HAL.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_1:Net_3125\
	\ADC_1:Net_3126\
	\console:Net_452\
	\console:Net_1257\
	\console:uncfg_rx_irq\
	\console:Net_1099\
	\console:Net_1258\
	\console:Net_547\
	\console:Net_891\
	\console:Net_1001\
	\console:Net_899\
	\sectimer:TimerUDB:ctrl_ten\
	\sectimer:TimerUDB:ctrl_cmode_0\
	\sectimer:TimerUDB:ctrl_tmode_1\
	\sectimer:TimerUDB:ctrl_tmode_0\
	\sectimer:TimerUDB:ctrl_ic_1\
	\sectimer:TimerUDB:ctrl_ic_0\
	Net_635
	\sectimer:TimerUDB:zeros_3\
	\sectimer:TimerUDB:zeros_2\
	\LCD:Net_1257\
	\LCD:uncfg_rx_irq\
	\LCD:Net_1099\
	\LCD:Net_1258\
	Net_1721
	Net_1722
	Net_1723
	Net_1724
	Net_1725
	Net_1726
	Net_1727
	Net_1711
	Net_1712
	\gpio1:Net_1257\
	\gpio1:uncfg_rx_irq\
	\gpio1:Net_1099\
	\gpio1:Net_1258\
	Net_1070
	Net_1071
	Net_1072
	Net_1073
	Net_1074
	Net_1075
	Net_1076
	Net_1060
	Net_1061
	\SPI_1:Net_1257\
	\SPI_1:uncfg_rx_irq\
	\SPI_1:Net_1099\
	\SPI_1:Net_1258\
	Net_1126
	Net_1127
	Net_1128
	Net_1129
	Net_1130
	Net_1131
	Net_1132
	Net_1116
	Net_1117


Deleted 59 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_1:Net_3106\ to \ADC_1:Net_3107\
Aliasing \ADC_1:Net_3105\ to \ADC_1:Net_3107\
Aliasing \ADC_1:Net_3104\ to \ADC_1:Net_3107\
Aliasing \ADC_1:Net_3103\ to \ADC_1:Net_3107\
Aliasing \ADC_1:Net_3207_1\ to \ADC_1:Net_3107\
Aliasing \ADC_1:Net_3207_0\ to \ADC_1:Net_3107\
Aliasing \ADC_1:Net_3235\ to \ADC_1:Net_3107\
Aliasing zero to \ADC_1:Net_3107\
Aliasing one to tmpOE__chan1_net_0
Aliasing \console:Net_459\ to \ADC_1:Net_3107\
Aliasing \console:Net_1194\ to \ADC_1:Net_3107\
Aliasing \console:Net_1195\ to \ADC_1:Net_3107\
Aliasing \console:Net_1196\ to \ADC_1:Net_3107\
Aliasing \console:tmpOE__tx_net_0\ to tmpOE__chan1_net_0
Aliasing \console:tmpOE__rx_net_0\ to tmpOE__chan1_net_0
Aliasing \console:Net_747\ to \ADC_1:Net_3107\
Aliasing tmpOE__P4_4_net_0 to tmpOE__chan1_net_0
Aliasing Net_620 to \ADC_1:Net_3107\
Aliasing \sectimer:TimerUDB:ctrl_cmode_1\ to \ADC_1:Net_3107\
Aliasing \sectimer:TimerUDB:trigger_enable\ to tmpOE__chan1_net_0
Aliasing \sectimer:TimerUDB:status_6\ to \ADC_1:Net_3107\
Aliasing \sectimer:TimerUDB:status_5\ to \ADC_1:Net_3107\
Aliasing \sectimer:TimerUDB:status_4\ to \ADC_1:Net_3107\
Aliasing \sectimer:TimerUDB:status_0\ to \sectimer:TimerUDB:tc_i\
Aliasing tmpOE__P7_1_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__en5v_gpio0_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__gpio1_led_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__en5v_gpio1_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__en33v_gpio1_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__sw0_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__sw1_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__sw2_net_0 to tmpOE__chan1_net_0
Aliasing \LCD:select_s_wire\ to \ADC_1:Net_3107\
Aliasing \LCD:rx_wire\ to \ADC_1:Net_3107\
Aliasing \LCD:sclk_s_wire\ to \ADC_1:Net_3107\
Aliasing \LCD:mosi_s_wire\ to \ADC_1:Net_3107\
Aliasing \LCD:miso_m_wire\ to \ADC_1:Net_3107\
Aliasing \LCD:tmpOE__tx_net_0\ to tmpOE__chan1_net_0
Aliasing \LCD:cts_wire\ to \ADC_1:Net_3107\
Aliasing \switches:status_4\ to \ADC_1:Net_3107\
Aliasing \switches:status_5\ to \ADC_1:Net_3107\
Aliasing \switches:status_6\ to \ADC_1:Net_3107\
Aliasing \switches:status_7\ to \ADC_1:Net_3107\
Aliasing \gpio1:select_s_wire\ to \ADC_1:Net_3107\
Aliasing \gpio1:rx_wire\ to \ADC_1:Net_3107\
Aliasing \gpio1:sclk_s_wire\ to \ADC_1:Net_3107\
Aliasing \gpio1:mosi_s_wire\ to \ADC_1:Net_3107\
Aliasing \gpio1:miso_m_wire\ to \ADC_1:Net_3107\
Aliasing \gpio1:tmpOE__sda_net_0\ to tmpOE__chan1_net_0
Aliasing \gpio1:tmpOE__scl_net_0\ to tmpOE__chan1_net_0
Aliasing \gpio1:cts_wire\ to \ADC_1:Net_3107\
Aliasing \SPI_1:tmpOE__ss_s_net_0\ to tmpOE__chan1_net_0
Aliasing \SPI_1:rx_wire\ to \ADC_1:Net_3107\
Aliasing \SPI_1:miso_m_wire\ to \ADC_1:Net_3107\
Aliasing \SPI_1:tmpOE__miso_s_net_0\ to tmpOE__chan1_net_0
Aliasing \SPI_1:tmpOE__sclk_s_net_0\ to tmpOE__chan1_net_0
Aliasing \SPI_1:tmpOE__mosi_s_net_0\ to tmpOE__chan1_net_0
Aliasing \SPI_1:cts_wire\ to \ADC_1:Net_3107\
Aliasing tmpOE__dio0_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__dio1_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__dio2_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__nrst_net_0 to tmpOE__chan1_net_0
Aliasing tmpOE__sw3_net_0 to tmpOE__chan1_net_0
Aliasing \sectimer:TimerUDB:capture_last\\D\ to \ADC_1:Net_3107\
Aliasing \sectimer:TimerUDB:hwEnable_reg\\D\ to \sectimer:TimerUDB:run_mode\
Aliasing \sectimer:TimerUDB:capture_out_reg_i\\D\ to \sectimer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \ADC_1:Net_3106\[74] = \ADC_1:Net_3107\[73]
Removing Lhs of wire \ADC_1:Net_3105\[75] = \ADC_1:Net_3107\[73]
Removing Lhs of wire \ADC_1:Net_3104\[76] = \ADC_1:Net_3107\[73]
Removing Lhs of wire \ADC_1:Net_3103\[77] = \ADC_1:Net_3107\[73]
Removing Lhs of wire \ADC_1:Net_17\[121] = \ADC_1:Net_1845\[2]
Removing Lhs of wire \ADC_1:Net_3207_1\[143] = \ADC_1:Net_3107\[73]
Removing Lhs of wire \ADC_1:Net_3207_0\[144] = \ADC_1:Net_3107\[73]
Removing Lhs of wire \ADC_1:Net_3235\[145] = \ADC_1:Net_3107\[73]
Removing Rhs of wire zero[218] = \ADC_1:Net_3107\[73]
Removing Lhs of wire one[223] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \console:Net_459\[229] = zero[218]
Removing Lhs of wire \console:Net_652\[230] = zero[218]
Removing Lhs of wire \console:Net_1194\[232] = zero[218]
Removing Lhs of wire \console:Net_1195\[233] = zero[218]
Removing Lhs of wire \console:Net_1196\[234] = zero[218]
Removing Rhs of wire \console:Net_654\[235] = \console:Net_1197\[236]
Removing Lhs of wire \console:Net_1170\[239] = \console:Net_847\[228]
Removing Lhs of wire \console:Net_990\[240] = zero[218]
Removing Lhs of wire \console:Net_909\[241] = zero[218]
Removing Lhs of wire \console:Net_663\[242] = zero[218]
Removing Lhs of wire \console:tmpOE__tx_net_0\[244] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \console:tmpOE__rx_net_0\[253] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \console:Net_1175\[257] = zero[218]
Removing Lhs of wire \console:Net_747\[258] = zero[218]
Removing Lhs of wire tmpOE__P4_4_net_0[284] = tmpOE__chan1_net_0[217]
Removing Lhs of wire Net_620[296] = zero[218]
Removing Lhs of wire \sectimer:TimerUDB:ctrl_enable\[312] = \sectimer:TimerUDB:control_7\[304]
Removing Lhs of wire \sectimer:TimerUDB:ctrl_cmode_1\[314] = zero[218]
Removing Rhs of wire \sectimer:TimerUDB:timer_enable\[323] = \sectimer:TimerUDB:runmode_enable\[336]
Removing Rhs of wire \sectimer:TimerUDB:run_mode\[324] = \sectimer:TimerUDB:hwEnable\[325]
Removing Lhs of wire \sectimer:TimerUDB:run_mode\[324] = \sectimer:TimerUDB:control_7\[304]
Removing Lhs of wire \sectimer:TimerUDB:trigger_enable\[327] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \sectimer:TimerUDB:tc_i\[329] = \sectimer:TimerUDB:status_tc\[326]
Removing Rhs of wire Net_335[332] = \sectimer:TimerUDB:tc_reg_i\[330]
Removing Lhs of wire \sectimer:TimerUDB:capt_fifo_load_int\[335] = \sectimer:TimerUDB:capt_fifo_load\[322]
Removing Lhs of wire \sectimer:TimerUDB:status_6\[338] = zero[218]
Removing Lhs of wire \sectimer:TimerUDB:status_5\[339] = zero[218]
Removing Lhs of wire \sectimer:TimerUDB:status_4\[340] = zero[218]
Removing Lhs of wire \sectimer:TimerUDB:status_0\[341] = \sectimer:TimerUDB:status_tc\[326]
Removing Lhs of wire \sectimer:TimerUDB:status_1\[342] = \sectimer:TimerUDB:capt_fifo_load\[322]
Removing Rhs of wire \sectimer:TimerUDB:status_2\[343] = \sectimer:TimerUDB:fifo_full\[344]
Removing Rhs of wire \sectimer:TimerUDB:status_3\[345] = \sectimer:TimerUDB:fifo_nempty\[346]
Removing Lhs of wire \sectimer:TimerUDB:cs_addr_2\[349] = zero[218]
Removing Lhs of wire \sectimer:TimerUDB:cs_addr_1\[350] = \sectimer:TimerUDB:trig_reg\[337]
Removing Lhs of wire \sectimer:TimerUDB:cs_addr_0\[351] = \sectimer:TimerUDB:per_zero\[328]
Removing Lhs of wire tmpOE__P7_1_net_0[437] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__en5v_gpio0_net_0[448] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__gpio1_led_net_0[455] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__en5v_gpio1_net_0[462] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__en33v_gpio1_net_0[469] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__sw0_net_0[476] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__sw1_net_0[483] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__sw2_net_0[490] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \LCD:select_s_wire\[498] = zero[218]
Removing Lhs of wire \LCD:rx_wire\[499] = zero[218]
Removing Lhs of wire \LCD:Net_1170\[502] = \LCD:Net_847\[497]
Removing Lhs of wire \LCD:sclk_s_wire\[503] = zero[218]
Removing Lhs of wire \LCD:mosi_s_wire\[504] = zero[218]
Removing Lhs of wire \LCD:miso_m_wire\[505] = zero[218]
Removing Lhs of wire \LCD:tmpOE__tx_net_0\[507] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \LCD:cts_wire\[515] = zero[218]
Removing Lhs of wire \switches:status_0\[540] = Net_1009[477]
Removing Lhs of wire \switches:status_1\[541] = Net_1010[484]
Removing Lhs of wire \switches:status_2\[542] = Net_1011[491]
Removing Lhs of wire \switches:status_3\[543] = Net_1485[544]
Removing Lhs of wire \switches:status_4\[545] = zero[218]
Removing Lhs of wire \switches:status_5\[546] = zero[218]
Removing Lhs of wire \switches:status_6\[547] = zero[218]
Removing Lhs of wire \switches:status_7\[548] = zero[218]
Removing Lhs of wire \gpio1:select_s_wire\[554] = zero[218]
Removing Lhs of wire \gpio1:rx_wire\[555] = zero[218]
Removing Lhs of wire \gpio1:Net_1170\[558] = \gpio1:Net_847\[553]
Removing Lhs of wire \gpio1:sclk_s_wire\[559] = zero[218]
Removing Lhs of wire \gpio1:mosi_s_wire\[560] = zero[218]
Removing Lhs of wire \gpio1:miso_m_wire\[561] = zero[218]
Removing Lhs of wire \gpio1:tmpOE__sda_net_0\[563] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \gpio1:tmpOE__scl_net_0\[569] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \gpio1:cts_wire\[578] = zero[218]
Removing Lhs of wire \SPI_1:tmpOE__ss_s_net_0\[604] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \SPI_1:select_s_wire\[609] = \SPI_1:Net_1297\[605]
Removing Lhs of wire \SPI_1:rx_wire\[610] = zero[218]
Removing Lhs of wire \SPI_1:Net_1170\[613] = \SPI_1:Net_847\[602]
Removing Rhs of wire \SPI_1:sclk_s_wire\[614] = \SPI_1:Net_1320\[615]
Removing Rhs of wire \SPI_1:mosi_s_wire\[616] = \SPI_1:Net_252\[617]
Removing Lhs of wire \SPI_1:miso_m_wire\[618] = zero[218]
Removing Lhs of wire \SPI_1:tmpOE__miso_s_net_0\[620] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \SPI_1:tmpOE__sclk_s_net_0\[629] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \SPI_1:tmpOE__mosi_s_net_0\[634] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \SPI_1:cts_wire\[638] = zero[218]
Removing Lhs of wire tmpOE__dio0_net_0[664] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__dio1_net_0[671] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__dio2_net_0[678] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__nrst_net_0[685] = tmpOE__chan1_net_0[217]
Removing Lhs of wire tmpOE__sw3_net_0[703] = tmpOE__chan1_net_0[217]
Removing Lhs of wire \sectimer:TimerUDB:capture_last\\D\[708] = zero[218]
Removing Lhs of wire \sectimer:TimerUDB:tc_reg_i\\D\[709] = \sectimer:TimerUDB:status_tc\[326]
Removing Lhs of wire \sectimer:TimerUDB:hwEnable_reg\\D\[710] = \sectimer:TimerUDB:control_7\[304]
Removing Lhs of wire \sectimer:TimerUDB:capture_out_reg_i\\D\[711] = \sectimer:TimerUDB:capt_fifo_load\[322]

------------------------------------------------------
Aliased 0 equations, 98 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__chan1_net_0' (cost = 0):
tmpOE__chan1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\sectimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\sectimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\sectimer:TimerUDB:timer_enable\' (cost = 0):
\sectimer:TimerUDB:timer_enable\ <= (\sectimer:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \sectimer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \sectimer:TimerUDB:capt_fifo_load\[322] = zero[218]
Removing Lhs of wire \sectimer:TimerUDB:trig_reg\[337] = \sectimer:TimerUDB:control_7\[304]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\PSOC4MIO_HAL.cyprj -dcpsoc3 PSOC4MIO_HAL.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.890ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Wednesday, 01 June 2016 11:15:22
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\PSOC4MIO_HAL.cyprj -d CY8C4247LTI-M475 PSOC4MIO_HAL.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \sectimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \sectimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock LFCLK because it is a pass-through
Assigning clock Clock_1 to clock HFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'SPI_1_SCBCLK'. Signal=\SPI_1:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'gpio1_SCBCLK'. Signal=\gpio1:Net_847_ff3\
    Fixed Function Clock 10: Automatic-assigning  clock 'ADC_1_intClock'. Signal=\ADC_1:Net_1845_ff10\
    Fixed Function Clock 4: Automatic-assigning  clock 'console_SCBCLK'. Signal=\console:Net_847_ff4\
    Fixed Function Clock 5: Automatic-assigning  clock 'LCD_SCBCLK'. Signal=\LCD:Net_847_ff5\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \sectimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: LFCLK was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: ClockBlock_LFCLK__SYNC:synccell.out
    UDB Clk/Enable \sectimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: LFCLK was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: ClockBlock_LFCLK__SYNC_1:synccell.out
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = chan1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => chan1(0)__PA ,
            analog_term => Net_914 ,
            pad => chan1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \console:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \console:tx(0)\__PA ,
            input => \console:Net_1062\ ,
            pad => \console:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \console:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \console:rx(0)\__PA ,
            fb => \console:Net_654\ ,
            pad => \console:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = P4_4(0)
        Attributes:
            Alias: LED1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_4(0)__PA ,
            annotation => Net_81 ,
            pad => P4_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P7_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P7_1(0)__PA ,
            annotation => Net_911 ,
            pad => P7_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = en5v_gpio0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => en5v_gpio0(0)__PA ,
            pad => en5v_gpio0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = gpio1_led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => gpio1_led(0)__PA ,
            annotation => Net_1237 ,
            pad => gpio1_led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = en5v_gpio1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => en5v_gpio1(0)__PA ,
            pad => en5v_gpio1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = en33v_gpio1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => en33v_gpio1(0)__PA ,
            pad => en33v_gpio1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sw0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sw0(0)__PA ,
            fb => Net_1009 ,
            annotation => Net_1265 ,
            pad => sw0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sw1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sw1(0)__PA ,
            fb => Net_1010 ,
            annotation => Net_1263 ,
            pad => sw1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sw2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sw2(0)__PA ,
            fb => Net_1011 ,
            annotation => Net_1261 ,
            pad => sw2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:tx(0)\__PA ,
            input => \LCD:tx_wire\ ,
            pad => \LCD:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \gpio1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \gpio1:sda(0)\__PA ,
            fb => \gpio1:sda_wire\ ,
            pad => \gpio1:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \gpio1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \gpio1:scl(0)\__PA ,
            fb => \gpio1:scl_wire\ ,
            pad => \gpio1:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_1:ss_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_1:ss_s(0)\__PA ,
            fb => \SPI_1:Net_1297\ ,
            pad => \SPI_1:ss_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_1:miso_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_1:miso_s(0)\__PA ,
            input => \SPI_1:miso_s_wire\ ,
            pad => \SPI_1:miso_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_1:sclk_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_1:sclk_s(0)\__PA ,
            fb => \SPI_1:sclk_s_wire\ ,
            pad => \SPI_1:sclk_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_1:mosi_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_1:mosi_s(0)\__PA ,
            fb => \SPI_1:mosi_s_wire\ ,
            pad => \SPI_1:mosi_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = dio0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dio0(0)__PA ,
            pad => dio0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dio1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dio1(0)__PA ,
            pad => dio1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dio2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dio2(0)__PA ,
            pad => dio2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = nrst(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => nrst(0)__PA ,
            pad => nrst(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sw3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sw3(0)__PA ,
            fb => Net_1485 ,
            pad => sw3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\sectimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sectimer:TimerUDB:control_7\ * \sectimer:TimerUDB:per_zero\
        );
        Output = \sectimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_335, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \sectimer:TimerUDB:control_7\ * \sectimer:TimerUDB:per_zero\
        );
        Output = Net_335 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\sectimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \sectimer:TimerUDB:control_7\ ,
            cs_addr_0 => \sectimer:TimerUDB:per_zero\ ,
            chain_out => \sectimer:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Next in chain : \sectimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\sectimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \sectimer:TimerUDB:control_7\ ,
            cs_addr_0 => \sectimer:TimerUDB:per_zero\ ,
            z0_comb => \sectimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \sectimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \sectimer:TimerUDB:status_2\ ,
            chain_in => \sectimer:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Previous in chain : \sectimer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\switches:sts:sts_reg\
        PORT MAP (
            status_3 => Net_1485 ,
            status_2 => Net_1011 ,
            status_1 => Net_1010 ,
            status_0 => Net_1009 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\sectimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            status_3 => \sectimer:TimerUDB:status_3\ ,
            status_2 => \sectimer:TimerUDB:status_2\ ,
            status_0 => \sectimer:TimerUDB:status_tc\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_LFCLK__SYNC_1
        PORT MAP (
            in => ClockBlock_LFCLK ,
            out => ClockBlock_LFCLK__SYNC_OUT_1 ,
            clock => ClockBlock_HFCLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_LFCLK__SYNC
        PORT MAP (
            in => ClockBlock_LFCLK ,
            out => ClockBlock_LFCLK__SYNC_OUT ,
            clock => ClockBlock_HFCLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\sectimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \sectimer:TimerUDB:control_7\ ,
            control_6 => \sectimer:TimerUDB:control_6\ ,
            control_5 => \sectimer:TimerUDB:control_5\ ,
            control_4 => \sectimer:TimerUDB:control_4\ ,
            control_3 => \sectimer:TimerUDB:control_3\ ,
            control_2 => \sectimer:TimerUDB:control_2\ ,
            control_1 => \sectimer:TimerUDB:control_1\ ,
            control_0 => \sectimer:TimerUDB:control_0\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT_1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =crdy
        PORT MAP (
            interrupt => Net_1475 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =wdog
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =sticks
        PORT MAP (
            interrupt => Net_335 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ubut
        PORT MAP (
            interrupt => Net_993 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\gpio1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1062 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   28 :   27 :   55 : 50.91 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    1 :    0 :    1 : 100.00 %
Serial Communication (SCB)    :    4 :    0 :    4 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    2 :   30 :   32 :  6.25 %
  Unique P-terms              :    1 :   63 :   64 :  1.56 %
  Total P-terms               :    2 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    1 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.041ms
Tech mapping phase: Elapsed time ==> 0s.066ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.3677552s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.614ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0142790 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_638 {
    PASS0_SARMUX0_temp
  }
  Net: Net_914 {
    p2_2
  }
  Net: \ADC_1:Net_1851\ {
  }
  Net: \ADC_1:Net_3113\ {
  }
  Net: \ADC_1:mux_bus_minus_0\ {
  }
  Net: \ADC_1:mux_bus_minus_1\ {
  }
  Net: \coretemp:Net_3\ {
  }
  Net: \ADC_1:muxout_plus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw2
    PASS0_SARMUX0_sw17
  }
  Net: \ADC_1:muxout_minus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  PASS0_SARMUX0_temp                               -> Net_638
  p2_2                                             -> Net_914
  PASS0_sarmux_vplus                               -> \ADC_1:muxout_plus\
  PASS0_SARMUX0_sw2                                -> AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw17                               -> AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC_1:muxout_minus\
}
Mux Info {
  Mux: \ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_1:muxout_plus\
     Guts:  AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_914
      Outer: PASS0_SARMUX0_sw2
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw2
        p2_2
      }
    }
    Arm: 1 {
      Net:   Net_638
      Outer: PASS0_SARMUX0_sw17
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw17
        PASS0_SARMUX0_temp
      }
    }
  }
  Mux: \ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_1:muxout_minus\
     Guts:  AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            1.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 138, final cost is 138 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       0.67 :       0.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\sectimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sectimer:TimerUDB:control_7\ * \sectimer:TimerUDB:per_zero\
        );
        Output = \sectimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_335, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \sectimer:TimerUDB:control_7\ * \sectimer:TimerUDB:per_zero\
        );
        Output = Net_335 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\sectimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \sectimer:TimerUDB:control_7\ ,
        cs_addr_0 => \sectimer:TimerUDB:per_zero\ ,
        z0_comb => \sectimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \sectimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \sectimer:TimerUDB:status_2\ ,
        chain_in => \sectimer:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    Previous in chain : \sectimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\sectimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        status_3 => \sectimer:TimerUDB:status_3\ ,
        status_2 => \sectimer:TimerUDB:status_2\ ,
        status_0 => \sectimer:TimerUDB:status_tc\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
datapathcell: Name =\sectimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \sectimer:TimerUDB:control_7\ ,
        cs_addr_0 => \sectimer:TimerUDB:per_zero\ ,
        chain_out => \sectimer:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    Next in chain : \sectimer:TimerUDB:sT16:timerdp:u1\

statuscell: Name =\switches:sts:sts_reg\
    PORT MAP (
        status_3 => Net_1485 ,
        status_2 => Net_1011 ,
        status_1 => Net_1010 ,
        status_0 => Net_1009 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\sectimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \sectimer:TimerUDB:control_7\ ,
        control_6 => \sectimer:TimerUDB:control_6\ ,
        control_5 => \sectimer:TimerUDB:control_5\ ,
        control_4 => \sectimer:TimerUDB:control_4\ ,
        control_3 => \sectimer:TimerUDB:control_3\ ,
        control_2 => \sectimer:TimerUDB:control_2\ ,
        control_1 => \sectimer:TimerUDB:control_1\ ,
        control_0 => \sectimer:TimerUDB:control_0\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT_1)

UDB [UDB=(1,1)] contents:
synccell: Name =ClockBlock_LFCLK__SYNC
    PORT MAP (
        in => ClockBlock_LFCLK ,
        out => ClockBlock_LFCLK__SYNC_OUT ,
        clock => ClockBlock_HFCLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_LFCLK__SYNC_1
    PORT MAP (
        in => ClockBlock_LFCLK ,
        out => ClockBlock_LFCLK__SYNC_OUT_1 ,
        clock => ClockBlock_HFCLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =sticks
        PORT MAP (
            interrupt => Net_335 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ubut
        PORT MAP (
            interrupt => Net_993 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =wdog
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =crdy
        PORT MAP (
            interrupt => Net_1475 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\gpio1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1062 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = sw2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sw2(0)__PA ,
        fb => Net_1011 ,
        annotation => Net_1261 ,
        pad => sw2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = sw3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sw3(0)__PA ,
        fb => Net_1485 ,
        pad => sw3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SPI_1:sclk_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_1:sclk_s(0)\__PA ,
        fb => \SPI_1:sclk_s_wire\ ,
        pad => \SPI_1:sclk_s(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = sw0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sw0(0)__PA ,
        fb => Net_1009 ,
        annotation => Net_1265 ,
        pad => sw0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = sw1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sw1(0)__PA ,
        fb => Net_1010 ,
        annotation => Net_1263 ,
        pad => sw1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = chan1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => chan1(0)__PA ,
        analog_term => Net_914 ,
        pad => chan1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SPI_1:ss_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_1:ss_s(0)\__PA ,
        fb => \SPI_1:Net_1297\ ,
        pad => \SPI_1:ss_s(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPI_1:mosi_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_1:mosi_s(0)\__PA ,
        fb => \SPI_1:mosi_s_wire\ ,
        pad => \SPI_1:mosi_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SPI_1:miso_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_1:miso_s(0)\__PA ,
        input => \SPI_1:miso_s_wire\ ,
        pad => \SPI_1:miso_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = nrst(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => nrst(0)__PA ,
        pad => nrst(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = dio0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dio0(0)__PA ,
        pad => dio0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = dio1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dio1(0)__PA ,
        pad => dio1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = dio2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dio2(0)__PA ,
        pad => dio2(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \console:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \console:rx(0)\__PA ,
        fb => \console:Net_654\ ,
        pad => \console:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \console:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \console:tx(0)\__PA ,
        input => \console:Net_1062\ ,
        pad => \console:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P4_4(0)
    Attributes:
        Alias: LED1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_4(0)__PA ,
        annotation => Net_81 ,
        pad => P4_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = en5v_gpio1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => en5v_gpio1(0)__PA ,
        pad => en5v_gpio1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = en33v_gpio1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => en33v_gpio1(0)__PA ,
        pad => en33v_gpio1(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \gpio1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \gpio1:scl(0)\__PA ,
        fb => \gpio1:scl_wire\ ,
        pad => \gpio1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \gpio1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \gpio1:sda(0)\__PA ,
        fb => \gpio1:sda_wire\ ,
        pad => \gpio1:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = en5v_gpio0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => en5v_gpio0(0)__PA ,
        pad => en5v_gpio0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = gpio1_led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => gpio1_led(0)__PA ,
        annotation => Net_1237 ,
        pad => gpio1_led(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = \LCD:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:tx(0)\__PA ,
        input => \LCD:tx_wire\ ,
        pad => \LCD:tx(0)_PAD\ );
    Properties:
    {
    }

Port 7 generates interrupt for logical port:
    logicalport: Name =P7_1
        PORT MAP (
            in_clock_en => tmpOE__chan1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__chan1_net_0 ,
            out_reset => zero ,
            interrupt => Net_993 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 1
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "NONCONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 1
            sw_only = 0
            use_annotation = "1"
            vtrip = "10"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = P7_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P7_1(0)__PA ,
        annotation => Net_911 ,
        pad => P7_1(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \SPI_1:Net_847_ff2\ ,
            ff_div_3 => \gpio1:Net_847_ff3\ ,
            ff_div_10 => \ADC_1:Net_1845_ff10\ ,
            ff_div_4 => \console:Net_847_ff4\ ,
            ff_div_5 => \LCD:Net_847_ff5\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: 
    WDT Block @ F(WDT,0): 
    m0s8wdtcell: Name =WDT
        PORT MAP (
            wdt_int => WDT_INT_OUT );
        Properties:
        {
        }
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\console:SCB\
        PORT MAP (
            clock => \console:Net_847_ff4\ ,
            interrupt => Net_1475 ,
            rx => \console:Net_654\ ,
            tx => \console:Net_1062\ ,
            rts => \console:Net_1053\ ,
            mosi_m => \console:Net_1061\ ,
            select_m_3 => \console:ss_3\ ,
            select_m_2 => \console:ss_2\ ,
            select_m_1 => \console:ss_1\ ,
            select_m_0 => \console:ss_0\ ,
            sclk_m => \console:Net_1059\ ,
            miso_s => \console:Net_1055\ ,
            tx_req => Net_617 ,
            rx_req => Net_616 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SPI_1:SCB\
        PORT MAP (
            clock => \SPI_1:Net_847_ff2\ ,
            interrupt => Net_1118 ,
            tx => \SPI_1:tx_wire\ ,
            rts => \SPI_1:rts_wire\ ,
            mosi_m => \SPI_1:mosi_m_wire\ ,
            select_m_3 => \SPI_1:select_m_wire_3\ ,
            select_m_2 => \SPI_1:select_m_wire_2\ ,
            select_m_1 => \SPI_1:select_m_wire_1\ ,
            select_m_0 => \SPI_1:select_m_wire_0\ ,
            sclk_m => \SPI_1:sclk_m_wire\ ,
            mosi_s => \SPI_1:mosi_s_wire\ ,
            miso_s => \SPI_1:miso_s_wire\ ,
            select_s => \SPI_1:Net_1297\ ,
            sclk_s => \SPI_1:sclk_s_wire\ ,
            tx_req => Net_1121 ,
            rx_req => Net_1120 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\gpio1:SCB\
        PORT MAP (
            clock => \gpio1:Net_847_ff3\ ,
            interrupt => Net_1062 ,
            tx => \gpio1:tx_wire\ ,
            rts => \gpio1:rts_wire\ ,
            mosi_m => \gpio1:mosi_m_wire\ ,
            select_m_3 => \gpio1:select_m_wire_3\ ,
            select_m_2 => \gpio1:select_m_wire_2\ ,
            select_m_1 => \gpio1:select_m_wire_1\ ,
            select_m_0 => \gpio1:select_m_wire_0\ ,
            sclk_m => \gpio1:sclk_m_wire\ ,
            miso_s => \gpio1:miso_s_wire\ ,
            scl => \gpio1:scl_wire\ ,
            sda => \gpio1:sda_wire\ ,
            tx_req => Net_1065 ,
            rx_req => Net_1064 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,3): 
    m0s8scbcell: Name =\LCD:SCB\
        PORT MAP (
            clock => \LCD:Net_847_ff5\ ,
            interrupt => Net_1713 ,
            tx => \LCD:tx_wire\ ,
            rts => \LCD:rts_wire\ ,
            mosi_m => \LCD:mosi_m_wire\ ,
            select_m_3 => \LCD:select_m_wire_3\ ,
            select_m_2 => \LCD:select_m_wire_2\ ,
            select_m_1 => \LCD:select_m_wire_1\ ,
            select_m_0 => \LCD:select_m_wire_0\ ,
            sclk_m => \LCD:sclk_m_wire\ ,
            miso_s => \LCD:miso_s_wire\ ,
            tx_req => Net_1716 ,
            rx_req => Net_1715 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: 
    PSoC4 Die Temp @ F(TEMP,0): 
    p4tempcell: Name =\coretemp:cy_psoc4_temp\
        PORT MAP (
            temp => Net_638 ,
            vssa_kelvin => \coretemp:Net_3\ );
        Properties:
        {
            cy_registers = ""
        }
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_1:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC_1:muxout_plus\ ,
            vminus => \ADC_1:muxout_minus\ ,
            vref => \ADC_1:Net_3113\ ,
            ext_vref => \ADC_1:Net_3225\ ,
            clock => \ADC_1:Net_1845_ff10\ ,
            sample_done => Net_869 ,
            chan_id_valid => \ADC_1:Net_3108\ ,
            chan_id_3 => \ADC_1:Net_3109_3\ ,
            chan_id_2 => \ADC_1:Net_3109_2\ ,
            chan_id_1 => \ADC_1:Net_3109_1\ ,
            chan_id_0 => \ADC_1:Net_3109_0\ ,
            data_valid => \ADC_1:Net_3110\ ,
            data_11 => \ADC_1:Net_3111_11\ ,
            data_10 => \ADC_1:Net_3111_10\ ,
            data_9 => \ADC_1:Net_3111_9\ ,
            data_8 => \ADC_1:Net_3111_8\ ,
            data_7 => \ADC_1:Net_3111_7\ ,
            data_6 => \ADC_1:Net_3111_6\ ,
            data_5 => \ADC_1:Net_3111_5\ ,
            data_4 => \ADC_1:Net_3111_4\ ,
            data_3 => \ADC_1:Net_3111_3\ ,
            data_2 => \ADC_1:Net_3111_2\ ,
            data_1 => \ADC_1:Net_3111_1\ ,
            data_0 => \ADC_1:Net_3111_0\ ,
            tr_sar_out => Net_870 ,
            irq => \ADC_1:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC_1:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_1 => Net_638 ,
            muxin_plus_0 => Net_914 ,
            muxin_minus_1 => \ADC_1:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC_1:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC_1:Net_1851\ ,
            vout_plus => \ADC_1:muxout_plus\ ,
            vout_minus => \ADC_1:muxout_minus\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "00"
            muxin_width = 2
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |            sw2(0) | FB(Net_1011)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |            sw3(0) | FB(Net_1485)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | \SPI_1:sclk_s(0)\ | FB(\SPI_1:sclk_s_wire\)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |            sw0(0) | FB(Net_1009)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |            sw1(0) | FB(Net_1010)
     |   2 |     * |      NONE |      HI_Z_ANALOG |          chan1(0) | Analog(Net_914)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   \SPI_1:ss_s(0)\ | FB(\SPI_1:Net_1297\)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL | \SPI_1:mosi_s(0)\ | FB(\SPI_1:mosi_s_wire\)
     |   1 |     * |      NONE |         CMOS_OUT | \SPI_1:miso_s(0)\ | In(\SPI_1:miso_s_wire\)
     |   4 |     * |      NONE |         CMOS_OUT |           nrst(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           dio0(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           dio1(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           dio2(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |   \console:rx(0)\ | FB(\console:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT |   \console:tx(0)\ | In(\console:Net_1062\)
     |   4 |     * |      NONE |         CMOS_OUT |           P4_4(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     en5v_gpio1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    en33v_gpio1(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO |    \gpio1:scl(0)\ | FB(\gpio1:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |    \gpio1:sda(0)\ | FB(\gpio1:sda_wire\)
     |   3 |     * |      NONE |         CMOS_OUT |     en5v_gpio0(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      gpio1_led(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------------------
   6 |   1 |     * |      NONE |         CMOS_OUT |       \LCD:tx(0)\ | In(\LCD:tx_wire\)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   7 |   1 |     * |   FALLING |     HI_Z_DIGITAL |           P7_1(0) | 
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.011ms
Digital Placement phase: Elapsed time ==> 0s.573ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.913ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.460ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: PSOC4MIO_HAL_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyHFCLK ) to clock ( CyHFCLK ). (File=D:\Users\nray\Documents\GitHub\PSOC4MIOHAL\PSOC4MIO_HAL.cydsn\PSOC4MIO_HAL_timing.html)
Timing report is in PSOC4MIO_HAL_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.385ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.291ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.333ms
API generation phase: Elapsed time ==> 3s.528ms
Dependency generation phase: Elapsed time ==> 0s.026ms
Cleanup phase: Elapsed time ==> 0s.001ms
