m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/DanielDuggan/Documents/FPGA_Design_Comm_System/Model_sim_tutorial/counter
Ecounter
Z1 w1582886313
!i122 0
R0
Z2 8C:/Users/DanielDuggan/Documents/FPGA_Design_Comm_System/Model_sim_tutorial/counter/counter.vhd
Z3 FC:/Users/DanielDuggan/Documents/FPGA_Design_Comm_System/Model_sim_tutorial/counter/counter.vhd
l0
Z4 L10 1
V8e12:b;k3N_fOZO]L6N852
!s100 [3YB00WOScZ[1n5QzB5>K2
Z5 OV;C;2020.1;71
32
Z6 !s110 1739367606
!i10b 1
Z7 !s108 1739367606.000000
Z8 !s90 -reportprogress|300|-work|work|C:/Users/DanielDuggan/Documents/FPGA_Design_Comm_System/Model_sim_tutorial/counter/counter.vhd|
Z9 !s107 C:/Users/DanielDuggan/Documents/FPGA_Design_Comm_System/Model_sim_tutorial/counter/counter.vhd|
!i113 1
Z10 o-work work
Z11 tExplicit 1 CvgOpt 0
Aonly
DEx4 work 7 counter 0 22 8e12:b;k3N_fOZO]L6N852
!i122 0
l34
L16 33
Vo@19649`f4cTa[KeW^X<P0
!s100 ^Tk8L<z6nzL>X;n;9<^FD1
R5
32
R6
!i10b 1
R7
R8
R9
!i113 1
R10
R11
Etest_counter
R1
!i122 1
R0
Z12 8C:/Users/DanielDuggan/Documents/FPGA_Design_Comm_System/Model_sim_tutorial/counter/tcounter.vhd
Z13 FC:/Users/DanielDuggan/Documents/FPGA_Design_Comm_System/Model_sim_tutorial/counter/tcounter.vhd
l0
R4
V74>9e>P8XPT<9@@iz`ha31
!s100 4H1USZMHB7cgmkGOZ:ClI0
R5
32
R6
!i10b 1
R7
Z14 !s90 -reportprogress|300|-work|work|C:/Users/DanielDuggan/Documents/FPGA_Design_Comm_System/Model_sim_tutorial/counter/tcounter.vhd|
!s107 C:/Users/DanielDuggan/Documents/FPGA_Design_Comm_System/Model_sim_tutorial/counter/tcounter.vhd|
!i113 1
R10
R11
Aonly
DEx4 work 12 test_counter 0 22 74>9e>P8XPT<9@@iz`ha31
!i122 1
l25
L14 32
Vn[VSfI;0foCU;JOQHR0G@3
!s100 GWn18Y`M^WdDSBha21A9n3
R5
32
R6
!i10b 1
R7
R14
Z15 !s107 C:/Users/DanielDuggan/Documents/FPGA_Design_Comm_System/Model_sim_tutorial/counter/tcounter.vhd|
!i113 1
R10
R11
