$date
	Fri Jun 30 14:35:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_tb $end
$var wire 1 ! Yt $end
$var reg 1 " at $end
$var reg 1 # bt $end
$var reg 1 $ st $end
$scope module u0_DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ s $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
1!
0#
1"
#30
1#
#40
0!
0#
0"
1$
#50
1!
1#
#60
0!
0#
1"
#70
1!
1#
#80
