###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID lab1-35.eng.utah.edu)
#  Generated on:      Sat Dec  5 00:22:54 2020
#  Design:            edge_detection_top_pads
#  Command:           summaryReport -noHtml -outfile ./RPT/summary_report.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed  
Design Name: edge_detection_top_pads  
# Instances: 598946  
# Hard Macros: 0  
# Std Cells: 597845  
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type   Instance Count  Area (um^2)  
                  AND2X1             2819       37129.6128  
                   BUFX1             9281      101868.2560  
                 DFFQBX1               12         658.5600  
                DFFQQBX1             1428       78368.6400  
                  DFFQX1            14242      687808.8448  
                   FILL1            99574      218584.8448  
                  FILL16            24350      855249.9200  
                   FILL2            92589      406502.7456  
                  FILL32             2559      179760.5376  
                   FILL4            76280      669799.4240  
                   FILL8            52288      918260.9408  
                   INVX1              745        4906.2720  
                  INVX16               43        1132.7232  
                   INVX2            20105      132403.4880  
                  INVX32                9         434.6496  
                   INVX4             1245       10932.0960  
                   INVX8              258        3964.5312  
                  MUX2X1               24         526.8480  
                 NAND2X1           124035     1361408.1600  
                 NAND3X1            25319      389061.8816  
                  NOR2X1            49800      546604.8000  
                   OR2X1              517        6809.5104  
                    TIE0                3          26.3424  
                    TIE1                1           8.7808  
                  XOR2X1              319        7702.9568  
# Pads: 1101  
    ------------------------------
    IO Cells in Netlist
    ------------------------------
                I/O Name   Instance Count  
             pad_fill_32              138  
              pad_fill_4               15  
             pad_fill_01              195  
              pad_fill_1               11  
            pad_fill_005              620  
              pad_fill_8               58  
              pad_corner                4  
                 pad_gnd                1  
                 pad_vdd                1  
                 pad_out               28  
                  pad_in               30  
# Net: 251704  
# Special Net: 2  
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin  0  
    # Floating IO  0  
    # IO Connected to Non-IO Inst  0  58  
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms  0  
    # Output Term Marked Tie Hi/Lo  0  
    # Output Term Shorted to PG Net  0  745702  
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin  0  
    # Floating PG Terms  0  
    # PG Pins Connect to Non-PG Net  0  
    # Power Pins Connect Ground Net  0  
    # Ground Pins Connect Power Net  0  502612  
Average Pins Per Net(Signal): 2.963  

==============================
General Library Information
==============================
# Routing Layers: 6  
# Masterslice Layers: 2  
# Pin Layers: 
    General Caution:
        1) Library have METAL1, METAL2, METAL3 and METAL6 pins, you should setPreRouteAsObs {1 2 3}                                 to ensure these pins are accessible after placement

    ------------------------------
    Pin Layers
    ------------------------------
    METAL6  
    METAL3  
    METAL2  
    METAL1  4  
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type  Overlap  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.900 um  
    Wire Pitch Y  0.900 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.440 um  
    Spacing  0.460 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA56
        ------------------------------
               Vias in VIA56  Default  
                    VIA5WEST      Yes  
                    VIA5EAST      Yes  
                        VIA5      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA45
        ------------------------------
               Vias in VIA45  Default  
                   VIA4SOUTH      Yes  
                   VIA4NORTH      Yes  
                        VIA4      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA34
        ------------------------------
               Vias in VIA34  Default  
                    VIA3WEST      Yes  
                    VIA3EAST      Yes  
                        VIA3      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA23
        ------------------------------
               Vias in VIA23  Default  
                   VIA2SOUTH      Yes  
                   VIA2NORTH      Yes  
                        VIA2      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA12
        ------------------------------
               Vias in VIA12  Default  
                    VIA12_VV      Yes  
                    VIA12_HH      Yes  
                    VIA12_VH      Yes  
                    VIA12_HV      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.230 um  
    Spacing  0.230 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer CONT
        ------------------------------  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT InformationLayer POLY2 Information
    ------------------------------
    Type  Masterslice  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT InformationLayer POLY2 InformationLayer POLY1 Information
    ------------------------------
    Type  Masterslice  15  
# Pins without Physical Port: 0  
# Pins in Library without Timing Lib: 0  
# Pins Missing Direction: 0  
Antenna Summary Report: 
    General Caution:
    ------------------------------
    These Layers have antenna info
    ------------------------------
    METAL6  
    VIA56  
    METAL5  
    VIA45  
    METAL4  
    VIA34  
    METAL3  
    VIA23  
    METAL2  
    VIA12  
    METAL1  
    ------------------------------
    These Layers have no antenna info
    ------------------------------
    CONT  
    ------------------------------
    These Pins have antenna info
    ------------------------------
               Cell Name      List of Pin Name  
              rf2hsm1wm1                  CLKA  
              rf2hsm1wm1                  CLKB  
              rf2hsm1wm1               WENB[0]  
              rf2hsm1wm1               WENB[1]  
              rf2hsm1wm1               WENB[2]  
              rf2hsm1wm1               WENB[3]  
              rf2hsm1wm1               WENB[4]  
              rf2hsm1wm1               WENB[5]  
              rf2hsm1wm1               WENB[6]  
              rf2hsm1wm1               WENB[7]  
              rf2hsm1wm1                 AA[0]  
              rf2hsm1wm1                 AA[1]  
              rf2hsm1wm1                 AA[2]  
              rf2hsm1wm1                  CENA  
              rf2hsm1wm1                 DB[0]  
              rf2hsm1wm1                 DB[1]  
              rf2hsm1wm1                 DB[2]  
              rf2hsm1wm1                 DB[3]  
              rf2hsm1wm1                 DB[4]  
              rf2hsm1wm1                 DB[5]  
              rf2hsm1wm1                 DB[6]  
              rf2hsm1wm1                 DB[7]  
              rf2hsm1wm1                 AB[0]  
              rf2hsm1wm1                 AB[1]  
              rf2hsm1wm1                 AB[2]  
              rf2hsm1wm1                  CENB  For more information click here  
# Cells Missing LEF Info: 0  
# Cells with Dimension Errors: 
    ------------------------------
    Size of cell is not an integer multiple of its site
    ------------------------------
               Cell Name        Tech Site name  
             pad_fill_01                   pad  
            pad_fill_005                   pad  
              pad_corner                   pad  3  

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0  
# No-driven Nets: 87  
    General Caution:
        1) TODO
    No-driven Nets  
    dut/iVidGen/n_deDly[0]  
    dut/iVidGen/n_hsDly[0]  
    dut/iVidGen/O_VCNT[1]  
    dut/iVidGen/O_VCNT[2]  
    dut/iVidGen/O_VCNT[3]  
    dut/iVidGen/O_VCNT[4]  
    dut/iVidGen/O_VCNT[5]  
    dut/iVidGen/O_VCNT[6]  
    dut/iVidGen/O_VCNT[7]  
    dut/iVidGen/O_VCNT[8]  
    dut/iVidGen/O_VCNT[9]  
    dut/iVidGen/O_VCNT[10]  
    dut/iVidGen/O_VCNT[11]  
    dut/iVidGen/O_HCNT[1]  
    dut/iVidGen/O_HCNT[2]  
    dut/iVidGen/O_HCNT[3]  
    dut/iVidGen/O_HCNT[4]  
    dut/iVidGen/O_HCNT[5]  
    dut/iVidGen/O_HCNT[6]  
    dut/iVidGen/O_HCNT[7]  
    dut/iVidGen/O_HCNT[8]  
    dut/iVidGen/O_HCNT[9]  
    dut/iVidGen/O_HCNT[10]  
    dut/iVidGen/O_HCNT[11]  
    dut/iSobel/add_0_root_add_0_root_add_142_2/B[0]  
    dut/iSobel/add_0_root_add_0_root_add_142_2/CO  
    dut/iSobel/add_1_root_add_0_root_add_142_2/CO  
    dut/iSobel/add_0_root_add_0_root_add_129_2/B[0]  
    dut/iSobel/add_0_root_add_0_root_add_129_2/CO  
    dut/iSobel/add_1_root_add_0_root_add_129_2/CO  
    dut/iSobel/add_0_root_add_0_root_add_119_2/B[0]  
    dut/iSobel/add_0_root_add_0_root_add_119_2/CO  
    dut/iSobel/add_1_root_add_0_root_add_119_2/CO  
    dut/iSobel/add_0_root_add_0_root_add_109_2/B[0]  
    dut/iSobel/add_0_root_add_0_root_add_109_2/CO  
    dut/iSobel/add_1_root_add_0_root_add_109_2/CO  
    dut/iSobel/sub_66_S2/CO  
    dut/iSobel/sub_67/CO  
    dut/iSobel/sub_68_S2/CO  
    dut/iSobel/sub_69/CO  
    dut/iSobel/add_71/CO  
    dut/iSobel/SYNOPSYS_UNCONNECTED__10  
    dut/iSobel/SYNOPSYS_UNCONNECTED__9  
    dut/iSobel/SYNOPSYS_UNCONNECTED__8  
    dut/iSobel/SYNOPSYS_UNCONNECTED__7  
    dut/iSobel/SYNOPSYS_UNCONNECTED__6  
    dut/iSobel/SYNOPSYS_UNCONNECTED__5  
    dut/iSobel/SYNOPSYS_UNCONNECTED__4  
    dut/iSobel/SYNOPSYS_UNCONNECTED__3  
    dut/iSobel/SYNOPSYS_UNCONNECTED__2  
    dut/iSobel/SYNOPSYS_UNCONNECTED__1  
    dut/iSobel/SYNOPSYS_UNCONNECTED__0  
    dut/iSobel/N91  
    dut/iSobel/N141  
    dut/iSobel/N121  
    dut/iSobel/N81  
    dut/iBMCC/sub_217/A[0]  
    dut/iBMCC/sub_217/CO  
    dut/iBMCC/iGrayscaledFrameBufferMatrix3/sub_72/n52  
    dut/iBMCC/iGrayscaledFrameBufferMatrix3/sub_72/n50  
    dut/iBMCC/iGrayscaledFrameBufferMatrix3/sub_72/n46  
    dut/iBMCC/iGrayscaledFrameBufferMatrix3/sub_72/n43  
    dut/iBMCC/iGrayscaledFrameBufferMatrix3/sub_72/n38  
    dut/iBMCC/iGrayscaledFrameBufferMatrix3/sub_72/n34  
    dut/iBMCC/iGrayscaledFrameBufferMatrix3/sub_72/n25  
    dut/iBMCC/iGrayscaledFrameBufferMatrix3/sub_72/n17  
    dut/iBMCC/iGrayscale/add_0_root_add_1_root_add_76_9/CO  
    dut/iBMCC/iGrayscale/add_1_root_add_1_root_add_76_9/CO  
    dut/iBMCC/iGrayscale/add_3_root_add_1_root_add_76_9/CO  
    dut/iBMCC/iGrayscale/add_8_root_add_76_9/CO  
    dut/iBMCC/iGrayscale/SYNOPSYS_UNCONNECTED__0  
    dut/iBMCC/iGrayscale/I_PIXEL_4  
    dut/iBMCC/iGrayscale/I_PIXEL_5  
    dut/iBMCC/iGrayscale/I_PIXEL_6  
    dut/iBMCC/iGrayscale/I_PIXEL_7  
    dut/iBMCC/iGrayscale/I_PIXEL_18  
    dut/iBMCC/iGrayscale/I_PIXEL_19  
    dut/iBMCC/iGrayscale/I_PIXEL_20  
    dut/iBMCC/iGrayscale/I_PIXEL_21  
    dut/iBMCC/iGrayscale/I_PIXEL_22  
    dut/iBMCC/iGrayscale/I_PIXEL_23  
    dut/iBMCC/n_o_pixel_column[1]  
    dut/iBMCC/n_o_pixel_column[2]  
    dut/iBMCC/n_o_pixel_column[5]  
    dut/iBMCC/q_row_ctr[0]  
    dut/iBMCC/q_row_ctr[2]  
    dut/iBMCC/n27  
# Multi-driven Nets: 0  
# Assign Statements: 0  
Is Design Uniquified: YES  
# Pins in Netlist without timing lib: 0  

==============================

==============================
: Internal  External  
No of Nets:     251615           0  
No of Connections:     494145           0  
Total Net Length (X): 1.2959e+07  0.0000e+00  
Total Net Length (Y): 1.3440e+07  0.0000e+00  
Total Net Length: 2.6399e+07  0.0000e+00  

==============================
Timing Information
==============================
# Clocks in design: 
    ------------------------------
    Clocks in Design
    ------------------------------
    *  
    @  
    I_CORE_CLK  
    I_PCLK  
    @  
    *  
    I_CORE_CLK  
    I_PCLK  8  
# Generated clocks: 0  
# "dont_use" cells from .libs: 0  
# "dont_touch" cells from .libs: 0  
# Cells in .lib with max_tran: 
    ------------------------------
    Cell List with max_tran
    ------------------------------
               Cell Name  Max Transition (ps)  
                  AND2X1  1606  
                  AND2X1  1606  
                 ANTENNA  1606  
                 ANTENNA  1606  
                   BUFX1  1606  
                   BUFX1  1606  
                 DFFQBX1  1606  
                 DFFQBX1  1606  
                DFFQQBX1  1606  
                DFFQQBX1  1606  
                DFFQSRX1  1606  
                DFFQSRX1  1606  
                  DFFQX1  1606  
                  DFFQX1  1606  
                   INVX1  1606  
                   INVX1  1606  
                  INVX16  1606  
                  INVX16  1606  
                   INVX2  1606  
                   INVX2  1606  
                  INVX32  1606  
                  INVX32  1606  
                   INVX4  1606  
                   INVX4  1606  
                   INVX8  1606  
                   INVX8  1606  
                  MUX2X1  1606  
                  MUX2X1  1606  
                 NAND2X1  1606  
                 NAND2X1  1606  
                 NAND3X1  1606  
                 NAND3X1  1606  
                  NOR2X1  1606  
                  NOR2X1  1606  
                   OR2X1  1606  
                   OR2X1  1606  
                    TIE0  1606  
                    TIE0  1606  
                    TIE1  1606  
                    TIE1  1606  
                  XOR2X1  1606  
                  XOR2X1  1606  42  
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name  Max Capacitance (pf)  
                  AND2X1  0.297700  
                  AND2X1  0.297700  
                   BUFX1  0.297700  
                   BUFX1  0.297700  
                 DFFQBX1  0.297700  
                 DFFQBX1  0.297700  
                DFFQQBX1  0.297700  
                DFFQQBX1  0.297700  
                DFFQSRX1  0.297700  
                DFFQSRX1  0.297700  
                  DFFQX1  0.297700  
                  DFFQX1  0.297700  
                   INVX1  0.297700  
                   INVX1  0.297700  
                  INVX16  0.297700  
                  INVX16  0.297700  
                   INVX2  0.297700  
                   INVX2  0.297700  
                  INVX32  0.297700  
                  INVX32  0.297700  
                   INVX4  0.297700  
                   INVX4  0.297700  
                   INVX8  0.297700  
                   INVX8  0.297700  
                  MUX2X1  0.297700  
                  MUX2X1  0.297700  
                 NAND2X1  0.297700  
                 NAND2X1  0.297700  
                 NAND3X1  0.297700  
                 NAND3X1  0.297700  
                  NOR2X1  0.297700  
                  NOR2X1  0.297700  
                   OR2X1  0.297700  
                   OR2X1  0.297700  
                  XOR2X1  0.297700  
                  XOR2X1  0.297700  36  
# Cells in .lib with max_fanout: 0  
SDC max_cap: N/A  
SDC max_tran: N/A  
SDC max_fanout: N/A  
Default Ext. Scale Factor: 1.000  
Detail Ext. Scale Factor: 1.000  

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 6619915.366 um^2  
Total area of Standard cells(Subtracting Physical Cells): 3371756.954 um^2  
Total area of Macros: 0.000 um^2  
Total area of Blockages: 0.000 um^2  
Total area of Pad cells: 2636652.480 um^2  
Total area of Core: 6619915.366 um^2  
Total area of Chip: 9362374.080 um^2  
Effective Utilization: 1.0000e+00  
Number of Cell Rows: 656  
% Pure Gate Density #1 (Subtracting BLOCKAGES): 100.000%  
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 50.934%  
% Pure Gate Density #3 (Subtracting MACROS): 100.000%  
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 50.934%  
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 100.000%  
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES for insts are not placed): 50.934%  
% Core Density (Counting Std Cells and MACROs): 100.000%  
% Core Density #2(Subtracting Physical Cells): 50.934%  
% Chip Density (Counting Std Cells and MACROs and IOs): 98.870%  
% Chip Density #2(Subtracting Physical Cells): 64.176%  
# Macros within 5 sites of IO pad: No  
Macro halo defined?: No  

==============================
Wire Length Distribution
==============================
Total METAL1 wire length: 0.0000 um  
Total METAL2 wire length: 6548176.8450 um  
Total METAL3 wire length: 8550376.8150 um  
Total METAL4 wire length: 10367022.8500 um  
Total METAL5 wire length: 9967477.1200 um  
Total METAL6 wire length: 0.0000 um  
Total wire length: 35433053.6300 um  
Average wire length/net: 140.7727 um  
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name  Area of Power Net  Routable Area  Percentage  
    METAL1  398168.3655  6619915.3664  6.0147%  
    METAL2  108.7016  6619915.3664  0.0016%  
    METAL3  10.6784  6619915.3664  0.0002%  
    METAL4  10577.3619  6619915.3664  0.1598%  
    METAL5  33.2328  6619915.3664  0.0005%  
    METAL6  0.0000  6619915.3664  0.0000%  For more information click here  
