#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Dec 16 20:43:24 2023
# Process ID: 281096
# Current directory: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/bd_07e0_bsip_0_synth_1
# Command line: vivado -log bd_07e0_bsip_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_07e0_bsip_0.tcl
# Log file: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/bd_07e0_bsip_0_synth_1/bd_07e0_bsip_0.vds
# Journal file: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/bd_07e0_bsip_0_synth_1/vivado.jou
# Running On: idris-HP-EliteBook-840-G3, OS: Linux, CPU Frequency: 2890.755 MHz, CPU Physical cores: 2, Host memory: 16640 MB
#-----------------------------------------------------------
source bd_07e0_bsip_0.tcl -notrace
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1368.277 ; gain = 52.836 ; free physical = 1659 ; free virtual = 7180
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_07e0_bsip_0
Command: synth_design -top bd_07e0_bsip_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 281388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2173.953 ; gain = 405.715 ; free physical = 330 ; free virtual = 4875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_07e0_bsip_0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_1/synth/bd_07e0_bsip_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_07e0_bsip_0' (0#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_1/synth/bd_07e0_bsip_0.v:53]
WARNING: [Synth 8-7129] Port prim_tdo in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_drck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_reset in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_sel in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_capture in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_shift in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_runtest in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tdi in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tms in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_update in module bsip_v1_1_0_bsip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2263.922 ; gain = 495.684 ; free physical = 218 ; free virtual = 4765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2275.797 ; gain = 507.559 ; free physical = 218 ; free virtual = 4764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2275.797 ; gain = 507.559 ; free physical = 218 ; free virtual = 4764
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2281.734 ; gain = 0.000 ; free physical = 214 ; free virtual = 4760
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_1/bd_07e0_bsip_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_1/bd_07e0_bsip_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/bd_07e0_bsip_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/bd_07e0_bsip_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_07e0_bsip_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_07e0_bsip_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.531 ; gain = 0.000 ; free physical = 207 ; free virtual = 4753
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2378.566 ; gain = 0.000 ; free physical = 207 ; free virtual = 4753
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 159 ; free virtual = 4684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 159 ; free virtual = 4684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/bd_07e0_bsip_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 159 ; free virtual = 4684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'bsip_v1_1_0_jtag_tapctl'
INFO: [Synth 8-6159] Found Keep on FSM register 'current_state_reg' in module 'bsip_v1_1_0_jtag_tapctl', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  tlr_st |                             1111 |                             1111
                  rti_st |                             1100 |                             1100
                seldr_st |                             0111 |                             0111
                selir_st |                             0100 |                             0100
                capir_st |                             1110 |                             1110
                 shir_st |                             1010 |                             1010
                ex1ir_st |                             1001 |                             1001
                  pir_st |                             1011 |                             1011
                ex2ir_st |                             1000 |                             1000
                  uir_st |                             1101 |                             1101
                capdr_st |                             0110 |                             0110
                 shdr_st |                             0010 |                             0010
                ex1dr_st |                             0001 |                             0001
                  pdr_st |                             0011 |                             0011
                ex2dr_st |                             0000 |                             0000
                  udr_st |                             0101 |                             0101
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 158 ; free virtual = 4671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 23    
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port prim_tdo in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_drck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_reset in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_sel in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_capture in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_shift in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_runtest in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tdi in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tms in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_update in module bsip_v1_1_0_bsip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 167 ; free virtual = 4640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 183 ; free virtual = 4619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 183 ; free virtual = 4619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 183 ; free virtual = 4619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 660 ; free virtual = 5097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 660 ; free virtual = 5097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 660 ; free virtual = 5097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 660 ; free virtual = 5097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 660 ; free virtual = 5097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 660 ; free virtual = 5097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     7|
|4     |LUT4 |    11|
|5     |LUT5 |     4|
|6     |LUT6 |     3|
|7     |FDCE |     5|
|8     |FDPE |     2|
|9     |FDRE |    43|
|10    |FDSE |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 660 ; free virtual = 5097
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2378.566 ; gain = 507.559 ; free physical = 660 ; free virtual = 5097
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2378.566 ; gain = 610.328 ; free physical = 660 ; free virtual = 5097
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.566 ; gain = 0.000 ; free physical = 660 ; free virtual = 5097
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.566 ; gain = 0.000 ; free physical = 917 ; free virtual = 5354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1b245f9f
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 2378.566 ; gain = 934.602 ; free physical = 917 ; free virtual = 5354
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1846.714; main = 1566.254; forked = 318.716
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3348.066; main = 2378.535; forked = 969.531
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.543 ; gain = 0.000 ; free physical = 916 ; free virtual = 5353
INFO: [Common 17-1381] The checkpoint '/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/bd_07e0_bsip_0_synth_1/bd_07e0_bsip_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_07e0_bsip_0, cache-ID = 9326604e866feeff
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2402.543 ; gain = 0.000 ; free physical = 917 ; free virtual = 5355
INFO: [Common 17-1381] The checkpoint '/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/bd_07e0_bsip_0_synth_1/bd_07e0_bsip_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_07e0_bsip_0_utilization_synth.rpt -pb bd_07e0_bsip_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 20:45:02 2023...
