

================================================================
== Vitis HLS Report for 'KeyExpansion'
================================================================
* Date:           Sun Feb 23 16:10:25 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES_AntonioMateo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   11|   11|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 11, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Key_15_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_15_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 12 'read' 'Key_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%Key_14_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_14_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 13 'read' 'Key_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Key_13_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_13_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 14 'read' 'Key_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Key_12_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_12_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 15 'read' 'Key_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Key_11_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_11_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 16 'read' 'Key_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Key_10_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_10_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 17 'read' 'Key_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Key_9_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_9_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 18 'read' 'Key_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Key_8_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_8_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 19 'read' 'Key_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Key_7_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_7_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 20 'read' 'Key_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Key_6_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_6_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 21 'read' 'Key_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Key_5_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_5_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 22 'read' 'Key_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Key_4_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_4_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 23 'read' 'Key_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Key_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_3_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 24 'read' 'Key_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Key_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_2_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 25 'read' 'Key_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Key_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_1_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 26 'read' 'Key_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Key_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Key_0_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 27 'read' 'Key_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr i8 %RoundKey_0, i64 0, i64 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 28 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr i8 %RoundKey_1, i64 0, i64 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 29 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr i8 %RoundKey_2, i64 0, i64 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 30 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr i8 %RoundKey_3, i64 0, i64 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 31 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%RoundKey_4_addr = getelementptr i8 %RoundKey_4, i64 0, i64 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 32 'getelementptr' 'RoundKey_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%RoundKey_5_addr = getelementptr i8 %RoundKey_5, i64 0, i64 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 33 'getelementptr' 'RoundKey_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%RoundKey_6_addr = getelementptr i8 %RoundKey_6, i64 0, i64 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 34 'getelementptr' 'RoundKey_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%RoundKey_7_addr = getelementptr i8 %RoundKey_7, i64 0, i64 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:155]   --->   Operation 35 'getelementptr' 'RoundKey_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%store_ln165 = store i8 %Key_0_read_1, i5 %RoundKey_0_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 36 'store' 'store_ln165' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%store_ln166 = store i8 %Key_1_read_1, i5 %RoundKey_1_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:166]   --->   Operation 37 'store' 'store_ln166' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%store_ln167 = store i8 %Key_2_read_1, i5 %RoundKey_2_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:167]   --->   Operation 38 'store' 'store_ln167' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%store_ln168 = store i8 %Key_3_read_1, i5 %RoundKey_3_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:168]   --->   Operation 39 'store' 'store_ln168' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%store_ln165 = store i8 %Key_4_read_1, i5 %RoundKey_4_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 40 'store' 'store_ln165' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%store_ln166 = store i8 %Key_5_read_1, i5 %RoundKey_5_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:166]   --->   Operation 41 'store' 'store_ln166' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln167 = store i8 %Key_6_read_1, i5 %RoundKey_6_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:167]   --->   Operation 42 'store' 'store_ln167' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%store_ln168 = store i8 %Key_7_read_1, i5 %RoundKey_7_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:168]   --->   Operation 43 'store' 'store_ln168' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_1 = getelementptr i8 %RoundKey_0, i64 0, i64 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 44 'getelementptr' 'RoundKey_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_1 = getelementptr i8 %RoundKey_1, i64 0, i64 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 45 'getelementptr' 'RoundKey_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_1 = getelementptr i8 %RoundKey_2, i64 0, i64 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 46 'getelementptr' 'RoundKey_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_1 = getelementptr i8 %RoundKey_3, i64 0, i64 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 47 'getelementptr' 'RoundKey_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_1 = getelementptr i8 %RoundKey_4, i64 0, i64 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 48 'getelementptr' 'RoundKey_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_1 = getelementptr i8 %RoundKey_5, i64 0, i64 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 49 'getelementptr' 'RoundKey_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_1 = getelementptr i8 %RoundKey_6, i64 0, i64 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 50 'getelementptr' 'RoundKey_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_1 = getelementptr i8 %RoundKey_7, i64 0, i64 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 51 'getelementptr' 'RoundKey_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln165 = store i8 %Key_8_read_1, i5 %RoundKey_0_addr_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 52 'store' 'store_ln165' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%store_ln166 = store i8 %Key_9_read_1, i5 %RoundKey_1_addr_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:166]   --->   Operation 53 'store' 'store_ln166' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln167 = store i8 %Key_10_read_1, i5 %RoundKey_2_addr_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:167]   --->   Operation 54 'store' 'store_ln167' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln168 = store i8 %Key_11_read_1, i5 %RoundKey_3_addr_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:168]   --->   Operation 55 'store' 'store_ln168' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%store_ln165 = store i8 %Key_12_read_1, i5 %RoundKey_4_addr_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:165]   --->   Operation 56 'store' 'store_ln165' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%store_ln166 = store i8 %Key_13_read_1, i5 %RoundKey_5_addr_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:166]   --->   Operation 57 'store' 'store_ln166' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%store_ln167 = store i8 %Key_14_read_1, i5 %RoundKey_6_addr_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:167]   --->   Operation 58 'store' 'store_ln167' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 59 [1/1] (0.79ns)   --->   "%store_ln168 = store i8 %Key_15_read_1, i5 %RoundKey_7_addr_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:168]   --->   Operation 59 'store' 'store_ln168' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i8 %Key_13_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 60 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%s_box_addr = getelementptr i8 %s_box, i64 0, i64 %zext_ln197" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 61 'getelementptr' 's_box_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.35ns)   --->   "%tempa = load i8 %s_box_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 62 'load' 'tempa' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i8 %Key_14_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 63 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%s_box_addr_16 = getelementptr i8 %s_box, i64 0, i64 %zext_ln198" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 64 'getelementptr' 's_box_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (1.35ns)   --->   "%tempa_1 = load i8 %s_box_addr_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 65 'load' 'tempa_1' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i8 %Key_15_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 66 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%s_box_addr_17 = getelementptr i8 %s_box, i64 0, i64 %zext_ln199" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 67 'getelementptr' 's_box_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%tempa_2 = load i8 %s_box_addr_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 68 'load' 'tempa_2' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i8 %Key_12_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 69 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%s_box_addr_18 = getelementptr i8 %s_box, i64 0, i64 %zext_ln200" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 70 'getelementptr' 's_box_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.35ns)   --->   "%tempa_3 = load i8 %s_box_addr_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 71 'load' 'tempa_3' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 4.26>
ST_2 : Operation 72 [1/2] (1.35ns)   --->   "%tempa = load i8 %s_box_addr" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 72 'load' 'tempa' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 73 [1/2] (1.35ns)   --->   "%tempa_1 = load i8 %s_box_addr_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 73 'load' 'tempa_1' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 74 [1/2] (1.35ns)   --->   "%tempa_2 = load i8 %s_box_addr_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 74 'load' 'tempa_2' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 75 [1/2] (1.35ns)   --->   "%tempa_3 = load i8 %s_box_addr_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 75 'load' 'tempa_3' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tempa_4)   --->   "%xor_ln210_1 = xor i8 %Key_0_read_1, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 76 'xor' 'xor_ln210_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.38ns) (out node of the LUT)   --->   "%tempa_4 = xor i8 %xor_ln210_1, i8 %tempa" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 77 'xor' 'tempa_4' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_2 = getelementptr i8 %RoundKey_0, i64 0, i64 2" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 78 'getelementptr' 'RoundKey_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_2 = getelementptr i8 %RoundKey_1, i64 0, i64 2" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 79 'getelementptr' 'RoundKey_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_2 = getelementptr i8 %RoundKey_2, i64 0, i64 2" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 80 'getelementptr' 'RoundKey_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_2 = getelementptr i8 %RoundKey_3, i64 0, i64 2" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 81 'getelementptr' 'RoundKey_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_2 = getelementptr i8 %RoundKey_4, i64 0, i64 2" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 82 'getelementptr' 'RoundKey_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_2 = getelementptr i8 %RoundKey_5, i64 0, i64 2" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 83 'getelementptr' 'RoundKey_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_2 = getelementptr i8 %RoundKey_6, i64 0, i64 2" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 84 'getelementptr' 'RoundKey_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_2 = getelementptr i8 %RoundKey_7, i64 0, i64 2" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 85 'getelementptr' 'RoundKey_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_4, i5 %RoundKey_0_addr_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 86 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 87 [1/1] (0.38ns)   --->   "%tempa_5 = xor i8 %tempa_1, i8 %Key_1_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 87 'xor' 'tempa_5' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_5, i5 %RoundKey_1_addr_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 88 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 89 [1/1] (0.38ns)   --->   "%tempa_6 = xor i8 %tempa_2, i8 %Key_2_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 89 'xor' 'tempa_6' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_6, i5 %RoundKey_2_addr_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 90 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 91 [1/1] (0.38ns)   --->   "%tempa_7 = xor i8 %tempa_3, i8 %Key_3_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 91 'xor' 'tempa_7' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_7, i5 %RoundKey_3_addr_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 92 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 93 [1/1] (0.38ns)   --->   "%tempa_8 = xor i8 %tempa_4, i8 %Key_4_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 93 'xor' 'tempa_8' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_8, i5 %RoundKey_4_addr_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 94 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%tempa_9 = xor i8 %tempa_5, i8 %Key_5_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 95 'xor' 'tempa_9' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_9, i5 %RoundKey_5_addr_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 96 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%tempa_10 = xor i8 %tempa_6, i8 %Key_6_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 97 'xor' 'tempa_10' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_10, i5 %RoundKey_6_addr_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 98 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 99 [1/1] (0.38ns)   --->   "%tempa_11 = xor i8 %tempa_7, i8 %Key_7_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 99 'xor' 'tempa_11' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_11, i5 %RoundKey_7_addr_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 100 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 101 [1/1] (0.38ns)   --->   "%tempa_12 = xor i8 %tempa_8, i8 %Key_8_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 101 'xor' 'tempa_12' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_3 = getelementptr i8 %RoundKey_0, i64 0, i64 3" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 102 'getelementptr' 'RoundKey_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_3 = getelementptr i8 %RoundKey_1, i64 0, i64 3" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 103 'getelementptr' 'RoundKey_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_3 = getelementptr i8 %RoundKey_2, i64 0, i64 3" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 104 'getelementptr' 'RoundKey_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_3 = getelementptr i8 %RoundKey_3, i64 0, i64 3" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 105 'getelementptr' 'RoundKey_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_3 = getelementptr i8 %RoundKey_4, i64 0, i64 3" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 106 'getelementptr' 'RoundKey_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_3 = getelementptr i8 %RoundKey_5, i64 0, i64 3" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 107 'getelementptr' 'RoundKey_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_3 = getelementptr i8 %RoundKey_6, i64 0, i64 3" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 108 'getelementptr' 'RoundKey_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_3 = getelementptr i8 %RoundKey_7, i64 0, i64 3" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 109 'getelementptr' 'RoundKey_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_12, i5 %RoundKey_0_addr_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 110 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 111 [1/1] (0.38ns)   --->   "%tempa_13 = xor i8 %tempa_9, i8 %Key_9_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 111 'xor' 'tempa_13' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_13, i5 %RoundKey_1_addr_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 112 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 113 [1/1] (0.38ns)   --->   "%tempa_14 = xor i8 %tempa_10, i8 %Key_10_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 113 'xor' 'tempa_14' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_14, i5 %RoundKey_2_addr_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 114 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 115 [1/1] (0.38ns)   --->   "%tempa_15 = xor i8 %tempa_11, i8 %Key_11_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 115 'xor' 'tempa_15' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_15, i5 %RoundKey_3_addr_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 116 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 117 [1/1] (0.38ns)   --->   "%tempa_16 = xor i8 %tempa_12, i8 %Key_12_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 117 'xor' 'tempa_16' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_16, i5 %RoundKey_4_addr_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 118 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 119 [1/1] (0.38ns)   --->   "%tempa_17 = xor i8 %tempa_13, i8 %Key_13_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 119 'xor' 'tempa_17' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_17, i5 %RoundKey_5_addr_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 120 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 121 [1/1] (0.38ns)   --->   "%tempa_18 = xor i8 %tempa_14, i8 %Key_14_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 121 'xor' 'tempa_18' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_18, i5 %RoundKey_6_addr_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 122 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 123 [1/1] (0.38ns)   --->   "%tempa_19 = xor i8 %tempa_15, i8 %Key_15_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 123 'xor' 'tempa_19' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_19, i5 %RoundKey_7_addr_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 124 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i8 %tempa_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 125 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%s_box_addr_19 = getelementptr i8 %s_box, i64 0, i64 %zext_ln197_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 126 'getelementptr' 's_box_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (1.35ns)   --->   "%tempa_20 = load i8 %s_box_addr_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 127 'load' 'tempa_20' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i8 %tempa_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 128 'zext' 'zext_ln198_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%s_box_addr_20 = getelementptr i8 %s_box, i64 0, i64 %zext_ln198_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 129 'getelementptr' 's_box_addr_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (1.35ns)   --->   "%tempa_21 = load i8 %s_box_addr_20" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 130 'load' 'tempa_21' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i8 %tempa_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 131 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%s_box_addr_21 = getelementptr i8 %s_box, i64 0, i64 %zext_ln199_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 132 'getelementptr' 's_box_addr_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (1.35ns)   --->   "%tempa_22 = load i8 %s_box_addr_21" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 133 'load' 'tempa_22' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i8 %tempa_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 134 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%s_box_addr_22 = getelementptr i8 %s_box, i64 0, i64 %zext_ln200_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 135 'getelementptr' 's_box_addr_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (1.35ns)   --->   "%tempa_23 = load i8 %s_box_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 136 'load' 'tempa_23' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 137 [1/2] (1.35ns)   --->   "%tempa_20 = load i8 %s_box_addr_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 137 'load' 'tempa_20' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 138 [1/2] (1.35ns)   --->   "%tempa_21 = load i8 %s_box_addr_20" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 138 'load' 'tempa_21' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 139 [1/2] (1.35ns)   --->   "%tempa_22 = load i8 %s_box_addr_21" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 139 'load' 'tempa_22' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 140 [1/2] (1.35ns)   --->   "%tempa_23 = load i8 %s_box_addr_22" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 140 'load' 'tempa_23' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 141 [1/1] (0.38ns)   --->   "%tempa_24 = xor i8 %tempa_20, i8 2" [AES_AntonioMateo/DIseno/AES_accel.cpp:203]   --->   Operation 141 'xor' 'tempa_24' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.38ns)   --->   "%tempa_25 = xor i8 %tempa_24, i8 %tempa_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 142 'xor' 'tempa_25' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_4 = getelementptr i8 %RoundKey_0, i64 0, i64 4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 143 'getelementptr' 'RoundKey_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_4 = getelementptr i8 %RoundKey_1, i64 0, i64 4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 144 'getelementptr' 'RoundKey_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_4 = getelementptr i8 %RoundKey_2, i64 0, i64 4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 145 'getelementptr' 'RoundKey_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_4 = getelementptr i8 %RoundKey_3, i64 0, i64 4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 146 'getelementptr' 'RoundKey_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_4 = getelementptr i8 %RoundKey_4, i64 0, i64 4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 147 'getelementptr' 'RoundKey_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_4 = getelementptr i8 %RoundKey_5, i64 0, i64 4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 148 'getelementptr' 'RoundKey_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_4 = getelementptr i8 %RoundKey_6, i64 0, i64 4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 149 'getelementptr' 'RoundKey_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_4 = getelementptr i8 %RoundKey_7, i64 0, i64 4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 150 'getelementptr' 'RoundKey_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_25, i5 %RoundKey_0_addr_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 151 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 152 [1/1] (0.38ns)   --->   "%tempa_26 = xor i8 %tempa_21, i8 %tempa_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 152 'xor' 'tempa_26' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_26, i5 %RoundKey_1_addr_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 153 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 154 [1/1] (0.38ns)   --->   "%tempa_27 = xor i8 %tempa_22, i8 %tempa_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 154 'xor' 'tempa_27' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_27, i5 %RoundKey_2_addr_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 155 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 156 [1/1] (0.38ns)   --->   "%tempa_28 = xor i8 %tempa_23, i8 %tempa_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 156 'xor' 'tempa_28' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_28, i5 %RoundKey_3_addr_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 157 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 158 [1/1] (0.38ns)   --->   "%tempa_29 = xor i8 %tempa_24, i8 %Key_4_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 158 'xor' 'tempa_29' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_29, i5 %RoundKey_4_addr_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 159 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 160 [1/1] (0.38ns)   --->   "%tempa_30 = xor i8 %tempa_21, i8 %Key_5_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 160 'xor' 'tempa_30' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_30, i5 %RoundKey_5_addr_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 161 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 162 [1/1] (0.38ns)   --->   "%tempa_31 = xor i8 %tempa_22, i8 %Key_6_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 162 'xor' 'tempa_31' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_31, i5 %RoundKey_6_addr_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 163 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 164 [1/1] (0.38ns)   --->   "%tempa_32 = xor i8 %tempa_23, i8 %Key_7_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 164 'xor' 'tempa_32' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_32, i5 %RoundKey_7_addr_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 165 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 166 [1/1] (0.38ns)   --->   "%tempa_33 = xor i8 %tempa_29, i8 %tempa_12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 166 'xor' 'tempa_33' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_5 = getelementptr i8 %RoundKey_0, i64 0, i64 5" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 167 'getelementptr' 'RoundKey_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_5 = getelementptr i8 %RoundKey_1, i64 0, i64 5" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 168 'getelementptr' 'RoundKey_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_5 = getelementptr i8 %RoundKey_2, i64 0, i64 5" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 169 'getelementptr' 'RoundKey_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_5 = getelementptr i8 %RoundKey_3, i64 0, i64 5" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 170 'getelementptr' 'RoundKey_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_5 = getelementptr i8 %RoundKey_4, i64 0, i64 5" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 171 'getelementptr' 'RoundKey_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_5 = getelementptr i8 %RoundKey_5, i64 0, i64 5" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 172 'getelementptr' 'RoundKey_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_5 = getelementptr i8 %RoundKey_6, i64 0, i64 5" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 173 'getelementptr' 'RoundKey_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_5 = getelementptr i8 %RoundKey_7, i64 0, i64 5" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 174 'getelementptr' 'RoundKey_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_33, i5 %RoundKey_0_addr_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 175 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 176 [1/1] (0.38ns)   --->   "%tempa_34 = xor i8 %tempa_30, i8 %tempa_13" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 176 'xor' 'tempa_34' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_34, i5 %RoundKey_1_addr_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 177 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 178 [1/1] (0.38ns)   --->   "%tempa_35 = xor i8 %tempa_31, i8 %tempa_14" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 178 'xor' 'tempa_35' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_35, i5 %RoundKey_2_addr_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 179 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 180 [1/1] (0.38ns)   --->   "%tempa_36 = xor i8 %tempa_32, i8 %tempa_15" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 180 'xor' 'tempa_36' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_36, i5 %RoundKey_3_addr_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 181 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 182 [1/1] (0.38ns)   --->   "%tempa_37 = xor i8 %tempa_29, i8 %Key_12_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 182 'xor' 'tempa_37' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_37, i5 %RoundKey_4_addr_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 183 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 184 [1/1] (0.38ns)   --->   "%tempa_38 = xor i8 %tempa_30, i8 %Key_13_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 184 'xor' 'tempa_38' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_38, i5 %RoundKey_5_addr_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 185 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 186 [1/1] (0.38ns)   --->   "%tempa_39 = xor i8 %tempa_31, i8 %Key_14_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 186 'xor' 'tempa_39' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_39, i5 %RoundKey_6_addr_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 187 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 188 [1/1] (0.38ns)   --->   "%tempa_40 = xor i8 %tempa_32, i8 %Key_15_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 188 'xor' 'tempa_40' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_40, i5 %RoundKey_7_addr_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 189 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln197_2 = zext i8 %tempa_38" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 190 'zext' 'zext_ln197_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%s_box_addr_23 = getelementptr i8 %s_box, i64 0, i64 %zext_ln197_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 191 'getelementptr' 's_box_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (1.35ns)   --->   "%tempa_41 = load i8 %s_box_addr_23" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 192 'load' 'tempa_41' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln198_2 = zext i8 %tempa_39" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 193 'zext' 'zext_ln198_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%s_box_addr_24 = getelementptr i8 %s_box, i64 0, i64 %zext_ln198_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 194 'getelementptr' 's_box_addr_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [2/2] (1.35ns)   --->   "%tempa_42 = load i8 %s_box_addr_24" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 195 'load' 'tempa_42' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln199_2 = zext i8 %tempa_40" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 196 'zext' 'zext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%s_box_addr_25 = getelementptr i8 %s_box, i64 0, i64 %zext_ln199_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 197 'getelementptr' 's_box_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [2/2] (1.35ns)   --->   "%tempa_43 = load i8 %s_box_addr_25" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 198 'load' 'tempa_43' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i8 %tempa_37" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 199 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%s_box_addr_26 = getelementptr i8 %s_box, i64 0, i64 %zext_ln200_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 200 'getelementptr' 's_box_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [2/2] (1.35ns)   --->   "%tempa_44 = load i8 %s_box_addr_26" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 201 'load' 'tempa_44' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 202 [1/2] (1.35ns)   --->   "%tempa_41 = load i8 %s_box_addr_23" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 202 'load' 'tempa_41' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 203 [1/2] (1.35ns)   --->   "%tempa_42 = load i8 %s_box_addr_24" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 203 'load' 'tempa_42' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 204 [1/2] (1.35ns)   --->   "%tempa_43 = load i8 %s_box_addr_25" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 204 'load' 'tempa_43' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 205 [1/2] (1.35ns)   --->   "%tempa_44 = load i8 %s_box_addr_26" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 205 'load' 'tempa_44' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tempa_45)   --->   "%xor_ln210_10 = xor i8 %tempa_25, i8 4" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 206 'xor' 'xor_ln210_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.38ns) (out node of the LUT)   --->   "%tempa_45 = xor i8 %xor_ln210_10, i8 %tempa_41" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 207 'xor' 'tempa_45' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_6 = getelementptr i8 %RoundKey_0, i64 0, i64 6" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 208 'getelementptr' 'RoundKey_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_6 = getelementptr i8 %RoundKey_1, i64 0, i64 6" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 209 'getelementptr' 'RoundKey_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_6 = getelementptr i8 %RoundKey_2, i64 0, i64 6" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 210 'getelementptr' 'RoundKey_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_6 = getelementptr i8 %RoundKey_3, i64 0, i64 6" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 211 'getelementptr' 'RoundKey_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_6 = getelementptr i8 %RoundKey_4, i64 0, i64 6" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 212 'getelementptr' 'RoundKey_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_6 = getelementptr i8 %RoundKey_5, i64 0, i64 6" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 213 'getelementptr' 'RoundKey_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_6 = getelementptr i8 %RoundKey_6, i64 0, i64 6" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 214 'getelementptr' 'RoundKey_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_6 = getelementptr i8 %RoundKey_7, i64 0, i64 6" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 215 'getelementptr' 'RoundKey_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_45, i5 %RoundKey_0_addr_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 216 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 217 [1/1] (0.38ns)   --->   "%tempa_46 = xor i8 %tempa_42, i8 %tempa_26" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 217 'xor' 'tempa_46' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_46, i5 %RoundKey_1_addr_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 218 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 219 [1/1] (0.38ns)   --->   "%tempa_47 = xor i8 %tempa_43, i8 %tempa_27" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 219 'xor' 'tempa_47' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_47, i5 %RoundKey_2_addr_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 220 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 221 [1/1] (0.38ns)   --->   "%tempa_48 = xor i8 %tempa_44, i8 %tempa_28" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 221 'xor' 'tempa_48' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_48, i5 %RoundKey_3_addr_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 222 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 223 [1/1] (0.38ns)   --->   "%tempa_49 = xor i8 %tempa_45, i8 %tempa_29" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 223 'xor' 'tempa_49' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_49, i5 %RoundKey_4_addr_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 224 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 225 [1/1] (0.38ns)   --->   "%tempa_50 = xor i8 %tempa_46, i8 %tempa_30" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 225 'xor' 'tempa_50' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_50, i5 %RoundKey_5_addr_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 226 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 227 [1/1] (0.38ns)   --->   "%tempa_51 = xor i8 %tempa_47, i8 %tempa_31" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 227 'xor' 'tempa_51' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_51, i5 %RoundKey_6_addr_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 228 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 229 [1/1] (0.38ns)   --->   "%tempa_52 = xor i8 %tempa_48, i8 %tempa_32" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 229 'xor' 'tempa_52' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_52, i5 %RoundKey_7_addr_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 230 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 231 [1/1] (0.38ns)   --->   "%tempa_53 = xor i8 %tempa_45, i8 %tempa_12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 231 'xor' 'tempa_53' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_7 = getelementptr i8 %RoundKey_0, i64 0, i64 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 232 'getelementptr' 'RoundKey_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_7 = getelementptr i8 %RoundKey_1, i64 0, i64 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 233 'getelementptr' 'RoundKey_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_7 = getelementptr i8 %RoundKey_2, i64 0, i64 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 234 'getelementptr' 'RoundKey_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_7 = getelementptr i8 %RoundKey_3, i64 0, i64 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 235 'getelementptr' 'RoundKey_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_7 = getelementptr i8 %RoundKey_4, i64 0, i64 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 236 'getelementptr' 'RoundKey_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_7 = getelementptr i8 %RoundKey_5, i64 0, i64 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 237 'getelementptr' 'RoundKey_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_7 = getelementptr i8 %RoundKey_6, i64 0, i64 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 238 'getelementptr' 'RoundKey_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_7 = getelementptr i8 %RoundKey_7, i64 0, i64 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 239 'getelementptr' 'RoundKey_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_53, i5 %RoundKey_0_addr_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 240 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 241 [1/1] (0.38ns)   --->   "%tempa_54 = xor i8 %tempa_46, i8 %tempa_13" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 241 'xor' 'tempa_54' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_54, i5 %RoundKey_1_addr_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 242 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 243 [1/1] (0.38ns)   --->   "%tempa_55 = xor i8 %tempa_47, i8 %tempa_14" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 243 'xor' 'tempa_55' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_55, i5 %RoundKey_2_addr_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 244 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 245 [1/1] (0.38ns)   --->   "%tempa_56 = xor i8 %tempa_48, i8 %tempa_15" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 245 'xor' 'tempa_56' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_56, i5 %RoundKey_3_addr_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 246 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 247 [1/1] (0.38ns)   --->   "%tempa_57 = xor i8 %tempa_53, i8 %tempa_37" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 247 'xor' 'tempa_57' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_57, i5 %RoundKey_4_addr_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 248 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 249 [1/1] (0.38ns)   --->   "%tempa_58 = xor i8 %tempa_54, i8 %tempa_38" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 249 'xor' 'tempa_58' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_58, i5 %RoundKey_5_addr_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 250 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 251 [1/1] (0.38ns)   --->   "%tempa_59 = xor i8 %tempa_55, i8 %tempa_39" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 251 'xor' 'tempa_59' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_59, i5 %RoundKey_6_addr_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 252 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 253 [1/1] (0.38ns)   --->   "%tempa_60 = xor i8 %tempa_56, i8 %tempa_40" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 253 'xor' 'tempa_60' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_60, i5 %RoundKey_7_addr_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 254 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln197_3 = zext i8 %tempa_58" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 255 'zext' 'zext_ln197_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%s_box_addr_27 = getelementptr i8 %s_box, i64 0, i64 %zext_ln197_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 256 'getelementptr' 's_box_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [2/2] (1.35ns)   --->   "%tempa_61 = load i8 %s_box_addr_27" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 257 'load' 'tempa_61' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln198_3 = zext i8 %tempa_59" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 258 'zext' 'zext_ln198_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%s_box_addr_28 = getelementptr i8 %s_box, i64 0, i64 %zext_ln198_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 259 'getelementptr' 's_box_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [2/2] (1.35ns)   --->   "%tempa_62 = load i8 %s_box_addr_28" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 260 'load' 'tempa_62' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln199_3 = zext i8 %tempa_60" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 261 'zext' 'zext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%s_box_addr_29 = getelementptr i8 %s_box, i64 0, i64 %zext_ln199_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 262 'getelementptr' 's_box_addr_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [2/2] (1.35ns)   --->   "%tempa_63 = load i8 %s_box_addr_29" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 263 'load' 'tempa_63' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i8 %tempa_57" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 264 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%s_box_addr_30 = getelementptr i8 %s_box, i64 0, i64 %zext_ln200_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 265 'getelementptr' 's_box_addr_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [2/2] (1.35ns)   --->   "%tempa_64 = load i8 %s_box_addr_30" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 266 'load' 'tempa_64' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 3.48>
ST_5 : Operation 267 [1/2] (1.35ns)   --->   "%tempa_61 = load i8 %s_box_addr_27" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 267 'load' 'tempa_61' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 268 [1/2] (1.35ns)   --->   "%tempa_62 = load i8 %s_box_addr_28" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 268 'load' 'tempa_62' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 269 [1/2] (1.35ns)   --->   "%tempa_63 = load i8 %s_box_addr_29" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 269 'load' 'tempa_63' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 270 [1/2] (1.35ns)   --->   "%tempa_64 = load i8 %s_box_addr_30" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 270 'load' 'tempa_64' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 271 [1/1] (0.38ns)   --->   "%tempa_65 = xor i8 %tempa_61, i8 8" [AES_AntonioMateo/DIseno/AES_accel.cpp:203]   --->   Operation 271 'xor' 'tempa_65' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.38ns)   --->   "%tempa_66 = xor i8 %tempa_65, i8 %tempa_45" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 272 'xor' 'tempa_66' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_8 = getelementptr i8 %RoundKey_0, i64 0, i64 8" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 273 'getelementptr' 'RoundKey_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_8 = getelementptr i8 %RoundKey_1, i64 0, i64 8" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 274 'getelementptr' 'RoundKey_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_8 = getelementptr i8 %RoundKey_2, i64 0, i64 8" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 275 'getelementptr' 'RoundKey_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_8 = getelementptr i8 %RoundKey_3, i64 0, i64 8" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 276 'getelementptr' 'RoundKey_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_8 = getelementptr i8 %RoundKey_4, i64 0, i64 8" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 277 'getelementptr' 'RoundKey_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_8 = getelementptr i8 %RoundKey_5, i64 0, i64 8" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 278 'getelementptr' 'RoundKey_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_8 = getelementptr i8 %RoundKey_6, i64 0, i64 8" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 279 'getelementptr' 'RoundKey_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_8 = getelementptr i8 %RoundKey_7, i64 0, i64 8" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 280 'getelementptr' 'RoundKey_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_66, i5 %RoundKey_0_addr_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 281 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 282 [1/1] (0.38ns)   --->   "%tempa_67 = xor i8 %tempa_62, i8 %tempa_46" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 282 'xor' 'tempa_67' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_67, i5 %RoundKey_1_addr_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 283 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 284 [1/1] (0.38ns)   --->   "%tempa_68 = xor i8 %tempa_63, i8 %tempa_47" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 284 'xor' 'tempa_68' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_68, i5 %RoundKey_2_addr_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 285 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 286 [1/1] (0.38ns)   --->   "%tempa_69 = xor i8 %tempa_64, i8 %tempa_48" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 286 'xor' 'tempa_69' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_69, i5 %RoundKey_3_addr_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 287 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 288 [1/1] (0.38ns)   --->   "%tempa_70 = xor i8 %tempa_65, i8 %tempa_29" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 288 'xor' 'tempa_70' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_70, i5 %RoundKey_4_addr_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 289 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 290 [1/1] (0.38ns)   --->   "%tempa_71 = xor i8 %tempa_62, i8 %tempa_30" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 290 'xor' 'tempa_71' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_71, i5 %RoundKey_5_addr_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 291 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 292 [1/1] (0.38ns)   --->   "%tempa_72 = xor i8 %tempa_63, i8 %tempa_31" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 292 'xor' 'tempa_72' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_72, i5 %RoundKey_6_addr_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 293 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 294 [1/1] (0.38ns)   --->   "%tempa_73 = xor i8 %tempa_64, i8 %tempa_32" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 294 'xor' 'tempa_73' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_73, i5 %RoundKey_7_addr_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 295 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 296 [1/1] (0.38ns)   --->   "%tempa_74 = xor i8 %tempa_70, i8 %tempa_53" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 296 'xor' 'tempa_74' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_9 = getelementptr i8 %RoundKey_0, i64 0, i64 9" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 297 'getelementptr' 'RoundKey_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_9 = getelementptr i8 %RoundKey_1, i64 0, i64 9" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 298 'getelementptr' 'RoundKey_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_9 = getelementptr i8 %RoundKey_2, i64 0, i64 9" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 299 'getelementptr' 'RoundKey_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_9 = getelementptr i8 %RoundKey_3, i64 0, i64 9" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 300 'getelementptr' 'RoundKey_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_9 = getelementptr i8 %RoundKey_4, i64 0, i64 9" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 301 'getelementptr' 'RoundKey_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_9 = getelementptr i8 %RoundKey_5, i64 0, i64 9" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 302 'getelementptr' 'RoundKey_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_9 = getelementptr i8 %RoundKey_6, i64 0, i64 9" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 303 'getelementptr' 'RoundKey_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_9 = getelementptr i8 %RoundKey_7, i64 0, i64 9" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 304 'getelementptr' 'RoundKey_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_74, i5 %RoundKey_0_addr_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 305 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 306 [1/1] (0.38ns)   --->   "%tempa_75 = xor i8 %tempa_71, i8 %tempa_54" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 306 'xor' 'tempa_75' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_75, i5 %RoundKey_1_addr_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 307 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 308 [1/1] (0.38ns)   --->   "%tempa_76 = xor i8 %tempa_72, i8 %tempa_55" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 308 'xor' 'tempa_76' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_76, i5 %RoundKey_2_addr_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 309 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 310 [1/1] (0.38ns)   --->   "%tempa_77 = xor i8 %tempa_73, i8 %tempa_56" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 310 'xor' 'tempa_77' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_77, i5 %RoundKey_3_addr_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 311 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 312 [1/1] (0.38ns)   --->   "%tempa_78 = xor i8 %tempa_65, i8 %Key_12_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 312 'xor' 'tempa_78' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_78, i5 %RoundKey_4_addr_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 313 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 314 [1/1] (0.38ns)   --->   "%tempa_79 = xor i8 %tempa_62, i8 %Key_13_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 314 'xor' 'tempa_79' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_79, i5 %RoundKey_5_addr_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 315 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 316 [1/1] (0.38ns)   --->   "%tempa_80 = xor i8 %tempa_63, i8 %Key_14_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 316 'xor' 'tempa_80' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_80, i5 %RoundKey_6_addr_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 317 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 318 [1/1] (0.38ns)   --->   "%tempa_81 = xor i8 %tempa_64, i8 %Key_15_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 318 'xor' 'tempa_81' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_81, i5 %RoundKey_7_addr_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 319 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln197_4 = zext i8 %tempa_79" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 320 'zext' 'zext_ln197_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%s_box_addr_31 = getelementptr i8 %s_box, i64 0, i64 %zext_ln197_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 321 'getelementptr' 's_box_addr_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [2/2] (1.35ns)   --->   "%tempa_82 = load i8 %s_box_addr_31" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 322 'load' 'tempa_82' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln198_4 = zext i8 %tempa_80" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 323 'zext' 'zext_ln198_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%s_box_addr_32 = getelementptr i8 %s_box, i64 0, i64 %zext_ln198_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 324 'getelementptr' 's_box_addr_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [2/2] (1.35ns)   --->   "%tempa_83 = load i8 %s_box_addr_32" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 325 'load' 'tempa_83' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln199_4 = zext i8 %tempa_81" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 326 'zext' 'zext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%s_box_addr_33 = getelementptr i8 %s_box, i64 0, i64 %zext_ln199_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 327 'getelementptr' 's_box_addr_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [2/2] (1.35ns)   --->   "%tempa_84 = load i8 %s_box_addr_33" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 328 'load' 'tempa_84' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i8 %tempa_78" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 329 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%s_box_addr_34 = getelementptr i8 %s_box, i64 0, i64 %zext_ln200_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 330 'getelementptr' 's_box_addr_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [2/2] (1.35ns)   --->   "%tempa_85 = load i8 %s_box_addr_34" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 331 'load' 'tempa_85' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 332 [1/2] (1.35ns)   --->   "%tempa_82 = load i8 %s_box_addr_31" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 332 'load' 'tempa_82' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 333 [1/2] (1.35ns)   --->   "%tempa_83 = load i8 %s_box_addr_32" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 333 'load' 'tempa_83' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 334 [1/2] (1.35ns)   --->   "%tempa_84 = load i8 %s_box_addr_33" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 334 'load' 'tempa_84' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 335 [1/2] (1.35ns)   --->   "%tempa_85 = load i8 %s_box_addr_34" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 335 'load' 'tempa_85' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tempa_86)   --->   "%xor_ln210_19 = xor i8 %tempa_66, i8 16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 336 'xor' 'xor_ln210_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.38ns) (out node of the LUT)   --->   "%tempa_86 = xor i8 %xor_ln210_19, i8 %tempa_82" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 337 'xor' 'tempa_86' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_10 = getelementptr i8 %RoundKey_0, i64 0, i64 10" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 338 'getelementptr' 'RoundKey_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_10 = getelementptr i8 %RoundKey_1, i64 0, i64 10" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 339 'getelementptr' 'RoundKey_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_10 = getelementptr i8 %RoundKey_2, i64 0, i64 10" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 340 'getelementptr' 'RoundKey_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_10 = getelementptr i8 %RoundKey_3, i64 0, i64 10" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 341 'getelementptr' 'RoundKey_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_10 = getelementptr i8 %RoundKey_4, i64 0, i64 10" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 342 'getelementptr' 'RoundKey_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_10 = getelementptr i8 %RoundKey_5, i64 0, i64 10" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 343 'getelementptr' 'RoundKey_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_10 = getelementptr i8 %RoundKey_6, i64 0, i64 10" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 344 'getelementptr' 'RoundKey_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_10 = getelementptr i8 %RoundKey_7, i64 0, i64 10" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 345 'getelementptr' 'RoundKey_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_86, i5 %RoundKey_0_addr_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 346 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 347 [1/1] (0.38ns)   --->   "%tempa_87 = xor i8 %tempa_83, i8 %tempa_67" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 347 'xor' 'tempa_87' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_87, i5 %RoundKey_1_addr_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 348 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 349 [1/1] (0.38ns)   --->   "%tempa_88 = xor i8 %tempa_84, i8 %tempa_68" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 349 'xor' 'tempa_88' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_88, i5 %RoundKey_2_addr_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 350 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 351 [1/1] (0.38ns)   --->   "%tempa_89 = xor i8 %tempa_85, i8 %tempa_69" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 351 'xor' 'tempa_89' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_89, i5 %RoundKey_3_addr_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 352 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 353 [1/1] (0.38ns)   --->   "%tempa_90 = xor i8 %tempa_86, i8 %tempa_70" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 353 'xor' 'tempa_90' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_90, i5 %RoundKey_4_addr_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 354 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 355 [1/1] (0.38ns)   --->   "%tempa_91 = xor i8 %tempa_87, i8 %tempa_71" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 355 'xor' 'tempa_91' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_91, i5 %RoundKey_5_addr_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 356 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 357 [1/1] (0.38ns)   --->   "%tempa_92 = xor i8 %tempa_88, i8 %tempa_72" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 357 'xor' 'tempa_92' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_92, i5 %RoundKey_6_addr_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 358 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 359 [1/1] (0.38ns)   --->   "%tempa_93 = xor i8 %tempa_89, i8 %tempa_73" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 359 'xor' 'tempa_93' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_93, i5 %RoundKey_7_addr_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 360 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 361 [1/1] (0.38ns)   --->   "%tempa_94 = xor i8 %tempa_86, i8 %tempa_53" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 361 'xor' 'tempa_94' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_11 = getelementptr i8 %RoundKey_0, i64 0, i64 11" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 362 'getelementptr' 'RoundKey_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_11 = getelementptr i8 %RoundKey_1, i64 0, i64 11" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 363 'getelementptr' 'RoundKey_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_11 = getelementptr i8 %RoundKey_2, i64 0, i64 11" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 364 'getelementptr' 'RoundKey_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_11 = getelementptr i8 %RoundKey_3, i64 0, i64 11" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 365 'getelementptr' 'RoundKey_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_11 = getelementptr i8 %RoundKey_4, i64 0, i64 11" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 366 'getelementptr' 'RoundKey_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_11 = getelementptr i8 %RoundKey_5, i64 0, i64 11" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 367 'getelementptr' 'RoundKey_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_11 = getelementptr i8 %RoundKey_6, i64 0, i64 11" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 368 'getelementptr' 'RoundKey_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_11 = getelementptr i8 %RoundKey_7, i64 0, i64 11" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 369 'getelementptr' 'RoundKey_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_94, i5 %RoundKey_0_addr_11" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 370 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 371 [1/1] (0.38ns)   --->   "%tempa_95 = xor i8 %tempa_87, i8 %tempa_54" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 371 'xor' 'tempa_95' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_95, i5 %RoundKey_1_addr_11" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 372 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 373 [1/1] (0.38ns)   --->   "%tempa_96 = xor i8 %tempa_88, i8 %tempa_55" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 373 'xor' 'tempa_96' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_96, i5 %RoundKey_2_addr_11" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 374 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 375 [1/1] (0.38ns)   --->   "%tempa_97 = xor i8 %tempa_89, i8 %tempa_56" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 375 'xor' 'tempa_97' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_97, i5 %RoundKey_3_addr_11" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 376 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 377 [1/1] (0.38ns)   --->   "%tempa_98 = xor i8 %tempa_94, i8 %tempa_78" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 377 'xor' 'tempa_98' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_98, i5 %RoundKey_4_addr_11" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 378 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 379 [1/1] (0.38ns)   --->   "%tempa_99 = xor i8 %tempa_95, i8 %tempa_79" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 379 'xor' 'tempa_99' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_99, i5 %RoundKey_5_addr_11" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 380 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 381 [1/1] (0.38ns)   --->   "%tempa_100 = xor i8 %tempa_96, i8 %tempa_80" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 381 'xor' 'tempa_100' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_100, i5 %RoundKey_6_addr_11" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 382 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 383 [1/1] (0.38ns)   --->   "%tempa_101 = xor i8 %tempa_97, i8 %tempa_81" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 383 'xor' 'tempa_101' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_101, i5 %RoundKey_7_addr_11" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 384 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln197_5 = zext i8 %tempa_99" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 385 'zext' 'zext_ln197_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%s_box_addr_35 = getelementptr i8 %s_box, i64 0, i64 %zext_ln197_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 386 'getelementptr' 's_box_addr_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 387 [2/2] (1.35ns)   --->   "%tempa_102 = load i8 %s_box_addr_35" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 387 'load' 'tempa_102' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln198_5 = zext i8 %tempa_100" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 388 'zext' 'zext_ln198_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%s_box_addr_36 = getelementptr i8 %s_box, i64 0, i64 %zext_ln198_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 389 'getelementptr' 's_box_addr_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 390 [2/2] (1.35ns)   --->   "%tempa_103 = load i8 %s_box_addr_36" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 390 'load' 'tempa_103' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln199_5 = zext i8 %tempa_101" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 391 'zext' 'zext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%s_box_addr_37 = getelementptr i8 %s_box, i64 0, i64 %zext_ln199_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 392 'getelementptr' 's_box_addr_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 393 [2/2] (1.35ns)   --->   "%tempa_104 = load i8 %s_box_addr_37" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 393 'load' 'tempa_104' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i8 %tempa_98" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 394 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%s_box_addr_38 = getelementptr i8 %s_box, i64 0, i64 %zext_ln200_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 395 'getelementptr' 's_box_addr_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 396 [2/2] (1.35ns)   --->   "%tempa_105 = load i8 %s_box_addr_38" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 396 'load' 'tempa_105' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 397 [1/2] (1.35ns)   --->   "%tempa_102 = load i8 %s_box_addr_35" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 397 'load' 'tempa_102' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 398 [1/2] (1.35ns)   --->   "%tempa_103 = load i8 %s_box_addr_36" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 398 'load' 'tempa_103' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 399 [1/2] (1.35ns)   --->   "%tempa_104 = load i8 %s_box_addr_37" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 399 'load' 'tempa_104' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 400 [1/2] (1.35ns)   --->   "%tempa_105 = load i8 %s_box_addr_38" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 400 'load' 'tempa_105' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 401 [1/1] (0.38ns)   --->   "%tempa_106 = xor i8 %tempa_102, i8 32" [AES_AntonioMateo/DIseno/AES_accel.cpp:203]   --->   Operation 401 'xor' 'tempa_106' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 402 [1/1] (0.38ns)   --->   "%tempa_107 = xor i8 %tempa_106, i8 %tempa_86" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 402 'xor' 'tempa_107' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_12 = getelementptr i8 %RoundKey_0, i64 0, i64 12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 403 'getelementptr' 'RoundKey_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_12 = getelementptr i8 %RoundKey_1, i64 0, i64 12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 404 'getelementptr' 'RoundKey_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_12 = getelementptr i8 %RoundKey_2, i64 0, i64 12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 405 'getelementptr' 'RoundKey_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_12 = getelementptr i8 %RoundKey_3, i64 0, i64 12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 406 'getelementptr' 'RoundKey_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_12 = getelementptr i8 %RoundKey_4, i64 0, i64 12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 407 'getelementptr' 'RoundKey_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_12 = getelementptr i8 %RoundKey_5, i64 0, i64 12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 408 'getelementptr' 'RoundKey_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_12 = getelementptr i8 %RoundKey_6, i64 0, i64 12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 409 'getelementptr' 'RoundKey_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_12 = getelementptr i8 %RoundKey_7, i64 0, i64 12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 410 'getelementptr' 'RoundKey_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_107, i5 %RoundKey_0_addr_12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 411 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 412 [1/1] (0.38ns)   --->   "%tempa_108 = xor i8 %tempa_103, i8 %tempa_87" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 412 'xor' 'tempa_108' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 413 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_108, i5 %RoundKey_1_addr_12" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 413 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 414 [1/1] (0.38ns)   --->   "%tempa_109 = xor i8 %tempa_104, i8 %tempa_88" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 414 'xor' 'tempa_109' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_109, i5 %RoundKey_2_addr_12" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 415 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 416 [1/1] (0.38ns)   --->   "%tempa_110 = xor i8 %tempa_105, i8 %tempa_89" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 416 'xor' 'tempa_110' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_110, i5 %RoundKey_3_addr_12" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 417 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 418 [1/1] (0.38ns)   --->   "%tempa_111 = xor i8 %tempa_106, i8 %tempa_70" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 418 'xor' 'tempa_111' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 419 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_111, i5 %RoundKey_4_addr_12" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 419 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 420 [1/1] (0.38ns)   --->   "%tempa_112 = xor i8 %tempa_103, i8 %tempa_71" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 420 'xor' 'tempa_112' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_112, i5 %RoundKey_5_addr_12" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 421 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 422 [1/1] (0.38ns)   --->   "%tempa_113 = xor i8 %tempa_104, i8 %tempa_72" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 422 'xor' 'tempa_113' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 423 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_113, i5 %RoundKey_6_addr_12" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 423 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 424 [1/1] (0.38ns)   --->   "%tempa_114 = xor i8 %tempa_105, i8 %tempa_73" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 424 'xor' 'tempa_114' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 425 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_114, i5 %RoundKey_7_addr_12" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 425 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 426 [1/1] (0.38ns)   --->   "%tempa_115 = xor i8 %tempa_111, i8 %tempa_94" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 426 'xor' 'tempa_115' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_13 = getelementptr i8 %RoundKey_0, i64 0, i64 13" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 427 'getelementptr' 'RoundKey_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_13 = getelementptr i8 %RoundKey_1, i64 0, i64 13" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 428 'getelementptr' 'RoundKey_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_13 = getelementptr i8 %RoundKey_2, i64 0, i64 13" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 429 'getelementptr' 'RoundKey_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_13 = getelementptr i8 %RoundKey_3, i64 0, i64 13" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 430 'getelementptr' 'RoundKey_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_13 = getelementptr i8 %RoundKey_4, i64 0, i64 13" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 431 'getelementptr' 'RoundKey_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_13 = getelementptr i8 %RoundKey_5, i64 0, i64 13" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 432 'getelementptr' 'RoundKey_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_13 = getelementptr i8 %RoundKey_6, i64 0, i64 13" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 433 'getelementptr' 'RoundKey_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 434 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_13 = getelementptr i8 %RoundKey_7, i64 0, i64 13" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 434 'getelementptr' 'RoundKey_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_115, i5 %RoundKey_0_addr_13" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 435 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 436 [1/1] (0.38ns)   --->   "%tempa_116 = xor i8 %tempa_112, i8 %tempa_95" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 436 'xor' 'tempa_116' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 437 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_116, i5 %RoundKey_1_addr_13" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 437 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 438 [1/1] (0.38ns)   --->   "%tempa_117 = xor i8 %tempa_113, i8 %tempa_96" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 438 'xor' 'tempa_117' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 439 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_117, i5 %RoundKey_2_addr_13" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 439 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 440 [1/1] (0.38ns)   --->   "%tempa_118 = xor i8 %tempa_114, i8 %tempa_97" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 440 'xor' 'tempa_118' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 441 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_118, i5 %RoundKey_3_addr_13" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 441 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 442 [1/1] (0.38ns)   --->   "%tempa_119 = xor i8 %tempa_111, i8 %tempa_78" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 442 'xor' 'tempa_119' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 443 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_119, i5 %RoundKey_4_addr_13" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 443 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 444 [1/1] (0.38ns)   --->   "%tempa_120 = xor i8 %tempa_112, i8 %tempa_79" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 444 'xor' 'tempa_120' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 445 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_120, i5 %RoundKey_5_addr_13" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 445 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 446 [1/1] (0.38ns)   --->   "%tempa_121 = xor i8 %tempa_113, i8 %tempa_80" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 446 'xor' 'tempa_121' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_121, i5 %RoundKey_6_addr_13" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 447 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 448 [1/1] (0.38ns)   --->   "%tempa_122 = xor i8 %tempa_114, i8 %tempa_81" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 448 'xor' 'tempa_122' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 449 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_122, i5 %RoundKey_7_addr_13" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 449 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_7 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln197_6 = zext i8 %tempa_120" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 450 'zext' 'zext_ln197_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%s_box_addr_39 = getelementptr i8 %s_box, i64 0, i64 %zext_ln197_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 451 'getelementptr' 's_box_addr_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 452 [2/2] (1.35ns)   --->   "%tempa_123 = load i8 %s_box_addr_39" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 452 'load' 'tempa_123' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln198_6 = zext i8 %tempa_121" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 453 'zext' 'zext_ln198_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "%s_box_addr_40 = getelementptr i8 %s_box, i64 0, i64 %zext_ln198_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 454 'getelementptr' 's_box_addr_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 455 [2/2] (1.35ns)   --->   "%tempa_124 = load i8 %s_box_addr_40" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 455 'load' 'tempa_124' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln199_6 = zext i8 %tempa_122" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 456 'zext' 'zext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 457 [1/1] (0.00ns)   --->   "%s_box_addr_41 = getelementptr i8 %s_box, i64 0, i64 %zext_ln199_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 457 'getelementptr' 's_box_addr_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 458 [2/2] (1.35ns)   --->   "%tempa_125 = load i8 %s_box_addr_41" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 458 'load' 'tempa_125' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i8 %tempa_119" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 459 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 460 [1/1] (0.00ns)   --->   "%s_box_addr_42 = getelementptr i8 %s_box, i64 0, i64 %zext_ln200_6" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 460 'getelementptr' 's_box_addr_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 461 [2/2] (1.35ns)   --->   "%tempa_126 = load i8 %s_box_addr_42" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 461 'load' 'tempa_126' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 462 [1/2] (1.35ns)   --->   "%tempa_123 = load i8 %s_box_addr_39" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 462 'load' 'tempa_123' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 463 [1/2] (1.35ns)   --->   "%tempa_124 = load i8 %s_box_addr_40" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 463 'load' 'tempa_124' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 464 [1/2] (1.35ns)   --->   "%tempa_125 = load i8 %s_box_addr_41" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 464 'load' 'tempa_125' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 465 [1/2] (1.35ns)   --->   "%tempa_126 = load i8 %s_box_addr_42" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 465 'load' 'tempa_126' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node tempa_127)   --->   "%xor_ln210_28 = xor i8 %tempa_107, i8 64" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 466 'xor' 'xor_ln210_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 467 [1/1] (0.38ns) (out node of the LUT)   --->   "%tempa_127 = xor i8 %xor_ln210_28, i8 %tempa_123" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 467 'xor' 'tempa_127' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_14 = getelementptr i8 %RoundKey_0, i64 0, i64 14" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 468 'getelementptr' 'RoundKey_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 469 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_14 = getelementptr i8 %RoundKey_1, i64 0, i64 14" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 469 'getelementptr' 'RoundKey_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 470 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_14 = getelementptr i8 %RoundKey_2, i64 0, i64 14" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 470 'getelementptr' 'RoundKey_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 471 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_14 = getelementptr i8 %RoundKey_3, i64 0, i64 14" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 471 'getelementptr' 'RoundKey_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 472 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_14 = getelementptr i8 %RoundKey_4, i64 0, i64 14" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 472 'getelementptr' 'RoundKey_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 473 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_14 = getelementptr i8 %RoundKey_5, i64 0, i64 14" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 473 'getelementptr' 'RoundKey_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 474 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_14 = getelementptr i8 %RoundKey_6, i64 0, i64 14" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 474 'getelementptr' 'RoundKey_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 475 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_14 = getelementptr i8 %RoundKey_7, i64 0, i64 14" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 475 'getelementptr' 'RoundKey_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 476 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_127, i5 %RoundKey_0_addr_14" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 476 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 477 [1/1] (0.38ns)   --->   "%tempa_128 = xor i8 %tempa_124, i8 %tempa_108" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 477 'xor' 'tempa_128' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 478 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_128, i5 %RoundKey_1_addr_14" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 478 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 479 [1/1] (0.38ns)   --->   "%tempa_129 = xor i8 %tempa_125, i8 %tempa_109" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 479 'xor' 'tempa_129' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 480 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_129, i5 %RoundKey_2_addr_14" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 480 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 481 [1/1] (0.38ns)   --->   "%tempa_130 = xor i8 %tempa_126, i8 %tempa_110" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 481 'xor' 'tempa_130' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 482 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_130, i5 %RoundKey_3_addr_14" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 482 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 483 [1/1] (0.38ns)   --->   "%tempa_131 = xor i8 %tempa_127, i8 %tempa_111" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 483 'xor' 'tempa_131' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 484 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_131, i5 %RoundKey_4_addr_14" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 484 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 485 [1/1] (0.38ns)   --->   "%tempa_132 = xor i8 %tempa_128, i8 %tempa_112" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 485 'xor' 'tempa_132' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 486 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_132, i5 %RoundKey_5_addr_14" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 486 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 487 [1/1] (0.38ns)   --->   "%tempa_133 = xor i8 %tempa_129, i8 %tempa_113" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 487 'xor' 'tempa_133' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 488 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_133, i5 %RoundKey_6_addr_14" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 488 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 489 [1/1] (0.38ns)   --->   "%tempa_134 = xor i8 %tempa_130, i8 %tempa_114" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 489 'xor' 'tempa_134' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 490 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_134, i5 %RoundKey_7_addr_14" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 490 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 491 [1/1] (0.38ns)   --->   "%tempa_135 = xor i8 %tempa_127, i8 %tempa_94" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 491 'xor' 'tempa_135' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_15 = getelementptr i8 %RoundKey_0, i64 0, i64 15" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 492 'getelementptr' 'RoundKey_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 493 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_15 = getelementptr i8 %RoundKey_1, i64 0, i64 15" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 493 'getelementptr' 'RoundKey_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_15 = getelementptr i8 %RoundKey_2, i64 0, i64 15" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 494 'getelementptr' 'RoundKey_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_15 = getelementptr i8 %RoundKey_3, i64 0, i64 15" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 495 'getelementptr' 'RoundKey_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_15 = getelementptr i8 %RoundKey_4, i64 0, i64 15" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 496 'getelementptr' 'RoundKey_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 497 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_15 = getelementptr i8 %RoundKey_5, i64 0, i64 15" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 497 'getelementptr' 'RoundKey_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 498 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_15 = getelementptr i8 %RoundKey_6, i64 0, i64 15" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 498 'getelementptr' 'RoundKey_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 499 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_15 = getelementptr i8 %RoundKey_7, i64 0, i64 15" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 499 'getelementptr' 'RoundKey_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 500 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_135, i5 %RoundKey_0_addr_15" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 500 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 501 [1/1] (0.38ns)   --->   "%tempa_136 = xor i8 %tempa_128, i8 %tempa_95" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 501 'xor' 'tempa_136' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 502 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_136, i5 %RoundKey_1_addr_15" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 502 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 503 [1/1] (0.38ns)   --->   "%tempa_137 = xor i8 %tempa_129, i8 %tempa_96" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 503 'xor' 'tempa_137' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 504 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_137, i5 %RoundKey_2_addr_15" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 504 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 505 [1/1] (0.38ns)   --->   "%tempa_138 = xor i8 %tempa_130, i8 %tempa_97" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 505 'xor' 'tempa_138' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 506 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_138, i5 %RoundKey_3_addr_15" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 506 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 507 [1/1] (0.38ns)   --->   "%tempa_139 = xor i8 %tempa_135, i8 %tempa_119" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 507 'xor' 'tempa_139' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 508 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_139, i5 %RoundKey_4_addr_15" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 508 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 509 [1/1] (0.38ns)   --->   "%tempa_140 = xor i8 %tempa_136, i8 %tempa_120" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 509 'xor' 'tempa_140' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 510 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_140, i5 %RoundKey_5_addr_15" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 510 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 511 [1/1] (0.38ns)   --->   "%tempa_141 = xor i8 %tempa_137, i8 %tempa_121" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 511 'xor' 'tempa_141' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 512 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_141, i5 %RoundKey_6_addr_15" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 512 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 513 [1/1] (0.38ns)   --->   "%tempa_142 = xor i8 %tempa_138, i8 %tempa_122" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 513 'xor' 'tempa_142' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 514 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_142, i5 %RoundKey_7_addr_15" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 514 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_8 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln197_7 = zext i8 %tempa_140" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 515 'zext' 'zext_ln197_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 516 [1/1] (0.00ns)   --->   "%s_box_addr_43 = getelementptr i8 %s_box, i64 0, i64 %zext_ln197_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 516 'getelementptr' 's_box_addr_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 517 [2/2] (1.35ns)   --->   "%tempa_143 = load i8 %s_box_addr_43" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 517 'load' 'tempa_143' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln198_7 = zext i8 %tempa_141" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 518 'zext' 'zext_ln198_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 519 [1/1] (0.00ns)   --->   "%s_box_addr_44 = getelementptr i8 %s_box, i64 0, i64 %zext_ln198_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 519 'getelementptr' 's_box_addr_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 520 [2/2] (1.35ns)   --->   "%tempa_144 = load i8 %s_box_addr_44" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 520 'load' 'tempa_144' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln199_7 = zext i8 %tempa_142" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 521 'zext' 'zext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 522 [1/1] (0.00ns)   --->   "%s_box_addr_45 = getelementptr i8 %s_box, i64 0, i64 %zext_ln199_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 522 'getelementptr' 's_box_addr_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 523 [2/2] (1.35ns)   --->   "%tempa_145 = load i8 %s_box_addr_45" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 523 'load' 'tempa_145' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i8 %tempa_139" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 524 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 525 [1/1] (0.00ns)   --->   "%s_box_addr_46 = getelementptr i8 %s_box, i64 0, i64 %zext_ln200_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 525 'getelementptr' 's_box_addr_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 526 [2/2] (1.35ns)   --->   "%tempa_146 = load i8 %s_box_addr_46" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 526 'load' 'tempa_146' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 3.48>
ST_9 : Operation 527 [1/2] (1.35ns)   --->   "%tempa_143 = load i8 %s_box_addr_43" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 527 'load' 'tempa_143' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 528 [1/2] (1.35ns)   --->   "%tempa_144 = load i8 %s_box_addr_44" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 528 'load' 'tempa_144' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 529 [1/2] (1.35ns)   --->   "%tempa_145 = load i8 %s_box_addr_45" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 529 'load' 'tempa_145' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 530 [1/2] (1.35ns)   --->   "%tempa_146 = load i8 %s_box_addr_46" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 530 'load' 'tempa_146' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 531 [1/1] (0.38ns)   --->   "%tempa_147 = xor i8 %tempa_143, i8 128" [AES_AntonioMateo/DIseno/AES_accel.cpp:203]   --->   Operation 531 'xor' 'tempa_147' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 532 [1/1] (0.38ns)   --->   "%tempa_148 = xor i8 %tempa_147, i8 %tempa_127" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 532 'xor' 'tempa_148' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 533 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_16 = getelementptr i8 %RoundKey_0, i64 0, i64 16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 533 'getelementptr' 'RoundKey_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 534 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_16 = getelementptr i8 %RoundKey_1, i64 0, i64 16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 534 'getelementptr' 'RoundKey_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 535 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_16 = getelementptr i8 %RoundKey_2, i64 0, i64 16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 535 'getelementptr' 'RoundKey_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 536 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_16 = getelementptr i8 %RoundKey_3, i64 0, i64 16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 536 'getelementptr' 'RoundKey_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 537 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_16 = getelementptr i8 %RoundKey_4, i64 0, i64 16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 537 'getelementptr' 'RoundKey_4_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 538 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_16 = getelementptr i8 %RoundKey_5, i64 0, i64 16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 538 'getelementptr' 'RoundKey_5_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 539 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_16 = getelementptr i8 %RoundKey_6, i64 0, i64 16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 539 'getelementptr' 'RoundKey_6_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 540 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_16 = getelementptr i8 %RoundKey_7, i64 0, i64 16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 540 'getelementptr' 'RoundKey_7_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 541 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_148, i5 %RoundKey_0_addr_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 541 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 542 [1/1] (0.38ns)   --->   "%tempa_149 = xor i8 %tempa_144, i8 %tempa_128" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 542 'xor' 'tempa_149' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 543 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_149, i5 %RoundKey_1_addr_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 543 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 544 [1/1] (0.38ns)   --->   "%tempa_150 = xor i8 %tempa_145, i8 %tempa_129" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 544 'xor' 'tempa_150' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 545 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_150, i5 %RoundKey_2_addr_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 545 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 546 [1/1] (0.38ns)   --->   "%tempa_151 = xor i8 %tempa_146, i8 %tempa_130" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 546 'xor' 'tempa_151' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 547 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_151, i5 %RoundKey_3_addr_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 547 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 548 [1/1] (0.38ns)   --->   "%tempa_152 = xor i8 %tempa_147, i8 %tempa_111" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 548 'xor' 'tempa_152' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 549 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_152, i5 %RoundKey_4_addr_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 549 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 550 [1/1] (0.38ns)   --->   "%tempa_153 = xor i8 %tempa_144, i8 %tempa_112" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 550 'xor' 'tempa_153' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 551 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_153, i5 %RoundKey_5_addr_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 551 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 552 [1/1] (0.38ns)   --->   "%tempa_154 = xor i8 %tempa_145, i8 %tempa_113" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 552 'xor' 'tempa_154' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 553 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_154, i5 %RoundKey_6_addr_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 553 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 554 [1/1] (0.38ns)   --->   "%tempa_155 = xor i8 %tempa_146, i8 %tempa_114" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 554 'xor' 'tempa_155' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 555 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_155, i5 %RoundKey_7_addr_16" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 555 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 556 [1/1] (0.38ns)   --->   "%tempa_156 = xor i8 %tempa_152, i8 %tempa_135" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 556 'xor' 'tempa_156' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_17 = getelementptr i8 %RoundKey_0, i64 0, i64 17" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 557 'getelementptr' 'RoundKey_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 558 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_17 = getelementptr i8 %RoundKey_1, i64 0, i64 17" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 558 'getelementptr' 'RoundKey_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_17 = getelementptr i8 %RoundKey_2, i64 0, i64 17" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 559 'getelementptr' 'RoundKey_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 560 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_17 = getelementptr i8 %RoundKey_3, i64 0, i64 17" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 560 'getelementptr' 'RoundKey_3_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_17 = getelementptr i8 %RoundKey_4, i64 0, i64 17" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 561 'getelementptr' 'RoundKey_4_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 562 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_17 = getelementptr i8 %RoundKey_5, i64 0, i64 17" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 562 'getelementptr' 'RoundKey_5_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 563 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_17 = getelementptr i8 %RoundKey_6, i64 0, i64 17" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 563 'getelementptr' 'RoundKey_6_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 564 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_17 = getelementptr i8 %RoundKey_7, i64 0, i64 17" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 564 'getelementptr' 'RoundKey_7_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 565 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_156, i5 %RoundKey_0_addr_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 565 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 566 [1/1] (0.38ns)   --->   "%tempa_157 = xor i8 %tempa_153, i8 %tempa_136" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 566 'xor' 'tempa_157' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 567 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_157, i5 %RoundKey_1_addr_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 567 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 568 [1/1] (0.38ns)   --->   "%tempa_158 = xor i8 %tempa_154, i8 %tempa_137" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 568 'xor' 'tempa_158' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 569 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_158, i5 %RoundKey_2_addr_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 569 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 570 [1/1] (0.38ns)   --->   "%tempa_159 = xor i8 %tempa_155, i8 %tempa_138" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 570 'xor' 'tempa_159' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 571 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_159, i5 %RoundKey_3_addr_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 571 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 572 [1/1] (0.38ns)   --->   "%tempa_160 = xor i8 %tempa_147, i8 %tempa_78" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 572 'xor' 'tempa_160' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 573 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_160, i5 %RoundKey_4_addr_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 573 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 574 [1/1] (0.38ns)   --->   "%tempa_161 = xor i8 %tempa_144, i8 %tempa_79" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 574 'xor' 'tempa_161' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 575 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_161, i5 %RoundKey_5_addr_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 575 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 576 [1/1] (0.38ns)   --->   "%tempa_162 = xor i8 %tempa_145, i8 %tempa_80" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 576 'xor' 'tempa_162' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 577 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_162, i5 %RoundKey_6_addr_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 577 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 578 [1/1] (0.38ns)   --->   "%tempa_163 = xor i8 %tempa_146, i8 %tempa_81" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 578 'xor' 'tempa_163' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 579 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_163, i5 %RoundKey_7_addr_17" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 579 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_9 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln197_8 = zext i8 %tempa_161" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 580 'zext' 'zext_ln197_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 581 [1/1] (0.00ns)   --->   "%s_box_addr_47 = getelementptr i8 %s_box, i64 0, i64 %zext_ln197_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 581 'getelementptr' 's_box_addr_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 582 [2/2] (1.35ns)   --->   "%tempa_164 = load i8 %s_box_addr_47" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 582 'load' 'tempa_164' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln198_8 = zext i8 %tempa_162" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 583 'zext' 'zext_ln198_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 584 [1/1] (0.00ns)   --->   "%s_box_addr_48 = getelementptr i8 %s_box, i64 0, i64 %zext_ln198_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 584 'getelementptr' 's_box_addr_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 585 [2/2] (1.35ns)   --->   "%tempa_165 = load i8 %s_box_addr_48" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 585 'load' 'tempa_165' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln199_8 = zext i8 %tempa_163" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 586 'zext' 'zext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 587 [1/1] (0.00ns)   --->   "%s_box_addr_49 = getelementptr i8 %s_box, i64 0, i64 %zext_ln199_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 587 'getelementptr' 's_box_addr_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 588 [2/2] (1.35ns)   --->   "%tempa_166 = load i8 %s_box_addr_49" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 588 'load' 'tempa_166' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i8 %tempa_160" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 589 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 590 [1/1] (0.00ns)   --->   "%s_box_addr_50 = getelementptr i8 %s_box, i64 0, i64 %zext_ln200_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 590 'getelementptr' 's_box_addr_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 591 [2/2] (1.35ns)   --->   "%tempa_167 = load i8 %s_box_addr_50" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 591 'load' 'tempa_167' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 3.87>
ST_10 : Operation 592 [1/2] (1.35ns)   --->   "%tempa_164 = load i8 %s_box_addr_47" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 592 'load' 'tempa_164' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 593 [1/2] (1.35ns)   --->   "%tempa_165 = load i8 %s_box_addr_48" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 593 'load' 'tempa_165' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 594 [1/2] (1.35ns)   --->   "%tempa_166 = load i8 %s_box_addr_49" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 594 'load' 'tempa_166' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 595 [1/2] (1.35ns)   --->   "%tempa_167 = load i8 %s_box_addr_50" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 595 'load' 'tempa_167' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node tempa_168)   --->   "%xor_ln210_37 = xor i8 %tempa_148, i8 27" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 596 'xor' 'xor_ln210_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 597 [1/1] (0.38ns) (out node of the LUT)   --->   "%tempa_168 = xor i8 %xor_ln210_37, i8 %tempa_164" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 597 'xor' 'tempa_168' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 598 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_18 = getelementptr i8 %RoundKey_0, i64 0, i64 18" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 598 'getelementptr' 'RoundKey_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 599 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_18 = getelementptr i8 %RoundKey_1, i64 0, i64 18" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 599 'getelementptr' 'RoundKey_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 600 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_18 = getelementptr i8 %RoundKey_2, i64 0, i64 18" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 600 'getelementptr' 'RoundKey_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 601 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_18 = getelementptr i8 %RoundKey_3, i64 0, i64 18" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 601 'getelementptr' 'RoundKey_3_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 602 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_18 = getelementptr i8 %RoundKey_4, i64 0, i64 18" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 602 'getelementptr' 'RoundKey_4_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 603 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_18 = getelementptr i8 %RoundKey_5, i64 0, i64 18" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 603 'getelementptr' 'RoundKey_5_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 604 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_18 = getelementptr i8 %RoundKey_6, i64 0, i64 18" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 604 'getelementptr' 'RoundKey_6_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 605 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_18 = getelementptr i8 %RoundKey_7, i64 0, i64 18" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 605 'getelementptr' 'RoundKey_7_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 606 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_168, i5 %RoundKey_0_addr_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 606 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 607 [1/1] (0.38ns)   --->   "%tempa_169 = xor i8 %tempa_165, i8 %tempa_149" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 607 'xor' 'tempa_169' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 608 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_169, i5 %RoundKey_1_addr_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 608 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 609 [1/1] (0.38ns)   --->   "%tempa_170 = xor i8 %tempa_166, i8 %tempa_150" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 609 'xor' 'tempa_170' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 610 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_170, i5 %RoundKey_2_addr_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 610 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 611 [1/1] (0.38ns)   --->   "%tempa_171 = xor i8 %tempa_167, i8 %tempa_151" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 611 'xor' 'tempa_171' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 612 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_171, i5 %RoundKey_3_addr_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 612 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 613 [1/1] (0.38ns)   --->   "%tempa_172 = xor i8 %tempa_168, i8 %tempa_152" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 613 'xor' 'tempa_172' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 614 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_172, i5 %RoundKey_4_addr_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 614 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 615 [1/1] (0.38ns)   --->   "%tempa_173 = xor i8 %tempa_169, i8 %tempa_153" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 615 'xor' 'tempa_173' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 616 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_173, i5 %RoundKey_5_addr_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 616 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 617 [1/1] (0.38ns)   --->   "%tempa_174 = xor i8 %tempa_170, i8 %tempa_154" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 617 'xor' 'tempa_174' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 618 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_174, i5 %RoundKey_6_addr_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 618 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 619 [1/1] (0.38ns)   --->   "%tempa_175 = xor i8 %tempa_171, i8 %tempa_155" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 619 'xor' 'tempa_175' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 620 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_175, i5 %RoundKey_7_addr_18" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 620 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 621 [1/1] (0.38ns)   --->   "%tempa_176 = xor i8 %tempa_168, i8 %tempa_135" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 621 'xor' 'tempa_176' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_19 = getelementptr i8 %RoundKey_0, i64 0, i64 19" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 622 'getelementptr' 'RoundKey_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 623 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_19 = getelementptr i8 %RoundKey_1, i64 0, i64 19" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 623 'getelementptr' 'RoundKey_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 624 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_19 = getelementptr i8 %RoundKey_2, i64 0, i64 19" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 624 'getelementptr' 'RoundKey_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 625 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_19 = getelementptr i8 %RoundKey_3, i64 0, i64 19" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 625 'getelementptr' 'RoundKey_3_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 626 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_19 = getelementptr i8 %RoundKey_4, i64 0, i64 19" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 626 'getelementptr' 'RoundKey_4_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 627 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_19 = getelementptr i8 %RoundKey_5, i64 0, i64 19" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 627 'getelementptr' 'RoundKey_5_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 628 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_19 = getelementptr i8 %RoundKey_6, i64 0, i64 19" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 628 'getelementptr' 'RoundKey_6_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 629 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_19 = getelementptr i8 %RoundKey_7, i64 0, i64 19" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 629 'getelementptr' 'RoundKey_7_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 630 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_176, i5 %RoundKey_0_addr_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 630 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 631 [1/1] (0.38ns)   --->   "%tempa_177 = xor i8 %tempa_169, i8 %tempa_136" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 631 'xor' 'tempa_177' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 632 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_177, i5 %RoundKey_1_addr_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 632 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 633 [1/1] (0.38ns)   --->   "%tempa_178 = xor i8 %tempa_170, i8 %tempa_137" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 633 'xor' 'tempa_178' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 634 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_178, i5 %RoundKey_2_addr_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 634 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 635 [1/1] (0.38ns)   --->   "%tempa_179 = xor i8 %tempa_171, i8 %tempa_138" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 635 'xor' 'tempa_179' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 636 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_179, i5 %RoundKey_3_addr_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 636 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 637 [1/1] (0.38ns)   --->   "%tempa_180 = xor i8 %tempa_176, i8 %tempa_160" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 637 'xor' 'tempa_180' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 638 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_180, i5 %RoundKey_4_addr_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 638 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 639 [1/1] (0.38ns)   --->   "%tempa_181 = xor i8 %tempa_177, i8 %tempa_161" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 639 'xor' 'tempa_181' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 640 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_181, i5 %RoundKey_5_addr_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 640 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 641 [1/1] (0.38ns)   --->   "%tempa_182 = xor i8 %tempa_178, i8 %tempa_162" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 641 'xor' 'tempa_182' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 642 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_182, i5 %RoundKey_6_addr_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 642 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 643 [1/1] (0.38ns)   --->   "%tempa_183 = xor i8 %tempa_179, i8 %tempa_163" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 643 'xor' 'tempa_183' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 644 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_183, i5 %RoundKey_7_addr_19" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 644 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_10 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln197_9 = zext i8 %tempa_181" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 645 'zext' 'zext_ln197_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 646 [1/1] (0.00ns)   --->   "%s_box_addr_51 = getelementptr i8 %s_box, i64 0, i64 %zext_ln197_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 646 'getelementptr' 's_box_addr_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 647 [2/2] (1.35ns)   --->   "%tempa_184 = load i8 %s_box_addr_51" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 647 'load' 'tempa_184' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln198_9 = zext i8 %tempa_182" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 648 'zext' 'zext_ln198_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 649 [1/1] (0.00ns)   --->   "%s_box_addr_52 = getelementptr i8 %s_box, i64 0, i64 %zext_ln198_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 649 'getelementptr' 's_box_addr_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 650 [2/2] (1.35ns)   --->   "%tempa_185 = load i8 %s_box_addr_52" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 650 'load' 'tempa_185' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln199_9 = zext i8 %tempa_183" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 651 'zext' 'zext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 652 [1/1] (0.00ns)   --->   "%s_box_addr_53 = getelementptr i8 %s_box, i64 0, i64 %zext_ln199_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 652 'getelementptr' 's_box_addr_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 653 [2/2] (1.35ns)   --->   "%tempa_186 = load i8 %s_box_addr_53" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 653 'load' 'tempa_186' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i8 %tempa_180" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 654 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 655 [1/1] (0.00ns)   --->   "%s_box_addr_54 = getelementptr i8 %s_box, i64 0, i64 %zext_ln200_9" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 655 'getelementptr' 's_box_addr_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 656 [2/2] (1.35ns)   --->   "%tempa_187 = load i8 %s_box_addr_54" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 656 'load' 'tempa_187' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 3.30>
ST_11 : Operation 657 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:162]   --->   Operation 657 'specpipeline' 'specpipeline_ln162' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 658 [1/2] (1.35ns)   --->   "%tempa_184 = load i8 %s_box_addr_51" [AES_AntonioMateo/DIseno/AES_accel.cpp:197]   --->   Operation 658 'load' 'tempa_184' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 659 [1/2] (1.35ns)   --->   "%tempa_185 = load i8 %s_box_addr_52" [AES_AntonioMateo/DIseno/AES_accel.cpp:198]   --->   Operation 659 'load' 'tempa_185' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 660 [1/2] (1.35ns)   --->   "%tempa_186 = load i8 %s_box_addr_53" [AES_AntonioMateo/DIseno/AES_accel.cpp:199]   --->   Operation 660 'load' 'tempa_186' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 661 [1/2] (1.35ns)   --->   "%tempa_187 = load i8 %s_box_addr_54" [AES_AntonioMateo/DIseno/AES_accel.cpp:200]   --->   Operation 661 'load' 'tempa_187' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 662 [1/1] (0.38ns)   --->   "%tempa_188 = xor i8 %tempa_184, i8 54" [AES_AntonioMateo/DIseno/AES_accel.cpp:203]   --->   Operation 662 'xor' 'tempa_188' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 663 [1/1] (0.38ns)   --->   "%tempa_189 = xor i8 %tempa_188, i8 %tempa_168" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 663 'xor' 'tempa_189' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 664 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_20 = getelementptr i8 %RoundKey_0, i64 0, i64 20" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 664 'getelementptr' 'RoundKey_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 665 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_20 = getelementptr i8 %RoundKey_1, i64 0, i64 20" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 665 'getelementptr' 'RoundKey_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 666 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_20 = getelementptr i8 %RoundKey_2, i64 0, i64 20" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 666 'getelementptr' 'RoundKey_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 667 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_20 = getelementptr i8 %RoundKey_3, i64 0, i64 20" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 667 'getelementptr' 'RoundKey_3_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 668 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_20 = getelementptr i8 %RoundKey_4, i64 0, i64 20" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 668 'getelementptr' 'RoundKey_4_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 669 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_20 = getelementptr i8 %RoundKey_5, i64 0, i64 20" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 669 'getelementptr' 'RoundKey_5_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 670 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_20 = getelementptr i8 %RoundKey_6, i64 0, i64 20" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 670 'getelementptr' 'RoundKey_6_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 671 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_20 = getelementptr i8 %RoundKey_7, i64 0, i64 20" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 671 'getelementptr' 'RoundKey_7_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 672 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_189, i5 %RoundKey_0_addr_20" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 672 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 673 [1/1] (0.38ns)   --->   "%tempa_190 = xor i8 %tempa_185, i8 %tempa_169" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 673 'xor' 'tempa_190' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 674 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_190, i5 %RoundKey_1_addr_20" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 674 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 675 [1/1] (0.38ns)   --->   "%tempa_191 = xor i8 %tempa_186, i8 %tempa_170" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 675 'xor' 'tempa_191' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 676 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_191, i5 %RoundKey_2_addr_20" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 676 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 677 [1/1] (0.38ns)   --->   "%tempa_192 = xor i8 %tempa_187, i8 %tempa_171" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 677 'xor' 'tempa_192' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 678 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_192, i5 %RoundKey_3_addr_20" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 678 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 679 [1/1] (0.38ns)   --->   "%tempa_193 = xor i8 %tempa_188, i8 %tempa_152" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 679 'xor' 'tempa_193' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 680 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_193, i5 %RoundKey_4_addr_20" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 680 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 681 [1/1] (0.38ns)   --->   "%tempa_194 = xor i8 %tempa_185, i8 %tempa_153" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 681 'xor' 'tempa_194' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 682 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_194, i5 %RoundKey_5_addr_20" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 682 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 683 [1/1] (0.38ns)   --->   "%tempa_195 = xor i8 %tempa_186, i8 %tempa_154" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 683 'xor' 'tempa_195' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 684 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_195, i5 %RoundKey_6_addr_20" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 684 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 685 [1/1] (0.38ns)   --->   "%tempa_196 = xor i8 %tempa_187, i8 %tempa_155" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 685 'xor' 'tempa_196' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 686 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_196, i5 %RoundKey_7_addr_20" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 686 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 687 [1/1] (0.38ns)   --->   "%tempa_197 = xor i8 %tempa_193, i8 %tempa_176" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 687 'xor' 'tempa_197' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 688 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_21 = getelementptr i8 %RoundKey_0, i64 0, i64 21" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 688 'getelementptr' 'RoundKey_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 689 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_21 = getelementptr i8 %RoundKey_1, i64 0, i64 21" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 689 'getelementptr' 'RoundKey_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 690 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_21 = getelementptr i8 %RoundKey_2, i64 0, i64 21" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 690 'getelementptr' 'RoundKey_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 691 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_21 = getelementptr i8 %RoundKey_3, i64 0, i64 21" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 691 'getelementptr' 'RoundKey_3_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 692 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_21 = getelementptr i8 %RoundKey_4, i64 0, i64 21" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 692 'getelementptr' 'RoundKey_4_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 693 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_21 = getelementptr i8 %RoundKey_5, i64 0, i64 21" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 693 'getelementptr' 'RoundKey_5_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 694 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_21 = getelementptr i8 %RoundKey_6, i64 0, i64 21" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 694 'getelementptr' 'RoundKey_6_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 695 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_21 = getelementptr i8 %RoundKey_7, i64 0, i64 21" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 695 'getelementptr' 'RoundKey_7_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 696 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %tempa_197, i5 %RoundKey_0_addr_21" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 696 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 697 [1/1] (0.38ns)   --->   "%tempa_198 = xor i8 %tempa_194, i8 %tempa_177" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 697 'xor' 'tempa_198' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 698 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %tempa_198, i5 %RoundKey_1_addr_21" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 698 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 699 [1/1] (0.38ns)   --->   "%tempa_199 = xor i8 %tempa_195, i8 %tempa_178" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 699 'xor' 'tempa_199' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 700 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %tempa_199, i5 %RoundKey_2_addr_21" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 700 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 701 [1/1] (0.38ns)   --->   "%tempa_200 = xor i8 %tempa_196, i8 %tempa_179" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 701 'xor' 'tempa_200' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 702 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %tempa_200, i5 %RoundKey_3_addr_21" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 702 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 703 [1/1] (0.38ns)   --->   "%xor_ln210 = xor i8 %tempa_193, i8 %tempa_160" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 703 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 704 [1/1] (0.79ns)   --->   "%store_ln210 = store i8 %xor_ln210, i5 %RoundKey_4_addr_21" [AES_AntonioMateo/DIseno/AES_accel.cpp:210]   --->   Operation 704 'store' 'store_ln210' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 705 [1/1] (0.38ns)   --->   "%xor_ln211 = xor i8 %tempa_194, i8 %tempa_161" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 705 'xor' 'xor_ln211' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 706 [1/1] (0.79ns)   --->   "%store_ln211 = store i8 %xor_ln211, i5 %RoundKey_5_addr_21" [AES_AntonioMateo/DIseno/AES_accel.cpp:211]   --->   Operation 706 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 707 [1/1] (0.38ns)   --->   "%xor_ln212 = xor i8 %tempa_195, i8 %tempa_162" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 707 'xor' 'xor_ln212' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 708 [1/1] (0.79ns)   --->   "%store_ln212 = store i8 %xor_ln212, i5 %RoundKey_6_addr_21" [AES_AntonioMateo/DIseno/AES_accel.cpp:212]   --->   Operation 708 'store' 'store_ln212' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 709 [1/1] (0.38ns)   --->   "%xor_ln213 = xor i8 %tempa_196, i8 %tempa_163" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 709 'xor' 'xor_ln213' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 710 [1/1] (0.79ns)   --->   "%store_ln213 = store i8 %xor_ln213, i5 %RoundKey_7_addr_21" [AES_AntonioMateo/DIseno/AES_accel.cpp:213]   --->   Operation 710 'store' 'store_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 22> <RAM>
ST_11 : Operation 711 [1/1] (0.00ns)   --->   "%ret_ln215 = ret" [AES_AntonioMateo/DIseno/AES_accel.cpp:215]   --->   Operation 711 'ret' 'ret_ln215' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.352ns
The critical path consists of the following:
	wire read operation ('Key[13]', AES_AntonioMateo/DIseno/AES_accel.cpp:155) on port 'Key_13_read' (AES_AntonioMateo/DIseno/AES_accel.cpp:155) [29]  (0.000 ns)
	'getelementptr' operation 8 bit ('s_box_addr', AES_AntonioMateo/DIseno/AES_accel.cpp:197) [76]  (0.000 ns)
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [77]  (1.352 ns)

 <State 2>: 4.260ns
The critical path consists of the following:
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:198) on array 's_box' [80]  (1.352 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [98]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [106]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [122]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [130]  (0.389 ns)
	'getelementptr' operation 8 bit ('s_box_addr_19', AES_AntonioMateo/DIseno/AES_accel.cpp:197) [137]  (0.000 ns)
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [138]  (1.352 ns)

 <State 3>: 3.871ns
The critical path consists of the following:
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [138]  (1.352 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:203) [148]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210) [165]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210) [189]  (0.389 ns)
	'getelementptr' operation 8 bit ('s_box_addr_26', AES_AntonioMateo/DIseno/AES_accel.cpp:200) [207]  (0.000 ns)
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:200) on array 's_box' [208]  (1.352 ns)

 <State 4>: 3.871ns
The critical path consists of the following:
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:198) on array 's_box' [202]  (1.352 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [220]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [244]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [252]  (0.389 ns)
	'getelementptr' operation 8 bit ('s_box_addr_27', AES_AntonioMateo/DIseno/AES_accel.cpp:197) [259]  (0.000 ns)
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [260]  (1.352 ns)

 <State 5>: 3.482ns
The critical path consists of the following:
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [260]  (1.352 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:203) [270]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210) [311]  (0.389 ns)
	'getelementptr' operation 8 bit ('s_box_addr_34', AES_AntonioMateo/DIseno/AES_accel.cpp:200) [329]  (0.000 ns)
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:200) on array 's_box' [330]  (1.352 ns)

 <State 6>: 3.871ns
The critical path consists of the following:
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:198) on array 's_box' [324]  (1.352 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [342]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [366]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [374]  (0.389 ns)
	'getelementptr' operation 8 bit ('s_box_addr_35', AES_AntonioMateo/DIseno/AES_accel.cpp:197) [381]  (0.000 ns)
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [382]  (1.352 ns)

 <State 7>: 3.871ns
The critical path consists of the following:
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [382]  (1.352 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:203) [392]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210) [409]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210) [433]  (0.389 ns)
	'getelementptr' operation 8 bit ('s_box_addr_42', AES_AntonioMateo/DIseno/AES_accel.cpp:200) [451]  (0.000 ns)
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:200) on array 's_box' [452]  (1.352 ns)

 <State 8>: 3.871ns
The critical path consists of the following:
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:198) on array 's_box' [446]  (1.352 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [464]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [488]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [496]  (0.389 ns)
	'getelementptr' operation 8 bit ('s_box_addr_43', AES_AntonioMateo/DIseno/AES_accel.cpp:197) [503]  (0.000 ns)
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [504]  (1.352 ns)

 <State 9>: 3.482ns
The critical path consists of the following:
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [504]  (1.352 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:203) [514]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210) [555]  (0.389 ns)
	'getelementptr' operation 8 bit ('s_box_addr_50', AES_AntonioMateo/DIseno/AES_accel.cpp:200) [573]  (0.000 ns)
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:200) on array 's_box' [574]  (1.352 ns)

 <State 10>: 3.871ns
The critical path consists of the following:
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:198) on array 's_box' [568]  (1.352 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [586]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [610]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:211) [618]  (0.389 ns)
	'getelementptr' operation 8 bit ('s_box_addr_51', AES_AntonioMateo/DIseno/AES_accel.cpp:197) [625]  (0.000 ns)
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [626]  (1.352 ns)

 <State 11>: 3.309ns
The critical path consists of the following:
	'load' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:197) on array 's_box' [626]  (1.352 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:203) [636]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210) [653]  (0.389 ns)
	'xor' operation 8 bit ('tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210) [661]  (0.389 ns)
	'store' operation 0 bit ('store_ln210', AES_AntonioMateo/DIseno/AES_accel.cpp:210) of variable 'tempa', AES_AntonioMateo/DIseno/AES_accel.cpp:210 on array 'RoundKey_0' [670]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
