Allegro Constraint Manager Report
---------------------------------
       Output File: \\synofiles.synology.com\HW\Personal_folder\EE\JackyLin_project\BRD\consmgr_RS1625XS+_0903_Lenght.rpt
              Date: September 03, 2024  11:55:00 AM
       Application: OrCAD PCB Designer Professional 17.2
            Design: RS1625XS+_V10_BRD_0903
        Worksheets: Total Etch Length
       Name Filter: Diff Pair
      Run Analysis: Off
        DRC Status: Out of date
   Analysis Status: Any

Net - Routing
================================================================================

Total Etch Length
-----------------
Objects                                                                    Total Etch Length                            Total Etch Length 
---------------------------------------------                              ------------------------------------------  ------------------------------------------
Type         S  Name                           Referenced Electrical CSet  Min-mil   Actual-mil      Margin-mil        Max-mil    Actual-mil      Margin-mil       Unrouted Net Length-mil  Routed/Manhattan Ratio-%
-----------  -  -----------------------------  --------------------------  --------  --------------  ----------------  ---------  --------------  ---------------  -----------------------  ------------------------
Design       -  RS1625XS+_V10_BRD_0903         -                           -         -               ** -16880.669 **  -          -               ** -1388.204 **  -                        -
  Diff Pair  -  CLK_100M_BCLK0_CPU_D           -                           4000.000  -               ** -703.051 **    20000.000  -               16698.581        -                        -
    XNet     -  CLK_100M_BCLK0_CPU_DN          -                           4000.000  ** 3296.949 **  ** -703.051 **    20000.000  3296.949        16703.051        -                        -
      Net    -  CLK_100M_BCLK0_CPU_DN          -                           4000.000  -               -                 20000.000  -               -                -                        -
      Net    -  CLK_100M_CLKGEN_BCLK0_DN       -                           4000.000  -               -                 20000.000  -               -                -                        -
    XNet     -  CLK_100M_BCLK0_CPU_DP          -                           4000.000  ** 3301.419 **  ** -698.581 **    20000.000  3301.419        16698.581        -                        -
      Net    -  CLK_100M_BCLK0_CPU_DP          -                           4000.000  -               -                 20000.000  -               -                -                        -
      Net    -  CLK_100M_CLKGEN_BCLK0_DP       -                           4000.000  -               -                 20000.000  -               -                -                        -
  Diff Pair  -  CLK_100M_CLKGEN_BCLK0          -                           4000.000  -               ** -3183.821 **   20000.000  -               19178.885        -                        -
    Net      -  CLK_100M_BCLK0_PCH_DN          -                           4000.000  ** 821.115 **   ** -3178.885 **   20000.000  821.115         19178.885        -                        -
    Net      -  CLK_100M_BCLK0_PCH_DP          -                           4000.000  ** 816.179 **   ** -3183.821 **   20000.000  816.179         19183.821        -                        -

