// Seed: 1295575966
module module_0 (
    output uwire id_0,
    output tri1  id_1,
    output wor   id_2
);
  assign id_1 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input tri id_2,
    output tri id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_33 = 32'd49,
    parameter id_37 = 32'd3
) (
    input tri0 id_0,
    output wire id_1,
    input tri0 id_2,
    output wire id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6,
    output wand id_7,
    output uwire id_8,
    output wor id_9,
    input supply1 id_10,
    input uwire id_11,
    output supply1 id_12,
    input wor id_13,
    input supply0 id_14,
    output uwire id_15,
    output uwire id_16,
    input wand id_17,
    input wand id_18,
    output tri0 id_19,
    input tri1 id_20,
    input supply0 id_21#(
        .id_35 (1),
        .id_36 (1),
        ._id_37(1 | -1 | -1'b0),
        .id_38 (-1),
        .id_39 (1),
        .id_40 (1),
        .id_41 (-1),
        .id_42 (1),
        .id_43 ({1'b0, 1'b0})
    ),
    input tri0 id_22,
    input wire id_23,
    output wand id_24,
    input supply1 id_25,
    input wand id_26,
    input tri id_27,
    output supply0 id_28,
    input tri1 id_29,
    output wire id_30,
    input wand id_31,
    input wire id_32,
    output wor _id_33
);
  wire id_44;
  wire id_45;
  wire [-1 'b0 : -1 'b0] id_46;
  assign id_24 = 1'b0;
  wire id_47;
  assign id_8 = -1;
  module_0 modCall_1 (
      id_16,
      id_9,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_16 = 1;
  assign id_41 = 1 ? id_47 : 1;
  assign id_41 = id_32;
  logic [1 : -1] id_48;
  ;
  wire id_49, id_50;
  parameter id_51 = 1 !=? -1;
  integer [id_33  ?  1 : id_37  ?  id_33 : id_37 : 1 'd0] id_52;
  ;
endmodule
