{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634874266183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634874266187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 23:44:25 2021 " "Processing started: Thu Oct 21 23:44:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634874266187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634874266187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombinedASU -c CombinedASU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombinedASU -c CombinedASU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634874266188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1634874266568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU " "Found entity 1: CombinedASU" {  } { { "CombinedASU.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3/CombinedASU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634874266793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634874266793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedASU " "Elaborating entity \"CombinedASU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634874266964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ASU.vhd 2 1 " "Using design file ASU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634874267594 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634874267594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634874267594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASU ASU:inst " "Elaborating entity \"ASU\" for hierarchy \"ASU:inst\"" {  } { { "CombinedASU.bdf" "inst" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3/CombinedASU.bdf" { { 88 392 560 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634874267599 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Overflow ASU.vhd(9) " "VHDL Signal Declaration warning at ASU.vhd(9): used implicit default value for signal \"Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1634874267601 "|CombinedASU|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ASU.vhd(18) " "VHDL Process Statement warning at ASU.vhd(18): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634874267601 "|CombinedASU|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ASU.vhd(18) " "VHDL Process Statement warning at ASU.vhd(18): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634874267601 "|CombinedASU|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ASU.vhd(19) " "VHDL Process Statement warning at ASU.vhd(19): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634874267601 "|CombinedASU|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ASU.vhd(20) " "VHDL Process Statement warning at ASU.vhd(20): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634874267601 "|CombinedASU|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ASU.vhd(23) " "VHDL Process Statement warning at ASU.vhd(23): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634874267601 "|CombinedASU|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ASU.vhd(23) " "VHDL Process Statement warning at ASU.vhd(23): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634874267602 "|CombinedASU|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ASU.vhd(24) " "VHDL Process Statement warning at ASU.vhd(24): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634874267602 "|CombinedASU|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ASU.vhd(25) " "VHDL Process Statement warning at ASU.vhd(25): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/ASU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634874267602 "|CombinedASU|ASU:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "sseg.vhd 2 1 " "Using design file sseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634874267686 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634874267686 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634874267686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst2 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst2\"" {  } { { "CombinedASU.bdf" "inst2" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3/CombinedASU.bdf" { { 104 736 912 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634874267688 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ASU:inst\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ASU:inst\|Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0" { Text "/CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634874267964 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1634874267964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASU:inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"ASU:inst\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634874268113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASU:inst\|lpm_add_sub:Add0 " "Instantiated megafunction \"ASU:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634874268113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634874268113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634874268113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634874268113 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634874268113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_npi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_npi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_npi " "Found entity 1: add_sub_npi" {  } { { "db/add_sub_npi.tdf" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3/db/add_sub_npi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634874268210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634874268210 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[0\] GND " "Pin \"ledss\[0\]\" is stuck at GND" {  } { { "CombinedASU.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3/CombinedASU.bdf" { { 200 1048 1224 216 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634874268543 "|CombinedASU|ledss[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[1\] GND " "Pin \"ledss\[1\]\" is stuck at GND" {  } { { "CombinedASU.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3/CombinedASU.bdf" { { 200 1048 1224 216 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634874268543 "|CombinedASU|ledss[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[2\] GND " "Pin \"ledss\[2\]\" is stuck at GND" {  } { { "CombinedASU.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3/CombinedASU.bdf" { { 200 1048 1224 216 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634874268543 "|CombinedASU|ledss[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[3\] GND " "Pin \"ledss\[3\]\" is stuck at GND" {  } { { "CombinedASU.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3/CombinedASU.bdf" { { 200 1048 1224 216 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634874268543 "|CombinedASU|ledss[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[4\] GND " "Pin \"ledss\[4\]\" is stuck at GND" {  } { { "CombinedASU.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3/CombinedASU.bdf" { { 200 1048 1224 216 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634874268543 "|CombinedASU|ledss[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[5\] GND " "Pin \"ledss\[5\]\" is stuck at GND" {  } { { "CombinedASU.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3/CombinedASU.bdf" { { 200 1048 1224 216 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634874268543 "|CombinedASU|ledss[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634874268543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634874268935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634874268935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634874269161 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634874269161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634874269161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634874269161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634874269250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 23:44:29 2021 " "Processing ended: Thu Oct 21 23:44:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634874269250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634874269250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634874269250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634874269250 ""}
