/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [2:0] _02_;
  wire [22:0] _03_;
  wire [14:0] _04_;
  wire [2:0] _05_;
  reg [12:0] _06_;
  reg [2:0] _07_;
  reg [2:0] _08_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [26:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_24z;
  wire [22:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [27:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[30] | ~(in_data[6]);
  assign celloutsig_1_13z = { _01_[3], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_10z } + celloutsig_1_7z[5:2];
  assign celloutsig_0_19z = _02_ + { celloutsig_0_6z[7:6], celloutsig_0_2z };
  assign celloutsig_0_26z = { in_data[91:84], celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_17z } + { celloutsig_0_4z[4:1], celloutsig_0_3z, _03_[17:16], _02_, _03_[12:7], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_14z };
  reg [10:0] _13_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 11'h000;
    else _13_ <= in_data[38:28];
  assign { _03_[17:16], _02_, _03_[12:7] } = _13_;
  reg [14:0] _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 15'h0000;
    else _14_ <= { in_data[137:130], celloutsig_1_0z };
  assign { _04_[14:5], _01_[3], _04_[3:0] } = _14_;
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 3'h0;
    else _15_ <= celloutsig_1_0z[6:4];
  assign { _05_[2:1], _00_ } = _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 13'h0000;
    else _06_ <= { celloutsig_1_8z[14:3], celloutsig_1_10z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 3'h0;
    else _07_ <= { celloutsig_0_1z[1:0], celloutsig_0_3z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 3'h0;
    else _08_ <= { in_data[10:9], celloutsig_0_9z };
  assign celloutsig_0_38z = { _08_, celloutsig_0_31z } > { celloutsig_0_13z[13], celloutsig_0_19z };
  assign celloutsig_1_11z = celloutsig_1_8z[12:3] > { celloutsig_1_7z[7:3], celloutsig_1_4z, _05_[2:1], _00_, celloutsig_1_9z };
  assign celloutsig_1_12z = { in_data[121:111], celloutsig_1_4z } > { in_data[152:144], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_16z = { in_data[165:150], celloutsig_1_11z } > { in_data[150:137], celloutsig_1_15z };
  assign celloutsig_0_14z = { celloutsig_0_13z[8:2], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_11z, _07_ } > { celloutsig_0_13z[17:3], celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_6z[16:14] > { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_4z[4:1], celloutsig_0_2z, celloutsig_0_7z } > { celloutsig_0_1z[1:0], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_9z, _08_ };
  assign celloutsig_1_18z = { in_data[146:134], celloutsig_1_12z } && { celloutsig_1_13z[3:2], celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_0z };
  assign celloutsig_0_31z = celloutsig_0_6z[14:10] && celloutsig_0_6z[17:13];
  assign celloutsig_1_0z = in_data[149:143] * in_data[177:171];
  assign celloutsig_1_2z = celloutsig_1_0z[5:2] * in_data[108:105];
  assign celloutsig_1_5z = celloutsig_1_2z[2:0] * { _05_[2:1], celloutsig_1_4z };
  assign celloutsig_0_24z = { celloutsig_0_6z[19], _07_, _07_, celloutsig_0_11z } * { celloutsig_0_6z[14:9], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_18z[6:0], celloutsig_0_9z } * { celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_1_10z = celloutsig_1_7z[6:0] != { celloutsig_1_0z[6:3], celloutsig_1_5z };
  assign celloutsig_0_8z = { _02_[0], _03_[12:10] } != { in_data[24], _07_ };
  assign celloutsig_0_17z = { celloutsig_0_1z[1], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z, _07_, celloutsig_0_1z } != { _03_[17:16], _02_, _03_[12:7] };
  assign celloutsig_0_2z = _03_[10:8] != in_data[62:60];
  assign celloutsig_1_6z = { in_data[123:110], _05_[2:1], _00_ } !== { _04_[13:5], _01_[3], _04_[3:0], celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_6z[25:11], celloutsig_0_1z } !== celloutsig_0_6z[23:5];
  assign celloutsig_0_10z = { celloutsig_0_4z[4], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z } !== { _03_[11:7], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_15z = ~ { celloutsig_1_13z[3:2], celloutsig_1_4z };
  assign celloutsig_0_16z = ~ { celloutsig_0_7z[1:0], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_6z[27:2], celloutsig_0_11z } | celloutsig_0_6z[27:1];
  assign celloutsig_0_1z = { _03_[17:16], _02_[2:1] } | in_data[50:47];
  assign celloutsig_1_4z = | { in_data[128:103], celloutsig_1_2z, _05_[2:1], _00_ };
  assign celloutsig_1_9z = | { _05_[2:1], _00_ };
  assign celloutsig_0_11z = | celloutsig_0_6z[18:16];
  assign celloutsig_1_7z = { _04_[10:5], _01_[3], _04_[3:2] } << { in_data[179:174], _05_[2:1], _00_ };
  assign celloutsig_0_6z = { in_data[31:22], _07_, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, _03_[17:16], _02_, _03_[12:7] } << { _03_[8], celloutsig_0_1z, celloutsig_0_4z, _03_[17:16], _02_, _03_[12:7], celloutsig_0_4z };
  assign celloutsig_0_39z = { celloutsig_0_28z[3:1], celloutsig_0_8z, celloutsig_0_20z } >> celloutsig_0_27z[4:0];
  assign celloutsig_1_19z = { _06_[8:2], celloutsig_1_6z, celloutsig_1_16z } >> { celloutsig_1_8z[15:10], celloutsig_1_15z };
  assign celloutsig_0_7z = { _07_[0], celloutsig_0_2z, celloutsig_0_2z } >> in_data[9:7];
  assign celloutsig_0_4z = { _03_[10], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } >>> in_data[41:36];
  assign celloutsig_1_8z = { in_data[190:182], _05_[2:1], _00_, celloutsig_1_2z } ^ { _04_[10:8], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_18z = { _07_, _08_, celloutsig_0_11z, celloutsig_0_10z } ^ { celloutsig_0_6z[6:5], celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_24z[6:4], celloutsig_0_4z, _07_ } ^ { celloutsig_0_26z[19:12], celloutsig_0_16z, celloutsig_0_8z };
  assign _01_[2:0] = { celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_10z };
  assign { _03_[22:18], _03_[15:13], _03_[6:0] } = { celloutsig_0_4z[4:1], celloutsig_0_3z, _02_, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_14z };
  assign _04_[4] = _01_[3];
  assign _05_[0] = _00_;
  assign { out_data[128], out_data[104:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
