Analysis & Synthesis report for DE1_SoC
Thu Jun 02 15:23:09 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component|altsyncram_a0j1:auto_generated
 16. Parameter Settings for User Entity Instance: video_driver:v1
 17. Parameter Settings for User Entity Instance: video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i
 18. Parameter Settings for User Entity Instance: video_driver:v1|altera_up_avalon_video_vga_timing:video
 19. Parameter Settings for User Entity Instance: collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component
 20. Parameter Settings for Inferred Entity Instance: collisions:ballsLogicShrek|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: collisions:ballsLogicShrek|line_drawer:drawCircle|lpm_divide:Div0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "collisions:ballsLogicShrek"
 24. Port Connectivity Checks: "video_driver:v1|altera_up_avalon_video_vga_timing:video"
 25. Port Connectivity Checks: "video_driver:v1|CLOCK25_PLL:c25_gen"
 26. Port Connectivity Checks: "video_driver:v1"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 02 15:23:09 2022       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; DE1_SoC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 256                                         ;
; Total pins                      ; 96                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 320                                         ;
; Total DSP Blocks                ; 7                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+-------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                               ; Library     ;
+-------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; video_driver.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/video_driver.sv                     ;             ;
; altera_up_avalon_video_vga_timing.v ; yes             ; User Verilog HDL File            ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/altera_up_avalon_video_vga_timing.v ;             ;
; DE1_SoC.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv                          ;             ;
; CLOCK25_PLL.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/CLOCK25_PLL.v                       ; CLOCK25_PLL ;
; CLOCK25_PLL/CLOCK25_PLL_0002.v      ; yes             ; User Verilog HDL File            ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/CLOCK25_PLL/CLOCK25_PLL_0002.v      ; CLOCK25_PLL ;
; Click.sv                            ; yes             ; User SystemVerilog HDL File      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/Click.sv                            ;             ;
; line_drawer.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv                      ;             ;
; paddlePositions.mif                 ; yes             ; User Memory Initialization File  ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/paddlePositions.mif                 ;             ;
; paddlePositionsROM.v                ; yes             ; User Wizard-Generated File       ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/paddlePositionsROM.v                ;             ;
; collisions.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv                       ;             ;
; altera_pll.v                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                                        ;             ;
; altsyncram.tdf                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc               ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; aglobal170.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                      ;             ;
; a_rdenreg.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                          ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                          ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_a0j1.tdf              ; yes             ; Auto-Generated Megafunction      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/altsyncram_a0j1.tdf              ;             ;
; lpm_divide.tdf                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                      ;             ;
; abs_divider.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc                                                     ;             ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                 ;             ;
; db/lpm_divide_hbm.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/lpm_divide_hbm.tdf               ;             ;
; db/sign_div_unsign_nlh.tdf          ; yes             ; Auto-Generated Megafunction      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/sign_div_unsign_nlh.tdf          ;             ;
; db/alt_u_div_kve.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/alt_u_div_kve.tdf                ;             ;
; db/lpm_divide_6po.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/lpm_divide_6po.tdf               ;             ;
; db/abs_divider_fbg.tdf              ; yes             ; Auto-Generated Megafunction      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/abs_divider_fbg.tdf              ;             ;
; db/alt_u_div_eve.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/alt_u_div_eve.tdf                ;             ;
; db/lpm_abs_jn9.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/lpm_abs_jn9.tdf                  ;             ;
; db/lpm_abs_0p9.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/lpm_abs_0p9.tdf                  ;             ;
+-------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 469            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 843            ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 87             ;
;     -- 5 input functions                    ; 165            ;
;     -- 4 input functions                    ; 101            ;
;     -- <=3 input functions                  ; 486            ;
;                                             ;                ;
; Dedicated logic registers                   ; 256            ;
;                                             ;                ;
; I/O pins                                    ; 96             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 320            ;
;                                             ;                ;
; Total DSP Blocks                            ; 7              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 152            ;
; Total fan-out                               ; 4099           ;
; Average fan-out                             ; 3.13           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Entity Name                       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SoC                                        ; 843 (173)           ; 256 (20)                  ; 320               ; 7          ; 96   ; 0            ; |DE1_SoC                                                                                                                                                ; DE1_SoC                           ; work         ;
;    |Click:onepress1|                            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|Click:onepress1                                                                                                                                ; Click                             ; work         ;
;    |Click:onepress2|                            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|Click:onepress2                                                                                                                                ; Click                             ; work         ;
;    |collisions:ballsLogicShrek|                 ; 552 (91)            ; 117 (33)                  ; 320               ; 3          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek                                                                                                                     ; collisions                        ; work         ;
;       |line_drawer:drawCircle|                  ; 387 (287)           ; 84 (84)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle                                                                                              ; line_drawer                       ; work         ;
;          |lpm_divide:Div0|                      ; 100 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|lpm_divide:Div0                                                                              ; lpm_divide                        ; work         ;
;             |lpm_divide_6po:auto_generated|     ; 100 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|lpm_divide:Div0|lpm_divide_6po:auto_generated                                                ; lpm_divide_6po                    ; work         ;
;                |abs_divider_fbg:divider|        ; 100 (20)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|lpm_divide:Div0|lpm_divide_6po:auto_generated|abs_divider_fbg:divider                        ; abs_divider_fbg                   ; work         ;
;                   |alt_u_div_eve:divider|       ; 74 (74)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|lpm_divide:Div0|lpm_divide_6po:auto_generated|abs_divider_fbg:divider|alt_u_div_eve:divider  ; alt_u_div_eve                     ; work         ;
;                   |lpm_abs_jn9:my_abs_den|      ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|lpm_divide:Div0|lpm_divide_6po:auto_generated|abs_divider_fbg:divider|lpm_abs_jn9:my_abs_den ; lpm_abs_jn9                       ; work         ;
;       |lpm_divide:Div0|                         ; 74 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|lpm_divide:Div0                                                                                                     ; lpm_divide                        ; work         ;
;          |lpm_divide_hbm:auto_generated|        ; 74 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                                       ; lpm_divide_hbm                    ; work         ;
;             |sign_div_unsign_nlh:divider|       ; 74 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                           ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_kve:divider|          ; 74 (74)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                     ; alt_u_div_kve                     ; work         ;
;       |paddlePositionsROM:ranges|               ; 0 (0)               ; 0 (0)                     ; 320               ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|paddlePositionsROM:ranges                                                                                           ; paddlePositionsROM                ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 320               ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component                                                           ; altsyncram                        ; work         ;
;             |altsyncram_a0j1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 320               ; 0          ; 0    ; 0            ; |DE1_SoC|collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component|altsyncram_a0j1:auto_generated                            ; altsyncram_a0j1                   ; work         ;
;    |video_driver:v1|                            ; 114 (72)            ; 115 (60)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|video_driver:v1                                                                                                                                ; video_driver                      ; work         ;
;       |CLOCK25_PLL:c25_gen|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen                                                                                                            ; CLOCK25_PLL                       ; CLOCK25_PLL  ;
;          |CLOCK25_PLL_0002:clock25_pll_inst|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst                                                                          ; CLOCK25_PLL_0002                  ; CLOCK25_PLL  ;
;             |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i                                                  ; altera_pll                        ; work         ;
;       |altera_up_avalon_video_vga_timing:video| ; 42 (42)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|video_driver:v1|altera_up_avalon_video_vga_timing:video                                                                                        ; altera_up_avalon_video_vga_timing ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+------------+------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                                                           ; Type       ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+--------------------------------------------------------------------------------------------------------------------------------+------------+------+--------------+--------------+--------------+--------------+------+---------------------+
; collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component|altsyncram_a0j1:auto_generated|ALTSYNCRAM ; M10K block ; ROM  ; 32           ; 10           ; --           ; --           ; 320  ; paddlePositions.mif ;
+--------------------------------------------------------------------------------------------------------------------------------+------------+------+--------------+--------------+--------------+--------------+------+---------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 3           ;
; Independent 18x18 plus 36         ; 2           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 7           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+----------------------+
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |DE1_SoC|collisions:ballsLogicShrek|paddlePositionsROM:ranges ; paddlePositionsROM.v ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen                  ; CLOCK25_PLL.v        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                                   ;
+----------------------------------------------------------+----------------------------------------------------------------------+
; y_paddle1_top[0,1]                                       ; Stuck at GND due to stuck port data_in                               ;
; y_paddle1_top[2,3]                                       ; Stuck at VCC due to stuck port data_in                               ;
; y_paddle1_top[4,5]                                       ; Stuck at GND due to stuck port data_in                               ;
; y_paddle1_top[6..8]                                      ; Stuck at VCC due to stuck port data_in                               ;
; y_paddle1_bottom[0..4]                                   ; Stuck at VCC due to stuck port data_in                               ;
; y_paddle1_bottom[5]                                      ; Stuck at GND due to stuck port data_in                               ;
; y_paddle1_bottom[6..8]                                   ; Stuck at VCC due to stuck port data_in                               ;
; collisions:ballsLogicShrek|ps[2..31]                     ; Stuck at GND due to stuck port data_in                               ;
; Click:onepress2|ps[2..31]                                ; Stuck at GND due to stuck port data_in                               ;
; Click:onepress1|ps[2..31]                                ; Stuck at GND due to stuck port data_in                               ;
; x_paddle1_left[0]                                        ; Stuck at GND due to stuck port data_in                               ;
; x_paddle1_right[0]                                       ; Stuck at GND due to stuck port data_in                               ;
; b[1..7]                                                  ; Merged with b[0]                                                     ;
; g[0..7]                                                  ; Merged with b[0]                                                     ;
; r[1..7]                                                  ; Merged with r[0]                                                     ;
; video_driver:v1|rout[1..7]                               ; Merged with video_driver:v1|rout[0]                                  ;
; video_driver:v1|bout[1..7]                               ; Merged with video_driver:v1|bout[0]                                  ;
; video_driver:v1|gout[0..7]                               ; Merged with video_driver:v1|bout[0]                                  ;
; collisions:ballsLogicShrek|y0[9,10]                      ; Merged with collisions:ballsLogicShrek|x0[10]                        ;
; collisions:ballsLogicShrek|line_drawer:drawCircle|x1[12] ; Merged with collisions:ballsLogicShrek|line_drawer:drawCircle|x1[11] ;
; collisions:ballsLogicShrek|x0[10]                        ; Stuck at GND due to stuck port data_in                               ;
; Total Number of Removed Registers = 158                  ;                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+-----------------------+---------------------------+--------------------------------------------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+-----------------------+---------------------------+--------------------------------------------------------------------------+
; Click:onepress2|ps[3] ; Stuck at GND              ; x_paddle1_left[0], x_paddle1_right[0], collisions:ballsLogicShrek|x0[10] ;
;                       ; due to stuck port data_in ;                                                                          ;
+-----------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 256   ;
; Number of registers using Synchronous Clear  ; 104   ;
; Number of registers using Synchronous Load   ; 44    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|r[0]                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_SoC|video_driver:v1|yt[5]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE1_SoC|x_paddle1_right[3]                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|counter[1] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|x[1]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|y[8]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|y[10]      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|y1[11]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|y1[8]      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|x[1]                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|xd[0]                                        ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |DE1_SoC|collisions:ballsLogicShrek|y0[1]                             ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|y[1]                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|yd[6]                                        ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|x1[9]      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC|collisions:ballsLogicShrek|line_drawer:drawCircle|error[6]   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|collisions:ballsLogicShrek|currentSlope[3]                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component|altsyncram_a0j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:v1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 640   ; Signed Integer                      ;
; HEIGHT         ; 480   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                       ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                                     ;
; pll_type                             ; General                ; String                                                                     ;
; pll_subtype                          ; General                ; String                                                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                             ;
; operation_mode                       ; direct                 ; String                                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                                             ;
; data_rate                            ; 0                      ; Signed Integer                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                             ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                             ;
; clock_name_0                         ;                        ; String                                                                     ;
; clock_name_1                         ;                        ; String                                                                     ;
; clock_name_2                         ;                        ; String                                                                     ;
; clock_name_3                         ;                        ; String                                                                     ;
; clock_name_4                         ;                        ; String                                                                     ;
; clock_name_5                         ;                        ; String                                                                     ;
; clock_name_6                         ;                        ; String                                                                     ;
; clock_name_7                         ;                        ; String                                                                     ;
; clock_name_8                         ;                        ; String                                                                     ;
; clock_name_global_0                  ; false                  ; String                                                                     ;
; clock_name_global_1                  ; false                  ; String                                                                     ;
; clock_name_global_2                  ; false                  ; String                                                                     ;
; clock_name_global_3                  ; false                  ; String                                                                     ;
; clock_name_global_4                  ; false                  ; String                                                                     ;
; clock_name_global_5                  ; false                  ; String                                                                     ;
; clock_name_global_6                  ; false                  ; String                                                                     ;
; clock_name_global_7                  ; false                  ; String                                                                     ;
; clock_name_global_8                  ; false                  ; String                                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                             ;
; pll_slf_rst                          ; false                  ; String                                                                     ;
; pll_bw_sel                           ; low                    ; String                                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                     ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:v1|altera_up_avalon_video_vga_timing:video ;
+-------------------------+------------+---------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                          ;
+-------------------------+------------+---------------------------------------------------------------+
; CW                      ; 9          ; Signed Integer                                                ;
; H_ACTIVE                ; 640        ; Signed Integer                                                ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                ;
; H_SYNC                  ; 96         ; Signed Integer                                                ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                ;
; H_TOTAL                 ; 800        ; Signed Integer                                                ;
; V_ACTIVE                ; 480        ; Signed Integer                                                ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                ;
; V_SYNC                  ; 2          ; Signed Integer                                                ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                ;
; V_TOTAL                 ; 525        ; Signed Integer                                                ;
; PW                      ; 10         ; Signed Integer                                                ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                               ;
; LW                      ; 10         ; Signed Integer                                                ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                               ;
+-------------------------+------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; paddlePositions.mif  ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_a0j1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: collisions:ballsLogicShrek|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: collisions:ballsLogicShrek|line_drawer:drawCircle|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_6po ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                    ;
; Entity Instance                           ; collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                  ;
;     -- WIDTH_A                            ; 10                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "collisions:ballsLogicShrek"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; x[10]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y[10..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_driver:v1|altera_up_avalon_video_vga_timing:video"                                                  ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; red_to_vga_display[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; green_to_vga_display[9..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; blue_to_vga_display[9..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_select               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; end_of_frame               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_c_sync                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_data_enable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_red[9..8]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_green[9..8]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_blue[9..8]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_color_data             ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_driver:v1|CLOCK25_PLL:c25_gen"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "video_driver:v1" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; reset ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 256                         ;
;     ENA               ; 54                          ;
;     ENA SCLR          ; 50                          ;
;     ENA SLD           ; 44                          ;
;     SCLR              ; 54                          ;
;     plain             ; 54                          ;
; arriav_lcell_comb     ; 844                         ;
;     arith             ; 363                         ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 164                         ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 86                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 376                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 82                          ;
;         5 data inputs ; 79                          ;
;         6 data inputs ; 87                          ;
;     shared            ; 101                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 7                           ;
; boundary_port         ; 96                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 25.20                       ;
; Average LUT depth     ; 9.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jun 02 15:22:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file video_driver.sv
    Info (12023): Found entity 1: video_driver File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/video_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/altera_up_avalon_video_vga_timing.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock25_pll.v
    Info (12023): Found entity 1: CLOCK25_PLL File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/CLOCK25_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock25_pll/clock25_pll_0002.v
    Info (12023): Found entity 1: CLOCK25_PLL_0002 File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file click.sv
    Info (12023): Found entity 1: Click File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/Click.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file line_drawer.sv
    Info (12023): Found entity 1: line_drawer File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 19
    Info (12023): Found entity 2: line_drawer_testbench File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 128
Info (12021): Found 1 design units, including 1 entities, in source file paddlepositionsrom.v
    Info (12023): Found entity 1: paddlePositionsROM File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/paddlePositionsROM.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file collisions.sv
    Info (12023): Found entity 1: collisions File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 1
    Info (12023): Found entity 2: collisions_testbench File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 122
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(64): truncated value with size 32 to match size of target (10) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv Line: 64
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(65): truncated value with size 32 to match size of target (10) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv Line: 65
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(67): truncated value with size 32 to match size of target (10) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv Line: 67
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(68): truncated value with size 32 to match size of target (10) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv Line: 68
Info (12128): Elaborating entity "video_driver" for hierarchy "video_driver:v1" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv Line: 26
Info (12128): Elaborating entity "CLOCK25_PLL" for hierarchy "video_driver:v1|CLOCK25_PLL:c25_gen" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/video_driver.sv Line: 47
Info (12128): Elaborating entity "CLOCK25_PLL_0002" for hierarchy "video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/CLOCK25_PLL.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "video_driver:v1|altera_up_avalon_video_vga_timing:video" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/video_driver.sv Line: 147
Info (12128): Elaborating entity "Click" for hierarchy "Click:onepress1" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv Line: 43
Info (12128): Elaborating entity "collisions" for hierarchy "collisions:ballsLogicShrek" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv Line: 100
Warning (10230): Verilog HDL assignment warning at collisions.sv(29): truncated value with size 11 to match size of target (10) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 29
Warning (10230): Verilog HDL assignment warning at collisions.sv(29): truncated value with size 11 to match size of target (9) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 29
Warning (10230): Verilog HDL assignment warning at collisions.sv(31): truncated value with size 32 to match size of target (10) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 31
Warning (10230): Verilog HDL assignment warning at collisions.sv(73): truncated value with size 32 to match size of target (4) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 73
Warning (10230): Verilog HDL assignment warning at collisions.sv(81): truncated value with size 32 to match size of target (4) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 81
Warning (10230): Verilog HDL assignment warning at collisions.sv(98): truncated value with size 10 to match size of target (5) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 98
Warning (10230): Verilog HDL assignment warning at collisions.sv(103): truncated value with size 32 to match size of target (4) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 103
Warning (10230): Verilog HDL assignment warning at collisions.sv(105): truncated value with size 10 to match size of target (4) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 105
Warning (10230): Verilog HDL assignment warning at collisions.sv(107): truncated value with size 10 to match size of target (4) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 107
Info (12128): Elaborating entity "paddlePositionsROM" for hierarchy "collisions:ballsLogicShrek|paddlePositionsROM:ranges" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 114
Info (12128): Elaborating entity "altsyncram" for hierarchy "collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/paddlePositionsROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/paddlePositionsROM.v Line: 82
Info (12133): Instantiated megafunction "collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/paddlePositionsROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "paddlePositions.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a0j1.tdf
    Info (12023): Found entity 1: altsyncram_a0j1 File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/altsyncram_a0j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a0j1" for hierarchy "collisions:ballsLogicShrek|paddlePositionsROM:ranges|altsyncram:altsyncram_component|altsyncram_a0j1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "line_drawer" for hierarchy "collisions:ballsLogicShrek|line_drawer:drawCircle" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 116
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(40): truncated value with size 32 to match size of target (3) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 40
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(41): truncated value with size 32 to match size of target (3) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 41
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(42): truncated value with size 32 to match size of target (13) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 42
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(53): truncated value with size 32 to match size of target (13) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 53
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(55): truncated value with size 32 to match size of target (13) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 55
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(58): truncated value with size 32 to match size of target (13) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 58
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(60): truncated value with size 32 to match size of target (13) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 60
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(72): truncated value with size 13 to match size of target (12) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 72
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(75): truncated value with size 13 to match size of target (12) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 75
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(78): truncated value with size 13 to match size of target (12) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 78
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(81): truncated value with size 13 to match size of target (12) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 81
Warning (10230): Verilog HDL assignment warning at line_drawer.sv(90): truncated value with size 32 to match size of target (24) File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 90
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "collisions:ballsLogicShrek|Div0" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "collisions:ballsLogicShrek|line_drawer:drawCircle|Div0" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 60
Info (12130): Elaborated megafunction instantiation "collisions:ballsLogicShrek|lpm_divide:Div0" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 31
Info (12133): Instantiated megafunction "collisions:ballsLogicShrek|lpm_divide:Div0" with the following parameter: File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions.sv Line: 31
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "collisions:ballsLogicShrek|line_drawer:drawCircle|lpm_divide:Div0" File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 60
Info (12133): Instantiated megafunction "collisions:ballsLogicShrek|line_drawer:drawCircle|lpm_divide:Div0" with the following parameter: File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv Line: 60
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6po.tdf
    Info (12023): Found entity 1: lpm_divide_6po File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/lpm_divide_6po.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_fbg.tdf
    Info (12023): Found entity 1: abs_divider_fbg File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/abs_divider_fbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/alt_u_div_eve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf
    Info (12023): Found entity 1: lpm_abs_jn9 File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/lpm_abs_jn9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0p9.tdf
    Info (12023): Found entity 1: lpm_abs_0p9 File: C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/db/lpm_abs_0p9.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 984 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 870 logic cells
    Info (21064): Implemented 10 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4909 megabytes
    Info: Processing ended: Thu Jun 02 15:23:09 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/output_files/DE1_SoC.map.smsg.


