// Seed: 953997179
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  tri   id_4;
  logic id_5;
  assign id_3 = id_1[1'b0] + 1;
  assign id_4 = (id_1);
  logic id_6;
  type_12(
      id_3, id_0, id_3
  );
endmodule
