        always @(posedge clk) rd_data_end <= #TCQ rd_data_end_ns;