2018-06-26 10:42:10,056 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:10,067 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:10,069 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:10,069 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:10,070 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:10,070 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:10,071 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:10,071 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:10,071 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:10,072 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.3\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
