Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Apr 14 20:34:19 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file ./report/hipaccRun_timing_routed.rpt
| Design       : hipaccRun
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 133 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.335        0.000                      0                14262        0.046        0.000                      0                14262        2.550        0.000                       0                  5446  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 3.330}        6.660           150.150         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.335        0.000                      0                14262        0.046        0.000                      0                14262        2.550        0.000                       0                  5446  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_6_reg_2634_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter6_tmp18_i_3_reg_2834_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (ap_clk rise@6.660ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 0.322ns (6.547%)  route 4.596ns (93.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 8.040 - 6.660 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5469, unset)         1.615     1.615    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X5Y135         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_6_reg_2634_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.269     1.884 f  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_6_reg_2634_reg[0]/Q
                         net (fo=5, routed)           0.874     2.758    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_6_reg_2634
    SLICE_X5Y136         LUT6 (Prop_lut6_I0_O)        0.053     2.811 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_enable_reg_pp0_iter2_i_1/O
                         net (fo=671, routed)         3.722     6.533    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_block_pp0_stage0_flag000110113_in
    SLICE_X52Y148        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter6_tmp18_i_3_reg_2834_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.660     6.660 r  
                                                      0.000     6.660 r  ap_clk (IN)
                         net (fo=5469, unset)         1.380     8.040    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X52Y148        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter6_tmp18_i_3_reg_2834_reg[24]/C
                         clock pessimism              0.082     8.122    
                         clock uncertainty           -0.035     8.087    
    SLICE_X52Y148        FDRE (Setup_fdre_C_CE)      -0.219     7.868    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter6_tmp18_i_3_reg_2834_reg[24]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  1.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_tmp_2_3_V_fu_178_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_7_1_fu_306_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.451%)  route 0.189ns (61.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5469, unset)         0.589     0.589    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X34Y150        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_tmp_2_3_V_fu_178_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y150        FDRE (Prop_fdre_C_Q)         0.118     0.707 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_tmp_2_3_V_fu_178_reg[33]/Q
                         net (fo=1, routed)           0.189     0.896    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_7_fu_1037_p4[30]
    SLICE_X34Y149        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_7_1_fu_306_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5469, unset)         0.810     0.810    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X34Y149        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_7_1_fu_306_reg[30]/C
                         clock pessimism              0.000     0.810    
    SLICE_X34Y149        FDRE (Hold_fdre_C_D)         0.040     0.850    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_7_1_fu_306_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.330 }
Period(ns):         6.660
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         6.660       3.368      DSP48_X0Y51    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         3.330       2.550      SLICE_X26Y142  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_2_V_fu_182_reg[100]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         3.330       2.550      SLICE_X22Y154  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_2_V_fu_170_reg[100]_srl2/CLK



