$date
	Sat Jun 14 20:26:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux_4x1 $end
$var wire 1 ! y $end
$var reg 4 " a [3:0] $end
$var reg 2 # s [1:0] $end
$scope module DUT $end
$var wire 4 $ a [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 ! y $end
$var wire 1 & j $end
$var wire 1 ' i $end
$scope module M1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * i $end
$var wire 1 + j $end
$var wire 1 , s $end
$var wire 1 - sn $end
$var wire 1 ' y $end
$upscope $end
$scope module M2 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 i $end
$var wire 1 1 j $end
$var wire 1 2 s $end
$var wire 1 3 sn $end
$var wire 1 & y $end
$upscope $end
$scope module M3 $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 4 i $end
$var wire 1 5 j $end
$var wire 1 6 s $end
$var wire 1 7 sn $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
17
06
05
14
13
02
01
00
0/
0.
1-
0,
0+
1*
0)
1(
1'
0&
b0 %
b1 $
b0 #
b1 "
1!
$end
#10000
0-
03
0*
1+
1,
12
0(
1)
b1 #
b1 %
b10 "
b10 $
#20000
15
1&
1!
10
04
0'
1-
13
07
0+
0,
02
16
0)
1.
b10 #
b10 %
b100 "
b100 $
#30000
0-
03
00
11
1,
12
0.
1/
b11 #
b11 %
b1000 "
b1000 $
#40000
14
1'
1*
10
1&
1!
1-
13
01
17
05
0,
02
06
1(
1)
1.
b0 #
b0 %
b1111 "
b1111 $
#50000
0*
00
0-
1+
03
11
1,
12
b1 #
b1 %
#60000
1!
1*
1'
10
1&
04
1-
0+
13
01
07
15
0,
02
16
b10 #
b10 %
#70000
0*
00
0-
1+
03
11
1,
12
b11 #
b11 %
#80000
0!
0'
0&
1-
13
17
05
0+
01
0,
02
06
0(
0)
0.
0/
b0 #
b0 %
b0 "
b0 $
#90000
0-
03
1,
12
b1 #
b1 %
#100000
1-
13
07
0,
02
16
b10 #
b10 %
#110000
0-
03
1,
12
b11 #
b11 %
#120000
