/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 272 176)
	(text "VGA" (rect 5 0 34 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 137 31 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk50Mhz" (rect 0 0 68 20)(font "Intel Clear" (font_size 8)))
		(text "clk50Mhz" (rect 21 27 89 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "read_pixel[7..0]" (rect 0 0 108 20)(font "Intel Clear" (font_size 8)))
		(text "read_pixel[7..0]" (rect 21 43 129 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "load" (rect 0 0 31 20)(font "Intel Clear" (font_size 8)))
		(text "load" (rect 21 59 52 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "rst" (rect 0 0 18 20)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 75 39 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "en" (rect 0 0 17 20)(font "Intel Clear" (font_size 8)))
		(text "en" (rect 21 91 38 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 256 32)
		(output)
		(text "hsync" (rect 0 0 41 20)(font "Intel Clear" (font_size 8)))
		(text "hsync" (rect 194 27 235 47)(font "Intel Clear" (font_size 8)))
		(line (pt 256 32)(pt 240 32))
	)
	(port
		(pt 256 48)
		(output)
		(text "vsync" (rect 0 0 40 20)(font "Intel Clear" (font_size 8)))
		(text "vsync" (rect 195 43 235 63)(font "Intel Clear" (font_size 8)))
		(line (pt 256 48)(pt 240 48))
	)
	(port
		(pt 256 64)
		(output)
		(text "r[2..0]" (rect 0 0 41 20)(font "Intel Clear" (font_size 8)))
		(text "r[2..0]" (rect 194 59 235 79)(font "Intel Clear" (font_size 8)))
		(line (pt 256 64)(pt 240 64)(line_width 3))
	)
	(port
		(pt 256 80)
		(output)
		(text "g[2..0]" (rect 0 0 43 20)(font "Intel Clear" (font_size 8)))
		(text "g[2..0]" (rect 192 75 235 95)(font "Intel Clear" (font_size 8)))
		(line (pt 256 80)(pt 240 80)(line_width 3))
	)
	(port
		(pt 256 96)
		(output)
		(text "b[1..0]" (rect 0 0 44 20)(font "Intel Clear" (font_size 8)))
		(text "b[1..0]" (rect 191 91 235 111)(font "Intel Clear" (font_size 8)))
		(line (pt 256 96)(pt 240 96)(line_width 3))
	)
	(port
		(pt 256 112)
		(output)
		(text "data_needed" (rect 0 0 93 20)(font "Intel Clear" (font_size 8)))
		(text "data_needed" (rect 142 107 235 127)(font "Intel Clear" (font_size 8)))
		(line (pt 256 112)(pt 240 112))
	)
	(drawing
		(rectangle (rect 16 16 240 144))
	)
)
