============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 15 2025  10:36:29 pm
  Module:                 Square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8 ps) Setup Check with Pin DATA_PATH/PIPELINE_STAGE1_input_reg_reg[15].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) valor_i[15]
          Clock: (R) clk
       Endpoint: (R) DATA_PATH/PIPELINE_STAGE1_input_reg_reg[15].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     440            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     540          100     
                                              
             Setup:-      16                  
       Uncertainty:-      50                  
     Required Time:=     474                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-      66                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             300             Square_root.sdc_line_30 

#-------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  valor_i[15]                                                  -       -     R     (arrival)      1  3.4   264     0     400    (-,-) 
  DATA_PATH/g5173__6131/Y                                      -       B->Y  R     CLKMX2X3       1  3.3    16    66     466    (-,-) 
  DATA_PATH/PIPELINE_STAGE1_input_reg_reg[15].dffn_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0     466    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

