
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nz264' on host 'en-ec-zhang-24.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed Nov 15 11:50:01 EST 2023
INFO: [HLS 200-10] In directory '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-1510] Running: open_project output.prj -reset 
INFO: [HLS 200-10] Opening and resetting project '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj'.
WARNING: [HLS 200-40] No /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: open_solution -reset solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_top test_atax 
INFO: [HLS 200-1510] Running: add_files test_atax.cpp 
INFO: [HLS 200-10] Adding design file 'test_atax.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
WARNING: [HLS 200-40] Cannot find test bench file 'host.cpp'
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -name ap_clk -period 3.33 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'test_atax.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (test_atax.cpp:31:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (test_atax.cpp:34:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (test_atax.cpp:37:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (test_atax.cpp:41:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.76 seconds. CPU system time: 1.8 seconds. Elapsed time: 22.88 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (test_atax.cpp:31:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (test_atax.cpp:34:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (test_atax.cpp:37:9)
INFO: [HLS 214-248] Applying array_partition to 'v3': Cyclic partitioning with factor 15 on dimension 1. (test_atax.cpp:39:8)
INFO: [HLS 214-248] Applying array_partition to 'v0': Cyclic partitioning with factor 15 on dimension 1. Cyclic partitioning with factor 10 on dimension 2. (test_atax.cpp:27:0)
INFO: [HLS 214-248] Applying array_partition to 'v1': Cyclic partitioning with factor 5 on dimension 1. (test_atax.cpp:27:0)
INFO: [HLS 214-248] Applying array_partition to 'v2': Cyclic partitioning with factor 10 on dimension 1. (test_atax.cpp:27:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.89 seconds. CPU system time: 0.65 seconds. Elapsed time: 5.71 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 528.180 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_2' (test_atax.cpp:59:29) in function 'test_atax'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_324_4' (test_atax.cpp:324:30) in function 'test_atax'.
INFO: [HLS 200-472] Inferring partial write operation for 'v3.3' (test_atax.cpp:45:16)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.4' (test_atax.cpp:46:25)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.5' (test_atax.cpp:47:25)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.6' (test_atax.cpp:48:25)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.7' (test_atax.cpp:49:25)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.8' (test_atax.cpp:50:25)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.9' (test_atax.cpp:51:25)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.10' (test_atax.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.11' (test_atax.cpp:53:25)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.12' (test_atax.cpp:54:25)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.13' (test_atax.cpp:55:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.14' (test_atax.cpp:56:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (test_atax.cpp:57:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (test_atax.cpp:237:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.1' (test_atax.cpp:243:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.2' (test_atax.cpp:249:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.3' (test_atax.cpp:255:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.4' (test_atax.cpp:261:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.5' (test_atax.cpp:267:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.6' (test_atax.cpp:273:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.7' (test_atax.cpp:279:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.8' (test_atax.cpp:285:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.9' (test_atax.cpp:291:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.10' (test_atax.cpp:297:28)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.11' (test_atax.cpp:303:28)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.12' (test_atax.cpp:309:28)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.13' (test_atax.cpp:315:28)
INFO: [HLS 200-472] Inferring partial write operation for 'v3.14' (test_atax.cpp:321:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 528.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_atax' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_atax_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 528.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 528.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_2_VITIS_LOOP_60_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 57, loop 'VITIS_LOOP_59_2_VITIS_LOOP_60_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.14 seconds; current allocated memory: 528.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 528.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_atax_Pipeline_VITIS_LOOP_324_4_VITIS_LOOP_325_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln327) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_324_4_VITIS_LOOP_325_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 96, loop 'VITIS_LOOP_324_4_VITIS_LOOP_325_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.82 seconds; current allocated memory: 592.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 592.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 592.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 592.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_atax_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_atax_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_5ns_4_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_atax_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 592.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3' pipeline 'VITIS_LOOP_59_2_VITIS_LOOP_60_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_109_32_1_1': 75 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_5ns_9_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 592.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_atax_Pipeline_VITIS_LOOP_324_4_VITIS_LOOP_325_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_atax_Pipeline_VITIS_LOOP_324_4_VITIS_LOOP_325_5' pipeline 'VITIS_LOOP_324_4_VITIS_LOOP_325_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_154_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1564_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_5ns_64_68_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_atax_Pipeline_VITIS_LOOP_324_4_VITIS_LOOP_325_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.48 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.71 seconds; current allocated memory: 592.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_7_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_8_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_8_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_8_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_8_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_8_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_8_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_8_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_8_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_8_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_8_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_9_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_9_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_9_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_9_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_9_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_9_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_9_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_9_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_9_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_9_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_10_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_10_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_10_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_10_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_10_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_10_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_10_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_10_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_10_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_10_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_11_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_11_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_11_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_11_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_11_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_11_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_11_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_11_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_11_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_11_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_12_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_12_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_12_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_12_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_12_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_12_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_12_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_12_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_12_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_12_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_13_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_13_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_13_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_13_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_13_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_13_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_13_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_13_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_13_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_13_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_14_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_14_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_14_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_14_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_14_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_14_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_14_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_14_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_14_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v0_14_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_atax/v2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_atax' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_atax'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.54 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.59 seconds; current allocated memory: 656.180 MB.
INFO: [RTMG 210-278] Implementing memory 'test_atax_v3_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_atax_v3_12_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.52 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.21 seconds; current allocated memory: 656.180 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.72 seconds. CPU system time: 0.09 seconds. Elapsed time: 8.94 seconds; current allocated memory: 656.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_atax.
INFO: [VLOG 209-307] Generating Verilog RTL for test_atax.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 424.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.11 seconds. CPU system time: 3.26 seconds. Elapsed time: 63.26 seconds; current allocated memory: 200.000 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'test_atax_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_atax_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'test_atax_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'test_atax_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_atax_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'test_atax_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 11:51:59 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module test_atax
## set language verilog
## set family virtexuplushbm
## set device xcu280
## set package -fsvh2892
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "3.330"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:test_atax:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project output.prj
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {test_atax_urem_9ns_5ns_4_13_1 test_atax_mul_mul_9ns_10ns_19_4_1 test_atax_flow_control_loop_pipe_sequential_init test_atax_fadd_32ns_32ns_32_7_full_dsp_1 test_atax_fmul_32ns_32ns_32_4_max_dsp_1 test_atax_urem_9ns_5ns_9_13_1 test_atax_mux_109_32_1_1 test_atax_mac_muladd_5ns_6ns_6ns_11_4_1 test_atax_urem_64s_5ns_64_68_1 test_atax_mul_64ns_66ns_129_5_1 test_atax_mux_1564_32_1_1 test_atax_mux_154_32_1_1 test_atax_mac_muladd_11s_6ns_6ns_11_4_1 test_atax_v3_RAM_T2P_BRAM_1R1W test_atax_v3_12_RAM_T2P_BRAM_1R1W test_atax_ctrl_s_axi}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_ctrl CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_ctrl/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3151.480 ; gain = 72.027 ; free physical = 179121 ; free virtual = 676790
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-11-15 11:52:35 EST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 15 11:52:35 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Nov 15 11:52:35 2023] Launched synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Nov 15 11:52:35 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 166128
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3758.020 ; gain = 338.781 ; free physical = 175585 ; free virtual = 673417
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-165876-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-165876-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3832.941 ; gain = 413.703 ; free physical = 176683 ; free virtual = 674516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3847.773 ; gain = 428.535 ; free physical = 176686 ; free virtual = 674519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3847.773 ; gain = 428.535 ; free physical = 176686 ; free virtual = 674519
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3847.777 ; gain = 0.000 ; free physical = 176677 ; free virtual = 674510
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/test_atax.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/test_atax.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3954.438 ; gain = 0.000 ; free physical = 176548 ; free virtual = 674381
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3954.438 ; gain = 0.000 ; free physical = 176547 ; free virtual = 674380
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3954.438 ; gain = 535.199 ; free physical = 176662 ; free virtual = 674495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3954.438 ; gain = 535.199 ; free physical = 176662 ; free virtual = 674495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3954.438 ; gain = 535.199 ; free physical = 176663 ; free virtual = 674495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3954.438 ; gain = 535.199 ; free physical = 176666 ; free virtual = 674499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3954.438 ; gain = 535.199 ; free physical = 176637 ; free virtual = 674475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 4256.270 ; gain = 837.031 ; free physical = 176120 ; free virtual = 673958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 4258.270 ; gain = 839.031 ; free physical = 176131 ; free virtual = 673969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 4278.309 ; gain = 859.070 ; free physical = 176129 ; free virtual = 673967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4284.250 ; gain = 865.012 ; free physical = 176129 ; free virtual = 673967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4284.250 ; gain = 865.012 ; free physical = 176129 ; free virtual = 673967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4284.250 ; gain = 865.012 ; free physical = 176129 ; free virtual = 673967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4284.250 ; gain = 865.012 ; free physical = 176129 ; free virtual = 673967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4284.250 ; gain = 865.012 ; free physical = 176129 ; free virtual = 673967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4284.250 ; gain = 865.012 ; free physical = 176129 ; free virtual = 673967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4284.250 ; gain = 865.012 ; free physical = 176129 ; free virtual = 673967
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 4284.250 ; gain = 758.348 ; free physical = 176165 ; free virtual = 674003
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4284.254 ; gain = 865.012 ; free physical = 176165 ; free virtual = 674003
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4284.254 ; gain = 0.000 ; free physical = 176255 ; free virtual = 674093
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4371.738 ; gain = 0.000 ; free physical = 176132 ; free virtual = 673970
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: aaed9ab2
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4371.738 ; gain = 1369.836 ; free physical = 176347 ; free virtual = 674185
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 11:59:06 2023...
[Wed Nov 15 11:59:17 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:05:19 ; elapsed = 00:06:42 . Memory (MB): peak = 3151.480 ; gain = 0.000 ; free physical = 178971 ; free virtual = 676804
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-11-15 11:59:17 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3739.840 ; gain = 0.000 ; free physical = 177742 ; free virtual = 675574
INFO: [Netlist 29-17] Analyzing 4453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/test_atax.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/test_atax.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3937.402 ; gain = 0.000 ; free physical = 177513 ; free virtual = 675346
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 95 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 42 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3937.402 ; gain = 785.922 ; free physical = 177513 ; free virtual = 675346
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-11-15 11:59:46 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/test_atax_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/test_atax_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/test_atax_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 5597.832 ; gain = 1660.430 ; free physical = 176170 ; free virtual = 674003
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/test_atax_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/test_atax_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/test_atax_failfast_synth.rpt
 -I- design metrics completed in 2 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 5 seconds
 -I- average fanout metrics completed in 4 seconds (0 modules)
 -I- non-FD high fanout nets completed in 3 seconds
 -I- path budgeting metrics completed in 5 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 2.47%  | OK     |
#  | FD                                                        | 50%       | 1.14%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.23%  | OK     |
#  | CARRY8                                                    | 25%       | 0.57%  | OK     |
#  | MUXF7                                                     | 15%       | 0.36%  | OK     |
#  | DSP                                                       | 80%       | 1.52%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.45%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.98%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 135    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/report/test_atax_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 22 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-11-15 12:00:53 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-11-15 12:00:53 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-11-15 12:00:53 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-11-15 12:00:53 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-11-15 12:00:53 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-11-15 12:00:53 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-11-15 12:00:54 EST
HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 0 960
HLS EXTRACTION: synth area_current: 0 32200 29815 137 18 0 1407 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1303680 LUT 32200 AVAIL_FF 2607360 FF 29815 AVAIL_DSP 9024 DSP 137 AVAIL_BRAM 4032 BRAM 18 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 1407 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/report/verilog/test_atax_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             output.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 12:00:54 EST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          32200
FF:           29815
DSP:            137
BRAM:            18
URAM:             0
LATCH:            0
SRL:           1407
CLB:              0

#=== Final timing ===
CP required:                     3.330
CP achieved post-synthesis:      2.323
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-11-15 12:00:54 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Nov 15 12:01:03 2023] Launched impl_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 6208.309 ; gain = 48.023 ; free physical = 175863 ; free virtual = 673715
[Wed Nov 15 12:01:03 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3511.430 ; gain = 0.000 ; free physical = 173868 ; free virtual = 671720
INFO: [Netlist 29-17] Analyzing 4453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4224.262 ; gain = 0.000 ; free physical = 173244 ; free virtual = 671096
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 95 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 42 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1.2 (64-bit) build 3605665
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4224.262 ; gain = 1218.387 ; free physical = 173255 ; free virtual = 671107
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4356.629 ; gain = 132.367 ; free physical = 173230 ; free virtual = 671083

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: da718561

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4356.629 ; gain = 0.000 ; free physical = 173226 ; free virtual = 671078

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_test_atax_Pipeline_VITIS_LOOP_43_1_fu_426/flow_control_loop_pipe_sequential_init_U/phi_mul_load_reg_2424[8]_i_1 into driver instance bd_0_i/hls_inst/inst/grp_test_atax_Pipeline_VITIS_LOOP_43_1_fu_426/flow_control_loop_pipe_sequential_init_U/phi_mul_load_reg_2424[7]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 22 inverter(s) to 337 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1af7cd495

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4521.766 ; gain = 24.016 ; free physical = 173150 ; free virtual = 671002
INFO: [Opt 31-389] Phase Retarget created 457 cells and removed 480 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10ed95e2b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4521.766 ; gain = 24.016 ; free physical = 173157 ; free virtual = 671009
INFO: [Opt 31-389] Phase Constant propagation created 112 cells and removed 183 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1558b81ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4521.766 ; gain = 24.016 ; free physical = 173155 ; free virtual = 671008
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 228 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1558b81ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4553.781 ; gain = 56.031 ; free physical = 173158 ; free virtual = 671010
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ffb91312

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4553.781 ; gain = 56.031 ; free physical = 173158 ; free virtual = 671010
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ffb91312

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4553.781 ; gain = 56.031 ; free physical = 173148 ; free virtual = 671001
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             457  |             480  |                                              0  |
|  Constant propagation         |             112  |             183  |                                              0  |
|  Sweep                        |               0  |             228  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4553.781 ; gain = 0.000 ; free physical = 173157 ; free virtual = 671010
Ending Logic Optimization Task | Checksum: 1b50eb652

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4553.781 ; gain = 56.031 ; free physical = 173157 ; free virtual = 671010

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 1b50eb652

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5208.312 ; gain = 0.000 ; free physical = 172819 ; free virtual = 670671
Ending Power Optimization Task | Checksum: 1b50eb652

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 5208.312 ; gain = 654.531 ; free physical = 172881 ; free virtual = 670734

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b50eb652

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5208.312 ; gain = 0.000 ; free physical = 172881 ; free virtual = 670734

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5208.312 ; gain = 0.000 ; free physical = 172881 ; free virtual = 670734
Ending Netlist Obfuscation Task | Checksum: 1b50eb652

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5208.312 ; gain = 0.000 ; free physical = 172881 ; free virtual = 670734
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 5208.312 ; gain = 984.051 ; free physical = 172881 ; free virtual = 670734
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 5208.312 ; gain = 0.000 ; free physical = 172763 ; free virtual = 670634
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 5850.629 ; gain = 642.316 ; free physical = 171989 ; free virtual = 669860
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5850.629 ; gain = 0.000 ; free physical = 171977 ; free virtual = 669849
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b908f233

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5850.629 ; gain = 0.000 ; free physical = 171975 ; free virtual = 669847
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5850.629 ; gain = 0.000 ; free physical = 171990 ; free virtual = 669862

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 209797a6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 5850.629 ; gain = 0.000 ; free physical = 172000 ; free virtual = 669872

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5f373243

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 6344.320 ; gain = 493.691 ; free physical = 171810 ; free virtual = 669681

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5f373243

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 6344.320 ; gain = 493.691 ; free physical = 171810 ; free virtual = 669681
Phase 1 Placer Initialization | Checksum: 5f373243

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 6344.320 ; gain = 493.691 ; free physical = 171790 ; free virtual = 669662

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 471f6bdf

Time (s): cpu = 00:01:32 ; elapsed = 00:00:43 . Memory (MB): peak = 6344.320 ; gain = 493.691 ; free physical = 171716 ; free virtual = 669588

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 471f6bdf

Time (s): cpu = 00:01:32 ; elapsed = 00:00:44 . Memory (MB): peak = 6344.320 ; gain = 493.691 ; free physical = 171723 ; free virtual = 669595

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 471f6bdf

Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 6851.297 ; gain = 1000.668 ; free physical = 171427 ; free virtual = 669298

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: f793c8a1

Time (s): cpu = 00:01:47 ; elapsed = 00:00:50 . Memory (MB): peak = 6883.309 ; gain = 1032.680 ; free physical = 171408 ; free virtual = 669280

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: f793c8a1

Time (s): cpu = 00:01:47 ; elapsed = 00:00:50 . Memory (MB): peak = 6883.309 ; gain = 1032.680 ; free physical = 171408 ; free virtual = 669280
Phase 2.1.1 Partition Driven Placement | Checksum: f793c8a1

Time (s): cpu = 00:01:47 ; elapsed = 00:00:50 . Memory (MB): peak = 6883.309 ; gain = 1032.680 ; free physical = 171423 ; free virtual = 669295
Phase 2.1 Floorplanning | Checksum: 5538edf1

Time (s): cpu = 00:01:47 ; elapsed = 00:00:50 . Memory (MB): peak = 6883.309 ; gain = 1032.680 ; free physical = 171423 ; free virtual = 669295

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6883.309 ; gain = 0.000 ; free physical = 171424 ; free virtual = 669296

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 5538edf1

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 6883.309 ; gain = 1032.680 ; free physical = 171427 ; free virtual = 669299

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 5538edf1

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 6883.309 ; gain = 1032.680 ; free physical = 171427 ; free virtual = 669299

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 5538edf1

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 6883.309 ; gain = 1032.680 ; free physical = 171427 ; free virtual = 669299

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1716 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 792 nets or LUTs. Breaked 0 LUT, combined 792 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 27 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 23 nets.  Re-placed 170 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 170 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 7519.422 ; gain = 0.000 ; free physical = 171436 ; free virtual = 669308
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_460/urem_9ns_5ns_9_13_1_U70/grp_fu_2960_p2[0]. Replicated 39 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_460/ap_CS_fsm_pp0_stage1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_460/ap_CS_fsm_pp0_stage3. Replicated 14 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_test_atax_Pipeline_VITIS_LOOP_324_4_VITIS_LOOP_325_5_fu_789/ap_CS_fsm_reg_n_0_[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_test_atax_Pipeline_VITIS_LOOP_324_4_VITIS_LOOP_325_5_fu_789/ap_CS_fsm_pp0_stage1. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 7519.422 ; gain = 0.000 ; free physical = 171437 ; free virtual = 669308
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7519.422 ; gain = 0.000 ; free physical = 171438 ; free virtual = 669310
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7519.422 ; gain = 0.000 ; free physical = 171441 ; free virtual = 669313

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            792  |                   792  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    23  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            9  |              0  |                     5  |           0  |           1  |  00:00:03  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                            |            9  |            792  |                   820  |           0  |           5  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 122b577c8

Time (s): cpu = 00:03:50 ; elapsed = 00:01:49 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171443 ; free virtual = 669315
Phase 2.5 Global Placement Core | Checksum: 1880e4f54

Time (s): cpu = 00:04:19 ; elapsed = 00:02:02 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171411 ; free virtual = 669283
Phase 2 Global Placement | Checksum: 1880e4f54

Time (s): cpu = 00:04:19 ; elapsed = 00:02:02 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171447 ; free virtual = 669318

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1806f0a1a

Time (s): cpu = 00:04:35 ; elapsed = 00:02:09 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171354 ; free virtual = 669226

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 150f34494

Time (s): cpu = 00:04:41 ; elapsed = 00:02:11 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171310 ; free virtual = 669182

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1c01969eb

Time (s): cpu = 00:04:46 ; elapsed = 00:02:14 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171229 ; free virtual = 669101

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 17dcdf46a

Time (s): cpu = 00:04:47 ; elapsed = 00:02:15 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171224 ; free virtual = 669096

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1632c0717

Time (s): cpu = 00:04:52 ; elapsed = 00:02:19 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171125 ; free virtual = 668997
Phase 3.3.3 Slice Area Swap | Checksum: 1e7abaa8d

Time (s): cpu = 00:04:54 ; elapsed = 00:02:21 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171122 ; free virtual = 668994
Phase 3.3 Small Shape DP | Checksum: d04f9f30

Time (s): cpu = 00:05:08 ; elapsed = 00:02:26 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171224 ; free virtual = 669095

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1077c36a9

Time (s): cpu = 00:05:10 ; elapsed = 00:02:28 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171207 ; free virtual = 669079

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1471a7cdf

Time (s): cpu = 00:05:11 ; elapsed = 00:02:29 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171223 ; free virtual = 669094
Phase 3 Detail Placement | Checksum: 1471a7cdf

Time (s): cpu = 00:05:12 ; elapsed = 00:02:29 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171223 ; free virtual = 669095

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1869f8981

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.442 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c04fbbad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 7519.422 ; gain = 0.000 ; free physical = 171170 ; free virtual = 669042
INFO: [Place 46-34] Processed net bd_0_i/hls_inst/inst/grp_test_atax_Pipeline_VITIS_LOOP_324_4_VITIS_LOOP_325_5_fu_789/v0_0_0_load_reg_62820, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/grp_test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_460/ap_CS_fsm_pp0_stage1, inserted BUFG to drive 2424 loads.
INFO: [Place 46-45] Replicated bufg driver bd_0_i/hls_inst/inst/grp_test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_460/ap_CS_fsm_reg[1]_replica_1
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18afeab6f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 7519.422 ; gain = 0.000 ; free physical = 171168 ; free virtual = 669040
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cb108b35

Time (s): cpu = 00:06:15 ; elapsed = 00:02:56 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171184 ; free virtual = 669056

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1cb108b35

Time (s): cpu = 00:06:15 ; elapsed = 00:02:56 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171183 ; free virtual = 669055

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.567. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: f659c67a

Time (s): cpu = 00:06:20 ; elapsed = 00:03:00 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171186 ; free virtual = 669058

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.567. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: f659c67a

Time (s): cpu = 00:06:20 ; elapsed = 00:03:01 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171185 ; free virtual = 669057

Time (s): cpu = 00:06:20 ; elapsed = 00:03:01 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171189 ; free virtual = 669061
Phase 4.1 Post Commit Optimization | Checksum: f659c67a

Time (s): cpu = 00:06:21 ; elapsed = 00:03:01 . Memory (MB): peak = 7519.422 ; gain = 1668.793 ; free physical = 171189 ; free virtual = 669061
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7591.094 ; gain = 0.000 ; free physical = 171187 ; free virtual = 669059

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a9fa1f31

Time (s): cpu = 00:06:55 ; elapsed = 00:03:30 . Memory (MB): peak = 7591.094 ; gain = 1740.465 ; free physical = 171223 ; free virtual = 669095

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a9fa1f31

Time (s): cpu = 00:06:55 ; elapsed = 00:03:30 . Memory (MB): peak = 7591.094 ; gain = 1740.465 ; free physical = 171223 ; free virtual = 669095
Phase 4.3 Placer Reporting | Checksum: 1a9fa1f31

Time (s): cpu = 00:06:56 ; elapsed = 00:03:31 . Memory (MB): peak = 7591.094 ; gain = 1740.465 ; free physical = 171239 ; free virtual = 669111

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7591.094 ; gain = 0.000 ; free physical = 171239 ; free virtual = 669111

Time (s): cpu = 00:06:56 ; elapsed = 00:03:31 . Memory (MB): peak = 7591.094 ; gain = 1740.465 ; free physical = 171239 ; free virtual = 669111
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e69453c9

Time (s): cpu = 00:06:56 ; elapsed = 00:03:31 . Memory (MB): peak = 7591.094 ; gain = 1740.465 ; free physical = 171239 ; free virtual = 669111
Ending Placer Task | Checksum: 1415bd5ca

Time (s): cpu = 00:06:56 ; elapsed = 00:03:31 . Memory (MB): peak = 7591.094 ; gain = 1740.465 ; free physical = 171239 ; free virtual = 669111
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:15 ; elapsed = 00:03:42 . Memory (MB): peak = 7591.094 ; gain = 1740.465 ; free physical = 171907 ; free virtual = 669779
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 7591.094 ; gain = 0.000 ; free physical = 171734 ; free virtual = 669734
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 7591.094 ; gain = 0.000 ; free physical = 171866 ; free virtual = 669766
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 7591.094 ; gain = 0.000 ; free physical = 171794 ; free virtual = 669695
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 7591.094 ; gain = 0.000 ; free physical = 171869 ; free virtual = 669770
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 7591.094 ; gain = 0.000 ; free physical = 171826 ; free virtual = 669727
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 7591.094 ; gain = 0.000 ; free physical = 171663 ; free virtual = 669693
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 7591.094 ; gain = 0.000 ; free physical = 171817 ; free virtual = 669719
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 10bc39f ConstDB: 0 ShapeSum: 8cafb974 RouteDB: b3a058b7
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171381 ; free virtual = 669282
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_11_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_11_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_12_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_12_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_10_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_10_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_13_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_13_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_14_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_14_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_10_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_10_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_12_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_12_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_13_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_13_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_14_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_14_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_11_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_11_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_2_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_2_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_12_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_12_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_13_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_13_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_10_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_10_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_11_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_11_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_14_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_14_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_12_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_12_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_11_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_11_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_14_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_14_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_10_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_10_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_13_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_13_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_11_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_11_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_13_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_13_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_9_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_9_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_14_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_14_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_10_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_10_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_12_2_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_12_2_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_0_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_0_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_10_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_10_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_11_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_11_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_12_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_12_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_13_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_13_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_14_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_14_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_4_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_4_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_2_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_2_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_10_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_10_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_11_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_11_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_13_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_13_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_14_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_14_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_1_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_1_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_2_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_2_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_3_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_3_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_5_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_5_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_6_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_6_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_7_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_7_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0_8_9_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0_8_9_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: c33cd9d2 NumContArr: f5888900 Constraints: 129ddc18 Timing: 0
Phase 1 Build RT Design | Checksum: 1cb633eea

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171367 ; free virtual = 669268

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1cb633eea

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171220 ; free virtual = 669121

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1cb633eea

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171225 ; free virtual = 669126

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 7cd7d80d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171208 ; free virtual = 669109

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dad369b8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171184 ; free virtual = 669085
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.616  | TNS=0.000  | WHS=-0.015 | THS=-0.015 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 57652
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 48588
  Number of Partially Routed Nets     = 9064
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1758c649b

Time (s): cpu = 00:01:33 ; elapsed = 00:00:35 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171161 ; free virtual = 669062

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1758c649b

Time (s): cpu = 00:01:33 ; elapsed = 00:00:35 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171161 ; free virtual = 669062
Phase 3 Initial Routing | Checksum: 1a55d25b2

Time (s): cpu = 00:02:05 ; elapsed = 00:00:47 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171046 ; free virtual = 668948

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10117
 Number of Nodes with overlaps = 784
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.295  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 193290590

Time (s): cpu = 00:03:48 ; elapsed = 00:01:28 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171056 ; free virtual = 668957

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1ad021dfe

Time (s): cpu = 00:03:49 ; elapsed = 00:01:28 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171056 ; free virtual = 668957
Phase 4 Rip-up And Reroute | Checksum: 1ad021dfe

Time (s): cpu = 00:03:49 ; elapsed = 00:01:28 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171056 ; free virtual = 668957

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ad021dfe

Time (s): cpu = 00:03:50 ; elapsed = 00:01:29 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171055 ; free virtual = 668957

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ad021dfe

Time (s): cpu = 00:03:50 ; elapsed = 00:01:29 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171044 ; free virtual = 668945
Phase 5 Delay and Skew Optimization | Checksum: 1ad021dfe

Time (s): cpu = 00:03:50 ; elapsed = 00:01:29 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171046 ; free virtual = 668948

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16ee419ae

Time (s): cpu = 00:04:05 ; elapsed = 00:01:34 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171054 ; free virtual = 668956
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.295  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16ee419ae

Time (s): cpu = 00:04:05 ; elapsed = 00:01:34 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171046 ; free virtual = 668948
Phase 6 Post Hold Fix | Checksum: 16ee419ae

Time (s): cpu = 00:04:05 ; elapsed = 00:01:34 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171049 ; free virtual = 668950

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2082b9f09

Time (s): cpu = 00:04:19 ; elapsed = 00:01:39 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171044 ; free virtual = 668945

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.486509 %
  Global Horizontal Routing Utilization  = 0.657422 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c07d5cde

Time (s): cpu = 00:04:24 ; elapsed = 00:01:40 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171028 ; free virtual = 668929

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c07d5cde

Time (s): cpu = 00:04:25 ; elapsed = 00:01:41 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171028 ; free virtual = 668929

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c07d5cde

Time (s): cpu = 00:04:30 ; elapsed = 00:01:44 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171017 ; free virtual = 668919

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1c07d5cde

Time (s): cpu = 00:04:30 ; elapsed = 00:01:45 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171037 ; free virtual = 668939

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.295  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1c07d5cde

Time (s): cpu = 00:04:36 ; elapsed = 00:01:46 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171042 ; free virtual = 668943
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:36 ; elapsed = 00:01:46 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171315 ; free virtual = 669216

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:07 ; elapsed = 00:01:59 . Memory (MB): peak = 7591.102 ; gain = 0.008 ; free physical = 171315 ; free virtual = 669216
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171142 ; free virtual = 669184
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171228 ; free virtual = 669162
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171200 ; free virtual = 669134
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 7591.102 ; gain = 0.000 ; free physical = 171190 ; free virtual = 669124
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 7615.109 ; gain = 24.008 ; free physical = 170575 ; free virtual = 668462
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7615.109 ; gain = 0.000 ; free physical = 170973 ; free virtual = 668888
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 12:10:29 2023...
[Wed Nov 15 12:10:45 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:09:42 . Memory (MB): peak = 6208.309 ; gain = 0.000 ; free physical = 175804 ; free virtual = 673731
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-11-15 12:10:45 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.57 . Memory (MB): peak = 6208.309 ; gain = 0.000 ; free physical = 175712 ; free virtual = 673632
INFO: [Netlist 29-17] Analyzing 4453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6364.695 ; gain = 104.590 ; free physical = 175194 ; free virtual = 673122
Restored from archive | CPU: 2.780000 secs | Memory: 75.718781 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6364.695 ; gain = 104.590 ; free physical = 175193 ; free virtual = 673120
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6364.695 ; gain = 0.000 ; free physical = 175202 ; free virtual = 673129
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 95 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 42 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 6364.695 ; gain = 156.387 ; free physical = 175202 ; free virtual = 673130
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-11-15 12:11:02 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/test_atax_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/test_atax_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/test_atax_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 6469.535 ; gain = 104.840 ; free physical = 175091 ; free virtual = 673019
INFO: HLS-REPORT: Running report: report_route_status -file ./report/test_atax_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/test_atax_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/test_atax_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/test_atax_failfast_routed.rpt
 -I- design metrics completed in 2 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 4 seconds
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/report/impl.BUFG.rpt
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 5 seconds
 -I- average fanout metrics completed in 4 seconds (0 modules)
 -I- non-FD high fanout nets completed in 3 seconds
 -I- path budgeting metrics completed in 3 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 2.35%  | OK     |
#  | FD                                                        | 50%       | 1.14%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.13%  | OK     |
#  | CARRY8                                                    | 25%       | 0.57%  | OK     |
#  | MUXF7                                                     | 15%       | 0.36%  | OK     |
#  | DSP                                                       | 80%       | 1.52%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.45%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.98%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 172    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/report/test_atax_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 22 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-11-15 12:11:42 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-11-15 12:11:42 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-11-15 12:11:43 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-11-15 12:11:43 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-11-15 12:11:43 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-11-15 12:11:43 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-11-15 12:11:43 EST
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 162960 960
HLS EXTRACTION: impl area_current: 0 30663 29802 137 18 0 766 6482 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1303680 LUT 30663 AVAIL_FF 2607360 FF 29802 AVAIL_DSP 9024 DSP 137 AVAIL_BRAM 4032 BRAM 18 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 766 AVAIL_CLB 162960 CLB 6482
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/scalehls/atax/config_1/output.prj/solution1/impl/report/verilog/test_atax_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             output.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 12:11:43 EST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          30663
FF:           29802
DSP:            137
BRAM:            18
URAM:             0
LATCH:            0
SRL:            766
CLB:           6482

#=== Final timing ===
CP required:                     3.330
CP achieved post-synthesis:      2.323
CP achieved post-implementation: 3.035
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-11-15 12:11:43 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.294783, worst hold slack (WHS)=0.019000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-11-15 12:11:43 EST
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 12:11:43 2023...
INFO: [HLS 200-802] Generated output file output.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 666.9 seconds. CPU system time: 73.02 seconds. Elapsed time: 1252.58 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 728.39 seconds. Total CPU system time: 77.25 seconds. Total elapsed time: 1320.56 seconds; peak allocated memory: 656.180 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 15 12:12:01 2023...
