// Seed: 1554320331
module module_0;
  always id_1 = #1 1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  assign id_6 = id_6;
  module_0();
endmodule
module module_2 (
    output tri id_0,
    output wor id_1
    , id_11,
    output tri id_2,
    input tri1 id_3 id_12,
    input tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    output wor id_9
);
  wire id_13;
  module_0();
endmodule
