
Ethernet_Test_Echo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dcf4  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000073c  0800deb8  0800deb8  0000eeb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e5f4  0800e5f4  0001022c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e5f4  0800e5f4  0000f5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e5fc  0800e5fc  0001022c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e5fc  0800e5fc  0000f5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e600  0800e600  0000f600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20040000  0800e604  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000808  20040230  0800e830  00010230  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20040a38  0800e830  00010a38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001022c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001be45  00000000  00000000  0001025c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b87  00000000  00000000  0002c0a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  0002fc28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001498  00000000  00000000  00031638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004b32  00000000  00000000  00032ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e522  00000000  00000000  00037602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114215  00000000  00000000  00055b24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00169d39  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008418  00000000  00000000  00169d7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00172194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040230 	.word	0x20040230
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800de9c 	.word	0x0800de9c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20040234 	.word	0x20040234
 80001fc:	0800de9c 	.word	0x0800de9c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c2c:	f000 b988 	b.w	8000f40 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <Knob_Set_Position>:
#include "stdio.h"

uint8_t KNOB_ADDR = 0x3A<<1;


HAL_StatusTypeDef Knob_Set_Position(uint16_t set){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af02      	add	r7, sp, #8
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	uint16_t negset = 0 - set;
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	425b      	negs	r3, r3
 8000f52:	81fb      	strh	r3, [r7, #14]
	uint8_t send[4];
	send[0] = (uint8_t)(negset);
 8000f54:	89fb      	ldrh	r3, [r7, #14]
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	723b      	strb	r3, [r7, #8]
	send[1] = (uint8_t)(negset >> 8);
 8000f5a:	89fb      	ldrh	r3, [r7, #14]
 8000f5c:	0a1b      	lsrs	r3, r3, #8
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	727b      	strb	r3, [r7, #9]
	send[2] = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	72bb      	strb	r3, [r7, #10]
	send[3] = 0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	72fb      	strb	r3, [r7, #11]

	ret = HAL_I2C_Master_Transmit(&KNOB_I2C_PORT, KNOB_ADDR, send, 4,
 8000f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f98 <Knob_Set_Position+0x54>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	4619      	mov	r1, r3
 8000f72:	f107 0208 	add.w	r2, r7, #8
 8000f76:	2364      	movs	r3, #100	@ 0x64
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	2304      	movs	r3, #4
 8000f7c:	4807      	ldr	r0, [pc, #28]	@ (8000f9c <Knob_Set_Position+0x58>)
 8000f7e:	f004 fe43 	bl	8005c08 <HAL_I2C_Master_Transmit>
 8000f82:	4603      	mov	r3, r0
 8000f84:	737b      	strb	r3, [r7, #13]
				100);
	if (ret != HAL_OK) {
 8000f86:	7b7b      	ldrb	r3, [r7, #13]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <Knob_Set_Position+0x4c>
		return HAL_ERROR;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e7ff      	b.n	8000f90 <Knob_Set_Position+0x4c>
	}
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20040000 	.word	0x20040000
 8000f9c:	2004024c 	.word	0x2004024c

08000fa0 <Knob_Read_Position>:


uint16_t Knob_Read_Position(void){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af02      	add	r7, sp, #8
	uint8_t reading[4];
	uint16_t encoder;
	HAL_I2C_Master_Receive(&KNOB_I2C_PORT, KNOB_ADDR, &reading, 4, 100);
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd0 <Knob_Read_Position+0x30>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	4619      	mov	r1, r3
 8000fac:	463a      	mov	r2, r7
 8000fae:	2364      	movs	r3, #100	@ 0x64
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2304      	movs	r3, #4
 8000fb4:	4807      	ldr	r0, [pc, #28]	@ (8000fd4 <Knob_Read_Position+0x34>)
 8000fb6:	f004 ff3f 	bl	8005e38 <HAL_I2C_Master_Receive>
	encoder = (reading[2]<<8) + reading[1];
 8000fba:	78bb      	ldrb	r3, [r7, #2]
 8000fbc:	021b      	lsls	r3, r3, #8
 8000fbe:	b29b      	uxth	r3, r3
 8000fc0:	787a      	ldrb	r2, [r7, #1]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	80fb      	strh	r3, [r7, #6]

	return encoder;
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20040000 	.word	0x20040000
 8000fd4:	2004024c 	.word	0x2004024c

08000fd8 <_write>:
	ver = spi_txrx1(0x00); // Dummy byte to clock in the data
	W5500_Deselect();
	return ver;
}

int _write(int file, char *ptr, int len) {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
	(void) file;
	HAL_UART_Transmit(&hlpuart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	b29a      	uxth	r2, r3
 8000fe8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fec:	68b9      	ldr	r1, [r7, #8]
 8000fee:	4804      	ldr	r0, [pc, #16]	@ (8001000 <_write+0x28>)
 8000ff0:	f008 fcf0 	bl	80099d4 <HAL_UART_Transmit>
	return len;
 8000ff4:	687b      	ldr	r3, [r7, #4]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200402a0 	.word	0x200402a0
 8001004:	00000000 	.word	0x00000000

08001008 <motor_set_duty>:
	HAL_UART_Transmit(&hlpuart1, (uint8_t*) &ch, 1, 10);
	return ch;
}

// set duty in %
static void motor_set_duty(double pct) {
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	ed87 0b00 	vstr	d0, [r7]
    if (pct < 0) pct = 0;
 8001012:	f04f 0200 	mov.w	r2, #0
 8001016:	f04f 0300 	mov.w	r3, #0
 800101a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800101e:	f7ff fd75 	bl	8000b0c <__aeabi_dcmplt>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d006      	beq.n	8001036 <motor_set_duty+0x2e>
 8001028:	f04f 0200 	mov.w	r2, #0
 800102c:	f04f 0300 	mov.w	r3, #0
 8001030:	e9c7 2300 	strd	r2, r3, [r7]
 8001034:	e00e      	b.n	8001054 <motor_set_duty+0x4c>
    else if (pct > 100) pct = 100;
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	4b13      	ldr	r3, [pc, #76]	@ (8001088 <motor_set_duty+0x80>)
 800103c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001040:	f7ff fd82 	bl	8000b48 <__aeabi_dcmpgt>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d004      	beq.n	8001054 <motor_set_duty+0x4c>
 800104a:	f04f 0200 	mov.w	r2, #0
 800104e:	4b0e      	ldr	r3, [pc, #56]	@ (8001088 <motor_set_duty+0x80>)
 8001050:	e9c7 2300 	strd	r2, r3, [r7]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (uint32_t)(pct * 15.99f)); // 1599/100
 8001054:	a30a      	add	r3, pc, #40	@ (adr r3, 8001080 <motor_set_duty+0x78>)
 8001056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800105a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800105e:	f7ff fae3 	bl	8000628 <__aeabi_dmul>
 8001062:	4602      	mov	r2, r0
 8001064:	460b      	mov	r3, r1
 8001066:	4909      	ldr	r1, [pc, #36]	@ (800108c <motor_set_duty+0x84>)
 8001068:	680c      	ldr	r4, [r1, #0]
 800106a:	4610      	mov	r0, r2
 800106c:	4619      	mov	r1, r3
 800106e:	f7ff fdb3 	bl	8000bd8 <__aeabi_d2uiz>
 8001072:	4603      	mov	r3, r0
 8001074:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	bd90      	pop	{r4, r7, pc}
 800107e:	bf00      	nop
 8001080:	40000000 	.word	0x40000000
 8001084:	402ffae1 	.word	0x402ffae1
 8001088:	40590000 	.word	0x40590000
 800108c:	20040398 	.word	0x20040398

08001090 <TM1637_Init>:


void TM1637_Init(void) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
	// Initialize TM1637 display
	tm1637_display.gpio_clk = GPIOG;
 8001096:	4b23      	ldr	r3, [pc, #140]	@ (8001124 <TM1637_Init+0x94>)
 8001098:	4a23      	ldr	r2, [pc, #140]	@ (8001128 <TM1637_Init+0x98>)
 800109a:	601a      	str	r2, [r3, #0]
	tm1637_display.pin_clk = GPIO_PIN_0;
 800109c:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <TM1637_Init+0x94>)
 800109e:	2201      	movs	r2, #1
 80010a0:	811a      	strh	r2, [r3, #8]
	tm1637_display.gpio_dat = GPIOG;
 80010a2:	4b20      	ldr	r3, [pc, #128]	@ (8001124 <TM1637_Init+0x94>)
 80010a4:	4a20      	ldr	r2, [pc, #128]	@ (8001128 <TM1637_Init+0x98>)
 80010a6:	605a      	str	r2, [r3, #4]
	tm1637_display.pin_dat = GPIO_PIN_1;
 80010a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001124 <TM1637_Init+0x94>)
 80010aa:	2202      	movs	r2, #2
 80010ac:	815a      	strh	r2, [r3, #10]
	tm1637_display.seg_cnt = 4;  // 4-digit display
 80010ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001124 <TM1637_Init+0x94>)
 80010b0:	2204      	movs	r2, #4
 80010b2:	731a      	strb	r2, [r3, #12]

	tm1637_err_t result = tm1637_init(&tm1637_display);
 80010b4:	481b      	ldr	r0, [pc, #108]	@ (8001124 <TM1637_Init+0x94>)
 80010b6:	f002 fd95 	bl	8003be4 <tm1637_init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
	if (result == TM1637_ERR_NONE) {
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d125      	bne.n	8001110 <TM1637_Init+0x80>
		printf("TM1637 Init SUCCESS!\r\n");
 80010c4:	4819      	ldr	r0, [pc, #100]	@ (800112c <TM1637_Init+0x9c>)
 80010c6:	f00a f995 	bl	800b3f4 <puts>

		tm1637_brightness(&tm1637_display, 8);  // Max brightness (0-8)
 80010ca:	2108      	movs	r1, #8
 80010cc:	4815      	ldr	r0, [pc, #84]	@ (8001124 <TM1637_Init+0x94>)
 80010ce:	f002 fda8 	bl	8003c22 <tm1637_brightness>
		printf("Brightness set to 8\r\n");
 80010d2:	4817      	ldr	r0, [pc, #92]	@ (8001130 <TM1637_Init+0xa0>)
 80010d4:	f00a f98e 	bl	800b3f4 <puts>

		tm1637_clear(&tm1637_display);
 80010d8:	4812      	ldr	r0, [pc, #72]	@ (8001124 <TM1637_Init+0x94>)
 80010da:	f002 fff0 	bl	80040be <tm1637_clear>
		printf("Display cleared\r\n");
 80010de:	4815      	ldr	r0, [pc, #84]	@ (8001134 <TM1637_Init+0xa4>)
 80010e0:	f00a f988 	bl	800b3f4 <puts>

		// Test display - show "----" for 1 second
		result = tm1637_printf(&tm1637_display, "----");
 80010e4:	4914      	ldr	r1, [pc, #80]	@ (8001138 <TM1637_Init+0xa8>)
 80010e6:	480f      	ldr	r0, [pc, #60]	@ (8001124 <TM1637_Init+0x94>)
 80010e8:	f002 ffc0 	bl	800406c <tm1637_printf>
 80010ec:	4603      	mov	r3, r0
 80010ee:	71fb      	strb	r3, [r7, #7]
		printf("Display ---- result: %d\r\n", result);
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	4619      	mov	r1, r3
 80010f4:	4811      	ldr	r0, [pc, #68]	@ (800113c <TM1637_Init+0xac>)
 80010f6:	f00a f915 	bl	800b324 <iprintf>
		HAL_Delay(1000);
 80010fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010fe:	f004 f9ef 	bl	80054e0 <HAL_Delay>

		tm1637_clear(&tm1637_display);
 8001102:	4808      	ldr	r0, [pc, #32]	@ (8001124 <TM1637_Init+0x94>)
 8001104:	f002 ffdb 	bl	80040be <tm1637_clear>
		printf("Display cleared again\r\n");
 8001108:	480d      	ldr	r0, [pc, #52]	@ (8001140 <TM1637_Init+0xb0>)
 800110a:	f00a f973 	bl	800b3f4 <puts>
	} else {
		printf("TM1637 Init FAILED! Error: %d\r\n", result);
	}

}
 800110e:	e004      	b.n	800111a <TM1637_Init+0x8a>
		printf("TM1637 Init FAILED! Error: %d\r\n", result);
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	4619      	mov	r1, r3
 8001114:	480b      	ldr	r0, [pc, #44]	@ (8001144 <TM1637_Init+0xb4>)
 8001116:	f00a f905 	bl	800b324 <iprintf>
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200403e4 	.word	0x200403e4
 8001128:	48001800 	.word	0x48001800
 800112c:	0800deb8 	.word	0x0800deb8
 8001130:	0800ded0 	.word	0x0800ded0
 8001134:	0800dee8 	.word	0x0800dee8
 8001138:	0800defc 	.word	0x0800defc
 800113c:	0800df04 	.word	0x0800df04
 8001140:	0800df20 	.word	0x0800df20
 8001144:	0800df38 	.word	0x0800df38

08001148 <PID_Start>:

void PID_Start(void) {
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af04      	add	r7, sp, #16
	// Start PWM on TIM2 Channel 1
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800114e:	2100      	movs	r1, #0
 8001150:	482d      	ldr	r0, [pc, #180]	@ (8001208 <PID_Start+0xc0>)
 8001152:	f007 fc47 	bl	80089e4 <HAL_TIM_PWM_Start>

	// Initialize with 0% duty cycle (off)
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001156:	4b2c      	ldr	r3, [pc, #176]	@ (8001208 <PID_Start+0xc0>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2200      	movs	r2, #0
 800115c:	635a      	str	r2, [r3, #52]	@ 0x34

	// Initialize PID controller
	// PID2(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint,
	//      double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection)
	PID2(&TPID, &current_rpm, &pid_output, &setpoint, Kp, Ki, Kd,
 800115e:	4b2b      	ldr	r3, [pc, #172]	@ (800120c <PID_Start+0xc4>)
 8001160:	ed93 7b00 	vldr	d7, [r3]
 8001164:	4b2a      	ldr	r3, [pc, #168]	@ (8001210 <PID_Start+0xc8>)
 8001166:	ed93 6b00 	vldr	d6, [r3]
 800116a:	4b2a      	ldr	r3, [pc, #168]	@ (8001214 <PID_Start+0xcc>)
 800116c:	ed93 5b00 	vldr	d5, [r3]
 8001170:	2300      	movs	r3, #0
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	eeb0 2a45 	vmov.f32	s4, s10
 8001178:	eef0 2a65 	vmov.f32	s5, s11
 800117c:	eeb0 1a46 	vmov.f32	s2, s12
 8001180:	eef0 1a66 	vmov.f32	s3, s13
 8001184:	eeb0 0a47 	vmov.f32	s0, s14
 8001188:	eef0 0a67 	vmov.f32	s1, s15
 800118c:	4b22      	ldr	r3, [pc, #136]	@ (8001218 <PID_Start+0xd0>)
 800118e:	4a23      	ldr	r2, [pc, #140]	@ (800121c <PID_Start+0xd4>)
 8001190:	4923      	ldr	r1, [pc, #140]	@ (8001220 <PID_Start+0xd8>)
 8001192:	4824      	ldr	r0, [pc, #144]	@ (8001224 <PID_Start+0xdc>)
 8001194:	f001 fb48 	bl	8002828 <PID2>
			_PID_CD_DIRECT);

	// Set PID output limits to match your PWM range
	PID_SetOutputLimits(&TPID, -500, 500);
 8001198:	ed9f 1b17 	vldr	d1, [pc, #92]	@ 80011f8 <PID_Start+0xb0>
 800119c:	ed9f 0b18 	vldr	d0, [pc, #96]	@ 8001200 <PID_Start+0xb8>
 80011a0:	4820      	ldr	r0, [pc, #128]	@ (8001224 <PID_Start+0xdc>)
 80011a2:	f001 fc6b 	bl	8002a7c <PID_SetOutputLimits>

	// Set sample time to 10ms (matches delay)
	PID_SetSampleTime(&TPID, 10);
 80011a6:	210a      	movs	r1, #10
 80011a8:	481e      	ldr	r0, [pc, #120]	@ (8001224 <PID_Start+0xdc>)
 80011aa:	f001 fdbd 	bl	8002d28 <PID_SetSampleTime>

	// Set PID mode to automatic
	PID_SetMode(&TPID, _PID_MODE_AUTOMATIC);
 80011ae:	2101      	movs	r1, #1
 80011b0:	481c      	ldr	r0, [pc, #112]	@ (8001224 <PID_Start+0xdc>)
 80011b2:	f001 fc45 	bl	8002a40 <PID_SetMode>

	printf("PID Motor Control Started\r\n");
 80011b6:	481c      	ldr	r0, [pc, #112]	@ (8001228 <PID_Start+0xe0>)
 80011b8:	f00a f91c 	bl	800b3f4 <puts>
	printf("Setpoint: %.1f rpm\r\n", setpoint);
 80011bc:	4b16      	ldr	r3, [pc, #88]	@ (8001218 <PID_Start+0xd0>)
 80011be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c2:	481a      	ldr	r0, [pc, #104]	@ (800122c <PID_Start+0xe4>)
 80011c4:	f00a f8ae 	bl	800b324 <iprintf>
	printf("Kp=%.2f, Ki=%.2f, Kd=%.2f\r\n", Kp, Ki, Kd);
 80011c8:	4b10      	ldr	r3, [pc, #64]	@ (800120c <PID_Start+0xc4>)
 80011ca:	e9d3 4500 	ldrd	r4, r5, [r3]
 80011ce:	4b10      	ldr	r3, [pc, #64]	@ (8001210 <PID_Start+0xc8>)
 80011d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d4:	490f      	ldr	r1, [pc, #60]	@ (8001214 <PID_Start+0xcc>)
 80011d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80011de:	e9cd 2300 	strd	r2, r3, [sp]
 80011e2:	4622      	mov	r2, r4
 80011e4:	462b      	mov	r3, r5
 80011e6:	4812      	ldr	r0, [pc, #72]	@ (8001230 <PID_Start+0xe8>)
 80011e8:	f00a f89c 	bl	800b324 <iprintf>
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bdb0      	pop	{r4, r5, r7, pc}
 80011f2:	bf00      	nop
 80011f4:	f3af 8000 	nop.w
 80011f8:	00000000 	.word	0x00000000
 80011fc:	407f4000 	.word	0x407f4000
 8001200:	00000000 	.word	0x00000000
 8001204:	c07f4000 	.word	0xc07f4000
 8001208:	20040398 	.word	0x20040398
 800120c:	20040008 	.word	0x20040008
 8001210:	20040010 	.word	0x20040010
 8001214:	20040018 	.word	0x20040018
 8001218:	20040470 	.word	0x20040470
 800121c:	20040498 	.word	0x20040498
 8001220:	20040478 	.word	0x20040478
 8001224:	200403f8 	.word	0x200403f8
 8001228:	0800df58 	.word	0x0800df58
 800122c:	0800df74 	.word	0x0800df74
 8001230:	0800df8c 	.word	0x0800df8c

08001234 <updatePWM>:

void updatePWM(void) {
 8001234:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001238:	b09d      	sub	sp, #116	@ 0x74
 800123a:	af06      	add	r7, sp, #24

	// Read current rpm from encoder
	if (HAL_GetTick() - last_read_ms < MIN_READ_MS) return; // only read after 10ms
 800123c:	f004 f944 	bl	80054c8 <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	4b84      	ldr	r3, [pc, #528]	@ (8001454 <updatePWM+0x220>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	2232      	movs	r2, #50	@ 0x32
 800124a:	4293      	cmp	r3, r2
 800124c:	f0c0 80fd 	bcc.w	800144a <updatePWM+0x216>

	enc_count_fetched = enc_count;
 8001250:	4b81      	ldr	r3, [pc, #516]	@ (8001458 <updatePWM+0x224>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a81      	ldr	r2, [pc, #516]	@ (800145c <updatePWM+0x228>)
 8001256:	6013      	str	r3, [r2, #0]
	uint32_t now = HAL_GetTick();
 8001258:	f004 f936 	bl	80054c8 <HAL_GetTick>
 800125c:	64f8      	str	r0, [r7, #76]	@ 0x4c
	enc_count = 0;
 800125e:	4b7e      	ldr	r3, [pc, #504]	@ (8001458 <updatePWM+0x224>)
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
	dt_ms = now - last_read_ms;
 8001264:	4b7b      	ldr	r3, [pc, #492]	@ (8001454 <updatePWM+0x220>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	4a7c      	ldr	r2, [pc, #496]	@ (8001460 <updatePWM+0x22c>)
 800126e:	6013      	str	r3, [r2, #0]
	last_read_ms = now;
 8001270:	4a78      	ldr	r2, [pc, #480]	@ (8001454 <updatePWM+0x220>)
 8001272:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001274:	6013      	str	r3, [r2, #0]

	for (int i = 0; i < AVG_WINDOW - 1; i++){
 8001276:	2300      	movs	r3, #0
 8001278:	657b      	str	r3, [r7, #84]	@ 0x54
 800127a:	e00f      	b.n	800129c <updatePWM+0x68>
		rpm[i] = rpm[i + 1];
 800127c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800127e:	3301      	adds	r3, #1
 8001280:	4a78      	ldr	r2, [pc, #480]	@ (8001464 <updatePWM+0x230>)
 8001282:	00db      	lsls	r3, r3, #3
 8001284:	4413      	add	r3, r2
 8001286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128a:	4876      	ldr	r0, [pc, #472]	@ (8001464 <updatePWM+0x230>)
 800128c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800128e:	00c9      	lsls	r1, r1, #3
 8001290:	4401      	add	r1, r0
 8001292:	e9c1 2300 	strd	r2, r3, [r1]
	for (int i = 0; i < AVG_WINDOW - 1; i++){
 8001296:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001298:	3301      	adds	r3, #1
 800129a:	657b      	str	r3, [r7, #84]	@ 0x54
 800129c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800129e:	2b01      	cmp	r3, #1
 80012a0:	ddec      	ble.n	800127c <updatePWM+0x48>
	}

	rpm[AVG_WINDOW - 1] = (60.0f * 1000 * enc_count_fetched) / (dt_ms*ENCODER_CPR);				 // revs per minute
 80012a2:	4b6e      	ldr	r3, [pc, #440]	@ (800145c <updatePWM+0x228>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	ee07 3a90 	vmov	s15, r3
 80012aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012ae:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8001468 <updatePWM+0x234>
 80012b2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012b6:	4b6a      	ldr	r3, [pc, #424]	@ (8001460 <updatePWM+0x22c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	ee07 3a90 	vmov	s15, r3
 80012be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012c2:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 800146c <updatePWM+0x238>
 80012c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012ca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80012ce:	ee16 0a90 	vmov	r0, s13
 80012d2:	f7ff f951 	bl	8000578 <__aeabi_f2d>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4962      	ldr	r1, [pc, #392]	@ (8001464 <updatePWM+0x230>)
 80012dc:	e9c1 2304 	strd	r2, r3, [r1, #16]

	current_rpm = 0;
 80012e0:	4963      	ldr	r1, [pc, #396]	@ (8001470 <updatePWM+0x23c>)
 80012e2:	f04f 0200 	mov.w	r2, #0
 80012e6:	f04f 0300 	mov.w	r3, #0
 80012ea:	e9c1 2300 	strd	r2, r3, [r1]

	for (int i = 0; i < AVG_WINDOW; i++){
 80012ee:	2300      	movs	r3, #0
 80012f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80012f2:	e012      	b.n	800131a <updatePWM+0xe6>
			current_rpm += rpm[i];
 80012f4:	4a5b      	ldr	r2, [pc, #364]	@ (8001464 <updatePWM+0x230>)
 80012f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	4413      	add	r3, r2
 80012fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001300:	4b5b      	ldr	r3, [pc, #364]	@ (8001470 <updatePWM+0x23c>)
 8001302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001306:	f7fe ffd9 	bl	80002bc <__adddf3>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	4958      	ldr	r1, [pc, #352]	@ (8001470 <updatePWM+0x23c>)
 8001310:	e9c1 2300 	strd	r2, r3, [r1]
	for (int i = 0; i < AVG_WINDOW; i++){
 8001314:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001316:	3301      	adds	r3, #1
 8001318:	653b      	str	r3, [r7, #80]	@ 0x50
 800131a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800131c:	2b02      	cmp	r3, #2
 800131e:	dde9      	ble.n	80012f4 <updatePWM+0xc0>
		}

	current_rpm /= AVG_WINDOW;
 8001320:	4b53      	ldr	r3, [pc, #332]	@ (8001470 <updatePWM+0x23c>)
 8001322:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001326:	f04f 0200 	mov.w	r2, #0
 800132a:	4b52      	ldr	r3, [pc, #328]	@ (8001474 <updatePWM+0x240>)
 800132c:	f7ff faa6 	bl	800087c <__aeabi_ddiv>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	494e      	ldr	r1, [pc, #312]	@ (8001470 <updatePWM+0x23c>)
 8001336:	e9c1 2300 	strd	r2, r3, [r1]

	// Compute PID output (returns 1 if computed, 0 if waiting for sample time)
	if (PID_Compute(&TPID)) {
 800133a:	484f      	ldr	r0, [pc, #316]	@ (8001478 <updatePWM+0x244>)
 800133c:	f001 fa96 	bl	800286c <PID_Compute>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	f000 8082 	beq.w	800144c <updatePWM+0x218>

		pwm_out = (uint32_t) (pid_output + Kt * setpoint);
 8001348:	4b4c      	ldr	r3, [pc, #304]	@ (800147c <updatePWM+0x248>)
 800134a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800134e:	4b4c      	ldr	r3, [pc, #304]	@ (8001480 <updatePWM+0x24c>)
 8001350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001354:	f7ff f968 	bl	8000628 <__aeabi_dmul>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4610      	mov	r0, r2
 800135e:	4619      	mov	r1, r3
 8001360:	4b48      	ldr	r3, [pc, #288]	@ (8001484 <updatePWM+0x250>)
 8001362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001366:	f7fe ffa9 	bl	80002bc <__adddf3>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	4610      	mov	r0, r2
 8001370:	4619      	mov	r1, r3
 8001372:	f7ff fc31 	bl	8000bd8 <__aeabi_d2uiz>
 8001376:	4603      	mov	r3, r0
 8001378:	4a43      	ldr	r2, [pc, #268]	@ (8001488 <updatePWM+0x254>)
 800137a:	6013      	str	r3, [r2, #0]
		if (setpoint == 0){
 800137c:	4b40      	ldr	r3, [pc, #256]	@ (8001480 <updatePWM+0x24c>)
 800137e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	f04f 0300 	mov.w	r3, #0
 800138a:	f7ff fbb5 	bl	8000af8 <__aeabi_dcmpeq>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d002      	beq.n	800139a <updatePWM+0x166>
			pwm_out = 0;
 8001394:	4b3c      	ldr	r3, [pc, #240]	@ (8001488 <updatePWM+0x254>)
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
		}

		// Apply PID output to PWM
		motor_set_duty(pwm_out / 10);	// convert to duty cycle %
 800139a:	4b3b      	ldr	r3, [pc, #236]	@ (8001488 <updatePWM+0x254>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a3b      	ldr	r2, [pc, #236]	@ (800148c <updatePWM+0x258>)
 80013a0:	fba2 2303 	umull	r2, r3, r2, r3
 80013a4:	08db      	lsrs	r3, r3, #3
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f8c4 	bl	8000534 <__aeabi_ui2d>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	ec43 2b10 	vmov	d0, r2, r3
 80013b4:	f7ff fe28 	bl	8001008 <motor_set_duty>

		// Update TM1637 display with current temperature (every 500ms when PID computes)
		if (STATE != SELECTING){
 80013b8:	4b35      	ldr	r3, [pc, #212]	@ (8001490 <updatePWM+0x25c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d010      	beq.n	80013e2 <updatePWM+0x1ae>
			char rpm_str[5];
			snprintf(rpm_str, sizeof(rpm_str), "%4.1f", current_rpm);
 80013c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001470 <updatePWM+0x23c>)
 80013c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c6:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80013ca:	e9cd 2300 	strd	r2, r3, [sp]
 80013ce:	4a31      	ldr	r2, [pc, #196]	@ (8001494 <updatePWM+0x260>)
 80013d0:	2105      	movs	r1, #5
 80013d2:	f009 fe01 	bl	800afd8 <sniprintf>
			tm1637_printf(&tm1637_display, rpm_str);
 80013d6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80013da:	4619      	mov	r1, r3
 80013dc:	482e      	ldr	r0, [pc, #184]	@ (8001498 <updatePWM+0x264>)
 80013de:	f002 fe45 	bl	800406c <tm1637_printf>
		}

		// Print debug information
		printf("RPM: %.2f | SP: %.1f | PWM: %d/1000 | Err: %.2f\r\n",
 80013e2:	4b23      	ldr	r3, [pc, #140]	@ (8001470 <updatePWM+0x23c>)
 80013e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80013e8:	4b25      	ldr	r3, [pc, #148]	@ (8001480 <updatePWM+0x24c>)
 80013ea:	e9d3 4500 	ldrd	r4, r5, [r3]
 80013ee:	4b26      	ldr	r3, [pc, #152]	@ (8001488 <updatePWM+0x254>)
 80013f0:	681e      	ldr	r6, [r3, #0]
 80013f2:	4b23      	ldr	r3, [pc, #140]	@ (8001480 <updatePWM+0x24c>)
 80013f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001470 <updatePWM+0x23c>)
 80013fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fe:	f7fe ff5b 	bl	80002b8 <__aeabi_dsub>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800140a:	9602      	str	r6, [sp, #8]
 800140c:	e9cd 4500 	strd	r4, r5, [sp]
 8001410:	4642      	mov	r2, r8
 8001412:	464b      	mov	r3, r9
 8001414:	4821      	ldr	r0, [pc, #132]	@ (800149c <updatePWM+0x268>)
 8001416:	f009 ff85 	bl	800b324 <iprintf>
				current_rpm, setpoint, pwm_out, (setpoint - current_rpm));

		char buf[64];
		snprintf(buf, sizeof buf, "RPM: %.2f | SP: %.1f | STATE: %d \n\r",
 800141a:	4b15      	ldr	r3, [pc, #84]	@ (8001470 <updatePWM+0x23c>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	4917      	ldr	r1, [pc, #92]	@ (8001480 <updatePWM+0x24c>)
 8001422:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001426:	4c1a      	ldr	r4, [pc, #104]	@ (8001490 <updatePWM+0x25c>)
 8001428:	6824      	ldr	r4, [r4, #0]
 800142a:	1d3d      	adds	r5, r7, #4
 800142c:	9404      	str	r4, [sp, #16]
 800142e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001432:	e9cd 2300 	strd	r2, r3, [sp]
 8001436:	4a1a      	ldr	r2, [pc, #104]	@ (80014a0 <updatePWM+0x26c>)
 8001438:	2140      	movs	r1, #64	@ 0x40
 800143a:	4628      	mov	r0, r5
 800143c:	f009 fdcc 	bl	800afd8 <sniprintf>
				current_rpm, setpoint, STATE);
		net_send_str(buf);
 8001440:	1d3b      	adds	r3, r7, #4
 8001442:	4618      	mov	r0, r3
 8001444:	f001 f898 	bl	8002578 <net_send_str>
 8001448:	e000      	b.n	800144c <updatePWM+0x218>
	if (HAL_GetTick() - last_read_ms < MIN_READ_MS) return; // only read after 10ms
 800144a:	bf00      	nop
	}

}
 800144c:	375c      	adds	r7, #92	@ 0x5c
 800144e:	46bd      	mov	sp, r7
 8001450:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001454:	200404ac 	.word	0x200404ac
 8001458:	200404a4 	.word	0x200404a4
 800145c:	200404a8 	.word	0x200404a8
 8001460:	200404b0 	.word	0x200404b0
 8001464:	20040480 	.word	0x20040480
 8001468:	476a6000 	.word	0x476a6000
 800146c:	43700000 	.word	0x43700000
 8001470:	20040478 	.word	0x20040478
 8001474:	40080000 	.word	0x40080000
 8001478:	200403f8 	.word	0x200403f8
 800147c:	20040020 	.word	0x20040020
 8001480:	20040470 	.word	0x20040470
 8001484:	20040498 	.word	0x20040498
 8001488:	200404a0 	.word	0x200404a0
 800148c:	cccccccd 	.word	0xcccccccd
 8001490:	200403f4 	.word	0x200403f4
 8001494:	0800dfa8 	.word	0x0800dfa8
 8001498:	200403e4 	.word	0x200403e4
 800149c:	0800dfb0 	.word	0x0800dfb0
 80014a0:	0800dfe4 	.word	0x0800dfe4

080014a4 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin = ENC_B_PIN){
 80014ae:	2320      	movs	r3, #32
 80014b0:	80fb      	strh	r3, [r7, #6]
		enc_count += 1;
 80014b2:	4b05      	ldr	r3, [pc, #20]	@ (80014c8 <HAL_GPIO_EXTI_Callback+0x24>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	3301      	adds	r3, #1
 80014b8:	4a03      	ldr	r2, [pc, #12]	@ (80014c8 <HAL_GPIO_EXTI_Callback+0x24>)
 80014ba:	6013      	str	r3, [r2, #0]
		return;
 80014bc:	bf00      	nop
			STATE = IDLE;
		}
	}


}
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	200404a4 	.word	0x200404a4

080014cc <network_handler>:


void network_handler(void) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b0c4      	sub	sp, #272	@ 0x110
 80014d0:	af00      	add	r7, sp, #0
	// keep the socket serviced
	net_poll();
 80014d2:	f000 ff41 	bl	8002358 <net_poll>

	// verify connection status
	int connected = net_is_connected();
 80014d6:	f000 ff27 	bl	8002328 <net_is_connected>
 80014da:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c

	// Send a one-time greeting right after a client connects
	if (connected && !last_connected) {
 80014de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d009      	beq.n	80014fa <network_handler+0x2e>
 80014e6:	4b31      	ldr	r3, [pc, #196]	@ (80015ac <network_handler+0xe0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d105      	bne.n	80014fa <network_handler+0x2e>
		printf("Connected!\n\r");
 80014ee:	4830      	ldr	r0, [pc, #192]	@ (80015b0 <network_handler+0xe4>)
 80014f0:	f009 ff18 	bl	800b324 <iprintf>
		net_send_str("DeviceType: CENTRIFUGE \n\r");
 80014f4:	482f      	ldr	r0, [pc, #188]	@ (80015b4 <network_handler+0xe8>)
 80014f6:	f001 f83f 	bl	8002578 <net_send_str>
	}


	char line[256];
	int n = net_recv_line(line, sizeof line, 0);  // non-blocking
 80014fa:	1d3b      	adds	r3, r7, #4
 80014fc:	2200      	movs	r2, #0
 80014fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001502:	4618      	mov	r0, r3
 8001504:	f001 f87a 	bl	80025fc <net_recv_line>
 8001508:	f8c7 0108 	str.w	r0, [r7, #264]	@ 0x108
	if (n > 0) {
 800150c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001510:	2b00      	cmp	r3, #0
 8001512:	dd42      	ble.n	800159a <network_handler+0xce>
		int newrpm;
		int result = sscanf(line, "%d", &newrpm);
 8001514:	463a      	mov	r2, r7
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	4927      	ldr	r1, [pc, #156]	@ (80015b8 <network_handler+0xec>)
 800151a:	4618      	mov	r0, r3
 800151c:	f009 fd92 	bl	800b044 <siscanf>
 8001520:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
		if (result > 0 &&  newrpm <= 300 && newrpm >= 0 && STATE != SELECTING){
 8001524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001528:	2b00      	cmp	r3, #0
 800152a:	dd2a      	ble.n	8001582 <network_handler+0xb6>
 800152c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001530:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800153a:	dc22      	bgt.n	8001582 <network_handler+0xb6>
 800153c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001540:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b00      	cmp	r3, #0
 8001548:	db1b      	blt.n	8001582 <network_handler+0xb6>
 800154a:	4b1c      	ldr	r3, [pc, #112]	@ (80015bc <network_handler+0xf0>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d017      	beq.n	8001582 <network_handler+0xb6>
			setpoint = (double)newrpm;
 8001552:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001556:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4618      	mov	r0, r3
 800155e:	f7fe fff9 	bl	8000554 <__aeabi_i2d>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	4916      	ldr	r1, [pc, #88]	@ (80015c0 <network_handler+0xf4>)
 8001568:	e9c1 2300 	strd	r2, r3, [r1]
			net_send_str("ACK: ");
 800156c:	4815      	ldr	r0, [pc, #84]	@ (80015c4 <network_handler+0xf8>)
 800156e:	f001 f803 	bl	8002578 <net_send_str>
			net_send_str(line);
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	4618      	mov	r0, r3
 8001576:	f000 ffff 	bl	8002578 <net_send_str>
			net_send_str("\n\r");
 800157a:	4813      	ldr	r0, [pc, #76]	@ (80015c8 <network_handler+0xfc>)
 800157c:	f000 fffc 	bl	8002578 <net_send_str>
 8001580:	e005      	b.n	800158e <network_handler+0xc2>
		} else {
			net_send_str("NACK");
 8001582:	4812      	ldr	r0, [pc, #72]	@ (80015cc <network_handler+0x100>)
 8001584:	f000 fff8 	bl	8002578 <net_send_str>
			net_send_str("\n\r");
 8001588:	480f      	ldr	r0, [pc, #60]	@ (80015c8 <network_handler+0xfc>)
 800158a:	f000 fff5 	bl	8002578 <net_send_str>
		}

		printf("New RPM: %.1f \n\r", setpoint);
 800158e:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <network_handler+0xf4>)
 8001590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001594:	480e      	ldr	r0, [pc, #56]	@ (80015d0 <network_handler+0x104>)
 8001596:	f009 fec5 	bl	800b324 <iprintf>


	}

	last_connected = connected;
 800159a:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <network_handler+0xe0>)
 800159c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80015a0:	6013      	str	r3, [r2, #0]
}
 80015a2:	bf00      	nop
 80015a4:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	200404b4 	.word	0x200404b4
 80015b0:	0800e008 	.word	0x0800e008
 80015b4:	0800e018 	.word	0x0800e018
 80015b8:	0800e034 	.word	0x0800e034
 80015bc:	200403f4 	.word	0x200403f4
 80015c0:	20040470 	.word	0x20040470
 80015c4:	0800e038 	.word	0x0800e038
 80015c8:	0800e040 	.word	0x0800e040
 80015cc:	0800e044 	.word	0x0800e044
 80015d0:	0800e04c 	.word	0x0800e04c

080015d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015da:	f003 ff0c 	bl	80053f6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015de:	f000 f87b 	bl	80016d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015e2:	f000 f9ff 	bl	80019e4 <MX_GPIO_Init>
  MX_SPI1_Init();
 80015e6:	f000 f949 	bl	800187c <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 80015ea:	f000 f8fb 	bl	80017e4 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 80015ee:	f000 f8b9 	bl	8001764 <MX_I2C1_Init>
  MX_TIM2_Init();
 80015f2:	f000 f981 	bl	80018f8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	STATE = IDLE;
 80015f6:	4b30      	ldr	r3, [pc, #192]	@ (80016b8 <main+0xe4>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]

	Knob_Set_Position((uint16_t) setpoint);
 80015fc:	4b2f      	ldr	r3, [pc, #188]	@ (80016bc <main+0xe8>)
 80015fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001602:	4610      	mov	r0, r2
 8001604:	4619      	mov	r1, r3
 8001606:	f7ff fae7 	bl	8000bd8 <__aeabi_d2uiz>
 800160a:	4603      	mov	r3, r0
 800160c:	b29b      	uxth	r3, r3
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff fc98 	bl	8000f44 <Knob_Set_Position>

	TM1637_Init();
 8001614:	f7ff fd3c 	bl	8001090 <TM1637_Init>

	PID_Start();
 8001618:	f7ff fd96 	bl	8001148 <PID_Start>

	ethernet_start();                   // DHCP  static fallback
 800161c:	f000 fdb6 	bl	800218c <ethernet_start>
	net_start_server(NET_SERVER_PORT);  // default 5000
 8001620:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001624:	f000 fe36 	bl	8002294 <net_start_server>

	printf("nc -v <ip> %u\r\n", NET_SERVER_PORT);
 8001628:	f241 3188 	movw	r1, #5000	@ 0x1388
 800162c:	4824      	ldr	r0, [pc, #144]	@ (80016c0 <main+0xec>)
 800162e:	f009 fe79 	bl	800b324 <iprintf>
	printf("nc -v <ip> 5000   (type lines, press Enter)\r\n");
 8001632:	4824      	ldr	r0, [pc, #144]	@ (80016c4 <main+0xf0>)
 8001634:	f009 fede 	bl	800b3f4 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		switch (STATE) {
 8001638:	4b1f      	ldr	r3, [pc, #124]	@ (80016b8 <main+0xe4>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d002      	beq.n	8001646 <main+0x72>
 8001640:	2b01      	cmp	r3, #1
 8001642:	d005      	beq.n	8001650 <main+0x7c>
 8001644:	e032      	b.n	80016ac <main+0xd8>
		case IDLE:
			updatePWM();
 8001646:	f7ff fdf5 	bl	8001234 <updatePWM>
			network_handler();
 800164a:	f7ff ff3f 	bl	80014cc <network_handler>
			break;
 800164e:	e032      	b.n	80016b6 <main+0xe2>

		case SELECTING:
			knobReading = Knob_Read_Position();
 8001650:	f7ff fca6 	bl	8000fa0 <Knob_Read_Position>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	4b1b      	ldr	r3, [pc, #108]	@ (80016c8 <main+0xf4>)
 800165a:	801a      	strh	r2, [r3, #0]
			char display_str[5];
			snprintf(display_str, sizeof(display_str), "%d", knobReading);
 800165c:	4b1a      	ldr	r3, [pc, #104]	@ (80016c8 <main+0xf4>)
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	4638      	mov	r0, r7
 8001662:	4a1a      	ldr	r2, [pc, #104]	@ (80016cc <main+0xf8>)
 8001664:	2105      	movs	r1, #5
 8001666:	f009 fcb7 	bl	800afd8 <sniprintf>
			tm1637_printf(&tm1637_display, display_str);
 800166a:	463b      	mov	r3, r7
 800166c:	4619      	mov	r1, r3
 800166e:	4818      	ldr	r0, [pc, #96]	@ (80016d0 <main+0xfc>)
 8001670:	f002 fcfc 	bl	800406c <tm1637_printf>
			updatePWM();
 8001674:	f7ff fdde 	bl	8001234 <updatePWM>
			network_handler();
 8001678:	f7ff ff28 	bl	80014cc <network_handler>

			if (HAL_GetTick() - click_time > SELECTION_TIMEOUT) {
 800167c:	f003 ff24 	bl	80054c8 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	4b14      	ldr	r3, [pc, #80]	@ (80016d4 <main+0x100>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800168c:	4293      	cmp	r3, r2
 800168e:	d911      	bls.n	80016b4 <main+0xe0>
				setpoint = knobReading;
 8001690:	4b0d      	ldr	r3, [pc, #52]	@ (80016c8 <main+0xf4>)
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f7fe ff4d 	bl	8000534 <__aeabi_ui2d>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4907      	ldr	r1, [pc, #28]	@ (80016bc <main+0xe8>)
 80016a0:	e9c1 2300 	strd	r2, r3, [r1]
				STATE = IDLE;
 80016a4:	4b04      	ldr	r3, [pc, #16]	@ (80016b8 <main+0xe4>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
			}
			break;
 80016aa:	e003      	b.n	80016b4 <main+0xe0>

		default:
			STATE = IDLE;
 80016ac:	4b02      	ldr	r3, [pc, #8]	@ (80016b8 <main+0xe4>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	e7c1      	b.n	8001638 <main+0x64>
			break;
 80016b4:	bf00      	nop
		switch (STATE) {
 80016b6:	e7bf      	b.n	8001638 <main+0x64>
 80016b8:	200403f4 	.word	0x200403f4
 80016bc:	20040470 	.word	0x20040470
 80016c0:	0800e060 	.word	0x0800e060
 80016c4:	0800e070 	.word	0x0800e070
 80016c8:	20040468 	.word	0x20040468
 80016cc:	0800e034 	.word	0x0800e034
 80016d0:	200403e4 	.word	0x200403e4
 80016d4:	200404b8 	.word	0x200404b8

080016d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b096      	sub	sp, #88	@ 0x58
 80016dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	2244      	movs	r2, #68	@ 0x44
 80016e4:	2100      	movs	r1, #0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f009 fe8c 	bl	800b404 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016ec:	463b      	mov	r3, r7
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
 80016f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80016fa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80016fe:	f004 ffef 	bl	80066e0 <HAL_PWREx_ControlVoltageScaling>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001708:	f000 fbfe 	bl	8001f08 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800170c:	2310      	movs	r3, #16
 800170e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001710:	2301      	movs	r3, #1
 8001712:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001718:	2360      	movs	r3, #96	@ 0x60
 800171a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800171c:	2300      	movs	r3, #0
 800171e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001720:	f107 0314 	add.w	r3, r7, #20
 8001724:	4618      	mov	r0, r3
 8001726:	f005 f88f 	bl	8006848 <HAL_RCC_OscConfig>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001730:	f000 fbea 	bl	8001f08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001734:	230f      	movs	r3, #15
 8001736:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001738:	2300      	movs	r3, #0
 800173a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001740:	2300      	movs	r3, #0
 8001742:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001744:	2300      	movs	r3, #0
 8001746:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001748:	463b      	mov	r3, r7
 800174a:	2100      	movs	r1, #0
 800174c:	4618      	mov	r0, r3
 800174e:	f005 fc95 	bl	800707c <HAL_RCC_ClockConfig>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001758:	f000 fbd6 	bl	8001f08 <Error_Handler>
  }
}
 800175c:	bf00      	nop
 800175e:	3758      	adds	r7, #88	@ 0x58
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001768:	4b1b      	ldr	r3, [pc, #108]	@ (80017d8 <MX_I2C1_Init+0x74>)
 800176a:	4a1c      	ldr	r2, [pc, #112]	@ (80017dc <MX_I2C1_Init+0x78>)
 800176c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100D14;
 800176e:	4b1a      	ldr	r3, [pc, #104]	@ (80017d8 <MX_I2C1_Init+0x74>)
 8001770:	4a1b      	ldr	r2, [pc, #108]	@ (80017e0 <MX_I2C1_Init+0x7c>)
 8001772:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001774:	4b18      	ldr	r3, [pc, #96]	@ (80017d8 <MX_I2C1_Init+0x74>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800177a:	4b17      	ldr	r3, [pc, #92]	@ (80017d8 <MX_I2C1_Init+0x74>)
 800177c:	2201      	movs	r2, #1
 800177e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001780:	4b15      	ldr	r3, [pc, #84]	@ (80017d8 <MX_I2C1_Init+0x74>)
 8001782:	2200      	movs	r2, #0
 8001784:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001786:	4b14      	ldr	r3, [pc, #80]	@ (80017d8 <MX_I2C1_Init+0x74>)
 8001788:	2200      	movs	r2, #0
 800178a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800178c:	4b12      	ldr	r3, [pc, #72]	@ (80017d8 <MX_I2C1_Init+0x74>)
 800178e:	2200      	movs	r2, #0
 8001790:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001792:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <MX_I2C1_Init+0x74>)
 8001794:	2200      	movs	r2, #0
 8001796:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001798:	4b0f      	ldr	r3, [pc, #60]	@ (80017d8 <MX_I2C1_Init+0x74>)
 800179a:	2200      	movs	r2, #0
 800179c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800179e:	480e      	ldr	r0, [pc, #56]	@ (80017d8 <MX_I2C1_Init+0x74>)
 80017a0:	f004 f996 	bl	8005ad0 <HAL_I2C_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80017aa:	f000 fbad 	bl	8001f08 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017ae:	2100      	movs	r1, #0
 80017b0:	4809      	ldr	r0, [pc, #36]	@ (80017d8 <MX_I2C1_Init+0x74>)
 80017b2:	f004 fedd 	bl	8006570 <HAL_I2CEx_ConfigAnalogFilter>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80017bc:	f000 fba4 	bl	8001f08 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017c0:	2100      	movs	r1, #0
 80017c2:	4805      	ldr	r0, [pc, #20]	@ (80017d8 <MX_I2C1_Init+0x74>)
 80017c4:	f004 ff1f 	bl	8006606 <HAL_I2CEx_ConfigDigitalFilter>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017ce:	f000 fb9b 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	2004024c 	.word	0x2004024c
 80017dc:	40005400 	.word	0x40005400
 80017e0:	00100d14 	.word	0x00100d14

080017e4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80017e8:	4b22      	ldr	r3, [pc, #136]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 80017ea:	4a23      	ldr	r2, [pc, #140]	@ (8001878 <MX_LPUART1_UART_Init+0x94>)
 80017ec:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80017ee:	4b21      	ldr	r3, [pc, #132]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 80017f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017f4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80017fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 80017fe:	2200      	movs	r2, #0
 8001800:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001802:	4b1c      	ldr	r3, [pc, #112]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001804:	2200      	movs	r2, #0
 8001806:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001808:	4b1a      	ldr	r3, [pc, #104]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 800180a:	220c      	movs	r2, #12
 800180c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180e:	4b19      	ldr	r3, [pc, #100]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001814:	4b17      	ldr	r3, [pc, #92]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001816:	2200      	movs	r2, #0
 8001818:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800181a:	4b16      	ldr	r3, [pc, #88]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 800181c:	2200      	movs	r2, #0
 800181e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001820:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001822:	2200      	movs	r2, #0
 8001824:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001826:	4b13      	ldr	r3, [pc, #76]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001828:	2200      	movs	r2, #0
 800182a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800182c:	4811      	ldr	r0, [pc, #68]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 800182e:	f008 f881 	bl	8009934 <HAL_UART_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001838:	f000 fb66 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800183c:	2100      	movs	r1, #0
 800183e:	480d      	ldr	r0, [pc, #52]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001840:	f008 feaa 	bl	800a598 <HAL_UARTEx_SetTxFifoThreshold>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800184a:	f000 fb5d 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800184e:	2100      	movs	r1, #0
 8001850:	4808      	ldr	r0, [pc, #32]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001852:	f008 fedf 	bl	800a614 <HAL_UARTEx_SetRxFifoThreshold>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 800185c:	f000 fb54 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001860:	4804      	ldr	r0, [pc, #16]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001862:	f008 fe60 	bl	800a526 <HAL_UARTEx_DisableFifoMode>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 800186c:	f000 fb4c 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}
 8001874:	200402a0 	.word	0x200402a0
 8001878:	40008000 	.word	0x40008000

0800187c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001880:	4b1b      	ldr	r3, [pc, #108]	@ (80018f0 <MX_SPI1_Init+0x74>)
 8001882:	4a1c      	ldr	r2, [pc, #112]	@ (80018f4 <MX_SPI1_Init+0x78>)
 8001884:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001886:	4b1a      	ldr	r3, [pc, #104]	@ (80018f0 <MX_SPI1_Init+0x74>)
 8001888:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800188c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800188e:	4b18      	ldr	r3, [pc, #96]	@ (80018f0 <MX_SPI1_Init+0x74>)
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001894:	4b16      	ldr	r3, [pc, #88]	@ (80018f0 <MX_SPI1_Init+0x74>)
 8001896:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800189a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800189c:	4b14      	ldr	r3, [pc, #80]	@ (80018f0 <MX_SPI1_Init+0x74>)
 800189e:	2200      	movs	r2, #0
 80018a0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018a2:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <MX_SPI1_Init+0x74>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018a8:	4b11      	ldr	r3, [pc, #68]	@ (80018f0 <MX_SPI1_Init+0x74>)
 80018aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018ae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80018b0:	4b0f      	ldr	r3, [pc, #60]	@ (80018f0 <MX_SPI1_Init+0x74>)
 80018b2:	2208      	movs	r2, #8
 80018b4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018b6:	4b0e      	ldr	r3, [pc, #56]	@ (80018f0 <MX_SPI1_Init+0x74>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018bc:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <MX_SPI1_Init+0x74>)
 80018be:	2200      	movs	r2, #0
 80018c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018c2:	4b0b      	ldr	r3, [pc, #44]	@ (80018f0 <MX_SPI1_Init+0x74>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80018c8:	4b09      	ldr	r3, [pc, #36]	@ (80018f0 <MX_SPI1_Init+0x74>)
 80018ca:	2207      	movs	r2, #7
 80018cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018ce:	4b08      	ldr	r3, [pc, #32]	@ (80018f0 <MX_SPI1_Init+0x74>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80018d4:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <MX_SPI1_Init+0x74>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018da:	4805      	ldr	r0, [pc, #20]	@ (80018f0 <MX_SPI1_Init+0x74>)
 80018dc:	f006 fba4 	bl	8008028 <HAL_SPI_Init>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80018e6:	f000 fb0f 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20040334 	.word	0x20040334
 80018f4:	40013000 	.word	0x40013000

080018f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b08e      	sub	sp, #56	@ 0x38
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800190c:	f107 031c 	add.w	r3, r7, #28
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001918:	463b      	mov	r3, r7
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	605a      	str	r2, [r3, #4]
 8001920:	609a      	str	r2, [r3, #8]
 8001922:	60da      	str	r2, [r3, #12]
 8001924:	611a      	str	r2, [r3, #16]
 8001926:	615a      	str	r2, [r3, #20]
 8001928:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800192a:	4b2d      	ldr	r3, [pc, #180]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 800192c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001930:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001932:	4b2b      	ldr	r3, [pc, #172]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 8001934:	2200      	movs	r2, #0
 8001936:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001938:	4b29      	ldr	r3, [pc, #164]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 800193a:	2200      	movs	r2, #0
 800193c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1599;
 800193e:	4b28      	ldr	r3, [pc, #160]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 8001940:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001944:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001946:	4b26      	ldr	r3, [pc, #152]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 8001948:	2200      	movs	r2, #0
 800194a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800194c:	4b24      	ldr	r3, [pc, #144]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 800194e:	2200      	movs	r2, #0
 8001950:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001952:	4823      	ldr	r0, [pc, #140]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 8001954:	f006 ff8e 	bl	8008874 <HAL_TIM_Base_Init>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800195e:	f000 fad3 	bl	8001f08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001962:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001966:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001968:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800196c:	4619      	mov	r1, r3
 800196e:	481c      	ldr	r0, [pc, #112]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 8001970:	f007 fa52 	bl	8008e18 <HAL_TIM_ConfigClockSource>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800197a:	f000 fac5 	bl	8001f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800197e:	4818      	ldr	r0, [pc, #96]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 8001980:	f006 ffcf 	bl	8008922 <HAL_TIM_PWM_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800198a:	f000 fabd 	bl	8001f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800198e:	2300      	movs	r3, #0
 8001990:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001992:	2300      	movs	r3, #0
 8001994:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001996:	f107 031c 	add.w	r3, r7, #28
 800199a:	4619      	mov	r1, r3
 800199c:	4810      	ldr	r0, [pc, #64]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 800199e:	f007 ff41 	bl	8009824 <HAL_TIMEx_MasterConfigSynchronization>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80019a8:	f000 faae 	bl	8001f08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ac:	2360      	movs	r3, #96	@ 0x60
 80019ae:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 100;
 80019b0:	2364      	movs	r3, #100	@ 0x64
 80019b2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019b8:	2300      	movs	r3, #0
 80019ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019bc:	463b      	mov	r3, r7
 80019be:	2200      	movs	r2, #0
 80019c0:	4619      	mov	r1, r3
 80019c2:	4807      	ldr	r0, [pc, #28]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 80019c4:	f007 f914 	bl	8008bf0 <HAL_TIM_PWM_ConfigChannel>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80019ce:	f000 fa9b 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019d2:	4803      	ldr	r0, [pc, #12]	@ (80019e0 <MX_TIM2_Init+0xe8>)
 80019d4:	f001 ffce 	bl	8003974 <HAL_TIM_MspPostInit>

}
 80019d8:	bf00      	nop
 80019da:	3738      	adds	r7, #56	@ 0x38
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20040398 	.word	0x20040398

080019e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08e      	sub	sp, #56	@ 0x38
 80019e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	605a      	str	r2, [r3, #4]
 80019f4:	609a      	str	r2, [r3, #8]
 80019f6:	60da      	str	r2, [r3, #12]
 80019f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019fa:	4bb4      	ldr	r3, [pc, #720]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fe:	4ab3      	ldr	r2, [pc, #716]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a00:	f043 0310 	orr.w	r3, r3, #16
 8001a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a06:	4bb1      	ldr	r3, [pc, #708]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0a:	f003 0310 	and.w	r3, r3, #16
 8001a0e:	623b      	str	r3, [r7, #32]
 8001a10:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a12:	4bae      	ldr	r3, [pc, #696]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a16:	4aad      	ldr	r2, [pc, #692]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a18:	f043 0304 	orr.w	r3, r3, #4
 8001a1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a1e:	4bab      	ldr	r3, [pc, #684]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a22:	f003 0304 	and.w	r3, r3, #4
 8001a26:	61fb      	str	r3, [r7, #28]
 8001a28:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a2a:	4ba8      	ldr	r3, [pc, #672]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2e:	4aa7      	ldr	r2, [pc, #668]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a30:	f043 0320 	orr.w	r3, r3, #32
 8001a34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a36:	4ba5      	ldr	r3, [pc, #660]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3a:	f003 0320 	and.w	r3, r3, #32
 8001a3e:	61bb      	str	r3, [r7, #24]
 8001a40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a42:	4ba2      	ldr	r3, [pc, #648]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a46:	4aa1      	ldr	r2, [pc, #644]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a4e:	4b9f      	ldr	r3, [pc, #636]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a56:	617b      	str	r3, [r7, #20]
 8001a58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	4b9c      	ldr	r3, [pc, #624]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5e:	4a9b      	ldr	r2, [pc, #620]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a66:	4b99      	ldr	r3, [pc, #612]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	613b      	str	r3, [r7, #16]
 8001a70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a72:	4b96      	ldr	r3, [pc, #600]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a76:	4a95      	ldr	r2, [pc, #596]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a78:	f043 0302 	orr.w	r3, r3, #2
 8001a7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a7e:	4b93      	ldr	r3, [pc, #588]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a8a:	4b90      	ldr	r3, [pc, #576]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8e:	4a8f      	ldr	r2, [pc, #572]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a96:	4b8d      	ldr	r3, [pc, #564]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aa2:	4b8a      	ldr	r3, [pc, #552]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa6:	4a89      	ldr	r2, [pc, #548]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001aa8:	f043 0308 	orr.w	r3, r3, #8
 8001aac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aae:	4b87      	ldr	r3, [pc, #540]	@ (8001ccc <MX_GPIO_Init+0x2e8>)
 8001ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab2:	f003 0308 	and.w	r3, r3, #8
 8001ab6:	607b      	str	r3, [r7, #4]
 8001ab8:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001aba:	f004 feb5 	bl	8006828 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_SET);
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ac4:	4882      	ldr	r0, [pc, #520]	@ (8001cd0 <MX_GPIO_Init+0x2ec>)
 8001ac6:	f003 ffd3 	bl	8005a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_SET);
 8001aca:	2201      	movs	r2, #1
 8001acc:	2103      	movs	r1, #3
 8001ace:	4881      	ldr	r0, [pc, #516]	@ (8001cd4 <MX_GPIO_Init+0x2f0>)
 8001ad0:	f003 ffce 	bl	8005a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ada:	487f      	ldr	r0, [pc, #508]	@ (8001cd8 <MX_GPIO_Init+0x2f4>)
 8001adc:	f003 ffc8 	bl	8005a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ae6:	487c      	ldr	r0, [pc, #496]	@ (8001cd8 <MX_GPIO_Init+0x2f4>)
 8001ae8:	f003 ffc2 	bl	8005a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001aec:	230c      	movs	r3, #12
 8001aee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af0:	2302      	movs	r3, #2
 8001af2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af8:	2300      	movs	r3, #0
 8001afa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001afc:	230d      	movs	r3, #13
 8001afe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b04:	4619      	mov	r1, r3
 8001b06:	4875      	ldr	r0, [pc, #468]	@ (8001cdc <MX_GPIO_Init+0x2f8>)
 8001b08:	f003 fe20 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b0c:	2310      	movs	r3, #16
 8001b0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b10:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001b14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b16:	2301      	movs	r3, #1
 8001b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b1e:	4619      	mov	r1, r3
 8001b20:	486e      	ldr	r0, [pc, #440]	@ (8001cdc <MX_GPIO_Init+0x2f8>)
 8001b22:	f003 fe13 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001b26:	2320      	movs	r3, #32
 8001b28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b2a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b30:	2301      	movs	r3, #1
 8001b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4868      	ldr	r0, [pc, #416]	@ (8001cdc <MX_GPIO_Init+0x2f8>)
 8001b3c:	f003 fe06 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001b40:	2307      	movs	r3, #7
 8001b42:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b44:	2312      	movs	r3, #18
 8001b46:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b50:	2304      	movs	r3, #4
 8001b52:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b58:	4619      	mov	r1, r3
 8001b5a:	485d      	ldr	r0, [pc, #372]	@ (8001cd0 <MX_GPIO_Init+0x2ec>)
 8001b5c:	f003 fdf6 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b60:	2380      	movs	r3, #128	@ 0x80
 8001b62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001b70:	230d      	movs	r3, #13
 8001b72:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4855      	ldr	r0, [pc, #340]	@ (8001cd0 <MX_GPIO_Init+0x2ec>)
 8001b7c:	f003 fde6 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001b80:	233f      	movs	r3, #63	@ 0x3f
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b84:	230b      	movs	r3, #11
 8001b86:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b90:	4619      	mov	r1, r3
 8001b92:	4853      	ldr	r0, [pc, #332]	@ (8001ce0 <MX_GPIO_Init+0x2fc>)
 8001b94:	f003 fdda 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001b98:	230a      	movs	r3, #10
 8001b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b9c:	230b      	movs	r3, #11
 8001b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ba8:	4619      	mov	r1, r3
 8001baa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bae:	f003 fdcd 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4845      	ldr	r0, [pc, #276]	@ (8001ce4 <MX_GPIO_Init+0x300>)
 8001bce:	f003 fdbd 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001bd6:	230b      	movs	r3, #11
 8001bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001be2:	4619      	mov	r1, r3
 8001be4:	483f      	ldr	r0, [pc, #252]	@ (8001ce4 <MX_GPIO_Init+0x300>)
 8001be6:	f003 fdb1 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001bea:	2344      	movs	r3, #68	@ 0x44
 8001bec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4839      	ldr	r0, [pc, #228]	@ (8001ce4 <MX_GPIO_Init+0x300>)
 8001bfe:	f003 fda5 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001c02:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c10:	2300      	movs	r3, #0
 8001c12:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c18:	4619      	mov	r1, r3
 8001c1a:	482d      	ldr	r0, [pc, #180]	@ (8001cd0 <MX_GPIO_Init+0x2ec>)
 8001c1c:	f003 fd96 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001c20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c26:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c34:	4619      	mov	r1, r3
 8001c36:	4826      	ldr	r0, [pc, #152]	@ (8001cd0 <MX_GPIO_Init+0x2ec>)
 8001c38:	f003 fd88 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001c40:	2311      	movs	r3, #17
 8001c42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c44:	2301      	movs	r3, #1
 8001c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c50:	4619      	mov	r1, r3
 8001c52:	4820      	ldr	r0, [pc, #128]	@ (8001cd4 <MX_GPIO_Init+0x2f0>)
 8001c54:	f003 fd7a 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c58:	2380      	movs	r3, #128	@ 0x80
 8001c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c5c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c62:	2301      	movs	r3, #1
 8001c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	481b      	ldr	r0, [pc, #108]	@ (8001cdc <MX_GPIO_Init+0x2f8>)
 8001c6e:	f003 fd6d 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE8 PE9 PE10 PE11
                           PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001c72:	f44f 537c 	mov.w	r3, #16128	@ 0x3f00
 8001c76:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c80:	2300      	movs	r3, #0
 8001c82:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c84:	2301      	movs	r3, #1
 8001c86:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4813      	ldr	r0, [pc, #76]	@ (8001cdc <MX_GPIO_Init+0x2f8>)
 8001c90:	f003 fd5c 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001c94:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001c98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001caa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cae:	4619      	mov	r1, r3
 8001cb0:	480a      	ldr	r0, [pc, #40]	@ (8001cdc <MX_GPIO_Init+0x2f8>)
 8001cb2:	f003 fd4b 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001cb6:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8001cc8:	e00e      	b.n	8001ce8 <MX_GPIO_Init+0x304>
 8001cca:	bf00      	nop
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	48001400 	.word	0x48001400
 8001cd4:	48001800 	.word	0x48001800
 8001cd8:	48000c00 	.word	0x48000c00
 8001cdc:	48001000 	.word	0x48001000
 8001ce0:	48000800 	.word	0x48000800
 8001ce4:	48000400 	.word	0x48000400
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001ce8:	230d      	movs	r3, #13
 8001cea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4881      	ldr	r0, [pc, #516]	@ (8001ef8 <MX_GPIO_Init+0x514>)
 8001cf4:	f003 fd2a 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001cf8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d06:	2300      	movs	r3, #0
 8001d08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001d0a:	230e      	movs	r3, #14
 8001d0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d12:	4619      	mov	r1, r3
 8001d14:	4878      	ldr	r0, [pc, #480]	@ (8001ef8 <MX_GPIO_Init+0x514>)
 8001d16:	f003 fd19 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d20:	2302      	movs	r3, #2
 8001d22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d2c:	2307      	movs	r3, #7
 8001d2e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d34:	4619      	mov	r1, r3
 8001d36:	4871      	ldr	r0, [pc, #452]	@ (8001efc <MX_GPIO_Init+0x518>)
 8001d38:	f003 fd08 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d3c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001d40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d42:	2301      	movs	r3, #1
 8001d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d52:	4619      	mov	r1, r3
 8001d54:	4869      	ldr	r0, [pc, #420]	@ (8001efc <MX_GPIO_Init+0x518>)
 8001d56:	f003 fcf9 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d5a:	2340      	movs	r3, #64	@ 0x40
 8001d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d66:	2300      	movs	r3, #0
 8001d68:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001d6a:	230d      	movs	r3, #13
 8001d6c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d72:	4619      	mov	r1, r3
 8001d74:	4862      	ldr	r0, [pc, #392]	@ (8001f00 <MX_GPIO_Init+0x51c>)
 8001d76:	f003 fce9 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d7a:	2380      	movs	r3, #128	@ 0x80
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d82:	2300      	movs	r3, #0
 8001d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d86:	2300      	movs	r3, #0
 8001d88:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d92:	4619      	mov	r1, r3
 8001d94:	485a      	ldr	r0, [pc, #360]	@ (8001f00 <MX_GPIO_Init+0x51c>)
 8001d96:	f003 fcd9 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001d9a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001d9e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da0:	2302      	movs	r3, #2
 8001da2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da8:	2303      	movs	r3, #3
 8001daa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001dac:	230c      	movs	r3, #12
 8001dae:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db4:	4619      	mov	r1, r3
 8001db6:	4852      	ldr	r0, [pc, #328]	@ (8001f00 <MX_GPIO_Init+0x51c>)
 8001db8:	f003 fcc8 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001dbc:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001dce:	230a      	movs	r3, #10
 8001dd0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ddc:	f003 fcb6 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001de0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001de4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de6:	2300      	movs	r3, #0
 8001de8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df2:	4619      	mov	r1, r3
 8001df4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001df8:	f003 fca8 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e00:	2302      	movs	r3, #2
 8001e02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e0c:	2309      	movs	r3, #9
 8001e0e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e14:	4619      	mov	r1, r3
 8001e16:	4839      	ldr	r0, [pc, #228]	@ (8001efc <MX_GPIO_Init+0x518>)
 8001e18:	f003 fc98 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e1c:	2304      	movs	r3, #4
 8001e1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e20:	2302      	movs	r3, #2
 8001e22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001e2c:	230c      	movs	r3, #12
 8001e2e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e34:	4619      	mov	r1, r3
 8001e36:	4831      	ldr	r0, [pc, #196]	@ (8001efc <MX_GPIO_Init+0x518>)
 8001e38:	f003 fc88 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001e3c:	2378      	movs	r3, #120	@ 0x78
 8001e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e40:	2302      	movs	r3, #2
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e4c:	2307      	movs	r3, #7
 8001e4e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e54:	4619      	mov	r1, r3
 8001e56:	4829      	ldr	r0, [pc, #164]	@ (8001efc <MX_GPIO_Init+0x518>)
 8001e58:	f003 fc78 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001e5c:	2338      	movs	r3, #56	@ 0x38
 8001e5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e6c:	2306      	movs	r3, #6
 8001e6e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e74:	4619      	mov	r1, r3
 8001e76:	4820      	ldr	r0, [pc, #128]	@ (8001ef8 <MX_GPIO_Init+0x514>)
 8001e78:	f003 fc68 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e80:	2302      	movs	r3, #2
 8001e82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e94:	4619      	mov	r1, r3
 8001e96:	481b      	ldr	r0, [pc, #108]	@ (8001f04 <MX_GPIO_Init+0x520>)
 8001e98:	f003 fc58 	bl	800574c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	200a      	movs	r0, #10
 8001ea2:	f003 fc1c 	bl	80056de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001ea6:	200a      	movs	r0, #10
 8001ea8:	f003 fc35 	bl	8005716 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001eac:	2200      	movs	r2, #0
 8001eae:	2100      	movs	r1, #0
 8001eb0:	2017      	movs	r0, #23
 8001eb2:	f003 fc14 	bl	80056de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001eb6:	2017      	movs	r0, #23
 8001eb8:	f003 fc2d 	bl	8005716 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	2028      	movs	r0, #40	@ 0x28
 8001ec2:	f003 fc0c 	bl	80056de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ec6:	2028      	movs	r0, #40	@ 0x28
 8001ec8:	f003 fc25 	bl	8005716 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

	// MARK- my code
	// configure PA5/6/7 for SPI
	GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 8001ecc:	23e0      	movs	r3, #224	@ 0xe0
 8001ece:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001edc:	2305      	movs	r3, #5
 8001ede:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eea:	f003 fc2f 	bl	800574c <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001eee:	bf00      	nop
 8001ef0:	3738      	adds	r7, #56	@ 0x38
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	48000400 	.word	0x48000400
 8001efc:	48000c00 	.word	0x48000c00
 8001f00:	48000800 	.word	0x48000800
 8001f04:	48001000 	.word	0x48001000

08001f08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f0c:	b672      	cpsid	i
}
 8001f0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <Error_Handler+0x8>

08001f14 <wizchip_select>:
extern SPI_HandleTypeDef  hspi1;
extern UART_HandleTypeDef hlpuart1;

/* ===== SPI  W5500 glue ===== */

static inline void wizchip_select(void)   { HAL_GPIO_WritePin(W5500_CS_GPIO_Port,  W5500_CS_Pin,  GPIO_PIN_RESET); }
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f1e:	4802      	ldr	r0, [pc, #8]	@ (8001f28 <wizchip_select+0x14>)
 8001f20:	f003 fda6 	bl	8005a70 <HAL_GPIO_WritePin>
 8001f24:	bf00      	nop
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	48000c00 	.word	0x48000c00

08001f2c <wizchip_deselect>:
static inline void wizchip_deselect(void) { HAL_GPIO_WritePin(W5500_CS_GPIO_Port,  W5500_CS_Pin,  GPIO_PIN_SET);   }
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	2201      	movs	r2, #1
 8001f32:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f36:	4802      	ldr	r0, [pc, #8]	@ (8001f40 <wizchip_deselect+0x14>)
 8001f38:	f003 fd9a 	bl	8005a70 <HAL_GPIO_WritePin>
 8001f3c:	bf00      	nop
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	48000c00 	.word	0x48000c00

08001f44 <wizchip_read>:

static uint8_t wizchip_read(void) {
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af02      	add	r7, sp, #8
  uint8_t tx=0xFF, rx=0x00;
 8001f4a:	23ff      	movs	r3, #255	@ 0xff
 8001f4c:	71fb      	strb	r3, [r7, #7]
 8001f4e:	2300      	movs	r3, #0
 8001f50:	71bb      	strb	r3, [r7, #6]
  HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, HAL_MAX_DELAY);
 8001f52:	1dba      	adds	r2, r7, #6
 8001f54:	1df9      	adds	r1, r7, #7
 8001f56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	4804      	ldr	r0, [pc, #16]	@ (8001f70 <wizchip_read+0x2c>)
 8001f60:	f006 f905 	bl	800816e <HAL_SPI_TransmitReceive>
  return rx;
 8001f64:	79bb      	ldrb	r3, [r7, #6]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20040334 	.word	0x20040334

08001f74 <wizchip_write>:
static void wizchip_write(uint8_t wb) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af02      	add	r7, sp, #8
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	71fb      	strb	r3, [r7, #7]
  uint8_t dummy;
  HAL_SPI_TransmitReceive(&hspi1, &wb, &dummy, 1, HAL_MAX_DELAY);
 8001f7e:	f107 020f 	add.w	r2, r7, #15
 8001f82:	1df9      	adds	r1, r7, #7
 8001f84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	4803      	ldr	r0, [pc, #12]	@ (8001f9c <wizchip_write+0x28>)
 8001f8e:	f006 f8ee 	bl	800816e <HAL_SPI_TransmitReceive>
}
 8001f92:	bf00      	nop
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20040334 	.word	0x20040334

08001fa0 <wizchip_readburst>:

static void wizchip_readburst(uint8_t *p, uint16_t l)  {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af02      	add	r7, sp, #8
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	807b      	strh	r3, [r7, #2]
  // To READ 'l' bytes, we must SEND 'l' dummy bytes.
  // We can send the (garbage) contents of the 'p' buffer as dummy data.
  // The 'p' buffer will be OVERWRITTEN with the data we receive.
  HAL_SPI_TransmitReceive(&hspi1, p, p, l, HAL_MAX_DELAY);
 8001fac:	887b      	ldrh	r3, [r7, #2]
 8001fae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fb2:	9200      	str	r2, [sp, #0]
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	4803      	ldr	r0, [pc, #12]	@ (8001fc8 <wizchip_readburst+0x28>)
 8001fba:	f006 f8d8 	bl	800816e <HAL_SPI_TransmitReceive>
}
 8001fbe:	bf00      	nop
 8001fc0:	3708      	adds	r7, #8
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20040334 	.word	0x20040334

08001fcc <wizchip_writeburst>:
static void wizchip_writeburst(uint8_t *p, uint16_t l) {
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af02      	add	r7, sp, #8
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	807b      	strh	r3, [r7, #2]
  // To WRITE 'l' bytes, we must also READ 'l' dummy bytes.
  // We send the data from 'p'.
  // We can receive the (garbage) dummy data back into the 'p' buffer.
  HAL_SPI_TransmitReceive(&hspi1, p, p, l, HAL_MAX_DELAY);
 8001fd8:	887b      	ldrh	r3, [r7, #2]
 8001fda:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fde:	9200      	str	r2, [sp, #0]
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6879      	ldr	r1, [r7, #4]
 8001fe4:	4803      	ldr	r0, [pc, #12]	@ (8001ff4 <wizchip_writeburst+0x28>)
 8001fe6:	f006 f8c2 	bl	800816e <HAL_SPI_TransmitReceive>
}
 8001fea:	bf00      	nop
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20040334 	.word	0x20040334

08001ff8 <wizchip_hw_reset>:

static void wizchip_hw_reset(void) {
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_RESET);
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002002:	4808      	ldr	r0, [pc, #32]	@ (8002024 <wizchip_hw_reset+0x2c>)
 8002004:	f003 fd34 	bl	8005a70 <HAL_GPIO_WritePin>
  HAL_Delay(2);    /* >= 500us */
 8002008:	2002      	movs	r0, #2
 800200a:	f003 fa69 	bl	80054e0 <HAL_Delay>
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_SET);
 800200e:	2201      	movs	r2, #1
 8002010:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002014:	4803      	ldr	r0, [pc, #12]	@ (8002024 <wizchip_hw_reset+0x2c>)
 8002016:	f003 fd2b 	bl	8005a70 <HAL_GPIO_WritePin>
  HAL_Delay(50);   /* allow PLL/PHY settle */
 800201a:	2032      	movs	r0, #50	@ 0x32
 800201c:	f003 fa60 	bl	80054e0 <HAL_Delay>
}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}
 8002024:	48000c00 	.word	0x48000c00

08002028 <w5500_chip_init>:

/* ===== Basic bring-up ===== */

int w5500_chip_init(void)
{
 8002028:	b590      	push	{r4, r7, lr}
 800202a:	b087      	sub	sp, #28
 800202c:	af00      	add	r7, sp, #0
  uint8_t memsize[2][8] = { /* TX and RX per socket in KB */
 800202e:	4b16      	ldr	r3, [pc, #88]	@ (8002088 <w5500_chip_init+0x60>)
 8002030:	1d3c      	adds	r4, r7, #4
 8002032:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002034:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    {2,2,2,2,2,2,2,2},
    {2,2,2,2,2,2,2,2}
  };

  wizchip_hw_reset();
 8002038:	f7ff ffde 	bl	8001ff8 <wizchip_hw_reset>

  reg_wizchip_cs_cbfunc     (wizchip_select, wizchip_deselect);
 800203c:	4913      	ldr	r1, [pc, #76]	@ (800208c <w5500_chip_init+0x64>)
 800203e:	4814      	ldr	r0, [pc, #80]	@ (8002090 <w5500_chip_init+0x68>)
 8002040:	f002 fc40 	bl	80048c4 <reg_wizchip_cs_cbfunc>
  reg_wizchip_spi_cbfunc    (wizchip_read, wizchip_write);
 8002044:	4913      	ldr	r1, [pc, #76]	@ (8002094 <w5500_chip_init+0x6c>)
 8002046:	4814      	ldr	r0, [pc, #80]	@ (8002098 <w5500_chip_init+0x70>)
 8002048:	f002 fc62 	bl	8004910 <reg_wizchip_spi_cbfunc>
  reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 800204c:	4913      	ldr	r1, [pc, #76]	@ (800209c <w5500_chip_init+0x74>)
 800204e:	4814      	ldr	r0, [pc, #80]	@ (80020a0 <w5500_chip_init+0x78>)
 8002050:	f002 fc8a 	bl	8004968 <reg_wizchip_spiburst_cbfunc>

  /* Some ioLibrary versions return 0 on success (no RET_OK macro) */
  int8_t rc = ctlwizchip(CW_INIT_WIZCHIP, (void*)memsize);
 8002054:	1d3b      	adds	r3, r7, #4
 8002056:	4619      	mov	r1, r3
 8002058:	2004      	movs	r0, #4
 800205a:	f002 fcb1 	bl	80049c0 <ctlwizchip>
 800205e:	4603      	mov	r3, r0
 8002060:	75fb      	strb	r3, [r7, #23]
  if (rc != 0) {
 8002062:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d008      	beq.n	800207c <w5500_chip_init+0x54>
    printf("CW_INIT_WIZCHIP failed (rc=%d)\r\n", rc);
 800206a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800206e:	4619      	mov	r1, r3
 8002070:	480c      	ldr	r0, [pc, #48]	@ (80020a4 <w5500_chip_init+0x7c>)
 8002072:	f009 f957 	bl	800b324 <iprintf>
    return -1;
 8002076:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800207a:	e000      	b.n	800207e <w5500_chip_init+0x56>

  /* Not fatal if this differs, but helpful sanity check */
//  if (getVERSIONR() != 0x04) {
//    printf("W5500 VERSIONR=0x%02X\r\n", getVERSIONR());
//  }
  return 0;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	371c      	adds	r7, #28
 8002082:	46bd      	mov	sp, r7
 8002084:	bd90      	pop	{r4, r7, pc}
 8002086:	bf00      	nop
 8002088:	0800e0c4 	.word	0x0800e0c4
 800208c:	08001f2d 	.word	0x08001f2d
 8002090:	08001f15 	.word	0x08001f15
 8002094:	08001f75 	.word	0x08001f75
 8002098:	08001f45 	.word	0x08001f45
 800209c:	08001fcd 	.word	0x08001fcd
 80020a0:	08001fa1 	.word	0x08001fa1
 80020a4:	0800e0a0 	.word	0x0800e0a0

080020a8 <net_print_info>:
  .dns  = {8,8,8,8},
  .dhcp = NETINFO_STATIC
};

void net_print_info(void)
{
 80020a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020ac:	b0a0      	sub	sp, #128	@ 0x80
 80020ae:	af10      	add	r7, sp, #64	@ 0x40
  wiz_NetInfo n; ctlnetwork(CN_GET_NETINFO, &n);
 80020b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020b4:	4619      	mov	r1, r3
 80020b6:	2001      	movs	r0, #1
 80020b8:	f002 fd72 	bl	8004ba0 <ctlnetwork>
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
         "IP %d.%d.%d.%d  GW %d.%d.%d.%d  SN %d.%d.%d.%d  %s\r\n",
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 80020bc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020c0:	469c      	mov	ip, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 80020c2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020c6:	469e      	mov	lr, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 80020c8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020cc:	4698      	mov	r8, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 80020ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020d2:	461e      	mov	r6, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 80020d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020d8:	627b      	str	r3, [r7, #36]	@ 0x24
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 80020da:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020de:	623b      	str	r3, [r7, #32]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 80020e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020e4:	61fb      	str	r3, [r7, #28]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 80020e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020ea:	61bb      	str	r3, [r7, #24]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 80020ec:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020f0:	617b      	str	r3, [r7, #20]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 80020f2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020f6:	613b      	str	r3, [r7, #16]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 80020f8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80020fc:	60fb      	str	r3, [r7, #12]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 80020fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002102:	60bb      	str	r3, [r7, #8]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 8002104:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002108:	607b      	str	r3, [r7, #4]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 800210a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800210e:	461d      	mov	r5, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 8002110:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002114:	461c      	mov	r4, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 8002116:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800211a:	4618      	mov	r0, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 800211c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002120:	4619      	mov	r1, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 8002122:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002126:	461a      	mov	r2, r3
         (n.dhcp==NETINFO_DHCP) ? "DHCP" : "STATIC");
 8002128:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800212c:	2b02      	cmp	r3, #2
 800212e:	d101      	bne.n	8002134 <net_print_info+0x8c>
 8002130:	4b13      	ldr	r3, [pc, #76]	@ (8002180 <net_print_info+0xd8>)
 8002132:	e000      	b.n	8002136 <net_print_info+0x8e>
 8002134:	4b13      	ldr	r3, [pc, #76]	@ (8002184 <net_print_info+0xdc>)
 8002136:	930f      	str	r3, [sp, #60]	@ 0x3c
 8002138:	920e      	str	r2, [sp, #56]	@ 0x38
 800213a:	910d      	str	r1, [sp, #52]	@ 0x34
 800213c:	900c      	str	r0, [sp, #48]	@ 0x30
 800213e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8002140:	950a      	str	r5, [sp, #40]	@ 0x28
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	9309      	str	r3, [sp, #36]	@ 0x24
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	9308      	str	r3, [sp, #32]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	9307      	str	r3, [sp, #28]
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	9306      	str	r3, [sp, #24]
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	9305      	str	r3, [sp, #20]
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	9304      	str	r3, [sp, #16]
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	9303      	str	r3, [sp, #12]
 800215e:	6a3b      	ldr	r3, [r7, #32]
 8002160:	9302      	str	r3, [sp, #8]
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	9301      	str	r3, [sp, #4]
 8002166:	9600      	str	r6, [sp, #0]
 8002168:	4643      	mov	r3, r8
 800216a:	4672      	mov	r2, lr
 800216c:	4661      	mov	r1, ip
 800216e:	4806      	ldr	r0, [pc, #24]	@ (8002188 <net_print_info+0xe0>)
 8002170:	f009 f8d8 	bl	800b324 <iprintf>
}
 8002174:	bf00      	nop
 8002176:	3740      	adds	r7, #64	@ 0x40
 8002178:	46bd      	mov	sp, r7
 800217a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800217e:	bf00      	nop
 8002180:	0800e0d4 	.word	0x0800e0d4
 8002184:	0800e0dc 	.word	0x0800e0dc
 8002188:	0800e0e4 	.word	0x0800e0e4

0800218c <ethernet_start>:
    *last_ms += 1000U;
  }
}

void ethernet_start(void)
{
 800218c:	b5b0      	push	{r4, r5, r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
  printf("1. Initializing W5500 chip...\r\n");
 8002192:	4816      	ldr	r0, [pc, #88]	@ (80021ec <ethernet_start+0x60>)
 8002194:	f009 f92e 	bl	800b3f4 <puts>
  if (w5500_chip_init() != 0) {
 8002198:	f7ff ff46 	bl	8002028 <w5500_chip_init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <ethernet_start+0x1e>
    printf("   FATAL: W5500 chip init failed.\r\n");
 80021a2:	4813      	ldr	r0, [pc, #76]	@ (80021f0 <ethernet_start+0x64>)
 80021a4:	f009 f926 	bl	800b3f4 <puts>
 80021a8:	e01c      	b.n	80021e4 <ethernet_start+0x58>
    return;
  }

  // WE NEED THIS DELAY! DO NOT REMOVE IT!
  // do i know why this delay is needed? NO.
  HAL_Delay(1000);
 80021aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021ae:	f003 f997 	bl	80054e0 <HAL_Delay>

  /* Force static configuration */
  wiz_NetInfo ni = g_static_fallback;   // or fill a local struct here
 80021b2:	4b10      	ldr	r3, [pc, #64]	@ (80021f4 <ethernet_start+0x68>)
 80021b4:	463c      	mov	r4, r7
 80021b6:	461d      	mov	r5, r3
 80021b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021bc:	e895 0003 	ldmia.w	r5, {r0, r1}
 80021c0:	6020      	str	r0, [r4, #0]
 80021c2:	3404      	adds	r4, #4
 80021c4:	8021      	strh	r1, [r4, #0]
 80021c6:	3402      	adds	r4, #2
 80021c8:	0c0b      	lsrs	r3, r1, #16
 80021ca:	7023      	strb	r3, [r4, #0]
  ni.dhcp = NETINFO_STATIC;             // make sure it's marked STATIC
 80021cc:	2301      	movs	r3, #1
 80021ce:	75bb      	strb	r3, [r7, #22]
  ctlnetwork(CN_SET_NETINFO, &ni);
 80021d0:	463b      	mov	r3, r7
 80021d2:	4619      	mov	r1, r3
 80021d4:	2000      	movs	r0, #0
 80021d6:	f002 fce3 	bl	8004ba0 <ctlnetwork>

  /* Optional: wait for link (PHYCFGR.LNK) before continuing */
  // while ((getPHYCFGR() & PHYCFGR_LNK_ON) == 0) HAL_Delay(10);

  printf("2. Static IP configured:\r\n");
 80021da:	4807      	ldr	r0, [pc, #28]	@ (80021f8 <ethernet_start+0x6c>)
 80021dc:	f009 f90a 	bl	800b3f4 <puts>
  net_print_info();
 80021e0:	f7ff ff62 	bl	80020a8 <net_print_info>
}
 80021e4:	3718      	adds	r7, #24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bdb0      	pop	{r4, r5, r7, pc}
 80021ea:	bf00      	nop
 80021ec:	0800e13c 	.word	0x0800e13c
 80021f0:	0800e15c 	.word	0x0800e15c
 80021f4:	0800e1dc 	.word	0x0800e1dc
 80021f8:	0800e180 	.word	0x0800e180

080021fc <rb_count>:
static uint16_t      g_port = NET_SERVER_PORT;

static uint8_t  rx_ring[NET_RX_BUFSZ];
static uint16_t rx_head = 0, rx_tail = 0;     /* head: write, tail: read */

static inline uint16_t rb_count(void) {
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  return (uint16_t)((NET_RX_BUFSZ + rx_head - rx_tail) % NET_RX_BUFSZ);
 8002200:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <rb_count+0x2c>)
 8002202:	881b      	ldrh	r3, [r3, #0]
 8002204:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002208:	4a08      	ldr	r2, [pc, #32]	@ (800222c <rb_count+0x30>)
 800220a:	8812      	ldrh	r2, [r2, #0]
 800220c:	1a9b      	subs	r3, r3, r2
 800220e:	425a      	negs	r2, r3
 8002210:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002214:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002218:	bf58      	it	pl
 800221a:	4253      	negpl	r3, r2
 800221c:	b29b      	uxth	r3, r3
}
 800221e:	4618      	mov	r0, r3
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	200408bc 	.word	0x200408bc
 800222c:	200408be 	.word	0x200408be

08002230 <rb_space>:
static inline uint16_t rb_space(void) {
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  return (uint16_t)(NET_RX_BUFSZ - 1 - rb_count());
 8002234:	f7ff ffe2 	bl	80021fc <rb_count>
 8002238:	4603      	mov	r3, r0
 800223a:	f5c3 737f 	rsb	r3, r3, #1020	@ 0x3fc
 800223e:	3303      	adds	r3, #3
 8002240:	b29b      	uxth	r3, r3
}
 8002242:	4618      	mov	r0, r3
 8002244:	bd80      	pop	{r7, pc}
	...

08002248 <rb_push_byte>:
static inline void rb_push_byte(uint8_t b) {
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	71fb      	strb	r3, [r7, #7]
  if (rb_space() == 0) return;                /* drop on overflow */
 8002252:	f7ff ffed 	bl	8002230 <rb_space>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d013      	beq.n	8002284 <rb_push_byte+0x3c>
  rx_ring[rx_head] = b;
 800225c:	4b0b      	ldr	r3, [pc, #44]	@ (800228c <rb_push_byte+0x44>)
 800225e:	881b      	ldrh	r3, [r3, #0]
 8002260:	4619      	mov	r1, r3
 8002262:	4a0b      	ldr	r2, [pc, #44]	@ (8002290 <rb_push_byte+0x48>)
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	5453      	strb	r3, [r2, r1]
  rx_head = (uint16_t)((rx_head + 1) % NET_RX_BUFSZ);
 8002268:	4b08      	ldr	r3, [pc, #32]	@ (800228c <rb_push_byte+0x44>)
 800226a:	881b      	ldrh	r3, [r3, #0]
 800226c:	3301      	adds	r3, #1
 800226e:	425a      	negs	r2, r3
 8002270:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002274:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002278:	bf58      	it	pl
 800227a:	4253      	negpl	r3, r2
 800227c:	b29a      	uxth	r2, r3
 800227e:	4b03      	ldr	r3, [pc, #12]	@ (800228c <rb_push_byte+0x44>)
 8002280:	801a      	strh	r2, [r3, #0]
 8002282:	e000      	b.n	8002286 <rb_push_byte+0x3e>
  if (rb_space() == 0) return;                /* drop on overflow */
 8002284:	bf00      	nop
}
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	200408bc 	.word	0x200408bc
 8002290:	200404bc 	.word	0x200404bc

08002294 <net_start_server>:
  rx_tail = (uint16_t)((rx_tail + 1) % NET_RX_BUFSZ);
  return 1;
}

void net_start_server(uint16_t port)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	80fb      	strh	r3, [r7, #6]
  g_port = port;
 800229e:	4a1d      	ldr	r2, [pc, #116]	@ (8002314 <net_start_server+0x80>)
 80022a0:	88fb      	ldrh	r3, [r7, #6]
 80022a2:	8013      	strh	r3, [r2, #0]
  rx_head = rx_tail = 0;
 80022a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002318 <net_start_server+0x84>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	801a      	strh	r2, [r3, #0]
 80022aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002318 <net_start_server+0x84>)
 80022ac:	881a      	ldrh	r2, [r3, #0]
 80022ae:	4b1b      	ldr	r3, [pc, #108]	@ (800231c <net_start_server+0x88>)
 80022b0:	801a      	strh	r2, [r3, #0]

  if (getSn_SR(S_SRV) != SOCK_CLOSED) {
 80022b2:	2301      	movs	r3, #1
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	3301      	adds	r3, #1
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80022be:	4618      	mov	r0, r3
 80022c0:	f001 ffd4 	bl	800426c <WIZCHIP_READ>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <net_start_server+0x3e>
    close(S_SRV);
 80022ca:	2301      	movs	r3, #1
 80022cc:	4618      	mov	r0, r3
 80022ce:	f000 fe9b 	bl	8003008 <close>
  }
  if (socket(S_SRV, Sn_MR_TCP, g_port, 0) == S_SRV) {
 80022d2:	2001      	movs	r0, #1
 80022d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002314 <net_start_server+0x80>)
 80022d6:	881a      	ldrh	r2, [r3, #0]
 80022d8:	2300      	movs	r3, #0
 80022da:	2101      	movs	r1, #1
 80022dc:	f000 fd60 	bl	8002da0 <socket>
 80022e0:	4603      	mov	r3, r0
 80022e2:	461a      	mov	r2, r3
 80022e4:	2301      	movs	r3, #1
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d10a      	bne.n	8002300 <net_start_server+0x6c>
    listen(S_SRV);
 80022ea:	2301      	movs	r3, #1
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 fef9 	bl	80030e4 <listen>
    printf("TCP server listening on :%u\r\n", (unsigned)g_port);
 80022f2:	4b08      	ldr	r3, [pc, #32]	@ (8002314 <net_start_server+0x80>)
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	4619      	mov	r1, r3
 80022f8:	4809      	ldr	r0, [pc, #36]	@ (8002320 <net_start_server+0x8c>)
 80022fa:	f009 f813 	bl	800b324 <iprintf>
  } else {
    printf("socket(%u) failed\r\n", (unsigned)g_port);
  }
}
 80022fe:	e005      	b.n	800230c <net_start_server+0x78>
    printf("socket(%u) failed\r\n", (unsigned)g_port);
 8002300:	4b04      	ldr	r3, [pc, #16]	@ (8002314 <net_start_server+0x80>)
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	4619      	mov	r1, r3
 8002306:	4807      	ldr	r0, [pc, #28]	@ (8002324 <net_start_server+0x90>)
 8002308:	f009 f80c 	bl	800b324 <iprintf>
}
 800230c:	bf00      	nop
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20040028 	.word	0x20040028
 8002318:	200408be 	.word	0x200408be
 800231c:	200408bc 	.word	0x200408bc
 8002320:	0800e19c 	.word	0x0800e19c
 8002324:	0800e1bc 	.word	0x0800e1bc

08002328 <net_is_connected>:

int net_is_connected(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
  uint8_t st = getSn_SR(S_SRV);
 800232e:	2301      	movs	r3, #1
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	3301      	adds	r3, #1
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800233a:	4618      	mov	r0, r3
 800233c:	f001 ff96 	bl	800426c <WIZCHIP_READ>
 8002340:	4603      	mov	r3, r0
 8002342:	71fb      	strb	r3, [r7, #7]
  return (st == SOCK_ESTABLISHED) ? 1 : 0;
 8002344:	79fb      	ldrb	r3, [r7, #7]
 8002346:	2b17      	cmp	r3, #23
 8002348:	bf0c      	ite	eq
 800234a:	2301      	moveq	r3, #1
 800234c:	2300      	movne	r3, #0
 800234e:	b2db      	uxtb	r3, r3
}
 8002350:	4618      	mov	r0, r3
 8002352:	3708      	adds	r7, #8
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <net_poll>:
    listen(S_SRV);
  }
}

void net_poll(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b0c6      	sub	sp, #280	@ 0x118
 800235c:	af00      	add	r7, sp, #0
  uint8_t st = getSn_SR(S_SRV);
 800235e:	2301      	movs	r3, #1
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	3301      	adds	r3, #1
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800236a:	4618      	mov	r0, r3
 800236c:	f001 ff7e 	bl	800426c <WIZCHIP_READ>
 8002370:	4603      	mov	r3, r0
 8002372:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

  if (st == SOCK_CLOSED) {
 8002376:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800237a:	2b00      	cmp	r3, #0
 800237c:	d110      	bne.n	80023a0 <net_poll+0x48>
    /* Reopen & listen */
    if (socket(S_SRV, Sn_MR_TCP, g_port, 0) == S_SRV) listen(S_SRV);
 800237e:	2001      	movs	r0, #1
 8002380:	4b49      	ldr	r3, [pc, #292]	@ (80024a8 <net_poll+0x150>)
 8002382:	881a      	ldrh	r2, [r3, #0]
 8002384:	2300      	movs	r3, #0
 8002386:	2101      	movs	r1, #1
 8002388:	f000 fd0a 	bl	8002da0 <socket>
 800238c:	4603      	mov	r3, r0
 800238e:	461a      	mov	r2, r3
 8002390:	2301      	movs	r3, #1
 8002392:	429a      	cmp	r2, r3
 8002394:	d17c      	bne.n	8002490 <net_poll+0x138>
 8002396:	2301      	movs	r3, #1
 8002398:	4618      	mov	r0, r3
 800239a:	f000 fea3 	bl	80030e4 <listen>
    return;
 800239e:	e077      	b.n	8002490 <net_poll+0x138>
  }

  if (st == SOCK_INIT) {
 80023a0:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80023a4:	2b13      	cmp	r3, #19
 80023a6:	d104      	bne.n	80023b2 <net_poll+0x5a>
    listen(S_SRV);
 80023a8:	2301      	movs	r3, #1
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 fe9a 	bl	80030e4 <listen>
    return;
 80023b0:	e075      	b.n	800249e <net_poll+0x146>
  }

  if (st == SOCK_CLOSE_WAIT) {
 80023b2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80023b6:	2b1c      	cmp	r3, #28
 80023b8:	d113      	bne.n	80023e2 <net_poll+0x8a>
    /* Finish and reset */
    disconnect(S_SRV);
 80023ba:	2301      	movs	r3, #1
 80023bc:	4618      	mov	r0, r3
 80023be:	f000 feeb 	bl	8003198 <disconnect>
    close(S_SRV);
 80023c2:	2301      	movs	r3, #1
 80023c4:	4618      	mov	r0, r3
 80023c6:	f000 fe1f 	bl	8003008 <close>
    socket(S_SRV, Sn_MR_TCP, g_port, 0);
 80023ca:	2001      	movs	r0, #1
 80023cc:	4b36      	ldr	r3, [pc, #216]	@ (80024a8 <net_poll+0x150>)
 80023ce:	881a      	ldrh	r2, [r3, #0]
 80023d0:	2300      	movs	r3, #0
 80023d2:	2101      	movs	r1, #1
 80023d4:	f000 fce4 	bl	8002da0 <socket>
    listen(S_SRV);
 80023d8:	2301      	movs	r3, #1
 80023da:	4618      	mov	r0, r3
 80023dc:	f000 fe82 	bl	80030e4 <listen>
    return;
 80023e0:	e05d      	b.n	800249e <net_poll+0x146>
  }

  if (st == SOCK_ESTABLISHED) {
 80023e2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80023e6:	2b17      	cmp	r3, #23
 80023e8:	d159      	bne.n	800249e <net_poll+0x146>
    for (;;) {
      uint16_t room = rb_space();
 80023ea:	f7ff ff21 	bl	8002230 <rb_space>
 80023ee:	4603      	mov	r3, r0
 80023f0:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
      if (room == 0) break;
 80023f4:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d04b      	beq.n	8002494 <net_poll+0x13c>

      /* how many bytes are waiting in the W5500 RX buffer? */
      uint16_t avail = getSn_RX_RSR(S_SRV);
 80023fc:	2301      	movs	r3, #1
 80023fe:	4618      	mov	r0, r3
 8002400:	f002 f8d7 	bl	80045b2 <getSn_RX_RSR>
 8002404:	4603      	mov	r3, r0
 8002406:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
      if (avail == 0) break;
 800240a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 800240e:	2b00      	cmp	r3, #0
 8002410:	d042      	beq.n	8002498 <net_poll+0x140>

      /* take the smaller of (avail, our ring space, a temp cap) */
      uint16_t take = avail;
 8002412:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8002416:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
      if (take > room)   take = room;
 800241a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 800241e:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8002422:	429a      	cmp	r2, r3
 8002424:	d903      	bls.n	800242e <net_poll+0xd6>
 8002426:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 800242a:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
      if (take > 256)    take = 256;
 800242e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8002432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002436:	d903      	bls.n	8002440 <net_poll+0xe8>
 8002438:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800243c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

      uint8_t tmp[256];
      int32_t r = recv(S_SRV, tmp, take);
 8002440:	2001      	movs	r0, #1
 8002442:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8002446:	1d3b      	adds	r3, r7, #4
 8002448:	4619      	mov	r1, r3
 800244a:	f001 f87b 	bl	8003544 <recv>
 800244e:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

      if (r > 0) {
 8002452:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002456:	2b00      	cmp	r3, #0
 8002458:	dd20      	ble.n	800249c <net_poll+0x144>
        for (int32_t i = 0; i < r; i++) rb_push_byte(tmp[i]);
 800245a:	2300      	movs	r3, #0
 800245c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002460:	e00f      	b.n	8002482 <net_poll+0x12a>
 8002462:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002466:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 800246a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800246e:	4413      	add	r3, r2
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff fee8 	bl	8002248 <rb_push_byte>
 8002478:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800247c:	3301      	adds	r3, #1
 800247e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002482:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8002486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800248a:	429a      	cmp	r2, r3
 800248c:	dbe9      	blt.n	8002462 <net_poll+0x10a>
    for (;;) {
 800248e:	e7ac      	b.n	80023ea <net_poll+0x92>
    return;
 8002490:	bf00      	nop
 8002492:	e004      	b.n	800249e <net_poll+0x146>
      if (room == 0) break;
 8002494:	bf00      	nop
 8002496:	e002      	b.n	800249e <net_poll+0x146>
      if (avail == 0) break;
 8002498:	bf00      	nop
 800249a:	e000      	b.n	800249e <net_poll+0x146>
        continue;
      }

      /* r <= 0: if it's just busy/len, try again later; otherwise reset socket */
      /* Typical values: SOCK_BUSY or SOCKERR_DATALEN. Either way, stop for now. */
      break;
 800249c:	bf00      	nop
    }
  }
}
 800249e:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20040028 	.word	0x20040028

080024ac <net_send>:

/* ===== Send/Receive APIs ===== */

int net_send(const void *data, uint16_t len)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	460b      	mov	r3, r1
 80024b6:	807b      	strh	r3, [r7, #2]
  if (!net_is_connected()) return -1;
 80024b8:	f7ff ff36 	bl	8002328 <net_is_connected>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d102      	bne.n	80024c8 <net_send+0x1c>
 80024c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80024c6:	e053      	b.n	8002570 <net_send+0xc4>

  const uint8_t *p = (const uint8_t*)data;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	61fb      	str	r3, [r7, #28]
  uint16_t left = len;
 80024cc:	887b      	ldrh	r3, [r7, #2]
 80024ce:	837b      	strh	r3, [r7, #26]
  uint32_t deadline = HAL_GetTick() + 300;  // try for up to ~300 ms
 80024d0:	f002 fffa 	bl	80054c8 <HAL_GetTick>
 80024d4:	4603      	mov	r3, r0
 80024d6:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80024da:	617b      	str	r3, [r7, #20]

  while (left) {
 80024dc:	e03e      	b.n	800255c <net_send+0xb0>
    /* ensure there is TX space */
    uint16_t fre = getSn_TX_FSR(S_SRV);
 80024de:	2301      	movs	r3, #1
 80024e0:	4618      	mov	r0, r3
 80024e2:	f002 f81d 	bl	8004520 <getSn_TX_FSR>
 80024e6:	4603      	mov	r3, r0
 80024e8:	827b      	strh	r3, [r7, #18]
    if (fre == 0) {
 80024ea:	8a7b      	ldrh	r3, [r7, #18]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d109      	bne.n	8002504 <net_send+0x58>
      if (HAL_GetTick() >= deadline) break;
 80024f0:	f002 ffea 	bl	80054c8 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d933      	bls.n	8002564 <net_send+0xb8>
      HAL_Delay(1);
 80024fc:	2001      	movs	r0, #1
 80024fe:	f002 ffef 	bl	80054e0 <HAL_Delay>
      continue;
 8002502:	e02b      	b.n	800255c <net_send+0xb0>
    }

    uint16_t chunk = left;
 8002504:	8b7b      	ldrh	r3, [r7, #26]
 8002506:	833b      	strh	r3, [r7, #24]
    if (chunk > fre)  chunk = fre;   // don't exceed TX free space
 8002508:	8b3a      	ldrh	r2, [r7, #24]
 800250a:	8a7b      	ldrh	r3, [r7, #18]
 800250c:	429a      	cmp	r2, r3
 800250e:	d901      	bls.n	8002514 <net_send+0x68>
 8002510:	8a7b      	ldrh	r3, [r7, #18]
 8002512:	833b      	strh	r3, [r7, #24]
    if (chunk > 1024) chunk = 1024;  // reasonable cap per write
 8002514:	8b3b      	ldrh	r3, [r7, #24]
 8002516:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800251a:	d902      	bls.n	8002522 <net_send+0x76>
 800251c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002520:	833b      	strh	r3, [r7, #24]

    int32_t n = send(S_SRV, (uint8_t*)p, chunk);
 8002522:	2001      	movs	r0, #1
 8002524:	8b3b      	ldrh	r3, [r7, #24]
 8002526:	461a      	mov	r2, r3
 8002528:	69f9      	ldr	r1, [r7, #28]
 800252a:	f000 feb7 	bl	800329c <send>
 800252e:	60f8      	str	r0, [r7, #12]
    if (n > 0) { p += n; left -= (uint16_t)n; continue; }
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2b00      	cmp	r3, #0
 8002534:	dd09      	ble.n	800254a <net_send+0x9e>
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	69fa      	ldr	r2, [r7, #28]
 800253a:	4413      	add	r3, r2
 800253c:	61fb      	str	r3, [r7, #28]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	b29b      	uxth	r3, r3
 8002542:	8b7a      	ldrh	r2, [r7, #26]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	837b      	strh	r3, [r7, #26]
 8002548:	e008      	b.n	800255c <net_send+0xb0>

    /* n <= 0: usually SOCK_BUSY. Give it a moment and retry. */
    if (HAL_GetTick() >= deadline) break;
 800254a:	f002 ffbd 	bl	80054c8 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	4293      	cmp	r3, r2
 8002554:	d908      	bls.n	8002568 <net_send+0xbc>
    HAL_Delay(1);
 8002556:	2001      	movs	r0, #1
 8002558:	f002 ffc2 	bl	80054e0 <HAL_Delay>
  while (left) {
 800255c:	8b7b      	ldrh	r3, [r7, #26]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1bd      	bne.n	80024de <net_send+0x32>
 8002562:	e002      	b.n	800256a <net_send+0xbe>
      if (HAL_GetTick() >= deadline) break;
 8002564:	bf00      	nop
 8002566:	e000      	b.n	800256a <net_send+0xbe>
    if (HAL_GetTick() >= deadline) break;
 8002568:	bf00      	nop
  }

  return (int)(len - left);
 800256a:	887a      	ldrh	r2, [r7, #2]
 800256c:	8b7b      	ldrh	r3, [r7, #26]
 800256e:	1ad3      	subs	r3, r2, r3
}
 8002570:	4618      	mov	r0, r3
 8002572:	3720      	adds	r7, #32
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <net_send_str>:

int net_send_str(const char *s)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  return net_send(s, (uint16_t)strlen(s));
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f7fd fe8d 	bl	80002a0 <strlen>
 8002586:	4603      	mov	r3, r0
 8002588:	b29b      	uxth	r3, r3
 800258a:	4619      	mov	r1, r3
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7ff ff8d 	bl	80024ac <net_send>
 8002592:	4603      	mov	r3, r0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <rb_peek_at>:
  }
  return (int)n;
}

/* Helpers for peeking/dropping without consuming prematurely */
static inline uint8_t rb_peek_at(uint16_t off) {
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	80fb      	strh	r3, [r7, #6]
  return rx_ring[(uint16_t)((rx_tail + off) % NET_RX_BUFSZ)];
 80025a6:	4b07      	ldr	r3, [pc, #28]	@ (80025c4 <rb_peek_at+0x28>)
 80025a8:	881a      	ldrh	r2, [r3, #0]
 80025aa:	88fb      	ldrh	r3, [r7, #6]
 80025ac:	4413      	add	r3, r2
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025b4:	4a04      	ldr	r2, [pc, #16]	@ (80025c8 <rb_peek_at+0x2c>)
 80025b6:	5cd3      	ldrb	r3, [r2, r3]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	200408be 	.word	0x200408be
 80025c8:	200404bc 	.word	0x200404bc

080025cc <rb_drop_n>:
static inline void rb_drop_n(uint16_t n) {
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	80fb      	strh	r3, [r7, #6]
  rx_tail = (uint16_t)((rx_tail + n) % NET_RX_BUFSZ);
 80025d6:	4b08      	ldr	r3, [pc, #32]	@ (80025f8 <rb_drop_n+0x2c>)
 80025d8:	881a      	ldrh	r2, [r3, #0]
 80025da:	88fb      	ldrh	r3, [r7, #6]
 80025dc:	4413      	add	r3, r2
 80025de:	b29b      	uxth	r3, r3
 80025e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	4b04      	ldr	r3, [pc, #16]	@ (80025f8 <rb_drop_n+0x2c>)
 80025e8:	801a      	strh	r2, [r3, #0]
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	200408be 	.word	0x200408be

080025fc <net_recv_line>:

int net_recv_line(char *dst, uint16_t maxlen, uint32_t timeout_ms)
{
 80025fc:	b590      	push	{r4, r7, lr}
 80025fe:	b089      	sub	sp, #36	@ 0x24
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	460b      	mov	r3, r1
 8002606:	607a      	str	r2, [r7, #4]
 8002608:	817b      	strh	r3, [r7, #10]
  if (maxlen < 2) return -2;
 800260a:	897b      	ldrh	r3, [r7, #10]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d802      	bhi.n	8002616 <net_recv_line+0x1a>
 8002610:	f06f 0301 	mvn.w	r3, #1
 8002614:	e07d      	b.n	8002712 <net_recv_line+0x116>
  uint32_t start = HAL_GetTick();
 8002616:	f002 ff57 	bl	80054c8 <HAL_GetTick>
 800261a:	6178      	str	r0, [r7, #20]

  for (;;) {
    uint16_t cnt = rb_count();
 800261c:	f7ff fdee 	bl	80021fc <rb_count>
 8002620:	4603      	mov	r3, r0
 8002622:	827b      	strh	r3, [r7, #18]
    int16_t term_pos = -1;
 8002624:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002628:	83fb      	strh	r3, [r7, #30]
    for (uint16_t i = 0; i < cnt; i++) {
 800262a:	2300      	movs	r3, #0
 800262c:	83bb      	strh	r3, [r7, #28]
 800262e:	e011      	b.n	8002654 <net_recv_line+0x58>
      uint8_t c = rb_peek_at(i);
 8002630:	8bbb      	ldrh	r3, [r7, #28]
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff ffb2 	bl	800259c <rb_peek_at>
 8002638:	4603      	mov	r3, r0
 800263a:	747b      	strb	r3, [r7, #17]
      if (c == '\n' || c == '\r') { term_pos = (int16_t)i; break; }
 800263c:	7c7b      	ldrb	r3, [r7, #17]
 800263e:	2b0a      	cmp	r3, #10
 8002640:	d002      	beq.n	8002648 <net_recv_line+0x4c>
 8002642:	7c7b      	ldrb	r3, [r7, #17]
 8002644:	2b0d      	cmp	r3, #13
 8002646:	d102      	bne.n	800264e <net_recv_line+0x52>
 8002648:	8bbb      	ldrh	r3, [r7, #28]
 800264a:	83fb      	strh	r3, [r7, #30]
 800264c:	e006      	b.n	800265c <net_recv_line+0x60>
    for (uint16_t i = 0; i < cnt; i++) {
 800264e:	8bbb      	ldrh	r3, [r7, #28]
 8002650:	3301      	adds	r3, #1
 8002652:	83bb      	strh	r3, [r7, #28]
 8002654:	8bba      	ldrh	r2, [r7, #28]
 8002656:	8a7b      	ldrh	r3, [r7, #18]
 8002658:	429a      	cmp	r2, r3
 800265a:	d3e9      	bcc.n	8002630 <net_recv_line+0x34>
    }

    if (term_pos >= 0) {
 800265c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002660:	2b00      	cmp	r3, #0
 8002662:	db41      	blt.n	80026e8 <net_recv_line+0xec>
      uint8_t term_char = rb_peek_at((uint16_t)term_pos);   // remember CR vs LF
 8002664:	8bfb      	ldrh	r3, [r7, #30]
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff ff98 	bl	800259c <rb_peek_at>
 800266c:	4603      	mov	r3, r0
 800266e:	743b      	strb	r3, [r7, #16]

      uint16_t copy_len = (uint16_t)term_pos;
 8002670:	8bfb      	ldrh	r3, [r7, #30]
 8002672:	837b      	strh	r3, [r7, #26]
      if (copy_len >= (uint16_t)(maxlen - 1)) copy_len = (uint16_t)(maxlen - 1);
 8002674:	897b      	ldrh	r3, [r7, #10]
 8002676:	3b01      	subs	r3, #1
 8002678:	b29b      	uxth	r3, r3
 800267a:	8b7a      	ldrh	r2, [r7, #26]
 800267c:	429a      	cmp	r2, r3
 800267e:	d302      	bcc.n	8002686 <net_recv_line+0x8a>
 8002680:	897b      	ldrh	r3, [r7, #10]
 8002682:	3b01      	subs	r3, #1
 8002684:	837b      	strh	r3, [r7, #26]

      for (uint16_t j = 0; j < copy_len; j++) dst[j] = rb_peek_at(j);
 8002686:	2300      	movs	r3, #0
 8002688:	833b      	strh	r3, [r7, #24]
 800268a:	e00b      	b.n	80026a4 <net_recv_line+0xa8>
 800268c:	8b3b      	ldrh	r3, [r7, #24]
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	18d4      	adds	r4, r2, r3
 8002692:	8b3b      	ldrh	r3, [r7, #24]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ff81 	bl	800259c <rb_peek_at>
 800269a:	4603      	mov	r3, r0
 800269c:	7023      	strb	r3, [r4, #0]
 800269e:	8b3b      	ldrh	r3, [r7, #24]
 80026a0:	3301      	adds	r3, #1
 80026a2:	833b      	strh	r3, [r7, #24]
 80026a4:	8b3a      	ldrh	r2, [r7, #24]
 80026a6:	8b7b      	ldrh	r3, [r7, #26]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d3ef      	bcc.n	800268c <net_recv_line+0x90>
      dst[copy_len] = '\0';
 80026ac:	8b7b      	ldrh	r3, [r7, #26]
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	4413      	add	r3, r2
 80026b2:	2200      	movs	r2, #0
 80026b4:	701a      	strb	r2, [r3, #0]

      rb_drop_n((uint16_t)term_pos + 1); // drop line + terminator
 80026b6:	8bfb      	ldrh	r3, [r7, #30]
 80026b8:	3301      	adds	r3, #1
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff ff85 	bl	80025cc <rb_drop_n>

      /* If terminator was CR and next is LF, drop LF too */
      if (term_char == '\r' && rb_count() && rb_peek_at(0) == '\n') {
 80026c2:	7c3b      	ldrb	r3, [r7, #16]
 80026c4:	2b0d      	cmp	r3, #13
 80026c6:	d10d      	bne.n	80026e4 <net_recv_line+0xe8>
 80026c8:	f7ff fd98 	bl	80021fc <rb_count>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d008      	beq.n	80026e4 <net_recv_line+0xe8>
 80026d2:	2000      	movs	r0, #0
 80026d4:	f7ff ff62 	bl	800259c <rb_peek_at>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b0a      	cmp	r3, #10
 80026dc:	d102      	bne.n	80026e4 <net_recv_line+0xe8>
        rb_drop_n(1);
 80026de:	2001      	movs	r0, #1
 80026e0:	f7ff ff74 	bl	80025cc <rb_drop_n>
      }

      return (int)copy_len;
 80026e4:	8b7b      	ldrh	r3, [r7, #26]
 80026e6:	e014      	b.n	8002712 <net_recv_line+0x116>
    }

    if (timeout_ms == 0) return 0;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <net_recv_line+0xf6>
 80026ee:	2300      	movs	r3, #0
 80026f0:	e00f      	b.n	8002712 <net_recv_line+0x116>
    if ((HAL_GetTick() - start) >= timeout_ms) return 0;
 80026f2:	f002 fee9 	bl	80054c8 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d801      	bhi.n	8002706 <net_recv_line+0x10a>
 8002702:	2300      	movs	r3, #0
 8002704:	e005      	b.n	8002712 <net_recv_line+0x116>

    net_poll();
 8002706:	f7ff fe27 	bl	8002358 <net_poll>
    HAL_Delay(1);
 800270a:	2001      	movs	r0, #1
 800270c:	f002 fee8 	bl	80054e0 <HAL_Delay>
  for (;;) {
 8002710:	e784      	b.n	800261c <net_recv_line+0x20>
  }
}
 8002712:	4618      	mov	r0, r3
 8002714:	3724      	adds	r7, #36	@ 0x24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd90      	pop	{r4, r7, pc}

0800271a <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b082      	sub	sp, #8
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800272a:	6879      	ldr	r1, [r7, #4]
 800272c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002738:	6879      	ldr	r1, [r7, #4]
 800273a:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
	
	if (uPID->OutputSum > uPID->OutMax)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800274a:	f7fe f9fd 	bl	8000b48 <__aeabi_dcmpgt>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d006      	beq.n	8002762 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }
	
}
 8002760:	e011      	b.n	8002786 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800276e:	f7fe f9cd 	bl	8000b0c <__aeabi_dcmplt>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d100      	bne.n	800277a <PID_Init+0x60>
}
 8002778:	e005      	b.n	8002786 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002780:	6879      	ldr	r1, [r7, #4]
 8002782:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
	...

08002790 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b08a      	sub	sp, #40	@ 0x28
 8002794:	af00      	add	r7, sp, #0
 8002796:	6278      	str	r0, [r7, #36]	@ 0x24
 8002798:	6239      	str	r1, [r7, #32]
 800279a:	61fa      	str	r2, [r7, #28]
 800279c:	61bb      	str	r3, [r7, #24]
 800279e:	ed87 0b04 	vstr	d0, [r7, #16]
 80027a2:	ed87 1b02 	vstr	d1, [r7, #8]
 80027a6:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 80027aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ac:	69fa      	ldr	r2, [r7, #28]
 80027ae:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 80027b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b2:	6a3a      	ldr	r2, [r7, #32]
 80027b4:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 80027b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 80027bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027be:	2200      	movs	r2, #0
 80027c0:	705a      	strb	r2, [r3, #1]
	
	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 80027c2:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 8002818 <PID+0x88>
 80027c6:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8002820 <PID+0x90>
 80027ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80027cc:	f000 f956 	bl	8002a7c <PID_SetOutputLimits>
	
	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 80027d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d2:	2264      	movs	r2, #100	@ 0x64
 80027d4:	609a      	str	r2, [r3, #8]
	
	PID_SetControllerDirection(uPID, ControllerDirection);
 80027d6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80027da:	4619      	mov	r1, r3
 80027dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80027de:	f000 fa63 	bl	8002ca8 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 80027e2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80027e6:	4619      	mov	r1, r3
 80027e8:	ed97 2b00 	vldr	d2, [r7]
 80027ec:	ed97 1b02 	vldr	d1, [r7, #8]
 80027f0:	ed97 0b04 	vldr	d0, [r7, #16]
 80027f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80027f6:	f000 f9af 	bl	8002b58 <PID_SetTunings2>
	
	uPID->LastTime = GetTime() - uPID->SampleTime;
 80027fa:	f002 fe65 	bl	80054c8 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	1ad2      	subs	r2, r2, r3
 8002806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002808:	605a      	str	r2, [r3, #4]
	
}
 800280a:	bf00      	nop
 800280c:	3728      	adds	r7, #40	@ 0x28
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	f3af 8000 	nop.w
 8002818:	00000000 	.word	0x00000000
 800281c:	406fe000 	.word	0x406fe000
	...

08002828 <PID2>:

void PID2(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b08c      	sub	sp, #48	@ 0x30
 800282c:	af02      	add	r7, sp, #8
 800282e:	6278      	str	r0, [r7, #36]	@ 0x24
 8002830:	6239      	str	r1, [r7, #32]
 8002832:	61fa      	str	r2, [r7, #28]
 8002834:	61bb      	str	r3, [r7, #24]
 8002836:	ed87 0b04 	vstr	d0, [r7, #16]
 800283a:	ed87 1b02 	vstr	d1, [r7, #8]
 800283e:	ed87 2b00 	vstr	d2, [r7]
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
 8002842:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002846:	9301      	str	r3, [sp, #4]
 8002848:	2301      	movs	r3, #1
 800284a:	9300      	str	r3, [sp, #0]
 800284c:	ed97 2b00 	vldr	d2, [r7]
 8002850:	ed97 1b02 	vldr	d1, [r7, #8]
 8002854:	ed97 0b04 	vldr	d0, [r7, #16]
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	69fa      	ldr	r2, [r7, #28]
 800285c:	6a39      	ldr	r1, [r7, #32]
 800285e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002860:	f7ff ff96 	bl	8002790 <PID>
}
 8002864:	bf00      	nop
 8002866:	3728      	adds	r7, #40	@ 0x28
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <PID_Compute>:

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 800286c:	b5b0      	push	{r4, r5, r7, lr}
 800286e:	b08c      	sub	sp, #48	@ 0x30
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;
	
	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	785b      	ldrb	r3, [r3, #1]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <PID_Compute+0x14>
	{
		return _FALSE;
 800287c:	2300      	movs	r3, #0
 800287e:	e0db      	b.n	8002a38 <PID_Compute+0x1cc>
	}
	
	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 8002880:	f002 fe22 	bl	80054c8 <HAL_GetTick>
 8002884:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	623b      	str	r3, [r7, #32]
	
	if (timeChange >= uPID->SampleTime)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	6a3a      	ldr	r2, [r7, #32]
 8002896:	429a      	cmp	r2, r3
 8002898:	f0c0 80cd 	bcc.w	8002a36 <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028b4:	f7fd fd00 	bl	80002b8 <__aeabi_dsub>
 80028b8:	4602      	mov	r2, r0
 80028ba:	460b      	mov	r3, r1
 80028bc:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 80028c6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80028ca:	f7fd fcf5 	bl	80002b8 <__aeabi_dsub>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->OutputSum     += (uPID->Ki * error);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 80028e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80028e6:	f7fd fe9f 	bl	8000628 <__aeabi_dmul>
 80028ea:	4602      	mov	r2, r0
 80028ec:	460b      	mov	r3, r1
 80028ee:	4620      	mov	r0, r4
 80028f0:	4629      	mov	r1, r5
 80028f2:	f7fd fce3 	bl	80002bc <__adddf3>
 80028f6:	4602      	mov	r2, r0
 80028f8:	460b      	mov	r3, r1
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		
		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d114      	bne.n	8002932 <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002914:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002918:	f7fd fe86 	bl	8000628 <__aeabi_dmul>
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
 8002920:	4620      	mov	r0, r4
 8002922:	4629      	mov	r1, r5
 8002924:	f7fd fcc8 	bl	80002b8 <__aeabi_dsub>
 8002928:	4602      	mov	r2, r0
 800292a:	460b      	mov	r3, r1
 800292c:	6879      	ldr	r1, [r7, #4]
 800292e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		
		if (uPID->OutputSum > uPID->OutMax)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800293e:	f7fe f903 	bl	8000b48 <__aeabi_dcmpgt>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d006      	beq.n	8002956 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002954:	e010      	b.n	8002978 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002962:	f7fe f8d3 	bl	8000b0c <__aeabi_dcmplt>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d005      	beq.n	8002978 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002972:	6879      	ldr	r1, [r7, #4]
 8002974:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }
		
		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d00b      	beq.n	8002998 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002986:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800298a:	f7fd fe4d 	bl	8000628 <__aeabi_dmul>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8002996:	e005      	b.n	80029a4 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 8002998:	f04f 0200 	mov.w	r2, #0
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		
		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80029b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029b4:	f7fd fe38 	bl	8000628 <__aeabi_dmul>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	4620      	mov	r0, r4
 80029be:	4629      	mov	r1, r5
 80029c0:	f7fd fc7a 	bl	80002b8 <__aeabi_dsub>
 80029c4:	4602      	mov	r2, r0
 80029c6:	460b      	mov	r3, r1
 80029c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80029cc:	f7fd fc76 	bl	80002bc <__adddf3>
 80029d0:	4602      	mov	r2, r0
 80029d2:	460b      	mov	r3, r1
 80029d4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		
		if (output > uPID->OutMax)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80029de:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80029e2:	f7fe f8b1 	bl	8000b48 <__aeabi_dcmpgt>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80029f2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80029f6:	e00e      	b.n	8002a16 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80029fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002a02:	f7fe f883 	bl	8000b0c <__aeabi_dcmplt>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d004      	beq.n	8002a16 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002a12:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }
		
		*uPID->MyOutput = output;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002a1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a1e:	e9c1 2300 	strd	r2, r3, [r1]
		
		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a28:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a30:	605a      	str	r2, [r3, #4]
		
		return _TRUE;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e000      	b.n	8002a38 <PID_Compute+0x1cc>
		
	}
	else
	{
		return _FALSE;
 8002a36:	2300      	movs	r3, #0
	}
	
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3730      	adds	r7, #48	@ 0x30
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bdb0      	pop	{r4, r5, r7, pc}

08002a40 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	460b      	mov	r3, r1
 8002a4a:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8002a4c:	78fb      	ldrb	r3, [r7, #3]
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	bf0c      	ite	eq
 8002a52:	2301      	moveq	r3, #1
 8002a54:	2300      	movne	r3, #0
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 8002a5a:	7bfb      	ldrb	r3, [r7, #15]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d006      	beq.n	8002a6e <PID_SetMode+0x2e>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	785b      	ldrb	r3, [r3, #1]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d102      	bne.n	8002a6e <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f7ff fe56 	bl	800271a <PID_Init>
	}
	
	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	7bfa      	ldrb	r2, [r7, #15]
 8002a72:	705a      	strb	r2, [r3, #1]
	
}
 8002a74:	bf00      	nop
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6178      	str	r0, [r7, #20]
 8002a84:	ed87 0b02 	vstr	d0, [r7, #8]
 8002a88:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002a8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002a94:	f7fe f84e 	bl	8000b34 <__aeabi_dcmpge>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d158      	bne.n	8002b50 <PID_SetOutputLimits+0xd4>
	{
		return;
	}
	
	uPID->OutMin = Min;
 8002a9e:	6979      	ldr	r1, [r7, #20]
 8002aa0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002aa4:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 8002aa8:	6979      	ldr	r1, [r7, #20]
 8002aaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002aae:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	785b      	ldrb	r3, [r3, #1]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d04b      	beq.n	8002b52 <PID_SetOutputLimits+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002abe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002ac8:	f7fe f83e 	bl	8000b48 <__aeabi_dcmpgt>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d007      	beq.n	8002ae2 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002adc:	e9c1 2300 	strd	r2, r3, [r1]
 8002ae0:	e012      	b.n	8002b08 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002af0:	f7fe f80c 	bl	8000b0c <__aeabi_dcmplt>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d006      	beq.n	8002b08 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002b04:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002b14:	f7fe f818 	bl	8000b48 <__aeabi_dcmpgt>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d006      	beq.n	8002b2c <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002b24:	6979      	ldr	r1, [r7, #20]
 8002b26:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002b2a:	e012      	b.n	8002b52 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002b38:	f7fd ffe8 	bl	8000b0c <__aeabi_dcmplt>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d007      	beq.n	8002b52 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002b48:	6979      	ldr	r1, [r7, #20]
 8002b4a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002b4e:	e000      	b.n	8002b52 <PID_SetOutputLimits+0xd6>
		return;
 8002b50:	bf00      	nop
		}
		else { }
		
	}
	
}
 8002b52:	3718      	adds	r7, #24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b08a      	sub	sp, #40	@ 0x28
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	61f8      	str	r0, [r7, #28]
 8002b60:	ed87 0b04 	vstr	d0, [r7, #16]
 8002b64:	ed87 1b02 	vstr	d1, [r7, #8]
 8002b68:	ed87 2b00 	vstr	d2, [r7]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002b70:	f04f 0200 	mov.w	r2, #0
 8002b74:	f04f 0300 	mov.w	r3, #0
 8002b78:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b7c:	f7fd ffc6 	bl	8000b0c <__aeabi_dcmplt>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f040 8089 	bne.w	8002c9a <PID_SetTunings2+0x142>
 8002b88:	f04f 0200 	mov.w	r2, #0
 8002b8c:	f04f 0300 	mov.w	r3, #0
 8002b90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b94:	f7fd ffba 	bl	8000b0c <__aeabi_dcmplt>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d17d      	bne.n	8002c9a <PID_SetTunings2+0x142>
 8002b9e:	f04f 0200 	mov.w	r2, #0
 8002ba2:	f04f 0300 	mov.w	r3, #0
 8002ba6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002baa:	f7fd ffaf 	bl	8000b0c <__aeabi_dcmplt>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d172      	bne.n	8002c9a <PID_SetTunings2+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	7efa      	ldrb	r2, [r7, #27]
 8002bb8:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8002bba:	7efb      	ldrb	r3, [r7, #27]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	bf0c      	ite	eq
 8002bc0:	2301      	moveq	r3, #1
 8002bc2:	2300      	movne	r3, #0
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 8002bcc:	69f9      	ldr	r1, [r7, #28]
 8002bce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002bd2:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 8002bd6:	69f9      	ldr	r1, [r7, #28]
 8002bd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002bdc:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8002be0:	69f9      	ldr	r1, [r7, #28]
 8002be2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002be6:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fd fca0 	bl	8000534 <__aeabi_ui2d>
 8002bf4:	f04f 0200 	mov.w	r2, #0
 8002bf8:	4b2a      	ldr	r3, [pc, #168]	@ (8002ca4 <PID_SetTunings2+0x14c>)
 8002bfa:	f7fd fe3f 	bl	800087c <__aeabi_ddiv>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	460b      	mov	r3, r1
 8002c02:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	uPID->Kp = Kp;
 8002c06:	69f9      	ldr	r1, [r7, #28]
 8002c08:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002c0c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8002c10:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002c18:	f7fd fd06 	bl	8000628 <__aeabi_dmul>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	460b      	mov	r3, r1
 8002c20:	69f9      	ldr	r1, [r7, #28]
 8002c22:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 8002c26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002c2e:	f7fd fe25 	bl	800087c <__aeabi_ddiv>
 8002c32:	4602      	mov	r2, r0
 8002c34:	460b      	mov	r3, r1
 8002c36:	69f9      	ldr	r1, [r7, #28]
 8002c38:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	78db      	ldrb	r3, [r3, #3]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d12b      	bne.n	8002c9c <PID_SetTunings2+0x144>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002c4a:	f04f 0000 	mov.w	r0, #0
 8002c4e:	f04f 0100 	mov.w	r1, #0
 8002c52:	f7fd fb31 	bl	80002b8 <__aeabi_dsub>
 8002c56:	4602      	mov	r2, r0
 8002c58:	460b      	mov	r3, r1
 8002c5a:	69f9      	ldr	r1, [r7, #28]
 8002c5c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002c66:	f04f 0000 	mov.w	r0, #0
 8002c6a:	f04f 0100 	mov.w	r1, #0
 8002c6e:	f7fd fb23 	bl	80002b8 <__aeabi_dsub>
 8002c72:	4602      	mov	r2, r0
 8002c74:	460b      	mov	r3, r1
 8002c76:	69f9      	ldr	r1, [r7, #28]
 8002c78:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002c82:	f04f 0000 	mov.w	r0, #0
 8002c86:	f04f 0100 	mov.w	r1, #0
 8002c8a:	f7fd fb15 	bl	80002b8 <__aeabi_dsub>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	69f9      	ldr	r1, [r7, #28]
 8002c94:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 8002c98:	e000      	b.n	8002c9c <PID_SetTunings2+0x144>
		return;
 8002c9a:	bf00      	nop
		
	}
	
}
 8002c9c:	3728      	adds	r7, #40	@ 0x28
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	408f4000 	.word	0x408f4000

08002ca8 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	785b      	ldrb	r3, [r3, #1]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d02e      	beq.n	8002d1a <PID_SetControllerDirection+0x72>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	78db      	ldrb	r3, [r3, #3]
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d029      	beq.n	8002d1a <PID_SetControllerDirection+0x72>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002ccc:	f04f 0000 	mov.w	r0, #0
 8002cd0:	f04f 0100 	mov.w	r1, #0
 8002cd4:	f7fd faf0 	bl	80002b8 <__aeabi_dsub>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	460b      	mov	r3, r1
 8002cdc:	6879      	ldr	r1, [r7, #4]
 8002cde:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002ce8:	f04f 0000 	mov.w	r0, #0
 8002cec:	f04f 0100 	mov.w	r1, #0
 8002cf0:	f7fd fae2 	bl	80002b8 <__aeabi_dsub>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	6879      	ldr	r1, [r7, #4]
 8002cfa:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002d04:	f04f 0000 	mov.w	r0, #0
 8002d08:	f04f 0100 	mov.w	r1, #0
 8002d0c:	f7fd fad4 	bl	80002b8 <__aeabi_dsub>
 8002d10:	4602      	mov	r2, r0
 8002d12:	460b      	mov	r3, r1
 8002d14:	6879      	ldr	r1, [r7, #4]
 8002d16:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		
	}
	
	uPID->ControllerDirection = Direction;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	78fa      	ldrb	r2, [r7, #3]
 8002d1e:	70da      	strb	r2, [r3, #3]
	
}
 8002d20:	bf00      	nop
 8002d22:	3708      	adds	r7, #8
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8002d28:	b5b0      	push	{r4, r5, r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
	
	double ratio;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	dd2e      	ble.n	8002d96 <PID_SetSampleTime+0x6e>
	{
		
		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8002d38:	6838      	ldr	r0, [r7, #0]
 8002d3a:	f7fd fc0b 	bl	8000554 <__aeabi_i2d>
 8002d3e:	4604      	mov	r4, r0
 8002d40:	460d      	mov	r5, r1
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fd fbf4 	bl	8000534 <__aeabi_ui2d>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	4620      	mov	r0, r4
 8002d52:	4629      	mov	r1, r5
 8002d54:	f7fd fd92 	bl	800087c <__aeabi_ddiv>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->Ki *= ratio;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8002d66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d6a:	f7fd fc5d 	bl	8000628 <__aeabi_dmul>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	460b      	mov	r3, r1
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002d7e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d82:	f7fd fd7b 	bl	800087c <__aeabi_ddiv>
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	609a      	str	r2, [r3, #8]
		
	}
	
}
 8002d96:	bf00      	nop
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002da0 <socket>:
#endif




int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag) {
 8002da0:	b590      	push	{r4, r7, lr}
 8002da2:	b089      	sub	sp, #36	@ 0x24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4604      	mov	r4, r0
 8002da8:	4608      	mov	r0, r1
 8002daa:	4611      	mov	r1, r2
 8002dac:	461a      	mov	r2, r3
 8002dae:	4623      	mov	r3, r4
 8002db0:	71fb      	strb	r3, [r7, #7]
 8002db2:	4603      	mov	r3, r0
 8002db4:	71bb      	strb	r3, [r7, #6]
 8002db6:	460b      	mov	r3, r1
 8002db8:	80bb      	strh	r3, [r7, #4]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	70fb      	strb	r3, [r7, #3]

    uint8_t taddr[16];
    uint16_t local_port = 0;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	83fb      	strh	r3, [r7, #30]
    CHECK_SOCKNUM();
 8002dc2:	79fb      	ldrb	r3, [r7, #7]
 8002dc4:	2b07      	cmp	r3, #7
 8002dc6:	d902      	bls.n	8002dce <socket+0x2e>
 8002dc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002dcc:	e10d      	b.n	8002fea <socket+0x24a>
    switch (protocol & 0x0F) {
 8002dce:	79bb      	ldrb	r3, [r7, #6]
 8002dd0:	f003 030f 	and.w	r3, r3, #15
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	2b0d      	cmp	r3, #13
 8002dd8:	d82c      	bhi.n	8002e34 <socket+0x94>
 8002dda:	a201      	add	r2, pc, #4	@ (adr r2, 8002de0 <socket+0x40>)
 8002ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de0:	08002e19 	.word	0x08002e19
 8002de4:	08002e3b 	.word	0x08002e3b
 8002de8:	08002e3b 	.word	0x08002e3b
 8002dec:	08002e3b 	.word	0x08002e3b
 8002df0:	08002e35 	.word	0x08002e35
 8002df4:	08002e35 	.word	0x08002e35
 8002df8:	08002e35 	.word	0x08002e35
 8002dfc:	08002e35 	.word	0x08002e35
 8002e00:	08002e35 	.word	0x08002e35
 8002e04:	08002e3b 	.word	0x08002e3b
 8002e08:	08002e3b 	.word	0x08002e3b
 8002e0c:	08002e35 	.word	0x08002e35
 8002e10:	08002e35 	.word	0x08002e35
 8002e14:	08002e3b 	.word	0x08002e3b
        /*
            uint8_t taddr[4];
            getSIPR(taddr);
        */
        uint32_t taddr;
        getSIPR((uint8_t*)&taddr);
 8002e18:	f107 0308 	add.w	r3, r7, #8
 8002e1c:	2204      	movs	r2, #4
 8002e1e:	4619      	mov	r1, r3
 8002e20:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002e24:	f001 fabc 	bl	80043a0 <WIZCHIP_READ_BUF>
        if (taddr == 0) {
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d107      	bne.n	8002e3e <socket+0x9e>
            return SOCKERR_SOCKINIT;
 8002e2e:	f06f 0302 	mvn.w	r3, #2
 8002e32:	e0da      	b.n	8002fea <socket+0x24a>
#if ( _WIZCHIP_ < 5200 )
    case Sn_MR_PPPoE :
        break;
#endif
    default :
        return SOCKERR_SOCKMODE;
 8002e34:	f06f 0304 	mvn.w	r3, #4
 8002e38:	e0d7      	b.n	8002fea <socket+0x24a>
        break;
 8002e3a:	bf00      	nop
 8002e3c:	e000      	b.n	8002e40 <socket+0xa0>
        break;
 8002e3e:	bf00      	nop
    }
    //M20150601 : For SF_TCP_ALIGN & W5300
    //if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
    if ((flag & 0x04) != 0) {
 8002e40:	78fb      	ldrb	r3, [r7, #3]
 8002e42:	f003 0304 	and.w	r3, r3, #4
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <socket+0xb0>
        return SOCKERR_SOCKFLAG;
 8002e4a:	f06f 0305 	mvn.w	r3, #5
 8002e4e:	e0cc      	b.n	8002fea <socket+0x24a>
    if (flag & 0x10) {
        return SOCKERR_SOCKFLAG;
    }
#endif

    if (flag != 0) {
 8002e50:	78fb      	ldrb	r3, [r7, #3]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d028      	beq.n	8002ea8 <socket+0x108>
        switch (protocol) {
 8002e56:	79bb      	ldrb	r3, [r7, #6]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d002      	beq.n	8002e62 <socket+0xc2>
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d008      	beq.n	8002e72 <socket+0xd2>
            break;

#endif

        default:
            break;
 8002e60:	e022      	b.n	8002ea8 <socket+0x108>
            if ((flag & (SF_TCP_NODELAY | SF_IO_NONBLOCK)) == 0) {
 8002e62:	78fb      	ldrb	r3, [r7, #3]
 8002e64:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d11a      	bne.n	8002ea2 <socket+0x102>
                return SOCKERR_SOCKFLAG;
 8002e6c:	f06f 0305 	mvn.w	r3, #5
 8002e70:	e0bb      	b.n	8002fea <socket+0x24a>
            if (flag & SF_IGMP_VER2) {
 8002e72:	78fb      	ldrb	r3, [r7, #3]
 8002e74:	f003 0320 	and.w	r3, r3, #32
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d006      	beq.n	8002e8a <socket+0xea>
                if ((flag & SF_MULTI_ENABLE) == 0) {
 8002e7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	db02      	blt.n	8002e8a <socket+0xea>
                    return SOCKERR_SOCKFLAG;
 8002e84:	f06f 0305 	mvn.w	r3, #5
 8002e88:	e0af      	b.n	8002fea <socket+0x24a>
            if (flag & SF_UNI_BLOCK) {
 8002e8a:	78fb      	ldrb	r3, [r7, #3]
 8002e8c:	f003 0310 	and.w	r3, r3, #16
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d008      	beq.n	8002ea6 <socket+0x106>
                if ((flag & SF_MULTI_ENABLE) == 0) {
 8002e94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	db04      	blt.n	8002ea6 <socket+0x106>
                    return SOCKERR_SOCKFLAG;
 8002e9c:	f06f 0305 	mvn.w	r3, #5
 8002ea0:	e0a3      	b.n	8002fea <socket+0x24a>
            break;
 8002ea2:	bf00      	nop
 8002ea4:	e000      	b.n	8002ea8 <socket+0x108>
            break;
 8002ea6:	bf00      	nop
        }
    }
    close(sn);
 8002ea8:	79fb      	ldrb	r3, [r7, #7]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 f8ac 	bl	8003008 <close>
    //M20150601
#if _WIZCHIP_ == 5300
    setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7));
#else
    setSn_MR(sn, (protocol | (flag & 0xF0)));
 8002eb0:	79fb      	ldrb	r3, [r7, #7]
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	00d8      	lsls	r0, r3, #3
 8002eb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ebc:	f023 030f 	bic.w	r3, r3, #15
 8002ec0:	b25a      	sxtb	r2, r3
 8002ec2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	b25b      	sxtb	r3, r3
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	4619      	mov	r1, r3
 8002ece:	f001 fa19 	bl	8004304 <WIZCHIP_WRITE>
#endif
#ifdef IPV6_AVAILABLE
    setSn_MR2(sn, flag & 0x03);
#endif
    if (!port) {
 8002ed2:	88bb      	ldrh	r3, [r7, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d110      	bne.n	8002efa <socket+0x15a>
        port = sock_any_port++;
 8002ed8:	4b46      	ldr	r3, [pc, #280]	@ (8002ff4 <socket+0x254>)
 8002eda:	881b      	ldrh	r3, [r3, #0]
 8002edc:	1c5a      	adds	r2, r3, #1
 8002ede:	b291      	uxth	r1, r2
 8002ee0:	4a44      	ldr	r2, [pc, #272]	@ (8002ff4 <socket+0x254>)
 8002ee2:	8011      	strh	r1, [r2, #0]
 8002ee4:	80bb      	strh	r3, [r7, #4]
        if (sock_any_port == 0xFFF0) {
 8002ee6:	4b43      	ldr	r3, [pc, #268]	@ (8002ff4 <socket+0x254>)
 8002ee8:	881b      	ldrh	r3, [r3, #0]
 8002eea:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d103      	bne.n	8002efa <socket+0x15a>
            sock_any_port = SOCK_ANY_PORT_NUM;
 8002ef2:	4b40      	ldr	r3, [pc, #256]	@ (8002ff4 <socket+0x254>)
 8002ef4:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8002ef8:	801a      	strh	r2, [r3, #0]
        }
    }
    setSn_PORTR(sn, port);
 8002efa:	79fb      	ldrb	r3, [r7, #7]
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	3301      	adds	r3, #1
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002f06:	461a      	mov	r2, r3
 8002f08:	88bb      	ldrh	r3, [r7, #4]
 8002f0a:	0a1b      	lsrs	r3, r3, #8
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	4619      	mov	r1, r3
 8002f12:	4610      	mov	r0, r2
 8002f14:	f001 f9f6 	bl	8004304 <WIZCHIP_WRITE>
 8002f18:	79fb      	ldrb	r3, [r7, #7]
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f24:	461a      	mov	r2, r3
 8002f26:	88bb      	ldrh	r3, [r7, #4]
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4610      	mov	r0, r2
 8002f2e:	f001 f9e9 	bl	8004304 <WIZCHIP_WRITE>
    setSn_CR(sn, Sn_CR_OPEN);
 8002f32:	79fb      	ldrb	r3, [r7, #7]
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	3301      	adds	r3, #1
 8002f38:	00db      	lsls	r3, r3, #3
 8002f3a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002f3e:	2101      	movs	r1, #1
 8002f40:	4618      	mov	r0, r3
 8002f42:	f001 f9df 	bl	8004304 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 8002f46:	bf00      	nop
 8002f48:	79fb      	ldrb	r3, [r7, #7]
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	00db      	lsls	r3, r3, #3
 8002f50:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002f54:	4618      	mov	r0, r3
 8002f56:	f001 f989 	bl	800426c <WIZCHIP_READ>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d1f3      	bne.n	8002f48 <socket+0x1a8>
    //A20150401 : For release the previous sock_io_mode
    sock_io_mode &= ~(1 << sn);
 8002f60:	79fb      	ldrb	r3, [r7, #7]
 8002f62:	2201      	movs	r2, #1
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	b21b      	sxth	r3, r3
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	b21a      	sxth	r2, r3
 8002f6e:	4b22      	ldr	r3, [pc, #136]	@ (8002ff8 <socket+0x258>)
 8002f70:	881b      	ldrh	r3, [r3, #0]
 8002f72:	b21b      	sxth	r3, r3
 8002f74:	4013      	ands	r3, r2
 8002f76:	b21b      	sxth	r3, r3
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ff8 <socket+0x258>)
 8002f7c:	801a      	strh	r2, [r3, #0]
    //
#ifndef IPV6_AVAILABLE
    sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 8002f7e:	78fb      	ldrb	r3, [r7, #3]
 8002f80:	f003 0201 	and.w	r2, r3, #1
 8002f84:	79fb      	ldrb	r3, [r7, #7]
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	b21a      	sxth	r2, r3
 8002f8c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff8 <socket+0x258>)
 8002f8e:	881b      	ldrh	r3, [r3, #0]
 8002f90:	b21b      	sxth	r3, r3
 8002f92:	4313      	orrs	r3, r2
 8002f94:	b21b      	sxth	r3, r3
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	4b17      	ldr	r3, [pc, #92]	@ (8002ff8 <socket+0x258>)
 8002f9a:	801a      	strh	r2, [r3, #0]
#else
    sock_io_mode |= ((flag & (SF_IO_NONBLOCK >> 3)) << sn);
#endif
    sock_is_sending &= ~(1 << sn);
 8002f9c:	79fb      	ldrb	r3, [r7, #7]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	b21b      	sxth	r3, r3
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	b21a      	sxth	r2, r3
 8002faa:	4b14      	ldr	r3, [pc, #80]	@ (8002ffc <socket+0x25c>)
 8002fac:	881b      	ldrh	r3, [r3, #0]
 8002fae:	b21b      	sxth	r3, r3
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	b21b      	sxth	r3, r3
 8002fb4:	b29a      	uxth	r2, r3
 8002fb6:	4b11      	ldr	r3, [pc, #68]	@ (8002ffc <socket+0x25c>)
 8002fb8:	801a      	strh	r2, [r3, #0]
    sock_remained_size[sn] = 0;
 8002fba:	79fb      	ldrb	r3, [r7, #7]
 8002fbc:	4a10      	ldr	r2, [pc, #64]	@ (8003000 <socket+0x260>)
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    //M20150601 : repalce 0 with PACK_COMPLETED
    //sock_pack_info[sn] = 0;
    sock_pack_info[sn] = PACK_COMPLETED;//PACK_COMPLETED //TODO::need verify:LINAN 20250421
 8002fc4:	79fb      	ldrb	r3, [r7, #7]
 8002fc6:	4a0f      	ldr	r2, [pc, #60]	@ (8003004 <socket+0x264>)
 8002fc8:	2100      	movs	r1, #0
 8002fca:	54d1      	strb	r1, [r2, r3]
    //
    while (getSn_SR(sn) == SOCK_CLOSED);
 8002fcc:	bf00      	nop
 8002fce:	79fb      	ldrb	r3, [r7, #7]
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f001 f946 	bl	800426c <WIZCHIP_READ>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0f3      	beq.n	8002fce <socket+0x22e>
    return (int8_t)sn;
 8002fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3724      	adds	r7, #36	@ 0x24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd90      	pop	{r4, r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	2004002a 	.word	0x2004002a
 8002ff8:	200408c0 	.word	0x200408c0
 8002ffc:	200408c2 	.word	0x200408c2
 8003000:	200408c4 	.word	0x200408c4
 8003004:	200408d4 	.word	0x200408d4

08003008 <close>:

int8_t close(uint8_t sn) {
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	4603      	mov	r3, r0
 8003010:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	2b07      	cmp	r3, #7
 8003016:	d902      	bls.n	800301e <close+0x16>
 8003018:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800301c:	e055      	b.n	80030ca <close+0xc2>
        while (getSn_CR(sn) != 0);
        while (getSn_SR(sn) != SOCK_UDP);
        sendto(sn, destip, 1, destip, 0x3000); // send the dummy data to an unknown destination(0.0.0.1).
    };
#endif
    setSn_CR(sn, Sn_CR_CLOSE);
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	3301      	adds	r3, #1
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800302a:	2110      	movs	r1, #16
 800302c:	4618      	mov	r0, r3
 800302e:	f001 f969 	bl	8004304 <WIZCHIP_WRITE>
    /* wait to process the command... */
    while (getSn_CR(sn));
 8003032:	bf00      	nop
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	3301      	adds	r3, #1
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003040:	4618      	mov	r0, r3
 8003042:	f001 f913 	bl	800426c <WIZCHIP_READ>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d1f3      	bne.n	8003034 <close+0x2c>
    /* clear all interrupt of SOCKETn. */
    setSn_IR(sn, 0xFF);
 800304c:	79fb      	ldrb	r3, [r7, #7]
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	3301      	adds	r3, #1
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003058:	211f      	movs	r1, #31
 800305a:	4618      	mov	r0, r3
 800305c:	f001 f952 	bl	8004304 <WIZCHIP_WRITE>
    //A20150401 : Release the sock_io_mode of socket n.
    sock_io_mode &= ~(1 << sn);
 8003060:	79fb      	ldrb	r3, [r7, #7]
 8003062:	2201      	movs	r2, #1
 8003064:	fa02 f303 	lsl.w	r3, r2, r3
 8003068:	b21b      	sxth	r3, r3
 800306a:	43db      	mvns	r3, r3
 800306c:	b21a      	sxth	r2, r3
 800306e:	4b19      	ldr	r3, [pc, #100]	@ (80030d4 <close+0xcc>)
 8003070:	881b      	ldrh	r3, [r3, #0]
 8003072:	b21b      	sxth	r3, r3
 8003074:	4013      	ands	r3, r2
 8003076:	b21b      	sxth	r3, r3
 8003078:	b29a      	uxth	r2, r3
 800307a:	4b16      	ldr	r3, [pc, #88]	@ (80030d4 <close+0xcc>)
 800307c:	801a      	strh	r2, [r3, #0]
    //
    sock_is_sending &= ~(1 << sn);
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	2201      	movs	r2, #1
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	b21b      	sxth	r3, r3
 8003088:	43db      	mvns	r3, r3
 800308a:	b21a      	sxth	r2, r3
 800308c:	4b12      	ldr	r3, [pc, #72]	@ (80030d8 <close+0xd0>)
 800308e:	881b      	ldrh	r3, [r3, #0]
 8003090:	b21b      	sxth	r3, r3
 8003092:	4013      	ands	r3, r2
 8003094:	b21b      	sxth	r3, r3
 8003096:	b29a      	uxth	r2, r3
 8003098:	4b0f      	ldr	r3, [pc, #60]	@ (80030d8 <close+0xd0>)
 800309a:	801a      	strh	r2, [r3, #0]
    sock_remained_size[sn] = 0;
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	4a0f      	ldr	r2, [pc, #60]	@ (80030dc <close+0xd4>)
 80030a0:	2100      	movs	r1, #0
 80030a2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    sock_pack_info[sn] = PACK_NONE;
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	4a0d      	ldr	r2, [pc, #52]	@ (80030e0 <close+0xd8>)
 80030aa:	2100      	movs	r1, #0
 80030ac:	54d1      	strb	r1, [r2, r3]
    while (getSn_SR(sn) != SOCK_CLOSED);
 80030ae:	bf00      	nop
 80030b0:	79fb      	ldrb	r3, [r7, #7]
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	3301      	adds	r3, #1
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80030bc:	4618      	mov	r0, r3
 80030be:	f001 f8d5 	bl	800426c <WIZCHIP_READ>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1f3      	bne.n	80030b0 <close+0xa8>
    return SOCK_OK;
 80030c8:	2301      	movs	r3, #1
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3708      	adds	r7, #8
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	200408c0 	.word	0x200408c0
 80030d8:	200408c2 	.word	0x200408c2
 80030dc:	200408c4 	.word	0x200408c4
 80030e0:	200408d4 	.word	0x200408d4

080030e4 <listen>:

int8_t listen(uint8_t sn) {
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 80030ee:	79fb      	ldrb	r3, [r7, #7]
 80030f0:	2b07      	cmp	r3, #7
 80030f2:	d902      	bls.n	80030fa <listen+0x16>
 80030f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80030f8:	e049      	b.n	800318e <listen+0xaa>
    CHECK_TCPMODE();
 80030fa:	79fb      	ldrb	r3, [r7, #7]
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	3301      	adds	r3, #1
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	4618      	mov	r0, r3
 8003104:	f001 f8b2 	bl	800426c <WIZCHIP_READ>
 8003108:	4603      	mov	r3, r0
 800310a:	f003 0303 	and.w	r3, r3, #3
 800310e:	2b01      	cmp	r3, #1
 8003110:	d002      	beq.n	8003118 <listen+0x34>
 8003112:	f06f 0304 	mvn.w	r3, #4
 8003116:	e03a      	b.n	800318e <listen+0xaa>
    CHECK_SOCKINIT();
 8003118:	79fb      	ldrb	r3, [r7, #7]
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	3301      	adds	r3, #1
 800311e:	00db      	lsls	r3, r3, #3
 8003120:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003124:	4618      	mov	r0, r3
 8003126:	f001 f8a1 	bl	800426c <WIZCHIP_READ>
 800312a:	4603      	mov	r3, r0
 800312c:	2b13      	cmp	r3, #19
 800312e:	d002      	beq.n	8003136 <listen+0x52>
 8003130:	f06f 0302 	mvn.w	r3, #2
 8003134:	e02b      	b.n	800318e <listen+0xaa>
    setSn_CR(sn, Sn_CR_LISTEN);
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	3301      	adds	r3, #1
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003142:	2102      	movs	r1, #2
 8003144:	4618      	mov	r0, r3
 8003146:	f001 f8dd 	bl	8004304 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 800314a:	bf00      	nop
 800314c:	79fb      	ldrb	r3, [r7, #7]
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	3301      	adds	r3, #1
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003158:	4618      	mov	r0, r3
 800315a:	f001 f887 	bl	800426c <WIZCHIP_READ>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d1f3      	bne.n	800314c <listen+0x68>
    while (getSn_SR(sn) != SOCK_LISTEN) {
 8003164:	e006      	b.n	8003174 <listen+0x90>
        close(sn);
 8003166:	79fb      	ldrb	r3, [r7, #7]
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff ff4d 	bl	8003008 <close>
        return SOCKERR_SOCKCLOSED;
 800316e:	f06f 0303 	mvn.w	r3, #3
 8003172:	e00c      	b.n	800318e <listen+0xaa>
    while (getSn_SR(sn) != SOCK_LISTEN) {
 8003174:	79fb      	ldrb	r3, [r7, #7]
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	3301      	adds	r3, #1
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003180:	4618      	mov	r0, r3
 8003182:	f001 f873 	bl	800426c <WIZCHIP_READ>
 8003186:	4603      	mov	r3, r0
 8003188:	2b14      	cmp	r3, #20
 800318a:	d1ec      	bne.n	8003166 <listen+0x82>
    }
    return SOCK_OK;
 800318c:	2301      	movs	r3, #1
}
 800318e:	4618      	mov	r0, r3
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
	...

08003198 <disconnect>:
    }

    return SOCK_OK;
}

int8_t disconnect(uint8_t sn) {
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 80031a2:	79fb      	ldrb	r3, [r7, #7]
 80031a4:	2b07      	cmp	r3, #7
 80031a6:	d902      	bls.n	80031ae <disconnect+0x16>
 80031a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031ac:	e06e      	b.n	800328c <disconnect+0xf4>
    CHECK_TCPMODE();
 80031ae:	79fb      	ldrb	r3, [r7, #7]
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	3301      	adds	r3, #1
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	4618      	mov	r0, r3
 80031b8:	f001 f858 	bl	800426c <WIZCHIP_READ>
 80031bc:	4603      	mov	r3, r0
 80031be:	f003 0303 	and.w	r3, r3, #3
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d002      	beq.n	80031cc <disconnect+0x34>
 80031c6:	f06f 0304 	mvn.w	r3, #4
 80031ca:	e05f      	b.n	800328c <disconnect+0xf4>
    if (getSn_SR(sn) != SOCK_CLOSED) {
 80031cc:	79fb      	ldrb	r3, [r7, #7]
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	3301      	adds	r3, #1
 80031d2:	00db      	lsls	r3, r3, #3
 80031d4:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80031d8:	4618      	mov	r0, r3
 80031da:	f001 f847 	bl	800426c <WIZCHIP_READ>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d052      	beq.n	800328a <disconnect+0xf2>
        setSn_CR(sn, Sn_CR_DISCON);
 80031e4:	79fb      	ldrb	r3, [r7, #7]
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	3301      	adds	r3, #1
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80031f0:	2108      	movs	r1, #8
 80031f2:	4618      	mov	r0, r3
 80031f4:	f001 f886 	bl	8004304 <WIZCHIP_WRITE>
        /* wait to process the command... */
        while (getSn_CR(sn));
 80031f8:	bf00      	nop
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	3301      	adds	r3, #1
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003206:	4618      	mov	r0, r3
 8003208:	f001 f830 	bl	800426c <WIZCHIP_READ>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1f3      	bne.n	80031fa <disconnect+0x62>
        sock_is_sending &= ~(1 << sn);
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	2201      	movs	r2, #1
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	b21b      	sxth	r3, r3
 800321c:	43db      	mvns	r3, r3
 800321e:	b21a      	sxth	r2, r3
 8003220:	4b1c      	ldr	r3, [pc, #112]	@ (8003294 <disconnect+0xfc>)
 8003222:	881b      	ldrh	r3, [r3, #0]
 8003224:	b21b      	sxth	r3, r3
 8003226:	4013      	ands	r3, r2
 8003228:	b21b      	sxth	r3, r3
 800322a:	b29a      	uxth	r2, r3
 800322c:	4b19      	ldr	r3, [pc, #100]	@ (8003294 <disconnect+0xfc>)
 800322e:	801a      	strh	r2, [r3, #0]
        if (sock_io_mode & (1 << sn)) {
 8003230:	4b19      	ldr	r3, [pc, #100]	@ (8003298 <disconnect+0x100>)
 8003232:	881b      	ldrh	r3, [r3, #0]
 8003234:	461a      	mov	r2, r3
 8003236:	79fb      	ldrb	r3, [r7, #7]
 8003238:	fa42 f303 	asr.w	r3, r2, r3
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	2b00      	cmp	r3, #0
 8003242:	d016      	beq.n	8003272 <disconnect+0xda>
            return SOCK_BUSY;
 8003244:	2300      	movs	r3, #0
 8003246:	e021      	b.n	800328c <disconnect+0xf4>
        }
        while (getSn_SR(sn) != SOCK_CLOSED) {
            if (getSn_IR(sn) & Sn_IR_TIMEOUT) {
 8003248:	79fb      	ldrb	r3, [r7, #7]
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	3301      	adds	r3, #1
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003254:	4618      	mov	r0, r3
 8003256:	f001 f809 	bl	800426c <WIZCHIP_READ>
 800325a:	4603      	mov	r3, r0
 800325c:	f003 0308 	and.w	r3, r3, #8
 8003260:	2b00      	cmp	r3, #0
 8003262:	d006      	beq.n	8003272 <disconnect+0xda>
                close(sn);
 8003264:	79fb      	ldrb	r3, [r7, #7]
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff fece 	bl	8003008 <close>
                return SOCKERR_TIMEOUT;
 800326c:	f06f 030c 	mvn.w	r3, #12
 8003270:	e00c      	b.n	800328c <disconnect+0xf4>
        while (getSn_SR(sn) != SOCK_CLOSED) {
 8003272:	79fb      	ldrb	r3, [r7, #7]
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	3301      	adds	r3, #1
 8003278:	00db      	lsls	r3, r3, #3
 800327a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800327e:	4618      	mov	r0, r3
 8003280:	f000 fff4 	bl	800426c <WIZCHIP_READ>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1de      	bne.n	8003248 <disconnect+0xb0>
            }
        }
    }
    return SOCK_OK;
 800328a:	2301      	movs	r3, #1
}
 800328c:	4618      	mov	r0, r3
 800328e:	3708      	adds	r7, #8
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	200408c2 	.word	0x200408c2
 8003298:	200408c0 	.word	0x200408c0

0800329c <send>:


#if 1
int32_t send(uint8_t sn, uint8_t * buf, uint16_t len) {
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	4603      	mov	r3, r0
 80032a4:	6039      	str	r1, [r7, #0]
 80032a6:	71fb      	strb	r3, [r7, #7]
 80032a8:	4613      	mov	r3, r2
 80032aa:	80bb      	strh	r3, [r7, #4]
    uint8_t tmp = 0;
 80032ac:	2300      	movs	r3, #0
 80032ae:	73fb      	strb	r3, [r7, #15]
    uint16_t freesize = 0;
 80032b0:	2300      	movs	r3, #0
 80032b2:	81bb      	strh	r3, [r7, #12]
    */
    //CHECK_SOCKNUM();
    //CHECK_TCPMODE(Sn_MR_TCP4);
    /************/
#ifndef IPV6_AVAILABLE
    CHECK_SOCKNUM();
 80032b4:	79fb      	ldrb	r3, [r7, #7]
 80032b6:	2b07      	cmp	r3, #7
 80032b8:	d902      	bls.n	80032c0 <send+0x24>
 80032ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80032be:	e138      	b.n	8003532 <send+0x296>
    CHECK_SOCKMODE(Sn_MR_TCP);
 80032c0:	79fb      	ldrb	r3, [r7, #7]
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	3301      	adds	r3, #1
 80032c6:	00db      	lsls	r3, r3, #3
 80032c8:	4618      	mov	r0, r3
 80032ca:	f000 ffcf 	bl	800426c <WIZCHIP_READ>
 80032ce:	4603      	mov	r3, r0
 80032d0:	f003 030f 	and.w	r3, r3, #15
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d002      	beq.n	80032de <send+0x42>
 80032d8:	f06f 0304 	mvn.w	r3, #4
 80032dc:	e129      	b.n	8003532 <send+0x296>
    CHECK_SOCKDATA();
 80032de:	88bb      	ldrh	r3, [r7, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d102      	bne.n	80032ea <send+0x4e>
 80032e4:	f06f 030d 	mvn.w	r3, #13
 80032e8:	e123      	b.n	8003532 <send+0x296>
    tmp = getSn_SR(sn);
 80032ea:	79fb      	ldrb	r3, [r7, #7]
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	3301      	adds	r3, #1
 80032f0:	00db      	lsls	r3, r3, #3
 80032f2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 ffb8 	bl	800426c <WIZCHIP_READ>
 80032fc:	4603      	mov	r3, r0
 80032fe:	73fb      	strb	r3, [r7, #15]
    if (tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) {
 8003300:	7bfb      	ldrb	r3, [r7, #15]
 8003302:	2b17      	cmp	r3, #23
 8003304:	d005      	beq.n	8003312 <send+0x76>
 8003306:	7bfb      	ldrb	r3, [r7, #15]
 8003308:	2b1c      	cmp	r3, #28
 800330a:	d002      	beq.n	8003312 <send+0x76>
        return SOCKERR_SOCKSTATUS;
 800330c:	f06f 0306 	mvn.w	r3, #6
 8003310:	e10f      	b.n	8003532 <send+0x296>
    }
    if (sock_is_sending & (1 << sn)) {
 8003312:	4b8a      	ldr	r3, [pc, #552]	@ (800353c <send+0x2a0>)
 8003314:	881b      	ldrh	r3, [r3, #0]
 8003316:	461a      	mov	r2, r3
 8003318:	79fb      	ldrb	r3, [r7, #7]
 800331a:	fa42 f303 	asr.w	r3, r2, r3
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d039      	beq.n	800339a <send+0xfe>
        tmp = getSn_IR(sn);
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	3301      	adds	r3, #1
 800332c:	00db      	lsls	r3, r3, #3
 800332e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003332:	4618      	mov	r0, r3
 8003334:	f000 ff9a 	bl	800426c <WIZCHIP_READ>
 8003338:	4603      	mov	r3, r0
 800333a:	f003 031f 	and.w	r3, r3, #31
 800333e:	73fb      	strb	r3, [r7, #15]
        if (tmp & Sn_IR_SENDOK) {
 8003340:	7bfb      	ldrb	r3, [r7, #15]
 8003342:	f003 0310 	and.w	r3, r3, #16
 8003346:	2b00      	cmp	r3, #0
 8003348:	d019      	beq.n	800337e <send+0xe2>
            setSn_IR(sn, Sn_IR_SENDOK);
 800334a:	79fb      	ldrb	r3, [r7, #7]
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	3301      	adds	r3, #1
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003356:	2110      	movs	r1, #16
 8003358:	4618      	mov	r0, r3
 800335a:	f000 ffd3 	bl	8004304 <WIZCHIP_WRITE>
                setSn_CR(sn, Sn_CR_SEND);
                while (getSn_CR(sn));
                return SOCK_BUSY;
            }
#endif
            sock_is_sending &= ~(1 << sn);
 800335e:	79fb      	ldrb	r3, [r7, #7]
 8003360:	2201      	movs	r2, #1
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	b21b      	sxth	r3, r3
 8003368:	43db      	mvns	r3, r3
 800336a:	b21a      	sxth	r2, r3
 800336c:	4b73      	ldr	r3, [pc, #460]	@ (800353c <send+0x2a0>)
 800336e:	881b      	ldrh	r3, [r3, #0]
 8003370:	b21b      	sxth	r3, r3
 8003372:	4013      	ands	r3, r2
 8003374:	b21b      	sxth	r3, r3
 8003376:	b29a      	uxth	r2, r3
 8003378:	4b70      	ldr	r3, [pc, #448]	@ (800353c <send+0x2a0>)
 800337a:	801a      	strh	r2, [r3, #0]
 800337c:	e00d      	b.n	800339a <send+0xfe>
        } else if (tmp & Sn_IR_TIMEOUT) {
 800337e:	7bfb      	ldrb	r3, [r7, #15]
 8003380:	f003 0308 	and.w	r3, r3, #8
 8003384:	2b00      	cmp	r3, #0
 8003386:	d006      	beq.n	8003396 <send+0xfa>
            close(sn);
 8003388:	79fb      	ldrb	r3, [r7, #7]
 800338a:	4618      	mov	r0, r3
 800338c:	f7ff fe3c 	bl	8003008 <close>
            return SOCKERR_TIMEOUT;
 8003390:	f06f 030c 	mvn.w	r3, #12
 8003394:	e0cd      	b.n	8003532 <send+0x296>
        } else {
            return SOCK_BUSY;
 8003396:	2300      	movs	r3, #0
 8003398:	e0cb      	b.n	8003532 <send+0x296>
        }
    }
#endif
    freesize = getSn_TxMAX(sn);
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	3301      	adds	r3, #1
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 ff60 	bl	800426c <WIZCHIP_READ>
 80033ac:	4603      	mov	r3, r0
 80033ae:	029b      	lsls	r3, r3, #10
 80033b0:	81bb      	strh	r3, [r7, #12]
    if (len > freesize) {
 80033b2:	88ba      	ldrh	r2, [r7, #4]
 80033b4:	89bb      	ldrh	r3, [r7, #12]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d901      	bls.n	80033be <send+0x122>
        len = freesize;    // check size not to exceed MAX size.
 80033ba:	89bb      	ldrh	r3, [r7, #12]
 80033bc:	80bb      	strh	r3, [r7, #4]
    }
    while (1) {
        freesize = (uint16_t)getSn_TX_FSR(sn);
 80033be:	79fb      	ldrb	r3, [r7, #7]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f001 f8ad 	bl	8004520 <getSn_TX_FSR>
 80033c6:	4603      	mov	r3, r0
 80033c8:	81bb      	strh	r3, [r7, #12]
        tmp = getSn_SR(sn);
 80033ca:	79fb      	ldrb	r3, [r7, #7]
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	3301      	adds	r3, #1
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80033d6:	4618      	mov	r0, r3
 80033d8:	f000 ff48 	bl	800426c <WIZCHIP_READ>
 80033dc:	4603      	mov	r3, r0
 80033de:	73fb      	strb	r3, [r7, #15]
        if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) {
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
 80033e2:	2b17      	cmp	r3, #23
 80033e4:	d00c      	beq.n	8003400 <send+0x164>
 80033e6:	7bfb      	ldrb	r3, [r7, #15]
 80033e8:	2b1c      	cmp	r3, #28
 80033ea:	d009      	beq.n	8003400 <send+0x164>
            if (tmp == SOCK_CLOSED) {
 80033ec:	7bfb      	ldrb	r3, [r7, #15]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d103      	bne.n	80033fa <send+0x15e>
                close(sn);
 80033f2:	79fb      	ldrb	r3, [r7, #7]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff fe07 	bl	8003008 <close>
            }
            return SOCKERR_SOCKSTATUS;
 80033fa:	f06f 0306 	mvn.w	r3, #6
 80033fe:	e098      	b.n	8003532 <send+0x296>
        }
        if ((sock_io_mode & (1 << sn)) && (len > freesize)) {
 8003400:	4b4f      	ldr	r3, [pc, #316]	@ (8003540 <send+0x2a4>)
 8003402:	881b      	ldrh	r3, [r3, #0]
 8003404:	461a      	mov	r2, r3
 8003406:	79fb      	ldrb	r3, [r7, #7]
 8003408:	fa42 f303 	asr.w	r3, r2, r3
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d005      	beq.n	8003420 <send+0x184>
 8003414:	88ba      	ldrh	r2, [r7, #4]
 8003416:	89bb      	ldrh	r3, [r7, #12]
 8003418:	429a      	cmp	r2, r3
 800341a:	d901      	bls.n	8003420 <send+0x184>
            return SOCK_BUSY;    //TODO::need verify:LINAN 20250421
 800341c:	2300      	movs	r3, #0
 800341e:	e088      	b.n	8003532 <send+0x296>
        }
        // if( sock_io_mode & (1<<sn) ) return SOCK_BUSY;  //TODO::need verify:LINAN 20250421
        if (len <= freesize) {
 8003420:	88ba      	ldrh	r2, [r7, #4]
 8003422:	89bb      	ldrh	r3, [r7, #12]
 8003424:	429a      	cmp	r2, r3
 8003426:	d900      	bls.n	800342a <send+0x18e>
        freesize = (uint16_t)getSn_TX_FSR(sn);
 8003428:	e7c9      	b.n	80033be <send+0x122>
            break;
 800342a:	bf00      	nop
        }
    }
    wiz_send_data(sn, buf, len);
 800342c:	88ba      	ldrh	r2, [r7, #4]
 800342e:	79fb      	ldrb	r3, [r7, #7]
 8003430:	6839      	ldr	r1, [r7, #0]
 8003432:	4618      	mov	r0, r3
 8003434:	f001 f906 	bl	8004644 <wiz_send_data>
#endif

#if _WIZCHIP_ == 5300
    setSn_TX_WRSR(sn, len);
#endif
    if (sock_is_sending & (1 << sn)) {
 8003438:	4b40      	ldr	r3, [pc, #256]	@ (800353c <send+0x2a0>)
 800343a:	881b      	ldrh	r3, [r3, #0]
 800343c:	461a      	mov	r2, r3
 800343e:	79fb      	ldrb	r3, [r7, #7]
 8003440:	fa42 f303 	asr.w	r3, r2, r3
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	d04d      	beq.n	80034e8 <send+0x24c>
        while (!(getSn_IR(sn) & Sn_IR_SENDOK)) {
 800344c:	e034      	b.n	80034b8 <send+0x21c>
            tmp = getSn_SR(sn);
 800344e:	79fb      	ldrb	r3, [r7, #7]
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	3301      	adds	r3, #1
 8003454:	00db      	lsls	r3, r3, #3
 8003456:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800345a:	4618      	mov	r0, r3
 800345c:	f000 ff06 	bl	800426c <WIZCHIP_READ>
 8003460:	4603      	mov	r3, r0
 8003462:	73fb      	strb	r3, [r7, #15]
            if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) {
 8003464:	7bfb      	ldrb	r3, [r7, #15]
 8003466:	2b17      	cmp	r3, #23
 8003468:	d01a      	beq.n	80034a0 <send+0x204>
 800346a:	7bfb      	ldrb	r3, [r7, #15]
 800346c:	2b1c      	cmp	r3, #28
 800346e:	d017      	beq.n	80034a0 <send+0x204>
                if ((tmp == SOCK_CLOSED) || (getSn_IR(sn) & Sn_IR_TIMEOUT)) {
 8003470:	7bfb      	ldrb	r3, [r7, #15]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00d      	beq.n	8003492 <send+0x1f6>
 8003476:	79fb      	ldrb	r3, [r7, #7]
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	3301      	adds	r3, #1
 800347c:	00db      	lsls	r3, r3, #3
 800347e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003482:	4618      	mov	r0, r3
 8003484:	f000 fef2 	bl	800426c <WIZCHIP_READ>
 8003488:	4603      	mov	r3, r0
 800348a:	f003 0308 	and.w	r3, r3, #8
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <send+0x1fe>
                    close(sn);
 8003492:	79fb      	ldrb	r3, [r7, #7]
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff fdb7 	bl	8003008 <close>
                }
                return SOCKERR_SOCKSTATUS;
 800349a:	f06f 0306 	mvn.w	r3, #6
 800349e:	e048      	b.n	8003532 <send+0x296>
            }
            if (sock_io_mode & (1 << sn)) {
 80034a0:	4b27      	ldr	r3, [pc, #156]	@ (8003540 <send+0x2a4>)
 80034a2:	881b      	ldrh	r3, [r3, #0]
 80034a4:	461a      	mov	r2, r3
 80034a6:	79fb      	ldrb	r3, [r7, #7]
 80034a8:	fa42 f303 	asr.w	r3, r2, r3
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <send+0x21c>
                return SOCK_BUSY;
 80034b4:	2300      	movs	r3, #0
 80034b6:	e03c      	b.n	8003532 <send+0x296>
        while (!(getSn_IR(sn) & Sn_IR_SENDOK)) {
 80034b8:	79fb      	ldrb	r3, [r7, #7]
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	3301      	adds	r3, #1
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 fed1 	bl	800426c <WIZCHIP_READ>
 80034ca:	4603      	mov	r3, r0
 80034cc:	f003 0310 	and.w	r3, r3, #16
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d0bc      	beq.n	800344e <send+0x1b2>
            }
        }
        setSn_IR(sn, Sn_IR_SENDOK);
 80034d4:	79fb      	ldrb	r3, [r7, #7]
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	3301      	adds	r3, #1
 80034da:	00db      	lsls	r3, r3, #3
 80034dc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80034e0:	2110      	movs	r1, #16
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 ff0e 	bl	8004304 <WIZCHIP_WRITE>
    }
    setSn_CR(sn, Sn_CR_SEND);
 80034e8:	79fb      	ldrb	r3, [r7, #7]
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	3301      	adds	r3, #1
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80034f4:	2120      	movs	r1, #32
 80034f6:	4618      	mov	r0, r3
 80034f8:	f000 ff04 	bl	8004304 <WIZCHIP_WRITE>

    while (getSn_CR(sn));  // wait to process the command...
 80034fc:	bf00      	nop
 80034fe:	79fb      	ldrb	r3, [r7, #7]
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	3301      	adds	r3, #1
 8003504:	00db      	lsls	r3, r3, #3
 8003506:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800350a:	4618      	mov	r0, r3
 800350c:	f000 feae 	bl	800426c <WIZCHIP_READ>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1f3      	bne.n	80034fe <send+0x262>
    sock_is_sending |= (1 << sn);
 8003516:	79fb      	ldrb	r3, [r7, #7]
 8003518:	2201      	movs	r2, #1
 800351a:	fa02 f303 	lsl.w	r3, r2, r3
 800351e:	b21a      	sxth	r2, r3
 8003520:	4b06      	ldr	r3, [pc, #24]	@ (800353c <send+0x2a0>)
 8003522:	881b      	ldrh	r3, [r3, #0]
 8003524:	b21b      	sxth	r3, r3
 8003526:	4313      	orrs	r3, r2
 8003528:	b21b      	sxth	r3, r3
 800352a:	b29a      	uxth	r2, r3
 800352c:	4b03      	ldr	r3, [pc, #12]	@ (800353c <send+0x2a0>)
 800352e:	801a      	strh	r2, [r3, #0]

    return len;
 8003530:	88bb      	ldrh	r3, [r7, #4]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	200408c2 	.word	0x200408c2
 8003540:	200408c0 	.word	0x200408c0

08003544 <recv>:
    sock_is_sending |= (1 << sn);

    return len;
}
#endif
int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len) { //lihan
 8003544:	b590      	push	{r4, r7, lr}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	4603      	mov	r3, r0
 800354c:	6039      	str	r1, [r7, #0]
 800354e:	71fb      	strb	r3, [r7, #7]
 8003550:	4613      	mov	r3, r2
 8003552:	80bb      	strh	r3, [r7, #4]
    uint8_t  tmp = 0;
 8003554:	2300      	movs	r3, #0
 8003556:	73fb      	strb	r3, [r7, #15]
    uint16_t recvsize = 0;
 8003558:	2300      	movs	r3, #0
 800355a:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
    uint8_t head[2];
    uint16_t mr;
#endif
    //
    CHECK_SOCKNUM();
 800355c:	79fb      	ldrb	r3, [r7, #7]
 800355e:	2b07      	cmp	r3, #7
 8003560:	d902      	bls.n	8003568 <recv+0x24>
 8003562:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003566:	e098      	b.n	800369a <recv+0x156>
    CHECK_SOCKMODE(Sn_MR_TCP);
 8003568:	79fb      	ldrb	r3, [r7, #7]
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	3301      	adds	r3, #1
 800356e:	00db      	lsls	r3, r3, #3
 8003570:	4618      	mov	r0, r3
 8003572:	f000 fe7b 	bl	800426c <WIZCHIP_READ>
 8003576:	4603      	mov	r3, r0
 8003578:	f003 030f 	and.w	r3, r3, #15
 800357c:	2b01      	cmp	r3, #1
 800357e:	d002      	beq.n	8003586 <recv+0x42>
 8003580:	f06f 0304 	mvn.w	r3, #4
 8003584:	e089      	b.n	800369a <recv+0x156>
    CHECK_SOCKDATA();
 8003586:	88bb      	ldrh	r3, [r7, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d102      	bne.n	8003592 <recv+0x4e>
 800358c:	f06f 030d 	mvn.w	r3, #13
 8003590:	e083      	b.n	800369a <recv+0x156>

    recvsize = getSn_RxMAX(sn);
 8003592:	79fb      	ldrb	r3, [r7, #7]
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	3301      	adds	r3, #1
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 800359e:	4618      	mov	r0, r3
 80035a0:	f000 fe64 	bl	800426c <WIZCHIP_READ>
 80035a4:	4603      	mov	r3, r0
 80035a6:	029b      	lsls	r3, r3, #10
 80035a8:	81bb      	strh	r3, [r7, #12]
    if (recvsize < len) {
 80035aa:	89ba      	ldrh	r2, [r7, #12]
 80035ac:	88bb      	ldrh	r3, [r7, #4]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d201      	bcs.n	80035b6 <recv+0x72>
        len = recvsize;
 80035b2:	89bb      	ldrh	r3, [r7, #12]
 80035b4:	80bb      	strh	r3, [r7, #4]
    //sock_pack_info[sn] = PACK_COMPLETED;    // for clear
    if (sock_remained_size[sn] == 0) {
#endif
        //
        while (1) {
            recvsize = (uint16_t)getSn_RX_RSR(sn);
 80035b6:	79fb      	ldrb	r3, [r7, #7]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 fffa 	bl	80045b2 <getSn_RX_RSR>
 80035be:	4603      	mov	r3, r0
 80035c0:	81bb      	strh	r3, [r7, #12]
            tmp = getSn_SR(sn);
 80035c2:	79fb      	ldrb	r3, [r7, #7]
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	3301      	adds	r3, #1
 80035c8:	00db      	lsls	r3, r3, #3
 80035ca:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 fe4c 	bl	800426c <WIZCHIP_READ>
 80035d4:	4603      	mov	r3, r0
 80035d6:	73fb      	strb	r3, [r7, #15]
            if (tmp != SOCK_ESTABLISHED) {
 80035d8:	7bfb      	ldrb	r3, [r7, #15]
 80035da:	2b17      	cmp	r3, #23
 80035dc:	d026      	beq.n	800362c <recv+0xe8>
                if (tmp == SOCK_CLOSE_WAIT) {
 80035de:	7bfb      	ldrb	r3, [r7, #15]
 80035e0:	2b1c      	cmp	r3, #28
 80035e2:	d11c      	bne.n	800361e <recv+0xda>
                    if (recvsize != 0) {
 80035e4:	89bb      	ldrh	r3, [r7, #12]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d130      	bne.n	800364c <recv+0x108>
                        break;
                    } else if (getSn_TX_FSR(sn) == getSn_TxMAX(sn)) {
 80035ea:	79fb      	ldrb	r3, [r7, #7]
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 ff97 	bl	8004520 <getSn_TX_FSR>
 80035f2:	4603      	mov	r3, r0
 80035f4:	461c      	mov	r4, r3
 80035f6:	79fb      	ldrb	r3, [r7, #7]
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	3301      	adds	r3, #1
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8003602:	4618      	mov	r0, r3
 8003604:	f000 fe32 	bl	800426c <WIZCHIP_READ>
 8003608:	4603      	mov	r3, r0
 800360a:	029b      	lsls	r3, r3, #10
 800360c:	429c      	cmp	r4, r3
 800360e:	d10d      	bne.n	800362c <recv+0xe8>
                        close(sn);
 8003610:	79fb      	ldrb	r3, [r7, #7]
 8003612:	4618      	mov	r0, r3
 8003614:	f7ff fcf8 	bl	8003008 <close>
                        return SOCKERR_SOCKSTATUS;
 8003618:	f06f 0306 	mvn.w	r3, #6
 800361c:	e03d      	b.n	800369a <recv+0x156>
                    }
                } else {
                    close(sn);
 800361e:	79fb      	ldrb	r3, [r7, #7]
 8003620:	4618      	mov	r0, r3
 8003622:	f7ff fcf1 	bl	8003008 <close>
                    return SOCKERR_SOCKSTATUS;
 8003626:	f06f 0306 	mvn.w	r3, #6
 800362a:	e036      	b.n	800369a <recv+0x156>
            }
            if (sock_io_mode & (1 << sn)) {
                return SOCK_BUSY;
            }
#else
            if (sock_io_mode & (1 << sn)) {
 800362c:	4b1d      	ldr	r3, [pc, #116]	@ (80036a4 <recv+0x160>)
 800362e:	881b      	ldrh	r3, [r3, #0]
 8003630:	461a      	mov	r2, r3
 8003632:	79fb      	ldrb	r3, [r7, #7]
 8003634:	fa42 f303 	asr.w	r3, r2, r3
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <recv+0x100>
                return SOCK_BUSY;
 8003640:	2300      	movs	r3, #0
 8003642:	e02a      	b.n	800369a <recv+0x156>
            }
            if (recvsize != 0) {
 8003644:	89bb      	ldrh	r3, [r7, #12]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d102      	bne.n	8003650 <recv+0x10c>
            recvsize = (uint16_t)getSn_RX_RSR(sn);
 800364a:	e7b4      	b.n	80035b6 <recv+0x72>
                        break;
 800364c:	bf00      	nop
 800364e:	e000      	b.n	8003652 <recv+0x10e>
                break;
 8003650:	bf00      	nop
    if (getSn_MR(sn) & Sn_MR_ALIGN) {
        sock_remained_size[sn] = 0;
    }
    //len = recvsize;
#else
    if (recvsize < len) {
 8003652:	89ba      	ldrh	r2, [r7, #12]
 8003654:	88bb      	ldrh	r3, [r7, #4]
 8003656:	429a      	cmp	r2, r3
 8003658:	d201      	bcs.n	800365e <recv+0x11a>
        len = recvsize;
 800365a:	89bb      	ldrh	r3, [r7, #12]
 800365c:	80bb      	strh	r3, [r7, #4]
    }
    wiz_recv_data(sn, buf, len);
 800365e:	88ba      	ldrh	r2, [r7, #4]
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	6839      	ldr	r1, [r7, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f001 f847 	bl	80046f8 <wiz_recv_data>
    setSn_CR(sn, Sn_CR_RECV);
 800366a:	79fb      	ldrb	r3, [r7, #7]
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	3301      	adds	r3, #1
 8003670:	00db      	lsls	r3, r3, #3
 8003672:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003676:	2140      	movs	r1, #64	@ 0x40
 8003678:	4618      	mov	r0, r3
 800367a:	f000 fe43 	bl	8004304 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 800367e:	bf00      	nop
 8003680:	79fb      	ldrb	r3, [r7, #7]
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	3301      	adds	r3, #1
 8003686:	00db      	lsls	r3, r3, #3
 8003688:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800368c:	4618      	mov	r0, r3
 800368e:	f000 fded 	bl	800426c <WIZCHIP_READ>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d1f3      	bne.n	8003680 <recv+0x13c>
#endif

    //M20150409 : Explicit Type Casting
    //return len;
    return (int32_t)len;
 8003698:	88bb      	ldrh	r3, [r7, #4]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3714      	adds	r7, #20
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd90      	pop	{r4, r7, pc}
 80036a2:	bf00      	nop
 80036a4:	200408c0 	.word	0x200408c0

080036a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ae:	4b0f      	ldr	r3, [pc, #60]	@ (80036ec <HAL_MspInit+0x44>)
 80036b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036b2:	4a0e      	ldr	r2, [pc, #56]	@ (80036ec <HAL_MspInit+0x44>)
 80036b4:	f043 0301 	orr.w	r3, r3, #1
 80036b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80036ba:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <HAL_MspInit+0x44>)
 80036bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	607b      	str	r3, [r7, #4]
 80036c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036c6:	4b09      	ldr	r3, [pc, #36]	@ (80036ec <HAL_MspInit+0x44>)
 80036c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ca:	4a08      	ldr	r2, [pc, #32]	@ (80036ec <HAL_MspInit+0x44>)
 80036cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80036d2:	4b06      	ldr	r3, [pc, #24]	@ (80036ec <HAL_MspInit+0x44>)
 80036d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036da:	603b      	str	r3, [r7, #0]
 80036dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	40021000 	.word	0x40021000

080036f0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b0ae      	sub	sp, #184	@ 0xb8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80036fc:	2200      	movs	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	605a      	str	r2, [r3, #4]
 8003702:	609a      	str	r2, [r3, #8]
 8003704:	60da      	str	r2, [r3, #12]
 8003706:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003708:	f107 0310 	add.w	r3, r7, #16
 800370c:	2294      	movs	r2, #148	@ 0x94
 800370e:	2100      	movs	r1, #0
 8003710:	4618      	mov	r0, r3
 8003712:	f007 fe77 	bl	800b404 <memset>
  if(hi2c->Instance==I2C1)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a21      	ldr	r2, [pc, #132]	@ (80037a0 <HAL_I2C_MspInit+0xb0>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d13b      	bne.n	8003798 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003720:	2340      	movs	r3, #64	@ 0x40
 8003722:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003724:	2300      	movs	r3, #0
 8003726:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003728:	f107 0310 	add.w	r3, r7, #16
 800372c:	4618      	mov	r0, r3
 800372e:	f003 ff63 	bl	80075f8 <HAL_RCCEx_PeriphCLKConfig>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003738:	f7fe fbe6 	bl	8001f08 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800373c:	4b19      	ldr	r3, [pc, #100]	@ (80037a4 <HAL_I2C_MspInit+0xb4>)
 800373e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003740:	4a18      	ldr	r2, [pc, #96]	@ (80037a4 <HAL_I2C_MspInit+0xb4>)
 8003742:	f043 0302 	orr.w	r3, r3, #2
 8003746:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003748:	4b16      	ldr	r3, [pc, #88]	@ (80037a4 <HAL_I2C_MspInit+0xb4>)
 800374a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003754:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003758:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800375c:	2312      	movs	r3, #18
 800375e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003762:	2300      	movs	r3, #0
 8003764:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003768:	2303      	movs	r3, #3
 800376a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800376e:	2304      	movs	r3, #4
 8003770:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003774:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003778:	4619      	mov	r1, r3
 800377a:	480b      	ldr	r0, [pc, #44]	@ (80037a8 <HAL_I2C_MspInit+0xb8>)
 800377c:	f001 ffe6 	bl	800574c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003780:	4b08      	ldr	r3, [pc, #32]	@ (80037a4 <HAL_I2C_MspInit+0xb4>)
 8003782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003784:	4a07      	ldr	r2, [pc, #28]	@ (80037a4 <HAL_I2C_MspInit+0xb4>)
 8003786:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800378a:	6593      	str	r3, [r2, #88]	@ 0x58
 800378c:	4b05      	ldr	r3, [pc, #20]	@ (80037a4 <HAL_I2C_MspInit+0xb4>)
 800378e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003790:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003794:	60bb      	str	r3, [r7, #8]
 8003796:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003798:	bf00      	nop
 800379a:	37b8      	adds	r7, #184	@ 0xb8
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	40005400 	.word	0x40005400
 80037a4:	40021000 	.word	0x40021000
 80037a8:	48000400 	.word	0x48000400

080037ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b0ae      	sub	sp, #184	@ 0xb8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	605a      	str	r2, [r3, #4]
 80037be:	609a      	str	r2, [r3, #8]
 80037c0:	60da      	str	r2, [r3, #12]
 80037c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80037c4:	f107 0310 	add.w	r3, r7, #16
 80037c8:	2294      	movs	r2, #148	@ 0x94
 80037ca:	2100      	movs	r1, #0
 80037cc:	4618      	mov	r0, r3
 80037ce:	f007 fe19 	bl	800b404 <memset>
  if(huart->Instance==LPUART1)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a22      	ldr	r2, [pc, #136]	@ (8003860 <HAL_UART_MspInit+0xb4>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d13d      	bne.n	8003858 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80037dc:	2320      	movs	r3, #32
 80037de:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80037e0:	2300      	movs	r3, #0
 80037e2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037e4:	f107 0310 	add.w	r3, r7, #16
 80037e8:	4618      	mov	r0, r3
 80037ea:	f003 ff05 	bl	80075f8 <HAL_RCCEx_PeriphCLKConfig>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80037f4:	f7fe fb88 	bl	8001f08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80037f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003864 <HAL_UART_MspInit+0xb8>)
 80037fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fc:	4a19      	ldr	r2, [pc, #100]	@ (8003864 <HAL_UART_MspInit+0xb8>)
 80037fe:	f043 0301 	orr.w	r3, r3, #1
 8003802:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003804:	4b17      	ldr	r3, [pc, #92]	@ (8003864 <HAL_UART_MspInit+0xb8>)
 8003806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	60fb      	str	r3, [r7, #12]
 800380e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003810:	4b14      	ldr	r3, [pc, #80]	@ (8003864 <HAL_UART_MspInit+0xb8>)
 8003812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003814:	4a13      	ldr	r2, [pc, #76]	@ (8003864 <HAL_UART_MspInit+0xb8>)
 8003816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800381a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800381c:	4b11      	ldr	r3, [pc, #68]	@ (8003864 <HAL_UART_MspInit+0xb8>)
 800381e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003824:	60bb      	str	r3, [r7, #8]
 8003826:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8003828:	f002 fffe 	bl	8006828 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800382c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003830:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003834:	2302      	movs	r3, #2
 8003836:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383a:	2300      	movs	r3, #0
 800383c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003840:	2303      	movs	r3, #3
 8003842:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003846:	2308      	movs	r3, #8
 8003848:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800384c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003850:	4619      	mov	r1, r3
 8003852:	4805      	ldr	r0, [pc, #20]	@ (8003868 <HAL_UART_MspInit+0xbc>)
 8003854:	f001 ff7a 	bl	800574c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8003858:	bf00      	nop
 800385a:	37b8      	adds	r7, #184	@ 0xb8
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	40008000 	.word	0x40008000
 8003864:	40021000 	.word	0x40021000
 8003868:	48001800 	.word	0x48001800

0800386c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b08a      	sub	sp, #40	@ 0x28
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003874:	f107 0314 	add.w	r3, r7, #20
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	605a      	str	r2, [r3, #4]
 800387e:	609a      	str	r2, [r3, #8]
 8003880:	60da      	str	r2, [r3, #12]
 8003882:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a17      	ldr	r2, [pc, #92]	@ (80038e8 <HAL_SPI_MspInit+0x7c>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d128      	bne.n	80038e0 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800388e:	4b17      	ldr	r3, [pc, #92]	@ (80038ec <HAL_SPI_MspInit+0x80>)
 8003890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003892:	4a16      	ldr	r2, [pc, #88]	@ (80038ec <HAL_SPI_MspInit+0x80>)
 8003894:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003898:	6613      	str	r3, [r2, #96]	@ 0x60
 800389a:	4b14      	ldr	r3, [pc, #80]	@ (80038ec <HAL_SPI_MspInit+0x80>)
 800389c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800389e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038a2:	613b      	str	r3, [r7, #16]
 80038a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a6:	4b11      	ldr	r3, [pc, #68]	@ (80038ec <HAL_SPI_MspInit+0x80>)
 80038a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038aa:	4a10      	ldr	r2, [pc, #64]	@ (80038ec <HAL_SPI_MspInit+0x80>)
 80038ac:	f043 0301 	orr.w	r3, r3, #1
 80038b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038b2:	4b0e      	ldr	r3, [pc, #56]	@ (80038ec <HAL_SPI_MspInit+0x80>)
 80038b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80038be:	23f0      	movs	r3, #240	@ 0xf0
 80038c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c2:	2302      	movs	r3, #2
 80038c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c6:	2300      	movs	r3, #0
 80038c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038ca:	2303      	movs	r3, #3
 80038cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80038ce:	2305      	movs	r3, #5
 80038d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038d2:	f107 0314 	add.w	r3, r7, #20
 80038d6:	4619      	mov	r1, r3
 80038d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038dc:	f001 ff36 	bl	800574c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80038e0:	bf00      	nop
 80038e2:	3728      	adds	r7, #40	@ 0x28
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	40013000 	.word	0x40013000
 80038ec:	40021000 	.word	0x40021000

080038f0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08a      	sub	sp, #40	@ 0x28
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038f8:	f107 0314 	add.w	r3, r7, #20
 80038fc:	2200      	movs	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	605a      	str	r2, [r3, #4]
 8003902:	609a      	str	r2, [r3, #8]
 8003904:	60da      	str	r2, [r3, #12]
 8003906:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003910:	d128      	bne.n	8003964 <HAL_TIM_Base_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003912:	4b16      	ldr	r3, [pc, #88]	@ (800396c <HAL_TIM_Base_MspInit+0x7c>)
 8003914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003916:	4a15      	ldr	r2, [pc, #84]	@ (800396c <HAL_TIM_Base_MspInit+0x7c>)
 8003918:	f043 0301 	orr.w	r3, r3, #1
 800391c:	6593      	str	r3, [r2, #88]	@ 0x58
 800391e:	4b13      	ldr	r3, [pc, #76]	@ (800396c <HAL_TIM_Base_MspInit+0x7c>)
 8003920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	613b      	str	r3, [r7, #16]
 8003928:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800392a:	4b10      	ldr	r3, [pc, #64]	@ (800396c <HAL_TIM_Base_MspInit+0x7c>)
 800392c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800392e:	4a0f      	ldr	r2, [pc, #60]	@ (800396c <HAL_TIM_Base_MspInit+0x7c>)
 8003930:	f043 0302 	orr.w	r3, r3, #2
 8003934:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003936:	4b0d      	ldr	r3, [pc, #52]	@ (800396c <HAL_TIM_Base_MspInit+0x7c>)
 8003938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	60fb      	str	r3, [r7, #12]
 8003940:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003942:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003946:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003948:	2302      	movs	r3, #2
 800394a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800394c:	2300      	movs	r3, #0
 800394e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003950:	2300      	movs	r3, #0
 8003952:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003954:	2301      	movs	r3, #1
 8003956:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003958:	f107 0314 	add.w	r3, r7, #20
 800395c:	4619      	mov	r1, r3
 800395e:	4804      	ldr	r0, [pc, #16]	@ (8003970 <HAL_TIM_Base_MspInit+0x80>)
 8003960:	f001 fef4 	bl	800574c <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003964:	bf00      	nop
 8003966:	3728      	adds	r7, #40	@ 0x28
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}
 800396c:	40021000 	.word	0x40021000
 8003970:	48000400 	.word	0x48000400

08003974 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b088      	sub	sp, #32
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800397c:	f107 030c 	add.w	r3, r7, #12
 8003980:	2200      	movs	r2, #0
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	605a      	str	r2, [r3, #4]
 8003986:	609a      	str	r2, [r3, #8]
 8003988:	60da      	str	r2, [r3, #12]
 800398a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003994:	d11c      	bne.n	80039d0 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003996:	4b10      	ldr	r3, [pc, #64]	@ (80039d8 <HAL_TIM_MspPostInit+0x64>)
 8003998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800399a:	4a0f      	ldr	r2, [pc, #60]	@ (80039d8 <HAL_TIM_MspPostInit+0x64>)
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039a2:	4b0d      	ldr	r3, [pc, #52]	@ (80039d8 <HAL_TIM_MspPostInit+0x64>)
 80039a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039a6:	f003 0301 	and.w	r3, r3, #1
 80039aa:	60bb      	str	r3, [r7, #8]
 80039ac:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80039ae:	2301      	movs	r3, #1
 80039b0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039b2:	2302      	movs	r3, #2
 80039b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b6:	2300      	movs	r3, #0
 80039b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039ba:	2300      	movs	r3, #0
 80039bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80039be:	2301      	movs	r3, #1
 80039c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039c2:	f107 030c 	add.w	r3, r7, #12
 80039c6:	4619      	mov	r1, r3
 80039c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039cc:	f001 febe 	bl	800574c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80039d0:	bf00      	nop
 80039d2:	3720      	adds	r7, #32
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	40021000 	.word	0x40021000

080039dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80039e0:	bf00      	nop
 80039e2:	e7fd      	b.n	80039e0 <NMI_Handler+0x4>

080039e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039e8:	bf00      	nop
 80039ea:	e7fd      	b.n	80039e8 <HardFault_Handler+0x4>

080039ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039f0:	bf00      	nop
 80039f2:	e7fd      	b.n	80039f0 <MemManage_Handler+0x4>

080039f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039f4:	b480      	push	{r7}
 80039f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039f8:	bf00      	nop
 80039fa:	e7fd      	b.n	80039f8 <BusFault_Handler+0x4>

080039fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a00:	bf00      	nop
 8003a02:	e7fd      	b.n	8003a00 <UsageFault_Handler+0x4>

08003a04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a08:	bf00      	nop
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr

08003a12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a12:	b480      	push	{r7}
 8003a14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a16:	bf00      	nop
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a24:	bf00      	nop
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr

08003a2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a32:	f001 fd35 	bl	80054a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a36:	bf00      	nop
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003a3e:	2010      	movs	r0, #16
 8003a40:	f002 f82e 	bl	8005aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003a44:	bf00      	nop
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003a4c:	2020      	movs	r0, #32
 8003a4e:	f002 f827 	bl	8005aa0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003a52:	2080      	movs	r0, #128	@ 0x80
 8003a54:	f002 f824 	bl	8005aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003a58:	bf00      	nop
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003a60:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003a64:	f002 f81c 	bl	8005aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003a68:	bf00      	nop
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  return 1;
 8003a70:	2301      	movs	r3, #1
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <_kill>:

int _kill(int pid, int sig)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a86:	f007 fcfb 	bl	800b480 <__errno>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2216      	movs	r2, #22
 8003a8e:	601a      	str	r2, [r3, #0]
  return -1;
 8003a90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3708      	adds	r7, #8
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <_exit>:

void _exit (int status)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003aa4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f7ff ffe7 	bl	8003a7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003aae:	bf00      	nop
 8003ab0:	e7fd      	b.n	8003aae <_exit+0x12>

08003ab2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b086      	sub	sp, #24
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	60f8      	str	r0, [r7, #12]
 8003aba:	60b9      	str	r1, [r7, #8]
 8003abc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]
 8003ac2:	e00a      	b.n	8003ada <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003ac4:	f3af 8000 	nop.w
 8003ac8:	4601      	mov	r1, r0
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	1c5a      	adds	r2, r3, #1
 8003ace:	60ba      	str	r2, [r7, #8]
 8003ad0:	b2ca      	uxtb	r2, r1
 8003ad2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	617b      	str	r3, [r7, #20]
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	dbf0      	blt.n	8003ac4 <_read+0x12>
  }

  return len;
 8003ae2:	687b      	ldr	r3, [r7, #4]
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <_close>:
  }
  return len;
}

int _close(int file)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003af4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b14:	605a      	str	r2, [r3, #4]
  return 0;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <_isatty>:

int _isatty(int file)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b2c:	2301      	movs	r3, #1
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	370c      	adds	r7, #12
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr

08003b3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b3a:	b480      	push	{r7}
 8003b3c:	b085      	sub	sp, #20
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	60f8      	str	r0, [r7, #12]
 8003b42:	60b9      	str	r1, [r7, #8]
 8003b44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3714      	adds	r7, #20
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b5c:	4a14      	ldr	r2, [pc, #80]	@ (8003bb0 <_sbrk+0x5c>)
 8003b5e:	4b15      	ldr	r3, [pc, #84]	@ (8003bb4 <_sbrk+0x60>)
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b68:	4b13      	ldr	r3, [pc, #76]	@ (8003bb8 <_sbrk+0x64>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d102      	bne.n	8003b76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b70:	4b11      	ldr	r3, [pc, #68]	@ (8003bb8 <_sbrk+0x64>)
 8003b72:	4a12      	ldr	r2, [pc, #72]	@ (8003bbc <_sbrk+0x68>)
 8003b74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b76:	4b10      	ldr	r3, [pc, #64]	@ (8003bb8 <_sbrk+0x64>)
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4413      	add	r3, r2
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d207      	bcs.n	8003b94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b84:	f007 fc7c 	bl	800b480 <__errno>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	220c      	movs	r2, #12
 8003b8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b92:	e009      	b.n	8003ba8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b94:	4b08      	ldr	r3, [pc, #32]	@ (8003bb8 <_sbrk+0x64>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b9a:	4b07      	ldr	r3, [pc, #28]	@ (8003bb8 <_sbrk+0x64>)
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	4a05      	ldr	r2, [pc, #20]	@ (8003bb8 <_sbrk+0x64>)
 8003ba4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	200a0000 	.word	0x200a0000
 8003bb4:	00000400 	.word	0x00000400
 8003bb8:	200408dc 	.word	0x200408dc
 8003bbc:	20040a38 	.word	0x20040a38

08003bc0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003bc4:	4b06      	ldr	r3, [pc, #24]	@ (8003be0 <SystemInit+0x20>)
 8003bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bca:	4a05      	ldr	r2, [pc, #20]	@ (8003be0 <SystemInit+0x20>)
 8003bcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003bd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003bd4:	bf00      	nop
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	e000ed00 	.word	0xe000ed00

08003be4 <tm1637_init>:
 * @brief Initializes the TM1637 display driver.
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_init(tm1637_t *handle)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_PIN(pin_dat));
  assert_param(handle->gpio_dat != NULL);
  assert_param(handle->gpio_clk != NULL);

  /* Set All pins to high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	891a      	ldrh	r2, [r3, #8]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	895a      	ldrh	r2, [r3, #10]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	619a      	str	r2, [r3, #24]

  /* Send TM1637_COMM1 */
  tm1637_start(handle);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 fa84 	bl	800410e <tm1637_start>
  err = tm1637_write(handle, TM1637_COMM1);
 8003c06:	2140      	movs	r1, #64	@ 0x40
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 fabc 	bl	8004186 <tm1637_write>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	73fb      	strb	r3, [r7, #15]
  tm1637_stop(handle);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 fa98 	bl	8004148 <tm1637_stop>
  return err;
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <tm1637_brightness>:
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @param[in] brightness_0_8 Brightness level (0-8), where 0 turns off the display.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_brightness(tm1637_t *handle, uint8_t brightness_0_8)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b084      	sub	sp, #16
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
 8003c2a:	460b      	mov	r3, r1
 8003c2c:	70fb      	strb	r3, [r7, #3]
  tm1637_err_t err;
  assert_param(handle != NULL);

  /* Map brightness */
  uint8_t tmp = brightness_0_8 > 8 ? 8 : brightness_0_8;
 8003c2e:	78fb      	ldrb	r3, [r7, #3]
 8003c30:	2b08      	cmp	r3, #8
 8003c32:	bf28      	it	cs
 8003c34:	2308      	movcs	r3, #8
 8003c36:	73fb      	strb	r3, [r7, #15]
  tmp = (brightness_0_8 == 0) ? TM1637_COMM3_OFF : TM1637_COMM3_ON;
 8003c38:	78fb      	ldrb	r3, [r7, #3]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <tm1637_brightness+0x20>
 8003c3e:	2380      	movs	r3, #128	@ 0x80
 8003c40:	e000      	b.n	8003c44 <tm1637_brightness+0x22>
 8003c42:	2388      	movs	r3, #136	@ 0x88
 8003c44:	73fb      	strb	r3, [r7, #15]
  if (brightness_0_8 > 0)
 8003c46:	78fb      	ldrb	r3, [r7, #3]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d002      	beq.n	8003c52 <tm1637_brightness+0x30>
  {
    brightness_0_8--;
 8003c4c:	78fb      	ldrb	r3, [r7, #3]
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	70fb      	strb	r3, [r7, #3]
  }

  /* Send Brightness */
  tm1637_start(handle);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 fa5b 	bl	800410e <tm1637_start>
  err = tm1637_write(handle, tmp | brightness_0_8);
 8003c58:	7bfa      	ldrb	r2, [r7, #15]
 8003c5a:	78fb      	ldrb	r3, [r7, #3]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	4619      	mov	r1, r3
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 fa8f 	bl	8004186 <tm1637_write>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	73bb      	strb	r3, [r7, #14]
  tm1637_stop(handle);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f000 fa6b 	bl	8004148 <tm1637_stop>
  return err;
 8003c72:	7bbb      	ldrb	r3, [r7, #14]
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <tm1637_raw>:
 * @param[in] data Pointer to an array containing raw segment data.
 *
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_raw(tm1637_t *handle, const uint8_t *data)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  tm1637_err_t err;
  assert_param(handle != NULL);

  /* Send TM1637_COMM2 */
  tm1637_start(handle);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 fa41 	bl	800410e <tm1637_start>
  err = tm1637_write(handle, TM1637_COMM2);
 8003c8c:	21c0      	movs	r1, #192	@ 0xc0
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 fa79 	bl	8004186 <tm1637_write>
 8003c94:	4603      	mov	r3, r0
 8003c96:	73fb      	strb	r3, [r7, #15]
  if (err != TM1637_ERR_NONE)
 8003c98:	7bfb      	ldrb	r3, [r7, #15]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <tm1637_raw+0x26>
  {
    return TM1637_ERR_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e01d      	b.n	8003cde <tm1637_raw+0x62>
  }

  /* Send all data */
  for (uint8_t i = 0; i < handle->seg_cnt; i++)
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	73bb      	strb	r3, [r7, #14]
 8003ca6:	e00f      	b.n	8003cc8 <tm1637_raw+0x4c>
  {
    err = tm1637_write(handle, data[i]);
 8003ca8:	7bbb      	ldrb	r3, [r7, #14]
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	4413      	add	r3, r2
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 fa67 	bl	8004186 <tm1637_write>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	73fb      	strb	r3, [r7, #15]
    if (err != TM1637_ERR_NONE)
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d108      	bne.n	8003cd4 <tm1637_raw+0x58>
  for (uint8_t i = 0; i < handle->seg_cnt; i++)
 8003cc2:	7bbb      	ldrb	r3, [r7, #14]
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	73bb      	strb	r3, [r7, #14]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	7b1b      	ldrb	r3, [r3, #12]
 8003ccc:	7bba      	ldrb	r2, [r7, #14]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d3ea      	bcc.n	8003ca8 <tm1637_raw+0x2c>
 8003cd2:	e000      	b.n	8003cd6 <tm1637_raw+0x5a>
    {
      break;
 8003cd4:	bf00      	nop
    }
  }
  tm1637_stop(handle);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f000 fa36 	bl	8004148 <tm1637_stop>
  return err;
 8003cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
	...

08003ce8 <tm1637_str>:
 * @param[in] str Pointer to a null-terminated string to display.
 *               Supports numbers (0-9), letters (if enabled), '-' and '.' for decimal points.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_str(tm1637_t *handle, const char *str)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint8_t buff[TM1637_SEG_MAX + 1] = {0};
 8003cf2:	f107 0308 	add.w	r3, r7, #8
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	601a      	str	r2, [r3, #0]
 8003cfa:	f8c3 2003 	str.w	r2, [r3, #3]
  char *str_tmp = (char*)str;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	617b      	str	r3, [r7, #20]
  assert_param(handle != NULL);

  for (int i = 0; i < handle->seg_cnt; i++)
 8003d02:	2300      	movs	r3, #0
 8003d04:	613b      	str	r3, [r7, #16]
 8003d06:	e19f      	b.n	8004048 <tm1637_str+0x360>
  {
    switch (*str_tmp)
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	3b2d      	subs	r3, #45	@ 0x2d
 8003d0e:	2b4c      	cmp	r3, #76	@ 0x4c
 8003d10:	f200 8177 	bhi.w	8004002 <tm1637_str+0x31a>
 8003d14:	a201      	add	r2, pc, #4	@ (adr r2, 8003d1c <tm1637_str+0x34>)
 8003d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d1a:	bf00      	nop
 8003d1c:	08003edd 	.word	0x08003edd
 8003d20:	08004003 	.word	0x08004003
 8003d24:	08004003 	.word	0x08004003
 8003d28:	08003e51 	.word	0x08003e51
 8003d2c:	08003e5f 	.word	0x08003e5f
 8003d30:	08003e6d 	.word	0x08003e6d
 8003d34:	08003e7b 	.word	0x08003e7b
 8003d38:	08003e89 	.word	0x08003e89
 8003d3c:	08003e97 	.word	0x08003e97
 8003d40:	08003ea5 	.word	0x08003ea5
 8003d44:	08003eb3 	.word	0x08003eb3
 8003d48:	08003ec1 	.word	0x08003ec1
 8003d4c:	08003ecf 	.word	0x08003ecf
 8003d50:	08004003 	.word	0x08004003
 8003d54:	08004003 	.word	0x08004003
 8003d58:	08004003 	.word	0x08004003
 8003d5c:	08004003 	.word	0x08004003
 8003d60:	08004003 	.word	0x08004003
 8003d64:	08004003 	.word	0x08004003
 8003d68:	08004003 	.word	0x08004003
 8003d6c:	08003eeb 	.word	0x08003eeb
 8003d70:	08003ef9 	.word	0x08003ef9
 8003d74:	08003f07 	.word	0x08003f07
 8003d78:	08003f15 	.word	0x08003f15
 8003d7c:	08003f23 	.word	0x08003f23
 8003d80:	08003f31 	.word	0x08003f31
 8003d84:	08003f3f 	.word	0x08003f3f
 8003d88:	08003f4d 	.word	0x08003f4d
 8003d8c:	08003f5b 	.word	0x08003f5b
 8003d90:	08003f69 	.word	0x08003f69
 8003d94:	08004003 	.word	0x08004003
 8003d98:	08003f77 	.word	0x08003f77
 8003d9c:	08004003 	.word	0x08004003
 8003da0:	08003f85 	.word	0x08003f85
 8003da4:	08003f93 	.word	0x08003f93
 8003da8:	08003fa1 	.word	0x08003fa1
 8003dac:	08003faf 	.word	0x08003faf
 8003db0:	08003fbd 	.word	0x08003fbd
 8003db4:	08003fcb 	.word	0x08003fcb
 8003db8:	08003fd9 	.word	0x08003fd9
 8003dbc:	08003fe7 	.word	0x08003fe7
 8003dc0:	08004003 	.word	0x08004003
 8003dc4:	08004003 	.word	0x08004003
 8003dc8:	08004003 	.word	0x08004003
 8003dcc:	08003ff5 	.word	0x08003ff5
 8003dd0:	08004003 	.word	0x08004003
 8003dd4:	08004003 	.word	0x08004003
 8003dd8:	08004003 	.word	0x08004003
 8003ddc:	08004003 	.word	0x08004003
 8003de0:	08004003 	.word	0x08004003
 8003de4:	08004003 	.word	0x08004003
 8003de8:	08004003 	.word	0x08004003
 8003dec:	08003eeb 	.word	0x08003eeb
 8003df0:	08003ef9 	.word	0x08003ef9
 8003df4:	08003f07 	.word	0x08003f07
 8003df8:	08003f15 	.word	0x08003f15
 8003dfc:	08003f23 	.word	0x08003f23
 8003e00:	08003f31 	.word	0x08003f31
 8003e04:	08003f3f 	.word	0x08003f3f
 8003e08:	08003f4d 	.word	0x08003f4d
 8003e0c:	08003f5b 	.word	0x08003f5b
 8003e10:	08003f69 	.word	0x08003f69
 8003e14:	08004003 	.word	0x08004003
 8003e18:	08003f77 	.word	0x08003f77
 8003e1c:	08004003 	.word	0x08004003
 8003e20:	08003f85 	.word	0x08003f85
 8003e24:	08003f93 	.word	0x08003f93
 8003e28:	08003fa1 	.word	0x08003fa1
 8003e2c:	08003faf 	.word	0x08003faf
 8003e30:	08003fbd 	.word	0x08003fbd
 8003e34:	08003fcb 	.word	0x08003fcb
 8003e38:	08003fd9 	.word	0x08003fd9
 8003e3c:	08003fe7 	.word	0x08003fe7
 8003e40:	08004003 	.word	0x08004003
 8003e44:	08004003 	.word	0x08004003
 8003e48:	08004003 	.word	0x08004003
 8003e4c:	08003ff5 	.word	0x08003ff5
    {
    case '0':
      buff[i] = 0x3f;
 8003e50:	f107 0208 	add.w	r2, r7, #8
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	4413      	add	r3, r2
 8003e58:	223f      	movs	r2, #63	@ 0x3f
 8003e5a:	701a      	strb	r2, [r3, #0]
      break;
 8003e5c:	e0d8      	b.n	8004010 <tm1637_str+0x328>
    case '1':
      buff[i] = 0x06;
 8003e5e:	f107 0208 	add.w	r2, r7, #8
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	4413      	add	r3, r2
 8003e66:	2206      	movs	r2, #6
 8003e68:	701a      	strb	r2, [r3, #0]
      break;
 8003e6a:	e0d1      	b.n	8004010 <tm1637_str+0x328>
    case '2':
      buff[i] = 0x5b;
 8003e6c:	f107 0208 	add.w	r2, r7, #8
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	4413      	add	r3, r2
 8003e74:	225b      	movs	r2, #91	@ 0x5b
 8003e76:	701a      	strb	r2, [r3, #0]
      break;
 8003e78:	e0ca      	b.n	8004010 <tm1637_str+0x328>
    case '3':
      buff[i] = 0x4f;
 8003e7a:	f107 0208 	add.w	r2, r7, #8
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	4413      	add	r3, r2
 8003e82:	224f      	movs	r2, #79	@ 0x4f
 8003e84:	701a      	strb	r2, [r3, #0]
      break;
 8003e86:	e0c3      	b.n	8004010 <tm1637_str+0x328>
    case '4':
      buff[i] = 0x66;
 8003e88:	f107 0208 	add.w	r2, r7, #8
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	4413      	add	r3, r2
 8003e90:	2266      	movs	r2, #102	@ 0x66
 8003e92:	701a      	strb	r2, [r3, #0]
      break;
 8003e94:	e0bc      	b.n	8004010 <tm1637_str+0x328>
    case '5':
      buff[i] = 0x6d;
 8003e96:	f107 0208 	add.w	r2, r7, #8
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	226d      	movs	r2, #109	@ 0x6d
 8003ea0:	701a      	strb	r2, [r3, #0]
      break;
 8003ea2:	e0b5      	b.n	8004010 <tm1637_str+0x328>
    case '6':
      buff[i] = 0x7d;
 8003ea4:	f107 0208 	add.w	r2, r7, #8
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	4413      	add	r3, r2
 8003eac:	227d      	movs	r2, #125	@ 0x7d
 8003eae:	701a      	strb	r2, [r3, #0]
      break;
 8003eb0:	e0ae      	b.n	8004010 <tm1637_str+0x328>
    case '7':
      buff[i] = 0x07;
 8003eb2:	f107 0208 	add.w	r2, r7, #8
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	4413      	add	r3, r2
 8003eba:	2207      	movs	r2, #7
 8003ebc:	701a      	strb	r2, [r3, #0]
      break;
 8003ebe:	e0a7      	b.n	8004010 <tm1637_str+0x328>
    case '8':
      buff[i] = 0x7f;
 8003ec0:	f107 0208 	add.w	r2, r7, #8
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	227f      	movs	r2, #127	@ 0x7f
 8003eca:	701a      	strb	r2, [r3, #0]
      break;
 8003ecc:	e0a0      	b.n	8004010 <tm1637_str+0x328>
    case '9':
      buff[i] = 0x6f;
 8003ece:	f107 0208 	add.w	r2, r7, #8
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	226f      	movs	r2, #111	@ 0x6f
 8003ed8:	701a      	strb	r2, [r3, #0]
      break;
 8003eda:	e099      	b.n	8004010 <tm1637_str+0x328>
    case '-':
      buff[i] = 0x40;
 8003edc:	f107 0208 	add.w	r2, r7, #8
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	2240      	movs	r2, #64	@ 0x40
 8003ee6:	701a      	strb	r2, [r3, #0]
      break;
 8003ee8:	e092      	b.n	8004010 <tm1637_str+0x328>
#if (TM1637_ENABLE_ALFABET == 1)
    case 'A':
    case 'a':
      buff[i] = 0x77;
 8003eea:	f107 0208 	add.w	r2, r7, #8
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	2277      	movs	r2, #119	@ 0x77
 8003ef4:	701a      	strb	r2, [r3, #0]
      break;
 8003ef6:	e08b      	b.n	8004010 <tm1637_str+0x328>
    case 'B':
    case 'b':
      buff[i] = 0x7C;
 8003ef8:	f107 0208 	add.w	r2, r7, #8
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	4413      	add	r3, r2
 8003f00:	227c      	movs	r2, #124	@ 0x7c
 8003f02:	701a      	strb	r2, [r3, #0]
      break;
 8003f04:	e084      	b.n	8004010 <tm1637_str+0x328>
    case 'C':
    case 'c':
      buff[i] = 0x58;
 8003f06:	f107 0208 	add.w	r2, r7, #8
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	2258      	movs	r2, #88	@ 0x58
 8003f10:	701a      	strb	r2, [r3, #0]
      break;
 8003f12:	e07d      	b.n	8004010 <tm1637_str+0x328>
    case 'D':
    case 'd':
      buff[i] = 0x5E;
 8003f14:	f107 0208 	add.w	r2, r7, #8
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	225e      	movs	r2, #94	@ 0x5e
 8003f1e:	701a      	strb	r2, [r3, #0]
      break;
 8003f20:	e076      	b.n	8004010 <tm1637_str+0x328>
    case 'E':
    case 'e':
      buff[i] = 0x79;
 8003f22:	f107 0208 	add.w	r2, r7, #8
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	4413      	add	r3, r2
 8003f2a:	2279      	movs	r2, #121	@ 0x79
 8003f2c:	701a      	strb	r2, [r3, #0]
      break;
 8003f2e:	e06f      	b.n	8004010 <tm1637_str+0x328>
    case 'F':
    case 'f':
      buff[i] = 0x71;
 8003f30:	f107 0208 	add.w	r2, r7, #8
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	4413      	add	r3, r2
 8003f38:	2271      	movs	r2, #113	@ 0x71
 8003f3a:	701a      	strb	r2, [r3, #0]
      break;
 8003f3c:	e068      	b.n	8004010 <tm1637_str+0x328>
    case 'G':
    case 'g':
      buff[i] = 0x6f;
 8003f3e:	f107 0208 	add.w	r2, r7, #8
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	4413      	add	r3, r2
 8003f46:	226f      	movs	r2, #111	@ 0x6f
 8003f48:	701a      	strb	r2, [r3, #0]
      break;
 8003f4a:	e061      	b.n	8004010 <tm1637_str+0x328>
    case 'H':
    case 'h':
      buff[i] = 0x76;
 8003f4c:	f107 0208 	add.w	r2, r7, #8
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	4413      	add	r3, r2
 8003f54:	2276      	movs	r2, #118	@ 0x76
 8003f56:	701a      	strb	r2, [r3, #0]
      break;
 8003f58:	e05a      	b.n	8004010 <tm1637_str+0x328>
    case 'I':
    case 'i':
      buff[i] = 0x04;
 8003f5a:	f107 0208 	add.w	r2, r7, #8
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	4413      	add	r3, r2
 8003f62:	2204      	movs	r2, #4
 8003f64:	701a      	strb	r2, [r3, #0]
      break;
 8003f66:	e053      	b.n	8004010 <tm1637_str+0x328>
    case 'J':
    case 'j':
      buff[i] = 0x0E;
 8003f68:	f107 0208 	add.w	r2, r7, #8
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	4413      	add	r3, r2
 8003f70:	220e      	movs	r2, #14
 8003f72:	701a      	strb	r2, [r3, #0]
      break;
 8003f74:	e04c      	b.n	8004010 <tm1637_str+0x328>
    case 'L':
    case 'l':
      buff[i] = 0x38;
 8003f76:	f107 0208 	add.w	r2, r7, #8
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	2238      	movs	r2, #56	@ 0x38
 8003f80:	701a      	strb	r2, [r3, #0]
      break;
 8003f82:	e045      	b.n	8004010 <tm1637_str+0x328>
    case 'N':
    case 'n':
      buff[i] = 0x54;
 8003f84:	f107 0208 	add.w	r2, r7, #8
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	2254      	movs	r2, #84	@ 0x54
 8003f8e:	701a      	strb	r2, [r3, #0]
      break;
 8003f90:	e03e      	b.n	8004010 <tm1637_str+0x328>
    case 'O':
    case 'o':
      buff[i] = 0x5C;
 8003f92:	f107 0208 	add.w	r2, r7, #8
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	4413      	add	r3, r2
 8003f9a:	225c      	movs	r2, #92	@ 0x5c
 8003f9c:	701a      	strb	r2, [r3, #0]
      break;
 8003f9e:	e037      	b.n	8004010 <tm1637_str+0x328>
    case 'P':
    case 'p':
      buff[i] = 0x73;
 8003fa0:	f107 0208 	add.w	r2, r7, #8
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	2273      	movs	r2, #115	@ 0x73
 8003faa:	701a      	strb	r2, [r3, #0]
      break;
 8003fac:	e030      	b.n	8004010 <tm1637_str+0x328>
    case 'Q':
    case 'q':
      buff[i] = 0x67;
 8003fae:	f107 0208 	add.w	r2, r7, #8
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	2267      	movs	r2, #103	@ 0x67
 8003fb8:	701a      	strb	r2, [r3, #0]
      break;
 8003fba:	e029      	b.n	8004010 <tm1637_str+0x328>
    case 'R':
    case 'r':
      buff[i] = 0x50;
 8003fbc:	f107 0208 	add.w	r2, r7, #8
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	2250      	movs	r2, #80	@ 0x50
 8003fc6:	701a      	strb	r2, [r3, #0]
      break;
 8003fc8:	e022      	b.n	8004010 <tm1637_str+0x328>
    case 'S':
    case 's':
      buff[i] = 0x6D;
 8003fca:	f107 0208 	add.w	r2, r7, #8
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	226d      	movs	r2, #109	@ 0x6d
 8003fd4:	701a      	strb	r2, [r3, #0]
      break;
 8003fd6:	e01b      	b.n	8004010 <tm1637_str+0x328>
    case 'T':
    case 't':
      buff[i] = 0x78;
 8003fd8:	f107 0208 	add.w	r2, r7, #8
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	4413      	add	r3, r2
 8003fe0:	2278      	movs	r2, #120	@ 0x78
 8003fe2:	701a      	strb	r2, [r3, #0]
      break;
 8003fe4:	e014      	b.n	8004010 <tm1637_str+0x328>
    case 'U':
    case 'u':
      buff[i] = 0x1C;
 8003fe6:	f107 0208 	add.w	r2, r7, #8
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	4413      	add	r3, r2
 8003fee:	221c      	movs	r2, #28
 8003ff0:	701a      	strb	r2, [r3, #0]
      break;
 8003ff2:	e00d      	b.n	8004010 <tm1637_str+0x328>
    case 'Y':
    case 'y':
      buff[i] = 0x6E;
 8003ff4:	f107 0208 	add.w	r2, r7, #8
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	226e      	movs	r2, #110	@ 0x6e
 8003ffe:	701a      	strb	r2, [r3, #0]
      break;
 8004000:	e006      	b.n	8004010 <tm1637_str+0x328>
#endif
    default:
      buff[i] = 0;
 8004002:	f107 0208 	add.w	r2, r7, #8
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	4413      	add	r3, r2
 800400a:	2200      	movs	r2, #0
 800400c:	701a      	strb	r2, [r3, #0]
      break;
 800400e:	bf00      	nop
    }
    if (*(str_tmp + 1) == '.')
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	3301      	adds	r3, #1
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	2b2e      	cmp	r3, #46	@ 0x2e
 8004018:	d110      	bne.n	800403c <tm1637_str+0x354>
    {
      buff[i] |= 0x80;
 800401a:	f107 0208 	add.w	r2, r7, #8
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	4413      	add	r3, r2
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004028:	b2d9      	uxtb	r1, r3
 800402a:	f107 0208 	add.w	r2, r7, #8
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	4413      	add	r3, r2
 8004032:	460a      	mov	r2, r1
 8004034:	701a      	strb	r2, [r3, #0]
      str_tmp++;
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	3301      	adds	r3, #1
 800403a:	617b      	str	r3, [r7, #20]
    }
    str_tmp++;
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	3301      	adds	r3, #1
 8004040:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < handle->seg_cnt; i++)
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	3301      	adds	r3, #1
 8004046:	613b      	str	r3, [r7, #16]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	7b1b      	ldrb	r3, [r3, #12]
 800404c:	461a      	mov	r2, r3
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	4293      	cmp	r3, r2
 8004052:	f6ff ae59 	blt.w	8003d08 <tm1637_str+0x20>
  }

  /* Write to tm1637 */
  return tm1637_raw(handle, buff);
 8004056:	f107 0308 	add.w	r3, r7, #8
 800405a:	4619      	mov	r1, r3
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7ff fe0d 	bl	8003c7c <tm1637_raw>
 8004062:	4603      	mov	r3, r0
}
 8004064:	4618      	mov	r0, r3
 8004066:	3718      	adds	r7, #24
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}

0800406c <tm1637_printf>:
 * @param[in] format Format string (printf-style) to display.
 * @param[in] ... Additional arguments for the formatted string.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t  tm1637_printf(tm1637_t *handle, const char *format, ...)
{
 800406c:	b40e      	push	{r1, r2, r3}
 800406e:	b580      	push	{r7, lr}
 8004070:	b087      	sub	sp, #28
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
  char buff[TM1637_SEG_MAX + 1] = {0};
 8004076:	f107 030c 	add.w	r3, r7, #12
 800407a:	2200      	movs	r2, #0
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	f8c3 2003 	str.w	r2, [r3, #3]
  assert_param(handle != NULL);

  va_list args;
  va_start(args, format);
 8004082:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004086:	60bb      	str	r3, [r7, #8]
  int chars_written = vsnprintf(buff, sizeof(buff), format, args);
 8004088:	f107 000c 	add.w	r0, r7, #12
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004090:	2107      	movs	r1, #7
 8004092:	f007 f91b 	bl	800b2cc <vsniprintf>
 8004096:	6178      	str	r0, [r7, #20]
  va_end(args);
  if (chars_written < 0)
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	2b00      	cmp	r3, #0
 800409c:	da01      	bge.n	80040a2 <tm1637_printf+0x36>
  {
    return TM1637_ERR_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e006      	b.n	80040b0 <tm1637_printf+0x44>
  }
  return tm1637_str(handle, buff);
 80040a2:	f107 030c 	add.w	r3, r7, #12
 80040a6:	4619      	mov	r1, r3
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f7ff fe1d 	bl	8003ce8 <tm1637_str>
 80040ae:	4603      	mov	r3, r0
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	371c      	adds	r7, #28
 80040b4:	46bd      	mov	sp, r7
 80040b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80040ba:	b003      	add	sp, #12
 80040bc:	4770      	bx	lr

080040be <tm1637_clear>:
 * @brief Clears the TM1637 display by setting all segments to off.
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_clear(tm1637_t *handle)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b084      	sub	sp, #16
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
  const uint8_t buff[TM1637_SEG_MAX] = {0};
 80040c6:	f107 0308 	add.w	r3, r7, #8
 80040ca:	2200      	movs	r2, #0
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	809a      	strh	r2, [r3, #4]
  assert_param(handle != NULL);

  /* Write all 0 */
  return tm1637_raw(handle, buff);
 80040d0:	f107 0308 	add.w	r3, r7, #8
 80040d4:	4619      	mov	r1, r3
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7ff fdd0 	bl	8003c7c <tm1637_raw>
 80040dc:	4603      	mov	r3, r0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <tm1637_delay>:
 * @brief Provides a delay for the TM1637 display operations.
 *        This function uses a simple loop to generate a delay for controlling the timing
 *        of the TM1637 display operations.
 */
static void tm1637_delay(void)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b083      	sub	sp, #12
 80040ea:	af00      	add	r7, sp, #0
  for (uint32_t i = 0; i < TM1637_DELAY; i++)
 80040ec:	2300      	movs	r3, #0
 80040ee:	607b      	str	r3, [r7, #4]
 80040f0:	e003      	b.n	80040fa <tm1637_delay+0x14>
  {
    __NOP();
 80040f2:	bf00      	nop
  for (uint32_t i = 0; i < TM1637_DELAY; i++)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	3301      	adds	r3, #1
 80040f8:	607b      	str	r3, [r7, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2b09      	cmp	r3, #9
 80040fe:	d9f8      	bls.n	80040f2 <tm1637_delay+0xc>
  }
}
 8004100:	bf00      	nop
 8004102:	bf00      	nop
 8004104:	370c      	adds	r7, #12
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr

0800410e <tm1637_start>:
 *        This function generates a start condition by toggling the clock and data lines.
 *        The start condition is necessary to begin communication with the TM1637 display.
 * @param[in] handle Pointer to the TM1637 handle structure.
 */
static void tm1637_start(tm1637_t *handle)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b082      	sub	sp, #8
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
  assert_param(handle != NULL);

  /* Raise CLK/DAT high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	891a      	ldrh	r2, [r3, #8]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	895a      	ldrh	r2, [r3, #10]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800412a:	f7ff ffdc 	bl	80040e6 <tm1637_delay>

  /* Pull DAT low to start */
  handle->gpio_dat->BSRR = handle->pin_dat << 16;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	895b      	ldrh	r3, [r3, #10]
 8004132:	461a      	mov	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	0412      	lsls	r2, r2, #16
 800413a:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800413c:	f7ff ffd3 	bl	80040e6 <tm1637_delay>
}
 8004140:	bf00      	nop
 8004142:	3708      	adds	r7, #8
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <tm1637_stop>:
 *        This function generates a stop condition by toggling the data and clock lines.
 *        The stop condition signals the end of communication with the TM1637 display.
 * @param[in] handle Pointer to the TM1637 handle structure.
 */
static void tm1637_stop(tm1637_t *handle)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  assert_param(handle != NULL);

  /* Pull DAT low */
  handle->gpio_dat->BSRR = handle->pin_dat << 16;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	895b      	ldrh	r3, [r3, #10]
 8004154:	461a      	mov	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	0412      	lsls	r2, r2, #16
 800415c:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800415e:	f7ff ffc2 	bl	80040e6 <tm1637_delay>

  /* Raise CLK high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	891a      	ldrh	r2, [r3, #8]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800416c:	f7ff ffbb 	bl	80040e6 <tm1637_delay>

  /* Release DAT high (STOP) */
  handle->gpio_dat->BSRR = handle->pin_dat;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	895a      	ldrh	r2, [r3, #10]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800417a:	f7ff ffb4 	bl	80040e6 <tm1637_delay>
}
 800417e:	bf00      	nop
 8004180:	3708      	adds	r7, #8
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <tm1637_write>:
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @param[in] data The byte of data to send to the display.
 * @return tm1637_err_t Error code indicating success or failure.
 */
static tm1637_err_t tm1637_write(tm1637_t *handle, uint8_t data)
{
 8004186:	b580      	push	{r7, lr}
 8004188:	b084      	sub	sp, #16
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
 800418e:	460b      	mov	r3, r1
 8004190:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp = data;
 8004192:	78fb      	ldrb	r3, [r7, #3]
 8004194:	73fb      	strb	r3, [r7, #15]
  assert_param(handle != NULL);

  /* Send each bit (LSB first) */
  for (int i = 0; i < 8; i++)
 8004196:	2300      	movs	r3, #0
 8004198:	60bb      	str	r3, [r7, #8]
 800419a:	e025      	b.n	80041e8 <tm1637_write+0x62>
  {
    handle->gpio_clk->BSRR = handle->pin_clk << 16;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	891b      	ldrh	r3, [r3, #8]
 80041a0:	461a      	mov	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	0412      	lsls	r2, r2, #16
 80041a8:	619a      	str	r2, [r3, #24]
    tm1637_delay();
 80041aa:	f7ff ff9c 	bl	80040e6 <tm1637_delay>
    handle->gpio_dat->BSRR = (tmp & 0x01) ? handle->pin_dat : (handle->pin_dat << 16);
 80041ae:	7bfb      	ldrb	r3, [r7, #15]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d002      	beq.n	80041be <tm1637_write+0x38>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	895b      	ldrh	r3, [r3, #10]
 80041bc:	e002      	b.n	80041c4 <tm1637_write+0x3e>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	895b      	ldrh	r3, [r3, #10]
 80041c2:	041b      	lsls	r3, r3, #16
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	6852      	ldr	r2, [r2, #4]
 80041c8:	6193      	str	r3, [r2, #24]
    tm1637_delay();
 80041ca:	f7ff ff8c 	bl	80040e6 <tm1637_delay>
    handle->gpio_clk->BSRR = handle->pin_clk;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	891a      	ldrh	r2, [r3, #8]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	619a      	str	r2, [r3, #24]
    tm1637_delay();
 80041d8:	f7ff ff85 	bl	80040e6 <tm1637_delay>
    tmp >>= 1;
 80041dc:	7bfb      	ldrb	r3, [r7, #15]
 80041de:	085b      	lsrs	r3, r3, #1
 80041e0:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < 8; i++)
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	3301      	adds	r3, #1
 80041e6:	60bb      	str	r3, [r7, #8]
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	2b07      	cmp	r3, #7
 80041ec:	ddd6      	ble.n	800419c <tm1637_write+0x16>
  }
  handle->gpio_clk->BSRR = handle->pin_clk << 16;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	891b      	ldrh	r3, [r3, #8]
 80041f2:	461a      	mov	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	0412      	lsls	r2, r2, #16
 80041fa:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	895a      	ldrh	r2, [r3, #10]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 8004206:	f7ff ff6e 	bl	80040e6 <tm1637_delay>

  /* Generate clock pulse for ACK phase */
  handle->gpio_clk->BSRR = handle->pin_clk;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	891a      	ldrh	r2, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 8004214:	f7ff ff67 	bl	80040e6 <tm1637_delay>
  tm1637_delay();
 8004218:	f7ff ff65 	bl	80040e6 <tm1637_delay>

  /* Read ACK bit from TM1637  data line is released and clock is toggled to sample response */
  tmp = (handle->gpio_dat->IDR & handle->pin_dat) ? 1 : 0;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	8952      	ldrh	r2, [r2, #10]
 8004226:	4013      	ands	r3, r2
 8004228:	2b00      	cmp	r3, #0
 800422a:	bf14      	ite	ne
 800422c:	2301      	movne	r3, #1
 800422e:	2300      	moveq	r3, #0
 8004230:	b2db      	uxtb	r3, r3
 8004232:	73fb      	strb	r3, [r7, #15]
  handle->gpio_dat->BSRR = (tmp == 0) ? (handle->pin_dat << 16) : handle->pin_dat;
 8004234:	7bfb      	ldrb	r3, [r7, #15]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d103      	bne.n	8004242 <tm1637_write+0xbc>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	895b      	ldrh	r3, [r3, #10]
 800423e:	041b      	lsls	r3, r3, #16
 8004240:	e001      	b.n	8004246 <tm1637_write+0xc0>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	895b      	ldrh	r3, [r3, #10]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	6852      	ldr	r2, [r2, #4]
 800424a:	6193      	str	r3, [r2, #24]
  tm1637_delay();
 800424c:	f7ff ff4b 	bl	80040e6 <tm1637_delay>
  handle->gpio_clk->BSRR = handle->pin_clk << 16;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	891b      	ldrh	r3, [r3, #8]
 8004254:	461a      	mov	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	0412      	lsls	r2, r2, #16
 800425c:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800425e:	f7ff ff42 	bl	80040e6 <tm1637_delay>
  return (tm1637_err_t)tmp;
 8004262:	7bfb      	ldrb	r3, [r7, #15]
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel) {
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
    uint8_t ret;
    uint8_t spi_data[3];

    WIZCHIP_CRITICAL_ENTER();
 8004274:	4b22      	ldr	r3, [pc, #136]	@ (8004300 <WIZCHIP_READ+0x94>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	4798      	blx	r3
    WIZCHIP.CS._select();
 800427a:	4b21      	ldr	r3, [pc, #132]	@ (8004300 <WIZCHIP_READ+0x94>)
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8004280:	4b1f      	ldr	r3, [pc, #124]	@ (8004300 <WIZCHIP_READ+0x94>)
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	2b00      	cmp	r3, #0
 8004286:	d003      	beq.n	8004290 <WIZCHIP_READ+0x24>
 8004288:	4b1d      	ldr	r3, [pc, #116]	@ (8004300 <WIZCHIP_READ+0x94>)
 800428a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800428c:	2b00      	cmp	r3, #0
 800428e:	d114      	bne.n	80042ba <WIZCHIP_READ+0x4e>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004290:	4b1b      	ldr	r3, [pc, #108]	@ (8004300 <WIZCHIP_READ+0x94>)
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	0c12      	lsrs	r2, r2, #16
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	4610      	mov	r0, r2
 800429c:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800429e:	4b18      	ldr	r3, [pc, #96]	@ (8004300 <WIZCHIP_READ+0x94>)
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	0a12      	lsrs	r2, r2, #8
 80042a6:	b2d2      	uxtb	r2, r2
 80042a8:	4610      	mov	r0, r2
 80042aa:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80042ac:	4b14      	ldr	r3, [pc, #80]	@ (8004300 <WIZCHIP_READ+0x94>)
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	4610      	mov	r0, r2
 80042b6:	4798      	blx	r3
 80042b8:	e011      	b.n	80042de <WIZCHIP_READ+0x72>
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	0c1b      	lsrs	r3, r3, #16
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	733b      	strb	r3, [r7, #12]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	0a1b      	lsrs	r3, r3, #8
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	737b      	strb	r3, [r7, #13]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	73bb      	strb	r3, [r7, #14]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80042d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004300 <WIZCHIP_READ+0x94>)
 80042d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d4:	f107 020c 	add.w	r2, r7, #12
 80042d8:	2103      	movs	r1, #3
 80042da:	4610      	mov	r0, r2
 80042dc:	4798      	blx	r3
    }
    ret = WIZCHIP.IF.SPI._read_byte();
 80042de:	4b08      	ldr	r3, [pc, #32]	@ (8004300 <WIZCHIP_READ+0x94>)
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	4798      	blx	r3
 80042e4:	4603      	mov	r3, r0
 80042e6:	73fb      	strb	r3, [r7, #15]

    WIZCHIP.CS._deselect();
 80042e8:	4b05      	ldr	r3, [pc, #20]	@ (8004300 <WIZCHIP_READ+0x94>)
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 80042ee:	4b04      	ldr	r3, [pc, #16]	@ (8004300 <WIZCHIP_READ+0x94>)
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	4798      	blx	r3
    return ret;
 80042f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	20040030 	.word	0x20040030

08004304 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb) {
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	460b      	mov	r3, r1
 800430e:	70fb      	strb	r3, [r7, #3]
    uint8_t spi_data[4];

    WIZCHIP_CRITICAL_ENTER();
 8004310:	4b22      	ldr	r3, [pc, #136]	@ (800439c <WIZCHIP_WRITE+0x98>)
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	4798      	blx	r3
    WIZCHIP.CS._select();
 8004316:	4b21      	ldr	r3, [pc, #132]	@ (800439c <WIZCHIP_WRITE+0x98>)
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f043 0304 	orr.w	r3, r3, #4
 8004322:	607b      	str	r3, [r7, #4]

    //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8004324:	4b1d      	ldr	r3, [pc, #116]	@ (800439c <WIZCHIP_WRITE+0x98>)
 8004326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004328:	2b00      	cmp	r3, #0
 800432a:	d119      	bne.n	8004360 <WIZCHIP_WRITE+0x5c>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800432c:	4b1b      	ldr	r3, [pc, #108]	@ (800439c <WIZCHIP_WRITE+0x98>)
 800432e:	6a1b      	ldr	r3, [r3, #32]
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	0c12      	lsrs	r2, r2, #16
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	4610      	mov	r0, r2
 8004338:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800433a:	4b18      	ldr	r3, [pc, #96]	@ (800439c <WIZCHIP_WRITE+0x98>)
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	0a12      	lsrs	r2, r2, #8
 8004342:	b2d2      	uxtb	r2, r2
 8004344:	4610      	mov	r0, r2
 8004346:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004348:	4b14      	ldr	r3, [pc, #80]	@ (800439c <WIZCHIP_WRITE+0x98>)
 800434a:	6a1b      	ldr	r3, [r3, #32]
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	b2d2      	uxtb	r2, r2
 8004350:	4610      	mov	r0, r2
 8004352:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte(wb);
 8004354:	4b11      	ldr	r3, [pc, #68]	@ (800439c <WIZCHIP_WRITE+0x98>)
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	78fa      	ldrb	r2, [r7, #3]
 800435a:	4610      	mov	r0, r2
 800435c:	4798      	blx	r3
 800435e:	e013      	b.n	8004388 <WIZCHIP_WRITE+0x84>
    } else {								// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	0c1b      	lsrs	r3, r3, #16
 8004364:	b2db      	uxtb	r3, r3
 8004366:	733b      	strb	r3, [r7, #12]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	0a1b      	lsrs	r3, r3, #8
 800436c:	b2db      	uxtb	r3, r3
 800436e:	737b      	strb	r3, [r7, #13]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	b2db      	uxtb	r3, r3
 8004374:	73bb      	strb	r3, [r7, #14]
        spi_data[3] = wb;
 8004376:	78fb      	ldrb	r3, [r7, #3]
 8004378:	73fb      	strb	r3, [r7, #15]
        WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800437a:	4b08      	ldr	r3, [pc, #32]	@ (800439c <WIZCHIP_WRITE+0x98>)
 800437c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800437e:	f107 020c 	add.w	r2, r7, #12
 8004382:	2104      	movs	r1, #4
 8004384:	4610      	mov	r0, r2
 8004386:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 8004388:	4b04      	ldr	r3, [pc, #16]	@ (800439c <WIZCHIP_WRITE+0x98>)
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800438e:	4b03      	ldr	r3, [pc, #12]	@ (800439c <WIZCHIP_WRITE+0x98>)
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	4798      	blx	r3
}
 8004394:	bf00      	nop
 8004396:	3710      	adds	r7, #16
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20040030 	.word	0x20040030

080043a0 <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 80043a0:	b590      	push	{r4, r7, lr}
 80043a2:	b087      	sub	sp, #28
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	4613      	mov	r3, r2
 80043ac:	80fb      	strh	r3, [r7, #6]
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 80043ae:	4b2b      	ldr	r3, [pc, #172]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	4798      	blx	r3
    WIZCHIP.CS._select();
 80043b4:	4b29      	ldr	r3, [pc, #164]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 80043b6:	695b      	ldr	r3, [r3, #20]
 80043b8:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 80043ba:	4b28      	ldr	r3, [pc, #160]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 80043bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <WIZCHIP_READ_BUF+0x2a>
 80043c2:	4b26      	ldr	r3, [pc, #152]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 80043c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d126      	bne.n	8004418 <WIZCHIP_READ_BUF+0x78>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80043ca:	4b24      	ldr	r3, [pc, #144]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	0c12      	lsrs	r2, r2, #16
 80043d2:	b2d2      	uxtb	r2, r2
 80043d4:	4610      	mov	r0, r2
 80043d6:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80043d8:	4b20      	ldr	r3, [pc, #128]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 80043da:	6a1b      	ldr	r3, [r3, #32]
 80043dc:	68fa      	ldr	r2, [r7, #12]
 80043de:	0a12      	lsrs	r2, r2, #8
 80043e0:	b2d2      	uxtb	r2, r2
 80043e2:	4610      	mov	r0, r2
 80043e4:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80043e6:	4b1d      	ldr	r3, [pc, #116]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	b2d2      	uxtb	r2, r2
 80043ee:	4610      	mov	r0, r2
 80043f0:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 80043f2:	2300      	movs	r3, #0
 80043f4:	82fb      	strh	r3, [r7, #22]
 80043f6:	e00a      	b.n	800440e <WIZCHIP_READ_BUF+0x6e>
            pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80043f8:	4b18      	ldr	r3, [pc, #96]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	8afa      	ldrh	r2, [r7, #22]
 80043fe:	68b9      	ldr	r1, [r7, #8]
 8004400:	188c      	adds	r4, r1, r2
 8004402:	4798      	blx	r3
 8004404:	4603      	mov	r3, r0
 8004406:	7023      	strb	r3, [r4, #0]
        for (i = 0; i < len; i++) {
 8004408:	8afb      	ldrh	r3, [r7, #22]
 800440a:	3301      	adds	r3, #1
 800440c:	82fb      	strh	r3, [r7, #22]
 800440e:	8afa      	ldrh	r2, [r7, #22]
 8004410:	88fb      	ldrh	r3, [r7, #6]
 8004412:	429a      	cmp	r2, r3
 8004414:	d3f0      	bcc.n	80043f8 <WIZCHIP_READ_BUF+0x58>
    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8004416:	e017      	b.n	8004448 <WIZCHIP_READ_BUF+0xa8>
        }
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	0c1b      	lsrs	r3, r3, #16
 800441c:	b2db      	uxtb	r3, r3
 800441e:	743b      	strb	r3, [r7, #16]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	0a1b      	lsrs	r3, r3, #8
 8004424:	b2db      	uxtb	r3, r3
 8004426:	747b      	strb	r3, [r7, #17]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	b2db      	uxtb	r3, r3
 800442c:	74bb      	strb	r3, [r7, #18]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800442e:	4b0b      	ldr	r3, [pc, #44]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 8004430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004432:	f107 0210 	add.w	r2, r7, #16
 8004436:	2103      	movs	r1, #3
 8004438:	4610      	mov	r0, r2
 800443a:	4798      	blx	r3
        WIZCHIP.IF.SPI._read_burst(pBuf, len);
 800443c:	4b07      	ldr	r3, [pc, #28]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 800443e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004440:	88fa      	ldrh	r2, [r7, #6]
 8004442:	4611      	mov	r1, r2
 8004444:	68b8      	ldr	r0, [r7, #8]
 8004446:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 8004448:	4b04      	ldr	r3, [pc, #16]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800444e:	4b03      	ldr	r3, [pc, #12]	@ (800445c <WIZCHIP_READ_BUF+0xbc>)
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	4798      	blx	r3
}
 8004454:	bf00      	nop
 8004456:	371c      	adds	r7, #28
 8004458:	46bd      	mov	sp, r7
 800445a:	bd90      	pop	{r4, r7, pc}
 800445c:	20040030 	.word	0x20040030

08004460 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	4613      	mov	r3, r2
 800446c:	80fb      	strh	r3, [r7, #6]
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 800446e:	4b2b      	ldr	r3, [pc, #172]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	4798      	blx	r3
    WIZCHIP.CS._select();
 8004474:	4b29      	ldr	r3, [pc, #164]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f043 0304 	orr.w	r3, r3, #4
 8004480:	60fb      	str	r3, [r7, #12]

    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8004482:	4b26      	ldr	r3, [pc, #152]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 8004484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004486:	2b00      	cmp	r3, #0
 8004488:	d126      	bne.n	80044d8 <WIZCHIP_WRITE_BUF+0x78>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800448a:	4b24      	ldr	r3, [pc, #144]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	0c12      	lsrs	r2, r2, #16
 8004492:	b2d2      	uxtb	r2, r2
 8004494:	4610      	mov	r0, r2
 8004496:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004498:	4b20      	ldr	r3, [pc, #128]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	0a12      	lsrs	r2, r2, #8
 80044a0:	b2d2      	uxtb	r2, r2
 80044a2:	4610      	mov	r0, r2
 80044a4:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80044a6:	4b1d      	ldr	r3, [pc, #116]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	b2d2      	uxtb	r2, r2
 80044ae:	4610      	mov	r0, r2
 80044b0:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 80044b2:	2300      	movs	r3, #0
 80044b4:	82fb      	strh	r3, [r7, #22]
 80044b6:	e00a      	b.n	80044ce <WIZCHIP_WRITE_BUF+0x6e>
            WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80044b8:	4b18      	ldr	r3, [pc, #96]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 80044ba:	6a1b      	ldr	r3, [r3, #32]
 80044bc:	8afa      	ldrh	r2, [r7, #22]
 80044be:	68b9      	ldr	r1, [r7, #8]
 80044c0:	440a      	add	r2, r1
 80044c2:	7812      	ldrb	r2, [r2, #0]
 80044c4:	4610      	mov	r0, r2
 80044c6:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 80044c8:	8afb      	ldrh	r3, [r7, #22]
 80044ca:	3301      	adds	r3, #1
 80044cc:	82fb      	strh	r3, [r7, #22]
 80044ce:	8afa      	ldrh	r2, [r7, #22]
 80044d0:	88fb      	ldrh	r3, [r7, #6]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d3f0      	bcc.n	80044b8 <WIZCHIP_WRITE_BUF+0x58>
 80044d6:	e017      	b.n	8004508 <WIZCHIP_WRITE_BUF+0xa8>
        }
    } else {								// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	0c1b      	lsrs	r3, r3, #16
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	743b      	strb	r3, [r7, #16]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	0a1b      	lsrs	r3, r3, #8
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	747b      	strb	r3, [r7, #17]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	74bb      	strb	r3, [r7, #18]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80044ee:	4b0b      	ldr	r3, [pc, #44]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 80044f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f2:	f107 0210 	add.w	r2, r7, #16
 80044f6:	2103      	movs	r1, #3
 80044f8:	4610      	mov	r0, r2
 80044fa:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80044fc:	4b07      	ldr	r3, [pc, #28]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 80044fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004500:	88fa      	ldrh	r2, [r7, #6]
 8004502:	4611      	mov	r1, r2
 8004504:	68b8      	ldr	r0, [r7, #8]
 8004506:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 8004508:	4b04      	ldr	r3, [pc, #16]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800450e:	4b03      	ldr	r3, [pc, #12]	@ (800451c <WIZCHIP_WRITE_BUF+0xbc>)
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	4798      	blx	r3
}
 8004514:	bf00      	nop
 8004516:	3718      	adds	r7, #24
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	20040030 	.word	0x20040030

08004520 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn) {
 8004520:	b590      	push	{r4, r7, lr}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	4603      	mov	r3, r0
 8004528:	71fb      	strb	r3, [r7, #7]
    uint16_t val = 0, val1 = 0;
 800452a:	2300      	movs	r3, #0
 800452c:	81fb      	strh	r3, [r7, #14]
 800452e:	2300      	movs	r3, #0
 8004530:	81bb      	strh	r3, [r7, #12]

    do {
        val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004532:	79fb      	ldrb	r3, [r7, #7]
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	3301      	adds	r3, #1
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800453e:	4618      	mov	r0, r3
 8004540:	f7ff fe94 	bl	800426c <WIZCHIP_READ>
 8004544:	4603      	mov	r3, r0
 8004546:	81bb      	strh	r3, [r7, #12]
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 8004548:	89bb      	ldrh	r3, [r7, #12]
 800454a:	021b      	lsls	r3, r3, #8
 800454c:	b29c      	uxth	r4, r3
 800454e:	79fb      	ldrb	r3, [r7, #7]
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	3301      	adds	r3, #1
 8004554:	00db      	lsls	r3, r3, #3
 8004556:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800455a:	4618      	mov	r0, r3
 800455c:	f7ff fe86 	bl	800426c <WIZCHIP_READ>
 8004560:	4603      	mov	r3, r0
 8004562:	4423      	add	r3, r4
 8004564:	81bb      	strh	r3, [r7, #12]
        if (val1 != 0) {
 8004566:	89bb      	ldrh	r3, [r7, #12]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d019      	beq.n	80045a0 <getSn_TX_FSR+0x80>
            val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800456c:	79fb      	ldrb	r3, [r7, #7]
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	3301      	adds	r3, #1
 8004572:	00db      	lsls	r3, r3, #3
 8004574:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8004578:	4618      	mov	r0, r3
 800457a:	f7ff fe77 	bl	800426c <WIZCHIP_READ>
 800457e:	4603      	mov	r3, r0
 8004580:	81fb      	strh	r3, [r7, #14]
            val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 8004582:	89fb      	ldrh	r3, [r7, #14]
 8004584:	021b      	lsls	r3, r3, #8
 8004586:	b29c      	uxth	r4, r3
 8004588:	79fb      	ldrb	r3, [r7, #7]
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	3301      	adds	r3, #1
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8004594:	4618      	mov	r0, r3
 8004596:	f7ff fe69 	bl	800426c <WIZCHIP_READ>
 800459a:	4603      	mov	r3, r0
 800459c:	4423      	add	r3, r4
 800459e:	81fb      	strh	r3, [r7, #14]
        }
    } while (val != val1);
 80045a0:	89fa      	ldrh	r2, [r7, #14]
 80045a2:	89bb      	ldrh	r3, [r7, #12]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d1c4      	bne.n	8004532 <getSn_TX_FSR+0x12>
    return val;
 80045a8:	89fb      	ldrh	r3, [r7, #14]
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd90      	pop	{r4, r7, pc}

080045b2 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn) {
 80045b2:	b590      	push	{r4, r7, lr}
 80045b4:	b085      	sub	sp, #20
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	4603      	mov	r3, r0
 80045ba:	71fb      	strb	r3, [r7, #7]
    uint16_t val = 0, val1 = 0;
 80045bc:	2300      	movs	r3, #0
 80045be:	81fb      	strh	r3, [r7, #14]
 80045c0:	2300      	movs	r3, #0
 80045c2:	81bb      	strh	r3, [r7, #12]

    do {
        val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80045c4:	79fb      	ldrb	r3, [r7, #7]
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	3301      	adds	r3, #1
 80045ca:	00db      	lsls	r3, r3, #3
 80045cc:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7ff fe4b 	bl	800426c <WIZCHIP_READ>
 80045d6:	4603      	mov	r3, r0
 80045d8:	81bb      	strh	r3, [r7, #12]
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 80045da:	89bb      	ldrh	r3, [r7, #12]
 80045dc:	021b      	lsls	r3, r3, #8
 80045de:	b29c      	uxth	r4, r3
 80045e0:	79fb      	ldrb	r3, [r7, #7]
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	3301      	adds	r3, #1
 80045e6:	00db      	lsls	r3, r3, #3
 80045e8:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80045ec:	4618      	mov	r0, r3
 80045ee:	f7ff fe3d 	bl	800426c <WIZCHIP_READ>
 80045f2:	4603      	mov	r3, r0
 80045f4:	4423      	add	r3, r4
 80045f6:	81bb      	strh	r3, [r7, #12]
        if (val1 != 0) {
 80045f8:	89bb      	ldrh	r3, [r7, #12]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d019      	beq.n	8004632 <getSn_RX_RSR+0x80>
            val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80045fe:	79fb      	ldrb	r3, [r7, #7]
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	3301      	adds	r3, #1
 8004604:	00db      	lsls	r3, r3, #3
 8004606:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 800460a:	4618      	mov	r0, r3
 800460c:	f7ff fe2e 	bl	800426c <WIZCHIP_READ>
 8004610:	4603      	mov	r3, r0
 8004612:	81fb      	strh	r3, [r7, #14]
            val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 8004614:	89fb      	ldrh	r3, [r7, #14]
 8004616:	021b      	lsls	r3, r3, #8
 8004618:	b29c      	uxth	r4, r3
 800461a:	79fb      	ldrb	r3, [r7, #7]
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	3301      	adds	r3, #1
 8004620:	00db      	lsls	r3, r3, #3
 8004622:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff fe20 	bl	800426c <WIZCHIP_READ>
 800462c:	4603      	mov	r3, r0
 800462e:	4423      	add	r3, r4
 8004630:	81fb      	strh	r3, [r7, #14]
        }
    } while (val != val1);
 8004632:	89fa      	ldrh	r2, [r7, #14]
 8004634:	89bb      	ldrh	r3, [r7, #12]
 8004636:	429a      	cmp	r2, r3
 8004638:	d1c4      	bne.n	80045c4 <getSn_RX_RSR+0x12>
    return val;
 800463a:	89fb      	ldrh	r3, [r7, #14]
}
 800463c:	4618      	mov	r0, r3
 800463e:	3714      	adds	r7, #20
 8004640:	46bd      	mov	sp, r7
 8004642:	bd90      	pop	{r4, r7, pc}

08004644 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 8004644:	b590      	push	{r4, r7, lr}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	4603      	mov	r3, r0
 800464c:	6039      	str	r1, [r7, #0]
 800464e:	71fb      	strb	r3, [r7, #7]
 8004650:	4613      	mov	r3, r2
 8004652:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr = 0;
 8004654:	2300      	movs	r3, #0
 8004656:	81fb      	strh	r3, [r7, #14]
    uint32_t addrsel = 0;
 8004658:	2300      	movs	r3, #0
 800465a:	60bb      	str	r3, [r7, #8]

    if (len == 0) {
 800465c:	88bb      	ldrh	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d046      	beq.n	80046f0 <wiz_send_data+0xac>
        return;
    }
    ptr = getSn_TX_WR(sn);
 8004662:	79fb      	ldrb	r3, [r7, #7]
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	3301      	adds	r3, #1
 8004668:	00db      	lsls	r3, r3, #3
 800466a:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800466e:	4618      	mov	r0, r3
 8004670:	f7ff fdfc 	bl	800426c <WIZCHIP_READ>
 8004674:	4603      	mov	r3, r0
 8004676:	021b      	lsls	r3, r3, #8
 8004678:	b29c      	uxth	r4, r3
 800467a:	79fb      	ldrb	r3, [r7, #7]
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	3301      	adds	r3, #1
 8004680:	00db      	lsls	r3, r3, #3
 8004682:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8004686:	4618      	mov	r0, r3
 8004688:	f7ff fdf0 	bl	800426c <WIZCHIP_READ>
 800468c:	4603      	mov	r3, r0
 800468e:	4423      	add	r3, r4
 8004690:	81fb      	strh	r3, [r7, #14]
    //M20140501 : implict type casting -> explict type casting
    //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
    addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8004692:	89fb      	ldrh	r3, [r7, #14]
 8004694:	021a      	lsls	r2, r3, #8
 8004696:	79fb      	ldrb	r3, [r7, #7]
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	3302      	adds	r3, #2
 800469c:	00db      	lsls	r3, r3, #3
 800469e:	4413      	add	r3, r2
 80046a0:	60bb      	str	r3, [r7, #8]
    //
    WIZCHIP_WRITE_BUF(addrsel, wizdata, len);
 80046a2:	88bb      	ldrh	r3, [r7, #4]
 80046a4:	461a      	mov	r2, r3
 80046a6:	6839      	ldr	r1, [r7, #0]
 80046a8:	68b8      	ldr	r0, [r7, #8]
 80046aa:	f7ff fed9 	bl	8004460 <WIZCHIP_WRITE_BUF>

    ptr += len;
 80046ae:	89fa      	ldrh	r2, [r7, #14]
 80046b0:	88bb      	ldrh	r3, [r7, #4]
 80046b2:	4413      	add	r3, r2
 80046b4:	81fb      	strh	r3, [r7, #14]
    setSn_TX_WR(sn, ptr);
 80046b6:	79fb      	ldrb	r3, [r7, #7]
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	3301      	adds	r3, #1
 80046bc:	00db      	lsls	r3, r3, #3
 80046be:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80046c2:	461a      	mov	r2, r3
 80046c4:	89fb      	ldrh	r3, [r7, #14]
 80046c6:	0a1b      	lsrs	r3, r3, #8
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	4619      	mov	r1, r3
 80046ce:	4610      	mov	r0, r2
 80046d0:	f7ff fe18 	bl	8004304 <WIZCHIP_WRITE>
 80046d4:	79fb      	ldrb	r3, [r7, #7]
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	3301      	adds	r3, #1
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80046e0:	461a      	mov	r2, r3
 80046e2:	89fb      	ldrh	r3, [r7, #14]
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	4619      	mov	r1, r3
 80046e8:	4610      	mov	r0, r2
 80046ea:	f7ff fe0b 	bl	8004304 <WIZCHIP_WRITE>
 80046ee:	e000      	b.n	80046f2 <wiz_send_data+0xae>
        return;
 80046f0:	bf00      	nop
}
 80046f2:	3714      	adds	r7, #20
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd90      	pop	{r4, r7, pc}

080046f8 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 80046f8:	b590      	push	{r4, r7, lr}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	4603      	mov	r3, r0
 8004700:	6039      	str	r1, [r7, #0]
 8004702:	71fb      	strb	r3, [r7, #7]
 8004704:	4613      	mov	r3, r2
 8004706:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr = 0;
 8004708:	2300      	movs	r3, #0
 800470a:	81fb      	strh	r3, [r7, #14]
    uint32_t addrsel = 0;
 800470c:	2300      	movs	r3, #0
 800470e:	60bb      	str	r3, [r7, #8]

    if (len == 0) {
 8004710:	88bb      	ldrh	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d046      	beq.n	80047a4 <wiz_recv_data+0xac>
        return;
    }
    ptr = getSn_RX_RD(sn);
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	3301      	adds	r3, #1
 800471c:	00db      	lsls	r3, r3, #3
 800471e:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8004722:	4618      	mov	r0, r3
 8004724:	f7ff fda2 	bl	800426c <WIZCHIP_READ>
 8004728:	4603      	mov	r3, r0
 800472a:	021b      	lsls	r3, r3, #8
 800472c:	b29c      	uxth	r4, r3
 800472e:	79fb      	ldrb	r3, [r7, #7]
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	3301      	adds	r3, #1
 8004734:	00db      	lsls	r3, r3, #3
 8004736:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800473a:	4618      	mov	r0, r3
 800473c:	f7ff fd96 	bl	800426c <WIZCHIP_READ>
 8004740:	4603      	mov	r3, r0
 8004742:	4423      	add	r3, r4
 8004744:	81fb      	strh	r3, [r7, #14]
    //M20140501 : implict type casting -> explict type casting
    //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
    addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8004746:	89fb      	ldrh	r3, [r7, #14]
 8004748:	021a      	lsls	r2, r3, #8
 800474a:	79fb      	ldrb	r3, [r7, #7]
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	3303      	adds	r3, #3
 8004750:	00db      	lsls	r3, r3, #3
 8004752:	4413      	add	r3, r2
 8004754:	60bb      	str	r3, [r7, #8]
    //
    WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8004756:	88bb      	ldrh	r3, [r7, #4]
 8004758:	461a      	mov	r2, r3
 800475a:	6839      	ldr	r1, [r7, #0]
 800475c:	68b8      	ldr	r0, [r7, #8]
 800475e:	f7ff fe1f 	bl	80043a0 <WIZCHIP_READ_BUF>
    ptr += len;
 8004762:	89fa      	ldrh	r2, [r7, #14]
 8004764:	88bb      	ldrh	r3, [r7, #4]
 8004766:	4413      	add	r3, r2
 8004768:	81fb      	strh	r3, [r7, #14]

    setSn_RX_RD(sn, ptr);
 800476a:	79fb      	ldrb	r3, [r7, #7]
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	3301      	adds	r3, #1
 8004770:	00db      	lsls	r3, r3, #3
 8004772:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8004776:	461a      	mov	r2, r3
 8004778:	89fb      	ldrh	r3, [r7, #14]
 800477a:	0a1b      	lsrs	r3, r3, #8
 800477c:	b29b      	uxth	r3, r3
 800477e:	b2db      	uxtb	r3, r3
 8004780:	4619      	mov	r1, r3
 8004782:	4610      	mov	r0, r2
 8004784:	f7ff fdbe 	bl	8004304 <WIZCHIP_WRITE>
 8004788:	79fb      	ldrb	r3, [r7, #7]
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	3301      	adds	r3, #1
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8004794:	461a      	mov	r2, r3
 8004796:	89fb      	ldrh	r3, [r7, #14]
 8004798:	b2db      	uxtb	r3, r3
 800479a:	4619      	mov	r1, r3
 800479c:	4610      	mov	r0, r2
 800479e:	f7ff fdb1 	bl	8004304 <WIZCHIP_WRITE>
 80047a2:	e000      	b.n	80047a6 <wiz_recv_data+0xae>
        return;
 80047a4:	bf00      	nop
}
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd90      	pop	{r4, r7, pc}

080047ac <wizchip_cris_enter>:
    @brief Default function to enable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 80047ac:	b480      	push	{r7}
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	bf00      	nop
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr

080047ba <wizchip_cris_exit>:
    @brief Default function to disable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 80047ba:	b480      	push	{r7}
 80047bc:	af00      	add	r7, sp, #0
 80047be:	bf00      	nop
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <wizchip_cs_select>:
    @brief Default function to select chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 80047c8:	b480      	push	{r7}
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	bf00      	nop
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr

080047d6 <wizchip_cs_deselect>:
    @brief Default function to deselect chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 80047d6:	b480      	push	{r7}
 80047d8:	af00      	add	r7, sp, #0
 80047da:	bf00      	nop
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr

080047e4 <wizchip_bus_readdata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) {
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
    return * ((volatile iodata_t *)((ptrdiff_t) AddrSel));
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	b2db      	uxtb	r3, r3
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	370c      	adds	r7, #12
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr

080047fe <wizchip_bus_writedata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  {
 80047fe:	b480      	push	{r7}
 8004800:	b083      	sub	sp, #12
 8004802:	af00      	add	r7, sp, #0
 8004804:	6078      	str	r0, [r7, #4]
 8004806:	460b      	mov	r3, r1
 8004808:	70fb      	strb	r3, [r7, #3]
    *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	78fa      	ldrb	r2, [r7, #3]
 800480e:	701a      	strb	r2, [r3, #0]
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <wizchip_spi_readbyte>:
    @brief Default function to read in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
    return 0;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <wizchip_spi_writebyte>:
    @brief Default function to write in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	4603      	mov	r3, r0
 8004834:	71fb      	strb	r3, [r7, #7]
 8004836:	bf00      	nop
 8004838:	370c      	adds	r7, #12
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
	...

08004844 <wizchip_spi_readburst>:
    null function is called.
*/
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{};
#if 1
// 20231018 taylor
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) {
 8004844:	b590      	push	{r4, r7, lr}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	460b      	mov	r3, r1
 800484e:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8004850:	2300      	movs	r3, #0
 8004852:	81fb      	strh	r3, [r7, #14]
 8004854:	e00a      	b.n	800486c <wizchip_spi_readburst+0x28>
        *pBuf++ = WIZCHIP.IF.SPI._read_byte();
 8004856:	4b0a      	ldr	r3, [pc, #40]	@ (8004880 <wizchip_spi_readburst+0x3c>)
 8004858:	69db      	ldr	r3, [r3, #28]
 800485a:	687c      	ldr	r4, [r7, #4]
 800485c:	1c62      	adds	r2, r4, #1
 800485e:	607a      	str	r2, [r7, #4]
 8004860:	4798      	blx	r3
 8004862:	4603      	mov	r3, r0
 8004864:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 8004866:	89fb      	ldrh	r3, [r7, #14]
 8004868:	3301      	adds	r3, #1
 800486a:	81fb      	strh	r3, [r7, #14]
 800486c:	89fa      	ldrh	r2, [r7, #14]
 800486e:	887b      	ldrh	r3, [r7, #2]
 8004870:	429a      	cmp	r2, r3
 8004872:	d3f0      	bcc.n	8004856 <wizchip_spi_readburst+0x12>
    }
}
 8004874:	bf00      	nop
 8004876:	bf00      	nop
 8004878:	3714      	adds	r7, #20
 800487a:	46bd      	mov	sp, r7
 800487c:	bd90      	pop	{r4, r7, pc}
 800487e:	bf00      	nop
 8004880:	20040030 	.word	0x20040030

08004884 <wizchip_spi_writeburst>:
    null function is called.
*/
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
#if 1
// 20231018 taylor
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	460b      	mov	r3, r1
 800488e:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8004890:	2300      	movs	r3, #0
 8004892:	81fb      	strh	r3, [r7, #14]
 8004894:	e00a      	b.n	80048ac <wizchip_spi_writeburst+0x28>
        WIZCHIP.IF.SPI._write_byte(*pBuf++);
 8004896:	4b0a      	ldr	r3, [pc, #40]	@ (80048c0 <wizchip_spi_writeburst+0x3c>)
 8004898:	6a1a      	ldr	r2, [r3, #32]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	1c59      	adds	r1, r3, #1
 800489e:	6079      	str	r1, [r7, #4]
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	4618      	mov	r0, r3
 80048a4:	4790      	blx	r2
    for (uint16_t i = 0; i < len; i++) {
 80048a6:	89fb      	ldrh	r3, [r7, #14]
 80048a8:	3301      	adds	r3, #1
 80048aa:	81fb      	strh	r3, [r7, #14]
 80048ac:	89fa      	ldrh	r2, [r7, #14]
 80048ae:	887b      	ldrh	r3, [r7, #2]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d3f0      	bcc.n	8004896 <wizchip_spi_writeburst+0x12>
    }
}
 80048b4:	bf00      	nop
 80048b6:	bf00      	nop
 80048b8:	3710      	adds	r7, #16
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	20040030 	.word	0x20040030

080048c4 <reg_wizchip_cs_cbfunc>:
        WIZCHIP.CRIS._enter = cris_en;
        WIZCHIP.CRIS._exit  = cris_ex;
    }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void)) {
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
    if (!cs_sel || !cs_desel) {
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d002      	beq.n	80048da <reg_wizchip_cs_cbfunc+0x16>
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d106      	bne.n	80048e8 <reg_wizchip_cs_cbfunc+0x24>
        WIZCHIP.CS._select   = wizchip_cs_select;
 80048da:	4b0a      	ldr	r3, [pc, #40]	@ (8004904 <reg_wizchip_cs_cbfunc+0x40>)
 80048dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004908 <reg_wizchip_cs_cbfunc+0x44>)
 80048de:	615a      	str	r2, [r3, #20]
        WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80048e0:	4b08      	ldr	r3, [pc, #32]	@ (8004904 <reg_wizchip_cs_cbfunc+0x40>)
 80048e2:	4a0a      	ldr	r2, [pc, #40]	@ (800490c <reg_wizchip_cs_cbfunc+0x48>)
 80048e4:	619a      	str	r2, [r3, #24]
 80048e6:	e006      	b.n	80048f6 <reg_wizchip_cs_cbfunc+0x32>
    } else {
        WIZCHIP.CS._select   = cs_sel;
 80048e8:	4a06      	ldr	r2, [pc, #24]	@ (8004904 <reg_wizchip_cs_cbfunc+0x40>)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6153      	str	r3, [r2, #20]
        WIZCHIP.CS._deselect = cs_desel;
 80048ee:	4a05      	ldr	r2, [pc, #20]	@ (8004904 <reg_wizchip_cs_cbfunc+0x40>)
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	6193      	str	r3, [r2, #24]
    }
}
 80048f4:	bf00      	nop
 80048f6:	bf00      	nop
 80048f8:	370c      	adds	r7, #12
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	20040030 	.word	0x20040030
 8004908:	080047c9 	.word	0x080047c9
 800490c:	080047d7 	.word	0x080047d7

08004910 <reg_wizchip_spi_cbfunc>:
        WIZCHIP.IF.SPI._write_burst = spi_wbuf;
    }
}
#else

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb)) {
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800491a:	bf00      	nop
 800491c:	4b0f      	ldr	r3, [pc, #60]	@ (800495c <reg_wizchip_spi_cbfunc+0x4c>)
 800491e:	881b      	ldrh	r3, [r3, #0]
 8004920:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004924:	2b00      	cmp	r3, #0
 8004926:	d0f9      	beq.n	800491c <reg_wizchip_spi_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d002      	beq.n	8004934 <reg_wizchip_spi_cbfunc+0x24>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d106      	bne.n	8004942 <reg_wizchip_spi_cbfunc+0x32>
        WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8004934:	4b09      	ldr	r3, [pc, #36]	@ (800495c <reg_wizchip_spi_cbfunc+0x4c>)
 8004936:	4a0a      	ldr	r2, [pc, #40]	@ (8004960 <reg_wizchip_spi_cbfunc+0x50>)
 8004938:	61da      	str	r2, [r3, #28]
        WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800493a:	4b08      	ldr	r3, [pc, #32]	@ (800495c <reg_wizchip_spi_cbfunc+0x4c>)
 800493c:	4a09      	ldr	r2, [pc, #36]	@ (8004964 <reg_wizchip_spi_cbfunc+0x54>)
 800493e:	621a      	str	r2, [r3, #32]
 8004940:	e006      	b.n	8004950 <reg_wizchip_spi_cbfunc+0x40>
    } else {
        WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8004942:	4a06      	ldr	r2, [pc, #24]	@ (800495c <reg_wizchip_spi_cbfunc+0x4c>)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	61d3      	str	r3, [r2, #28]
        WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8004948:	4a04      	ldr	r2, [pc, #16]	@ (800495c <reg_wizchip_spi_cbfunc+0x4c>)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	6213      	str	r3, [r2, #32]
    }
}
 800494e:	bf00      	nop
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	20040030 	.word	0x20040030
 8004960:	0800481d 	.word	0x0800481d
 8004964:	0800482d 	.word	0x0800482d

08004968 <reg_wizchip_spiburst_cbfunc>:
#endif

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len)) {
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8004972:	bf00      	nop
 8004974:	4b0f      	ldr	r3, [pc, #60]	@ (80049b4 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8004976:	881b      	ldrh	r3, [r3, #0]
 8004978:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800497c:	2b00      	cmp	r3, #0
 800497e:	d0f9      	beq.n	8004974 <reg_wizchip_spiburst_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d002      	beq.n	800498c <reg_wizchip_spiburst_cbfunc+0x24>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d106      	bne.n	800499a <reg_wizchip_spiburst_cbfunc+0x32>
        WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 800498c:	4b09      	ldr	r3, [pc, #36]	@ (80049b4 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800498e:	4a0a      	ldr	r2, [pc, #40]	@ (80049b8 <reg_wizchip_spiburst_cbfunc+0x50>)
 8004990:	625a      	str	r2, [r3, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8004992:	4b08      	ldr	r3, [pc, #32]	@ (80049b4 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8004994:	4a09      	ldr	r2, [pc, #36]	@ (80049bc <reg_wizchip_spiburst_cbfunc+0x54>)
 8004996:	629a      	str	r2, [r3, #40]	@ 0x28
 8004998:	e006      	b.n	80049a8 <reg_wizchip_spiburst_cbfunc+0x40>
    } else {
        WIZCHIP.IF.SPI._read_burst   = spi_rb;
 800499a:	4a06      	ldr	r2, [pc, #24]	@ (80049b4 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6253      	str	r3, [r2, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80049a0:	4a04      	ldr	r2, [pc, #16]	@ (80049b4 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 80049a6:	bf00      	nop
 80049a8:	bf00      	nop
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr
 80049b4:	20040030 	.word	0x20040030
 80049b8:	08004845 	.word	0x08004845
 80049bc:	08004885 	.word	0x08004885

080049c0 <ctlwizchip>:
        WIZCHIP.IF.QSPI._write_qspi  = qspi_wb;
    }
}
#endif

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg) {
 80049c0:	b590      	push	{r4, r7, lr}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	4603      	mov	r3, r0
 80049c8:	6039      	str	r1, [r7, #0]
 80049ca:	71fb      	strb	r3, [r7, #7]
    //teddy 240122
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    uint8_t tmp = *(uint8_t*) arg;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	75fb      	strb	r3, [r7, #23]
#endif
    uint8_t* ptmp[2] = {0, 0};
 80049d2:	2300      	movs	r3, #0
 80049d4:	60fb      	str	r3, [r7, #12]
 80049d6:	2300      	movs	r3, #0
 80049d8:	613b      	str	r3, [r7, #16]
    switch (cwtype) {
 80049da:	79fb      	ldrb	r3, [r7, #7]
 80049dc:	3b03      	subs	r3, #3
 80049de:	2b14      	cmp	r3, #20
 80049e0:	f200 80d3 	bhi.w	8004b8a <ctlwizchip+0x1ca>
 80049e4:	a201      	add	r2, pc, #4	@ (adr r2, 80049ec <ctlwizchip+0x2c>)
 80049e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ea:	bf00      	nop
 80049ec:	08004a41 	.word	0x08004a41
 80049f0:	08004a47 	.word	0x08004a47
 80049f4:	08004a73 	.word	0x08004a73
 80049f8:	08004a67 	.word	0x08004a67
 80049fc:	08004a81 	.word	0x08004a81
 8004a00:	08004a8d 	.word	0x08004a8d
 8004a04:	08004a9b 	.word	0x08004a9b
 8004a08:	08004ac1 	.word	0x08004ac1
 8004a0c:	08004b8b 	.word	0x08004b8b
 8004a10:	08004b8b 	.word	0x08004b8b
 8004a14:	08004ae3 	.word	0x08004ae3
 8004a18:	08004b8b 	.word	0x08004b8b
 8004a1c:	08004b8b 	.word	0x08004b8b
 8004a20:	08004b8b 	.word	0x08004b8b
 8004a24:	08004b27 	.word	0x08004b27
 8004a28:	08004b2d 	.word	0x08004b2d
 8004a2c:	08004b35 	.word	0x08004b35
 8004a30:	08004b3d 	.word	0x08004b3d
 8004a34:	08004b45 	.word	0x08004b45
 8004a38:	08004b53 	.word	0x08004b53
 8004a3c:	08004b6f 	.word	0x08004b6f
    case CW_GET_SYSLOCK:
        *(uint8_t*)arg = getSYSR() >> 5;
        break;
#endif
    case CW_RESET_WIZCHIP:
        wizchip_sw_reset();
 8004a40:	f000 f8ec 	bl	8004c1c <wizchip_sw_reset>
        break;
 8004a44:	e0a4      	b.n	8004b90 <ctlwizchip+0x1d0>
    case CW_INIT_WIZCHIP:
        if (arg != 0) {
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d004      	beq.n	8004a56 <ctlwizchip+0x96>
            ptmp[0] = (uint8_t*)arg;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	3308      	adds	r3, #8
 8004a54:	613b      	str	r3, [r7, #16]
        }
        return wizchip_init(ptmp[0], ptmp[1]);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4611      	mov	r1, r2
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f000 f929 	bl	8004cb4 <wizchip_init>
 8004a62:	4603      	mov	r3, r0
 8004a64:	e095      	b.n	8004b92 <ctlwizchip+0x1d2>
    case CW_CLR_INTERRUPT:
        wizchip_clrinterrupt(*((intr_kind*)arg));
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	881b      	ldrh	r3, [r3, #0]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 f9ae 	bl	8004dcc <wizchip_clrinterrupt>
        break;
 8004a70:	e08e      	b.n	8004b90 <ctlwizchip+0x1d0>
    case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8004a72:	f000 f9df 	bl	8004e34 <wizchip_getinterrupt>
 8004a76:	4603      	mov	r3, r0
 8004a78:	461a      	mov	r2, r3
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	801a      	strh	r2, [r3, #0]
        break;
 8004a7e:	e087      	b.n	8004b90 <ctlwizchip+0x1d0>
    case CW_SET_INTRMASK:
        wizchip_setinterruptmask(*((intr_kind*)arg));
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	881b      	ldrh	r3, [r3, #0]
 8004a84:	4618      	mov	r0, r3
 8004a86:	f000 f9f9 	bl	8004e7c <wizchip_setinterruptmask>
        break;
 8004a8a:	e081      	b.n	8004b90 <ctlwizchip+0x1d0>
    case CW_GET_INTRMASK:
        *((intr_kind*)arg) = wizchip_getinterruptmask();
 8004a8c:	f000 fa11 	bl	8004eb2 <wizchip_getinterruptmask>
 8004a90:	4603      	mov	r3, r0
 8004a92:	461a      	mov	r2, r3
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	801a      	strh	r2, [r3, #0]
        break;
 8004a98:	e07a      	b.n	8004b90 <ctlwizchip+0x1d0>
        //M20150601 : This can be supported by W5200, W5500
        //#if _WIZCHIP_ > W5100
#if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
    case CW_SET_INTRTIME:
        setINTLEVEL(*(uint16_t*)arg);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	881b      	ldrh	r3, [r3, #0]
 8004a9e:	0a1b      	lsrs	r3, r3, #8
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8004aaa:	f7ff fc2b 	bl	8004304 <WIZCHIP_WRITE>
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	881b      	ldrh	r3, [r3, #0]
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8004aba:	f7ff fc23 	bl	8004304 <WIZCHIP_WRITE>
        break;
 8004abe:	e067      	b.n	8004b90 <ctlwizchip+0x1d0>
    case CW_GET_INTRTIME:
        *(uint16_t*)arg = getINTLEVEL();
 8004ac0:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8004ac4:	f7ff fbd2 	bl	800426c <WIZCHIP_READ>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	021b      	lsls	r3, r3, #8
 8004acc:	b29c      	uxth	r4, r3
 8004ace:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8004ad2:	f7ff fbcb 	bl	800426c <WIZCHIP_READ>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	4423      	add	r3, r4
 8004ada:	b29a      	uxth	r2, r3
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	801a      	strh	r2, [r3, #0]
        break;
 8004ae0:	e056      	b.n	8004b90 <ctlwizchip+0x1d0>
    case CW_GET_INTRTIME:
        *(uint16_t*)arg = getINTPTMR();
        break;
#endif
    case CW_GET_ID:
        ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8004ae2:	4b2e      	ldr	r3, [pc, #184]	@ (8004b9c <ctlwizchip+0x1dc>)
 8004ae4:	789a      	ldrb	r2, [r3, #2]
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	3301      	adds	r3, #1
 8004aee:	4a2b      	ldr	r2, [pc, #172]	@ (8004b9c <ctlwizchip+0x1dc>)
 8004af0:	78d2      	ldrb	r2, [r2, #3]
 8004af2:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	3302      	adds	r3, #2
 8004af8:	4a28      	ldr	r2, [pc, #160]	@ (8004b9c <ctlwizchip+0x1dc>)
 8004afa:	7912      	ldrb	r2, [r2, #4]
 8004afc:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	3303      	adds	r3, #3
 8004b02:	4a26      	ldr	r2, [pc, #152]	@ (8004b9c <ctlwizchip+0x1dc>)
 8004b04:	7952      	ldrb	r2, [r2, #5]
 8004b06:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	3304      	adds	r3, #4
 8004b0c:	4a23      	ldr	r2, [pc, #140]	@ (8004b9c <ctlwizchip+0x1dc>)
 8004b0e:	7992      	ldrb	r2, [r2, #6]
 8004b10:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	3305      	adds	r3, #5
 8004b16:	4a21      	ldr	r2, [pc, #132]	@ (8004b9c <ctlwizchip+0x1dc>)
 8004b18:	79d2      	ldrb	r2, [r2, #7]
 8004b1a:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[6] = 0;
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	3306      	adds	r3, #6
 8004b20:	2200      	movs	r2, #0
 8004b22:	701a      	strb	r2, [r3, #0]
        break;
 8004b24:	e034      	b.n	8004b90 <ctlwizchip+0x1d0>
#endif
#endif
        //teddy 240122
#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    case CW_RESET_PHY:
        wizphy_reset();
 8004b26:	f000 fa15 	bl	8004f54 <wizphy_reset>
        break;
 8004b2a:	e031      	b.n	8004b90 <ctlwizchip+0x1d0>
    case CW_SET_PHYCONF:
        wizphy_setphyconf((wiz_PhyConf*)arg);
 8004b2c:	6838      	ldr	r0, [r7, #0]
 8004b2e:	f000 fa38 	bl	8004fa2 <wizphy_setphyconf>
        break;
 8004b32:	e02d      	b.n	8004b90 <ctlwizchip+0x1d0>
    case CW_GET_PHYCONF:
        wizphy_getphyconf((wiz_PhyConf*)arg);
 8004b34:	6838      	ldr	r0, [r7, #0]
 8004b36:	f000 fa77 	bl	8005028 <wizphy_getphyconf>
        break;
 8004b3a:	e029      	b.n	8004b90 <ctlwizchip+0x1d0>
    case CW_GET_PHYSTATUS:
#if 1
        // 20231012 taylor
#if _WIZCHIP_ == W5500
        wizphy_getphystat((wiz_PhyConf*)arg);
 8004b3c:	6838      	ldr	r0, [r7, #0]
 8004b3e:	f000 fadd 	bl	80050fc <wizphy_getphystat>
#endif
#else
        wizphy_getphystat((wiz_PhyConf*)arg);
#endif
        break;
 8004b42:	e025      	b.n	8004b90 <ctlwizchip+0x1d0>
        //teddy 240122
#if _WIZCHIP_ == W6100 ||_WIZCHIP_ == W6300
        wizphy_setphypmode(*(uint8_t*)arg);
        break;
#else
        return wizphy_setphypmode(*(uint8_t*)arg);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	781b      	ldrb	r3, [r3, #0]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f000 faf5 	bl	8005138 <wizphy_setphypmode>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	e01f      	b.n	8004b92 <ctlwizchip+0x1d2>
#endif
#endif
        //teddy 240122
#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    case CW_GET_PHYPOWMODE:
        tmp = wizphy_getphypmode();
 8004b52:	f000 f9e6 	bl	8004f22 <wizphy_getphypmode>
 8004b56:	4603      	mov	r3, r0
 8004b58:	75fb      	strb	r3, [r7, #23]
        if ((int8_t)tmp == -1) {
 8004b5a:	7dfb      	ldrb	r3, [r7, #23]
 8004b5c:	2bff      	cmp	r3, #255	@ 0xff
 8004b5e:	d102      	bne.n	8004b66 <ctlwizchip+0x1a6>
            return -1;
 8004b60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004b64:	e015      	b.n	8004b92 <ctlwizchip+0x1d2>
        }
        *(uint8_t*)arg = tmp;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	7dfa      	ldrb	r2, [r7, #23]
 8004b6a:	701a      	strb	r2, [r3, #0]
        break;
 8004b6c:	e010      	b.n	8004b90 <ctlwizchip+0x1d0>
    case CW_GET_PHYLINK:
        tmp = wizphy_getphylink();
 8004b6e:	f000 f9c2 	bl	8004ef6 <wizphy_getphylink>
 8004b72:	4603      	mov	r3, r0
 8004b74:	75fb      	strb	r3, [r7, #23]
        if ((int8_t)tmp == -1) {
 8004b76:	7dfb      	ldrb	r3, [r7, #23]
 8004b78:	2bff      	cmp	r3, #255	@ 0xff
 8004b7a:	d102      	bne.n	8004b82 <ctlwizchip+0x1c2>
            return -1;
 8004b7c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004b80:	e007      	b.n	8004b92 <ctlwizchip+0x1d2>
        }
        *(uint8_t*)arg = tmp;
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	7dfa      	ldrb	r2, [r7, #23]
 8004b86:	701a      	strb	r2, [r3, #0]
        break;
 8004b88:	e002      	b.n	8004b90 <ctlwizchip+0x1d0>
#endif
    default:
        return -1;
 8004b8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004b8e:	e000      	b.n	8004b92 <ctlwizchip+0x1d2>
    }
    return 0;
 8004b90:	2300      	movs	r3, #0
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	371c      	adds	r7, #28
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd90      	pop	{r4, r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	20040030 	.word	0x20040030

08004ba0 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg) {
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	6039      	str	r1, [r7, #0]
 8004baa:	71fb      	strb	r3, [r7, #7]

    switch (cntype) {
 8004bac:	79fb      	ldrb	r3, [r7, #7]
 8004bae:	2b05      	cmp	r3, #5
 8004bb0:	d82c      	bhi.n	8004c0c <ctlnetwork+0x6c>
 8004bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8004bb8 <ctlnetwork+0x18>)
 8004bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb8:	08004bd1 	.word	0x08004bd1
 8004bbc:	08004bd9 	.word	0x08004bd9
 8004bc0:	08004be1 	.word	0x08004be1
 8004bc4:	08004bef 	.word	0x08004bef
 8004bc8:	08004bfd 	.word	0x08004bfd
 8004bcc:	08004c05 	.word	0x08004c05
    case CN_SET_NETINFO:
        wizchip_setnetinfo((wiz_NetInfo*)arg);
 8004bd0:	6838      	ldr	r0, [r7, #0]
 8004bd2:	f000 fafb 	bl	80051cc <wizchip_setnetinfo>
        break;
 8004bd6:	e01c      	b.n	8004c12 <ctlnetwork+0x72>
    case CN_GET_NETINFO:
        wizchip_getnetinfo((wiz_NetInfo*)arg);
 8004bd8:	6838      	ldr	r0, [r7, #0]
 8004bda:	f000 fb37 	bl	800524c <wizchip_getnetinfo>
        break;
 8004bde:	e018      	b.n	8004c12 <ctlnetwork+0x72>
    case CN_SET_NETMODE:
#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
        return wizchip_setnetmode(*(netmode_type*)arg);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	4618      	mov	r0, r3
 8004be6:	f000 fb71 	bl	80052cc <wizchip_setnetmode>
 8004bea:	4603      	mov	r3, r0
 8004bec:	e012      	b.n	8004c14 <ctlnetwork+0x74>
        //teddy 240122
#elif ((_WIZCHIP_ == 6100)||(_WIZCHIP_ == W6300))
        wizchip_setnetmode(*(netmode_type*)arg);
#endif
    case CN_GET_NETMODE:
        *(netmode_type*)arg = wizchip_getnetmode();
 8004bee:	f000 fb8f 	bl	8005310 <wizchip_getnetmode>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	701a      	strb	r2, [r3, #0]
        break;
 8004bfa:	e00a      	b.n	8004c12 <ctlnetwork+0x72>
    case CN_SET_TIMEOUT:
        wizchip_settimeout((wiz_NetTimeout*)arg);
 8004bfc:	6838      	ldr	r0, [r7, #0]
 8004bfe:	f000 fb8f 	bl	8005320 <wizchip_settimeout>
        break;
 8004c02:	e006      	b.n	8004c12 <ctlnetwork+0x72>
    case CN_GET_TIMEOUT:
        wizchip_gettimeout((wiz_NetTimeout*)arg);
 8004c04:	6838      	ldr	r0, [r7, #0]
 8004c06:	f000 fbac 	bl	8005362 <wizchip_gettimeout>
        break;
 8004c0a:	e002      	b.n	8004c12 <ctlnetwork+0x72>
    case CN_GET_PREFER:
        *(uint8_t*)arg = getSLPSR();
        break;
#endif
    default:
        return -1;
 8004c0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c10:	e000      	b.n	8004c14 <ctlnetwork+0x74>
    }
    return 0;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3708      	adds	r7, #8
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <wizchip_sw_reset>:

void wizchip_sw_reset(void) {
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    uint16_t mr = (uint16_t)getMR();
    setMR(mr | MR_IND);
#endif
    //
    getSHAR(mac);
 8004c22:	1d3b      	adds	r3, r7, #4
 8004c24:	2206      	movs	r2, #6
 8004c26:	4619      	mov	r1, r3
 8004c28:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8004c2c:	f7ff fbb8 	bl	80043a0 <WIZCHIP_READ_BUF>
    getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8004c30:	f107 0314 	add.w	r3, r7, #20
 8004c34:	2204      	movs	r2, #4
 8004c36:	4619      	mov	r1, r3
 8004c38:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004c3c:	f7ff fbb0 	bl	80043a0 <WIZCHIP_READ_BUF>
 8004c40:	f107 0310 	add.w	r3, r7, #16
 8004c44:	2204      	movs	r2, #4
 8004c46:	4619      	mov	r1, r3
 8004c48:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004c4c:	f7ff fba8 	bl	80043a0 <WIZCHIP_READ_BUF>
 8004c50:	f107 030c 	add.w	r3, r7, #12
 8004c54:	2204      	movs	r2, #4
 8004c56:	4619      	mov	r1, r3
 8004c58:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004c5c:	f7ff fba0 	bl	80043a0 <WIZCHIP_READ_BUF>
    setMR(MR_RST);
 8004c60:	2180      	movs	r1, #128	@ 0x80
 8004c62:	2000      	movs	r0, #0
 8004c64:	f7ff fb4e 	bl	8004304 <WIZCHIP_WRITE>
    getMR(); // for delay
 8004c68:	2000      	movs	r0, #0
 8004c6a:	f7ff faff 	bl	800426c <WIZCHIP_READ>
    //A2015051 : For indirect bus mode
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    setMR(mr | MR_IND);
#endif
    //
    setSHAR(mac);
 8004c6e:	1d3b      	adds	r3, r7, #4
 8004c70:	2206      	movs	r2, #6
 8004c72:	4619      	mov	r1, r3
 8004c74:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8004c78:	f7ff fbf2 	bl	8004460 <WIZCHIP_WRITE_BUF>
    setGAR(gw);
 8004c7c:	f107 0314 	add.w	r3, r7, #20
 8004c80:	2204      	movs	r2, #4
 8004c82:	4619      	mov	r1, r3
 8004c84:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004c88:	f7ff fbea 	bl	8004460 <WIZCHIP_WRITE_BUF>
    setSUBR(sn);
 8004c8c:	f107 0310 	add.w	r3, r7, #16
 8004c90:	2204      	movs	r2, #4
 8004c92:	4619      	mov	r1, r3
 8004c94:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004c98:	f7ff fbe2 	bl	8004460 <WIZCHIP_WRITE_BUF>
    setSIPR(sip);
 8004c9c:	f107 030c 	add.w	r3, r7, #12
 8004ca0:	2204      	movs	r2, #4
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004ca8:	f7ff fbda 	bl	8004460 <WIZCHIP_WRITE_BUF>
    }
    if (islock & SYSR_NETL) {
        NETLOCK();
    }
#endif
}
 8004cac:	bf00      	nop
 8004cae:	3718      	adds	r7, #24
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize) {
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
    int8_t i;
#if _WIZCHIP_ < W5200
    int8_t j;
#endif
    int8_t tmp = 0;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	73bb      	strb	r3, [r7, #14]
    wizchip_sw_reset();
 8004cc2:	f7ff ffab 	bl	8004c1c <wizchip_sw_reset>
    if (txsize) {
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d03b      	beq.n	8004d44 <wizchip_init+0x90>
        tmp = 0;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	73bb      	strb	r3, [r7, #14]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	73fb      	strb	r3, [r7, #15]
 8004cd4:	e015      	b.n	8004d02 <wizchip_init+0x4e>
            tmp += txsize[i];
 8004cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	4413      	add	r3, r2
 8004cde:	781a      	ldrb	r2, [r3, #0]
 8004ce0:	7bbb      	ldrb	r3, [r7, #14]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	73bb      	strb	r3, [r7, #14]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 8004ce8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004cec:	2b10      	cmp	r3, #16
 8004cee:	dd02      	ble.n	8004cf6 <wizchip_init+0x42>
                return -1;
 8004cf0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004cf4:	e066      	b.n	8004dc4 <wizchip_init+0x110>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	73fb      	strb	r3, [r7, #15]
 8004d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d06:	2b07      	cmp	r3, #7
 8004d08:	dde5      	ble.n	8004cd6 <wizchip_init+0x22>
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	73fb      	strb	r3, [r7, #15]
 8004d0e:	e015      	b.n	8004d3c <wizchip_init+0x88>
            while ((txsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_TXBUF_SIZE(i, j);
#else
            setSn_TXBUF_SIZE(i, txsize[i]);
 8004d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	3301      	adds	r3, #1
 8004d18:	00db      	lsls	r3, r3, #3
 8004d1a:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	4413      	add	r3, r2
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	f7ff faea 	bl	8004304 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004d30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	3301      	adds	r3, #1
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	73fb      	strb	r3, [r7, #15]
 8004d3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d40:	2b07      	cmp	r3, #7
 8004d42:	dde5      	ble.n	8004d10 <wizchip_init+0x5c>
#endif
        }
    }

    if (rxsize) {
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d03b      	beq.n	8004dc2 <wizchip_init+0x10e>
        tmp = 0;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	73bb      	strb	r3, [r7, #14]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004d4e:	2300      	movs	r3, #0
 8004d50:	73fb      	strb	r3, [r7, #15]
 8004d52:	e015      	b.n	8004d80 <wizchip_init+0xcc>
            tmp += rxsize[i];
 8004d54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d58:	683a      	ldr	r2, [r7, #0]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	781a      	ldrb	r2, [r3, #0]
 8004d5e:	7bbb      	ldrb	r3, [r7, #14]
 8004d60:	4413      	add	r3, r2
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	73bb      	strb	r3, [r7, #14]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 8004d66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d6a:	2b10      	cmp	r3, #16
 8004d6c:	dd02      	ble.n	8004d74 <wizchip_init+0xc0>
                return -1;
 8004d6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d72:	e027      	b.n	8004dc4 <wizchip_init+0x110>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004d74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	73fb      	strb	r3, [r7, #15]
 8004d80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d84:	2b07      	cmp	r3, #7
 8004d86:	dde5      	ble.n	8004d54 <wizchip_init+0xa0>
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004d88:	2300      	movs	r3, #0
 8004d8a:	73fb      	strb	r3, [r7, #15]
 8004d8c:	e015      	b.n	8004dba <wizchip_init+0x106>
            while ((rxsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_RXBUF_SIZE(i, j);
#else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 8004d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	3301      	adds	r3, #1
 8004d96:	00db      	lsls	r3, r3, #3
 8004d98:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	4413      	add	r3, r2
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	4619      	mov	r1, r3
 8004daa:	f7ff faab 	bl	8004304 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	3301      	adds	r3, #1
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	73fb      	strb	r3, [r7, #15]
 8004dba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dbe:	2b07      	cmp	r3, #7
 8004dc0:	dde5      	ble.n	8004d8e <wizchip_init+0xda>
#endif
        }
    }
    return 0;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3710      	adds	r7, #16
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr) {
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	80fb      	strh	r3, [r7, #6]
    uint8_t ir  = (uint8_t)intr;
 8004dd6:	88fb      	ldrh	r3, [r7, #6]
 8004dd8:	73fb      	strb	r3, [r7, #15]
    uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8004dda:	88fb      	ldrh	r3, [r7, #6]
 8004ddc:	0a1b      	lsrs	r3, r3, #8
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	73bb      	strb	r3, [r7, #14]
    setIR(ir);
    //A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
    setIR(((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)));
#else
    setIR(ir);
 8004de2:	7bfb      	ldrb	r3, [r7, #15]
 8004de4:	f023 030f 	bic.w	r3, r3, #15
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	4619      	mov	r1, r3
 8004dec:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8004df0:	f7ff fa88 	bl	8004304 <WIZCHIP_WRITE>
    //M20200227 : For clear
    //setSIR(sir);
    for (ir = 0; ir < 8; ir++) {
 8004df4:	2300      	movs	r3, #0
 8004df6:	73fb      	strb	r3, [r7, #15]
 8004df8:	e014      	b.n	8004e24 <wizchip_clrinterrupt+0x58>
        if (sir & (0x01 << ir)) {
 8004dfa:	7bba      	ldrb	r2, [r7, #14]
 8004dfc:	7bfb      	ldrb	r3, [r7, #15]
 8004dfe:	fa42 f303 	asr.w	r3, r2, r3
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d009      	beq.n	8004e1e <wizchip_clrinterrupt+0x52>
            setSn_IR(ir, 0xff);
 8004e0a:	7bfb      	ldrb	r3, [r7, #15]
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	3301      	adds	r3, #1
 8004e10:	00db      	lsls	r3, r3, #3
 8004e12:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004e16:	211f      	movs	r1, #31
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f7ff fa73 	bl	8004304 <WIZCHIP_WRITE>
    for (ir = 0; ir < 8; ir++) {
 8004e1e:	7bfb      	ldrb	r3, [r7, #15]
 8004e20:	3301      	adds	r3, #1
 8004e22:	73fb      	strb	r3, [r7, #15]
 8004e24:	7bfb      	ldrb	r3, [r7, #15]
 8004e26:	2b07      	cmp	r3, #7
 8004e28:	d9e7      	bls.n	8004dfa <wizchip_clrinterrupt+0x2e>
        }
    }

#endif
}
 8004e2a:	bf00      	nop
 8004e2c:	bf00      	nop
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void) {
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b082      	sub	sp, #8
 8004e38:	af00      	add	r7, sp, #0
    uint8_t ir  = 0;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	71fb      	strb	r3, [r7, #7]
    uint8_t sir = 0;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	71bb      	strb	r3, [r7, #6]
    uint32_t ret = 0;
 8004e42:	2300      	movs	r3, #0
 8004e44:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_  == W5300
    ret = getIR();
    ir = (uint8_t)(ret >> 8);
    sir = (uint8_t)ret;
#else
    ir  = getIR();
 8004e46:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8004e4a:	f7ff fa0f 	bl	800426c <WIZCHIP_READ>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	f023 030f 	bic.w	r3, r3, #15
 8004e54:	71fb      	strb	r3, [r7, #7]
    sir = getSIR();
 8004e56:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 8004e5a:	f7ff fa07 	bl	800426c <WIZCHIP_READ>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	71bb      	strb	r3, [r7, #6]
    ir &= ~(1 << 4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
    ir &= ~(1 << 6);
#endif
    ret = sir;
 8004e62:	79bb      	ldrb	r3, [r7, #6]
 8004e64:	603b      	str	r3, [r7, #0]
    ret = (ret << 8) + ir;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	021a      	lsls	r2, r3, #8
 8004e6a:	79fb      	ldrb	r3, [r7, #7]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	603b      	str	r3, [r7, #0]
    //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    ret = (((uint32_t)getSLIR()) << 16) | ret;
#endif

    return (intr_kind)ret;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	b29b      	uxth	r3, r3
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3708      	adds	r7, #8
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr) {
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	4603      	mov	r3, r0
 8004e84:	80fb      	strh	r3, [r7, #6]
    uint8_t imr  = (uint8_t)intr;
 8004e86:	88fb      	ldrh	r3, [r7, #6]
 8004e88:	73fb      	strb	r3, [r7, #15]
    uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8004e8a:	88fb      	ldrh	r3, [r7, #6]
 8004e8c:	0a1b      	lsrs	r3, r3, #8
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	73bb      	strb	r3, [r7, #14]
    setIMR(imr);
    //A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
    setIMR(((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)));
#else
    setIMR(imr);
 8004e92:	7bfb      	ldrb	r3, [r7, #15]
 8004e94:	4619      	mov	r1, r3
 8004e96:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8004e9a:	f7ff fa33 	bl	8004304 <WIZCHIP_WRITE>
    setSIMR(simr);
 8004e9e:	7bbb      	ldrb	r3, [r7, #14]
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8004ea6:	f7ff fa2d 	bl	8004304 <WIZCHIP_WRITE>
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    uint8_t slimr = (uint8_t)((uint32_t)intr >> 16);
    setSLIMR(slimr);
#endif
#endif
}
 8004eaa:	bf00      	nop
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void) {
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b082      	sub	sp, #8
 8004eb6:	af00      	add	r7, sp, #0
    uint8_t imr  = 0;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	71fb      	strb	r3, [r7, #7]
    uint8_t simr = 0;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	71bb      	strb	r3, [r7, #6]
    uint32_t ret = 0;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_ == W5300
    ret = getIMR();
    imr = (uint8_t)(ret >> 8);
    simr = (uint8_t)ret;
#else
    imr  = getIMR();
 8004ec4:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8004ec8:	f7ff f9d0 	bl	800426c <WIZCHIP_READ>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	71fb      	strb	r3, [r7, #7]
    simr = getSIMR();
 8004ed0:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8004ed4:	f7ff f9ca 	bl	800426c <WIZCHIP_READ>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	71bb      	strb	r3, [r7, #6]
    imr &= ~(1 << 4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
    imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
    ret = simr;
 8004edc:	79bb      	ldrb	r3, [r7, #6]
 8004ede:	603b      	str	r3, [r7, #0]
    ret = (ret << 8) + imr;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	021a      	lsls	r2, r3, #8
 8004ee4:	79fb      	ldrb	r3, [r7, #7]
 8004ee6:	4413      	add	r3, r2
 8004ee8:	603b      	str	r3, [r7, #0]
    //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    ret = (((uint32_t)getSLIMR()) << 16) | ret;
#endif

    return (intr_kind)ret;
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	b29b      	uxth	r3, r3
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3708      	adds	r7, #8
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <wizphy_getphylink>:

int8_t wizphy_getphylink(void) {
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b082      	sub	sp, #8
 8004efa:	af00      	add	r7, sp, #0
    int8_t tmp = PHY_LINK_OFF;
 8004efc:	2300      	movs	r3, #0
 8004efe:	71fb      	strb	r3, [r7, #7]
#elif   _WIZCHIP_ == W5200
    if (getPHYSTATUS() & PHYSTATUS_LINK) {
        tmp = PHY_LINK_ON;
    }
#elif _WIZCHIP_ == W5500
    if (getPHYCFGR() & PHYCFGR_LNK_ON) {
 8004f00:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004f04:	f7ff f9b2 	bl	800426c <WIZCHIP_READ>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <wizphy_getphylink+0x20>
        tmp = PHY_LINK_ON;
 8004f12:	2301      	movs	r3, #1
 8004f14:	71fb      	strb	r3, [r7, #7]
#endif

#else
    tmp = -1;
#endif
    return tmp;
 8004f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3708      	adds	r7, #8
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}

08004f22 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void) {
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b082      	sub	sp, #8
 8004f26:	af00      	add	r7, sp, #0
    int8_t tmp = 0;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	71fb      	strb	r3, [r7, #7]
        tmp = PHY_POWER_DOWN;
    } else {
        tmp = PHY_POWER_NORM;
    }
#elif _WIZCHIP_ == 5500
    if ((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN) {
 8004f2c:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004f30:	f7ff f99c 	bl	800426c <WIZCHIP_READ>
 8004f34:	4603      	mov	r3, r0
 8004f36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f3a:	2b30      	cmp	r3, #48	@ 0x30
 8004f3c:	d102      	bne.n	8004f44 <wizphy_getphypmode+0x22>
        tmp = PHY_POWER_DOWN;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	71fb      	strb	r3, [r7, #7]
 8004f42:	e001      	b.n	8004f48 <wizphy_getphypmode+0x26>
    } else {
        tmp = PHY_POWER_NORM;
 8004f44:	2300      	movs	r3, #0
 8004f46:	71fb      	strb	r3, [r7, #7]
#endif
    return PHY_POWER_NORM;
#else
    tmp = -1;
#endif
    return tmp;
 8004f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3708      	adds	r7, #8
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <wizphy_reset>:
    }
    return -1;
}

#elif _WIZCHIP_ == W5500
void wizphy_reset(void) {
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
    uint8_t tmp = getPHYCFGR();
 8004f5a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004f5e:	f7ff f985 	bl	800426c <WIZCHIP_READ>
 8004f62:	4603      	mov	r3, r0
 8004f64:	71fb      	strb	r3, [r7, #7]
    tmp &= PHYCFGR_RST;
 8004f66:	79fb      	ldrb	r3, [r7, #7]
 8004f68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f6c:	71fb      	strb	r3, [r7, #7]
    setPHYCFGR(tmp);
 8004f6e:	79fb      	ldrb	r3, [r7, #7]
 8004f70:	4619      	mov	r1, r3
 8004f72:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004f76:	f7ff f9c5 	bl	8004304 <WIZCHIP_WRITE>
    tmp = getPHYCFGR();
 8004f7a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004f7e:	f7ff f975 	bl	800426c <WIZCHIP_READ>
 8004f82:	4603      	mov	r3, r0
 8004f84:	71fb      	strb	r3, [r7, #7]
    tmp |= ~PHYCFGR_RST;
 8004f86:	79fb      	ldrb	r3, [r7, #7]
 8004f88:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004f8c:	71fb      	strb	r3, [r7, #7]
    setPHYCFGR(tmp);
 8004f8e:	79fb      	ldrb	r3, [r7, #7]
 8004f90:	4619      	mov	r1, r3
 8004f92:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004f96:	f7ff f9b5 	bl	8004304 <WIZCHIP_WRITE>
}
 8004f9a:	bf00      	nop
 8004f9c:	3708      	adds	r7, #8
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf) {
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b084      	sub	sp, #16
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 8004faa:	2300      	movs	r3, #0
 8004fac:	73fb      	strb	r3, [r7, #15]
    if (phyconf->by == PHY_CONFBY_SW) {
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d104      	bne.n	8004fc0 <wizphy_setphyconf+0x1e>
        tmp |= PHYCFGR_OPMD;
 8004fb6:	7bfb      	ldrb	r3, [r7, #15]
 8004fb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004fbc:	73fb      	strb	r3, [r7, #15]
 8004fbe:	e003      	b.n	8004fc8 <wizphy_setphyconf+0x26>
    } else {
        tmp &= ~PHYCFGR_OPMD;
 8004fc0:	7bfb      	ldrb	r3, [r7, #15]
 8004fc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fc6:	73fb      	strb	r3, [r7, #15]
    }
    if (phyconf->mode == PHY_MODE_AUTONEGO) {
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	785b      	ldrb	r3, [r3, #1]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d104      	bne.n	8004fda <wizphy_setphyconf+0x38>
        tmp |= PHYCFGR_OPMDC_ALLA;
 8004fd0:	7bfb      	ldrb	r3, [r7, #15]
 8004fd2:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8004fd6:	73fb      	strb	r3, [r7, #15]
 8004fd8:	e019      	b.n	800500e <wizphy_setphyconf+0x6c>
    } else {
        if (phyconf->duplex == PHY_DUPLEX_FULL) {
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	78db      	ldrb	r3, [r3, #3]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d10d      	bne.n	8004ffe <wizphy_setphyconf+0x5c>
            if (phyconf->speed == PHY_SPEED_100) {
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	789b      	ldrb	r3, [r3, #2]
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d104      	bne.n	8004ff4 <wizphy_setphyconf+0x52>
                tmp |= PHYCFGR_OPMDC_100F;
 8004fea:	7bfb      	ldrb	r3, [r7, #15]
 8004fec:	f043 0318 	orr.w	r3, r3, #24
 8004ff0:	73fb      	strb	r3, [r7, #15]
 8004ff2:	e00c      	b.n	800500e <wizphy_setphyconf+0x6c>
            } else {
                tmp |= PHYCFGR_OPMDC_10F;
 8004ff4:	7bfb      	ldrb	r3, [r7, #15]
 8004ff6:	f043 0308 	orr.w	r3, r3, #8
 8004ffa:	73fb      	strb	r3, [r7, #15]
 8004ffc:	e007      	b.n	800500e <wizphy_setphyconf+0x6c>
            }
        } else {
            if (phyconf->speed == PHY_SPEED_100) {
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	789b      	ldrb	r3, [r3, #2]
 8005002:	2b01      	cmp	r3, #1
 8005004:	d103      	bne.n	800500e <wizphy_setphyconf+0x6c>
                tmp |= PHYCFGR_OPMDC_100H;
 8005006:	7bfb      	ldrb	r3, [r7, #15]
 8005008:	f043 0310 	orr.w	r3, r3, #16
 800500c:	73fb      	strb	r3, [r7, #15]
            } else {
                tmp |= PHYCFGR_OPMDC_10H;
            }
        }
    }
    setPHYCFGR(tmp);
 800500e:	7bfb      	ldrb	r3, [r7, #15]
 8005010:	4619      	mov	r1, r3
 8005012:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8005016:	f7ff f975 	bl	8004304 <WIZCHIP_WRITE>
    wizphy_reset();
 800501a:	f7ff ff9b 	bl	8004f54 <wizphy_reset>
}
 800501e:	bf00      	nop
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
	...

08005028 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf) {
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 8005030:	2300      	movs	r3, #0
 8005032:	73fb      	strb	r3, [r7, #15]
    tmp = getPHYCFGR();
 8005034:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8005038:	f7ff f918 	bl	800426c <WIZCHIP_READ>
 800503c:	4603      	mov	r3, r0
 800503e:	73fb      	strb	r3, [r7, #15]
    phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8005040:	7bfb      	ldrb	r3, [r7, #15]
 8005042:	119b      	asrs	r3, r3, #6
 8005044:	b2db      	uxtb	r3, r3
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	b2da      	uxtb	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	701a      	strb	r2, [r3, #0]
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 8005050:	7bfb      	ldrb	r3, [r7, #15]
 8005052:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005056:	2b20      	cmp	r3, #32
 8005058:	d001      	beq.n	800505e <wizphy_getphyconf+0x36>
 800505a:	2b38      	cmp	r3, #56	@ 0x38
 800505c:	d103      	bne.n	8005066 <wizphy_getphyconf+0x3e>
    case PHYCFGR_OPMDC_ALLA:
    case PHYCFGR_OPMDC_100FA:
        phyconf->mode = PHY_MODE_AUTONEGO;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2201      	movs	r2, #1
 8005062:	705a      	strb	r2, [r3, #1]
        break;
 8005064:	e003      	b.n	800506e <wizphy_getphyconf+0x46>
    default:
        phyconf->mode = PHY_MODE_MANUAL;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	705a      	strb	r2, [r3, #1]
        break;
 800506c:	bf00      	nop
    }
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 800506e:	7bfb      	ldrb	r3, [r7, #15]
 8005070:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005074:	3b10      	subs	r3, #16
 8005076:	2b10      	cmp	r3, #16
 8005078:	bf8c      	ite	hi
 800507a:	2201      	movhi	r2, #1
 800507c:	2200      	movls	r2, #0
 800507e:	b2d2      	uxtb	r2, r2
 8005080:	2a00      	cmp	r2, #0
 8005082:	d10f      	bne.n	80050a4 <wizphy_getphyconf+0x7c>
 8005084:	4a1b      	ldr	r2, [pc, #108]	@ (80050f4 <wizphy_getphyconf+0xcc>)
 8005086:	fa22 f303 	lsr.w	r3, r2, r3
 800508a:	f003 0301 	and.w	r3, r3, #1
 800508e:	2b00      	cmp	r3, #0
 8005090:	bf14      	ite	ne
 8005092:	2301      	movne	r3, #1
 8005094:	2300      	moveq	r3, #0
 8005096:	b2db      	uxtb	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	d003      	beq.n	80050a4 <wizphy_getphyconf+0x7c>
    case PHYCFGR_OPMDC_100FA:
    case PHYCFGR_OPMDC_100F:
    case PHYCFGR_OPMDC_100H:
        phyconf->speed = PHY_SPEED_100;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	709a      	strb	r2, [r3, #2]
        break;
 80050a2:	e003      	b.n	80050ac <wizphy_getphyconf+0x84>
    default:
        phyconf->speed = PHY_SPEED_10;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	709a      	strb	r2, [r3, #2]
        break;
 80050aa:	bf00      	nop
    }
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 80050ac:	7bfb      	ldrb	r3, [r7, #15]
 80050ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050b2:	3b08      	subs	r3, #8
 80050b4:	2b18      	cmp	r3, #24
 80050b6:	bf8c      	ite	hi
 80050b8:	2201      	movhi	r2, #1
 80050ba:	2200      	movls	r2, #0
 80050bc:	b2d2      	uxtb	r2, r2
 80050be:	2a00      	cmp	r2, #0
 80050c0:	d10f      	bne.n	80050e2 <wizphy_getphyconf+0xba>
 80050c2:	4a0d      	ldr	r2, [pc, #52]	@ (80050f8 <wizphy_getphyconf+0xd0>)
 80050c4:	fa22 f303 	lsr.w	r3, r2, r3
 80050c8:	f003 0301 	and.w	r3, r3, #1
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	bf14      	ite	ne
 80050d0:	2301      	movne	r3, #1
 80050d2:	2300      	moveq	r3, #0
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <wizphy_getphyconf+0xba>
    case PHYCFGR_OPMDC_100FA:
    case PHYCFGR_OPMDC_100F:
    case PHYCFGR_OPMDC_10F:
        phyconf->duplex = PHY_DUPLEX_FULL;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	70da      	strb	r2, [r3, #3]
        break;
 80050e0:	e003      	b.n	80050ea <wizphy_getphyconf+0xc2>
    default:
        phyconf->duplex = PHY_DUPLEX_HALF;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	70da      	strb	r2, [r3, #3]
        break;
 80050e8:	bf00      	nop
    }
}
 80050ea:	bf00      	nop
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	00010101 	.word	0x00010101
 80050f8:	01010001 	.word	0x01010001

080050fc <wizphy_getphystat>:

void wizphy_getphystat(wiz_PhyConf* phyconf) {
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
    uint8_t tmp = getPHYCFGR();
 8005104:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8005108:	f7ff f8b0 	bl	800426c <WIZCHIP_READ>
 800510c:	4603      	mov	r3, r0
 800510e:	73fb      	strb	r3, [r7, #15]
    phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 8005110:	7bfb      	ldrb	r3, [r7, #15]
 8005112:	109b      	asrs	r3, r3, #2
 8005114:	b2db      	uxtb	r3, r3
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	b2da      	uxtb	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	70da      	strb	r2, [r3, #3]
    phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 8005120:	7bfb      	ldrb	r3, [r7, #15]
 8005122:	105b      	asrs	r3, r3, #1
 8005124:	b2db      	uxtb	r3, r3
 8005126:	f003 0301 	and.w	r3, r3, #1
 800512a:	b2da      	uxtb	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	709a      	strb	r2, [r3, #2]
}
 8005130:	bf00      	nop
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <wizphy_setphypmode>:

int8_t wizphy_setphypmode(uint8_t pmode) {
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	4603      	mov	r3, r0
 8005140:	71fb      	strb	r3, [r7, #7]
    uint8_t tmp = 0;
 8005142:	2300      	movs	r3, #0
 8005144:	73fb      	strb	r3, [r7, #15]
    tmp = getPHYCFGR();
 8005146:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800514a:	f7ff f88f 	bl	800426c <WIZCHIP_READ>
 800514e:	4603      	mov	r3, r0
 8005150:	73fb      	strb	r3, [r7, #15]
    if ((tmp & PHYCFGR_OPMD) == 0) {
 8005152:	7bfb      	ldrb	r3, [r7, #15]
 8005154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005158:	2b00      	cmp	r3, #0
 800515a:	d102      	bne.n	8005162 <wizphy_setphypmode+0x2a>
        return -1;
 800515c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005160:	e030      	b.n	80051c4 <wizphy_setphypmode+0x8c>
    }
    tmp &= ~PHYCFGR_OPMDC_ALLA;
 8005162:	7bfb      	ldrb	r3, [r7, #15]
 8005164:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8005168:	73fb      	strb	r3, [r7, #15]
    if (pmode == PHY_POWER_DOWN) {
 800516a:	79fb      	ldrb	r3, [r7, #7]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d104      	bne.n	800517a <wizphy_setphypmode+0x42>
        tmp |= PHYCFGR_OPMDC_PDOWN;
 8005170:	7bfb      	ldrb	r3, [r7, #15]
 8005172:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8005176:	73fb      	strb	r3, [r7, #15]
 8005178:	e003      	b.n	8005182 <wizphy_setphypmode+0x4a>
    } else {
        tmp |= PHYCFGR_OPMDC_ALLA;
 800517a:	7bfb      	ldrb	r3, [r7, #15]
 800517c:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8005180:	73fb      	strb	r3, [r7, #15]
    }
    setPHYCFGR(tmp);
 8005182:	7bfb      	ldrb	r3, [r7, #15]
 8005184:	4619      	mov	r1, r3
 8005186:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800518a:	f7ff f8bb 	bl	8004304 <WIZCHIP_WRITE>
    wizphy_reset();
 800518e:	f7ff fee1 	bl	8004f54 <wizphy_reset>
    tmp = getPHYCFGR();
 8005192:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8005196:	f7ff f869 	bl	800426c <WIZCHIP_READ>
 800519a:	4603      	mov	r3, r0
 800519c:	73fb      	strb	r3, [r7, #15]
    if (pmode == PHY_POWER_DOWN) {
 800519e:	79fb      	ldrb	r3, [r7, #7]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d106      	bne.n	80051b2 <wizphy_setphypmode+0x7a>
        if (tmp & PHYCFGR_OPMDC_PDOWN) {
 80051a4:	7bfb      	ldrb	r3, [r7, #15]
 80051a6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d008      	beq.n	80051c0 <wizphy_setphypmode+0x88>
            return 0;
 80051ae:	2300      	movs	r3, #0
 80051b0:	e008      	b.n	80051c4 <wizphy_setphypmode+0x8c>
        }
    } else {
        if (tmp & PHYCFGR_OPMDC_ALLA) {
 80051b2:	7bfb      	ldrb	r3, [r7, #15]
 80051b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d001      	beq.n	80051c0 <wizphy_setphypmode+0x88>
            return 0;
 80051bc:	2300      	movs	r3, #0
 80051be:	e001      	b.n	80051c4 <wizphy_setphypmode+0x8c>
        }
    }
    return -1;
 80051c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <wizchip_setnetinfo>:


#endif

#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
void wizchip_setnetinfo(wiz_NetInfo* pnetinfo) {
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b082      	sub	sp, #8
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
    setSHAR(pnetinfo->mac);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2206      	movs	r2, #6
 80051d8:	4619      	mov	r1, r3
 80051da:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80051de:	f7ff f93f 	bl	8004460 <WIZCHIP_WRITE_BUF>
    setGAR(pnetinfo->gw);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	330e      	adds	r3, #14
 80051e6:	2204      	movs	r2, #4
 80051e8:	4619      	mov	r1, r3
 80051ea:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80051ee:	f7ff f937 	bl	8004460 <WIZCHIP_WRITE_BUF>
    setSUBR(pnetinfo->sn);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	330a      	adds	r3, #10
 80051f6:	2204      	movs	r2, #4
 80051f8:	4619      	mov	r1, r3
 80051fa:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80051fe:	f7ff f92f 	bl	8004460 <WIZCHIP_WRITE_BUF>
    setSIPR(pnetinfo->ip);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	3306      	adds	r3, #6
 8005206:	2204      	movs	r2, #4
 8005208:	4619      	mov	r1, r3
 800520a:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800520e:	f7ff f927 	bl	8004460 <WIZCHIP_WRITE_BUF>
    _DNS_[0] = pnetinfo->dns[0];
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	7c9a      	ldrb	r2, [r3, #18]
 8005216:	4b0b      	ldr	r3, [pc, #44]	@ (8005244 <wizchip_setnetinfo+0x78>)
 8005218:	701a      	strb	r2, [r3, #0]
    _DNS_[1] = pnetinfo->dns[1];
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	7cda      	ldrb	r2, [r3, #19]
 800521e:	4b09      	ldr	r3, [pc, #36]	@ (8005244 <wizchip_setnetinfo+0x78>)
 8005220:	705a      	strb	r2, [r3, #1]
    _DNS_[2] = pnetinfo->dns[2];
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	7d1a      	ldrb	r2, [r3, #20]
 8005226:	4b07      	ldr	r3, [pc, #28]	@ (8005244 <wizchip_setnetinfo+0x78>)
 8005228:	709a      	strb	r2, [r3, #2]
    _DNS_[3] = pnetinfo->dns[3];
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	7d5a      	ldrb	r2, [r3, #21]
 800522e:	4b05      	ldr	r3, [pc, #20]	@ (8005244 <wizchip_setnetinfo+0x78>)
 8005230:	70da      	strb	r2, [r3, #3]
    _DHCP_   = pnetinfo->dhcp;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	7d9a      	ldrb	r2, [r3, #22]
 8005236:	4b04      	ldr	r3, [pc, #16]	@ (8005248 <wizchip_setnetinfo+0x7c>)
 8005238:	701a      	strb	r2, [r3, #0]
}
 800523a:	bf00      	nop
 800523c:	3708      	adds	r7, #8
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	200408e0 	.word	0x200408e0
 8005248:	200408e4 	.word	0x200408e4

0800524c <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo) {
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
    getSHAR(pnetinfo->mac);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2206      	movs	r2, #6
 8005258:	4619      	mov	r1, r3
 800525a:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800525e:	f7ff f89f 	bl	80043a0 <WIZCHIP_READ_BUF>
    getGAR(pnetinfo->gw);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	330e      	adds	r3, #14
 8005266:	2204      	movs	r2, #4
 8005268:	4619      	mov	r1, r3
 800526a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800526e:	f7ff f897 	bl	80043a0 <WIZCHIP_READ_BUF>
    getSUBR(pnetinfo->sn);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	330a      	adds	r3, #10
 8005276:	2204      	movs	r2, #4
 8005278:	4619      	mov	r1, r3
 800527a:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800527e:	f7ff f88f 	bl	80043a0 <WIZCHIP_READ_BUF>
    getSIPR(pnetinfo->ip);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	3306      	adds	r3, #6
 8005286:	2204      	movs	r2, #4
 8005288:	4619      	mov	r1, r3
 800528a:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800528e:	f7ff f887 	bl	80043a0 <WIZCHIP_READ_BUF>
    pnetinfo->dns[0] = _DNS_[0];
 8005292:	4b0c      	ldr	r3, [pc, #48]	@ (80052c4 <wizchip_getnetinfo+0x78>)
 8005294:	781a      	ldrb	r2, [r3, #0]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	749a      	strb	r2, [r3, #18]
    pnetinfo->dns[1] = _DNS_[1];
 800529a:	4b0a      	ldr	r3, [pc, #40]	@ (80052c4 <wizchip_getnetinfo+0x78>)
 800529c:	785a      	ldrb	r2, [r3, #1]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	74da      	strb	r2, [r3, #19]
    pnetinfo->dns[2] = _DNS_[2];
 80052a2:	4b08      	ldr	r3, [pc, #32]	@ (80052c4 <wizchip_getnetinfo+0x78>)
 80052a4:	789a      	ldrb	r2, [r3, #2]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	751a      	strb	r2, [r3, #20]
    pnetinfo->dns[3] = _DNS_[3];
 80052aa:	4b06      	ldr	r3, [pc, #24]	@ (80052c4 <wizchip_getnetinfo+0x78>)
 80052ac:	78da      	ldrb	r2, [r3, #3]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	755a      	strb	r2, [r3, #21]
    pnetinfo->dhcp  = _DHCP_;
 80052b2:	4b05      	ldr	r3, [pc, #20]	@ (80052c8 <wizchip_getnetinfo+0x7c>)
 80052b4:	781a      	ldrb	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	759a      	strb	r2, [r3, #22]
}
 80052ba:	bf00      	nop
 80052bc:	3708      	adds	r7, #8
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	200408e0 	.word	0x200408e0
 80052c8:	200408e4 	.word	0x200408e4

080052cc <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode) {
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	4603      	mov	r3, r0
 80052d4:	71fb      	strb	r3, [r7, #7]
    uint8_t tmp = 0;
 80052d6:	2300      	movs	r3, #0
 80052d8:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
    if (netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) {
        return -1;
    }
#else
    if (netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) {
 80052da:	79fb      	ldrb	r3, [r7, #7]
 80052dc:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d002      	beq.n	80052ea <wizchip_setnetmode+0x1e>
        return -1;
 80052e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80052e8:	e00e      	b.n	8005308 <wizchip_setnetmode+0x3c>
    }
#endif
    tmp = getMR();
 80052ea:	2000      	movs	r0, #0
 80052ec:	f7fe ffbe 	bl	800426c <WIZCHIP_READ>
 80052f0:	4603      	mov	r3, r0
 80052f2:	73fb      	strb	r3, [r7, #15]
    tmp |= (uint8_t)netmode;
 80052f4:	7bfa      	ldrb	r2, [r7, #15]
 80052f6:	79fb      	ldrb	r3, [r7, #7]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	73fb      	strb	r3, [r7, #15]
    setMR(tmp);
 80052fc:	7bfb      	ldrb	r3, [r7, #15]
 80052fe:	4619      	mov	r1, r3
 8005300:	2000      	movs	r0, #0
 8005302:	f7fe ffff 	bl	8004304 <WIZCHIP_WRITE>
    return 0;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void) {
 8005310:	b580      	push	{r7, lr}
 8005312:	af00      	add	r7, sp, #0
    return (netmode_type) getMR();
 8005314:	2000      	movs	r0, #0
 8005316:	f7fe ffa9 	bl	800426c <WIZCHIP_READ>
 800531a:	4603      	mov	r3, r0
}
 800531c:	4618      	mov	r0, r3
 800531e:	bd80      	pop	{r7, pc}

08005320 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime) {
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
    setRCR(nettime->retry_cnt);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	781b      	ldrb	r3, [r3, #0]
 800532c:	4619      	mov	r1, r3
 800532e:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8005332:	f7fe ffe7 	bl	8004304 <WIZCHIP_WRITE>
    setRTR(nettime->time_100us);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	885b      	ldrh	r3, [r3, #2]
 800533a:	0a1b      	lsrs	r3, r3, #8
 800533c:	b29b      	uxth	r3, r3
 800533e:	b2db      	uxtb	r3, r3
 8005340:	4619      	mov	r1, r3
 8005342:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8005346:	f7fe ffdd 	bl	8004304 <WIZCHIP_WRITE>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	885b      	ldrh	r3, [r3, #2]
 800534e:	b2db      	uxtb	r3, r3
 8005350:	4619      	mov	r1, r3
 8005352:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8005356:	f7fe ffd5 	bl	8004304 <WIZCHIP_WRITE>
}
 800535a:	bf00      	nop
 800535c:	3708      	adds	r7, #8
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime) {
 8005362:	b590      	push	{r4, r7, lr}
 8005364:	b083      	sub	sp, #12
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
    nettime->retry_cnt = getRCR();
 800536a:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 800536e:	f7fe ff7d 	bl	800426c <WIZCHIP_READ>
 8005372:	4603      	mov	r3, r0
 8005374:	461a      	mov	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	701a      	strb	r2, [r3, #0]
    nettime->time_100us = getRTR();
 800537a:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 800537e:	f7fe ff75 	bl	800426c <WIZCHIP_READ>
 8005382:	4603      	mov	r3, r0
 8005384:	021b      	lsls	r3, r3, #8
 8005386:	b29c      	uxth	r4, r3
 8005388:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 800538c:	f7fe ff6e 	bl	800426c <WIZCHIP_READ>
 8005390:	4603      	mov	r3, r0
 8005392:	4423      	add	r3, r4
 8005394:	b29a      	uxth	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	805a      	strh	r2, [r3, #2]
}
 800539a:	bf00      	nop
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd90      	pop	{r4, r7, pc}
	...

080053a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80053a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80053dc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80053a8:	f7fe fc0a 	bl	8003bc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80053ac:	480c      	ldr	r0, [pc, #48]	@ (80053e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80053ae:	490d      	ldr	r1, [pc, #52]	@ (80053e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80053b0:	4a0d      	ldr	r2, [pc, #52]	@ (80053e8 <LoopForever+0xe>)
  movs r3, #0
 80053b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80053b4:	e002      	b.n	80053bc <LoopCopyDataInit>

080053b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80053b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80053b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80053ba:	3304      	adds	r3, #4

080053bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80053bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80053be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80053c0:	d3f9      	bcc.n	80053b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80053c2:	4a0a      	ldr	r2, [pc, #40]	@ (80053ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80053c4:	4c0a      	ldr	r4, [pc, #40]	@ (80053f0 <LoopForever+0x16>)
  movs r3, #0
 80053c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80053c8:	e001      	b.n	80053ce <LoopFillZerobss>

080053ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80053ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80053cc:	3204      	adds	r2, #4

080053ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80053ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80053d0:	d3fb      	bcc.n	80053ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80053d2:	f006 f85b 	bl	800b48c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80053d6:	f7fc f8fd 	bl	80015d4 <main>

080053da <LoopForever>:

LoopForever:
    b LoopForever
 80053da:	e7fe      	b.n	80053da <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80053dc:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80053e0:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80053e4:	2004022c 	.word	0x2004022c
  ldr r2, =_sidata
 80053e8:	0800e604 	.word	0x0800e604
  ldr r2, =_sbss
 80053ec:	20040230 	.word	0x20040230
  ldr r4, =_ebss
 80053f0:	20040a38 	.word	0x20040a38

080053f4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80053f4:	e7fe      	b.n	80053f4 <ADC1_IRQHandler>

080053f6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b082      	sub	sp, #8
 80053fa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80053fc:	2300      	movs	r3, #0
 80053fe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005400:	2003      	movs	r0, #3
 8005402:	f000 f961 	bl	80056c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005406:	2000      	movs	r0, #0
 8005408:	f000 f80e 	bl	8005428 <HAL_InitTick>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d002      	beq.n	8005418 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	71fb      	strb	r3, [r7, #7]
 8005416:	e001      	b.n	800541c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005418:	f7fe f946 	bl	80036a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800541c:	79fb      	ldrb	r3, [r7, #7]
}
 800541e:	4618      	mov	r0, r3
 8005420:	3708      	adds	r7, #8
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
	...

08005428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005430:	2300      	movs	r3, #0
 8005432:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005434:	4b17      	ldr	r3, [pc, #92]	@ (8005494 <HAL_InitTick+0x6c>)
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d023      	beq.n	8005484 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800543c:	4b16      	ldr	r3, [pc, #88]	@ (8005498 <HAL_InitTick+0x70>)
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	4b14      	ldr	r3, [pc, #80]	@ (8005494 <HAL_InitTick+0x6c>)
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	4619      	mov	r1, r3
 8005446:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800544a:	fbb3 f3f1 	udiv	r3, r3, r1
 800544e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005452:	4618      	mov	r0, r3
 8005454:	f000 f96d 	bl	8005732 <HAL_SYSTICK_Config>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10f      	bne.n	800547e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2b0f      	cmp	r3, #15
 8005462:	d809      	bhi.n	8005478 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005464:	2200      	movs	r2, #0
 8005466:	6879      	ldr	r1, [r7, #4]
 8005468:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800546c:	f000 f937 	bl	80056de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005470:	4a0a      	ldr	r2, [pc, #40]	@ (800549c <HAL_InitTick+0x74>)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6013      	str	r3, [r2, #0]
 8005476:	e007      	b.n	8005488 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	73fb      	strb	r3, [r7, #15]
 800547c:	e004      	b.n	8005488 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	73fb      	strb	r3, [r7, #15]
 8005482:	e001      	b.n	8005488 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005488:	7bfb      	ldrb	r3, [r7, #15]
}
 800548a:	4618      	mov	r0, r3
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	20040060 	.word	0x20040060
 8005498:	2004002c 	.word	0x2004002c
 800549c:	2004005c 	.word	0x2004005c

080054a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80054a0:	b480      	push	{r7}
 80054a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80054a4:	4b06      	ldr	r3, [pc, #24]	@ (80054c0 <HAL_IncTick+0x20>)
 80054a6:	781b      	ldrb	r3, [r3, #0]
 80054a8:	461a      	mov	r2, r3
 80054aa:	4b06      	ldr	r3, [pc, #24]	@ (80054c4 <HAL_IncTick+0x24>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4413      	add	r3, r2
 80054b0:	4a04      	ldr	r2, [pc, #16]	@ (80054c4 <HAL_IncTick+0x24>)
 80054b2:	6013      	str	r3, [r2, #0]
}
 80054b4:	bf00      	nop
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	20040060 	.word	0x20040060
 80054c4:	200408e8 	.word	0x200408e8

080054c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80054c8:	b480      	push	{r7}
 80054ca:	af00      	add	r7, sp, #0
  return uwTick;
 80054cc:	4b03      	ldr	r3, [pc, #12]	@ (80054dc <HAL_GetTick+0x14>)
 80054ce:	681b      	ldr	r3, [r3, #0]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	200408e8 	.word	0x200408e8

080054e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80054e8:	f7ff ffee 	bl	80054c8 <HAL_GetTick>
 80054ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054f8:	d005      	beq.n	8005506 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80054fa:	4b0a      	ldr	r3, [pc, #40]	@ (8005524 <HAL_Delay+0x44>)
 80054fc:	781b      	ldrb	r3, [r3, #0]
 80054fe:	461a      	mov	r2, r3
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	4413      	add	r3, r2
 8005504:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005506:	bf00      	nop
 8005508:	f7ff ffde 	bl	80054c8 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	68fa      	ldr	r2, [r7, #12]
 8005514:	429a      	cmp	r2, r3
 8005516:	d8f7      	bhi.n	8005508 <HAL_Delay+0x28>
  {
  }
}
 8005518:	bf00      	nop
 800551a:	bf00      	nop
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
 8005522:	bf00      	nop
 8005524:	20040060 	.word	0x20040060

08005528 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f003 0307 	and.w	r3, r3, #7
 8005536:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005538:	4b0c      	ldr	r3, [pc, #48]	@ (800556c <__NVIC_SetPriorityGrouping+0x44>)
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800553e:	68ba      	ldr	r2, [r7, #8]
 8005540:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005544:	4013      	ands	r3, r2
 8005546:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005550:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005554:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800555a:	4a04      	ldr	r2, [pc, #16]	@ (800556c <__NVIC_SetPriorityGrouping+0x44>)
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	60d3      	str	r3, [r2, #12]
}
 8005560:	bf00      	nop
 8005562:	3714      	adds	r7, #20
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	e000ed00 	.word	0xe000ed00

08005570 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005570:	b480      	push	{r7}
 8005572:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005574:	4b04      	ldr	r3, [pc, #16]	@ (8005588 <__NVIC_GetPriorityGrouping+0x18>)
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	0a1b      	lsrs	r3, r3, #8
 800557a:	f003 0307 	and.w	r3, r3, #7
}
 800557e:	4618      	mov	r0, r3
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr
 8005588:	e000ed00 	.word	0xe000ed00

0800558c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	4603      	mov	r3, r0
 8005594:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800559a:	2b00      	cmp	r3, #0
 800559c:	db0b      	blt.n	80055b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800559e:	79fb      	ldrb	r3, [r7, #7]
 80055a0:	f003 021f 	and.w	r2, r3, #31
 80055a4:	4907      	ldr	r1, [pc, #28]	@ (80055c4 <__NVIC_EnableIRQ+0x38>)
 80055a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055aa:	095b      	lsrs	r3, r3, #5
 80055ac:	2001      	movs	r0, #1
 80055ae:	fa00 f202 	lsl.w	r2, r0, r2
 80055b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80055b6:	bf00      	nop
 80055b8:	370c      	adds	r7, #12
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	e000e100 	.word	0xe000e100

080055c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	4603      	mov	r3, r0
 80055d0:	6039      	str	r1, [r7, #0]
 80055d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	db0a      	blt.n	80055f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	b2da      	uxtb	r2, r3
 80055e0:	490c      	ldr	r1, [pc, #48]	@ (8005614 <__NVIC_SetPriority+0x4c>)
 80055e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e6:	0112      	lsls	r2, r2, #4
 80055e8:	b2d2      	uxtb	r2, r2
 80055ea:	440b      	add	r3, r1
 80055ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80055f0:	e00a      	b.n	8005608 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	b2da      	uxtb	r2, r3
 80055f6:	4908      	ldr	r1, [pc, #32]	@ (8005618 <__NVIC_SetPriority+0x50>)
 80055f8:	79fb      	ldrb	r3, [r7, #7]
 80055fa:	f003 030f 	and.w	r3, r3, #15
 80055fe:	3b04      	subs	r3, #4
 8005600:	0112      	lsls	r2, r2, #4
 8005602:	b2d2      	uxtb	r2, r2
 8005604:	440b      	add	r3, r1
 8005606:	761a      	strb	r2, [r3, #24]
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr
 8005614:	e000e100 	.word	0xe000e100
 8005618:	e000ed00 	.word	0xe000ed00

0800561c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800561c:	b480      	push	{r7}
 800561e:	b089      	sub	sp, #36	@ 0x24
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f003 0307 	and.w	r3, r3, #7
 800562e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	f1c3 0307 	rsb	r3, r3, #7
 8005636:	2b04      	cmp	r3, #4
 8005638:	bf28      	it	cs
 800563a:	2304      	movcs	r3, #4
 800563c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	3304      	adds	r3, #4
 8005642:	2b06      	cmp	r3, #6
 8005644:	d902      	bls.n	800564c <NVIC_EncodePriority+0x30>
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	3b03      	subs	r3, #3
 800564a:	e000      	b.n	800564e <NVIC_EncodePriority+0x32>
 800564c:	2300      	movs	r3, #0
 800564e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005650:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	fa02 f303 	lsl.w	r3, r2, r3
 800565a:	43da      	mvns	r2, r3
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	401a      	ands	r2, r3
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005664:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	fa01 f303 	lsl.w	r3, r1, r3
 800566e:	43d9      	mvns	r1, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005674:	4313      	orrs	r3, r2
         );
}
 8005676:	4618      	mov	r0, r3
 8005678:	3724      	adds	r7, #36	@ 0x24
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
	...

08005684 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	3b01      	subs	r3, #1
 8005690:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005694:	d301      	bcc.n	800569a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005696:	2301      	movs	r3, #1
 8005698:	e00f      	b.n	80056ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800569a:	4a0a      	ldr	r2, [pc, #40]	@ (80056c4 <SysTick_Config+0x40>)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	3b01      	subs	r3, #1
 80056a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056a2:	210f      	movs	r1, #15
 80056a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80056a8:	f7ff ff8e 	bl	80055c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056ac:	4b05      	ldr	r3, [pc, #20]	@ (80056c4 <SysTick_Config+0x40>)
 80056ae:	2200      	movs	r2, #0
 80056b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056b2:	4b04      	ldr	r3, [pc, #16]	@ (80056c4 <SysTick_Config+0x40>)
 80056b4:	2207      	movs	r2, #7
 80056b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	e000e010 	.word	0xe000e010

080056c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f7ff ff29 	bl	8005528 <__NVIC_SetPriorityGrouping>
}
 80056d6:	bf00      	nop
 80056d8:	3708      	adds	r7, #8
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b086      	sub	sp, #24
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	4603      	mov	r3, r0
 80056e6:	60b9      	str	r1, [r7, #8]
 80056e8:	607a      	str	r2, [r7, #4]
 80056ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80056ec:	2300      	movs	r3, #0
 80056ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80056f0:	f7ff ff3e 	bl	8005570 <__NVIC_GetPriorityGrouping>
 80056f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	68b9      	ldr	r1, [r7, #8]
 80056fa:	6978      	ldr	r0, [r7, #20]
 80056fc:	f7ff ff8e 	bl	800561c <NVIC_EncodePriority>
 8005700:	4602      	mov	r2, r0
 8005702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005706:	4611      	mov	r1, r2
 8005708:	4618      	mov	r0, r3
 800570a:	f7ff ff5d 	bl	80055c8 <__NVIC_SetPriority>
}
 800570e:	bf00      	nop
 8005710:	3718      	adds	r7, #24
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b082      	sub	sp, #8
 800571a:	af00      	add	r7, sp, #0
 800571c:	4603      	mov	r3, r0
 800571e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005724:	4618      	mov	r0, r3
 8005726:	f7ff ff31 	bl	800558c <__NVIC_EnableIRQ>
}
 800572a:	bf00      	nop
 800572c:	3708      	adds	r7, #8
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}

08005732 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005732:	b580      	push	{r7, lr}
 8005734:	b082      	sub	sp, #8
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f7ff ffa2 	bl	8005684 <SysTick_Config>
 8005740:	4603      	mov	r3, r0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3708      	adds	r7, #8
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
	...

0800574c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005756:	2300      	movs	r3, #0
 8005758:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800575a:	e166      	b.n	8005a2a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	2101      	movs	r1, #1
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	fa01 f303 	lsl.w	r3, r1, r3
 8005768:	4013      	ands	r3, r2
 800576a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2b00      	cmp	r3, #0
 8005770:	f000 8158 	beq.w	8005a24 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f003 0303 	and.w	r3, r3, #3
 800577c:	2b01      	cmp	r3, #1
 800577e:	d005      	beq.n	800578c <HAL_GPIO_Init+0x40>
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f003 0303 	and.w	r3, r3, #3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d130      	bne.n	80057ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	005b      	lsls	r3, r3, #1
 8005796:	2203      	movs	r2, #3
 8005798:	fa02 f303 	lsl.w	r3, r2, r3
 800579c:	43db      	mvns	r3, r3
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	4013      	ands	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	68da      	ldr	r2, [r3, #12]
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	005b      	lsls	r3, r3, #1
 80057ac:	fa02 f303 	lsl.w	r3, r2, r3
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	693a      	ldr	r2, [r7, #16]
 80057ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057c2:	2201      	movs	r2, #1
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ca:	43db      	mvns	r3, r3
 80057cc:	693a      	ldr	r2, [r7, #16]
 80057ce:	4013      	ands	r3, r2
 80057d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	091b      	lsrs	r3, r3, #4
 80057d8:	f003 0201 	and.w	r2, r3, #1
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	fa02 f303 	lsl.w	r3, r2, r3
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	693a      	ldr	r2, [r7, #16]
 80057ec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	f003 0303 	and.w	r3, r3, #3
 80057f6:	2b03      	cmp	r3, #3
 80057f8:	d017      	beq.n	800582a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	2203      	movs	r2, #3
 8005806:	fa02 f303 	lsl.w	r3, r2, r3
 800580a:	43db      	mvns	r3, r3
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	4013      	ands	r3, r2
 8005810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	689a      	ldr	r2, [r3, #8]
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	005b      	lsls	r3, r3, #1
 800581a:	fa02 f303 	lsl.w	r3, r2, r3
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	4313      	orrs	r3, r2
 8005822:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	f003 0303 	and.w	r3, r3, #3
 8005832:	2b02      	cmp	r3, #2
 8005834:	d123      	bne.n	800587e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	08da      	lsrs	r2, r3, #3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	3208      	adds	r2, #8
 800583e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005842:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	f003 0307 	and.w	r3, r3, #7
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	220f      	movs	r2, #15
 800584e:	fa02 f303 	lsl.w	r3, r2, r3
 8005852:	43db      	mvns	r3, r3
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	4013      	ands	r3, r2
 8005858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	691a      	ldr	r2, [r3, #16]
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	f003 0307 	and.w	r3, r3, #7
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	fa02 f303 	lsl.w	r3, r2, r3
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	4313      	orrs	r3, r2
 800586e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	08da      	lsrs	r2, r3, #3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	3208      	adds	r2, #8
 8005878:	6939      	ldr	r1, [r7, #16]
 800587a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	2203      	movs	r2, #3
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	43db      	mvns	r3, r3
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	4013      	ands	r3, r2
 8005894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	f003 0203 	and.w	r2, r3, #3
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	005b      	lsls	r3, r3, #1
 80058a2:	fa02 f303 	lsl.w	r3, r2, r3
 80058a6:	693a      	ldr	r2, [r7, #16]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f000 80b2 	beq.w	8005a24 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058c0:	4b61      	ldr	r3, [pc, #388]	@ (8005a48 <HAL_GPIO_Init+0x2fc>)
 80058c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058c4:	4a60      	ldr	r2, [pc, #384]	@ (8005a48 <HAL_GPIO_Init+0x2fc>)
 80058c6:	f043 0301 	orr.w	r3, r3, #1
 80058ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80058cc:	4b5e      	ldr	r3, [pc, #376]	@ (8005a48 <HAL_GPIO_Init+0x2fc>)
 80058ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058d0:	f003 0301 	and.w	r3, r3, #1
 80058d4:	60bb      	str	r3, [r7, #8]
 80058d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80058d8:	4a5c      	ldr	r2, [pc, #368]	@ (8005a4c <HAL_GPIO_Init+0x300>)
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	089b      	lsrs	r3, r3, #2
 80058de:	3302      	adds	r3, #2
 80058e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f003 0303 	and.w	r3, r3, #3
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	220f      	movs	r2, #15
 80058f0:	fa02 f303 	lsl.w	r3, r2, r3
 80058f4:	43db      	mvns	r3, r3
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	4013      	ands	r3, r2
 80058fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005902:	d02b      	beq.n	800595c <HAL_GPIO_Init+0x210>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4a52      	ldr	r2, [pc, #328]	@ (8005a50 <HAL_GPIO_Init+0x304>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d025      	beq.n	8005958 <HAL_GPIO_Init+0x20c>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a51      	ldr	r2, [pc, #324]	@ (8005a54 <HAL_GPIO_Init+0x308>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d01f      	beq.n	8005954 <HAL_GPIO_Init+0x208>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a50      	ldr	r2, [pc, #320]	@ (8005a58 <HAL_GPIO_Init+0x30c>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d019      	beq.n	8005950 <HAL_GPIO_Init+0x204>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a4f      	ldr	r2, [pc, #316]	@ (8005a5c <HAL_GPIO_Init+0x310>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d013      	beq.n	800594c <HAL_GPIO_Init+0x200>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a4e      	ldr	r2, [pc, #312]	@ (8005a60 <HAL_GPIO_Init+0x314>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d00d      	beq.n	8005948 <HAL_GPIO_Init+0x1fc>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a4d      	ldr	r2, [pc, #308]	@ (8005a64 <HAL_GPIO_Init+0x318>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d007      	beq.n	8005944 <HAL_GPIO_Init+0x1f8>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a4c      	ldr	r2, [pc, #304]	@ (8005a68 <HAL_GPIO_Init+0x31c>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d101      	bne.n	8005940 <HAL_GPIO_Init+0x1f4>
 800593c:	2307      	movs	r3, #7
 800593e:	e00e      	b.n	800595e <HAL_GPIO_Init+0x212>
 8005940:	2308      	movs	r3, #8
 8005942:	e00c      	b.n	800595e <HAL_GPIO_Init+0x212>
 8005944:	2306      	movs	r3, #6
 8005946:	e00a      	b.n	800595e <HAL_GPIO_Init+0x212>
 8005948:	2305      	movs	r3, #5
 800594a:	e008      	b.n	800595e <HAL_GPIO_Init+0x212>
 800594c:	2304      	movs	r3, #4
 800594e:	e006      	b.n	800595e <HAL_GPIO_Init+0x212>
 8005950:	2303      	movs	r3, #3
 8005952:	e004      	b.n	800595e <HAL_GPIO_Init+0x212>
 8005954:	2302      	movs	r3, #2
 8005956:	e002      	b.n	800595e <HAL_GPIO_Init+0x212>
 8005958:	2301      	movs	r3, #1
 800595a:	e000      	b.n	800595e <HAL_GPIO_Init+0x212>
 800595c:	2300      	movs	r3, #0
 800595e:	697a      	ldr	r2, [r7, #20]
 8005960:	f002 0203 	and.w	r2, r2, #3
 8005964:	0092      	lsls	r2, r2, #2
 8005966:	4093      	lsls	r3, r2
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	4313      	orrs	r3, r2
 800596c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800596e:	4937      	ldr	r1, [pc, #220]	@ (8005a4c <HAL_GPIO_Init+0x300>)
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	089b      	lsrs	r3, r3, #2
 8005974:	3302      	adds	r3, #2
 8005976:	693a      	ldr	r2, [r7, #16]
 8005978:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800597c:	4b3b      	ldr	r3, [pc, #236]	@ (8005a6c <HAL_GPIO_Init+0x320>)
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	43db      	mvns	r3, r3
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	4013      	ands	r3, r2
 800598a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d003      	beq.n	80059a0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	4313      	orrs	r3, r2
 800599e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80059a0:	4a32      	ldr	r2, [pc, #200]	@ (8005a6c <HAL_GPIO_Init+0x320>)
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80059a6:	4b31      	ldr	r3, [pc, #196]	@ (8005a6c <HAL_GPIO_Init+0x320>)
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	43db      	mvns	r3, r3
 80059b0:	693a      	ldr	r2, [r7, #16]
 80059b2:	4013      	ands	r3, r2
 80059b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d003      	beq.n	80059ca <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80059ca:	4a28      	ldr	r2, [pc, #160]	@ (8005a6c <HAL_GPIO_Init+0x320>)
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80059d0:	4b26      	ldr	r3, [pc, #152]	@ (8005a6c <HAL_GPIO_Init+0x320>)
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	43db      	mvns	r3, r3
 80059da:	693a      	ldr	r2, [r7, #16]
 80059dc:	4013      	ands	r3, r2
 80059de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d003      	beq.n	80059f4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80059f4:	4a1d      	ldr	r2, [pc, #116]	@ (8005a6c <HAL_GPIO_Init+0x320>)
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80059fa:	4b1c      	ldr	r3, [pc, #112]	@ (8005a6c <HAL_GPIO_Init+0x320>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	43db      	mvns	r3, r3
 8005a04:	693a      	ldr	r2, [r7, #16]
 8005a06:	4013      	ands	r3, r2
 8005a08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d003      	beq.n	8005a1e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a1e:	4a13      	ldr	r2, [pc, #76]	@ (8005a6c <HAL_GPIO_Init+0x320>)
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	3301      	adds	r3, #1
 8005a28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	fa22 f303 	lsr.w	r3, r2, r3
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	f47f ae91 	bne.w	800575c <HAL_GPIO_Init+0x10>
  }
}
 8005a3a:	bf00      	nop
 8005a3c:	bf00      	nop
 8005a3e:	371c      	adds	r7, #28
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	40021000 	.word	0x40021000
 8005a4c:	40010000 	.word	0x40010000
 8005a50:	48000400 	.word	0x48000400
 8005a54:	48000800 	.word	0x48000800
 8005a58:	48000c00 	.word	0x48000c00
 8005a5c:	48001000 	.word	0x48001000
 8005a60:	48001400 	.word	0x48001400
 8005a64:	48001800 	.word	0x48001800
 8005a68:	48001c00 	.word	0x48001c00
 8005a6c:	40010400 	.word	0x40010400

08005a70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	460b      	mov	r3, r1
 8005a7a:	807b      	strh	r3, [r7, #2]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a80:	787b      	ldrb	r3, [r7, #1]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d003      	beq.n	8005a8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a86:	887a      	ldrh	r2, [r7, #2]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005a8c:	e002      	b.n	8005a94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a8e:	887a      	ldrh	r2, [r7, #2]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005aaa:	4b08      	ldr	r3, [pc, #32]	@ (8005acc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005aac:	695a      	ldr	r2, [r3, #20]
 8005aae:	88fb      	ldrh	r3, [r7, #6]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d006      	beq.n	8005ac4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ab6:	4a05      	ldr	r2, [pc, #20]	@ (8005acc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ab8:	88fb      	ldrh	r3, [r7, #6]
 8005aba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005abc:	88fb      	ldrh	r3, [r7, #6]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7fb fcf0 	bl	80014a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ac4:	bf00      	nop
 8005ac6:	3708      	adds	r7, #8
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	40010400 	.word	0x40010400

08005ad0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b082      	sub	sp, #8
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d101      	bne.n	8005ae2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e08d      	b.n	8005bfe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d106      	bne.n	8005afc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7fd fdfa 	bl	80036f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2224      	movs	r2, #36	@ 0x24
 8005b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f022 0201 	bic.w	r2, r2, #1
 8005b12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b20:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	689a      	ldr	r2, [r3, #8]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b30:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d107      	bne.n	8005b4a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	689a      	ldr	r2, [r3, #8]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b46:	609a      	str	r2, [r3, #8]
 8005b48:	e006      	b.n	8005b58 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	689a      	ldr	r2, [r3, #8]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005b56:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d108      	bne.n	8005b72 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	685a      	ldr	r2, [r3, #4]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b6e:	605a      	str	r2, [r3, #4]
 8005b70:	e007      	b.n	8005b82 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	685a      	ldr	r2, [r3, #4]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	6812      	ldr	r2, [r2, #0]
 8005b8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005b90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68da      	ldr	r2, [r3, #12]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ba4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	691a      	ldr	r2, [r3, #16]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	69d9      	ldr	r1, [r3, #28]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a1a      	ldr	r2, [r3, #32]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	430a      	orrs	r2, r1
 8005bce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f042 0201 	orr.w	r2, r2, #1
 8005bde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
	...

08005c08 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b088      	sub	sp, #32
 8005c0c:	af02      	add	r7, sp, #8
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	607a      	str	r2, [r7, #4]
 8005c12:	461a      	mov	r2, r3
 8005c14:	460b      	mov	r3, r1
 8005c16:	817b      	strh	r3, [r7, #10]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	2b20      	cmp	r3, #32
 8005c26:	f040 80fd 	bne.w	8005e24 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d101      	bne.n	8005c38 <HAL_I2C_Master_Transmit+0x30>
 8005c34:	2302      	movs	r3, #2
 8005c36:	e0f6      	b.n	8005e26 <HAL_I2C_Master_Transmit+0x21e>
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c40:	f7ff fc42 	bl	80054c8 <HAL_GetTick>
 8005c44:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	2319      	movs	r3, #25
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c52:	68f8      	ldr	r0, [r7, #12]
 8005c54:	f000 fa0a 	bl	800606c <I2C_WaitOnFlagUntilTimeout>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d001      	beq.n	8005c62 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e0e1      	b.n	8005e26 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2221      	movs	r2, #33	@ 0x21
 8005c66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2210      	movs	r2, #16
 8005c6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	893a      	ldrh	r2, [r7, #8]
 8005c82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	2bff      	cmp	r3, #255	@ 0xff
 8005c92:	d906      	bls.n	8005ca2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	22ff      	movs	r2, #255	@ 0xff
 8005c98:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005c9a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005c9e:	617b      	str	r3, [r7, #20]
 8005ca0:	e007      	b.n	8005cb2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005cac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005cb0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d024      	beq.n	8005d04 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cbe:	781a      	ldrb	r2, [r3, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	b29a      	uxth	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	b29a      	uxth	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	b2da      	uxtb	r2, r3
 8005cf4:	8979      	ldrh	r1, [r7, #10]
 8005cf6:	4b4e      	ldr	r3, [pc, #312]	@ (8005e30 <HAL_I2C_Master_Transmit+0x228>)
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f000 fc05 	bl	800650c <I2C_TransferConfig>
 8005d02:	e066      	b.n	8005dd2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d08:	b2da      	uxtb	r2, r3
 8005d0a:	8979      	ldrh	r1, [r7, #10]
 8005d0c:	4b48      	ldr	r3, [pc, #288]	@ (8005e30 <HAL_I2C_Master_Transmit+0x228>)
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	68f8      	ldr	r0, [r7, #12]
 8005d14:	f000 fbfa 	bl	800650c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005d18:	e05b      	b.n	8005dd2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d1a:	693a      	ldr	r2, [r7, #16]
 8005d1c:	6a39      	ldr	r1, [r7, #32]
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 f9fd 	bl	800611e <I2C_WaitOnTXISFlagUntilTimeout>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d001      	beq.n	8005d2e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e07b      	b.n	8005e26 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d32:	781a      	ldrb	r2, [r3, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3e:	1c5a      	adds	r2, r3, #1
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d034      	beq.n	8005dd2 <HAL_I2C_Master_Transmit+0x1ca>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d130      	bne.n	8005dd2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	9300      	str	r3, [sp, #0]
 8005d74:	6a3b      	ldr	r3, [r7, #32]
 8005d76:	2200      	movs	r2, #0
 8005d78:	2180      	movs	r1, #128	@ 0x80
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	f000 f976 	bl	800606c <I2C_WaitOnFlagUntilTimeout>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d001      	beq.n	8005d8a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e04d      	b.n	8005e26 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	2bff      	cmp	r3, #255	@ 0xff
 8005d92:	d90e      	bls.n	8005db2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	22ff      	movs	r2, #255	@ 0xff
 8005d98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d9e:	b2da      	uxtb	r2, r3
 8005da0:	8979      	ldrh	r1, [r7, #10]
 8005da2:	2300      	movs	r3, #0
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005daa:	68f8      	ldr	r0, [r7, #12]
 8005dac:	f000 fbae 	bl	800650c <I2C_TransferConfig>
 8005db0:	e00f      	b.n	8005dd2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db6:	b29a      	uxth	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dc0:	b2da      	uxtb	r2, r3
 8005dc2:	8979      	ldrh	r1, [r7, #10]
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	9300      	str	r3, [sp, #0]
 8005dc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005dcc:	68f8      	ldr	r0, [r7, #12]
 8005dce:	f000 fb9d 	bl	800650c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d19e      	bne.n	8005d1a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	6a39      	ldr	r1, [r7, #32]
 8005de0:	68f8      	ldr	r0, [r7, #12]
 8005de2:	f000 f9e3 	bl	80061ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d001      	beq.n	8005df0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e01a      	b.n	8005e26 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2220      	movs	r2, #32
 8005df6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6859      	ldr	r1, [r3, #4]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	4b0c      	ldr	r3, [pc, #48]	@ (8005e34 <HAL_I2C_Master_Transmit+0x22c>)
 8005e04:	400b      	ands	r3, r1
 8005e06:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e20:	2300      	movs	r3, #0
 8005e22:	e000      	b.n	8005e26 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005e24:	2302      	movs	r3, #2
  }
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3718      	adds	r7, #24
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	80002000 	.word	0x80002000
 8005e34:	fe00e800 	.word	0xfe00e800

08005e38 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b088      	sub	sp, #32
 8005e3c:	af02      	add	r7, sp, #8
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	607a      	str	r2, [r7, #4]
 8005e42:	461a      	mov	r2, r3
 8005e44:	460b      	mov	r3, r1
 8005e46:	817b      	strh	r3, [r7, #10]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	2b20      	cmp	r3, #32
 8005e56:	f040 80db 	bne.w	8006010 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d101      	bne.n	8005e68 <HAL_I2C_Master_Receive+0x30>
 8005e64:	2302      	movs	r3, #2
 8005e66:	e0d4      	b.n	8006012 <HAL_I2C_Master_Receive+0x1da>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005e70:	f7ff fb2a 	bl	80054c8 <HAL_GetTick>
 8005e74:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	2319      	movs	r3, #25
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f000 f8f2 	bl	800606c <I2C_WaitOnFlagUntilTimeout>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d001      	beq.n	8005e92 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e0bf      	b.n	8006012 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2222      	movs	r2, #34	@ 0x22
 8005e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2210      	movs	r2, #16
 8005e9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	893a      	ldrh	r2, [r7, #8]
 8005eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	2bff      	cmp	r3, #255	@ 0xff
 8005ec2:	d90e      	bls.n	8005ee2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	8979      	ldrh	r1, [r7, #10]
 8005ed2:	4b52      	ldr	r3, [pc, #328]	@ (800601c <HAL_I2C_Master_Receive+0x1e4>)
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f000 fb16 	bl	800650c <I2C_TransferConfig>
 8005ee0:	e06d      	b.n	8005fbe <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ef0:	b2da      	uxtb	r2, r3
 8005ef2:	8979      	ldrh	r1, [r7, #10]
 8005ef4:	4b49      	ldr	r3, [pc, #292]	@ (800601c <HAL_I2C_Master_Receive+0x1e4>)
 8005ef6:	9300      	str	r3, [sp, #0]
 8005ef8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f000 fb05 	bl	800650c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005f02:	e05c      	b.n	8005fbe <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	6a39      	ldr	r1, [r7, #32]
 8005f08:	68f8      	ldr	r0, [r7, #12]
 8005f0a:	f000 f993 	bl	8006234 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d001      	beq.n	8005f18 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e07c      	b.n	8006012 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f22:	b2d2      	uxtb	r2, r2
 8005f24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f2a:	1c5a      	adds	r2, r3, #1
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f34:	3b01      	subs	r3, #1
 8005f36:	b29a      	uxth	r2, r3
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	3b01      	subs	r3, #1
 8005f44:	b29a      	uxth	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d034      	beq.n	8005fbe <HAL_I2C_Master_Receive+0x186>
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d130      	bne.n	8005fbe <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	6a3b      	ldr	r3, [r7, #32]
 8005f62:	2200      	movs	r2, #0
 8005f64:	2180      	movs	r1, #128	@ 0x80
 8005f66:	68f8      	ldr	r0, [r7, #12]
 8005f68:	f000 f880 	bl	800606c <I2C_WaitOnFlagUntilTimeout>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d001      	beq.n	8005f76 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e04d      	b.n	8006012 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	2bff      	cmp	r3, #255	@ 0xff
 8005f7e:	d90e      	bls.n	8005f9e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	22ff      	movs	r2, #255	@ 0xff
 8005f84:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f8a:	b2da      	uxtb	r2, r3
 8005f8c:	8979      	ldrh	r1, [r7, #10]
 8005f8e:	2300      	movs	r3, #0
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f000 fab8 	bl	800650c <I2C_TransferConfig>
 8005f9c:	e00f      	b.n	8005fbe <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fac:	b2da      	uxtb	r2, r3
 8005fae:	8979      	ldrh	r1, [r7, #10]
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005fb8:	68f8      	ldr	r0, [r7, #12]
 8005fba:	f000 faa7 	bl	800650c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d19d      	bne.n	8005f04 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	6a39      	ldr	r1, [r7, #32]
 8005fcc:	68f8      	ldr	r0, [r7, #12]
 8005fce:	f000 f8ed 	bl	80061ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d001      	beq.n	8005fdc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e01a      	b.n	8006012 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2220      	movs	r2, #32
 8005fe2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6859      	ldr	r1, [r3, #4]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	4b0c      	ldr	r3, [pc, #48]	@ (8006020 <HAL_I2C_Master_Receive+0x1e8>)
 8005ff0:	400b      	ands	r3, r1
 8005ff2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2200      	movs	r2, #0
 8006008:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800600c:	2300      	movs	r3, #0
 800600e:	e000      	b.n	8006012 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006010:	2302      	movs	r3, #2
  }
}
 8006012:	4618      	mov	r0, r3
 8006014:	3718      	adds	r7, #24
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	80002400 	.word	0x80002400
 8006020:	fe00e800 	.word	0xfe00e800

08006024 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	f003 0302 	and.w	r3, r3, #2
 8006036:	2b02      	cmp	r3, #2
 8006038:	d103      	bne.n	8006042 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	2200      	movs	r2, #0
 8006040:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	f003 0301 	and.w	r3, r3, #1
 800604c:	2b01      	cmp	r3, #1
 800604e:	d007      	beq.n	8006060 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	699a      	ldr	r2, [r3, #24]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f042 0201 	orr.w	r2, r2, #1
 800605e:	619a      	str	r2, [r3, #24]
  }
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	603b      	str	r3, [r7, #0]
 8006078:	4613      	mov	r3, r2
 800607a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800607c:	e03b      	b.n	80060f6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800607e:	69ba      	ldr	r2, [r7, #24]
 8006080:	6839      	ldr	r1, [r7, #0]
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	f000 f962 	bl	800634c <I2C_IsErrorOccurred>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e041      	b.n	8006116 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006098:	d02d      	beq.n	80060f6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800609a:	f7ff fa15 	bl	80054c8 <HAL_GetTick>
 800609e:	4602      	mov	r2, r0
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d302      	bcc.n	80060b0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d122      	bne.n	80060f6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	699a      	ldr	r2, [r3, #24]
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	4013      	ands	r3, r2
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	429a      	cmp	r2, r3
 80060be:	bf0c      	ite	eq
 80060c0:	2301      	moveq	r3, #1
 80060c2:	2300      	movne	r3, #0
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	461a      	mov	r2, r3
 80060c8:	79fb      	ldrb	r3, [r7, #7]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d113      	bne.n	80060f6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060d2:	f043 0220 	orr.w	r2, r3, #32
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2220      	movs	r2, #32
 80060de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e00f      	b.n	8006116 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	699a      	ldr	r2, [r3, #24]
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	4013      	ands	r3, r2
 8006100:	68ba      	ldr	r2, [r7, #8]
 8006102:	429a      	cmp	r2, r3
 8006104:	bf0c      	ite	eq
 8006106:	2301      	moveq	r3, #1
 8006108:	2300      	movne	r3, #0
 800610a:	b2db      	uxtb	r3, r3
 800610c:	461a      	mov	r2, r3
 800610e:	79fb      	ldrb	r3, [r7, #7]
 8006110:	429a      	cmp	r2, r3
 8006112:	d0b4      	beq.n	800607e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006114:	2300      	movs	r3, #0
}
 8006116:	4618      	mov	r0, r3
 8006118:	3710      	adds	r7, #16
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}

0800611e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b084      	sub	sp, #16
 8006122:	af00      	add	r7, sp, #0
 8006124:	60f8      	str	r0, [r7, #12]
 8006126:	60b9      	str	r1, [r7, #8]
 8006128:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800612a:	e033      	b.n	8006194 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	68b9      	ldr	r1, [r7, #8]
 8006130:	68f8      	ldr	r0, [r7, #12]
 8006132:	f000 f90b 	bl	800634c <I2C_IsErrorOccurred>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d001      	beq.n	8006140 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e031      	b.n	80061a4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006146:	d025      	beq.n	8006194 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006148:	f7ff f9be 	bl	80054c8 <HAL_GetTick>
 800614c:	4602      	mov	r2, r0
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	1ad3      	subs	r3, r2, r3
 8006152:	68ba      	ldr	r2, [r7, #8]
 8006154:	429a      	cmp	r2, r3
 8006156:	d302      	bcc.n	800615e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d11a      	bne.n	8006194 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	699b      	ldr	r3, [r3, #24]
 8006164:	f003 0302 	and.w	r3, r3, #2
 8006168:	2b02      	cmp	r3, #2
 800616a:	d013      	beq.n	8006194 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006170:	f043 0220 	orr.w	r2, r3, #32
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2220      	movs	r2, #32
 800617c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2200      	movs	r2, #0
 800618c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e007      	b.n	80061a4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	f003 0302 	and.w	r3, r3, #2
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d1c4      	bne.n	800612c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3710      	adds	r7, #16
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061b8:	e02f      	b.n	800621a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	68b9      	ldr	r1, [r7, #8]
 80061be:	68f8      	ldr	r0, [r7, #12]
 80061c0:	f000 f8c4 	bl	800634c <I2C_IsErrorOccurred>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d001      	beq.n	80061ce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e02d      	b.n	800622a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ce:	f7ff f97b 	bl	80054c8 <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	68ba      	ldr	r2, [r7, #8]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d302      	bcc.n	80061e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d11a      	bne.n	800621a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	699b      	ldr	r3, [r3, #24]
 80061ea:	f003 0320 	and.w	r3, r3, #32
 80061ee:	2b20      	cmp	r3, #32
 80061f0:	d013      	beq.n	800621a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061f6:	f043 0220 	orr.w	r2, r3, #32
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2220      	movs	r2, #32
 8006202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2200      	movs	r2, #0
 800620a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e007      	b.n	800622a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	699b      	ldr	r3, [r3, #24]
 8006220:	f003 0320 	and.w	r3, r3, #32
 8006224:	2b20      	cmp	r3, #32
 8006226:	d1c8      	bne.n	80061ba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
	...

08006234 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b086      	sub	sp, #24
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006240:	2300      	movs	r3, #0
 8006242:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006244:	e071      	b.n	800632a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	68b9      	ldr	r1, [r7, #8]
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f000 f87e 	bl	800634c <I2C_IsErrorOccurred>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	699b      	ldr	r3, [r3, #24]
 8006260:	f003 0320 	and.w	r3, r3, #32
 8006264:	2b20      	cmp	r3, #32
 8006266:	d13b      	bne.n	80062e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8006268:	7dfb      	ldrb	r3, [r7, #23]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d138      	bne.n	80062e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	f003 0304 	and.w	r3, r3, #4
 8006278:	2b04      	cmp	r3, #4
 800627a:	d105      	bne.n	8006288 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006280:	2b00      	cmp	r3, #0
 8006282:	d001      	beq.n	8006288 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006284:	2300      	movs	r3, #0
 8006286:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	699b      	ldr	r3, [r3, #24]
 800628e:	f003 0310 	and.w	r3, r3, #16
 8006292:	2b10      	cmp	r3, #16
 8006294:	d121      	bne.n	80062da <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2210      	movs	r2, #16
 800629c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2204      	movs	r2, #4
 80062a2:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2220      	movs	r2, #32
 80062aa:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	6859      	ldr	r1, [r3, #4]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	4b24      	ldr	r3, [pc, #144]	@ (8006348 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80062b8:	400b      	ands	r3, r1
 80062ba:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2220      	movs	r2, #32
 80062c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2200      	movs	r2, #0
 80062d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	75fb      	strb	r3, [r7, #23]
 80062d8:	e002      	b.n	80062e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80062e0:	f7ff f8f2 	bl	80054c8 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d302      	bcc.n	80062f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d119      	bne.n	800632a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80062f6:	7dfb      	ldrb	r3, [r7, #23]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d116      	bne.n	800632a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	699b      	ldr	r3, [r3, #24]
 8006302:	f003 0304 	and.w	r3, r3, #4
 8006306:	2b04      	cmp	r3, #4
 8006308:	d00f      	beq.n	800632a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800630e:	f043 0220 	orr.w	r2, r3, #32
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2220      	movs	r2, #32
 800631a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2200      	movs	r2, #0
 8006322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	f003 0304 	and.w	r3, r3, #4
 8006334:	2b04      	cmp	r3, #4
 8006336:	d002      	beq.n	800633e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8006338:	7dfb      	ldrb	r3, [r7, #23]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d083      	beq.n	8006246 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800633e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006340:	4618      	mov	r0, r3
 8006342:	3718      	adds	r7, #24
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	fe00e800 	.word	0xfe00e800

0800634c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b08a      	sub	sp, #40	@ 0x28
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006358:	2300      	movs	r3, #0
 800635a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	699b      	ldr	r3, [r3, #24]
 8006364:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006366:	2300      	movs	r3, #0
 8006368:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800636e:	69bb      	ldr	r3, [r7, #24]
 8006370:	f003 0310 	and.w	r3, r3, #16
 8006374:	2b00      	cmp	r3, #0
 8006376:	d068      	beq.n	800644a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2210      	movs	r2, #16
 800637e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006380:	e049      	b.n	8006416 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006388:	d045      	beq.n	8006416 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800638a:	f7ff f89d 	bl	80054c8 <HAL_GetTick>
 800638e:	4602      	mov	r2, r0
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	429a      	cmp	r2, r3
 8006398:	d302      	bcc.n	80063a0 <I2C_IsErrorOccurred+0x54>
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d13a      	bne.n	8006416 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063b2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063c2:	d121      	bne.n	8006408 <I2C_IsErrorOccurred+0xbc>
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063ca:	d01d      	beq.n	8006408 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80063cc:	7cfb      	ldrb	r3, [r7, #19]
 80063ce:	2b20      	cmp	r3, #32
 80063d0:	d01a      	beq.n	8006408 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063e0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80063e2:	f7ff f871 	bl	80054c8 <HAL_GetTick>
 80063e6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80063e8:	e00e      	b.n	8006408 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80063ea:	f7ff f86d 	bl	80054c8 <HAL_GetTick>
 80063ee:	4602      	mov	r2, r0
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	2b19      	cmp	r3, #25
 80063f6:	d907      	bls.n	8006408 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80063f8:	6a3b      	ldr	r3, [r7, #32]
 80063fa:	f043 0320 	orr.w	r3, r3, #32
 80063fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006406:	e006      	b.n	8006416 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	699b      	ldr	r3, [r3, #24]
 800640e:	f003 0320 	and.w	r3, r3, #32
 8006412:	2b20      	cmp	r3, #32
 8006414:	d1e9      	bne.n	80063ea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	699b      	ldr	r3, [r3, #24]
 800641c:	f003 0320 	and.w	r3, r3, #32
 8006420:	2b20      	cmp	r3, #32
 8006422:	d003      	beq.n	800642c <I2C_IsErrorOccurred+0xe0>
 8006424:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006428:	2b00      	cmp	r3, #0
 800642a:	d0aa      	beq.n	8006382 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800642c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006430:	2b00      	cmp	r3, #0
 8006432:	d103      	bne.n	800643c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2220      	movs	r2, #32
 800643a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	f043 0304 	orr.w	r3, r3, #4
 8006442:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	699b      	ldr	r3, [r3, #24]
 8006450:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006458:	2b00      	cmp	r3, #0
 800645a:	d00b      	beq.n	8006474 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	f043 0301 	orr.w	r3, r3, #1
 8006462:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800646c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800647a:	2b00      	cmp	r3, #0
 800647c:	d00b      	beq.n	8006496 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800647e:	6a3b      	ldr	r3, [r7, #32]
 8006480:	f043 0308 	orr.w	r3, r3, #8
 8006484:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800648e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800649c:	2b00      	cmp	r3, #0
 800649e:	d00b      	beq.n	80064b8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80064a0:	6a3b      	ldr	r3, [r7, #32]
 80064a2:	f043 0302 	orr.w	r3, r3, #2
 80064a6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80064b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d01c      	beq.n	80064fa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f7ff fdaf 	bl	8006024 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	6859      	ldr	r1, [r3, #4]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	4b0d      	ldr	r3, [pc, #52]	@ (8006508 <I2C_IsErrorOccurred+0x1bc>)
 80064d2:	400b      	ands	r3, r1
 80064d4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064da:	6a3b      	ldr	r3, [r7, #32]
 80064dc:	431a      	orrs	r2, r3
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2220      	movs	r2, #32
 80064e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80064fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3728      	adds	r7, #40	@ 0x28
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	fe00e800 	.word	0xfe00e800

0800650c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800650c:	b480      	push	{r7}
 800650e:	b087      	sub	sp, #28
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	607b      	str	r3, [r7, #4]
 8006516:	460b      	mov	r3, r1
 8006518:	817b      	strh	r3, [r7, #10]
 800651a:	4613      	mov	r3, r2
 800651c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800651e:	897b      	ldrh	r3, [r7, #10]
 8006520:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006524:	7a7b      	ldrb	r3, [r7, #9]
 8006526:	041b      	lsls	r3, r3, #16
 8006528:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800652c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006532:	6a3b      	ldr	r3, [r7, #32]
 8006534:	4313      	orrs	r3, r2
 8006536:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800653a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	685a      	ldr	r2, [r3, #4]
 8006542:	6a3b      	ldr	r3, [r7, #32]
 8006544:	0d5b      	lsrs	r3, r3, #21
 8006546:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800654a:	4b08      	ldr	r3, [pc, #32]	@ (800656c <I2C_TransferConfig+0x60>)
 800654c:	430b      	orrs	r3, r1
 800654e:	43db      	mvns	r3, r3
 8006550:	ea02 0103 	and.w	r1, r2, r3
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	697a      	ldr	r2, [r7, #20]
 800655a:	430a      	orrs	r2, r1
 800655c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800655e:	bf00      	nop
 8006560:	371c      	adds	r7, #28
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	03ff63ff 	.word	0x03ff63ff

08006570 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006580:	b2db      	uxtb	r3, r3
 8006582:	2b20      	cmp	r3, #32
 8006584:	d138      	bne.n	80065f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800658c:	2b01      	cmp	r3, #1
 800658e:	d101      	bne.n	8006594 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006590:	2302      	movs	r3, #2
 8006592:	e032      	b.n	80065fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2224      	movs	r2, #36	@ 0x24
 80065a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f022 0201 	bic.w	r2, r2, #1
 80065b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80065c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	6819      	ldr	r1, [r3, #0]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	430a      	orrs	r2, r1
 80065d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f042 0201 	orr.w	r2, r2, #1
 80065e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2220      	movs	r2, #32
 80065e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80065f4:	2300      	movs	r3, #0
 80065f6:	e000      	b.n	80065fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80065f8:	2302      	movs	r3, #2
  }
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	370c      	adds	r7, #12
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006606:	b480      	push	{r7}
 8006608:	b085      	sub	sp, #20
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
 800660e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b20      	cmp	r3, #32
 800661a:	d139      	bne.n	8006690 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006622:	2b01      	cmp	r3, #1
 8006624:	d101      	bne.n	800662a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006626:	2302      	movs	r3, #2
 8006628:	e033      	b.n	8006692 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2201      	movs	r2, #1
 800662e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2224      	movs	r2, #36	@ 0x24
 8006636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f022 0201 	bic.w	r2, r2, #1
 8006648:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006658:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	021b      	lsls	r3, r3, #8
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	4313      	orrs	r3, r2
 8006662:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0201 	orr.w	r2, r2, #1
 800667a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2220      	movs	r2, #32
 8006680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800668c:	2300      	movs	r3, #0
 800668e:	e000      	b.n	8006692 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006690:	2302      	movs	r3, #2
  }
}
 8006692:	4618      	mov	r0, r3
 8006694:	3714      	adds	r7, #20
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
	...

080066a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80066a0:	b480      	push	{r7}
 80066a2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80066a4:	4b0d      	ldr	r3, [pc, #52]	@ (80066dc <HAL_PWREx_GetVoltageRange+0x3c>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80066ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066b0:	d102      	bne.n	80066b8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80066b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80066b6:	e00b      	b.n	80066d0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80066b8:	4b08      	ldr	r3, [pc, #32]	@ (80066dc <HAL_PWREx_GetVoltageRange+0x3c>)
 80066ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066c6:	d102      	bne.n	80066ce <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80066c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066cc:	e000      	b.n	80066d0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80066ce:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	40007000 	.word	0x40007000

080066e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d141      	bne.n	8006772 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80066ee:	4b4b      	ldr	r3, [pc, #300]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80066f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066fa:	d131      	bne.n	8006760 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80066fc:	4b47      	ldr	r3, [pc, #284]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006702:	4a46      	ldr	r2, [pc, #280]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006708:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800670c:	4b43      	ldr	r3, [pc, #268]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006714:	4a41      	ldr	r2, [pc, #260]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006716:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800671a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800671c:	4b40      	ldr	r3, [pc, #256]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2232      	movs	r2, #50	@ 0x32
 8006722:	fb02 f303 	mul.w	r3, r2, r3
 8006726:	4a3f      	ldr	r2, [pc, #252]	@ (8006824 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006728:	fba2 2303 	umull	r2, r3, r2, r3
 800672c:	0c9b      	lsrs	r3, r3, #18
 800672e:	3301      	adds	r3, #1
 8006730:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006732:	e002      	b.n	800673a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	3b01      	subs	r3, #1
 8006738:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800673a:	4b38      	ldr	r3, [pc, #224]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006742:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006746:	d102      	bne.n	800674e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1f2      	bne.n	8006734 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800674e:	4b33      	ldr	r3, [pc, #204]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006750:	695b      	ldr	r3, [r3, #20]
 8006752:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800675a:	d158      	bne.n	800680e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e057      	b.n	8006810 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006760:	4b2e      	ldr	r3, [pc, #184]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006766:	4a2d      	ldr	r2, [pc, #180]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006768:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800676c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006770:	e04d      	b.n	800680e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006778:	d141      	bne.n	80067fe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800677a:	4b28      	ldr	r3, [pc, #160]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006782:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006786:	d131      	bne.n	80067ec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006788:	4b24      	ldr	r3, [pc, #144]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800678a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800678e:	4a23      	ldr	r2, [pc, #140]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006794:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006798:	4b20      	ldr	r3, [pc, #128]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80067a0:	4a1e      	ldr	r2, [pc, #120]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80067a8:	4b1d      	ldr	r3, [pc, #116]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2232      	movs	r2, #50	@ 0x32
 80067ae:	fb02 f303 	mul.w	r3, r2, r3
 80067b2:	4a1c      	ldr	r2, [pc, #112]	@ (8006824 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80067b4:	fba2 2303 	umull	r2, r3, r2, r3
 80067b8:	0c9b      	lsrs	r3, r3, #18
 80067ba:	3301      	adds	r3, #1
 80067bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067be:	e002      	b.n	80067c6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	3b01      	subs	r3, #1
 80067c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067c6:	4b15      	ldr	r3, [pc, #84]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067c8:	695b      	ldr	r3, [r3, #20]
 80067ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067d2:	d102      	bne.n	80067da <HAL_PWREx_ControlVoltageScaling+0xfa>
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d1f2      	bne.n	80067c0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80067da:	4b10      	ldr	r3, [pc, #64]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067dc:	695b      	ldr	r3, [r3, #20]
 80067de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067e6:	d112      	bne.n	800680e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80067e8:	2303      	movs	r3, #3
 80067ea:	e011      	b.n	8006810 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067ec:	4b0b      	ldr	r3, [pc, #44]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067f2:	4a0a      	ldr	r2, [pc, #40]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80067fc:	e007      	b.n	800680e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80067fe:	4b07      	ldr	r3, [pc, #28]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006806:	4a05      	ldr	r2, [pc, #20]	@ (800681c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006808:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800680c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800680e:	2300      	movs	r3, #0
}
 8006810:	4618      	mov	r0, r3
 8006812:	3714      	adds	r7, #20
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr
 800681c:	40007000 	.word	0x40007000
 8006820:	2004002c 	.word	0x2004002c
 8006824:	431bde83 	.word	0x431bde83

08006828 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8006828:	b480      	push	{r7}
 800682a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800682c:	4b05      	ldr	r3, [pc, #20]	@ (8006844 <HAL_PWREx_EnableVddIO2+0x1c>)
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	4a04      	ldr	r2, [pc, #16]	@ (8006844 <HAL_PWREx_EnableVddIO2+0x1c>)
 8006832:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006836:	6053      	str	r3, [r2, #4]
}
 8006838:	bf00      	nop
 800683a:	46bd      	mov	sp, r7
 800683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006840:	4770      	bx	lr
 8006842:	bf00      	nop
 8006844:	40007000 	.word	0x40007000

08006848 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b088      	sub	sp, #32
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d102      	bne.n	800685c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	f000 bc08 	b.w	800706c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800685c:	4b96      	ldr	r3, [pc, #600]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	f003 030c 	and.w	r3, r3, #12
 8006864:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006866:	4b94      	ldr	r3, [pc, #592]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	f003 0303 	and.w	r3, r3, #3
 800686e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0310 	and.w	r3, r3, #16
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 80e4 	beq.w	8006a46 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d007      	beq.n	8006894 <HAL_RCC_OscConfig+0x4c>
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	2b0c      	cmp	r3, #12
 8006888:	f040 808b 	bne.w	80069a2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	2b01      	cmp	r3, #1
 8006890:	f040 8087 	bne.w	80069a2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006894:	4b88      	ldr	r3, [pc, #544]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0302 	and.w	r3, r3, #2
 800689c:	2b00      	cmp	r3, #0
 800689e:	d005      	beq.n	80068ac <HAL_RCC_OscConfig+0x64>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	699b      	ldr	r3, [r3, #24]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d101      	bne.n	80068ac <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e3df      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a1a      	ldr	r2, [r3, #32]
 80068b0:	4b81      	ldr	r3, [pc, #516]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0308 	and.w	r3, r3, #8
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d004      	beq.n	80068c6 <HAL_RCC_OscConfig+0x7e>
 80068bc:	4b7e      	ldr	r3, [pc, #504]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068c4:	e005      	b.n	80068d2 <HAL_RCC_OscConfig+0x8a>
 80068c6:	4b7c      	ldr	r3, [pc, #496]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068cc:	091b      	lsrs	r3, r3, #4
 80068ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d223      	bcs.n	800691e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6a1b      	ldr	r3, [r3, #32]
 80068da:	4618      	mov	r0, r3
 80068dc:	f000 fdcc 	bl	8007478 <RCC_SetFlashLatencyFromMSIRange>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d001      	beq.n	80068ea <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e3c0      	b.n	800706c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80068ea:	4b73      	ldr	r3, [pc, #460]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a72      	ldr	r2, [pc, #456]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068f0:	f043 0308 	orr.w	r3, r3, #8
 80068f4:	6013      	str	r3, [r2, #0]
 80068f6:	4b70      	ldr	r3, [pc, #448]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a1b      	ldr	r3, [r3, #32]
 8006902:	496d      	ldr	r1, [pc, #436]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006904:	4313      	orrs	r3, r2
 8006906:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006908:	4b6b      	ldr	r3, [pc, #428]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	021b      	lsls	r3, r3, #8
 8006916:	4968      	ldr	r1, [pc, #416]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006918:	4313      	orrs	r3, r2
 800691a:	604b      	str	r3, [r1, #4]
 800691c:	e025      	b.n	800696a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800691e:	4b66      	ldr	r3, [pc, #408]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a65      	ldr	r2, [pc, #404]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006924:	f043 0308 	orr.w	r3, r3, #8
 8006928:	6013      	str	r3, [r2, #0]
 800692a:	4b63      	ldr	r3, [pc, #396]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a1b      	ldr	r3, [r3, #32]
 8006936:	4960      	ldr	r1, [pc, #384]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006938:	4313      	orrs	r3, r2
 800693a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800693c:	4b5e      	ldr	r3, [pc, #376]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	69db      	ldr	r3, [r3, #28]
 8006948:	021b      	lsls	r3, r3, #8
 800694a:	495b      	ldr	r1, [pc, #364]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 800694c:	4313      	orrs	r3, r2
 800694e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d109      	bne.n	800696a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	4618      	mov	r0, r3
 800695c:	f000 fd8c 	bl	8007478 <RCC_SetFlashLatencyFromMSIRange>
 8006960:	4603      	mov	r3, r0
 8006962:	2b00      	cmp	r3, #0
 8006964:	d001      	beq.n	800696a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e380      	b.n	800706c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800696a:	f000 fcc1 	bl	80072f0 <HAL_RCC_GetSysClockFreq>
 800696e:	4602      	mov	r2, r0
 8006970:	4b51      	ldr	r3, [pc, #324]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	091b      	lsrs	r3, r3, #4
 8006976:	f003 030f 	and.w	r3, r3, #15
 800697a:	4950      	ldr	r1, [pc, #320]	@ (8006abc <HAL_RCC_OscConfig+0x274>)
 800697c:	5ccb      	ldrb	r3, [r1, r3]
 800697e:	f003 031f 	and.w	r3, r3, #31
 8006982:	fa22 f303 	lsr.w	r3, r2, r3
 8006986:	4a4e      	ldr	r2, [pc, #312]	@ (8006ac0 <HAL_RCC_OscConfig+0x278>)
 8006988:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800698a:	4b4e      	ldr	r3, [pc, #312]	@ (8006ac4 <HAL_RCC_OscConfig+0x27c>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4618      	mov	r0, r3
 8006990:	f7fe fd4a 	bl	8005428 <HAL_InitTick>
 8006994:	4603      	mov	r3, r0
 8006996:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006998:	7bfb      	ldrb	r3, [r7, #15]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d052      	beq.n	8006a44 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800699e:	7bfb      	ldrb	r3, [r7, #15]
 80069a0:	e364      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	699b      	ldr	r3, [r3, #24]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d032      	beq.n	8006a10 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80069aa:	4b43      	ldr	r3, [pc, #268]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a42      	ldr	r2, [pc, #264]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069b0:	f043 0301 	orr.w	r3, r3, #1
 80069b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80069b6:	f7fe fd87 	bl	80054c8 <HAL_GetTick>
 80069ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80069bc:	e008      	b.n	80069d0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80069be:	f7fe fd83 	bl	80054c8 <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d901      	bls.n	80069d0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	e34d      	b.n	800706c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80069d0:	4b39      	ldr	r3, [pc, #228]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0302 	and.w	r3, r3, #2
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d0f0      	beq.n	80069be <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80069dc:	4b36      	ldr	r3, [pc, #216]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a35      	ldr	r2, [pc, #212]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069e2:	f043 0308 	orr.w	r3, r3, #8
 80069e6:	6013      	str	r3, [r2, #0]
 80069e8:	4b33      	ldr	r3, [pc, #204]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a1b      	ldr	r3, [r3, #32]
 80069f4:	4930      	ldr	r1, [pc, #192]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069f6:	4313      	orrs	r3, r2
 80069f8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80069fa:	4b2f      	ldr	r3, [pc, #188]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	69db      	ldr	r3, [r3, #28]
 8006a06:	021b      	lsls	r3, r3, #8
 8006a08:	492b      	ldr	r1, [pc, #172]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	604b      	str	r3, [r1, #4]
 8006a0e:	e01a      	b.n	8006a46 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006a10:	4b29      	ldr	r3, [pc, #164]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a28      	ldr	r2, [pc, #160]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a16:	f023 0301 	bic.w	r3, r3, #1
 8006a1a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006a1c:	f7fe fd54 	bl	80054c8 <HAL_GetTick>
 8006a20:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006a22:	e008      	b.n	8006a36 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006a24:	f7fe fd50 	bl	80054c8 <HAL_GetTick>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	1ad3      	subs	r3, r2, r3
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d901      	bls.n	8006a36 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006a32:	2303      	movs	r3, #3
 8006a34:	e31a      	b.n	800706c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006a36:	4b20      	ldr	r3, [pc, #128]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f003 0302 	and.w	r3, r3, #2
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1f0      	bne.n	8006a24 <HAL_RCC_OscConfig+0x1dc>
 8006a42:	e000      	b.n	8006a46 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006a44:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f003 0301 	and.w	r3, r3, #1
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d073      	beq.n	8006b3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	2b08      	cmp	r3, #8
 8006a56:	d005      	beq.n	8006a64 <HAL_RCC_OscConfig+0x21c>
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	2b0c      	cmp	r3, #12
 8006a5c:	d10e      	bne.n	8006a7c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	2b03      	cmp	r3, #3
 8006a62:	d10b      	bne.n	8006a7c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a64:	4b14      	ldr	r3, [pc, #80]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d063      	beq.n	8006b38 <HAL_RCC_OscConfig+0x2f0>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d15f      	bne.n	8006b38 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e2f7      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a84:	d106      	bne.n	8006a94 <HAL_RCC_OscConfig+0x24c>
 8006a86:	4b0c      	ldr	r3, [pc, #48]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a0b      	ldr	r2, [pc, #44]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a90:	6013      	str	r3, [r2, #0]
 8006a92:	e025      	b.n	8006ae0 <HAL_RCC_OscConfig+0x298>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006a9c:	d114      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x280>
 8006a9e:	4b06      	ldr	r3, [pc, #24]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a05      	ldr	r2, [pc, #20]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006aa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006aa8:	6013      	str	r3, [r2, #0]
 8006aaa:	4b03      	ldr	r3, [pc, #12]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a02      	ldr	r2, [pc, #8]	@ (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ab4:	6013      	str	r3, [r2, #0]
 8006ab6:	e013      	b.n	8006ae0 <HAL_RCC_OscConfig+0x298>
 8006ab8:	40021000 	.word	0x40021000
 8006abc:	0800e1f4 	.word	0x0800e1f4
 8006ac0:	2004002c 	.word	0x2004002c
 8006ac4:	2004005c 	.word	0x2004005c
 8006ac8:	4ba0      	ldr	r3, [pc, #640]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a9f      	ldr	r2, [pc, #636]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006ace:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ad2:	6013      	str	r3, [r2, #0]
 8006ad4:	4b9d      	ldr	r3, [pc, #628]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a9c      	ldr	r2, [pc, #624]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006ada:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ade:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d013      	beq.n	8006b10 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ae8:	f7fe fcee 	bl	80054c8 <HAL_GetTick>
 8006aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006aee:	e008      	b.n	8006b02 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006af0:	f7fe fcea 	bl	80054c8 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	2b64      	cmp	r3, #100	@ 0x64
 8006afc:	d901      	bls.n	8006b02 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e2b4      	b.n	800706c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b02:	4b92      	ldr	r3, [pc, #584]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d0f0      	beq.n	8006af0 <HAL_RCC_OscConfig+0x2a8>
 8006b0e:	e014      	b.n	8006b3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b10:	f7fe fcda 	bl	80054c8 <HAL_GetTick>
 8006b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b16:	e008      	b.n	8006b2a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b18:	f7fe fcd6 	bl	80054c8 <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	2b64      	cmp	r3, #100	@ 0x64
 8006b24:	d901      	bls.n	8006b2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e2a0      	b.n	800706c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b2a:	4b88      	ldr	r3, [pc, #544]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1f0      	bne.n	8006b18 <HAL_RCC_OscConfig+0x2d0>
 8006b36:	e000      	b.n	8006b3a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0302 	and.w	r3, r3, #2
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d060      	beq.n	8006c08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006b46:	69bb      	ldr	r3, [r7, #24]
 8006b48:	2b04      	cmp	r3, #4
 8006b4a:	d005      	beq.n	8006b58 <HAL_RCC_OscConfig+0x310>
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	2b0c      	cmp	r3, #12
 8006b50:	d119      	bne.n	8006b86 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	2b02      	cmp	r3, #2
 8006b56:	d116      	bne.n	8006b86 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b58:	4b7c      	ldr	r3, [pc, #496]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d005      	beq.n	8006b70 <HAL_RCC_OscConfig+0x328>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d101      	bne.n	8006b70 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e27d      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b70:	4b76      	ldr	r3, [pc, #472]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	061b      	lsls	r3, r3, #24
 8006b7e:	4973      	ldr	r1, [pc, #460]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b80:	4313      	orrs	r3, r2
 8006b82:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b84:	e040      	b.n	8006c08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d023      	beq.n	8006bd6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b8e:	4b6f      	ldr	r3, [pc, #444]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a6e      	ldr	r2, [pc, #440]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b9a:	f7fe fc95 	bl	80054c8 <HAL_GetTick>
 8006b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ba0:	e008      	b.n	8006bb4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ba2:	f7fe fc91 	bl	80054c8 <HAL_GetTick>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	1ad3      	subs	r3, r2, r3
 8006bac:	2b02      	cmp	r3, #2
 8006bae:	d901      	bls.n	8006bb4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	e25b      	b.n	800706c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bb4:	4b65      	ldr	r3, [pc, #404]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d0f0      	beq.n	8006ba2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bc0:	4b62      	ldr	r3, [pc, #392]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	061b      	lsls	r3, r3, #24
 8006bce:	495f      	ldr	r1, [pc, #380]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	604b      	str	r3, [r1, #4]
 8006bd4:	e018      	b.n	8006c08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006bd6:	4b5d      	ldr	r3, [pc, #372]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a5c      	ldr	r2, [pc, #368]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006be0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006be2:	f7fe fc71 	bl	80054c8 <HAL_GetTick>
 8006be6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006be8:	e008      	b.n	8006bfc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bea:	f7fe fc6d 	bl	80054c8 <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d901      	bls.n	8006bfc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006bf8:	2303      	movs	r3, #3
 8006bfa:	e237      	b.n	800706c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006bfc:	4b53      	ldr	r3, [pc, #332]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1f0      	bne.n	8006bea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0308 	and.w	r3, r3, #8
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d03c      	beq.n	8006c8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	695b      	ldr	r3, [r3, #20]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d01c      	beq.n	8006c56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c1c:	4b4b      	ldr	r3, [pc, #300]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c22:	4a4a      	ldr	r2, [pc, #296]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c24:	f043 0301 	orr.w	r3, r3, #1
 8006c28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c2c:	f7fe fc4c 	bl	80054c8 <HAL_GetTick>
 8006c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c32:	e008      	b.n	8006c46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c34:	f7fe fc48 	bl	80054c8 <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	d901      	bls.n	8006c46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e212      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c46:	4b41      	ldr	r3, [pc, #260]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c4c:	f003 0302 	and.w	r3, r3, #2
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d0ef      	beq.n	8006c34 <HAL_RCC_OscConfig+0x3ec>
 8006c54:	e01b      	b.n	8006c8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c56:	4b3d      	ldr	r3, [pc, #244]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c5c:	4a3b      	ldr	r2, [pc, #236]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c5e:	f023 0301 	bic.w	r3, r3, #1
 8006c62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c66:	f7fe fc2f 	bl	80054c8 <HAL_GetTick>
 8006c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006c6c:	e008      	b.n	8006c80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c6e:	f7fe fc2b 	bl	80054c8 <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d901      	bls.n	8006c80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e1f5      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006c80:	4b32      	ldr	r3, [pc, #200]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c86:	f003 0302 	and.w	r3, r3, #2
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1ef      	bne.n	8006c6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 0304 	and.w	r3, r3, #4
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f000 80a6 	beq.w	8006de8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006ca0:	4b2a      	ldr	r3, [pc, #168]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ca4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d10d      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cac:	4b27      	ldr	r3, [pc, #156]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cb0:	4a26      	ldr	r2, [pc, #152]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006cb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8006cb8:	4b24      	ldr	r3, [pc, #144]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cc0:	60bb      	str	r3, [r7, #8]
 8006cc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006cc8:	4b21      	ldr	r3, [pc, #132]	@ (8006d50 <HAL_RCC_OscConfig+0x508>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d118      	bne.n	8006d06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8006d50 <HAL_RCC_OscConfig+0x508>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8006d50 <HAL_RCC_OscConfig+0x508>)
 8006cda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cde:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ce0:	f7fe fbf2 	bl	80054c8 <HAL_GetTick>
 8006ce4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ce6:	e008      	b.n	8006cfa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ce8:	f7fe fbee 	bl	80054c8 <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	d901      	bls.n	8006cfa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e1b8      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006cfa:	4b15      	ldr	r3, [pc, #84]	@ (8006d50 <HAL_RCC_OscConfig+0x508>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d0f0      	beq.n	8006ce8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d108      	bne.n	8006d20 <HAL_RCC_OscConfig+0x4d8>
 8006d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d14:	4a0d      	ldr	r2, [pc, #52]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d16:	f043 0301 	orr.w	r3, r3, #1
 8006d1a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006d1e:	e029      	b.n	8006d74 <HAL_RCC_OscConfig+0x52c>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	2b05      	cmp	r3, #5
 8006d26:	d115      	bne.n	8006d54 <HAL_RCC_OscConfig+0x50c>
 8006d28:	4b08      	ldr	r3, [pc, #32]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d2e:	4a07      	ldr	r2, [pc, #28]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d30:	f043 0304 	orr.w	r3, r3, #4
 8006d34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006d38:	4b04      	ldr	r3, [pc, #16]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d3e:	4a03      	ldr	r2, [pc, #12]	@ (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d40:	f043 0301 	orr.w	r3, r3, #1
 8006d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006d48:	e014      	b.n	8006d74 <HAL_RCC_OscConfig+0x52c>
 8006d4a:	bf00      	nop
 8006d4c:	40021000 	.word	0x40021000
 8006d50:	40007000 	.word	0x40007000
 8006d54:	4b9d      	ldr	r3, [pc, #628]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d5a:	4a9c      	ldr	r2, [pc, #624]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006d5c:	f023 0301 	bic.w	r3, r3, #1
 8006d60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006d64:	4b99      	ldr	r3, [pc, #612]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d6a:	4a98      	ldr	r2, [pc, #608]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006d6c:	f023 0304 	bic.w	r3, r3, #4
 8006d70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d016      	beq.n	8006daa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d7c:	f7fe fba4 	bl	80054c8 <HAL_GetTick>
 8006d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d82:	e00a      	b.n	8006d9a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d84:	f7fe fba0 	bl	80054c8 <HAL_GetTick>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	1ad3      	subs	r3, r2, r3
 8006d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d901      	bls.n	8006d9a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006d96:	2303      	movs	r3, #3
 8006d98:	e168      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d9a:	4b8c      	ldr	r3, [pc, #560]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006da0:	f003 0302 	and.w	r3, r3, #2
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d0ed      	beq.n	8006d84 <HAL_RCC_OscConfig+0x53c>
 8006da8:	e015      	b.n	8006dd6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006daa:	f7fe fb8d 	bl	80054c8 <HAL_GetTick>
 8006dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006db0:	e00a      	b.n	8006dc8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006db2:	f7fe fb89 	bl	80054c8 <HAL_GetTick>
 8006db6:	4602      	mov	r2, r0
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	1ad3      	subs	r3, r2, r3
 8006dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d901      	bls.n	8006dc8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e151      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006dc8:	4b80      	ldr	r3, [pc, #512]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dce:	f003 0302 	and.w	r3, r3, #2
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d1ed      	bne.n	8006db2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006dd6:	7ffb      	ldrb	r3, [r7, #31]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d105      	bne.n	8006de8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ddc:	4b7b      	ldr	r3, [pc, #492]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006de0:	4a7a      	ldr	r2, [pc, #488]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006de2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006de6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0320 	and.w	r3, r3, #32
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d03c      	beq.n	8006e6e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d01c      	beq.n	8006e36 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006dfc:	4b73      	ldr	r3, [pc, #460]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006dfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e02:	4a72      	ldr	r2, [pc, #456]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006e04:	f043 0301 	orr.w	r3, r3, #1
 8006e08:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e0c:	f7fe fb5c 	bl	80054c8 <HAL_GetTick>
 8006e10:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006e12:	e008      	b.n	8006e26 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006e14:	f7fe fb58 	bl	80054c8 <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d901      	bls.n	8006e26 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006e22:	2303      	movs	r3, #3
 8006e24:	e122      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006e26:	4b69      	ldr	r3, [pc, #420]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006e28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e2c:	f003 0302 	and.w	r3, r3, #2
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d0ef      	beq.n	8006e14 <HAL_RCC_OscConfig+0x5cc>
 8006e34:	e01b      	b.n	8006e6e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006e36:	4b65      	ldr	r3, [pc, #404]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006e38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e3c:	4a63      	ldr	r2, [pc, #396]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006e3e:	f023 0301 	bic.w	r3, r3, #1
 8006e42:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e46:	f7fe fb3f 	bl	80054c8 <HAL_GetTick>
 8006e4a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006e4c:	e008      	b.n	8006e60 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006e4e:	f7fe fb3b 	bl	80054c8 <HAL_GetTick>
 8006e52:	4602      	mov	r2, r0
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d901      	bls.n	8006e60 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e105      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006e60:	4b5a      	ldr	r3, [pc, #360]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006e62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e66:	f003 0302 	and.w	r3, r3, #2
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1ef      	bne.n	8006e4e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	f000 80f9 	beq.w	800706a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e7c:	2b02      	cmp	r3, #2
 8006e7e:	f040 80cf 	bne.w	8007020 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006e82:	4b52      	ldr	r3, [pc, #328]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	f003 0203 	and.w	r2, r3, #3
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d12c      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d123      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eb2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d11b      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d113      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed2:	085b      	lsrs	r3, r3, #1
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d109      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee6:	085b      	lsrs	r3, r3, #1
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d071      	beq.n	8006fd4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	2b0c      	cmp	r3, #12
 8006ef4:	d068      	beq.n	8006fc8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006ef6:	4b35      	ldr	r3, [pc, #212]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d105      	bne.n	8006f0e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006f02:	4b32      	ldr	r3, [pc, #200]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d001      	beq.n	8006f12 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e0ac      	b.n	800706c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006f12:	4b2e      	ldr	r3, [pc, #184]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a2d      	ldr	r2, [pc, #180]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006f18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f1c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006f1e:	f7fe fad3 	bl	80054c8 <HAL_GetTick>
 8006f22:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f24:	e008      	b.n	8006f38 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f26:	f7fe facf 	bl	80054c8 <HAL_GetTick>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d901      	bls.n	8006f38 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e099      	b.n	800706c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f38:	4b24      	ldr	r3, [pc, #144]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d1f0      	bne.n	8006f26 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f44:	4b21      	ldr	r3, [pc, #132]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006f46:	68da      	ldr	r2, [r3, #12]
 8006f48:	4b21      	ldr	r3, [pc, #132]	@ (8006fd0 <HAL_RCC_OscConfig+0x788>)
 8006f4a:	4013      	ands	r3, r2
 8006f4c:	687a      	ldr	r2, [r7, #4]
 8006f4e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006f54:	3a01      	subs	r2, #1
 8006f56:	0112      	lsls	r2, r2, #4
 8006f58:	4311      	orrs	r1, r2
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006f5e:	0212      	lsls	r2, r2, #8
 8006f60:	4311      	orrs	r1, r2
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006f66:	0852      	lsrs	r2, r2, #1
 8006f68:	3a01      	subs	r2, #1
 8006f6a:	0552      	lsls	r2, r2, #21
 8006f6c:	4311      	orrs	r1, r2
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006f72:	0852      	lsrs	r2, r2, #1
 8006f74:	3a01      	subs	r2, #1
 8006f76:	0652      	lsls	r2, r2, #25
 8006f78:	4311      	orrs	r1, r2
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006f7e:	06d2      	lsls	r2, r2, #27
 8006f80:	430a      	orrs	r2, r1
 8006f82:	4912      	ldr	r1, [pc, #72]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006f84:	4313      	orrs	r3, r2
 8006f86:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006f88:	4b10      	ldr	r3, [pc, #64]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a0f      	ldr	r2, [pc, #60]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006f8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f92:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f94:	4b0d      	ldr	r3, [pc, #52]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	4a0c      	ldr	r2, [pc, #48]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006f9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f9e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006fa0:	f7fe fa92 	bl	80054c8 <HAL_GetTick>
 8006fa4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fa6:	e008      	b.n	8006fba <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fa8:	f7fe fa8e 	bl	80054c8 <HAL_GetTick>
 8006fac:	4602      	mov	r2, r0
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d901      	bls.n	8006fba <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e058      	b.n	800706c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fba:	4b04      	ldr	r3, [pc, #16]	@ (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d0f0      	beq.n	8006fa8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006fc6:	e050      	b.n	800706a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e04f      	b.n	800706c <HAL_RCC_OscConfig+0x824>
 8006fcc:	40021000 	.word	0x40021000
 8006fd0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fd4:	4b27      	ldr	r3, [pc, #156]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d144      	bne.n	800706a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006fe0:	4b24      	ldr	r3, [pc, #144]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a23      	ldr	r2, [pc, #140]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 8006fe6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006fea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006fec:	4b21      	ldr	r3, [pc, #132]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	4a20      	ldr	r2, [pc, #128]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 8006ff2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ff6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006ff8:	f7fe fa66 	bl	80054c8 <HAL_GetTick>
 8006ffc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ffe:	e008      	b.n	8007012 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007000:	f7fe fa62 	bl	80054c8 <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	2b02      	cmp	r3, #2
 800700c:	d901      	bls.n	8007012 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800700e:	2303      	movs	r3, #3
 8007010:	e02c      	b.n	800706c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007012:	4b18      	ldr	r3, [pc, #96]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800701a:	2b00      	cmp	r3, #0
 800701c:	d0f0      	beq.n	8007000 <HAL_RCC_OscConfig+0x7b8>
 800701e:	e024      	b.n	800706a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	2b0c      	cmp	r3, #12
 8007024:	d01f      	beq.n	8007066 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007026:	4b13      	ldr	r3, [pc, #76]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a12      	ldr	r2, [pc, #72]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 800702c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007030:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007032:	f7fe fa49 	bl	80054c8 <HAL_GetTick>
 8007036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007038:	e008      	b.n	800704c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800703a:	f7fe fa45 	bl	80054c8 <HAL_GetTick>
 800703e:	4602      	mov	r2, r0
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	1ad3      	subs	r3, r2, r3
 8007044:	2b02      	cmp	r3, #2
 8007046:	d901      	bls.n	800704c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8007048:	2303      	movs	r3, #3
 800704a:	e00f      	b.n	800706c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800704c:	4b09      	ldr	r3, [pc, #36]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007054:	2b00      	cmp	r3, #0
 8007056:	d1f0      	bne.n	800703a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007058:	4b06      	ldr	r3, [pc, #24]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 800705a:	68da      	ldr	r2, [r3, #12]
 800705c:	4905      	ldr	r1, [pc, #20]	@ (8007074 <HAL_RCC_OscConfig+0x82c>)
 800705e:	4b06      	ldr	r3, [pc, #24]	@ (8007078 <HAL_RCC_OscConfig+0x830>)
 8007060:	4013      	ands	r3, r2
 8007062:	60cb      	str	r3, [r1, #12]
 8007064:	e001      	b.n	800706a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007066:	2301      	movs	r3, #1
 8007068:	e000      	b.n	800706c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800706a:	2300      	movs	r3, #0
}
 800706c:	4618      	mov	r0, r3
 800706e:	3720      	adds	r7, #32
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}
 8007074:	40021000 	.word	0x40021000
 8007078:	feeefffc 	.word	0xfeeefffc

0800707c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b086      	sub	sp, #24
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007086:	2300      	movs	r3, #0
 8007088:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d101      	bne.n	8007094 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	e11d      	b.n	80072d0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007094:	4b90      	ldr	r3, [pc, #576]	@ (80072d8 <HAL_RCC_ClockConfig+0x25c>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 030f 	and.w	r3, r3, #15
 800709c:	683a      	ldr	r2, [r7, #0]
 800709e:	429a      	cmp	r2, r3
 80070a0:	d910      	bls.n	80070c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070a2:	4b8d      	ldr	r3, [pc, #564]	@ (80072d8 <HAL_RCC_ClockConfig+0x25c>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f023 020f 	bic.w	r2, r3, #15
 80070aa:	498b      	ldr	r1, [pc, #556]	@ (80072d8 <HAL_RCC_ClockConfig+0x25c>)
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80070b2:	4b89      	ldr	r3, [pc, #548]	@ (80072d8 <HAL_RCC_ClockConfig+0x25c>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 030f 	and.w	r3, r3, #15
 80070ba:	683a      	ldr	r2, [r7, #0]
 80070bc:	429a      	cmp	r2, r3
 80070be:	d001      	beq.n	80070c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e105      	b.n	80072d0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 0302 	and.w	r3, r3, #2
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d010      	beq.n	80070f2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	689a      	ldr	r2, [r3, #8]
 80070d4:	4b81      	ldr	r3, [pc, #516]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80070dc:	429a      	cmp	r2, r3
 80070de:	d908      	bls.n	80070f2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070e0:	4b7e      	ldr	r3, [pc, #504]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	497b      	ldr	r1, [pc, #492]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 80070ee:	4313      	orrs	r3, r2
 80070f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 0301 	and.w	r3, r3, #1
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d079      	beq.n	80071f2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	2b03      	cmp	r3, #3
 8007104:	d11e      	bne.n	8007144 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007106:	4b75      	ldr	r3, [pc, #468]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800710e:	2b00      	cmp	r3, #0
 8007110:	d101      	bne.n	8007116 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8007112:	2301      	movs	r3, #1
 8007114:	e0dc      	b.n	80072d0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8007116:	f000 fa09 	bl	800752c <RCC_GetSysClockFreqFromPLLSource>
 800711a:	4603      	mov	r3, r0
 800711c:	4a70      	ldr	r2, [pc, #448]	@ (80072e0 <HAL_RCC_ClockConfig+0x264>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d946      	bls.n	80071b0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007122:	4b6e      	ldr	r3, [pc, #440]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800712a:	2b00      	cmp	r3, #0
 800712c:	d140      	bne.n	80071b0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800712e:	4b6b      	ldr	r3, [pc, #428]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007136:	4a69      	ldr	r2, [pc, #420]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 8007138:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800713c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800713e:	2380      	movs	r3, #128	@ 0x80
 8007140:	617b      	str	r3, [r7, #20]
 8007142:	e035      	b.n	80071b0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	2b02      	cmp	r3, #2
 800714a:	d107      	bne.n	800715c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800714c:	4b63      	ldr	r3, [pc, #396]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007154:	2b00      	cmp	r3, #0
 8007156:	d115      	bne.n	8007184 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007158:	2301      	movs	r3, #1
 800715a:	e0b9      	b.n	80072d0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d107      	bne.n	8007174 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007164:	4b5d      	ldr	r3, [pc, #372]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0302 	and.w	r3, r3, #2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d109      	bne.n	8007184 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	e0ad      	b.n	80072d0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007174:	4b59      	ldr	r3, [pc, #356]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800717c:	2b00      	cmp	r3, #0
 800717e:	d101      	bne.n	8007184 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e0a5      	b.n	80072d0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8007184:	f000 f8b4 	bl	80072f0 <HAL_RCC_GetSysClockFreq>
 8007188:	4603      	mov	r3, r0
 800718a:	4a55      	ldr	r2, [pc, #340]	@ (80072e0 <HAL_RCC_ClockConfig+0x264>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d90f      	bls.n	80071b0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007190:	4b52      	ldr	r3, [pc, #328]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d109      	bne.n	80071b0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800719c:	4b4f      	ldr	r3, [pc, #316]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071a4:	4a4d      	ldr	r2, [pc, #308]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 80071a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071aa:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80071ac:	2380      	movs	r3, #128	@ 0x80
 80071ae:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80071b0:	4b4a      	ldr	r3, [pc, #296]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	f023 0203 	bic.w	r2, r3, #3
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	4947      	ldr	r1, [pc, #284]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 80071be:	4313      	orrs	r3, r2
 80071c0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071c2:	f7fe f981 	bl	80054c8 <HAL_GetTick>
 80071c6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071c8:	e00a      	b.n	80071e0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071ca:	f7fe f97d 	bl	80054c8 <HAL_GetTick>
 80071ce:	4602      	mov	r2, r0
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071d8:	4293      	cmp	r3, r2
 80071da:	d901      	bls.n	80071e0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80071dc:	2303      	movs	r3, #3
 80071de:	e077      	b.n	80072d0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071e0:	4b3e      	ldr	r3, [pc, #248]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	f003 020c 	and.w	r2, r3, #12
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d1eb      	bne.n	80071ca <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	2b80      	cmp	r3, #128	@ 0x80
 80071f6:	d105      	bne.n	8007204 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80071f8:	4b38      	ldr	r3, [pc, #224]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	4a37      	ldr	r2, [pc, #220]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 80071fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007202:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f003 0302 	and.w	r3, r3, #2
 800720c:	2b00      	cmp	r3, #0
 800720e:	d010      	beq.n	8007232 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	689a      	ldr	r2, [r3, #8]
 8007214:	4b31      	ldr	r3, [pc, #196]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800721c:	429a      	cmp	r2, r3
 800721e:	d208      	bcs.n	8007232 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007220:	4b2e      	ldr	r3, [pc, #184]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	492b      	ldr	r1, [pc, #172]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 800722e:	4313      	orrs	r3, r2
 8007230:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007232:	4b29      	ldr	r3, [pc, #164]	@ (80072d8 <HAL_RCC_ClockConfig+0x25c>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f003 030f 	and.w	r3, r3, #15
 800723a:	683a      	ldr	r2, [r7, #0]
 800723c:	429a      	cmp	r2, r3
 800723e:	d210      	bcs.n	8007262 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007240:	4b25      	ldr	r3, [pc, #148]	@ (80072d8 <HAL_RCC_ClockConfig+0x25c>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f023 020f 	bic.w	r2, r3, #15
 8007248:	4923      	ldr	r1, [pc, #140]	@ (80072d8 <HAL_RCC_ClockConfig+0x25c>)
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	4313      	orrs	r3, r2
 800724e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007250:	4b21      	ldr	r3, [pc, #132]	@ (80072d8 <HAL_RCC_ClockConfig+0x25c>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 030f 	and.w	r3, r3, #15
 8007258:	683a      	ldr	r2, [r7, #0]
 800725a:	429a      	cmp	r2, r3
 800725c:	d001      	beq.n	8007262 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e036      	b.n	80072d0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 0304 	and.w	r3, r3, #4
 800726a:	2b00      	cmp	r3, #0
 800726c:	d008      	beq.n	8007280 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800726e:	4b1b      	ldr	r3, [pc, #108]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	4918      	ldr	r1, [pc, #96]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 800727c:	4313      	orrs	r3, r2
 800727e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 0308 	and.w	r3, r3, #8
 8007288:	2b00      	cmp	r3, #0
 800728a:	d009      	beq.n	80072a0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800728c:	4b13      	ldr	r3, [pc, #76]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	691b      	ldr	r3, [r3, #16]
 8007298:	00db      	lsls	r3, r3, #3
 800729a:	4910      	ldr	r1, [pc, #64]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 800729c:	4313      	orrs	r3, r2
 800729e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80072a0:	f000 f826 	bl	80072f0 <HAL_RCC_GetSysClockFreq>
 80072a4:	4602      	mov	r2, r0
 80072a6:	4b0d      	ldr	r3, [pc, #52]	@ (80072dc <HAL_RCC_ClockConfig+0x260>)
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	091b      	lsrs	r3, r3, #4
 80072ac:	f003 030f 	and.w	r3, r3, #15
 80072b0:	490c      	ldr	r1, [pc, #48]	@ (80072e4 <HAL_RCC_ClockConfig+0x268>)
 80072b2:	5ccb      	ldrb	r3, [r1, r3]
 80072b4:	f003 031f 	and.w	r3, r3, #31
 80072b8:	fa22 f303 	lsr.w	r3, r2, r3
 80072bc:	4a0a      	ldr	r2, [pc, #40]	@ (80072e8 <HAL_RCC_ClockConfig+0x26c>)
 80072be:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80072c0:	4b0a      	ldr	r3, [pc, #40]	@ (80072ec <HAL_RCC_ClockConfig+0x270>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4618      	mov	r0, r3
 80072c6:	f7fe f8af 	bl	8005428 <HAL_InitTick>
 80072ca:	4603      	mov	r3, r0
 80072cc:	73fb      	strb	r3, [r7, #15]

  return status;
 80072ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3718      	adds	r7, #24
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	40022000 	.word	0x40022000
 80072dc:	40021000 	.word	0x40021000
 80072e0:	04c4b400 	.word	0x04c4b400
 80072e4:	0800e1f4 	.word	0x0800e1f4
 80072e8:	2004002c 	.word	0x2004002c
 80072ec:	2004005c 	.word	0x2004005c

080072f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b089      	sub	sp, #36	@ 0x24
 80072f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80072f6:	2300      	movs	r3, #0
 80072f8:	61fb      	str	r3, [r7, #28]
 80072fa:	2300      	movs	r3, #0
 80072fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072fe:	4b3e      	ldr	r3, [pc, #248]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f003 030c 	and.w	r3, r3, #12
 8007306:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007308:	4b3b      	ldr	r3, [pc, #236]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	f003 0303 	and.w	r3, r3, #3
 8007310:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d005      	beq.n	8007324 <HAL_RCC_GetSysClockFreq+0x34>
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	2b0c      	cmp	r3, #12
 800731c:	d121      	bne.n	8007362 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d11e      	bne.n	8007362 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007324:	4b34      	ldr	r3, [pc, #208]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f003 0308 	and.w	r3, r3, #8
 800732c:	2b00      	cmp	r3, #0
 800732e:	d107      	bne.n	8007340 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007330:	4b31      	ldr	r3, [pc, #196]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007332:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007336:	0a1b      	lsrs	r3, r3, #8
 8007338:	f003 030f 	and.w	r3, r3, #15
 800733c:	61fb      	str	r3, [r7, #28]
 800733e:	e005      	b.n	800734c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007340:	4b2d      	ldr	r3, [pc, #180]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	091b      	lsrs	r3, r3, #4
 8007346:	f003 030f 	and.w	r3, r3, #15
 800734a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800734c:	4a2b      	ldr	r2, [pc, #172]	@ (80073fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007354:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d10d      	bne.n	8007378 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007360:	e00a      	b.n	8007378 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	2b04      	cmp	r3, #4
 8007366:	d102      	bne.n	800736e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007368:	4b25      	ldr	r3, [pc, #148]	@ (8007400 <HAL_RCC_GetSysClockFreq+0x110>)
 800736a:	61bb      	str	r3, [r7, #24]
 800736c:	e004      	b.n	8007378 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	2b08      	cmp	r3, #8
 8007372:	d101      	bne.n	8007378 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007374:	4b23      	ldr	r3, [pc, #140]	@ (8007404 <HAL_RCC_GetSysClockFreq+0x114>)
 8007376:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	2b0c      	cmp	r3, #12
 800737c:	d134      	bne.n	80073e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800737e:	4b1e      	ldr	r3, [pc, #120]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	f003 0303 	and.w	r3, r3, #3
 8007386:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	2b02      	cmp	r3, #2
 800738c:	d003      	beq.n	8007396 <HAL_RCC_GetSysClockFreq+0xa6>
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	2b03      	cmp	r3, #3
 8007392:	d003      	beq.n	800739c <HAL_RCC_GetSysClockFreq+0xac>
 8007394:	e005      	b.n	80073a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007396:	4b1a      	ldr	r3, [pc, #104]	@ (8007400 <HAL_RCC_GetSysClockFreq+0x110>)
 8007398:	617b      	str	r3, [r7, #20]
      break;
 800739a:	e005      	b.n	80073a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800739c:	4b19      	ldr	r3, [pc, #100]	@ (8007404 <HAL_RCC_GetSysClockFreq+0x114>)
 800739e:	617b      	str	r3, [r7, #20]
      break;
 80073a0:	e002      	b.n	80073a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80073a2:	69fb      	ldr	r3, [r7, #28]
 80073a4:	617b      	str	r3, [r7, #20]
      break;
 80073a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80073a8:	4b13      	ldr	r3, [pc, #76]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	091b      	lsrs	r3, r3, #4
 80073ae:	f003 030f 	and.w	r3, r3, #15
 80073b2:	3301      	adds	r3, #1
 80073b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80073b6:	4b10      	ldr	r3, [pc, #64]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	0a1b      	lsrs	r3, r3, #8
 80073bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073c0:	697a      	ldr	r2, [r7, #20]
 80073c2:	fb03 f202 	mul.w	r2, r3, r2
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80073cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80073ce:	4b0a      	ldr	r3, [pc, #40]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	0e5b      	lsrs	r3, r3, #25
 80073d4:	f003 0303 	and.w	r3, r3, #3
 80073d8:	3301      	adds	r3, #1
 80073da:	005b      	lsls	r3, r3, #1
 80073dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80073de:	697a      	ldr	r2, [r7, #20]
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80073e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80073e8:	69bb      	ldr	r3, [r7, #24]
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3724      	adds	r7, #36	@ 0x24
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	40021000 	.word	0x40021000
 80073fc:	0800e20c 	.word	0x0800e20c
 8007400:	00f42400 	.word	0x00f42400
 8007404:	007a1200 	.word	0x007a1200

08007408 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007408:	b480      	push	{r7}
 800740a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800740c:	4b03      	ldr	r3, [pc, #12]	@ (800741c <HAL_RCC_GetHCLKFreq+0x14>)
 800740e:	681b      	ldr	r3, [r3, #0]
}
 8007410:	4618      	mov	r0, r3
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop
 800741c:	2004002c 	.word	0x2004002c

08007420 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007424:	f7ff fff0 	bl	8007408 <HAL_RCC_GetHCLKFreq>
 8007428:	4602      	mov	r2, r0
 800742a:	4b06      	ldr	r3, [pc, #24]	@ (8007444 <HAL_RCC_GetPCLK1Freq+0x24>)
 800742c:	689b      	ldr	r3, [r3, #8]
 800742e:	0a1b      	lsrs	r3, r3, #8
 8007430:	f003 0307 	and.w	r3, r3, #7
 8007434:	4904      	ldr	r1, [pc, #16]	@ (8007448 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007436:	5ccb      	ldrb	r3, [r1, r3]
 8007438:	f003 031f 	and.w	r3, r3, #31
 800743c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007440:	4618      	mov	r0, r3
 8007442:	bd80      	pop	{r7, pc}
 8007444:	40021000 	.word	0x40021000
 8007448:	0800e204 	.word	0x0800e204

0800744c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007450:	f7ff ffda 	bl	8007408 <HAL_RCC_GetHCLKFreq>
 8007454:	4602      	mov	r2, r0
 8007456:	4b06      	ldr	r3, [pc, #24]	@ (8007470 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	0adb      	lsrs	r3, r3, #11
 800745c:	f003 0307 	and.w	r3, r3, #7
 8007460:	4904      	ldr	r1, [pc, #16]	@ (8007474 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007462:	5ccb      	ldrb	r3, [r1, r3]
 8007464:	f003 031f 	and.w	r3, r3, #31
 8007468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800746c:	4618      	mov	r0, r3
 800746e:	bd80      	pop	{r7, pc}
 8007470:	40021000 	.word	0x40021000
 8007474:	0800e204 	.word	0x0800e204

08007478 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b086      	sub	sp, #24
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007480:	2300      	movs	r3, #0
 8007482:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007484:	4b27      	ldr	r3, [pc, #156]	@ (8007524 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007488:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800748c:	2b00      	cmp	r3, #0
 800748e:	d003      	beq.n	8007498 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007490:	f7ff f906 	bl	80066a0 <HAL_PWREx_GetVoltageRange>
 8007494:	6178      	str	r0, [r7, #20]
 8007496:	e014      	b.n	80074c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007498:	4b22      	ldr	r3, [pc, #136]	@ (8007524 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800749a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800749c:	4a21      	ldr	r2, [pc, #132]	@ (8007524 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800749e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80074a4:	4b1f      	ldr	r3, [pc, #124]	@ (8007524 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80074a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074ac:	60fb      	str	r3, [r7, #12]
 80074ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80074b0:	f7ff f8f6 	bl	80066a0 <HAL_PWREx_GetVoltageRange>
 80074b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80074b6:	4b1b      	ldr	r3, [pc, #108]	@ (8007524 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80074b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074ba:	4a1a      	ldr	r2, [pc, #104]	@ (8007524 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80074bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074c8:	d10b      	bne.n	80074e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2b80      	cmp	r3, #128	@ 0x80
 80074ce:	d913      	bls.n	80074f8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2ba0      	cmp	r3, #160	@ 0xa0
 80074d4:	d902      	bls.n	80074dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80074d6:	2302      	movs	r3, #2
 80074d8:	613b      	str	r3, [r7, #16]
 80074da:	e00d      	b.n	80074f8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80074dc:	2301      	movs	r3, #1
 80074de:	613b      	str	r3, [r7, #16]
 80074e0:	e00a      	b.n	80074f8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80074e6:	d902      	bls.n	80074ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80074e8:	2302      	movs	r3, #2
 80074ea:	613b      	str	r3, [r7, #16]
 80074ec:	e004      	b.n	80074f8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2b70      	cmp	r3, #112	@ 0x70
 80074f2:	d101      	bne.n	80074f8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80074f4:	2301      	movs	r3, #1
 80074f6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80074f8:	4b0b      	ldr	r3, [pc, #44]	@ (8007528 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f023 020f 	bic.w	r2, r3, #15
 8007500:	4909      	ldr	r1, [pc, #36]	@ (8007528 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	4313      	orrs	r3, r2
 8007506:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007508:	4b07      	ldr	r3, [pc, #28]	@ (8007528 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 030f 	and.w	r3, r3, #15
 8007510:	693a      	ldr	r2, [r7, #16]
 8007512:	429a      	cmp	r2, r3
 8007514:	d001      	beq.n	800751a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e000      	b.n	800751c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	4618      	mov	r0, r3
 800751e:	3718      	adds	r7, #24
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}
 8007524:	40021000 	.word	0x40021000
 8007528:	40022000 	.word	0x40022000

0800752c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800752c:	b480      	push	{r7}
 800752e:	b087      	sub	sp, #28
 8007530:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007532:	4b2d      	ldr	r3, [pc, #180]	@ (80075e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	f003 0303 	and.w	r3, r3, #3
 800753a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2b03      	cmp	r3, #3
 8007540:	d00b      	beq.n	800755a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2b03      	cmp	r3, #3
 8007546:	d825      	bhi.n	8007594 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2b01      	cmp	r3, #1
 800754c:	d008      	beq.n	8007560 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2b02      	cmp	r3, #2
 8007552:	d11f      	bne.n	8007594 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8007554:	4b25      	ldr	r3, [pc, #148]	@ (80075ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007556:	613b      	str	r3, [r7, #16]
    break;
 8007558:	e01f      	b.n	800759a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800755a:	4b25      	ldr	r3, [pc, #148]	@ (80075f0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800755c:	613b      	str	r3, [r7, #16]
    break;
 800755e:	e01c      	b.n	800759a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007560:	4b21      	ldr	r3, [pc, #132]	@ (80075e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f003 0308 	and.w	r3, r3, #8
 8007568:	2b00      	cmp	r3, #0
 800756a:	d107      	bne.n	800757c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800756c:	4b1e      	ldr	r3, [pc, #120]	@ (80075e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800756e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007572:	0a1b      	lsrs	r3, r3, #8
 8007574:	f003 030f 	and.w	r3, r3, #15
 8007578:	617b      	str	r3, [r7, #20]
 800757a:	e005      	b.n	8007588 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800757c:	4b1a      	ldr	r3, [pc, #104]	@ (80075e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	091b      	lsrs	r3, r3, #4
 8007582:	f003 030f 	and.w	r3, r3, #15
 8007586:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8007588:	4a1a      	ldr	r2, [pc, #104]	@ (80075f4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007590:	613b      	str	r3, [r7, #16]
    break;
 8007592:	e002      	b.n	800759a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8007594:	2300      	movs	r3, #0
 8007596:	613b      	str	r3, [r7, #16]
    break;
 8007598:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800759a:	4b13      	ldr	r3, [pc, #76]	@ (80075e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800759c:	68db      	ldr	r3, [r3, #12]
 800759e:	091b      	lsrs	r3, r3, #4
 80075a0:	f003 030f 	and.w	r3, r3, #15
 80075a4:	3301      	adds	r3, #1
 80075a6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80075a8:	4b0f      	ldr	r3, [pc, #60]	@ (80075e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	0a1b      	lsrs	r3, r3, #8
 80075ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075b2:	693a      	ldr	r2, [r7, #16]
 80075b4:	fb03 f202 	mul.w	r2, r3, r2
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80075be:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80075c0:	4b09      	ldr	r3, [pc, #36]	@ (80075e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	0e5b      	lsrs	r3, r3, #25
 80075c6:	f003 0303 	and.w	r3, r3, #3
 80075ca:	3301      	adds	r3, #1
 80075cc:	005b      	lsls	r3, r3, #1
 80075ce:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075d8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80075da:	683b      	ldr	r3, [r7, #0]
}
 80075dc:	4618      	mov	r0, r3
 80075de:	371c      	adds	r7, #28
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	40021000 	.word	0x40021000
 80075ec:	00f42400 	.word	0x00f42400
 80075f0:	007a1200 	.word	0x007a1200
 80075f4:	0800e20c 	.word	0x0800e20c

080075f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b086      	sub	sp, #24
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007600:	2300      	movs	r3, #0
 8007602:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007604:	2300      	movs	r3, #0
 8007606:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007610:	2b00      	cmp	r3, #0
 8007612:	d040      	beq.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007618:	2b80      	cmp	r3, #128	@ 0x80
 800761a:	d02a      	beq.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800761c:	2b80      	cmp	r3, #128	@ 0x80
 800761e:	d825      	bhi.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007620:	2b60      	cmp	r3, #96	@ 0x60
 8007622:	d026      	beq.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007624:	2b60      	cmp	r3, #96	@ 0x60
 8007626:	d821      	bhi.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007628:	2b40      	cmp	r3, #64	@ 0x40
 800762a:	d006      	beq.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800762c:	2b40      	cmp	r3, #64	@ 0x40
 800762e:	d81d      	bhi.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007630:	2b00      	cmp	r3, #0
 8007632:	d009      	beq.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8007634:	2b20      	cmp	r3, #32
 8007636:	d010      	beq.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8007638:	e018      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800763a:	4b89      	ldr	r3, [pc, #548]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800763c:	68db      	ldr	r3, [r3, #12]
 800763e:	4a88      	ldr	r2, [pc, #544]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007644:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007646:	e015      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	3304      	adds	r3, #4
 800764c:	2100      	movs	r1, #0
 800764e:	4618      	mov	r0, r3
 8007650:	f000 fb02 	bl	8007c58 <RCCEx_PLLSAI1_Config>
 8007654:	4603      	mov	r3, r0
 8007656:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007658:	e00c      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	3320      	adds	r3, #32
 800765e:	2100      	movs	r1, #0
 8007660:	4618      	mov	r0, r3
 8007662:	f000 fbed 	bl	8007e40 <RCCEx_PLLSAI2_Config>
 8007666:	4603      	mov	r3, r0
 8007668:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800766a:	e003      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	74fb      	strb	r3, [r7, #19]
      break;
 8007670:	e000      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8007672:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007674:	7cfb      	ldrb	r3, [r7, #19]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d10b      	bne.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800767a:	4b79      	ldr	r3, [pc, #484]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800767c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007680:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007688:	4975      	ldr	r1, [pc, #468]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800768a:	4313      	orrs	r3, r2
 800768c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8007690:	e001      	b.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007692:	7cfb      	ldrb	r3, [r7, #19]
 8007694:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d047      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076aa:	d030      	beq.n	800770e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80076ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076b0:	d82a      	bhi.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80076b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076b6:	d02a      	beq.n	800770e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80076b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076bc:	d824      	bhi.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80076be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076c2:	d008      	beq.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80076c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076c8:	d81e      	bhi.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00a      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80076ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076d2:	d010      	beq.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80076d4:	e018      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80076d6:	4b62      	ldr	r3, [pc, #392]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	4a61      	ldr	r2, [pc, #388]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80076dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076e0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80076e2:	e015      	b.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	3304      	adds	r3, #4
 80076e8:	2100      	movs	r1, #0
 80076ea:	4618      	mov	r0, r3
 80076ec:	f000 fab4 	bl	8007c58 <RCCEx_PLLSAI1_Config>
 80076f0:	4603      	mov	r3, r0
 80076f2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80076f4:	e00c      	b.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	3320      	adds	r3, #32
 80076fa:	2100      	movs	r1, #0
 80076fc:	4618      	mov	r0, r3
 80076fe:	f000 fb9f 	bl	8007e40 <RCCEx_PLLSAI2_Config>
 8007702:	4603      	mov	r3, r0
 8007704:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007706:	e003      	b.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	74fb      	strb	r3, [r7, #19]
      break;
 800770c:	e000      	b.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800770e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007710:	7cfb      	ldrb	r3, [r7, #19]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10b      	bne.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007716:	4b52      	ldr	r3, [pc, #328]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007718:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800771c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007724:	494e      	ldr	r1, [pc, #312]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007726:	4313      	orrs	r3, r2
 8007728:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800772c:	e001      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800772e:	7cfb      	ldrb	r3, [r7, #19]
 8007730:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800773a:	2b00      	cmp	r3, #0
 800773c:	f000 809f 	beq.w	800787e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007740:	2300      	movs	r3, #0
 8007742:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007744:	4b46      	ldr	r3, [pc, #280]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800774c:	2b00      	cmp	r3, #0
 800774e:	d101      	bne.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8007750:	2301      	movs	r3, #1
 8007752:	e000      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8007754:	2300      	movs	r3, #0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00d      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800775a:	4b41      	ldr	r3, [pc, #260]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800775c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800775e:	4a40      	ldr	r2, [pc, #256]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007764:	6593      	str	r3, [r2, #88]	@ 0x58
 8007766:	4b3e      	ldr	r3, [pc, #248]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800776a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800776e:	60bb      	str	r3, [r7, #8]
 8007770:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007772:	2301      	movs	r3, #1
 8007774:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007776:	4b3b      	ldr	r3, [pc, #236]	@ (8007864 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a3a      	ldr	r2, [pc, #232]	@ (8007864 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800777c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007780:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007782:	f7fd fea1 	bl	80054c8 <HAL_GetTick>
 8007786:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007788:	e009      	b.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800778a:	f7fd fe9d 	bl	80054c8 <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	2b02      	cmp	r3, #2
 8007796:	d902      	bls.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8007798:	2303      	movs	r3, #3
 800779a:	74fb      	strb	r3, [r7, #19]
        break;
 800779c:	e005      	b.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800779e:	4b31      	ldr	r3, [pc, #196]	@ (8007864 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d0ef      	beq.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80077aa:	7cfb      	ldrb	r3, [r7, #19]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d15b      	bne.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80077b0:	4b2b      	ldr	r3, [pc, #172]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077ba:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d01f      	beq.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077c8:	697a      	ldr	r2, [r7, #20]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d019      	beq.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80077ce:	4b24      	ldr	r3, [pc, #144]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077d8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80077da:	4b21      	ldr	r3, [pc, #132]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077e0:	4a1f      	ldr	r2, [pc, #124]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80077ea:	4b1d      	ldr	r3, [pc, #116]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80077fa:	4a19      	ldr	r2, [pc, #100]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	f003 0301 	and.w	r3, r3, #1
 8007808:	2b00      	cmp	r3, #0
 800780a:	d016      	beq.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800780c:	f7fd fe5c 	bl	80054c8 <HAL_GetTick>
 8007810:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007812:	e00b      	b.n	800782c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007814:	f7fd fe58 	bl	80054c8 <HAL_GetTick>
 8007818:	4602      	mov	r2, r0
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	1ad3      	subs	r3, r2, r3
 800781e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007822:	4293      	cmp	r3, r2
 8007824:	d902      	bls.n	800782c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8007826:	2303      	movs	r3, #3
 8007828:	74fb      	strb	r3, [r7, #19]
            break;
 800782a:	e006      	b.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800782c:	4b0c      	ldr	r3, [pc, #48]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800782e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007832:	f003 0302 	and.w	r3, r3, #2
 8007836:	2b00      	cmp	r3, #0
 8007838:	d0ec      	beq.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800783a:	7cfb      	ldrb	r3, [r7, #19]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d10c      	bne.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007840:	4b07      	ldr	r3, [pc, #28]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007846:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007850:	4903      	ldr	r1, [pc, #12]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007852:	4313      	orrs	r3, r2
 8007854:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007858:	e008      	b.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800785a:	7cfb      	ldrb	r3, [r7, #19]
 800785c:	74bb      	strb	r3, [r7, #18]
 800785e:	e005      	b.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8007860:	40021000 	.word	0x40021000
 8007864:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007868:	7cfb      	ldrb	r3, [r7, #19]
 800786a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800786c:	7c7b      	ldrb	r3, [r7, #17]
 800786e:	2b01      	cmp	r3, #1
 8007870:	d105      	bne.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007872:	4ba0      	ldr	r3, [pc, #640]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007876:	4a9f      	ldr	r2, [pc, #636]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007878:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800787c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f003 0301 	and.w	r3, r3, #1
 8007886:	2b00      	cmp	r3, #0
 8007888:	d00a      	beq.n	80078a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800788a:	4b9a      	ldr	r3, [pc, #616]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800788c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007890:	f023 0203 	bic.w	r2, r3, #3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007898:	4996      	ldr	r1, [pc, #600]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800789a:	4313      	orrs	r3, r2
 800789c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 0302 	and.w	r3, r3, #2
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00a      	beq.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80078ac:	4b91      	ldr	r3, [pc, #580]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80078ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078b2:	f023 020c 	bic.w	r2, r3, #12
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ba:	498e      	ldr	r1, [pc, #568]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80078bc:	4313      	orrs	r3, r2
 80078be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f003 0304 	and.w	r3, r3, #4
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d00a      	beq.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80078ce:	4b89      	ldr	r3, [pc, #548]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80078d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078dc:	4985      	ldr	r1, [pc, #532]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80078de:	4313      	orrs	r3, r2
 80078e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0308 	and.w	r3, r3, #8
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00a      	beq.n	8007906 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80078f0:	4b80      	ldr	r3, [pc, #512]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80078f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078fe:	497d      	ldr	r1, [pc, #500]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007900:	4313      	orrs	r3, r2
 8007902:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f003 0310 	and.w	r3, r3, #16
 800790e:	2b00      	cmp	r3, #0
 8007910:	d00a      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007912:	4b78      	ldr	r3, [pc, #480]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007914:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007918:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007920:	4974      	ldr	r1, [pc, #464]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007922:	4313      	orrs	r3, r2
 8007924:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f003 0320 	and.w	r3, r3, #32
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00a      	beq.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007934:	4b6f      	ldr	r3, [pc, #444]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800793a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007942:	496c      	ldr	r1, [pc, #432]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007944:	4313      	orrs	r3, r2
 8007946:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00a      	beq.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007956:	4b67      	ldr	r3, [pc, #412]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007958:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800795c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007964:	4963      	ldr	r1, [pc, #396]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007966:	4313      	orrs	r3, r2
 8007968:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00a      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007978:	4b5e      	ldr	r3, [pc, #376]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800797a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800797e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007986:	495b      	ldr	r1, [pc, #364]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007988:	4313      	orrs	r3, r2
 800798a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007996:	2b00      	cmp	r3, #0
 8007998:	d00a      	beq.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800799a:	4b56      	ldr	r3, [pc, #344]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800799c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079a8:	4952      	ldr	r1, [pc, #328]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079aa:	4313      	orrs	r3, r2
 80079ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00a      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80079bc:	4b4d      	ldr	r3, [pc, #308]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079ca:	494a      	ldr	r1, [pc, #296]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079cc:	4313      	orrs	r3, r2
 80079ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00a      	beq.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80079de:	4b45      	ldr	r3, [pc, #276]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079ec:	4941      	ldr	r1, [pc, #260]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079ee:	4313      	orrs	r3, r2
 80079f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d00a      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007a00:	4b3c      	ldr	r3, [pc, #240]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007a06:	f023 0203 	bic.w	r2, r3, #3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a0e:	4939      	ldr	r1, [pc, #228]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a10:	4313      	orrs	r3, r2
 8007a12:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d028      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007a22:	4b34      	ldr	r3, [pc, #208]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a28:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a30:	4930      	ldr	r1, [pc, #192]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a32:	4313      	orrs	r3, r2
 8007a34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a40:	d106      	bne.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007a42:	4b2c      	ldr	r3, [pc, #176]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	4a2b      	ldr	r2, [pc, #172]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a48:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a4c:	60d3      	str	r3, [r2, #12]
 8007a4e:	e011      	b.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a58:	d10c      	bne.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	3304      	adds	r3, #4
 8007a5e:	2101      	movs	r1, #1
 8007a60:	4618      	mov	r0, r3
 8007a62:	f000 f8f9 	bl	8007c58 <RCCEx_PLLSAI1_Config>
 8007a66:	4603      	mov	r3, r0
 8007a68:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007a6a:	7cfb      	ldrb	r3, [r7, #19]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d001      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8007a70:	7cfb      	ldrb	r3, [r7, #19]
 8007a72:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d04d      	beq.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a88:	d108      	bne.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007a90:	4a18      	ldr	r2, [pc, #96]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a92:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007a96:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007a9a:	e012      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007a9c:	4b15      	ldr	r3, [pc, #84]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007aa2:	4a14      	ldr	r2, [pc, #80]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007aa4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007aa8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007aac:	4b11      	ldr	r3, [pc, #68]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ab2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007aba:	490e      	ldr	r1, [pc, #56]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007abc:	4313      	orrs	r3, r2
 8007abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ac6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007aca:	d106      	bne.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007acc:	4b09      	ldr	r3, [pc, #36]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	4a08      	ldr	r2, [pc, #32]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ad6:	60d3      	str	r3, [r2, #12]
 8007ad8:	e020      	b.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ade:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ae2:	d109      	bne.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007ae4:	4b03      	ldr	r3, [pc, #12]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	4a02      	ldr	r2, [pc, #8]	@ (8007af4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007aea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007aee:	60d3      	str	r3, [r2, #12]
 8007af0:	e014      	b.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007af2:	bf00      	nop
 8007af4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007afc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b00:	d10c      	bne.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	3304      	adds	r3, #4
 8007b06:	2101      	movs	r1, #1
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f000 f8a5 	bl	8007c58 <RCCEx_PLLSAI1_Config>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007b12:	7cfb      	ldrb	r3, [r7, #19]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d001      	beq.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007b18:	7cfb      	ldrb	r3, [r7, #19]
 8007b1a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d028      	beq.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b28:	4b4a      	ldr	r3, [pc, #296]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b36:	4947      	ldr	r1, [pc, #284]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b46:	d106      	bne.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b48:	4b42      	ldr	r3, [pc, #264]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	4a41      	ldr	r2, [pc, #260]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007b4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b52:	60d3      	str	r3, [r2, #12]
 8007b54:	e011      	b.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b5e:	d10c      	bne.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	3304      	adds	r3, #4
 8007b64:	2101      	movs	r1, #1
 8007b66:	4618      	mov	r0, r3
 8007b68:	f000 f876 	bl	8007c58 <RCCEx_PLLSAI1_Config>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007b70:	7cfb      	ldrb	r3, [r7, #19]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d001      	beq.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007b76:	7cfb      	ldrb	r3, [r7, #19]
 8007b78:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d01e      	beq.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007b86:	4b33      	ldr	r3, [pc, #204]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b8c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b96:	492f      	ldr	r1, [pc, #188]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ba4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ba8:	d10c      	bne.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	3304      	adds	r3, #4
 8007bae:	2102      	movs	r1, #2
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f000 f851 	bl	8007c58 <RCCEx_PLLSAI1_Config>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007bba:	7cfb      	ldrb	r3, [r7, #19]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d001      	beq.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007bc0:	7cfb      	ldrb	r3, [r7, #19]
 8007bc2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d00b      	beq.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007bd0:	4b20      	ldr	r3, [pc, #128]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007bd2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007bd6:	f023 0204 	bic.w	r2, r3, #4
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007be0:	491c      	ldr	r1, [pc, #112]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007be2:	4313      	orrs	r3, r2
 8007be4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00b      	beq.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007bf4:	4b17      	ldr	r3, [pc, #92]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007bf6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007bfa:	f023 0218 	bic.w	r2, r3, #24
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c04:	4913      	ldr	r1, [pc, #76]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c06:	4313      	orrs	r3, r2
 8007c08:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d017      	beq.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007c18:	4b0e      	ldr	r3, [pc, #56]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c28:	490a      	ldr	r1, [pc, #40]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007c3a:	d105      	bne.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c3c:	4b05      	ldr	r3, [pc, #20]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c3e:	68db      	ldr	r3, [r3, #12]
 8007c40:	4a04      	ldr	r2, [pc, #16]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c46:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007c48:	7cbb      	ldrb	r3, [r7, #18]
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3718      	adds	r7, #24
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	40021000 	.word	0x40021000

08007c58 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007c66:	4b72      	ldr	r3, [pc, #456]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	f003 0303 	and.w	r3, r3, #3
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d00e      	beq.n	8007c90 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007c72:	4b6f      	ldr	r3, [pc, #444]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	f003 0203 	and.w	r2, r3, #3
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d103      	bne.n	8007c8a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
       ||
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d142      	bne.n	8007d10 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	73fb      	strb	r3, [r7, #15]
 8007c8e:	e03f      	b.n	8007d10 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	2b03      	cmp	r3, #3
 8007c96:	d018      	beq.n	8007cca <RCCEx_PLLSAI1_Config+0x72>
 8007c98:	2b03      	cmp	r3, #3
 8007c9a:	d825      	bhi.n	8007ce8 <RCCEx_PLLSAI1_Config+0x90>
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d002      	beq.n	8007ca6 <RCCEx_PLLSAI1_Config+0x4e>
 8007ca0:	2b02      	cmp	r3, #2
 8007ca2:	d009      	beq.n	8007cb8 <RCCEx_PLLSAI1_Config+0x60>
 8007ca4:	e020      	b.n	8007ce8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007ca6:	4b62      	ldr	r3, [pc, #392]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f003 0302 	and.w	r3, r3, #2
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d11d      	bne.n	8007cee <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007cb6:	e01a      	b.n	8007cee <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007cb8:	4b5d      	ldr	r3, [pc, #372]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d116      	bne.n	8007cf2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007cc8:	e013      	b.n	8007cf2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007cca:	4b59      	ldr	r3, [pc, #356]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d10f      	bne.n	8007cf6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007cd6:	4b56      	ldr	r3, [pc, #344]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d109      	bne.n	8007cf6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007ce6:	e006      	b.n	8007cf6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	73fb      	strb	r3, [r7, #15]
      break;
 8007cec:	e004      	b.n	8007cf8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007cee:	bf00      	nop
 8007cf0:	e002      	b.n	8007cf8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007cf2:	bf00      	nop
 8007cf4:	e000      	b.n	8007cf8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007cf6:	bf00      	nop
    }

    if(status == HAL_OK)
 8007cf8:	7bfb      	ldrb	r3, [r7, #15]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d108      	bne.n	8007d10 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8007cfe:	4b4c      	ldr	r3, [pc, #304]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	f023 0203 	bic.w	r2, r3, #3
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4949      	ldr	r1, [pc, #292]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007d10:	7bfb      	ldrb	r3, [r7, #15]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f040 8086 	bne.w	8007e24 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007d18:	4b45      	ldr	r3, [pc, #276]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a44      	ldr	r2, [pc, #272]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007d1e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007d22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d24:	f7fd fbd0 	bl	80054c8 <HAL_GetTick>
 8007d28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007d2a:	e009      	b.n	8007d40 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007d2c:	f7fd fbcc 	bl	80054c8 <HAL_GetTick>
 8007d30:	4602      	mov	r2, r0
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	1ad3      	subs	r3, r2, r3
 8007d36:	2b02      	cmp	r3, #2
 8007d38:	d902      	bls.n	8007d40 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007d3a:	2303      	movs	r3, #3
 8007d3c:	73fb      	strb	r3, [r7, #15]
        break;
 8007d3e:	e005      	b.n	8007d4c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007d40:	4b3b      	ldr	r3, [pc, #236]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1ef      	bne.n	8007d2c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007d4c:	7bfb      	ldrb	r3, [r7, #15]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d168      	bne.n	8007e24 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d113      	bne.n	8007d80 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007d58:	4b35      	ldr	r3, [pc, #212]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007d5a:	691a      	ldr	r2, [r3, #16]
 8007d5c:	4b35      	ldr	r3, [pc, #212]	@ (8007e34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007d5e:	4013      	ands	r3, r2
 8007d60:	687a      	ldr	r2, [r7, #4]
 8007d62:	6892      	ldr	r2, [r2, #8]
 8007d64:	0211      	lsls	r1, r2, #8
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	68d2      	ldr	r2, [r2, #12]
 8007d6a:	06d2      	lsls	r2, r2, #27
 8007d6c:	4311      	orrs	r1, r2
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	6852      	ldr	r2, [r2, #4]
 8007d72:	3a01      	subs	r2, #1
 8007d74:	0112      	lsls	r2, r2, #4
 8007d76:	430a      	orrs	r2, r1
 8007d78:	492d      	ldr	r1, [pc, #180]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	610b      	str	r3, [r1, #16]
 8007d7e:	e02d      	b.n	8007ddc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	d115      	bne.n	8007db2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007d86:	4b2a      	ldr	r3, [pc, #168]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007d88:	691a      	ldr	r2, [r3, #16]
 8007d8a:	4b2b      	ldr	r3, [pc, #172]	@ (8007e38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	6892      	ldr	r2, [r2, #8]
 8007d92:	0211      	lsls	r1, r2, #8
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	6912      	ldr	r2, [r2, #16]
 8007d98:	0852      	lsrs	r2, r2, #1
 8007d9a:	3a01      	subs	r2, #1
 8007d9c:	0552      	lsls	r2, r2, #21
 8007d9e:	4311      	orrs	r1, r2
 8007da0:	687a      	ldr	r2, [r7, #4]
 8007da2:	6852      	ldr	r2, [r2, #4]
 8007da4:	3a01      	subs	r2, #1
 8007da6:	0112      	lsls	r2, r2, #4
 8007da8:	430a      	orrs	r2, r1
 8007daa:	4921      	ldr	r1, [pc, #132]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	610b      	str	r3, [r1, #16]
 8007db0:	e014      	b.n	8007ddc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007db2:	4b1f      	ldr	r3, [pc, #124]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007db4:	691a      	ldr	r2, [r3, #16]
 8007db6:	4b21      	ldr	r3, [pc, #132]	@ (8007e3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007db8:	4013      	ands	r3, r2
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	6892      	ldr	r2, [r2, #8]
 8007dbe:	0211      	lsls	r1, r2, #8
 8007dc0:	687a      	ldr	r2, [r7, #4]
 8007dc2:	6952      	ldr	r2, [r2, #20]
 8007dc4:	0852      	lsrs	r2, r2, #1
 8007dc6:	3a01      	subs	r2, #1
 8007dc8:	0652      	lsls	r2, r2, #25
 8007dca:	4311      	orrs	r1, r2
 8007dcc:	687a      	ldr	r2, [r7, #4]
 8007dce:	6852      	ldr	r2, [r2, #4]
 8007dd0:	3a01      	subs	r2, #1
 8007dd2:	0112      	lsls	r2, r2, #4
 8007dd4:	430a      	orrs	r2, r1
 8007dd6:	4916      	ldr	r1, [pc, #88]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007ddc:	4b14      	ldr	r3, [pc, #80]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a13      	ldr	r2, [pc, #76]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007de2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007de6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007de8:	f7fd fb6e 	bl	80054c8 <HAL_GetTick>
 8007dec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007dee:	e009      	b.n	8007e04 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007df0:	f7fd fb6a 	bl	80054c8 <HAL_GetTick>
 8007df4:	4602      	mov	r2, r0
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	2b02      	cmp	r3, #2
 8007dfc:	d902      	bls.n	8007e04 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007dfe:	2303      	movs	r3, #3
 8007e00:	73fb      	strb	r3, [r7, #15]
          break;
 8007e02:	e005      	b.n	8007e10 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007e04:	4b0a      	ldr	r3, [pc, #40]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d0ef      	beq.n	8007df0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007e10:	7bfb      	ldrb	r3, [r7, #15]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d106      	bne.n	8007e24 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007e16:	4b06      	ldr	r3, [pc, #24]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e18:	691a      	ldr	r2, [r3, #16]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	699b      	ldr	r3, [r3, #24]
 8007e1e:	4904      	ldr	r1, [pc, #16]	@ (8007e30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e20:	4313      	orrs	r3, r2
 8007e22:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	3710      	adds	r7, #16
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}
 8007e2e:	bf00      	nop
 8007e30:	40021000 	.word	0x40021000
 8007e34:	07ff800f 	.word	0x07ff800f
 8007e38:	ff9f800f 	.word	0xff9f800f
 8007e3c:	f9ff800f 	.word	0xf9ff800f

08007e40 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007e4e:	4b72      	ldr	r3, [pc, #456]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007e50:	68db      	ldr	r3, [r3, #12]
 8007e52:	f003 0303 	and.w	r3, r3, #3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d00e      	beq.n	8007e78 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007e5a:	4b6f      	ldr	r3, [pc, #444]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	f003 0203 	and.w	r2, r3, #3
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d103      	bne.n	8007e72 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
       ||
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d142      	bne.n	8007ef8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	73fb      	strb	r3, [r7, #15]
 8007e76:	e03f      	b.n	8007ef8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	2b03      	cmp	r3, #3
 8007e7e:	d018      	beq.n	8007eb2 <RCCEx_PLLSAI2_Config+0x72>
 8007e80:	2b03      	cmp	r3, #3
 8007e82:	d825      	bhi.n	8007ed0 <RCCEx_PLLSAI2_Config+0x90>
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d002      	beq.n	8007e8e <RCCEx_PLLSAI2_Config+0x4e>
 8007e88:	2b02      	cmp	r3, #2
 8007e8a:	d009      	beq.n	8007ea0 <RCCEx_PLLSAI2_Config+0x60>
 8007e8c:	e020      	b.n	8007ed0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007e8e:	4b62      	ldr	r3, [pc, #392]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f003 0302 	and.w	r3, r3, #2
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d11d      	bne.n	8007ed6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007e9e:	e01a      	b.n	8007ed6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007ea0:	4b5d      	ldr	r3, [pc, #372]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d116      	bne.n	8007eda <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007eac:	2301      	movs	r3, #1
 8007eae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007eb0:	e013      	b.n	8007eda <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007eb2:	4b59      	ldr	r3, [pc, #356]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d10f      	bne.n	8007ede <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007ebe:	4b56      	ldr	r3, [pc, #344]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d109      	bne.n	8007ede <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007ece:	e006      	b.n	8007ede <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ed4:	e004      	b.n	8007ee0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007ed6:	bf00      	nop
 8007ed8:	e002      	b.n	8007ee0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007eda:	bf00      	nop
 8007edc:	e000      	b.n	8007ee0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007ede:	bf00      	nop
    }

    if(status == HAL_OK)
 8007ee0:	7bfb      	ldrb	r3, [r7, #15]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d108      	bne.n	8007ef8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007ee6:	4b4c      	ldr	r3, [pc, #304]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	f023 0203 	bic.w	r2, r3, #3
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4949      	ldr	r1, [pc, #292]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007ef8:	7bfb      	ldrb	r3, [r7, #15]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	f040 8086 	bne.w	800800c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007f00:	4b45      	ldr	r3, [pc, #276]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a44      	ldr	r2, [pc, #272]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007f06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f0c:	f7fd fadc 	bl	80054c8 <HAL_GetTick>
 8007f10:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007f12:	e009      	b.n	8007f28 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007f14:	f7fd fad8 	bl	80054c8 <HAL_GetTick>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	1ad3      	subs	r3, r2, r3
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d902      	bls.n	8007f28 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007f22:	2303      	movs	r3, #3
 8007f24:	73fb      	strb	r3, [r7, #15]
        break;
 8007f26:	e005      	b.n	8007f34 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007f28:	4b3b      	ldr	r3, [pc, #236]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1ef      	bne.n	8007f14 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007f34:	7bfb      	ldrb	r3, [r7, #15]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d168      	bne.n	800800c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d113      	bne.n	8007f68 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007f40:	4b35      	ldr	r3, [pc, #212]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007f42:	695a      	ldr	r2, [r3, #20]
 8007f44:	4b35      	ldr	r3, [pc, #212]	@ (800801c <RCCEx_PLLSAI2_Config+0x1dc>)
 8007f46:	4013      	ands	r3, r2
 8007f48:	687a      	ldr	r2, [r7, #4]
 8007f4a:	6892      	ldr	r2, [r2, #8]
 8007f4c:	0211      	lsls	r1, r2, #8
 8007f4e:	687a      	ldr	r2, [r7, #4]
 8007f50:	68d2      	ldr	r2, [r2, #12]
 8007f52:	06d2      	lsls	r2, r2, #27
 8007f54:	4311      	orrs	r1, r2
 8007f56:	687a      	ldr	r2, [r7, #4]
 8007f58:	6852      	ldr	r2, [r2, #4]
 8007f5a:	3a01      	subs	r2, #1
 8007f5c:	0112      	lsls	r2, r2, #4
 8007f5e:	430a      	orrs	r2, r1
 8007f60:	492d      	ldr	r1, [pc, #180]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007f62:	4313      	orrs	r3, r2
 8007f64:	614b      	str	r3, [r1, #20]
 8007f66:	e02d      	b.n	8007fc4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	2b01      	cmp	r3, #1
 8007f6c:	d115      	bne.n	8007f9a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007f70:	695a      	ldr	r2, [r3, #20]
 8007f72:	4b2b      	ldr	r3, [pc, #172]	@ (8008020 <RCCEx_PLLSAI2_Config+0x1e0>)
 8007f74:	4013      	ands	r3, r2
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	6892      	ldr	r2, [r2, #8]
 8007f7a:	0211      	lsls	r1, r2, #8
 8007f7c:	687a      	ldr	r2, [r7, #4]
 8007f7e:	6912      	ldr	r2, [r2, #16]
 8007f80:	0852      	lsrs	r2, r2, #1
 8007f82:	3a01      	subs	r2, #1
 8007f84:	0552      	lsls	r2, r2, #21
 8007f86:	4311      	orrs	r1, r2
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	6852      	ldr	r2, [r2, #4]
 8007f8c:	3a01      	subs	r2, #1
 8007f8e:	0112      	lsls	r2, r2, #4
 8007f90:	430a      	orrs	r2, r1
 8007f92:	4921      	ldr	r1, [pc, #132]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007f94:	4313      	orrs	r3, r2
 8007f96:	614b      	str	r3, [r1, #20]
 8007f98:	e014      	b.n	8007fc4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007f9a:	4b1f      	ldr	r3, [pc, #124]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007f9c:	695a      	ldr	r2, [r3, #20]
 8007f9e:	4b21      	ldr	r3, [pc, #132]	@ (8008024 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	687a      	ldr	r2, [r7, #4]
 8007fa4:	6892      	ldr	r2, [r2, #8]
 8007fa6:	0211      	lsls	r1, r2, #8
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	6952      	ldr	r2, [r2, #20]
 8007fac:	0852      	lsrs	r2, r2, #1
 8007fae:	3a01      	subs	r2, #1
 8007fb0:	0652      	lsls	r2, r2, #25
 8007fb2:	4311      	orrs	r1, r2
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	6852      	ldr	r2, [r2, #4]
 8007fb8:	3a01      	subs	r2, #1
 8007fba:	0112      	lsls	r2, r2, #4
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	4916      	ldr	r1, [pc, #88]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007fc4:	4b14      	ldr	r3, [pc, #80]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a13      	ldr	r2, [pc, #76]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007fca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fd0:	f7fd fa7a 	bl	80054c8 <HAL_GetTick>
 8007fd4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007fd6:	e009      	b.n	8007fec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007fd8:	f7fd fa76 	bl	80054c8 <HAL_GetTick>
 8007fdc:	4602      	mov	r2, r0
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	1ad3      	subs	r3, r2, r3
 8007fe2:	2b02      	cmp	r3, #2
 8007fe4:	d902      	bls.n	8007fec <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007fe6:	2303      	movs	r3, #3
 8007fe8:	73fb      	strb	r3, [r7, #15]
          break;
 8007fea:	e005      	b.n	8007ff8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007fec:	4b0a      	ldr	r3, [pc, #40]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d0ef      	beq.n	8007fd8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007ff8:	7bfb      	ldrb	r3, [r7, #15]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d106      	bne.n	800800c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007ffe:	4b06      	ldr	r3, [pc, #24]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008000:	695a      	ldr	r2, [r3, #20]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	699b      	ldr	r3, [r3, #24]
 8008006:	4904      	ldr	r1, [pc, #16]	@ (8008018 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008008:	4313      	orrs	r3, r2
 800800a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800800c:	7bfb      	ldrb	r3, [r7, #15]
}
 800800e:	4618      	mov	r0, r3
 8008010:	3710      	adds	r7, #16
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	40021000 	.word	0x40021000
 800801c:	07ff800f 	.word	0x07ff800f
 8008020:	ff9f800f 	.word	0xff9f800f
 8008024:	f9ff800f 	.word	0xf9ff800f

08008028 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d101      	bne.n	800803a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	e095      	b.n	8008166 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800803e:	2b00      	cmp	r3, #0
 8008040:	d108      	bne.n	8008054 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800804a:	d009      	beq.n	8008060 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	61da      	str	r2, [r3, #28]
 8008052:	e005      	b.n	8008060 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2200      	movs	r2, #0
 8008058:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2200      	movs	r2, #0
 8008064:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800806c:	b2db      	uxtb	r3, r3
 800806e:	2b00      	cmp	r3, #0
 8008070:	d106      	bne.n	8008080 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f7fb fbf6 	bl	800386c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2202      	movs	r2, #2
 8008084:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008096:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	68db      	ldr	r3, [r3, #12]
 800809c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80080a0:	d902      	bls.n	80080a8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80080a2:	2300      	movs	r3, #0
 80080a4:	60fb      	str	r3, [r7, #12]
 80080a6:	e002      	b.n	80080ae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80080a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80080ac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80080b6:	d007      	beq.n	80080c8 <HAL_SPI_Init+0xa0>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80080c0:	d002      	beq.n	80080c8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80080d8:	431a      	orrs	r2, r3
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	691b      	ldr	r3, [r3, #16]
 80080de:	f003 0302 	and.w	r3, r3, #2
 80080e2:	431a      	orrs	r2, r3
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	695b      	ldr	r3, [r3, #20]
 80080e8:	f003 0301 	and.w	r3, r3, #1
 80080ec:	431a      	orrs	r2, r3
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	699b      	ldr	r3, [r3, #24]
 80080f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080f6:	431a      	orrs	r2, r3
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	69db      	ldr	r3, [r3, #28]
 80080fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008100:	431a      	orrs	r2, r3
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6a1b      	ldr	r3, [r3, #32]
 8008106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800810a:	ea42 0103 	orr.w	r1, r2, r3
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008112:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	430a      	orrs	r2, r1
 800811c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	699b      	ldr	r3, [r3, #24]
 8008122:	0c1b      	lsrs	r3, r3, #16
 8008124:	f003 0204 	and.w	r2, r3, #4
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800812c:	f003 0310 	and.w	r3, r3, #16
 8008130:	431a      	orrs	r2, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008136:	f003 0308 	and.w	r3, r3, #8
 800813a:	431a      	orrs	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008144:	ea42 0103 	orr.w	r1, r2, r3
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	430a      	orrs	r2, r1
 8008154:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2200      	movs	r2, #0
 800815a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008164:	2300      	movs	r3, #0
}
 8008166:	4618      	mov	r0, r3
 8008168:	3710      	adds	r7, #16
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}

0800816e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800816e:	b580      	push	{r7, lr}
 8008170:	b08a      	sub	sp, #40	@ 0x28
 8008172:	af00      	add	r7, sp, #0
 8008174:	60f8      	str	r0, [r7, #12]
 8008176:	60b9      	str	r1, [r7, #8]
 8008178:	607a      	str	r2, [r7, #4]
 800817a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800817c:	2301      	movs	r3, #1
 800817e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008180:	f7fd f9a2 	bl	80054c8 <HAL_GetTick>
 8008184:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800818c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008194:	887b      	ldrh	r3, [r7, #2]
 8008196:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008198:	887b      	ldrh	r3, [r7, #2]
 800819a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800819c:	7ffb      	ldrb	r3, [r7, #31]
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d00c      	beq.n	80081bc <HAL_SPI_TransmitReceive+0x4e>
 80081a2:	69bb      	ldr	r3, [r7, #24]
 80081a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081a8:	d106      	bne.n	80081b8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d102      	bne.n	80081b8 <HAL_SPI_TransmitReceive+0x4a>
 80081b2:	7ffb      	ldrb	r3, [r7, #31]
 80081b4:	2b04      	cmp	r3, #4
 80081b6:	d001      	beq.n	80081bc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80081b8:	2302      	movs	r3, #2
 80081ba:	e1f3      	b.n	80085a4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d005      	beq.n	80081ce <HAL_SPI_TransmitReceive+0x60>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d002      	beq.n	80081ce <HAL_SPI_TransmitReceive+0x60>
 80081c8:	887b      	ldrh	r3, [r7, #2]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d101      	bne.n	80081d2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80081ce:	2301      	movs	r3, #1
 80081d0:	e1e8      	b.n	80085a4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d101      	bne.n	80081e0 <HAL_SPI_TransmitReceive+0x72>
 80081dc:	2302      	movs	r3, #2
 80081de:	e1e1      	b.n	80085a4 <HAL_SPI_TransmitReceive+0x436>
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80081ee:	b2db      	uxtb	r3, r3
 80081f0:	2b04      	cmp	r3, #4
 80081f2:	d003      	beq.n	80081fc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2205      	movs	r2, #5
 80081f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2200      	movs	r2, #0
 8008200:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	887a      	ldrh	r2, [r7, #2]
 800820c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	887a      	ldrh	r2, [r7, #2]
 8008214:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	68ba      	ldr	r2, [r7, #8]
 800821c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	887a      	ldrh	r2, [r7, #2]
 8008222:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	887a      	ldrh	r2, [r7, #2]
 8008228:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2200      	movs	r2, #0
 800822e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2200      	movs	r2, #0
 8008234:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800823e:	d802      	bhi.n	8008246 <HAL_SPI_TransmitReceive+0xd8>
 8008240:	8abb      	ldrh	r3, [r7, #20]
 8008242:	2b01      	cmp	r3, #1
 8008244:	d908      	bls.n	8008258 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	685a      	ldr	r2, [r3, #4]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008254:	605a      	str	r2, [r3, #4]
 8008256:	e007      	b.n	8008268 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	685a      	ldr	r2, [r3, #4]
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008266:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008272:	2b40      	cmp	r3, #64	@ 0x40
 8008274:	d007      	beq.n	8008286 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008284:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	68db      	ldr	r3, [r3, #12]
 800828a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800828e:	f240 8083 	bls.w	8008398 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d002      	beq.n	80082a0 <HAL_SPI_TransmitReceive+0x132>
 800829a:	8afb      	ldrh	r3, [r7, #22]
 800829c:	2b01      	cmp	r3, #1
 800829e:	d16f      	bne.n	8008380 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082a4:	881a      	ldrh	r2, [r3, #0]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082b0:	1c9a      	adds	r2, r3, #2
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	3b01      	subs	r3, #1
 80082be:	b29a      	uxth	r2, r3
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082c4:	e05c      	b.n	8008380 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	689b      	ldr	r3, [r3, #8]
 80082cc:	f003 0302 	and.w	r3, r3, #2
 80082d0:	2b02      	cmp	r3, #2
 80082d2:	d11b      	bne.n	800830c <HAL_SPI_TransmitReceive+0x19e>
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082d8:	b29b      	uxth	r3, r3
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d016      	beq.n	800830c <HAL_SPI_TransmitReceive+0x19e>
 80082de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d113      	bne.n	800830c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082e8:	881a      	ldrh	r2, [r3, #0]
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082f4:	1c9a      	adds	r2, r3, #2
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082fe:	b29b      	uxth	r3, r3
 8008300:	3b01      	subs	r3, #1
 8008302:	b29a      	uxth	r2, r3
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008308:	2300      	movs	r3, #0
 800830a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f003 0301 	and.w	r3, r3, #1
 8008316:	2b01      	cmp	r3, #1
 8008318:	d11c      	bne.n	8008354 <HAL_SPI_TransmitReceive+0x1e6>
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008320:	b29b      	uxth	r3, r3
 8008322:	2b00      	cmp	r3, #0
 8008324:	d016      	beq.n	8008354 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	68da      	ldr	r2, [r3, #12]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008330:	b292      	uxth	r2, r2
 8008332:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008338:	1c9a      	adds	r2, r3, #2
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008344:	b29b      	uxth	r3, r3
 8008346:	3b01      	subs	r3, #1
 8008348:	b29a      	uxth	r2, r3
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008350:	2301      	movs	r3, #1
 8008352:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008354:	f7fd f8b8 	bl	80054c8 <HAL_GetTick>
 8008358:	4602      	mov	r2, r0
 800835a:	6a3b      	ldr	r3, [r7, #32]
 800835c:	1ad3      	subs	r3, r2, r3
 800835e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008360:	429a      	cmp	r2, r3
 8008362:	d80d      	bhi.n	8008380 <HAL_SPI_TransmitReceive+0x212>
 8008364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008366:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800836a:	d009      	beq.n	8008380 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2200      	movs	r2, #0
 8008378:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800837c:	2303      	movs	r3, #3
 800837e:	e111      	b.n	80085a4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008384:	b29b      	uxth	r3, r3
 8008386:	2b00      	cmp	r3, #0
 8008388:	d19d      	bne.n	80082c6 <HAL_SPI_TransmitReceive+0x158>
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008390:	b29b      	uxth	r3, r3
 8008392:	2b00      	cmp	r3, #0
 8008394:	d197      	bne.n	80082c6 <HAL_SPI_TransmitReceive+0x158>
 8008396:	e0e5      	b.n	8008564 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d003      	beq.n	80083a8 <HAL_SPI_TransmitReceive+0x23a>
 80083a0:	8afb      	ldrh	r3, [r7, #22]
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	f040 80d1 	bne.w	800854a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083ac:	b29b      	uxth	r3, r3
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d912      	bls.n	80083d8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083b6:	881a      	ldrh	r2, [r3, #0]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083c2:	1c9a      	adds	r2, r3, #2
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	3b02      	subs	r3, #2
 80083d0:	b29a      	uxth	r2, r3
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80083d6:	e0b8      	b.n	800854a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	330c      	adds	r3, #12
 80083e2:	7812      	ldrb	r2, [r2, #0]
 80083e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ea:	1c5a      	adds	r2, r3, #1
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083f4:	b29b      	uxth	r3, r3
 80083f6:	3b01      	subs	r3, #1
 80083f8:	b29a      	uxth	r2, r3
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083fe:	e0a4      	b.n	800854a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	f003 0302 	and.w	r3, r3, #2
 800840a:	2b02      	cmp	r3, #2
 800840c:	d134      	bne.n	8008478 <HAL_SPI_TransmitReceive+0x30a>
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008412:	b29b      	uxth	r3, r3
 8008414:	2b00      	cmp	r3, #0
 8008416:	d02f      	beq.n	8008478 <HAL_SPI_TransmitReceive+0x30a>
 8008418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800841a:	2b01      	cmp	r3, #1
 800841c:	d12c      	bne.n	8008478 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008422:	b29b      	uxth	r3, r3
 8008424:	2b01      	cmp	r3, #1
 8008426:	d912      	bls.n	800844e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800842c:	881a      	ldrh	r2, [r3, #0]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008438:	1c9a      	adds	r2, r3, #2
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008442:	b29b      	uxth	r3, r3
 8008444:	3b02      	subs	r3, #2
 8008446:	b29a      	uxth	r2, r3
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800844c:	e012      	b.n	8008474 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	330c      	adds	r3, #12
 8008458:	7812      	ldrb	r2, [r2, #0]
 800845a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008460:	1c5a      	adds	r2, r3, #1
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800846a:	b29b      	uxth	r3, r3
 800846c:	3b01      	subs	r3, #1
 800846e:	b29a      	uxth	r2, r3
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008474:	2300      	movs	r3, #0
 8008476:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	f003 0301 	and.w	r3, r3, #1
 8008482:	2b01      	cmp	r3, #1
 8008484:	d148      	bne.n	8008518 <HAL_SPI_TransmitReceive+0x3aa>
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800848c:	b29b      	uxth	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d042      	beq.n	8008518 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008498:	b29b      	uxth	r3, r3
 800849a:	2b01      	cmp	r3, #1
 800849c:	d923      	bls.n	80084e6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	68da      	ldr	r2, [r3, #12]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084a8:	b292      	uxth	r2, r2
 80084aa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084b0:	1c9a      	adds	r2, r3, #2
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80084bc:	b29b      	uxth	r3, r3
 80084be:	3b02      	subs	r3, #2
 80084c0:	b29a      	uxth	r2, r3
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d81f      	bhi.n	8008514 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	685a      	ldr	r2, [r3, #4]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80084e2:	605a      	str	r2, [r3, #4]
 80084e4:	e016      	b.n	8008514 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f103 020c 	add.w	r2, r3, #12
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f2:	7812      	ldrb	r2, [r2, #0]
 80084f4:	b2d2      	uxtb	r2, r2
 80084f6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084fc:	1c5a      	adds	r2, r3, #1
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008508:	b29b      	uxth	r3, r3
 800850a:	3b01      	subs	r3, #1
 800850c:	b29a      	uxth	r2, r3
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008514:	2301      	movs	r3, #1
 8008516:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008518:	f7fc ffd6 	bl	80054c8 <HAL_GetTick>
 800851c:	4602      	mov	r2, r0
 800851e:	6a3b      	ldr	r3, [r7, #32]
 8008520:	1ad3      	subs	r3, r2, r3
 8008522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008524:	429a      	cmp	r2, r3
 8008526:	d803      	bhi.n	8008530 <HAL_SPI_TransmitReceive+0x3c2>
 8008528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800852e:	d102      	bne.n	8008536 <HAL_SPI_TransmitReceive+0x3c8>
 8008530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008532:	2b00      	cmp	r3, #0
 8008534:	d109      	bne.n	800854a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2201      	movs	r2, #1
 800853a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2200      	movs	r2, #0
 8008542:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008546:	2303      	movs	r3, #3
 8008548:	e02c      	b.n	80085a4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800854e:	b29b      	uxth	r3, r3
 8008550:	2b00      	cmp	r3, #0
 8008552:	f47f af55 	bne.w	8008400 <HAL_SPI_TransmitReceive+0x292>
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800855c:	b29b      	uxth	r3, r3
 800855e:	2b00      	cmp	r3, #0
 8008560:	f47f af4e 	bne.w	8008400 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008564:	6a3a      	ldr	r2, [r7, #32]
 8008566:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008568:	68f8      	ldr	r0, [r7, #12]
 800856a:	f000 f93d 	bl	80087e8 <SPI_EndRxTxTransaction>
 800856e:	4603      	mov	r3, r0
 8008570:	2b00      	cmp	r3, #0
 8008572:	d008      	beq.n	8008586 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2220      	movs	r2, #32
 8008578:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2200      	movs	r2, #0
 800857e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e00e      	b.n	80085a4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2201      	movs	r2, #1
 800858a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800859a:	2b00      	cmp	r3, #0
 800859c:	d001      	beq.n	80085a2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	e000      	b.n	80085a4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80085a2:	2300      	movs	r3, #0
  }
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3728      	adds	r7, #40	@ 0x28
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b088      	sub	sp, #32
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	60b9      	str	r1, [r7, #8]
 80085b6:	603b      	str	r3, [r7, #0]
 80085b8:	4613      	mov	r3, r2
 80085ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80085bc:	f7fc ff84 	bl	80054c8 <HAL_GetTick>
 80085c0:	4602      	mov	r2, r0
 80085c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c4:	1a9b      	subs	r3, r3, r2
 80085c6:	683a      	ldr	r2, [r7, #0]
 80085c8:	4413      	add	r3, r2
 80085ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80085cc:	f7fc ff7c 	bl	80054c8 <HAL_GetTick>
 80085d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80085d2:	4b39      	ldr	r3, [pc, #228]	@ (80086b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	015b      	lsls	r3, r3, #5
 80085d8:	0d1b      	lsrs	r3, r3, #20
 80085da:	69fa      	ldr	r2, [r7, #28]
 80085dc:	fb02 f303 	mul.w	r3, r2, r3
 80085e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085e2:	e054      	b.n	800868e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80085ea:	d050      	beq.n	800868e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80085ec:	f7fc ff6c 	bl	80054c8 <HAL_GetTick>
 80085f0:	4602      	mov	r2, r0
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	1ad3      	subs	r3, r2, r3
 80085f6:	69fa      	ldr	r2, [r7, #28]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d902      	bls.n	8008602 <SPI_WaitFlagStateUntilTimeout+0x56>
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d13d      	bne.n	800867e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	685a      	ldr	r2, [r3, #4]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008610:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800861a:	d111      	bne.n	8008640 <SPI_WaitFlagStateUntilTimeout+0x94>
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008624:	d004      	beq.n	8008630 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800862e:	d107      	bne.n	8008640 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	681a      	ldr	r2, [r3, #0]
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800863e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008644:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008648:	d10f      	bne.n	800866a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	681a      	ldr	r2, [r3, #0]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008658:	601a      	str	r2, [r3, #0]
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008668:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2201      	movs	r2, #1
 800866e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2200      	movs	r2, #0
 8008676:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800867a:	2303      	movs	r3, #3
 800867c:	e017      	b.n	80086ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d101      	bne.n	8008688 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008684:	2300      	movs	r3, #0
 8008686:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	3b01      	subs	r3, #1
 800868c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	689a      	ldr	r2, [r3, #8]
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	4013      	ands	r3, r2
 8008698:	68ba      	ldr	r2, [r7, #8]
 800869a:	429a      	cmp	r2, r3
 800869c:	bf0c      	ite	eq
 800869e:	2301      	moveq	r3, #1
 80086a0:	2300      	movne	r3, #0
 80086a2:	b2db      	uxtb	r3, r3
 80086a4:	461a      	mov	r2, r3
 80086a6:	79fb      	ldrb	r3, [r7, #7]
 80086a8:	429a      	cmp	r2, r3
 80086aa:	d19b      	bne.n	80085e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80086ac:	2300      	movs	r3, #0
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3720      	adds	r7, #32
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}
 80086b6:	bf00      	nop
 80086b8:	2004002c 	.word	0x2004002c

080086bc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b08a      	sub	sp, #40	@ 0x28
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	60b9      	str	r1, [r7, #8]
 80086c6:	607a      	str	r2, [r7, #4]
 80086c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80086ca:	2300      	movs	r3, #0
 80086cc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80086ce:	f7fc fefb 	bl	80054c8 <HAL_GetTick>
 80086d2:	4602      	mov	r2, r0
 80086d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d6:	1a9b      	subs	r3, r3, r2
 80086d8:	683a      	ldr	r2, [r7, #0]
 80086da:	4413      	add	r3, r2
 80086dc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80086de:	f7fc fef3 	bl	80054c8 <HAL_GetTick>
 80086e2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	330c      	adds	r3, #12
 80086ea:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80086ec:	4b3d      	ldr	r3, [pc, #244]	@ (80087e4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	4613      	mov	r3, r2
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	4413      	add	r3, r2
 80086f6:	00da      	lsls	r2, r3, #3
 80086f8:	1ad3      	subs	r3, r2, r3
 80086fa:	0d1b      	lsrs	r3, r3, #20
 80086fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086fe:	fb02 f303 	mul.w	r3, r2, r3
 8008702:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008704:	e060      	b.n	80087c8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800870c:	d107      	bne.n	800871e <SPI_WaitFifoStateUntilTimeout+0x62>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d104      	bne.n	800871e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008714:	69fb      	ldr	r3, [r7, #28]
 8008716:	781b      	ldrb	r3, [r3, #0]
 8008718:	b2db      	uxtb	r3, r3
 800871a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800871c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008724:	d050      	beq.n	80087c8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008726:	f7fc fecf 	bl	80054c8 <HAL_GetTick>
 800872a:	4602      	mov	r2, r0
 800872c:	6a3b      	ldr	r3, [r7, #32]
 800872e:	1ad3      	subs	r3, r2, r3
 8008730:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008732:	429a      	cmp	r2, r3
 8008734:	d902      	bls.n	800873c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008738:	2b00      	cmp	r3, #0
 800873a:	d13d      	bne.n	80087b8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	685a      	ldr	r2, [r3, #4]
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800874a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008754:	d111      	bne.n	800877a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	689b      	ldr	r3, [r3, #8]
 800875a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800875e:	d004      	beq.n	800876a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008768:	d107      	bne.n	800877a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	681a      	ldr	r2, [r3, #0]
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008778:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800877e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008782:	d10f      	bne.n	80087a4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	681a      	ldr	r2, [r3, #0]
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008792:	601a      	str	r2, [r3, #0]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	681a      	ldr	r2, [r3, #0]
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80087a2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2200      	movs	r2, #0
 80087b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80087b4:	2303      	movs	r3, #3
 80087b6:	e010      	b.n	80087da <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80087b8:	69bb      	ldr	r3, [r7, #24]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d101      	bne.n	80087c2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80087be:	2300      	movs	r3, #0
 80087c0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80087c2:	69bb      	ldr	r3, [r7, #24]
 80087c4:	3b01      	subs	r3, #1
 80087c6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	689a      	ldr	r2, [r3, #8]
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	4013      	ands	r3, r2
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d196      	bne.n	8008706 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80087d8:	2300      	movs	r3, #0
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3728      	adds	r7, #40	@ 0x28
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	2004002c 	.word	0x2004002c

080087e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b086      	sub	sp, #24
 80087ec:	af02      	add	r7, sp, #8
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008800:	68f8      	ldr	r0, [r7, #12]
 8008802:	f7ff ff5b 	bl	80086bc <SPI_WaitFifoStateUntilTimeout>
 8008806:	4603      	mov	r3, r0
 8008808:	2b00      	cmp	r3, #0
 800880a:	d007      	beq.n	800881c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008810:	f043 0220 	orr.w	r2, r3, #32
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	e027      	b.n	800886c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	9300      	str	r3, [sp, #0]
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	2200      	movs	r2, #0
 8008824:	2180      	movs	r1, #128	@ 0x80
 8008826:	68f8      	ldr	r0, [r7, #12]
 8008828:	f7ff fec0 	bl	80085ac <SPI_WaitFlagStateUntilTimeout>
 800882c:	4603      	mov	r3, r0
 800882e:	2b00      	cmp	r3, #0
 8008830:	d007      	beq.n	8008842 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008836:	f043 0220 	orr.w	r2, r3, #32
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800883e:	2303      	movs	r3, #3
 8008840:	e014      	b.n	800886c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	9300      	str	r3, [sp, #0]
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	2200      	movs	r2, #0
 800884a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800884e:	68f8      	ldr	r0, [r7, #12]
 8008850:	f7ff ff34 	bl	80086bc <SPI_WaitFifoStateUntilTimeout>
 8008854:	4603      	mov	r3, r0
 8008856:	2b00      	cmp	r3, #0
 8008858:	d007      	beq.n	800886a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800885e:	f043 0220 	orr.w	r2, r3, #32
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008866:	2303      	movs	r3, #3
 8008868:	e000      	b.n	800886c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800886a:	2300      	movs	r3, #0
}
 800886c:	4618      	mov	r0, r3
 800886e:	3710      	adds	r7, #16
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b082      	sub	sp, #8
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d101      	bne.n	8008886 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008882:	2301      	movs	r3, #1
 8008884:	e049      	b.n	800891a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b00      	cmp	r3, #0
 8008890:	d106      	bne.n	80088a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f7fb f828 	bl	80038f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2202      	movs	r2, #2
 80088a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	3304      	adds	r3, #4
 80088b0:	4619      	mov	r1, r3
 80088b2:	4610      	mov	r0, r2
 80088b4:	f000 fb7a 	bl	8008fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2201      	movs	r2, #1
 80088bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2201      	movs	r2, #1
 80088c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2201      	movs	r2, #1
 80088cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2201      	movs	r2, #1
 80088d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2201      	movs	r2, #1
 80088dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2201      	movs	r2, #1
 80088ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2201      	movs	r2, #1
 80088f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2201      	movs	r2, #1
 800890c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008918:	2300      	movs	r3, #0
}
 800891a:	4618      	mov	r0, r3
 800891c:	3708      	adds	r7, #8
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}

08008922 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008922:	b580      	push	{r7, lr}
 8008924:	b082      	sub	sp, #8
 8008926:	af00      	add	r7, sp, #0
 8008928:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d101      	bne.n	8008934 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008930:	2301      	movs	r3, #1
 8008932:	e049      	b.n	80089c8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800893a:	b2db      	uxtb	r3, r3
 800893c:	2b00      	cmp	r3, #0
 800893e:	d106      	bne.n	800894e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2200      	movs	r2, #0
 8008944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 f841 	bl	80089d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2202      	movs	r2, #2
 8008952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	3304      	adds	r3, #4
 800895e:	4619      	mov	r1, r3
 8008960:	4610      	mov	r0, r2
 8008962:	f000 fb23 	bl	8008fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2201      	movs	r2, #1
 800896a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2201      	movs	r2, #1
 8008972:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2201      	movs	r2, #1
 800897a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2201      	movs	r2, #1
 8008982:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2201      	movs	r2, #1
 800898a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2201      	movs	r2, #1
 8008992:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2201      	movs	r2, #1
 800899a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2201      	movs	r2, #1
 80089a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2201      	movs	r2, #1
 80089aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2201      	movs	r2, #1
 80089b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2201      	movs	r2, #1
 80089ba:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2201      	movs	r2, #1
 80089c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3708      	adds	r7, #8
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80089d8:	bf00      	nop
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b084      	sub	sp, #16
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d109      	bne.n	8008a08 <HAL_TIM_PWM_Start+0x24>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	bf14      	ite	ne
 8008a00:	2301      	movne	r3, #1
 8008a02:	2300      	moveq	r3, #0
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	e03c      	b.n	8008a82 <HAL_TIM_PWM_Start+0x9e>
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	2b04      	cmp	r3, #4
 8008a0c:	d109      	bne.n	8008a22 <HAL_TIM_PWM_Start+0x3e>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	bf14      	ite	ne
 8008a1a:	2301      	movne	r3, #1
 8008a1c:	2300      	moveq	r3, #0
 8008a1e:	b2db      	uxtb	r3, r3
 8008a20:	e02f      	b.n	8008a82 <HAL_TIM_PWM_Start+0x9e>
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	2b08      	cmp	r3, #8
 8008a26:	d109      	bne.n	8008a3c <HAL_TIM_PWM_Start+0x58>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a2e:	b2db      	uxtb	r3, r3
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	bf14      	ite	ne
 8008a34:	2301      	movne	r3, #1
 8008a36:	2300      	moveq	r3, #0
 8008a38:	b2db      	uxtb	r3, r3
 8008a3a:	e022      	b.n	8008a82 <HAL_TIM_PWM_Start+0x9e>
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	2b0c      	cmp	r3, #12
 8008a40:	d109      	bne.n	8008a56 <HAL_TIM_PWM_Start+0x72>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a48:	b2db      	uxtb	r3, r3
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	bf14      	ite	ne
 8008a4e:	2301      	movne	r3, #1
 8008a50:	2300      	moveq	r3, #0
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	e015      	b.n	8008a82 <HAL_TIM_PWM_Start+0x9e>
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	2b10      	cmp	r3, #16
 8008a5a:	d109      	bne.n	8008a70 <HAL_TIM_PWM_Start+0x8c>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	bf14      	ite	ne
 8008a68:	2301      	movne	r3, #1
 8008a6a:	2300      	moveq	r3, #0
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	e008      	b.n	8008a82 <HAL_TIM_PWM_Start+0x9e>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	bf14      	ite	ne
 8008a7c:	2301      	movne	r3, #1
 8008a7e:	2300      	moveq	r3, #0
 8008a80:	b2db      	uxtb	r3, r3
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d001      	beq.n	8008a8a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008a86:	2301      	movs	r3, #1
 8008a88:	e09c      	b.n	8008bc4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d104      	bne.n	8008a9a <HAL_TIM_PWM_Start+0xb6>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2202      	movs	r2, #2
 8008a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a98:	e023      	b.n	8008ae2 <HAL_TIM_PWM_Start+0xfe>
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	2b04      	cmp	r3, #4
 8008a9e:	d104      	bne.n	8008aaa <HAL_TIM_PWM_Start+0xc6>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008aa8:	e01b      	b.n	8008ae2 <HAL_TIM_PWM_Start+0xfe>
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	2b08      	cmp	r3, #8
 8008aae:	d104      	bne.n	8008aba <HAL_TIM_PWM_Start+0xd6>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2202      	movs	r2, #2
 8008ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008ab8:	e013      	b.n	8008ae2 <HAL_TIM_PWM_Start+0xfe>
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	2b0c      	cmp	r3, #12
 8008abe:	d104      	bne.n	8008aca <HAL_TIM_PWM_Start+0xe6>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2202      	movs	r2, #2
 8008ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008ac8:	e00b      	b.n	8008ae2 <HAL_TIM_PWM_Start+0xfe>
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	2b10      	cmp	r3, #16
 8008ace:	d104      	bne.n	8008ada <HAL_TIM_PWM_Start+0xf6>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2202      	movs	r2, #2
 8008ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008ad8:	e003      	b.n	8008ae2 <HAL_TIM_PWM_Start+0xfe>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2202      	movs	r2, #2
 8008ade:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	6839      	ldr	r1, [r7, #0]
 8008aea:	4618      	mov	r0, r3
 8008aec:	f000 fe74 	bl	80097d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a35      	ldr	r2, [pc, #212]	@ (8008bcc <HAL_TIM_PWM_Start+0x1e8>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d013      	beq.n	8008b22 <HAL_TIM_PWM_Start+0x13e>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4a34      	ldr	r2, [pc, #208]	@ (8008bd0 <HAL_TIM_PWM_Start+0x1ec>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d00e      	beq.n	8008b22 <HAL_TIM_PWM_Start+0x13e>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	4a32      	ldr	r2, [pc, #200]	@ (8008bd4 <HAL_TIM_PWM_Start+0x1f0>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d009      	beq.n	8008b22 <HAL_TIM_PWM_Start+0x13e>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4a31      	ldr	r2, [pc, #196]	@ (8008bd8 <HAL_TIM_PWM_Start+0x1f4>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d004      	beq.n	8008b22 <HAL_TIM_PWM_Start+0x13e>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a2f      	ldr	r2, [pc, #188]	@ (8008bdc <HAL_TIM_PWM_Start+0x1f8>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d101      	bne.n	8008b26 <HAL_TIM_PWM_Start+0x142>
 8008b22:	2301      	movs	r3, #1
 8008b24:	e000      	b.n	8008b28 <HAL_TIM_PWM_Start+0x144>
 8008b26:	2300      	movs	r3, #0
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d007      	beq.n	8008b3c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a22      	ldr	r2, [pc, #136]	@ (8008bcc <HAL_TIM_PWM_Start+0x1e8>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d01d      	beq.n	8008b82 <HAL_TIM_PWM_Start+0x19e>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b4e:	d018      	beq.n	8008b82 <HAL_TIM_PWM_Start+0x19e>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a22      	ldr	r2, [pc, #136]	@ (8008be0 <HAL_TIM_PWM_Start+0x1fc>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d013      	beq.n	8008b82 <HAL_TIM_PWM_Start+0x19e>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a21      	ldr	r2, [pc, #132]	@ (8008be4 <HAL_TIM_PWM_Start+0x200>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d00e      	beq.n	8008b82 <HAL_TIM_PWM_Start+0x19e>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a1f      	ldr	r2, [pc, #124]	@ (8008be8 <HAL_TIM_PWM_Start+0x204>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d009      	beq.n	8008b82 <HAL_TIM_PWM_Start+0x19e>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a17      	ldr	r2, [pc, #92]	@ (8008bd0 <HAL_TIM_PWM_Start+0x1ec>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d004      	beq.n	8008b82 <HAL_TIM_PWM_Start+0x19e>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a15      	ldr	r2, [pc, #84]	@ (8008bd4 <HAL_TIM_PWM_Start+0x1f0>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d115      	bne.n	8008bae <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	689a      	ldr	r2, [r3, #8]
 8008b88:	4b18      	ldr	r3, [pc, #96]	@ (8008bec <HAL_TIM_PWM_Start+0x208>)
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2b06      	cmp	r3, #6
 8008b92:	d015      	beq.n	8008bc0 <HAL_TIM_PWM_Start+0x1dc>
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b9a:	d011      	beq.n	8008bc0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	681a      	ldr	r2, [r3, #0]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f042 0201 	orr.w	r2, r2, #1
 8008baa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bac:	e008      	b.n	8008bc0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f042 0201 	orr.w	r2, r2, #1
 8008bbc:	601a      	str	r2, [r3, #0]
 8008bbe:	e000      	b.n	8008bc2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bc0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008bc2:	2300      	movs	r3, #0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3710      	adds	r7, #16
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	40012c00 	.word	0x40012c00
 8008bd0:	40013400 	.word	0x40013400
 8008bd4:	40014000 	.word	0x40014000
 8008bd8:	40014400 	.word	0x40014400
 8008bdc:	40014800 	.word	0x40014800
 8008be0:	40000400 	.word	0x40000400
 8008be4:	40000800 	.word	0x40000800
 8008be8:	40000c00 	.word	0x40000c00
 8008bec:	00010007 	.word	0x00010007

08008bf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b086      	sub	sp, #24
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	60f8      	str	r0, [r7, #12]
 8008bf8:	60b9      	str	r1, [r7, #8]
 8008bfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c06:	2b01      	cmp	r3, #1
 8008c08:	d101      	bne.n	8008c0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008c0a:	2302      	movs	r3, #2
 8008c0c:	e0ff      	b.n	8008e0e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2201      	movs	r2, #1
 8008c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2b14      	cmp	r3, #20
 8008c1a:	f200 80f0 	bhi.w	8008dfe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8008c24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c24:	08008c79 	.word	0x08008c79
 8008c28:	08008dff 	.word	0x08008dff
 8008c2c:	08008dff 	.word	0x08008dff
 8008c30:	08008dff 	.word	0x08008dff
 8008c34:	08008cb9 	.word	0x08008cb9
 8008c38:	08008dff 	.word	0x08008dff
 8008c3c:	08008dff 	.word	0x08008dff
 8008c40:	08008dff 	.word	0x08008dff
 8008c44:	08008cfb 	.word	0x08008cfb
 8008c48:	08008dff 	.word	0x08008dff
 8008c4c:	08008dff 	.word	0x08008dff
 8008c50:	08008dff 	.word	0x08008dff
 8008c54:	08008d3b 	.word	0x08008d3b
 8008c58:	08008dff 	.word	0x08008dff
 8008c5c:	08008dff 	.word	0x08008dff
 8008c60:	08008dff 	.word	0x08008dff
 8008c64:	08008d7d 	.word	0x08008d7d
 8008c68:	08008dff 	.word	0x08008dff
 8008c6c:	08008dff 	.word	0x08008dff
 8008c70:	08008dff 	.word	0x08008dff
 8008c74:	08008dbd 	.word	0x08008dbd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	68b9      	ldr	r1, [r7, #8]
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f000 fa3a 	bl	80090f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	699a      	ldr	r2, [r3, #24]
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f042 0208 	orr.w	r2, r2, #8
 8008c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	699a      	ldr	r2, [r3, #24]
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f022 0204 	bic.w	r2, r2, #4
 8008ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	6999      	ldr	r1, [r3, #24]
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	691a      	ldr	r2, [r3, #16]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	430a      	orrs	r2, r1
 8008cb4:	619a      	str	r2, [r3, #24]
      break;
 8008cb6:	e0a5      	b.n	8008e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	68b9      	ldr	r1, [r7, #8]
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f000 faaa 	bl	8009218 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	699a      	ldr	r2, [r3, #24]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008cd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	699a      	ldr	r2, [r3, #24]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ce2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	6999      	ldr	r1, [r3, #24]
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	691b      	ldr	r3, [r3, #16]
 8008cee:	021a      	lsls	r2, r3, #8
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	430a      	orrs	r2, r1
 8008cf6:	619a      	str	r2, [r3, #24]
      break;
 8008cf8:	e084      	b.n	8008e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	68b9      	ldr	r1, [r7, #8]
 8008d00:	4618      	mov	r0, r3
 8008d02:	f000 fb13 	bl	800932c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	69da      	ldr	r2, [r3, #28]
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f042 0208 	orr.w	r2, r2, #8
 8008d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	69da      	ldr	r2, [r3, #28]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f022 0204 	bic.w	r2, r2, #4
 8008d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	69d9      	ldr	r1, [r3, #28]
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	691a      	ldr	r2, [r3, #16]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	430a      	orrs	r2, r1
 8008d36:	61da      	str	r2, [r3, #28]
      break;
 8008d38:	e064      	b.n	8008e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	68b9      	ldr	r1, [r7, #8]
 8008d40:	4618      	mov	r0, r3
 8008d42:	f000 fb7b 	bl	800943c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	69da      	ldr	r2, [r3, #28]
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	69da      	ldr	r2, [r3, #28]
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	69d9      	ldr	r1, [r3, #28]
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	691b      	ldr	r3, [r3, #16]
 8008d70:	021a      	lsls	r2, r3, #8
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	430a      	orrs	r2, r1
 8008d78:	61da      	str	r2, [r3, #28]
      break;
 8008d7a:	e043      	b.n	8008e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	68b9      	ldr	r1, [r7, #8]
 8008d82:	4618      	mov	r0, r3
 8008d84:	f000 fbc4 	bl	8009510 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f042 0208 	orr.w	r2, r2, #8
 8008d96:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f022 0204 	bic.w	r2, r2, #4
 8008da6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	691a      	ldr	r2, [r3, #16]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	430a      	orrs	r2, r1
 8008db8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008dba:	e023      	b.n	8008e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	68b9      	ldr	r1, [r7, #8]
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f000 fc08 	bl	80095d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008dd6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008de6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	691b      	ldr	r3, [r3, #16]
 8008df2:	021a      	lsls	r2, r3, #8
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	430a      	orrs	r2, r1
 8008dfa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008dfc:	e002      	b.n	8008e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	75fb      	strb	r3, [r7, #23]
      break;
 8008e02:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2200      	movs	r2, #0
 8008e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3718      	adds	r7, #24
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	bf00      	nop

08008e18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b084      	sub	sp, #16
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e22:	2300      	movs	r3, #0
 8008e24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d101      	bne.n	8008e34 <HAL_TIM_ConfigClockSource+0x1c>
 8008e30:	2302      	movs	r3, #2
 8008e32:	e0b6      	b.n	8008fa2 <HAL_TIM_ConfigClockSource+0x18a>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2202      	movs	r2, #2
 8008e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e52:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008e56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	68ba      	ldr	r2, [r7, #8]
 8008e66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e70:	d03e      	beq.n	8008ef0 <HAL_TIM_ConfigClockSource+0xd8>
 8008e72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e76:	f200 8087 	bhi.w	8008f88 <HAL_TIM_ConfigClockSource+0x170>
 8008e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e7e:	f000 8086 	beq.w	8008f8e <HAL_TIM_ConfigClockSource+0x176>
 8008e82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e86:	d87f      	bhi.n	8008f88 <HAL_TIM_ConfigClockSource+0x170>
 8008e88:	2b70      	cmp	r3, #112	@ 0x70
 8008e8a:	d01a      	beq.n	8008ec2 <HAL_TIM_ConfigClockSource+0xaa>
 8008e8c:	2b70      	cmp	r3, #112	@ 0x70
 8008e8e:	d87b      	bhi.n	8008f88 <HAL_TIM_ConfigClockSource+0x170>
 8008e90:	2b60      	cmp	r3, #96	@ 0x60
 8008e92:	d050      	beq.n	8008f36 <HAL_TIM_ConfigClockSource+0x11e>
 8008e94:	2b60      	cmp	r3, #96	@ 0x60
 8008e96:	d877      	bhi.n	8008f88 <HAL_TIM_ConfigClockSource+0x170>
 8008e98:	2b50      	cmp	r3, #80	@ 0x50
 8008e9a:	d03c      	beq.n	8008f16 <HAL_TIM_ConfigClockSource+0xfe>
 8008e9c:	2b50      	cmp	r3, #80	@ 0x50
 8008e9e:	d873      	bhi.n	8008f88 <HAL_TIM_ConfigClockSource+0x170>
 8008ea0:	2b40      	cmp	r3, #64	@ 0x40
 8008ea2:	d058      	beq.n	8008f56 <HAL_TIM_ConfigClockSource+0x13e>
 8008ea4:	2b40      	cmp	r3, #64	@ 0x40
 8008ea6:	d86f      	bhi.n	8008f88 <HAL_TIM_ConfigClockSource+0x170>
 8008ea8:	2b30      	cmp	r3, #48	@ 0x30
 8008eaa:	d064      	beq.n	8008f76 <HAL_TIM_ConfigClockSource+0x15e>
 8008eac:	2b30      	cmp	r3, #48	@ 0x30
 8008eae:	d86b      	bhi.n	8008f88 <HAL_TIM_ConfigClockSource+0x170>
 8008eb0:	2b20      	cmp	r3, #32
 8008eb2:	d060      	beq.n	8008f76 <HAL_TIM_ConfigClockSource+0x15e>
 8008eb4:	2b20      	cmp	r3, #32
 8008eb6:	d867      	bhi.n	8008f88 <HAL_TIM_ConfigClockSource+0x170>
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d05c      	beq.n	8008f76 <HAL_TIM_ConfigClockSource+0x15e>
 8008ebc:	2b10      	cmp	r3, #16
 8008ebe:	d05a      	beq.n	8008f76 <HAL_TIM_ConfigClockSource+0x15e>
 8008ec0:	e062      	b.n	8008f88 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008ed2:	f000 fc61 	bl	8009798 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	689b      	ldr	r3, [r3, #8]
 8008edc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008ee4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	68ba      	ldr	r2, [r7, #8]
 8008eec:	609a      	str	r2, [r3, #8]
      break;
 8008eee:	e04f      	b.n	8008f90 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008f00:	f000 fc4a 	bl	8009798 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	689a      	ldr	r2, [r3, #8]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008f12:	609a      	str	r2, [r3, #8]
      break;
 8008f14:	e03c      	b.n	8008f90 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f22:	461a      	mov	r2, r3
 8008f24:	f000 fbbe 	bl	80096a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	2150      	movs	r1, #80	@ 0x50
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f000 fc17 	bl	8009762 <TIM_ITRx_SetConfig>
      break;
 8008f34:	e02c      	b.n	8008f90 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008f42:	461a      	mov	r2, r3
 8008f44:	f000 fbdd 	bl	8009702 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2160      	movs	r1, #96	@ 0x60
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f000 fc07 	bl	8009762 <TIM_ITRx_SetConfig>
      break;
 8008f54:	e01c      	b.n	8008f90 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f62:	461a      	mov	r2, r3
 8008f64:	f000 fb9e 	bl	80096a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	2140      	movs	r1, #64	@ 0x40
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f000 fbf7 	bl	8009762 <TIM_ITRx_SetConfig>
      break;
 8008f74:	e00c      	b.n	8008f90 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4619      	mov	r1, r3
 8008f80:	4610      	mov	r0, r2
 8008f82:	f000 fbee 	bl	8009762 <TIM_ITRx_SetConfig>
      break;
 8008f86:	e003      	b.n	8008f90 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8008f88:	2301      	movs	r3, #1
 8008f8a:	73fb      	strb	r3, [r7, #15]
      break;
 8008f8c:	e000      	b.n	8008f90 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008f8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2201      	movs	r2, #1
 8008f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3710      	adds	r7, #16
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
	...

08008fac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b085      	sub	sp, #20
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	4a46      	ldr	r2, [pc, #280]	@ (80090d8 <TIM_Base_SetConfig+0x12c>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d013      	beq.n	8008fec <TIM_Base_SetConfig+0x40>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fca:	d00f      	beq.n	8008fec <TIM_Base_SetConfig+0x40>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	4a43      	ldr	r2, [pc, #268]	@ (80090dc <TIM_Base_SetConfig+0x130>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d00b      	beq.n	8008fec <TIM_Base_SetConfig+0x40>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	4a42      	ldr	r2, [pc, #264]	@ (80090e0 <TIM_Base_SetConfig+0x134>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d007      	beq.n	8008fec <TIM_Base_SetConfig+0x40>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	4a41      	ldr	r2, [pc, #260]	@ (80090e4 <TIM_Base_SetConfig+0x138>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d003      	beq.n	8008fec <TIM_Base_SetConfig+0x40>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	4a40      	ldr	r2, [pc, #256]	@ (80090e8 <TIM_Base_SetConfig+0x13c>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d108      	bne.n	8008ffe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ff2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	685b      	ldr	r3, [r3, #4]
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a35      	ldr	r2, [pc, #212]	@ (80090d8 <TIM_Base_SetConfig+0x12c>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d01f      	beq.n	8009046 <TIM_Base_SetConfig+0x9a>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800900c:	d01b      	beq.n	8009046 <TIM_Base_SetConfig+0x9a>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	4a32      	ldr	r2, [pc, #200]	@ (80090dc <TIM_Base_SetConfig+0x130>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d017      	beq.n	8009046 <TIM_Base_SetConfig+0x9a>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	4a31      	ldr	r2, [pc, #196]	@ (80090e0 <TIM_Base_SetConfig+0x134>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d013      	beq.n	8009046 <TIM_Base_SetConfig+0x9a>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	4a30      	ldr	r2, [pc, #192]	@ (80090e4 <TIM_Base_SetConfig+0x138>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d00f      	beq.n	8009046 <TIM_Base_SetConfig+0x9a>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	4a2f      	ldr	r2, [pc, #188]	@ (80090e8 <TIM_Base_SetConfig+0x13c>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d00b      	beq.n	8009046 <TIM_Base_SetConfig+0x9a>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	4a2e      	ldr	r2, [pc, #184]	@ (80090ec <TIM_Base_SetConfig+0x140>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d007      	beq.n	8009046 <TIM_Base_SetConfig+0x9a>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	4a2d      	ldr	r2, [pc, #180]	@ (80090f0 <TIM_Base_SetConfig+0x144>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d003      	beq.n	8009046 <TIM_Base_SetConfig+0x9a>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	4a2c      	ldr	r2, [pc, #176]	@ (80090f4 <TIM_Base_SetConfig+0x148>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d108      	bne.n	8009058 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800904c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	68db      	ldr	r3, [r3, #12]
 8009052:	68fa      	ldr	r2, [r7, #12]
 8009054:	4313      	orrs	r3, r2
 8009056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	695b      	ldr	r3, [r3, #20]
 8009062:	4313      	orrs	r3, r2
 8009064:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	689a      	ldr	r2, [r3, #8]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	681a      	ldr	r2, [r3, #0]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	4a16      	ldr	r2, [pc, #88]	@ (80090d8 <TIM_Base_SetConfig+0x12c>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d00f      	beq.n	80090a4 <TIM_Base_SetConfig+0xf8>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	4a18      	ldr	r2, [pc, #96]	@ (80090e8 <TIM_Base_SetConfig+0x13c>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d00b      	beq.n	80090a4 <TIM_Base_SetConfig+0xf8>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	4a17      	ldr	r2, [pc, #92]	@ (80090ec <TIM_Base_SetConfig+0x140>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d007      	beq.n	80090a4 <TIM_Base_SetConfig+0xf8>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	4a16      	ldr	r2, [pc, #88]	@ (80090f0 <TIM_Base_SetConfig+0x144>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d003      	beq.n	80090a4 <TIM_Base_SetConfig+0xf8>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4a15      	ldr	r2, [pc, #84]	@ (80090f4 <TIM_Base_SetConfig+0x148>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d103      	bne.n	80090ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	691a      	ldr	r2, [r3, #16]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2201      	movs	r2, #1
 80090b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	f003 0301 	and.w	r3, r3, #1
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d105      	bne.n	80090ca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	691b      	ldr	r3, [r3, #16]
 80090c2:	f023 0201 	bic.w	r2, r3, #1
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	611a      	str	r2, [r3, #16]
  }
}
 80090ca:	bf00      	nop
 80090cc:	3714      	adds	r7, #20
 80090ce:	46bd      	mov	sp, r7
 80090d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d4:	4770      	bx	lr
 80090d6:	bf00      	nop
 80090d8:	40012c00 	.word	0x40012c00
 80090dc:	40000400 	.word	0x40000400
 80090e0:	40000800 	.word	0x40000800
 80090e4:	40000c00 	.word	0x40000c00
 80090e8:	40013400 	.word	0x40013400
 80090ec:	40014000 	.word	0x40014000
 80090f0:	40014400 	.word	0x40014400
 80090f4:	40014800 	.word	0x40014800

080090f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b087      	sub	sp, #28
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
 8009100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6a1b      	ldr	r3, [r3, #32]
 8009106:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6a1b      	ldr	r3, [r3, #32]
 800910c:	f023 0201 	bic.w	r2, r3, #1
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	699b      	ldr	r3, [r3, #24]
 800911e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800912a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f023 0303 	bic.w	r3, r3, #3
 8009132:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	68fa      	ldr	r2, [r7, #12]
 800913a:	4313      	orrs	r3, r2
 800913c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800913e:	697b      	ldr	r3, [r7, #20]
 8009140:	f023 0302 	bic.w	r3, r3, #2
 8009144:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	697a      	ldr	r2, [r7, #20]
 800914c:	4313      	orrs	r3, r2
 800914e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	4a2c      	ldr	r2, [pc, #176]	@ (8009204 <TIM_OC1_SetConfig+0x10c>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d00f      	beq.n	8009178 <TIM_OC1_SetConfig+0x80>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4a2b      	ldr	r2, [pc, #172]	@ (8009208 <TIM_OC1_SetConfig+0x110>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d00b      	beq.n	8009178 <TIM_OC1_SetConfig+0x80>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	4a2a      	ldr	r2, [pc, #168]	@ (800920c <TIM_OC1_SetConfig+0x114>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d007      	beq.n	8009178 <TIM_OC1_SetConfig+0x80>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	4a29      	ldr	r2, [pc, #164]	@ (8009210 <TIM_OC1_SetConfig+0x118>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d003      	beq.n	8009178 <TIM_OC1_SetConfig+0x80>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	4a28      	ldr	r2, [pc, #160]	@ (8009214 <TIM_OC1_SetConfig+0x11c>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d10c      	bne.n	8009192 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	f023 0308 	bic.w	r3, r3, #8
 800917e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	697a      	ldr	r2, [r7, #20]
 8009186:	4313      	orrs	r3, r2
 8009188:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	f023 0304 	bic.w	r3, r3, #4
 8009190:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	4a1b      	ldr	r2, [pc, #108]	@ (8009204 <TIM_OC1_SetConfig+0x10c>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d00f      	beq.n	80091ba <TIM_OC1_SetConfig+0xc2>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4a1a      	ldr	r2, [pc, #104]	@ (8009208 <TIM_OC1_SetConfig+0x110>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d00b      	beq.n	80091ba <TIM_OC1_SetConfig+0xc2>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	4a19      	ldr	r2, [pc, #100]	@ (800920c <TIM_OC1_SetConfig+0x114>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d007      	beq.n	80091ba <TIM_OC1_SetConfig+0xc2>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	4a18      	ldr	r2, [pc, #96]	@ (8009210 <TIM_OC1_SetConfig+0x118>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d003      	beq.n	80091ba <TIM_OC1_SetConfig+0xc2>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	4a17      	ldr	r2, [pc, #92]	@ (8009214 <TIM_OC1_SetConfig+0x11c>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d111      	bne.n	80091de <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80091c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80091c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	695b      	ldr	r3, [r3, #20]
 80091ce:	693a      	ldr	r2, [r7, #16]
 80091d0:	4313      	orrs	r3, r2
 80091d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	699b      	ldr	r3, [r3, #24]
 80091d8:	693a      	ldr	r2, [r7, #16]
 80091da:	4313      	orrs	r3, r2
 80091dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	693a      	ldr	r2, [r7, #16]
 80091e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	68fa      	ldr	r2, [r7, #12]
 80091e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	685a      	ldr	r2, [r3, #4]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	697a      	ldr	r2, [r7, #20]
 80091f6:	621a      	str	r2, [r3, #32]
}
 80091f8:	bf00      	nop
 80091fa:	371c      	adds	r7, #28
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr
 8009204:	40012c00 	.word	0x40012c00
 8009208:	40013400 	.word	0x40013400
 800920c:	40014000 	.word	0x40014000
 8009210:	40014400 	.word	0x40014400
 8009214:	40014800 	.word	0x40014800

08009218 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009218:	b480      	push	{r7}
 800921a:	b087      	sub	sp, #28
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6a1b      	ldr	r3, [r3, #32]
 8009226:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6a1b      	ldr	r3, [r3, #32]
 800922c:	f023 0210 	bic.w	r2, r3, #16
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	699b      	ldr	r3, [r3, #24]
 800923e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009246:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800924a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009252:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	021b      	lsls	r3, r3, #8
 800925a:	68fa      	ldr	r2, [r7, #12]
 800925c:	4313      	orrs	r3, r2
 800925e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	f023 0320 	bic.w	r3, r3, #32
 8009266:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	689b      	ldr	r3, [r3, #8]
 800926c:	011b      	lsls	r3, r3, #4
 800926e:	697a      	ldr	r2, [r7, #20]
 8009270:	4313      	orrs	r3, r2
 8009272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	4a28      	ldr	r2, [pc, #160]	@ (8009318 <TIM_OC2_SetConfig+0x100>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d003      	beq.n	8009284 <TIM_OC2_SetConfig+0x6c>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	4a27      	ldr	r2, [pc, #156]	@ (800931c <TIM_OC2_SetConfig+0x104>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d10d      	bne.n	80092a0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800928a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	68db      	ldr	r3, [r3, #12]
 8009290:	011b      	lsls	r3, r3, #4
 8009292:	697a      	ldr	r2, [r7, #20]
 8009294:	4313      	orrs	r3, r2
 8009296:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800929e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	4a1d      	ldr	r2, [pc, #116]	@ (8009318 <TIM_OC2_SetConfig+0x100>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d00f      	beq.n	80092c8 <TIM_OC2_SetConfig+0xb0>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	4a1c      	ldr	r2, [pc, #112]	@ (800931c <TIM_OC2_SetConfig+0x104>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d00b      	beq.n	80092c8 <TIM_OC2_SetConfig+0xb0>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	4a1b      	ldr	r2, [pc, #108]	@ (8009320 <TIM_OC2_SetConfig+0x108>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d007      	beq.n	80092c8 <TIM_OC2_SetConfig+0xb0>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	4a1a      	ldr	r2, [pc, #104]	@ (8009324 <TIM_OC2_SetConfig+0x10c>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d003      	beq.n	80092c8 <TIM_OC2_SetConfig+0xb0>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	4a19      	ldr	r2, [pc, #100]	@ (8009328 <TIM_OC2_SetConfig+0x110>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d113      	bne.n	80092f0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80092ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80092d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	695b      	ldr	r3, [r3, #20]
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	693a      	ldr	r2, [r7, #16]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	699b      	ldr	r3, [r3, #24]
 80092e8:	009b      	lsls	r3, r3, #2
 80092ea:	693a      	ldr	r2, [r7, #16]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	693a      	ldr	r2, [r7, #16]
 80092f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	685a      	ldr	r2, [r3, #4]
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	697a      	ldr	r2, [r7, #20]
 8009308:	621a      	str	r2, [r3, #32]
}
 800930a:	bf00      	nop
 800930c:	371c      	adds	r7, #28
 800930e:	46bd      	mov	sp, r7
 8009310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009314:	4770      	bx	lr
 8009316:	bf00      	nop
 8009318:	40012c00 	.word	0x40012c00
 800931c:	40013400 	.word	0x40013400
 8009320:	40014000 	.word	0x40014000
 8009324:	40014400 	.word	0x40014400
 8009328:	40014800 	.word	0x40014800

0800932c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800932c:	b480      	push	{r7}
 800932e:	b087      	sub	sp, #28
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6a1b      	ldr	r3, [r3, #32]
 800933a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6a1b      	ldr	r3, [r3, #32]
 8009340:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	685b      	ldr	r3, [r3, #4]
 800934c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	69db      	ldr	r3, [r3, #28]
 8009352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800935a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800935e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f023 0303 	bic.w	r3, r3, #3
 8009366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	68fa      	ldr	r2, [r7, #12]
 800936e:	4313      	orrs	r3, r2
 8009370:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009378:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	021b      	lsls	r3, r3, #8
 8009380:	697a      	ldr	r2, [r7, #20]
 8009382:	4313      	orrs	r3, r2
 8009384:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	4a27      	ldr	r2, [pc, #156]	@ (8009428 <TIM_OC3_SetConfig+0xfc>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d003      	beq.n	8009396 <TIM_OC3_SetConfig+0x6a>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	4a26      	ldr	r2, [pc, #152]	@ (800942c <TIM_OC3_SetConfig+0x100>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d10d      	bne.n	80093b2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800939c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	68db      	ldr	r3, [r3, #12]
 80093a2:	021b      	lsls	r3, r3, #8
 80093a4:	697a      	ldr	r2, [r7, #20]
 80093a6:	4313      	orrs	r3, r2
 80093a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80093b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	4a1c      	ldr	r2, [pc, #112]	@ (8009428 <TIM_OC3_SetConfig+0xfc>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d00f      	beq.n	80093da <TIM_OC3_SetConfig+0xae>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	4a1b      	ldr	r2, [pc, #108]	@ (800942c <TIM_OC3_SetConfig+0x100>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d00b      	beq.n	80093da <TIM_OC3_SetConfig+0xae>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	4a1a      	ldr	r2, [pc, #104]	@ (8009430 <TIM_OC3_SetConfig+0x104>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d007      	beq.n	80093da <TIM_OC3_SetConfig+0xae>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	4a19      	ldr	r2, [pc, #100]	@ (8009434 <TIM_OC3_SetConfig+0x108>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d003      	beq.n	80093da <TIM_OC3_SetConfig+0xae>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4a18      	ldr	r2, [pc, #96]	@ (8009438 <TIM_OC3_SetConfig+0x10c>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d113      	bne.n	8009402 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80093e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	695b      	ldr	r3, [r3, #20]
 80093ee:	011b      	lsls	r3, r3, #4
 80093f0:	693a      	ldr	r2, [r7, #16]
 80093f2:	4313      	orrs	r3, r2
 80093f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	699b      	ldr	r3, [r3, #24]
 80093fa:	011b      	lsls	r3, r3, #4
 80093fc:	693a      	ldr	r2, [r7, #16]
 80093fe:	4313      	orrs	r3, r2
 8009400:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	693a      	ldr	r2, [r7, #16]
 8009406:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	68fa      	ldr	r2, [r7, #12]
 800940c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	685a      	ldr	r2, [r3, #4]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	697a      	ldr	r2, [r7, #20]
 800941a:	621a      	str	r2, [r3, #32]
}
 800941c:	bf00      	nop
 800941e:	371c      	adds	r7, #28
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr
 8009428:	40012c00 	.word	0x40012c00
 800942c:	40013400 	.word	0x40013400
 8009430:	40014000 	.word	0x40014000
 8009434:	40014400 	.word	0x40014400
 8009438:	40014800 	.word	0x40014800

0800943c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800943c:	b480      	push	{r7}
 800943e:	b087      	sub	sp, #28
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6a1b      	ldr	r3, [r3, #32]
 800944a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6a1b      	ldr	r3, [r3, #32]
 8009450:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	69db      	ldr	r3, [r3, #28]
 8009462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800946a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800946e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009476:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	021b      	lsls	r3, r3, #8
 800947e:	68fa      	ldr	r2, [r7, #12]
 8009480:	4313      	orrs	r3, r2
 8009482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800948a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	031b      	lsls	r3, r3, #12
 8009492:	693a      	ldr	r2, [r7, #16]
 8009494:	4313      	orrs	r3, r2
 8009496:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	4a18      	ldr	r2, [pc, #96]	@ (80094fc <TIM_OC4_SetConfig+0xc0>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d00f      	beq.n	80094c0 <TIM_OC4_SetConfig+0x84>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4a17      	ldr	r2, [pc, #92]	@ (8009500 <TIM_OC4_SetConfig+0xc4>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d00b      	beq.n	80094c0 <TIM_OC4_SetConfig+0x84>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4a16      	ldr	r2, [pc, #88]	@ (8009504 <TIM_OC4_SetConfig+0xc8>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d007      	beq.n	80094c0 <TIM_OC4_SetConfig+0x84>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a15      	ldr	r2, [pc, #84]	@ (8009508 <TIM_OC4_SetConfig+0xcc>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d003      	beq.n	80094c0 <TIM_OC4_SetConfig+0x84>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4a14      	ldr	r2, [pc, #80]	@ (800950c <TIM_OC4_SetConfig+0xd0>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d109      	bne.n	80094d4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80094c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	695b      	ldr	r3, [r3, #20]
 80094cc:	019b      	lsls	r3, r3, #6
 80094ce:	697a      	ldr	r2, [r7, #20]
 80094d0:	4313      	orrs	r3, r2
 80094d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	697a      	ldr	r2, [r7, #20]
 80094d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	68fa      	ldr	r2, [r7, #12]
 80094de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	685a      	ldr	r2, [r3, #4]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	693a      	ldr	r2, [r7, #16]
 80094ec:	621a      	str	r2, [r3, #32]
}
 80094ee:	bf00      	nop
 80094f0:	371c      	adds	r7, #28
 80094f2:	46bd      	mov	sp, r7
 80094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f8:	4770      	bx	lr
 80094fa:	bf00      	nop
 80094fc:	40012c00 	.word	0x40012c00
 8009500:	40013400 	.word	0x40013400
 8009504:	40014000 	.word	0x40014000
 8009508:	40014400 	.word	0x40014400
 800950c:	40014800 	.word	0x40014800

08009510 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009510:	b480      	push	{r7}
 8009512:	b087      	sub	sp, #28
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6a1b      	ldr	r3, [r3, #32]
 800951e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6a1b      	ldr	r3, [r3, #32]
 8009524:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	685b      	ldr	r3, [r3, #4]
 8009530:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800953e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	68fa      	ldr	r2, [r7, #12]
 800954a:	4313      	orrs	r3, r2
 800954c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009554:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	689b      	ldr	r3, [r3, #8]
 800955a:	041b      	lsls	r3, r3, #16
 800955c:	693a      	ldr	r2, [r7, #16]
 800955e:	4313      	orrs	r3, r2
 8009560:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	4a17      	ldr	r2, [pc, #92]	@ (80095c4 <TIM_OC5_SetConfig+0xb4>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d00f      	beq.n	800958a <TIM_OC5_SetConfig+0x7a>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	4a16      	ldr	r2, [pc, #88]	@ (80095c8 <TIM_OC5_SetConfig+0xb8>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d00b      	beq.n	800958a <TIM_OC5_SetConfig+0x7a>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	4a15      	ldr	r2, [pc, #84]	@ (80095cc <TIM_OC5_SetConfig+0xbc>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d007      	beq.n	800958a <TIM_OC5_SetConfig+0x7a>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	4a14      	ldr	r2, [pc, #80]	@ (80095d0 <TIM_OC5_SetConfig+0xc0>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d003      	beq.n	800958a <TIM_OC5_SetConfig+0x7a>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	4a13      	ldr	r2, [pc, #76]	@ (80095d4 <TIM_OC5_SetConfig+0xc4>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d109      	bne.n	800959e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009590:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	695b      	ldr	r3, [r3, #20]
 8009596:	021b      	lsls	r3, r3, #8
 8009598:	697a      	ldr	r2, [r7, #20]
 800959a:	4313      	orrs	r3, r2
 800959c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	697a      	ldr	r2, [r7, #20]
 80095a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	68fa      	ldr	r2, [r7, #12]
 80095a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	685a      	ldr	r2, [r3, #4]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	693a      	ldr	r2, [r7, #16]
 80095b6:	621a      	str	r2, [r3, #32]
}
 80095b8:	bf00      	nop
 80095ba:	371c      	adds	r7, #28
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr
 80095c4:	40012c00 	.word	0x40012c00
 80095c8:	40013400 	.word	0x40013400
 80095cc:	40014000 	.word	0x40014000
 80095d0:	40014400 	.word	0x40014400
 80095d4:	40014800 	.word	0x40014800

080095d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80095d8:	b480      	push	{r7}
 80095da:	b087      	sub	sp, #28
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	6a1b      	ldr	r3, [r3, #32]
 80095e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6a1b      	ldr	r3, [r3, #32]
 80095ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009606:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800960a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	021b      	lsls	r3, r3, #8
 8009612:	68fa      	ldr	r2, [r7, #12]
 8009614:	4313      	orrs	r3, r2
 8009616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800961e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	051b      	lsls	r3, r3, #20
 8009626:	693a      	ldr	r2, [r7, #16]
 8009628:	4313      	orrs	r3, r2
 800962a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	4a18      	ldr	r2, [pc, #96]	@ (8009690 <TIM_OC6_SetConfig+0xb8>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d00f      	beq.n	8009654 <TIM_OC6_SetConfig+0x7c>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	4a17      	ldr	r2, [pc, #92]	@ (8009694 <TIM_OC6_SetConfig+0xbc>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d00b      	beq.n	8009654 <TIM_OC6_SetConfig+0x7c>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	4a16      	ldr	r2, [pc, #88]	@ (8009698 <TIM_OC6_SetConfig+0xc0>)
 8009640:	4293      	cmp	r3, r2
 8009642:	d007      	beq.n	8009654 <TIM_OC6_SetConfig+0x7c>
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	4a15      	ldr	r2, [pc, #84]	@ (800969c <TIM_OC6_SetConfig+0xc4>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d003      	beq.n	8009654 <TIM_OC6_SetConfig+0x7c>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	4a14      	ldr	r2, [pc, #80]	@ (80096a0 <TIM_OC6_SetConfig+0xc8>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d109      	bne.n	8009668 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800965a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	695b      	ldr	r3, [r3, #20]
 8009660:	029b      	lsls	r3, r3, #10
 8009662:	697a      	ldr	r2, [r7, #20]
 8009664:	4313      	orrs	r3, r2
 8009666:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	697a      	ldr	r2, [r7, #20]
 800966c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	68fa      	ldr	r2, [r7, #12]
 8009672:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	685a      	ldr	r2, [r3, #4]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	693a      	ldr	r2, [r7, #16]
 8009680:	621a      	str	r2, [r3, #32]
}
 8009682:	bf00      	nop
 8009684:	371c      	adds	r7, #28
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr
 800968e:	bf00      	nop
 8009690:	40012c00 	.word	0x40012c00
 8009694:	40013400 	.word	0x40013400
 8009698:	40014000 	.word	0x40014000
 800969c:	40014400 	.word	0x40014400
 80096a0:	40014800 	.word	0x40014800

080096a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b087      	sub	sp, #28
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	60b9      	str	r1, [r7, #8]
 80096ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	6a1b      	ldr	r3, [r3, #32]
 80096b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	6a1b      	ldr	r3, [r3, #32]
 80096ba:	f023 0201 	bic.w	r2, r3, #1
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	699b      	ldr	r3, [r3, #24]
 80096c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80096ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	011b      	lsls	r3, r3, #4
 80096d4:	693a      	ldr	r2, [r7, #16]
 80096d6:	4313      	orrs	r3, r2
 80096d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	f023 030a 	bic.w	r3, r3, #10
 80096e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80096e2:	697a      	ldr	r2, [r7, #20]
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	4313      	orrs	r3, r2
 80096e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	693a      	ldr	r2, [r7, #16]
 80096ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	697a      	ldr	r2, [r7, #20]
 80096f4:	621a      	str	r2, [r3, #32]
}
 80096f6:	bf00      	nop
 80096f8:	371c      	adds	r7, #28
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr

08009702 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009702:	b480      	push	{r7}
 8009704:	b087      	sub	sp, #28
 8009706:	af00      	add	r7, sp, #0
 8009708:	60f8      	str	r0, [r7, #12]
 800970a:	60b9      	str	r1, [r7, #8]
 800970c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	6a1b      	ldr	r3, [r3, #32]
 8009712:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	6a1b      	ldr	r3, [r3, #32]
 8009718:	f023 0210 	bic.w	r2, r3, #16
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	699b      	ldr	r3, [r3, #24]
 8009724:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800972c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	031b      	lsls	r3, r3, #12
 8009732:	693a      	ldr	r2, [r7, #16]
 8009734:	4313      	orrs	r3, r2
 8009736:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800973e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	011b      	lsls	r3, r3, #4
 8009744:	697a      	ldr	r2, [r7, #20]
 8009746:	4313      	orrs	r3, r2
 8009748:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	693a      	ldr	r2, [r7, #16]
 800974e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	697a      	ldr	r2, [r7, #20]
 8009754:	621a      	str	r2, [r3, #32]
}
 8009756:	bf00      	nop
 8009758:	371c      	adds	r7, #28
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr

08009762 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009762:	b480      	push	{r7}
 8009764:	b085      	sub	sp, #20
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
 800976a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	689b      	ldr	r3, [r3, #8]
 8009770:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009778:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800977a:	683a      	ldr	r2, [r7, #0]
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	4313      	orrs	r3, r2
 8009780:	f043 0307 	orr.w	r3, r3, #7
 8009784:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	68fa      	ldr	r2, [r7, #12]
 800978a:	609a      	str	r2, [r3, #8]
}
 800978c:	bf00      	nop
 800978e:	3714      	adds	r7, #20
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009798:	b480      	push	{r7}
 800979a:	b087      	sub	sp, #28
 800979c:	af00      	add	r7, sp, #0
 800979e:	60f8      	str	r0, [r7, #12]
 80097a0:	60b9      	str	r1, [r7, #8]
 80097a2:	607a      	str	r2, [r7, #4]
 80097a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80097b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	021a      	lsls	r2, r3, #8
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	431a      	orrs	r2, r3
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	4313      	orrs	r3, r2
 80097c0:	697a      	ldr	r2, [r7, #20]
 80097c2:	4313      	orrs	r3, r2
 80097c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	697a      	ldr	r2, [r7, #20]
 80097ca:	609a      	str	r2, [r3, #8]
}
 80097cc:	bf00      	nop
 80097ce:	371c      	adds	r7, #28
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr

080097d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80097d8:	b480      	push	{r7}
 80097da:	b087      	sub	sp, #28
 80097dc:	af00      	add	r7, sp, #0
 80097de:	60f8      	str	r0, [r7, #12]
 80097e0:	60b9      	str	r1, [r7, #8]
 80097e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	f003 031f 	and.w	r3, r3, #31
 80097ea:	2201      	movs	r2, #1
 80097ec:	fa02 f303 	lsl.w	r3, r2, r3
 80097f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6a1a      	ldr	r2, [r3, #32]
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	43db      	mvns	r3, r3
 80097fa:	401a      	ands	r2, r3
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6a1a      	ldr	r2, [r3, #32]
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	f003 031f 	and.w	r3, r3, #31
 800980a:	6879      	ldr	r1, [r7, #4]
 800980c:	fa01 f303 	lsl.w	r3, r1, r3
 8009810:	431a      	orrs	r2, r3
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	621a      	str	r2, [r3, #32]
}
 8009816:	bf00      	nop
 8009818:	371c      	adds	r7, #28
 800981a:	46bd      	mov	sp, r7
 800981c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009820:	4770      	bx	lr
	...

08009824 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009824:	b480      	push	{r7}
 8009826:	b085      	sub	sp, #20
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
 800982c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009834:	2b01      	cmp	r3, #1
 8009836:	d101      	bne.n	800983c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009838:	2302      	movs	r3, #2
 800983a:	e068      	b.n	800990e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2201      	movs	r2, #1
 8009840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2202      	movs	r2, #2
 8009848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	685b      	ldr	r3, [r3, #4]
 8009852:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	689b      	ldr	r3, [r3, #8]
 800985a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a2e      	ldr	r2, [pc, #184]	@ (800991c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d004      	beq.n	8009870 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a2d      	ldr	r2, [pc, #180]	@ (8009920 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d108      	bne.n	8009882 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009876:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	685b      	ldr	r3, [r3, #4]
 800987c:	68fa      	ldr	r2, [r7, #12]
 800987e:	4313      	orrs	r3, r2
 8009880:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009888:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	4313      	orrs	r3, r2
 8009892:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	68fa      	ldr	r2, [r7, #12]
 800989a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a1e      	ldr	r2, [pc, #120]	@ (800991c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d01d      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098ae:	d018      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	4a1b      	ldr	r2, [pc, #108]	@ (8009924 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d013      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	4a1a      	ldr	r2, [pc, #104]	@ (8009928 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d00e      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4a18      	ldr	r2, [pc, #96]	@ (800992c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d009      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4a13      	ldr	r2, [pc, #76]	@ (8009920 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d004      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a14      	ldr	r2, [pc, #80]	@ (8009930 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d10c      	bne.n	80098fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	689b      	ldr	r3, [r3, #8]
 80098ee:	68ba      	ldr	r2, [r7, #8]
 80098f0:	4313      	orrs	r3, r2
 80098f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	68ba      	ldr	r2, [r7, #8]
 80098fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2201      	movs	r2, #1
 8009900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800990c:	2300      	movs	r3, #0
}
 800990e:	4618      	mov	r0, r3
 8009910:	3714      	adds	r7, #20
 8009912:	46bd      	mov	sp, r7
 8009914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009918:	4770      	bx	lr
 800991a:	bf00      	nop
 800991c:	40012c00 	.word	0x40012c00
 8009920:	40013400 	.word	0x40013400
 8009924:	40000400 	.word	0x40000400
 8009928:	40000800 	.word	0x40000800
 800992c:	40000c00 	.word	0x40000c00
 8009930:	40014000 	.word	0x40014000

08009934 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b082      	sub	sp, #8
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d101      	bne.n	8009946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009942:	2301      	movs	r3, #1
 8009944:	e042      	b.n	80099cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800994c:	2b00      	cmp	r3, #0
 800994e:	d106      	bne.n	800995e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f7f9 ff27 	bl	80037ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2224      	movs	r2, #36	@ 0x24
 8009962:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f022 0201 	bic.w	r2, r2, #1
 8009974:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800997a:	2b00      	cmp	r3, #0
 800997c:	d002      	beq.n	8009984 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800997e:	6878      	ldr	r0, [r7, #4]
 8009980:	f000 fbb2 	bl	800a0e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 f8b3 	bl	8009af0 <UART_SetConfig>
 800998a:	4603      	mov	r3, r0
 800998c:	2b01      	cmp	r3, #1
 800998e:	d101      	bne.n	8009994 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009990:	2301      	movs	r3, #1
 8009992:	e01b      	b.n	80099cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	685a      	ldr	r2, [r3, #4]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80099a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	689a      	ldr	r2, [r3, #8]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80099b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	681a      	ldr	r2, [r3, #0]
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f042 0201 	orr.w	r2, r2, #1
 80099c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f000 fc31 	bl	800a22c <UART_CheckIdleState>
 80099ca:	4603      	mov	r3, r0
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	3708      	adds	r7, #8
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b08a      	sub	sp, #40	@ 0x28
 80099d8:	af02      	add	r7, sp, #8
 80099da:	60f8      	str	r0, [r7, #12]
 80099dc:	60b9      	str	r1, [r7, #8]
 80099de:	603b      	str	r3, [r7, #0]
 80099e0:	4613      	mov	r3, r2
 80099e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099ea:	2b20      	cmp	r3, #32
 80099ec:	d17b      	bne.n	8009ae6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d002      	beq.n	80099fa <HAL_UART_Transmit+0x26>
 80099f4:	88fb      	ldrh	r3, [r7, #6]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d101      	bne.n	80099fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80099fa:	2301      	movs	r3, #1
 80099fc:	e074      	b.n	8009ae8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2200      	movs	r2, #0
 8009a02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2221      	movs	r2, #33	@ 0x21
 8009a0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a0e:	f7fb fd5b 	bl	80054c8 <HAL_GetTick>
 8009a12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	88fa      	ldrh	r2, [r7, #6]
 8009a18:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	88fa      	ldrh	r2, [r7, #6]
 8009a20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a2c:	d108      	bne.n	8009a40 <HAL_UART_Transmit+0x6c>
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	691b      	ldr	r3, [r3, #16]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d104      	bne.n	8009a40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009a36:	2300      	movs	r3, #0
 8009a38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	61bb      	str	r3, [r7, #24]
 8009a3e:	e003      	b.n	8009a48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a44:	2300      	movs	r3, #0
 8009a46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009a48:	e030      	b.n	8009aac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	9300      	str	r3, [sp, #0]
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	2200      	movs	r2, #0
 8009a52:	2180      	movs	r1, #128	@ 0x80
 8009a54:	68f8      	ldr	r0, [r7, #12]
 8009a56:	f000 fc93 	bl	800a380 <UART_WaitOnFlagUntilTimeout>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d005      	beq.n	8009a6c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	2220      	movs	r2, #32
 8009a64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009a68:	2303      	movs	r3, #3
 8009a6a:	e03d      	b.n	8009ae8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009a6c:	69fb      	ldr	r3, [r7, #28]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d10b      	bne.n	8009a8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	881a      	ldrh	r2, [r3, #0]
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009a7e:	b292      	uxth	r2, r2
 8009a80:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009a82:	69bb      	ldr	r3, [r7, #24]
 8009a84:	3302      	adds	r3, #2
 8009a86:	61bb      	str	r3, [r7, #24]
 8009a88:	e007      	b.n	8009a9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009a8a:	69fb      	ldr	r3, [r7, #28]
 8009a8c:	781a      	ldrb	r2, [r3, #0]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	3301      	adds	r3, #1
 8009a98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	3b01      	subs	r3, #1
 8009aa4:	b29a      	uxth	r2, r3
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009ab2:	b29b      	uxth	r3, r3
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d1c8      	bne.n	8009a4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	9300      	str	r3, [sp, #0]
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	2140      	movs	r1, #64	@ 0x40
 8009ac2:	68f8      	ldr	r0, [r7, #12]
 8009ac4:	f000 fc5c 	bl	800a380 <UART_WaitOnFlagUntilTimeout>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d005      	beq.n	8009ada <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2220      	movs	r2, #32
 8009ad2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009ad6:	2303      	movs	r3, #3
 8009ad8:	e006      	b.n	8009ae8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2220      	movs	r2, #32
 8009ade:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	e000      	b.n	8009ae8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009ae6:	2302      	movs	r3, #2
  }
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3720      	adds	r7, #32
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009af0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009af4:	b08c      	sub	sp, #48	@ 0x30
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009afa:	2300      	movs	r3, #0
 8009afc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	689a      	ldr	r2, [r3, #8]
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	691b      	ldr	r3, [r3, #16]
 8009b08:	431a      	orrs	r2, r3
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	695b      	ldr	r3, [r3, #20]
 8009b0e:	431a      	orrs	r2, r3
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	69db      	ldr	r3, [r3, #28]
 8009b14:	4313      	orrs	r3, r2
 8009b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b18:	697b      	ldr	r3, [r7, #20]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	4baa      	ldr	r3, [pc, #680]	@ (8009dc8 <UART_SetConfig+0x2d8>)
 8009b20:	4013      	ands	r3, r2
 8009b22:	697a      	ldr	r2, [r7, #20]
 8009b24:	6812      	ldr	r2, [r2, #0]
 8009b26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b28:	430b      	orrs	r3, r1
 8009b2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	68da      	ldr	r2, [r3, #12]
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	430a      	orrs	r2, r1
 8009b40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	699b      	ldr	r3, [r3, #24]
 8009b46:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a9f      	ldr	r2, [pc, #636]	@ (8009dcc <UART_SetConfig+0x2dc>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d004      	beq.n	8009b5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	6a1b      	ldr	r3, [r3, #32]
 8009b56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	689b      	ldr	r3, [r3, #8]
 8009b62:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009b66:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009b6a:	697a      	ldr	r2, [r7, #20]
 8009b6c:	6812      	ldr	r2, [r2, #0]
 8009b6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b70:	430b      	orrs	r3, r1
 8009b72:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b7a:	f023 010f 	bic.w	r1, r3, #15
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009b82:	697b      	ldr	r3, [r7, #20]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	430a      	orrs	r2, r1
 8009b88:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	4a90      	ldr	r2, [pc, #576]	@ (8009dd0 <UART_SetConfig+0x2e0>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d125      	bne.n	8009be0 <UART_SetConfig+0xf0>
 8009b94:	4b8f      	ldr	r3, [pc, #572]	@ (8009dd4 <UART_SetConfig+0x2e4>)
 8009b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b9a:	f003 0303 	and.w	r3, r3, #3
 8009b9e:	2b03      	cmp	r3, #3
 8009ba0:	d81a      	bhi.n	8009bd8 <UART_SetConfig+0xe8>
 8009ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8009ba8 <UART_SetConfig+0xb8>)
 8009ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ba8:	08009bb9 	.word	0x08009bb9
 8009bac:	08009bc9 	.word	0x08009bc9
 8009bb0:	08009bc1 	.word	0x08009bc1
 8009bb4:	08009bd1 	.word	0x08009bd1
 8009bb8:	2301      	movs	r3, #1
 8009bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bbe:	e116      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009bc0:	2302      	movs	r3, #2
 8009bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bc6:	e112      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009bc8:	2304      	movs	r3, #4
 8009bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bce:	e10e      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009bd0:	2308      	movs	r3, #8
 8009bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bd6:	e10a      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009bd8:	2310      	movs	r3, #16
 8009bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bde:	e106      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	4a7c      	ldr	r2, [pc, #496]	@ (8009dd8 <UART_SetConfig+0x2e8>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d138      	bne.n	8009c5c <UART_SetConfig+0x16c>
 8009bea:	4b7a      	ldr	r3, [pc, #488]	@ (8009dd4 <UART_SetConfig+0x2e4>)
 8009bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bf0:	f003 030c 	and.w	r3, r3, #12
 8009bf4:	2b0c      	cmp	r3, #12
 8009bf6:	d82d      	bhi.n	8009c54 <UART_SetConfig+0x164>
 8009bf8:	a201      	add	r2, pc, #4	@ (adr r2, 8009c00 <UART_SetConfig+0x110>)
 8009bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bfe:	bf00      	nop
 8009c00:	08009c35 	.word	0x08009c35
 8009c04:	08009c55 	.word	0x08009c55
 8009c08:	08009c55 	.word	0x08009c55
 8009c0c:	08009c55 	.word	0x08009c55
 8009c10:	08009c45 	.word	0x08009c45
 8009c14:	08009c55 	.word	0x08009c55
 8009c18:	08009c55 	.word	0x08009c55
 8009c1c:	08009c55 	.word	0x08009c55
 8009c20:	08009c3d 	.word	0x08009c3d
 8009c24:	08009c55 	.word	0x08009c55
 8009c28:	08009c55 	.word	0x08009c55
 8009c2c:	08009c55 	.word	0x08009c55
 8009c30:	08009c4d 	.word	0x08009c4d
 8009c34:	2300      	movs	r3, #0
 8009c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c3a:	e0d8      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009c3c:	2302      	movs	r3, #2
 8009c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c42:	e0d4      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009c44:	2304      	movs	r3, #4
 8009c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c4a:	e0d0      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009c4c:	2308      	movs	r3, #8
 8009c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c52:	e0cc      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009c54:	2310      	movs	r3, #16
 8009c56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c5a:	e0c8      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009c5c:	697b      	ldr	r3, [r7, #20]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a5e      	ldr	r2, [pc, #376]	@ (8009ddc <UART_SetConfig+0x2ec>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d125      	bne.n	8009cb2 <UART_SetConfig+0x1c2>
 8009c66:	4b5b      	ldr	r3, [pc, #364]	@ (8009dd4 <UART_SetConfig+0x2e4>)
 8009c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c6c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009c70:	2b30      	cmp	r3, #48	@ 0x30
 8009c72:	d016      	beq.n	8009ca2 <UART_SetConfig+0x1b2>
 8009c74:	2b30      	cmp	r3, #48	@ 0x30
 8009c76:	d818      	bhi.n	8009caa <UART_SetConfig+0x1ba>
 8009c78:	2b20      	cmp	r3, #32
 8009c7a:	d00a      	beq.n	8009c92 <UART_SetConfig+0x1a2>
 8009c7c:	2b20      	cmp	r3, #32
 8009c7e:	d814      	bhi.n	8009caa <UART_SetConfig+0x1ba>
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d002      	beq.n	8009c8a <UART_SetConfig+0x19a>
 8009c84:	2b10      	cmp	r3, #16
 8009c86:	d008      	beq.n	8009c9a <UART_SetConfig+0x1aa>
 8009c88:	e00f      	b.n	8009caa <UART_SetConfig+0x1ba>
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c90:	e0ad      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009c92:	2302      	movs	r3, #2
 8009c94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c98:	e0a9      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009c9a:	2304      	movs	r3, #4
 8009c9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ca0:	e0a5      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009ca2:	2308      	movs	r3, #8
 8009ca4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ca8:	e0a1      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009caa:	2310      	movs	r3, #16
 8009cac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cb0:	e09d      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a4a      	ldr	r2, [pc, #296]	@ (8009de0 <UART_SetConfig+0x2f0>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d125      	bne.n	8009d08 <UART_SetConfig+0x218>
 8009cbc:	4b45      	ldr	r3, [pc, #276]	@ (8009dd4 <UART_SetConfig+0x2e4>)
 8009cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cc2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009cc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8009cc8:	d016      	beq.n	8009cf8 <UART_SetConfig+0x208>
 8009cca:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ccc:	d818      	bhi.n	8009d00 <UART_SetConfig+0x210>
 8009cce:	2b80      	cmp	r3, #128	@ 0x80
 8009cd0:	d00a      	beq.n	8009ce8 <UART_SetConfig+0x1f8>
 8009cd2:	2b80      	cmp	r3, #128	@ 0x80
 8009cd4:	d814      	bhi.n	8009d00 <UART_SetConfig+0x210>
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d002      	beq.n	8009ce0 <UART_SetConfig+0x1f0>
 8009cda:	2b40      	cmp	r3, #64	@ 0x40
 8009cdc:	d008      	beq.n	8009cf0 <UART_SetConfig+0x200>
 8009cde:	e00f      	b.n	8009d00 <UART_SetConfig+0x210>
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ce6:	e082      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009ce8:	2302      	movs	r3, #2
 8009cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cee:	e07e      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009cf0:	2304      	movs	r3, #4
 8009cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cf6:	e07a      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009cf8:	2308      	movs	r3, #8
 8009cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cfe:	e076      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009d00:	2310      	movs	r3, #16
 8009d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d06:	e072      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a35      	ldr	r2, [pc, #212]	@ (8009de4 <UART_SetConfig+0x2f4>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d12a      	bne.n	8009d68 <UART_SetConfig+0x278>
 8009d12:	4b30      	ldr	r3, [pc, #192]	@ (8009dd4 <UART_SetConfig+0x2e4>)
 8009d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d20:	d01a      	beq.n	8009d58 <UART_SetConfig+0x268>
 8009d22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d26:	d81b      	bhi.n	8009d60 <UART_SetConfig+0x270>
 8009d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d2c:	d00c      	beq.n	8009d48 <UART_SetConfig+0x258>
 8009d2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d32:	d815      	bhi.n	8009d60 <UART_SetConfig+0x270>
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d003      	beq.n	8009d40 <UART_SetConfig+0x250>
 8009d38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d3c:	d008      	beq.n	8009d50 <UART_SetConfig+0x260>
 8009d3e:	e00f      	b.n	8009d60 <UART_SetConfig+0x270>
 8009d40:	2300      	movs	r3, #0
 8009d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d46:	e052      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009d48:	2302      	movs	r3, #2
 8009d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d4e:	e04e      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009d50:	2304      	movs	r3, #4
 8009d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d56:	e04a      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009d58:	2308      	movs	r3, #8
 8009d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d5e:	e046      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009d60:	2310      	movs	r3, #16
 8009d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d66:	e042      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009d68:	697b      	ldr	r3, [r7, #20]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	4a17      	ldr	r2, [pc, #92]	@ (8009dcc <UART_SetConfig+0x2dc>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d13a      	bne.n	8009de8 <UART_SetConfig+0x2f8>
 8009d72:	4b18      	ldr	r3, [pc, #96]	@ (8009dd4 <UART_SetConfig+0x2e4>)
 8009d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009d7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009d80:	d01a      	beq.n	8009db8 <UART_SetConfig+0x2c8>
 8009d82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009d86:	d81b      	bhi.n	8009dc0 <UART_SetConfig+0x2d0>
 8009d88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d8c:	d00c      	beq.n	8009da8 <UART_SetConfig+0x2b8>
 8009d8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d92:	d815      	bhi.n	8009dc0 <UART_SetConfig+0x2d0>
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d003      	beq.n	8009da0 <UART_SetConfig+0x2b0>
 8009d98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d9c:	d008      	beq.n	8009db0 <UART_SetConfig+0x2c0>
 8009d9e:	e00f      	b.n	8009dc0 <UART_SetConfig+0x2d0>
 8009da0:	2300      	movs	r3, #0
 8009da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009da6:	e022      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009da8:	2302      	movs	r3, #2
 8009daa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dae:	e01e      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009db0:	2304      	movs	r3, #4
 8009db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009db6:	e01a      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009db8:	2308      	movs	r3, #8
 8009dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dbe:	e016      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009dc0:	2310      	movs	r3, #16
 8009dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dc6:	e012      	b.n	8009dee <UART_SetConfig+0x2fe>
 8009dc8:	cfff69f3 	.word	0xcfff69f3
 8009dcc:	40008000 	.word	0x40008000
 8009dd0:	40013800 	.word	0x40013800
 8009dd4:	40021000 	.word	0x40021000
 8009dd8:	40004400 	.word	0x40004400
 8009ddc:	40004800 	.word	0x40004800
 8009de0:	40004c00 	.word	0x40004c00
 8009de4:	40005000 	.word	0x40005000
 8009de8:	2310      	movs	r3, #16
 8009dea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4aae      	ldr	r2, [pc, #696]	@ (800a0ac <UART_SetConfig+0x5bc>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	f040 8097 	bne.w	8009f28 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009dfa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009dfe:	2b08      	cmp	r3, #8
 8009e00:	d823      	bhi.n	8009e4a <UART_SetConfig+0x35a>
 8009e02:	a201      	add	r2, pc, #4	@ (adr r2, 8009e08 <UART_SetConfig+0x318>)
 8009e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e08:	08009e2d 	.word	0x08009e2d
 8009e0c:	08009e4b 	.word	0x08009e4b
 8009e10:	08009e35 	.word	0x08009e35
 8009e14:	08009e4b 	.word	0x08009e4b
 8009e18:	08009e3b 	.word	0x08009e3b
 8009e1c:	08009e4b 	.word	0x08009e4b
 8009e20:	08009e4b 	.word	0x08009e4b
 8009e24:	08009e4b 	.word	0x08009e4b
 8009e28:	08009e43 	.word	0x08009e43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e2c:	f7fd faf8 	bl	8007420 <HAL_RCC_GetPCLK1Freq>
 8009e30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e32:	e010      	b.n	8009e56 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e34:	4b9e      	ldr	r3, [pc, #632]	@ (800a0b0 <UART_SetConfig+0x5c0>)
 8009e36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009e38:	e00d      	b.n	8009e56 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e3a:	f7fd fa59 	bl	80072f0 <HAL_RCC_GetSysClockFreq>
 8009e3e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e40:	e009      	b.n	8009e56 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009e48:	e005      	b.n	8009e56 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009e4e:	2301      	movs	r3, #1
 8009e50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009e54:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	f000 8130 	beq.w	800a0be <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e62:	4a94      	ldr	r2, [pc, #592]	@ (800a0b4 <UART_SetConfig+0x5c4>)
 8009e64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e68:	461a      	mov	r2, r3
 8009e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e70:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	685a      	ldr	r2, [r3, #4]
 8009e76:	4613      	mov	r3, r2
 8009e78:	005b      	lsls	r3, r3, #1
 8009e7a:	4413      	add	r3, r2
 8009e7c:	69ba      	ldr	r2, [r7, #24]
 8009e7e:	429a      	cmp	r2, r3
 8009e80:	d305      	bcc.n	8009e8e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009e88:	69ba      	ldr	r2, [r7, #24]
 8009e8a:	429a      	cmp	r2, r3
 8009e8c:	d903      	bls.n	8009e96 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009e8e:	2301      	movs	r3, #1
 8009e90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009e94:	e113      	b.n	800a0be <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e98:	2200      	movs	r2, #0
 8009e9a:	60bb      	str	r3, [r7, #8]
 8009e9c:	60fa      	str	r2, [r7, #12]
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ea2:	4a84      	ldr	r2, [pc, #528]	@ (800a0b4 <UART_SetConfig+0x5c4>)
 8009ea4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ea8:	b29b      	uxth	r3, r3
 8009eaa:	2200      	movs	r2, #0
 8009eac:	603b      	str	r3, [r7, #0]
 8009eae:	607a      	str	r2, [r7, #4]
 8009eb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009eb4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009eb8:	f7f6 feae 	bl	8000c18 <__aeabi_uldivmod>
 8009ebc:	4602      	mov	r2, r0
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	4610      	mov	r0, r2
 8009ec2:	4619      	mov	r1, r3
 8009ec4:	f04f 0200 	mov.w	r2, #0
 8009ec8:	f04f 0300 	mov.w	r3, #0
 8009ecc:	020b      	lsls	r3, r1, #8
 8009ece:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009ed2:	0202      	lsls	r2, r0, #8
 8009ed4:	6979      	ldr	r1, [r7, #20]
 8009ed6:	6849      	ldr	r1, [r1, #4]
 8009ed8:	0849      	lsrs	r1, r1, #1
 8009eda:	2000      	movs	r0, #0
 8009edc:	460c      	mov	r4, r1
 8009ede:	4605      	mov	r5, r0
 8009ee0:	eb12 0804 	adds.w	r8, r2, r4
 8009ee4:	eb43 0905 	adc.w	r9, r3, r5
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	2200      	movs	r2, #0
 8009eee:	469a      	mov	sl, r3
 8009ef0:	4693      	mov	fp, r2
 8009ef2:	4652      	mov	r2, sl
 8009ef4:	465b      	mov	r3, fp
 8009ef6:	4640      	mov	r0, r8
 8009ef8:	4649      	mov	r1, r9
 8009efa:	f7f6 fe8d 	bl	8000c18 <__aeabi_uldivmod>
 8009efe:	4602      	mov	r2, r0
 8009f00:	460b      	mov	r3, r1
 8009f02:	4613      	mov	r3, r2
 8009f04:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009f06:	6a3b      	ldr	r3, [r7, #32]
 8009f08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009f0c:	d308      	bcc.n	8009f20 <UART_SetConfig+0x430>
 8009f0e:	6a3b      	ldr	r3, [r7, #32]
 8009f10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f14:	d204      	bcs.n	8009f20 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	6a3a      	ldr	r2, [r7, #32]
 8009f1c:	60da      	str	r2, [r3, #12]
 8009f1e:	e0ce      	b.n	800a0be <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009f20:	2301      	movs	r3, #1
 8009f22:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009f26:	e0ca      	b.n	800a0be <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	69db      	ldr	r3, [r3, #28]
 8009f2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f30:	d166      	bne.n	800a000 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009f32:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009f36:	2b08      	cmp	r3, #8
 8009f38:	d827      	bhi.n	8009f8a <UART_SetConfig+0x49a>
 8009f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8009f40 <UART_SetConfig+0x450>)
 8009f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f40:	08009f65 	.word	0x08009f65
 8009f44:	08009f6d 	.word	0x08009f6d
 8009f48:	08009f75 	.word	0x08009f75
 8009f4c:	08009f8b 	.word	0x08009f8b
 8009f50:	08009f7b 	.word	0x08009f7b
 8009f54:	08009f8b 	.word	0x08009f8b
 8009f58:	08009f8b 	.word	0x08009f8b
 8009f5c:	08009f8b 	.word	0x08009f8b
 8009f60:	08009f83 	.word	0x08009f83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f64:	f7fd fa5c 	bl	8007420 <HAL_RCC_GetPCLK1Freq>
 8009f68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f6a:	e014      	b.n	8009f96 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f6c:	f7fd fa6e 	bl	800744c <HAL_RCC_GetPCLK2Freq>
 8009f70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f72:	e010      	b.n	8009f96 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f74:	4b4e      	ldr	r3, [pc, #312]	@ (800a0b0 <UART_SetConfig+0x5c0>)
 8009f76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f78:	e00d      	b.n	8009f96 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f7a:	f7fd f9b9 	bl	80072f0 <HAL_RCC_GetSysClockFreq>
 8009f7e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f80:	e009      	b.n	8009f96 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f88:	e005      	b.n	8009f96 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009f8e:	2301      	movs	r3, #1
 8009f90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009f94:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	f000 8090 	beq.w	800a0be <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fa2:	4a44      	ldr	r2, [pc, #272]	@ (800a0b4 <UART_SetConfig+0x5c4>)
 8009fa4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009fa8:	461a      	mov	r2, r3
 8009faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fac:	fbb3 f3f2 	udiv	r3, r3, r2
 8009fb0:	005a      	lsls	r2, r3, #1
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	085b      	lsrs	r3, r3, #1
 8009fb8:	441a      	add	r2, r3
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fc2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fc4:	6a3b      	ldr	r3, [r7, #32]
 8009fc6:	2b0f      	cmp	r3, #15
 8009fc8:	d916      	bls.n	8009ff8 <UART_SetConfig+0x508>
 8009fca:	6a3b      	ldr	r3, [r7, #32]
 8009fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fd0:	d212      	bcs.n	8009ff8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009fd2:	6a3b      	ldr	r3, [r7, #32]
 8009fd4:	b29b      	uxth	r3, r3
 8009fd6:	f023 030f 	bic.w	r3, r3, #15
 8009fda:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009fdc:	6a3b      	ldr	r3, [r7, #32]
 8009fde:	085b      	lsrs	r3, r3, #1
 8009fe0:	b29b      	uxth	r3, r3
 8009fe2:	f003 0307 	and.w	r3, r3, #7
 8009fe6:	b29a      	uxth	r2, r3
 8009fe8:	8bfb      	ldrh	r3, [r7, #30]
 8009fea:	4313      	orrs	r3, r2
 8009fec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009fee:	697b      	ldr	r3, [r7, #20]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	8bfa      	ldrh	r2, [r7, #30]
 8009ff4:	60da      	str	r2, [r3, #12]
 8009ff6:	e062      	b.n	800a0be <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ffe:	e05e      	b.n	800a0be <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a000:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a004:	2b08      	cmp	r3, #8
 800a006:	d828      	bhi.n	800a05a <UART_SetConfig+0x56a>
 800a008:	a201      	add	r2, pc, #4	@ (adr r2, 800a010 <UART_SetConfig+0x520>)
 800a00a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a00e:	bf00      	nop
 800a010:	0800a035 	.word	0x0800a035
 800a014:	0800a03d 	.word	0x0800a03d
 800a018:	0800a045 	.word	0x0800a045
 800a01c:	0800a05b 	.word	0x0800a05b
 800a020:	0800a04b 	.word	0x0800a04b
 800a024:	0800a05b 	.word	0x0800a05b
 800a028:	0800a05b 	.word	0x0800a05b
 800a02c:	0800a05b 	.word	0x0800a05b
 800a030:	0800a053 	.word	0x0800a053
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a034:	f7fd f9f4 	bl	8007420 <HAL_RCC_GetPCLK1Freq>
 800a038:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a03a:	e014      	b.n	800a066 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a03c:	f7fd fa06 	bl	800744c <HAL_RCC_GetPCLK2Freq>
 800a040:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a042:	e010      	b.n	800a066 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a044:	4b1a      	ldr	r3, [pc, #104]	@ (800a0b0 <UART_SetConfig+0x5c0>)
 800a046:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a048:	e00d      	b.n	800a066 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a04a:	f7fd f951 	bl	80072f0 <HAL_RCC_GetSysClockFreq>
 800a04e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a050:	e009      	b.n	800a066 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a052:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a056:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a058:	e005      	b.n	800a066 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a05a:	2300      	movs	r3, #0
 800a05c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a05e:	2301      	movs	r3, #1
 800a060:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a064:	bf00      	nop
    }

    if (pclk != 0U)
 800a066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d028      	beq.n	800a0be <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a070:	4a10      	ldr	r2, [pc, #64]	@ (800a0b4 <UART_SetConfig+0x5c4>)
 800a072:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a076:	461a      	mov	r2, r3
 800a078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07a:	fbb3 f2f2 	udiv	r2, r3, r2
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	685b      	ldr	r3, [r3, #4]
 800a082:	085b      	lsrs	r3, r3, #1
 800a084:	441a      	add	r2, r3
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a08e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a090:	6a3b      	ldr	r3, [r7, #32]
 800a092:	2b0f      	cmp	r3, #15
 800a094:	d910      	bls.n	800a0b8 <UART_SetConfig+0x5c8>
 800a096:	6a3b      	ldr	r3, [r7, #32]
 800a098:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a09c:	d20c      	bcs.n	800a0b8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a09e:	6a3b      	ldr	r3, [r7, #32]
 800a0a0:	b29a      	uxth	r2, r3
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	60da      	str	r2, [r3, #12]
 800a0a8:	e009      	b.n	800a0be <UART_SetConfig+0x5ce>
 800a0aa:	bf00      	nop
 800a0ac:	40008000 	.word	0x40008000
 800a0b0:	00f42400 	.word	0x00f42400
 800a0b4:	0800e23c 	.word	0x0800e23c
      }
      else
      {
        ret = HAL_ERROR;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	2201      	movs	r2, #1
 800a0c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a0ce:	697b      	ldr	r3, [r7, #20]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a0da:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3730      	adds	r7, #48	@ 0x30
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a0e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b083      	sub	sp, #12
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0f4:	f003 0308 	and.w	r3, r3, #8
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d00a      	beq.n	800a112 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	430a      	orrs	r2, r1
 800a110:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a116:	f003 0301 	and.w	r3, r3, #1
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d00a      	beq.n	800a134 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	430a      	orrs	r2, r1
 800a132:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a138:	f003 0302 	and.w	r3, r3, #2
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d00a      	beq.n	800a156 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	430a      	orrs	r2, r1
 800a154:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a15a:	f003 0304 	and.w	r3, r3, #4
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d00a      	beq.n	800a178 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	430a      	orrs	r2, r1
 800a176:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a17c:	f003 0310 	and.w	r3, r3, #16
 800a180:	2b00      	cmp	r3, #0
 800a182:	d00a      	beq.n	800a19a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	689b      	ldr	r3, [r3, #8]
 800a18a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	430a      	orrs	r2, r1
 800a198:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a19e:	f003 0320 	and.w	r3, r3, #32
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d00a      	beq.n	800a1bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	689b      	ldr	r3, [r3, #8]
 800a1ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	430a      	orrs	r2, r1
 800a1ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d01a      	beq.n	800a1fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	685b      	ldr	r3, [r3, #4]
 800a1ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	430a      	orrs	r2, r1
 800a1dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1e6:	d10a      	bne.n	800a1fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	430a      	orrs	r2, r1
 800a1fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a206:	2b00      	cmp	r3, #0
 800a208:	d00a      	beq.n	800a220 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	430a      	orrs	r2, r1
 800a21e:	605a      	str	r2, [r3, #4]
  }
}
 800a220:	bf00      	nop
 800a222:	370c      	adds	r7, #12
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr

0800a22c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b098      	sub	sp, #96	@ 0x60
 800a230:	af02      	add	r7, sp, #8
 800a232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2200      	movs	r2, #0
 800a238:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a23c:	f7fb f944 	bl	80054c8 <HAL_GetTick>
 800a240:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f003 0308 	and.w	r3, r3, #8
 800a24c:	2b08      	cmp	r3, #8
 800a24e:	d12f      	bne.n	800a2b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a250:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a258:	2200      	movs	r2, #0
 800a25a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f000 f88e 	bl	800a380 <UART_WaitOnFlagUntilTimeout>
 800a264:	4603      	mov	r3, r0
 800a266:	2b00      	cmp	r3, #0
 800a268:	d022      	beq.n	800a2b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a272:	e853 3f00 	ldrex	r3, [r3]
 800a276:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a27a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a27e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	461a      	mov	r2, r3
 800a286:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a288:	647b      	str	r3, [r7, #68]	@ 0x44
 800a28a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a28c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a28e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a290:	e841 2300 	strex	r3, r2, [r1]
 800a294:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d1e6      	bne.n	800a26a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2220      	movs	r2, #32
 800a2a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a2ac:	2303      	movs	r3, #3
 800a2ae:	e063      	b.n	800a378 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	f003 0304 	and.w	r3, r3, #4
 800a2ba:	2b04      	cmp	r3, #4
 800a2bc:	d149      	bne.n	800a352 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a2be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a2c2:	9300      	str	r3, [sp, #0]
 800a2c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f000 f857 	bl	800a380 <UART_WaitOnFlagUntilTimeout>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d03c      	beq.n	800a352 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e0:	e853 3f00 	ldrex	r3, [r3]
 800a2e4:	623b      	str	r3, [r7, #32]
   return(result);
 800a2e6:	6a3b      	ldr	r3, [r7, #32]
 800a2e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a2ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2f6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a2f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a2fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2fe:	e841 2300 	strex	r3, r2, [r1]
 800a302:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a306:	2b00      	cmp	r3, #0
 800a308:	d1e6      	bne.n	800a2d8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	3308      	adds	r3, #8
 800a310:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	e853 3f00 	ldrex	r3, [r3]
 800a318:	60fb      	str	r3, [r7, #12]
   return(result);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f023 0301 	bic.w	r3, r3, #1
 800a320:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	3308      	adds	r3, #8
 800a328:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a32a:	61fa      	str	r2, [r7, #28]
 800a32c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a32e:	69b9      	ldr	r1, [r7, #24]
 800a330:	69fa      	ldr	r2, [r7, #28]
 800a332:	e841 2300 	strex	r3, r2, [r1]
 800a336:	617b      	str	r3, [r7, #20]
   return(result);
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d1e5      	bne.n	800a30a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2220      	movs	r2, #32
 800a342:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2200      	movs	r2, #0
 800a34a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a34e:	2303      	movs	r3, #3
 800a350:	e012      	b.n	800a378 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2220      	movs	r2, #32
 800a356:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2220      	movs	r2, #32
 800a35e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2200      	movs	r2, #0
 800a36c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2200      	movs	r2, #0
 800a372:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a376:	2300      	movs	r3, #0
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3758      	adds	r7, #88	@ 0x58
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}

0800a380 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b084      	sub	sp, #16
 800a384:	af00      	add	r7, sp, #0
 800a386:	60f8      	str	r0, [r7, #12]
 800a388:	60b9      	str	r1, [r7, #8]
 800a38a:	603b      	str	r3, [r7, #0]
 800a38c:	4613      	mov	r3, r2
 800a38e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a390:	e04f      	b.n	800a432 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a392:	69bb      	ldr	r3, [r7, #24]
 800a394:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a398:	d04b      	beq.n	800a432 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a39a:	f7fb f895 	bl	80054c8 <HAL_GetTick>
 800a39e:	4602      	mov	r2, r0
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	1ad3      	subs	r3, r2, r3
 800a3a4:	69ba      	ldr	r2, [r7, #24]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d302      	bcc.n	800a3b0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a3aa:	69bb      	ldr	r3, [r7, #24]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d101      	bne.n	800a3b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a3b0:	2303      	movs	r3, #3
 800a3b2:	e04e      	b.n	800a452 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f003 0304 	and.w	r3, r3, #4
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d037      	beq.n	800a432 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	2b80      	cmp	r3, #128	@ 0x80
 800a3c6:	d034      	beq.n	800a432 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	2b40      	cmp	r3, #64	@ 0x40
 800a3cc:	d031      	beq.n	800a432 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	69db      	ldr	r3, [r3, #28]
 800a3d4:	f003 0308 	and.w	r3, r3, #8
 800a3d8:	2b08      	cmp	r3, #8
 800a3da:	d110      	bne.n	800a3fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	2208      	movs	r2, #8
 800a3e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a3e4:	68f8      	ldr	r0, [r7, #12]
 800a3e6:	f000 f838 	bl	800a45a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	2208      	movs	r2, #8
 800a3ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e029      	b.n	800a452 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	69db      	ldr	r3, [r3, #28]
 800a404:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a408:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a40c:	d111      	bne.n	800a432 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a416:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f000 f81e 	bl	800a45a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2220      	movs	r2, #32
 800a422:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2200      	movs	r2, #0
 800a42a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a42e:	2303      	movs	r3, #3
 800a430:	e00f      	b.n	800a452 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	69da      	ldr	r2, [r3, #28]
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	4013      	ands	r3, r2
 800a43c:	68ba      	ldr	r2, [r7, #8]
 800a43e:	429a      	cmp	r2, r3
 800a440:	bf0c      	ite	eq
 800a442:	2301      	moveq	r3, #1
 800a444:	2300      	movne	r3, #0
 800a446:	b2db      	uxtb	r3, r3
 800a448:	461a      	mov	r2, r3
 800a44a:	79fb      	ldrb	r3, [r7, #7]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d0a0      	beq.n	800a392 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a450:	2300      	movs	r3, #0
}
 800a452:	4618      	mov	r0, r3
 800a454:	3710      	adds	r7, #16
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a45a:	b480      	push	{r7}
 800a45c:	b095      	sub	sp, #84	@ 0x54
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a46a:	e853 3f00 	ldrex	r3, [r3]
 800a46e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a472:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a476:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	461a      	mov	r2, r3
 800a47e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a480:	643b      	str	r3, [r7, #64]	@ 0x40
 800a482:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a484:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a486:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a488:	e841 2300 	strex	r3, r2, [r1]
 800a48c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a48e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a490:	2b00      	cmp	r3, #0
 800a492:	d1e6      	bne.n	800a462 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	3308      	adds	r3, #8
 800a49a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a49c:	6a3b      	ldr	r3, [r7, #32]
 800a49e:	e853 3f00 	ldrex	r3, [r3]
 800a4a2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4a4:	69fb      	ldr	r3, [r7, #28]
 800a4a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a4aa:	f023 0301 	bic.w	r3, r3, #1
 800a4ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	3308      	adds	r3, #8
 800a4b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a4b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a4ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a4be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a4c0:	e841 2300 	strex	r3, r2, [r1]
 800a4c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d1e3      	bne.n	800a494 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4d0:	2b01      	cmp	r3, #1
 800a4d2:	d118      	bne.n	800a506 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	e853 3f00 	ldrex	r3, [r3]
 800a4e0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	f023 0310 	bic.w	r3, r3, #16
 800a4e8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	461a      	mov	r2, r3
 800a4f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4f2:	61bb      	str	r3, [r7, #24]
 800a4f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f6:	6979      	ldr	r1, [r7, #20]
 800a4f8:	69ba      	ldr	r2, [r7, #24]
 800a4fa:	e841 2300 	strex	r3, r2, [r1]
 800a4fe:	613b      	str	r3, [r7, #16]
   return(result);
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d1e6      	bne.n	800a4d4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2220      	movs	r2, #32
 800a50a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2200      	movs	r2, #0
 800a518:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a51a:	bf00      	nop
 800a51c:	3754      	adds	r7, #84	@ 0x54
 800a51e:	46bd      	mov	sp, r7
 800a520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a524:	4770      	bx	lr

0800a526 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a526:	b480      	push	{r7}
 800a528:	b085      	sub	sp, #20
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a534:	2b01      	cmp	r3, #1
 800a536:	d101      	bne.n	800a53c <HAL_UARTEx_DisableFifoMode+0x16>
 800a538:	2302      	movs	r3, #2
 800a53a:	e027      	b.n	800a58c <HAL_UARTEx_DisableFifoMode+0x66>
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2201      	movs	r2, #1
 800a540:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2224      	movs	r2, #36	@ 0x24
 800a548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f022 0201 	bic.w	r2, r2, #1
 800a562:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a56a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2200      	movs	r2, #0
 800a570:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	68fa      	ldr	r2, [r7, #12]
 800a578:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2220      	movs	r2, #32
 800a57e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2200      	movs	r2, #0
 800a586:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a58a:	2300      	movs	r3, #0
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3714      	adds	r7, #20
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr

0800a598 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b084      	sub	sp, #16
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
 800a5a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a5a8:	2b01      	cmp	r3, #1
 800a5aa:	d101      	bne.n	800a5b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a5ac:	2302      	movs	r3, #2
 800a5ae:	e02d      	b.n	800a60c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2224      	movs	r2, #36	@ 0x24
 800a5bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f022 0201 	bic.w	r2, r2, #1
 800a5d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	689b      	ldr	r3, [r3, #8]
 800a5de:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	683a      	ldr	r2, [r7, #0]
 800a5e8:	430a      	orrs	r2, r1
 800a5ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f000 f84f 	bl	800a690 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	68fa      	ldr	r2, [r7, #12]
 800a5f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2220      	movs	r2, #32
 800a5fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2200      	movs	r2, #0
 800a606:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a60a:	2300      	movs	r3, #0
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3710      	adds	r7, #16
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b084      	sub	sp, #16
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a624:	2b01      	cmp	r3, #1
 800a626:	d101      	bne.n	800a62c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a628:	2302      	movs	r3, #2
 800a62a:	e02d      	b.n	800a688 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2201      	movs	r2, #1
 800a630:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2224      	movs	r2, #36	@ 0x24
 800a638:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f022 0201 	bic.w	r2, r2, #1
 800a652:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	683a      	ldr	r2, [r7, #0]
 800a664:	430a      	orrs	r2, r1
 800a666:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f000 f811 	bl	800a690 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	68fa      	ldr	r2, [r7, #12]
 800a674:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2220      	movs	r2, #32
 800a67a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a686:	2300      	movs	r3, #0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	3710      	adds	r7, #16
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bd80      	pop	{r7, pc}

0800a690 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a690:	b480      	push	{r7}
 800a692:	b085      	sub	sp, #20
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d108      	bne.n	800a6b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a6b0:	e031      	b.n	800a716 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a6b2:	2308      	movs	r3, #8
 800a6b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a6b6:	2308      	movs	r3, #8
 800a6b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	0e5b      	lsrs	r3, r3, #25
 800a6c2:	b2db      	uxtb	r3, r3
 800a6c4:	f003 0307 	and.w	r3, r3, #7
 800a6c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	0f5b      	lsrs	r3, r3, #29
 800a6d2:	b2db      	uxtb	r3, r3
 800a6d4:	f003 0307 	and.w	r3, r3, #7
 800a6d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a6da:	7bbb      	ldrb	r3, [r7, #14]
 800a6dc:	7b3a      	ldrb	r2, [r7, #12]
 800a6de:	4911      	ldr	r1, [pc, #68]	@ (800a724 <UARTEx_SetNbDataToProcess+0x94>)
 800a6e0:	5c8a      	ldrb	r2, [r1, r2]
 800a6e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a6e6:	7b3a      	ldrb	r2, [r7, #12]
 800a6e8:	490f      	ldr	r1, [pc, #60]	@ (800a728 <UARTEx_SetNbDataToProcess+0x98>)
 800a6ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a6ec:	fb93 f3f2 	sdiv	r3, r3, r2
 800a6f0:	b29a      	uxth	r2, r3
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a6f8:	7bfb      	ldrb	r3, [r7, #15]
 800a6fa:	7b7a      	ldrb	r2, [r7, #13]
 800a6fc:	4909      	ldr	r1, [pc, #36]	@ (800a724 <UARTEx_SetNbDataToProcess+0x94>)
 800a6fe:	5c8a      	ldrb	r2, [r1, r2]
 800a700:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a704:	7b7a      	ldrb	r2, [r7, #13]
 800a706:	4908      	ldr	r1, [pc, #32]	@ (800a728 <UARTEx_SetNbDataToProcess+0x98>)
 800a708:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a70a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a70e:	b29a      	uxth	r2, r3
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a716:	bf00      	nop
 800a718:	3714      	adds	r7, #20
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr
 800a722:	bf00      	nop
 800a724:	0800e254 	.word	0x0800e254
 800a728:	0800e25c 	.word	0x0800e25c

0800a72c <__cvt>:
 800a72c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a730:	ec57 6b10 	vmov	r6, r7, d0
 800a734:	2f00      	cmp	r7, #0
 800a736:	460c      	mov	r4, r1
 800a738:	4619      	mov	r1, r3
 800a73a:	463b      	mov	r3, r7
 800a73c:	bfbb      	ittet	lt
 800a73e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a742:	461f      	movlt	r7, r3
 800a744:	2300      	movge	r3, #0
 800a746:	232d      	movlt	r3, #45	@ 0x2d
 800a748:	700b      	strb	r3, [r1, #0]
 800a74a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a74c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a750:	4691      	mov	r9, r2
 800a752:	f023 0820 	bic.w	r8, r3, #32
 800a756:	bfbc      	itt	lt
 800a758:	4632      	movlt	r2, r6
 800a75a:	4616      	movlt	r6, r2
 800a75c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a760:	d005      	beq.n	800a76e <__cvt+0x42>
 800a762:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a766:	d100      	bne.n	800a76a <__cvt+0x3e>
 800a768:	3401      	adds	r4, #1
 800a76a:	2102      	movs	r1, #2
 800a76c:	e000      	b.n	800a770 <__cvt+0x44>
 800a76e:	2103      	movs	r1, #3
 800a770:	ab03      	add	r3, sp, #12
 800a772:	9301      	str	r3, [sp, #4]
 800a774:	ab02      	add	r3, sp, #8
 800a776:	9300      	str	r3, [sp, #0]
 800a778:	ec47 6b10 	vmov	d0, r6, r7
 800a77c:	4653      	mov	r3, sl
 800a77e:	4622      	mov	r2, r4
 800a780:	f000 ff4a 	bl	800b618 <_dtoa_r>
 800a784:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a788:	4605      	mov	r5, r0
 800a78a:	d119      	bne.n	800a7c0 <__cvt+0x94>
 800a78c:	f019 0f01 	tst.w	r9, #1
 800a790:	d00e      	beq.n	800a7b0 <__cvt+0x84>
 800a792:	eb00 0904 	add.w	r9, r0, r4
 800a796:	2200      	movs	r2, #0
 800a798:	2300      	movs	r3, #0
 800a79a:	4630      	mov	r0, r6
 800a79c:	4639      	mov	r1, r7
 800a79e:	f7f6 f9ab 	bl	8000af8 <__aeabi_dcmpeq>
 800a7a2:	b108      	cbz	r0, 800a7a8 <__cvt+0x7c>
 800a7a4:	f8cd 900c 	str.w	r9, [sp, #12]
 800a7a8:	2230      	movs	r2, #48	@ 0x30
 800a7aa:	9b03      	ldr	r3, [sp, #12]
 800a7ac:	454b      	cmp	r3, r9
 800a7ae:	d31e      	bcc.n	800a7ee <__cvt+0xc2>
 800a7b0:	9b03      	ldr	r3, [sp, #12]
 800a7b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a7b4:	1b5b      	subs	r3, r3, r5
 800a7b6:	4628      	mov	r0, r5
 800a7b8:	6013      	str	r3, [r2, #0]
 800a7ba:	b004      	add	sp, #16
 800a7bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a7c4:	eb00 0904 	add.w	r9, r0, r4
 800a7c8:	d1e5      	bne.n	800a796 <__cvt+0x6a>
 800a7ca:	7803      	ldrb	r3, [r0, #0]
 800a7cc:	2b30      	cmp	r3, #48	@ 0x30
 800a7ce:	d10a      	bne.n	800a7e6 <__cvt+0xba>
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	4630      	mov	r0, r6
 800a7d6:	4639      	mov	r1, r7
 800a7d8:	f7f6 f98e 	bl	8000af8 <__aeabi_dcmpeq>
 800a7dc:	b918      	cbnz	r0, 800a7e6 <__cvt+0xba>
 800a7de:	f1c4 0401 	rsb	r4, r4, #1
 800a7e2:	f8ca 4000 	str.w	r4, [sl]
 800a7e6:	f8da 3000 	ldr.w	r3, [sl]
 800a7ea:	4499      	add	r9, r3
 800a7ec:	e7d3      	b.n	800a796 <__cvt+0x6a>
 800a7ee:	1c59      	adds	r1, r3, #1
 800a7f0:	9103      	str	r1, [sp, #12]
 800a7f2:	701a      	strb	r2, [r3, #0]
 800a7f4:	e7d9      	b.n	800a7aa <__cvt+0x7e>

0800a7f6 <__exponent>:
 800a7f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7f8:	2900      	cmp	r1, #0
 800a7fa:	bfba      	itte	lt
 800a7fc:	4249      	neglt	r1, r1
 800a7fe:	232d      	movlt	r3, #45	@ 0x2d
 800a800:	232b      	movge	r3, #43	@ 0x2b
 800a802:	2909      	cmp	r1, #9
 800a804:	7002      	strb	r2, [r0, #0]
 800a806:	7043      	strb	r3, [r0, #1]
 800a808:	dd29      	ble.n	800a85e <__exponent+0x68>
 800a80a:	f10d 0307 	add.w	r3, sp, #7
 800a80e:	461d      	mov	r5, r3
 800a810:	270a      	movs	r7, #10
 800a812:	461a      	mov	r2, r3
 800a814:	fbb1 f6f7 	udiv	r6, r1, r7
 800a818:	fb07 1416 	mls	r4, r7, r6, r1
 800a81c:	3430      	adds	r4, #48	@ 0x30
 800a81e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a822:	460c      	mov	r4, r1
 800a824:	2c63      	cmp	r4, #99	@ 0x63
 800a826:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a82a:	4631      	mov	r1, r6
 800a82c:	dcf1      	bgt.n	800a812 <__exponent+0x1c>
 800a82e:	3130      	adds	r1, #48	@ 0x30
 800a830:	1e94      	subs	r4, r2, #2
 800a832:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a836:	1c41      	adds	r1, r0, #1
 800a838:	4623      	mov	r3, r4
 800a83a:	42ab      	cmp	r3, r5
 800a83c:	d30a      	bcc.n	800a854 <__exponent+0x5e>
 800a83e:	f10d 0309 	add.w	r3, sp, #9
 800a842:	1a9b      	subs	r3, r3, r2
 800a844:	42ac      	cmp	r4, r5
 800a846:	bf88      	it	hi
 800a848:	2300      	movhi	r3, #0
 800a84a:	3302      	adds	r3, #2
 800a84c:	4403      	add	r3, r0
 800a84e:	1a18      	subs	r0, r3, r0
 800a850:	b003      	add	sp, #12
 800a852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a854:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a858:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a85c:	e7ed      	b.n	800a83a <__exponent+0x44>
 800a85e:	2330      	movs	r3, #48	@ 0x30
 800a860:	3130      	adds	r1, #48	@ 0x30
 800a862:	7083      	strb	r3, [r0, #2]
 800a864:	70c1      	strb	r1, [r0, #3]
 800a866:	1d03      	adds	r3, r0, #4
 800a868:	e7f1      	b.n	800a84e <__exponent+0x58>
	...

0800a86c <_printf_float>:
 800a86c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a870:	b08d      	sub	sp, #52	@ 0x34
 800a872:	460c      	mov	r4, r1
 800a874:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a878:	4616      	mov	r6, r2
 800a87a:	461f      	mov	r7, r3
 800a87c:	4605      	mov	r5, r0
 800a87e:	f000 fe2d 	bl	800b4dc <_localeconv_r>
 800a882:	6803      	ldr	r3, [r0, #0]
 800a884:	9304      	str	r3, [sp, #16]
 800a886:	4618      	mov	r0, r3
 800a888:	f7f5 fd0a 	bl	80002a0 <strlen>
 800a88c:	2300      	movs	r3, #0
 800a88e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a890:	f8d8 3000 	ldr.w	r3, [r8]
 800a894:	9005      	str	r0, [sp, #20]
 800a896:	3307      	adds	r3, #7
 800a898:	f023 0307 	bic.w	r3, r3, #7
 800a89c:	f103 0208 	add.w	r2, r3, #8
 800a8a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a8a4:	f8d4 b000 	ldr.w	fp, [r4]
 800a8a8:	f8c8 2000 	str.w	r2, [r8]
 800a8ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a8b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a8b4:	9307      	str	r3, [sp, #28]
 800a8b6:	f8cd 8018 	str.w	r8, [sp, #24]
 800a8ba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a8be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a8c2:	4b9c      	ldr	r3, [pc, #624]	@ (800ab34 <_printf_float+0x2c8>)
 800a8c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8c8:	f7f6 f948 	bl	8000b5c <__aeabi_dcmpun>
 800a8cc:	bb70      	cbnz	r0, 800a92c <_printf_float+0xc0>
 800a8ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a8d2:	4b98      	ldr	r3, [pc, #608]	@ (800ab34 <_printf_float+0x2c8>)
 800a8d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8d8:	f7f6 f922 	bl	8000b20 <__aeabi_dcmple>
 800a8dc:	bb30      	cbnz	r0, 800a92c <_printf_float+0xc0>
 800a8de:	2200      	movs	r2, #0
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	4640      	mov	r0, r8
 800a8e4:	4649      	mov	r1, r9
 800a8e6:	f7f6 f911 	bl	8000b0c <__aeabi_dcmplt>
 800a8ea:	b110      	cbz	r0, 800a8f2 <_printf_float+0x86>
 800a8ec:	232d      	movs	r3, #45	@ 0x2d
 800a8ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8f2:	4a91      	ldr	r2, [pc, #580]	@ (800ab38 <_printf_float+0x2cc>)
 800a8f4:	4b91      	ldr	r3, [pc, #580]	@ (800ab3c <_printf_float+0x2d0>)
 800a8f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a8fa:	bf8c      	ite	hi
 800a8fc:	4690      	movhi	r8, r2
 800a8fe:	4698      	movls	r8, r3
 800a900:	2303      	movs	r3, #3
 800a902:	6123      	str	r3, [r4, #16]
 800a904:	f02b 0304 	bic.w	r3, fp, #4
 800a908:	6023      	str	r3, [r4, #0]
 800a90a:	f04f 0900 	mov.w	r9, #0
 800a90e:	9700      	str	r7, [sp, #0]
 800a910:	4633      	mov	r3, r6
 800a912:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a914:	4621      	mov	r1, r4
 800a916:	4628      	mov	r0, r5
 800a918:	f000 f9d2 	bl	800acc0 <_printf_common>
 800a91c:	3001      	adds	r0, #1
 800a91e:	f040 808d 	bne.w	800aa3c <_printf_float+0x1d0>
 800a922:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a926:	b00d      	add	sp, #52	@ 0x34
 800a928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a92c:	4642      	mov	r2, r8
 800a92e:	464b      	mov	r3, r9
 800a930:	4640      	mov	r0, r8
 800a932:	4649      	mov	r1, r9
 800a934:	f7f6 f912 	bl	8000b5c <__aeabi_dcmpun>
 800a938:	b140      	cbz	r0, 800a94c <_printf_float+0xe0>
 800a93a:	464b      	mov	r3, r9
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	bfbc      	itt	lt
 800a940:	232d      	movlt	r3, #45	@ 0x2d
 800a942:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a946:	4a7e      	ldr	r2, [pc, #504]	@ (800ab40 <_printf_float+0x2d4>)
 800a948:	4b7e      	ldr	r3, [pc, #504]	@ (800ab44 <_printf_float+0x2d8>)
 800a94a:	e7d4      	b.n	800a8f6 <_printf_float+0x8a>
 800a94c:	6863      	ldr	r3, [r4, #4]
 800a94e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a952:	9206      	str	r2, [sp, #24]
 800a954:	1c5a      	adds	r2, r3, #1
 800a956:	d13b      	bne.n	800a9d0 <_printf_float+0x164>
 800a958:	2306      	movs	r3, #6
 800a95a:	6063      	str	r3, [r4, #4]
 800a95c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a960:	2300      	movs	r3, #0
 800a962:	6022      	str	r2, [r4, #0]
 800a964:	9303      	str	r3, [sp, #12]
 800a966:	ab0a      	add	r3, sp, #40	@ 0x28
 800a968:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a96c:	ab09      	add	r3, sp, #36	@ 0x24
 800a96e:	9300      	str	r3, [sp, #0]
 800a970:	6861      	ldr	r1, [r4, #4]
 800a972:	ec49 8b10 	vmov	d0, r8, r9
 800a976:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a97a:	4628      	mov	r0, r5
 800a97c:	f7ff fed6 	bl	800a72c <__cvt>
 800a980:	9b06      	ldr	r3, [sp, #24]
 800a982:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a984:	2b47      	cmp	r3, #71	@ 0x47
 800a986:	4680      	mov	r8, r0
 800a988:	d129      	bne.n	800a9de <_printf_float+0x172>
 800a98a:	1cc8      	adds	r0, r1, #3
 800a98c:	db02      	blt.n	800a994 <_printf_float+0x128>
 800a98e:	6863      	ldr	r3, [r4, #4]
 800a990:	4299      	cmp	r1, r3
 800a992:	dd41      	ble.n	800aa18 <_printf_float+0x1ac>
 800a994:	f1aa 0a02 	sub.w	sl, sl, #2
 800a998:	fa5f fa8a 	uxtb.w	sl, sl
 800a99c:	3901      	subs	r1, #1
 800a99e:	4652      	mov	r2, sl
 800a9a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a9a4:	9109      	str	r1, [sp, #36]	@ 0x24
 800a9a6:	f7ff ff26 	bl	800a7f6 <__exponent>
 800a9aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a9ac:	1813      	adds	r3, r2, r0
 800a9ae:	2a01      	cmp	r2, #1
 800a9b0:	4681      	mov	r9, r0
 800a9b2:	6123      	str	r3, [r4, #16]
 800a9b4:	dc02      	bgt.n	800a9bc <_printf_float+0x150>
 800a9b6:	6822      	ldr	r2, [r4, #0]
 800a9b8:	07d2      	lsls	r2, r2, #31
 800a9ba:	d501      	bpl.n	800a9c0 <_printf_float+0x154>
 800a9bc:	3301      	adds	r3, #1
 800a9be:	6123      	str	r3, [r4, #16]
 800a9c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d0a2      	beq.n	800a90e <_printf_float+0xa2>
 800a9c8:	232d      	movs	r3, #45	@ 0x2d
 800a9ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9ce:	e79e      	b.n	800a90e <_printf_float+0xa2>
 800a9d0:	9a06      	ldr	r2, [sp, #24]
 800a9d2:	2a47      	cmp	r2, #71	@ 0x47
 800a9d4:	d1c2      	bne.n	800a95c <_printf_float+0xf0>
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d1c0      	bne.n	800a95c <_printf_float+0xf0>
 800a9da:	2301      	movs	r3, #1
 800a9dc:	e7bd      	b.n	800a95a <_printf_float+0xee>
 800a9de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a9e2:	d9db      	bls.n	800a99c <_printf_float+0x130>
 800a9e4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a9e8:	d118      	bne.n	800aa1c <_printf_float+0x1b0>
 800a9ea:	2900      	cmp	r1, #0
 800a9ec:	6863      	ldr	r3, [r4, #4]
 800a9ee:	dd0b      	ble.n	800aa08 <_printf_float+0x19c>
 800a9f0:	6121      	str	r1, [r4, #16]
 800a9f2:	b913      	cbnz	r3, 800a9fa <_printf_float+0x18e>
 800a9f4:	6822      	ldr	r2, [r4, #0]
 800a9f6:	07d0      	lsls	r0, r2, #31
 800a9f8:	d502      	bpl.n	800aa00 <_printf_float+0x194>
 800a9fa:	3301      	adds	r3, #1
 800a9fc:	440b      	add	r3, r1
 800a9fe:	6123      	str	r3, [r4, #16]
 800aa00:	65a1      	str	r1, [r4, #88]	@ 0x58
 800aa02:	f04f 0900 	mov.w	r9, #0
 800aa06:	e7db      	b.n	800a9c0 <_printf_float+0x154>
 800aa08:	b913      	cbnz	r3, 800aa10 <_printf_float+0x1a4>
 800aa0a:	6822      	ldr	r2, [r4, #0]
 800aa0c:	07d2      	lsls	r2, r2, #31
 800aa0e:	d501      	bpl.n	800aa14 <_printf_float+0x1a8>
 800aa10:	3302      	adds	r3, #2
 800aa12:	e7f4      	b.n	800a9fe <_printf_float+0x192>
 800aa14:	2301      	movs	r3, #1
 800aa16:	e7f2      	b.n	800a9fe <_printf_float+0x192>
 800aa18:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aa1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa1e:	4299      	cmp	r1, r3
 800aa20:	db05      	blt.n	800aa2e <_printf_float+0x1c2>
 800aa22:	6823      	ldr	r3, [r4, #0]
 800aa24:	6121      	str	r1, [r4, #16]
 800aa26:	07d8      	lsls	r0, r3, #31
 800aa28:	d5ea      	bpl.n	800aa00 <_printf_float+0x194>
 800aa2a:	1c4b      	adds	r3, r1, #1
 800aa2c:	e7e7      	b.n	800a9fe <_printf_float+0x192>
 800aa2e:	2900      	cmp	r1, #0
 800aa30:	bfd4      	ite	le
 800aa32:	f1c1 0202 	rsble	r2, r1, #2
 800aa36:	2201      	movgt	r2, #1
 800aa38:	4413      	add	r3, r2
 800aa3a:	e7e0      	b.n	800a9fe <_printf_float+0x192>
 800aa3c:	6823      	ldr	r3, [r4, #0]
 800aa3e:	055a      	lsls	r2, r3, #21
 800aa40:	d407      	bmi.n	800aa52 <_printf_float+0x1e6>
 800aa42:	6923      	ldr	r3, [r4, #16]
 800aa44:	4642      	mov	r2, r8
 800aa46:	4631      	mov	r1, r6
 800aa48:	4628      	mov	r0, r5
 800aa4a:	47b8      	blx	r7
 800aa4c:	3001      	adds	r0, #1
 800aa4e:	d12b      	bne.n	800aaa8 <_printf_float+0x23c>
 800aa50:	e767      	b.n	800a922 <_printf_float+0xb6>
 800aa52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aa56:	f240 80dd 	bls.w	800ac14 <_printf_float+0x3a8>
 800aa5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aa5e:	2200      	movs	r2, #0
 800aa60:	2300      	movs	r3, #0
 800aa62:	f7f6 f849 	bl	8000af8 <__aeabi_dcmpeq>
 800aa66:	2800      	cmp	r0, #0
 800aa68:	d033      	beq.n	800aad2 <_printf_float+0x266>
 800aa6a:	4a37      	ldr	r2, [pc, #220]	@ (800ab48 <_printf_float+0x2dc>)
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	4631      	mov	r1, r6
 800aa70:	4628      	mov	r0, r5
 800aa72:	47b8      	blx	r7
 800aa74:	3001      	adds	r0, #1
 800aa76:	f43f af54 	beq.w	800a922 <_printf_float+0xb6>
 800aa7a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aa7e:	4543      	cmp	r3, r8
 800aa80:	db02      	blt.n	800aa88 <_printf_float+0x21c>
 800aa82:	6823      	ldr	r3, [r4, #0]
 800aa84:	07d8      	lsls	r0, r3, #31
 800aa86:	d50f      	bpl.n	800aaa8 <_printf_float+0x23c>
 800aa88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa8c:	4631      	mov	r1, r6
 800aa8e:	4628      	mov	r0, r5
 800aa90:	47b8      	blx	r7
 800aa92:	3001      	adds	r0, #1
 800aa94:	f43f af45 	beq.w	800a922 <_printf_float+0xb6>
 800aa98:	f04f 0900 	mov.w	r9, #0
 800aa9c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800aaa0:	f104 0a1a 	add.w	sl, r4, #26
 800aaa4:	45c8      	cmp	r8, r9
 800aaa6:	dc09      	bgt.n	800aabc <_printf_float+0x250>
 800aaa8:	6823      	ldr	r3, [r4, #0]
 800aaaa:	079b      	lsls	r3, r3, #30
 800aaac:	f100 8103 	bmi.w	800acb6 <_printf_float+0x44a>
 800aab0:	68e0      	ldr	r0, [r4, #12]
 800aab2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aab4:	4298      	cmp	r0, r3
 800aab6:	bfb8      	it	lt
 800aab8:	4618      	movlt	r0, r3
 800aaba:	e734      	b.n	800a926 <_printf_float+0xba>
 800aabc:	2301      	movs	r3, #1
 800aabe:	4652      	mov	r2, sl
 800aac0:	4631      	mov	r1, r6
 800aac2:	4628      	mov	r0, r5
 800aac4:	47b8      	blx	r7
 800aac6:	3001      	adds	r0, #1
 800aac8:	f43f af2b 	beq.w	800a922 <_printf_float+0xb6>
 800aacc:	f109 0901 	add.w	r9, r9, #1
 800aad0:	e7e8      	b.n	800aaa4 <_printf_float+0x238>
 800aad2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	dc39      	bgt.n	800ab4c <_printf_float+0x2e0>
 800aad8:	4a1b      	ldr	r2, [pc, #108]	@ (800ab48 <_printf_float+0x2dc>)
 800aada:	2301      	movs	r3, #1
 800aadc:	4631      	mov	r1, r6
 800aade:	4628      	mov	r0, r5
 800aae0:	47b8      	blx	r7
 800aae2:	3001      	adds	r0, #1
 800aae4:	f43f af1d 	beq.w	800a922 <_printf_float+0xb6>
 800aae8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aaec:	ea59 0303 	orrs.w	r3, r9, r3
 800aaf0:	d102      	bne.n	800aaf8 <_printf_float+0x28c>
 800aaf2:	6823      	ldr	r3, [r4, #0]
 800aaf4:	07d9      	lsls	r1, r3, #31
 800aaf6:	d5d7      	bpl.n	800aaa8 <_printf_float+0x23c>
 800aaf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aafc:	4631      	mov	r1, r6
 800aafe:	4628      	mov	r0, r5
 800ab00:	47b8      	blx	r7
 800ab02:	3001      	adds	r0, #1
 800ab04:	f43f af0d 	beq.w	800a922 <_printf_float+0xb6>
 800ab08:	f04f 0a00 	mov.w	sl, #0
 800ab0c:	f104 0b1a 	add.w	fp, r4, #26
 800ab10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab12:	425b      	negs	r3, r3
 800ab14:	4553      	cmp	r3, sl
 800ab16:	dc01      	bgt.n	800ab1c <_printf_float+0x2b0>
 800ab18:	464b      	mov	r3, r9
 800ab1a:	e793      	b.n	800aa44 <_printf_float+0x1d8>
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	465a      	mov	r2, fp
 800ab20:	4631      	mov	r1, r6
 800ab22:	4628      	mov	r0, r5
 800ab24:	47b8      	blx	r7
 800ab26:	3001      	adds	r0, #1
 800ab28:	f43f aefb 	beq.w	800a922 <_printf_float+0xb6>
 800ab2c:	f10a 0a01 	add.w	sl, sl, #1
 800ab30:	e7ee      	b.n	800ab10 <_printf_float+0x2a4>
 800ab32:	bf00      	nop
 800ab34:	7fefffff 	.word	0x7fefffff
 800ab38:	0800e268 	.word	0x0800e268
 800ab3c:	0800e264 	.word	0x0800e264
 800ab40:	0800e270 	.word	0x0800e270
 800ab44:	0800e26c 	.word	0x0800e26c
 800ab48:	0800e34a 	.word	0x0800e34a
 800ab4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ab4e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ab52:	4553      	cmp	r3, sl
 800ab54:	bfa8      	it	ge
 800ab56:	4653      	movge	r3, sl
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	4699      	mov	r9, r3
 800ab5c:	dc36      	bgt.n	800abcc <_printf_float+0x360>
 800ab5e:	f04f 0b00 	mov.w	fp, #0
 800ab62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ab66:	f104 021a 	add.w	r2, r4, #26
 800ab6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ab6c:	9306      	str	r3, [sp, #24]
 800ab6e:	eba3 0309 	sub.w	r3, r3, r9
 800ab72:	455b      	cmp	r3, fp
 800ab74:	dc31      	bgt.n	800abda <_printf_float+0x36e>
 800ab76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab78:	459a      	cmp	sl, r3
 800ab7a:	dc3a      	bgt.n	800abf2 <_printf_float+0x386>
 800ab7c:	6823      	ldr	r3, [r4, #0]
 800ab7e:	07da      	lsls	r2, r3, #31
 800ab80:	d437      	bmi.n	800abf2 <_printf_float+0x386>
 800ab82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab84:	ebaa 0903 	sub.w	r9, sl, r3
 800ab88:	9b06      	ldr	r3, [sp, #24]
 800ab8a:	ebaa 0303 	sub.w	r3, sl, r3
 800ab8e:	4599      	cmp	r9, r3
 800ab90:	bfa8      	it	ge
 800ab92:	4699      	movge	r9, r3
 800ab94:	f1b9 0f00 	cmp.w	r9, #0
 800ab98:	dc33      	bgt.n	800ac02 <_printf_float+0x396>
 800ab9a:	f04f 0800 	mov.w	r8, #0
 800ab9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aba2:	f104 0b1a 	add.w	fp, r4, #26
 800aba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aba8:	ebaa 0303 	sub.w	r3, sl, r3
 800abac:	eba3 0309 	sub.w	r3, r3, r9
 800abb0:	4543      	cmp	r3, r8
 800abb2:	f77f af79 	ble.w	800aaa8 <_printf_float+0x23c>
 800abb6:	2301      	movs	r3, #1
 800abb8:	465a      	mov	r2, fp
 800abba:	4631      	mov	r1, r6
 800abbc:	4628      	mov	r0, r5
 800abbe:	47b8      	blx	r7
 800abc0:	3001      	adds	r0, #1
 800abc2:	f43f aeae 	beq.w	800a922 <_printf_float+0xb6>
 800abc6:	f108 0801 	add.w	r8, r8, #1
 800abca:	e7ec      	b.n	800aba6 <_printf_float+0x33a>
 800abcc:	4642      	mov	r2, r8
 800abce:	4631      	mov	r1, r6
 800abd0:	4628      	mov	r0, r5
 800abd2:	47b8      	blx	r7
 800abd4:	3001      	adds	r0, #1
 800abd6:	d1c2      	bne.n	800ab5e <_printf_float+0x2f2>
 800abd8:	e6a3      	b.n	800a922 <_printf_float+0xb6>
 800abda:	2301      	movs	r3, #1
 800abdc:	4631      	mov	r1, r6
 800abde:	4628      	mov	r0, r5
 800abe0:	9206      	str	r2, [sp, #24]
 800abe2:	47b8      	blx	r7
 800abe4:	3001      	adds	r0, #1
 800abe6:	f43f ae9c 	beq.w	800a922 <_printf_float+0xb6>
 800abea:	9a06      	ldr	r2, [sp, #24]
 800abec:	f10b 0b01 	add.w	fp, fp, #1
 800abf0:	e7bb      	b.n	800ab6a <_printf_float+0x2fe>
 800abf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abf6:	4631      	mov	r1, r6
 800abf8:	4628      	mov	r0, r5
 800abfa:	47b8      	blx	r7
 800abfc:	3001      	adds	r0, #1
 800abfe:	d1c0      	bne.n	800ab82 <_printf_float+0x316>
 800ac00:	e68f      	b.n	800a922 <_printf_float+0xb6>
 800ac02:	9a06      	ldr	r2, [sp, #24]
 800ac04:	464b      	mov	r3, r9
 800ac06:	4442      	add	r2, r8
 800ac08:	4631      	mov	r1, r6
 800ac0a:	4628      	mov	r0, r5
 800ac0c:	47b8      	blx	r7
 800ac0e:	3001      	adds	r0, #1
 800ac10:	d1c3      	bne.n	800ab9a <_printf_float+0x32e>
 800ac12:	e686      	b.n	800a922 <_printf_float+0xb6>
 800ac14:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ac18:	f1ba 0f01 	cmp.w	sl, #1
 800ac1c:	dc01      	bgt.n	800ac22 <_printf_float+0x3b6>
 800ac1e:	07db      	lsls	r3, r3, #31
 800ac20:	d536      	bpl.n	800ac90 <_printf_float+0x424>
 800ac22:	2301      	movs	r3, #1
 800ac24:	4642      	mov	r2, r8
 800ac26:	4631      	mov	r1, r6
 800ac28:	4628      	mov	r0, r5
 800ac2a:	47b8      	blx	r7
 800ac2c:	3001      	adds	r0, #1
 800ac2e:	f43f ae78 	beq.w	800a922 <_printf_float+0xb6>
 800ac32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac36:	4631      	mov	r1, r6
 800ac38:	4628      	mov	r0, r5
 800ac3a:	47b8      	blx	r7
 800ac3c:	3001      	adds	r0, #1
 800ac3e:	f43f ae70 	beq.w	800a922 <_printf_float+0xb6>
 800ac42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ac46:	2200      	movs	r2, #0
 800ac48:	2300      	movs	r3, #0
 800ac4a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800ac4e:	f7f5 ff53 	bl	8000af8 <__aeabi_dcmpeq>
 800ac52:	b9c0      	cbnz	r0, 800ac86 <_printf_float+0x41a>
 800ac54:	4653      	mov	r3, sl
 800ac56:	f108 0201 	add.w	r2, r8, #1
 800ac5a:	4631      	mov	r1, r6
 800ac5c:	4628      	mov	r0, r5
 800ac5e:	47b8      	blx	r7
 800ac60:	3001      	adds	r0, #1
 800ac62:	d10c      	bne.n	800ac7e <_printf_float+0x412>
 800ac64:	e65d      	b.n	800a922 <_printf_float+0xb6>
 800ac66:	2301      	movs	r3, #1
 800ac68:	465a      	mov	r2, fp
 800ac6a:	4631      	mov	r1, r6
 800ac6c:	4628      	mov	r0, r5
 800ac6e:	47b8      	blx	r7
 800ac70:	3001      	adds	r0, #1
 800ac72:	f43f ae56 	beq.w	800a922 <_printf_float+0xb6>
 800ac76:	f108 0801 	add.w	r8, r8, #1
 800ac7a:	45d0      	cmp	r8, sl
 800ac7c:	dbf3      	blt.n	800ac66 <_printf_float+0x3fa>
 800ac7e:	464b      	mov	r3, r9
 800ac80:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ac84:	e6df      	b.n	800aa46 <_printf_float+0x1da>
 800ac86:	f04f 0800 	mov.w	r8, #0
 800ac8a:	f104 0b1a 	add.w	fp, r4, #26
 800ac8e:	e7f4      	b.n	800ac7a <_printf_float+0x40e>
 800ac90:	2301      	movs	r3, #1
 800ac92:	4642      	mov	r2, r8
 800ac94:	e7e1      	b.n	800ac5a <_printf_float+0x3ee>
 800ac96:	2301      	movs	r3, #1
 800ac98:	464a      	mov	r2, r9
 800ac9a:	4631      	mov	r1, r6
 800ac9c:	4628      	mov	r0, r5
 800ac9e:	47b8      	blx	r7
 800aca0:	3001      	adds	r0, #1
 800aca2:	f43f ae3e 	beq.w	800a922 <_printf_float+0xb6>
 800aca6:	f108 0801 	add.w	r8, r8, #1
 800acaa:	68e3      	ldr	r3, [r4, #12]
 800acac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800acae:	1a5b      	subs	r3, r3, r1
 800acb0:	4543      	cmp	r3, r8
 800acb2:	dcf0      	bgt.n	800ac96 <_printf_float+0x42a>
 800acb4:	e6fc      	b.n	800aab0 <_printf_float+0x244>
 800acb6:	f04f 0800 	mov.w	r8, #0
 800acba:	f104 0919 	add.w	r9, r4, #25
 800acbe:	e7f4      	b.n	800acaa <_printf_float+0x43e>

0800acc0 <_printf_common>:
 800acc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acc4:	4616      	mov	r6, r2
 800acc6:	4698      	mov	r8, r3
 800acc8:	688a      	ldr	r2, [r1, #8]
 800acca:	690b      	ldr	r3, [r1, #16]
 800accc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800acd0:	4293      	cmp	r3, r2
 800acd2:	bfb8      	it	lt
 800acd4:	4613      	movlt	r3, r2
 800acd6:	6033      	str	r3, [r6, #0]
 800acd8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800acdc:	4607      	mov	r7, r0
 800acde:	460c      	mov	r4, r1
 800ace0:	b10a      	cbz	r2, 800ace6 <_printf_common+0x26>
 800ace2:	3301      	adds	r3, #1
 800ace4:	6033      	str	r3, [r6, #0]
 800ace6:	6823      	ldr	r3, [r4, #0]
 800ace8:	0699      	lsls	r1, r3, #26
 800acea:	bf42      	ittt	mi
 800acec:	6833      	ldrmi	r3, [r6, #0]
 800acee:	3302      	addmi	r3, #2
 800acf0:	6033      	strmi	r3, [r6, #0]
 800acf2:	6825      	ldr	r5, [r4, #0]
 800acf4:	f015 0506 	ands.w	r5, r5, #6
 800acf8:	d106      	bne.n	800ad08 <_printf_common+0x48>
 800acfa:	f104 0a19 	add.w	sl, r4, #25
 800acfe:	68e3      	ldr	r3, [r4, #12]
 800ad00:	6832      	ldr	r2, [r6, #0]
 800ad02:	1a9b      	subs	r3, r3, r2
 800ad04:	42ab      	cmp	r3, r5
 800ad06:	dc26      	bgt.n	800ad56 <_printf_common+0x96>
 800ad08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad0c:	6822      	ldr	r2, [r4, #0]
 800ad0e:	3b00      	subs	r3, #0
 800ad10:	bf18      	it	ne
 800ad12:	2301      	movne	r3, #1
 800ad14:	0692      	lsls	r2, r2, #26
 800ad16:	d42b      	bmi.n	800ad70 <_printf_common+0xb0>
 800ad18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad1c:	4641      	mov	r1, r8
 800ad1e:	4638      	mov	r0, r7
 800ad20:	47c8      	blx	r9
 800ad22:	3001      	adds	r0, #1
 800ad24:	d01e      	beq.n	800ad64 <_printf_common+0xa4>
 800ad26:	6823      	ldr	r3, [r4, #0]
 800ad28:	6922      	ldr	r2, [r4, #16]
 800ad2a:	f003 0306 	and.w	r3, r3, #6
 800ad2e:	2b04      	cmp	r3, #4
 800ad30:	bf02      	ittt	eq
 800ad32:	68e5      	ldreq	r5, [r4, #12]
 800ad34:	6833      	ldreq	r3, [r6, #0]
 800ad36:	1aed      	subeq	r5, r5, r3
 800ad38:	68a3      	ldr	r3, [r4, #8]
 800ad3a:	bf0c      	ite	eq
 800ad3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad40:	2500      	movne	r5, #0
 800ad42:	4293      	cmp	r3, r2
 800ad44:	bfc4      	itt	gt
 800ad46:	1a9b      	subgt	r3, r3, r2
 800ad48:	18ed      	addgt	r5, r5, r3
 800ad4a:	2600      	movs	r6, #0
 800ad4c:	341a      	adds	r4, #26
 800ad4e:	42b5      	cmp	r5, r6
 800ad50:	d11a      	bne.n	800ad88 <_printf_common+0xc8>
 800ad52:	2000      	movs	r0, #0
 800ad54:	e008      	b.n	800ad68 <_printf_common+0xa8>
 800ad56:	2301      	movs	r3, #1
 800ad58:	4652      	mov	r2, sl
 800ad5a:	4641      	mov	r1, r8
 800ad5c:	4638      	mov	r0, r7
 800ad5e:	47c8      	blx	r9
 800ad60:	3001      	adds	r0, #1
 800ad62:	d103      	bne.n	800ad6c <_printf_common+0xac>
 800ad64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad6c:	3501      	adds	r5, #1
 800ad6e:	e7c6      	b.n	800acfe <_printf_common+0x3e>
 800ad70:	18e1      	adds	r1, r4, r3
 800ad72:	1c5a      	adds	r2, r3, #1
 800ad74:	2030      	movs	r0, #48	@ 0x30
 800ad76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ad7a:	4422      	add	r2, r4
 800ad7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ad80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ad84:	3302      	adds	r3, #2
 800ad86:	e7c7      	b.n	800ad18 <_printf_common+0x58>
 800ad88:	2301      	movs	r3, #1
 800ad8a:	4622      	mov	r2, r4
 800ad8c:	4641      	mov	r1, r8
 800ad8e:	4638      	mov	r0, r7
 800ad90:	47c8      	blx	r9
 800ad92:	3001      	adds	r0, #1
 800ad94:	d0e6      	beq.n	800ad64 <_printf_common+0xa4>
 800ad96:	3601      	adds	r6, #1
 800ad98:	e7d9      	b.n	800ad4e <_printf_common+0x8e>
	...

0800ad9c <_printf_i>:
 800ad9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ada0:	7e0f      	ldrb	r7, [r1, #24]
 800ada2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ada4:	2f78      	cmp	r7, #120	@ 0x78
 800ada6:	4691      	mov	r9, r2
 800ada8:	4680      	mov	r8, r0
 800adaa:	460c      	mov	r4, r1
 800adac:	469a      	mov	sl, r3
 800adae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800adb2:	d807      	bhi.n	800adc4 <_printf_i+0x28>
 800adb4:	2f62      	cmp	r7, #98	@ 0x62
 800adb6:	d80a      	bhi.n	800adce <_printf_i+0x32>
 800adb8:	2f00      	cmp	r7, #0
 800adba:	f000 80d1 	beq.w	800af60 <_printf_i+0x1c4>
 800adbe:	2f58      	cmp	r7, #88	@ 0x58
 800adc0:	f000 80b8 	beq.w	800af34 <_printf_i+0x198>
 800adc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800adc8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800adcc:	e03a      	b.n	800ae44 <_printf_i+0xa8>
 800adce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800add2:	2b15      	cmp	r3, #21
 800add4:	d8f6      	bhi.n	800adc4 <_printf_i+0x28>
 800add6:	a101      	add	r1, pc, #4	@ (adr r1, 800addc <_printf_i+0x40>)
 800add8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800addc:	0800ae35 	.word	0x0800ae35
 800ade0:	0800ae49 	.word	0x0800ae49
 800ade4:	0800adc5 	.word	0x0800adc5
 800ade8:	0800adc5 	.word	0x0800adc5
 800adec:	0800adc5 	.word	0x0800adc5
 800adf0:	0800adc5 	.word	0x0800adc5
 800adf4:	0800ae49 	.word	0x0800ae49
 800adf8:	0800adc5 	.word	0x0800adc5
 800adfc:	0800adc5 	.word	0x0800adc5
 800ae00:	0800adc5 	.word	0x0800adc5
 800ae04:	0800adc5 	.word	0x0800adc5
 800ae08:	0800af47 	.word	0x0800af47
 800ae0c:	0800ae73 	.word	0x0800ae73
 800ae10:	0800af01 	.word	0x0800af01
 800ae14:	0800adc5 	.word	0x0800adc5
 800ae18:	0800adc5 	.word	0x0800adc5
 800ae1c:	0800af69 	.word	0x0800af69
 800ae20:	0800adc5 	.word	0x0800adc5
 800ae24:	0800ae73 	.word	0x0800ae73
 800ae28:	0800adc5 	.word	0x0800adc5
 800ae2c:	0800adc5 	.word	0x0800adc5
 800ae30:	0800af09 	.word	0x0800af09
 800ae34:	6833      	ldr	r3, [r6, #0]
 800ae36:	1d1a      	adds	r2, r3, #4
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	6032      	str	r2, [r6, #0]
 800ae3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae44:	2301      	movs	r3, #1
 800ae46:	e09c      	b.n	800af82 <_printf_i+0x1e6>
 800ae48:	6833      	ldr	r3, [r6, #0]
 800ae4a:	6820      	ldr	r0, [r4, #0]
 800ae4c:	1d19      	adds	r1, r3, #4
 800ae4e:	6031      	str	r1, [r6, #0]
 800ae50:	0606      	lsls	r6, r0, #24
 800ae52:	d501      	bpl.n	800ae58 <_printf_i+0xbc>
 800ae54:	681d      	ldr	r5, [r3, #0]
 800ae56:	e003      	b.n	800ae60 <_printf_i+0xc4>
 800ae58:	0645      	lsls	r5, r0, #25
 800ae5a:	d5fb      	bpl.n	800ae54 <_printf_i+0xb8>
 800ae5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ae60:	2d00      	cmp	r5, #0
 800ae62:	da03      	bge.n	800ae6c <_printf_i+0xd0>
 800ae64:	232d      	movs	r3, #45	@ 0x2d
 800ae66:	426d      	negs	r5, r5
 800ae68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae6c:	4858      	ldr	r0, [pc, #352]	@ (800afd0 <_printf_i+0x234>)
 800ae6e:	230a      	movs	r3, #10
 800ae70:	e011      	b.n	800ae96 <_printf_i+0xfa>
 800ae72:	6821      	ldr	r1, [r4, #0]
 800ae74:	6833      	ldr	r3, [r6, #0]
 800ae76:	0608      	lsls	r0, r1, #24
 800ae78:	f853 5b04 	ldr.w	r5, [r3], #4
 800ae7c:	d402      	bmi.n	800ae84 <_printf_i+0xe8>
 800ae7e:	0649      	lsls	r1, r1, #25
 800ae80:	bf48      	it	mi
 800ae82:	b2ad      	uxthmi	r5, r5
 800ae84:	2f6f      	cmp	r7, #111	@ 0x6f
 800ae86:	4852      	ldr	r0, [pc, #328]	@ (800afd0 <_printf_i+0x234>)
 800ae88:	6033      	str	r3, [r6, #0]
 800ae8a:	bf14      	ite	ne
 800ae8c:	230a      	movne	r3, #10
 800ae8e:	2308      	moveq	r3, #8
 800ae90:	2100      	movs	r1, #0
 800ae92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ae96:	6866      	ldr	r6, [r4, #4]
 800ae98:	60a6      	str	r6, [r4, #8]
 800ae9a:	2e00      	cmp	r6, #0
 800ae9c:	db05      	blt.n	800aeaa <_printf_i+0x10e>
 800ae9e:	6821      	ldr	r1, [r4, #0]
 800aea0:	432e      	orrs	r6, r5
 800aea2:	f021 0104 	bic.w	r1, r1, #4
 800aea6:	6021      	str	r1, [r4, #0]
 800aea8:	d04b      	beq.n	800af42 <_printf_i+0x1a6>
 800aeaa:	4616      	mov	r6, r2
 800aeac:	fbb5 f1f3 	udiv	r1, r5, r3
 800aeb0:	fb03 5711 	mls	r7, r3, r1, r5
 800aeb4:	5dc7      	ldrb	r7, [r0, r7]
 800aeb6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aeba:	462f      	mov	r7, r5
 800aebc:	42bb      	cmp	r3, r7
 800aebe:	460d      	mov	r5, r1
 800aec0:	d9f4      	bls.n	800aeac <_printf_i+0x110>
 800aec2:	2b08      	cmp	r3, #8
 800aec4:	d10b      	bne.n	800aede <_printf_i+0x142>
 800aec6:	6823      	ldr	r3, [r4, #0]
 800aec8:	07df      	lsls	r7, r3, #31
 800aeca:	d508      	bpl.n	800aede <_printf_i+0x142>
 800aecc:	6923      	ldr	r3, [r4, #16]
 800aece:	6861      	ldr	r1, [r4, #4]
 800aed0:	4299      	cmp	r1, r3
 800aed2:	bfde      	ittt	le
 800aed4:	2330      	movle	r3, #48	@ 0x30
 800aed6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aeda:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800aede:	1b92      	subs	r2, r2, r6
 800aee0:	6122      	str	r2, [r4, #16]
 800aee2:	f8cd a000 	str.w	sl, [sp]
 800aee6:	464b      	mov	r3, r9
 800aee8:	aa03      	add	r2, sp, #12
 800aeea:	4621      	mov	r1, r4
 800aeec:	4640      	mov	r0, r8
 800aeee:	f7ff fee7 	bl	800acc0 <_printf_common>
 800aef2:	3001      	adds	r0, #1
 800aef4:	d14a      	bne.n	800af8c <_printf_i+0x1f0>
 800aef6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aefa:	b004      	add	sp, #16
 800aefc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af00:	6823      	ldr	r3, [r4, #0]
 800af02:	f043 0320 	orr.w	r3, r3, #32
 800af06:	6023      	str	r3, [r4, #0]
 800af08:	4832      	ldr	r0, [pc, #200]	@ (800afd4 <_printf_i+0x238>)
 800af0a:	2778      	movs	r7, #120	@ 0x78
 800af0c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af10:	6823      	ldr	r3, [r4, #0]
 800af12:	6831      	ldr	r1, [r6, #0]
 800af14:	061f      	lsls	r7, r3, #24
 800af16:	f851 5b04 	ldr.w	r5, [r1], #4
 800af1a:	d402      	bmi.n	800af22 <_printf_i+0x186>
 800af1c:	065f      	lsls	r7, r3, #25
 800af1e:	bf48      	it	mi
 800af20:	b2ad      	uxthmi	r5, r5
 800af22:	6031      	str	r1, [r6, #0]
 800af24:	07d9      	lsls	r1, r3, #31
 800af26:	bf44      	itt	mi
 800af28:	f043 0320 	orrmi.w	r3, r3, #32
 800af2c:	6023      	strmi	r3, [r4, #0]
 800af2e:	b11d      	cbz	r5, 800af38 <_printf_i+0x19c>
 800af30:	2310      	movs	r3, #16
 800af32:	e7ad      	b.n	800ae90 <_printf_i+0xf4>
 800af34:	4826      	ldr	r0, [pc, #152]	@ (800afd0 <_printf_i+0x234>)
 800af36:	e7e9      	b.n	800af0c <_printf_i+0x170>
 800af38:	6823      	ldr	r3, [r4, #0]
 800af3a:	f023 0320 	bic.w	r3, r3, #32
 800af3e:	6023      	str	r3, [r4, #0]
 800af40:	e7f6      	b.n	800af30 <_printf_i+0x194>
 800af42:	4616      	mov	r6, r2
 800af44:	e7bd      	b.n	800aec2 <_printf_i+0x126>
 800af46:	6833      	ldr	r3, [r6, #0]
 800af48:	6825      	ldr	r5, [r4, #0]
 800af4a:	6961      	ldr	r1, [r4, #20]
 800af4c:	1d18      	adds	r0, r3, #4
 800af4e:	6030      	str	r0, [r6, #0]
 800af50:	062e      	lsls	r6, r5, #24
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	d501      	bpl.n	800af5a <_printf_i+0x1be>
 800af56:	6019      	str	r1, [r3, #0]
 800af58:	e002      	b.n	800af60 <_printf_i+0x1c4>
 800af5a:	0668      	lsls	r0, r5, #25
 800af5c:	d5fb      	bpl.n	800af56 <_printf_i+0x1ba>
 800af5e:	8019      	strh	r1, [r3, #0]
 800af60:	2300      	movs	r3, #0
 800af62:	6123      	str	r3, [r4, #16]
 800af64:	4616      	mov	r6, r2
 800af66:	e7bc      	b.n	800aee2 <_printf_i+0x146>
 800af68:	6833      	ldr	r3, [r6, #0]
 800af6a:	1d1a      	adds	r2, r3, #4
 800af6c:	6032      	str	r2, [r6, #0]
 800af6e:	681e      	ldr	r6, [r3, #0]
 800af70:	6862      	ldr	r2, [r4, #4]
 800af72:	2100      	movs	r1, #0
 800af74:	4630      	mov	r0, r6
 800af76:	f7f5 f943 	bl	8000200 <memchr>
 800af7a:	b108      	cbz	r0, 800af80 <_printf_i+0x1e4>
 800af7c:	1b80      	subs	r0, r0, r6
 800af7e:	6060      	str	r0, [r4, #4]
 800af80:	6863      	ldr	r3, [r4, #4]
 800af82:	6123      	str	r3, [r4, #16]
 800af84:	2300      	movs	r3, #0
 800af86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af8a:	e7aa      	b.n	800aee2 <_printf_i+0x146>
 800af8c:	6923      	ldr	r3, [r4, #16]
 800af8e:	4632      	mov	r2, r6
 800af90:	4649      	mov	r1, r9
 800af92:	4640      	mov	r0, r8
 800af94:	47d0      	blx	sl
 800af96:	3001      	adds	r0, #1
 800af98:	d0ad      	beq.n	800aef6 <_printf_i+0x15a>
 800af9a:	6823      	ldr	r3, [r4, #0]
 800af9c:	079b      	lsls	r3, r3, #30
 800af9e:	d413      	bmi.n	800afc8 <_printf_i+0x22c>
 800afa0:	68e0      	ldr	r0, [r4, #12]
 800afa2:	9b03      	ldr	r3, [sp, #12]
 800afa4:	4298      	cmp	r0, r3
 800afa6:	bfb8      	it	lt
 800afa8:	4618      	movlt	r0, r3
 800afaa:	e7a6      	b.n	800aefa <_printf_i+0x15e>
 800afac:	2301      	movs	r3, #1
 800afae:	4632      	mov	r2, r6
 800afb0:	4649      	mov	r1, r9
 800afb2:	4640      	mov	r0, r8
 800afb4:	47d0      	blx	sl
 800afb6:	3001      	adds	r0, #1
 800afb8:	d09d      	beq.n	800aef6 <_printf_i+0x15a>
 800afba:	3501      	adds	r5, #1
 800afbc:	68e3      	ldr	r3, [r4, #12]
 800afbe:	9903      	ldr	r1, [sp, #12]
 800afc0:	1a5b      	subs	r3, r3, r1
 800afc2:	42ab      	cmp	r3, r5
 800afc4:	dcf2      	bgt.n	800afac <_printf_i+0x210>
 800afc6:	e7eb      	b.n	800afa0 <_printf_i+0x204>
 800afc8:	2500      	movs	r5, #0
 800afca:	f104 0619 	add.w	r6, r4, #25
 800afce:	e7f5      	b.n	800afbc <_printf_i+0x220>
 800afd0:	0800e274 	.word	0x0800e274
 800afd4:	0800e285 	.word	0x0800e285

0800afd8 <sniprintf>:
 800afd8:	b40c      	push	{r2, r3}
 800afda:	b530      	push	{r4, r5, lr}
 800afdc:	4b18      	ldr	r3, [pc, #96]	@ (800b040 <sniprintf+0x68>)
 800afde:	1e0c      	subs	r4, r1, #0
 800afe0:	681d      	ldr	r5, [r3, #0]
 800afe2:	b09d      	sub	sp, #116	@ 0x74
 800afe4:	da08      	bge.n	800aff8 <sniprintf+0x20>
 800afe6:	238b      	movs	r3, #139	@ 0x8b
 800afe8:	602b      	str	r3, [r5, #0]
 800afea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800afee:	b01d      	add	sp, #116	@ 0x74
 800aff0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aff4:	b002      	add	sp, #8
 800aff6:	4770      	bx	lr
 800aff8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800affc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b000:	f04f 0300 	mov.w	r3, #0
 800b004:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b006:	bf14      	ite	ne
 800b008:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b00c:	4623      	moveq	r3, r4
 800b00e:	9304      	str	r3, [sp, #16]
 800b010:	9307      	str	r3, [sp, #28]
 800b012:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b016:	9002      	str	r0, [sp, #8]
 800b018:	9006      	str	r0, [sp, #24]
 800b01a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b01e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b020:	ab21      	add	r3, sp, #132	@ 0x84
 800b022:	a902      	add	r1, sp, #8
 800b024:	4628      	mov	r0, r5
 800b026:	9301      	str	r3, [sp, #4]
 800b028:	f001 f96c 	bl	800c304 <_svfiprintf_r>
 800b02c:	1c43      	adds	r3, r0, #1
 800b02e:	bfbc      	itt	lt
 800b030:	238b      	movlt	r3, #139	@ 0x8b
 800b032:	602b      	strlt	r3, [r5, #0]
 800b034:	2c00      	cmp	r4, #0
 800b036:	d0da      	beq.n	800afee <sniprintf+0x16>
 800b038:	9b02      	ldr	r3, [sp, #8]
 800b03a:	2200      	movs	r2, #0
 800b03c:	701a      	strb	r2, [r3, #0]
 800b03e:	e7d6      	b.n	800afee <sniprintf+0x16>
 800b040:	20040070 	.word	0x20040070

0800b044 <siscanf>:
 800b044:	b40e      	push	{r1, r2, r3}
 800b046:	b570      	push	{r4, r5, r6, lr}
 800b048:	b09d      	sub	sp, #116	@ 0x74
 800b04a:	ac21      	add	r4, sp, #132	@ 0x84
 800b04c:	2500      	movs	r5, #0
 800b04e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800b052:	f854 6b04 	ldr.w	r6, [r4], #4
 800b056:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b05a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800b05c:	9002      	str	r0, [sp, #8]
 800b05e:	9006      	str	r0, [sp, #24]
 800b060:	f7f5 f91e 	bl	80002a0 <strlen>
 800b064:	4b0b      	ldr	r3, [pc, #44]	@ (800b094 <siscanf+0x50>)
 800b066:	9003      	str	r0, [sp, #12]
 800b068:	9007      	str	r0, [sp, #28]
 800b06a:	480b      	ldr	r0, [pc, #44]	@ (800b098 <siscanf+0x54>)
 800b06c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b06e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b072:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b076:	4632      	mov	r2, r6
 800b078:	4623      	mov	r3, r4
 800b07a:	a902      	add	r1, sp, #8
 800b07c:	6800      	ldr	r0, [r0, #0]
 800b07e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b080:	9514      	str	r5, [sp, #80]	@ 0x50
 800b082:	9401      	str	r4, [sp, #4]
 800b084:	f001 fa94 	bl	800c5b0 <__ssvfiscanf_r>
 800b088:	b01d      	add	sp, #116	@ 0x74
 800b08a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b08e:	b003      	add	sp, #12
 800b090:	4770      	bx	lr
 800b092:	bf00      	nop
 800b094:	0800b0bf 	.word	0x0800b0bf
 800b098:	20040070 	.word	0x20040070

0800b09c <__sread>:
 800b09c:	b510      	push	{r4, lr}
 800b09e:	460c      	mov	r4, r1
 800b0a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0a4:	f000 f9c8 	bl	800b438 <_read_r>
 800b0a8:	2800      	cmp	r0, #0
 800b0aa:	bfab      	itete	ge
 800b0ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b0ae:	89a3      	ldrhlt	r3, [r4, #12]
 800b0b0:	181b      	addge	r3, r3, r0
 800b0b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b0b6:	bfac      	ite	ge
 800b0b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b0ba:	81a3      	strhlt	r3, [r4, #12]
 800b0bc:	bd10      	pop	{r4, pc}

0800b0be <__seofread>:
 800b0be:	2000      	movs	r0, #0
 800b0c0:	4770      	bx	lr

0800b0c2 <__swrite>:
 800b0c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0c6:	461f      	mov	r7, r3
 800b0c8:	898b      	ldrh	r3, [r1, #12]
 800b0ca:	05db      	lsls	r3, r3, #23
 800b0cc:	4605      	mov	r5, r0
 800b0ce:	460c      	mov	r4, r1
 800b0d0:	4616      	mov	r6, r2
 800b0d2:	d505      	bpl.n	800b0e0 <__swrite+0x1e>
 800b0d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0d8:	2302      	movs	r3, #2
 800b0da:	2200      	movs	r2, #0
 800b0dc:	f000 f99a 	bl	800b414 <_lseek_r>
 800b0e0:	89a3      	ldrh	r3, [r4, #12]
 800b0e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0ea:	81a3      	strh	r3, [r4, #12]
 800b0ec:	4632      	mov	r2, r6
 800b0ee:	463b      	mov	r3, r7
 800b0f0:	4628      	mov	r0, r5
 800b0f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0f6:	f000 b9b1 	b.w	800b45c <_write_r>

0800b0fa <__sseek>:
 800b0fa:	b510      	push	{r4, lr}
 800b0fc:	460c      	mov	r4, r1
 800b0fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b102:	f000 f987 	bl	800b414 <_lseek_r>
 800b106:	1c43      	adds	r3, r0, #1
 800b108:	89a3      	ldrh	r3, [r4, #12]
 800b10a:	bf15      	itete	ne
 800b10c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b10e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b112:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b116:	81a3      	strheq	r3, [r4, #12]
 800b118:	bf18      	it	ne
 800b11a:	81a3      	strhne	r3, [r4, #12]
 800b11c:	bd10      	pop	{r4, pc}

0800b11e <__sclose>:
 800b11e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b122:	f000 b9df 	b.w	800b4e4 <_close_r>
	...

0800b128 <std>:
 800b128:	2300      	movs	r3, #0
 800b12a:	b510      	push	{r4, lr}
 800b12c:	4604      	mov	r4, r0
 800b12e:	e9c0 3300 	strd	r3, r3, [r0]
 800b132:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b136:	6083      	str	r3, [r0, #8]
 800b138:	8181      	strh	r1, [r0, #12]
 800b13a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b13c:	81c2      	strh	r2, [r0, #14]
 800b13e:	6183      	str	r3, [r0, #24]
 800b140:	4619      	mov	r1, r3
 800b142:	2208      	movs	r2, #8
 800b144:	305c      	adds	r0, #92	@ 0x5c
 800b146:	f000 f95d 	bl	800b404 <memset>
 800b14a:	4b0d      	ldr	r3, [pc, #52]	@ (800b180 <std+0x58>)
 800b14c:	6263      	str	r3, [r4, #36]	@ 0x24
 800b14e:	4b0d      	ldr	r3, [pc, #52]	@ (800b184 <std+0x5c>)
 800b150:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b152:	4b0d      	ldr	r3, [pc, #52]	@ (800b188 <std+0x60>)
 800b154:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b156:	4b0d      	ldr	r3, [pc, #52]	@ (800b18c <std+0x64>)
 800b158:	6323      	str	r3, [r4, #48]	@ 0x30
 800b15a:	4b0d      	ldr	r3, [pc, #52]	@ (800b190 <std+0x68>)
 800b15c:	6224      	str	r4, [r4, #32]
 800b15e:	429c      	cmp	r4, r3
 800b160:	d006      	beq.n	800b170 <std+0x48>
 800b162:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b166:	4294      	cmp	r4, r2
 800b168:	d002      	beq.n	800b170 <std+0x48>
 800b16a:	33d0      	adds	r3, #208	@ 0xd0
 800b16c:	429c      	cmp	r4, r3
 800b16e:	d105      	bne.n	800b17c <std+0x54>
 800b170:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b178:	f000 b9ac 	b.w	800b4d4 <__retarget_lock_init_recursive>
 800b17c:	bd10      	pop	{r4, pc}
 800b17e:	bf00      	nop
 800b180:	0800b09d 	.word	0x0800b09d
 800b184:	0800b0c3 	.word	0x0800b0c3
 800b188:	0800b0fb 	.word	0x0800b0fb
 800b18c:	0800b11f 	.word	0x0800b11f
 800b190:	200408ec 	.word	0x200408ec

0800b194 <stdio_exit_handler>:
 800b194:	4a02      	ldr	r2, [pc, #8]	@ (800b1a0 <stdio_exit_handler+0xc>)
 800b196:	4903      	ldr	r1, [pc, #12]	@ (800b1a4 <stdio_exit_handler+0x10>)
 800b198:	4803      	ldr	r0, [pc, #12]	@ (800b1a8 <stdio_exit_handler+0x14>)
 800b19a:	f000 b8a5 	b.w	800b2e8 <_fwalk_sglue>
 800b19e:	bf00      	nop
 800b1a0:	20040064 	.word	0x20040064
 800b1a4:	0800d08d 	.word	0x0800d08d
 800b1a8:	20040074 	.word	0x20040074

0800b1ac <cleanup_stdio>:
 800b1ac:	6841      	ldr	r1, [r0, #4]
 800b1ae:	4b0c      	ldr	r3, [pc, #48]	@ (800b1e0 <cleanup_stdio+0x34>)
 800b1b0:	4299      	cmp	r1, r3
 800b1b2:	b510      	push	{r4, lr}
 800b1b4:	4604      	mov	r4, r0
 800b1b6:	d001      	beq.n	800b1bc <cleanup_stdio+0x10>
 800b1b8:	f001 ff68 	bl	800d08c <_fflush_r>
 800b1bc:	68a1      	ldr	r1, [r4, #8]
 800b1be:	4b09      	ldr	r3, [pc, #36]	@ (800b1e4 <cleanup_stdio+0x38>)
 800b1c0:	4299      	cmp	r1, r3
 800b1c2:	d002      	beq.n	800b1ca <cleanup_stdio+0x1e>
 800b1c4:	4620      	mov	r0, r4
 800b1c6:	f001 ff61 	bl	800d08c <_fflush_r>
 800b1ca:	68e1      	ldr	r1, [r4, #12]
 800b1cc:	4b06      	ldr	r3, [pc, #24]	@ (800b1e8 <cleanup_stdio+0x3c>)
 800b1ce:	4299      	cmp	r1, r3
 800b1d0:	d004      	beq.n	800b1dc <cleanup_stdio+0x30>
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1d8:	f001 bf58 	b.w	800d08c <_fflush_r>
 800b1dc:	bd10      	pop	{r4, pc}
 800b1de:	bf00      	nop
 800b1e0:	200408ec 	.word	0x200408ec
 800b1e4:	20040954 	.word	0x20040954
 800b1e8:	200409bc 	.word	0x200409bc

0800b1ec <global_stdio_init.part.0>:
 800b1ec:	b510      	push	{r4, lr}
 800b1ee:	4b0b      	ldr	r3, [pc, #44]	@ (800b21c <global_stdio_init.part.0+0x30>)
 800b1f0:	4c0b      	ldr	r4, [pc, #44]	@ (800b220 <global_stdio_init.part.0+0x34>)
 800b1f2:	4a0c      	ldr	r2, [pc, #48]	@ (800b224 <global_stdio_init.part.0+0x38>)
 800b1f4:	601a      	str	r2, [r3, #0]
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	2104      	movs	r1, #4
 800b1fc:	f7ff ff94 	bl	800b128 <std>
 800b200:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b204:	2201      	movs	r2, #1
 800b206:	2109      	movs	r1, #9
 800b208:	f7ff ff8e 	bl	800b128 <std>
 800b20c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b210:	2202      	movs	r2, #2
 800b212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b216:	2112      	movs	r1, #18
 800b218:	f7ff bf86 	b.w	800b128 <std>
 800b21c:	20040a24 	.word	0x20040a24
 800b220:	200408ec 	.word	0x200408ec
 800b224:	0800b195 	.word	0x0800b195

0800b228 <__sfp_lock_acquire>:
 800b228:	4801      	ldr	r0, [pc, #4]	@ (800b230 <__sfp_lock_acquire+0x8>)
 800b22a:	f000 b954 	b.w	800b4d6 <__retarget_lock_acquire_recursive>
 800b22e:	bf00      	nop
 800b230:	20040a29 	.word	0x20040a29

0800b234 <__sfp_lock_release>:
 800b234:	4801      	ldr	r0, [pc, #4]	@ (800b23c <__sfp_lock_release+0x8>)
 800b236:	f000 b94f 	b.w	800b4d8 <__retarget_lock_release_recursive>
 800b23a:	bf00      	nop
 800b23c:	20040a29 	.word	0x20040a29

0800b240 <__sinit>:
 800b240:	b510      	push	{r4, lr}
 800b242:	4604      	mov	r4, r0
 800b244:	f7ff fff0 	bl	800b228 <__sfp_lock_acquire>
 800b248:	6a23      	ldr	r3, [r4, #32]
 800b24a:	b11b      	cbz	r3, 800b254 <__sinit+0x14>
 800b24c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b250:	f7ff bff0 	b.w	800b234 <__sfp_lock_release>
 800b254:	4b04      	ldr	r3, [pc, #16]	@ (800b268 <__sinit+0x28>)
 800b256:	6223      	str	r3, [r4, #32]
 800b258:	4b04      	ldr	r3, [pc, #16]	@ (800b26c <__sinit+0x2c>)
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d1f5      	bne.n	800b24c <__sinit+0xc>
 800b260:	f7ff ffc4 	bl	800b1ec <global_stdio_init.part.0>
 800b264:	e7f2      	b.n	800b24c <__sinit+0xc>
 800b266:	bf00      	nop
 800b268:	0800b1ad 	.word	0x0800b1ad
 800b26c:	20040a24 	.word	0x20040a24

0800b270 <_vsniprintf_r>:
 800b270:	b530      	push	{r4, r5, lr}
 800b272:	4614      	mov	r4, r2
 800b274:	2c00      	cmp	r4, #0
 800b276:	b09b      	sub	sp, #108	@ 0x6c
 800b278:	4605      	mov	r5, r0
 800b27a:	461a      	mov	r2, r3
 800b27c:	da05      	bge.n	800b28a <_vsniprintf_r+0x1a>
 800b27e:	238b      	movs	r3, #139	@ 0x8b
 800b280:	6003      	str	r3, [r0, #0]
 800b282:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b286:	b01b      	add	sp, #108	@ 0x6c
 800b288:	bd30      	pop	{r4, r5, pc}
 800b28a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b28e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b292:	f04f 0300 	mov.w	r3, #0
 800b296:	9319      	str	r3, [sp, #100]	@ 0x64
 800b298:	bf14      	ite	ne
 800b29a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b29e:	4623      	moveq	r3, r4
 800b2a0:	9302      	str	r3, [sp, #8]
 800b2a2:	9305      	str	r3, [sp, #20]
 800b2a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b2a8:	9100      	str	r1, [sp, #0]
 800b2aa:	9104      	str	r1, [sp, #16]
 800b2ac:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b2b0:	4669      	mov	r1, sp
 800b2b2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b2b4:	f001 f826 	bl	800c304 <_svfiprintf_r>
 800b2b8:	1c43      	adds	r3, r0, #1
 800b2ba:	bfbc      	itt	lt
 800b2bc:	238b      	movlt	r3, #139	@ 0x8b
 800b2be:	602b      	strlt	r3, [r5, #0]
 800b2c0:	2c00      	cmp	r4, #0
 800b2c2:	d0e0      	beq.n	800b286 <_vsniprintf_r+0x16>
 800b2c4:	9b00      	ldr	r3, [sp, #0]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	701a      	strb	r2, [r3, #0]
 800b2ca:	e7dc      	b.n	800b286 <_vsniprintf_r+0x16>

0800b2cc <vsniprintf>:
 800b2cc:	b507      	push	{r0, r1, r2, lr}
 800b2ce:	9300      	str	r3, [sp, #0]
 800b2d0:	4613      	mov	r3, r2
 800b2d2:	460a      	mov	r2, r1
 800b2d4:	4601      	mov	r1, r0
 800b2d6:	4803      	ldr	r0, [pc, #12]	@ (800b2e4 <vsniprintf+0x18>)
 800b2d8:	6800      	ldr	r0, [r0, #0]
 800b2da:	f7ff ffc9 	bl	800b270 <_vsniprintf_r>
 800b2de:	b003      	add	sp, #12
 800b2e0:	f85d fb04 	ldr.w	pc, [sp], #4
 800b2e4:	20040070 	.word	0x20040070

0800b2e8 <_fwalk_sglue>:
 800b2e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2ec:	4607      	mov	r7, r0
 800b2ee:	4688      	mov	r8, r1
 800b2f0:	4614      	mov	r4, r2
 800b2f2:	2600      	movs	r6, #0
 800b2f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b2f8:	f1b9 0901 	subs.w	r9, r9, #1
 800b2fc:	d505      	bpl.n	800b30a <_fwalk_sglue+0x22>
 800b2fe:	6824      	ldr	r4, [r4, #0]
 800b300:	2c00      	cmp	r4, #0
 800b302:	d1f7      	bne.n	800b2f4 <_fwalk_sglue+0xc>
 800b304:	4630      	mov	r0, r6
 800b306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b30a:	89ab      	ldrh	r3, [r5, #12]
 800b30c:	2b01      	cmp	r3, #1
 800b30e:	d907      	bls.n	800b320 <_fwalk_sglue+0x38>
 800b310:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b314:	3301      	adds	r3, #1
 800b316:	d003      	beq.n	800b320 <_fwalk_sglue+0x38>
 800b318:	4629      	mov	r1, r5
 800b31a:	4638      	mov	r0, r7
 800b31c:	47c0      	blx	r8
 800b31e:	4306      	orrs	r6, r0
 800b320:	3568      	adds	r5, #104	@ 0x68
 800b322:	e7e9      	b.n	800b2f8 <_fwalk_sglue+0x10>

0800b324 <iprintf>:
 800b324:	b40f      	push	{r0, r1, r2, r3}
 800b326:	b507      	push	{r0, r1, r2, lr}
 800b328:	4906      	ldr	r1, [pc, #24]	@ (800b344 <iprintf+0x20>)
 800b32a:	ab04      	add	r3, sp, #16
 800b32c:	6808      	ldr	r0, [r1, #0]
 800b32e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b332:	6881      	ldr	r1, [r0, #8]
 800b334:	9301      	str	r3, [sp, #4]
 800b336:	f001 fadb 	bl	800c8f0 <_vfiprintf_r>
 800b33a:	b003      	add	sp, #12
 800b33c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b340:	b004      	add	sp, #16
 800b342:	4770      	bx	lr
 800b344:	20040070 	.word	0x20040070

0800b348 <_puts_r>:
 800b348:	6a03      	ldr	r3, [r0, #32]
 800b34a:	b570      	push	{r4, r5, r6, lr}
 800b34c:	6884      	ldr	r4, [r0, #8]
 800b34e:	4605      	mov	r5, r0
 800b350:	460e      	mov	r6, r1
 800b352:	b90b      	cbnz	r3, 800b358 <_puts_r+0x10>
 800b354:	f7ff ff74 	bl	800b240 <__sinit>
 800b358:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b35a:	07db      	lsls	r3, r3, #31
 800b35c:	d405      	bmi.n	800b36a <_puts_r+0x22>
 800b35e:	89a3      	ldrh	r3, [r4, #12]
 800b360:	0598      	lsls	r0, r3, #22
 800b362:	d402      	bmi.n	800b36a <_puts_r+0x22>
 800b364:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b366:	f000 f8b6 	bl	800b4d6 <__retarget_lock_acquire_recursive>
 800b36a:	89a3      	ldrh	r3, [r4, #12]
 800b36c:	0719      	lsls	r1, r3, #28
 800b36e:	d502      	bpl.n	800b376 <_puts_r+0x2e>
 800b370:	6923      	ldr	r3, [r4, #16]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d135      	bne.n	800b3e2 <_puts_r+0x9a>
 800b376:	4621      	mov	r1, r4
 800b378:	4628      	mov	r0, r5
 800b37a:	f002 fbc7 	bl	800db0c <__swsetup_r>
 800b37e:	b380      	cbz	r0, 800b3e2 <_puts_r+0x9a>
 800b380:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b384:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b386:	07da      	lsls	r2, r3, #31
 800b388:	d405      	bmi.n	800b396 <_puts_r+0x4e>
 800b38a:	89a3      	ldrh	r3, [r4, #12]
 800b38c:	059b      	lsls	r3, r3, #22
 800b38e:	d402      	bmi.n	800b396 <_puts_r+0x4e>
 800b390:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b392:	f000 f8a1 	bl	800b4d8 <__retarget_lock_release_recursive>
 800b396:	4628      	mov	r0, r5
 800b398:	bd70      	pop	{r4, r5, r6, pc}
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	da04      	bge.n	800b3a8 <_puts_r+0x60>
 800b39e:	69a2      	ldr	r2, [r4, #24]
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	dc17      	bgt.n	800b3d4 <_puts_r+0x8c>
 800b3a4:	290a      	cmp	r1, #10
 800b3a6:	d015      	beq.n	800b3d4 <_puts_r+0x8c>
 800b3a8:	6823      	ldr	r3, [r4, #0]
 800b3aa:	1c5a      	adds	r2, r3, #1
 800b3ac:	6022      	str	r2, [r4, #0]
 800b3ae:	7019      	strb	r1, [r3, #0]
 800b3b0:	68a3      	ldr	r3, [r4, #8]
 800b3b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b3b6:	3b01      	subs	r3, #1
 800b3b8:	60a3      	str	r3, [r4, #8]
 800b3ba:	2900      	cmp	r1, #0
 800b3bc:	d1ed      	bne.n	800b39a <_puts_r+0x52>
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	da11      	bge.n	800b3e6 <_puts_r+0x9e>
 800b3c2:	4622      	mov	r2, r4
 800b3c4:	210a      	movs	r1, #10
 800b3c6:	4628      	mov	r0, r5
 800b3c8:	f002 fa76 	bl	800d8b8 <__swbuf_r>
 800b3cc:	3001      	adds	r0, #1
 800b3ce:	d0d7      	beq.n	800b380 <_puts_r+0x38>
 800b3d0:	250a      	movs	r5, #10
 800b3d2:	e7d7      	b.n	800b384 <_puts_r+0x3c>
 800b3d4:	4622      	mov	r2, r4
 800b3d6:	4628      	mov	r0, r5
 800b3d8:	f002 fa6e 	bl	800d8b8 <__swbuf_r>
 800b3dc:	3001      	adds	r0, #1
 800b3de:	d1e7      	bne.n	800b3b0 <_puts_r+0x68>
 800b3e0:	e7ce      	b.n	800b380 <_puts_r+0x38>
 800b3e2:	3e01      	subs	r6, #1
 800b3e4:	e7e4      	b.n	800b3b0 <_puts_r+0x68>
 800b3e6:	6823      	ldr	r3, [r4, #0]
 800b3e8:	1c5a      	adds	r2, r3, #1
 800b3ea:	6022      	str	r2, [r4, #0]
 800b3ec:	220a      	movs	r2, #10
 800b3ee:	701a      	strb	r2, [r3, #0]
 800b3f0:	e7ee      	b.n	800b3d0 <_puts_r+0x88>
	...

0800b3f4 <puts>:
 800b3f4:	4b02      	ldr	r3, [pc, #8]	@ (800b400 <puts+0xc>)
 800b3f6:	4601      	mov	r1, r0
 800b3f8:	6818      	ldr	r0, [r3, #0]
 800b3fa:	f7ff bfa5 	b.w	800b348 <_puts_r>
 800b3fe:	bf00      	nop
 800b400:	20040070 	.word	0x20040070

0800b404 <memset>:
 800b404:	4402      	add	r2, r0
 800b406:	4603      	mov	r3, r0
 800b408:	4293      	cmp	r3, r2
 800b40a:	d100      	bne.n	800b40e <memset+0xa>
 800b40c:	4770      	bx	lr
 800b40e:	f803 1b01 	strb.w	r1, [r3], #1
 800b412:	e7f9      	b.n	800b408 <memset+0x4>

0800b414 <_lseek_r>:
 800b414:	b538      	push	{r3, r4, r5, lr}
 800b416:	4d07      	ldr	r5, [pc, #28]	@ (800b434 <_lseek_r+0x20>)
 800b418:	4604      	mov	r4, r0
 800b41a:	4608      	mov	r0, r1
 800b41c:	4611      	mov	r1, r2
 800b41e:	2200      	movs	r2, #0
 800b420:	602a      	str	r2, [r5, #0]
 800b422:	461a      	mov	r2, r3
 800b424:	f7f8 fb89 	bl	8003b3a <_lseek>
 800b428:	1c43      	adds	r3, r0, #1
 800b42a:	d102      	bne.n	800b432 <_lseek_r+0x1e>
 800b42c:	682b      	ldr	r3, [r5, #0]
 800b42e:	b103      	cbz	r3, 800b432 <_lseek_r+0x1e>
 800b430:	6023      	str	r3, [r4, #0]
 800b432:	bd38      	pop	{r3, r4, r5, pc}
 800b434:	20040a2c 	.word	0x20040a2c

0800b438 <_read_r>:
 800b438:	b538      	push	{r3, r4, r5, lr}
 800b43a:	4d07      	ldr	r5, [pc, #28]	@ (800b458 <_read_r+0x20>)
 800b43c:	4604      	mov	r4, r0
 800b43e:	4608      	mov	r0, r1
 800b440:	4611      	mov	r1, r2
 800b442:	2200      	movs	r2, #0
 800b444:	602a      	str	r2, [r5, #0]
 800b446:	461a      	mov	r2, r3
 800b448:	f7f8 fb33 	bl	8003ab2 <_read>
 800b44c:	1c43      	adds	r3, r0, #1
 800b44e:	d102      	bne.n	800b456 <_read_r+0x1e>
 800b450:	682b      	ldr	r3, [r5, #0]
 800b452:	b103      	cbz	r3, 800b456 <_read_r+0x1e>
 800b454:	6023      	str	r3, [r4, #0]
 800b456:	bd38      	pop	{r3, r4, r5, pc}
 800b458:	20040a2c 	.word	0x20040a2c

0800b45c <_write_r>:
 800b45c:	b538      	push	{r3, r4, r5, lr}
 800b45e:	4d07      	ldr	r5, [pc, #28]	@ (800b47c <_write_r+0x20>)
 800b460:	4604      	mov	r4, r0
 800b462:	4608      	mov	r0, r1
 800b464:	4611      	mov	r1, r2
 800b466:	2200      	movs	r2, #0
 800b468:	602a      	str	r2, [r5, #0]
 800b46a:	461a      	mov	r2, r3
 800b46c:	f7f5 fdb4 	bl	8000fd8 <_write>
 800b470:	1c43      	adds	r3, r0, #1
 800b472:	d102      	bne.n	800b47a <_write_r+0x1e>
 800b474:	682b      	ldr	r3, [r5, #0]
 800b476:	b103      	cbz	r3, 800b47a <_write_r+0x1e>
 800b478:	6023      	str	r3, [r4, #0]
 800b47a:	bd38      	pop	{r3, r4, r5, pc}
 800b47c:	20040a2c 	.word	0x20040a2c

0800b480 <__errno>:
 800b480:	4b01      	ldr	r3, [pc, #4]	@ (800b488 <__errno+0x8>)
 800b482:	6818      	ldr	r0, [r3, #0]
 800b484:	4770      	bx	lr
 800b486:	bf00      	nop
 800b488:	20040070 	.word	0x20040070

0800b48c <__libc_init_array>:
 800b48c:	b570      	push	{r4, r5, r6, lr}
 800b48e:	4d0d      	ldr	r5, [pc, #52]	@ (800b4c4 <__libc_init_array+0x38>)
 800b490:	4c0d      	ldr	r4, [pc, #52]	@ (800b4c8 <__libc_init_array+0x3c>)
 800b492:	1b64      	subs	r4, r4, r5
 800b494:	10a4      	asrs	r4, r4, #2
 800b496:	2600      	movs	r6, #0
 800b498:	42a6      	cmp	r6, r4
 800b49a:	d109      	bne.n	800b4b0 <__libc_init_array+0x24>
 800b49c:	4d0b      	ldr	r5, [pc, #44]	@ (800b4cc <__libc_init_array+0x40>)
 800b49e:	4c0c      	ldr	r4, [pc, #48]	@ (800b4d0 <__libc_init_array+0x44>)
 800b4a0:	f002 fcfc 	bl	800de9c <_init>
 800b4a4:	1b64      	subs	r4, r4, r5
 800b4a6:	10a4      	asrs	r4, r4, #2
 800b4a8:	2600      	movs	r6, #0
 800b4aa:	42a6      	cmp	r6, r4
 800b4ac:	d105      	bne.n	800b4ba <__libc_init_array+0x2e>
 800b4ae:	bd70      	pop	{r4, r5, r6, pc}
 800b4b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b4b4:	4798      	blx	r3
 800b4b6:	3601      	adds	r6, #1
 800b4b8:	e7ee      	b.n	800b498 <__libc_init_array+0xc>
 800b4ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800b4be:	4798      	blx	r3
 800b4c0:	3601      	adds	r6, #1
 800b4c2:	e7f2      	b.n	800b4aa <__libc_init_array+0x1e>
 800b4c4:	0800e5fc 	.word	0x0800e5fc
 800b4c8:	0800e5fc 	.word	0x0800e5fc
 800b4cc:	0800e5fc 	.word	0x0800e5fc
 800b4d0:	0800e600 	.word	0x0800e600

0800b4d4 <__retarget_lock_init_recursive>:
 800b4d4:	4770      	bx	lr

0800b4d6 <__retarget_lock_acquire_recursive>:
 800b4d6:	4770      	bx	lr

0800b4d8 <__retarget_lock_release_recursive>:
 800b4d8:	4770      	bx	lr
	...

0800b4dc <_localeconv_r>:
 800b4dc:	4800      	ldr	r0, [pc, #0]	@ (800b4e0 <_localeconv_r+0x4>)
 800b4de:	4770      	bx	lr
 800b4e0:	200401b0 	.word	0x200401b0

0800b4e4 <_close_r>:
 800b4e4:	b538      	push	{r3, r4, r5, lr}
 800b4e6:	4d06      	ldr	r5, [pc, #24]	@ (800b500 <_close_r+0x1c>)
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	4604      	mov	r4, r0
 800b4ec:	4608      	mov	r0, r1
 800b4ee:	602b      	str	r3, [r5, #0]
 800b4f0:	f7f8 fafc 	bl	8003aec <_close>
 800b4f4:	1c43      	adds	r3, r0, #1
 800b4f6:	d102      	bne.n	800b4fe <_close_r+0x1a>
 800b4f8:	682b      	ldr	r3, [r5, #0]
 800b4fa:	b103      	cbz	r3, 800b4fe <_close_r+0x1a>
 800b4fc:	6023      	str	r3, [r4, #0]
 800b4fe:	bd38      	pop	{r3, r4, r5, pc}
 800b500:	20040a2c 	.word	0x20040a2c

0800b504 <quorem>:
 800b504:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b508:	6903      	ldr	r3, [r0, #16]
 800b50a:	690c      	ldr	r4, [r1, #16]
 800b50c:	42a3      	cmp	r3, r4
 800b50e:	4607      	mov	r7, r0
 800b510:	db7e      	blt.n	800b610 <quorem+0x10c>
 800b512:	3c01      	subs	r4, #1
 800b514:	f101 0814 	add.w	r8, r1, #20
 800b518:	00a3      	lsls	r3, r4, #2
 800b51a:	f100 0514 	add.w	r5, r0, #20
 800b51e:	9300      	str	r3, [sp, #0]
 800b520:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b524:	9301      	str	r3, [sp, #4]
 800b526:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b52a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b52e:	3301      	adds	r3, #1
 800b530:	429a      	cmp	r2, r3
 800b532:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b536:	fbb2 f6f3 	udiv	r6, r2, r3
 800b53a:	d32e      	bcc.n	800b59a <quorem+0x96>
 800b53c:	f04f 0a00 	mov.w	sl, #0
 800b540:	46c4      	mov	ip, r8
 800b542:	46ae      	mov	lr, r5
 800b544:	46d3      	mov	fp, sl
 800b546:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b54a:	b298      	uxth	r0, r3
 800b54c:	fb06 a000 	mla	r0, r6, r0, sl
 800b550:	0c02      	lsrs	r2, r0, #16
 800b552:	0c1b      	lsrs	r3, r3, #16
 800b554:	fb06 2303 	mla	r3, r6, r3, r2
 800b558:	f8de 2000 	ldr.w	r2, [lr]
 800b55c:	b280      	uxth	r0, r0
 800b55e:	b292      	uxth	r2, r2
 800b560:	1a12      	subs	r2, r2, r0
 800b562:	445a      	add	r2, fp
 800b564:	f8de 0000 	ldr.w	r0, [lr]
 800b568:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b56c:	b29b      	uxth	r3, r3
 800b56e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b572:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b576:	b292      	uxth	r2, r2
 800b578:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b57c:	45e1      	cmp	r9, ip
 800b57e:	f84e 2b04 	str.w	r2, [lr], #4
 800b582:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b586:	d2de      	bcs.n	800b546 <quorem+0x42>
 800b588:	9b00      	ldr	r3, [sp, #0]
 800b58a:	58eb      	ldr	r3, [r5, r3]
 800b58c:	b92b      	cbnz	r3, 800b59a <quorem+0x96>
 800b58e:	9b01      	ldr	r3, [sp, #4]
 800b590:	3b04      	subs	r3, #4
 800b592:	429d      	cmp	r5, r3
 800b594:	461a      	mov	r2, r3
 800b596:	d32f      	bcc.n	800b5f8 <quorem+0xf4>
 800b598:	613c      	str	r4, [r7, #16]
 800b59a:	4638      	mov	r0, r7
 800b59c:	f002 f81c 	bl	800d5d8 <__mcmp>
 800b5a0:	2800      	cmp	r0, #0
 800b5a2:	db25      	blt.n	800b5f0 <quorem+0xec>
 800b5a4:	4629      	mov	r1, r5
 800b5a6:	2000      	movs	r0, #0
 800b5a8:	f858 2b04 	ldr.w	r2, [r8], #4
 800b5ac:	f8d1 c000 	ldr.w	ip, [r1]
 800b5b0:	fa1f fe82 	uxth.w	lr, r2
 800b5b4:	fa1f f38c 	uxth.w	r3, ip
 800b5b8:	eba3 030e 	sub.w	r3, r3, lr
 800b5bc:	4403      	add	r3, r0
 800b5be:	0c12      	lsrs	r2, r2, #16
 800b5c0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b5c4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b5c8:	b29b      	uxth	r3, r3
 800b5ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b5ce:	45c1      	cmp	r9, r8
 800b5d0:	f841 3b04 	str.w	r3, [r1], #4
 800b5d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b5d8:	d2e6      	bcs.n	800b5a8 <quorem+0xa4>
 800b5da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b5de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b5e2:	b922      	cbnz	r2, 800b5ee <quorem+0xea>
 800b5e4:	3b04      	subs	r3, #4
 800b5e6:	429d      	cmp	r5, r3
 800b5e8:	461a      	mov	r2, r3
 800b5ea:	d30b      	bcc.n	800b604 <quorem+0x100>
 800b5ec:	613c      	str	r4, [r7, #16]
 800b5ee:	3601      	adds	r6, #1
 800b5f0:	4630      	mov	r0, r6
 800b5f2:	b003      	add	sp, #12
 800b5f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5f8:	6812      	ldr	r2, [r2, #0]
 800b5fa:	3b04      	subs	r3, #4
 800b5fc:	2a00      	cmp	r2, #0
 800b5fe:	d1cb      	bne.n	800b598 <quorem+0x94>
 800b600:	3c01      	subs	r4, #1
 800b602:	e7c6      	b.n	800b592 <quorem+0x8e>
 800b604:	6812      	ldr	r2, [r2, #0]
 800b606:	3b04      	subs	r3, #4
 800b608:	2a00      	cmp	r2, #0
 800b60a:	d1ef      	bne.n	800b5ec <quorem+0xe8>
 800b60c:	3c01      	subs	r4, #1
 800b60e:	e7ea      	b.n	800b5e6 <quorem+0xe2>
 800b610:	2000      	movs	r0, #0
 800b612:	e7ee      	b.n	800b5f2 <quorem+0xee>
 800b614:	0000      	movs	r0, r0
	...

0800b618 <_dtoa_r>:
 800b618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b61c:	69c7      	ldr	r7, [r0, #28]
 800b61e:	b097      	sub	sp, #92	@ 0x5c
 800b620:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b624:	ec55 4b10 	vmov	r4, r5, d0
 800b628:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b62a:	9107      	str	r1, [sp, #28]
 800b62c:	4681      	mov	r9, r0
 800b62e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b630:	9311      	str	r3, [sp, #68]	@ 0x44
 800b632:	b97f      	cbnz	r7, 800b654 <_dtoa_r+0x3c>
 800b634:	2010      	movs	r0, #16
 800b636:	f001 fa73 	bl	800cb20 <malloc>
 800b63a:	4602      	mov	r2, r0
 800b63c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b640:	b920      	cbnz	r0, 800b64c <_dtoa_r+0x34>
 800b642:	4ba9      	ldr	r3, [pc, #676]	@ (800b8e8 <_dtoa_r+0x2d0>)
 800b644:	21ef      	movs	r1, #239	@ 0xef
 800b646:	48a9      	ldr	r0, [pc, #676]	@ (800b8ec <_dtoa_r+0x2d4>)
 800b648:	f002 fb72 	bl	800dd30 <__assert_func>
 800b64c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b650:	6007      	str	r7, [r0, #0]
 800b652:	60c7      	str	r7, [r0, #12]
 800b654:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b658:	6819      	ldr	r1, [r3, #0]
 800b65a:	b159      	cbz	r1, 800b674 <_dtoa_r+0x5c>
 800b65c:	685a      	ldr	r2, [r3, #4]
 800b65e:	604a      	str	r2, [r1, #4]
 800b660:	2301      	movs	r3, #1
 800b662:	4093      	lsls	r3, r2
 800b664:	608b      	str	r3, [r1, #8]
 800b666:	4648      	mov	r0, r9
 800b668:	f001 fd84 	bl	800d174 <_Bfree>
 800b66c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b670:	2200      	movs	r2, #0
 800b672:	601a      	str	r2, [r3, #0]
 800b674:	1e2b      	subs	r3, r5, #0
 800b676:	bfb9      	ittee	lt
 800b678:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b67c:	9305      	strlt	r3, [sp, #20]
 800b67e:	2300      	movge	r3, #0
 800b680:	6033      	strge	r3, [r6, #0]
 800b682:	9f05      	ldr	r7, [sp, #20]
 800b684:	4b9a      	ldr	r3, [pc, #616]	@ (800b8f0 <_dtoa_r+0x2d8>)
 800b686:	bfbc      	itt	lt
 800b688:	2201      	movlt	r2, #1
 800b68a:	6032      	strlt	r2, [r6, #0]
 800b68c:	43bb      	bics	r3, r7
 800b68e:	d112      	bne.n	800b6b6 <_dtoa_r+0x9e>
 800b690:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b692:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b696:	6013      	str	r3, [r2, #0]
 800b698:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b69c:	4323      	orrs	r3, r4
 800b69e:	f000 855a 	beq.w	800c156 <_dtoa_r+0xb3e>
 800b6a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b6a4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b904 <_dtoa_r+0x2ec>
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	f000 855c 	beq.w	800c166 <_dtoa_r+0xb4e>
 800b6ae:	f10a 0303 	add.w	r3, sl, #3
 800b6b2:	f000 bd56 	b.w	800c162 <_dtoa_r+0xb4a>
 800b6b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	ec51 0b17 	vmov	r0, r1, d7
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b6c6:	f7f5 fa17 	bl	8000af8 <__aeabi_dcmpeq>
 800b6ca:	4680      	mov	r8, r0
 800b6cc:	b158      	cbz	r0, 800b6e6 <_dtoa_r+0xce>
 800b6ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	6013      	str	r3, [r2, #0]
 800b6d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b6d6:	b113      	cbz	r3, 800b6de <_dtoa_r+0xc6>
 800b6d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b6da:	4b86      	ldr	r3, [pc, #536]	@ (800b8f4 <_dtoa_r+0x2dc>)
 800b6dc:	6013      	str	r3, [r2, #0]
 800b6de:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b908 <_dtoa_r+0x2f0>
 800b6e2:	f000 bd40 	b.w	800c166 <_dtoa_r+0xb4e>
 800b6e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b6ea:	aa14      	add	r2, sp, #80	@ 0x50
 800b6ec:	a915      	add	r1, sp, #84	@ 0x54
 800b6ee:	4648      	mov	r0, r9
 800b6f0:	f002 f822 	bl	800d738 <__d2b>
 800b6f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b6f8:	9002      	str	r0, [sp, #8]
 800b6fa:	2e00      	cmp	r6, #0
 800b6fc:	d078      	beq.n	800b7f0 <_dtoa_r+0x1d8>
 800b6fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b700:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b708:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b70c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b710:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b714:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b718:	4619      	mov	r1, r3
 800b71a:	2200      	movs	r2, #0
 800b71c:	4b76      	ldr	r3, [pc, #472]	@ (800b8f8 <_dtoa_r+0x2e0>)
 800b71e:	f7f4 fdcb 	bl	80002b8 <__aeabi_dsub>
 800b722:	a36b      	add	r3, pc, #428	@ (adr r3, 800b8d0 <_dtoa_r+0x2b8>)
 800b724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b728:	f7f4 ff7e 	bl	8000628 <__aeabi_dmul>
 800b72c:	a36a      	add	r3, pc, #424	@ (adr r3, 800b8d8 <_dtoa_r+0x2c0>)
 800b72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b732:	f7f4 fdc3 	bl	80002bc <__adddf3>
 800b736:	4604      	mov	r4, r0
 800b738:	4630      	mov	r0, r6
 800b73a:	460d      	mov	r5, r1
 800b73c:	f7f4 ff0a 	bl	8000554 <__aeabi_i2d>
 800b740:	a367      	add	r3, pc, #412	@ (adr r3, 800b8e0 <_dtoa_r+0x2c8>)
 800b742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b746:	f7f4 ff6f 	bl	8000628 <__aeabi_dmul>
 800b74a:	4602      	mov	r2, r0
 800b74c:	460b      	mov	r3, r1
 800b74e:	4620      	mov	r0, r4
 800b750:	4629      	mov	r1, r5
 800b752:	f7f4 fdb3 	bl	80002bc <__adddf3>
 800b756:	4604      	mov	r4, r0
 800b758:	460d      	mov	r5, r1
 800b75a:	f7f5 fa15 	bl	8000b88 <__aeabi_d2iz>
 800b75e:	2200      	movs	r2, #0
 800b760:	4607      	mov	r7, r0
 800b762:	2300      	movs	r3, #0
 800b764:	4620      	mov	r0, r4
 800b766:	4629      	mov	r1, r5
 800b768:	f7f5 f9d0 	bl	8000b0c <__aeabi_dcmplt>
 800b76c:	b140      	cbz	r0, 800b780 <_dtoa_r+0x168>
 800b76e:	4638      	mov	r0, r7
 800b770:	f7f4 fef0 	bl	8000554 <__aeabi_i2d>
 800b774:	4622      	mov	r2, r4
 800b776:	462b      	mov	r3, r5
 800b778:	f7f5 f9be 	bl	8000af8 <__aeabi_dcmpeq>
 800b77c:	b900      	cbnz	r0, 800b780 <_dtoa_r+0x168>
 800b77e:	3f01      	subs	r7, #1
 800b780:	2f16      	cmp	r7, #22
 800b782:	d852      	bhi.n	800b82a <_dtoa_r+0x212>
 800b784:	4b5d      	ldr	r3, [pc, #372]	@ (800b8fc <_dtoa_r+0x2e4>)
 800b786:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b78e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b792:	f7f5 f9bb 	bl	8000b0c <__aeabi_dcmplt>
 800b796:	2800      	cmp	r0, #0
 800b798:	d049      	beq.n	800b82e <_dtoa_r+0x216>
 800b79a:	3f01      	subs	r7, #1
 800b79c:	2300      	movs	r3, #0
 800b79e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b7a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b7a2:	1b9b      	subs	r3, r3, r6
 800b7a4:	1e5a      	subs	r2, r3, #1
 800b7a6:	bf45      	ittet	mi
 800b7a8:	f1c3 0301 	rsbmi	r3, r3, #1
 800b7ac:	9300      	strmi	r3, [sp, #0]
 800b7ae:	2300      	movpl	r3, #0
 800b7b0:	2300      	movmi	r3, #0
 800b7b2:	9206      	str	r2, [sp, #24]
 800b7b4:	bf54      	ite	pl
 800b7b6:	9300      	strpl	r3, [sp, #0]
 800b7b8:	9306      	strmi	r3, [sp, #24]
 800b7ba:	2f00      	cmp	r7, #0
 800b7bc:	db39      	blt.n	800b832 <_dtoa_r+0x21a>
 800b7be:	9b06      	ldr	r3, [sp, #24]
 800b7c0:	970d      	str	r7, [sp, #52]	@ 0x34
 800b7c2:	443b      	add	r3, r7
 800b7c4:	9306      	str	r3, [sp, #24]
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	9308      	str	r3, [sp, #32]
 800b7ca:	9b07      	ldr	r3, [sp, #28]
 800b7cc:	2b09      	cmp	r3, #9
 800b7ce:	d863      	bhi.n	800b898 <_dtoa_r+0x280>
 800b7d0:	2b05      	cmp	r3, #5
 800b7d2:	bfc4      	itt	gt
 800b7d4:	3b04      	subgt	r3, #4
 800b7d6:	9307      	strgt	r3, [sp, #28]
 800b7d8:	9b07      	ldr	r3, [sp, #28]
 800b7da:	f1a3 0302 	sub.w	r3, r3, #2
 800b7de:	bfcc      	ite	gt
 800b7e0:	2400      	movgt	r4, #0
 800b7e2:	2401      	movle	r4, #1
 800b7e4:	2b03      	cmp	r3, #3
 800b7e6:	d863      	bhi.n	800b8b0 <_dtoa_r+0x298>
 800b7e8:	e8df f003 	tbb	[pc, r3]
 800b7ec:	2b375452 	.word	0x2b375452
 800b7f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b7f4:	441e      	add	r6, r3
 800b7f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b7fa:	2b20      	cmp	r3, #32
 800b7fc:	bfc1      	itttt	gt
 800b7fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b802:	409f      	lslgt	r7, r3
 800b804:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b808:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b80c:	bfd6      	itet	le
 800b80e:	f1c3 0320 	rsble	r3, r3, #32
 800b812:	ea47 0003 	orrgt.w	r0, r7, r3
 800b816:	fa04 f003 	lslle.w	r0, r4, r3
 800b81a:	f7f4 fe8b 	bl	8000534 <__aeabi_ui2d>
 800b81e:	2201      	movs	r2, #1
 800b820:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b824:	3e01      	subs	r6, #1
 800b826:	9212      	str	r2, [sp, #72]	@ 0x48
 800b828:	e776      	b.n	800b718 <_dtoa_r+0x100>
 800b82a:	2301      	movs	r3, #1
 800b82c:	e7b7      	b.n	800b79e <_dtoa_r+0x186>
 800b82e:	9010      	str	r0, [sp, #64]	@ 0x40
 800b830:	e7b6      	b.n	800b7a0 <_dtoa_r+0x188>
 800b832:	9b00      	ldr	r3, [sp, #0]
 800b834:	1bdb      	subs	r3, r3, r7
 800b836:	9300      	str	r3, [sp, #0]
 800b838:	427b      	negs	r3, r7
 800b83a:	9308      	str	r3, [sp, #32]
 800b83c:	2300      	movs	r3, #0
 800b83e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b840:	e7c3      	b.n	800b7ca <_dtoa_r+0x1b2>
 800b842:	2301      	movs	r3, #1
 800b844:	9309      	str	r3, [sp, #36]	@ 0x24
 800b846:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b848:	eb07 0b03 	add.w	fp, r7, r3
 800b84c:	f10b 0301 	add.w	r3, fp, #1
 800b850:	2b01      	cmp	r3, #1
 800b852:	9303      	str	r3, [sp, #12]
 800b854:	bfb8      	it	lt
 800b856:	2301      	movlt	r3, #1
 800b858:	e006      	b.n	800b868 <_dtoa_r+0x250>
 800b85a:	2301      	movs	r3, #1
 800b85c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b85e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b860:	2b00      	cmp	r3, #0
 800b862:	dd28      	ble.n	800b8b6 <_dtoa_r+0x29e>
 800b864:	469b      	mov	fp, r3
 800b866:	9303      	str	r3, [sp, #12]
 800b868:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b86c:	2100      	movs	r1, #0
 800b86e:	2204      	movs	r2, #4
 800b870:	f102 0514 	add.w	r5, r2, #20
 800b874:	429d      	cmp	r5, r3
 800b876:	d926      	bls.n	800b8c6 <_dtoa_r+0x2ae>
 800b878:	6041      	str	r1, [r0, #4]
 800b87a:	4648      	mov	r0, r9
 800b87c:	f001 fc3a 	bl	800d0f4 <_Balloc>
 800b880:	4682      	mov	sl, r0
 800b882:	2800      	cmp	r0, #0
 800b884:	d142      	bne.n	800b90c <_dtoa_r+0x2f4>
 800b886:	4b1e      	ldr	r3, [pc, #120]	@ (800b900 <_dtoa_r+0x2e8>)
 800b888:	4602      	mov	r2, r0
 800b88a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b88e:	e6da      	b.n	800b646 <_dtoa_r+0x2e>
 800b890:	2300      	movs	r3, #0
 800b892:	e7e3      	b.n	800b85c <_dtoa_r+0x244>
 800b894:	2300      	movs	r3, #0
 800b896:	e7d5      	b.n	800b844 <_dtoa_r+0x22c>
 800b898:	2401      	movs	r4, #1
 800b89a:	2300      	movs	r3, #0
 800b89c:	9307      	str	r3, [sp, #28]
 800b89e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b8a0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	f8cd b00c 	str.w	fp, [sp, #12]
 800b8aa:	2312      	movs	r3, #18
 800b8ac:	920c      	str	r2, [sp, #48]	@ 0x30
 800b8ae:	e7db      	b.n	800b868 <_dtoa_r+0x250>
 800b8b0:	2301      	movs	r3, #1
 800b8b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8b4:	e7f4      	b.n	800b8a0 <_dtoa_r+0x288>
 800b8b6:	f04f 0b01 	mov.w	fp, #1
 800b8ba:	f8cd b00c 	str.w	fp, [sp, #12]
 800b8be:	465b      	mov	r3, fp
 800b8c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b8c4:	e7d0      	b.n	800b868 <_dtoa_r+0x250>
 800b8c6:	3101      	adds	r1, #1
 800b8c8:	0052      	lsls	r2, r2, #1
 800b8ca:	e7d1      	b.n	800b870 <_dtoa_r+0x258>
 800b8cc:	f3af 8000 	nop.w
 800b8d0:	636f4361 	.word	0x636f4361
 800b8d4:	3fd287a7 	.word	0x3fd287a7
 800b8d8:	8b60c8b3 	.word	0x8b60c8b3
 800b8dc:	3fc68a28 	.word	0x3fc68a28
 800b8e0:	509f79fb 	.word	0x509f79fb
 800b8e4:	3fd34413 	.word	0x3fd34413
 800b8e8:	0800e2a3 	.word	0x0800e2a3
 800b8ec:	0800e2ba 	.word	0x0800e2ba
 800b8f0:	7ff00000 	.word	0x7ff00000
 800b8f4:	0800e34b 	.word	0x0800e34b
 800b8f8:	3ff80000 	.word	0x3ff80000
 800b8fc:	0800e428 	.word	0x0800e428
 800b900:	0800e312 	.word	0x0800e312
 800b904:	0800e29f 	.word	0x0800e29f
 800b908:	0800e34a 	.word	0x0800e34a
 800b90c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b910:	6018      	str	r0, [r3, #0]
 800b912:	9b03      	ldr	r3, [sp, #12]
 800b914:	2b0e      	cmp	r3, #14
 800b916:	f200 80a1 	bhi.w	800ba5c <_dtoa_r+0x444>
 800b91a:	2c00      	cmp	r4, #0
 800b91c:	f000 809e 	beq.w	800ba5c <_dtoa_r+0x444>
 800b920:	2f00      	cmp	r7, #0
 800b922:	dd33      	ble.n	800b98c <_dtoa_r+0x374>
 800b924:	4b9c      	ldr	r3, [pc, #624]	@ (800bb98 <_dtoa_r+0x580>)
 800b926:	f007 020f 	and.w	r2, r7, #15
 800b92a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b92e:	ed93 7b00 	vldr	d7, [r3]
 800b932:	05f8      	lsls	r0, r7, #23
 800b934:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b938:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b93c:	d516      	bpl.n	800b96c <_dtoa_r+0x354>
 800b93e:	4b97      	ldr	r3, [pc, #604]	@ (800bb9c <_dtoa_r+0x584>)
 800b940:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b944:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b948:	f7f4 ff98 	bl	800087c <__aeabi_ddiv>
 800b94c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b950:	f004 040f 	and.w	r4, r4, #15
 800b954:	2603      	movs	r6, #3
 800b956:	4d91      	ldr	r5, [pc, #580]	@ (800bb9c <_dtoa_r+0x584>)
 800b958:	b954      	cbnz	r4, 800b970 <_dtoa_r+0x358>
 800b95a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b95e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b962:	f7f4 ff8b 	bl	800087c <__aeabi_ddiv>
 800b966:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b96a:	e028      	b.n	800b9be <_dtoa_r+0x3a6>
 800b96c:	2602      	movs	r6, #2
 800b96e:	e7f2      	b.n	800b956 <_dtoa_r+0x33e>
 800b970:	07e1      	lsls	r1, r4, #31
 800b972:	d508      	bpl.n	800b986 <_dtoa_r+0x36e>
 800b974:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b978:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b97c:	f7f4 fe54 	bl	8000628 <__aeabi_dmul>
 800b980:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b984:	3601      	adds	r6, #1
 800b986:	1064      	asrs	r4, r4, #1
 800b988:	3508      	adds	r5, #8
 800b98a:	e7e5      	b.n	800b958 <_dtoa_r+0x340>
 800b98c:	f000 80af 	beq.w	800baee <_dtoa_r+0x4d6>
 800b990:	427c      	negs	r4, r7
 800b992:	4b81      	ldr	r3, [pc, #516]	@ (800bb98 <_dtoa_r+0x580>)
 800b994:	4d81      	ldr	r5, [pc, #516]	@ (800bb9c <_dtoa_r+0x584>)
 800b996:	f004 020f 	and.w	r2, r4, #15
 800b99a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b9a6:	f7f4 fe3f 	bl	8000628 <__aeabi_dmul>
 800b9aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b9ae:	1124      	asrs	r4, r4, #4
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	2602      	movs	r6, #2
 800b9b4:	2c00      	cmp	r4, #0
 800b9b6:	f040 808f 	bne.w	800bad8 <_dtoa_r+0x4c0>
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d1d3      	bne.n	800b966 <_dtoa_r+0x34e>
 800b9be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b9c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	f000 8094 	beq.w	800baf2 <_dtoa_r+0x4da>
 800b9ca:	4b75      	ldr	r3, [pc, #468]	@ (800bba0 <_dtoa_r+0x588>)
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	4620      	mov	r0, r4
 800b9d0:	4629      	mov	r1, r5
 800b9d2:	f7f5 f89b 	bl	8000b0c <__aeabi_dcmplt>
 800b9d6:	2800      	cmp	r0, #0
 800b9d8:	f000 808b 	beq.w	800baf2 <_dtoa_r+0x4da>
 800b9dc:	9b03      	ldr	r3, [sp, #12]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	f000 8087 	beq.w	800baf2 <_dtoa_r+0x4da>
 800b9e4:	f1bb 0f00 	cmp.w	fp, #0
 800b9e8:	dd34      	ble.n	800ba54 <_dtoa_r+0x43c>
 800b9ea:	4620      	mov	r0, r4
 800b9ec:	4b6d      	ldr	r3, [pc, #436]	@ (800bba4 <_dtoa_r+0x58c>)
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	4629      	mov	r1, r5
 800b9f2:	f7f4 fe19 	bl	8000628 <__aeabi_dmul>
 800b9f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b9fa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b9fe:	3601      	adds	r6, #1
 800ba00:	465c      	mov	r4, fp
 800ba02:	4630      	mov	r0, r6
 800ba04:	f7f4 fda6 	bl	8000554 <__aeabi_i2d>
 800ba08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba0c:	f7f4 fe0c 	bl	8000628 <__aeabi_dmul>
 800ba10:	4b65      	ldr	r3, [pc, #404]	@ (800bba8 <_dtoa_r+0x590>)
 800ba12:	2200      	movs	r2, #0
 800ba14:	f7f4 fc52 	bl	80002bc <__adddf3>
 800ba18:	4605      	mov	r5, r0
 800ba1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ba1e:	2c00      	cmp	r4, #0
 800ba20:	d16a      	bne.n	800baf8 <_dtoa_r+0x4e0>
 800ba22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba26:	4b61      	ldr	r3, [pc, #388]	@ (800bbac <_dtoa_r+0x594>)
 800ba28:	2200      	movs	r2, #0
 800ba2a:	f7f4 fc45 	bl	80002b8 <__aeabi_dsub>
 800ba2e:	4602      	mov	r2, r0
 800ba30:	460b      	mov	r3, r1
 800ba32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ba36:	462a      	mov	r2, r5
 800ba38:	4633      	mov	r3, r6
 800ba3a:	f7f5 f885 	bl	8000b48 <__aeabi_dcmpgt>
 800ba3e:	2800      	cmp	r0, #0
 800ba40:	f040 8298 	bne.w	800bf74 <_dtoa_r+0x95c>
 800ba44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba48:	462a      	mov	r2, r5
 800ba4a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ba4e:	f7f5 f85d 	bl	8000b0c <__aeabi_dcmplt>
 800ba52:	bb38      	cbnz	r0, 800baa4 <_dtoa_r+0x48c>
 800ba54:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ba58:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ba5c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	f2c0 8157 	blt.w	800bd12 <_dtoa_r+0x6fa>
 800ba64:	2f0e      	cmp	r7, #14
 800ba66:	f300 8154 	bgt.w	800bd12 <_dtoa_r+0x6fa>
 800ba6a:	4b4b      	ldr	r3, [pc, #300]	@ (800bb98 <_dtoa_r+0x580>)
 800ba6c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ba70:	ed93 7b00 	vldr	d7, [r3]
 800ba74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	ed8d 7b00 	vstr	d7, [sp]
 800ba7c:	f280 80e5 	bge.w	800bc4a <_dtoa_r+0x632>
 800ba80:	9b03      	ldr	r3, [sp, #12]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	f300 80e1 	bgt.w	800bc4a <_dtoa_r+0x632>
 800ba88:	d10c      	bne.n	800baa4 <_dtoa_r+0x48c>
 800ba8a:	4b48      	ldr	r3, [pc, #288]	@ (800bbac <_dtoa_r+0x594>)
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	ec51 0b17 	vmov	r0, r1, d7
 800ba92:	f7f4 fdc9 	bl	8000628 <__aeabi_dmul>
 800ba96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba9a:	f7f5 f84b 	bl	8000b34 <__aeabi_dcmpge>
 800ba9e:	2800      	cmp	r0, #0
 800baa0:	f000 8266 	beq.w	800bf70 <_dtoa_r+0x958>
 800baa4:	2400      	movs	r4, #0
 800baa6:	4625      	mov	r5, r4
 800baa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800baaa:	4656      	mov	r6, sl
 800baac:	ea6f 0803 	mvn.w	r8, r3
 800bab0:	2700      	movs	r7, #0
 800bab2:	4621      	mov	r1, r4
 800bab4:	4648      	mov	r0, r9
 800bab6:	f001 fb5d 	bl	800d174 <_Bfree>
 800baba:	2d00      	cmp	r5, #0
 800babc:	f000 80bd 	beq.w	800bc3a <_dtoa_r+0x622>
 800bac0:	b12f      	cbz	r7, 800bace <_dtoa_r+0x4b6>
 800bac2:	42af      	cmp	r7, r5
 800bac4:	d003      	beq.n	800bace <_dtoa_r+0x4b6>
 800bac6:	4639      	mov	r1, r7
 800bac8:	4648      	mov	r0, r9
 800baca:	f001 fb53 	bl	800d174 <_Bfree>
 800bace:	4629      	mov	r1, r5
 800bad0:	4648      	mov	r0, r9
 800bad2:	f001 fb4f 	bl	800d174 <_Bfree>
 800bad6:	e0b0      	b.n	800bc3a <_dtoa_r+0x622>
 800bad8:	07e2      	lsls	r2, r4, #31
 800bada:	d505      	bpl.n	800bae8 <_dtoa_r+0x4d0>
 800badc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bae0:	f7f4 fda2 	bl	8000628 <__aeabi_dmul>
 800bae4:	3601      	adds	r6, #1
 800bae6:	2301      	movs	r3, #1
 800bae8:	1064      	asrs	r4, r4, #1
 800baea:	3508      	adds	r5, #8
 800baec:	e762      	b.n	800b9b4 <_dtoa_r+0x39c>
 800baee:	2602      	movs	r6, #2
 800baf0:	e765      	b.n	800b9be <_dtoa_r+0x3a6>
 800baf2:	9c03      	ldr	r4, [sp, #12]
 800baf4:	46b8      	mov	r8, r7
 800baf6:	e784      	b.n	800ba02 <_dtoa_r+0x3ea>
 800baf8:	4b27      	ldr	r3, [pc, #156]	@ (800bb98 <_dtoa_r+0x580>)
 800bafa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bafc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bb00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bb04:	4454      	add	r4, sl
 800bb06:	2900      	cmp	r1, #0
 800bb08:	d054      	beq.n	800bbb4 <_dtoa_r+0x59c>
 800bb0a:	4929      	ldr	r1, [pc, #164]	@ (800bbb0 <_dtoa_r+0x598>)
 800bb0c:	2000      	movs	r0, #0
 800bb0e:	f7f4 feb5 	bl	800087c <__aeabi_ddiv>
 800bb12:	4633      	mov	r3, r6
 800bb14:	462a      	mov	r2, r5
 800bb16:	f7f4 fbcf 	bl	80002b8 <__aeabi_dsub>
 800bb1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bb1e:	4656      	mov	r6, sl
 800bb20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb24:	f7f5 f830 	bl	8000b88 <__aeabi_d2iz>
 800bb28:	4605      	mov	r5, r0
 800bb2a:	f7f4 fd13 	bl	8000554 <__aeabi_i2d>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	460b      	mov	r3, r1
 800bb32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb36:	f7f4 fbbf 	bl	80002b8 <__aeabi_dsub>
 800bb3a:	3530      	adds	r5, #48	@ 0x30
 800bb3c:	4602      	mov	r2, r0
 800bb3e:	460b      	mov	r3, r1
 800bb40:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bb44:	f806 5b01 	strb.w	r5, [r6], #1
 800bb48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bb4c:	f7f4 ffde 	bl	8000b0c <__aeabi_dcmplt>
 800bb50:	2800      	cmp	r0, #0
 800bb52:	d172      	bne.n	800bc3a <_dtoa_r+0x622>
 800bb54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb58:	4911      	ldr	r1, [pc, #68]	@ (800bba0 <_dtoa_r+0x588>)
 800bb5a:	2000      	movs	r0, #0
 800bb5c:	f7f4 fbac 	bl	80002b8 <__aeabi_dsub>
 800bb60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bb64:	f7f4 ffd2 	bl	8000b0c <__aeabi_dcmplt>
 800bb68:	2800      	cmp	r0, #0
 800bb6a:	f040 80b4 	bne.w	800bcd6 <_dtoa_r+0x6be>
 800bb6e:	42a6      	cmp	r6, r4
 800bb70:	f43f af70 	beq.w	800ba54 <_dtoa_r+0x43c>
 800bb74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bb78:	4b0a      	ldr	r3, [pc, #40]	@ (800bba4 <_dtoa_r+0x58c>)
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	f7f4 fd54 	bl	8000628 <__aeabi_dmul>
 800bb80:	4b08      	ldr	r3, [pc, #32]	@ (800bba4 <_dtoa_r+0x58c>)
 800bb82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bb86:	2200      	movs	r2, #0
 800bb88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb8c:	f7f4 fd4c 	bl	8000628 <__aeabi_dmul>
 800bb90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb94:	e7c4      	b.n	800bb20 <_dtoa_r+0x508>
 800bb96:	bf00      	nop
 800bb98:	0800e428 	.word	0x0800e428
 800bb9c:	0800e400 	.word	0x0800e400
 800bba0:	3ff00000 	.word	0x3ff00000
 800bba4:	40240000 	.word	0x40240000
 800bba8:	401c0000 	.word	0x401c0000
 800bbac:	40140000 	.word	0x40140000
 800bbb0:	3fe00000 	.word	0x3fe00000
 800bbb4:	4631      	mov	r1, r6
 800bbb6:	4628      	mov	r0, r5
 800bbb8:	f7f4 fd36 	bl	8000628 <__aeabi_dmul>
 800bbbc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bbc0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bbc2:	4656      	mov	r6, sl
 800bbc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbc8:	f7f4 ffde 	bl	8000b88 <__aeabi_d2iz>
 800bbcc:	4605      	mov	r5, r0
 800bbce:	f7f4 fcc1 	bl	8000554 <__aeabi_i2d>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbda:	f7f4 fb6d 	bl	80002b8 <__aeabi_dsub>
 800bbde:	3530      	adds	r5, #48	@ 0x30
 800bbe0:	f806 5b01 	strb.w	r5, [r6], #1
 800bbe4:	4602      	mov	r2, r0
 800bbe6:	460b      	mov	r3, r1
 800bbe8:	42a6      	cmp	r6, r4
 800bbea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bbee:	f04f 0200 	mov.w	r2, #0
 800bbf2:	d124      	bne.n	800bc3e <_dtoa_r+0x626>
 800bbf4:	4baf      	ldr	r3, [pc, #700]	@ (800beb4 <_dtoa_r+0x89c>)
 800bbf6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bbfa:	f7f4 fb5f 	bl	80002bc <__adddf3>
 800bbfe:	4602      	mov	r2, r0
 800bc00:	460b      	mov	r3, r1
 800bc02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc06:	f7f4 ff9f 	bl	8000b48 <__aeabi_dcmpgt>
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	d163      	bne.n	800bcd6 <_dtoa_r+0x6be>
 800bc0e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bc12:	49a8      	ldr	r1, [pc, #672]	@ (800beb4 <_dtoa_r+0x89c>)
 800bc14:	2000      	movs	r0, #0
 800bc16:	f7f4 fb4f 	bl	80002b8 <__aeabi_dsub>
 800bc1a:	4602      	mov	r2, r0
 800bc1c:	460b      	mov	r3, r1
 800bc1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc22:	f7f4 ff73 	bl	8000b0c <__aeabi_dcmplt>
 800bc26:	2800      	cmp	r0, #0
 800bc28:	f43f af14 	beq.w	800ba54 <_dtoa_r+0x43c>
 800bc2c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bc2e:	1e73      	subs	r3, r6, #1
 800bc30:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bc32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bc36:	2b30      	cmp	r3, #48	@ 0x30
 800bc38:	d0f8      	beq.n	800bc2c <_dtoa_r+0x614>
 800bc3a:	4647      	mov	r7, r8
 800bc3c:	e03b      	b.n	800bcb6 <_dtoa_r+0x69e>
 800bc3e:	4b9e      	ldr	r3, [pc, #632]	@ (800beb8 <_dtoa_r+0x8a0>)
 800bc40:	f7f4 fcf2 	bl	8000628 <__aeabi_dmul>
 800bc44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc48:	e7bc      	b.n	800bbc4 <_dtoa_r+0x5ac>
 800bc4a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bc4e:	4656      	mov	r6, sl
 800bc50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc54:	4620      	mov	r0, r4
 800bc56:	4629      	mov	r1, r5
 800bc58:	f7f4 fe10 	bl	800087c <__aeabi_ddiv>
 800bc5c:	f7f4 ff94 	bl	8000b88 <__aeabi_d2iz>
 800bc60:	4680      	mov	r8, r0
 800bc62:	f7f4 fc77 	bl	8000554 <__aeabi_i2d>
 800bc66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc6a:	f7f4 fcdd 	bl	8000628 <__aeabi_dmul>
 800bc6e:	4602      	mov	r2, r0
 800bc70:	460b      	mov	r3, r1
 800bc72:	4620      	mov	r0, r4
 800bc74:	4629      	mov	r1, r5
 800bc76:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bc7a:	f7f4 fb1d 	bl	80002b8 <__aeabi_dsub>
 800bc7e:	f806 4b01 	strb.w	r4, [r6], #1
 800bc82:	9d03      	ldr	r5, [sp, #12]
 800bc84:	eba6 040a 	sub.w	r4, r6, sl
 800bc88:	42a5      	cmp	r5, r4
 800bc8a:	4602      	mov	r2, r0
 800bc8c:	460b      	mov	r3, r1
 800bc8e:	d133      	bne.n	800bcf8 <_dtoa_r+0x6e0>
 800bc90:	f7f4 fb14 	bl	80002bc <__adddf3>
 800bc94:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc98:	4604      	mov	r4, r0
 800bc9a:	460d      	mov	r5, r1
 800bc9c:	f7f4 ff54 	bl	8000b48 <__aeabi_dcmpgt>
 800bca0:	b9c0      	cbnz	r0, 800bcd4 <_dtoa_r+0x6bc>
 800bca2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bca6:	4620      	mov	r0, r4
 800bca8:	4629      	mov	r1, r5
 800bcaa:	f7f4 ff25 	bl	8000af8 <__aeabi_dcmpeq>
 800bcae:	b110      	cbz	r0, 800bcb6 <_dtoa_r+0x69e>
 800bcb0:	f018 0f01 	tst.w	r8, #1
 800bcb4:	d10e      	bne.n	800bcd4 <_dtoa_r+0x6bc>
 800bcb6:	9902      	ldr	r1, [sp, #8]
 800bcb8:	4648      	mov	r0, r9
 800bcba:	f001 fa5b 	bl	800d174 <_Bfree>
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	7033      	strb	r3, [r6, #0]
 800bcc2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bcc4:	3701      	adds	r7, #1
 800bcc6:	601f      	str	r7, [r3, #0]
 800bcc8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	f000 824b 	beq.w	800c166 <_dtoa_r+0xb4e>
 800bcd0:	601e      	str	r6, [r3, #0]
 800bcd2:	e248      	b.n	800c166 <_dtoa_r+0xb4e>
 800bcd4:	46b8      	mov	r8, r7
 800bcd6:	4633      	mov	r3, r6
 800bcd8:	461e      	mov	r6, r3
 800bcda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bcde:	2a39      	cmp	r2, #57	@ 0x39
 800bce0:	d106      	bne.n	800bcf0 <_dtoa_r+0x6d8>
 800bce2:	459a      	cmp	sl, r3
 800bce4:	d1f8      	bne.n	800bcd8 <_dtoa_r+0x6c0>
 800bce6:	2230      	movs	r2, #48	@ 0x30
 800bce8:	f108 0801 	add.w	r8, r8, #1
 800bcec:	f88a 2000 	strb.w	r2, [sl]
 800bcf0:	781a      	ldrb	r2, [r3, #0]
 800bcf2:	3201      	adds	r2, #1
 800bcf4:	701a      	strb	r2, [r3, #0]
 800bcf6:	e7a0      	b.n	800bc3a <_dtoa_r+0x622>
 800bcf8:	4b6f      	ldr	r3, [pc, #444]	@ (800beb8 <_dtoa_r+0x8a0>)
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	f7f4 fc94 	bl	8000628 <__aeabi_dmul>
 800bd00:	2200      	movs	r2, #0
 800bd02:	2300      	movs	r3, #0
 800bd04:	4604      	mov	r4, r0
 800bd06:	460d      	mov	r5, r1
 800bd08:	f7f4 fef6 	bl	8000af8 <__aeabi_dcmpeq>
 800bd0c:	2800      	cmp	r0, #0
 800bd0e:	d09f      	beq.n	800bc50 <_dtoa_r+0x638>
 800bd10:	e7d1      	b.n	800bcb6 <_dtoa_r+0x69e>
 800bd12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd14:	2a00      	cmp	r2, #0
 800bd16:	f000 80ea 	beq.w	800beee <_dtoa_r+0x8d6>
 800bd1a:	9a07      	ldr	r2, [sp, #28]
 800bd1c:	2a01      	cmp	r2, #1
 800bd1e:	f300 80cd 	bgt.w	800bebc <_dtoa_r+0x8a4>
 800bd22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bd24:	2a00      	cmp	r2, #0
 800bd26:	f000 80c1 	beq.w	800beac <_dtoa_r+0x894>
 800bd2a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bd2e:	9c08      	ldr	r4, [sp, #32]
 800bd30:	9e00      	ldr	r6, [sp, #0]
 800bd32:	9a00      	ldr	r2, [sp, #0]
 800bd34:	441a      	add	r2, r3
 800bd36:	9200      	str	r2, [sp, #0]
 800bd38:	9a06      	ldr	r2, [sp, #24]
 800bd3a:	2101      	movs	r1, #1
 800bd3c:	441a      	add	r2, r3
 800bd3e:	4648      	mov	r0, r9
 800bd40:	9206      	str	r2, [sp, #24]
 800bd42:	f001 facb 	bl	800d2dc <__i2b>
 800bd46:	4605      	mov	r5, r0
 800bd48:	b166      	cbz	r6, 800bd64 <_dtoa_r+0x74c>
 800bd4a:	9b06      	ldr	r3, [sp, #24]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	dd09      	ble.n	800bd64 <_dtoa_r+0x74c>
 800bd50:	42b3      	cmp	r3, r6
 800bd52:	9a00      	ldr	r2, [sp, #0]
 800bd54:	bfa8      	it	ge
 800bd56:	4633      	movge	r3, r6
 800bd58:	1ad2      	subs	r2, r2, r3
 800bd5a:	9200      	str	r2, [sp, #0]
 800bd5c:	9a06      	ldr	r2, [sp, #24]
 800bd5e:	1af6      	subs	r6, r6, r3
 800bd60:	1ad3      	subs	r3, r2, r3
 800bd62:	9306      	str	r3, [sp, #24]
 800bd64:	9b08      	ldr	r3, [sp, #32]
 800bd66:	b30b      	cbz	r3, 800bdac <_dtoa_r+0x794>
 800bd68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	f000 80c6 	beq.w	800befc <_dtoa_r+0x8e4>
 800bd70:	2c00      	cmp	r4, #0
 800bd72:	f000 80c0 	beq.w	800bef6 <_dtoa_r+0x8de>
 800bd76:	4629      	mov	r1, r5
 800bd78:	4622      	mov	r2, r4
 800bd7a:	4648      	mov	r0, r9
 800bd7c:	f001 fb66 	bl	800d44c <__pow5mult>
 800bd80:	9a02      	ldr	r2, [sp, #8]
 800bd82:	4601      	mov	r1, r0
 800bd84:	4605      	mov	r5, r0
 800bd86:	4648      	mov	r0, r9
 800bd88:	f001 fabe 	bl	800d308 <__multiply>
 800bd8c:	9902      	ldr	r1, [sp, #8]
 800bd8e:	4680      	mov	r8, r0
 800bd90:	4648      	mov	r0, r9
 800bd92:	f001 f9ef 	bl	800d174 <_Bfree>
 800bd96:	9b08      	ldr	r3, [sp, #32]
 800bd98:	1b1b      	subs	r3, r3, r4
 800bd9a:	9308      	str	r3, [sp, #32]
 800bd9c:	f000 80b1 	beq.w	800bf02 <_dtoa_r+0x8ea>
 800bda0:	9a08      	ldr	r2, [sp, #32]
 800bda2:	4641      	mov	r1, r8
 800bda4:	4648      	mov	r0, r9
 800bda6:	f001 fb51 	bl	800d44c <__pow5mult>
 800bdaa:	9002      	str	r0, [sp, #8]
 800bdac:	2101      	movs	r1, #1
 800bdae:	4648      	mov	r0, r9
 800bdb0:	f001 fa94 	bl	800d2dc <__i2b>
 800bdb4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bdb6:	4604      	mov	r4, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	f000 81d8 	beq.w	800c16e <_dtoa_r+0xb56>
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	4601      	mov	r1, r0
 800bdc2:	4648      	mov	r0, r9
 800bdc4:	f001 fb42 	bl	800d44c <__pow5mult>
 800bdc8:	9b07      	ldr	r3, [sp, #28]
 800bdca:	2b01      	cmp	r3, #1
 800bdcc:	4604      	mov	r4, r0
 800bdce:	f300 809f 	bgt.w	800bf10 <_dtoa_r+0x8f8>
 800bdd2:	9b04      	ldr	r3, [sp, #16]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	f040 8097 	bne.w	800bf08 <_dtoa_r+0x8f0>
 800bdda:	9b05      	ldr	r3, [sp, #20]
 800bddc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	f040 8093 	bne.w	800bf0c <_dtoa_r+0x8f4>
 800bde6:	9b05      	ldr	r3, [sp, #20]
 800bde8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bdec:	0d1b      	lsrs	r3, r3, #20
 800bdee:	051b      	lsls	r3, r3, #20
 800bdf0:	b133      	cbz	r3, 800be00 <_dtoa_r+0x7e8>
 800bdf2:	9b00      	ldr	r3, [sp, #0]
 800bdf4:	3301      	adds	r3, #1
 800bdf6:	9300      	str	r3, [sp, #0]
 800bdf8:	9b06      	ldr	r3, [sp, #24]
 800bdfa:	3301      	adds	r3, #1
 800bdfc:	9306      	str	r3, [sp, #24]
 800bdfe:	2301      	movs	r3, #1
 800be00:	9308      	str	r3, [sp, #32]
 800be02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800be04:	2b00      	cmp	r3, #0
 800be06:	f000 81b8 	beq.w	800c17a <_dtoa_r+0xb62>
 800be0a:	6923      	ldr	r3, [r4, #16]
 800be0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800be10:	6918      	ldr	r0, [r3, #16]
 800be12:	f001 fa17 	bl	800d244 <__hi0bits>
 800be16:	f1c0 0020 	rsb	r0, r0, #32
 800be1a:	9b06      	ldr	r3, [sp, #24]
 800be1c:	4418      	add	r0, r3
 800be1e:	f010 001f 	ands.w	r0, r0, #31
 800be22:	f000 8082 	beq.w	800bf2a <_dtoa_r+0x912>
 800be26:	f1c0 0320 	rsb	r3, r0, #32
 800be2a:	2b04      	cmp	r3, #4
 800be2c:	dd73      	ble.n	800bf16 <_dtoa_r+0x8fe>
 800be2e:	9b00      	ldr	r3, [sp, #0]
 800be30:	f1c0 001c 	rsb	r0, r0, #28
 800be34:	4403      	add	r3, r0
 800be36:	9300      	str	r3, [sp, #0]
 800be38:	9b06      	ldr	r3, [sp, #24]
 800be3a:	4403      	add	r3, r0
 800be3c:	4406      	add	r6, r0
 800be3e:	9306      	str	r3, [sp, #24]
 800be40:	9b00      	ldr	r3, [sp, #0]
 800be42:	2b00      	cmp	r3, #0
 800be44:	dd05      	ble.n	800be52 <_dtoa_r+0x83a>
 800be46:	9902      	ldr	r1, [sp, #8]
 800be48:	461a      	mov	r2, r3
 800be4a:	4648      	mov	r0, r9
 800be4c:	f001 fb58 	bl	800d500 <__lshift>
 800be50:	9002      	str	r0, [sp, #8]
 800be52:	9b06      	ldr	r3, [sp, #24]
 800be54:	2b00      	cmp	r3, #0
 800be56:	dd05      	ble.n	800be64 <_dtoa_r+0x84c>
 800be58:	4621      	mov	r1, r4
 800be5a:	461a      	mov	r2, r3
 800be5c:	4648      	mov	r0, r9
 800be5e:	f001 fb4f 	bl	800d500 <__lshift>
 800be62:	4604      	mov	r4, r0
 800be64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800be66:	2b00      	cmp	r3, #0
 800be68:	d061      	beq.n	800bf2e <_dtoa_r+0x916>
 800be6a:	9802      	ldr	r0, [sp, #8]
 800be6c:	4621      	mov	r1, r4
 800be6e:	f001 fbb3 	bl	800d5d8 <__mcmp>
 800be72:	2800      	cmp	r0, #0
 800be74:	da5b      	bge.n	800bf2e <_dtoa_r+0x916>
 800be76:	2300      	movs	r3, #0
 800be78:	9902      	ldr	r1, [sp, #8]
 800be7a:	220a      	movs	r2, #10
 800be7c:	4648      	mov	r0, r9
 800be7e:	f001 f99b 	bl	800d1b8 <__multadd>
 800be82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be84:	9002      	str	r0, [sp, #8]
 800be86:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	f000 8177 	beq.w	800c17e <_dtoa_r+0xb66>
 800be90:	4629      	mov	r1, r5
 800be92:	2300      	movs	r3, #0
 800be94:	220a      	movs	r2, #10
 800be96:	4648      	mov	r0, r9
 800be98:	f001 f98e 	bl	800d1b8 <__multadd>
 800be9c:	f1bb 0f00 	cmp.w	fp, #0
 800bea0:	4605      	mov	r5, r0
 800bea2:	dc6f      	bgt.n	800bf84 <_dtoa_r+0x96c>
 800bea4:	9b07      	ldr	r3, [sp, #28]
 800bea6:	2b02      	cmp	r3, #2
 800bea8:	dc49      	bgt.n	800bf3e <_dtoa_r+0x926>
 800beaa:	e06b      	b.n	800bf84 <_dtoa_r+0x96c>
 800beac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800beae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800beb2:	e73c      	b.n	800bd2e <_dtoa_r+0x716>
 800beb4:	3fe00000 	.word	0x3fe00000
 800beb8:	40240000 	.word	0x40240000
 800bebc:	9b03      	ldr	r3, [sp, #12]
 800bebe:	1e5c      	subs	r4, r3, #1
 800bec0:	9b08      	ldr	r3, [sp, #32]
 800bec2:	42a3      	cmp	r3, r4
 800bec4:	db09      	blt.n	800beda <_dtoa_r+0x8c2>
 800bec6:	1b1c      	subs	r4, r3, r4
 800bec8:	9b03      	ldr	r3, [sp, #12]
 800beca:	2b00      	cmp	r3, #0
 800becc:	f6bf af30 	bge.w	800bd30 <_dtoa_r+0x718>
 800bed0:	9b00      	ldr	r3, [sp, #0]
 800bed2:	9a03      	ldr	r2, [sp, #12]
 800bed4:	1a9e      	subs	r6, r3, r2
 800bed6:	2300      	movs	r3, #0
 800bed8:	e72b      	b.n	800bd32 <_dtoa_r+0x71a>
 800beda:	9b08      	ldr	r3, [sp, #32]
 800bedc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bede:	9408      	str	r4, [sp, #32]
 800bee0:	1ae3      	subs	r3, r4, r3
 800bee2:	441a      	add	r2, r3
 800bee4:	9e00      	ldr	r6, [sp, #0]
 800bee6:	9b03      	ldr	r3, [sp, #12]
 800bee8:	920d      	str	r2, [sp, #52]	@ 0x34
 800beea:	2400      	movs	r4, #0
 800beec:	e721      	b.n	800bd32 <_dtoa_r+0x71a>
 800beee:	9c08      	ldr	r4, [sp, #32]
 800bef0:	9e00      	ldr	r6, [sp, #0]
 800bef2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bef4:	e728      	b.n	800bd48 <_dtoa_r+0x730>
 800bef6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800befa:	e751      	b.n	800bda0 <_dtoa_r+0x788>
 800befc:	9a08      	ldr	r2, [sp, #32]
 800befe:	9902      	ldr	r1, [sp, #8]
 800bf00:	e750      	b.n	800bda4 <_dtoa_r+0x78c>
 800bf02:	f8cd 8008 	str.w	r8, [sp, #8]
 800bf06:	e751      	b.n	800bdac <_dtoa_r+0x794>
 800bf08:	2300      	movs	r3, #0
 800bf0a:	e779      	b.n	800be00 <_dtoa_r+0x7e8>
 800bf0c:	9b04      	ldr	r3, [sp, #16]
 800bf0e:	e777      	b.n	800be00 <_dtoa_r+0x7e8>
 800bf10:	2300      	movs	r3, #0
 800bf12:	9308      	str	r3, [sp, #32]
 800bf14:	e779      	b.n	800be0a <_dtoa_r+0x7f2>
 800bf16:	d093      	beq.n	800be40 <_dtoa_r+0x828>
 800bf18:	9a00      	ldr	r2, [sp, #0]
 800bf1a:	331c      	adds	r3, #28
 800bf1c:	441a      	add	r2, r3
 800bf1e:	9200      	str	r2, [sp, #0]
 800bf20:	9a06      	ldr	r2, [sp, #24]
 800bf22:	441a      	add	r2, r3
 800bf24:	441e      	add	r6, r3
 800bf26:	9206      	str	r2, [sp, #24]
 800bf28:	e78a      	b.n	800be40 <_dtoa_r+0x828>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	e7f4      	b.n	800bf18 <_dtoa_r+0x900>
 800bf2e:	9b03      	ldr	r3, [sp, #12]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	46b8      	mov	r8, r7
 800bf34:	dc20      	bgt.n	800bf78 <_dtoa_r+0x960>
 800bf36:	469b      	mov	fp, r3
 800bf38:	9b07      	ldr	r3, [sp, #28]
 800bf3a:	2b02      	cmp	r3, #2
 800bf3c:	dd1e      	ble.n	800bf7c <_dtoa_r+0x964>
 800bf3e:	f1bb 0f00 	cmp.w	fp, #0
 800bf42:	f47f adb1 	bne.w	800baa8 <_dtoa_r+0x490>
 800bf46:	4621      	mov	r1, r4
 800bf48:	465b      	mov	r3, fp
 800bf4a:	2205      	movs	r2, #5
 800bf4c:	4648      	mov	r0, r9
 800bf4e:	f001 f933 	bl	800d1b8 <__multadd>
 800bf52:	4601      	mov	r1, r0
 800bf54:	4604      	mov	r4, r0
 800bf56:	9802      	ldr	r0, [sp, #8]
 800bf58:	f001 fb3e 	bl	800d5d8 <__mcmp>
 800bf5c:	2800      	cmp	r0, #0
 800bf5e:	f77f ada3 	ble.w	800baa8 <_dtoa_r+0x490>
 800bf62:	4656      	mov	r6, sl
 800bf64:	2331      	movs	r3, #49	@ 0x31
 800bf66:	f806 3b01 	strb.w	r3, [r6], #1
 800bf6a:	f108 0801 	add.w	r8, r8, #1
 800bf6e:	e59f      	b.n	800bab0 <_dtoa_r+0x498>
 800bf70:	9c03      	ldr	r4, [sp, #12]
 800bf72:	46b8      	mov	r8, r7
 800bf74:	4625      	mov	r5, r4
 800bf76:	e7f4      	b.n	800bf62 <_dtoa_r+0x94a>
 800bf78:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bf7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	f000 8101 	beq.w	800c186 <_dtoa_r+0xb6e>
 800bf84:	2e00      	cmp	r6, #0
 800bf86:	dd05      	ble.n	800bf94 <_dtoa_r+0x97c>
 800bf88:	4629      	mov	r1, r5
 800bf8a:	4632      	mov	r2, r6
 800bf8c:	4648      	mov	r0, r9
 800bf8e:	f001 fab7 	bl	800d500 <__lshift>
 800bf92:	4605      	mov	r5, r0
 800bf94:	9b08      	ldr	r3, [sp, #32]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d05c      	beq.n	800c054 <_dtoa_r+0xa3c>
 800bf9a:	6869      	ldr	r1, [r5, #4]
 800bf9c:	4648      	mov	r0, r9
 800bf9e:	f001 f8a9 	bl	800d0f4 <_Balloc>
 800bfa2:	4606      	mov	r6, r0
 800bfa4:	b928      	cbnz	r0, 800bfb2 <_dtoa_r+0x99a>
 800bfa6:	4b82      	ldr	r3, [pc, #520]	@ (800c1b0 <_dtoa_r+0xb98>)
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bfae:	f7ff bb4a 	b.w	800b646 <_dtoa_r+0x2e>
 800bfb2:	692a      	ldr	r2, [r5, #16]
 800bfb4:	3202      	adds	r2, #2
 800bfb6:	0092      	lsls	r2, r2, #2
 800bfb8:	f105 010c 	add.w	r1, r5, #12
 800bfbc:	300c      	adds	r0, #12
 800bfbe:	f001 fea9 	bl	800dd14 <memcpy>
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	4631      	mov	r1, r6
 800bfc6:	4648      	mov	r0, r9
 800bfc8:	f001 fa9a 	bl	800d500 <__lshift>
 800bfcc:	f10a 0301 	add.w	r3, sl, #1
 800bfd0:	9300      	str	r3, [sp, #0]
 800bfd2:	eb0a 030b 	add.w	r3, sl, fp
 800bfd6:	9308      	str	r3, [sp, #32]
 800bfd8:	9b04      	ldr	r3, [sp, #16]
 800bfda:	f003 0301 	and.w	r3, r3, #1
 800bfde:	462f      	mov	r7, r5
 800bfe0:	9306      	str	r3, [sp, #24]
 800bfe2:	4605      	mov	r5, r0
 800bfe4:	9b00      	ldr	r3, [sp, #0]
 800bfe6:	9802      	ldr	r0, [sp, #8]
 800bfe8:	4621      	mov	r1, r4
 800bfea:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800bfee:	f7ff fa89 	bl	800b504 <quorem>
 800bff2:	4603      	mov	r3, r0
 800bff4:	3330      	adds	r3, #48	@ 0x30
 800bff6:	9003      	str	r0, [sp, #12]
 800bff8:	4639      	mov	r1, r7
 800bffa:	9802      	ldr	r0, [sp, #8]
 800bffc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bffe:	f001 faeb 	bl	800d5d8 <__mcmp>
 800c002:	462a      	mov	r2, r5
 800c004:	9004      	str	r0, [sp, #16]
 800c006:	4621      	mov	r1, r4
 800c008:	4648      	mov	r0, r9
 800c00a:	f001 fb01 	bl	800d610 <__mdiff>
 800c00e:	68c2      	ldr	r2, [r0, #12]
 800c010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c012:	4606      	mov	r6, r0
 800c014:	bb02      	cbnz	r2, 800c058 <_dtoa_r+0xa40>
 800c016:	4601      	mov	r1, r0
 800c018:	9802      	ldr	r0, [sp, #8]
 800c01a:	f001 fadd 	bl	800d5d8 <__mcmp>
 800c01e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c020:	4602      	mov	r2, r0
 800c022:	4631      	mov	r1, r6
 800c024:	4648      	mov	r0, r9
 800c026:	920c      	str	r2, [sp, #48]	@ 0x30
 800c028:	9309      	str	r3, [sp, #36]	@ 0x24
 800c02a:	f001 f8a3 	bl	800d174 <_Bfree>
 800c02e:	9b07      	ldr	r3, [sp, #28]
 800c030:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c032:	9e00      	ldr	r6, [sp, #0]
 800c034:	ea42 0103 	orr.w	r1, r2, r3
 800c038:	9b06      	ldr	r3, [sp, #24]
 800c03a:	4319      	orrs	r1, r3
 800c03c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c03e:	d10d      	bne.n	800c05c <_dtoa_r+0xa44>
 800c040:	2b39      	cmp	r3, #57	@ 0x39
 800c042:	d027      	beq.n	800c094 <_dtoa_r+0xa7c>
 800c044:	9a04      	ldr	r2, [sp, #16]
 800c046:	2a00      	cmp	r2, #0
 800c048:	dd01      	ble.n	800c04e <_dtoa_r+0xa36>
 800c04a:	9b03      	ldr	r3, [sp, #12]
 800c04c:	3331      	adds	r3, #49	@ 0x31
 800c04e:	f88b 3000 	strb.w	r3, [fp]
 800c052:	e52e      	b.n	800bab2 <_dtoa_r+0x49a>
 800c054:	4628      	mov	r0, r5
 800c056:	e7b9      	b.n	800bfcc <_dtoa_r+0x9b4>
 800c058:	2201      	movs	r2, #1
 800c05a:	e7e2      	b.n	800c022 <_dtoa_r+0xa0a>
 800c05c:	9904      	ldr	r1, [sp, #16]
 800c05e:	2900      	cmp	r1, #0
 800c060:	db04      	blt.n	800c06c <_dtoa_r+0xa54>
 800c062:	9807      	ldr	r0, [sp, #28]
 800c064:	4301      	orrs	r1, r0
 800c066:	9806      	ldr	r0, [sp, #24]
 800c068:	4301      	orrs	r1, r0
 800c06a:	d120      	bne.n	800c0ae <_dtoa_r+0xa96>
 800c06c:	2a00      	cmp	r2, #0
 800c06e:	ddee      	ble.n	800c04e <_dtoa_r+0xa36>
 800c070:	9902      	ldr	r1, [sp, #8]
 800c072:	9300      	str	r3, [sp, #0]
 800c074:	2201      	movs	r2, #1
 800c076:	4648      	mov	r0, r9
 800c078:	f001 fa42 	bl	800d500 <__lshift>
 800c07c:	4621      	mov	r1, r4
 800c07e:	9002      	str	r0, [sp, #8]
 800c080:	f001 faaa 	bl	800d5d8 <__mcmp>
 800c084:	2800      	cmp	r0, #0
 800c086:	9b00      	ldr	r3, [sp, #0]
 800c088:	dc02      	bgt.n	800c090 <_dtoa_r+0xa78>
 800c08a:	d1e0      	bne.n	800c04e <_dtoa_r+0xa36>
 800c08c:	07da      	lsls	r2, r3, #31
 800c08e:	d5de      	bpl.n	800c04e <_dtoa_r+0xa36>
 800c090:	2b39      	cmp	r3, #57	@ 0x39
 800c092:	d1da      	bne.n	800c04a <_dtoa_r+0xa32>
 800c094:	2339      	movs	r3, #57	@ 0x39
 800c096:	f88b 3000 	strb.w	r3, [fp]
 800c09a:	4633      	mov	r3, r6
 800c09c:	461e      	mov	r6, r3
 800c09e:	3b01      	subs	r3, #1
 800c0a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c0a4:	2a39      	cmp	r2, #57	@ 0x39
 800c0a6:	d04e      	beq.n	800c146 <_dtoa_r+0xb2e>
 800c0a8:	3201      	adds	r2, #1
 800c0aa:	701a      	strb	r2, [r3, #0]
 800c0ac:	e501      	b.n	800bab2 <_dtoa_r+0x49a>
 800c0ae:	2a00      	cmp	r2, #0
 800c0b0:	dd03      	ble.n	800c0ba <_dtoa_r+0xaa2>
 800c0b2:	2b39      	cmp	r3, #57	@ 0x39
 800c0b4:	d0ee      	beq.n	800c094 <_dtoa_r+0xa7c>
 800c0b6:	3301      	adds	r3, #1
 800c0b8:	e7c9      	b.n	800c04e <_dtoa_r+0xa36>
 800c0ba:	9a00      	ldr	r2, [sp, #0]
 800c0bc:	9908      	ldr	r1, [sp, #32]
 800c0be:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c0c2:	428a      	cmp	r2, r1
 800c0c4:	d028      	beq.n	800c118 <_dtoa_r+0xb00>
 800c0c6:	9902      	ldr	r1, [sp, #8]
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	220a      	movs	r2, #10
 800c0cc:	4648      	mov	r0, r9
 800c0ce:	f001 f873 	bl	800d1b8 <__multadd>
 800c0d2:	42af      	cmp	r7, r5
 800c0d4:	9002      	str	r0, [sp, #8]
 800c0d6:	f04f 0300 	mov.w	r3, #0
 800c0da:	f04f 020a 	mov.w	r2, #10
 800c0de:	4639      	mov	r1, r7
 800c0e0:	4648      	mov	r0, r9
 800c0e2:	d107      	bne.n	800c0f4 <_dtoa_r+0xadc>
 800c0e4:	f001 f868 	bl	800d1b8 <__multadd>
 800c0e8:	4607      	mov	r7, r0
 800c0ea:	4605      	mov	r5, r0
 800c0ec:	9b00      	ldr	r3, [sp, #0]
 800c0ee:	3301      	adds	r3, #1
 800c0f0:	9300      	str	r3, [sp, #0]
 800c0f2:	e777      	b.n	800bfe4 <_dtoa_r+0x9cc>
 800c0f4:	f001 f860 	bl	800d1b8 <__multadd>
 800c0f8:	4629      	mov	r1, r5
 800c0fa:	4607      	mov	r7, r0
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	220a      	movs	r2, #10
 800c100:	4648      	mov	r0, r9
 800c102:	f001 f859 	bl	800d1b8 <__multadd>
 800c106:	4605      	mov	r5, r0
 800c108:	e7f0      	b.n	800c0ec <_dtoa_r+0xad4>
 800c10a:	f1bb 0f00 	cmp.w	fp, #0
 800c10e:	bfcc      	ite	gt
 800c110:	465e      	movgt	r6, fp
 800c112:	2601      	movle	r6, #1
 800c114:	4456      	add	r6, sl
 800c116:	2700      	movs	r7, #0
 800c118:	9902      	ldr	r1, [sp, #8]
 800c11a:	9300      	str	r3, [sp, #0]
 800c11c:	2201      	movs	r2, #1
 800c11e:	4648      	mov	r0, r9
 800c120:	f001 f9ee 	bl	800d500 <__lshift>
 800c124:	4621      	mov	r1, r4
 800c126:	9002      	str	r0, [sp, #8]
 800c128:	f001 fa56 	bl	800d5d8 <__mcmp>
 800c12c:	2800      	cmp	r0, #0
 800c12e:	dcb4      	bgt.n	800c09a <_dtoa_r+0xa82>
 800c130:	d102      	bne.n	800c138 <_dtoa_r+0xb20>
 800c132:	9b00      	ldr	r3, [sp, #0]
 800c134:	07db      	lsls	r3, r3, #31
 800c136:	d4b0      	bmi.n	800c09a <_dtoa_r+0xa82>
 800c138:	4633      	mov	r3, r6
 800c13a:	461e      	mov	r6, r3
 800c13c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c140:	2a30      	cmp	r2, #48	@ 0x30
 800c142:	d0fa      	beq.n	800c13a <_dtoa_r+0xb22>
 800c144:	e4b5      	b.n	800bab2 <_dtoa_r+0x49a>
 800c146:	459a      	cmp	sl, r3
 800c148:	d1a8      	bne.n	800c09c <_dtoa_r+0xa84>
 800c14a:	2331      	movs	r3, #49	@ 0x31
 800c14c:	f108 0801 	add.w	r8, r8, #1
 800c150:	f88a 3000 	strb.w	r3, [sl]
 800c154:	e4ad      	b.n	800bab2 <_dtoa_r+0x49a>
 800c156:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c158:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c1b4 <_dtoa_r+0xb9c>
 800c15c:	b11b      	cbz	r3, 800c166 <_dtoa_r+0xb4e>
 800c15e:	f10a 0308 	add.w	r3, sl, #8
 800c162:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c164:	6013      	str	r3, [r2, #0]
 800c166:	4650      	mov	r0, sl
 800c168:	b017      	add	sp, #92	@ 0x5c
 800c16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c16e:	9b07      	ldr	r3, [sp, #28]
 800c170:	2b01      	cmp	r3, #1
 800c172:	f77f ae2e 	ble.w	800bdd2 <_dtoa_r+0x7ba>
 800c176:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c178:	9308      	str	r3, [sp, #32]
 800c17a:	2001      	movs	r0, #1
 800c17c:	e64d      	b.n	800be1a <_dtoa_r+0x802>
 800c17e:	f1bb 0f00 	cmp.w	fp, #0
 800c182:	f77f aed9 	ble.w	800bf38 <_dtoa_r+0x920>
 800c186:	4656      	mov	r6, sl
 800c188:	9802      	ldr	r0, [sp, #8]
 800c18a:	4621      	mov	r1, r4
 800c18c:	f7ff f9ba 	bl	800b504 <quorem>
 800c190:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c194:	f806 3b01 	strb.w	r3, [r6], #1
 800c198:	eba6 020a 	sub.w	r2, r6, sl
 800c19c:	4593      	cmp	fp, r2
 800c19e:	ddb4      	ble.n	800c10a <_dtoa_r+0xaf2>
 800c1a0:	9902      	ldr	r1, [sp, #8]
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	220a      	movs	r2, #10
 800c1a6:	4648      	mov	r0, r9
 800c1a8:	f001 f806 	bl	800d1b8 <__multadd>
 800c1ac:	9002      	str	r0, [sp, #8]
 800c1ae:	e7eb      	b.n	800c188 <_dtoa_r+0xb70>
 800c1b0:	0800e312 	.word	0x0800e312
 800c1b4:	0800e296 	.word	0x0800e296

0800c1b8 <_free_r>:
 800c1b8:	b538      	push	{r3, r4, r5, lr}
 800c1ba:	4605      	mov	r5, r0
 800c1bc:	2900      	cmp	r1, #0
 800c1be:	d041      	beq.n	800c244 <_free_r+0x8c>
 800c1c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1c4:	1f0c      	subs	r4, r1, #4
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	bfb8      	it	lt
 800c1ca:	18e4      	addlt	r4, r4, r3
 800c1cc:	f000 ff86 	bl	800d0dc <__malloc_lock>
 800c1d0:	4a1d      	ldr	r2, [pc, #116]	@ (800c248 <_free_r+0x90>)
 800c1d2:	6813      	ldr	r3, [r2, #0]
 800c1d4:	b933      	cbnz	r3, 800c1e4 <_free_r+0x2c>
 800c1d6:	6063      	str	r3, [r4, #4]
 800c1d8:	6014      	str	r4, [r2, #0]
 800c1da:	4628      	mov	r0, r5
 800c1dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1e0:	f000 bf82 	b.w	800d0e8 <__malloc_unlock>
 800c1e4:	42a3      	cmp	r3, r4
 800c1e6:	d908      	bls.n	800c1fa <_free_r+0x42>
 800c1e8:	6820      	ldr	r0, [r4, #0]
 800c1ea:	1821      	adds	r1, r4, r0
 800c1ec:	428b      	cmp	r3, r1
 800c1ee:	bf01      	itttt	eq
 800c1f0:	6819      	ldreq	r1, [r3, #0]
 800c1f2:	685b      	ldreq	r3, [r3, #4]
 800c1f4:	1809      	addeq	r1, r1, r0
 800c1f6:	6021      	streq	r1, [r4, #0]
 800c1f8:	e7ed      	b.n	800c1d6 <_free_r+0x1e>
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	685b      	ldr	r3, [r3, #4]
 800c1fe:	b10b      	cbz	r3, 800c204 <_free_r+0x4c>
 800c200:	42a3      	cmp	r3, r4
 800c202:	d9fa      	bls.n	800c1fa <_free_r+0x42>
 800c204:	6811      	ldr	r1, [r2, #0]
 800c206:	1850      	adds	r0, r2, r1
 800c208:	42a0      	cmp	r0, r4
 800c20a:	d10b      	bne.n	800c224 <_free_r+0x6c>
 800c20c:	6820      	ldr	r0, [r4, #0]
 800c20e:	4401      	add	r1, r0
 800c210:	1850      	adds	r0, r2, r1
 800c212:	4283      	cmp	r3, r0
 800c214:	6011      	str	r1, [r2, #0]
 800c216:	d1e0      	bne.n	800c1da <_free_r+0x22>
 800c218:	6818      	ldr	r0, [r3, #0]
 800c21a:	685b      	ldr	r3, [r3, #4]
 800c21c:	6053      	str	r3, [r2, #4]
 800c21e:	4408      	add	r0, r1
 800c220:	6010      	str	r0, [r2, #0]
 800c222:	e7da      	b.n	800c1da <_free_r+0x22>
 800c224:	d902      	bls.n	800c22c <_free_r+0x74>
 800c226:	230c      	movs	r3, #12
 800c228:	602b      	str	r3, [r5, #0]
 800c22a:	e7d6      	b.n	800c1da <_free_r+0x22>
 800c22c:	6820      	ldr	r0, [r4, #0]
 800c22e:	1821      	adds	r1, r4, r0
 800c230:	428b      	cmp	r3, r1
 800c232:	bf04      	itt	eq
 800c234:	6819      	ldreq	r1, [r3, #0]
 800c236:	685b      	ldreq	r3, [r3, #4]
 800c238:	6063      	str	r3, [r4, #4]
 800c23a:	bf04      	itt	eq
 800c23c:	1809      	addeq	r1, r1, r0
 800c23e:	6021      	streq	r1, [r4, #0]
 800c240:	6054      	str	r4, [r2, #4]
 800c242:	e7ca      	b.n	800c1da <_free_r+0x22>
 800c244:	bd38      	pop	{r3, r4, r5, pc}
 800c246:	bf00      	nop
 800c248:	20040a34 	.word	0x20040a34

0800c24c <__ssputs_r>:
 800c24c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c250:	688e      	ldr	r6, [r1, #8]
 800c252:	461f      	mov	r7, r3
 800c254:	42be      	cmp	r6, r7
 800c256:	680b      	ldr	r3, [r1, #0]
 800c258:	4682      	mov	sl, r0
 800c25a:	460c      	mov	r4, r1
 800c25c:	4690      	mov	r8, r2
 800c25e:	d82d      	bhi.n	800c2bc <__ssputs_r+0x70>
 800c260:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c264:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c268:	d026      	beq.n	800c2b8 <__ssputs_r+0x6c>
 800c26a:	6965      	ldr	r5, [r4, #20]
 800c26c:	6909      	ldr	r1, [r1, #16]
 800c26e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c272:	eba3 0901 	sub.w	r9, r3, r1
 800c276:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c27a:	1c7b      	adds	r3, r7, #1
 800c27c:	444b      	add	r3, r9
 800c27e:	106d      	asrs	r5, r5, #1
 800c280:	429d      	cmp	r5, r3
 800c282:	bf38      	it	cc
 800c284:	461d      	movcc	r5, r3
 800c286:	0553      	lsls	r3, r2, #21
 800c288:	d527      	bpl.n	800c2da <__ssputs_r+0x8e>
 800c28a:	4629      	mov	r1, r5
 800c28c:	f000 fc72 	bl	800cb74 <_malloc_r>
 800c290:	4606      	mov	r6, r0
 800c292:	b360      	cbz	r0, 800c2ee <__ssputs_r+0xa2>
 800c294:	6921      	ldr	r1, [r4, #16]
 800c296:	464a      	mov	r2, r9
 800c298:	f001 fd3c 	bl	800dd14 <memcpy>
 800c29c:	89a3      	ldrh	r3, [r4, #12]
 800c29e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c2a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2a6:	81a3      	strh	r3, [r4, #12]
 800c2a8:	6126      	str	r6, [r4, #16]
 800c2aa:	6165      	str	r5, [r4, #20]
 800c2ac:	444e      	add	r6, r9
 800c2ae:	eba5 0509 	sub.w	r5, r5, r9
 800c2b2:	6026      	str	r6, [r4, #0]
 800c2b4:	60a5      	str	r5, [r4, #8]
 800c2b6:	463e      	mov	r6, r7
 800c2b8:	42be      	cmp	r6, r7
 800c2ba:	d900      	bls.n	800c2be <__ssputs_r+0x72>
 800c2bc:	463e      	mov	r6, r7
 800c2be:	6820      	ldr	r0, [r4, #0]
 800c2c0:	4632      	mov	r2, r6
 800c2c2:	4641      	mov	r1, r8
 800c2c4:	f001 fcda 	bl	800dc7c <memmove>
 800c2c8:	68a3      	ldr	r3, [r4, #8]
 800c2ca:	1b9b      	subs	r3, r3, r6
 800c2cc:	60a3      	str	r3, [r4, #8]
 800c2ce:	6823      	ldr	r3, [r4, #0]
 800c2d0:	4433      	add	r3, r6
 800c2d2:	6023      	str	r3, [r4, #0]
 800c2d4:	2000      	movs	r0, #0
 800c2d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2da:	462a      	mov	r2, r5
 800c2dc:	f001 fabe 	bl	800d85c <_realloc_r>
 800c2e0:	4606      	mov	r6, r0
 800c2e2:	2800      	cmp	r0, #0
 800c2e4:	d1e0      	bne.n	800c2a8 <__ssputs_r+0x5c>
 800c2e6:	6921      	ldr	r1, [r4, #16]
 800c2e8:	4650      	mov	r0, sl
 800c2ea:	f7ff ff65 	bl	800c1b8 <_free_r>
 800c2ee:	230c      	movs	r3, #12
 800c2f0:	f8ca 3000 	str.w	r3, [sl]
 800c2f4:	89a3      	ldrh	r3, [r4, #12]
 800c2f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2fa:	81a3      	strh	r3, [r4, #12]
 800c2fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c300:	e7e9      	b.n	800c2d6 <__ssputs_r+0x8a>
	...

0800c304 <_svfiprintf_r>:
 800c304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c308:	4698      	mov	r8, r3
 800c30a:	898b      	ldrh	r3, [r1, #12]
 800c30c:	061b      	lsls	r3, r3, #24
 800c30e:	b09d      	sub	sp, #116	@ 0x74
 800c310:	4607      	mov	r7, r0
 800c312:	460d      	mov	r5, r1
 800c314:	4614      	mov	r4, r2
 800c316:	d510      	bpl.n	800c33a <_svfiprintf_r+0x36>
 800c318:	690b      	ldr	r3, [r1, #16]
 800c31a:	b973      	cbnz	r3, 800c33a <_svfiprintf_r+0x36>
 800c31c:	2140      	movs	r1, #64	@ 0x40
 800c31e:	f000 fc29 	bl	800cb74 <_malloc_r>
 800c322:	6028      	str	r0, [r5, #0]
 800c324:	6128      	str	r0, [r5, #16]
 800c326:	b930      	cbnz	r0, 800c336 <_svfiprintf_r+0x32>
 800c328:	230c      	movs	r3, #12
 800c32a:	603b      	str	r3, [r7, #0]
 800c32c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c330:	b01d      	add	sp, #116	@ 0x74
 800c332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c336:	2340      	movs	r3, #64	@ 0x40
 800c338:	616b      	str	r3, [r5, #20]
 800c33a:	2300      	movs	r3, #0
 800c33c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c33e:	2320      	movs	r3, #32
 800c340:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c344:	f8cd 800c 	str.w	r8, [sp, #12]
 800c348:	2330      	movs	r3, #48	@ 0x30
 800c34a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c4e8 <_svfiprintf_r+0x1e4>
 800c34e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c352:	f04f 0901 	mov.w	r9, #1
 800c356:	4623      	mov	r3, r4
 800c358:	469a      	mov	sl, r3
 800c35a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c35e:	b10a      	cbz	r2, 800c364 <_svfiprintf_r+0x60>
 800c360:	2a25      	cmp	r2, #37	@ 0x25
 800c362:	d1f9      	bne.n	800c358 <_svfiprintf_r+0x54>
 800c364:	ebba 0b04 	subs.w	fp, sl, r4
 800c368:	d00b      	beq.n	800c382 <_svfiprintf_r+0x7e>
 800c36a:	465b      	mov	r3, fp
 800c36c:	4622      	mov	r2, r4
 800c36e:	4629      	mov	r1, r5
 800c370:	4638      	mov	r0, r7
 800c372:	f7ff ff6b 	bl	800c24c <__ssputs_r>
 800c376:	3001      	adds	r0, #1
 800c378:	f000 80a7 	beq.w	800c4ca <_svfiprintf_r+0x1c6>
 800c37c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c37e:	445a      	add	r2, fp
 800c380:	9209      	str	r2, [sp, #36]	@ 0x24
 800c382:	f89a 3000 	ldrb.w	r3, [sl]
 800c386:	2b00      	cmp	r3, #0
 800c388:	f000 809f 	beq.w	800c4ca <_svfiprintf_r+0x1c6>
 800c38c:	2300      	movs	r3, #0
 800c38e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c392:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c396:	f10a 0a01 	add.w	sl, sl, #1
 800c39a:	9304      	str	r3, [sp, #16]
 800c39c:	9307      	str	r3, [sp, #28]
 800c39e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3a2:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3a4:	4654      	mov	r4, sl
 800c3a6:	2205      	movs	r2, #5
 800c3a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3ac:	484e      	ldr	r0, [pc, #312]	@ (800c4e8 <_svfiprintf_r+0x1e4>)
 800c3ae:	f7f3 ff27 	bl	8000200 <memchr>
 800c3b2:	9a04      	ldr	r2, [sp, #16]
 800c3b4:	b9d8      	cbnz	r0, 800c3ee <_svfiprintf_r+0xea>
 800c3b6:	06d0      	lsls	r0, r2, #27
 800c3b8:	bf44      	itt	mi
 800c3ba:	2320      	movmi	r3, #32
 800c3bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3c0:	0711      	lsls	r1, r2, #28
 800c3c2:	bf44      	itt	mi
 800c3c4:	232b      	movmi	r3, #43	@ 0x2b
 800c3c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3ca:	f89a 3000 	ldrb.w	r3, [sl]
 800c3ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3d0:	d015      	beq.n	800c3fe <_svfiprintf_r+0xfa>
 800c3d2:	9a07      	ldr	r2, [sp, #28]
 800c3d4:	4654      	mov	r4, sl
 800c3d6:	2000      	movs	r0, #0
 800c3d8:	f04f 0c0a 	mov.w	ip, #10
 800c3dc:	4621      	mov	r1, r4
 800c3de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3e2:	3b30      	subs	r3, #48	@ 0x30
 800c3e4:	2b09      	cmp	r3, #9
 800c3e6:	d94b      	bls.n	800c480 <_svfiprintf_r+0x17c>
 800c3e8:	b1b0      	cbz	r0, 800c418 <_svfiprintf_r+0x114>
 800c3ea:	9207      	str	r2, [sp, #28]
 800c3ec:	e014      	b.n	800c418 <_svfiprintf_r+0x114>
 800c3ee:	eba0 0308 	sub.w	r3, r0, r8
 800c3f2:	fa09 f303 	lsl.w	r3, r9, r3
 800c3f6:	4313      	orrs	r3, r2
 800c3f8:	9304      	str	r3, [sp, #16]
 800c3fa:	46a2      	mov	sl, r4
 800c3fc:	e7d2      	b.n	800c3a4 <_svfiprintf_r+0xa0>
 800c3fe:	9b03      	ldr	r3, [sp, #12]
 800c400:	1d19      	adds	r1, r3, #4
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	9103      	str	r1, [sp, #12]
 800c406:	2b00      	cmp	r3, #0
 800c408:	bfbb      	ittet	lt
 800c40a:	425b      	neglt	r3, r3
 800c40c:	f042 0202 	orrlt.w	r2, r2, #2
 800c410:	9307      	strge	r3, [sp, #28]
 800c412:	9307      	strlt	r3, [sp, #28]
 800c414:	bfb8      	it	lt
 800c416:	9204      	strlt	r2, [sp, #16]
 800c418:	7823      	ldrb	r3, [r4, #0]
 800c41a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c41c:	d10a      	bne.n	800c434 <_svfiprintf_r+0x130>
 800c41e:	7863      	ldrb	r3, [r4, #1]
 800c420:	2b2a      	cmp	r3, #42	@ 0x2a
 800c422:	d132      	bne.n	800c48a <_svfiprintf_r+0x186>
 800c424:	9b03      	ldr	r3, [sp, #12]
 800c426:	1d1a      	adds	r2, r3, #4
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	9203      	str	r2, [sp, #12]
 800c42c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c430:	3402      	adds	r4, #2
 800c432:	9305      	str	r3, [sp, #20]
 800c434:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c4f8 <_svfiprintf_r+0x1f4>
 800c438:	7821      	ldrb	r1, [r4, #0]
 800c43a:	2203      	movs	r2, #3
 800c43c:	4650      	mov	r0, sl
 800c43e:	f7f3 fedf 	bl	8000200 <memchr>
 800c442:	b138      	cbz	r0, 800c454 <_svfiprintf_r+0x150>
 800c444:	9b04      	ldr	r3, [sp, #16]
 800c446:	eba0 000a 	sub.w	r0, r0, sl
 800c44a:	2240      	movs	r2, #64	@ 0x40
 800c44c:	4082      	lsls	r2, r0
 800c44e:	4313      	orrs	r3, r2
 800c450:	3401      	adds	r4, #1
 800c452:	9304      	str	r3, [sp, #16]
 800c454:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c458:	4824      	ldr	r0, [pc, #144]	@ (800c4ec <_svfiprintf_r+0x1e8>)
 800c45a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c45e:	2206      	movs	r2, #6
 800c460:	f7f3 fece 	bl	8000200 <memchr>
 800c464:	2800      	cmp	r0, #0
 800c466:	d036      	beq.n	800c4d6 <_svfiprintf_r+0x1d2>
 800c468:	4b21      	ldr	r3, [pc, #132]	@ (800c4f0 <_svfiprintf_r+0x1ec>)
 800c46a:	bb1b      	cbnz	r3, 800c4b4 <_svfiprintf_r+0x1b0>
 800c46c:	9b03      	ldr	r3, [sp, #12]
 800c46e:	3307      	adds	r3, #7
 800c470:	f023 0307 	bic.w	r3, r3, #7
 800c474:	3308      	adds	r3, #8
 800c476:	9303      	str	r3, [sp, #12]
 800c478:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c47a:	4433      	add	r3, r6
 800c47c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c47e:	e76a      	b.n	800c356 <_svfiprintf_r+0x52>
 800c480:	fb0c 3202 	mla	r2, ip, r2, r3
 800c484:	460c      	mov	r4, r1
 800c486:	2001      	movs	r0, #1
 800c488:	e7a8      	b.n	800c3dc <_svfiprintf_r+0xd8>
 800c48a:	2300      	movs	r3, #0
 800c48c:	3401      	adds	r4, #1
 800c48e:	9305      	str	r3, [sp, #20]
 800c490:	4619      	mov	r1, r3
 800c492:	f04f 0c0a 	mov.w	ip, #10
 800c496:	4620      	mov	r0, r4
 800c498:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c49c:	3a30      	subs	r2, #48	@ 0x30
 800c49e:	2a09      	cmp	r2, #9
 800c4a0:	d903      	bls.n	800c4aa <_svfiprintf_r+0x1a6>
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d0c6      	beq.n	800c434 <_svfiprintf_r+0x130>
 800c4a6:	9105      	str	r1, [sp, #20]
 800c4a8:	e7c4      	b.n	800c434 <_svfiprintf_r+0x130>
 800c4aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4ae:	4604      	mov	r4, r0
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	e7f0      	b.n	800c496 <_svfiprintf_r+0x192>
 800c4b4:	ab03      	add	r3, sp, #12
 800c4b6:	9300      	str	r3, [sp, #0]
 800c4b8:	462a      	mov	r2, r5
 800c4ba:	4b0e      	ldr	r3, [pc, #56]	@ (800c4f4 <_svfiprintf_r+0x1f0>)
 800c4bc:	a904      	add	r1, sp, #16
 800c4be:	4638      	mov	r0, r7
 800c4c0:	f7fe f9d4 	bl	800a86c <_printf_float>
 800c4c4:	1c42      	adds	r2, r0, #1
 800c4c6:	4606      	mov	r6, r0
 800c4c8:	d1d6      	bne.n	800c478 <_svfiprintf_r+0x174>
 800c4ca:	89ab      	ldrh	r3, [r5, #12]
 800c4cc:	065b      	lsls	r3, r3, #25
 800c4ce:	f53f af2d 	bmi.w	800c32c <_svfiprintf_r+0x28>
 800c4d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4d4:	e72c      	b.n	800c330 <_svfiprintf_r+0x2c>
 800c4d6:	ab03      	add	r3, sp, #12
 800c4d8:	9300      	str	r3, [sp, #0]
 800c4da:	462a      	mov	r2, r5
 800c4dc:	4b05      	ldr	r3, [pc, #20]	@ (800c4f4 <_svfiprintf_r+0x1f0>)
 800c4de:	a904      	add	r1, sp, #16
 800c4e0:	4638      	mov	r0, r7
 800c4e2:	f7fe fc5b 	bl	800ad9c <_printf_i>
 800c4e6:	e7ed      	b.n	800c4c4 <_svfiprintf_r+0x1c0>
 800c4e8:	0800e323 	.word	0x0800e323
 800c4ec:	0800e32d 	.word	0x0800e32d
 800c4f0:	0800a86d 	.word	0x0800a86d
 800c4f4:	0800c24d 	.word	0x0800c24d
 800c4f8:	0800e329 	.word	0x0800e329

0800c4fc <_sungetc_r>:
 800c4fc:	b538      	push	{r3, r4, r5, lr}
 800c4fe:	1c4b      	adds	r3, r1, #1
 800c500:	4614      	mov	r4, r2
 800c502:	d103      	bne.n	800c50c <_sungetc_r+0x10>
 800c504:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800c508:	4628      	mov	r0, r5
 800c50a:	bd38      	pop	{r3, r4, r5, pc}
 800c50c:	8993      	ldrh	r3, [r2, #12]
 800c50e:	f023 0320 	bic.w	r3, r3, #32
 800c512:	8193      	strh	r3, [r2, #12]
 800c514:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c516:	6852      	ldr	r2, [r2, #4]
 800c518:	b2cd      	uxtb	r5, r1
 800c51a:	b18b      	cbz	r3, 800c540 <_sungetc_r+0x44>
 800c51c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c51e:	4293      	cmp	r3, r2
 800c520:	dd08      	ble.n	800c534 <_sungetc_r+0x38>
 800c522:	6823      	ldr	r3, [r4, #0]
 800c524:	1e5a      	subs	r2, r3, #1
 800c526:	6022      	str	r2, [r4, #0]
 800c528:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c52c:	6863      	ldr	r3, [r4, #4]
 800c52e:	3301      	adds	r3, #1
 800c530:	6063      	str	r3, [r4, #4]
 800c532:	e7e9      	b.n	800c508 <_sungetc_r+0xc>
 800c534:	4621      	mov	r1, r4
 800c536:	f001 f957 	bl	800d7e8 <__submore>
 800c53a:	2800      	cmp	r0, #0
 800c53c:	d0f1      	beq.n	800c522 <_sungetc_r+0x26>
 800c53e:	e7e1      	b.n	800c504 <_sungetc_r+0x8>
 800c540:	6921      	ldr	r1, [r4, #16]
 800c542:	6823      	ldr	r3, [r4, #0]
 800c544:	b151      	cbz	r1, 800c55c <_sungetc_r+0x60>
 800c546:	4299      	cmp	r1, r3
 800c548:	d208      	bcs.n	800c55c <_sungetc_r+0x60>
 800c54a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c54e:	42a9      	cmp	r1, r5
 800c550:	d104      	bne.n	800c55c <_sungetc_r+0x60>
 800c552:	3b01      	subs	r3, #1
 800c554:	3201      	adds	r2, #1
 800c556:	6023      	str	r3, [r4, #0]
 800c558:	6062      	str	r2, [r4, #4]
 800c55a:	e7d5      	b.n	800c508 <_sungetc_r+0xc>
 800c55c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800c560:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c564:	6363      	str	r3, [r4, #52]	@ 0x34
 800c566:	2303      	movs	r3, #3
 800c568:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c56a:	4623      	mov	r3, r4
 800c56c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c570:	6023      	str	r3, [r4, #0]
 800c572:	2301      	movs	r3, #1
 800c574:	e7dc      	b.n	800c530 <_sungetc_r+0x34>

0800c576 <__ssrefill_r>:
 800c576:	b510      	push	{r4, lr}
 800c578:	460c      	mov	r4, r1
 800c57a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c57c:	b169      	cbz	r1, 800c59a <__ssrefill_r+0x24>
 800c57e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c582:	4299      	cmp	r1, r3
 800c584:	d001      	beq.n	800c58a <__ssrefill_r+0x14>
 800c586:	f7ff fe17 	bl	800c1b8 <_free_r>
 800c58a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c58c:	6063      	str	r3, [r4, #4]
 800c58e:	2000      	movs	r0, #0
 800c590:	6360      	str	r0, [r4, #52]	@ 0x34
 800c592:	b113      	cbz	r3, 800c59a <__ssrefill_r+0x24>
 800c594:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c596:	6023      	str	r3, [r4, #0]
 800c598:	bd10      	pop	{r4, pc}
 800c59a:	6923      	ldr	r3, [r4, #16]
 800c59c:	6023      	str	r3, [r4, #0]
 800c59e:	2300      	movs	r3, #0
 800c5a0:	6063      	str	r3, [r4, #4]
 800c5a2:	89a3      	ldrh	r3, [r4, #12]
 800c5a4:	f043 0320 	orr.w	r3, r3, #32
 800c5a8:	81a3      	strh	r3, [r4, #12]
 800c5aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c5ae:	e7f3      	b.n	800c598 <__ssrefill_r+0x22>

0800c5b0 <__ssvfiscanf_r>:
 800c5b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5b4:	460c      	mov	r4, r1
 800c5b6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800c5ba:	2100      	movs	r1, #0
 800c5bc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800c5c0:	49a6      	ldr	r1, [pc, #664]	@ (800c85c <__ssvfiscanf_r+0x2ac>)
 800c5c2:	91a0      	str	r1, [sp, #640]	@ 0x280
 800c5c4:	f10d 0804 	add.w	r8, sp, #4
 800c5c8:	49a5      	ldr	r1, [pc, #660]	@ (800c860 <__ssvfiscanf_r+0x2b0>)
 800c5ca:	4fa6      	ldr	r7, [pc, #664]	@ (800c864 <__ssvfiscanf_r+0x2b4>)
 800c5cc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800c5d0:	4606      	mov	r6, r0
 800c5d2:	91a1      	str	r1, [sp, #644]	@ 0x284
 800c5d4:	9300      	str	r3, [sp, #0]
 800c5d6:	f892 9000 	ldrb.w	r9, [r2]
 800c5da:	f1b9 0f00 	cmp.w	r9, #0
 800c5de:	f000 8158 	beq.w	800c892 <__ssvfiscanf_r+0x2e2>
 800c5e2:	f817 3009 	ldrb.w	r3, [r7, r9]
 800c5e6:	f013 0308 	ands.w	r3, r3, #8
 800c5ea:	f102 0501 	add.w	r5, r2, #1
 800c5ee:	d019      	beq.n	800c624 <__ssvfiscanf_r+0x74>
 800c5f0:	6863      	ldr	r3, [r4, #4]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	dd0f      	ble.n	800c616 <__ssvfiscanf_r+0x66>
 800c5f6:	6823      	ldr	r3, [r4, #0]
 800c5f8:	781a      	ldrb	r2, [r3, #0]
 800c5fa:	5cba      	ldrb	r2, [r7, r2]
 800c5fc:	0712      	lsls	r2, r2, #28
 800c5fe:	d401      	bmi.n	800c604 <__ssvfiscanf_r+0x54>
 800c600:	462a      	mov	r2, r5
 800c602:	e7e8      	b.n	800c5d6 <__ssvfiscanf_r+0x26>
 800c604:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c606:	3201      	adds	r2, #1
 800c608:	9245      	str	r2, [sp, #276]	@ 0x114
 800c60a:	6862      	ldr	r2, [r4, #4]
 800c60c:	3301      	adds	r3, #1
 800c60e:	3a01      	subs	r2, #1
 800c610:	6062      	str	r2, [r4, #4]
 800c612:	6023      	str	r3, [r4, #0]
 800c614:	e7ec      	b.n	800c5f0 <__ssvfiscanf_r+0x40>
 800c616:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c618:	4621      	mov	r1, r4
 800c61a:	4630      	mov	r0, r6
 800c61c:	4798      	blx	r3
 800c61e:	2800      	cmp	r0, #0
 800c620:	d0e9      	beq.n	800c5f6 <__ssvfiscanf_r+0x46>
 800c622:	e7ed      	b.n	800c600 <__ssvfiscanf_r+0x50>
 800c624:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800c628:	f040 8085 	bne.w	800c736 <__ssvfiscanf_r+0x186>
 800c62c:	9341      	str	r3, [sp, #260]	@ 0x104
 800c62e:	9343      	str	r3, [sp, #268]	@ 0x10c
 800c630:	7853      	ldrb	r3, [r2, #1]
 800c632:	2b2a      	cmp	r3, #42	@ 0x2a
 800c634:	bf02      	ittt	eq
 800c636:	2310      	moveq	r3, #16
 800c638:	1c95      	addeq	r5, r2, #2
 800c63a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800c63c:	220a      	movs	r2, #10
 800c63e:	46aa      	mov	sl, r5
 800c640:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c644:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800c648:	2b09      	cmp	r3, #9
 800c64a:	d91e      	bls.n	800c68a <__ssvfiscanf_r+0xda>
 800c64c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800c868 <__ssvfiscanf_r+0x2b8>
 800c650:	2203      	movs	r2, #3
 800c652:	4658      	mov	r0, fp
 800c654:	f7f3 fdd4 	bl	8000200 <memchr>
 800c658:	b138      	cbz	r0, 800c66a <__ssvfiscanf_r+0xba>
 800c65a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c65c:	eba0 000b 	sub.w	r0, r0, fp
 800c660:	2301      	movs	r3, #1
 800c662:	4083      	lsls	r3, r0
 800c664:	4313      	orrs	r3, r2
 800c666:	9341      	str	r3, [sp, #260]	@ 0x104
 800c668:	4655      	mov	r5, sl
 800c66a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c66e:	2b78      	cmp	r3, #120	@ 0x78
 800c670:	d806      	bhi.n	800c680 <__ssvfiscanf_r+0xd0>
 800c672:	2b57      	cmp	r3, #87	@ 0x57
 800c674:	d810      	bhi.n	800c698 <__ssvfiscanf_r+0xe8>
 800c676:	2b25      	cmp	r3, #37	@ 0x25
 800c678:	d05d      	beq.n	800c736 <__ssvfiscanf_r+0x186>
 800c67a:	d857      	bhi.n	800c72c <__ssvfiscanf_r+0x17c>
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d075      	beq.n	800c76c <__ssvfiscanf_r+0x1bc>
 800c680:	2303      	movs	r3, #3
 800c682:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c684:	230a      	movs	r3, #10
 800c686:	9342      	str	r3, [sp, #264]	@ 0x108
 800c688:	e088      	b.n	800c79c <__ssvfiscanf_r+0x1ec>
 800c68a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800c68c:	fb02 1103 	mla	r1, r2, r3, r1
 800c690:	3930      	subs	r1, #48	@ 0x30
 800c692:	9143      	str	r1, [sp, #268]	@ 0x10c
 800c694:	4655      	mov	r5, sl
 800c696:	e7d2      	b.n	800c63e <__ssvfiscanf_r+0x8e>
 800c698:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800c69c:	2a20      	cmp	r2, #32
 800c69e:	d8ef      	bhi.n	800c680 <__ssvfiscanf_r+0xd0>
 800c6a0:	a101      	add	r1, pc, #4	@ (adr r1, 800c6a8 <__ssvfiscanf_r+0xf8>)
 800c6a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c6a6:	bf00      	nop
 800c6a8:	0800c77b 	.word	0x0800c77b
 800c6ac:	0800c681 	.word	0x0800c681
 800c6b0:	0800c681 	.word	0x0800c681
 800c6b4:	0800c7d5 	.word	0x0800c7d5
 800c6b8:	0800c681 	.word	0x0800c681
 800c6bc:	0800c681 	.word	0x0800c681
 800c6c0:	0800c681 	.word	0x0800c681
 800c6c4:	0800c681 	.word	0x0800c681
 800c6c8:	0800c681 	.word	0x0800c681
 800c6cc:	0800c681 	.word	0x0800c681
 800c6d0:	0800c681 	.word	0x0800c681
 800c6d4:	0800c7eb 	.word	0x0800c7eb
 800c6d8:	0800c7d1 	.word	0x0800c7d1
 800c6dc:	0800c733 	.word	0x0800c733
 800c6e0:	0800c733 	.word	0x0800c733
 800c6e4:	0800c733 	.word	0x0800c733
 800c6e8:	0800c681 	.word	0x0800c681
 800c6ec:	0800c78d 	.word	0x0800c78d
 800c6f0:	0800c681 	.word	0x0800c681
 800c6f4:	0800c681 	.word	0x0800c681
 800c6f8:	0800c681 	.word	0x0800c681
 800c6fc:	0800c681 	.word	0x0800c681
 800c700:	0800c7fb 	.word	0x0800c7fb
 800c704:	0800c795 	.word	0x0800c795
 800c708:	0800c773 	.word	0x0800c773
 800c70c:	0800c681 	.word	0x0800c681
 800c710:	0800c681 	.word	0x0800c681
 800c714:	0800c7f7 	.word	0x0800c7f7
 800c718:	0800c681 	.word	0x0800c681
 800c71c:	0800c7d1 	.word	0x0800c7d1
 800c720:	0800c681 	.word	0x0800c681
 800c724:	0800c681 	.word	0x0800c681
 800c728:	0800c77b 	.word	0x0800c77b
 800c72c:	3b45      	subs	r3, #69	@ 0x45
 800c72e:	2b02      	cmp	r3, #2
 800c730:	d8a6      	bhi.n	800c680 <__ssvfiscanf_r+0xd0>
 800c732:	2305      	movs	r3, #5
 800c734:	e031      	b.n	800c79a <__ssvfiscanf_r+0x1ea>
 800c736:	6863      	ldr	r3, [r4, #4]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	dd0d      	ble.n	800c758 <__ssvfiscanf_r+0x1a8>
 800c73c:	6823      	ldr	r3, [r4, #0]
 800c73e:	781a      	ldrb	r2, [r3, #0]
 800c740:	454a      	cmp	r2, r9
 800c742:	f040 80a6 	bne.w	800c892 <__ssvfiscanf_r+0x2e2>
 800c746:	3301      	adds	r3, #1
 800c748:	6862      	ldr	r2, [r4, #4]
 800c74a:	6023      	str	r3, [r4, #0]
 800c74c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c74e:	3a01      	subs	r2, #1
 800c750:	3301      	adds	r3, #1
 800c752:	6062      	str	r2, [r4, #4]
 800c754:	9345      	str	r3, [sp, #276]	@ 0x114
 800c756:	e753      	b.n	800c600 <__ssvfiscanf_r+0x50>
 800c758:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c75a:	4621      	mov	r1, r4
 800c75c:	4630      	mov	r0, r6
 800c75e:	4798      	blx	r3
 800c760:	2800      	cmp	r0, #0
 800c762:	d0eb      	beq.n	800c73c <__ssvfiscanf_r+0x18c>
 800c764:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c766:	2800      	cmp	r0, #0
 800c768:	f040 808b 	bne.w	800c882 <__ssvfiscanf_r+0x2d2>
 800c76c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c770:	e08b      	b.n	800c88a <__ssvfiscanf_r+0x2da>
 800c772:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c774:	f042 0220 	orr.w	r2, r2, #32
 800c778:	9241      	str	r2, [sp, #260]	@ 0x104
 800c77a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c77c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c780:	9241      	str	r2, [sp, #260]	@ 0x104
 800c782:	2210      	movs	r2, #16
 800c784:	2b6e      	cmp	r3, #110	@ 0x6e
 800c786:	9242      	str	r2, [sp, #264]	@ 0x108
 800c788:	d902      	bls.n	800c790 <__ssvfiscanf_r+0x1e0>
 800c78a:	e005      	b.n	800c798 <__ssvfiscanf_r+0x1e8>
 800c78c:	2300      	movs	r3, #0
 800c78e:	9342      	str	r3, [sp, #264]	@ 0x108
 800c790:	2303      	movs	r3, #3
 800c792:	e002      	b.n	800c79a <__ssvfiscanf_r+0x1ea>
 800c794:	2308      	movs	r3, #8
 800c796:	9342      	str	r3, [sp, #264]	@ 0x108
 800c798:	2304      	movs	r3, #4
 800c79a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c79c:	6863      	ldr	r3, [r4, #4]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	dd39      	ble.n	800c816 <__ssvfiscanf_r+0x266>
 800c7a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c7a4:	0659      	lsls	r1, r3, #25
 800c7a6:	d404      	bmi.n	800c7b2 <__ssvfiscanf_r+0x202>
 800c7a8:	6823      	ldr	r3, [r4, #0]
 800c7aa:	781a      	ldrb	r2, [r3, #0]
 800c7ac:	5cba      	ldrb	r2, [r7, r2]
 800c7ae:	0712      	lsls	r2, r2, #28
 800c7b0:	d438      	bmi.n	800c824 <__ssvfiscanf_r+0x274>
 800c7b2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c7b4:	2b02      	cmp	r3, #2
 800c7b6:	dc47      	bgt.n	800c848 <__ssvfiscanf_r+0x298>
 800c7b8:	466b      	mov	r3, sp
 800c7ba:	4622      	mov	r2, r4
 800c7bc:	a941      	add	r1, sp, #260	@ 0x104
 800c7be:	4630      	mov	r0, r6
 800c7c0:	f000 fa58 	bl	800cc74 <_scanf_chars>
 800c7c4:	2801      	cmp	r0, #1
 800c7c6:	d064      	beq.n	800c892 <__ssvfiscanf_r+0x2e2>
 800c7c8:	2802      	cmp	r0, #2
 800c7ca:	f47f af19 	bne.w	800c600 <__ssvfiscanf_r+0x50>
 800c7ce:	e7c9      	b.n	800c764 <__ssvfiscanf_r+0x1b4>
 800c7d0:	220a      	movs	r2, #10
 800c7d2:	e7d7      	b.n	800c784 <__ssvfiscanf_r+0x1d4>
 800c7d4:	4629      	mov	r1, r5
 800c7d6:	4640      	mov	r0, r8
 800c7d8:	f000 fb9a 	bl	800cf10 <__sccl>
 800c7dc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c7de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7e2:	9341      	str	r3, [sp, #260]	@ 0x104
 800c7e4:	4605      	mov	r5, r0
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	e7d7      	b.n	800c79a <__ssvfiscanf_r+0x1ea>
 800c7ea:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c7ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7f0:	9341      	str	r3, [sp, #260]	@ 0x104
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	e7d1      	b.n	800c79a <__ssvfiscanf_r+0x1ea>
 800c7f6:	2302      	movs	r3, #2
 800c7f8:	e7cf      	b.n	800c79a <__ssvfiscanf_r+0x1ea>
 800c7fa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c7fc:	06c3      	lsls	r3, r0, #27
 800c7fe:	f53f aeff 	bmi.w	800c600 <__ssvfiscanf_r+0x50>
 800c802:	9b00      	ldr	r3, [sp, #0]
 800c804:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c806:	1d19      	adds	r1, r3, #4
 800c808:	9100      	str	r1, [sp, #0]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	07c0      	lsls	r0, r0, #31
 800c80e:	bf4c      	ite	mi
 800c810:	801a      	strhmi	r2, [r3, #0]
 800c812:	601a      	strpl	r2, [r3, #0]
 800c814:	e6f4      	b.n	800c600 <__ssvfiscanf_r+0x50>
 800c816:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c818:	4621      	mov	r1, r4
 800c81a:	4630      	mov	r0, r6
 800c81c:	4798      	blx	r3
 800c81e:	2800      	cmp	r0, #0
 800c820:	d0bf      	beq.n	800c7a2 <__ssvfiscanf_r+0x1f2>
 800c822:	e79f      	b.n	800c764 <__ssvfiscanf_r+0x1b4>
 800c824:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c826:	3201      	adds	r2, #1
 800c828:	9245      	str	r2, [sp, #276]	@ 0x114
 800c82a:	6862      	ldr	r2, [r4, #4]
 800c82c:	3a01      	subs	r2, #1
 800c82e:	2a00      	cmp	r2, #0
 800c830:	6062      	str	r2, [r4, #4]
 800c832:	dd02      	ble.n	800c83a <__ssvfiscanf_r+0x28a>
 800c834:	3301      	adds	r3, #1
 800c836:	6023      	str	r3, [r4, #0]
 800c838:	e7b6      	b.n	800c7a8 <__ssvfiscanf_r+0x1f8>
 800c83a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c83c:	4621      	mov	r1, r4
 800c83e:	4630      	mov	r0, r6
 800c840:	4798      	blx	r3
 800c842:	2800      	cmp	r0, #0
 800c844:	d0b0      	beq.n	800c7a8 <__ssvfiscanf_r+0x1f8>
 800c846:	e78d      	b.n	800c764 <__ssvfiscanf_r+0x1b4>
 800c848:	2b04      	cmp	r3, #4
 800c84a:	dc0f      	bgt.n	800c86c <__ssvfiscanf_r+0x2bc>
 800c84c:	466b      	mov	r3, sp
 800c84e:	4622      	mov	r2, r4
 800c850:	a941      	add	r1, sp, #260	@ 0x104
 800c852:	4630      	mov	r0, r6
 800c854:	f000 fa68 	bl	800cd28 <_scanf_i>
 800c858:	e7b4      	b.n	800c7c4 <__ssvfiscanf_r+0x214>
 800c85a:	bf00      	nop
 800c85c:	0800c4fd 	.word	0x0800c4fd
 800c860:	0800c577 	.word	0x0800c577
 800c864:	0800e4f1 	.word	0x0800e4f1
 800c868:	0800e329 	.word	0x0800e329
 800c86c:	4b0a      	ldr	r3, [pc, #40]	@ (800c898 <__ssvfiscanf_r+0x2e8>)
 800c86e:	2b00      	cmp	r3, #0
 800c870:	f43f aec6 	beq.w	800c600 <__ssvfiscanf_r+0x50>
 800c874:	466b      	mov	r3, sp
 800c876:	4622      	mov	r2, r4
 800c878:	a941      	add	r1, sp, #260	@ 0x104
 800c87a:	4630      	mov	r0, r6
 800c87c:	f3af 8000 	nop.w
 800c880:	e7a0      	b.n	800c7c4 <__ssvfiscanf_r+0x214>
 800c882:	89a3      	ldrh	r3, [r4, #12]
 800c884:	065b      	lsls	r3, r3, #25
 800c886:	f53f af71 	bmi.w	800c76c <__ssvfiscanf_r+0x1bc>
 800c88a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800c88e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c892:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c894:	e7f9      	b.n	800c88a <__ssvfiscanf_r+0x2da>
 800c896:	bf00      	nop
 800c898:	00000000 	.word	0x00000000

0800c89c <__sfputc_r>:
 800c89c:	6893      	ldr	r3, [r2, #8]
 800c89e:	3b01      	subs	r3, #1
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	b410      	push	{r4}
 800c8a4:	6093      	str	r3, [r2, #8]
 800c8a6:	da08      	bge.n	800c8ba <__sfputc_r+0x1e>
 800c8a8:	6994      	ldr	r4, [r2, #24]
 800c8aa:	42a3      	cmp	r3, r4
 800c8ac:	db01      	blt.n	800c8b2 <__sfputc_r+0x16>
 800c8ae:	290a      	cmp	r1, #10
 800c8b0:	d103      	bne.n	800c8ba <__sfputc_r+0x1e>
 800c8b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8b6:	f000 bfff 	b.w	800d8b8 <__swbuf_r>
 800c8ba:	6813      	ldr	r3, [r2, #0]
 800c8bc:	1c58      	adds	r0, r3, #1
 800c8be:	6010      	str	r0, [r2, #0]
 800c8c0:	7019      	strb	r1, [r3, #0]
 800c8c2:	4608      	mov	r0, r1
 800c8c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8c8:	4770      	bx	lr

0800c8ca <__sfputs_r>:
 800c8ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8cc:	4606      	mov	r6, r0
 800c8ce:	460f      	mov	r7, r1
 800c8d0:	4614      	mov	r4, r2
 800c8d2:	18d5      	adds	r5, r2, r3
 800c8d4:	42ac      	cmp	r4, r5
 800c8d6:	d101      	bne.n	800c8dc <__sfputs_r+0x12>
 800c8d8:	2000      	movs	r0, #0
 800c8da:	e007      	b.n	800c8ec <__sfputs_r+0x22>
 800c8dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8e0:	463a      	mov	r2, r7
 800c8e2:	4630      	mov	r0, r6
 800c8e4:	f7ff ffda 	bl	800c89c <__sfputc_r>
 800c8e8:	1c43      	adds	r3, r0, #1
 800c8ea:	d1f3      	bne.n	800c8d4 <__sfputs_r+0xa>
 800c8ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c8f0 <_vfiprintf_r>:
 800c8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8f4:	460d      	mov	r5, r1
 800c8f6:	b09d      	sub	sp, #116	@ 0x74
 800c8f8:	4614      	mov	r4, r2
 800c8fa:	4698      	mov	r8, r3
 800c8fc:	4606      	mov	r6, r0
 800c8fe:	b118      	cbz	r0, 800c908 <_vfiprintf_r+0x18>
 800c900:	6a03      	ldr	r3, [r0, #32]
 800c902:	b90b      	cbnz	r3, 800c908 <_vfiprintf_r+0x18>
 800c904:	f7fe fc9c 	bl	800b240 <__sinit>
 800c908:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c90a:	07d9      	lsls	r1, r3, #31
 800c90c:	d405      	bmi.n	800c91a <_vfiprintf_r+0x2a>
 800c90e:	89ab      	ldrh	r3, [r5, #12]
 800c910:	059a      	lsls	r2, r3, #22
 800c912:	d402      	bmi.n	800c91a <_vfiprintf_r+0x2a>
 800c914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c916:	f7fe fdde 	bl	800b4d6 <__retarget_lock_acquire_recursive>
 800c91a:	89ab      	ldrh	r3, [r5, #12]
 800c91c:	071b      	lsls	r3, r3, #28
 800c91e:	d501      	bpl.n	800c924 <_vfiprintf_r+0x34>
 800c920:	692b      	ldr	r3, [r5, #16]
 800c922:	b99b      	cbnz	r3, 800c94c <_vfiprintf_r+0x5c>
 800c924:	4629      	mov	r1, r5
 800c926:	4630      	mov	r0, r6
 800c928:	f001 f8f0 	bl	800db0c <__swsetup_r>
 800c92c:	b170      	cbz	r0, 800c94c <_vfiprintf_r+0x5c>
 800c92e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c930:	07dc      	lsls	r4, r3, #31
 800c932:	d504      	bpl.n	800c93e <_vfiprintf_r+0x4e>
 800c934:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c938:	b01d      	add	sp, #116	@ 0x74
 800c93a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c93e:	89ab      	ldrh	r3, [r5, #12]
 800c940:	0598      	lsls	r0, r3, #22
 800c942:	d4f7      	bmi.n	800c934 <_vfiprintf_r+0x44>
 800c944:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c946:	f7fe fdc7 	bl	800b4d8 <__retarget_lock_release_recursive>
 800c94a:	e7f3      	b.n	800c934 <_vfiprintf_r+0x44>
 800c94c:	2300      	movs	r3, #0
 800c94e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c950:	2320      	movs	r3, #32
 800c952:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c956:	f8cd 800c 	str.w	r8, [sp, #12]
 800c95a:	2330      	movs	r3, #48	@ 0x30
 800c95c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cb0c <_vfiprintf_r+0x21c>
 800c960:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c964:	f04f 0901 	mov.w	r9, #1
 800c968:	4623      	mov	r3, r4
 800c96a:	469a      	mov	sl, r3
 800c96c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c970:	b10a      	cbz	r2, 800c976 <_vfiprintf_r+0x86>
 800c972:	2a25      	cmp	r2, #37	@ 0x25
 800c974:	d1f9      	bne.n	800c96a <_vfiprintf_r+0x7a>
 800c976:	ebba 0b04 	subs.w	fp, sl, r4
 800c97a:	d00b      	beq.n	800c994 <_vfiprintf_r+0xa4>
 800c97c:	465b      	mov	r3, fp
 800c97e:	4622      	mov	r2, r4
 800c980:	4629      	mov	r1, r5
 800c982:	4630      	mov	r0, r6
 800c984:	f7ff ffa1 	bl	800c8ca <__sfputs_r>
 800c988:	3001      	adds	r0, #1
 800c98a:	f000 80a7 	beq.w	800cadc <_vfiprintf_r+0x1ec>
 800c98e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c990:	445a      	add	r2, fp
 800c992:	9209      	str	r2, [sp, #36]	@ 0x24
 800c994:	f89a 3000 	ldrb.w	r3, [sl]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	f000 809f 	beq.w	800cadc <_vfiprintf_r+0x1ec>
 800c99e:	2300      	movs	r3, #0
 800c9a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c9a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c9a8:	f10a 0a01 	add.w	sl, sl, #1
 800c9ac:	9304      	str	r3, [sp, #16]
 800c9ae:	9307      	str	r3, [sp, #28]
 800c9b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c9b4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c9b6:	4654      	mov	r4, sl
 800c9b8:	2205      	movs	r2, #5
 800c9ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9be:	4853      	ldr	r0, [pc, #332]	@ (800cb0c <_vfiprintf_r+0x21c>)
 800c9c0:	f7f3 fc1e 	bl	8000200 <memchr>
 800c9c4:	9a04      	ldr	r2, [sp, #16]
 800c9c6:	b9d8      	cbnz	r0, 800ca00 <_vfiprintf_r+0x110>
 800c9c8:	06d1      	lsls	r1, r2, #27
 800c9ca:	bf44      	itt	mi
 800c9cc:	2320      	movmi	r3, #32
 800c9ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9d2:	0713      	lsls	r3, r2, #28
 800c9d4:	bf44      	itt	mi
 800c9d6:	232b      	movmi	r3, #43	@ 0x2b
 800c9d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9dc:	f89a 3000 	ldrb.w	r3, [sl]
 800c9e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9e2:	d015      	beq.n	800ca10 <_vfiprintf_r+0x120>
 800c9e4:	9a07      	ldr	r2, [sp, #28]
 800c9e6:	4654      	mov	r4, sl
 800c9e8:	2000      	movs	r0, #0
 800c9ea:	f04f 0c0a 	mov.w	ip, #10
 800c9ee:	4621      	mov	r1, r4
 800c9f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c9f4:	3b30      	subs	r3, #48	@ 0x30
 800c9f6:	2b09      	cmp	r3, #9
 800c9f8:	d94b      	bls.n	800ca92 <_vfiprintf_r+0x1a2>
 800c9fa:	b1b0      	cbz	r0, 800ca2a <_vfiprintf_r+0x13a>
 800c9fc:	9207      	str	r2, [sp, #28]
 800c9fe:	e014      	b.n	800ca2a <_vfiprintf_r+0x13a>
 800ca00:	eba0 0308 	sub.w	r3, r0, r8
 800ca04:	fa09 f303 	lsl.w	r3, r9, r3
 800ca08:	4313      	orrs	r3, r2
 800ca0a:	9304      	str	r3, [sp, #16]
 800ca0c:	46a2      	mov	sl, r4
 800ca0e:	e7d2      	b.n	800c9b6 <_vfiprintf_r+0xc6>
 800ca10:	9b03      	ldr	r3, [sp, #12]
 800ca12:	1d19      	adds	r1, r3, #4
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	9103      	str	r1, [sp, #12]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	bfbb      	ittet	lt
 800ca1c:	425b      	neglt	r3, r3
 800ca1e:	f042 0202 	orrlt.w	r2, r2, #2
 800ca22:	9307      	strge	r3, [sp, #28]
 800ca24:	9307      	strlt	r3, [sp, #28]
 800ca26:	bfb8      	it	lt
 800ca28:	9204      	strlt	r2, [sp, #16]
 800ca2a:	7823      	ldrb	r3, [r4, #0]
 800ca2c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ca2e:	d10a      	bne.n	800ca46 <_vfiprintf_r+0x156>
 800ca30:	7863      	ldrb	r3, [r4, #1]
 800ca32:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca34:	d132      	bne.n	800ca9c <_vfiprintf_r+0x1ac>
 800ca36:	9b03      	ldr	r3, [sp, #12]
 800ca38:	1d1a      	adds	r2, r3, #4
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	9203      	str	r2, [sp, #12]
 800ca3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ca42:	3402      	adds	r4, #2
 800ca44:	9305      	str	r3, [sp, #20]
 800ca46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cb1c <_vfiprintf_r+0x22c>
 800ca4a:	7821      	ldrb	r1, [r4, #0]
 800ca4c:	2203      	movs	r2, #3
 800ca4e:	4650      	mov	r0, sl
 800ca50:	f7f3 fbd6 	bl	8000200 <memchr>
 800ca54:	b138      	cbz	r0, 800ca66 <_vfiprintf_r+0x176>
 800ca56:	9b04      	ldr	r3, [sp, #16]
 800ca58:	eba0 000a 	sub.w	r0, r0, sl
 800ca5c:	2240      	movs	r2, #64	@ 0x40
 800ca5e:	4082      	lsls	r2, r0
 800ca60:	4313      	orrs	r3, r2
 800ca62:	3401      	adds	r4, #1
 800ca64:	9304      	str	r3, [sp, #16]
 800ca66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca6a:	4829      	ldr	r0, [pc, #164]	@ (800cb10 <_vfiprintf_r+0x220>)
 800ca6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca70:	2206      	movs	r2, #6
 800ca72:	f7f3 fbc5 	bl	8000200 <memchr>
 800ca76:	2800      	cmp	r0, #0
 800ca78:	d03f      	beq.n	800cafa <_vfiprintf_r+0x20a>
 800ca7a:	4b26      	ldr	r3, [pc, #152]	@ (800cb14 <_vfiprintf_r+0x224>)
 800ca7c:	bb1b      	cbnz	r3, 800cac6 <_vfiprintf_r+0x1d6>
 800ca7e:	9b03      	ldr	r3, [sp, #12]
 800ca80:	3307      	adds	r3, #7
 800ca82:	f023 0307 	bic.w	r3, r3, #7
 800ca86:	3308      	adds	r3, #8
 800ca88:	9303      	str	r3, [sp, #12]
 800ca8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca8c:	443b      	add	r3, r7
 800ca8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca90:	e76a      	b.n	800c968 <_vfiprintf_r+0x78>
 800ca92:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca96:	460c      	mov	r4, r1
 800ca98:	2001      	movs	r0, #1
 800ca9a:	e7a8      	b.n	800c9ee <_vfiprintf_r+0xfe>
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	3401      	adds	r4, #1
 800caa0:	9305      	str	r3, [sp, #20]
 800caa2:	4619      	mov	r1, r3
 800caa4:	f04f 0c0a 	mov.w	ip, #10
 800caa8:	4620      	mov	r0, r4
 800caaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800caae:	3a30      	subs	r2, #48	@ 0x30
 800cab0:	2a09      	cmp	r2, #9
 800cab2:	d903      	bls.n	800cabc <_vfiprintf_r+0x1cc>
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d0c6      	beq.n	800ca46 <_vfiprintf_r+0x156>
 800cab8:	9105      	str	r1, [sp, #20]
 800caba:	e7c4      	b.n	800ca46 <_vfiprintf_r+0x156>
 800cabc:	fb0c 2101 	mla	r1, ip, r1, r2
 800cac0:	4604      	mov	r4, r0
 800cac2:	2301      	movs	r3, #1
 800cac4:	e7f0      	b.n	800caa8 <_vfiprintf_r+0x1b8>
 800cac6:	ab03      	add	r3, sp, #12
 800cac8:	9300      	str	r3, [sp, #0]
 800caca:	462a      	mov	r2, r5
 800cacc:	4b12      	ldr	r3, [pc, #72]	@ (800cb18 <_vfiprintf_r+0x228>)
 800cace:	a904      	add	r1, sp, #16
 800cad0:	4630      	mov	r0, r6
 800cad2:	f7fd fecb 	bl	800a86c <_printf_float>
 800cad6:	4607      	mov	r7, r0
 800cad8:	1c78      	adds	r0, r7, #1
 800cada:	d1d6      	bne.n	800ca8a <_vfiprintf_r+0x19a>
 800cadc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cade:	07d9      	lsls	r1, r3, #31
 800cae0:	d405      	bmi.n	800caee <_vfiprintf_r+0x1fe>
 800cae2:	89ab      	ldrh	r3, [r5, #12]
 800cae4:	059a      	lsls	r2, r3, #22
 800cae6:	d402      	bmi.n	800caee <_vfiprintf_r+0x1fe>
 800cae8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800caea:	f7fe fcf5 	bl	800b4d8 <__retarget_lock_release_recursive>
 800caee:	89ab      	ldrh	r3, [r5, #12]
 800caf0:	065b      	lsls	r3, r3, #25
 800caf2:	f53f af1f 	bmi.w	800c934 <_vfiprintf_r+0x44>
 800caf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800caf8:	e71e      	b.n	800c938 <_vfiprintf_r+0x48>
 800cafa:	ab03      	add	r3, sp, #12
 800cafc:	9300      	str	r3, [sp, #0]
 800cafe:	462a      	mov	r2, r5
 800cb00:	4b05      	ldr	r3, [pc, #20]	@ (800cb18 <_vfiprintf_r+0x228>)
 800cb02:	a904      	add	r1, sp, #16
 800cb04:	4630      	mov	r0, r6
 800cb06:	f7fe f949 	bl	800ad9c <_printf_i>
 800cb0a:	e7e4      	b.n	800cad6 <_vfiprintf_r+0x1e6>
 800cb0c:	0800e323 	.word	0x0800e323
 800cb10:	0800e32d 	.word	0x0800e32d
 800cb14:	0800a86d 	.word	0x0800a86d
 800cb18:	0800c8cb 	.word	0x0800c8cb
 800cb1c:	0800e329 	.word	0x0800e329

0800cb20 <malloc>:
 800cb20:	4b02      	ldr	r3, [pc, #8]	@ (800cb2c <malloc+0xc>)
 800cb22:	4601      	mov	r1, r0
 800cb24:	6818      	ldr	r0, [r3, #0]
 800cb26:	f000 b825 	b.w	800cb74 <_malloc_r>
 800cb2a:	bf00      	nop
 800cb2c:	20040070 	.word	0x20040070

0800cb30 <sbrk_aligned>:
 800cb30:	b570      	push	{r4, r5, r6, lr}
 800cb32:	4e0f      	ldr	r6, [pc, #60]	@ (800cb70 <sbrk_aligned+0x40>)
 800cb34:	460c      	mov	r4, r1
 800cb36:	6831      	ldr	r1, [r6, #0]
 800cb38:	4605      	mov	r5, r0
 800cb3a:	b911      	cbnz	r1, 800cb42 <sbrk_aligned+0x12>
 800cb3c:	f001 f8c8 	bl	800dcd0 <_sbrk_r>
 800cb40:	6030      	str	r0, [r6, #0]
 800cb42:	4621      	mov	r1, r4
 800cb44:	4628      	mov	r0, r5
 800cb46:	f001 f8c3 	bl	800dcd0 <_sbrk_r>
 800cb4a:	1c43      	adds	r3, r0, #1
 800cb4c:	d103      	bne.n	800cb56 <sbrk_aligned+0x26>
 800cb4e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800cb52:	4620      	mov	r0, r4
 800cb54:	bd70      	pop	{r4, r5, r6, pc}
 800cb56:	1cc4      	adds	r4, r0, #3
 800cb58:	f024 0403 	bic.w	r4, r4, #3
 800cb5c:	42a0      	cmp	r0, r4
 800cb5e:	d0f8      	beq.n	800cb52 <sbrk_aligned+0x22>
 800cb60:	1a21      	subs	r1, r4, r0
 800cb62:	4628      	mov	r0, r5
 800cb64:	f001 f8b4 	bl	800dcd0 <_sbrk_r>
 800cb68:	3001      	adds	r0, #1
 800cb6a:	d1f2      	bne.n	800cb52 <sbrk_aligned+0x22>
 800cb6c:	e7ef      	b.n	800cb4e <sbrk_aligned+0x1e>
 800cb6e:	bf00      	nop
 800cb70:	20040a30 	.word	0x20040a30

0800cb74 <_malloc_r>:
 800cb74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb78:	1ccd      	adds	r5, r1, #3
 800cb7a:	f025 0503 	bic.w	r5, r5, #3
 800cb7e:	3508      	adds	r5, #8
 800cb80:	2d0c      	cmp	r5, #12
 800cb82:	bf38      	it	cc
 800cb84:	250c      	movcc	r5, #12
 800cb86:	2d00      	cmp	r5, #0
 800cb88:	4606      	mov	r6, r0
 800cb8a:	db01      	blt.n	800cb90 <_malloc_r+0x1c>
 800cb8c:	42a9      	cmp	r1, r5
 800cb8e:	d904      	bls.n	800cb9a <_malloc_r+0x26>
 800cb90:	230c      	movs	r3, #12
 800cb92:	6033      	str	r3, [r6, #0]
 800cb94:	2000      	movs	r0, #0
 800cb96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cc70 <_malloc_r+0xfc>
 800cb9e:	f000 fa9d 	bl	800d0dc <__malloc_lock>
 800cba2:	f8d8 3000 	ldr.w	r3, [r8]
 800cba6:	461c      	mov	r4, r3
 800cba8:	bb44      	cbnz	r4, 800cbfc <_malloc_r+0x88>
 800cbaa:	4629      	mov	r1, r5
 800cbac:	4630      	mov	r0, r6
 800cbae:	f7ff ffbf 	bl	800cb30 <sbrk_aligned>
 800cbb2:	1c43      	adds	r3, r0, #1
 800cbb4:	4604      	mov	r4, r0
 800cbb6:	d158      	bne.n	800cc6a <_malloc_r+0xf6>
 800cbb8:	f8d8 4000 	ldr.w	r4, [r8]
 800cbbc:	4627      	mov	r7, r4
 800cbbe:	2f00      	cmp	r7, #0
 800cbc0:	d143      	bne.n	800cc4a <_malloc_r+0xd6>
 800cbc2:	2c00      	cmp	r4, #0
 800cbc4:	d04b      	beq.n	800cc5e <_malloc_r+0xea>
 800cbc6:	6823      	ldr	r3, [r4, #0]
 800cbc8:	4639      	mov	r1, r7
 800cbca:	4630      	mov	r0, r6
 800cbcc:	eb04 0903 	add.w	r9, r4, r3
 800cbd0:	f001 f87e 	bl	800dcd0 <_sbrk_r>
 800cbd4:	4581      	cmp	r9, r0
 800cbd6:	d142      	bne.n	800cc5e <_malloc_r+0xea>
 800cbd8:	6821      	ldr	r1, [r4, #0]
 800cbda:	1a6d      	subs	r5, r5, r1
 800cbdc:	4629      	mov	r1, r5
 800cbde:	4630      	mov	r0, r6
 800cbe0:	f7ff ffa6 	bl	800cb30 <sbrk_aligned>
 800cbe4:	3001      	adds	r0, #1
 800cbe6:	d03a      	beq.n	800cc5e <_malloc_r+0xea>
 800cbe8:	6823      	ldr	r3, [r4, #0]
 800cbea:	442b      	add	r3, r5
 800cbec:	6023      	str	r3, [r4, #0]
 800cbee:	f8d8 3000 	ldr.w	r3, [r8]
 800cbf2:	685a      	ldr	r2, [r3, #4]
 800cbf4:	bb62      	cbnz	r2, 800cc50 <_malloc_r+0xdc>
 800cbf6:	f8c8 7000 	str.w	r7, [r8]
 800cbfa:	e00f      	b.n	800cc1c <_malloc_r+0xa8>
 800cbfc:	6822      	ldr	r2, [r4, #0]
 800cbfe:	1b52      	subs	r2, r2, r5
 800cc00:	d420      	bmi.n	800cc44 <_malloc_r+0xd0>
 800cc02:	2a0b      	cmp	r2, #11
 800cc04:	d917      	bls.n	800cc36 <_malloc_r+0xc2>
 800cc06:	1961      	adds	r1, r4, r5
 800cc08:	42a3      	cmp	r3, r4
 800cc0a:	6025      	str	r5, [r4, #0]
 800cc0c:	bf18      	it	ne
 800cc0e:	6059      	strne	r1, [r3, #4]
 800cc10:	6863      	ldr	r3, [r4, #4]
 800cc12:	bf08      	it	eq
 800cc14:	f8c8 1000 	streq.w	r1, [r8]
 800cc18:	5162      	str	r2, [r4, r5]
 800cc1a:	604b      	str	r3, [r1, #4]
 800cc1c:	4630      	mov	r0, r6
 800cc1e:	f000 fa63 	bl	800d0e8 <__malloc_unlock>
 800cc22:	f104 000b 	add.w	r0, r4, #11
 800cc26:	1d23      	adds	r3, r4, #4
 800cc28:	f020 0007 	bic.w	r0, r0, #7
 800cc2c:	1ac2      	subs	r2, r0, r3
 800cc2e:	bf1c      	itt	ne
 800cc30:	1a1b      	subne	r3, r3, r0
 800cc32:	50a3      	strne	r3, [r4, r2]
 800cc34:	e7af      	b.n	800cb96 <_malloc_r+0x22>
 800cc36:	6862      	ldr	r2, [r4, #4]
 800cc38:	42a3      	cmp	r3, r4
 800cc3a:	bf0c      	ite	eq
 800cc3c:	f8c8 2000 	streq.w	r2, [r8]
 800cc40:	605a      	strne	r2, [r3, #4]
 800cc42:	e7eb      	b.n	800cc1c <_malloc_r+0xa8>
 800cc44:	4623      	mov	r3, r4
 800cc46:	6864      	ldr	r4, [r4, #4]
 800cc48:	e7ae      	b.n	800cba8 <_malloc_r+0x34>
 800cc4a:	463c      	mov	r4, r7
 800cc4c:	687f      	ldr	r7, [r7, #4]
 800cc4e:	e7b6      	b.n	800cbbe <_malloc_r+0x4a>
 800cc50:	461a      	mov	r2, r3
 800cc52:	685b      	ldr	r3, [r3, #4]
 800cc54:	42a3      	cmp	r3, r4
 800cc56:	d1fb      	bne.n	800cc50 <_malloc_r+0xdc>
 800cc58:	2300      	movs	r3, #0
 800cc5a:	6053      	str	r3, [r2, #4]
 800cc5c:	e7de      	b.n	800cc1c <_malloc_r+0xa8>
 800cc5e:	230c      	movs	r3, #12
 800cc60:	6033      	str	r3, [r6, #0]
 800cc62:	4630      	mov	r0, r6
 800cc64:	f000 fa40 	bl	800d0e8 <__malloc_unlock>
 800cc68:	e794      	b.n	800cb94 <_malloc_r+0x20>
 800cc6a:	6005      	str	r5, [r0, #0]
 800cc6c:	e7d6      	b.n	800cc1c <_malloc_r+0xa8>
 800cc6e:	bf00      	nop
 800cc70:	20040a34 	.word	0x20040a34

0800cc74 <_scanf_chars>:
 800cc74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc78:	4615      	mov	r5, r2
 800cc7a:	688a      	ldr	r2, [r1, #8]
 800cc7c:	4680      	mov	r8, r0
 800cc7e:	460c      	mov	r4, r1
 800cc80:	b932      	cbnz	r2, 800cc90 <_scanf_chars+0x1c>
 800cc82:	698a      	ldr	r2, [r1, #24]
 800cc84:	2a00      	cmp	r2, #0
 800cc86:	bf14      	ite	ne
 800cc88:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800cc8c:	2201      	moveq	r2, #1
 800cc8e:	608a      	str	r2, [r1, #8]
 800cc90:	6822      	ldr	r2, [r4, #0]
 800cc92:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800cd24 <_scanf_chars+0xb0>
 800cc96:	06d1      	lsls	r1, r2, #27
 800cc98:	bf5f      	itttt	pl
 800cc9a:	681a      	ldrpl	r2, [r3, #0]
 800cc9c:	1d11      	addpl	r1, r2, #4
 800cc9e:	6019      	strpl	r1, [r3, #0]
 800cca0:	6816      	ldrpl	r6, [r2, #0]
 800cca2:	2700      	movs	r7, #0
 800cca4:	69a0      	ldr	r0, [r4, #24]
 800cca6:	b188      	cbz	r0, 800cccc <_scanf_chars+0x58>
 800cca8:	2801      	cmp	r0, #1
 800ccaa:	d107      	bne.n	800ccbc <_scanf_chars+0x48>
 800ccac:	682b      	ldr	r3, [r5, #0]
 800ccae:	781a      	ldrb	r2, [r3, #0]
 800ccb0:	6963      	ldr	r3, [r4, #20]
 800ccb2:	5c9b      	ldrb	r3, [r3, r2]
 800ccb4:	b953      	cbnz	r3, 800cccc <_scanf_chars+0x58>
 800ccb6:	2f00      	cmp	r7, #0
 800ccb8:	d031      	beq.n	800cd1e <_scanf_chars+0xaa>
 800ccba:	e022      	b.n	800cd02 <_scanf_chars+0x8e>
 800ccbc:	2802      	cmp	r0, #2
 800ccbe:	d120      	bne.n	800cd02 <_scanf_chars+0x8e>
 800ccc0:	682b      	ldr	r3, [r5, #0]
 800ccc2:	781b      	ldrb	r3, [r3, #0]
 800ccc4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ccc8:	071b      	lsls	r3, r3, #28
 800ccca:	d41a      	bmi.n	800cd02 <_scanf_chars+0x8e>
 800cccc:	6823      	ldr	r3, [r4, #0]
 800ccce:	06da      	lsls	r2, r3, #27
 800ccd0:	bf5e      	ittt	pl
 800ccd2:	682b      	ldrpl	r3, [r5, #0]
 800ccd4:	781b      	ldrbpl	r3, [r3, #0]
 800ccd6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ccda:	682a      	ldr	r2, [r5, #0]
 800ccdc:	686b      	ldr	r3, [r5, #4]
 800ccde:	3201      	adds	r2, #1
 800cce0:	602a      	str	r2, [r5, #0]
 800cce2:	68a2      	ldr	r2, [r4, #8]
 800cce4:	3b01      	subs	r3, #1
 800cce6:	3a01      	subs	r2, #1
 800cce8:	606b      	str	r3, [r5, #4]
 800ccea:	3701      	adds	r7, #1
 800ccec:	60a2      	str	r2, [r4, #8]
 800ccee:	b142      	cbz	r2, 800cd02 <_scanf_chars+0x8e>
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	dcd7      	bgt.n	800cca4 <_scanf_chars+0x30>
 800ccf4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ccf8:	4629      	mov	r1, r5
 800ccfa:	4640      	mov	r0, r8
 800ccfc:	4798      	blx	r3
 800ccfe:	2800      	cmp	r0, #0
 800cd00:	d0d0      	beq.n	800cca4 <_scanf_chars+0x30>
 800cd02:	6823      	ldr	r3, [r4, #0]
 800cd04:	f013 0310 	ands.w	r3, r3, #16
 800cd08:	d105      	bne.n	800cd16 <_scanf_chars+0xa2>
 800cd0a:	68e2      	ldr	r2, [r4, #12]
 800cd0c:	3201      	adds	r2, #1
 800cd0e:	60e2      	str	r2, [r4, #12]
 800cd10:	69a2      	ldr	r2, [r4, #24]
 800cd12:	b102      	cbz	r2, 800cd16 <_scanf_chars+0xa2>
 800cd14:	7033      	strb	r3, [r6, #0]
 800cd16:	6923      	ldr	r3, [r4, #16]
 800cd18:	443b      	add	r3, r7
 800cd1a:	6123      	str	r3, [r4, #16]
 800cd1c:	2000      	movs	r0, #0
 800cd1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd22:	bf00      	nop
 800cd24:	0800e4f1 	.word	0x0800e4f1

0800cd28 <_scanf_i>:
 800cd28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd2c:	4698      	mov	r8, r3
 800cd2e:	4b74      	ldr	r3, [pc, #464]	@ (800cf00 <_scanf_i+0x1d8>)
 800cd30:	460c      	mov	r4, r1
 800cd32:	4682      	mov	sl, r0
 800cd34:	4616      	mov	r6, r2
 800cd36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cd3a:	b087      	sub	sp, #28
 800cd3c:	ab03      	add	r3, sp, #12
 800cd3e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cd42:	4b70      	ldr	r3, [pc, #448]	@ (800cf04 <_scanf_i+0x1dc>)
 800cd44:	69a1      	ldr	r1, [r4, #24]
 800cd46:	4a70      	ldr	r2, [pc, #448]	@ (800cf08 <_scanf_i+0x1e0>)
 800cd48:	2903      	cmp	r1, #3
 800cd4a:	bf08      	it	eq
 800cd4c:	461a      	moveq	r2, r3
 800cd4e:	68a3      	ldr	r3, [r4, #8]
 800cd50:	9201      	str	r2, [sp, #4]
 800cd52:	1e5a      	subs	r2, r3, #1
 800cd54:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cd58:	bf88      	it	hi
 800cd5a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cd5e:	4627      	mov	r7, r4
 800cd60:	bf82      	ittt	hi
 800cd62:	eb03 0905 	addhi.w	r9, r3, r5
 800cd66:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800cd6a:	60a3      	strhi	r3, [r4, #8]
 800cd6c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800cd70:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800cd74:	bf98      	it	ls
 800cd76:	f04f 0900 	movls.w	r9, #0
 800cd7a:	6023      	str	r3, [r4, #0]
 800cd7c:	463d      	mov	r5, r7
 800cd7e:	f04f 0b00 	mov.w	fp, #0
 800cd82:	6831      	ldr	r1, [r6, #0]
 800cd84:	ab03      	add	r3, sp, #12
 800cd86:	7809      	ldrb	r1, [r1, #0]
 800cd88:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800cd8c:	2202      	movs	r2, #2
 800cd8e:	f7f3 fa37 	bl	8000200 <memchr>
 800cd92:	b328      	cbz	r0, 800cde0 <_scanf_i+0xb8>
 800cd94:	f1bb 0f01 	cmp.w	fp, #1
 800cd98:	d159      	bne.n	800ce4e <_scanf_i+0x126>
 800cd9a:	6862      	ldr	r2, [r4, #4]
 800cd9c:	b92a      	cbnz	r2, 800cdaa <_scanf_i+0x82>
 800cd9e:	6822      	ldr	r2, [r4, #0]
 800cda0:	2108      	movs	r1, #8
 800cda2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cda6:	6061      	str	r1, [r4, #4]
 800cda8:	6022      	str	r2, [r4, #0]
 800cdaa:	6822      	ldr	r2, [r4, #0]
 800cdac:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800cdb0:	6022      	str	r2, [r4, #0]
 800cdb2:	68a2      	ldr	r2, [r4, #8]
 800cdb4:	1e51      	subs	r1, r2, #1
 800cdb6:	60a1      	str	r1, [r4, #8]
 800cdb8:	b192      	cbz	r2, 800cde0 <_scanf_i+0xb8>
 800cdba:	6832      	ldr	r2, [r6, #0]
 800cdbc:	1c51      	adds	r1, r2, #1
 800cdbe:	6031      	str	r1, [r6, #0]
 800cdc0:	7812      	ldrb	r2, [r2, #0]
 800cdc2:	f805 2b01 	strb.w	r2, [r5], #1
 800cdc6:	6872      	ldr	r2, [r6, #4]
 800cdc8:	3a01      	subs	r2, #1
 800cdca:	2a00      	cmp	r2, #0
 800cdcc:	6072      	str	r2, [r6, #4]
 800cdce:	dc07      	bgt.n	800cde0 <_scanf_i+0xb8>
 800cdd0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800cdd4:	4631      	mov	r1, r6
 800cdd6:	4650      	mov	r0, sl
 800cdd8:	4790      	blx	r2
 800cdda:	2800      	cmp	r0, #0
 800cddc:	f040 8085 	bne.w	800ceea <_scanf_i+0x1c2>
 800cde0:	f10b 0b01 	add.w	fp, fp, #1
 800cde4:	f1bb 0f03 	cmp.w	fp, #3
 800cde8:	d1cb      	bne.n	800cd82 <_scanf_i+0x5a>
 800cdea:	6863      	ldr	r3, [r4, #4]
 800cdec:	b90b      	cbnz	r3, 800cdf2 <_scanf_i+0xca>
 800cdee:	230a      	movs	r3, #10
 800cdf0:	6063      	str	r3, [r4, #4]
 800cdf2:	6863      	ldr	r3, [r4, #4]
 800cdf4:	4945      	ldr	r1, [pc, #276]	@ (800cf0c <_scanf_i+0x1e4>)
 800cdf6:	6960      	ldr	r0, [r4, #20]
 800cdf8:	1ac9      	subs	r1, r1, r3
 800cdfa:	f000 f889 	bl	800cf10 <__sccl>
 800cdfe:	f04f 0b00 	mov.w	fp, #0
 800ce02:	68a3      	ldr	r3, [r4, #8]
 800ce04:	6822      	ldr	r2, [r4, #0]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d03d      	beq.n	800ce86 <_scanf_i+0x15e>
 800ce0a:	6831      	ldr	r1, [r6, #0]
 800ce0c:	6960      	ldr	r0, [r4, #20]
 800ce0e:	f891 c000 	ldrb.w	ip, [r1]
 800ce12:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ce16:	2800      	cmp	r0, #0
 800ce18:	d035      	beq.n	800ce86 <_scanf_i+0x15e>
 800ce1a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800ce1e:	d124      	bne.n	800ce6a <_scanf_i+0x142>
 800ce20:	0510      	lsls	r0, r2, #20
 800ce22:	d522      	bpl.n	800ce6a <_scanf_i+0x142>
 800ce24:	f10b 0b01 	add.w	fp, fp, #1
 800ce28:	f1b9 0f00 	cmp.w	r9, #0
 800ce2c:	d003      	beq.n	800ce36 <_scanf_i+0x10e>
 800ce2e:	3301      	adds	r3, #1
 800ce30:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800ce34:	60a3      	str	r3, [r4, #8]
 800ce36:	6873      	ldr	r3, [r6, #4]
 800ce38:	3b01      	subs	r3, #1
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	6073      	str	r3, [r6, #4]
 800ce3e:	dd1b      	ble.n	800ce78 <_scanf_i+0x150>
 800ce40:	6833      	ldr	r3, [r6, #0]
 800ce42:	3301      	adds	r3, #1
 800ce44:	6033      	str	r3, [r6, #0]
 800ce46:	68a3      	ldr	r3, [r4, #8]
 800ce48:	3b01      	subs	r3, #1
 800ce4a:	60a3      	str	r3, [r4, #8]
 800ce4c:	e7d9      	b.n	800ce02 <_scanf_i+0xda>
 800ce4e:	f1bb 0f02 	cmp.w	fp, #2
 800ce52:	d1ae      	bne.n	800cdb2 <_scanf_i+0x8a>
 800ce54:	6822      	ldr	r2, [r4, #0]
 800ce56:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ce5a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ce5e:	d1c4      	bne.n	800cdea <_scanf_i+0xc2>
 800ce60:	2110      	movs	r1, #16
 800ce62:	6061      	str	r1, [r4, #4]
 800ce64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ce68:	e7a2      	b.n	800cdb0 <_scanf_i+0x88>
 800ce6a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800ce6e:	6022      	str	r2, [r4, #0]
 800ce70:	780b      	ldrb	r3, [r1, #0]
 800ce72:	f805 3b01 	strb.w	r3, [r5], #1
 800ce76:	e7de      	b.n	800ce36 <_scanf_i+0x10e>
 800ce78:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ce7c:	4631      	mov	r1, r6
 800ce7e:	4650      	mov	r0, sl
 800ce80:	4798      	blx	r3
 800ce82:	2800      	cmp	r0, #0
 800ce84:	d0df      	beq.n	800ce46 <_scanf_i+0x11e>
 800ce86:	6823      	ldr	r3, [r4, #0]
 800ce88:	05d9      	lsls	r1, r3, #23
 800ce8a:	d50d      	bpl.n	800cea8 <_scanf_i+0x180>
 800ce8c:	42bd      	cmp	r5, r7
 800ce8e:	d909      	bls.n	800cea4 <_scanf_i+0x17c>
 800ce90:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ce94:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ce98:	4632      	mov	r2, r6
 800ce9a:	4650      	mov	r0, sl
 800ce9c:	4798      	blx	r3
 800ce9e:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800cea2:	464d      	mov	r5, r9
 800cea4:	42bd      	cmp	r5, r7
 800cea6:	d028      	beq.n	800cefa <_scanf_i+0x1d2>
 800cea8:	6822      	ldr	r2, [r4, #0]
 800ceaa:	f012 0210 	ands.w	r2, r2, #16
 800ceae:	d113      	bne.n	800ced8 <_scanf_i+0x1b0>
 800ceb0:	702a      	strb	r2, [r5, #0]
 800ceb2:	6863      	ldr	r3, [r4, #4]
 800ceb4:	9e01      	ldr	r6, [sp, #4]
 800ceb6:	4639      	mov	r1, r7
 800ceb8:	4650      	mov	r0, sl
 800ceba:	47b0      	blx	r6
 800cebc:	f8d8 3000 	ldr.w	r3, [r8]
 800cec0:	6821      	ldr	r1, [r4, #0]
 800cec2:	1d1a      	adds	r2, r3, #4
 800cec4:	f8c8 2000 	str.w	r2, [r8]
 800cec8:	f011 0f20 	tst.w	r1, #32
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	d00f      	beq.n	800cef0 <_scanf_i+0x1c8>
 800ced0:	6018      	str	r0, [r3, #0]
 800ced2:	68e3      	ldr	r3, [r4, #12]
 800ced4:	3301      	adds	r3, #1
 800ced6:	60e3      	str	r3, [r4, #12]
 800ced8:	6923      	ldr	r3, [r4, #16]
 800ceda:	1bed      	subs	r5, r5, r7
 800cedc:	445d      	add	r5, fp
 800cede:	442b      	add	r3, r5
 800cee0:	6123      	str	r3, [r4, #16]
 800cee2:	2000      	movs	r0, #0
 800cee4:	b007      	add	sp, #28
 800cee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceea:	f04f 0b00 	mov.w	fp, #0
 800ceee:	e7ca      	b.n	800ce86 <_scanf_i+0x15e>
 800cef0:	07ca      	lsls	r2, r1, #31
 800cef2:	bf4c      	ite	mi
 800cef4:	8018      	strhmi	r0, [r3, #0]
 800cef6:	6018      	strpl	r0, [r3, #0]
 800cef8:	e7eb      	b.n	800ced2 <_scanf_i+0x1aa>
 800cefa:	2001      	movs	r0, #1
 800cefc:	e7f2      	b.n	800cee4 <_scanf_i+0x1bc>
 800cefe:	bf00      	nop
 800cf00:	0800e1d0 	.word	0x0800e1d0
 800cf04:	0800da29 	.word	0x0800da29
 800cf08:	0800db09 	.word	0x0800db09
 800cf0c:	0800e344 	.word	0x0800e344

0800cf10 <__sccl>:
 800cf10:	b570      	push	{r4, r5, r6, lr}
 800cf12:	780b      	ldrb	r3, [r1, #0]
 800cf14:	4604      	mov	r4, r0
 800cf16:	2b5e      	cmp	r3, #94	@ 0x5e
 800cf18:	bf0b      	itete	eq
 800cf1a:	784b      	ldrbeq	r3, [r1, #1]
 800cf1c:	1c4a      	addne	r2, r1, #1
 800cf1e:	1c8a      	addeq	r2, r1, #2
 800cf20:	2100      	movne	r1, #0
 800cf22:	bf08      	it	eq
 800cf24:	2101      	moveq	r1, #1
 800cf26:	3801      	subs	r0, #1
 800cf28:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800cf2c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800cf30:	42a8      	cmp	r0, r5
 800cf32:	d1fb      	bne.n	800cf2c <__sccl+0x1c>
 800cf34:	b90b      	cbnz	r3, 800cf3a <__sccl+0x2a>
 800cf36:	1e50      	subs	r0, r2, #1
 800cf38:	bd70      	pop	{r4, r5, r6, pc}
 800cf3a:	f081 0101 	eor.w	r1, r1, #1
 800cf3e:	54e1      	strb	r1, [r4, r3]
 800cf40:	4610      	mov	r0, r2
 800cf42:	4602      	mov	r2, r0
 800cf44:	f812 5b01 	ldrb.w	r5, [r2], #1
 800cf48:	2d2d      	cmp	r5, #45	@ 0x2d
 800cf4a:	d005      	beq.n	800cf58 <__sccl+0x48>
 800cf4c:	2d5d      	cmp	r5, #93	@ 0x5d
 800cf4e:	d016      	beq.n	800cf7e <__sccl+0x6e>
 800cf50:	2d00      	cmp	r5, #0
 800cf52:	d0f1      	beq.n	800cf38 <__sccl+0x28>
 800cf54:	462b      	mov	r3, r5
 800cf56:	e7f2      	b.n	800cf3e <__sccl+0x2e>
 800cf58:	7846      	ldrb	r6, [r0, #1]
 800cf5a:	2e5d      	cmp	r6, #93	@ 0x5d
 800cf5c:	d0fa      	beq.n	800cf54 <__sccl+0x44>
 800cf5e:	42b3      	cmp	r3, r6
 800cf60:	dcf8      	bgt.n	800cf54 <__sccl+0x44>
 800cf62:	3002      	adds	r0, #2
 800cf64:	461a      	mov	r2, r3
 800cf66:	3201      	adds	r2, #1
 800cf68:	4296      	cmp	r6, r2
 800cf6a:	54a1      	strb	r1, [r4, r2]
 800cf6c:	dcfb      	bgt.n	800cf66 <__sccl+0x56>
 800cf6e:	1af2      	subs	r2, r6, r3
 800cf70:	3a01      	subs	r2, #1
 800cf72:	1c5d      	adds	r5, r3, #1
 800cf74:	42b3      	cmp	r3, r6
 800cf76:	bfa8      	it	ge
 800cf78:	2200      	movge	r2, #0
 800cf7a:	18ab      	adds	r3, r5, r2
 800cf7c:	e7e1      	b.n	800cf42 <__sccl+0x32>
 800cf7e:	4610      	mov	r0, r2
 800cf80:	e7da      	b.n	800cf38 <__sccl+0x28>
	...

0800cf84 <__sflush_r>:
 800cf84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cf88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf8c:	0716      	lsls	r6, r2, #28
 800cf8e:	4605      	mov	r5, r0
 800cf90:	460c      	mov	r4, r1
 800cf92:	d454      	bmi.n	800d03e <__sflush_r+0xba>
 800cf94:	684b      	ldr	r3, [r1, #4]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	dc02      	bgt.n	800cfa0 <__sflush_r+0x1c>
 800cf9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	dd48      	ble.n	800d032 <__sflush_r+0xae>
 800cfa0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cfa2:	2e00      	cmp	r6, #0
 800cfa4:	d045      	beq.n	800d032 <__sflush_r+0xae>
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cfac:	682f      	ldr	r7, [r5, #0]
 800cfae:	6a21      	ldr	r1, [r4, #32]
 800cfb0:	602b      	str	r3, [r5, #0]
 800cfb2:	d030      	beq.n	800d016 <__sflush_r+0x92>
 800cfb4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cfb6:	89a3      	ldrh	r3, [r4, #12]
 800cfb8:	0759      	lsls	r1, r3, #29
 800cfba:	d505      	bpl.n	800cfc8 <__sflush_r+0x44>
 800cfbc:	6863      	ldr	r3, [r4, #4]
 800cfbe:	1ad2      	subs	r2, r2, r3
 800cfc0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cfc2:	b10b      	cbz	r3, 800cfc8 <__sflush_r+0x44>
 800cfc4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cfc6:	1ad2      	subs	r2, r2, r3
 800cfc8:	2300      	movs	r3, #0
 800cfca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cfcc:	6a21      	ldr	r1, [r4, #32]
 800cfce:	4628      	mov	r0, r5
 800cfd0:	47b0      	blx	r6
 800cfd2:	1c43      	adds	r3, r0, #1
 800cfd4:	89a3      	ldrh	r3, [r4, #12]
 800cfd6:	d106      	bne.n	800cfe6 <__sflush_r+0x62>
 800cfd8:	6829      	ldr	r1, [r5, #0]
 800cfda:	291d      	cmp	r1, #29
 800cfdc:	d82b      	bhi.n	800d036 <__sflush_r+0xb2>
 800cfde:	4a2a      	ldr	r2, [pc, #168]	@ (800d088 <__sflush_r+0x104>)
 800cfe0:	40ca      	lsrs	r2, r1
 800cfe2:	07d6      	lsls	r6, r2, #31
 800cfe4:	d527      	bpl.n	800d036 <__sflush_r+0xb2>
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	6062      	str	r2, [r4, #4]
 800cfea:	04d9      	lsls	r1, r3, #19
 800cfec:	6922      	ldr	r2, [r4, #16]
 800cfee:	6022      	str	r2, [r4, #0]
 800cff0:	d504      	bpl.n	800cffc <__sflush_r+0x78>
 800cff2:	1c42      	adds	r2, r0, #1
 800cff4:	d101      	bne.n	800cffa <__sflush_r+0x76>
 800cff6:	682b      	ldr	r3, [r5, #0]
 800cff8:	b903      	cbnz	r3, 800cffc <__sflush_r+0x78>
 800cffa:	6560      	str	r0, [r4, #84]	@ 0x54
 800cffc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cffe:	602f      	str	r7, [r5, #0]
 800d000:	b1b9      	cbz	r1, 800d032 <__sflush_r+0xae>
 800d002:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d006:	4299      	cmp	r1, r3
 800d008:	d002      	beq.n	800d010 <__sflush_r+0x8c>
 800d00a:	4628      	mov	r0, r5
 800d00c:	f7ff f8d4 	bl	800c1b8 <_free_r>
 800d010:	2300      	movs	r3, #0
 800d012:	6363      	str	r3, [r4, #52]	@ 0x34
 800d014:	e00d      	b.n	800d032 <__sflush_r+0xae>
 800d016:	2301      	movs	r3, #1
 800d018:	4628      	mov	r0, r5
 800d01a:	47b0      	blx	r6
 800d01c:	4602      	mov	r2, r0
 800d01e:	1c50      	adds	r0, r2, #1
 800d020:	d1c9      	bne.n	800cfb6 <__sflush_r+0x32>
 800d022:	682b      	ldr	r3, [r5, #0]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d0c6      	beq.n	800cfb6 <__sflush_r+0x32>
 800d028:	2b1d      	cmp	r3, #29
 800d02a:	d001      	beq.n	800d030 <__sflush_r+0xac>
 800d02c:	2b16      	cmp	r3, #22
 800d02e:	d11e      	bne.n	800d06e <__sflush_r+0xea>
 800d030:	602f      	str	r7, [r5, #0]
 800d032:	2000      	movs	r0, #0
 800d034:	e022      	b.n	800d07c <__sflush_r+0xf8>
 800d036:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d03a:	b21b      	sxth	r3, r3
 800d03c:	e01b      	b.n	800d076 <__sflush_r+0xf2>
 800d03e:	690f      	ldr	r7, [r1, #16]
 800d040:	2f00      	cmp	r7, #0
 800d042:	d0f6      	beq.n	800d032 <__sflush_r+0xae>
 800d044:	0793      	lsls	r3, r2, #30
 800d046:	680e      	ldr	r6, [r1, #0]
 800d048:	bf08      	it	eq
 800d04a:	694b      	ldreq	r3, [r1, #20]
 800d04c:	600f      	str	r7, [r1, #0]
 800d04e:	bf18      	it	ne
 800d050:	2300      	movne	r3, #0
 800d052:	eba6 0807 	sub.w	r8, r6, r7
 800d056:	608b      	str	r3, [r1, #8]
 800d058:	f1b8 0f00 	cmp.w	r8, #0
 800d05c:	dde9      	ble.n	800d032 <__sflush_r+0xae>
 800d05e:	6a21      	ldr	r1, [r4, #32]
 800d060:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d062:	4643      	mov	r3, r8
 800d064:	463a      	mov	r2, r7
 800d066:	4628      	mov	r0, r5
 800d068:	47b0      	blx	r6
 800d06a:	2800      	cmp	r0, #0
 800d06c:	dc08      	bgt.n	800d080 <__sflush_r+0xfc>
 800d06e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d072:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d076:	81a3      	strh	r3, [r4, #12]
 800d078:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d07c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d080:	4407      	add	r7, r0
 800d082:	eba8 0800 	sub.w	r8, r8, r0
 800d086:	e7e7      	b.n	800d058 <__sflush_r+0xd4>
 800d088:	20400001 	.word	0x20400001

0800d08c <_fflush_r>:
 800d08c:	b538      	push	{r3, r4, r5, lr}
 800d08e:	690b      	ldr	r3, [r1, #16]
 800d090:	4605      	mov	r5, r0
 800d092:	460c      	mov	r4, r1
 800d094:	b913      	cbnz	r3, 800d09c <_fflush_r+0x10>
 800d096:	2500      	movs	r5, #0
 800d098:	4628      	mov	r0, r5
 800d09a:	bd38      	pop	{r3, r4, r5, pc}
 800d09c:	b118      	cbz	r0, 800d0a6 <_fflush_r+0x1a>
 800d09e:	6a03      	ldr	r3, [r0, #32]
 800d0a0:	b90b      	cbnz	r3, 800d0a6 <_fflush_r+0x1a>
 800d0a2:	f7fe f8cd 	bl	800b240 <__sinit>
 800d0a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d0f3      	beq.n	800d096 <_fflush_r+0xa>
 800d0ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d0b0:	07d0      	lsls	r0, r2, #31
 800d0b2:	d404      	bmi.n	800d0be <_fflush_r+0x32>
 800d0b4:	0599      	lsls	r1, r3, #22
 800d0b6:	d402      	bmi.n	800d0be <_fflush_r+0x32>
 800d0b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d0ba:	f7fe fa0c 	bl	800b4d6 <__retarget_lock_acquire_recursive>
 800d0be:	4628      	mov	r0, r5
 800d0c0:	4621      	mov	r1, r4
 800d0c2:	f7ff ff5f 	bl	800cf84 <__sflush_r>
 800d0c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d0c8:	07da      	lsls	r2, r3, #31
 800d0ca:	4605      	mov	r5, r0
 800d0cc:	d4e4      	bmi.n	800d098 <_fflush_r+0xc>
 800d0ce:	89a3      	ldrh	r3, [r4, #12]
 800d0d0:	059b      	lsls	r3, r3, #22
 800d0d2:	d4e1      	bmi.n	800d098 <_fflush_r+0xc>
 800d0d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d0d6:	f7fe f9ff 	bl	800b4d8 <__retarget_lock_release_recursive>
 800d0da:	e7dd      	b.n	800d098 <_fflush_r+0xc>

0800d0dc <__malloc_lock>:
 800d0dc:	4801      	ldr	r0, [pc, #4]	@ (800d0e4 <__malloc_lock+0x8>)
 800d0de:	f7fe b9fa 	b.w	800b4d6 <__retarget_lock_acquire_recursive>
 800d0e2:	bf00      	nop
 800d0e4:	20040a28 	.word	0x20040a28

0800d0e8 <__malloc_unlock>:
 800d0e8:	4801      	ldr	r0, [pc, #4]	@ (800d0f0 <__malloc_unlock+0x8>)
 800d0ea:	f7fe b9f5 	b.w	800b4d8 <__retarget_lock_release_recursive>
 800d0ee:	bf00      	nop
 800d0f0:	20040a28 	.word	0x20040a28

0800d0f4 <_Balloc>:
 800d0f4:	b570      	push	{r4, r5, r6, lr}
 800d0f6:	69c6      	ldr	r6, [r0, #28]
 800d0f8:	4604      	mov	r4, r0
 800d0fa:	460d      	mov	r5, r1
 800d0fc:	b976      	cbnz	r6, 800d11c <_Balloc+0x28>
 800d0fe:	2010      	movs	r0, #16
 800d100:	f7ff fd0e 	bl	800cb20 <malloc>
 800d104:	4602      	mov	r2, r0
 800d106:	61e0      	str	r0, [r4, #28]
 800d108:	b920      	cbnz	r0, 800d114 <_Balloc+0x20>
 800d10a:	4b18      	ldr	r3, [pc, #96]	@ (800d16c <_Balloc+0x78>)
 800d10c:	4818      	ldr	r0, [pc, #96]	@ (800d170 <_Balloc+0x7c>)
 800d10e:	216b      	movs	r1, #107	@ 0x6b
 800d110:	f000 fe0e 	bl	800dd30 <__assert_func>
 800d114:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d118:	6006      	str	r6, [r0, #0]
 800d11a:	60c6      	str	r6, [r0, #12]
 800d11c:	69e6      	ldr	r6, [r4, #28]
 800d11e:	68f3      	ldr	r3, [r6, #12]
 800d120:	b183      	cbz	r3, 800d144 <_Balloc+0x50>
 800d122:	69e3      	ldr	r3, [r4, #28]
 800d124:	68db      	ldr	r3, [r3, #12]
 800d126:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d12a:	b9b8      	cbnz	r0, 800d15c <_Balloc+0x68>
 800d12c:	2101      	movs	r1, #1
 800d12e:	fa01 f605 	lsl.w	r6, r1, r5
 800d132:	1d72      	adds	r2, r6, #5
 800d134:	0092      	lsls	r2, r2, #2
 800d136:	4620      	mov	r0, r4
 800d138:	f000 fe18 	bl	800dd6c <_calloc_r>
 800d13c:	b160      	cbz	r0, 800d158 <_Balloc+0x64>
 800d13e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d142:	e00e      	b.n	800d162 <_Balloc+0x6e>
 800d144:	2221      	movs	r2, #33	@ 0x21
 800d146:	2104      	movs	r1, #4
 800d148:	4620      	mov	r0, r4
 800d14a:	f000 fe0f 	bl	800dd6c <_calloc_r>
 800d14e:	69e3      	ldr	r3, [r4, #28]
 800d150:	60f0      	str	r0, [r6, #12]
 800d152:	68db      	ldr	r3, [r3, #12]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d1e4      	bne.n	800d122 <_Balloc+0x2e>
 800d158:	2000      	movs	r0, #0
 800d15a:	bd70      	pop	{r4, r5, r6, pc}
 800d15c:	6802      	ldr	r2, [r0, #0]
 800d15e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d162:	2300      	movs	r3, #0
 800d164:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d168:	e7f7      	b.n	800d15a <_Balloc+0x66>
 800d16a:	bf00      	nop
 800d16c:	0800e2a3 	.word	0x0800e2a3
 800d170:	0800e34f 	.word	0x0800e34f

0800d174 <_Bfree>:
 800d174:	b570      	push	{r4, r5, r6, lr}
 800d176:	69c6      	ldr	r6, [r0, #28]
 800d178:	4605      	mov	r5, r0
 800d17a:	460c      	mov	r4, r1
 800d17c:	b976      	cbnz	r6, 800d19c <_Bfree+0x28>
 800d17e:	2010      	movs	r0, #16
 800d180:	f7ff fcce 	bl	800cb20 <malloc>
 800d184:	4602      	mov	r2, r0
 800d186:	61e8      	str	r0, [r5, #28]
 800d188:	b920      	cbnz	r0, 800d194 <_Bfree+0x20>
 800d18a:	4b09      	ldr	r3, [pc, #36]	@ (800d1b0 <_Bfree+0x3c>)
 800d18c:	4809      	ldr	r0, [pc, #36]	@ (800d1b4 <_Bfree+0x40>)
 800d18e:	218f      	movs	r1, #143	@ 0x8f
 800d190:	f000 fdce 	bl	800dd30 <__assert_func>
 800d194:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d198:	6006      	str	r6, [r0, #0]
 800d19a:	60c6      	str	r6, [r0, #12]
 800d19c:	b13c      	cbz	r4, 800d1ae <_Bfree+0x3a>
 800d19e:	69eb      	ldr	r3, [r5, #28]
 800d1a0:	6862      	ldr	r2, [r4, #4]
 800d1a2:	68db      	ldr	r3, [r3, #12]
 800d1a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d1a8:	6021      	str	r1, [r4, #0]
 800d1aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d1ae:	bd70      	pop	{r4, r5, r6, pc}
 800d1b0:	0800e2a3 	.word	0x0800e2a3
 800d1b4:	0800e34f 	.word	0x0800e34f

0800d1b8 <__multadd>:
 800d1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1bc:	690d      	ldr	r5, [r1, #16]
 800d1be:	4607      	mov	r7, r0
 800d1c0:	460c      	mov	r4, r1
 800d1c2:	461e      	mov	r6, r3
 800d1c4:	f101 0c14 	add.w	ip, r1, #20
 800d1c8:	2000      	movs	r0, #0
 800d1ca:	f8dc 3000 	ldr.w	r3, [ip]
 800d1ce:	b299      	uxth	r1, r3
 800d1d0:	fb02 6101 	mla	r1, r2, r1, r6
 800d1d4:	0c1e      	lsrs	r6, r3, #16
 800d1d6:	0c0b      	lsrs	r3, r1, #16
 800d1d8:	fb02 3306 	mla	r3, r2, r6, r3
 800d1dc:	b289      	uxth	r1, r1
 800d1de:	3001      	adds	r0, #1
 800d1e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d1e4:	4285      	cmp	r5, r0
 800d1e6:	f84c 1b04 	str.w	r1, [ip], #4
 800d1ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d1ee:	dcec      	bgt.n	800d1ca <__multadd+0x12>
 800d1f0:	b30e      	cbz	r6, 800d236 <__multadd+0x7e>
 800d1f2:	68a3      	ldr	r3, [r4, #8]
 800d1f4:	42ab      	cmp	r3, r5
 800d1f6:	dc19      	bgt.n	800d22c <__multadd+0x74>
 800d1f8:	6861      	ldr	r1, [r4, #4]
 800d1fa:	4638      	mov	r0, r7
 800d1fc:	3101      	adds	r1, #1
 800d1fe:	f7ff ff79 	bl	800d0f4 <_Balloc>
 800d202:	4680      	mov	r8, r0
 800d204:	b928      	cbnz	r0, 800d212 <__multadd+0x5a>
 800d206:	4602      	mov	r2, r0
 800d208:	4b0c      	ldr	r3, [pc, #48]	@ (800d23c <__multadd+0x84>)
 800d20a:	480d      	ldr	r0, [pc, #52]	@ (800d240 <__multadd+0x88>)
 800d20c:	21ba      	movs	r1, #186	@ 0xba
 800d20e:	f000 fd8f 	bl	800dd30 <__assert_func>
 800d212:	6922      	ldr	r2, [r4, #16]
 800d214:	3202      	adds	r2, #2
 800d216:	f104 010c 	add.w	r1, r4, #12
 800d21a:	0092      	lsls	r2, r2, #2
 800d21c:	300c      	adds	r0, #12
 800d21e:	f000 fd79 	bl	800dd14 <memcpy>
 800d222:	4621      	mov	r1, r4
 800d224:	4638      	mov	r0, r7
 800d226:	f7ff ffa5 	bl	800d174 <_Bfree>
 800d22a:	4644      	mov	r4, r8
 800d22c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d230:	3501      	adds	r5, #1
 800d232:	615e      	str	r6, [r3, #20]
 800d234:	6125      	str	r5, [r4, #16]
 800d236:	4620      	mov	r0, r4
 800d238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d23c:	0800e312 	.word	0x0800e312
 800d240:	0800e34f 	.word	0x0800e34f

0800d244 <__hi0bits>:
 800d244:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d248:	4603      	mov	r3, r0
 800d24a:	bf36      	itet	cc
 800d24c:	0403      	lslcc	r3, r0, #16
 800d24e:	2000      	movcs	r0, #0
 800d250:	2010      	movcc	r0, #16
 800d252:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d256:	bf3c      	itt	cc
 800d258:	021b      	lslcc	r3, r3, #8
 800d25a:	3008      	addcc	r0, #8
 800d25c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d260:	bf3c      	itt	cc
 800d262:	011b      	lslcc	r3, r3, #4
 800d264:	3004      	addcc	r0, #4
 800d266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d26a:	bf3c      	itt	cc
 800d26c:	009b      	lslcc	r3, r3, #2
 800d26e:	3002      	addcc	r0, #2
 800d270:	2b00      	cmp	r3, #0
 800d272:	db05      	blt.n	800d280 <__hi0bits+0x3c>
 800d274:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d278:	f100 0001 	add.w	r0, r0, #1
 800d27c:	bf08      	it	eq
 800d27e:	2020      	moveq	r0, #32
 800d280:	4770      	bx	lr

0800d282 <__lo0bits>:
 800d282:	6803      	ldr	r3, [r0, #0]
 800d284:	4602      	mov	r2, r0
 800d286:	f013 0007 	ands.w	r0, r3, #7
 800d28a:	d00b      	beq.n	800d2a4 <__lo0bits+0x22>
 800d28c:	07d9      	lsls	r1, r3, #31
 800d28e:	d421      	bmi.n	800d2d4 <__lo0bits+0x52>
 800d290:	0798      	lsls	r0, r3, #30
 800d292:	bf49      	itett	mi
 800d294:	085b      	lsrmi	r3, r3, #1
 800d296:	089b      	lsrpl	r3, r3, #2
 800d298:	2001      	movmi	r0, #1
 800d29a:	6013      	strmi	r3, [r2, #0]
 800d29c:	bf5c      	itt	pl
 800d29e:	6013      	strpl	r3, [r2, #0]
 800d2a0:	2002      	movpl	r0, #2
 800d2a2:	4770      	bx	lr
 800d2a4:	b299      	uxth	r1, r3
 800d2a6:	b909      	cbnz	r1, 800d2ac <__lo0bits+0x2a>
 800d2a8:	0c1b      	lsrs	r3, r3, #16
 800d2aa:	2010      	movs	r0, #16
 800d2ac:	b2d9      	uxtb	r1, r3
 800d2ae:	b909      	cbnz	r1, 800d2b4 <__lo0bits+0x32>
 800d2b0:	3008      	adds	r0, #8
 800d2b2:	0a1b      	lsrs	r3, r3, #8
 800d2b4:	0719      	lsls	r1, r3, #28
 800d2b6:	bf04      	itt	eq
 800d2b8:	091b      	lsreq	r3, r3, #4
 800d2ba:	3004      	addeq	r0, #4
 800d2bc:	0799      	lsls	r1, r3, #30
 800d2be:	bf04      	itt	eq
 800d2c0:	089b      	lsreq	r3, r3, #2
 800d2c2:	3002      	addeq	r0, #2
 800d2c4:	07d9      	lsls	r1, r3, #31
 800d2c6:	d403      	bmi.n	800d2d0 <__lo0bits+0x4e>
 800d2c8:	085b      	lsrs	r3, r3, #1
 800d2ca:	f100 0001 	add.w	r0, r0, #1
 800d2ce:	d003      	beq.n	800d2d8 <__lo0bits+0x56>
 800d2d0:	6013      	str	r3, [r2, #0]
 800d2d2:	4770      	bx	lr
 800d2d4:	2000      	movs	r0, #0
 800d2d6:	4770      	bx	lr
 800d2d8:	2020      	movs	r0, #32
 800d2da:	4770      	bx	lr

0800d2dc <__i2b>:
 800d2dc:	b510      	push	{r4, lr}
 800d2de:	460c      	mov	r4, r1
 800d2e0:	2101      	movs	r1, #1
 800d2e2:	f7ff ff07 	bl	800d0f4 <_Balloc>
 800d2e6:	4602      	mov	r2, r0
 800d2e8:	b928      	cbnz	r0, 800d2f6 <__i2b+0x1a>
 800d2ea:	4b05      	ldr	r3, [pc, #20]	@ (800d300 <__i2b+0x24>)
 800d2ec:	4805      	ldr	r0, [pc, #20]	@ (800d304 <__i2b+0x28>)
 800d2ee:	f240 1145 	movw	r1, #325	@ 0x145
 800d2f2:	f000 fd1d 	bl	800dd30 <__assert_func>
 800d2f6:	2301      	movs	r3, #1
 800d2f8:	6144      	str	r4, [r0, #20]
 800d2fa:	6103      	str	r3, [r0, #16]
 800d2fc:	bd10      	pop	{r4, pc}
 800d2fe:	bf00      	nop
 800d300:	0800e312 	.word	0x0800e312
 800d304:	0800e34f 	.word	0x0800e34f

0800d308 <__multiply>:
 800d308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d30c:	4617      	mov	r7, r2
 800d30e:	690a      	ldr	r2, [r1, #16]
 800d310:	693b      	ldr	r3, [r7, #16]
 800d312:	429a      	cmp	r2, r3
 800d314:	bfa8      	it	ge
 800d316:	463b      	movge	r3, r7
 800d318:	4689      	mov	r9, r1
 800d31a:	bfa4      	itt	ge
 800d31c:	460f      	movge	r7, r1
 800d31e:	4699      	movge	r9, r3
 800d320:	693d      	ldr	r5, [r7, #16]
 800d322:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d326:	68bb      	ldr	r3, [r7, #8]
 800d328:	6879      	ldr	r1, [r7, #4]
 800d32a:	eb05 060a 	add.w	r6, r5, sl
 800d32e:	42b3      	cmp	r3, r6
 800d330:	b085      	sub	sp, #20
 800d332:	bfb8      	it	lt
 800d334:	3101      	addlt	r1, #1
 800d336:	f7ff fedd 	bl	800d0f4 <_Balloc>
 800d33a:	b930      	cbnz	r0, 800d34a <__multiply+0x42>
 800d33c:	4602      	mov	r2, r0
 800d33e:	4b41      	ldr	r3, [pc, #260]	@ (800d444 <__multiply+0x13c>)
 800d340:	4841      	ldr	r0, [pc, #260]	@ (800d448 <__multiply+0x140>)
 800d342:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d346:	f000 fcf3 	bl	800dd30 <__assert_func>
 800d34a:	f100 0414 	add.w	r4, r0, #20
 800d34e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d352:	4623      	mov	r3, r4
 800d354:	2200      	movs	r2, #0
 800d356:	4573      	cmp	r3, lr
 800d358:	d320      	bcc.n	800d39c <__multiply+0x94>
 800d35a:	f107 0814 	add.w	r8, r7, #20
 800d35e:	f109 0114 	add.w	r1, r9, #20
 800d362:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d366:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d36a:	9302      	str	r3, [sp, #8]
 800d36c:	1beb      	subs	r3, r5, r7
 800d36e:	3b15      	subs	r3, #21
 800d370:	f023 0303 	bic.w	r3, r3, #3
 800d374:	3304      	adds	r3, #4
 800d376:	3715      	adds	r7, #21
 800d378:	42bd      	cmp	r5, r7
 800d37a:	bf38      	it	cc
 800d37c:	2304      	movcc	r3, #4
 800d37e:	9301      	str	r3, [sp, #4]
 800d380:	9b02      	ldr	r3, [sp, #8]
 800d382:	9103      	str	r1, [sp, #12]
 800d384:	428b      	cmp	r3, r1
 800d386:	d80c      	bhi.n	800d3a2 <__multiply+0x9a>
 800d388:	2e00      	cmp	r6, #0
 800d38a:	dd03      	ble.n	800d394 <__multiply+0x8c>
 800d38c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d390:	2b00      	cmp	r3, #0
 800d392:	d055      	beq.n	800d440 <__multiply+0x138>
 800d394:	6106      	str	r6, [r0, #16]
 800d396:	b005      	add	sp, #20
 800d398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d39c:	f843 2b04 	str.w	r2, [r3], #4
 800d3a0:	e7d9      	b.n	800d356 <__multiply+0x4e>
 800d3a2:	f8b1 a000 	ldrh.w	sl, [r1]
 800d3a6:	f1ba 0f00 	cmp.w	sl, #0
 800d3aa:	d01f      	beq.n	800d3ec <__multiply+0xe4>
 800d3ac:	46c4      	mov	ip, r8
 800d3ae:	46a1      	mov	r9, r4
 800d3b0:	2700      	movs	r7, #0
 800d3b2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d3b6:	f8d9 3000 	ldr.w	r3, [r9]
 800d3ba:	fa1f fb82 	uxth.w	fp, r2
 800d3be:	b29b      	uxth	r3, r3
 800d3c0:	fb0a 330b 	mla	r3, sl, fp, r3
 800d3c4:	443b      	add	r3, r7
 800d3c6:	f8d9 7000 	ldr.w	r7, [r9]
 800d3ca:	0c12      	lsrs	r2, r2, #16
 800d3cc:	0c3f      	lsrs	r7, r7, #16
 800d3ce:	fb0a 7202 	mla	r2, sl, r2, r7
 800d3d2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d3d6:	b29b      	uxth	r3, r3
 800d3d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d3dc:	4565      	cmp	r5, ip
 800d3de:	f849 3b04 	str.w	r3, [r9], #4
 800d3e2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d3e6:	d8e4      	bhi.n	800d3b2 <__multiply+0xaa>
 800d3e8:	9b01      	ldr	r3, [sp, #4]
 800d3ea:	50e7      	str	r7, [r4, r3]
 800d3ec:	9b03      	ldr	r3, [sp, #12]
 800d3ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d3f2:	3104      	adds	r1, #4
 800d3f4:	f1b9 0f00 	cmp.w	r9, #0
 800d3f8:	d020      	beq.n	800d43c <__multiply+0x134>
 800d3fa:	6823      	ldr	r3, [r4, #0]
 800d3fc:	4647      	mov	r7, r8
 800d3fe:	46a4      	mov	ip, r4
 800d400:	f04f 0a00 	mov.w	sl, #0
 800d404:	f8b7 b000 	ldrh.w	fp, [r7]
 800d408:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d40c:	fb09 220b 	mla	r2, r9, fp, r2
 800d410:	4452      	add	r2, sl
 800d412:	b29b      	uxth	r3, r3
 800d414:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d418:	f84c 3b04 	str.w	r3, [ip], #4
 800d41c:	f857 3b04 	ldr.w	r3, [r7], #4
 800d420:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d424:	f8bc 3000 	ldrh.w	r3, [ip]
 800d428:	fb09 330a 	mla	r3, r9, sl, r3
 800d42c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d430:	42bd      	cmp	r5, r7
 800d432:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d436:	d8e5      	bhi.n	800d404 <__multiply+0xfc>
 800d438:	9a01      	ldr	r2, [sp, #4]
 800d43a:	50a3      	str	r3, [r4, r2]
 800d43c:	3404      	adds	r4, #4
 800d43e:	e79f      	b.n	800d380 <__multiply+0x78>
 800d440:	3e01      	subs	r6, #1
 800d442:	e7a1      	b.n	800d388 <__multiply+0x80>
 800d444:	0800e312 	.word	0x0800e312
 800d448:	0800e34f 	.word	0x0800e34f

0800d44c <__pow5mult>:
 800d44c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d450:	4615      	mov	r5, r2
 800d452:	f012 0203 	ands.w	r2, r2, #3
 800d456:	4607      	mov	r7, r0
 800d458:	460e      	mov	r6, r1
 800d45a:	d007      	beq.n	800d46c <__pow5mult+0x20>
 800d45c:	4c25      	ldr	r4, [pc, #148]	@ (800d4f4 <__pow5mult+0xa8>)
 800d45e:	3a01      	subs	r2, #1
 800d460:	2300      	movs	r3, #0
 800d462:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d466:	f7ff fea7 	bl	800d1b8 <__multadd>
 800d46a:	4606      	mov	r6, r0
 800d46c:	10ad      	asrs	r5, r5, #2
 800d46e:	d03d      	beq.n	800d4ec <__pow5mult+0xa0>
 800d470:	69fc      	ldr	r4, [r7, #28]
 800d472:	b97c      	cbnz	r4, 800d494 <__pow5mult+0x48>
 800d474:	2010      	movs	r0, #16
 800d476:	f7ff fb53 	bl	800cb20 <malloc>
 800d47a:	4602      	mov	r2, r0
 800d47c:	61f8      	str	r0, [r7, #28]
 800d47e:	b928      	cbnz	r0, 800d48c <__pow5mult+0x40>
 800d480:	4b1d      	ldr	r3, [pc, #116]	@ (800d4f8 <__pow5mult+0xac>)
 800d482:	481e      	ldr	r0, [pc, #120]	@ (800d4fc <__pow5mult+0xb0>)
 800d484:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d488:	f000 fc52 	bl	800dd30 <__assert_func>
 800d48c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d490:	6004      	str	r4, [r0, #0]
 800d492:	60c4      	str	r4, [r0, #12]
 800d494:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d498:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d49c:	b94c      	cbnz	r4, 800d4b2 <__pow5mult+0x66>
 800d49e:	f240 2171 	movw	r1, #625	@ 0x271
 800d4a2:	4638      	mov	r0, r7
 800d4a4:	f7ff ff1a 	bl	800d2dc <__i2b>
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	f8c8 0008 	str.w	r0, [r8, #8]
 800d4ae:	4604      	mov	r4, r0
 800d4b0:	6003      	str	r3, [r0, #0]
 800d4b2:	f04f 0900 	mov.w	r9, #0
 800d4b6:	07eb      	lsls	r3, r5, #31
 800d4b8:	d50a      	bpl.n	800d4d0 <__pow5mult+0x84>
 800d4ba:	4631      	mov	r1, r6
 800d4bc:	4622      	mov	r2, r4
 800d4be:	4638      	mov	r0, r7
 800d4c0:	f7ff ff22 	bl	800d308 <__multiply>
 800d4c4:	4631      	mov	r1, r6
 800d4c6:	4680      	mov	r8, r0
 800d4c8:	4638      	mov	r0, r7
 800d4ca:	f7ff fe53 	bl	800d174 <_Bfree>
 800d4ce:	4646      	mov	r6, r8
 800d4d0:	106d      	asrs	r5, r5, #1
 800d4d2:	d00b      	beq.n	800d4ec <__pow5mult+0xa0>
 800d4d4:	6820      	ldr	r0, [r4, #0]
 800d4d6:	b938      	cbnz	r0, 800d4e8 <__pow5mult+0x9c>
 800d4d8:	4622      	mov	r2, r4
 800d4da:	4621      	mov	r1, r4
 800d4dc:	4638      	mov	r0, r7
 800d4de:	f7ff ff13 	bl	800d308 <__multiply>
 800d4e2:	6020      	str	r0, [r4, #0]
 800d4e4:	f8c0 9000 	str.w	r9, [r0]
 800d4e8:	4604      	mov	r4, r0
 800d4ea:	e7e4      	b.n	800d4b6 <__pow5mult+0x6a>
 800d4ec:	4630      	mov	r0, r6
 800d4ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4f2:	bf00      	nop
 800d4f4:	0800e3f0 	.word	0x0800e3f0
 800d4f8:	0800e2a3 	.word	0x0800e2a3
 800d4fc:	0800e34f 	.word	0x0800e34f

0800d500 <__lshift>:
 800d500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d504:	460c      	mov	r4, r1
 800d506:	6849      	ldr	r1, [r1, #4]
 800d508:	6923      	ldr	r3, [r4, #16]
 800d50a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d50e:	68a3      	ldr	r3, [r4, #8]
 800d510:	4607      	mov	r7, r0
 800d512:	4691      	mov	r9, r2
 800d514:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d518:	f108 0601 	add.w	r6, r8, #1
 800d51c:	42b3      	cmp	r3, r6
 800d51e:	db0b      	blt.n	800d538 <__lshift+0x38>
 800d520:	4638      	mov	r0, r7
 800d522:	f7ff fde7 	bl	800d0f4 <_Balloc>
 800d526:	4605      	mov	r5, r0
 800d528:	b948      	cbnz	r0, 800d53e <__lshift+0x3e>
 800d52a:	4602      	mov	r2, r0
 800d52c:	4b28      	ldr	r3, [pc, #160]	@ (800d5d0 <__lshift+0xd0>)
 800d52e:	4829      	ldr	r0, [pc, #164]	@ (800d5d4 <__lshift+0xd4>)
 800d530:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d534:	f000 fbfc 	bl	800dd30 <__assert_func>
 800d538:	3101      	adds	r1, #1
 800d53a:	005b      	lsls	r3, r3, #1
 800d53c:	e7ee      	b.n	800d51c <__lshift+0x1c>
 800d53e:	2300      	movs	r3, #0
 800d540:	f100 0114 	add.w	r1, r0, #20
 800d544:	f100 0210 	add.w	r2, r0, #16
 800d548:	4618      	mov	r0, r3
 800d54a:	4553      	cmp	r3, sl
 800d54c:	db33      	blt.n	800d5b6 <__lshift+0xb6>
 800d54e:	6920      	ldr	r0, [r4, #16]
 800d550:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d554:	f104 0314 	add.w	r3, r4, #20
 800d558:	f019 091f 	ands.w	r9, r9, #31
 800d55c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d560:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d564:	d02b      	beq.n	800d5be <__lshift+0xbe>
 800d566:	f1c9 0e20 	rsb	lr, r9, #32
 800d56a:	468a      	mov	sl, r1
 800d56c:	2200      	movs	r2, #0
 800d56e:	6818      	ldr	r0, [r3, #0]
 800d570:	fa00 f009 	lsl.w	r0, r0, r9
 800d574:	4310      	orrs	r0, r2
 800d576:	f84a 0b04 	str.w	r0, [sl], #4
 800d57a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d57e:	459c      	cmp	ip, r3
 800d580:	fa22 f20e 	lsr.w	r2, r2, lr
 800d584:	d8f3      	bhi.n	800d56e <__lshift+0x6e>
 800d586:	ebac 0304 	sub.w	r3, ip, r4
 800d58a:	3b15      	subs	r3, #21
 800d58c:	f023 0303 	bic.w	r3, r3, #3
 800d590:	3304      	adds	r3, #4
 800d592:	f104 0015 	add.w	r0, r4, #21
 800d596:	4560      	cmp	r0, ip
 800d598:	bf88      	it	hi
 800d59a:	2304      	movhi	r3, #4
 800d59c:	50ca      	str	r2, [r1, r3]
 800d59e:	b10a      	cbz	r2, 800d5a4 <__lshift+0xa4>
 800d5a0:	f108 0602 	add.w	r6, r8, #2
 800d5a4:	3e01      	subs	r6, #1
 800d5a6:	4638      	mov	r0, r7
 800d5a8:	612e      	str	r6, [r5, #16]
 800d5aa:	4621      	mov	r1, r4
 800d5ac:	f7ff fde2 	bl	800d174 <_Bfree>
 800d5b0:	4628      	mov	r0, r5
 800d5b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5b6:	f842 0f04 	str.w	r0, [r2, #4]!
 800d5ba:	3301      	adds	r3, #1
 800d5bc:	e7c5      	b.n	800d54a <__lshift+0x4a>
 800d5be:	3904      	subs	r1, #4
 800d5c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5c4:	f841 2f04 	str.w	r2, [r1, #4]!
 800d5c8:	459c      	cmp	ip, r3
 800d5ca:	d8f9      	bhi.n	800d5c0 <__lshift+0xc0>
 800d5cc:	e7ea      	b.n	800d5a4 <__lshift+0xa4>
 800d5ce:	bf00      	nop
 800d5d0:	0800e312 	.word	0x0800e312
 800d5d4:	0800e34f 	.word	0x0800e34f

0800d5d8 <__mcmp>:
 800d5d8:	690a      	ldr	r2, [r1, #16]
 800d5da:	4603      	mov	r3, r0
 800d5dc:	6900      	ldr	r0, [r0, #16]
 800d5de:	1a80      	subs	r0, r0, r2
 800d5e0:	b530      	push	{r4, r5, lr}
 800d5e2:	d10e      	bne.n	800d602 <__mcmp+0x2a>
 800d5e4:	3314      	adds	r3, #20
 800d5e6:	3114      	adds	r1, #20
 800d5e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d5ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d5f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d5f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d5f8:	4295      	cmp	r5, r2
 800d5fa:	d003      	beq.n	800d604 <__mcmp+0x2c>
 800d5fc:	d205      	bcs.n	800d60a <__mcmp+0x32>
 800d5fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d602:	bd30      	pop	{r4, r5, pc}
 800d604:	42a3      	cmp	r3, r4
 800d606:	d3f3      	bcc.n	800d5f0 <__mcmp+0x18>
 800d608:	e7fb      	b.n	800d602 <__mcmp+0x2a>
 800d60a:	2001      	movs	r0, #1
 800d60c:	e7f9      	b.n	800d602 <__mcmp+0x2a>
	...

0800d610 <__mdiff>:
 800d610:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d614:	4689      	mov	r9, r1
 800d616:	4606      	mov	r6, r0
 800d618:	4611      	mov	r1, r2
 800d61a:	4648      	mov	r0, r9
 800d61c:	4614      	mov	r4, r2
 800d61e:	f7ff ffdb 	bl	800d5d8 <__mcmp>
 800d622:	1e05      	subs	r5, r0, #0
 800d624:	d112      	bne.n	800d64c <__mdiff+0x3c>
 800d626:	4629      	mov	r1, r5
 800d628:	4630      	mov	r0, r6
 800d62a:	f7ff fd63 	bl	800d0f4 <_Balloc>
 800d62e:	4602      	mov	r2, r0
 800d630:	b928      	cbnz	r0, 800d63e <__mdiff+0x2e>
 800d632:	4b3f      	ldr	r3, [pc, #252]	@ (800d730 <__mdiff+0x120>)
 800d634:	f240 2137 	movw	r1, #567	@ 0x237
 800d638:	483e      	ldr	r0, [pc, #248]	@ (800d734 <__mdiff+0x124>)
 800d63a:	f000 fb79 	bl	800dd30 <__assert_func>
 800d63e:	2301      	movs	r3, #1
 800d640:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d644:	4610      	mov	r0, r2
 800d646:	b003      	add	sp, #12
 800d648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d64c:	bfbc      	itt	lt
 800d64e:	464b      	movlt	r3, r9
 800d650:	46a1      	movlt	r9, r4
 800d652:	4630      	mov	r0, r6
 800d654:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d658:	bfba      	itte	lt
 800d65a:	461c      	movlt	r4, r3
 800d65c:	2501      	movlt	r5, #1
 800d65e:	2500      	movge	r5, #0
 800d660:	f7ff fd48 	bl	800d0f4 <_Balloc>
 800d664:	4602      	mov	r2, r0
 800d666:	b918      	cbnz	r0, 800d670 <__mdiff+0x60>
 800d668:	4b31      	ldr	r3, [pc, #196]	@ (800d730 <__mdiff+0x120>)
 800d66a:	f240 2145 	movw	r1, #581	@ 0x245
 800d66e:	e7e3      	b.n	800d638 <__mdiff+0x28>
 800d670:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d674:	6926      	ldr	r6, [r4, #16]
 800d676:	60c5      	str	r5, [r0, #12]
 800d678:	f109 0310 	add.w	r3, r9, #16
 800d67c:	f109 0514 	add.w	r5, r9, #20
 800d680:	f104 0e14 	add.w	lr, r4, #20
 800d684:	f100 0b14 	add.w	fp, r0, #20
 800d688:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d68c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d690:	9301      	str	r3, [sp, #4]
 800d692:	46d9      	mov	r9, fp
 800d694:	f04f 0c00 	mov.w	ip, #0
 800d698:	9b01      	ldr	r3, [sp, #4]
 800d69a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d69e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d6a2:	9301      	str	r3, [sp, #4]
 800d6a4:	fa1f f38a 	uxth.w	r3, sl
 800d6a8:	4619      	mov	r1, r3
 800d6aa:	b283      	uxth	r3, r0
 800d6ac:	1acb      	subs	r3, r1, r3
 800d6ae:	0c00      	lsrs	r0, r0, #16
 800d6b0:	4463      	add	r3, ip
 800d6b2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d6b6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d6ba:	b29b      	uxth	r3, r3
 800d6bc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d6c0:	4576      	cmp	r6, lr
 800d6c2:	f849 3b04 	str.w	r3, [r9], #4
 800d6c6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d6ca:	d8e5      	bhi.n	800d698 <__mdiff+0x88>
 800d6cc:	1b33      	subs	r3, r6, r4
 800d6ce:	3b15      	subs	r3, #21
 800d6d0:	f023 0303 	bic.w	r3, r3, #3
 800d6d4:	3415      	adds	r4, #21
 800d6d6:	3304      	adds	r3, #4
 800d6d8:	42a6      	cmp	r6, r4
 800d6da:	bf38      	it	cc
 800d6dc:	2304      	movcc	r3, #4
 800d6de:	441d      	add	r5, r3
 800d6e0:	445b      	add	r3, fp
 800d6e2:	461e      	mov	r6, r3
 800d6e4:	462c      	mov	r4, r5
 800d6e6:	4544      	cmp	r4, r8
 800d6e8:	d30e      	bcc.n	800d708 <__mdiff+0xf8>
 800d6ea:	f108 0103 	add.w	r1, r8, #3
 800d6ee:	1b49      	subs	r1, r1, r5
 800d6f0:	f021 0103 	bic.w	r1, r1, #3
 800d6f4:	3d03      	subs	r5, #3
 800d6f6:	45a8      	cmp	r8, r5
 800d6f8:	bf38      	it	cc
 800d6fa:	2100      	movcc	r1, #0
 800d6fc:	440b      	add	r3, r1
 800d6fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d702:	b191      	cbz	r1, 800d72a <__mdiff+0x11a>
 800d704:	6117      	str	r7, [r2, #16]
 800d706:	e79d      	b.n	800d644 <__mdiff+0x34>
 800d708:	f854 1b04 	ldr.w	r1, [r4], #4
 800d70c:	46e6      	mov	lr, ip
 800d70e:	0c08      	lsrs	r0, r1, #16
 800d710:	fa1c fc81 	uxtah	ip, ip, r1
 800d714:	4471      	add	r1, lr
 800d716:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d71a:	b289      	uxth	r1, r1
 800d71c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d720:	f846 1b04 	str.w	r1, [r6], #4
 800d724:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d728:	e7dd      	b.n	800d6e6 <__mdiff+0xd6>
 800d72a:	3f01      	subs	r7, #1
 800d72c:	e7e7      	b.n	800d6fe <__mdiff+0xee>
 800d72e:	bf00      	nop
 800d730:	0800e312 	.word	0x0800e312
 800d734:	0800e34f 	.word	0x0800e34f

0800d738 <__d2b>:
 800d738:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d73c:	460f      	mov	r7, r1
 800d73e:	2101      	movs	r1, #1
 800d740:	ec59 8b10 	vmov	r8, r9, d0
 800d744:	4616      	mov	r6, r2
 800d746:	f7ff fcd5 	bl	800d0f4 <_Balloc>
 800d74a:	4604      	mov	r4, r0
 800d74c:	b930      	cbnz	r0, 800d75c <__d2b+0x24>
 800d74e:	4602      	mov	r2, r0
 800d750:	4b23      	ldr	r3, [pc, #140]	@ (800d7e0 <__d2b+0xa8>)
 800d752:	4824      	ldr	r0, [pc, #144]	@ (800d7e4 <__d2b+0xac>)
 800d754:	f240 310f 	movw	r1, #783	@ 0x30f
 800d758:	f000 faea 	bl	800dd30 <__assert_func>
 800d75c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d760:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d764:	b10d      	cbz	r5, 800d76a <__d2b+0x32>
 800d766:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d76a:	9301      	str	r3, [sp, #4]
 800d76c:	f1b8 0300 	subs.w	r3, r8, #0
 800d770:	d023      	beq.n	800d7ba <__d2b+0x82>
 800d772:	4668      	mov	r0, sp
 800d774:	9300      	str	r3, [sp, #0]
 800d776:	f7ff fd84 	bl	800d282 <__lo0bits>
 800d77a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d77e:	b1d0      	cbz	r0, 800d7b6 <__d2b+0x7e>
 800d780:	f1c0 0320 	rsb	r3, r0, #32
 800d784:	fa02 f303 	lsl.w	r3, r2, r3
 800d788:	430b      	orrs	r3, r1
 800d78a:	40c2      	lsrs	r2, r0
 800d78c:	6163      	str	r3, [r4, #20]
 800d78e:	9201      	str	r2, [sp, #4]
 800d790:	9b01      	ldr	r3, [sp, #4]
 800d792:	61a3      	str	r3, [r4, #24]
 800d794:	2b00      	cmp	r3, #0
 800d796:	bf0c      	ite	eq
 800d798:	2201      	moveq	r2, #1
 800d79a:	2202      	movne	r2, #2
 800d79c:	6122      	str	r2, [r4, #16]
 800d79e:	b1a5      	cbz	r5, 800d7ca <__d2b+0x92>
 800d7a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d7a4:	4405      	add	r5, r0
 800d7a6:	603d      	str	r5, [r7, #0]
 800d7a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d7ac:	6030      	str	r0, [r6, #0]
 800d7ae:	4620      	mov	r0, r4
 800d7b0:	b003      	add	sp, #12
 800d7b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d7b6:	6161      	str	r1, [r4, #20]
 800d7b8:	e7ea      	b.n	800d790 <__d2b+0x58>
 800d7ba:	a801      	add	r0, sp, #4
 800d7bc:	f7ff fd61 	bl	800d282 <__lo0bits>
 800d7c0:	9b01      	ldr	r3, [sp, #4]
 800d7c2:	6163      	str	r3, [r4, #20]
 800d7c4:	3020      	adds	r0, #32
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	e7e8      	b.n	800d79c <__d2b+0x64>
 800d7ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d7ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d7d2:	6038      	str	r0, [r7, #0]
 800d7d4:	6918      	ldr	r0, [r3, #16]
 800d7d6:	f7ff fd35 	bl	800d244 <__hi0bits>
 800d7da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d7de:	e7e5      	b.n	800d7ac <__d2b+0x74>
 800d7e0:	0800e312 	.word	0x0800e312
 800d7e4:	0800e34f 	.word	0x0800e34f

0800d7e8 <__submore>:
 800d7e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7ec:	460c      	mov	r4, r1
 800d7ee:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d7f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d7f4:	4299      	cmp	r1, r3
 800d7f6:	d11d      	bne.n	800d834 <__submore+0x4c>
 800d7f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d7fc:	f7ff f9ba 	bl	800cb74 <_malloc_r>
 800d800:	b918      	cbnz	r0, 800d80a <__submore+0x22>
 800d802:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d80a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d80e:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d810:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800d814:	6360      	str	r0, [r4, #52]	@ 0x34
 800d816:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800d81a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800d81e:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800d822:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800d826:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800d82a:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800d82e:	6020      	str	r0, [r4, #0]
 800d830:	2000      	movs	r0, #0
 800d832:	e7e8      	b.n	800d806 <__submore+0x1e>
 800d834:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800d836:	0077      	lsls	r7, r6, #1
 800d838:	463a      	mov	r2, r7
 800d83a:	f000 f80f 	bl	800d85c <_realloc_r>
 800d83e:	4605      	mov	r5, r0
 800d840:	2800      	cmp	r0, #0
 800d842:	d0de      	beq.n	800d802 <__submore+0x1a>
 800d844:	eb00 0806 	add.w	r8, r0, r6
 800d848:	4601      	mov	r1, r0
 800d84a:	4632      	mov	r2, r6
 800d84c:	4640      	mov	r0, r8
 800d84e:	f000 fa61 	bl	800dd14 <memcpy>
 800d852:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800d856:	f8c4 8000 	str.w	r8, [r4]
 800d85a:	e7e9      	b.n	800d830 <__submore+0x48>

0800d85c <_realloc_r>:
 800d85c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d860:	4607      	mov	r7, r0
 800d862:	4614      	mov	r4, r2
 800d864:	460d      	mov	r5, r1
 800d866:	b921      	cbnz	r1, 800d872 <_realloc_r+0x16>
 800d868:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d86c:	4611      	mov	r1, r2
 800d86e:	f7ff b981 	b.w	800cb74 <_malloc_r>
 800d872:	b92a      	cbnz	r2, 800d880 <_realloc_r+0x24>
 800d874:	f7fe fca0 	bl	800c1b8 <_free_r>
 800d878:	4625      	mov	r5, r4
 800d87a:	4628      	mov	r0, r5
 800d87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d880:	f000 fa9a 	bl	800ddb8 <_malloc_usable_size_r>
 800d884:	4284      	cmp	r4, r0
 800d886:	4606      	mov	r6, r0
 800d888:	d802      	bhi.n	800d890 <_realloc_r+0x34>
 800d88a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d88e:	d8f4      	bhi.n	800d87a <_realloc_r+0x1e>
 800d890:	4621      	mov	r1, r4
 800d892:	4638      	mov	r0, r7
 800d894:	f7ff f96e 	bl	800cb74 <_malloc_r>
 800d898:	4680      	mov	r8, r0
 800d89a:	b908      	cbnz	r0, 800d8a0 <_realloc_r+0x44>
 800d89c:	4645      	mov	r5, r8
 800d89e:	e7ec      	b.n	800d87a <_realloc_r+0x1e>
 800d8a0:	42b4      	cmp	r4, r6
 800d8a2:	4622      	mov	r2, r4
 800d8a4:	4629      	mov	r1, r5
 800d8a6:	bf28      	it	cs
 800d8a8:	4632      	movcs	r2, r6
 800d8aa:	f000 fa33 	bl	800dd14 <memcpy>
 800d8ae:	4629      	mov	r1, r5
 800d8b0:	4638      	mov	r0, r7
 800d8b2:	f7fe fc81 	bl	800c1b8 <_free_r>
 800d8b6:	e7f1      	b.n	800d89c <_realloc_r+0x40>

0800d8b8 <__swbuf_r>:
 800d8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ba:	460e      	mov	r6, r1
 800d8bc:	4614      	mov	r4, r2
 800d8be:	4605      	mov	r5, r0
 800d8c0:	b118      	cbz	r0, 800d8ca <__swbuf_r+0x12>
 800d8c2:	6a03      	ldr	r3, [r0, #32]
 800d8c4:	b90b      	cbnz	r3, 800d8ca <__swbuf_r+0x12>
 800d8c6:	f7fd fcbb 	bl	800b240 <__sinit>
 800d8ca:	69a3      	ldr	r3, [r4, #24]
 800d8cc:	60a3      	str	r3, [r4, #8]
 800d8ce:	89a3      	ldrh	r3, [r4, #12]
 800d8d0:	071a      	lsls	r2, r3, #28
 800d8d2:	d501      	bpl.n	800d8d8 <__swbuf_r+0x20>
 800d8d4:	6923      	ldr	r3, [r4, #16]
 800d8d6:	b943      	cbnz	r3, 800d8ea <__swbuf_r+0x32>
 800d8d8:	4621      	mov	r1, r4
 800d8da:	4628      	mov	r0, r5
 800d8dc:	f000 f916 	bl	800db0c <__swsetup_r>
 800d8e0:	b118      	cbz	r0, 800d8ea <__swbuf_r+0x32>
 800d8e2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d8e6:	4638      	mov	r0, r7
 800d8e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8ea:	6823      	ldr	r3, [r4, #0]
 800d8ec:	6922      	ldr	r2, [r4, #16]
 800d8ee:	1a98      	subs	r0, r3, r2
 800d8f0:	6963      	ldr	r3, [r4, #20]
 800d8f2:	b2f6      	uxtb	r6, r6
 800d8f4:	4283      	cmp	r3, r0
 800d8f6:	4637      	mov	r7, r6
 800d8f8:	dc05      	bgt.n	800d906 <__swbuf_r+0x4e>
 800d8fa:	4621      	mov	r1, r4
 800d8fc:	4628      	mov	r0, r5
 800d8fe:	f7ff fbc5 	bl	800d08c <_fflush_r>
 800d902:	2800      	cmp	r0, #0
 800d904:	d1ed      	bne.n	800d8e2 <__swbuf_r+0x2a>
 800d906:	68a3      	ldr	r3, [r4, #8]
 800d908:	3b01      	subs	r3, #1
 800d90a:	60a3      	str	r3, [r4, #8]
 800d90c:	6823      	ldr	r3, [r4, #0]
 800d90e:	1c5a      	adds	r2, r3, #1
 800d910:	6022      	str	r2, [r4, #0]
 800d912:	701e      	strb	r6, [r3, #0]
 800d914:	6962      	ldr	r2, [r4, #20]
 800d916:	1c43      	adds	r3, r0, #1
 800d918:	429a      	cmp	r2, r3
 800d91a:	d004      	beq.n	800d926 <__swbuf_r+0x6e>
 800d91c:	89a3      	ldrh	r3, [r4, #12]
 800d91e:	07db      	lsls	r3, r3, #31
 800d920:	d5e1      	bpl.n	800d8e6 <__swbuf_r+0x2e>
 800d922:	2e0a      	cmp	r6, #10
 800d924:	d1df      	bne.n	800d8e6 <__swbuf_r+0x2e>
 800d926:	4621      	mov	r1, r4
 800d928:	4628      	mov	r0, r5
 800d92a:	f7ff fbaf 	bl	800d08c <_fflush_r>
 800d92e:	2800      	cmp	r0, #0
 800d930:	d0d9      	beq.n	800d8e6 <__swbuf_r+0x2e>
 800d932:	e7d6      	b.n	800d8e2 <__swbuf_r+0x2a>

0800d934 <_strtol_l.isra.0>:
 800d934:	2b24      	cmp	r3, #36	@ 0x24
 800d936:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d93a:	4686      	mov	lr, r0
 800d93c:	4690      	mov	r8, r2
 800d93e:	d801      	bhi.n	800d944 <_strtol_l.isra.0+0x10>
 800d940:	2b01      	cmp	r3, #1
 800d942:	d106      	bne.n	800d952 <_strtol_l.isra.0+0x1e>
 800d944:	f7fd fd9c 	bl	800b480 <__errno>
 800d948:	2316      	movs	r3, #22
 800d94a:	6003      	str	r3, [r0, #0]
 800d94c:	2000      	movs	r0, #0
 800d94e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d952:	4834      	ldr	r0, [pc, #208]	@ (800da24 <_strtol_l.isra.0+0xf0>)
 800d954:	460d      	mov	r5, r1
 800d956:	462a      	mov	r2, r5
 800d958:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d95c:	5d06      	ldrb	r6, [r0, r4]
 800d95e:	f016 0608 	ands.w	r6, r6, #8
 800d962:	d1f8      	bne.n	800d956 <_strtol_l.isra.0+0x22>
 800d964:	2c2d      	cmp	r4, #45	@ 0x2d
 800d966:	d110      	bne.n	800d98a <_strtol_l.isra.0+0x56>
 800d968:	782c      	ldrb	r4, [r5, #0]
 800d96a:	2601      	movs	r6, #1
 800d96c:	1c95      	adds	r5, r2, #2
 800d96e:	f033 0210 	bics.w	r2, r3, #16
 800d972:	d115      	bne.n	800d9a0 <_strtol_l.isra.0+0x6c>
 800d974:	2c30      	cmp	r4, #48	@ 0x30
 800d976:	d10d      	bne.n	800d994 <_strtol_l.isra.0+0x60>
 800d978:	782a      	ldrb	r2, [r5, #0]
 800d97a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d97e:	2a58      	cmp	r2, #88	@ 0x58
 800d980:	d108      	bne.n	800d994 <_strtol_l.isra.0+0x60>
 800d982:	786c      	ldrb	r4, [r5, #1]
 800d984:	3502      	adds	r5, #2
 800d986:	2310      	movs	r3, #16
 800d988:	e00a      	b.n	800d9a0 <_strtol_l.isra.0+0x6c>
 800d98a:	2c2b      	cmp	r4, #43	@ 0x2b
 800d98c:	bf04      	itt	eq
 800d98e:	782c      	ldrbeq	r4, [r5, #0]
 800d990:	1c95      	addeq	r5, r2, #2
 800d992:	e7ec      	b.n	800d96e <_strtol_l.isra.0+0x3a>
 800d994:	2b00      	cmp	r3, #0
 800d996:	d1f6      	bne.n	800d986 <_strtol_l.isra.0+0x52>
 800d998:	2c30      	cmp	r4, #48	@ 0x30
 800d99a:	bf14      	ite	ne
 800d99c:	230a      	movne	r3, #10
 800d99e:	2308      	moveq	r3, #8
 800d9a0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d9a4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	fbbc f9f3 	udiv	r9, ip, r3
 800d9ae:	4610      	mov	r0, r2
 800d9b0:	fb03 ca19 	mls	sl, r3, r9, ip
 800d9b4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d9b8:	2f09      	cmp	r7, #9
 800d9ba:	d80f      	bhi.n	800d9dc <_strtol_l.isra.0+0xa8>
 800d9bc:	463c      	mov	r4, r7
 800d9be:	42a3      	cmp	r3, r4
 800d9c0:	dd1b      	ble.n	800d9fa <_strtol_l.isra.0+0xc6>
 800d9c2:	1c57      	adds	r7, r2, #1
 800d9c4:	d007      	beq.n	800d9d6 <_strtol_l.isra.0+0xa2>
 800d9c6:	4581      	cmp	r9, r0
 800d9c8:	d314      	bcc.n	800d9f4 <_strtol_l.isra.0+0xc0>
 800d9ca:	d101      	bne.n	800d9d0 <_strtol_l.isra.0+0x9c>
 800d9cc:	45a2      	cmp	sl, r4
 800d9ce:	db11      	blt.n	800d9f4 <_strtol_l.isra.0+0xc0>
 800d9d0:	fb00 4003 	mla	r0, r0, r3, r4
 800d9d4:	2201      	movs	r2, #1
 800d9d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d9da:	e7eb      	b.n	800d9b4 <_strtol_l.isra.0+0x80>
 800d9dc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d9e0:	2f19      	cmp	r7, #25
 800d9e2:	d801      	bhi.n	800d9e8 <_strtol_l.isra.0+0xb4>
 800d9e4:	3c37      	subs	r4, #55	@ 0x37
 800d9e6:	e7ea      	b.n	800d9be <_strtol_l.isra.0+0x8a>
 800d9e8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d9ec:	2f19      	cmp	r7, #25
 800d9ee:	d804      	bhi.n	800d9fa <_strtol_l.isra.0+0xc6>
 800d9f0:	3c57      	subs	r4, #87	@ 0x57
 800d9f2:	e7e4      	b.n	800d9be <_strtol_l.isra.0+0x8a>
 800d9f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d9f8:	e7ed      	b.n	800d9d6 <_strtol_l.isra.0+0xa2>
 800d9fa:	1c53      	adds	r3, r2, #1
 800d9fc:	d108      	bne.n	800da10 <_strtol_l.isra.0+0xdc>
 800d9fe:	2322      	movs	r3, #34	@ 0x22
 800da00:	f8ce 3000 	str.w	r3, [lr]
 800da04:	4660      	mov	r0, ip
 800da06:	f1b8 0f00 	cmp.w	r8, #0
 800da0a:	d0a0      	beq.n	800d94e <_strtol_l.isra.0+0x1a>
 800da0c:	1e69      	subs	r1, r5, #1
 800da0e:	e006      	b.n	800da1e <_strtol_l.isra.0+0xea>
 800da10:	b106      	cbz	r6, 800da14 <_strtol_l.isra.0+0xe0>
 800da12:	4240      	negs	r0, r0
 800da14:	f1b8 0f00 	cmp.w	r8, #0
 800da18:	d099      	beq.n	800d94e <_strtol_l.isra.0+0x1a>
 800da1a:	2a00      	cmp	r2, #0
 800da1c:	d1f6      	bne.n	800da0c <_strtol_l.isra.0+0xd8>
 800da1e:	f8c8 1000 	str.w	r1, [r8]
 800da22:	e794      	b.n	800d94e <_strtol_l.isra.0+0x1a>
 800da24:	0800e4f1 	.word	0x0800e4f1

0800da28 <_strtol_r>:
 800da28:	f7ff bf84 	b.w	800d934 <_strtol_l.isra.0>

0800da2c <_strtoul_l.isra.0>:
 800da2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da30:	4e34      	ldr	r6, [pc, #208]	@ (800db04 <_strtoul_l.isra.0+0xd8>)
 800da32:	4686      	mov	lr, r0
 800da34:	460d      	mov	r5, r1
 800da36:	4628      	mov	r0, r5
 800da38:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da3c:	5d37      	ldrb	r7, [r6, r4]
 800da3e:	f017 0708 	ands.w	r7, r7, #8
 800da42:	d1f8      	bne.n	800da36 <_strtoul_l.isra.0+0xa>
 800da44:	2c2d      	cmp	r4, #45	@ 0x2d
 800da46:	d110      	bne.n	800da6a <_strtoul_l.isra.0+0x3e>
 800da48:	782c      	ldrb	r4, [r5, #0]
 800da4a:	2701      	movs	r7, #1
 800da4c:	1c85      	adds	r5, r0, #2
 800da4e:	f033 0010 	bics.w	r0, r3, #16
 800da52:	d115      	bne.n	800da80 <_strtoul_l.isra.0+0x54>
 800da54:	2c30      	cmp	r4, #48	@ 0x30
 800da56:	d10d      	bne.n	800da74 <_strtoul_l.isra.0+0x48>
 800da58:	7828      	ldrb	r0, [r5, #0]
 800da5a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800da5e:	2858      	cmp	r0, #88	@ 0x58
 800da60:	d108      	bne.n	800da74 <_strtoul_l.isra.0+0x48>
 800da62:	786c      	ldrb	r4, [r5, #1]
 800da64:	3502      	adds	r5, #2
 800da66:	2310      	movs	r3, #16
 800da68:	e00a      	b.n	800da80 <_strtoul_l.isra.0+0x54>
 800da6a:	2c2b      	cmp	r4, #43	@ 0x2b
 800da6c:	bf04      	itt	eq
 800da6e:	782c      	ldrbeq	r4, [r5, #0]
 800da70:	1c85      	addeq	r5, r0, #2
 800da72:	e7ec      	b.n	800da4e <_strtoul_l.isra.0+0x22>
 800da74:	2b00      	cmp	r3, #0
 800da76:	d1f6      	bne.n	800da66 <_strtoul_l.isra.0+0x3a>
 800da78:	2c30      	cmp	r4, #48	@ 0x30
 800da7a:	bf14      	ite	ne
 800da7c:	230a      	movne	r3, #10
 800da7e:	2308      	moveq	r3, #8
 800da80:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800da84:	2600      	movs	r6, #0
 800da86:	fbb8 f8f3 	udiv	r8, r8, r3
 800da8a:	fb03 f908 	mul.w	r9, r3, r8
 800da8e:	ea6f 0909 	mvn.w	r9, r9
 800da92:	4630      	mov	r0, r6
 800da94:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800da98:	f1bc 0f09 	cmp.w	ip, #9
 800da9c:	d810      	bhi.n	800dac0 <_strtoul_l.isra.0+0x94>
 800da9e:	4664      	mov	r4, ip
 800daa0:	42a3      	cmp	r3, r4
 800daa2:	dd1e      	ble.n	800dae2 <_strtoul_l.isra.0+0xb6>
 800daa4:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800daa8:	d007      	beq.n	800daba <_strtoul_l.isra.0+0x8e>
 800daaa:	4580      	cmp	r8, r0
 800daac:	d316      	bcc.n	800dadc <_strtoul_l.isra.0+0xb0>
 800daae:	d101      	bne.n	800dab4 <_strtoul_l.isra.0+0x88>
 800dab0:	45a1      	cmp	r9, r4
 800dab2:	db13      	blt.n	800dadc <_strtoul_l.isra.0+0xb0>
 800dab4:	fb00 4003 	mla	r0, r0, r3, r4
 800dab8:	2601      	movs	r6, #1
 800daba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dabe:	e7e9      	b.n	800da94 <_strtoul_l.isra.0+0x68>
 800dac0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800dac4:	f1bc 0f19 	cmp.w	ip, #25
 800dac8:	d801      	bhi.n	800dace <_strtoul_l.isra.0+0xa2>
 800daca:	3c37      	subs	r4, #55	@ 0x37
 800dacc:	e7e8      	b.n	800daa0 <_strtoul_l.isra.0+0x74>
 800dace:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800dad2:	f1bc 0f19 	cmp.w	ip, #25
 800dad6:	d804      	bhi.n	800dae2 <_strtoul_l.isra.0+0xb6>
 800dad8:	3c57      	subs	r4, #87	@ 0x57
 800dada:	e7e1      	b.n	800daa0 <_strtoul_l.isra.0+0x74>
 800dadc:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800dae0:	e7eb      	b.n	800daba <_strtoul_l.isra.0+0x8e>
 800dae2:	1c73      	adds	r3, r6, #1
 800dae4:	d106      	bne.n	800daf4 <_strtoul_l.isra.0+0xc8>
 800dae6:	2322      	movs	r3, #34	@ 0x22
 800dae8:	f8ce 3000 	str.w	r3, [lr]
 800daec:	4630      	mov	r0, r6
 800daee:	b932      	cbnz	r2, 800dafe <_strtoul_l.isra.0+0xd2>
 800daf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800daf4:	b107      	cbz	r7, 800daf8 <_strtoul_l.isra.0+0xcc>
 800daf6:	4240      	negs	r0, r0
 800daf8:	2a00      	cmp	r2, #0
 800dafa:	d0f9      	beq.n	800daf0 <_strtoul_l.isra.0+0xc4>
 800dafc:	b106      	cbz	r6, 800db00 <_strtoul_l.isra.0+0xd4>
 800dafe:	1e69      	subs	r1, r5, #1
 800db00:	6011      	str	r1, [r2, #0]
 800db02:	e7f5      	b.n	800daf0 <_strtoul_l.isra.0+0xc4>
 800db04:	0800e4f1 	.word	0x0800e4f1

0800db08 <_strtoul_r>:
 800db08:	f7ff bf90 	b.w	800da2c <_strtoul_l.isra.0>

0800db0c <__swsetup_r>:
 800db0c:	b538      	push	{r3, r4, r5, lr}
 800db0e:	4b29      	ldr	r3, [pc, #164]	@ (800dbb4 <__swsetup_r+0xa8>)
 800db10:	4605      	mov	r5, r0
 800db12:	6818      	ldr	r0, [r3, #0]
 800db14:	460c      	mov	r4, r1
 800db16:	b118      	cbz	r0, 800db20 <__swsetup_r+0x14>
 800db18:	6a03      	ldr	r3, [r0, #32]
 800db1a:	b90b      	cbnz	r3, 800db20 <__swsetup_r+0x14>
 800db1c:	f7fd fb90 	bl	800b240 <__sinit>
 800db20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db24:	0719      	lsls	r1, r3, #28
 800db26:	d422      	bmi.n	800db6e <__swsetup_r+0x62>
 800db28:	06da      	lsls	r2, r3, #27
 800db2a:	d407      	bmi.n	800db3c <__swsetup_r+0x30>
 800db2c:	2209      	movs	r2, #9
 800db2e:	602a      	str	r2, [r5, #0]
 800db30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db34:	81a3      	strh	r3, [r4, #12]
 800db36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db3a:	e033      	b.n	800dba4 <__swsetup_r+0x98>
 800db3c:	0758      	lsls	r0, r3, #29
 800db3e:	d512      	bpl.n	800db66 <__swsetup_r+0x5a>
 800db40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db42:	b141      	cbz	r1, 800db56 <__swsetup_r+0x4a>
 800db44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db48:	4299      	cmp	r1, r3
 800db4a:	d002      	beq.n	800db52 <__swsetup_r+0x46>
 800db4c:	4628      	mov	r0, r5
 800db4e:	f7fe fb33 	bl	800c1b8 <_free_r>
 800db52:	2300      	movs	r3, #0
 800db54:	6363      	str	r3, [r4, #52]	@ 0x34
 800db56:	89a3      	ldrh	r3, [r4, #12]
 800db58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800db5c:	81a3      	strh	r3, [r4, #12]
 800db5e:	2300      	movs	r3, #0
 800db60:	6063      	str	r3, [r4, #4]
 800db62:	6923      	ldr	r3, [r4, #16]
 800db64:	6023      	str	r3, [r4, #0]
 800db66:	89a3      	ldrh	r3, [r4, #12]
 800db68:	f043 0308 	orr.w	r3, r3, #8
 800db6c:	81a3      	strh	r3, [r4, #12]
 800db6e:	6923      	ldr	r3, [r4, #16]
 800db70:	b94b      	cbnz	r3, 800db86 <__swsetup_r+0x7a>
 800db72:	89a3      	ldrh	r3, [r4, #12]
 800db74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800db78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db7c:	d003      	beq.n	800db86 <__swsetup_r+0x7a>
 800db7e:	4621      	mov	r1, r4
 800db80:	4628      	mov	r0, r5
 800db82:	f000 f83f 	bl	800dc04 <__smakebuf_r>
 800db86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db8a:	f013 0201 	ands.w	r2, r3, #1
 800db8e:	d00a      	beq.n	800dba6 <__swsetup_r+0x9a>
 800db90:	2200      	movs	r2, #0
 800db92:	60a2      	str	r2, [r4, #8]
 800db94:	6962      	ldr	r2, [r4, #20]
 800db96:	4252      	negs	r2, r2
 800db98:	61a2      	str	r2, [r4, #24]
 800db9a:	6922      	ldr	r2, [r4, #16]
 800db9c:	b942      	cbnz	r2, 800dbb0 <__swsetup_r+0xa4>
 800db9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dba2:	d1c5      	bne.n	800db30 <__swsetup_r+0x24>
 800dba4:	bd38      	pop	{r3, r4, r5, pc}
 800dba6:	0799      	lsls	r1, r3, #30
 800dba8:	bf58      	it	pl
 800dbaa:	6962      	ldrpl	r2, [r4, #20]
 800dbac:	60a2      	str	r2, [r4, #8]
 800dbae:	e7f4      	b.n	800db9a <__swsetup_r+0x8e>
 800dbb0:	2000      	movs	r0, #0
 800dbb2:	e7f7      	b.n	800dba4 <__swsetup_r+0x98>
 800dbb4:	20040070 	.word	0x20040070

0800dbb8 <__swhatbuf_r>:
 800dbb8:	b570      	push	{r4, r5, r6, lr}
 800dbba:	460c      	mov	r4, r1
 800dbbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbc0:	2900      	cmp	r1, #0
 800dbc2:	b096      	sub	sp, #88	@ 0x58
 800dbc4:	4615      	mov	r5, r2
 800dbc6:	461e      	mov	r6, r3
 800dbc8:	da0d      	bge.n	800dbe6 <__swhatbuf_r+0x2e>
 800dbca:	89a3      	ldrh	r3, [r4, #12]
 800dbcc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dbd0:	f04f 0100 	mov.w	r1, #0
 800dbd4:	bf14      	ite	ne
 800dbd6:	2340      	movne	r3, #64	@ 0x40
 800dbd8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dbdc:	2000      	movs	r0, #0
 800dbde:	6031      	str	r1, [r6, #0]
 800dbe0:	602b      	str	r3, [r5, #0]
 800dbe2:	b016      	add	sp, #88	@ 0x58
 800dbe4:	bd70      	pop	{r4, r5, r6, pc}
 800dbe6:	466a      	mov	r2, sp
 800dbe8:	f000 f882 	bl	800dcf0 <_fstat_r>
 800dbec:	2800      	cmp	r0, #0
 800dbee:	dbec      	blt.n	800dbca <__swhatbuf_r+0x12>
 800dbf0:	9901      	ldr	r1, [sp, #4]
 800dbf2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dbf6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dbfa:	4259      	negs	r1, r3
 800dbfc:	4159      	adcs	r1, r3
 800dbfe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dc02:	e7eb      	b.n	800dbdc <__swhatbuf_r+0x24>

0800dc04 <__smakebuf_r>:
 800dc04:	898b      	ldrh	r3, [r1, #12]
 800dc06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc08:	079d      	lsls	r5, r3, #30
 800dc0a:	4606      	mov	r6, r0
 800dc0c:	460c      	mov	r4, r1
 800dc0e:	d507      	bpl.n	800dc20 <__smakebuf_r+0x1c>
 800dc10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dc14:	6023      	str	r3, [r4, #0]
 800dc16:	6123      	str	r3, [r4, #16]
 800dc18:	2301      	movs	r3, #1
 800dc1a:	6163      	str	r3, [r4, #20]
 800dc1c:	b003      	add	sp, #12
 800dc1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc20:	ab01      	add	r3, sp, #4
 800dc22:	466a      	mov	r2, sp
 800dc24:	f7ff ffc8 	bl	800dbb8 <__swhatbuf_r>
 800dc28:	9f00      	ldr	r7, [sp, #0]
 800dc2a:	4605      	mov	r5, r0
 800dc2c:	4639      	mov	r1, r7
 800dc2e:	4630      	mov	r0, r6
 800dc30:	f7fe ffa0 	bl	800cb74 <_malloc_r>
 800dc34:	b948      	cbnz	r0, 800dc4a <__smakebuf_r+0x46>
 800dc36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc3a:	059a      	lsls	r2, r3, #22
 800dc3c:	d4ee      	bmi.n	800dc1c <__smakebuf_r+0x18>
 800dc3e:	f023 0303 	bic.w	r3, r3, #3
 800dc42:	f043 0302 	orr.w	r3, r3, #2
 800dc46:	81a3      	strh	r3, [r4, #12]
 800dc48:	e7e2      	b.n	800dc10 <__smakebuf_r+0xc>
 800dc4a:	89a3      	ldrh	r3, [r4, #12]
 800dc4c:	6020      	str	r0, [r4, #0]
 800dc4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc52:	81a3      	strh	r3, [r4, #12]
 800dc54:	9b01      	ldr	r3, [sp, #4]
 800dc56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dc5a:	b15b      	cbz	r3, 800dc74 <__smakebuf_r+0x70>
 800dc5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dc60:	4630      	mov	r0, r6
 800dc62:	f000 f825 	bl	800dcb0 <_isatty_r>
 800dc66:	b128      	cbz	r0, 800dc74 <__smakebuf_r+0x70>
 800dc68:	89a3      	ldrh	r3, [r4, #12]
 800dc6a:	f023 0303 	bic.w	r3, r3, #3
 800dc6e:	f043 0301 	orr.w	r3, r3, #1
 800dc72:	81a3      	strh	r3, [r4, #12]
 800dc74:	89a3      	ldrh	r3, [r4, #12]
 800dc76:	431d      	orrs	r5, r3
 800dc78:	81a5      	strh	r5, [r4, #12]
 800dc7a:	e7cf      	b.n	800dc1c <__smakebuf_r+0x18>

0800dc7c <memmove>:
 800dc7c:	4288      	cmp	r0, r1
 800dc7e:	b510      	push	{r4, lr}
 800dc80:	eb01 0402 	add.w	r4, r1, r2
 800dc84:	d902      	bls.n	800dc8c <memmove+0x10>
 800dc86:	4284      	cmp	r4, r0
 800dc88:	4623      	mov	r3, r4
 800dc8a:	d807      	bhi.n	800dc9c <memmove+0x20>
 800dc8c:	1e43      	subs	r3, r0, #1
 800dc8e:	42a1      	cmp	r1, r4
 800dc90:	d008      	beq.n	800dca4 <memmove+0x28>
 800dc92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc96:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dc9a:	e7f8      	b.n	800dc8e <memmove+0x12>
 800dc9c:	4402      	add	r2, r0
 800dc9e:	4601      	mov	r1, r0
 800dca0:	428a      	cmp	r2, r1
 800dca2:	d100      	bne.n	800dca6 <memmove+0x2a>
 800dca4:	bd10      	pop	{r4, pc}
 800dca6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dcaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dcae:	e7f7      	b.n	800dca0 <memmove+0x24>

0800dcb0 <_isatty_r>:
 800dcb0:	b538      	push	{r3, r4, r5, lr}
 800dcb2:	4d06      	ldr	r5, [pc, #24]	@ (800dccc <_isatty_r+0x1c>)
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	4604      	mov	r4, r0
 800dcb8:	4608      	mov	r0, r1
 800dcba:	602b      	str	r3, [r5, #0]
 800dcbc:	f7f5 ff32 	bl	8003b24 <_isatty>
 800dcc0:	1c43      	adds	r3, r0, #1
 800dcc2:	d102      	bne.n	800dcca <_isatty_r+0x1a>
 800dcc4:	682b      	ldr	r3, [r5, #0]
 800dcc6:	b103      	cbz	r3, 800dcca <_isatty_r+0x1a>
 800dcc8:	6023      	str	r3, [r4, #0]
 800dcca:	bd38      	pop	{r3, r4, r5, pc}
 800dccc:	20040a2c 	.word	0x20040a2c

0800dcd0 <_sbrk_r>:
 800dcd0:	b538      	push	{r3, r4, r5, lr}
 800dcd2:	4d06      	ldr	r5, [pc, #24]	@ (800dcec <_sbrk_r+0x1c>)
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	4604      	mov	r4, r0
 800dcd8:	4608      	mov	r0, r1
 800dcda:	602b      	str	r3, [r5, #0]
 800dcdc:	f7f5 ff3a 	bl	8003b54 <_sbrk>
 800dce0:	1c43      	adds	r3, r0, #1
 800dce2:	d102      	bne.n	800dcea <_sbrk_r+0x1a>
 800dce4:	682b      	ldr	r3, [r5, #0]
 800dce6:	b103      	cbz	r3, 800dcea <_sbrk_r+0x1a>
 800dce8:	6023      	str	r3, [r4, #0]
 800dcea:	bd38      	pop	{r3, r4, r5, pc}
 800dcec:	20040a2c 	.word	0x20040a2c

0800dcf0 <_fstat_r>:
 800dcf0:	b538      	push	{r3, r4, r5, lr}
 800dcf2:	4d07      	ldr	r5, [pc, #28]	@ (800dd10 <_fstat_r+0x20>)
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	4604      	mov	r4, r0
 800dcf8:	4608      	mov	r0, r1
 800dcfa:	4611      	mov	r1, r2
 800dcfc:	602b      	str	r3, [r5, #0]
 800dcfe:	f7f5 ff01 	bl	8003b04 <_fstat>
 800dd02:	1c43      	adds	r3, r0, #1
 800dd04:	d102      	bne.n	800dd0c <_fstat_r+0x1c>
 800dd06:	682b      	ldr	r3, [r5, #0]
 800dd08:	b103      	cbz	r3, 800dd0c <_fstat_r+0x1c>
 800dd0a:	6023      	str	r3, [r4, #0]
 800dd0c:	bd38      	pop	{r3, r4, r5, pc}
 800dd0e:	bf00      	nop
 800dd10:	20040a2c 	.word	0x20040a2c

0800dd14 <memcpy>:
 800dd14:	440a      	add	r2, r1
 800dd16:	4291      	cmp	r1, r2
 800dd18:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800dd1c:	d100      	bne.n	800dd20 <memcpy+0xc>
 800dd1e:	4770      	bx	lr
 800dd20:	b510      	push	{r4, lr}
 800dd22:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd26:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd2a:	4291      	cmp	r1, r2
 800dd2c:	d1f9      	bne.n	800dd22 <memcpy+0xe>
 800dd2e:	bd10      	pop	{r4, pc}

0800dd30 <__assert_func>:
 800dd30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd32:	4614      	mov	r4, r2
 800dd34:	461a      	mov	r2, r3
 800dd36:	4b09      	ldr	r3, [pc, #36]	@ (800dd5c <__assert_func+0x2c>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	4605      	mov	r5, r0
 800dd3c:	68d8      	ldr	r0, [r3, #12]
 800dd3e:	b14c      	cbz	r4, 800dd54 <__assert_func+0x24>
 800dd40:	4b07      	ldr	r3, [pc, #28]	@ (800dd60 <__assert_func+0x30>)
 800dd42:	9100      	str	r1, [sp, #0]
 800dd44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dd48:	4906      	ldr	r1, [pc, #24]	@ (800dd64 <__assert_func+0x34>)
 800dd4a:	462b      	mov	r3, r5
 800dd4c:	f000 f83c 	bl	800ddc8 <fiprintf>
 800dd50:	f000 f859 	bl	800de06 <abort>
 800dd54:	4b04      	ldr	r3, [pc, #16]	@ (800dd68 <__assert_func+0x38>)
 800dd56:	461c      	mov	r4, r3
 800dd58:	e7f3      	b.n	800dd42 <__assert_func+0x12>
 800dd5a:	bf00      	nop
 800dd5c:	20040070 	.word	0x20040070
 800dd60:	0800e3b2 	.word	0x0800e3b2
 800dd64:	0800e3bf 	.word	0x0800e3bf
 800dd68:	0800e3ed 	.word	0x0800e3ed

0800dd6c <_calloc_r>:
 800dd6c:	b570      	push	{r4, r5, r6, lr}
 800dd6e:	fba1 5402 	umull	r5, r4, r1, r2
 800dd72:	b934      	cbnz	r4, 800dd82 <_calloc_r+0x16>
 800dd74:	4629      	mov	r1, r5
 800dd76:	f7fe fefd 	bl	800cb74 <_malloc_r>
 800dd7a:	4606      	mov	r6, r0
 800dd7c:	b928      	cbnz	r0, 800dd8a <_calloc_r+0x1e>
 800dd7e:	4630      	mov	r0, r6
 800dd80:	bd70      	pop	{r4, r5, r6, pc}
 800dd82:	220c      	movs	r2, #12
 800dd84:	6002      	str	r2, [r0, #0]
 800dd86:	2600      	movs	r6, #0
 800dd88:	e7f9      	b.n	800dd7e <_calloc_r+0x12>
 800dd8a:	462a      	mov	r2, r5
 800dd8c:	4621      	mov	r1, r4
 800dd8e:	f7fd fb39 	bl	800b404 <memset>
 800dd92:	e7f4      	b.n	800dd7e <_calloc_r+0x12>

0800dd94 <__ascii_mbtowc>:
 800dd94:	b082      	sub	sp, #8
 800dd96:	b901      	cbnz	r1, 800dd9a <__ascii_mbtowc+0x6>
 800dd98:	a901      	add	r1, sp, #4
 800dd9a:	b142      	cbz	r2, 800ddae <__ascii_mbtowc+0x1a>
 800dd9c:	b14b      	cbz	r3, 800ddb2 <__ascii_mbtowc+0x1e>
 800dd9e:	7813      	ldrb	r3, [r2, #0]
 800dda0:	600b      	str	r3, [r1, #0]
 800dda2:	7812      	ldrb	r2, [r2, #0]
 800dda4:	1e10      	subs	r0, r2, #0
 800dda6:	bf18      	it	ne
 800dda8:	2001      	movne	r0, #1
 800ddaa:	b002      	add	sp, #8
 800ddac:	4770      	bx	lr
 800ddae:	4610      	mov	r0, r2
 800ddb0:	e7fb      	b.n	800ddaa <__ascii_mbtowc+0x16>
 800ddb2:	f06f 0001 	mvn.w	r0, #1
 800ddb6:	e7f8      	b.n	800ddaa <__ascii_mbtowc+0x16>

0800ddb8 <_malloc_usable_size_r>:
 800ddb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddbc:	1f18      	subs	r0, r3, #4
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	bfbc      	itt	lt
 800ddc2:	580b      	ldrlt	r3, [r1, r0]
 800ddc4:	18c0      	addlt	r0, r0, r3
 800ddc6:	4770      	bx	lr

0800ddc8 <fiprintf>:
 800ddc8:	b40e      	push	{r1, r2, r3}
 800ddca:	b503      	push	{r0, r1, lr}
 800ddcc:	4601      	mov	r1, r0
 800ddce:	ab03      	add	r3, sp, #12
 800ddd0:	4805      	ldr	r0, [pc, #20]	@ (800dde8 <fiprintf+0x20>)
 800ddd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ddd6:	6800      	ldr	r0, [r0, #0]
 800ddd8:	9301      	str	r3, [sp, #4]
 800ddda:	f7fe fd89 	bl	800c8f0 <_vfiprintf_r>
 800ddde:	b002      	add	sp, #8
 800dde0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dde4:	b003      	add	sp, #12
 800dde6:	4770      	bx	lr
 800dde8:	20040070 	.word	0x20040070

0800ddec <__ascii_wctomb>:
 800ddec:	4603      	mov	r3, r0
 800ddee:	4608      	mov	r0, r1
 800ddf0:	b141      	cbz	r1, 800de04 <__ascii_wctomb+0x18>
 800ddf2:	2aff      	cmp	r2, #255	@ 0xff
 800ddf4:	d904      	bls.n	800de00 <__ascii_wctomb+0x14>
 800ddf6:	228a      	movs	r2, #138	@ 0x8a
 800ddf8:	601a      	str	r2, [r3, #0]
 800ddfa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ddfe:	4770      	bx	lr
 800de00:	700a      	strb	r2, [r1, #0]
 800de02:	2001      	movs	r0, #1
 800de04:	4770      	bx	lr

0800de06 <abort>:
 800de06:	b508      	push	{r3, lr}
 800de08:	2006      	movs	r0, #6
 800de0a:	f000 f82b 	bl	800de64 <raise>
 800de0e:	2001      	movs	r0, #1
 800de10:	f7f5 fe44 	bl	8003a9c <_exit>

0800de14 <_raise_r>:
 800de14:	291f      	cmp	r1, #31
 800de16:	b538      	push	{r3, r4, r5, lr}
 800de18:	4605      	mov	r5, r0
 800de1a:	460c      	mov	r4, r1
 800de1c:	d904      	bls.n	800de28 <_raise_r+0x14>
 800de1e:	2316      	movs	r3, #22
 800de20:	6003      	str	r3, [r0, #0]
 800de22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800de26:	bd38      	pop	{r3, r4, r5, pc}
 800de28:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800de2a:	b112      	cbz	r2, 800de32 <_raise_r+0x1e>
 800de2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800de30:	b94b      	cbnz	r3, 800de46 <_raise_r+0x32>
 800de32:	4628      	mov	r0, r5
 800de34:	f000 f830 	bl	800de98 <_getpid_r>
 800de38:	4622      	mov	r2, r4
 800de3a:	4601      	mov	r1, r0
 800de3c:	4628      	mov	r0, r5
 800de3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de42:	f000 b817 	b.w	800de74 <_kill_r>
 800de46:	2b01      	cmp	r3, #1
 800de48:	d00a      	beq.n	800de60 <_raise_r+0x4c>
 800de4a:	1c59      	adds	r1, r3, #1
 800de4c:	d103      	bne.n	800de56 <_raise_r+0x42>
 800de4e:	2316      	movs	r3, #22
 800de50:	6003      	str	r3, [r0, #0]
 800de52:	2001      	movs	r0, #1
 800de54:	e7e7      	b.n	800de26 <_raise_r+0x12>
 800de56:	2100      	movs	r1, #0
 800de58:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800de5c:	4620      	mov	r0, r4
 800de5e:	4798      	blx	r3
 800de60:	2000      	movs	r0, #0
 800de62:	e7e0      	b.n	800de26 <_raise_r+0x12>

0800de64 <raise>:
 800de64:	4b02      	ldr	r3, [pc, #8]	@ (800de70 <raise+0xc>)
 800de66:	4601      	mov	r1, r0
 800de68:	6818      	ldr	r0, [r3, #0]
 800de6a:	f7ff bfd3 	b.w	800de14 <_raise_r>
 800de6e:	bf00      	nop
 800de70:	20040070 	.word	0x20040070

0800de74 <_kill_r>:
 800de74:	b538      	push	{r3, r4, r5, lr}
 800de76:	4d07      	ldr	r5, [pc, #28]	@ (800de94 <_kill_r+0x20>)
 800de78:	2300      	movs	r3, #0
 800de7a:	4604      	mov	r4, r0
 800de7c:	4608      	mov	r0, r1
 800de7e:	4611      	mov	r1, r2
 800de80:	602b      	str	r3, [r5, #0]
 800de82:	f7f5 fdfb 	bl	8003a7c <_kill>
 800de86:	1c43      	adds	r3, r0, #1
 800de88:	d102      	bne.n	800de90 <_kill_r+0x1c>
 800de8a:	682b      	ldr	r3, [r5, #0]
 800de8c:	b103      	cbz	r3, 800de90 <_kill_r+0x1c>
 800de8e:	6023      	str	r3, [r4, #0]
 800de90:	bd38      	pop	{r3, r4, r5, pc}
 800de92:	bf00      	nop
 800de94:	20040a2c 	.word	0x20040a2c

0800de98 <_getpid_r>:
 800de98:	f7f5 bde8 	b.w	8003a6c <_getpid>

0800de9c <_init>:
 800de9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de9e:	bf00      	nop
 800dea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dea2:	bc08      	pop	{r3}
 800dea4:	469e      	mov	lr, r3
 800dea6:	4770      	bx	lr

0800dea8 <_fini>:
 800dea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deaa:	bf00      	nop
 800deac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800deae:	bc08      	pop	{r3}
 800deb0:	469e      	mov	lr, r3
 800deb2:	4770      	bx	lr
