{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1717060635640 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EDA3 EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"EDA3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717060635660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717060635683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717060635683 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717060635725 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717060635840 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717060635840 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717060635840 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717060635840 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717060635841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717060635841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717060635841 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717060635841 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row0 " "Pin row0 not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { row0 } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 5 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row1 " "Pin row1 not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { row1 } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 5 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row2 " "Pin row2 not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { row2 } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 5 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row3 " "Pin row3 not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { row3 } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 5 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ispressed " "Pin ispressed not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { ispressed } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 6 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ispressed } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputbottom\[0\] " "Pin inputbottom\[0\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { inputbottom[0] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 103 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbottom[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputbottom\[1\] " "Pin inputbottom\[1\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { inputbottom[1] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 103 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbottom[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputbottom\[2\] " "Pin inputbottom\[2\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { inputbottom[2] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 103 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbottom[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputbottom\[3\] " "Pin inputbottom\[3\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { inputbottom[3] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 103 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbottom[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 2 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "column\[0\] " "Pin column\[0\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { column[0] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 3 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { column[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "column\[1\] " "Pin column\[1\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { column[1] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 3 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { column[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "column\[2\] " "Pin column\[2\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { column[2] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 3 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { column[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "column\[3\] " "Pin column\[3\] not assigned to an exact location on the device" {  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { column[3] } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 3 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { column[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717060635859 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1717060635859 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EDA3.sdc " "Synopsys Design Constraints File file not found: 'EDA3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717060635928 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717060635928 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717060635929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717060635940 ""}  } { { "w:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "w:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "EDA3_keyboard.v" "" { Text "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/EDA3_keyboard.v" 2 0 0 } } { "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "w:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717060635940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717060635971 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717060635971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717060635971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717060635972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717060635972 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717060635972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717060635972 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717060635973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717060635990 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1717060635990 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717060635990 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 4 9 0 " "Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 4 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1717060635991 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1717060635991 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717060635991 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717060635992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717060635992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717060635992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717060635992 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1717060635992 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717060635992 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK " "Node \"CLK\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG0 " "Node \"DIG0\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG1 " "Node \"DIG1\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG2 " "Node \"DIG2\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG3 " "Node \"DIG3\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OA " "Node \"OA\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OB " "Node \"OB\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OB" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OC " "Node \"OC\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OD " "Node \"OD\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OE " "Node \"OE\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OF " "Node \"OF\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OF" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OG " "Node \"OG\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c0 " "Node \"c0\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c1 " "Node \"c1\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c2 " "Node \"c2\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c3 " "Node \"c3\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[0\] " "Node \"r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[1\] " "Node \"r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[2\] " "Node \"r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r\[3\] " "Node \"r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "w:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717060635998 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1717060635998 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717060635999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717060636189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717060636255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717060636263 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717060636638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717060636638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717060636677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1717060638475 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717060638475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717060638578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1717060638580 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717060638580 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1717060638583 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717060638584 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row0 0 " "Pin \"row0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060638587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row1 0 " "Pin \"row1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060638587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row2 0 " "Pin \"row2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060638587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row3 0 " "Pin \"row3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060638587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ispressed 0 " "Pin \"ispressed\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060638587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputbottom\[0\] 0 " "Pin \"inputbottom\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060638587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputbottom\[1\] 0 " "Pin \"inputbottom\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060638587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputbottom\[2\] 0 " "Pin \"inputbottom\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060638587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inputbottom\[3\] 0 " "Pin \"inputbottom\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1717060638587 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1717060638587 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717060638627 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717060638650 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717060638683 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717060638796 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1717060638812 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1717060638813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/output_files/EDA3.fit.smsg " "Generated suppressed messages file W:/altera/13.0/Digital Electronics/EDA3/EDA3_week13/output_files/EDA3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717060638875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5506 " "Peak virtual memory: 5506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717060638973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:17:18 2024 " "Processing ended: Thu May 30 17:17:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717060638973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717060638973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717060638973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717060638973 ""}
