############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "array_mem_perform/SUM_LOOP"
set_directive_resource -core RAM_1P "array_mem_perform" mem
