<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_gpio_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM6E00_2ip_2hpm__gpio__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_gpio_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__gpio__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_GPIO_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_GPIO_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        __R  uint32_t VALUE;                   <span class="comment">/* 0x0: GPIO input value */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        __R  uint8_t  RESERVED0[12];           <span class="comment">/* 0x4 - 0xF: Reserved */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#ae8618db1f59776d82efcb8893e87ab69">   16</a></span>&#160;    } DI[16];</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        __RW uint32_t VALUE;                   <span class="comment">/* 0x100: GPIO output value */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        __RW uint32_t SET;                     <span class="comment">/* 0x104: GPIO output set */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        __RW uint32_t CLEAR;                   <span class="comment">/* 0x108: GPIO output clear */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x10C: GPIO output toggle */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a168c487affe3c23194cb52d7527e4974">   22</a></span>&#160;    } DO[16];</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        __RW uint32_t VALUE;                   <span class="comment">/* 0x200: GPIO direction value */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        __RW uint32_t SET;                     <span class="comment">/* 0x204: GPIO direction set */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        __RW uint32_t CLEAR;                   <span class="comment">/* 0x208: GPIO direction clear */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x20C: GPIO direction toggle */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a4bf0951acc1e45fa46eb349d087df608">   28</a></span>&#160;    } OE[16];</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        __W  uint32_t VALUE;                   <span class="comment">/* 0x300: GPIO interrupt flag value */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        __R  uint8_t  RESERVED0[12];           <span class="comment">/* 0x304 - 0x30F: Reserved */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a7d158ff1acfac0cb9e977b5876dd31a9">   32</a></span>&#160;    } IF[16];</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        __RW uint32_t VALUE;                   <span class="comment">/* 0x400: GPIO interrupt enable value */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        __RW uint32_t SET;                     <span class="comment">/* 0x404: GPIO interrupt enable set */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        __RW uint32_t CLEAR;                   <span class="comment">/* 0x408: GPIO interrupt enable clear */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x40C: GPIO interrupt enable toggle */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a3a4268689fd08c0d52c62218f359c92a">   38</a></span>&#160;    } IE[16];</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        __RW uint32_t VALUE;                   <span class="comment">/* 0x500: GPIO interrupt polarity value */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        __RW uint32_t SET;                     <span class="comment">/* 0x504: GPIO interrupt polarity set */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        __RW uint32_t CLEAR;                   <span class="comment">/* 0x508: GPIO interrupt polarity clear */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x50C: GPIO interrupt polarity toggle */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a10799deaacef9f3f1e92457ea86d304c">   44</a></span>&#160;    } PL[16];</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        __RW uint32_t VALUE;                   <span class="comment">/* 0x600: GPIO interrupt type value */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        __RW uint32_t SET;                     <span class="comment">/* 0x604: GPIO interrupt type set */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        __RW uint32_t CLEAR;                   <span class="comment">/* 0x608: GPIO interrupt type clear */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x60C: GPIO interrupt type toggle */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a0a94bf76a7b0d2731a868e97fc6099fc">   50</a></span>&#160;    } TP[16];</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        __RW uint32_t VALUE;                   <span class="comment">/* 0x700: GPIO interrupt asynchronous value */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        __RW uint32_t SET;                     <span class="comment">/* 0x704: GPIO interrupt asynchronous set */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        __RW uint32_t CLEAR;                   <span class="comment">/* 0x708: GPIO interrupt asynchronous clear */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x70C: GPIO interrupt asynchronous toggle */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#aa5f494400668e1ce1276521b74dd7035">   56</a></span>&#160;    } AS[16];</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        __RW uint32_t VALUE;                   <span class="comment">/* 0x800: GPIO dual edge interrupt enable value */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        __RW uint32_t SET;                     <span class="comment">/* 0x804: GPIO dual edge interrupt enable set */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        __RW uint32_t CLEAR;                   <span class="comment">/* 0x808: GPIO dual edge interrupt enable clear */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x80C: GPIO dual edge interrupt enable toggle */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a1903e92f4a6480d82c584dfc68fc79a4">   62</a></span>&#160;    } PD[16];</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;} <a class="code" href="structGPIO__Type.html">GPIO_Type</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DI: VALUE */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * INPUT (RO)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> * GPIO input bus value, each bit represents a bus bit</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * 0: low level presents on chip pin</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * 1: high level presents on chip pin</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a181f41ef9d3799ad018cf0020389b3e4">   74</a></span>&#160;<span class="preprocessor">#define GPIO_DI_VALUE_INPUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a7bb074c1bb4705d1c78c914fe38a35a5">   75</a></span>&#160;<span class="preprocessor">#define GPIO_DI_VALUE_INPUT_SHIFT (0U)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a5d4ec92454177d5abdfd61ac66c7488d">   76</a></span>&#160;<span class="preprocessor">#define GPIO_DI_VALUE_INPUT_GET(x) (((uint32_t)(x) &amp; GPIO_DI_VALUE_INPUT_MASK) &gt;&gt; GPIO_DI_VALUE_INPUT_SHIFT)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DO: VALUE */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * OUTPUT (RW)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> * GPIO output register value, each bit represents a bus bit</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * 0: chip pin output low level when direction is output</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * 1: chip pin output high level when direction is output</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#afcbdd3c9f78dc2633507d7238b99f293">   86</a></span>&#160;<span class="preprocessor">#define GPIO_DO_VALUE_OUTPUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ac26ad3879321dca519c361cf35c4e201">   87</a></span>&#160;<span class="preprocessor">#define GPIO_DO_VALUE_OUTPUT_SHIFT (0U)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a15388fdbb24bd92bf5d65f8ceb396034">   88</a></span>&#160;<span class="preprocessor">#define GPIO_DO_VALUE_OUTPUT_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_DO_VALUE_OUTPUT_SHIFT) &amp; GPIO_DO_VALUE_OUTPUT_MASK)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae9d7029ad1475078a4ee475ea90be400">   89</a></span>&#160;<span class="preprocessor">#define GPIO_DO_VALUE_OUTPUT_GET(x) (((uint32_t)(x) &amp; GPIO_DO_VALUE_OUTPUT_MASK) &gt;&gt; GPIO_DO_VALUE_OUTPUT_SHIFT)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DO: SET */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * OUTPUT (RW)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * GPIO output register value, each bit represents a bus bit</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * 0: chip pin output low level when direction is output</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * 1: chip pin output high level when direction is output</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aaddf502c8bf21726ef40fd3b03d83e2d">   99</a></span>&#160;<span class="preprocessor">#define GPIO_DO_SET_OUTPUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae52f1299d9293a9573e1606b5e348938">  100</a></span>&#160;<span class="preprocessor">#define GPIO_DO_SET_OUTPUT_SHIFT (0U)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#afc06829d6523945e69f4b34ad44f7c65">  101</a></span>&#160;<span class="preprocessor">#define GPIO_DO_SET_OUTPUT_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_DO_SET_OUTPUT_SHIFT) &amp; GPIO_DO_SET_OUTPUT_MASK)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#abc70809af14f502d87948730e4e3e554">  102</a></span>&#160;<span class="preprocessor">#define GPIO_DO_SET_OUTPUT_GET(x) (((uint32_t)(x) &amp; GPIO_DO_SET_OUTPUT_MASK) &gt;&gt; GPIO_DO_SET_OUTPUT_SHIFT)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DO: CLEAR */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * OUTPUT (RW)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * GPIO output register value, each bit represents a bus bit</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * 0: chip pin output low level when direction is output</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * 1: chip pin output high level when direction is output</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ab908cb27960b147452ac91d10a6275b2">  112</a></span>&#160;<span class="preprocessor">#define GPIO_DO_CLEAR_OUTPUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a86565360a38004126f39f2cc0a90de42">  113</a></span>&#160;<span class="preprocessor">#define GPIO_DO_CLEAR_OUTPUT_SHIFT (0U)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a744b51339d912860ee0a3e423c2aca8c">  114</a></span>&#160;<span class="preprocessor">#define GPIO_DO_CLEAR_OUTPUT_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_DO_CLEAR_OUTPUT_SHIFT) &amp; GPIO_DO_CLEAR_OUTPUT_MASK)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a028acfc753c1000421dda677d965d134">  115</a></span>&#160;<span class="preprocessor">#define GPIO_DO_CLEAR_OUTPUT_GET(x) (((uint32_t)(x) &amp; GPIO_DO_CLEAR_OUTPUT_MASK) &gt;&gt; GPIO_DO_CLEAR_OUTPUT_SHIFT)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DO: TOGGLE */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * OUTPUT (RW)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * GPIO output register value, each bit represents a bus bit</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * 0: chip pin output low level when direction is output</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * 1: chip pin output high level when direction is output</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a612204931a65d21c29d784bde96e707d">  125</a></span>&#160;<span class="preprocessor">#define GPIO_DO_TOGGLE_OUTPUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a4b34022e2a14960e5c1f0bcf66532682">  126</a></span>&#160;<span class="preprocessor">#define GPIO_DO_TOGGLE_OUTPUT_SHIFT (0U)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a8e9d4afb8ffb26f95ffc1fde2ff6cc0b">  127</a></span>&#160;<span class="preprocessor">#define GPIO_DO_TOGGLE_OUTPUT_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_DO_TOGGLE_OUTPUT_SHIFT) &amp; GPIO_DO_TOGGLE_OUTPUT_MASK)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ac696ef469d2f8ae91c166b558367243b">  128</a></span>&#160;<span class="preprocessor">#define GPIO_DO_TOGGLE_OUTPUT_GET(x) (((uint32_t)(x) &amp; GPIO_DO_TOGGLE_OUTPUT_MASK) &gt;&gt; GPIO_DO_TOGGLE_OUTPUT_SHIFT)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Bitfield definition for register of struct array OE: VALUE */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> * DIRECTION (RW)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * GPIO direction, each bit represents a bus bit</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * 0: input</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * 1: output</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a64f628da4f5716e67bb2eb0ce5ff84f1">  138</a></span>&#160;<span class="preprocessor">#define GPIO_OE_VALUE_DIRECTION_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#adae8e96be6161f0186eaf160be10d7cf">  139</a></span>&#160;<span class="preprocessor">#define GPIO_OE_VALUE_DIRECTION_SHIFT (0U)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae29fb2e230c472e091ff603ba6184bb0">  140</a></span>&#160;<span class="preprocessor">#define GPIO_OE_VALUE_DIRECTION_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_OE_VALUE_DIRECTION_SHIFT) &amp; GPIO_OE_VALUE_DIRECTION_MASK)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ac47c3ac6b816ba749a35fdcca2226936">  141</a></span>&#160;<span class="preprocessor">#define GPIO_OE_VALUE_DIRECTION_GET(x) (((uint32_t)(x) &amp; GPIO_OE_VALUE_DIRECTION_MASK) &gt;&gt; GPIO_OE_VALUE_DIRECTION_SHIFT)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* Bitfield definition for register of struct array OE: SET */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * DIRECTION (RW)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * GPIO direction, each bit represents a bus bit</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * 0: input</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * 1: output</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a9ffb63ce525ed67e9bbaad6c0c564304">  151</a></span>&#160;<span class="preprocessor">#define GPIO_OE_SET_DIRECTION_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a074b83140eee37174ec524554a64400a">  152</a></span>&#160;<span class="preprocessor">#define GPIO_OE_SET_DIRECTION_SHIFT (0U)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a42b790e61d36e68442bb8b2714874cf4">  153</a></span>&#160;<span class="preprocessor">#define GPIO_OE_SET_DIRECTION_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_OE_SET_DIRECTION_SHIFT) &amp; GPIO_OE_SET_DIRECTION_MASK)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a64341bfd0a5810d20eac2168855eae79">  154</a></span>&#160;<span class="preprocessor">#define GPIO_OE_SET_DIRECTION_GET(x) (((uint32_t)(x) &amp; GPIO_OE_SET_DIRECTION_MASK) &gt;&gt; GPIO_OE_SET_DIRECTION_SHIFT)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Bitfield definition for register of struct array OE: CLEAR */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * DIRECTION (RW)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * GPIO direction, each bit represents a bus bit</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * 0: input</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * 1: output</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a3661a9b26c56ede65aa9c024cbcad2d7">  164</a></span>&#160;<span class="preprocessor">#define GPIO_OE_CLEAR_DIRECTION_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a2778494e227ef6982c5179f41ba90fcd">  165</a></span>&#160;<span class="preprocessor">#define GPIO_OE_CLEAR_DIRECTION_SHIFT (0U)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a32423710ef68147818fc5fbf79209692">  166</a></span>&#160;<span class="preprocessor">#define GPIO_OE_CLEAR_DIRECTION_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_OE_CLEAR_DIRECTION_SHIFT) &amp; GPIO_OE_CLEAR_DIRECTION_MASK)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ace1ddd54a0e70284a21c74b4573ef6f8">  167</a></span>&#160;<span class="preprocessor">#define GPIO_OE_CLEAR_DIRECTION_GET(x) (((uint32_t)(x) &amp; GPIO_OE_CLEAR_DIRECTION_MASK) &gt;&gt; GPIO_OE_CLEAR_DIRECTION_SHIFT)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* Bitfield definition for register of struct array OE: TOGGLE */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * DIRECTION (RW)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * GPIO direction, each bit represents a bus bit</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * 0: input</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * 1: output</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ab5545fb5c4a0d96081b0a93f3e75f2b5">  177</a></span>&#160;<span class="preprocessor">#define GPIO_OE_TOGGLE_DIRECTION_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a1198243236ac0d53759f07e143fc3a79">  178</a></span>&#160;<span class="preprocessor">#define GPIO_OE_TOGGLE_DIRECTION_SHIFT (0U)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a277296a7327a900b7c5992f9556f4281">  179</a></span>&#160;<span class="preprocessor">#define GPIO_OE_TOGGLE_DIRECTION_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_OE_TOGGLE_DIRECTION_SHIFT) &amp; GPIO_OE_TOGGLE_DIRECTION_MASK)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a26b746d69df2fece6249a039206885b2">  180</a></span>&#160;<span class="preprocessor">#define GPIO_OE_TOGGLE_DIRECTION_GET(x) (((uint32_t)(x) &amp; GPIO_OE_TOGGLE_DIRECTION_MASK) &gt;&gt; GPIO_OE_TOGGLE_DIRECTION_SHIFT)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* Bitfield definition for register of struct array IF: VALUE */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * IRQ_FLAG (W1C)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> * GPIO interrupt flag, write 1 to clear this flag</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * 0: no irq</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> * 1: irq pending</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a43796ab3c1edff89ccd668bc40e64296">  190</a></span>&#160;<span class="preprocessor">#define GPIO_IF_VALUE_IRQ_FLAG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a05b2c0f25a21292278e065260d2be1bb">  191</a></span>&#160;<span class="preprocessor">#define GPIO_IF_VALUE_IRQ_FLAG_SHIFT (0U)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a1ec10bee1fca298782a6415f55197d43">  192</a></span>&#160;<span class="preprocessor">#define GPIO_IF_VALUE_IRQ_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_IF_VALUE_IRQ_FLAG_SHIFT) &amp; GPIO_IF_VALUE_IRQ_FLAG_MASK)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a140bf1cbdbd7e73f2ea475fe5fc895a4">  193</a></span>&#160;<span class="preprocessor">#define GPIO_IF_VALUE_IRQ_FLAG_GET(x) (((uint32_t)(x) &amp; GPIO_IF_VALUE_IRQ_FLAG_MASK) &gt;&gt; GPIO_IF_VALUE_IRQ_FLAG_SHIFT)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* Bitfield definition for register of struct array IE: VALUE */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> * IRQ_EN (RW)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> * GPIO interrupt enable, each bit represents a bus bit</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> * 0: irq is disabled</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * 1: irq is enable</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae149e2e5b516f9bd895b0fb08dca17f9">  203</a></span>&#160;<span class="preprocessor">#define GPIO_IE_VALUE_IRQ_EN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a7afdf17bdb083dc02392cfdb24d72308">  204</a></span>&#160;<span class="preprocessor">#define GPIO_IE_VALUE_IRQ_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a663af34b3e25c7cec11ed4f7b3d1e154">  205</a></span>&#160;<span class="preprocessor">#define GPIO_IE_VALUE_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_IE_VALUE_IRQ_EN_SHIFT) &amp; GPIO_IE_VALUE_IRQ_EN_MASK)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a96625fad11113de89b1bfc51a538988a">  206</a></span>&#160;<span class="preprocessor">#define GPIO_IE_VALUE_IRQ_EN_GET(x) (((uint32_t)(x) &amp; GPIO_IE_VALUE_IRQ_EN_MASK) &gt;&gt; GPIO_IE_VALUE_IRQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* Bitfield definition for register of struct array IE: SET */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * IRQ_EN (RW)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * GPIO interrupt enable, each bit represents a bus bit</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> * 0: irq is disabled</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * 1: irq is enable</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aba2f59a4aac606612da3f2e63eee9314">  216</a></span>&#160;<span class="preprocessor">#define GPIO_IE_SET_IRQ_EN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aaa4f655b8c85b0bbbee7da57252671c8">  217</a></span>&#160;<span class="preprocessor">#define GPIO_IE_SET_IRQ_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a7c23b7223b9dced6196cc352bd518275">  218</a></span>&#160;<span class="preprocessor">#define GPIO_IE_SET_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_IE_SET_IRQ_EN_SHIFT) &amp; GPIO_IE_SET_IRQ_EN_MASK)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a8ffd09bbea3b2a48406c898733e60116">  219</a></span>&#160;<span class="preprocessor">#define GPIO_IE_SET_IRQ_EN_GET(x) (((uint32_t)(x) &amp; GPIO_IE_SET_IRQ_EN_MASK) &gt;&gt; GPIO_IE_SET_IRQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* Bitfield definition for register of struct array IE: CLEAR */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * IRQ_EN (RW)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> * GPIO interrupt enable, each bit represents a bus bit</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * 0: irq is disabled</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * 1: irq is enable</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a09b67a62b2a9b799eacef10b0a23f3e5">  229</a></span>&#160;<span class="preprocessor">#define GPIO_IE_CLEAR_IRQ_EN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aebf36a7335f39233007d52e2d879d0af">  230</a></span>&#160;<span class="preprocessor">#define GPIO_IE_CLEAR_IRQ_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aeb4533a08d845c5ce9a2fb7962c93b36">  231</a></span>&#160;<span class="preprocessor">#define GPIO_IE_CLEAR_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_IE_CLEAR_IRQ_EN_SHIFT) &amp; GPIO_IE_CLEAR_IRQ_EN_MASK)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aff4fce1f7089980e87ec986ef5bc3657">  232</a></span>&#160;<span class="preprocessor">#define GPIO_IE_CLEAR_IRQ_EN_GET(x) (((uint32_t)(x) &amp; GPIO_IE_CLEAR_IRQ_EN_MASK) &gt;&gt; GPIO_IE_CLEAR_IRQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* Bitfield definition for register of struct array IE: TOGGLE */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * IRQ_EN (RW)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * GPIO interrupt enable, each bit represents a bus bit</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> * 0: irq is disabled</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * 1: irq is enable</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#abd346fc30ac9f69435265701dea5b9a4">  242</a></span>&#160;<span class="preprocessor">#define GPIO_IE_TOGGLE_IRQ_EN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a55f9e2a1b1e5d4c2e13a1876ef497ca5">  243</a></span>&#160;<span class="preprocessor">#define GPIO_IE_TOGGLE_IRQ_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a320ac12ffb624cc0290687b528980d13">  244</a></span>&#160;<span class="preprocessor">#define GPIO_IE_TOGGLE_IRQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_IE_TOGGLE_IRQ_EN_SHIFT) &amp; GPIO_IE_TOGGLE_IRQ_EN_MASK)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a7ea58e73b874189765e69a527f990061">  245</a></span>&#160;<span class="preprocessor">#define GPIO_IE_TOGGLE_IRQ_EN_GET(x) (((uint32_t)(x) &amp; GPIO_IE_TOGGLE_IRQ_EN_MASK) &gt;&gt; GPIO_IE_TOGGLE_IRQ_EN_SHIFT)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* Bitfield definition for register of struct array PL: VALUE */</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * IRQ_POL (RW)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> * GPIO interrupt polarity, each bit represents a bus bit</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> * 0: irq is high level or rising edge</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> * 1: irq is low level or falling edge</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a34cf13a6919193538d4a546985b4715e">  255</a></span>&#160;<span class="preprocessor">#define GPIO_PL_VALUE_IRQ_POL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a93bead5993ce4e4d55abbb90d30ea60d">  256</a></span>&#160;<span class="preprocessor">#define GPIO_PL_VALUE_IRQ_POL_SHIFT (0U)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a1196d880ef1505ed0c3fb98dc5d6722e">  257</a></span>&#160;<span class="preprocessor">#define GPIO_PL_VALUE_IRQ_POL_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_PL_VALUE_IRQ_POL_SHIFT) &amp; GPIO_PL_VALUE_IRQ_POL_MASK)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a17a34d04177ef12c08326e0b1cb8dffb">  258</a></span>&#160;<span class="preprocessor">#define GPIO_PL_VALUE_IRQ_POL_GET(x) (((uint32_t)(x) &amp; GPIO_PL_VALUE_IRQ_POL_MASK) &gt;&gt; GPIO_PL_VALUE_IRQ_POL_SHIFT)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* Bitfield definition for register of struct array PL: SET */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * IRQ_POL (RW)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> * GPIO interrupt polarity, each bit represents a bus bit</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * 0: irq is high level or rising edge</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> * 1: irq is low level or falling edge</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a64b7d765c48d874200cea1d01d7a0c46">  268</a></span>&#160;<span class="preprocessor">#define GPIO_PL_SET_IRQ_POL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#afd7352bf6214d5f2ea46ee327db9cd57">  269</a></span>&#160;<span class="preprocessor">#define GPIO_PL_SET_IRQ_POL_SHIFT (0U)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ac5daba356d42b617940cbbe936e6512b">  270</a></span>&#160;<span class="preprocessor">#define GPIO_PL_SET_IRQ_POL_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_PL_SET_IRQ_POL_SHIFT) &amp; GPIO_PL_SET_IRQ_POL_MASK)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a87930eb2c9269fc6ee1d2cbed67fa020">  271</a></span>&#160;<span class="preprocessor">#define GPIO_PL_SET_IRQ_POL_GET(x) (((uint32_t)(x) &amp; GPIO_PL_SET_IRQ_POL_MASK) &gt;&gt; GPIO_PL_SET_IRQ_POL_SHIFT)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* Bitfield definition for register of struct array PL: CLEAR */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * IRQ_POL (RW)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> * GPIO interrupt polarity, each bit represents a bus bit</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> * 0: irq is high level or rising edge</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> * 1: irq is low level or falling edge</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae770956b3a6020091b5267b4b4d8e9e8">  281</a></span>&#160;<span class="preprocessor">#define GPIO_PL_CLEAR_IRQ_POL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ac99e2ce17315163d282471a26a682c33">  282</a></span>&#160;<span class="preprocessor">#define GPIO_PL_CLEAR_IRQ_POL_SHIFT (0U)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a7b04bbac03fffa81e6dc085afffd9c01">  283</a></span>&#160;<span class="preprocessor">#define GPIO_PL_CLEAR_IRQ_POL_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_PL_CLEAR_IRQ_POL_SHIFT) &amp; GPIO_PL_CLEAR_IRQ_POL_MASK)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a4d50e1e201f679a58dc494451d760120">  284</a></span>&#160;<span class="preprocessor">#define GPIO_PL_CLEAR_IRQ_POL_GET(x) (((uint32_t)(x) &amp; GPIO_PL_CLEAR_IRQ_POL_MASK) &gt;&gt; GPIO_PL_CLEAR_IRQ_POL_SHIFT)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/* Bitfield definition for register of struct array PL: TOGGLE */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> * IRQ_POL (RW)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> * GPIO interrupt polarity, each bit represents a bus bit</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> * 0: irq is high level or rising edge</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> * 1: irq is low level or falling edge</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#af47bf0a6f0854b6772af982bcfd03e7f">  294</a></span>&#160;<span class="preprocessor">#define GPIO_PL_TOGGLE_IRQ_POL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ab4874d109c7ccadbc293ce09d0a0acac">  295</a></span>&#160;<span class="preprocessor">#define GPIO_PL_TOGGLE_IRQ_POL_SHIFT (0U)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ab576e5d7d9788c941bbcfe3cee7456e6">  296</a></span>&#160;<span class="preprocessor">#define GPIO_PL_TOGGLE_IRQ_POL_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_PL_TOGGLE_IRQ_POL_SHIFT) &amp; GPIO_PL_TOGGLE_IRQ_POL_MASK)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#af2f2e73c9eb91f0092610ddb319c54f9">  297</a></span>&#160;<span class="preprocessor">#define GPIO_PL_TOGGLE_IRQ_POL_GET(x) (((uint32_t)(x) &amp; GPIO_PL_TOGGLE_IRQ_POL_MASK) &gt;&gt; GPIO_PL_TOGGLE_IRQ_POL_SHIFT)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TP: VALUE */</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> * IRQ_TYPE (RW)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * GPIO interrupt type, each bit represents a bus bit</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> * 0: irq is triggered by level</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * 1: irq is triggered by edge</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aea4f2f40b5113cb61bd0f6f2545094ee">  307</a></span>&#160;<span class="preprocessor">#define GPIO_TP_VALUE_IRQ_TYPE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#af405cd89a690e7b3f3af83bb091bb661">  308</a></span>&#160;<span class="preprocessor">#define GPIO_TP_VALUE_IRQ_TYPE_SHIFT (0U)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a08110abf3a83cab1f6f0ec875abfda95">  309</a></span>&#160;<span class="preprocessor">#define GPIO_TP_VALUE_IRQ_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_TP_VALUE_IRQ_TYPE_SHIFT) &amp; GPIO_TP_VALUE_IRQ_TYPE_MASK)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a0a29e7322d14afc7ea1833df076b6f6a">  310</a></span>&#160;<span class="preprocessor">#define GPIO_TP_VALUE_IRQ_TYPE_GET(x) (((uint32_t)(x) &amp; GPIO_TP_VALUE_IRQ_TYPE_MASK) &gt;&gt; GPIO_TP_VALUE_IRQ_TYPE_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TP: SET */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> * IRQ_TYPE (RW)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> * GPIO interrupt type, each bit represents a bus bit</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * 0: irq is triggered by level</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> * 1: irq is triggered by edge</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a48b8c2d56f7fbf208f79ec2c78e4b5c8">  320</a></span>&#160;<span class="preprocessor">#define GPIO_TP_SET_IRQ_TYPE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#abaa2d38fa00377e063e7605091f35c06">  321</a></span>&#160;<span class="preprocessor">#define GPIO_TP_SET_IRQ_TYPE_SHIFT (0U)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ad1930516c98e8ed841e09cbafb0f309b">  322</a></span>&#160;<span class="preprocessor">#define GPIO_TP_SET_IRQ_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_TP_SET_IRQ_TYPE_SHIFT) &amp; GPIO_TP_SET_IRQ_TYPE_MASK)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a28d95ee17694b96833cbc0d32ba49972">  323</a></span>&#160;<span class="preprocessor">#define GPIO_TP_SET_IRQ_TYPE_GET(x) (((uint32_t)(x) &amp; GPIO_TP_SET_IRQ_TYPE_MASK) &gt;&gt; GPIO_TP_SET_IRQ_TYPE_SHIFT)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TP: CLEAR */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> * IRQ_TYPE (RW)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> * GPIO interrupt type, each bit represents a bus bit</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> * 0: irq is triggered by level</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> * 1: irq is triggered by edge</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae9b275eafc17613bbcd8c4f33634763f">  333</a></span>&#160;<span class="preprocessor">#define GPIO_TP_CLEAR_IRQ_TYPE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a24dd08bf982426849a9880338134c1cd">  334</a></span>&#160;<span class="preprocessor">#define GPIO_TP_CLEAR_IRQ_TYPE_SHIFT (0U)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a31eaa17d867f2bb0d72054d990d9b3ee">  335</a></span>&#160;<span class="preprocessor">#define GPIO_TP_CLEAR_IRQ_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_TP_CLEAR_IRQ_TYPE_SHIFT) &amp; GPIO_TP_CLEAR_IRQ_TYPE_MASK)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#adb5294d39ff8994c8b83e0a459833695">  336</a></span>&#160;<span class="preprocessor">#define GPIO_TP_CLEAR_IRQ_TYPE_GET(x) (((uint32_t)(x) &amp; GPIO_TP_CLEAR_IRQ_TYPE_MASK) &gt;&gt; GPIO_TP_CLEAR_IRQ_TYPE_SHIFT)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* Bitfield definition for register of struct array TP: TOGGLE */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> * IRQ_TYPE (RW)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> * GPIO interrupt type, each bit represents a bus bit</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * 0: irq is triggered by level</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> * 1: irq is triggered by edge</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a005095e3c5fafdc0b9095360add56d68">  346</a></span>&#160;<span class="preprocessor">#define GPIO_TP_TOGGLE_IRQ_TYPE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ac8a0acf996e57a01ab7dbd05a8f68092">  347</a></span>&#160;<span class="preprocessor">#define GPIO_TP_TOGGLE_IRQ_TYPE_SHIFT (0U)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#abb8f22d986d3912b946f7a3f70470c2d">  348</a></span>&#160;<span class="preprocessor">#define GPIO_TP_TOGGLE_IRQ_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_TP_TOGGLE_IRQ_TYPE_SHIFT) &amp; GPIO_TP_TOGGLE_IRQ_TYPE_MASK)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#abe559ee92d08f5aa49d3b1dd1bb662de">  349</a></span>&#160;<span class="preprocessor">#define GPIO_TP_TOGGLE_IRQ_TYPE_GET(x) (((uint32_t)(x) &amp; GPIO_TP_TOGGLE_IRQ_TYPE_MASK) &gt;&gt; GPIO_TP_TOGGLE_IRQ_TYPE_SHIFT)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* Bitfield definition for register of struct array AS: VALUE */</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> * IRQ_ASYNC (RW)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> * GPIO interrupt asynchronous, each bit represents a bus bit</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * 0: irq is triggered base on system clock</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> * 1: irq is triggered combinational</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * Note: combinational interrupt is sensitive to environment noise</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aae27751a7c207f8b71f8a980133f00da">  360</a></span>&#160;<span class="preprocessor">#define GPIO_AS_VALUE_IRQ_ASYNC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#af08de6f12b4a1832e8f385f3a1ff5ed7">  361</a></span>&#160;<span class="preprocessor">#define GPIO_AS_VALUE_IRQ_ASYNC_SHIFT (0U)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a87b6f7c8e85dbdbb26fd167cdc061ef4">  362</a></span>&#160;<span class="preprocessor">#define GPIO_AS_VALUE_IRQ_ASYNC_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_AS_VALUE_IRQ_ASYNC_SHIFT) &amp; GPIO_AS_VALUE_IRQ_ASYNC_MASK)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a12bac179d1a381ed8079f5573a9dd7c5">  363</a></span>&#160;<span class="preprocessor">#define GPIO_AS_VALUE_IRQ_ASYNC_GET(x) (((uint32_t)(x) &amp; GPIO_AS_VALUE_IRQ_ASYNC_MASK) &gt;&gt; GPIO_AS_VALUE_IRQ_ASYNC_SHIFT)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* Bitfield definition for register of struct array AS: SET */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * IRQ_ASYNC (RW)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> * GPIO interrupt asynchronous, each bit represents a bus bit</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> * 0: irq is triggered base on system clock</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> * 1: irq is triggered combinational</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> * Note: combinational interrupt is sensitive to environment noise</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a4180fa89910aa0eb2e94abef1b583fcc">  374</a></span>&#160;<span class="preprocessor">#define GPIO_AS_SET_IRQ_ASYNC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ad8fcabeb631213f99c5eef77e0b3b7f1">  375</a></span>&#160;<span class="preprocessor">#define GPIO_AS_SET_IRQ_ASYNC_SHIFT (0U)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a06aee26dcd37d61a34222b44161efa7f">  376</a></span>&#160;<span class="preprocessor">#define GPIO_AS_SET_IRQ_ASYNC_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_AS_SET_IRQ_ASYNC_SHIFT) &amp; GPIO_AS_SET_IRQ_ASYNC_MASK)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aa0d91f202b067ff978651ecf5f1b760b">  377</a></span>&#160;<span class="preprocessor">#define GPIO_AS_SET_IRQ_ASYNC_GET(x) (((uint32_t)(x) &amp; GPIO_AS_SET_IRQ_ASYNC_MASK) &gt;&gt; GPIO_AS_SET_IRQ_ASYNC_SHIFT)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/* Bitfield definition for register of struct array AS: CLEAR */</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * IRQ_ASYNC (RW)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> * GPIO interrupt asynchronous, each bit represents a bus bit</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> * 0: irq is triggered base on system clock</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> * 1: irq is triggered combinational</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> * Note: combinational interrupt is sensitive to environment noise</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a4315d40b2111159c32864e7e5ed072d4">  388</a></span>&#160;<span class="preprocessor">#define GPIO_AS_CLEAR_IRQ_ASYNC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aa9901b38e83dbeb63c5201b4fb4a7bcc">  389</a></span>&#160;<span class="preprocessor">#define GPIO_AS_CLEAR_IRQ_ASYNC_SHIFT (0U)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a41e28602d31ef5c6007b5decc60f58fe">  390</a></span>&#160;<span class="preprocessor">#define GPIO_AS_CLEAR_IRQ_ASYNC_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_AS_CLEAR_IRQ_ASYNC_SHIFT) &amp; GPIO_AS_CLEAR_IRQ_ASYNC_MASK)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae9888a626b2620d637cd4e62c1e9dc93">  391</a></span>&#160;<span class="preprocessor">#define GPIO_AS_CLEAR_IRQ_ASYNC_GET(x) (((uint32_t)(x) &amp; GPIO_AS_CLEAR_IRQ_ASYNC_MASK) &gt;&gt; GPIO_AS_CLEAR_IRQ_ASYNC_SHIFT)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160; </div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/* Bitfield definition for register of struct array AS: TOGGLE */</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> * IRQ_ASYNC (RW)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> * GPIO interrupt asynchronous, each bit represents a bus bit</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * 0: irq is triggered base on system clock</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> * 1: irq is triggered combinational</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * Note: combinational interrupt is sensitive to environment noise</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a03efa9eb2d79896d85c3440cb8639170">  402</a></span>&#160;<span class="preprocessor">#define GPIO_AS_TOGGLE_IRQ_ASYNC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae6af0ba14d94f6180b489ccab0b05eb7">  403</a></span>&#160;<span class="preprocessor">#define GPIO_AS_TOGGLE_IRQ_ASYNC_SHIFT (0U)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a470c0d98beb27a89a009968a6c5e65ac">  404</a></span>&#160;<span class="preprocessor">#define GPIO_AS_TOGGLE_IRQ_ASYNC_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_AS_TOGGLE_IRQ_ASYNC_SHIFT) &amp; GPIO_AS_TOGGLE_IRQ_ASYNC_MASK)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a4b33434890888ac9687b1e94f2e49a97">  405</a></span>&#160;<span class="preprocessor">#define GPIO_AS_TOGGLE_IRQ_ASYNC_GET(x) (((uint32_t)(x) &amp; GPIO_AS_TOGGLE_IRQ_ASYNC_MASK) &gt;&gt; GPIO_AS_TOGGLE_IRQ_ASYNC_SHIFT)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/* Bitfield definition for register of struct array PD: VALUE */</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> * IRQ_DUAL (RW)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> * GPIO dual edge interrupt enable</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> * 0: single edge interrupt</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> * 1: dual edge interrupt enable</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a60a1b089b58ad8d402b540cead1b4265">  415</a></span>&#160;<span class="preprocessor">#define GPIO_PD_VALUE_IRQ_DUAL_MASK (0x1U)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a0c2643844d26e3aa23f198a2ca1fae12">  416</a></span>&#160;<span class="preprocessor">#define GPIO_PD_VALUE_IRQ_DUAL_SHIFT (0U)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a05ef1ef7b748cf376dda7db1c2ca5c7c">  417</a></span>&#160;<span class="preprocessor">#define GPIO_PD_VALUE_IRQ_DUAL_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_PD_VALUE_IRQ_DUAL_SHIFT) &amp; GPIO_PD_VALUE_IRQ_DUAL_MASK)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a910844506ce73f9e2031ad42441b91d4">  418</a></span>&#160;<span class="preprocessor">#define GPIO_PD_VALUE_IRQ_DUAL_GET(x) (((uint32_t)(x) &amp; GPIO_PD_VALUE_IRQ_DUAL_MASK) &gt;&gt; GPIO_PD_VALUE_IRQ_DUAL_SHIFT)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* Bitfield definition for register of struct array PD: SET */</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> * IRQ_DUAL (RW)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> * GPIO dual edge interrupt enable set</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"> * 0: keep original edge interrupt type</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * 1: dual edge interrupt enable</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ac4209021a56a8aba59de50372e820369">  428</a></span>&#160;<span class="preprocessor">#define GPIO_PD_SET_IRQ_DUAL_MASK (0x1U)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ab26af7f51aa3324e2f3236ba8e3c12f6">  429</a></span>&#160;<span class="preprocessor">#define GPIO_PD_SET_IRQ_DUAL_SHIFT (0U)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae76087ce32db112d3e04ecb5b9121d52">  430</a></span>&#160;<span class="preprocessor">#define GPIO_PD_SET_IRQ_DUAL_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_PD_SET_IRQ_DUAL_SHIFT) &amp; GPIO_PD_SET_IRQ_DUAL_MASK)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a16ea291304fc6df03a434e82b20899bc">  431</a></span>&#160;<span class="preprocessor">#define GPIO_PD_SET_IRQ_DUAL_GET(x) (((uint32_t)(x) &amp; GPIO_PD_SET_IRQ_DUAL_MASK) &gt;&gt; GPIO_PD_SET_IRQ_DUAL_SHIFT)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/* Bitfield definition for register of struct array PD: CLEAR */</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> * IRQ_DUAL (RW)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> * GPIO dual edge interrupt enable clear</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * 0: keep original edge interrupt type</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> * 1: single edge interrupt enable</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae76032446dfad55f3dfaa9db26f0b825">  441</a></span>&#160;<span class="preprocessor">#define GPIO_PD_CLEAR_IRQ_DUAL_MASK (0x1U)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a499541d7fd9105b669abe4811745759b">  442</a></span>&#160;<span class="preprocessor">#define GPIO_PD_CLEAR_IRQ_DUAL_SHIFT (0U)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aff99fe0eed7998145ef98e61e95f6d4f">  443</a></span>&#160;<span class="preprocessor">#define GPIO_PD_CLEAR_IRQ_DUAL_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_PD_CLEAR_IRQ_DUAL_SHIFT) &amp; GPIO_PD_CLEAR_IRQ_DUAL_MASK)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a373ac82e161a64fc55ea30e4f0f1972d">  444</a></span>&#160;<span class="preprocessor">#define GPIO_PD_CLEAR_IRQ_DUAL_GET(x) (((uint32_t)(x) &amp; GPIO_PD_CLEAR_IRQ_DUAL_MASK) &gt;&gt; GPIO_PD_CLEAR_IRQ_DUAL_SHIFT)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160; </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* Bitfield definition for register of struct array PD: TOGGLE */</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> * IRQ_DUAL (RW)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> * GPIO dual edge interrupt enable toggle</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> * 0: keep original edge interrupt type</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> * 1: change original edge interrupt type to another one.</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a74e814f32d05ede54ca53e354ae1bc3f">  454</a></span>&#160;<span class="preprocessor">#define GPIO_PD_TOGGLE_IRQ_DUAL_MASK (0x1U)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aaf43af370bb034397041addf6129f101">  455</a></span>&#160;<span class="preprocessor">#define GPIO_PD_TOGGLE_IRQ_DUAL_SHIFT (0U)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a55c79e5e1fefabc8bf37dd523756e87f">  456</a></span>&#160;<span class="preprocessor">#define GPIO_PD_TOGGLE_IRQ_DUAL_SET(x) (((uint32_t)(x) &lt;&lt; GPIO_PD_TOGGLE_IRQ_DUAL_SHIFT) &amp; GPIO_PD_TOGGLE_IRQ_DUAL_MASK)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a9ec3e252f9f7e275a464f09fa8290bea">  457</a></span>&#160;<span class="preprocessor">#define GPIO_PD_TOGGLE_IRQ_DUAL_GET(x) (((uint32_t)(x) &amp; GPIO_PD_TOGGLE_IRQ_DUAL_MASK) &gt;&gt; GPIO_PD_TOGGLE_IRQ_DUAL_SHIFT)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160; </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160; </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/* DI register group index macro definition */</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#afa72adb568f1d02c867426f33f4dd352">  462</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOA (0UL)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a044d06e7535e3660736c80ddb30c1926">  463</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOB (1UL)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a839a3c643b358c812a7c6c380ec93e65">  464</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOC (2UL)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a3e698fcbb5cb737e237a20b42e763eae">  465</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOD (3UL)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aaaaa49880b6f83d0172614bf81bc7555">  466</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOE (4UL)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a2c35f683253e3a92f69edf18ef4d0654">  467</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOF (5UL)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a378f871b6a5440be886f90fa1c1dcce3">  468</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOV (11UL)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a8febefbd6db2979d368b500453be8645">  469</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOW (12UL)</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#abcb6565620ef5e82d6f8f9b9b3ce2a10">  470</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOX (13UL)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a0fc1bae8030349b4f1eca23a253eae39">  471</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOY (14UL)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a8308b5d975eee4a071986516cd1e3c22">  472</a></span>&#160;<span class="preprocessor">#define GPIO_DI_GPIOZ (15UL)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* DO register group index macro definition */</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a5dde58d6802c505d64c581c37c753b8e">  475</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOA (0UL)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a310a770edb4cdc03229d99fa3c54c644">  476</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOB (1UL)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#af9eb6aacc377d80ead76bd90802b1204">  477</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOC (2UL)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aab3bb9cd19632271a5f4c56e03d4791f">  478</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOD (3UL)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#abbcfe84481e06e547b48541bac5d2be7">  479</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOE (4UL)</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aa4563db46f54a1b0ebdc90e467109e11">  480</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOF (5UL)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a25da340ac8bb6088e85f873303c411b7">  481</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOV (11UL)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#afca4b68d17e217b52fb7a5ead230691c">  482</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOW (12UL)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a6fa163d5f91012f19b5aa35b69b9bcd7">  483</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOX (13UL)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a57bfd26b8d3c68b523db8e02d5556913">  484</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOY (14UL)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#abe2417d727bc1f30d04d4b74ffbb56c7">  485</a></span>&#160;<span class="preprocessor">#define GPIO_DO_GPIOZ (15UL)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160; </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* OE register group index macro definition */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a9fef5ec2e1c52f9018123e7bb0d42c58">  488</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOA (0UL)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a2db1cb05e8c6e2d3a7dd35f3776b18e1">  489</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOB (1UL)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a36377eb44e6ab84b09b154b792b66f18">  490</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOC (2UL)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ac22554280cf74783cd13a747e935cd32">  491</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOD (3UL)</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#af576f78425166b0f8e47e841d8f0d51a">  492</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOE (4UL)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a258a30c34ffddc95573761d710308db9">  493</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOF (5UL)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ad65918957728dc441bd0e4bb987967cd">  494</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOV (11UL)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a79d294bf40e05bd611aca9ca2de32919">  495</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOW (12UL)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a2d66e5ddd9ad2c3016bd3ea0e9a85dd7">  496</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOX (13UL)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a311e7abf95d5235fd72f744dcfedec2e">  497</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOY (14UL)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a661bce9f193083395586c932abf9034f">  498</a></span>&#160;<span class="preprocessor">#define GPIO_OE_GPIOZ (15UL)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* IF register group index macro definition */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a27da7e57ed2bf5507aa8fa68defcd3cd">  501</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOA (0UL)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a74a54926f2ac1949c46d94b92daaaf5b">  502</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOB (1UL)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a147b89de4ecc8359945da400e1077d36">  503</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOC (2UL)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a84c06e53b7b2272ca4b2e3f567fbd947">  504</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOD (3UL)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a8efb3488d1e4dcbd1bdb3023601240e2">  505</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOE (4UL)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a09c4faa341c0e400e1f9ff8822319964">  506</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOF (5UL)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#afa80f776ede6268824a9a82894730ae5">  507</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOV (11UL)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a2a16c3e65255a100a1bdd2566343ba9e">  508</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOW (12UL)</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a44cff12a729b75b69a431b2e150af186">  509</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOX (13UL)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a5c60a952cc18f67295e33fa36d05c4a1">  510</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOY (14UL)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#acf003f6d59d1bcc3ecb25c9b3d8ef8c1">  511</a></span>&#160;<span class="preprocessor">#define GPIO_IF_GPIOZ (15UL)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/* IE register group index macro definition */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a69553a49f145219d82be3174fc36674f">  514</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOA (0UL)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aa396863f1cbfe60d773df150a67bdd06">  515</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOB (1UL)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a24b5b105cff2c978b965c70b0d06e7d8">  516</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOC (2UL)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a1d3bf030672c3f9b24e37dccca162409">  517</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOD (3UL)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a9102a05d1eec19341cba20c4bc827d67">  518</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOE (4UL)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a7081086f078ac44da46f142ad9480cde">  519</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOF (5UL)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a1bbeec5ab8dea46d886be61aa83ba512">  520</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOV (11UL)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ad9607c395feabfc4ec63b29b3b3975c6">  521</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOW (12UL)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a4540f3411bd2440555708fba7b323cc7">  522</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOX (13UL)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aced71a357554d1d0851be8ff7fa27d5b">  523</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOY (14UL)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a9852adc0d47bd28aedfb2fecb56e88c2">  524</a></span>&#160;<span class="preprocessor">#define GPIO_IE_GPIOZ (15UL)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160; </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/* PL register group index macro definition */</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a6af836bcc91a95e523b9c95dc9995e5e">  527</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOA (0UL)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a7eddc76ed1cc6b2c2a37c919d03d7f22">  528</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOB (1UL)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a2ac8acb19afa68c8dffe69e64361feb0">  529</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOC (2UL)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aced36627e840e397ffcfb62b29b6ff42">  530</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOD (3UL)</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a914720ca899c381297ce83ca2b23b81c">  531</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOE (4UL)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a506de88404ceb6e98388ff846641d3ec">  532</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOF (5UL)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a01ab9308cf56217ddb476e8f99023e62">  533</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOV (11UL)</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a298f9190ff9a7fd4c48b8183d8c53147">  534</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOW (12UL)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ac2703dd8488624bfcc1ca3acdbf2d554">  535</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOX (13UL)</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a83e69a7a104700907d1d17d281d43762">  536</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOY (14UL)</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a8e7d14ceb7636017666480dfcb8ff303">  537</a></span>&#160;<span class="preprocessor">#define GPIO_PL_GPIOZ (15UL)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* TP register group index macro definition */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae20b96fb592d0372f1d5483f2c42c4ee">  540</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOA (0UL)</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a91bd67ed3cebc6624095f8ab151962f1">  541</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOB (1UL)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a3202a0d85b65c1cf86f44cb696da1501">  542</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOC (2UL)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ad9fff0094f08476bd257f3c98ad1d3da">  543</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOD (3UL)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a533eb8a9539448edcb3cb7ff4cf99d36">  544</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOE (4UL)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a5db028e5e69ec40ac3d568f143f2665d">  545</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOF (5UL)</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a294e073297f99c4090db86240b84cd79">  546</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOV (11UL)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aff48594fbd801ca734d3272937f0ac6c">  547</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOW (12UL)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a1ee597a9b08c255edd2123e2b793eb0c">  548</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOX (13UL)</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a91f5e71fc9832dd80159e1a21b25f8b4">  549</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOY (14UL)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ac80b93b61ae407c9a1438133b20d15e5">  550</a></span>&#160;<span class="preprocessor">#define GPIO_TP_GPIOZ (15UL)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; </div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/* AS register group index macro definition */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a2b7189c4eb25b8d214a0f75b5766c137">  553</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOA (0UL)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#aeec138706b934966d8a03a6b5879d404">  554</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOB (1UL)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ab281dd80278ceb3c70097acbbd1638e1">  555</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOC (2UL)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a8d17137ec6754ef3fdd8fb7407b74fc1">  556</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOD (3UL)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ae9aa17b1c5d0f28a414a06f85d2e181a">  557</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOE (4UL)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ad1d067fe5a1a3af6773e9e1e90648ac9">  558</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOF (5UL)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ab22bd64aa4bfe8e0adfade20d5daef7c">  559</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOV (11UL)</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a3e61ed6544e0d86ee88df448e15916b5">  560</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOW (12UL)</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#abe2dffc9f99748a5d04a6483e1564fdf">  561</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOX (13UL)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a9dd7eb47656ff037035c23f441ccd07d">  562</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOY (14UL)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a9f7eee0543b4cc46dad860055cd2ea5a">  563</a></span>&#160;<span class="preprocessor">#define GPIO_AS_GPIOZ (15UL)</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* PD register group index macro definition */</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a103549e5de99b80430312d39135db0a2">  566</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOA (0UL)</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#acdc6bd8eed64dc8e975a86abeb1e43f2">  567</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOB (1UL)</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a3063c237ce8ce3015fa3a288b366af8d">  568</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOC (2UL)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a1a55bf109e7e6220e646cbf7871f87e1">  569</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOD (3UL)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a3dfeb41a7a3b611257024bff3bbd9fe9">  570</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOE (4UL)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a966bafe0bb063bcb36cf58885413ddc4">  571</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOF (5UL)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a8f0da1c77eee40b0299ee8d3ebff9fe0">  572</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOV (11UL)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#acd6db469298d81bfb50145c82dae2ba0">  573</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOW (12UL)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#ab2de923f7ad5da8d647274770ea77c39">  574</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOX (13UL)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#af65343a335d13a9c2898754403901b38">  575</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOY (14UL)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html#a5ae590d7d97ee3892ed6adbe28b80b91">  576</a></span>&#160;<span class="preprocessor">#define GPIO_PD_GPIOZ (15UL)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_GPIO_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructGPIO__Type_html"><div class="ttname"><a href="structGPIO__Type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_gpio_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__gpio__regs_8h.html">hpm_gpio_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
