EN uart_transmitter NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_transmitter.vhd sub00/vhpl02 1570363564
AR core_ms2 behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/CORE_MS2.vhd sub00/vhpl07 1570363569
AR uart_receiver behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_receiver.vhd sub00/vhpl01 1570363563
EN dce_q818 NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/DCE_Q818.vhd sub00/vhpl16 1570363578
EN logic NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/LOGIC.vhd sub00/vhpl10 1570363572
EN rom NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ROM.vhd sub00/vhpl14 1570363576
AR logic behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/LOGIC.vhd sub00/vhpl11 1570363573
AR rom behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ROM.vhd sub00/vhpl15 1570363577
AR uart_transmitter bechavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_transmitter.vhd sub00/vhpl03 1570363565
AR dce_q818 behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/DCE_Q818.vhd sub00/vhpl17 1570363579
AR ram behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/RAM.vhd sub00/vhpl13 1570363575
EN i_o NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/I_O.vhd sub00/vhpl08 1570363570
EN core_ms2 NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/CORE_MS2.vhd sub00/vhpl06 1570363568
AR alu behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ALU.vhd sub00/vhpl05 1570363567
EN ram NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/RAM.vhd sub00/vhpl12 1570363574
EN uart_receiver NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_receiver.vhd sub00/vhpl00 1570363562
AR i_o behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/I_O.vhd sub00/vhpl09 1570363571
EN alu NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ALU.vhd sub00/vhpl04 1570363566
