<profile>

    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>

    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu5p-flva2104-1-e</Part>
        <TopModelName>maddv</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>

    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.736</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2050</Best-caseLatency>
            <Average-caseLatency>2050</Average-caseLatency>
            <Worst-caseLatency>2050</Worst-caseLatency>
            <Best-caseRealTimeLatency>20.500 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>20.500 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>20.500 us</Worst-caseRealTimeLatency>
            <Interval-min>2051</Interval-min>
            <Interval-max>2051</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_11_1>
                <TripCount>128</TripCount>
                <Latency>2048</Latency>
                <AbsoluteTimeLatency>20480</AbsoluteTimeLatency>
                <PipelineII>16</PipelineII>
                <PipelineDepth>17</PipelineDepth>
                <InstanceList />
            </VITIS_LOOP_11_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>

    <AreaEstimates>
        <Resources>
            <FF>350</FF>
            <LUT>1095</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2048</BRAM_18K>
            <DSP>3474</DSP>
            <FF>1201154</FF>
            <LUT>600577</LUT>
            <URAM>470</URAM>
        </AvailableResources>
    </AreaEstimates>

    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>maddv</Object>
            <Type>return value</Type>
            <Scope />
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig />
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>maddv</Object>
            <Type>return value</Type>
            <Scope />
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig />
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>maddv</Object>
            <Type>return value</Type>
            <Scope />
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig />
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>maddv</Object>
            <Type>return value</Type>
            <Scope />
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>maddv</Object>
            <Type>return value</Type>
            <Scope />
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>maddv</Object>
            <Type>return value</Type>
            <Scope />
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope />
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig />
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>maddv</ModuleName>
            <BindInstances>C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 C_d1 C_d0 add_ln11_fu_959_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>maddv</Name>
            <Loops>
                <VITIS_LOOP_11_1 />
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.736</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1>
                        <Name>VITIS_LOOP_11_1</Name>
                        <TripCount>128</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList />
                    </VITIS_LOOP_11_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>350</FF>
                    <AVAIL_FF>1201154</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1095</LUT>
                    <AVAIL_LUT>600577</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2048</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3474</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>470</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_1" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_2" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_3" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_4" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_5" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_6" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_7" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_8" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_9" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_10" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_11" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_12" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_13" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_14" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_15" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_16" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_17" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_18" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_19" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_20" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_21" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_22" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_23" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_24" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_25" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_26" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_27" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_28" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_29" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d1" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_30" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="C_d0" SOURCE="VitisClavaAutomation/src/example.c:13" URAM="0" VARIABLE="add_ln13_31" />
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_959_p2" SOURCE="VitisClavaAutomation/src/example.c:11" URAM="0" VARIABLE="add_ln11" />
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation />
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard" />
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard" />
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard" />
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard" />
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard" />
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard" />
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard" />
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard" />
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard" />
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard" />
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard" />
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard" />
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard" />
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard" />
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard" />
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard" />
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard" />
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard" />
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard" />
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard" />
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard" />
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard" />
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard" />
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard" />
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard" />
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard" />
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard" />
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard" />
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard" />
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo" />
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="C" index="0" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out" />
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out" />
                <hwRef type="port" interface="C_we0" name="C_we0" usage="control" direction="out" />
                <hwRef type="port" interface="C_d0" name="C_d0" usage="data" direction="out" />
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out" />
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out" />
                <hwRef type="port" interface="C_we1" name="C_we1" usage="control" direction="out" />
                <hwRef type="port" interface="C_d1" name="C_d1" usage="data" direction="out" />
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out" />
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out" />
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in" />
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out" />
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out" />
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in" />
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_address0" name="B_address0" usage="address" direction="out" />
                <hwRef type="port" interface="B_ce0" name="B_ce0" usage="control" direction="out" />
                <hwRef type="port" interface="B_q0" name="B_q0" usage="data" direction="in" />
                <hwRef type="port" interface="B_address1" name="B_address1" usage="address" direction="out" />
                <hwRef type="port" interface="B_ce1" name="B_ce1" usage="control" direction="out" />
                <hwRef type="port" interface="B_q1" name="B_q1" usage="data" direction="in" />
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C" />
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C" />
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C" />
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C" />
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A" />
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A" />
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A" />
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A" />
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B" />
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B" />
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="B_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B" />
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B" />
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">12, , </column>
                    <column name="A_address1">12, , </column>
                    <column name="A_q0">32, , </column>
                    <column name="A_q1">32, , </column>
                    <column name="B_address0">12, , </column>
                    <column name="B_address1">12, , </column>
                    <column name="B_q0">32, , </column>
                    <column name="B_q1">32, , </column>
                    <column name="C_address0">12, , </column>
                    <column name="C_address1">12, , </column>
                    <column name="C_d0">32, , </column>
                    <column name="C_d1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="C">out, int*</column>
                    <column name="A">in, int*</column>
                    <column name="B">in, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="C">C_address0, port, offset, </column>
                    <column name="C">C_ce0, port, , </column>
                    <column name="C">C_we0, port, , </column>
                    <column name="C">C_d0, port, , </column>
                    <column name="C">C_address1, port, offset, </column>
                    <column name="C">C_ce1, port, , </column>
                    <column name="C">C_we1, port, , </column>
                    <column name="C">C_d1, port, , </column>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="A">A_address1, port, offset, </column>
                    <column name="A">A_ce1, port, , </column>
                    <column name="A">A_q1, port, , </column>
                    <column name="B">B_address0, port, offset, </column>
                    <column name="B">B_ce0, port, , </column>
                    <column name="B">B_q0, port, , </column>
                    <column name="B">B_address1, port, offset, </column>
                    <column name="B">B_ce1, port, , </column>
                    <column name="B">B_q1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="unroll" location="VitisClavaAutomation/src/example.c:5" status="valid" parentFunction="maddc" variable="" isDirective="0" options="factor = 32" />
        <Pragma type="unroll" location="VitisClavaAutomation/src/example.c:12" status="valid" parentFunction="maddv" variable="" isDirective="0" options="factor = 32" />
    </PragmaReport>
</profile>