
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,0,0,hint,8}                      Premise(F2)
	S3= ICache[addr]={0,rS,0,0,hint,8}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={0,rS,0,0,hint,8}                           ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={0,rS,0,0,hint,8}                           Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={0,rS,0,0,hint,8}                         Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={0,rS,0,0,hint,8}                             Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={0,rS,0,0,hint,8}                         ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={0,rS,0,0,hint,8}                              IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={0,rS,0,0,hint,8}                     IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlIR_EX=0                                            Premise(F35)
	S58= CtrlIR_MEM=0                                           Premise(F36)
	S59= CtrlIR_DMMU1=0                                         Premise(F37)
	S60= CtrlIR_WB=0                                            Premise(F38)
	S61= CtrlIR_DMMU2=0                                         Premise(F39)
	S62= GPR[rS]=a                                              Premise(F40)

ID	S63= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S64= PC.Out=addr+4                                          PC-Out(S44)
	S65= PC.CIA=addr                                            PC-Out(S45)
	S66= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S67= IR_ID.Out={0,rS,0,0,hint,8}                            IR-Out(S52)
	S68= IR_ID.Out31_26=0                                       IR-Out(S52)
	S69= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S70= IR_ID.Out20_16=0                                       IR-Out(S52)
	S71= IR_ID.Out15_11=0                                       IR-Out(S52)
	S72= IR_ID.Out10_6=hint                                     IR-Out(S52)
	S73= IR_ID.Out5_0=8                                         IR-Out(S52)
	S74= IR_ID.Out=>FU.IR_ID                                    Premise(F61)
	S75= FU.IR_ID={0,rS,0,0,hint,8}                             Path(S67,S74)
	S76= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F62)
	S77= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F63)
	S78= IR_ID.Out31_26=>CU_ID.Op                               Premise(F64)
	S79= CU_ID.Op=0                                             Path(S68,S78)
	S80= IR_ID.Out25_21=>GPR.RReg1                              Premise(F65)
	S81= GPR.RReg1=rS                                           Path(S69,S80)
	S82= GPR.Rdata1=a                                           GPR-Read(S81,S62)
	S83= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F66)
	S84= CU_ID.IRFunc=8                                         Path(S73,S83)
	S85= GPR.Rdata1=>FU.InID1                                   Premise(F67)
	S86= FU.InID1=a                                             Path(S82,S85)
	S87= FU.OutID1=FU(a)                                        FU-Forward(S86)
	S88= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F68)
	S89= FU.InID1_RReg=rS                                       Path(S69,S88)
	S90= FU.OutID1=>PC.In                                       Premise(F69)
	S91= PC.In=FU(a)                                            Path(S87,S90)
	S92= IR_ID.Out=>IR_EX.In                                    Premise(F70)
	S93= IR_EX.In={0,rS,0,0,hint,8}                             Path(S67,S92)
	S94= FU.Halt_ID=>CU_ID.Halt                                 Premise(F71)
	S95= FU.Bub_ID=>CU_ID.Bub                                   Premise(F72)
	S96= FU.InID2_RReg=5'b00000                                 Premise(F73)
	S97= CtrlASIDIn=0                                           Premise(F74)
	S98= CtrlCP0=0                                              Premise(F75)
	S99= CP0[ASID]=pid                                          CP0-Hold(S38,S98)
	S100= CtrlEPCIn=0                                           Premise(F76)
	S101= CtrlExCodeIn=0                                        Premise(F77)
	S102= CtrlIMMU=0                                            Premise(F78)
	S103= CtrlPC=1                                              Premise(F79)
	S104= CtrlPCInc=0                                           Premise(F80)
	S105= PC[CIA]=addr                                          PC-Hold(S45,S104)
	S106= PC[Out]=FU(a)                                         PC-Write(S91,S103,S104)
	S107= CtrlIAddrReg=0                                        Premise(F81)
	S108= CtrlICache=0                                          Premise(F82)
	S109= ICache[addr]={0,rS,0,0,hint,8}                        ICache-Hold(S48,S108)
	S110= CtrlIR_IMMU=0                                         Premise(F83)
	S111= CtrlICacheReg=0                                       Premise(F84)
	S112= CtrlIR_ID=0                                           Premise(F85)
	S113= [IR_ID]={0,rS,0,0,hint,8}                             IR_ID-Hold(S52,S112)
	S114= CtrlIMem=0                                            Premise(F86)
	S115= IMem[{pid,addr}]={0,rS,0,0,hint,8}                    IMem-Hold(S54,S114)
	S116= CtrlIRMux=0                                           Premise(F87)
	S117= CtrlGPR=0                                             Premise(F88)
	S118= GPR[rS]=a                                             GPR-Hold(S62,S117)
	S119= CtrlIR_EX=1                                           Premise(F89)
	S120= [IR_EX]={0,rS,0,0,hint,8}                             IR_EX-Write(S93,S119)
	S121= CtrlIR_MEM=0                                          Premise(F90)
	S122= CtrlIR_DMMU1=0                                        Premise(F91)
	S123= CtrlIR_WB=0                                           Premise(F92)
	S124= CtrlIR_DMMU2=0                                        Premise(F93)

EX	S125= CP0.ASID=pid                                          CP0-Read-ASID(S99)
	S126= PC.CIA=addr                                           PC-Out(S105)
	S127= PC.CIA31_28=addr[31:28]                               PC-Out(S105)
	S128= PC.Out=FU(a)                                          PC-Out(S106)
	S129= IR_ID.Out={0,rS,0,0,hint,8}                           IR-Out(S113)
	S130= IR_ID.Out31_26=0                                      IR-Out(S113)
	S131= IR_ID.Out25_21=rS                                     IR-Out(S113)
	S132= IR_ID.Out20_16=0                                      IR-Out(S113)
	S133= IR_ID.Out15_11=0                                      IR-Out(S113)
	S134= IR_ID.Out10_6=hint                                    IR-Out(S113)
	S135= IR_ID.Out5_0=8                                        IR-Out(S113)
	S136= IR_EX.Out={0,rS,0,0,hint,8}                           IR_EX-Out(S120)
	S137= IR_EX.Out31_26=0                                      IR_EX-Out(S120)
	S138= IR_EX.Out25_21=rS                                     IR_EX-Out(S120)
	S139= IR_EX.Out20_16=0                                      IR_EX-Out(S120)
	S140= IR_EX.Out15_11=0                                      IR_EX-Out(S120)
	S141= IR_EX.Out10_6=hint                                    IR_EX-Out(S120)
	S142= IR_EX.Out5_0=8                                        IR_EX-Out(S120)
	S143= IR_EX.Out=>FU.IR_EX                                   Premise(F94)
	S144= FU.IR_EX={0,rS,0,0,hint,8}                            Path(S136,S143)
	S145= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F95)
	S146= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F96)
	S147= IR_EX.Out31_26=>CU_EX.Op                              Premise(F97)
	S148= CU_EX.Op=0                                            Path(S137,S147)
	S149= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F98)
	S150= CU_EX.IRFunc=8                                        Path(S142,S149)
	S151= IR_EX.Out=>IR_MEM.In                                  Premise(F99)
	S152= IR_MEM.In={0,rS,0,0,hint,8}                           Path(S136,S151)
	S153= FU.InEX_WReg=5'b00000                                 Premise(F100)
	S154= CtrlASIDIn=0                                          Premise(F101)
	S155= CtrlCP0=0                                             Premise(F102)
	S156= CP0[ASID]=pid                                         CP0-Hold(S99,S155)
	S157= CtrlEPCIn=0                                           Premise(F103)
	S158= CtrlExCodeIn=0                                        Premise(F104)
	S159= CtrlIMMU=0                                            Premise(F105)
	S160= CtrlPC=0                                              Premise(F106)
	S161= CtrlPCInc=0                                           Premise(F107)
	S162= PC[CIA]=addr                                          PC-Hold(S105,S161)
	S163= PC[Out]=FU(a)                                         PC-Hold(S106,S160,S161)
	S164= CtrlIAddrReg=0                                        Premise(F108)
	S165= CtrlICache=0                                          Premise(F109)
	S166= ICache[addr]={0,rS,0,0,hint,8}                        ICache-Hold(S109,S165)
	S167= CtrlIR_IMMU=0                                         Premise(F110)
	S168= CtrlICacheReg=0                                       Premise(F111)
	S169= CtrlIR_ID=0                                           Premise(F112)
	S170= [IR_ID]={0,rS,0,0,hint,8}                             IR_ID-Hold(S113,S169)
	S171= CtrlIMem=0                                            Premise(F113)
	S172= IMem[{pid,addr}]={0,rS,0,0,hint,8}                    IMem-Hold(S115,S171)
	S173= CtrlIRMux=0                                           Premise(F114)
	S174= CtrlGPR=0                                             Premise(F115)
	S175= GPR[rS]=a                                             GPR-Hold(S118,S174)
	S176= CtrlIR_EX=0                                           Premise(F116)
	S177= [IR_EX]={0,rS,0,0,hint,8}                             IR_EX-Hold(S120,S176)
	S178= CtrlIR_MEM=1                                          Premise(F117)
	S179= [IR_MEM]={0,rS,0,0,hint,8}                            IR_MEM-Write(S152,S178)
	S180= CtrlIR_DMMU1=0                                        Premise(F118)
	S181= CtrlIR_WB=0                                           Premise(F119)
	S182= CtrlIR_DMMU2=0                                        Premise(F120)

MEM	S183= CP0.ASID=pid                                          CP0-Read-ASID(S156)
	S184= PC.CIA=addr                                           PC-Out(S162)
	S185= PC.CIA31_28=addr[31:28]                               PC-Out(S162)
	S186= PC.Out=FU(a)                                          PC-Out(S163)
	S187= IR_ID.Out={0,rS,0,0,hint,8}                           IR-Out(S170)
	S188= IR_ID.Out31_26=0                                      IR-Out(S170)
	S189= IR_ID.Out25_21=rS                                     IR-Out(S170)
	S190= IR_ID.Out20_16=0                                      IR-Out(S170)
	S191= IR_ID.Out15_11=0                                      IR-Out(S170)
	S192= IR_ID.Out10_6=hint                                    IR-Out(S170)
	S193= IR_ID.Out5_0=8                                        IR-Out(S170)
	S194= IR_EX.Out={0,rS,0,0,hint,8}                           IR_EX-Out(S177)
	S195= IR_EX.Out31_26=0                                      IR_EX-Out(S177)
	S196= IR_EX.Out25_21=rS                                     IR_EX-Out(S177)
	S197= IR_EX.Out20_16=0                                      IR_EX-Out(S177)
	S198= IR_EX.Out15_11=0                                      IR_EX-Out(S177)
	S199= IR_EX.Out10_6=hint                                    IR_EX-Out(S177)
	S200= IR_EX.Out5_0=8                                        IR_EX-Out(S177)
	S201= IR_MEM.Out={0,rS,0,0,hint,8}                          IR_MEM-Out(S179)
	S202= IR_MEM.Out31_26=0                                     IR_MEM-Out(S179)
	S203= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S179)
	S204= IR_MEM.Out20_16=0                                     IR_MEM-Out(S179)
	S205= IR_MEM.Out15_11=0                                     IR_MEM-Out(S179)
	S206= IR_MEM.Out10_6=hint                                   IR_MEM-Out(S179)
	S207= IR_MEM.Out5_0=8                                       IR_MEM-Out(S179)
	S208= IR_MEM.Out=>FU.IR_MEM                                 Premise(F121)
	S209= FU.IR_MEM={0,rS,0,0,hint,8}                           Path(S201,S208)
	S210= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F122)
	S211= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F123)
	S212= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F124)
	S213= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F125)
	S214= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F126)
	S215= CU_MEM.Op=0                                           Path(S202,S214)
	S216= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F127)
	S217= CU_MEM.IRFunc=8                                       Path(S207,S216)
	S218= IR_MEM.Out=>IR_DMMU1.In                               Premise(F128)
	S219= IR_DMMU1.In={0,rS,0,0,hint,8}                         Path(S201,S218)
	S220= IR_MEM.Out=>IR_WB.In                                  Premise(F129)
	S221= IR_WB.In={0,rS,0,0,hint,8}                            Path(S201,S220)
	S222= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F130)
	S223= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F131)
	S224= FU.InMEM_WReg=5'b00000                                Premise(F132)
	S225= CtrlASIDIn=0                                          Premise(F133)
	S226= CtrlCP0=0                                             Premise(F134)
	S227= CP0[ASID]=pid                                         CP0-Hold(S156,S226)
	S228= CtrlEPCIn=0                                           Premise(F135)
	S229= CtrlExCodeIn=0                                        Premise(F136)
	S230= CtrlIMMU=0                                            Premise(F137)
	S231= CtrlPC=0                                              Premise(F138)
	S232= CtrlPCInc=0                                           Premise(F139)
	S233= PC[CIA]=addr                                          PC-Hold(S162,S232)
	S234= PC[Out]=FU(a)                                         PC-Hold(S163,S231,S232)
	S235= CtrlIAddrReg=0                                        Premise(F140)
	S236= CtrlICache=0                                          Premise(F141)
	S237= ICache[addr]={0,rS,0,0,hint,8}                        ICache-Hold(S166,S236)
	S238= CtrlIR_IMMU=0                                         Premise(F142)
	S239= CtrlICacheReg=0                                       Premise(F143)
	S240= CtrlIR_ID=0                                           Premise(F144)
	S241= [IR_ID]={0,rS,0,0,hint,8}                             IR_ID-Hold(S170,S240)
	S242= CtrlIMem=0                                            Premise(F145)
	S243= IMem[{pid,addr}]={0,rS,0,0,hint,8}                    IMem-Hold(S172,S242)
	S244= CtrlIRMux=0                                           Premise(F146)
	S245= CtrlGPR=0                                             Premise(F147)
	S246= GPR[rS]=a                                             GPR-Hold(S175,S245)
	S247= CtrlIR_EX=0                                           Premise(F148)
	S248= [IR_EX]={0,rS,0,0,hint,8}                             IR_EX-Hold(S177,S247)
	S249= CtrlIR_MEM=0                                          Premise(F149)
	S250= [IR_MEM]={0,rS,0,0,hint,8}                            IR_MEM-Hold(S179,S249)
	S251= CtrlIR_DMMU1=1                                        Premise(F150)
	S252= [IR_DMMU1]={0,rS,0,0,hint,8}                          IR_DMMU1-Write(S219,S251)
	S253= CtrlIR_WB=1                                           Premise(F151)
	S254= [IR_WB]={0,rS,0,0,hint,8}                             IR_WB-Write(S221,S253)
	S255= CtrlIR_DMMU2=0                                        Premise(F152)

WB	S256= CP0.ASID=pid                                          CP0-Read-ASID(S227)
	S257= PC.CIA=addr                                           PC-Out(S233)
	S258= PC.CIA31_28=addr[31:28]                               PC-Out(S233)
	S259= PC.Out=FU(a)                                          PC-Out(S234)
	S260= IR_ID.Out={0,rS,0,0,hint,8}                           IR-Out(S241)
	S261= IR_ID.Out31_26=0                                      IR-Out(S241)
	S262= IR_ID.Out25_21=rS                                     IR-Out(S241)
	S263= IR_ID.Out20_16=0                                      IR-Out(S241)
	S264= IR_ID.Out15_11=0                                      IR-Out(S241)
	S265= IR_ID.Out10_6=hint                                    IR-Out(S241)
	S266= IR_ID.Out5_0=8                                        IR-Out(S241)
	S267= IR_EX.Out={0,rS,0,0,hint,8}                           IR_EX-Out(S248)
	S268= IR_EX.Out31_26=0                                      IR_EX-Out(S248)
	S269= IR_EX.Out25_21=rS                                     IR_EX-Out(S248)
	S270= IR_EX.Out20_16=0                                      IR_EX-Out(S248)
	S271= IR_EX.Out15_11=0                                      IR_EX-Out(S248)
	S272= IR_EX.Out10_6=hint                                    IR_EX-Out(S248)
	S273= IR_EX.Out5_0=8                                        IR_EX-Out(S248)
	S274= IR_MEM.Out={0,rS,0,0,hint,8}                          IR_MEM-Out(S250)
	S275= IR_MEM.Out31_26=0                                     IR_MEM-Out(S250)
	S276= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S250)
	S277= IR_MEM.Out20_16=0                                     IR_MEM-Out(S250)
	S278= IR_MEM.Out15_11=0                                     IR_MEM-Out(S250)
	S279= IR_MEM.Out10_6=hint                                   IR_MEM-Out(S250)
	S280= IR_MEM.Out5_0=8                                       IR_MEM-Out(S250)
	S281= IR_DMMU1.Out={0,rS,0,0,hint,8}                        IR_DMMU1-Out(S252)
	S282= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S252)
	S283= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S252)
	S284= IR_DMMU1.Out20_16=0                                   IR_DMMU1-Out(S252)
	S285= IR_DMMU1.Out15_11=0                                   IR_DMMU1-Out(S252)
	S286= IR_DMMU1.Out10_6=hint                                 IR_DMMU1-Out(S252)
	S287= IR_DMMU1.Out5_0=8                                     IR_DMMU1-Out(S252)
	S288= IR_WB.Out={0,rS,0,0,hint,8}                           IR-Out(S254)
	S289= IR_WB.Out31_26=0                                      IR-Out(S254)
	S290= IR_WB.Out25_21=rS                                     IR-Out(S254)
	S291= IR_WB.Out20_16=0                                      IR-Out(S254)
	S292= IR_WB.Out15_11=0                                      IR-Out(S254)
	S293= IR_WB.Out10_6=hint                                    IR-Out(S254)
	S294= IR_WB.Out5_0=8                                        IR-Out(S254)
	S295= IR_WB.Out=>FU.IR_WB                                   Premise(F210)
	S296= FU.IR_WB={0,rS,0,0,hint,8}                            Path(S288,S295)
	S297= IR_WB.Out31_26=>CU_WB.Op                              Premise(F211)
	S298= CU_WB.Op=0                                            Path(S289,S297)
	S299= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F212)
	S300= CU_WB.IRFunc=8                                        Path(S294,S299)
	S301= FU.InWB_WReg=5'b00000                                 Premise(F213)
	S302= CtrlASIDIn=0                                          Premise(F214)
	S303= CtrlCP0=0                                             Premise(F215)
	S304= CP0[ASID]=pid                                         CP0-Hold(S227,S303)
	S305= CtrlEPCIn=0                                           Premise(F216)
	S306= CtrlExCodeIn=0                                        Premise(F217)
	S307= CtrlIMMU=0                                            Premise(F218)
	S308= CtrlPC=0                                              Premise(F219)
	S309= CtrlPCInc=0                                           Premise(F220)
	S310= PC[CIA]=addr                                          PC-Hold(S233,S309)
	S311= PC[Out]=FU(a)                                         PC-Hold(S234,S308,S309)
	S312= CtrlIAddrReg=0                                        Premise(F221)
	S313= CtrlICache=0                                          Premise(F222)
	S314= ICache[addr]={0,rS,0,0,hint,8}                        ICache-Hold(S237,S313)
	S315= CtrlIR_IMMU=0                                         Premise(F223)
	S316= CtrlICacheReg=0                                       Premise(F224)
	S317= CtrlIR_ID=0                                           Premise(F225)
	S318= [IR_ID]={0,rS,0,0,hint,8}                             IR_ID-Hold(S241,S317)
	S319= CtrlIMem=0                                            Premise(F226)
	S320= IMem[{pid,addr}]={0,rS,0,0,hint,8}                    IMem-Hold(S243,S319)
	S321= CtrlIRMux=0                                           Premise(F227)
	S322= CtrlGPR=0                                             Premise(F228)
	S323= GPR[rS]=a                                             GPR-Hold(S246,S322)
	S324= CtrlIR_EX=0                                           Premise(F229)
	S325= [IR_EX]={0,rS,0,0,hint,8}                             IR_EX-Hold(S248,S324)
	S326= CtrlIR_MEM=0                                          Premise(F230)
	S327= [IR_MEM]={0,rS,0,0,hint,8}                            IR_MEM-Hold(S250,S326)
	S328= CtrlIR_DMMU1=0                                        Premise(F231)
	S329= [IR_DMMU1]={0,rS,0,0,hint,8}                          IR_DMMU1-Hold(S252,S328)
	S330= CtrlIR_WB=0                                           Premise(F232)
	S331= [IR_WB]={0,rS,0,0,hint,8}                             IR_WB-Hold(S254,S330)
	S332= CtrlIR_DMMU2=0                                        Premise(F233)

POST	S304= CP0[ASID]=pid                                         CP0-Hold(S227,S303)
	S310= PC[CIA]=addr                                          PC-Hold(S233,S309)
	S311= PC[Out]=FU(a)                                         PC-Hold(S234,S308,S309)
	S314= ICache[addr]={0,rS,0,0,hint,8}                        ICache-Hold(S237,S313)
	S318= [IR_ID]={0,rS,0,0,hint,8}                             IR_ID-Hold(S241,S317)
	S320= IMem[{pid,addr}]={0,rS,0,0,hint,8}                    IMem-Hold(S243,S319)
	S323= GPR[rS]=a                                             GPR-Hold(S246,S322)
	S325= [IR_EX]={0,rS,0,0,hint,8}                             IR_EX-Hold(S248,S324)
	S327= [IR_MEM]={0,rS,0,0,hint,8}                            IR_MEM-Hold(S250,S326)
	S329= [IR_DMMU1]={0,rS,0,0,hint,8}                          IR_DMMU1-Hold(S252,S328)
	S331= [IR_WB]={0,rS,0,0,hint,8}                             IR_WB-Hold(S254,S330)

