/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* In4 */
#define In4__0__INTTYPE CYREG_PICU2_INTTYPE4
#define In4__0__MASK 0x10u
#define In4__0__PC CYREG_PRT2_PC4
#define In4__0__PORT 2u
#define In4__0__SHIFT 4u
#define In4__AG CYREG_PRT2_AG
#define In4__AMUX CYREG_PRT2_AMUX
#define In4__BIE CYREG_PRT2_BIE
#define In4__BIT_MASK CYREG_PRT2_BIT_MASK
#define In4__BYP CYREG_PRT2_BYP
#define In4__CTL CYREG_PRT2_CTL
#define In4__DM0 CYREG_PRT2_DM0
#define In4__DM1 CYREG_PRT2_DM1
#define In4__DM2 CYREG_PRT2_DM2
#define In4__DR CYREG_PRT2_DR
#define In4__INP_DIS CYREG_PRT2_INP_DIS
#define In4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define In4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define In4__LCD_EN CYREG_PRT2_LCD_EN
#define In4__MASK 0x10u
#define In4__PORT 2u
#define In4__PRT CYREG_PRT2_PRT
#define In4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define In4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define In4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define In4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define In4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define In4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define In4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define In4__PS CYREG_PRT2_PS
#define In4__SHIFT 4u
#define In4__SLW CYREG_PRT2_SLW

/* In5 */
#define In5__0__INTTYPE CYREG_PICU2_INTTYPE7
#define In5__0__MASK 0x80u
#define In5__0__PC CYREG_PRT2_PC7
#define In5__0__PORT 2u
#define In5__0__SHIFT 7u
#define In5__AG CYREG_PRT2_AG
#define In5__AMUX CYREG_PRT2_AMUX
#define In5__BIE CYREG_PRT2_BIE
#define In5__BIT_MASK CYREG_PRT2_BIT_MASK
#define In5__BYP CYREG_PRT2_BYP
#define In5__CTL CYREG_PRT2_CTL
#define In5__DM0 CYREG_PRT2_DM0
#define In5__DM1 CYREG_PRT2_DM1
#define In5__DM2 CYREG_PRT2_DM2
#define In5__DR CYREG_PRT2_DR
#define In5__INP_DIS CYREG_PRT2_INP_DIS
#define In5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define In5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define In5__LCD_EN CYREG_PRT2_LCD_EN
#define In5__MASK 0x80u
#define In5__PORT 2u
#define In5__PRT CYREG_PRT2_PRT
#define In5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define In5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define In5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define In5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define In5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define In5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define In5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define In5__PS CYREG_PRT2_PS
#define In5__SHIFT 7u
#define In5__SLW CYREG_PRT2_SLW

/* Inp_1 */
#define Inp_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Inp_1__0__MASK 0x08u
#define Inp_1__0__PC CYREG_PRT2_PC3
#define Inp_1__0__PORT 2u
#define Inp_1__0__SHIFT 3u
#define Inp_1__AG CYREG_PRT2_AG
#define Inp_1__AMUX CYREG_PRT2_AMUX
#define Inp_1__BIE CYREG_PRT2_BIE
#define Inp_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Inp_1__BYP CYREG_PRT2_BYP
#define Inp_1__CTL CYREG_PRT2_CTL
#define Inp_1__DM0 CYREG_PRT2_DM0
#define Inp_1__DM1 CYREG_PRT2_DM1
#define Inp_1__DM2 CYREG_PRT2_DM2
#define Inp_1__DR CYREG_PRT2_DR
#define Inp_1__INP_DIS CYREG_PRT2_INP_DIS
#define Inp_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Inp_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Inp_1__LCD_EN CYREG_PRT2_LCD_EN
#define Inp_1__MASK 0x08u
#define Inp_1__PORT 2u
#define Inp_1__PRT CYREG_PRT2_PRT
#define Inp_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Inp_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Inp_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Inp_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Inp_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Inp_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Inp_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Inp_1__PS CYREG_PRT2_PS
#define Inp_1__SHIFT 3u
#define Inp_1__SLW CYREG_PRT2_SLW

/* Inp_2 */
#define Inp_2__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Inp_2__0__MASK 0x40u
#define Inp_2__0__PC CYREG_PRT6_PC6
#define Inp_2__0__PORT 6u
#define Inp_2__0__SHIFT 6u
#define Inp_2__AG CYREG_PRT6_AG
#define Inp_2__AMUX CYREG_PRT6_AMUX
#define Inp_2__BIE CYREG_PRT6_BIE
#define Inp_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Inp_2__BYP CYREG_PRT6_BYP
#define Inp_2__CTL CYREG_PRT6_CTL
#define Inp_2__DM0 CYREG_PRT6_DM0
#define Inp_2__DM1 CYREG_PRT6_DM1
#define Inp_2__DM2 CYREG_PRT6_DM2
#define Inp_2__DR CYREG_PRT6_DR
#define Inp_2__INP_DIS CYREG_PRT6_INP_DIS
#define Inp_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Inp_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Inp_2__LCD_EN CYREG_PRT6_LCD_EN
#define Inp_2__MASK 0x40u
#define Inp_2__PORT 6u
#define Inp_2__PRT CYREG_PRT6_PRT
#define Inp_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Inp_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Inp_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Inp_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Inp_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Inp_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Inp_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Inp_2__PS CYREG_PRT6_PS
#define Inp_2__SHIFT 6u
#define Inp_2__SLW CYREG_PRT6_SLW

/* LED_RGB */
#define LED_RGB__0__INTTYPE CYREG_PICU0_INTTYPE4
#define LED_RGB__0__MASK 0x10u
#define LED_RGB__0__PC CYREG_PRT0_PC4
#define LED_RGB__0__PORT 0u
#define LED_RGB__0__SHIFT 4u
#define LED_RGB__1__INTTYPE CYREG_PICU0_INTTYPE5
#define LED_RGB__1__MASK 0x20u
#define LED_RGB__1__PC CYREG_PRT0_PC5
#define LED_RGB__1__PORT 0u
#define LED_RGB__1__SHIFT 5u
#define LED_RGB__2__INTTYPE CYREG_PICU0_INTTYPE6
#define LED_RGB__2__MASK 0x40u
#define LED_RGB__2__PC CYREG_PRT0_PC6
#define LED_RGB__2__PORT 0u
#define LED_RGB__2__SHIFT 6u
#define LED_RGB__AG CYREG_PRT0_AG
#define LED_RGB__AMUX CYREG_PRT0_AMUX
#define LED_RGB__BIE CYREG_PRT0_BIE
#define LED_RGB__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_RGB__BYP CYREG_PRT0_BYP
#define LED_RGB__CTL CYREG_PRT0_CTL
#define LED_RGB__DM0 CYREG_PRT0_DM0
#define LED_RGB__DM1 CYREG_PRT0_DM1
#define LED_RGB__DM2 CYREG_PRT0_DM2
#define LED_RGB__DR CYREG_PRT0_DR
#define LED_RGB__INP_DIS CYREG_PRT0_INP_DIS
#define LED_RGB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_RGB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_RGB__LCD_EN CYREG_PRT0_LCD_EN
#define LED_RGB__MASK 0x70u
#define LED_RGB__PORT 0u
#define LED_RGB__PRT CYREG_PRT0_PRT
#define LED_RGB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_RGB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_RGB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_RGB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_RGB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_RGB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_RGB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_RGB__PS CYREG_PRT0_PS
#define LED_RGB__SHIFT 4u
#define LED_RGB__SLW CYREG_PRT0_SLW

/* Pins_Port1 */
#define Pins_Port1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pins_Port1__0__MASK 0x02u
#define Pins_Port1__0__PC CYREG_PRT2_PC1
#define Pins_Port1__0__PORT 2u
#define Pins_Port1__0__SHIFT 1u
#define Pins_Port1__1__INTTYPE CYREG_PICU2_INTTYPE2
#define Pins_Port1__1__MASK 0x04u
#define Pins_Port1__1__PC CYREG_PRT2_PC2
#define Pins_Port1__1__PORT 2u
#define Pins_Port1__1__SHIFT 2u
#define Pins_Port1__AG CYREG_PRT2_AG
#define Pins_Port1__AMUX CYREG_PRT2_AMUX
#define Pins_Port1__BIE CYREG_PRT2_BIE
#define Pins_Port1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pins_Port1__BYP CYREG_PRT2_BYP
#define Pins_Port1__CTL CYREG_PRT2_CTL
#define Pins_Port1__DM0 CYREG_PRT2_DM0
#define Pins_Port1__DM1 CYREG_PRT2_DM1
#define Pins_Port1__DM2 CYREG_PRT2_DM2
#define Pins_Port1__DR CYREG_PRT2_DR
#define Pins_Port1__INP_DIS CYREG_PRT2_INP_DIS
#define Pins_Port1__INTSTAT CYREG_PICU2_INTSTAT
#define Pins_Port1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pins_Port1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pins_Port1__LCD_EN CYREG_PRT2_LCD_EN
#define Pins_Port1__MASK 0x06u
#define Pins_Port1__PORT 2u
#define Pins_Port1__PRT CYREG_PRT2_PRT
#define Pins_Port1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pins_Port1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pins_Port1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pins_Port1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pins_Port1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pins_Port1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pins_Port1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pins_Port1__PS CYREG_PRT2_PS
#define Pins_Port1__SHIFT 1u
#define Pins_Port1__SLW CYREG_PRT2_SLW
#define Pins_Port1__SNAP CYREG_PICU2_SNAP

/* Pins_Port2 */
#define Pins_Port2__0__INTTYPE CYREG_PICU6_INTTYPE4
#define Pins_Port2__0__MASK 0x10u
#define Pins_Port2__0__PC CYREG_PRT6_PC4
#define Pins_Port2__0__PORT 6u
#define Pins_Port2__0__SHIFT 4u
#define Pins_Port2__1__INTTYPE CYREG_PICU6_INTTYPE5
#define Pins_Port2__1__MASK 0x20u
#define Pins_Port2__1__PC CYREG_PRT6_PC5
#define Pins_Port2__1__PORT 6u
#define Pins_Port2__1__SHIFT 5u
#define Pins_Port2__AG CYREG_PRT6_AG
#define Pins_Port2__AMUX CYREG_PRT6_AMUX
#define Pins_Port2__BIE CYREG_PRT6_BIE
#define Pins_Port2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pins_Port2__BYP CYREG_PRT6_BYP
#define Pins_Port2__CTL CYREG_PRT6_CTL
#define Pins_Port2__DM0 CYREG_PRT6_DM0
#define Pins_Port2__DM1 CYREG_PRT6_DM1
#define Pins_Port2__DM2 CYREG_PRT6_DM2
#define Pins_Port2__DR CYREG_PRT6_DR
#define Pins_Port2__INP_DIS CYREG_PRT6_INP_DIS
#define Pins_Port2__INTSTAT CYREG_PICU6_INTSTAT
#define Pins_Port2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pins_Port2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pins_Port2__LCD_EN CYREG_PRT6_LCD_EN
#define Pins_Port2__MASK 0x30u
#define Pins_Port2__PORT 6u
#define Pins_Port2__PRT CYREG_PRT6_PRT
#define Pins_Port2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pins_Port2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pins_Port2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pins_Port2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pins_Port2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pins_Port2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pins_Port2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pins_Port2__PS CYREG_PRT6_PS
#define Pins_Port2__SHIFT 4u
#define Pins_Port2__SLW CYREG_PRT6_SLW
#define Pins_Port2__SNAP CYREG_PICU6_SNAP

/* UART_Debug */
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB04_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB04_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB04_MSK
#define UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB04_MSK
#define UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB04_ST
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_Debug_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_Debug_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_Debug_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_Debug_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_Debug_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_Debug_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_Debug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_Debug_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_Debug_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_Debug_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_Debug_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_Debug_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Debug_BUART_sRX_RxSts__3__POS 3
#define UART_Debug_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Debug_BUART_sRX_RxSts__4__POS 4
#define UART_Debug_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Debug_BUART_sRX_RxSts__5__POS 5
#define UART_Debug_BUART_sRX_RxSts__MASK 0x38u
#define UART_Debug_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_Debug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_Debug_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_Debug_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_Debug_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_Debug_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_Debug_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_Debug_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_Debug_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_Debug_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_Debug_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_Debug_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_Debug_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Debug_BUART_sTX_TxSts__0__POS 0
#define UART_Debug_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Debug_BUART_sTX_TxSts__1__POS 1
#define UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_Debug_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Debug_BUART_sTX_TxSts__2__POS 2
#define UART_Debug_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Debug_BUART_sTX_TxSts__3__POS 3
#define UART_Debug_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Debug_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_Debug_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_Debug_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_Debug_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_Debug_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_Debug_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_Debug_IntClock__INDEX 0x01u
#define UART_Debug_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_Debug_IntClock__PM_ACT_MSK 0x02u
#define UART_Debug_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_Debug_IntClock__PM_STBY_MSK 0x02u
#define UART_Debug_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_Debug_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_Debug_RXInternalInterrupt__INTC_MASK 0x01u
#define UART_Debug_RXInternalInterrupt__INTC_NUMBER 0u
#define UART_Debug_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_Debug_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UART_Debug_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_Debug_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_Debug_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_Debug_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_Debug_TXInternalInterrupt__INTC_MASK 0x02u
#define UART_Debug_TXInternalInterrupt__INTC_NUMBER 1u
#define UART_Debug_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_Debug_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_Debug_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_Debug_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_Linux */
#define UART_Linux_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_Linux_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_Linux_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_Linux_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_Linux_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_Linux_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_Linux_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_Linux_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_Linux_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_Linux_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_Linux_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define UART_Linux_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_Linux_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define UART_Linux_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_Linux_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_Linux_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_Linux_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define UART_Linux_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_Linux_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_Linux_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define UART_Linux_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_Linux_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_Linux_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_Linux_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define UART_Linux_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define UART_Linux_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define UART_Linux_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_Linux_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_Linux_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_Linux_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_Linux_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_Linux_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_Linux_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_Linux_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_Linux_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART_Linux_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART_Linux_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_Linux_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART_Linux_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART_Linux_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_Linux_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_Linux_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART_Linux_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART_Linux_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_Linux_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_Linux_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Linux_BUART_sRX_RxSts__3__POS 3
#define UART_Linux_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Linux_BUART_sRX_RxSts__4__POS 4
#define UART_Linux_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Linux_BUART_sRX_RxSts__5__POS 5
#define UART_Linux_BUART_sRX_RxSts__MASK 0x38u
#define UART_Linux_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_Linux_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_Linux_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB06_A0
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB06_A1
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB06_D0
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB06_D1
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB06_F0
#define UART_Linux_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB06_F1
#define UART_Linux_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_Linux_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_Linux_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_Linux_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_Linux_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_Linux_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_Linux_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_Linux_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_Linux_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_Linux_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_Linux_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_Linux_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_Linux_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_Linux_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_Linux_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_Linux_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_Linux_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_Linux_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Linux_BUART_sTX_TxSts__0__POS 0
#define UART_Linux_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Linux_BUART_sTX_TxSts__1__POS 1
#define UART_Linux_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_Linux_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_Linux_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Linux_BUART_sTX_TxSts__2__POS 2
#define UART_Linux_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Linux_BUART_sTX_TxSts__3__POS 3
#define UART_Linux_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Linux_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_Linux_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_Linux_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_Linux_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_Linux_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_Linux_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_Linux_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_Linux_IntClock__INDEX 0x00u
#define UART_Linux_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_Linux_IntClock__PM_ACT_MSK 0x01u
#define UART_Linux_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_Linux_IntClock__PM_STBY_MSK 0x01u
#define UART_Linux_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_Linux_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_Linux_RXInternalInterrupt__INTC_MASK 0x04u
#define UART_Linux_RXInternalInterrupt__INTC_NUMBER 2u
#define UART_Linux_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_Linux_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_Linux_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_Linux_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_Linux_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_Linux_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_Linux_TXInternalInterrupt__INTC_MASK 0x08u
#define UART_Linux_TXInternalInterrupt__INTC_NUMBER 3u
#define UART_Linux_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_Linux_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define UART_Linux_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_Linux_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* intr_Port1 */
#define intr_Port1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define intr_Port1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define intr_Port1__INTC_MASK 0x40u
#define intr_Port1__INTC_NUMBER 6u
#define intr_Port1__INTC_PRIOR_NUM 6u
#define intr_Port1__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define intr_Port1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define intr_Port1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* intr_Port2 */
#define intr_Port2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define intr_Port2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define intr_Port2__INTC_MASK 0x400u
#define intr_Port2__INTC_NUMBER 10u
#define intr_Port2__INTC_PRIOR_NUM 6u
#define intr_Port2__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define intr_Port2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define intr_Port2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Relay_Port1 */
#define Relay_Port1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Relay_Port1__0__MASK 0x40u
#define Relay_Port1__0__PC CYREG_PRT2_PC6
#define Relay_Port1__0__PORT 2u
#define Relay_Port1__0__SHIFT 6u
#define Relay_Port1__AG CYREG_PRT2_AG
#define Relay_Port1__AMUX CYREG_PRT2_AMUX
#define Relay_Port1__BIE CYREG_PRT2_BIE
#define Relay_Port1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Relay_Port1__BYP CYREG_PRT2_BYP
#define Relay_Port1__CTL CYREG_PRT2_CTL
#define Relay_Port1__DM0 CYREG_PRT2_DM0
#define Relay_Port1__DM1 CYREG_PRT2_DM1
#define Relay_Port1__DM2 CYREG_PRT2_DM2
#define Relay_Port1__DR CYREG_PRT2_DR
#define Relay_Port1__INP_DIS CYREG_PRT2_INP_DIS
#define Relay_Port1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Relay_Port1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Relay_Port1__LCD_EN CYREG_PRT2_LCD_EN
#define Relay_Port1__MASK 0x40u
#define Relay_Port1__PORT 2u
#define Relay_Port1__PRT CYREG_PRT2_PRT
#define Relay_Port1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Relay_Port1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Relay_Port1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Relay_Port1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Relay_Port1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Relay_Port1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Relay_Port1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Relay_Port1__PS CYREG_PRT2_PS
#define Relay_Port1__SHIFT 6u
#define Relay_Port1__SLW CYREG_PRT2_SLW

/* Relay_Port2 */
#define Relay_Port2__0__INTTYPE CYREG_PICU5_INTTYPE0
#define Relay_Port2__0__MASK 0x01u
#define Relay_Port2__0__PC CYREG_PRT5_PC0
#define Relay_Port2__0__PORT 5u
#define Relay_Port2__0__SHIFT 0u
#define Relay_Port2__AG CYREG_PRT5_AG
#define Relay_Port2__AMUX CYREG_PRT5_AMUX
#define Relay_Port2__BIE CYREG_PRT5_BIE
#define Relay_Port2__BIT_MASK CYREG_PRT5_BIT_MASK
#define Relay_Port2__BYP CYREG_PRT5_BYP
#define Relay_Port2__CTL CYREG_PRT5_CTL
#define Relay_Port2__DM0 CYREG_PRT5_DM0
#define Relay_Port2__DM1 CYREG_PRT5_DM1
#define Relay_Port2__DM2 CYREG_PRT5_DM2
#define Relay_Port2__DR CYREG_PRT5_DR
#define Relay_Port2__INP_DIS CYREG_PRT5_INP_DIS
#define Relay_Port2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Relay_Port2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Relay_Port2__LCD_EN CYREG_PRT5_LCD_EN
#define Relay_Port2__MASK 0x01u
#define Relay_Port2__PORT 5u
#define Relay_Port2__PRT CYREG_PRT5_PRT
#define Relay_Port2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Relay_Port2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Relay_Port2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Relay_Port2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Relay_Port2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Relay_Port2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Relay_Port2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Relay_Port2__PS CYREG_PRT5_PS
#define Relay_Port2__SHIFT 0u
#define Relay_Port2__SLW CYREG_PRT5_SLW

/* Rx_UART_Linux */
#define Rx_UART_Linux__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Rx_UART_Linux__0__MASK 0x02u
#define Rx_UART_Linux__0__PC CYREG_PRT3_PC1
#define Rx_UART_Linux__0__PORT 3u
#define Rx_UART_Linux__0__SHIFT 1u
#define Rx_UART_Linux__AG CYREG_PRT3_AG
#define Rx_UART_Linux__AMUX CYREG_PRT3_AMUX
#define Rx_UART_Linux__BIE CYREG_PRT3_BIE
#define Rx_UART_Linux__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_UART_Linux__BYP CYREG_PRT3_BYP
#define Rx_UART_Linux__CTL CYREG_PRT3_CTL
#define Rx_UART_Linux__DM0 CYREG_PRT3_DM0
#define Rx_UART_Linux__DM1 CYREG_PRT3_DM1
#define Rx_UART_Linux__DM2 CYREG_PRT3_DM2
#define Rx_UART_Linux__DR CYREG_PRT3_DR
#define Rx_UART_Linux__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_UART_Linux__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx_UART_Linux__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_UART_Linux__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_UART_Linux__MASK 0x02u
#define Rx_UART_Linux__PORT 3u
#define Rx_UART_Linux__PRT CYREG_PRT3_PRT
#define Rx_UART_Linux__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_UART_Linux__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_UART_Linux__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_UART_Linux__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_UART_Linux__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_UART_Linux__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_UART_Linux__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_UART_Linux__PS CYREG_PRT3_PS
#define Rx_UART_Linux__SHIFT 1u
#define Rx_UART_Linux__SLW CYREG_PRT3_SLW

/* Tx_UART_Linux */
#define Tx_UART_Linux__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Tx_UART_Linux__0__MASK 0x01u
#define Tx_UART_Linux__0__PC CYREG_PRT3_PC0
#define Tx_UART_Linux__0__PORT 3u
#define Tx_UART_Linux__0__SHIFT 0u
#define Tx_UART_Linux__AG CYREG_PRT3_AG
#define Tx_UART_Linux__AMUX CYREG_PRT3_AMUX
#define Tx_UART_Linux__BIE CYREG_PRT3_BIE
#define Tx_UART_Linux__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_UART_Linux__BYP CYREG_PRT3_BYP
#define Tx_UART_Linux__CTL CYREG_PRT3_CTL
#define Tx_UART_Linux__DM0 CYREG_PRT3_DM0
#define Tx_UART_Linux__DM1 CYREG_PRT3_DM1
#define Tx_UART_Linux__DM2 CYREG_PRT3_DM2
#define Tx_UART_Linux__DR CYREG_PRT3_DR
#define Tx_UART_Linux__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_UART_Linux__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx_UART_Linux__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_UART_Linux__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_UART_Linux__MASK 0x01u
#define Tx_UART_Linux__PORT 3u
#define Tx_UART_Linux__PRT CYREG_PRT3_PRT
#define Tx_UART_Linux__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_UART_Linux__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_UART_Linux__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_UART_Linux__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_UART_Linux__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_UART_Linux__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_UART_Linux__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_UART_Linux__PS CYREG_PRT3_PS
#define Tx_UART_Linux__SHIFT 0u
#define Tx_UART_Linux__SLW CYREG_PRT3_SLW

/* Rx_UART_Debaug */
#define Rx_UART_Debaug__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Rx_UART_Debaug__0__MASK 0x01u
#define Rx_UART_Debaug__0__PC CYREG_PRT12_PC0
#define Rx_UART_Debaug__0__PORT 12u
#define Rx_UART_Debaug__0__SHIFT 0u
#define Rx_UART_Debaug__AG CYREG_PRT12_AG
#define Rx_UART_Debaug__BIE CYREG_PRT12_BIE
#define Rx_UART_Debaug__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_UART_Debaug__BYP CYREG_PRT12_BYP
#define Rx_UART_Debaug__DM0 CYREG_PRT12_DM0
#define Rx_UART_Debaug__DM1 CYREG_PRT12_DM1
#define Rx_UART_Debaug__DM2 CYREG_PRT12_DM2
#define Rx_UART_Debaug__DR CYREG_PRT12_DR
#define Rx_UART_Debaug__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_UART_Debaug__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_UART_Debaug__MASK 0x01u
#define Rx_UART_Debaug__PORT 12u
#define Rx_UART_Debaug__PRT CYREG_PRT12_PRT
#define Rx_UART_Debaug__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_UART_Debaug__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_UART_Debaug__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_UART_Debaug__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_UART_Debaug__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_UART_Debaug__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_UART_Debaug__PS CYREG_PRT12_PS
#define Rx_UART_Debaug__SHIFT 0u
#define Rx_UART_Debaug__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_UART_Debaug__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_UART_Debaug__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_UART_Debaug__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_UART_Debaug__SLW CYREG_PRT12_SLW

/* Tx_UART_Debaug */
#define Tx_UART_Debaug__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Tx_UART_Debaug__0__MASK 0x02u
#define Tx_UART_Debaug__0__PC CYREG_PRT12_PC1
#define Tx_UART_Debaug__0__PORT 12u
#define Tx_UART_Debaug__0__SHIFT 1u
#define Tx_UART_Debaug__AG CYREG_PRT12_AG
#define Tx_UART_Debaug__BIE CYREG_PRT12_BIE
#define Tx_UART_Debaug__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_UART_Debaug__BYP CYREG_PRT12_BYP
#define Tx_UART_Debaug__DM0 CYREG_PRT12_DM0
#define Tx_UART_Debaug__DM1 CYREG_PRT12_DM1
#define Tx_UART_Debaug__DM2 CYREG_PRT12_DM2
#define Tx_UART_Debaug__DR CYREG_PRT12_DR
#define Tx_UART_Debaug__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_UART_Debaug__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_UART_Debaug__MASK 0x02u
#define Tx_UART_Debaug__PORT 12u
#define Tx_UART_Debaug__PRT CYREG_PRT12_PRT
#define Tx_UART_Debaug__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_UART_Debaug__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_UART_Debaug__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_UART_Debaug__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_UART_Debaug__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_UART_Debaug__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_UART_Debaug__PS CYREG_PRT12_PS
#define Tx_UART_Debaug__SHIFT 1u
#define Tx_UART_Debaug__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_UART_Debaug__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_UART_Debaug__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_UART_Debaug__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_UART_Debaug__SLW CYREG_PRT12_SLW

/* intr_UART_Linux_Rx */
#define intr_UART_Linux_Rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define intr_UART_Linux_Rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define intr_UART_Linux_Rx__INTC_MASK 0x10u
#define intr_UART_Linux_Rx__INTC_NUMBER 4u
#define intr_UART_Linux_Rx__INTC_PRIOR_NUM 7u
#define intr_UART_Linux_Rx__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define intr_UART_Linux_Rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define intr_UART_Linux_Rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "Start_CY8C5868_AccessV2.0_OldBrd"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 1
#define CYDEV_HEAP_SIZE 0x400
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x200
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
