{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@210:235@HdlStmProcess", "    .din (dac_waddr_m2),\n    .dout (dac_waddr_g2b_s));\n\n  // sync lastaddr to dac clock domain\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n      dac_lastaddr_m1 <= 1'b0;\n      dac_lastaddr_m2 <= 1'b0;\n      dac_xfer_out_fifo_m1 <= 1'b0;\n      dac_xfer_out_fifo <= 1'b0;\n      dac_xfer_out_fifo_d <= 1'b0;\n    end else begin\n      dac_lastaddr_m1 <= dma_lastaddr_g;\n      dac_lastaddr_m2 <= dac_lastaddr_m1;\n      dac_lastaddr <= dac_lastaddr_g2b_s;\n      dac_xfer_out_fifo_m1 <= dma_xfer_out_fifo;\n      dac_xfer_out_fifo <= dac_xfer_out_fifo_m1;\n      dac_xfer_out_fifo_d <= dac_xfer_out_fifo;    // read consume at least one clock cycle\n    end\n  end\n\n  ad_g2b #(\n    .DATA_WIDTH (ADDRESS_WIDTH))\n  i_dac_lastaddr_g2b (\n    .din (dac_lastaddr_m2),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[216, "    if (dac_rst == 1'b1) begin\n"]], "Add": [[216, "    if (dac_rst_int_s == 1'b1) begin\n"]]}}