Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a0cc8489957e4fac8d130c3d5416bd2c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port opCode on this module [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port ReadData1 [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:40]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 11 for port immediate [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:44]
ERROR: [VRFC 10-426] cannot find port opCode on this module [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v:39]
WARNING: [VRFC 10-1783] select index 31 into A is out of bounds [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
