{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 17, "design__inferred_latch__count": 0, "design__instance__count": 9743, "design__instance__area": 18027.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 6, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3, "power__internal__total": 0.00024676238535903394, "power__switching__total": 7.437067688442767e-05, "power__leakage__total": 5.2985335230459896e-08, "power__total": 0.0003211860603187233, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2563482554343476, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2563482554343476, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8188107090783716, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.070690122423187, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.818811, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 21.123594, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 6, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2594920740620919, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2601654243455707, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.8370570029595217, "timing__setup__ws__corner:nom_ss_100C_1v60": 12.839623061508911, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.837057, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 17.187412, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 6, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25580074893426913, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25580074893426913, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.4394555954631401, "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.32069470209329, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.439456, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.359507, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 48, "design__max_fanout_violation__count": 6, "design__max_cap_violation__count": 3, "clock__skew__worst_hold": -0.25451338978965604, "clock__skew__worst_setup": 0.25451338978965604, "timing__hold__ws": 0.4328773573227371, "timing__setup__ws": 12.591219090418676, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.432877, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 17.14669, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 200.0 3500.0", "design__core__bbox": "5.52 10.88 194.12 3487.04", "design__io": 37, "design__die__area": 700000, "design__core__area": 655604, "design__instance__count__stdcell": 9743, "design__instance__area__stdcell": 18027.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.0274972, "design__instance__utilization__stdcell": 0.0274972, "design__instance__count__class:inverter": 97, "design__instance__count__class:sequential_cell": 84, "design__instance__count__class:multi_input_combinational_cell": 257, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 57788, "design__instance__count__class:tap_cell": 8960, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 20432, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 188, "design__instance__count__class:clock_buffer": 12, "design__instance__count__class:clock_inverter": 4, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 169, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 141, "antenna_diodes_count": 71, "route__net": 648, "route__net__special": 2, "route__drc_errors__iter:1": 196, "route__wirelength__iter:1": 21144, "route__drc_errors__iter:2": 12, "route__wirelength__iter:2": 21055, "route__drc_errors__iter:3": 15, "route__wirelength__iter:3": 20987, "route__drc_errors__iter:4": 7, "route__wirelength__iter:4": 20989, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 20994, "route__drc_errors": 0, "route__wirelength": 20994, "route__vias": 3848, "route__vias__singlecut": 3848, "route__vias__multicut": 0, "design__disconnected_pin__count": 11, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1772.78, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 6, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25501498856636784, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.255066613938473, "timing__hold__ws__corner:min_tt_025C_1v80": 0.813980794695443, "timing__setup__ws__corner:min_tt_025C_1v80": 16.18182966758034, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.813981, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 21.141417, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 6, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2584229292591404, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2590185639286975, "timing__hold__ws__corner:min_ss_100C_1v60": 1.8331274794750287, "timing__setup__ws__corner:min_ss_100C_1v60": 13.03264377749398, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.833127, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 17.221382, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 6, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25451338978965604, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25451338978965604, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.4328773573227371, "timing__setup__ws__corner:min_ff_n40C_1v95": 17.416420798519052, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.432877, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 22.371887, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 6, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2594589894150224, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2594589894150224, "timing__hold__ws__corner:max_tt_025C_1v80": 0.8234574366570562, "timing__setup__ws__corner:max_tt_025C_1v80": 15.91722354529971, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.823457, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 21.10334, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 48, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 6, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2617441615312374, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.26207811662648955, "timing__hold__ws__corner:max_ss_100C_1v60": 1.8451631855807782, "timing__setup__ws__corner:max_ss_100C_1v60": 12.591219090418676, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.845163, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 17.14669, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 6, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25882621778424125, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25882621778424125, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.4464884144338323, "timing__setup__ws__corner:max_ff_n40C_1v95": 17.19703361722107, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.446488, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 22.344904, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 29, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79988, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000117755, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000103709, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 6.0193e-07, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000103709, "design_powergrid__voltage__worst": 0.000103709, "design_powergrid__voltage__worst__net:vccd1": 1.79988, "design_powergrid__drop__worst": 0.000117755, "design_powergrid__drop__worst__net:vccd1": 0.000117755, "design_powergrid__voltage__worst__net:vssd1": 0.000103709, "design_powergrid__drop__worst__net:vssd1": 0.000103709, "ir__voltage__worst": 1.8, "ir__drop__avg": 6.9e-07, "ir__drop__worst": 0.000118, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}