#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 14 19:25:41 2021
# Process ID: 12160
# Current directory: E:/FPGA/CODE/1_AND_GATE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5296 E:\FPGA\CODE\1_AND_GATE\1_AND_GATE.xpr
# Log file: E:/FPGA/CODE/1_AND_GATE/vivado.log
# Journal file: E:/FPGA/CODE/1_AND_GATE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 715.992 ; gain = 135.746
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AND_GATE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AND_GATE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.srcs/sources_1/new/AND_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_GATE'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb97dd216fa34cd8bdc782c754f86db3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_GATE_tb_behav xil_defaultlib.AND_GATE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.AND_GATE [and_gate_default]
Compiling architecture bench of entity xil_defaultlib.and_gate_tb
Built simulation snapshot AND_GATE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AND_GATE_tb_behav -key {Behavioral:sim_1:Functional:AND_GATE_tb} -tclbatch {AND_GATE_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source AND_GATE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AND_GATE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 763.742 ; gain = 17.934
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AND_GATE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AND_GATE_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb97dd216fa34cd8bdc782c754f86db3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_GATE_tb_behav xil_defaultlib.AND_GATE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 764.344 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AND_GATE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AND_GATE_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb97dd216fa34cd8bdc782c754f86db3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_GATE_tb_behav xil_defaultlib.AND_GATE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 775.023 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AND_GATE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AND_GATE_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb97dd216fa34cd8bdc782c754f86db3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_GATE_tb_behav xil_defaultlib.AND_GATE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 775.023 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10us} -objects [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AND_GATE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AND_GATE_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb97dd216fa34cd8bdc782c754f86db3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_GATE_tb_behav xil_defaultlib.AND_GATE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 815.531 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AND_GATE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AND_GATE_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb97dd216fa34cd8bdc782c754f86db3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_GATE_tb_behav xil_defaultlib.AND_GATE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 816.707 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AND_GATE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AND_GATE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.srcs/sources_1/new/AND_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_GATE'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.srcs/sim_1/new/AND_GATE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_GATE_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb97dd216fa34cd8bdc782c754f86db3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_GATE_tb_behav xil_defaultlib.AND_GATE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.AND_GATE [and_gate_default]
Compiling architecture bench of entity xil_defaultlib.and_gate_tb
Built simulation snapshot AND_GATE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 817.539 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AND_GATE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AND_GATE_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb97dd216fa34cd8bdc782c754f86db3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_GATE_tb_behav xil_defaultlib.AND_GATE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 817.539 ; gain = 0.000
run 100 us
run 100 ms
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 817.539 ; gain = 0.000
launch_runs synth_1 -jobs 3
[Thu Jan 14 20:00:11 2021] Launched synth_1...
Run output will be captured here: E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1128.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1271.137 ; gain = 442.563
place_ports a F22
place_ports b G22
place_ports c T22
place_ports clk Y9
place_ports q U14
place_ports rst N15
set_property PULLTYPE PULLUP [get_ports [list a]]
set_property PULLTYPE PULLUP [get_ports [list b]]
set_property PULLTYPE PULLUP [get_ports [list c]]
set_property SLEW SLOW [get_ports [list c]]
set_property PULLTYPE NONE [get_ports [list clk]]
set_property PULLTYPE PULLUP [get_ports [list q]]
set_property PULLTYPE PULLUP [get_ports [list rst]]
file mkdir E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.srcs/constrs_1/new
close [ open E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc w ]
add_files -fileset constrs_1 E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc
set_property target_constrs_file E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.srcs/constrs_1/new/and_gate.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.930 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jan 14 20:05:14 2021] Launched synth_1...
Run output will be captured here: E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.runs/synth_1/runme.log
[Thu Jan 14 20:05:14 2021] Launched impl_1...
Run output will be captured here: E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Jan 14 20:07:42 2021] Launched impl_1...
Run output will be captured here: E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Jan 14 20:09:25 2021] Launched impl_1...
Run output will be captured here: E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Jan 14 20:10:18 2021] Launched synth_1...
Run output will be captured here: E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jan 14 20:11:14 2021] Launched impl_1...
Run output will be captured here: E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Jan 14 20:13:29 2021] Launched impl_1...
Run output will be captured here: E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Jan 14 20:14:40 2021] Launched impl_1...
Run output will be captured here: E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Jan 14 20:16:39 2021] Launched impl_1...
Run output will be captured here: E:/FPGA/CODE/1_AND_GATE/1_AND_GATE.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 20:17:37 2021...
