{
  "name": "core_arch::x86::avx512fp16::_mm512_zextph256_ph512",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::_mm256_setzero_ph": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Return vector of type __m256h with all elements set to zero.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setzero_ph)\n",
      "adt": {
        "core_arch::x86::__m256h": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256h": [
      "Plain"
    ],
    "core_arch::x86::__m512h": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512fp16::_mm512_zextph256_ph512"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:621:1: 632:2",
  "src": "pub fn _mm512_zextph256_ph512(a: __m256h) -> __m512h {\n    unsafe {\n        simd_shuffle!(\n            a,\n            _mm256_setzero_ph(),\n            [\n                0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16, 16, 16, 16, 16, 16,\n                16, 16, 16, 16, 16, 16, 16, 16, 16\n            ]\n        )\n    }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm512_zextph256_ph512(_1: core_arch::x86::__m256h) -> core_arch::x86::__m512h {\n    let mut _0: core_arch::x86::__m512h;\n    let mut _2: core_arch::x86::__m256h;\n    debug a => _1;\n    bb0: {\n        StorageLive(_2);\n        _2 = core_arch::x86::avx512fp16::_mm256_setzero_ph() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m256h, core_arch::macros::SimdShuffleIdx<32>, core_arch::x86::__m512h>(_1, move _2, core_arch::x86::avx512fp16::_mm512_zextph256_ph512::{constant#0}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Cast vector of type `__m256h` to type `__m512h`. The upper 16 elements of the result are zeroed.\n This intrinsic can generate the `vzeroupper` instruction, but most of the time it does not generate\n any instructions.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextph256_ph512)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}