Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 17:11:24 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : paj_boundtop_hierarchy_no_mem
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.378ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.208ns (15.160%)  route 1.164ns (84.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, estimated)      1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.165     4.236    offsettable/FSM_sequential_state_reg[2]/Q
    SLICE_X59Y353        net (fo=32, estimated)       0.528     4.764    offsettable/state[2]
    SLICE_X59Y353        LUT4 (Prop_lut4_I0_O)        0.043     4.807    offsettable/ramblock_i_6/O
    RAMB36_X4Y71         net (fo=1, estimated)        0.636     5.443    offsettable/ramblock/single_port_ram/address_a[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, estimated)      1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.375     5.516    
                         clock uncertainty           -0.035     5.481    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     5.065    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 -0.378    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.208ns (15.698%)  route 1.117ns (84.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, estimated)      1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.165     4.236    offsettable/FSM_sequential_state_reg[2]/Q
    SLICE_X60Y354        net (fo=32, estimated)       0.569     4.805    offsettable/state[2]
    SLICE_X60Y354        LUT4 (Prop_lut4_I0_O)        0.043     4.848    offsettable/ramblock_i_1/O
    RAMB36_X4Y71         net (fo=1, estimated)        0.548     5.396    offsettable/ramblock/single_port_ram/address_a[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, estimated)      1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.375     5.516    
                         clock uncertainty           -0.035     5.481    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416     5.065    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.208ns (16.012%)  route 1.091ns (83.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, estimated)      1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.165     4.236    offsettable/FSM_sequential_state_reg[2]/Q
    SLICE_X60Y354        net (fo=32, estimated)       0.578     4.814    offsettable/state[2]
    SLICE_X60Y354        LUT4 (Prop_lut4_I0_O)        0.043     4.857    offsettable/ramblock_i_8/O
    RAMB36_X4Y71         net (fo=1, estimated)        0.513     5.370    offsettable/ramblock/single_port_ram/address_a[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, estimated)      1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.375     5.516    
                         clock uncertainty           -0.035     5.481    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     5.065    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.208ns (16.025%)  route 1.090ns (83.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, estimated)      1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.165     4.236    offsettable/FSM_sequential_state_reg[2]/Q
    SLICE_X60Y354        net (fo=32, estimated)       0.570     4.806    offsettable/state[2]
    SLICE_X60Y354        LUT4 (Prop_lut4_I0_O)        0.043     4.849    offsettable/ramblock_i_3/O
    RAMB36_X4Y71         net (fo=1, estimated)        0.520     5.369    offsettable/ramblock/single_port_ram/address_a[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, estimated)      1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.375     5.516    
                         clock uncertainty           -0.035     5.481    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     5.065    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                 -0.304    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.208ns (16.788%)  route 1.031ns (83.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, estimated)      1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.165     4.236    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X58Y353        net (fo=19, estimated)       0.505     4.741    offsettable/state[0]
    SLICE_X58Y353        LUT4 (Prop_lut4_I1_O)        0.043     4.784    offsettable/ramblock_i_9/O
    RAMB36_X4Y71         net (fo=1, estimated)        0.526     5.310    offsettable/ramblock/single_port_ram/address_a[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, estimated)      1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.375     5.516    
                         clock uncertainty           -0.035     5.481    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     5.065    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.208ns (17.276%)  route 0.996ns (82.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, estimated)      1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.165     4.236    offsettable/FSM_sequential_state_reg[2]/Q
    SLICE_X60Y354        net (fo=32, estimated)       0.574     4.810    offsettable/state[2]
    SLICE_X60Y354        LUT4 (Prop_lut4_I0_O)        0.043     4.853    offsettable/ramblock_i_7/O
    RAMB36_X4Y71         net (fo=1, estimated)        0.422     5.275    offsettable/ramblock/single_port_ram/address_a[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, estimated)      1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.375     5.516    
                         clock uncertainty           -0.035     5.481    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     5.065    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.206ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.208ns (17.333%)  route 0.992ns (82.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, estimated)      1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.165     4.236    offsettable/FSM_sequential_state_reg[2]/Q
    SLICE_X59Y352        net (fo=32, estimated)       0.498     4.734    offsettable/state[2]
    SLICE_X59Y352        LUT4 (Prop_lut4_I0_O)        0.043     4.777    offsettable/ramblock_i_10/O
    RAMB36_X4Y71         net (fo=1, estimated)        0.494     5.271    offsettable/ramblock/single_port_ram/address_a[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, estimated)      1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.375     5.516    
                         clock uncertainty           -0.035     5.481    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416     5.065    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                 -0.206    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.208ns (17.406%)  route 0.987ns (82.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, estimated)      1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.165     4.236    offsettable/FSM_sequential_state_reg[2]/Q
    SLICE_X59Y353        net (fo=32, estimated)       0.529     4.765    offsettable/state[2]
    SLICE_X59Y353        LUT4 (Prop_lut4_I0_O)        0.043     4.808    offsettable/ramblock_i_4/O
    RAMB36_X4Y71         net (fo=1, estimated)        0.458     5.266    offsettable/ramblock/single_port_ram/address_a[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, estimated)      1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.375     5.516    
                         clock uncertainty           -0.035     5.481    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     5.065    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.185ns  (required time - arrival time)
  Source:                 boundcont10/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/rayaddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.304ns (18.673%)  route 1.324ns (81.327%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 5.067 - 1.500 ) 
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X168Y341       net (fo=695, estimated)      1.600     3.975    boundcont10/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y341       FDRE (Prop_fdre_C_Q)         0.175     4.150    boundcont10/FSM_onehot_state_reg[1]/Q
    SLICE_X166Y341       net (fo=13, estimated)       0.568     4.718    boundcont10/FSM_onehot_state_reg[1]_n_7
    SLICE_X166Y341       LUT5 (Prop_lut5_I0_O)        0.043     4.761    boundcont10/raygroupout[0]_INST_0/O
    SLICE_X166Y341       net (fo=1, estimated)        0.438     5.199    raygroupout10[0]
    SLICE_X166Y341       LUT2 (Prop_lut2_I0_O)        0.043     5.242    rayint_i_2/O
    SLICE_X167Y342       net (fo=1, estimated)        0.266     5.508    rayint/raygroup[0]
    SLICE_X167Y342       LUT3 (Prop_lut3_I0_O)        0.043     5.551    rayint/rayaddr[0]_i_1/O
    SLICE_X167Y342       net (fo=1, routed)           0.052     5.603    rayint/rayaddr[0]_i_1_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y342       net (fo=695, estimated)      1.389     5.067    rayint/clk
                         clock pessimism              0.346     5.413    
                         clock uncertainty           -0.035     5.377    
    SLICE_X167Y342       FDRE (Setup_fdre_C_D)        0.040     5.417    rayint/rayaddr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.417    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                 -0.185    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.208ns (17.808%)  route 0.960ns (82.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, estimated)      1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.165     4.236    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X58Y353        net (fo=19, estimated)       0.495     4.731    offsettable/state[0]
    SLICE_X58Y353        LUT4 (Prop_lut4_I1_O)        0.043     4.774    offsettable/ramblock_i_5/O
    RAMB36_X4Y71         net (fo=1, estimated)        0.465     5.239    offsettable/ramblock/single_port_ram/address_a[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, estimated)      1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.375     5.516    
                         clock uncertainty           -0.035     5.481    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     5.065    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.208ns (18.009%)  route 0.947ns (81.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, estimated)      1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.165     4.236    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X59Y353        net (fo=19, estimated)       0.486     4.722    offsettable/state[0]
    SLICE_X59Y353        LUT4 (Prop_lut4_I1_O)        0.043     4.765    offsettable/ramblock_i_2/O
    RAMB36_X4Y71         net (fo=1, estimated)        0.461     5.226    offsettable/ramblock/single_port_ram/address_a[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, estimated)      1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.375     5.516    
                         clock uncertainty           -0.035     5.481    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     5.065    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.251ns (20.591%)  route 0.968ns (79.409%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, estimated)      1.512     3.887    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.165     4.052    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, estimated)        0.302     4.354    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.397    rc_i_1/O
    SLICE_X156Y340       net (fo=1, estimated)        0.193     4.590    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.633    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, estimated)        0.473     5.106    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.319     5.346    
                         clock uncertainty           -0.035     5.310    
    SLICE_X156Y339       FDRE (Setup_fdre_C_R)       -0.295     5.015    rc/count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.015    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.251ns (20.591%)  route 0.968ns (79.409%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, estimated)      1.512     3.887    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.165     4.052    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, estimated)        0.302     4.354    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.397    rc_i_1/O
    SLICE_X156Y340       net (fo=1, estimated)        0.193     4.590    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.633    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, estimated)        0.473     5.106    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.319     5.346    
                         clock uncertainty           -0.035     5.310    
    SLICE_X156Y339       FDRE (Setup_fdre_C_R)       -0.295     5.015    rc/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.015    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.251ns (20.591%)  route 0.968ns (79.409%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, estimated)      1.512     3.887    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.165     4.052    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, estimated)        0.302     4.354    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.397    rc_i_1/O
    SLICE_X156Y340       net (fo=1, estimated)        0.193     4.590    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.633    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, estimated)        0.473     5.106    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.319     5.346    
                         clock uncertainty           -0.035     5.310    
    SLICE_X156Y339       FDRE (Setup_fdre_C_R)       -0.295     5.015    rc/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.015    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.251ns (20.591%)  route 0.968ns (79.409%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, estimated)      1.512     3.887    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.165     4.052    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, estimated)        0.302     4.354    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.397    rc_i_1/O
    SLICE_X156Y340       net (fo=1, estimated)        0.193     4.590    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.633    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, estimated)        0.473     5.106    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.319     5.346    
                         clock uncertainty           -0.035     5.310    
    SLICE_X156Y339       FDSE (Setup_fdse_C_S)       -0.295     5.015    rc/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.015    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/curr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.251ns (20.591%)  route 0.968ns (79.409%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, estimated)      1.512     3.887    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.165     4.052    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, estimated)        0.302     4.354    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.397    rc_i_1/O
    SLICE_X156Y340       net (fo=1, estimated)        0.193     4.590    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.633    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, estimated)        0.473     5.106    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.319     5.346    
                         clock uncertainty           -0.035     5.310    
    SLICE_X156Y339       FDRE (Setup_fdre_C_R)       -0.295     5.015    rc/curr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.015    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/curr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.251ns (20.591%)  route 0.968ns (79.409%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, estimated)      1.512     3.887    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.165     4.052    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, estimated)        0.302     4.354    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.397    rc_i_1/O
    SLICE_X156Y340       net (fo=1, estimated)        0.193     4.590    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.633    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, estimated)        0.473     5.106    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.319     5.346    
                         clock uncertainty           -0.035     5.310    
    SLICE_X156Y339       FDRE (Setup_fdre_C_R)       -0.295     5.015    rc/curr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.015    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 rc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.261ns (19.683%)  route 1.065ns (80.317%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.537     3.912    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.087    rc/count_reg[2]/Q
    SLICE_X155Y339       net (fo=5, estimated)        0.471     4.558    rc/count_reg__0[2]
    SLICE_X155Y339       LUT4 (Prop_lut4_I0_O)        0.043     4.601    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, estimated)        0.181     4.782    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.825    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, estimated)        0.413     5.238    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.343     5.370    
                         clock uncertainty           -0.035     5.334    
    SLICE_X156Y339       FDRE (Setup_fdre_C_CE)      -0.148     5.186    rc/count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.186    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 rc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.261ns (19.683%)  route 1.065ns (80.317%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.537     3.912    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.087    rc/count_reg[2]/Q
    SLICE_X155Y339       net (fo=5, estimated)        0.471     4.558    rc/count_reg__0[2]
    SLICE_X155Y339       LUT4 (Prop_lut4_I0_O)        0.043     4.601    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, estimated)        0.181     4.782    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.825    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, estimated)        0.413     5.238    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.343     5.370    
                         clock uncertainty           -0.035     5.334    
    SLICE_X156Y339       FDRE (Setup_fdre_C_CE)      -0.148     5.186    rc/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.186    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 rc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.261ns (19.683%)  route 1.065ns (80.317%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.537     3.912    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.087    rc/count_reg[2]/Q
    SLICE_X155Y339       net (fo=5, estimated)        0.471     4.558    rc/count_reg__0[2]
    SLICE_X155Y339       LUT4 (Prop_lut4_I0_O)        0.043     4.601    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, estimated)        0.181     4.782    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.825    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, estimated)        0.413     5.238    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.343     5.370    
                         clock uncertainty           -0.035     5.334    
    SLICE_X156Y339       FDRE (Setup_fdre_C_CE)      -0.148     5.186    rc/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.186    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 rc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.261ns (19.683%)  route 1.065ns (80.317%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.537     3.912    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.087    rc/count_reg[2]/Q
    SLICE_X155Y339       net (fo=5, estimated)        0.471     4.558    rc/count_reg__0[2]
    SLICE_X155Y339       LUT4 (Prop_lut4_I0_O)        0.043     4.601    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, estimated)        0.181     4.782    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.825    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, estimated)        0.413     5.238    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.343     5.370    
                         clock uncertainty           -0.035     5.334    
    SLICE_X156Y339       FDSE (Setup_fdse_C_CE)      -0.148     5.186    rc/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.186    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 rc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/curr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.261ns (19.683%)  route 1.065ns (80.317%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.537     3.912    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.087    rc/count_reg[2]/Q
    SLICE_X155Y339       net (fo=5, estimated)        0.471     4.558    rc/count_reg__0[2]
    SLICE_X155Y339       LUT4 (Prop_lut4_I0_O)        0.043     4.601    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, estimated)        0.181     4.782    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.825    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, estimated)        0.413     5.238    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.343     5.370    
                         clock uncertainty           -0.035     5.334    
    SLICE_X156Y339       FDRE (Setup_fdre_C_CE)      -0.148     5.186    rc/curr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.186    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 rc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/curr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.261ns (19.683%)  route 1.065ns (80.317%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 5.027 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.537     3.912    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.087    rc/count_reg[2]/Q
    SLICE_X155Y339       net (fo=5, estimated)        0.471     4.558    rc/count_reg__0[2]
    SLICE_X155Y339       LUT4 (Prop_lut4_I0_O)        0.043     4.601    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, estimated)        0.181     4.782    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.825    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, estimated)        0.413     5.238    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, estimated)      1.349     5.027    rc/clk
                         clock pessimism              0.343     5.370    
                         clock uncertainty           -0.035     5.334    
    SLICE_X156Y339       FDRE (Setup_fdre_C_CE)      -0.148     5.186    rc/curr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.186    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/raydata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.208ns (16.561%)  route 1.048ns (83.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 5.068 - 1.500 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, estimated)      1.576     3.951    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.165     4.116    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, estimated)        0.449     4.565    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.608    rayint/raydata[31]_i_2/O
    SLICE_X167Y346       net (fo=36, estimated)       0.599     5.207    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y346       net (fo=695, estimated)      1.390     5.068    rayint/clk
                         clock pessimism              0.346     5.414    
                         clock uncertainty           -0.035     5.378    
    SLICE_X167Y346       FDRE (Setup_fdre_C_CE)      -0.148     5.230    rayint/raydata_reg[3]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/rayaddr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.208ns (16.587%)  route 1.046ns (83.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 5.067 - 1.500 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, estimated)      1.576     3.951    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.165     4.116    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, estimated)        0.449     4.565    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.608    rayint/raydata[31]_i_2/O
    SLICE_X167Y343       net (fo=36, estimated)       0.597     5.205    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y343       net (fo=695, estimated)      1.389     5.067    rayint/clk
                         clock pessimism              0.346     5.413    
                         clock uncertainty           -0.035     5.377    
    SLICE_X167Y343       FDRE (Setup_fdre_C_CE)      -0.148     5.229    rayint/rayaddr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/rayaddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.208ns (16.761%)  route 1.033ns (83.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 5.067 - 1.500 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, estimated)      1.576     3.951    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.165     4.116    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, estimated)        0.449     4.565    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.608    rayint/raydata[31]_i_2/O
    SLICE_X167Y342       net (fo=36, estimated)       0.584     5.192    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y342       net (fo=695, estimated)      1.389     5.067    rayint/clk
                         clock pessimism              0.346     5.413    
                         clock uncertainty           -0.035     5.377    
    SLICE_X167Y342       FDRE (Setup_fdre_C_CE)      -0.148     5.229    rayint/rayaddr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/raydata_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.208ns (17.508%)  route 0.980ns (82.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 5.068 - 1.500 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, estimated)      1.576     3.951    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.165     4.116    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, estimated)        0.449     4.565    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.608    rayint/raydata[31]_i_2/O
    SLICE_X169Y345       net (fo=36, estimated)       0.531     5.139    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X169Y345       net (fo=695, estimated)      1.390     5.068    rayint/clk
                         clock pessimism              0.346     5.414    
                         clock uncertainty           -0.035     5.378    
    SLICE_X169Y345       FDRE (Setup_fdre_C_CE)      -0.148     5.230    rayint/raydata_reg[18]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/raydata_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.208ns (17.508%)  route 0.980ns (82.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 5.068 - 1.500 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, estimated)      1.576     3.951    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.165     4.116    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, estimated)        0.449     4.565    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.608    rayint/raydata[31]_i_2/O
    SLICE_X169Y345       net (fo=36, estimated)       0.531     5.139    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X169Y345       net (fo=695, estimated)      1.390     5.068    rayint/clk
                         clock pessimism              0.346     5.414    
                         clock uncertainty           -0.035     5.378    
    SLICE_X169Y345       FDRE (Setup_fdre_C_CE)      -0.148     5.230    rayint/raydata_reg[22]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/raydata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.208ns (17.508%)  route 0.980ns (82.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 5.068 - 1.500 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, estimated)      1.576     3.951    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.165     4.116    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, estimated)        0.449     4.565    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.608    rayint/raydata[31]_i_2/O
    SLICE_X169Y345       net (fo=36, estimated)       0.531     5.139    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X169Y345       net (fo=695, estimated)      1.390     5.068    rayint/clk
                         clock pessimism              0.346     5.414    
                         clock uncertainty           -0.035     5.378    
    SLICE_X169Y345       FDRE (Setup_fdre_C_CE)      -0.148     5.230    rayint/raydata_reg[7]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/raydata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.208ns (17.362%)  route 0.990ns (82.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 5.089 - 1.500 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, estimated)      1.576     3.951    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.165     4.116    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, estimated)        0.449     4.565    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.608    rayint/raydata[31]_i_2/O
    SLICE_X168Y344       net (fo=36, estimated)       0.541     5.149    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, estimated)        1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X168Y344       net (fo=695, estimated)      1.411     5.089    rayint/clk
                         clock pessimism              0.346     5.435    
                         clock uncertainty           -0.035     5.399    
    SLICE_X168Y344       FDRE (Setup_fdre_C_CE)      -0.148     5.251    rayint/raydata_reg[14]
  -------------------------------------------------------------------
                         required time                          5.251    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  0.103    




