// Generated by CIRCT firtool-1.128.0
module Decode(
  input         clock,
                reset,
  output        io_in_ready,
  input         io_in_valid,
  input  [31:0] io_in_bits_pc,
                io_in_bits_inst,
  input         io_out_ready,
  output        io_out_valid,
  output [31:0] io_out_bits_pc,
                io_out_bits_rs1Data,
                io_out_bits_rs2Data,
                io_out_bits_imm,
  output [4:0]  io_out_bits_rdAddr,
                io_out_bits_rs1Addr,
  output [3:0]  io_out_bits_ctrl_aluOp,
  output [1:0]  io_out_bits_ctrl_csrOp,
  output        io_out_bits_ctrl_regWen,
                io_out_bits_ctrl_memEn,
                io_out_bits_ctrl_memWen,
  output [2:0]  io_out_bits_ctrl_memFunct3,
  output        io_out_bits_ctrl_op1Sel,
                io_out_bits_ctrl_op2Sel,
                io_out_bits_ctrl_isJump,
                io_out_bits_ctrl_isBranch,
                io_out_bits_ctrl_isEcall,
                io_out_bits_ctrl_isMret,
                io_out_bits_ctrl_isEbreak,
  output [11:0] io_out_bits_csrAddr,
  input         io_regWrite_wen,
  input  [4:0]  io_regWrite_addr,
  input  [31:0] io_regWrite_data,
  output [31:0] io_debug_regs_0,
                io_debug_regs_1,
                io_debug_regs_2,
                io_debug_regs_3,
                io_debug_regs_4,
                io_debug_regs_5,
                io_debug_regs_6,
                io_debug_regs_7,
                io_debug_regs_8,
                io_debug_regs_9,
                io_debug_regs_10,
                io_debug_regs_11,
                io_debug_regs_12,
                io_debug_regs_13,
                io_debug_regs_14,
                io_debug_regs_15,
                io_debug_regs_16,
                io_debug_regs_17,
                io_debug_regs_18,
                io_debug_regs_19,
                io_debug_regs_20,
                io_debug_regs_21,
                io_debug_regs_22,
                io_debug_regs_23,
                io_debug_regs_24,
                io_debug_regs_25,
                io_debug_regs_26,
                io_debug_regs_27,
                io_debug_regs_28,
                io_debug_regs_29,
                io_debug_regs_30,
                io_debug_regs_31
);

  wire        _ctrlSignals_T_1 = io_in_bits_inst[6:0] == 7'h37;
  wire        _ctrlSignals_T_3 = io_in_bits_inst[6:0] == 7'h17;
  wire        _ctrlSignals_T_155 = io_in_bits_inst[6:0] == 7'h6F;
  wire        _ctrlSignals_T_371 = io_in_bits_inst[9:0] == 10'h67;
  wire        _ctrlSignals_T_9 = io_in_bits_inst[9:0] == 10'h63;
  wire        _ctrlSignals_T_11 = io_in_bits_inst[9:0] == 10'hE3;
  wire        _ctrlSignals_T_13 = io_in_bits_inst[9:0] == 10'h263;
  wire        _ctrlSignals_T_15 = io_in_bits_inst[9:0] == 10'h2E3;
  wire        _ctrlSignals_T_17 = io_in_bits_inst[9:0] == 10'h363;
  wire        _ctrlSignals_T_334 = io_in_bits_inst[9:0] == 10'h3E3;
  wire        _ctrlSignals_T_21 = io_in_bits_inst[9:0] == 10'h103;
  wire        _ctrlSignals_T_270 = io_in_bits_inst[9:0] == 10'h123;
  wire        _ctrlSignals_T_25 = io_in_bits_inst[9:0] == 10'h13;
  wire [16:0] _GEN = {io_in_bits_inst[26:20], io_in_bits_inst[9:0]};
  wire        _ctrlSignals_T_27 = _GEN == 17'h33;
  wire        _ctrlSignals_T_29 = _GEN == 17'h8033;
  wire        _ctrlSignals_T_31 = _GEN == 17'h3B3;
  wire        _ctrlSignals_T_33 = _GEN == 17'h333;
  wire        _ctrlSignals_T_35 = _GEN == 17'h233;
  wire        _ctrlSignals_T_37 = io_in_bits_inst[9:0] == 10'h393;
  wire        _ctrlSignals_T_39 = io_in_bits_inst[9:0] == 10'h313;
  wire        _ctrlSignals_T_41 = io_in_bits_inst[9:0] == 10'h213;
  wire        _ctrlSignals_T_43 = io_in_bits_inst[9:0] == 10'h113;
  wire        _ctrlSignals_T_45 = io_in_bits_inst[9:0] == 10'h193;
  wire        _ctrlSignals_T_47 = _GEN == 17'h93;
  wire        _ctrlSignals_T_49 = _GEN == 17'h293;
  wire        _ctrlSignals_T_51 = _GEN == 17'h8293;
  wire        _ctrlSignals_T_53 = io_in_bits_inst[9:0] == 10'hF3;
  wire        _ctrlSignals_T_55 = io_in_bits_inst[9:0] == 10'h173;
  wire        _ctrlSignals_T_57 = io_in_bits_inst[9:0] == 10'h1F3;
  wire        _ctrlSignals_T_59 = io_in_bits_inst[9:0] == 10'h2F3;
  wire        _ctrlSignals_T_61 = io_in_bits_inst[9:0] == 10'h373;
  wire        _ctrlSignals_T_188 = io_in_bits_inst[9:0] == 10'h3F3;
  wire        _GEN_0 =
    _ctrlSignals_T_53 | _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59
    | _ctrlSignals_T_61 | _ctrlSignals_T_188;
  wire        _GEN_1 =
    _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31 | _ctrlSignals_T_33
    | _ctrlSignals_T_35;
  wire        _GEN_2 =
    _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_334;
  wire        _GEN_3 = _ctrlSignals_T_1 | _ctrlSignals_T_3;
  wire        _GEN_4 = _ctrlSignals_T_3 | _ctrlSignals_T_155 | _ctrlSignals_T_371;
  wire        _GEN_5 = _ctrlSignals_T_59 | _ctrlSignals_T_61;
  wire        _GEN_6 =
    _ctrlSignals_T_37 | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43
    | _ctrlSignals_T_45 | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51;
  wire        _GEN_7 = _ctrlSignals_T_1 | _GEN_4;
  ImmGen immGen (
    .io_inst (io_in_bits_inst),
    .io_sel
      (_GEN_3
         ? 3'h3
         : _ctrlSignals_T_155
             ? 3'h4
             : _ctrlSignals_T_371
                 ? 3'h0
                 : _GEN_2
                     ? 3'h2
                     : _ctrlSignals_T_21
                         ? 3'h0
                         : _ctrlSignals_T_270
                             ? 3'h1
                             : _ctrlSignals_T_25
                               | ~(_GEN_1
                                   | ~(_ctrlSignals_T_37 | _ctrlSignals_T_39
                                       | _ctrlSignals_T_41 | _ctrlSignals_T_43
                                       | _ctrlSignals_T_45 | _ctrlSignals_T_47
                                       | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _GEN_0))
                                 ? 3'h0
                                 : 3'h5),
    .io_out  (io_out_bits_imm)
  );
  RegFile regFile (
    .clock            (clock),
    .reset            (reset),
    .io_raddr1        (io_in_bits_inst[19:15]),
    .io_raddr2        (io_in_bits_inst[24:20]),
    .io_rdata1        (io_out_bits_rs1Data),
    .io_rdata2        (io_out_bits_rs2Data),
    .io_wen           (io_regWrite_wen),
    .io_waddr         (io_regWrite_addr),
    .io_wdata         (io_regWrite_data),
    .io_debug_regs_0  (io_debug_regs_0),
    .io_debug_regs_1  (io_debug_regs_1),
    .io_debug_regs_2  (io_debug_regs_2),
    .io_debug_regs_3  (io_debug_regs_3),
    .io_debug_regs_4  (io_debug_regs_4),
    .io_debug_regs_5  (io_debug_regs_5),
    .io_debug_regs_6  (io_debug_regs_6),
    .io_debug_regs_7  (io_debug_regs_7),
    .io_debug_regs_8  (io_debug_regs_8),
    .io_debug_regs_9  (io_debug_regs_9),
    .io_debug_regs_10 (io_debug_regs_10),
    .io_debug_regs_11 (io_debug_regs_11),
    .io_debug_regs_12 (io_debug_regs_12),
    .io_debug_regs_13 (io_debug_regs_13),
    .io_debug_regs_14 (io_debug_regs_14),
    .io_debug_regs_15 (io_debug_regs_15),
    .io_debug_regs_16 (io_debug_regs_16),
    .io_debug_regs_17 (io_debug_regs_17),
    .io_debug_regs_18 (io_debug_regs_18),
    .io_debug_regs_19 (io_debug_regs_19),
    .io_debug_regs_20 (io_debug_regs_20),
    .io_debug_regs_21 (io_debug_regs_21),
    .io_debug_regs_22 (io_debug_regs_22),
    .io_debug_regs_23 (io_debug_regs_23),
    .io_debug_regs_24 (io_debug_regs_24),
    .io_debug_regs_25 (io_debug_regs_25),
    .io_debug_regs_26 (io_debug_regs_26),
    .io_debug_regs_27 (io_debug_regs_27),
    .io_debug_regs_28 (io_debug_regs_28),
    .io_debug_regs_29 (io_debug_regs_29),
    .io_debug_regs_30 (io_debug_regs_30),
    .io_debug_regs_31 (io_debug_regs_31)
  );
  assign io_in_ready = io_out_ready;
  assign io_out_valid = io_in_valid;
  assign io_out_bits_pc = io_in_bits_pc;
  assign io_out_bits_rdAddr = io_in_bits_inst[11:7];
  assign io_out_bits_rs1Addr = io_in_bits_inst[19:15];
  assign io_out_bits_ctrl_aluOp =
    _ctrlSignals_T_1
      ? 4'hB
      : _GEN_4
          ? 4'h0
          : _GEN_2
              ? 4'hC
              : _ctrlSignals_T_21 | _ctrlSignals_T_270 | _ctrlSignals_T_25
                | _ctrlSignals_T_27
                  ? 4'h0
                  : _ctrlSignals_T_29
                      ? 4'h1
                      : _ctrlSignals_T_31
                          ? 4'h2
                          : _ctrlSignals_T_33
                              ? 4'h3
                              : _ctrlSignals_T_35
                                  ? 4'h4
                                  : _ctrlSignals_T_37
                                      ? 4'h2
                                      : _ctrlSignals_T_39
                                          ? 4'h3
                                          : _ctrlSignals_T_41
                                              ? 4'h4
                                              : _ctrlSignals_T_43
                                                  ? 4'h5
                                                  : _ctrlSignals_T_45
                                                      ? 4'h6
                                                      : _ctrlSignals_T_47
                                                          ? 4'h7
                                                          : _ctrlSignals_T_49
                                                              ? 4'h8
                                                              : _ctrlSignals_T_51
                                                                  ? 4'h9
                                                                  : _GEN_0 ? 4'hA : 4'hC;
  assign io_out_bits_ctrl_csrOp =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_155 | _ctrlSignals_T_371
    | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_334 | _ctrlSignals_T_21 | _ctrlSignals_T_270
    | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
    | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _GEN_6
      ? 2'h0
      : _ctrlSignals_T_53
          ? 2'h1
          : _ctrlSignals_T_55
              ? 2'h2
              : _ctrlSignals_T_57
                  ? 2'h3
                  : _ctrlSignals_T_59
                      ? 2'h1
                      : _ctrlSignals_T_61 ? 2'h2 : {2{_ctrlSignals_T_188}};
  assign io_out_bits_ctrl_regWen =
    _GEN_7 | ~_GEN_2
    & (_ctrlSignals_T_21 | ~_ctrlSignals_T_270
       & (_ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
          | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _ctrlSignals_T_37 | _ctrlSignals_T_39
          | _ctrlSignals_T_41 | _ctrlSignals_T_43 | _ctrlSignals_T_45 | _ctrlSignals_T_47
          | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _ctrlSignals_T_53 | _ctrlSignals_T_55
          | _ctrlSignals_T_57 | _GEN_5 | _ctrlSignals_T_188));
  assign io_out_bits_ctrl_memEn =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_155 | _ctrlSignals_T_371
      | _GEN_2) & (_ctrlSignals_T_21 | _ctrlSignals_T_270);
  assign io_out_bits_ctrl_memWen =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_155 | _ctrlSignals_T_371
      | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
      | _ctrlSignals_T_17 | _ctrlSignals_T_334 | _ctrlSignals_T_21) & _ctrlSignals_T_270;
  assign io_out_bits_ctrl_memFunct3 = io_in_bits_inst[14:12];
  assign io_out_bits_ctrl_op1Sel =
    ~_ctrlSignals_T_1 & (_ctrlSignals_T_3 | _ctrlSignals_T_155);
  assign io_out_bits_ctrl_op2Sel =
    _GEN_7 | ~_GEN_2
    & (_ctrlSignals_T_21 | _ctrlSignals_T_270 | _ctrlSignals_T_25 | ~_GEN_1
       & (_GEN_6 | ~(_ctrlSignals_T_53 | _ctrlSignals_T_55 | _ctrlSignals_T_57)
          & (_GEN_5 | _ctrlSignals_T_188)));
  assign io_out_bits_ctrl_isJump = ~_GEN_3 & (_ctrlSignals_T_155 | _ctrlSignals_T_371);
  assign io_out_bits_ctrl_isBranch =
    ~_GEN_7
    & (_ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
       | _ctrlSignals_T_17 | _ctrlSignals_T_334);
  assign io_out_bits_ctrl_isEcall = io_in_bits_inst == 32'h73;
  assign io_out_bits_ctrl_isMret = io_in_bits_inst == 32'h1810073;
  assign io_out_bits_ctrl_isEbreak = io_in_bits_inst == 32'h8073;
  assign io_out_bits_csrAddr = io_in_bits_inst[31:20];
endmodule

