<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_memmap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_83a76da9f78e458940b108ab8cba320f.html">f2837xd</a></li><li class="navelem"><a class="el" href="dir_a7404d6ac8b27958a1569093c8a80bff.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_memmap.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__memmap_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_memmap.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Macros defining the memory map of the C28x.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_MEMMAP_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_MEMMAP_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the base address of the memories and</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// peripherals.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#aaa37d33f8fd87bffff8de399da8644d1">   22</a></span>&#160;<span class="preprocessor">#define ADCARESULT_BASE             0x00000B00U // ADCA Result Registers</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a7c7624a18c297651ef8ec48e10036653">   23</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADCBRESULT_BASE             0x00000B20U // ADCB Result Registers</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ac1cbf78f6feaf3292fca1034ff15e991">   24</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADCCRESULT_BASE             0x00000B40U // ADCC Result Registers</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a443a3ab8e4f68a6372f303bc87d16388">   25</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADCDRESULT_BASE             0x00000B60U // ADCD Result Registers</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ac8eefe1f3faa0e9befa1e5a5e2c06845">   26</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER0_BASE              0x00000C00U // CPU Timer 0 Registers</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#aec0d0d4b6a1b5320e143f734458b26f7">   27</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER1_BASE              0x00000C08U // CPU Timer 1 Registers</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ab5971f08c6356cb865b3a0787b8d88ed">   28</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER2_BASE              0x00000C10U // CPU Timer 2 Registers</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a1d045aed46d2af20a0f076a6fd59a59e">   29</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIECTRL_BASE                0x00000CE0U // PIE Registers</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#adbd0f1b9fa77297a9fc495480415e77b">   30</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIEVECTTABLE_BASE           0x00000D00U // PIE Vector Table</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ab04dd812f37907dc8bd6ed82e346b563">   31</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BASE                    0x00001000U // DMA Control Registers</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a56af825cb4b6d577ba7fecc981c3ac76">   32</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_BASE                0x00001020U // DMA Channel Registers</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a09d3456ae522766aede03e015ee513bc">   33</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_BASE                0x00001040U // DMA Channel Registers</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a459a252f126eed7c5170912165c30064">   34</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_BASE                0x00001060U // DMA Channel Registers</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a99734721fa18f062b949044b2c920a61">   35</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CH4_BASE                0x00001080U // DMA Channel Registers</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#aa6f8ac0102328a15db6b70a41b008909">   36</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CH5_BASE                0x000010A0U // DMA Channel Registers</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a88765e6e8eb8caa856afc9dccae2d7dc">   37</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CH6_BASE                0x000010C0U // DMA Channel Registers</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a3cbe5391166c8caa54304c789de44912">   38</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLA1_BASE                   0x00001400U // CPU1.CLA1 Registers</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ad28baa30bce1ea6703c3eced5e43e049">   39</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM1_BASE                  0x00004000U // EPWM1</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a7c888f44da3df25527532b19d901a229">   40</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM2_BASE                  0x00004100U // EPWM2</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ad7be11680dbf90179a41a661d56a4f10">   41</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM3_BASE                  0x00004200U // EPWM3</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#af23bcd8f7d93e7bd025fe9bd5499a313">   42</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM4_BASE                  0x00004300U // EPWM4</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#af38da1b2d9fb0e53b74ba9880eecb8d3">   43</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM5_BASE                  0x00004400U // EPWM5</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a384e6a798f7d511874cc8b0a66b8eac2">   44</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM6_BASE                  0x00004500U // EPWM6</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ac9eb1a4203246db65f22aefa3c1a40c6">   45</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM7_BASE                  0x00004600U // EPWM7</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#acf385f124f40554eefa99e0a0b408225">   46</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM8_BASE                  0x00004700U // EPWM8</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#abdf52afec49c84084b93d3c1250b3409">   47</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM9_BASE                  0x00004800U // EPWM9</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#abf0c4d19378c864de5f401603ef5d3bd">   48</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM10_BASE                 0x00004900U // EPWM10</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a2df200d4cd5944bbe4d30081107cc45f">   49</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM11_BASE                 0x00004A00U // EPWM11</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a6cfd4e9c2316841d13acc58147b21e99">   50</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWM12_BASE                 0x00004B00U // EPWM12</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#aaa02a2f5952156f8e2f7ec5d220b0073">   51</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECAP1_BASE                  0x00005000U // ECAP1</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ae585cbc1b70039e215308eef7d497e4c">   52</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECAP2_BASE                  0x00005020U // ECAP2</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a312aa51e0f1db1b8fc48989772de67dc">   53</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECAP3_BASE                  0x00005040U // ECAP3</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#aeeeae060d8c0d3865f1c70ca725b24df">   54</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECAP4_BASE                  0x00005060U // ECAP4</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#aa1f1405b0d07b066639c0a0700d14866">   55</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECAP5_BASE                  0x00005080U // ECAP5</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a692cc0b3e5c699e74b4d3d3542ccf37a">   56</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECAP6_BASE                  0x000050A0U // ECAP6</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ab2c1558a4f4727fe8f0ebd36dc369d57">   57</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EQEP1_BASE                  0x00005100U // EQEP1</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a9d40bd3f98a05b78720d057f4389e09a">   58</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EQEP2_BASE                  0x00005140U // EQEP2</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a4602bc99584d30bc25daf5b3eedf2551">   59</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EQEP3_BASE                  0x00005180U // EQEP3</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#aa0db30c31c037ed2efe85d6613990b50">   60</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DACA_BASE                   0x00005C00U // BUFDACA</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#abd729007cd2911ffef16bb1d8ad80e8b">   61</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DACB_BASE                   0x00005C10U // BUFDACB</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ab21b1b0051c2bc317324b38e4e8b797e">   62</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DACC_BASE                   0x00005C20U // BUFDACC</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a9db16ba982e19ed4c281d0ceeaaebc84">   63</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS1_BASE                 0x00005C80U // CMPSS1</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#adc7965f325f5874bbfc6a0b2377acaeb">   64</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS2_BASE                 0x00005CA0U // CMPSS2</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#adeae5e9087d03d3bd51266f2917400ad">   65</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS3_BASE                 0x00005CC0U // CMPSS3</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ac12b8eadd8cc9563feb49d4863cd6d30">   66</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS4_BASE                 0x00005CE0U // CMPSS4</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#acd26f042a4e6b20ba877d226203c210f">   67</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS5_BASE                 0x00005D00U // CMPSS5</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a9373aec71fd02f35b660b1dea04e9190">   68</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS6_BASE                 0x00005D20U // CMPSS6</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a59b59731b01c01ddaa1a71ac5915fc2a">   69</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS7_BASE                 0x00005D40U // CMPSS7</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ad479631367bc0e1ef2f0bbdab6e44c8a">   70</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMPSS8_BASE                 0x00005D60U // CMPSS8</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a28403a9e45af1334b287e6016d81c338">   71</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDFM1_BASE                  0x00005E00U // SDFM1 Registers</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a8d06b7e2a14b6f152acf21404545970a">   72</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDFM2_BASE                  0x00005E80U // SDFM2 Registers</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a66ba70d4678913f4a54a00dc021a98ea">   73</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSPA_BASE                 0x00006000U // McBSP A Registers</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a961df544dbf3e871da2346fbe584d1de">   74</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSPB_BASE                 0x00006040U // McBSP B Registers</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a1cbbafb582ee27241d475d8cd9691790">   75</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPIA_BASE                   0x00006100U // SPI A Registers</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a6209e8336f3fd8fef5521e602e6b56f9">   76</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPIB_BASE                   0x00006110U // SPI B Registers</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#af0025ffbb217e6920ecbe20e499fc3ed">   77</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPIC_BASE                   0x00006120U // SPI C Registers</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a1d0e1b448eaf4e730212f1f019ba9a51">   78</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_BASE                    0x00006200U // RFI uPP Configuration Registers</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a794955964998a3cd28397413ab5a7ed1">   79</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_TX_MSG_RAM_BASE         0x00006C00U // RFI uPP TX MSG RAM</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ad68a0bd0e29f330d91baf3cfda8b0fad">   80</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UPP_RX_MSG_RAM_BASE         0x00006E00U // RFI uPP RX MSG RAM</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a9afb36ea9e822cb488983bf7c53ccb7a">   81</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WD_BASE                     0x00007000U // Watchdog Registers</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#aa9066fe2f591f7d95f412f25b7d9dd74">   82</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMI_BASE                    0x00007060U // NMI Registers</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ac8a1ab1a3f6964c3b51e23f5adae2a1c">   83</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XINT_BASE                   0x00007070U // Interrupt Control Counter Registers</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a9b6401b26df29cb46afa5fff9400354c">   84</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCIA_BASE                   0x00007200U // SCI A Registers</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a00b0b0e3dd54a2fdc583145f107799c6">   85</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCIB_BASE                   0x00007210U // SCI B Registers</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ac9bba548a099e6b5b64045cea4d4282f">   86</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCIC_BASE                   0x00007220U // SCI C Registers</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#aaa4d8603ed313ff6456889a6a5dbfd7c">   87</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCID_BASE                   0x00007230U // SCI D Registers</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a32bd7b0e98a96d55221c76b0aff4cbff">   88</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2CA_BASE                   0x00007300U // I2C A Registers</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#af14104abd395dd89687a335440838f14">   89</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2CB_BASE                   0x00007340U // I2C B Registers</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a2cfaad2400991dedaf0e3d3a69862693">   90</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADCA_BASE                   0x00007400U // ADCA Configuration Registers</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a5459b84c24853deeac02730885e88cdf">   91</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADCB_BASE                   0x00007480U // ADCB Configuration Registers</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a9cd4daf89d1d1e518e3c06ac17ca0cd7">   92</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADCC_BASE                   0x00007500U // ADCC Configuration Registers</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a5e1036a36b1906478aa2863fa4d4835e">   93</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADCD_BASE                   0x00007580U // ADCD Configuration Registers</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a38b35db5a8482e0799d9b52be58b9f46">   94</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define INPUTXBAR_BASE              0x00007900U // GPIO Mux GPTRIP Input Select Registers</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a7df1acf9b66a851dcace1868c3868d8e">   95</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define XBAR_BASE                   0x00007920U // X-Bar Registers</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a6d67db3be859432e1da71331d3f6538e">   96</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYNCSOC_BASE                0x00007940U // SYNC SOC registers</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ad267fd792c52383f3d4f894ee6fc091f">   97</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMACLASRCSEL_BASE           0x00007980U // DMA CLA Triggers Source Select Registers</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ab389a419f9cd5acecd10c3ca466257a0">   98</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EPWMXBAR_BASE               0x00007A00U // EPWM XBAR Configuration Registers</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a5711f4dfbc4ba446fbc77c373d052136">   99</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTPUTXBAR_BASE             0x00007A80U // Output X-BAR Configuration Registers</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a565c4a801c87a1d240545c5d246ff15a">  100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIOCTRL_BASE               0x00007C00U // GPIO 0 to 31 Mux A Configuration Registers</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a70f9f7e7187c19c123da3dac436b6a46">  101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIODATA_BASE               0x00007F00U // GPIO 0 to 31 Mux A Data Registers</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ae599cf3e672b31fd61a19df1a4e9c973">  102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPU2_TO_CPU1_MSG_RAM_BASE   0x0003F800U // CPU2 to CPU1 Message RAM</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a04026f51aa69aa68e3ceccd106ad859c">  103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPU1_TO_CPU2_MSG_RAM_BASE   0x0003FC00U // CPU1 to CPU2 Message RAM</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#abc39b100aa352eb452dd3bec65c8f87f">  104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBA_BASE                   0x00040000U // USB Registers</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a0595f7b01342b0d6b52a6e0439afed78">  105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF1_BASE                  0x00047000U // EMIF-1 Configuration Registers</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ab821ddaa03178975d05b8a86e7464637">  106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF2_BASE                  0x00047800U // EMIF-2 Configuration Registers</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a8bbef1a682ac2ee9cd9b9150a04d7962">  107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CANA_BASE                   0x00048000U // CAN-A Registers</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a25226bbee1a2c1f5147c99bed62e5dc9">  108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CANA_MSG_RAM_BASE           0x00048800U // CAN-A Message RAM</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a8daf0e4a233236b49573d8a75aecfe9b">  109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CANA_SEDEC_BASE             0x00049800U // CAN-A SEDEC</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ad44bea7105cb91a4fbcc8c995cef7c8d">  110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CANB_BASE                   0x0004A000U // CAN-B Registers</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a88d9ea2618da90ff46aeca1ee146065a">  111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CANB_MSG_RAM_BASE           0x0004A800U // CAN-B Message RAM</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ad645f743ea17feccb728285ebd9ea1ba">  112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CANB_SEDEC_BASE             0x0004B800U // CAN-B SEDEC</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a04e877697de2acd9c0147c765a23c280">  113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IPC_BASE                    0x00050000U // IPC Registers</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a9513c70047ea921142d714cd04fdcccd">  114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLASHPUMPSEMAPHORE_BASE     0x00050024U // Flash Pump Ownership Register</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#aebc7bb8a146ae6f5432e30ad1c7f6f56">  115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG_BASE                 0x0005D000U // Device Configuration Registers</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a89b205cff02483037114438e4f510a62">  116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ANALOGSUBSYS_BASE           0x0005D180U // Analog System Control Registers</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a711d5b2d59b69f2102db453bc2bb1599">  117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLKCFG_BASE                 0x0005D200U // Clock Configuration Registers</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a0a534588728fb42c3b8c28545d1ec0c0">  118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUSYS_BASE                 0x0005D300U // CPU System Configuration Registers</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a542e037e5e1e47026902875bcc1b5f38">  119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ROMPREFETCH_BASE            0x0005E608U // ROM Prefetch Control</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a3101ea1963d2629390513672fd3730b8">  120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENHANCED_DEBUG_BASE         0x0005E800U // Enhanced Debug Registers</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ab3cd486f0db93210fc6f2f40265cea02">  121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCSM_Z1_BASE                0x0005F000U // Zone 1 DCSM Registers</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#af57fb756bf2161452cdef37febd53ba1">  122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCSM_Z2_BASE                0x0005F040U // Zone 2 DCSM Registers</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#acf5087af81a6f10f9c51f520290653fe">  123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCSMCOMMON_BASE             0x0005F070U // Security Registers</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_BASE                 0x0005F400U // RAM Configuration Registers</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a7d9e3a34ae1eba433c796bfcb632b765">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF1CONFIG_BASE            0x0005F480U // EMIF1 Configuration Registers</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a8c06be9a59a92293ac1d1eefa751ae74">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF2CONFIG_BASE            0x0005F4A0U // EMIF2 Configuration Registers</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a8104a30b987837417a23b557a0e93696">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCESSPROTECTION_BASE       0x0005F4C0U // Access Protection Registers</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMORYERROR_BASE            0x0005F500U // Memory Error Registers</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#ae3148d5f2fff297e9e4ecc56074f8562">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ROMWAITSTATE_BASE           0x0005F540U // ROM Wait State Control</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a2d53a5c3b007c9da460512565e6ad473">  130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLASH0CTRL_BASE             0x0005F800U // Flash BANK 0 Wrapper Control Registers</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a450a483adcd43bbe8fceb642dd3714d2">  131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLASH0ECC_BASE              0x0005FB00U // Flash BANK 0 Wrapper ECC Error Log Registers</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a288d962ba5f36300afffa1fe7a435e91">  132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCSM_Z1OTP_BASE             0x00078000U // Zone 1 DCSM OTP</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="code" href="hw__memmap_8h.html#a6c6c04c5c145fc0bc70be788902b9e7a">  133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCSM_Z2OTP_BASE             0x00078200U // Zone 2 DCSM OTP</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#endif // HW_MEMMAP_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
