#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Tue Mar 26 18:36:41 2024
# Process ID: 31032
# Current directory: C:/Users/lolwa/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log Error_Tolerant_Adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Error_Tolerant_Adder.tcl
# Log file: C:/Users/lolwa/project_3/project_3.runs/synth_1/Error_Tolerant_Adder.vds
# Journal file: C:/Users/lolwa/project_3/project_3.runs/synth_1\vivado.jou
# Running On: DESKTOP-MU57QG1, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 16791 MB
#-----------------------------------------------------------
source Error_Tolerant_Adder.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/lolwa/project_3/project_3.srcs/utils_1/imports/synth_1/Error_Tolerant_Adder.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/lolwa/project_3/project_3.srcs/utils_1/imports/synth_1/Error_Tolerant_Adder.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Error_Tolerant_Adder -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13964
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 935.379 ; gain = 437.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Error_Tolerant_Adder' [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/Error_Tolerant_Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'carry_generator' [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/Carry_genertor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'carry_generator' (0#1) [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/Carry_genertor.v:23]
INFO: [Synth 8-6157] synthesizing module 'sum_generator' [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/sum_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder' [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/Full_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder' (0#1) [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/Full_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sum_generator' (0#1) [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/sum_generator.v:23]
WARNING: [Synth 8-7071] port 'C_out' of module 'sum_generator' is unconnected for instance 't3' [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/Error_Tolerant_Adder.v:32]
WARNING: [Synth 8-7023] instance 't3' of module 'sum_generator' has 5 connections declared, but only 4 given [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/Error_Tolerant_Adder.v:32]
WARNING: [Synth 8-7071] port 'C_out' of module 'sum_generator' is unconnected for instance 't4' [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/Error_Tolerant_Adder.v:33]
WARNING: [Synth 8-7023] instance 't4' of module 'sum_generator' has 5 connections declared, but only 4 given [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/Error_Tolerant_Adder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Error_Tolerant_Adder' (0#1) [C:/Users/lolwa/project_3/project_3.srcs/sources_1/new/Error_Tolerant_Adder.v:23]
WARNING: [Synth 8-7129] Port Cout[0] in module carry_generator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.629 ; gain = 545.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.629 ; gain = 545.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.629 ; gain = 545.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.629 ; gain = 545.035
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port C_in in module Error_Tolerant_Adder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1227.113 ; gain = 729.520
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1227.113 ; gain = 729.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1227.113 ; gain = 729.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.113 ; gain = 729.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.113 ; gain = 729.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.113 ; gain = 729.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.113 ; gain = 729.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.113 ; gain = 729.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.113 ; gain = 729.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     3|
|3     |LUT5 |     1|
|4     |LUT6 |     1|
|5     |IBUF |     8|
|6     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    19|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.113 ; gain = 729.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.113 ; gain = 729.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.113 ; gain = 729.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1235.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1330.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e055e961
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.426 ; gain = 839.398
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1330.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lolwa/project_3/project_3.runs/synth_1/Error_Tolerant_Adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Error_Tolerant_Adder_utilization_synth.rpt -pb Error_Tolerant_Adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 18:37:04 2024...
