!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A7ADDR	./sh.h	7;"	d
ABRT_ERR	./ide.c	65;"	d	file:
ABS	./cirrus_vga.c	217;"	d	file:
AC97BusMasterRegs	./ac97.c	/^typedef struct AC97BusMasterRegs {$/;"	s	file:
AC97BusMasterRegs	./ac97.c	/^} AC97BusMasterRegs;$/;"	t	typeref:struct:AC97BusMasterRegs	file:
AC97LinkState	./ac97.c	/^typedef struct AC97LinkState {$/;"	s	file:
AC97LinkState	./ac97.c	/^} AC97LinkState;$/;"	t	typeref:struct:AC97LinkState	file:
AC97_3D_Control	./ac97.c	/^    AC97_3D_Control                = 0x22,$/;"	e	enum:__anon1	file:
AC97_6Ch_Vol_C_LFE_Mute	./ac97.c	/^    AC97_6Ch_Vol_C_LFE_Mute        = 0x36,$/;"	e	enum:__anon1	file:
AC97_6Ch_Vol_L_R_Surround_Mute	./ac97.c	/^    AC97_6Ch_Vol_L_R_Surround_Mute = 0x38,$/;"	e	enum:__anon1	file:
AC97_AC_97_RESERVED	./ac97.c	/^    AC97_AC_97_RESERVED            = 0x24,$/;"	e	enum:__anon1	file:
AC97_Aux_Volume_Mute	./ac97.c	/^    AC97_Aux_Volume_Mute           = 0x16,$/;"	e	enum:__anon1	file:
AC97_CD_Volume_Mute	./ac97.c	/^    AC97_CD_Volume_Mute            = 0x12,$/;"	e	enum:__anon1	file:
AC97_Extended_Audio_Ctrl_Stat	./ac97.c	/^    AC97_Extended_Audio_Ctrl_Stat  = 0x2A,$/;"	e	enum:__anon1	file:
AC97_Extended_Audio_ID	./ac97.c	/^    AC97_Extended_Audio_ID         = 0x28,$/;"	e	enum:__anon1	file:
AC97_General_Purpose	./ac97.c	/^    AC97_General_Purpose           = 0x20,$/;"	e	enum:__anon1	file:
AC97_Headphone_Volume_Mute	./ac97.c	/^    AC97_Headphone_Volume_Mute     = 0x04,$/;"	e	enum:__anon1	file:
AC97_IRQ	./mainstone.h	24;"	d
AC97_Line_In_Volume_Mute	./ac97.c	/^    AC97_Line_In_Volume_Mute       = 0x10,$/;"	e	enum:__anon1	file:
AC97_MIC_ADC_Rate	./ac97.c	/^    AC97_MIC_ADC_Rate              = 0x34,$/;"	e	enum:__anon1	file:
AC97_Master_Tone_RL	./ac97.c	/^    AC97_Master_Tone_RL            = 0x08,$/;"	e	enum:__anon1	file:
AC97_Master_Volume_Mono_Mute	./ac97.c	/^    AC97_Master_Volume_Mono_Mute   = 0x06,$/;"	e	enum:__anon1	file:
AC97_Master_Volume_Mute	./ac97.c	/^    AC97_Master_Volume_Mute        = 0x02,$/;"	e	enum:__anon1	file:
AC97_Mic_Volume_Mute	./ac97.c	/^    AC97_Mic_Volume_Mute           = 0x0E,$/;"	e	enum:__anon1	file:
AC97_PCM_Front_DAC_Rate	./ac97.c	/^    AC97_PCM_Front_DAC_Rate        = 0x2C,$/;"	e	enum:__anon1	file:
AC97_PCM_LFE_DAC_Rate	./ac97.c	/^    AC97_PCM_LFE_DAC_Rate          = 0x30,$/;"	e	enum:__anon1	file:
AC97_PCM_LR_ADC_Rate	./ac97.c	/^    AC97_PCM_LR_ADC_Rate           = 0x32,$/;"	e	enum:__anon1	file:
AC97_PCM_Out_Volume_Mute	./ac97.c	/^    AC97_PCM_Out_Volume_Mute       = 0x18,$/;"	e	enum:__anon1	file:
AC97_PCM_Surround_DAC_Rate	./ac97.c	/^    AC97_PCM_Surround_DAC_Rate     = 0x2E,$/;"	e	enum:__anon1	file:
AC97_PC_BEEP_Volume_Mute	./ac97.c	/^    AC97_PC_BEEP_Volume_Mute       = 0x0A,$/;"	e	enum:__anon1	file:
AC97_Phone_Volume_Mute	./ac97.c	/^    AC97_Phone_Volume_Mute         = 0x0C,$/;"	e	enum:__anon1	file:
AC97_Powerdown_Ctrl_Stat	./ac97.c	/^    AC97_Powerdown_Ctrl_Stat       = 0x26,$/;"	e	enum:__anon1	file:
AC97_Record_Gain_Mic_Mute	./ac97.c	/^    AC97_Record_Gain_Mic_Mute      = 0x1E,$/;"	e	enum:__anon1	file:
AC97_Record_Gain_Mute	./ac97.c	/^    AC97_Record_Gain_Mute          = 0x1C,$/;"	e	enum:__anon1	file:
AC97_Record_Select	./ac97.c	/^    AC97_Record_Select             = 0x1A,$/;"	e	enum:__anon1	file:
AC97_Reset	./ac97.c	/^    AC97_Reset                     = 0x00,$/;"	e	enum:__anon1	file:
AC97_Vendor_ID1	./ac97.c	/^    AC97_Vendor_ID1                = 0x7c,$/;"	e	enum:__anon1	file:
AC97_Vendor_ID2	./ac97.c	/^    AC97_Vendor_ID2                = 0x7e$/;"	e	enum:__anon1	file:
AC97_Vendor_Reserved	./ac97.c	/^    AC97_Vendor_Reserved           = 0x58,$/;"	e	enum:__anon1	file:
AC97_Video_Volume_Mute	./ac97.c	/^    AC97_Video_Volume_Mute         = 0x14,$/;"	e	enum:__anon1	file:
ACCEPT_CONN_REQ_CP_SIZE	./bt.h	515;"	d
ACCEPT_SYNC_CONN_REQ_CP_SIZE	./bt.h	657;"	d
ACL_ACTIVE_BCAST	./bt.h	/^    ACL_ACTIVE_BCAST	= 1 << 2,$/;"	e	enum:acl_flag_bits
ACL_CONT	./bt.h	/^    ACL_CONT		= 1 << 0,$/;"	e	enum:acl_flag_bits
ACL_LINK	./bt.h	/^    ACL_LINK		= 0x01,$/;"	e	enum:baseband_link_type
ACL_PICO_BCAST	./bt.h	/^    ACL_PICO_BCAST	= 1 << 3,$/;"	e	enum:acl_flag_bits
ACL_START	./bt.h	/^    ACL_START		= 1 << 1,$/;"	e	enum:acl_flag_bits
ACPI_DATA_SIZE	./ipf.c	49;"	d	file:
ACPI_DATA_SIZE	./pc.c	57;"	d	file:
ACPI_DBG_IO_ADDR	./acpi.c	34;"	d	file:
ACPI_DISABLE	./acpi.c	69;"	d	file:
ACPI_ENABLE	./acpi.c	68;"	d	file:
ACTIVE	./mac_dbdma.c	92;"	d	file:
ADBBusState	./ppc_mac.h	/^typedef struct ADBBusState {$/;"	s
ADBBusState	./ppc_mac.h	/^} ADBBusState;$/;"	t	typeref:struct:ADBBusState
ADBDevice	./ppc_mac.h	/^struct ADBDevice {$/;"	s
ADBDevice	./ppc_mac.h	/^typedef struct ADBDevice ADBDevice;$/;"	t	typeref:struct:ADBDevice
ADBDeviceRequest	./ppc_mac.h	/^typedef int ADBDeviceRequest(ADBDevice *d, uint8_t *buf_out,$/;"	t
ADBDeviceReset	./ppc_mac.h	/^typedef int ADBDeviceReset(ADBDevice *d);$/;"	t
ADB_BUSRESET	./adb.c	39;"	d	file:
ADB_CMD_CHANGE_ID	./adb.c	46;"	d	file:
ADB_CMD_CHANGE_ID_AND_ACT	./adb.c	47;"	d	file:
ADB_CMD_CHANGE_ID_AND_ENABLE	./adb.c	48;"	d	file:
ADB_CMD_SELF_TEST	./adb.c	45;"	d	file:
ADB_DONGLE	./adb.c	51;"	d	file:
ADB_DPRINTF	./adb.c	32;"	d	file:
ADB_DPRINTF	./adb.c	35;"	d	file:
ADB_FLUSH	./adb.c	40;"	d	file:
ADB_KEYBOARD	./adb.c	52;"	d	file:
ADB_MAX_OUT_LEN	./ppc_mac.h	80;"	d
ADB_MISC	./adb.c	56;"	d	file:
ADB_MODEM	./adb.c	55;"	d	file:
ADB_MOUSE	./adb.c	53;"	d	file:
ADB_PACKET	./cuda.c	67;"	d	file:
ADB_READREG	./adb.c	42;"	d	file:
ADB_RET_NOTPRESENT	./adb.c	59;"	d	file:
ADB_TABLET	./adb.c	54;"	d	file:
ADB_WRITEREG	./adb.c	41;"	d	file:
ADC_CHANNEL	./es1370.c	157;"	d	file:
ADDR	./dma.c	50;"	d	file:
ADDR	./etraxfs_eth.c	/^		ADDR,$/;"	e	enum:qemu_mdio::__anon248	file:
ADDRESS_ERROR	./sd.h	33;"	d
ADDR_SHIFT	./nand.c	100;"	d	file:
ADDR_SHIFT	./nand.c	105;"	d	file:
ADDR_SHIFT	./nand.c	655;"	d	file:
ADDR_SHIFT	./nand.c	95;"	d	file:
ADD_SCO_CP_SIZE	./bt.h	495;"	d
ADD_TAG	./nseries.c	834;"	d	file:
ADLIB_KILL_TIMERS	./adlib.c	32;"	d	file:
ADS7846State	./ads7846.c	/^} ADS7846State;$/;"	t	typeref:struct:__anon8	file:
ADS_TEMP0	./ads7846.c	42;"	d	file:
ADS_TEMP1	./ads7846.c	43;"	d	file:
ADS_VAUX	./ads7846.c	41;"	d	file:
ADS_VBAT	./ads7846.c	40;"	d	file:
ADS_XPOS	./ads7846.c	44;"	d	file:
ADS_YPOS	./ads7846.c	45;"	d	file:
ADS_Z1POS	./ads7846.c	46;"	d	file:
ADS_Z2POS	./ads7846.c	47;"	d	file:
ADVANCED_AUDIO_PROFILE_ID	./bt.h	2001;"	d
ADVANCED_AUDIO_SVCLASS_ID	./bt.h	/^    ADVANCED_AUDIO_SVCLASS_ID		= 0x110d,$/;"	e	enum:service_class_id
ADVERTISE_100FULL	./etraxfs_eth.c	36;"	d	file:
ADVERTISE_100HALF	./etraxfs_eth.c	35;"	d	file:
ADVERTISE_10FULL	./etraxfs_eth.c	34;"	d	file:
ADVERTISE_10HALF	./etraxfs_eth.c	33;"	d	file:
AFListOffset	./usb-net.c	/^    le32 AFListOffset;$/;"	m	struct:rndis_init_cmplt_type	file:
AFListSize	./usb-net.c	/^    le32 AFListSize;$/;"	m	struct:rndis_init_cmplt_type	file:
AKE_SEQ_ERROR	./sd.h	52;"	d
AKITA_MAX_ADDR	./spitz.c	762;"	d	file:
ALE	./tc58128.c	9;"	d	file:
ALLOC_IO_REQUEST	./ftl_perf_manager.c	/^int64_t ALLOC_IO_REQUEST(int32_t sector_nb, unsigned int length, int io_type, int* page_nb)$/;"	f
ALLOC_NEW_EVENT	./firm_buffer_manager.c	/^event_queue_entry* ALLOC_NEW_EVENT(int io_type, int32_t sector_nb, unsigned int length, void* buf)$/;"	f
ALL_CPU_MASK	./arm_gic.c	50;"	d	file:
ALWAYS_ENABLED	./omap_clk.c	30;"	d	file:
ALawDecompressTable	./cs4231a.c	/^static int16_t ALawDecompressTable[256] =$/;"	v	file:
AMS_ENT	./fmopl.c	99;"	d	file:
AMS_SHIFT	./fmopl.c	100;"	d	file:
AMS_TABLE	./fmopl.c	/^static INT32 *AMS_TABLE;$/;"	v	file:
AN5206_MBAR_ADDR	./an5206.c	16;"	d	file:
AN5206_RAMBAR_ADDR	./an5206.c	17;"	d	file:
APBState	./apb_pci.c	/^typedef PCIHostState APBState;$/;"	t	file:
APB_DPRINTF	./apb_pci.c	36;"	d	file:
APB_DPRINTF	./apb_pci.c	39;"	d	file:
APB_MEM_BASE	./sun4u.c	51;"	d	file:
APB_SPECIAL_BASE	./sun4u.c	50;"	d	file:
APCState	./slavio_misc.c	/^typedef struct APCState {$/;"	s	file:
APCState	./slavio_misc.c	/^} APCState;$/;"	t	typeref:struct:APCState	file:
APICState	./apic.c	/^typedef struct APICState {$/;"	s	file:
APICState	./apic.c	/^} APICState;$/;"	t	typeref:struct:APICState	file:
APIC_DESTMODE_CLUSTER	./apic.c	51;"	d	file:
APIC_DESTMODE_FLAT	./apic.c	50;"	d	file:
APIC_DM_EXTINT	./apic.c	47;"	d	file:
APIC_DM_FIXED	./apic.c	41;"	d	file:
APIC_DM_INIT	./apic.c	45;"	d	file:
APIC_DM_LOWPRI	./apic.c	42;"	d	file:
APIC_DM_NMI	./apic.c	44;"	d	file:
APIC_DM_SIPI	./apic.c	46;"	d	file:
APIC_DM_SMI	./apic.c	43;"	d	file:
APIC_INPUT_POLARITY	./apic.c	60;"	d	file:
APIC_LVT_ERROR	./apic.c	37;"	d	file:
APIC_LVT_LEVEL_TRIGGER	./apic.c	58;"	d	file:
APIC_LVT_LINT0	./apic.c	35;"	d	file:
APIC_LVT_LINT1	./apic.c	36;"	d	file:
APIC_LVT_MASKED	./apic.c	57;"	d	file:
APIC_LVT_NB	./apic.c	38;"	d	file:
APIC_LVT_PERFORM	./apic.c	34;"	d	file:
APIC_LVT_REMOTE_IRR	./apic.c	59;"	d	file:
APIC_LVT_THERMAL	./apic.c	33;"	d	file:
APIC_LVT_TIMER	./apic.c	32;"	d	file:
APIC_LVT_TIMER_PERIODIC	./apic.c	56;"	d	file:
APIC_SEND_PENDING	./apic.c	61;"	d	file:
APIC_SV_ENABLE	./apic.c	65;"	d	file:
APIC_TRIGGER_EDGE	./apic.c	53;"	d	file:
APIC_TRIGGER_LEVEL	./apic.c	54;"	d	file:
APPLE_AGENT_PROFILE_ID	./bt.h	2053;"	d
APPLE_AGENT_SVCLASS_ID	./bt.h	/^    APPLE_AGENT_SVCLASS_ID		= 0x2112,$/;"	e	enum:service_class_id
APP_CMD	./sd.h	51;"	d
APP_READ_BLOCK	./sd.c	1380;"	d	file:
APP_WRITE_BLOCK	./sd.c	1381;"	d	file:
AR	./fmopl.h	/^	INT32 *AR;		\/* attack rate     :&AR_TABLE[AR<<2]   *\/$/;"	m	struct:fm_opl_slot
ARB_CNTL	./pxa2xx.c	475;"	d	file:
ARCH_HEATHROW	./ppc.h	/^    ARCH_HEATHROW,$/;"	e	enum:__anon342
ARCH_MAC99	./ppc.h	/^    ARCH_MAC99,$/;"	e	enum:__anon342
ARCH_PREP	./ppc.h	/^    ARCH_PREP = 0,$/;"	e	enum:__anon342
ARM_MISC_H	./arm-misc.h	12;"	d
ARM_PIC_CPU_FIQ	./arm-misc.h	16;"	d
ARM_PIC_CPU_IRQ	./arm-misc.h	15;"	d
ARRAY	./bt-sdp.c	801;"	d	file:
AR_TABLE	./fmopl.h	/^	INT32 AR_TABLE[75];	\/* atttack rate tables *\/$/;"	m	struct:fm_opl_f
ASC_ILLEGAL_OPCODE	./ide.c	364;"	d	file:
ASC_INCOMPATIBLE_FORMAT	./ide.c	368;"	d	file:
ASC_INV_FIELD_IN_CMD_PACKET	./ide.c	366;"	d	file:
ASC_LOGICAL_BLOCK_OOR	./ide.c	365;"	d	file:
ASC_MEDIA_REMOVAL_PREVENTED	./ide.c	371;"	d	file:
ASC_MEDIUM_MAY_HAVE_CHANGED	./ide.c	367;"	d	file:
ASC_MEDIUM_NOT_PRESENT	./ide.c	369;"	d	file:
ASC_SAVING_PARAMETERS_NOT_SUPPORTED	./ide.c	370;"	d	file:
ASSIGNED_DEVICE_CAP_MSI	./device-assignment.h	83;"	d
ASSIGNED_DEVICE_CAP_MSIX	./device-assignment.h	84;"	d
ASSIGNED_DEVICE_MSIX_ENABLED	./device-assignment.h	87;"	d
ASSIGNED_DEVICE_MSIX_MASKED	./device-assignment.h	88;"	d
ASSIGNED_DEVICE_MSI_ENABLED	./device-assignment.h	86;"	d
ATAPI_INT_REASON_CD	./ide.c	358;"	d	file:
ATAPI_INT_REASON_IO	./ide.c	359;"	d	file:
ATAPI_INT_REASON_REL	./ide.c	360;"	d	file:
ATAPI_INT_REASON_TAG	./ide.c	361;"	d	file:
ATAPI_PACKET_SIZE	./ide.c	226;"	d	file:
ATTRIBUTE	./bt-sdp.c	772;"	d	file:
AUDIO_SINK_PROFILE_ID	./bt.h	1999;"	d
AUDIO_SINK_SVCLASS_ID	./bt.h	/^    AUDIO_SINK_SVCLASS_ID		= 0x110b,$/;"	e	enum:service_class_id
AUDIO_SOURCE_PROFILE_ID	./bt.h	1998;"	d
AUDIO_SOURCE_SVCLASS_ID	./bt.h	/^    AUDIO_SOURCE_SVCLASS_ID		= 0x110a,$/;"	e	enum:service_class_id
AUTH_DISABLED	./bt.h	977;"	d
AUTH_ENABLED	./bt.h	978;"	d
AUTH_REQUESTED_CP_SIZE	./bt.h	554;"	d
AUX1_TC	./slavio_misc.c	72;"	d	file:
AUX1_VAL	./tsc210x.c	146;"	d	file:
AUX2_PWRFAIL	./slavio_misc.c	76;"	d	file:
AUX2_PWRINTCLR	./slavio_misc.c	75;"	d	file:
AUX2_PWROFF	./slavio_misc.c	74;"	d	file:
AUX2_VAL	./tsc210x.c	147;"	d	file:
AUX_ACK	./pckbd.c	106;"	d	file:
AUX_ACK	./ps2.c	67;"	d	file:
AUX_DISABLE_DEV	./pckbd.c	103;"	d	file:
AUX_DISABLE_DEV	./ps2.c	64;"	d	file:
AUX_ENABLE_DEV	./pckbd.c	102;"	d	file:
AUX_ENABLE_DEV	./ps2.c	63;"	d	file:
AUX_GET_SCALE	./pckbd.c	94;"	d	file:
AUX_GET_SCALE	./ps2.c	55;"	d	file:
AUX_GET_TYPE	./pckbd.c	100;"	d	file:
AUX_GET_TYPE	./ps2.c	61;"	d	file:
AUX_POLL	./pckbd.c	96;"	d	file:
AUX_POLL	./ps2.c	57;"	d	file:
AUX_RESET	./pckbd.c	105;"	d	file:
AUX_RESET	./ps2.c	66;"	d	file:
AUX_RESET_WRAP	./pckbd.c	97;"	d	file:
AUX_RESET_WRAP	./ps2.c	58;"	d	file:
AUX_SET_DEFAULT	./pckbd.c	104;"	d	file:
AUX_SET_DEFAULT	./ps2.c	65;"	d	file:
AUX_SET_REMOTE	./pckbd.c	99;"	d	file:
AUX_SET_REMOTE	./ps2.c	60;"	d	file:
AUX_SET_RES	./pckbd.c	93;"	d	file:
AUX_SET_RES	./ps2.c	54;"	d	file:
AUX_SET_SAMPLE	./pckbd.c	101;"	d	file:
AUX_SET_SAMPLE	./ps2.c	62;"	d	file:
AUX_SET_SCALE11	./pckbd.c	91;"	d	file:
AUX_SET_SCALE11	./ps2.c	52;"	d	file:
AUX_SET_SCALE21	./pckbd.c	92;"	d	file:
AUX_SET_SCALE21	./ps2.c	53;"	d	file:
AUX_SET_STREAM	./pckbd.c	95;"	d	file:
AUX_SET_STREAM	./ps2.c	56;"	d	file:
AUX_SET_WRAP	./pckbd.c	98;"	d	file:
AUX_SET_WRAP	./ps2.c	59;"	d	file:
AUX_VAL	./tsc2005.c	106;"	d	file:
AVCTP_UUID	./bt.h	/^    AVCTP_UUID		= 0x0017,$/;"	e	enum:sdp_proto_uuid
AVDTP_UUID	./bt.h	/^    AVDTP_UUID		= 0x0019,$/;"	e	enum:sdp_proto_uuid
AV_PROFILE_ID	./bt.h	2032;"	d
AV_REMOTE_PROFILE_ID	./bt.h	2002;"	d
AV_REMOTE_SVCLASS_ID	./bt.h	/^    AV_REMOTE_SVCLASS_ID		= 0x110e,$/;"	e	enum:service_class_id
AV_REMOTE_TARGET_PROFILE_ID	./bt.h	2000;"	d
AV_REMOTE_TARGET_SVCLASS_ID	./bt.h	/^    AV_REMOTE_TARGET_SVCLASS_ID		= 0x110c,$/;"	e	enum:service_class_id
AV_SVCLASS_ID	./bt.h	/^    AV_SVCLASS_ID			= 0x112c,$/;"	e	enum:service_class_id
AcceptAllPhys	./rtl8139.c	/^    AcceptAllPhys = 0x01,$/;"	e	enum:rx_mode_bits	file:
AcceptBroadcast	./rtl8139.c	/^    AcceptBroadcast = 0x08,$/;"	e	enum:rx_mode_bits	file:
AcceptErr	./rtl8139.c	/^    AcceptErr = 0x20,$/;"	e	enum:rx_mode_bits	file:
AcceptMulticast	./rtl8139.c	/^    AcceptMulticast = 0x04,$/;"	e	enum:rx_mode_bits	file:
AcceptMyPhys	./rtl8139.c	/^    AcceptMyPhys = 0x02,$/;"	e	enum:rx_mode_bits	file:
AcceptRunt	./rtl8139.c	/^    AcceptRunt = 0x10,$/;"	e	enum:rx_mode_bits	file:
AdLibCommand2xA	./gustate.h	120;"	d
AdLibData2x9	./gustate.h	121;"	d
AdLibStatus2x8	./gustate.h	104;"	d
AddressingReset	./usb-net.c	/^    le32 AddressingReset;$/;"	m	struct:rndis_reset_cmplt_type	file:
AdlibState	./adlib.c	/^} AdlibState;$/;"	t	typeref:struct:__anon7	file:
Adlib_fini	./adlib.c	/^static void Adlib_fini (AdlibState *s)$/;"	f	file:
Adlib_init	./adlib.c	/^int Adlib_init (qemu_irq *pic)$/;"	f
Alternate_Feature_Enable_I	./cs4231a.c	/^    Alternate_Feature_Enable_I,$/;"	e	enum:__anon201	file:
Alternate_Feature_Enable_II	./cs4231a.c	/^    Alternate_Feature_Enable_II,$/;"	e	enum:__anon201	file:
Alternate_Feature_Enable_III	./cs4231a.c	/^    Alternate_Feature_Enable_III,$/;"	e	enum:__anon201	file:
Alternate_Feature_Status	./cs4231a.c	/^    Alternate_Feature_Status,$/;"	e	enum:__anon201	file:
AssignedDevInfo	./device-assignment.h	/^struct AssignedDevInfo {$/;"	s
AssignedDevInfo	./device-assignment.h	/^typedef struct AssignedDevInfo AssignedDevInfo;$/;"	t	typeref:struct:AssignedDevInfo
AssignedDevRegion	./device-assignment.h	/^} AssignedDevRegion;$/;"	t	typeref:struct:__anon204
AssignedDevice	./device-assignment.h	/^} AssignedDevice;$/;"	t	typeref:struct:__anon206
BADF	./g364fb.c	33;"	d	file:
BADF	./lsi53c895a.c	26;"	d	file:
BADF	./lsi53c895a.c	30;"	d	file:
BADF	./pl022.c	19;"	d	file:
BADF	./pl022.c	23;"	d	file:
BADF	./pl061.c	18;"	d	file:
BADF	./pl061.c	22;"	d	file:
BADF	./scsi-disk.c	27;"	d	file:
BADF	./scsi-generic.c	37;"	d	file:
BADF	./smbus.c	21;"	d	file:
BADF	./smbus.c	25;"	d	file:
BADF	./ssd0303.c	21;"	d	file:
BADF	./ssd0303.c	25;"	d	file:
BADF	./ssd0323.c	21;"	d	file:
BADF	./ssd0323.c	25;"	d	file:
BADF	./ssi-sd.c	19;"	d	file:
BADF	./ssi-sd.c	23;"	d	file:
BADF	./stellaris_enet.c	18;"	d	file:
BADF	./stellaris_enet.c	22;"	d	file:
BADF	./syborg_fb.c	35;"	d	file:
BADF	./syborg_fb.c	40;"	d	file:
BADF	./syborg_interrupt.c	33;"	d	file:
BADF	./syborg_interrupt.c	38;"	d	file:
BADF	./syborg_keyboard.c	34;"	d	file:
BADF	./syborg_keyboard.c	39;"	d	file:
BADF	./syborg_serial.c	34;"	d	file:
BADF	./syborg_serial.c	39;"	d	file:
BADF	./syborg_timer.c	34;"	d	file:
BADF	./syborg_timer.c	39;"	d	file:
BADF	./syborg_virtio.c	35;"	d	file:
BADF	./syborg_virtio.c	40;"	d	file:
BAINIT	./bt.h	45;"	d
BASIC_PRINTING_PROFILE_ID	./bt.h	2022;"	d
BASIC_PRINTING_SVCLASS_ID	./bt.h	/^    BASIC_PRINTING_SVCLASS_ID		= 0x1122,$/;"	e	enum:service_class_id
BAT1_VAL	./tsc210x.c	144;"	d	file:
BAT2_VAL	./tsc210x.c	145;"	d	file:
BAUM_REQ_DisplayData	./baum.c	45;"	d	file:
BAUM_REQ_GetDeviceIdentity	./baum.c	50;"	d	file:
BAUM_REQ_GetKeys	./baum.c	47;"	d	file:
BAUM_REQ_GetSerialNumber	./baum.c	51;"	d	file:
BAUM_REQ_GetVersionNumber	./baum.c	46;"	d	file:
BAUM_REQ_SetMode	./baum.c	48;"	d	file:
BAUM_REQ_SetProtocol	./baum.c	49;"	d	file:
BAUM_RSP_BackKeys10	./baum.c	70;"	d	file:
BAUM_RSP_BackKeys6	./baum.c	67;"	d	file:
BAUM_RSP_BluetoothName	./baum.c	77;"	d	file:
BAUM_RSP_CellCount	./baum.c	53;"	d	file:
BAUM_RSP_CommandKeys	./baum.c	68;"	d	file:
BAUM_RSP_CommunicationChannel	./baum.c	56;"	d	file:
BAUM_RSP_DeviceIdentity	./baum.c	75;"	d	file:
BAUM_RSP_EntryKeys	./baum.c	71;"	d	file:
BAUM_RSP_ErrorCode	./baum.c	73;"	d	file:
BAUM_RSP_FrontKeys10	./baum.c	69;"	d	file:
BAUM_RSP_FrontKeys6	./baum.c	66;"	d	file:
BAUM_RSP_HorizontalSensor	./baum.c	63;"	d	file:
BAUM_RSP_HorizontalSensors	./baum.c	58;"	d	file:
BAUM_RSP_InfoBlock	./baum.c	74;"	d	file:
BAUM_RSP_JoyStick	./baum.c	72;"	d	file:
BAUM_RSP_ModeSetting	./baum.c	55;"	d	file:
BAUM_RSP_PowerdownSignal	./baum.c	57;"	d	file:
BAUM_RSP_RoutingKey	./baum.c	65;"	d	file:
BAUM_RSP_RoutingKeys	./baum.c	60;"	d	file:
BAUM_RSP_SerialNumber	./baum.c	76;"	d	file:
BAUM_RSP_Switches	./baum.c	61;"	d	file:
BAUM_RSP_TopKeys	./baum.c	62;"	d	file:
BAUM_RSP_VersionNumber	./baum.c	54;"	d	file:
BAUM_RSP_VerticalSensor	./baum.c	64;"	d	file:
BAUM_RSP_VerticalSensors	./baum.c	59;"	d	file:
BAUM_TL1	./baum.c	79;"	d	file:
BAUM_TL2	./baum.c	80;"	d	file:
BAUM_TL3	./baum.c	81;"	d	file:
BAUM_TR1	./baum.c	82;"	d	file:
BAUM_TR2	./baum.c	83;"	d	file:
BAUM_TR3	./baum.c	84;"	d	file:
BBD_ERR	./ide.c	70;"	d	file:
BCR_BSBC	./pcnet.c	110;"	d	file:
BCR_DWIO	./pcnet.c	115;"	d	file:
BCR_EECAS	./pcnet.c	111;"	d	file:
BCR_FDC	./pcnet.c	109;"	d	file:
BCR_LED1	./pcnet.c	106;"	d	file:
BCR_LED2	./pcnet.c	107;"	d	file:
BCR_LED3	./pcnet.c	108;"	d	file:
BCR_LNKST	./pcnet.c	105;"	d	file:
BCR_MC	./pcnet.c	104;"	d	file:
BCR_MSRDA	./pcnet.c	102;"	d	file:
BCR_MSWRA	./pcnet.c	103;"	d	file:
BCR_PLAT	./pcnet.c	113;"	d	file:
BCR_SSIZE32	./pcnet.c	116;"	d	file:
BCR_SWS	./pcnet.c	112;"	d	file:
BCR_SWSTYLE	./pcnet.c	117;"	d	file:
BD	./ac97.c	/^typedef struct BD {$/;"	s	file:
BD	./ac97.c	/^} BD;$/;"	t	typeref:struct:BD	file:
BDADDR_ALL	./bt.h	32;"	d
BDADDR_ANY	./bt.h	31;"	d
BDADDR_LOCAL	./bt.h	33;"	d
BD_BUP	./ac97.c	112;"	d	file:
BD_IOC	./ac97.c	111;"	d	file:
BF_WIDTH	./openpic.c	144;"	d	file:
BGR_FORMAT	./sm501.c	892;"	d	file:
BGR_FORMAT	./sm501.c	899;"	d	file:
BGR_FORMAT	./sm501.c	906;"	d	file:
BGR_FORMAT	./sm501_template.h	103;"	d
BGR_FORMAT	./vga.c	973;"	d	file:
BGR_FORMAT	./vga.c	980;"	d	file:
BGR_FORMAT	./vga.c	987;"	d	file:
BGR_FORMAT	./vga_template.h	525;"	d
BIG	./vga.c	85;"	d	file:
BIG	./vga.c	87;"	d	file:
BINARY_DEVICE_TREE_FILE	./petalogix_s3adsp1800_mmu.c	48;"	d	file:
BINARY_DEVICE_TREE_FILE	./ppc440_bamboo.c	27;"	d	file:
BINARY_DEVICE_TREE_FILE	./ppce500_mpc8544ds.c	34;"	d	file:
BIOS_ADDRESS	./shix.c	37;"	d	file:
BIOS_CFG_IOPORT	./pc.c	58;"	d	file:
BIOS_CFG_IOPORT	./sun4u.c	56;"	d	file:
BIOS_FILENAME	./mips-bios.h	5;"	d
BIOS_FILENAME	./mips-bios.h	7;"	d
BIOS_FILENAME	./pc.c	49;"	d	file:
BIOS_FILENAME	./ppc405_boards.c	34;"	d	file:
BIOS_FILENAME	./ppc_mac.h	32;"	d
BIOS_FILENAME	./ppc_prep.c	45;"	d	file:
BIOS_FILENAME	./shix.c	36;"	d	file:
BIOS_SIZE	./mips-bios.h	3;"	d
BIOS_SIZE	./ppc405_boards.c	35;"	d	file:
BIOS_SIZE	./ppc_mac.h	31;"	d
BIOS_SIZE	./ppc_prep.c	44;"	d	file:
BIT	./eepro100.c	90;"	d	file:
BITS	./eepro100.c	91;"	d	file:
BITS	./pl110.c	65;"	d	file:
BITS	./pl110.c	67;"	d	file:
BITS	./pl110.c	69;"	d	file:
BITS	./pl110.c	71;"	d	file:
BITS	./pl110.c	73;"	d	file:
BITS	./pl110_template.h	91;"	d
BITS	./pxa2xx_lcd.c	909;"	d	file:
BITS	./pxa2xx_lcd.c	911;"	d	file:
BITS	./pxa2xx_lcd.c	913;"	d	file:
BITS	./pxa2xx_lcd.c	915;"	d	file:
BITS	./pxa2xx_lcd.c	917;"	d	file:
BITS	./pxa2xx_template.h	429;"	d
BITS	./syborg_fb.c	103;"	d	file:
BITS	./syborg_fb.c	105;"	d	file:
BITS	./syborg_fb.c	107;"	d	file:
BITS	./syborg_fb.c	109;"	d	file:
BITS	./syborg_fb.c	111;"	d	file:
BITS	./tc6393xb.c	419;"	d	file:
BITS	./tc6393xb.c	421;"	d	file:
BITS	./tc6393xb.c	423;"	d	file:
BITS	./tc6393xb.c	425;"	d	file:
BITS	./tc6393xb.c	427;"	d	file:
BITS	./tc6393xb_template.h	68;"	d
BLANK	./scsi-generic.c	51;"	d	file:
BLKIF_PROTOCOL_NATIVE	./xen_blkif.h	/^	BLKIF_PROTOCOL_NATIVE = 1,$/;"	e	enum:blkif_protocol
BLKIF_PROTOCOL_X86_32	./xen_blkif.h	/^	BLKIF_PROTOCOL_X86_32 = 2,$/;"	e	enum:blkif_protocol
BLKIF_PROTOCOL_X86_64	./xen_blkif.h	/^	BLKIF_PROTOCOL_X86_64 = 3,$/;"	e	enum:blkif_protocol
BLK_READ_BLOCK	./sd.c	1378;"	d	file:
BLK_WRITE_BLOCK	./sd.c	1379;"	d	file:
BLOCK_ERASE_DELAY	./vssim_config_manager.c	/^int BLOCK_ERASE_DELAY;$/;"	v
BLOCK_LEN_ERROR	./sd.h	34;"	d
BLOCK_MAPPING_ENTRY_NB	./vssim_config_manager.c	/^int64_t BLOCK_MAPPING_ENTRY_NB;		\/\/ added by js$/;"	v
BLOCK_NB	./vssim_config_manager.c	/^int BLOCK_NB;$/;"	v
BLOCK_SHIFT	./onenand.c	31;"	d	file:
BLOCK_SIZE	./xen_disk.c	55;"	d	file:
BLT	./xenfb.c	567;"	d	file:
BLTUNSAFE	./cirrus_vga.c	219;"	d	file:
BMDMAState	./ide.c	/^typedef struct BMDMAState {$/;"	s	file:
BMDMAState	./ide.c	/^} BMDMAState;$/;"	t	typeref:struct:BMDMAState	file:
BM_CMD_READ	./ide.c	481;"	d	file:
BM_CMD_START	./ide.c	480;"	d	file:
BM_STATUS_DMAING	./ide.c	474;"	d	file:
BM_STATUS_DMA_RETRY	./ide.c	477;"	d	file:
BM_STATUS_ERROR	./ide.c	475;"	d	file:
BM_STATUS_INT	./ide.c	476;"	d	file:
BM_STATUS_PIO_RETRY	./ide.c	478;"	d	file:
BNEP_UUID	./bt.h	/^    BNEP_UUID		= 0x000f,$/;"	e	enum:sdp_proto_uuid
BOOT_DEF	./pxa2xx.c	474;"	d	file:
BORDER	./pl110_template.h	28;"	d
BORDER	./pl110_template.h	35;"	d
BORDER	./pl110_template.h	37;"	d
BORDER	./pl110_template.h	44;"	d
BPP	./omap_lcd_template.h	174;"	d
BPP	./omap_lcd_template.h	31;"	d
BPP	./omap_lcd_template.h	34;"	d
BPP	./omap_lcd_template.h	37;"	d
BPP	./sm501_template.h	100;"	d
BPP	./sm501_template.h	26;"	d
BPP	./sm501_template.h	29;"	d
BPP	./sm501_template.h	32;"	d
BPP	./vga_template.h	26;"	d
BPP	./vga_template.h	29;"	d
BPP	./vga_template.h	32;"	d
BPP	./vga_template.h	522;"	d
BPP_1	./pl110.c	/^    BPP_1,$/;"	e	enum:pl110_bppmode	file:
BPP_16	./pl110.c	/^    BPP_16,$/;"	e	enum:pl110_bppmode	file:
BPP_2	./pl110.c	/^    BPP_2,$/;"	e	enum:pl110_bppmode	file:
BPP_32	./pl110.c	/^    BPP_32$/;"	e	enum:pl110_bppmode	file:
BPP_4	./pl110.c	/^    BPP_4,$/;"	e	enum:pl110_bppmode	file:
BPP_8	./pl110.c	/^    BPP_8,$/;"	e	enum:pl110_bppmode	file:
BPP_SRC_1	./syborg_fb.c	/^    BPP_SRC_1,$/;"	e	enum:__anon423	file:
BPP_SRC_15	./syborg_fb.c	/^    BPP_SRC_15 = -1,$/;"	e	enum:__anon423	file:
BPP_SRC_16	./syborg_fb.c	/^    BPP_SRC_16,$/;"	e	enum:__anon423	file:
BPP_SRC_2	./syborg_fb.c	/^    BPP_SRC_2,$/;"	e	enum:__anon423	file:
BPP_SRC_24	./syborg_fb.c	/^    BPP_SRC_24 = -2$/;"	e	enum:__anon423	file:
BPP_SRC_32	./syborg_fb.c	/^    BPP_SRC_32,$/;"	e	enum:__anon423	file:
BPP_SRC_4	./syborg_fb.c	/^    BPP_SRC_4,$/;"	e	enum:__anon423	file:
BPP_SRC_8	./syborg_fb.c	/^    BPP_SRC_8,$/;"	e	enum:__anon423	file:
BP_GAMEPAD	./stellaris.c	30;"	d	file:
BP_OLED_I2C	./stellaris.c	28;"	d	file:
BP_OLED_SSI	./stellaris.c	29;"	d	file:
BRLAPI_DOTS	./baum.c	107;"	d	file:
BROWSE_GRP_DESC_PROFILE_ID	./bt.h	1988;"	d
BROWSE_GRP_DESC_SVCLASS_ID	./bt.h	/^    BROWSE_GRP_DESC_SVCLASS_ID		= 0x1001,$/;"	e	enum:service_class_id
BR_ALWAYS	./mac_dbdma.c	147;"	d	file:
BR_IFCLR	./mac_dbdma.c	146;"	d	file:
BR_IFSET	./mac_dbdma.c	145;"	d	file:
BR_MASK	./mac_dbdma.c	143;"	d	file:
BR_NEVER	./mac_dbdma.c	144;"	d	file:
BSCNTR	./pxa2xx_lcd.c	116;"	d	file:
BSCNTR0	./pxa2xx.c	476;"	d	file:
BSCNTR1	./pxa2xx.c	477;"	d	file:
BSCNTR2	./pxa2xx.c	480;"	d	file:
BSCNTR3	./pxa2xx.c	481;"	d	file:
BSHL	./spitz.c	64;"	d	file:
BSHR	./spitz.c	59;"	d	file:
BT	./mac_dbdma.c	93;"	d	file:
BTN_LEFT	./xenfb.c	54;"	d	file:
BT_DATA	./bt-hid.c	/^    BT_DATA				= 0xa,$/;"	e	enum:hid_transaction_req	file:
BT_DATA_FEATURE	./bt-hid.c	/^    BT_DATA_FEATURE,$/;"	e	enum:hid_data_pkt	file:
BT_DATA_INPUT	./bt-hid.c	/^    BT_DATA_INPUT,$/;"	e	enum:hid_data_pkt	file:
BT_DATA_OTHER	./bt-hid.c	/^    BT_DATA_OTHER			= 0,$/;"	e	enum:hid_data_pkt	file:
BT_DATA_OUTPUT	./bt-hid.c	/^    BT_DATA_OUTPUT,$/;"	e	enum:hid_data_pkt	file:
BT_DATC	./bt-hid.c	/^    BT_DATC				= 0xb,$/;"	e	enum:hid_transaction_req	file:
BT_GET_IDLE	./bt-hid.c	/^    BT_GET_IDLE				= 0x8,$/;"	e	enum:hid_transaction_req	file:
BT_GET_PROTOCOL	./bt-hid.c	/^    BT_GET_PROTOCOL			= 0x6,$/;"	e	enum:hid_transaction_req	file:
BT_GET_REPORT	./bt-hid.c	/^    BT_GET_REPORT			= 0x4,$/;"	e	enum:hid_transaction_req	file:
BT_HANDSHAKE	./bt-hid.c	/^    BT_HANDSHAKE			= 0x0,$/;"	e	enum:hid_transaction_req	file:
BT_HC_EXIT_SUSPEND	./bt-hid.c	/^    BT_HC_EXIT_SUSPEND			= 0x4,$/;"	e	enum:hid_transaction_control	file:
BT_HC_HARD_RESET	./bt-hid.c	/^    BT_HC_HARD_RESET			= 0x1,$/;"	e	enum:hid_transaction_control	file:
BT_HC_NOP	./bt-hid.c	/^    BT_HC_NOP				= 0x0,$/;"	e	enum:hid_transaction_control	file:
BT_HC_SOFT_RESET	./bt-hid.c	/^    BT_HC_SOFT_RESET			= 0x2,$/;"	e	enum:hid_transaction_control	file:
BT_HC_SUSPEND	./bt-hid.c	/^    BT_HC_SUSPEND			= 0x3,$/;"	e	enum:hid_transaction_control	file:
BT_HC_VIRTUAL_CABLE_UNPLUG	./bt-hid.c	/^    BT_HC_VIRTUAL_CABLE_UNPLUG		= 0x5,$/;"	e	enum:hid_transaction_control	file:
BT_HID_BOOT_INVALID	./bt-hid.c	/^    BT_HID_BOOT_INVALID			= 0,$/;"	e	enum:hid_boot_reportid	file:
BT_HID_BOOT_KEYBOARD	./bt-hid.c	/^    BT_HID_BOOT_KEYBOARD,$/;"	e	enum:hid_boot_reportid	file:
BT_HID_BOOT_MOUSE	./bt-hid.c	/^    BT_HID_BOOT_MOUSE,$/;"	e	enum:hid_boot_reportid	file:
BT_HID_CONTROL	./bt-hid.c	/^    BT_HID_CONTROL			= 0x1,$/;"	e	enum:hid_transaction_req	file:
BT_HID_MTU	./bt-hid.c	75;"	d	file:
BT_HID_PROTO_BOOT	./bt-hid.c	/^    BT_HID_PROTO_BOOT			= 0,$/;"	e	enum:hid_protocol	file:
BT_HID_PROTO_REPORT	./bt-hid.c	/^    BT_HID_PROTO_REPORT			= 1,$/;"	e	enum:hid_protocol	file:
BT_HS_ERR_FATAL	./bt-hid.c	/^    BT_HS_ERR_FATAL			= 0xf,$/;"	e	enum:hid_transaction_handshake	file:
BT_HS_ERR_INVALID_PARAMETER	./bt-hid.c	/^    BT_HS_ERR_INVALID_PARAMETER		= 0x4,$/;"	e	enum:hid_transaction_handshake	file:
BT_HS_ERR_INVALID_REPORT_ID	./bt-hid.c	/^    BT_HS_ERR_INVALID_REPORT_ID		= 0x2,$/;"	e	enum:hid_transaction_handshake	file:
BT_HS_ERR_UNKNOWN	./bt-hid.c	/^    BT_HS_ERR_UNKNOWN			= 0xe,$/;"	e	enum:hid_transaction_handshake	file:
BT_HS_ERR_UNSUPPORTED_REQUEST	./bt-hid.c	/^    BT_HS_ERR_UNSUPPORTED_REQUEST	= 0x3,$/;"	e	enum:hid_transaction_handshake	file:
BT_HS_NOT_READY	./bt-hid.c	/^    BT_HS_NOT_READY			= 0x1,$/;"	e	enum:hid_transaction_handshake	file:
BT_HS_SUCCESSFUL	./bt-hid.c	/^    BT_HS_SUCCESSFUL			= 0x0,$/;"	e	enum:hid_transaction_handshake	file:
BT_PSM_AVCTP	./bt.h	/^    BT_PSM_AVCTP	= 0x0017,$/;"	e	enum:bt_l2cap_psm_predef
BT_PSM_AVDTP	./bt.h	/^    BT_PSM_AVDTP	= 0x0019,$/;"	e	enum:bt_l2cap_psm_predef
BT_PSM_BNEP	./bt.h	/^    BT_PSM_BNEP		= 0x000f,$/;"	e	enum:bt_l2cap_psm_predef
BT_PSM_HID_CTRL	./bt.h	/^    BT_PSM_HID_CTRL	= 0x0011,$/;"	e	enum:bt_l2cap_psm_predef
BT_PSM_HID_INTR	./bt.h	/^    BT_PSM_HID_INTR	= 0x0013,$/;"	e	enum:bt_l2cap_psm_predef
BT_PSM_RFCOMM	./bt.h	/^    BT_PSM_RFCOMM	= 0x0003,$/;"	e	enum:bt_l2cap_psm_predef
BT_PSM_SDP	./bt.h	/^    BT_PSM_SDP		= 0x0001,$/;"	e	enum:bt_l2cap_psm_predef
BT_PSM_TCS	./bt.h	/^    BT_PSM_TCS		= 0x0007,$/;"	e	enum:bt_l2cap_psm_predef
BT_PSM_TELEPHONY	./bt.h	/^    BT_PSM_TELEPHONY	= 0x0005,$/;"	e	enum:bt_l2cap_psm_predef
BT_PSM_UPNP	./bt.h	/^    BT_PSM_UPNP		= 0x0015,$/;"	e	enum:bt_l2cap_psm_predef
BT_SET_IDLE	./bt-hid.c	/^    BT_SET_IDLE				= 0x9,$/;"	e	enum:hid_transaction_req	file:
BT_SET_PROTOCOL	./bt-hid.c	/^    BT_SET_PROTOCOL			= 0x7,$/;"	e	enum:hid_transaction_req	file:
BT_SET_REPORT	./bt-hid.c	/^    BT_SET_REPORT			= 0x5,$/;"	e	enum:hid_transaction_req	file:
BT_UART	./nseries.c	104;"	d	file:
BUFFER_LOOKUP_WINDOW	./vssim_config_manager.c	/^int BUFFER_LOOKUP_WINDOW;$/;"	v
BUF_SIZE	./baum.c	86;"	d	file:
BUILD_YM3812	./fmopl.h	5;"	d
BUP_LAST	./ac97.c	/^    BUP_LAST = 2$/;"	e	enum:__anon3	file:
BUP_SET	./ac97.c	/^    BUP_SET = 1,$/;"	e	enum:__anon3	file:
BUSID_DID	./esp.c	136;"	d	file:
BUSY_STAT	./ide.c	60;"	d	file:
BasicModeCtrl	./rtl8139.c	/^    BasicModeCtrl = 0x62,$/;"	e	enum:RTL8139_registers	file:
BasicModeCtrl	./rtl8139.c	/^    uint16_t BasicModeCtrl;$/;"	m	struct:RTL8139State	file:
BasicModeStatus	./rtl8139.c	/^    BasicModeStatus = 0x64,$/;"	e	enum:RTL8139_registers	file:
BasicModeStatus	./rtl8139.c	/^    uint16_t BasicModeStatus;$/;"	m	struct:RTL8139State	file:
BaumDriverState	./baum.c	/^} BaumDriverState;$/;"	t	typeref:struct:__anon17	file:
BitBandState	./armv7m.c	/^} BitBandState;$/;"	t	typeref:struct:__anon13	file:
BlizzardState	./blizzard.c	/^} BlizzardState;$/;"	t	typeref:struct:__anon18	file:
BusInfo	./qdev.h	/^struct BusInfo {$/;"	s
BusInfo	./qdev.h	/^typedef struct BusInfo BusInfo;$/;"	t	typeref:struct:BusInfo
BusState	./qdev.h	/^struct BusState {$/;"	s
BusState	./qdev.h	/^typedef struct BusState BusState;$/;"	t	typeref:struct:BusState
BusyTimerIRQs	./gustate.h	118;"	d
CACHE_EVICT_MAP	./ftl_cache.c	/^uint32_t CACHE_EVICT_MAP(void)$/;"	f
CACHE_GET_LPN	./ftl_cache.c	/^int32_t CACHE_GET_LPN(int32_t ppn)$/;"	f
CACHE_GET_MAP	./ftl_cache.c	/^cache_idx_entry* CACHE_GET_MAP(uint32_t map_index, uint32_t map_type, int32_t* map_data)$/;"	f
CACHE_GET_PPN	./ftl_cache.c	/^int32_t CACHE_GET_PPN(int32_t lpn)$/;"	f
CACHE_IDX_SIZE	./vssim_config_manager.c	/^int CACHE_IDX_SIZE;$/;"	v
CACHE_INSERT_MAP	./ftl_cache.c	/^cache_idx_entry* CACHE_INSERT_MAP(uint32_t map_index, uint32_t map_type, uint32_t victim_index)$/;"	f
CACHE_MAP_SIZE	./ftl_cache.h	9;"	d
CACHE_SELECT_VICTIM	./ftl_cache.c	/^uint32_t CACHE_SELECT_VICTIM(void)$/;"	f
CACHE_UPDATE_LPN	./ftl_cache.c	/^int CACHE_UPDATE_LPN(int32_t lpn, int32_t ppn)$/;"	f
CACHE_UPDATE_PPN	./ftl_cache.c	/^int CACHE_UPDATE_PPN(int32_t lpn, int32_t ppn)$/;"	f
CALC_BLOCK	./ftl_mapping_manager.c	/^unsigned int CALC_BLOCK(int32_t ppn)$/;"	f
CALC_FCSLOT	./fmopl.c	/^INLINE void CALC_FCSLOT(OPL_CH *CH,OPL_SLOT *SLOT)$/;"	f
CALC_FLASH	./ftl_mapping_manager.c	/^unsigned int CALC_FLASH(int32_t ppn)$/;"	f
CALC_IO_LATENCY	./ftl_perf_manager.c	/^int64_t CALC_IO_LATENCY(io_request* request)$/;"	f
CALC_PAGE	./ftl_mapping_manager.c	/^unsigned int CALC_PAGE(int32_t ppn)$/;"	f
CARD_ECC_DISABLED	./sd.h	47;"	d
CARD_ECC_FAILED	./sd.h	42;"	d
CARD_IS_LOCKED	./sd.h	38;"	d
CARD_STATUS_A	./sd.c	290;"	d	file:
CARD_STATUS_B	./sd.c	291;"	d	file:
CARD_STATUS_C	./sd.c	292;"	d	file:
CAS	./ac97.c	/^    CAS      = 0x34$/;"	e	enum:__anon5	file:
CASE_GET_REG24	./lsi53c895a.c	1323;"	d	file:
CASE_GET_REG24	./lsi53c895a.c	1491;"	d	file:
CASE_GET_REG32	./lsi53c895a.c	1328;"	d	file:
CASE_GET_REG32	./lsi53c895a.c	1492;"	d	file:
CASE_SET_REG24	./lsi53c895a.c	1497;"	d	file:
CASE_SET_REG24	./lsi53c895a.c	1721;"	d	file:
CASE_SET_REG32	./lsi53c895a.c	1502;"	d	file:
CASE_SET_REG32	./lsi53c895a.c	1722;"	d	file:
CB_A0	./ads7846.c	30;"	d	file:
CB_A1	./ads7846.c	31;"	d	file:
CB_A2	./ads7846.c	32;"	d	file:
CB_MODE	./ads7846.c	29;"	d	file:
CB_PD0	./ads7846.c	26;"	d	file:
CB_PD0	./max111x.c	23;"	d	file:
CB_PD1	./ads7846.c	27;"	d	file:
CB_PD1	./max111x.c	24;"	d	file:
CB_SEL0	./max111x.c	27;"	d	file:
CB_SEL1	./max111x.c	28;"	d	file:
CB_SEL2	./max111x.c	29;"	d	file:
CB_SER	./ads7846.c	28;"	d	file:
CB_SGL	./max111x.c	25;"	d	file:
CB_START	./ads7846.c	33;"	d	file:
CB_START	./max111x.c	30;"	d	file:
CB_UNI	./max111x.c	26;"	d	file:
CBus	./devices.h	/^} CBus;$/;"	t	typeref:struct:__anon208
CBusPriv	./cbus.c	/^} CBusPriv;$/;"	t	typeref:struct:__anon192	file:
CBusRetu	./cbus.c	/^} CBusRetu;$/;"	t	typeref:struct:__anon194	file:
CBusSlave	./cbus.c	/^} CBusSlave;$/;"	t	typeref:struct:__anon191	file:
CBusTahvo	./cbus.c	/^} CBusTahvo;$/;"	t	typeref:struct:__anon198	file:
CCCR	./pxa2xx.c	169;"	d	file:
CCR	./pxa2xx_lcd.c	104;"	d	file:
CCR	./tc6393xb.c	/^        uint16_t CCR;$/;"	m	struct:TC6393xbState::__anon444	file:
CCR_CEN	./pxa2xx_lcd.c	152;"	d	file:
CCSR	./pxa2xx.c	172;"	d	file:
CC_ERROR	./sd.h	43;"	d
CD	./ide.c	74;"	d	file:
CDC_PRODUCT_NUM	./usb-net.c	36;"	d	file:
CDC_VENDOR_NUM	./usb-net.c	35;"	d	file:
CD_FRAMES	./ide.c	318;"	d	file:
CD_FRAMESIZE	./ide.c	319;"	d	file:
CD_MAX_BYTES	./ide.c	320;"	d	file:
CD_MAX_SECTORS	./ide.c	321;"	d	file:
CD_MINS	./ide.c	316;"	d	file:
CD_SECS	./ide.c	317;"	d	file:
CE1	./tc58128.c	5;"	d	file:
CE2	./tc58128.c	6;"	d	file:
CELL_PROGRAM_DELAY	./vssim_config_manager.c	/^int CELL_PROGRAM_DELAY;$/;"	v
CELL_READ_DELAY	./vssim_config_manager.c	/^int CELL_READ_DELAY;$/;"	v
CFA_ACCESS_METADATA_STORAGE	./ide.c	165;"	d	file:
CFA_ADDRESS_OVERFLOW	./ide.c	377;"	d	file:
CFA_ERASE_SECTORS	./ide.c	166;"	d	file:
CFA_IDLEIMMEDIATE	./ide.c	153;"	d	file:
CFA_INVALID_ADDRESS	./ide.c	376;"	d	file:
CFA_INVALID_COMMAND	./ide.c	375;"	d	file:
CFA_MISC_ERROR	./ide.c	374;"	d	file:
CFA_NO_ERROR	./ide.c	373;"	d	file:
CFA_REQ_EXT_ERROR_CODE	./ide.c	87;"	d	file:
CFA_TRANSLATE_SECTOR	./ide.c	148;"	d	file:
CFA_WEAR_LEVEL	./ide.c	206;"	d	file:
CFA_WRITE_MULTI_WO_ERASE	./ide.c	176;"	d	file:
CFA_WRITE_SECT_WO_ERASE	./ide.c	124;"	d	file:
CFG1_RESREPT	./esp.c	146;"	d	file:
CFG_ADDR	./ppc_newworld.c	41;"	d	file:
CFG_ADDR	./ppc_oldworld.c	41;"	d	file:
CFG_ADDR	./sun4m.c	83;"	d	file:
CFG_PWRINTEN	./slavio_misc.c	78;"	d	file:
CFIFO_LEN_MASK	./usb-bt.c	33;"	d	file:
CF_CD	./r2d.c	/^    PCI_INTD, CF_IDE, CF_CD, PCI_INTC, SM501, KEY, RTC_A, RTC_T,$/;"	e	enum:r2d_fpga_irq	file:
CF_IDE	./r2d.c	/^    PCI_INTD, CF_IDE, CF_CD, PCI_INTC, SM501, KEY, RTC_A, RTC_T,$/;"	e	enum:r2d_fpga_irq	file:
CHANGE_CONN_LINK_KEY_CP_SIZE	./bt.h	567;"	d
CHANGE_LOCAL_NAME_CP_SIZE	./bt.h	889;"	d
CHANNEL_IS_EMPTY	./common.h	118;"	d
CHANNEL_IS_ERASE	./common.h	121;"	d
CHANNEL_IS_READ	./common.h	120;"	d
CHANNEL_IS_WRITE	./common.h	119;"	d
CHANNEL_NB	./vssim_config_manager.c	/^int CHANNEL_NB;$/;"	v
CHANNEL_NUM	./max111x.c	32;"	d	file:
CHANNEL_SWITCH_DELAY_R	./vssim_config_manager.c	/^int CHANNEL_SWITCH_DELAY_R;$/;"	v
CHANNEL_SWITCH_DELAY_W	./vssim_config_manager.c	/^int CHANNEL_SWITCH_DELAY_W;$/;"	v
CHECK_IO_DEPENDENCY_FOR_READ	./firm_buffer_manager.c	/^event_queue_entry* CHECK_IO_DEPENDENCY_FOR_READ(int32_t sector_nb, unsigned int length)$/;"	f
CHECK_IO_DEPENDENCY_FOR_WRITE	./firm_buffer_manager.c	/^int CHECK_IO_DEPENDENCY_FOR_WRITE(event_queue_entry* e_q_entry, int32_t sector_nb, unsigned int length)$/;"	f
CHECK_OVERWRITE	./firm_buffer_manager.c	/^int CHECK_OVERWRITE(event_queue_entry* e_q_entry, int32_t sector_nb, unsigned int length)$/;"	f
CHECK_RMD	./pcnet.c	495;"	d	file:
CHECK_RMD	./pcnet.c	510;"	d	file:
CHECK_SEQUENTIALITY	./firm_buffer_manager.c	/^int CHECK_SEQUENTIALITY(event_queue_entry* e_q_entry, int32_t sector_nb)$/;"	f
CHECK_TMD	./pcnet.c	502;"	d	file:
CHECK_TMD	./pcnet.c	543;"	d	file:
CHN_C	./escc.c	89;"	d	file:
CH_8100	./rtl8139.c	/^    CH_8100,$/;"	e	enum:__anon378	file:
CH_8100B_8139D	./rtl8139.c	/^    CH_8100B_8139D,$/;"	e	enum:__anon378	file:
CH_8101	./rtl8139.c	/^    CH_8101,$/;"	e	enum:__anon378	file:
CH_8130	./rtl8139.c	/^    CH_8130,$/;"	e	enum:__anon378	file:
CH_8139	./rtl8139.c	/^    CH_8139 = 0,$/;"	e	enum:__anon378	file:
CH_8139A	./rtl8139.c	/^    CH_8139A,$/;"	e	enum:__anon378	file:
CH_8139A_G	./rtl8139.c	/^    CH_8139A_G,$/;"	e	enum:__anon378	file:
CH_8139B	./rtl8139.c	/^    CH_8139B,$/;"	e	enum:__anon378	file:
CH_8139C	./rtl8139.c	/^    CH_8139C,$/;"	e	enum:__anon378	file:
CH_8139_K	./rtl8139.c	/^    CH_8139_K,$/;"	e	enum:__anon378	file:
CH_ATTR_SIZE	./vga_int.h	79;"	d
CH_OP	./common.h	114;"	d
CI	./cs4231a.c	96;"	d	file:
CID_CSD_OVERWRITE	./sd.h	45;"	d
CIP_PROFILE_ID	./bt.h	2028;"	d
CIP_SVCLASS_ID	./bt.h	/^    CIP_SVCLASS_ID			= 0x1128,$/;"	e	enum:service_class_id
CIRRUS_BANKING_DUAL	./cirrus_vga.c	95;"	d	file:
CIRRUS_BANKING_GRANULARITY_16K	./cirrus_vga.c	96;"	d	file:
CIRRUS_BLTBUFSIZE	./cirrus_vga.c	270;"	d	file:
CIRRUS_BLTMODEEXT_COLOREXPINV	./cirrus_vga.c	141;"	d	file:
CIRRUS_BLTMODEEXT_DWORDGRANULARITY	./cirrus_vga.c	142;"	d	file:
CIRRUS_BLTMODEEXT_SOLIDFILL	./cirrus_vga.c	140;"	d	file:
CIRRUS_BLTMODE_BACKWARDS	./cirrus_vga.c	99;"	d	file:
CIRRUS_BLTMODE_COLOREXPAND	./cirrus_vga.c	104;"	d	file:
CIRRUS_BLTMODE_MEMSYSDEST	./cirrus_vga.c	100;"	d	file:
CIRRUS_BLTMODE_MEMSYSSRC	./cirrus_vga.c	101;"	d	file:
CIRRUS_BLTMODE_PATTERNCOPY	./cirrus_vga.c	103;"	d	file:
CIRRUS_BLTMODE_PIXELWIDTH16	./cirrus_vga.c	107;"	d	file:
CIRRUS_BLTMODE_PIXELWIDTH24	./cirrus_vga.c	108;"	d	file:
CIRRUS_BLTMODE_PIXELWIDTH32	./cirrus_vga.c	109;"	d	file:
CIRRUS_BLTMODE_PIXELWIDTH8	./cirrus_vga.c	106;"	d	file:
CIRRUS_BLTMODE_PIXELWIDTHMASK	./cirrus_vga.c	105;"	d	file:
CIRRUS_BLTMODE_TRANSPARENTCOMP	./cirrus_vga.c	102;"	d	file:
CIRRUS_BLT_AUTOSTART	./cirrus_vga.c	116;"	d	file:
CIRRUS_BLT_BUSY	./cirrus_vga.c	112;"	d	file:
CIRRUS_BLT_FIFOUSED	./cirrus_vga.c	115;"	d	file:
CIRRUS_BLT_RESET	./cirrus_vga.c	114;"	d	file:
CIRRUS_BLT_START	./cirrus_vga.c	113;"	d	file:
CIRRUS_BUSTYPE_ISA	./cirrus_vga.c	89;"	d	file:
CIRRUS_BUSTYPE_PCI	./cirrus_vga.c	87;"	d	file:
CIRRUS_BUSTYPE_VLBFAST	./cirrus_vga.c	86;"	d	file:
CIRRUS_BUSTYPE_VLBSLOW	./cirrus_vga.c	88;"	d	file:
CIRRUS_CURSOR_HIDDENPEL	./cirrus_vga.c	82;"	d	file:
CIRRUS_CURSOR_LARGE	./cirrus_vga.c	83;"	d	file:
CIRRUS_CURSOR_SHOW	./cirrus_vga.c	81;"	d	file:
CIRRUS_HOOK_HANDLED	./cirrus_vga.c	215;"	d	file:
CIRRUS_HOOK_NOT_HANDLED	./cirrus_vga.c	214;"	d	file:
CIRRUS_ID_CLGD5422	./cirrus_vga.c	54;"	d	file:
CIRRUS_ID_CLGD5424	./cirrus_vga.c	56;"	d	file:
CIRRUS_ID_CLGD5426	./cirrus_vga.c	55;"	d	file:
CIRRUS_ID_CLGD5428	./cirrus_vga.c	57;"	d	file:
CIRRUS_ID_CLGD5430	./cirrus_vga.c	58;"	d	file:
CIRRUS_ID_CLGD5434	./cirrus_vga.c	59;"	d	file:
CIRRUS_ID_CLGD5436	./cirrus_vga.c	60;"	d	file:
CIRRUS_ID_CLGD5446	./cirrus_vga.c	61;"	d	file:
CIRRUS_MEMFLAGS_BANKSWITCH	./cirrus_vga.c	78;"	d	file:
CIRRUS_MEMSIZEEXT_DOUBLE	./cirrus_vga.c	92;"	d	file:
CIRRUS_MEMSIZE_1M	./cirrus_vga.c	76;"	d	file:
CIRRUS_MEMSIZE_2M	./cirrus_vga.c	77;"	d	file:
CIRRUS_MEMSIZE_512k	./cirrus_vga.c	75;"	d	file:
CIRRUS_MMIO_BLTBGCOLOR	./cirrus_vga.c	145;"	d	file:
CIRRUS_MMIO_BLTDESTADDR	./cirrus_vga.c	151;"	d	file:
CIRRUS_MMIO_BLTDESTPITCH	./cirrus_vga.c	149;"	d	file:
CIRRUS_MMIO_BLTFGCOLOR	./cirrus_vga.c	146;"	d	file:
CIRRUS_MMIO_BLTHEIGHT	./cirrus_vga.c	148;"	d	file:
CIRRUS_MMIO_BLTMODE	./cirrus_vga.c	154;"	d	file:
CIRRUS_MMIO_BLTMODEEXT	./cirrus_vga.c	156;"	d	file:
CIRRUS_MMIO_BLTROP	./cirrus_vga.c	155;"	d	file:
CIRRUS_MMIO_BLTSRCADDR	./cirrus_vga.c	152;"	d	file:
CIRRUS_MMIO_BLTSRCPITCH	./cirrus_vga.c	150;"	d	file:
CIRRUS_MMIO_BLTSTATUS	./cirrus_vga.c	173;"	d	file:
CIRRUS_MMIO_BLTTRANSPARENTCOLOR	./cirrus_vga.c	157;"	d	file:
CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK	./cirrus_vga.c	158;"	d	file:
CIRRUS_MMIO_BLTWIDTH	./cirrus_vga.c	147;"	d	file:
CIRRUS_MMIO_BLTWRITEMASK	./cirrus_vga.c	153;"	d	file:
CIRRUS_MMIO_BRESENHAM_DELTA_MAJOR	./cirrus_vga.c	170;"	d	file:
CIRRUS_MMIO_BRESENHAM_DIRECTION	./cirrus_vga.c	171;"	d	file:
CIRRUS_MMIO_BRESENHAM_ERROR	./cirrus_vga.c	169;"	d	file:
CIRRUS_MMIO_BRESENHAM_K1	./cirrus_vga.c	167;"	d	file:
CIRRUS_MMIO_BRESENHAM_K3	./cirrus_vga.c	168;"	d	file:
CIRRUS_MMIO_ENABLE	./cirrus_vga.c	90;"	d	file:
CIRRUS_MMIO_LINEARDRAW_END_X	./cirrus_vga.c	161;"	d	file:
CIRRUS_MMIO_LINEARDRAW_END_Y	./cirrus_vga.c	162;"	d	file:
CIRRUS_MMIO_LINEARDRAW_LINESTYLE_ACCUM	./cirrus_vga.c	166;"	d	file:
CIRRUS_MMIO_LINEARDRAW_LINESTYLE_INC	./cirrus_vga.c	163;"	d	file:
CIRRUS_MMIO_LINEARDRAW_LINESTYLE_MASK	./cirrus_vga.c	165;"	d	file:
CIRRUS_MMIO_LINEARDRAW_LINESTYLE_ROLLOVER	./cirrus_vga.c	164;"	d	file:
CIRRUS_MMIO_LINEARDRAW_START_X	./cirrus_vga.c	159;"	d	file:
CIRRUS_MMIO_LINEARDRAW_START_Y	./cirrus_vga.c	160;"	d	file:
CIRRUS_MMIO_LINEDRAW_MODE	./cirrus_vga.c	172;"	d	file:
CIRRUS_MMIO_USE_PCIADDR	./cirrus_vga.c	91;"	d	file:
CIRRUS_PNPMMIO_SIZE	./cirrus_vga.c	210;"	d	file:
CIRRUS_ROP_0	./cirrus_vga.c	119;"	d	file:
CIRRUS_ROP_1	./cirrus_vga.c	125;"	d	file:
CIRRUS_ROP_NOP	./cirrus_vga.c	121;"	d	file:
CIRRUS_ROP_NOP_INDEX	./cirrus_vga.c	136;"	d	file:
CIRRUS_ROP_NOTDST	./cirrus_vga.c	123;"	d	file:
CIRRUS_ROP_NOTSRC	./cirrus_vga.c	132;"	d	file:
CIRRUS_ROP_NOTSRC_AND_DST	./cirrus_vga.c	126;"	d	file:
CIRRUS_ROP_NOTSRC_AND_NOTDST	./cirrus_vga.c	134;"	d	file:
CIRRUS_ROP_NOTSRC_OR_DST	./cirrus_vga.c	133;"	d	file:
CIRRUS_ROP_NOTSRC_OR_NOTDST	./cirrus_vga.c	129;"	d	file:
CIRRUS_ROP_SRC	./cirrus_vga.c	124;"	d	file:
CIRRUS_ROP_SRC_AND_DST	./cirrus_vga.c	120;"	d	file:
CIRRUS_ROP_SRC_AND_NOTDST	./cirrus_vga.c	122;"	d	file:
CIRRUS_ROP_SRC_INDEX	./cirrus_vga.c	137;"	d	file:
CIRRUS_ROP_SRC_NOTXOR_DST	./cirrus_vga.c	130;"	d	file:
CIRRUS_ROP_SRC_OR_DST	./cirrus_vga.c	128;"	d	file:
CIRRUS_ROP_SRC_OR_NOTDST	./cirrus_vga.c	131;"	d	file:
CIRRUS_ROP_SRC_XOR_DST	./cirrus_vga.c	127;"	d	file:
CIRRUS_SR7_BPP_16	./cirrus_vga.c	70;"	d	file:
CIRRUS_SR7_BPP_16_DOUBLEVCLK	./cirrus_vga.c	68;"	d	file:
CIRRUS_SR7_BPP_24	./cirrus_vga.c	69;"	d	file:
CIRRUS_SR7_BPP_32	./cirrus_vga.c	71;"	d	file:
CIRRUS_SR7_BPP_8	./cirrus_vga.c	67;"	d	file:
CIRRUS_SR7_BPP_MASK	./cirrus_vga.c	66;"	d	file:
CIRRUS_SR7_BPP_SVGA	./cirrus_vga.c	65;"	d	file:
CIRRUS_SR7_BPP_VGA	./cirrus_vga.c	64;"	d	file:
CIRRUS_SR7_ISAADDR_MASK	./cirrus_vga.c	72;"	d	file:
CISTPL_CFTABLE_ENTRY	./pcmcia.h	39;"	d
CISTPL_CONFIG	./pcmcia.h	38;"	d
CISTPL_DEVICE	./pcmcia.h	33;"	d
CISTPL_DEVICE_GEO	./pcmcia.h	42;"	d
CISTPL_DEVICE_GEO_A	./pcmcia.h	43;"	d
CISTPL_DEVICE_OA	./pcmcia.h	41;"	d
CISTPL_DEVICE_OC	./pcmcia.h	40;"	d
CISTPL_END	./pcmcia.h	47;"	d
CISTPL_ENDMARK	./pcmcia.h	48;"	d
CISTPL_FUNCE	./pcmcia.h	46;"	d
CISTPL_FUNCID	./pcmcia.h	45;"	d
CISTPL_JEDEC_A	./pcmcia.h	37;"	d
CISTPL_JEDEC_C	./pcmcia.h	36;"	d
CISTPL_MANFID	./pcmcia.h	44;"	d
CISTPL_NO_LINK	./pcmcia.h	34;"	d
CISTPL_VERS_1	./pcmcia.h	35;"	d
CKEN	./pxa2xx.c	170;"	d	file:
CLE	./tc58128.c	10;"	d	file:
CLOCK_IN_OMAP1510	./omap_clk.c	33;"	d	file:
CLOCK_IN_OMAP16XX	./omap_clk.c	34;"	d	file:
CLOCK_IN_OMAP242X	./omap_clk.c	35;"	d	file:
CLOCK_IN_OMAP243X	./omap_clk.c	36;"	d	file:
CLOCK_IN_OMAP310	./omap_clk.c	31;"	d	file:
CLOCK_IN_OMAP343X	./omap_clk.c	37;"	d	file:
CLOCK_IN_OMAP730	./omap_clk.c	32;"	d	file:
CLOCK_SCALE_1KHZ	./wdt_i6300esb.c	81;"	d	file:
CLOCK_SCALE_1MHZ	./wdt_i6300esb.c	82;"	d	file:
CLOCK_TRXC	./escc.c	175;"	d	file:
CMCE	./cs4231a.c	89;"	d	file:
CMD	./vmware_vga.c	494;"	d	file:
CMDAT_DATA_EN	./pxa2xx_mmci.c	79;"	d	file:
CMDAT_DMA_EN	./pxa2xx_mmci.c	81;"	d	file:
CMDAT_RES_TYPE	./pxa2xx_mmci.c	78;"	d	file:
CMDAT_STOP_TRAN	./pxa2xx_mmci.c	82;"	d	file:
CMDAT_WR_RD	./pxa2xx_mmci.c	80;"	d	file:
CMDCR	./pxa2xx_lcd.c	106;"	d	file:
CMDLINE_ADDR	./ppc.c	1236;"	d	file:
CMDLINE_ADDR	./ppc_mac.h	39;"	d
CMDLINE_ADDR	./sun4m.c	78;"	d	file:
CMDLINE_ADDR	./sun4u.c	46;"	d	file:
CMD_BLOCK_CONTROLLER	./dma.c	/^    CMD_BLOCK_CONTROLLER = 0x04,$/;"	e	enum:__anon209	file:
CMD_BUSRESET	./esp.c	114;"	d	file:
CMD_CLR_IUS	./escc.c	135;"	d	file:
CMD_CLR_TXINT	./escc.c	134;"	d	file:
CMD_CMD	./esp.c	109;"	d	file:
CMD_CMD_MASK	./escc.c	132;"	d	file:
CMD_COMPRESSED_TIME	./dma.c	/^    CMD_COMPRESSED_TIME  = 0x08,$/;"	e	enum:__anon209	file:
CMD_CYCLIC_PRIORITY	./dma.c	/^    CMD_CYCLIC_PRIORITY  = 0x10,$/;"	e	enum:__anon209	file:
CMD_DMA	./esp.c	108;"	d	file:
CMD_ENSEL	./esp.c	121;"	d	file:
CMD_EXTENDED_WRITE	./dma.c	/^    CMD_EXTENDED_WRITE   = 0x20,$/;"	e	enum:__anon209	file:
CMD_FIXED_ADDRESS	./dma.c	/^    CMD_FIXED_ADDRESS    = 0x02,$/;"	e	enum:__anon209	file:
CMD_FLUSH	./esp.c	112;"	d	file:
CMD_HI	./escc.c	133;"	d	file:
CMD_ICCS	./esp.c	116;"	d	file:
CMD_LOW_DACK	./dma.c	/^    CMD_LOW_DACK         = 0x80,$/;"	e	enum:__anon209	file:
CMD_LOW_DREQ	./dma.c	/^    CMD_LOW_DREQ         = 0x40,$/;"	e	enum:__anon209	file:
CMD_MEMORY_TO_MEMORY	./dma.c	/^    CMD_MEMORY_TO_MEMORY = 0x01,$/;"	e	enum:__anon209	file:
CMD_MSGACC	./esp.c	117;"	d	file:
CMD_NOP	./esp.c	111;"	d	file:
CMD_NOT_SUPPORTED	./dma.c	/^    CMD_NOT_SUPPORTED    = CMD_MEMORY_TO_MEMORY | CMD_FIXED_ADDRESS$/;"	e	enum:__anon209	file:
CMD_PTR_MASK	./escc.c	131;"	d	file:
CMD_RESET	./esp.c	113;"	d	file:
CMD_SATN	./esp.c	118;"	d	file:
CMD_SELATN	./esp.c	119;"	d	file:
CMD_SELATNS	./esp.c	120;"	d	file:
CMD_TI	./esp.c	115;"	d	file:
CMTP_UUID	./bt.h	/^    CMTP_UUID		= 0x001b,$/;"	e	enum:sdp_proto_uuid
CMULT_SHIFT	./sd.c	244;"	d	file:
CODEC	./wm8750.c	17;"	d	file:
COLD_RAN	./common.h	109;"	d
COLD_RAN_WRITE	./common.h	75;"	d
COMMAND_MASK	./mac_dbdma.c	111;"	d	file:
COM_CRC_ERROR	./sd.h	40;"	d
CON	./fmopl.h	/^	UINT8 CON;			\/* connection type                     *\/$/;"	m	struct:fm_opl_channel
CONFIG	./tc6393xb.c	/^        uint8_t CONFIG;$/;"	m	struct:TC6393xbState::__anon444	file:
CONFIG_BOCHS_VBE	./vga_int.h	31;"	d
CONN_SETUP_ALLOW_ALL	./bt.h	/^    CONN_SETUP_ALLOW_ALL	= 0x00,$/;"	e	enum:conn_setup_cond_type
CONN_SETUP_ALLOW_BDADDR	./bt.h	/^    CONN_SETUP_ALLOW_BDADDR	= 0x02,$/;"	e	enum:conn_setup_cond_type
CONN_SETUP_ALLOW_CLASS	./bt.h	/^    CONN_SETUP_ALLOW_CLASS	= 0x01,$/;"	e	enum:conn_setup_cond_type
CONN_SETUP_AUTO_OFF	./bt.h	/^    CONN_SETUP_AUTO_OFF		= 0x01,$/;"	e	enum:conn_setup_cond
CONN_SETUP_AUTO_ON	./bt.h	/^    CONN_SETUP_AUTO_ON		= 0x02,$/;"	e	enum:conn_setup_cond
CONTINUATION_PARAM_SIZE	./bt-sdp.c	106;"	d	file:
CONTROL_IE	./xilinx_uartlite.c	47;"	d	file:
CONTROL_RST_RX	./xilinx_uartlite.c	46;"	d	file:
CONTROL_RST_TX	./xilinx_uartlite.c	45;"	d	file:
CONT_SEQ_WRITE	./common.h	72;"	d
COPY_DATA_TO_FTL_BUFFER	./firm_buffer_manager.c	/^void COPY_DATA_TO_FTL_BUFFER(event_queue_entry* e_q_entry)$/;"	f
COPY_DATA_TO_READ_BUFFER	./firm_buffer_manager.c	/^void COPY_DATA_TO_READ_BUFFER(event_queue_entry* dst_entry, event_queue_entry* src_entry)$/;"	f
COPY_PIXEL	./blizzard_template.h	132;"	d
COPY_PIXEL	./blizzard_template.h	24;"	d
COPY_PIXEL	./blizzard_template.h	28;"	d
COPY_PIXEL	./blizzard_template.h	32;"	d
COPY_PIXEL	./blizzard_template.h	38;"	d
COPY_PIXEL	./pl110_template.h	15;"	d
COPY_PIXEL	./pl110_template.h	17;"	d
COPY_PIXEL	./pl110_template.h	19;"	d
COPY_PIXEL	./pl110_template.h	22;"	d
COPY_PIXEL	./pl110_template.h	92;"	d
COPY_PIXEL	./pxa2xx_template.h	14;"	d
COPY_PIXEL	./pxa2xx_template.h	16;"	d
COPY_PIXEL	./pxa2xx_template.h	18;"	d
COPY_PIXEL	./pxa2xx_template.h	21;"	d
COPY_PIXEL	./pxa2xx_template.h	430;"	d
COPY_PIXEL1	./blizzard_template.h	133;"	d
COPY_PIXEL1	./blizzard_template.h	25;"	d
COPY_PIXEL1	./blizzard_template.h	29;"	d
COPY_PIXEL1	./blizzard_template.h	34;"	d
COPY_PIXEL1	./blizzard_template.h	39;"	d
CORDLESS_TELEPHONY_PROFILE_ID	./bt.h	1997;"	d
CORDLESS_TELEPHONY_SVCLASS_ID	./bt.h	/^    CORDLESS_TELEPHONY_SVCLASS_ID	= 0x1109,$/;"	e	enum:service_class_id
CORGI_SSP_PORT	./spitz.c	621;"	d	file:
COUNT	./dma.c	51;"	d	file:
CPCCNT	./pxa2xx.c	356;"	d	file:
CPEVTSEL	./pxa2xx.c	359;"	d	file:
CPFLAG	./pxa2xx.c	358;"	d	file:
CPINTEN	./pxa2xx.c	357;"	d	file:
CPPMN0	./pxa2xx.c	361;"	d	file:
CPPMN1	./pxa2xx.c	362;"	d	file:
CPPMN2	./pxa2xx.c	363;"	d	file:
CPPMN3	./pxa2xx.c	364;"	d	file:
CPPMNC	./pxa2xx.c	355;"	d	file:
CPU_IRQ_INT15_IN	./slavio_intctl.c	83;"	d	file:
CPU_IRQ_INT15_MASK	./slavio_intctl.c	84;"	d	file:
CPU_SOFTIRQ_MASK	./slavio_intctl.c	82;"	d	file:
CPU_TIMER_OFFSET	./slavio_timer.c	75;"	d	file:
CPU_TIMER_SIZE	./slavio_timer.c	72;"	d	file:
CP_RX_BUFFER_SIZE_MASK	./rtl8139.c	953;"	d	file:
CP_RX_EOR	./rtl8139.c	951;"	d	file:
CP_RX_OWN	./rtl8139.c	949;"	d	file:
CP_RX_STATUS_BAR	./rtl8139.c	1047;"	d	file:
CP_RX_STATUS_CRC	./rtl8139.c	1051;"	d	file:
CP_RX_STATUS_FS	./rtl8139.c	1039;"	d	file:
CP_RX_STATUS_IPF	./rtl8139.c	1053;"	d	file:
CP_RX_STATUS_LS	./rtl8139.c	1041;"	d	file:
CP_RX_STATUS_MAR	./rtl8139.c	1043;"	d	file:
CP_RX_STATUS_PAM	./rtl8139.c	1045;"	d	file:
CP_RX_STATUS_RUNT	./rtl8139.c	1049;"	d	file:
CP_RX_STATUS_TCPF	./rtl8139.c	1057;"	d	file:
CP_RX_STATUS_UDPF	./rtl8139.c	1055;"	d	file:
CP_RX_TAGC	./rtl8139.c	1964;"	d	file:
CP_RX_TAVA	./rtl8139.c	955;"	d	file:
CP_RX_VLAN_TAG_MASK	./rtl8139.c	957;"	d	file:
CP_TC_LGSEN_MSS_MASK	./rtl8139.c	1951;"	d	file:
CP_TX_BUFFER_SIZE	./rtl8139.c	1961;"	d	file:
CP_TX_BUFFER_SIZE_MASK	./rtl8139.c	1962;"	d	file:
CP_TX_EOR	./rtl8139.c	1943;"	d	file:
CP_TX_FS	./rtl8139.c	1945;"	d	file:
CP_TX_IPCS	./rtl8139.c	1954;"	d	file:
CP_TX_LGSEN	./rtl8139.c	1949;"	d	file:
CP_TX_LS	./rtl8139.c	1947;"	d	file:
CP_TX_OWN	./rtl8139.c	1941;"	d	file:
CP_TX_STATUS_EXC	./rtl8139.c	1980;"	d	file:
CP_TX_STATUS_LNKF	./rtl8139.c	1978;"	d	file:
CP_TX_STATUS_OWC	./rtl8139.c	1976;"	d	file:
CP_TX_STATUS_TES	./rtl8139.c	1974;"	d	file:
CP_TX_STATUS_UNF	./rtl8139.c	1972;"	d	file:
CP_TX_TCPCS	./rtl8139.c	1958;"	d	file:
CP_TX_UDPCS	./rtl8139.c	1956;"	d	file:
CP_TX_VLAN_TAG_MASK	./rtl8139.c	1966;"	d	file:
CPlusRxChkSum	./rtl8139.c	/^    CPlusRxChkSum = 0x0020, \/* enable receive checksum offloading *\/$/;"	e	enum:CplusCmdBits	file:
CPlusRxEnb	./rtl8139.c	/^    CPlusRxEnb    = 0x0002,$/;"	e	enum:CplusCmdBits	file:
CPlusRxVLAN	./rtl8139.c	/^    CPlusRxVLAN   = 0x0040, \/* enable receive VLAN detagging *\/$/;"	e	enum:CplusCmdBits	file:
CPlusTxEnb	./rtl8139.c	/^    CPlusTxEnb    = 0x0001,$/;"	e	enum:CplusCmdBits	file:
CRC	./pcnet.c	599;"	d	file:
CREATE_CONN_CANCEL_CP_SIZE	./bt.h	502;"	d
CREATE_CONN_CANCEL_RP_SIZE	./bt.h	508;"	d
CREATE_CONN_CP_SIZE	./bt.h	481;"	d
CR_DONT_CLEAR_MASK	./ac97.c	74;"	d	file:
CR_FEIE	./ac97.c	69;"	d	file:
CR_IOCE	./ac97.c	68;"	d	file:
CR_LVBIE	./ac97.c	70;"	d	file:
CR_RPBM	./ac97.c	72;"	d	file:
CR_RR	./ac97.c	71;"	d	file:
CR_VALID_MASK	./ac97.c	73;"	d	file:
CSCR	./rtl8139.c	/^    CSCR = 0x74,        \/* Chip Status and Configuration Register. *\/$/;"	e	enum:RTL8139_registers	file:
CSCR	./rtl8139.c	/^    uint16_t CSCR;$/;"	m	struct:RTL8139State	file:
CSCRBits	./rtl8139.c	/^enum CSCRBits {$/;"	g	file:
CSCR_Con_status	./rtl8139.c	/^    CSCR_Con_status = 1<<3, \/* This bit indicates the status of the connection. 1 = valid connected link detected; 0 = disconnected link detected. RO def 0*\/$/;"	e	enum:CSCRBits	file:
CSCR_Con_status_En	./rtl8139.c	/^    CSCR_Con_status_En = 1<<2, \/* Assertion of this bit configures LED1 pin to indicate connection status. def 0*\/$/;"	e	enum:CSCRBits	file:
CSCR_F_Connect	./rtl8139.c	/^    CSCR_F_Connect  = 1<<5,  \/* Assertion of this bit forces the disconnect function to be bypassed. def 0*\/$/;"	e	enum:CSCRBits	file:
CSCR_F_LINK_100	./rtl8139.c	/^    CSCR_F_LINK_100 = 1<<6, \/* Used to login force good link in 100Mbps for diagnostic purposes. 1 = DISABLE, 0 = ENABLE. def 1*\/$/;"	e	enum:CSCRBits	file:
CSCR_HEART_BIT	./rtl8139.c	/^    CSCR_HEART_BIT = 1<<8,  \/* 1 = HEART BEAT enable, 0 = HEART BEAT disable. HEART BEAT function is only valid in 10Mbps mode. def 1*\/$/;"	e	enum:CSCRBits	file:
CSCR_JBEN	./rtl8139.c	/^    CSCR_JBEN = 1<<7,  \/* 1 = enable jabber function. 0 = disable jabber function, def 1*\/$/;"	e	enum:CSCRBits	file:
CSCR_LD	./rtl8139.c	/^    CSCR_LD  = 1<<9,  \/* Active low TPI link disable signal. When low, TPI still transmits link pulses and TPI stays in good link state. def 1*\/$/;"	e	enum:CSCRBits	file:
CSCR_PASS_SCR	./rtl8139.c	/^    CSCR_PASS_SCR = 1<<0, \/* Bypass Scramble, def 0*\/$/;"	e	enum:CSCRBits	file:
CSCR_Testfun	./rtl8139.c	/^    CSCR_Testfun = 1<<15, \/* 1 = Auto-neg speeds up internal timer, WO, def 0 *\/$/;"	e	enum:CSCRBits	file:
CSMKeyControll	./fmopl.c	/^INLINE void CSMKeyControll(OPL_CH *CH)$/;"	f
CSR_ASTRP_RCV	./pcnet.c	129;"	d	file:
CSR_BADR	./pcnet.c	160;"	d	file:
CSR_BADX	./pcnet.c	163;"	d	file:
CSR_BSWP	./pcnet.c	126;"	d	file:
CSR_CRBA	./pcnet.c	157;"	d	file:
CSR_CRBC	./pcnet.c	142;"	d	file:
CSR_CRDA	./pcnet.c	162;"	d	file:
CSR_CRST	./pcnet.c	143;"	d	file:
CSR_CXBA	./pcnet.c	158;"	d	file:
CSR_CXBC	./pcnet.c	144;"	d	file:
CSR_CXDA	./pcnet.c	165;"	d	file:
CSR_CXST	./pcnet.c	145;"	d	file:
CSR_DPOLL	./pcnet.c	130;"	d	file:
CSR_DRCVBC	./pcnet.c	139;"	d	file:
CSR_DRCVPA	./pcnet.c	138;"	d	file:
CSR_DRX	./pcnet.c	134;"	d	file:
CSR_DTX	./pcnet.c	135;"	d	file:
CSR_DXMTFCS	./pcnet.c	137;"	d	file:
CSR_DXSUFLO	./pcnet.c	128;"	d	file:
CSR_IADR	./pcnet.c	156;"	d	file:
CSR_INEA	./pcnet.c	125;"	d	file:
CSR_INIT	./pcnet.c	119;"	d	file:
CSR_LAPPEN	./pcnet.c	127;"	d	file:
CSR_LOOP	./pcnet.c	136;"	d	file:
CSR_LTINTEN	./pcnet.c	132;"	d	file:
CSR_MISSC	./pcnet.c	154;"	d	file:
CSR_NNRD	./pcnet.c	166;"	d	file:
CSR_NNXD	./pcnet.c	167;"	d	file:
CSR_NRBA	./pcnet.c	159;"	d	file:
CSR_NRBC	./pcnet.c	146;"	d	file:
CSR_NRDA	./pcnet.c	161;"	d	file:
CSR_NRST	./pcnet.c	147;"	d	file:
CSR_NXBA	./pcnet.c	169;"	d	file:
CSR_NXDA	./pcnet.c	164;"	d	file:
CSR_PINT	./pcnet.c	149;"	d	file:
CSR_POLL	./pcnet.c	148;"	d	file:
CSR_PROM	./pcnet.c	140;"	d	file:
CSR_PXDA	./pcnet.c	168;"	d	file:
CSR_RCVRC	./pcnet.c	150;"	d	file:
CSR_RCVRL	./pcnet.c	152;"	d	file:
CSR_RXON	./pcnet.c	124;"	d	file:
CSR_SPND	./pcnet.c	131;"	d	file:
CSR_STOP	./pcnet.c	121;"	d	file:
CSR_STRT	./pcnet.c	120;"	d	file:
CSR_TDMD	./pcnet.c	122;"	d	file:
CSR_TOKINTD	./pcnet.c	133;"	d	file:
CSR_TXON	./pcnet.c	123;"	d	file:
CSR_XMTRC	./pcnet.c	151;"	d	file:
CSR_XMTRL	./pcnet.c	153;"	d	file:
CSState	./cs4231.c	/^typedef struct CSState {$/;"	s	file:
CSState	./cs4231.c	/^} CSState;$/;"	t	typeref:struct:CSState	file:
CSState	./cs4231a.c	/^typedef struct CSState {$/;"	s	file:
CSState	./cs4231a.c	/^} CSState;$/;"	t	typeref:struct:CSState	file:
CS_CDC_VER	./cs4231.c	48;"	d	file:
CS_DREGS	./cs4231.c	36;"	d	file:
CS_DREGS	./cs4231a.c	59;"	d	file:
CS_MAXDREG	./cs4231.c	37;"	d	file:
CS_RAP	./cs4231.c	46;"	d	file:
CS_REGS	./cs4231.c	35;"	d	file:
CS_REGS	./cs4231a.c	58;"	d	file:
CS_SIZE	./cs4231.c	34;"	d	file:
CS_VER	./cs4231.c	47;"	d	file:
CTLA_FORCE_BLANK	./g364fb.c	68;"	d	file:
CTLA_NO_CURSOR	./g364fb.c	69;"	d	file:
CTRL	./spitz.c	289;"	d	file:
CTRL	./spitz.c	445;"	d	file:
CTRL_ADC_EN	./es1370.c	96;"	d	file:
CTRL_ADC_STOP	./es1370.c	80;"	d	file:
CTRL_BREQ	./es1370.c	93;"	d	file:
CTRL_CCB_INTRM	./es1370.c	90;"	d	file:
CTRL_CDC_EN	./es1370.c	99;"	d	file:
CTRL_DAC1_EN	./es1370.c	94;"	d	file:
CTRL_DAC2_EN	./es1370.c	95;"	d	file:
CTRL_DAC_SYNC	./es1370.c	89;"	d	file:
CTRL_I	./xilinx_ethlite.c	46;"	d	file:
CTRL_IEN	./ide.c	/^    CTRL_IEN		= 0x02,$/;"	e	enum:md_ctrl	file:
CTRL_JYSTK_EN	./es1370.c	98;"	d	file:
CTRL_MSFMTSEL	./es1370.c	85;"	d	file:
CTRL_M_CB	./es1370.c	91;"	d	file:
CTRL_M_SBB	./es1370.c	86;"	d	file:
CTRL_OPEN	./es1370.c	82;"	d	file:
CTRL_P	./xilinx_ethlite.c	47;"	d	file:
CTRL_PCLKDIV	./es1370.c	83;"	d	file:
CTRL_S	./xilinx_ethlite.c	48;"	d	file:
CTRL_SERR_DIS	./es1370.c	100;"	d	file:
CTRL_SH_PCLKDIV	./es1370.c	84;"	d	file:
CTRL_SH_WTSRSEL	./es1370.c	88;"	d	file:
CTRL_SRST	./ide.c	/^    CTRL_SRST		= 0x04,$/;"	e	enum:md_ctrl	file:
CTRL_UART_EN	./es1370.c	97;"	d	file:
CTRL_WTSRSEL	./es1370.c	87;"	d	file:
CTRL_XCTL0	./es1370.c	92;"	d	file:
CTRL_XCTL1	./es1370.c	81;"	d	file:
CTR_AUTO_RELEASE	./smc91c111.c	69;"	d	file:
CTR_RELOAD	./smc91c111.c	70;"	d	file:
CTR_STORE	./smc91c111.c	71;"	d	file:
CUDAState	./cuda.c	/^typedef struct CUDAState {$/;"	s	file:
CUDAState	./cuda.c	/^} CUDAState;$/;"	t	typeref:struct:CUDAState	file:
CUDATimer	./cuda.c	/^typedef struct CUDATimer {$/;"	s	file:
CUDATimer	./cuda.c	/^} CUDATimer;$/;"	t	typeref:struct:CUDATimer	file:
CUDA_ADB_POLL_FREQ	./cuda.c	105;"	d	file:
CUDA_AUTOPOLL	./cuda.c	78;"	d	file:
CUDA_BATTERY_SWAP_SENSE	./cuda.c	89;"	d	file:
CUDA_COMBINED_FORMAT_IIC	./cuda.c	102;"	d	file:
CUDA_DPRINTF	./cuda.c	39;"	d	file:
CUDA_DPRINTF	./cuda.c	42;"	d	file:
CUDA_FILE_SERVER_FLAG	./cuda.c	92;"	d	file:
CUDA_GET_6805_ADDR	./cuda.c	79;"	d	file:
CUDA_GET_AUTO_RATE	./cuda.c	94;"	d	file:
CUDA_GET_DEVICE_LIST	./cuda.c	96;"	d	file:
CUDA_GET_PRAM	./cuda.c	81;"	d	file:
CUDA_GET_SET_IIC	./cuda.c	99;"	d	file:
CUDA_GET_TIME	./cuda.c	80;"	d	file:
CUDA_MS_RESET	./cuda.c	87;"	d	file:
CUDA_PACKET	./cuda.c	68;"	d	file:
CUDA_POWERDOWN	./cuda.c	84;"	d	file:
CUDA_POWERUP_TIME	./cuda.c	85;"	d	file:
CUDA_RESET_SYSTEM	./cuda.c	90;"	d	file:
CUDA_SEND_DFAC	./cuda.c	88;"	d	file:
CUDA_SET_6805_ADDR	./cuda.c	82;"	d	file:
CUDA_SET_AUTO_RATE	./cuda.c	93;"	d	file:
CUDA_SET_DEVICE_LIST	./cuda.c	95;"	d	file:
CUDA_SET_IPL	./cuda.c	91;"	d	file:
CUDA_SET_ONE_SECOND_MODE	./cuda.c	97;"	d	file:
CUDA_SET_POWER_MESSAGES	./cuda.c	98;"	d	file:
CUDA_SET_PRAM	./cuda.c	86;"	d	file:
CUDA_SET_TIME	./cuda.c	83;"	d	file:
CUDA_TIMER_FREQ	./cuda.c	104;"	d	file:
CUDA_TIMER_TICKLE	./cuda.c	101;"	d	file:
CUDA_WAKEUP	./cuda.c	100;"	d	file:
CUDA_WARM_START	./cuda.c	77;"	d	file:
CURRENT_STATE	./sd.h	49;"	d
CU_CMD_BASE	./eepro100.c	99;"	d	file:
CU_DUMPSTATS	./eepro100.c	100;"	d	file:
CU_NOP	./eepro100.c	94;"	d	file:
CU_RESUME	./eepro100.c	96;"	d	file:
CU_SHOWSTATS	./eepro100.c	98;"	d	file:
CU_SRESUME	./eepro100.c	101;"	d	file:
CU_START	./eepro100.c	95;"	d	file:
CU_STATSADDR	./eepro100.c	97;"	d	file:
Capture_Data_Format	./cs4231a.c	/^    Capture_Data_Format,$/;"	e	enum:__anon201	file:
Capture_Lower_Base_Count	./cs4231a.c	/^    Capture_Lower_Base_Count$/;"	e	enum:__anon201	file:
Capture_Upper_Base_Count	./cs4231a.c	/^    Capture_Upper_Base_Count,$/;"	e	enum:__anon201	file:
Cfg1_Driver_Load	./rtl8139.c	/^    Cfg1_Driver_Load = 0x20,$/;"	e	enum:Config1Bits	file:
Cfg1_LED0	./rtl8139.c	/^    Cfg1_LED0 = 0x40,$/;"	e	enum:Config1Bits	file:
Cfg1_LED1	./rtl8139.c	/^    Cfg1_LED1 = 0x80,$/;"	e	enum:Config1Bits	file:
Cfg1_MMIO	./rtl8139.c	/^    Cfg1_MMIO = 0x08,$/;"	e	enum:Config1Bits	file:
Cfg1_PIO	./rtl8139.c	/^    Cfg1_PIO = 0x04,$/;"	e	enum:Config1Bits	file:
Cfg1_PM_Enable	./rtl8139.c	/^    Cfg1_PM_Enable = 0x01,$/;"	e	enum:Config1Bits	file:
Cfg1_VPD_Enable	./rtl8139.c	/^    Cfg1_VPD_Enable = 0x02,$/;"	e	enum:Config1Bits	file:
Cfg3_CLKRUN_En	./rtl8139.c	/^    Cfg3_CLKRUN_En = (1 << 2), \/* 1 = enable CLKRUN *\/$/;"	e	enum:Config3Bits	file:
Cfg3_CardB_En	./rtl8139.c	/^    Cfg3_CardB_En  = (1 << 3), \/* 1 = enable CardBus registers *\/$/;"	e	enum:Config3Bits	file:
Cfg3_FBtBEn	./rtl8139.c	/^    Cfg3_FBtBEn    = (1 << 0), \/* 1 = Fast Back to Back *\/$/;"	e	enum:Config3Bits	file:
Cfg3_FuncRegEn	./rtl8139.c	/^    Cfg3_FuncRegEn = (1 << 1), \/* 1 = enable CardBus Function registers *\/$/;"	e	enum:Config3Bits	file:
Cfg3_GNTSel	./rtl8139.c	/^    Cfg3_GNTSel    = (1 << 7), \/* 1 = delay 1 clock from PCI GNT signal *\/$/;"	e	enum:Config3Bits	file:
Cfg3_LinkUp	./rtl8139.c	/^    Cfg3_LinkUp    = (1 << 4), \/* 1 = wake up on link up *\/$/;"	e	enum:Config3Bits	file:
Cfg3_Magic	./rtl8139.c	/^    Cfg3_Magic     = (1 << 5), \/* 1 = wake up on Magic Packet (tm) *\/$/;"	e	enum:Config3Bits	file:
Cfg3_PARM_En	./rtl8139.c	/^    Cfg3_PARM_En   = (1 << 6), \/* 0 = software can set twister parameters *\/$/;"	e	enum:Config3Bits	file:
Cfg5_BWF	./rtl8139.c	/^    Cfg5_BWF         = (1 << 6), \/* 1 = accept broadcast wakeup frame *\/$/;"	e	enum:Config5Bits	file:
Cfg5_FIFOAddrPtr	./rtl8139.c	/^    Cfg5_FIFOAddrPtr = (1 << 3), \/* Realtek internal SRAM testing *\/$/;"	e	enum:Config5Bits	file:
Cfg5_LANWake	./rtl8139.c	/^    Cfg5_LANWake     = (1 << 1), \/* 1 = enable LANWake signal *\/$/;"	e	enum:Config5Bits	file:
Cfg5_LDPS	./rtl8139.c	/^    Cfg5_LDPS        = (1 << 2), \/* 0 = save power when link is down *\/$/;"	e	enum:Config5Bits	file:
Cfg5_MWF	./rtl8139.c	/^    Cfg5_MWF         = (1 << 5), \/* 1 = accept multicast wakeup frame *\/$/;"	e	enum:Config5Bits	file:
Cfg5_PME_STS	./rtl8139.c	/^    Cfg5_PME_STS     = (1 << 0), \/* 1 = PCI reset resets PME_Status *\/$/;"	e	enum:Config5Bits	file:
Cfg5_UWF	./rtl8139.c	/^    Cfg5_UWF         = (1 << 4), \/* 1 = accept unicast wakeup frame *\/$/;"	e	enum:Config5Bits	file:
Cfg9346	./rtl8139.c	/^    Cfg9346 = 0x50,$/;"	e	enum:RTL8139_registers	file:
Cfg9346	./rtl8139.c	/^    uint8_t  Cfg9346;$/;"	m	struct:RTL8139State	file:
Cfg9346Bits	./rtl8139.c	/^enum Cfg9346Bits {$/;"	g	file:
Cfg9346_Lock	./rtl8139.c	/^    Cfg9346_Lock = 0x00,$/;"	e	enum:Cfg9346Bits	file:
Cfg9346_Unlock	./rtl8139.c	/^    Cfg9346_Unlock = 0xC0,$/;"	e	enum:Cfg9346Bits	file:
ChannelState	./escc.c	/^typedef struct ChannelState {$/;"	s	file:
ChannelState	./escc.c	/^} ChannelState;$/;"	t	typeref:struct:ChannelState	file:
Chip9346Mode	./rtl8139.c	/^enum Chip9346Mode$/;"	g	file:
Chip9346Operation	./rtl8139.c	/^enum Chip9346Operation$/;"	g	file:
Chip9346_data_read	./rtl8139.c	/^    Chip9346_data_read,      \/* from output register *\/$/;"	e	enum:Chip9346Mode	file:
Chip9346_data_write	./rtl8139.c	/^    Chip9346_data_write,     \/* to input register, then to contents at specified address *\/$/;"	e	enum:Chip9346Mode	file:
Chip9346_data_write_all	./rtl8139.c	/^    Chip9346_data_write_all, \/* to input register, then filling contents *\/$/;"	e	enum:Chip9346Mode	file:
Chip9346_enter_command_mode	./rtl8139.c	/^    Chip9346_enter_command_mode,$/;"	e	enum:Chip9346Mode	file:
Chip9346_none	./rtl8139.c	/^    Chip9346_none = 0,$/;"	e	enum:Chip9346Mode	file:
Chip9346_op_ext_mask	./rtl8139.c	/^    Chip9346_op_ext_mask = 0xf0,      \/* 11 zzzzzz *\/$/;"	e	enum:Chip9346Operation	file:
Chip9346_op_mask	./rtl8139.c	/^    Chip9346_op_mask = 0xc0,          \/* 10 zzzzzz *\/$/;"	e	enum:Chip9346Operation	file:
Chip9346_op_read	./rtl8139.c	/^    Chip9346_op_read = 0x80,          \/* 10 AAAAAA *\/$/;"	e	enum:Chip9346Operation	file:
Chip9346_op_write	./rtl8139.c	/^    Chip9346_op_write = 0x40,         \/* 01 AAAAAA D(15)..D(0) *\/$/;"	e	enum:Chip9346Operation	file:
Chip9346_op_write_all	./rtl8139.c	/^    Chip9346_op_write_all = 0x10,     \/* 00 01zzzz *\/$/;"	e	enum:Chip9346Operation	file:
Chip9346_op_write_disable	./rtl8139.c	/^    Chip9346_op_write_disable = 0x00, \/* 00 00zzzz *\/$/;"	e	enum:Chip9346Operation	file:
Chip9346_op_write_enable	./rtl8139.c	/^    Chip9346_op_write_enable = 0x30,  \/* 00 11zzzz *\/$/;"	e	enum:Chip9346Operation	file:
Chip9346_read_command	./rtl8139.c	/^    Chip9346_read_command,$/;"	e	enum:Chip9346Mode	file:
ChipCmd	./rtl8139.c	/^    ChipCmd = 0x37,$/;"	e	enum:RTL8139_registers	file:
ChipCmdBits	./rtl8139.c	/^enum ChipCmdBits {$/;"	g	file:
ChipCmdClear	./rtl8139.c	/^    ChipCmdClear = 0xE2,$/;"	e	enum:ClearBitMasks	file:
CirrusVGAState	./cirrus_vga.c	/^typedef struct CirrusVGAState {$/;"	s	file:
CirrusVGAState	./cirrus_vga.c	/^} CirrusVGAState;$/;"	t	typeref:struct:CirrusVGAState	file:
ClassInterfaceOutRequest	./usb-net.c	76;"	d	file:
ClassInterfaceRequest	./usb-net.c	74;"	d	file:
ClearBitMasks	./rtl8139.c	/^enum ClearBitMasks {$/;"	g	file:
ClearHubFeature	./usb-hub.c	43;"	d	file:
ClearPortFeature	./usb-hub.c	44;"	d	file:
CmdConfigure	./eepro100.c	/^    CmdConfigure = 2,$/;"	e	enum:commands	file:
CmdDiagnose	./eepro100.c	/^    CmdDiagnose = 7,$/;"	e	enum:commands	file:
CmdDump	./eepro100.c	/^    CmdDump = 6,$/;"	e	enum:commands	file:
CmdIASetup	./eepro100.c	/^    CmdIASetup = 1,$/;"	e	enum:commands	file:
CmdIntr	./eepro100.c	/^    CmdIntr = 0x2000,           \/* Interrupt after completion. *\/$/;"	e	enum:commands	file:
CmdMulticastList	./eepro100.c	/^    CmdMulticastList = 3,$/;"	e	enum:commands	file:
CmdNOp	./eepro100.c	/^    CmdNOp = 0,$/;"	e	enum:commands	file:
CmdReset	./rtl8139.c	/^    CmdReset = 0x10,$/;"	e	enum:ChipCmdBits	file:
CmdRxEnb	./rtl8139.c	/^    CmdRxEnb = 0x08,$/;"	e	enum:ChipCmdBits	file:
CmdSuspend	./eepro100.c	/^    CmdSuspend = 0x4000,        \/* Suspend after completion. *\/$/;"	e	enum:commands	file:
CmdTDR	./eepro100.c	/^    CmdTDR = 5,                 \/* load microcode *\/$/;"	e	enum:commands	file:
CmdTx	./eepro100.c	/^    CmdTx = 4,$/;"	e	enum:commands	file:
CmdTxEnb	./rtl8139.c	/^    CmdTxEnb = 0x04,$/;"	e	enum:ChipCmdBits	file:
CmdTxFlex	./eepro100.c	/^    CmdTxFlex = 0x0008,         \/* Use "Flexible mode" for CmdTx command. *\/$/;"	e	enum:commands	file:
Cnt	./fmopl.h	/^	UINT32 Cnt;		\/* frequency count :                   *\/$/;"	m	struct:fm_opl_slot
CompatProperty	./qdev.h	/^struct CompatProperty {$/;"	s
CompatProperty	./qdev.h	/^typedef struct CompatProperty CompatProperty;$/;"	t	typeref:struct:CompatProperty
Config0	./rtl8139.c	/^    Config0 = 0x51,$/;"	e	enum:RTL8139_registers	file:
Config0	./rtl8139.c	/^    uint8_t  Config0;$/;"	m	struct:RTL8139State	file:
Config1	./rtl8139.c	/^    Config1 = 0x52,$/;"	e	enum:RTL8139_registers	file:
Config1	./rtl8139.c	/^    uint8_t  Config1;$/;"	m	struct:RTL8139State	file:
Config1Bits	./rtl8139.c	/^enum Config1Bits {$/;"	g	file:
Config1Clear	./rtl8139.c	/^    Config1Clear = (1<<7)|(1<<6)|(1<<3)|(1<<2)|(1<<1),$/;"	e	enum:ClearBitMasks	file:
Config3	./rtl8139.c	/^    Config3 = 0x59,$/;"	e	enum:RTL8139_registers	file:
Config3	./rtl8139.c	/^    uint8_t  Config3;$/;"	m	struct:RTL8139State	file:
Config3Bits	./rtl8139.c	/^enum Config3Bits {$/;"	g	file:
Config4	./rtl8139.c	/^    Config4 = 0x5A,        \/* absent on RTL-8139A *\/$/;"	e	enum:RTL8139_registers	file:
Config4	./rtl8139.c	/^    uint8_t  Config4;$/;"	m	struct:RTL8139State	file:
Config4Bits	./rtl8139.c	/^enum Config4Bits {$/;"	g	file:
Config5	./rtl8139.c	/^    Config5 = 0xD8,        \/* absent on RTL-8139A *\/$/;"	e	enum:RTL8139_registers	file:
Config5	./rtl8139.c	/^    uint8_t  Config5;$/;"	m	struct:RTL8139State	file:
Config5Bits	./rtl8139.c	/^enum Config5Bits {$/;"	g	file:
CorgiSSPState	./spitz.c	/^} CorgiSSPState;$/;"	t	typeref:struct:__anon403	file:
CpCmd	./rtl8139.c	/^    CpCmd        = 0xE0, \/* C+ Command register (C+ mode only) *\/$/;"	e	enum:RTL8139_registers	file:
CpCmd	./rtl8139.c	/^    uint16_t CpCmd;$/;"	m	struct:RTL8139State	file:
CplusCmdBits	./rtl8139.c	/^enum CplusCmdBits {$/;"	g	file:
D	./axis_dev88.c	32;"	d	file:
D	./cris_pic_cpu.c	29;"	d	file:
D	./etraxfs_dma.c	32;"	d	file:
D	./etraxfs_eth.c	30;"	d	file:
D	./etraxfs_pic.c	30;"	d	file:
D	./etraxfs_ser.c	28;"	d	file:
D	./etraxfs_timer.c	28;"	d	file:
D	./microblaze_pic_cpu.c	28;"	d	file:
D	./xilinx_ethlite.c	29;"	d	file:
D	./xilinx_intc.c	28;"	d	file:
D	./xilinx_timer.c	29;"	d	file:
DAC1_CHANNEL	./es1370.c	155;"	d	file:
DAC2_CHANNEL	./es1370.c	156;"	d	file:
DAC2_DIVTOSR	./es1370.c	78;"	d	file:
DAC2_SRTODIV	./es1370.c	77;"	d	file:
DAC_BASE	./tosa.c	45;"	d	file:
DAC_CH1	./tosa.c	46;"	d	file:
DAC_CH2	./tosa.c	47;"	d	file:
DALGN	./pxa2xx_dma.c	55;"	d	file:
DATA	./etraxfs_eth.c	/^		DATA$/;"	e	enum:qemu_mdio::__anon248	file:
DATA	./ssd0323.c	101;"	d	file:
DATA_BLOCK	./common.h	88;"	d
DATA_BLOCK_NB	./vssim_config_manager.c	/^int DATA_BLOCK_NB;$/;"	v
DATA_MAPPING_ENTRY_NB	./vssim_config_manager.c	/^int64_t DATA_MAPPING_ENTRY_NB;          \/\/ added by js$/;"	v
DBDMA_ADDRESS_HI	./mac_dbdma.c	71;"	d	file:
DBDMA_BRANCH_ADDR_HI	./mac_dbdma.c	72;"	d	file:
DBDMA_BRANCH_SEL	./mac_dbdma.c	65;"	d	file:
DBDMA_CHANNELS	./mac_dbdma.c	83;"	d	file:
DBDMA_CHANNEL_SHIFT	./mac_dbdma.c	80;"	d	file:
DBDMA_CHANNEL_SIZE	./mac_dbdma.c	81;"	d	file:
DBDMA_CMDPTR_HI	./mac_dbdma.c	62;"	d	file:
DBDMA_CMDPTR_LO	./mac_dbdma.c	63;"	d	file:
DBDMA_CONTROL	./mac_dbdma.c	60;"	d	file:
DBDMA_DATA2PTR_HI	./mac_dbdma.c	68;"	d	file:
DBDMA_DATA2PTR_LO	./mac_dbdma.c	69;"	d	file:
DBDMA_DPRINTF	./mac_dbdma.c	47;"	d	file:
DBDMA_DPRINTF	./mac_dbdma.c	50;"	d	file:
DBDMA_INTR_SEL	./mac_dbdma.c	64;"	d	file:
DBDMA_NOP	./mac_dbdma.c	118;"	d	file:
DBDMA_REGS	./mac_dbdma.c	77;"	d	file:
DBDMA_RES1	./mac_dbdma.c	70;"	d	file:
DBDMA_RES2	./mac_dbdma.c	73;"	d	file:
DBDMA_RES3	./mac_dbdma.c	74;"	d	file:
DBDMA_RES4	./mac_dbdma.c	75;"	d	file:
DBDMA_SIZE	./mac_dbdma.c	78;"	d	file:
DBDMA_STATUS	./mac_dbdma.c	61;"	d	file:
DBDMA_STOP	./mac_dbdma.c	119;"	d	file:
DBDMA_WAIT_SEL	./mac_dbdma.c	66;"	d	file:
DBDMA_XFER_MODE	./mac_dbdma.c	67;"	d	file:
DBDMA_channel	./mac_dbdma.c	/^typedef struct DBDMA_channel {$/;"	s	file:
DBDMA_channel	./mac_dbdma.c	/^} DBDMA_channel;$/;"	t	typeref:struct:DBDMA_channel	file:
DBDMA_end	./mac_dbdma.h	/^typedef void (*DBDMA_end)(DBDMA_io *io);$/;"	t
DBDMA_flush	./mac_dbdma.h	/^typedef void (*DBDMA_flush)(DBDMA_io *io);$/;"	t
DBDMA_init	./mac_dbdma.c	/^void* DBDMA_init (int *dbdma_mem_index)$/;"	f
DBDMA_io	./mac_dbdma.h	/^struct DBDMA_io {$/;"	s
DBDMA_io	./mac_dbdma.h	/^typedef struct DBDMA_io DBDMA_io;$/;"	t	typeref:struct:DBDMA_io
DBDMA_register_channel	./mac_dbdma.c	/^void DBDMA_register_channel(void *dbdma, int nchan, qemu_irq irq,$/;"	f
DBDMA_run	./mac_dbdma.c	/^static void DBDMA_run (DBDMA_channel *ch)$/;"	f	file:
DBDMA_run_bh	./mac_dbdma.c	/^static void DBDMA_run_bh(void *opaque)$/;"	f	file:
DBDMA_rw	./mac_dbdma.h	/^typedef void (*DBDMA_rw)(DBDMA_io *io);$/;"	t
DBDMA_schedule	./mac_dbdma.c	/^void DBDMA_schedule(void)$/;"	f
DBGBIT	./e1000.c	40;"	d	file:
DBGOUT	./e1000.c	43;"	d	file:
DBGOUT	./e1000.c	48;"	d	file:
DBOCR	./tc6393xb.c	/^        uint8_t DBOCR;$/;"	m	struct:TC6393xbState::__anon444	file:
DCMD	./pxa2xx_dma.c	71;"	d	file:
DCMD_CMPEN	./pxa2xx_dma.c	85;"	d	file:
DCMD_ENDIRQEN	./pxa2xx_dma.c	83;"	d	file:
DCMD_FLOWSRC	./pxa2xx_dma.c	87;"	d	file:
DCMD_FLOWTRG	./pxa2xx_dma.c	86;"	d	file:
DCMD_FLYBYS	./pxa2xx_dma.c	82;"	d	file:
DCMD_FLYBYT	./pxa2xx_dma.c	81;"	d	file:
DCMD_INCSRCADDR	./pxa2xx_dma.c	89;"	d	file:
DCMD_INCTRGADDR	./pxa2xx_dma.c	88;"	d	file:
DCMD_LEN	./pxa2xx_dma.c	78;"	d	file:
DCMD_SIZE	./pxa2xx_dma.c	80;"	d	file:
DCMD_STARTIRQEN	./pxa2xx_dma.c	84;"	d	file:
DCMD_WIDTH	./pxa2xx_dma.c	79;"	d	file:
DCRN_NB	./ppc.c	1006;"	d	file:
DCR_UICCR	./ppc4xx_devs.c	/^    DCR_UICCR  = 0x003,$/;"	e	enum:__anon354	file:
DCR_UICER	./ppc4xx_devs.c	/^    DCR_UICER  = 0x002,$/;"	e	enum:__anon354	file:
DCR_UICMAX	./ppc4xx_devs.c	/^    DCR_UICMAX = 0x009,$/;"	e	enum:__anon354	file:
DCR_UICMSR	./ppc4xx_devs.c	/^    DCR_UICMSR = 0x006,$/;"	e	enum:__anon354	file:
DCR_UICPR	./ppc4xx_devs.c	/^    DCR_UICPR  = 0x004,$/;"	e	enum:__anon354	file:
DCR_UICSR	./ppc4xx_devs.c	/^    DCR_UICSR  = 0x000,$/;"	e	enum:__anon354	file:
DCR_UICSRS	./ppc4xx_devs.c	/^    DCR_UICSRS = 0x001,$/;"	e	enum:__anon354	file:
DCR_UICTR	./ppc4xx_devs.c	/^    DCR_UICTR  = 0x005,$/;"	e	enum:__anon354	file:
DCR_UICVCR	./ppc4xx_devs.c	/^    DCR_UICVCR = 0x008,$/;"	e	enum:__anon354	file:
DCR_UICVR	./ppc4xx_devs.c	/^    DCR_UICVR  = 0x007,$/;"	e	enum:__anon354	file:
DCSR0	./pxa2xx_dma.c	53;"	d	file:
DCSR31	./pxa2xx_dma.c	54;"	d	file:
DCSR_BUSERRINTR	./pxa2xx_dma.c	90;"	d	file:
DCSR_CLRCMPST	./pxa2xx_dma.c	100;"	d	file:
DCSR_CMPST	./pxa2xx_dma.c	97;"	d	file:
DCSR_ENDINTR	./pxa2xx_dma.c	92;"	d	file:
DCSR_EORINT	./pxa2xx_dma.c	96;"	d	file:
DCSR_EORIRQEN	./pxa2xx_dma.c	104;"	d	file:
DCSR_EORJMPEN	./pxa2xx_dma.c	103;"	d	file:
DCSR_EORSTOPEN	./pxa2xx_dma.c	102;"	d	file:
DCSR_MASKRUN	./pxa2xx_dma.c	98;"	d	file:
DCSR_NODESCFETCH	./pxa2xx_dma.c	106;"	d	file:
DCSR_RASINTR	./pxa2xx_dma.c	94;"	d	file:
DCSR_RASIRQEN	./pxa2xx_dma.c	99;"	d	file:
DCSR_REQPEND	./pxa2xx_dma.c	95;"	d	file:
DCSR_RUN	./pxa2xx_dma.c	107;"	d	file:
DCSR_SETCMPST	./pxa2xx_dma.c	101;"	d	file:
DCSR_STARTINTR	./pxa2xx_dma.c	91;"	d	file:
DCSR_STOPINTR	./pxa2xx_dma.c	93;"	d	file:
DCSR_STOPIRQEN	./pxa2xx_dma.c	105;"	d	file:
DDADR	./pxa2xx_dma.c	68;"	d	file:
DDADR_BREN	./pxa2xx_dma.c	77;"	d	file:
DDADR_STOP	./pxa2xx_dma.c	76;"	d	file:
DEAD	./mac_dbdma.c	91;"	d	file:
DEBUG	./device-assignment.c	51;"	d	file:
DEBUG	./device-assignment.c	56;"	d	file:
DEBUG	./e1000.c	31;"	d	file:
DEBUG	./msix.c	55;"	d	file:
DEBUG	./msix.c	60;"	d	file:
DEBUG	./ppc4xx_pci.c	31;"	d	file:
DEBUG	./tc6393xb.c	/^        uint8_t DEBUG;$/;"	m	struct:TC6393xbState::__anon444	file:
DEBUG_BOARD_INIT	./ppc405_boards.c	42;"	d	file:
DEBUG_CLOCKS	./ppc405_uc.c	40;"	d	file:
DEBUG_DSM	./ide.c	48;"	d	file:
DEBUG_EEPROM	./e1000.c	/^    DEBUG_RX,		DEBUG_TX,	DEBUG_MDIC,	DEBUG_EEPROM,$/;"	e	enum:__anon210	file:
DEBUG_GENERAL	./e1000.c	/^    DEBUG_GENERAL,	DEBUG_IO,	DEBUG_MMIO,	DEBUG_INTERRUPT,$/;"	e	enum:__anon210	file:
DEBUG_GPIO	./ppc405_uc.c	34;"	d	file:
DEBUG_GPT	./ppc405_uc.c	38;"	d	file:
DEBUG_INTERRUPT	./e1000.c	/^    DEBUG_GENERAL,	DEBUG_IO,	DEBUG_MMIO,	DEBUG_INTERRUPT,$/;"	e	enum:__anon210	file:
DEBUG_IO	./e1000.c	/^    DEBUG_GENERAL,	DEBUG_IO,	DEBUG_MMIO,	DEBUG_INTERRUPT,$/;"	e	enum:__anon210	file:
DEBUG_MAL	./ppc405_uc.c	39;"	d	file:
DEBUG_MDIC	./e1000.c	/^    DEBUG_RX,		DEBUG_TX,	DEBUG_MDIC,	DEBUG_EEPROM,$/;"	e	enum:__anon210	file:
DEBUG_MMIO	./e1000.c	/^    DEBUG_GENERAL,	DEBUG_IO,	DEBUG_MMIO,	DEBUG_INTERRUPT,$/;"	e	enum:__anon210	file:
DEBUG_NOTYET	./e1000.c	/^    DEBUG_RXFILTER,	DEBUG_NOTYET,$/;"	e	enum:__anon210	file:
DEBUG_OCM	./ppc405_uc.c	36;"	d	file:
DEBUG_OPBA	./ppc405_uc.c	32;"	d	file:
DEBUG_PPC_IO	./ppc_prep.c	50;"	d	file:
DEBUG_PRINT	./rtl8139.c	78;"	d	file:
DEBUG_PRINT	./rtl8139.c	80;"	d	file:
DEBUG_RX	./e1000.c	/^    DEBUG_RX,		DEBUG_TX,	DEBUG_MDIC,	DEBUG_EEPROM,$/;"	e	enum:__anon210	file:
DEBUG_RXERR	./e1000.c	/^    DEBUG_UNKNOWN,	DEBUG_TXSUM,	DEBUG_TXERR,	DEBUG_RXERR,$/;"	e	enum:__anon210	file:
DEBUG_RXFILTER	./e1000.c	/^    DEBUG_RXFILTER,	DEBUG_NOTYET,$/;"	e	enum:__anon210	file:
DEBUG_SDRAM	./ppc405_uc.c	33;"	d	file:
DEBUG_SERIAL	./ppc405_uc.c	35;"	d	file:
DEBUG_TX	./e1000.c	/^    DEBUG_RX,		DEBUG_TX,	DEBUG_MDIC,	DEBUG_EEPROM,$/;"	e	enum:__anon210	file:
DEBUG_TXERR	./e1000.c	/^    DEBUG_UNKNOWN,	DEBUG_TXSUM,	DEBUG_TXERR,	DEBUG_RXERR,$/;"	e	enum:__anon210	file:
DEBUG_TXSUM	./e1000.c	/^    DEBUG_UNKNOWN,	DEBUG_TXSUM,	DEBUG_TXERR,	DEBUG_RXERR,$/;"	e	enum:__anon210	file:
DEBUG_UIC	./ppc4xx_devs.c	32;"	d	file:
DEBUG_UNKNOWN	./e1000.c	/^    DEBUG_UNKNOWN,	DEBUG_TXSUM,	DEBUG_TXERR,	DEBUG_RXERR,$/;"	e	enum:__anon210	file:
DEFAULT_RSSI_DBM	./bt-hci.c	77;"	d	file:
DEF_SYSTEM_SIZE	./mac_nvram.c	47;"	d	file:
DELETE_STORED_LINK_KEY_CP_SIZE	./bt.h	878;"	d
DELETE_STORED_LINK_KEY_RP_SIZE	./bt.h	883;"	d
DELTAT_MIXING_LEVEL	./fmopl.c	61;"	d	file:
DEL_QEMU_OVERHEAD	./common.h	36;"	d
DEPTH	./blizzard.c	944;"	d	file:
DEPTH	./blizzard.c	946;"	d	file:
DEPTH	./blizzard.c	948;"	d	file:
DEPTH	./blizzard.c	950;"	d	file:
DEPTH	./blizzard.c	952;"	d	file:
DEPTH	./blizzard_template.h	130;"	d
DEPTH	./cirrus_vga_rop.h	173;"	d
DEPTH	./cirrus_vga_rop.h	176;"	d
DEPTH	./cirrus_vga_rop.h	179;"	d
DEPTH	./cirrus_vga_rop.h	182;"	d
DEPTH	./cirrus_vga_rop2.h	/^glue(glue(glue(cirrus_colorexpand_, ROP_NAME), _),DEPTH)$/;"	f
DEPTH	./cirrus_vga_rop2.h	/^glue(glue(glue(cirrus_colorexpand_pattern_, ROP_NAME), _),DEPTH)$/;"	f
DEPTH	./cirrus_vga_rop2.h	/^glue(glue(glue(cirrus_colorexpand_pattern_transp_, ROP_NAME), _),DEPTH)$/;"	f
DEPTH	./cirrus_vga_rop2.h	/^glue(glue(glue(cirrus_colorexpand_transp_, ROP_NAME), _),DEPTH)$/;"	f
DEPTH	./cirrus_vga_rop2.h	/^glue(glue(glue(cirrus_fill_, ROP_NAME), _),DEPTH)$/;"	f
DEPTH	./cirrus_vga_rop2.h	/^glue(glue(glue(cirrus_patternfill_, ROP_NAME), _),DEPTH)$/;"	f
DEPTH	./cirrus_vga_rop2.h	280;"	d
DEPTH	./omap_lcd_template.h	173;"	d
DEPTH	./omap_lcdc.c	73;"	d	file:
DEPTH	./omap_lcdc.c	75;"	d	file:
DEPTH	./omap_lcdc.c	77;"	d	file:
DEPTH	./omap_lcdc.c	79;"	d	file:
DEPTH	./sm501.c	886;"	d	file:
DEPTH	./sm501.c	889;"	d	file:
DEPTH	./sm501.c	893;"	d	file:
DEPTH	./sm501.c	896;"	d	file:
DEPTH	./sm501.c	900;"	d	file:
DEPTH	./sm501.c	903;"	d	file:
DEPTH	./sm501.c	907;"	d	file:
DEPTH	./sm501_template.h	99;"	d
DEPTH	./vga.c	967;"	d	file:
DEPTH	./vga.c	970;"	d	file:
DEPTH	./vga.c	974;"	d	file:
DEPTH	./vga.c	977;"	d	file:
DEPTH	./vga.c	981;"	d	file:
DEPTH	./vga.c	984;"	d	file:
DEPTH	./vga.c	988;"	d	file:
DEPTH	./vga_template.h	521;"	d
DEQUEUE_COMPLETED_READ	./firm_buffer_manager.c	/^void DEQUEUE_COMPLETED_READ(void)$/;"	f
DEQUEUE_IO	./firm_buffer_manager.c	/^void DEQUEUE_IO(void)$/;"	f
DEVOPS_FLAG_IGNORE_STATE	./xen_backend.h	18;"	d
DEVOPS_FLAG_NEED_GNTDEV	./xen_backend.h	16;"	d
DEVSTAT	./mac_dbdma.c	94;"	d	file:
DEV_CONFIG_VALUE	./usb-net.c	56;"	d	file:
DEV_RNDIS_CONFIG_VALUE	./usb-net.c	57;"	d	file:
DFIFO_LEN_MASK	./usb-bt.c	34;"	d	file:
DIALUP_NET_PROFILE_ID	./bt.h	1991;"	d
DIALUP_NET_SVCLASS_ID	./bt.h	/^    DIALUP_NET_SVCLASS_ID		= 0x1103,$/;"	e	enum:service_class_id
DIARCR	./tc6393xb.c	/^        uint8_t DIARCR;$/;"	m	struct:TC6393xbState::__anon444	file:
DINT	./pxa2xx_dma.c	60;"	d	file:
DIRECT_PRINTING_PROFILE_ID	./bt.h	2012;"	d
DIRECT_PRINTING_SVCLASS_ID	./bt.h	/^    DIRECT_PRINTING_SVCLASS_ID		= 0x1118,$/;"	e	enum:service_class_id
DIRECT_PRT_REFOBJS_PROFILE_ID	./bt.h	2020;"	d
DIRECT_PRT_REFOBJS_SVCLASS_ID	./bt.h	/^    DIRECT_PRT_REFOBJS_SVCLASS_ID	= 0x1120,$/;"	e	enum:service_class_id
DIRECT_VRAM	./vmware_vga.c	30;"	d	file:
DISABLE_SEAGATE	./ide.c	210;"	d	file:
DISCONNECT_CP_SIZE	./bt.h	488;"	d
DMA0_CR0	./ppc405_uc.c	/^    DMA0_CR0 = 0x100,$/;"	e	enum:__anon346	file:
DMA0_CR1	./ppc405_uc.c	/^    DMA0_CR1 = 0x108,$/;"	e	enum:__anon346	file:
DMA0_CR2	./ppc405_uc.c	/^    DMA0_CR2 = 0x110,$/;"	e	enum:__anon346	file:
DMA0_CR3	./ppc405_uc.c	/^    DMA0_CR3 = 0x118,$/;"	e	enum:__anon346	file:
DMA0_CT0	./ppc405_uc.c	/^    DMA0_CT0 = 0x101,$/;"	e	enum:__anon346	file:
DMA0_CT1	./ppc405_uc.c	/^    DMA0_CT1 = 0x109,$/;"	e	enum:__anon346	file:
DMA0_CT2	./ppc405_uc.c	/^    DMA0_CT2 = 0x111,$/;"	e	enum:__anon346	file:
DMA0_CT3	./ppc405_uc.c	/^    DMA0_CT3 = 0x119,$/;"	e	enum:__anon346	file:
DMA0_DA0	./ppc405_uc.c	/^    DMA0_DA0 = 0x102,$/;"	e	enum:__anon346	file:
DMA0_DA1	./ppc405_uc.c	/^    DMA0_DA1 = 0x10A,$/;"	e	enum:__anon346	file:
DMA0_DA2	./ppc405_uc.c	/^    DMA0_DA2 = 0x112,$/;"	e	enum:__anon346	file:
DMA0_DA3	./ppc405_uc.c	/^    DMA0_DA3 = 0x11A,$/;"	e	enum:__anon346	file:
DMA0_POL	./ppc405_uc.c	/^    DMA0_POL = 0x126,$/;"	e	enum:__anon346	file:
DMA0_SA0	./ppc405_uc.c	/^    DMA0_SA0 = 0x103,$/;"	e	enum:__anon346	file:
DMA0_SA1	./ppc405_uc.c	/^    DMA0_SA1 = 0x10B,$/;"	e	enum:__anon346	file:
DMA0_SA2	./ppc405_uc.c	/^    DMA0_SA2 = 0x113,$/;"	e	enum:__anon346	file:
DMA0_SA3	./ppc405_uc.c	/^    DMA0_SA3 = 0x11B,$/;"	e	enum:__anon346	file:
DMA0_SG0	./ppc405_uc.c	/^    DMA0_SG0 = 0x104,$/;"	e	enum:__anon346	file:
DMA0_SG1	./ppc405_uc.c	/^    DMA0_SG1 = 0x10C,$/;"	e	enum:__anon346	file:
DMA0_SG2	./ppc405_uc.c	/^    DMA0_SG2 = 0x114,$/;"	e	enum:__anon346	file:
DMA0_SG3	./ppc405_uc.c	/^    DMA0_SG3 = 0x11C,$/;"	e	enum:__anon346	file:
DMA0_SGC	./ppc405_uc.c	/^    DMA0_SGC = 0x123,$/;"	e	enum:__anon346	file:
DMA0_SLP	./ppc405_uc.c	/^    DMA0_SLP = 0x125,$/;"	e	enum:__anon346	file:
DMA0_SR	./ppc405_uc.c	/^    DMA0_SR  = 0x120,$/;"	e	enum:__anon346	file:
DMA8_AUTO	./sb16.c	196;"	d	file:
DMA8_HIGH	./sb16.c	197;"	d	file:
DMAC	./sh7750.c	/^	DMAC, PCIC1, TMU2, RTC, SCI1, SCIF, REF,$/;"	e	enum:__anon386	file:
DMAC_DMAE	./sh7750.c	/^	DMAC_DMAE,$/;"	e	enum:__anon386	file:
DMAC_DMTE0	./sh7750.c	/^	DMAC_DMTE0, DMAC_DMTE1, DMAC_DMTE2, DMAC_DMTE3,$/;"	e	enum:__anon386	file:
DMAC_DMTE1	./sh7750.c	/^	DMAC_DMTE0, DMAC_DMTE1, DMAC_DMTE2, DMAC_DMTE3,$/;"	e	enum:__anon386	file:
DMAC_DMTE2	./sh7750.c	/^	DMAC_DMTE0, DMAC_DMTE1, DMAC_DMTE2, DMAC_DMTE3,$/;"	e	enum:__anon386	file:
DMAC_DMTE3	./sh7750.c	/^	DMAC_DMTE0, DMAC_DMTE1, DMAC_DMTE2, DMAC_DMTE3,$/;"	e	enum:__anon386	file:
DMAC_DMTE4	./sh7750.c	/^	DMAC_DMTE4, DMAC_DMTE5, DMAC_DMTE6, DMAC_DMTE7,$/;"	e	enum:__anon386	file:
DMAC_DMTE5	./sh7750.c	/^	DMAC_DMTE4, DMAC_DMTE5, DMAC_DMTE6, DMAC_DMTE7,$/;"	e	enum:__anon386	file:
DMAC_DMTE6	./sh7750.c	/^	DMAC_DMTE4, DMAC_DMTE5, DMAC_DMTE6, DMAC_DMTE7,$/;"	e	enum:__anon386	file:
DMAC_DMTE7	./sh7750.c	/^	DMAC_DMTE4, DMAC_DMTE5, DMAC_DMTE6, DMAC_DMTE7,$/;"	e	enum:__anon386	file:
DMAState	./sparc32_dma.c	/^struct DMAState {$/;"	s	file:
DMAState	./sparc32_dma.c	/^typedef struct DMAState DMAState;$/;"	t	typeref:struct:DMAState	file:
DMA_2xB	./gustate.h	80;"	d
DMA_DRAIN_FIFO	./sparc32_dma.c	59;"	d	file:
DMA_FDADR	./pxa2xx_lcd.c	110;"	d	file:
DMA_FIDR	./pxa2xx_lcd.c	112;"	d	file:
DMA_FLAG_ADDR_INTR	./rc4030.c	64;"	d	file:
DMA_FLAG_ENABLE	./rc4030.c	60;"	d	file:
DMA_FLAG_MEM_INTR	./rc4030.c	63;"	d	file:
DMA_FLAG_MEM_TO_DEV	./rc4030.c	61;"	d	file:
DMA_FLAG_TC_INTR	./rc4030.c	62;"	d	file:
DMA_FSADR	./pxa2xx_lcd.c	111;"	d	file:
DMA_INTR	./sparc32_dma.c	55;"	d	file:
DMA_INTREN	./sparc32_dma.c	56;"	d	file:
DMA_LDCMD	./pxa2xx_lcd.c	113;"	d	file:
DMA_LOADED	./sparc32_dma.c	58;"	d	file:
DMA_MASK	./sparc32_dma.c	52;"	d	file:
DMA_PAGESIZE	./rc4030.c	55;"	d	file:
DMA_REGS	./sparc32_dma.c	48;"	d	file:
DMA_REG_ADDRESS	./rc4030.c	58;"	d	file:
DMA_REG_COUNT	./rc4030.c	57;"	d	file:
DMA_REG_ENABLE	./rc4030.c	56;"	d	file:
DMA_REG_MAX	./etraxfs_dma.c	48;"	d	file:
DMA_RESET	./sparc32_dma.c	60;"	d	file:
DMA_SIZE	./sparc32_dma.c	49;"	d	file:
DMA_VER	./sparc32_dma.c	54;"	d	file:
DMA_WRITE_MEM	./sparc32_dma.c	57;"	d	file:
DMA_get_channel_mode	./dma.c	/^int DMA_get_channel_mode (int nchan)$/;"	f
DMA_get_channel_mode	./sun4m.c	/^int DMA_get_channel_mode (int nchan)$/;"	f
DMA_get_channel_mode	./sun4u.c	/^int DMA_get_channel_mode (int nchan)$/;"	f
DMA_hold_DREQ	./dma.c	/^void DMA_hold_DREQ (int nchan)$/;"	f
DMA_hold_DREQ	./sun4m.c	/^void DMA_hold_DREQ (int nchan) {}$/;"	f
DMA_hold_DREQ	./sun4u.c	/^void DMA_hold_DREQ (int nchan) {}$/;"	f
DMA_init	./dma.c	/^void DMA_init (int high_page_enable)$/;"	f
DMA_init	./sun4m.c	/^void DMA_init (int high_page_enable) {}$/;"	f
DMA_init	./sun4u.c	/^void DMA_init (int high_page_enable) {}$/;"	f
DMA_read_memory	./dma.c	/^int DMA_read_memory (int nchan, void *buf, int pos, int len)$/;"	f
DMA_read_memory	./sun4m.c	/^int DMA_read_memory (int nchan, void *buf, int pos, int size)$/;"	f
DMA_read_memory	./sun4u.c	/^int DMA_read_memory (int nchan, void *buf, int pos, int size)$/;"	f
DMA_register_channel	./dma.c	/^void DMA_register_channel (int nchan,$/;"	f
DMA_register_channel	./sun4m.c	/^void DMA_register_channel (int nchan,$/;"	f
DMA_register_channel	./sun4u.c	/^void DMA_register_channel (int nchan,$/;"	f
DMA_release_DREQ	./dma.c	/^void DMA_release_DREQ (int nchan)$/;"	f
DMA_release_DREQ	./sun4m.c	/^void DMA_release_DREQ (int nchan) {}$/;"	f
DMA_release_DREQ	./sun4u.c	/^void DMA_release_DREQ (int nchan) {}$/;"	f
DMA_run	./dma.c	/^static void DMA_run (void)$/;"	f	file:
DMA_run	./etraxfs_dma.c	/^static void DMA_run(void *opaque)$/;"	f	file:
DMA_run_bh	./dma.c	/^static void DMA_run_bh(void *unused)$/;"	f	file:
DMA_schedule	./dma.c	/^void DMA_schedule(int nchan)$/;"	f
DMA_schedule	./sun4m.c	/^void DMA_schedule(int nchan) {}$/;"	f
DMA_schedule	./sun4u.c	/^void DMA_schedule(int nchan) {}$/;"	f
DMA_write_memory	./dma.c	/^int DMA_write_memory (int nchan, void *buf, int pos, int len)$/;"	f
DMA_write_memory	./sun4m.c	/^int DMA_write_memory (int nchan, void *buf, int pos, int size)$/;"	f
DMA_write_memory	./sun4u.c	/^int DMA_write_memory (int nchan, void *buf, int pos, int size)$/;"	f
DNAND	./axis_dev88.c	33;"	d	file:
DO_UPCAST	./qdev.h	126;"	d
DO_UPCAST	./qdev.h	131;"	d
DPCSR	./pxa2xx_dma.c	56;"	d	file:
DPRINTF	./arm_gic.c	17;"	d	file:
DPRINTF	./arm_gic.c	20;"	d	file:
DPRINTF	./baum.c	40;"	d	file:
DPRINTF	./cs4231.c	51;"	d	file:
DPRINTF	./cs4231.c	54;"	d	file:
DPRINTF	./dp8393x.c	36;"	d	file:
DPRINTF	./dp8393x.c	48;"	d	file:
DPRINTF	./eccmemctl.c	31;"	d	file:
DPRINTF	./eccmemctl.c	34;"	d	file:
DPRINTF	./esp.c	41;"	d	file:
DPRINTF	./esp.c	44;"	d	file:
DPRINTF	./g364fb.c	28;"	d	file:
DPRINTF	./g364fb.c	31;"	d	file:
DPRINTF	./iommu.c	32;"	d	file:
DPRINTF	./iommu.c	35;"	d	file:
DPRINTF	./lsi53c895a.c	24;"	d	file:
DPRINTF	./lsi53c895a.c	29;"	d	file:
DPRINTF	./mcf_fec.c	17;"	d	file:
DPRINTF	./mcf_fec.c	20;"	d	file:
DPRINTF	./openpic.c	43;"	d	file:
DPRINTF	./openpic.c	45;"	d	file:
DPRINTF	./pflash_cfi01.c	52;"	d	file:
DPRINTF	./pflash_cfi01.c	57;"	d	file:
DPRINTF	./pflash_cfi02.c	45;"	d	file:
DPRINTF	./pflash_cfi02.c	50;"	d	file:
DPRINTF	./pl022.c	17;"	d	file:
DPRINTF	./pl022.c	22;"	d	file:
DPRINTF	./pl031.c	18;"	d	file:
DPRINTF	./pl031.c	21;"	d	file:
DPRINTF	./pl061.c	16;"	d	file:
DPRINTF	./pl061.c	21;"	d	file:
DPRINTF	./pl181.c	17;"	d	file:
DPRINTF	./pl181.c	20;"	d	file:
DPRINTF	./ppc4xx_pci.c	33;"	d	file:
DPRINTF	./ppc4xx_pci.c	35;"	d	file:
DPRINTF	./rc4030.c	36;"	d	file:
DPRINTF	./rc4030.c	41;"	d	file:
DPRINTF	./sbi.c	31;"	d	file:
DPRINTF	./sbi.c	34;"	d	file:
DPRINTF	./scsi-disk.c	21;"	d	file:
DPRINTF	./scsi-disk.c	24;"	d	file:
DPRINTF	./scsi-generic.c	31;"	d	file:
DPRINTF	./scsi-generic.c	34;"	d	file:
DPRINTF	./sd.c	39;"	d	file:
DPRINTF	./sd.c	42;"	d	file:
DPRINTF	./slavio_intctl.c	33;"	d	file:
DPRINTF	./slavio_intctl.c	36;"	d	file:
DPRINTF	./slavio_timer.c	32;"	d	file:
DPRINTF	./slavio_timer.c	35;"	d	file:
DPRINTF	./smbus.c	19;"	d	file:
DPRINTF	./smbus.c	24;"	d	file:
DPRINTF	./sparc32_dma.c	42;"	d	file:
DPRINTF	./sparc32_dma.c	45;"	d	file:
DPRINTF	./ssd0303.c	19;"	d	file:
DPRINTF	./ssd0303.c	24;"	d	file:
DPRINTF	./ssd0323.c	19;"	d	file:
DPRINTF	./ssd0323.c	24;"	d	file:
DPRINTF	./ssi-sd.c	17;"	d	file:
DPRINTF	./ssi-sd.c	22;"	d	file:
DPRINTF	./stellaris_enet.c	16;"	d	file:
DPRINTF	./stellaris_enet.c	21;"	d	file:
DPRINTF	./sun4c_intctl.c	31;"	d	file:
DPRINTF	./sun4c_intctl.c	34;"	d	file:
DPRINTF	./sun4m.c	71;"	d	file:
DPRINTF	./sun4m.c	74;"	d	file:
DPRINTF	./sun4u.c	39;"	d	file:
DPRINTF	./sun4u.c	42;"	d	file:
DPRINTF	./syborg_fb.c	33;"	d	file:
DPRINTF	./syborg_fb.c	39;"	d	file:
DPRINTF	./syborg_interrupt.c	31;"	d	file:
DPRINTF	./syborg_interrupt.c	37;"	d	file:
DPRINTF	./syborg_keyboard.c	32;"	d	file:
DPRINTF	./syborg_keyboard.c	38;"	d	file:
DPRINTF	./syborg_serial.c	32;"	d	file:
DPRINTF	./syborg_serial.c	38;"	d	file:
DPRINTF	./syborg_timer.c	32;"	d	file:
DPRINTF	./syborg_timer.c	38;"	d	file:
DPRINTF	./syborg_virtio.c	33;"	d	file:
DPRINTF	./syborg_virtio.c	39;"	d	file:
DPRINTF	./usb-msd.c	19;"	d	file:
DPRINTF	./usb-msd.c	22;"	d	file:
DPRINTF	./usb-serial.c	18;"	d	file:
DPRINTF	./usb-serial.c	21;"	d	file:
DPRINTF	./vmmouse.c	48;"	d	file:
DPRINTF	./vmmouse.c	50;"	d	file:
DR	./fmopl.h	/^	INT32 *DR;		\/* decay rate      :&DR_TALBE[DR<<2]   *\/$/;"	m	struct:fm_opl_slot
DRCMR0	./pxa2xx_dma.c	61;"	d	file:
DRCMR63	./pxa2xx_dma.c	62;"	d	file:
DRCMR64	./pxa2xx_dma.c	64;"	d	file:
DRCMR74	./pxa2xx_dma.c	65;"	d	file:
DRCMR_CHLNUM	./pxa2xx_dma.c	74;"	d	file:
DRCMR_MAPVLD	./pxa2xx_dma.c	75;"	d	file:
DRQSR0	./pxa2xx_dma.c	57;"	d	file:
DRQSR1	./pxa2xx_dma.c	58;"	d	file:
DRQSR2	./pxa2xx_dma.c	59;"	d	file:
DRQ_STAT	./ide.c	55;"	d	file:
DRVR_INT	./eepro100.c	110;"	d	file:
DR_TABLE	./fmopl.h	/^	INT32 DR_TABLE[75];	\/* decay rate tables   *\/$/;"	m	struct:fm_opl_f
DSADR	./pxa2xx_dma.c	69;"	d	file:
DSM_TRIM	./ide.c	213;"	d	file:
DSM_TRIM_ENABLE	./vssim_config_manager.c	/^int DSM_TRIM_ENABLE;$/;"	v
DTADR	./pxa2xx_dma.c	70;"	d	file:
DTB_LOAD_BASE	./ppce500_mpc8544ds.c	36;"	d	file:
DUART	./xilinx_uartlite.c	28;"	d	file:
DV	./fmopl.c	126;"	d	file:
DV	./fmopl.c	170;"	d	file:
D_CH0	./pxa2xx_dma.c	63;"	d	file:
DataLength	./usb-net.c	/^    le32 DataLength;$/;"	m	struct:rndis_packet_msg_type	file:
DataOffset	./usb-net.c	/^    le32 DataOffset;$/;"	m	struct:rndis_packet_msg_type	file:
DataRegHiByte3x5	./gustate.h	79;"	d
DataRegLoByte3x4	./gustate.h	77;"	d
DataRegWord3x4	./gustate.h	78;"	d
DeviceFlags	./usb-net.c	/^    le32 DeviceFlags;$/;"	m	struct:rndis_init_cmplt_type	file:
DeviceInVendor	./usb-serial.c	39;"	d	file:
DeviceInfo	./qdev.h	/^struct DeviceInfo {$/;"	s
DeviceInfo	./qdev.h	/^typedef struct DeviceInfo DeviceInfo;$/;"	t	typeref:struct:DeviceInfo
DeviceOutRequest	./usb.h	84;"	d
DeviceOutVendor	./usb-serial.c	38;"	d	file:
DeviceRequest	./usb.h	83;"	d
DeviceState	./qdev.h	/^struct DeviceState {$/;"	s
DeviceVcHandle	./usb-net.c	/^    le32 DeviceVcHandle;$/;"	m	struct:rndis_query_msg_type	file:
DeviceVcHandle	./usb-net.c	/^    le32 DeviceVcHandle;$/;"	m	struct:rndis_set_msg_type	file:
E1000State	./e1000.c	/^} E1000State;$/;"	t	typeref:struct:E1000State_st	file:
E1000State_st	./e1000.c	/^typedef struct E1000State_st {$/;"	s	file:
E1000_AIT	./e1000_hw.h	148;"	d
E1000_ALGNERRC	./e1000_hw.h	211;"	d
E1000_BPRC	./e1000_hw.h	237;"	d
E1000_BPTC	./e1000_hw.h	265;"	d
E1000_CEXTERR	./e1000_hw.h	223;"	d
E1000_COLC	./e1000_hw.h	219;"	d
E1000_CPUVEC	./e1000_hw.h	313;"	d
E1000_CRCERRS	./e1000_hw.h	210;"	d
E1000_CTRL	./e1000_hw.h	114;"	d
E1000_CTRL_ASDE	./e1000_hw.h	530;"	d
E1000_CTRL_BEM	./e1000_hw.h	524;"	d
E1000_CTRL_BEM32	./e1000_hw.h	537;"	d
E1000_CTRL_DUP	./e1000_hw.h	115;"	d
E1000_CTRL_D_UD_EN	./e1000_hw.h	540;"	d
E1000_CTRL_D_UD_POLARITY	./e1000_hw.h	541;"	d
E1000_CTRL_EXT	./e1000_hw.h	119;"	d
E1000_CTRL_EXT_LINK_EN	./e1000_hw.h	543;"	d
E1000_CTRL_FD	./e1000_hw.h	523;"	d
E1000_CTRL_FORCE_PHY_RESET	./e1000_hw.h	542;"	d
E1000_CTRL_FRCDPX	./e1000_hw.h	539;"	d
E1000_CTRL_FRCSPD	./e1000_hw.h	538;"	d
E1000_CTRL_GIO_MASTER_DISABLE	./e1000_hw.h	526;"	d
E1000_CTRL_ILOS	./e1000_hw.h	532;"	d
E1000_CTRL_LRST	./e1000_hw.h	527;"	d
E1000_CTRL_PHY_RST	./e1000_hw.h	557;"	d
E1000_CTRL_PRIOR	./e1000_hw.h	525;"	d
E1000_CTRL_RFCE	./e1000_hw.h	553;"	d
E1000_CTRL_RST	./e1000_hw.h	552;"	d
E1000_CTRL_RTE	./e1000_hw.h	555;"	d
E1000_CTRL_SLE	./e1000_hw.h	529;"	d
E1000_CTRL_SLU	./e1000_hw.h	531;"	d
E1000_CTRL_SPD_10	./e1000_hw.h	534;"	d
E1000_CTRL_SPD_100	./e1000_hw.h	535;"	d
E1000_CTRL_SPD_1000	./e1000_hw.h	536;"	d
E1000_CTRL_SPD_SEL	./e1000_hw.h	533;"	d
E1000_CTRL_SW2FW_INT	./e1000_hw.h	558;"	d
E1000_CTRL_SWDPIN0	./e1000_hw.h	544;"	d
E1000_CTRL_SWDPIN1	./e1000_hw.h	545;"	d
E1000_CTRL_SWDPIN2	./e1000_hw.h	546;"	d
E1000_CTRL_SWDPIN3	./e1000_hw.h	547;"	d
E1000_CTRL_SWDPIO0	./e1000_hw.h	548;"	d
E1000_CTRL_SWDPIO1	./e1000_hw.h	549;"	d
E1000_CTRL_SWDPIO2	./e1000_hw.h	550;"	d
E1000_CTRL_SWDPIO3	./e1000_hw.h	551;"	d
E1000_CTRL_TFCE	./e1000_hw.h	554;"	d
E1000_CTRL_TME	./e1000_hw.h	528;"	d
E1000_CTRL_VME	./e1000_hw.h	556;"	d
E1000_DC	./e1000_hw.h	220;"	d
E1000_DEVID	./e1000.c	/^enum { E1000_DEVID = E1000_DEV_ID_82540EM };$/;"	e	enum:__anon211	file:
E1000_DEV_ID_80003ES2LAN_COPPER_DPT	./e1000_hw.h	89;"	d
E1000_DEV_ID_80003ES2LAN_COPPER_SPT	./e1000_hw.h	91;"	d
E1000_DEV_ID_80003ES2LAN_SERDES_DPT	./e1000_hw.h	90;"	d
E1000_DEV_ID_80003ES2LAN_SERDES_SPT	./e1000_hw.h	92;"	d
E1000_DEV_ID_82540EM	./e1000_hw.h	44;"	d
E1000_DEV_ID_82540EM_LOM	./e1000_hw.h	45;"	d
E1000_DEV_ID_82540EP	./e1000_hw.h	47;"	d
E1000_DEV_ID_82540EP_LOM	./e1000_hw.h	46;"	d
E1000_DEV_ID_82540EP_LP	./e1000_hw.h	48;"	d
E1000_DEV_ID_82541EI	./e1000_hw.h	57;"	d
E1000_DEV_ID_82541EI_MOBILE	./e1000_hw.h	58;"	d
E1000_DEV_ID_82541ER	./e1000_hw.h	60;"	d
E1000_DEV_ID_82541ER_LOM	./e1000_hw.h	59;"	d
E1000_DEV_ID_82541GI	./e1000_hw.h	62;"	d
E1000_DEV_ID_82541GI_LF	./e1000_hw.h	64;"	d
E1000_DEV_ID_82541GI_MOBILE	./e1000_hw.h	63;"	d
E1000_DEV_ID_82542	./e1000_hw.h	37;"	d
E1000_DEV_ID_82543GC_COPPER	./e1000_hw.h	39;"	d
E1000_DEV_ID_82543GC_FIBER	./e1000_hw.h	38;"	d
E1000_DEV_ID_82544EI_COPPER	./e1000_hw.h	40;"	d
E1000_DEV_ID_82544EI_FIBER	./e1000_hw.h	41;"	d
E1000_DEV_ID_82544GC_COPPER	./e1000_hw.h	42;"	d
E1000_DEV_ID_82544GC_LOM	./e1000_hw.h	43;"	d
E1000_DEV_ID_82545EM_COPPER	./e1000_hw.h	49;"	d
E1000_DEV_ID_82545EM_FIBER	./e1000_hw.h	50;"	d
E1000_DEV_ID_82545GM_COPPER	./e1000_hw.h	51;"	d
E1000_DEV_ID_82545GM_FIBER	./e1000_hw.h	52;"	d
E1000_DEV_ID_82545GM_SERDES	./e1000_hw.h	53;"	d
E1000_DEV_ID_82546EB_COPPER	./e1000_hw.h	54;"	d
E1000_DEV_ID_82546EB_FIBER	./e1000_hw.h	55;"	d
E1000_DEV_ID_82546EB_QUAD_COPPER	./e1000_hw.h	56;"	d
E1000_DEV_ID_82546GB_COPPER	./e1000_hw.h	65;"	d
E1000_DEV_ID_82546GB_FIBER	./e1000_hw.h	66;"	d
E1000_DEV_ID_82546GB_PCIE	./e1000_hw.h	68;"	d
E1000_DEV_ID_82546GB_QUAD_COPPER	./e1000_hw.h	69;"	d
E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3	./e1000_hw.h	88;"	d
E1000_DEV_ID_82546GB_SERDES	./e1000_hw.h	67;"	d
E1000_DEV_ID_82547EI	./e1000_hw.h	70;"	d
E1000_DEV_ID_82547EI_MOBILE	./e1000_hw.h	71;"	d
E1000_DEV_ID_82547GI	./e1000_hw.h	61;"	d
E1000_DEV_ID_82571EB_COPPER	./e1000_hw.h	72;"	d
E1000_DEV_ID_82571EB_FIBER	./e1000_hw.h	73;"	d
E1000_DEV_ID_82571EB_QUAD_COPPER	./e1000_hw.h	75;"	d
E1000_DEV_ID_82571EB_QUAD_COPPER_LOWPROFILE	./e1000_hw.h	78;"	d
E1000_DEV_ID_82571EB_QUAD_FIBER	./e1000_hw.h	77;"	d
E1000_DEV_ID_82571EB_SERDES	./e1000_hw.h	74;"	d
E1000_DEV_ID_82571EB_SERDES_DUAL	./e1000_hw.h	79;"	d
E1000_DEV_ID_82571EB_SERDES_QUAD	./e1000_hw.h	80;"	d
E1000_DEV_ID_82571PT_QUAD_COPPER	./e1000_hw.h	76;"	d
E1000_DEV_ID_82572EI	./e1000_hw.h	84;"	d
E1000_DEV_ID_82572EI_COPPER	./e1000_hw.h	81;"	d
E1000_DEV_ID_82572EI_FIBER	./e1000_hw.h	82;"	d
E1000_DEV_ID_82572EI_SERDES	./e1000_hw.h	83;"	d
E1000_DEV_ID_82573E	./e1000_hw.h	85;"	d
E1000_DEV_ID_82573E_IAMT	./e1000_hw.h	86;"	d
E1000_DEV_ID_82573L	./e1000_hw.h	87;"	d
E1000_DEV_ID_ICH8_IFE	./e1000_hw.h	97;"	d
E1000_DEV_ID_ICH8_IFE_G	./e1000_hw.h	99;"	d
E1000_DEV_ID_ICH8_IFE_GT	./e1000_hw.h	98;"	d
E1000_DEV_ID_ICH8_IGP_AMT	./e1000_hw.h	95;"	d
E1000_DEV_ID_ICH8_IGP_C	./e1000_hw.h	96;"	d
E1000_DEV_ID_ICH8_IGP_M	./e1000_hw.h	100;"	d
E1000_DEV_ID_ICH8_IGP_M_AMT	./e1000_hw.h	94;"	d
E1000_ECOL	./e1000_hw.h	216;"	d
E1000_EEARBC	./e1000_hw.h	158;"	d
E1000_EECD	./e1000_hw.h	117;"	d
E1000_EECD_ADDR_BITS	./e1000_hw.h	607;"	d
E1000_EECD_AUPDEN	./e1000_hw.h	620;"	d
E1000_EECD_AUTO_RD	./e1000_hw.h	613;"	d
E1000_EECD_CS	./e1000_hw.h	596;"	d
E1000_EECD_DI	./e1000_hw.h	597;"	d
E1000_EECD_DO	./e1000_hw.h	598;"	d
E1000_EECD_FLUPD	./e1000_hw.h	619;"	d
E1000_EECD_FWE_DIS	./e1000_hw.h	600;"	d
E1000_EECD_FWE_EN	./e1000_hw.h	601;"	d
E1000_EECD_FWE_MASK	./e1000_hw.h	599;"	d
E1000_EECD_FWE_SHIFT	./e1000_hw.h	602;"	d
E1000_EECD_GNT	./e1000_hw.h	604;"	d
E1000_EECD_INITSRAM	./e1000_hw.h	618;"	d
E1000_EECD_NVADDS	./e1000_hw.h	616;"	d
E1000_EECD_PRES	./e1000_hw.h	605;"	d
E1000_EECD_REQ	./e1000_hw.h	603;"	d
E1000_EECD_SEC1VAL	./e1000_hw.h	622;"	d
E1000_EECD_SECVAL_SHIFT	./e1000_hw.h	623;"	d
E1000_EECD_SELSHAD	./e1000_hw.h	617;"	d
E1000_EECD_SHADV	./e1000_hw.h	621;"	d
E1000_EECD_SIZE	./e1000_hw.h	606;"	d
E1000_EECD_SIZE_EX_MASK	./e1000_hw.h	614;"	d
E1000_EECD_SIZE_EX_SHIFT	./e1000_hw.h	615;"	d
E1000_EECD_SK	./e1000_hw.h	595;"	d
E1000_EECD_TYPE	./e1000_hw.h	609;"	d
E1000_EEMNGCTL	./e1000_hw.h	156;"	d
E1000_EEPROM_CFG_DONE	./e1000_hw.h	667;"	d
E1000_EEPROM_CFG_DONE_PORT_1	./e1000_hw.h	668;"	d
E1000_EEPROM_GRANT_ATTEMPTS	./e1000_hw.h	611;"	d
E1000_EEPROM_LED_LOGIC	./e1000_hw.h	514;"	d
E1000_EEPROM_POLL_READ	./e1000_hw.h	520;"	d
E1000_EEPROM_POLL_WRITE	./e1000_hw.h	519;"	d
E1000_EEPROM_RW_ADDR_SHIFT	./e1000_hw.h	518;"	d
E1000_EEPROM_RW_REG_DATA	./e1000_hw.h	515;"	d
E1000_EEPROM_RW_REG_DONE	./e1000_hw.h	516;"	d
E1000_EEPROM_RW_REG_START	./e1000_hw.h	517;"	d
E1000_EEPROM_SWDPIN0	./e1000_hw.h	513;"	d
E1000_EERD	./e1000_hw.h	118;"	d
E1000_EEWR	./e1000_hw.h	160;"	d
E1000_ERT	./e1000_hw.h	165;"	d
E1000_EXTCNF_CTRL	./e1000_hw.h	150;"	d
E1000_EXTCNF_SIZE	./e1000_hw.h	151;"	d
E1000_FACTPS	./e1000_hw.h	306;"	d
E1000_FCAH	./e1000_hw.h	125;"	d
E1000_FCAL	./e1000_hw.h	124;"	d
E1000_FCRTH	./e1000_hw.h	167;"	d
E1000_FCRTL	./e1000_hw.h	166;"	d
E1000_FCRUC	./e1000_hw.h	229;"	d
E1000_FCT	./e1000_hw.h	126;"	d
E1000_FCTTV	./e1000_hw.h	141;"	d
E1000_FEXTNVM	./e1000_hw.h	123;"	d
E1000_FFLT	./e1000_hw.h	291;"	d
E1000_FFLT_DBG	./e1000_hw.h	309;"	d
E1000_FFMT	./e1000_hw.h	293;"	d
E1000_FFVT	./e1000_hw.h	294;"	d
E1000_FLA	./e1000_hw.h	120;"	d
E1000_FLASHT	./e1000_hw.h	159;"	d
E1000_FLASH_UPDATES	./e1000_hw.h	157;"	d
E1000_FLOP	./e1000_hw.h	164;"	d
E1000_FLSWCNT	./e1000_hw.h	163;"	d
E1000_FLSWCTL	./e1000_hw.h	161;"	d
E1000_FLSWDATA	./e1000_hw.h	162;"	d
E1000_FWSM	./e1000_hw.h	308;"	d
E1000_GCR	./e1000_hw.h	301;"	d
E1000_GORCH	./e1000_hw.h	241;"	d
E1000_GORCL	./e1000_hw.h	240;"	d
E1000_GOTCH	./e1000_hw.h	243;"	d
E1000_GOTCL	./e1000_hw.h	242;"	d
E1000_GPRC	./e1000_hw.h	236;"	d
E1000_GPTC	./e1000_hw.h	239;"	d
E1000_GSCL_1	./e1000_hw.h	302;"	d
E1000_GSCL_2	./e1000_hw.h	303;"	d
E1000_GSCL_3	./e1000_hw.h	304;"	d
E1000_GSCL_4	./e1000_hw.h	305;"	d
E1000_HICR	./e1000_hw.h	310;"	d
E1000_HICR_FW_RESET	./e1000_hw.h	625;"	d
E1000_HOST_IF	./e1000_hw.h	292;"	d
E1000_IAC	./e1000_hw.h	268;"	d
E1000_IAM	./e1000_hw.h	133;"	d
E1000_ICH_NVM_SIG_MASK	./e1000_hw.h	629;"	d
E1000_ICH_NVM_SIG_WORD	./e1000_hw.h	628;"	d
E1000_ICR	./e1000_hw.h	128;"	d
E1000_ICRXATC	./e1000_hw.h	270;"	d
E1000_ICRXDMTC	./e1000_hw.h	275;"	d
E1000_ICRXOC	./e1000_hw.h	276;"	d
E1000_ICRXPTC	./e1000_hw.h	269;"	d
E1000_ICR_ACK	./e1000_hw.h	368;"	d
E1000_ICR_ALL_PARITY	./e1000_hw.h	378;"	d
E1000_ICR_DOCK	./e1000_hw.h	370;"	d
E1000_ICR_DSW	./e1000_hw.h	379;"	d
E1000_ICR_EPRST	./e1000_hw.h	381;"	d
E1000_ICR_GPI_EN0	./e1000_hw.h	362;"	d
E1000_ICR_GPI_EN1	./e1000_hw.h	363;"	d
E1000_ICR_GPI_EN2	./e1000_hw.h	364;"	d
E1000_ICR_GPI_EN3	./e1000_hw.h	365;"	d
E1000_ICR_HOST_ARB_PAR	./e1000_hw.h	374;"	d
E1000_ICR_INT_ASSERTED	./e1000_hw.h	371;"	d
E1000_ICR_LSC	./e1000_hw.h	355;"	d
E1000_ICR_MDAC	./e1000_hw.h	360;"	d
E1000_ICR_MNG	./e1000_hw.h	369;"	d
E1000_ICR_PB_PAR	./e1000_hw.h	375;"	d
E1000_ICR_PHYINT	./e1000_hw.h	380;"	d
E1000_ICR_RXCFG	./e1000_hw.h	361;"	d
E1000_ICR_RXDMT0	./e1000_hw.h	357;"	d
E1000_ICR_RXD_FIFO_PAR0	./e1000_hw.h	372;"	d
E1000_ICR_RXD_FIFO_PAR1	./e1000_hw.h	376;"	d
E1000_ICR_RXO	./e1000_hw.h	358;"	d
E1000_ICR_RXSEQ	./e1000_hw.h	356;"	d
E1000_ICR_RXT0	./e1000_hw.h	359;"	d
E1000_ICR_SRPD	./e1000_hw.h	367;"	d
E1000_ICR_TXDW	./e1000_hw.h	353;"	d
E1000_ICR_TXD_FIFO_PAR0	./e1000_hw.h	373;"	d
E1000_ICR_TXD_FIFO_PAR1	./e1000_hw.h	377;"	d
E1000_ICR_TXD_LOW	./e1000_hw.h	366;"	d
E1000_ICR_TXQE	./e1000_hw.h	354;"	d
E1000_ICS	./e1000_hw.h	130;"	d
E1000_ICS_ACK	./e1000_hw.h	399;"	d
E1000_ICS_DOCK	./e1000_hw.h	401;"	d
E1000_ICS_DSW	./e1000_hw.h	408;"	d
E1000_ICS_EPRST	./e1000_hw.h	410;"	d
E1000_ICS_GPI_EN0	./e1000_hw.h	393;"	d
E1000_ICS_GPI_EN1	./e1000_hw.h	394;"	d
E1000_ICS_GPI_EN2	./e1000_hw.h	395;"	d
E1000_ICS_GPI_EN3	./e1000_hw.h	396;"	d
E1000_ICS_HOST_ARB_PAR	./e1000_hw.h	404;"	d
E1000_ICS_LSC	./e1000_hw.h	386;"	d
E1000_ICS_MDAC	./e1000_hw.h	391;"	d
E1000_ICS_MNG	./e1000_hw.h	400;"	d
E1000_ICS_PB_PAR	./e1000_hw.h	405;"	d
E1000_ICS_PHYINT	./e1000_hw.h	409;"	d
E1000_ICS_RXCFG	./e1000_hw.h	392;"	d
E1000_ICS_RXDMT0	./e1000_hw.h	388;"	d
E1000_ICS_RXD_FIFO_PAR0	./e1000_hw.h	402;"	d
E1000_ICS_RXD_FIFO_PAR1	./e1000_hw.h	406;"	d
E1000_ICS_RXO	./e1000_hw.h	389;"	d
E1000_ICS_RXSEQ	./e1000_hw.h	387;"	d
E1000_ICS_RXT0	./e1000_hw.h	390;"	d
E1000_ICS_SRPD	./e1000_hw.h	398;"	d
E1000_ICS_TXDW	./e1000_hw.h	384;"	d
E1000_ICS_TXD_FIFO_PAR0	./e1000_hw.h	403;"	d
E1000_ICS_TXD_FIFO_PAR1	./e1000_hw.h	407;"	d
E1000_ICS_TXD_LOW	./e1000_hw.h	397;"	d
E1000_ICS_TXQE	./e1000_hw.h	385;"	d
E1000_ICTXATC	./e1000_hw.h	272;"	d
E1000_ICTXPTC	./e1000_hw.h	271;"	d
E1000_ICTXQEC	./e1000_hw.h	273;"	d
E1000_ICTXQMTC	./e1000_hw.h	274;"	d
E1000_IMC	./e1000_hw.h	132;"	d
E1000_IMC_ACK	./e1000_hw.h	457;"	d
E1000_IMC_DOCK	./e1000_hw.h	459;"	d
E1000_IMC_DSW	./e1000_hw.h	466;"	d
E1000_IMC_EPRST	./e1000_hw.h	468;"	d
E1000_IMC_GPI_EN0	./e1000_hw.h	451;"	d
E1000_IMC_GPI_EN1	./e1000_hw.h	452;"	d
E1000_IMC_GPI_EN2	./e1000_hw.h	453;"	d
E1000_IMC_GPI_EN3	./e1000_hw.h	454;"	d
E1000_IMC_HOST_ARB_PAR	./e1000_hw.h	462;"	d
E1000_IMC_LSC	./e1000_hw.h	444;"	d
E1000_IMC_MDAC	./e1000_hw.h	449;"	d
E1000_IMC_MNG	./e1000_hw.h	458;"	d
E1000_IMC_PB_PAR	./e1000_hw.h	463;"	d
E1000_IMC_PHYINT	./e1000_hw.h	467;"	d
E1000_IMC_RXCFG	./e1000_hw.h	450;"	d
E1000_IMC_RXDMT0	./e1000_hw.h	446;"	d
E1000_IMC_RXD_FIFO_PAR0	./e1000_hw.h	460;"	d
E1000_IMC_RXD_FIFO_PAR1	./e1000_hw.h	464;"	d
E1000_IMC_RXO	./e1000_hw.h	447;"	d
E1000_IMC_RXSEQ	./e1000_hw.h	445;"	d
E1000_IMC_RXT0	./e1000_hw.h	448;"	d
E1000_IMC_SRPD	./e1000_hw.h	456;"	d
E1000_IMC_TXDW	./e1000_hw.h	442;"	d
E1000_IMC_TXD_FIFO_PAR0	./e1000_hw.h	461;"	d
E1000_IMC_TXD_FIFO_PAR1	./e1000_hw.h	465;"	d
E1000_IMC_TXD_LOW	./e1000_hw.h	455;"	d
E1000_IMC_TXQE	./e1000_hw.h	443;"	d
E1000_IMS	./e1000_hw.h	131;"	d
E1000_IMS_ACK	./e1000_hw.h	428;"	d
E1000_IMS_DOCK	./e1000_hw.h	430;"	d
E1000_IMS_DSW	./e1000_hw.h	437;"	d
E1000_IMS_EPRST	./e1000_hw.h	439;"	d
E1000_IMS_GPI_EN0	./e1000_hw.h	422;"	d
E1000_IMS_GPI_EN1	./e1000_hw.h	423;"	d
E1000_IMS_GPI_EN2	./e1000_hw.h	424;"	d
E1000_IMS_GPI_EN3	./e1000_hw.h	425;"	d
E1000_IMS_HOST_ARB_PAR	./e1000_hw.h	433;"	d
E1000_IMS_LSC	./e1000_hw.h	415;"	d
E1000_IMS_MDAC	./e1000_hw.h	420;"	d
E1000_IMS_MNG	./e1000_hw.h	429;"	d
E1000_IMS_PB_PAR	./e1000_hw.h	434;"	d
E1000_IMS_PHYINT	./e1000_hw.h	438;"	d
E1000_IMS_RXCFG	./e1000_hw.h	421;"	d
E1000_IMS_RXDMT0	./e1000_hw.h	417;"	d
E1000_IMS_RXD_FIFO_PAR0	./e1000_hw.h	431;"	d
E1000_IMS_RXD_FIFO_PAR1	./e1000_hw.h	435;"	d
E1000_IMS_RXO	./e1000_hw.h	418;"	d
E1000_IMS_RXSEQ	./e1000_hw.h	416;"	d
E1000_IMS_RXT0	./e1000_hw.h	419;"	d
E1000_IMS_SRPD	./e1000_hw.h	427;"	d
E1000_IMS_TXDW	./e1000_hw.h	413;"	d
E1000_IMS_TXD_FIFO_PAR0	./e1000_hw.h	432;"	d
E1000_IMS_TXD_FIFO_PAR1	./e1000_hw.h	436;"	d
E1000_IMS_TXD_LOW	./e1000_hw.h	426;"	d
E1000_IMS_TXQE	./e1000_hw.h	414;"	d
E1000_IP4AT	./e1000_hw.h	287;"	d
E1000_IP6AT	./e1000_hw.h	288;"	d
E1000_IPAV	./e1000_hw.h	286;"	d
E1000_ITR	./e1000_hw.h	129;"	d
E1000_KABGTXD	./e1000_hw.h	187;"	d
E1000_KUMCTRLSTA	./e1000_hw.h	296;"	d
E1000_LATECOL	./e1000_hw.h	218;"	d
E1000_LEDCTL	./e1000_hw.h	149;"	d
E1000_MANC	./e1000_hw.h	285;"	d
E1000_MANC2H	./e1000_hw.h	298;"	d
E1000_MANC_0298_EN	./e1000_hw.h	830;"	d
E1000_MANC_ARP_EN	./e1000_hw.h	834;"	d
E1000_MANC_ARP_RES_EN	./e1000_hw.h	837;"	d
E1000_MANC_ASF_EN	./e1000_hw.h	827;"	d
E1000_MANC_BLK_PHY_RST_ON_IDE	./e1000_hw.h	842;"	d
E1000_MANC_BR_EN	./e1000_hw.h	850;"	d
E1000_MANC_EN_IP_ADDR_FILTER	./e1000_hw.h	847;"	d
E1000_MANC_EN_MAC_ADDR_FILTER	./e1000_hw.h	843;"	d
E1000_MANC_EN_MNG2HOST	./e1000_hw.h	845;"	d
E1000_MANC_EN_XSUM_FILTER	./e1000_hw.h	849;"	d
E1000_MANC_IPV4_EN	./e1000_hw.h	831;"	d
E1000_MANC_IPV6_EN	./e1000_hw.h	832;"	d
E1000_MANC_NEIGHBOR_EN	./e1000_hw.h	835;"	d
E1000_MANC_RCV_ALL	./e1000_hw.h	841;"	d
E1000_MANC_RCV_TCO_EN	./e1000_hw.h	839;"	d
E1000_MANC_REPORT_STATUS	./e1000_hw.h	840;"	d
E1000_MANC_RMCP_EN	./e1000_hw.h	829;"	d
E1000_MANC_R_ON_FORCE	./e1000_hw.h	828;"	d
E1000_MANC_SMBUS_EN	./e1000_hw.h	826;"	d
E1000_MANC_SMB_CLK_IN	./e1000_hw.h	853;"	d
E1000_MANC_SMB_CLK_OUT	./e1000_hw.h	856;"	d
E1000_MANC_SMB_CLK_OUT_SHIFT	./e1000_hw.h	859;"	d
E1000_MANC_SMB_DATA_IN	./e1000_hw.h	854;"	d
E1000_MANC_SMB_DATA_OUT	./e1000_hw.h	855;"	d
E1000_MANC_SMB_DATA_OUT_SHIFT	./e1000_hw.h	858;"	d
E1000_MANC_SMB_GNT	./e1000_hw.h	852;"	d
E1000_MANC_SMB_REQ	./e1000_hw.h	851;"	d
E1000_MANC_SNAP_EN	./e1000_hw.h	833;"	d
E1000_MANC_TCO_RESET	./e1000_hw.h	838;"	d
E1000_MCC	./e1000_hw.h	217;"	d
E1000_MDIC	./e1000_hw.h	121;"	d
E1000_MDIC_DATA_MASK	./e1000_hw.h	632;"	d
E1000_MDIC_ERROR	./e1000_hw.h	641;"	d
E1000_MDIC_INT_EN	./e1000_hw.h	640;"	d
E1000_MDIC_OP_READ	./e1000_hw.h	638;"	d
E1000_MDIC_OP_WRITE	./e1000_hw.h	637;"	d
E1000_MDIC_PHY_MASK	./e1000_hw.h	635;"	d
E1000_MDIC_PHY_SHIFT	./e1000_hw.h	636;"	d
E1000_MDIC_READY	./e1000_hw.h	639;"	d
E1000_MDIC_REG_MASK	./e1000_hw.h	633;"	d
E1000_MDIC_REG_SHIFT	./e1000_hw.h	634;"	d
E1000_MDPHYA	./e1000_hw.h	297;"	d
E1000_MGTPDC	./e1000_hw.h	250;"	d
E1000_MGTPRC	./e1000_hw.h	249;"	d
E1000_MGTPTC	./e1000_hw.h	251;"	d
E1000_MPC	./e1000_hw.h	214;"	d
E1000_MPRC	./e1000_hw.h	238;"	d
E1000_MPTC	./e1000_hw.h	264;"	d
E1000_MRQC	./e1000_hw.h	314;"	d
E1000_MTA	./e1000_hw.h	279;"	d
E1000_PBA	./e1000_hw.h	154;"	d
E1000_PBS	./e1000_hw.h	155;"	d
E1000_PHY_CTRL	./e1000_hw.h	152;"	d
E1000_PRC1023	./e1000_hw.h	234;"	d
E1000_PRC127	./e1000_hw.h	231;"	d
E1000_PRC1522	./e1000_hw.h	235;"	d
E1000_PRC255	./e1000_hw.h	232;"	d
E1000_PRC511	./e1000_hw.h	233;"	d
E1000_PRC64	./e1000_hw.h	230;"	d
E1000_PSRCTL	./e1000_hw.h	168;"	d
E1000_PTC1023	./e1000_hw.h	262;"	d
E1000_PTC127	./e1000_hw.h	259;"	d
E1000_PTC1522	./e1000_hw.h	263;"	d
E1000_PTC255	./e1000_hw.h	260;"	d
E1000_PTC511	./e1000_hw.h	261;"	d
E1000_PTC64	./e1000_hw.h	258;"	d
E1000_RA	./e1000_hw.h	280;"	d
E1000_RADV	./e1000_hw.h	183;"	d
E1000_RAH_AV	./e1000_hw.h	773;"	d
E1000_RAID	./e1000_hw.h	185;"	d
E1000_RCTL	./e1000_hw.h	134;"	d
E1000_RCTL_BAM	./e1000_hw.h	492;"	d
E1000_RCTL_BSEX	./e1000_hw.h	507;"	d
E1000_RCTL_CFI	./e1000_hw.h	504;"	d
E1000_RCTL_CFIEN	./e1000_hw.h	503;"	d
E1000_RCTL_DPF	./e1000_hw.h	505;"	d
E1000_RCTL_DTYP_MASK	./e1000_hw.h	481;"	d
E1000_RCTL_DTYP_PS	./e1000_hw.h	482;"	d
E1000_RCTL_EN	./e1000_hw.h	472;"	d
E1000_RCTL_FLXBUF_MASK	./e1000_hw.h	509;"	d
E1000_RCTL_FLXBUF_SHIFT	./e1000_hw.h	510;"	d
E1000_RCTL_LBM_MAC	./e1000_hw.h	478;"	d
E1000_RCTL_LBM_NO	./e1000_hw.h	477;"	d
E1000_RCTL_LBM_SLP	./e1000_hw.h	479;"	d
E1000_RCTL_LBM_TCVR	./e1000_hw.h	480;"	d
E1000_RCTL_LPE	./e1000_hw.h	476;"	d
E1000_RCTL_MDR	./e1000_hw.h	491;"	d
E1000_RCTL_MO_0	./e1000_hw.h	487;"	d
E1000_RCTL_MO_1	./e1000_hw.h	488;"	d
E1000_RCTL_MO_2	./e1000_hw.h	489;"	d
E1000_RCTL_MO_3	./e1000_hw.h	490;"	d
E1000_RCTL_MO_SHIFT	./e1000_hw.h	486;"	d
E1000_RCTL_MPE	./e1000_hw.h	475;"	d
E1000_RCTL_PMCF	./e1000_hw.h	506;"	d
E1000_RCTL_RDMTS_EIGTH	./e1000_hw.h	485;"	d
E1000_RCTL_RDMTS_HALF	./e1000_hw.h	483;"	d
E1000_RCTL_RDMTS_QUAT	./e1000_hw.h	484;"	d
E1000_RCTL_RST	./e1000_hw.h	471;"	d
E1000_RCTL_SBP	./e1000_hw.h	473;"	d
E1000_RCTL_SECRC	./e1000_hw.h	508;"	d
E1000_RCTL_SZ_1024	./e1000_hw.h	495;"	d
E1000_RCTL_SZ_16384	./e1000_hw.h	499;"	d
E1000_RCTL_SZ_2048	./e1000_hw.h	494;"	d
E1000_RCTL_SZ_256	./e1000_hw.h	497;"	d
E1000_RCTL_SZ_4096	./e1000_hw.h	501;"	d
E1000_RCTL_SZ_512	./e1000_hw.h	496;"	d
E1000_RCTL_SZ_8192	./e1000_hw.h	500;"	d
E1000_RCTL_UPE	./e1000_hw.h	474;"	d
E1000_RCTL_VFE	./e1000_hw.h	502;"	d
E1000_RDBAH	./e1000_hw.h	170;"	d
E1000_RDBAH0	./e1000_hw.h	176;"	d
E1000_RDBAH1	./e1000_hw.h	137;"	d
E1000_RDBAL	./e1000_hw.h	169;"	d
E1000_RDBAL0	./e1000_hw.h	175;"	d
E1000_RDBAL1	./e1000_hw.h	136;"	d
E1000_RDH	./e1000_hw.h	172;"	d
E1000_RDH0	./e1000_hw.h	178;"	d
E1000_RDH1	./e1000_hw.h	139;"	d
E1000_RDLEN	./e1000_hw.h	171;"	d
E1000_RDLEN0	./e1000_hw.h	177;"	d
E1000_RDLEN1	./e1000_hw.h	138;"	d
E1000_RDT	./e1000_hw.h	173;"	d
E1000_RDT0	./e1000_hw.h	179;"	d
E1000_RDT1	./e1000_hw.h	140;"	d
E1000_RDTR	./e1000_hw.h	174;"	d
E1000_RDTR0	./e1000_hw.h	180;"	d
E1000_RDTR1	./e1000_hw.h	135;"	d
E1000_RETA	./e1000_hw.h	315;"	d
E1000_RFC	./e1000_hw.h	246;"	d
E1000_RFCTL	./e1000_hw.h	278;"	d
E1000_RJC	./e1000_hw.h	248;"	d
E1000_RLEC	./e1000_hw.h	224;"	d
E1000_RNBC	./e1000_hw.h	244;"	d
E1000_ROC	./e1000_hw.h	247;"	d
E1000_RSRPD	./e1000_hw.h	184;"	d
E1000_RSSIM	./e1000_hw.h	317;"	d
E1000_RSSIR	./e1000_hw.h	318;"	d
E1000_RSSRK	./e1000_hw.h	316;"	d
E1000_RUC	./e1000_hw.h	245;"	d
E1000_RXCSUM	./e1000_hw.h	277;"	d
E1000_RXCW	./e1000_hw.h	143;"	d
E1000_RXDCTL	./e1000_hw.h	181;"	d
E1000_RXDCTL1	./e1000_hw.h	182;"	d
E1000_RXDEXT_STATERR_CE	./e1000_hw.h	761;"	d
E1000_RXDEXT_STATERR_CXE	./e1000_hw.h	764;"	d
E1000_RXDEXT_STATERR_IPE	./e1000_hw.h	766;"	d
E1000_RXDEXT_STATERR_RXE	./e1000_hw.h	767;"	d
E1000_RXDEXT_STATERR_SE	./e1000_hw.h	762;"	d
E1000_RXDEXT_STATERR_SEQ	./e1000_hw.h	763;"	d
E1000_RXDEXT_STATERR_TCPE	./e1000_hw.h	765;"	d
E1000_RXDPS_HDRSTAT_HDRLEN_MASK	./e1000_hw.h	770;"	d
E1000_RXDPS_HDRSTAT_HDRSP	./e1000_hw.h	769;"	d
E1000_RXD_ERR_CE	./e1000_hw.h	748;"	d
E1000_RXD_ERR_CXE	./e1000_hw.h	751;"	d
E1000_RXD_ERR_IPE	./e1000_hw.h	753;"	d
E1000_RXD_ERR_RXE	./e1000_hw.h	754;"	d
E1000_RXD_ERR_SE	./e1000_hw.h	749;"	d
E1000_RXD_ERR_SEQ	./e1000_hw.h	750;"	d
E1000_RXD_ERR_TCPE	./e1000_hw.h	752;"	d
E1000_RXD_SPC_CFI_MASK	./e1000_hw.h	758;"	d
E1000_RXD_SPC_CFI_SHIFT	./e1000_hw.h	759;"	d
E1000_RXD_SPC_PRI_MASK	./e1000_hw.h	756;"	d
E1000_RXD_SPC_PRI_SHIFT	./e1000_hw.h	757;"	d
E1000_RXD_SPC_VLAN_MASK	./e1000_hw.h	755;"	d
E1000_RXD_STAT_ACK	./e1000_hw.h	747;"	d
E1000_RXD_STAT_DD	./e1000_hw.h	737;"	d
E1000_RXD_STAT_EOP	./e1000_hw.h	738;"	d
E1000_RXD_STAT_IPCS	./e1000_hw.h	743;"	d
E1000_RXD_STAT_IPIDV	./e1000_hw.h	745;"	d
E1000_RXD_STAT_IXSM	./e1000_hw.h	739;"	d
E1000_RXD_STAT_PIF	./e1000_hw.h	744;"	d
E1000_RXD_STAT_TCPCS	./e1000_hw.h	742;"	d
E1000_RXD_STAT_UDPCS	./e1000_hw.h	741;"	d
E1000_RXD_STAT_UDPV	./e1000_hw.h	746;"	d
E1000_RXD_STAT_VP	./e1000_hw.h	740;"	d
E1000_RXERRC	./e1000_hw.h	213;"	d
E1000_SCC	./e1000_hw.h	215;"	d
E1000_SCTL	./e1000_hw.h	122;"	d
E1000_SEC	./e1000_hw.h	222;"	d
E1000_SHADOW_RAM_WORDS	./e1000_hw.h	627;"	d
E1000_STATUS	./e1000_hw.h	116;"	d
E1000_STATUS_ASDV	./e1000_hw.h	575;"	d
E1000_STATUS_BMC_CRYPTO	./e1000_hw.h	586;"	d
E1000_STATUS_BMC_LITE	./e1000_hw.h	587;"	d
E1000_STATUS_BMC_SKU_0	./e1000_hw.h	583;"	d
E1000_STATUS_BMC_SKU_1	./e1000_hw.h	584;"	d
E1000_STATUS_BMC_SKU_2	./e1000_hw.h	585;"	d
E1000_STATUS_BUS64	./e1000_hw.h	580;"	d
E1000_STATUS_DOCK_CI	./e1000_hw.h	576;"	d
E1000_STATUS_FD	./e1000_hw.h	561;"	d
E1000_STATUS_FUNC_0	./e1000_hw.h	565;"	d
E1000_STATUS_FUNC_1	./e1000_hw.h	566;"	d
E1000_STATUS_FUNC_MASK	./e1000_hw.h	563;"	d
E1000_STATUS_FUNC_SHIFT	./e1000_hw.h	564;"	d
E1000_STATUS_FUSE_8	./e1000_hw.h	589;"	d
E1000_STATUS_FUSE_9	./e1000_hw.h	590;"	d
E1000_STATUS_GIO_MASTER_ENABLE	./e1000_hw.h	577;"	d
E1000_STATUS_LAN_INIT_DONE	./e1000_hw.h	573;"	d
E1000_STATUS_LU	./e1000_hw.h	562;"	d
E1000_STATUS_MTXCKOK	./e1000_hw.h	578;"	d
E1000_STATUS_PCI66	./e1000_hw.h	579;"	d
E1000_STATUS_PCIX_MODE	./e1000_hw.h	581;"	d
E1000_STATUS_PCIX_SPEED	./e1000_hw.h	582;"	d
E1000_STATUS_RGMII_ENABLE	./e1000_hw.h	588;"	d
E1000_STATUS_SERDES0_DIS	./e1000_hw.h	591;"	d
E1000_STATUS_SERDES1_DIS	./e1000_hw.h	592;"	d
E1000_STATUS_SPEED_10	./e1000_hw.h	570;"	d
E1000_STATUS_SPEED_100	./e1000_hw.h	571;"	d
E1000_STATUS_SPEED_1000	./e1000_hw.h	572;"	d
E1000_STATUS_SPEED_MASK	./e1000_hw.h	569;"	d
E1000_STATUS_TBIMODE	./e1000_hw.h	568;"	d
E1000_STATUS_TXOFF	./e1000_hw.h	567;"	d
E1000_STM_OPCODE	./e1000_hw.h	624;"	d
E1000_SWSM	./e1000_hw.h	307;"	d
E1000_SW_FW_SYNC	./e1000_hw.h	299;"	d
E1000_SYMERRS	./e1000_hw.h	212;"	d
E1000_TADV	./e1000_hw.h	200;"	d
E1000_TARC0	./e1000_hw.h	202;"	d
E1000_TARC1	./e1000_hw.h	209;"	d
E1000_TBT	./e1000_hw.h	147;"	d
E1000_TCTL	./e1000_hw.h	144;"	d
E1000_TCTL_BCE	./e1000_hw.h	716;"	d
E1000_TCTL_COLD	./e1000_hw.h	719;"	d
E1000_TCTL_CT	./e1000_hw.h	718;"	d
E1000_TCTL_EN	./e1000_hw.h	715;"	d
E1000_TCTL_EXT	./e1000_hw.h	145;"	d
E1000_TCTL_MULR	./e1000_hw.h	724;"	d
E1000_TCTL_NRTU	./e1000_hw.h	723;"	d
E1000_TCTL_PBE	./e1000_hw.h	721;"	d
E1000_TCTL_PSP	./e1000_hw.h	717;"	d
E1000_TCTL_RST	./e1000_hw.h	714;"	d
E1000_TCTL_RTLC	./e1000_hw.h	722;"	d
E1000_TCTL_SWXOFF	./e1000_hw.h	720;"	d
E1000_TDBAH	./e1000_hw.h	194;"	d
E1000_TDBAH1	./e1000_hw.h	204;"	d
E1000_TDBAL	./e1000_hw.h	193;"	d
E1000_TDBAL1	./e1000_hw.h	203;"	d
E1000_TDFH	./e1000_hw.h	188;"	d
E1000_TDFHS	./e1000_hw.h	190;"	d
E1000_TDFPC	./e1000_hw.h	192;"	d
E1000_TDFT	./e1000_hw.h	189;"	d
E1000_TDFTS	./e1000_hw.h	191;"	d
E1000_TDH	./e1000_hw.h	196;"	d
E1000_TDH1	./e1000_hw.h	206;"	d
E1000_TDLEN	./e1000_hw.h	195;"	d
E1000_TDLEN1	./e1000_hw.h	205;"	d
E1000_TDT	./e1000_hw.h	197;"	d
E1000_TDT1	./e1000_hw.h	207;"	d
E1000_TIDV	./e1000_hw.h	198;"	d
E1000_TIPG	./e1000_hw.h	146;"	d
E1000_TNCRS	./e1000_hw.h	221;"	d
E1000_TORH	./e1000_hw.h	253;"	d
E1000_TORL	./e1000_hw.h	252;"	d
E1000_TOTH	./e1000_hw.h	255;"	d
E1000_TOTL	./e1000_hw.h	254;"	d
E1000_TPR	./e1000_hw.h	256;"	d
E1000_TPT	./e1000_hw.h	257;"	d
E1000_TSCTC	./e1000_hw.h	266;"	d
E1000_TSCTFC	./e1000_hw.h	267;"	d
E1000_TSPMT	./e1000_hw.h	201;"	d
E1000_TXCW	./e1000_hw.h	142;"	d
E1000_TXDCTL	./e1000_hw.h	199;"	d
E1000_TXDCTL1	./e1000_hw.h	208;"	d
E1000_TXDMAC	./e1000_hw.h	186;"	d
E1000_TXD_CMD_DEXT	./e1000_hw.h	701;"	d
E1000_TXD_CMD_EOP	./e1000_hw.h	696;"	d
E1000_TXD_CMD_IC	./e1000_hw.h	698;"	d
E1000_TXD_CMD_IDE	./e1000_hw.h	703;"	d
E1000_TXD_CMD_IFCS	./e1000_hw.h	697;"	d
E1000_TXD_CMD_IP	./e1000_hw.h	709;"	d
E1000_TXD_CMD_RPS	./e1000_hw.h	700;"	d
E1000_TXD_CMD_RS	./e1000_hw.h	699;"	d
E1000_TXD_CMD_TCP	./e1000_hw.h	708;"	d
E1000_TXD_CMD_TSE	./e1000_hw.h	710;"	d
E1000_TXD_CMD_VLE	./e1000_hw.h	702;"	d
E1000_TXD_DTYP_C	./e1000_hw.h	693;"	d
E1000_TXD_DTYP_D	./e1000_hw.h	692;"	d
E1000_TXD_POPTS_IXSM	./e1000_hw.h	694;"	d
E1000_TXD_POPTS_TXSM	./e1000_hw.h	695;"	d
E1000_TXD_STAT_DD	./e1000_hw.h	704;"	d
E1000_TXD_STAT_EC	./e1000_hw.h	705;"	d
E1000_TXD_STAT_LC	./e1000_hw.h	706;"	d
E1000_TXD_STAT_TC	./e1000_hw.h	711;"	d
E1000_TXD_STAT_TU	./e1000_hw.h	707;"	d
E1000_VET	./e1000_hw.h	127;"	d
E1000_VFTA	./e1000_hw.h	281;"	d
E1000_WUC	./e1000_hw.h	282;"	d
E1000_WUFC	./e1000_hw.h	283;"	d
E1000_WUPL	./e1000_hw.h	289;"	d
E1000_WUPM	./e1000_hw.h	290;"	d
E1000_WUS	./e1000_hw.h	284;"	d
E1000_XOFFRXC	./e1000_hw.h	227;"	d
E1000_XOFFTXC	./e1000_hw.h	228;"	d
E1000_XONRXC	./e1000_hw.h	225;"	d
E1000_XONTXC	./e1000_hw.h	226;"	d
E8390_CMD	./ne2000.c	34;"	d	file:
E8390_NODMA	./ne2000.c	83;"	d	file:
E8390_PAGE0	./ne2000.c	84;"	d	file:
E8390_PAGE1	./ne2000.c	85;"	d	file:
E8390_PAGE2	./ne2000.c	86;"	d	file:
E8390_RREAD	./ne2000.c	81;"	d	file:
E8390_RWRITE	./ne2000.c	82;"	d	file:
E8390_START	./ne2000.c	79;"	d	file:
E8390_STOP	./ne2000.c	78;"	d	file:
E8390_TRANS	./ne2000.c	80;"	d	file:
EACH_EMPTY_BLOCK_ENTRY_NB	./vssim_config_manager.c	/^int64_t EACH_EMPTY_BLOCK_ENTRY_NB;      \/\/ added by js$/;"	v
EACH_EMPTY_TABLE_ENTRY_NB	./vssim_config_manager.c	/^int64_t EACH_EMPTY_TABLE_ENTRY_NB;	\/\/ added by js$/;"	v
EACS_VRA	./ac97.c	114;"	d	file:
EACS_VRM	./ac97.c	115;"	d	file:
EAC_BUF_LEN	./omap2.c	1428;"	d	file:
EAT	./baum.c	310;"	d	file:
EBC0_CFGADDR	./ppc405_uc.c	/^    EBC0_CFGADDR = 0x012,$/;"	e	enum:__anon345	file:
EBC0_CFGDATA	./ppc405_uc.c	/^    EBC0_CFGDATA = 0x013,$/;"	e	enum:__anon345	file:
ECCState	./eccmemctl.c	/^typedef struct ECCState {$/;"	s	file:
ECCState	./eccmemctl.c	/^} ECCState;$/;"	t	typeref:struct:ECCState	file:
ECCState	./flash.h	/^} ECCState;$/;"	t	typeref:struct:__anon267
ECC_DIAG_MASK	./eccmemctl.c	126;"	d	file:
ECC_DIAG_SIZE	./eccmemctl.c	125;"	d	file:
ECC_DR	./eccmemctl.c	54;"	d	file:
ECC_DR_CB0	./eccmemctl.c	113;"	d	file:
ECC_DR_CB1	./eccmemctl.c	114;"	d	file:
ECC_DR_CB16	./eccmemctl.c	118;"	d	file:
ECC_DR_CB2	./eccmemctl.c	115;"	d	file:
ECC_DR_CB32	./eccmemctl.c	119;"	d	file:
ECC_DR_CB4	./eccmemctl.c	116;"	d	file:
ECC_DR_CB8	./eccmemctl.c	117;"	d	file:
ECC_DR_CBX	./eccmemctl.c	112;"	d	file:
ECC_DR_DMODE	./eccmemctl.c	120;"	d	file:
ECC_ECR0	./eccmemctl.c	55;"	d	file:
ECC_ECR1	./eccmemctl.c	56;"	d	file:
ECC_EMC	./eccmemctl.c	44;"	d	file:
ECC_ERR	./ide.c	69;"	d	file:
ECC_MCC	./eccmemctl.c	43;"	d	file:
ECC_MDR	./eccmemctl.c	49;"	d	file:
ECC_MDR_CI	./eccmemctl.c	83;"	d	file:
ECC_MDR_GAD	./eccmemctl.c	86;"	d	file:
ECC_MDR_MASK	./eccmemctl.c	88;"	d	file:
ECC_MDR_MDH	./eccmemctl.c	85;"	d	file:
ECC_MDR_MDL	./eccmemctl.c	84;"	d	file:
ECC_MDR_MI	./eccmemctl.c	82;"	d	file:
ECC_MDR_RRI	./eccmemctl.c	81;"	d	file:
ECC_MDR_RSC	./eccmemctl.c	87;"	d	file:
ECC_MER	./eccmemctl.c	48;"	d	file:
ECC_MER_A	./eccmemctl.c	72;"	d	file:
ECC_MER_DCI	./eccmemctl.c	73;"	d	file:
ECC_MER_EE	./eccmemctl.c	59;"	d	file:
ECC_MER_EI	./eccmemctl.c	60;"	d	file:
ECC_MER_IMPL	./eccmemctl.c	75;"	d	file:
ECC_MER_MASK_0	./eccmemctl.c	76;"	d	file:
ECC_MER_MASK_1	./eccmemctl.c	77;"	d	file:
ECC_MER_MASK_2	./eccmemctl.c	78;"	d	file:
ECC_MER_MRR	./eccmemctl.c	71;"	d	file:
ECC_MER_MRR0	./eccmemctl.c	62;"	d	file:
ECC_MER_MRR1	./eccmemctl.c	63;"	d	file:
ECC_MER_MRR2	./eccmemctl.c	64;"	d	file:
ECC_MER_MRR3	./eccmemctl.c	65;"	d	file:
ECC_MER_MRR4	./eccmemctl.c	66;"	d	file:
ECC_MER_MRR5	./eccmemctl.c	67;"	d	file:
ECC_MER_MRR6	./eccmemctl.c	68;"	d	file:
ECC_MER_MRR7	./eccmemctl.c	69;"	d	file:
ECC_MER_REU	./eccmemctl.c	70;"	d	file:
ECC_MER_VER	./eccmemctl.c	74;"	d	file:
ECC_MFAR0	./eccmemctl.c	52;"	d	file:
ECC_MFAR0_BMODE	./eccmemctl.c	106;"	d	file:
ECC_MFAR0_CACHE	./eccmemctl.c	104;"	d	file:
ECC_MFAR0_LOCK	./eccmemctl.c	105;"	d	file:
ECC_MFAR0_PADDR	./eccmemctl.c	101;"	d	file:
ECC_MFAR0_S	./eccmemctl.c	108;"	d	file:
ECC_MFAR0_SIZE	./eccmemctl.c	103;"	d	file:
ECC_MFAR0_TYPE	./eccmemctl.c	102;"	d	file:
ECC_MFAR0_VADDR	./eccmemctl.c	107;"	d	file:
ECC_MFAR1	./eccmemctl.c	53;"	d	file:
ECC_MFARO_MID	./eccmemctl.c	109;"	d	file:
ECC_MFSR	./eccmemctl.c	50;"	d	file:
ECC_MFSR_BS	./eccmemctl.c	92;"	d	file:
ECC_MFSR_C2ERR	./eccmemctl.c	98;"	d	file:
ECC_MFSR_CE	./eccmemctl.c	91;"	d	file:
ECC_MFSR_DW	./eccmemctl.c	95;"	d	file:
ECC_MFSR_ME	./eccmemctl.c	97;"	d	file:
ECC_MFSR_SYND	./eccmemctl.c	96;"	d	file:
ECC_MFSR_TO	./eccmemctl.c	93;"	d	file:
ECC_MFSR_UE	./eccmemctl.c	94;"	d	file:
ECC_NREGS	./eccmemctl.c	122;"	d	file:
ECC_SIZE	./eccmemctl.c	123;"	d	file:
ECC_SMC	./eccmemctl.c	45;"	d	file:
ECC_STAT	./ide.c	54;"	d	file:
ECC_VCR	./eccmemctl.c	51;"	d	file:
EEPRO100State	./eepro100.c	/^} EEPRO100State;$/;"	t	typeref:struct:__anon240	file:
EEPROM93XX_H	./eeprom93xx.h	21;"	d
EEPROM_9346_ADDR_BITS	./rtl8139.c	355;"	d	file:
EEPROM_9346_ADDR_MASK	./rtl8139.c	357;"	d	file:
EEPROM_9346_SIZE	./rtl8139.c	356;"	d	file:
EEPROM_CFG	./e1000_hw.h	663;"	d
EEPROM_CHECKSUM_REG	./e1000_hw.h	665;"	d
EEPROM_COMPAT	./e1000_hw.h	651;"	d
EEPROM_CS	./eepro100.c	885;"	d	file:
EEPROM_DI	./eepro100.c	887;"	d	file:
EEPROM_DO	./eepro100.c	888;"	d	file:
EEPROM_ERASE_OPCODE_MICROWIRE	./e1000_hw.h	646;"	d
EEPROM_EWDS_OPCODE_MICROWIRE	./e1000_hw.h	648;"	d
EEPROM_EWEN_OPCODE_MICROWIRE	./e1000_hw.h	647;"	d
EEPROM_FLASH_VERSION	./e1000_hw.h	664;"	d
EEPROM_ID_LED_SETTINGS	./e1000_hw.h	652;"	d
EEPROM_INIT_3GIO_3	./e1000_hw.h	660;"	d
EEPROM_INIT_CONTROL1_REG	./e1000_hw.h	656;"	d
EEPROM_INIT_CONTROL2_REG	./e1000_hw.h	657;"	d
EEPROM_INIT_CONTROL3_PORT_A	./e1000_hw.h	662;"	d
EEPROM_INIT_CONTROL3_PORT_B	./e1000_hw.h	659;"	d
EEPROM_INSTANCE	./eeprom93xx.c	50;"	d	file:
EEPROM_PHY_CLASS_WORD	./e1000_hw.h	655;"	d
EEPROM_READ_OPCODE_MICROWIRE	./e1000_hw.h	644;"	d
EEPROM_SERDES_AMPLITUDE	./e1000_hw.h	654;"	d
EEPROM_SIZE	./eepro100.c	84;"	d	file:
EEPROM_SK	./eepro100.c	886;"	d	file:
EEPROM_SUM	./e1000_hw.h	862;"	d
EEPROM_SWDEF_PINS_CTRL_PORT_0	./e1000_hw.h	661;"	d
EEPROM_SWDEF_PINS_CTRL_PORT_1	./e1000_hw.h	658;"	d
EEPROM_VERSION	./e1000_hw.h	653;"	d
EEPROM_VERSION	./eeprom93xx.c	52;"	d	file:
EEPROM_WRITE_OPCODE_MICROWIRE	./e1000_hw.h	645;"	d
EEprom9346	./rtl8139.c	/^typedef struct EEprom9346$/;"	s	file:
EEprom9346	./rtl8139.c	/^} EEprom9346;$/;"	t	typeref:struct:EEprom9346	file:
EG_AED	./fmopl.c	91;"	d	file:
EG_AST	./fmopl.c	92;"	d	file:
EG_DED	./fmopl.c	89;"	d	file:
EG_DST	./fmopl.c	90;"	d	file:
EG_ENT	./fmopl.c	84;"	d	file:
EG_OFF	./fmopl.c	88;"	d	file:
EG_STEP	./fmopl.c	94;"	d	file:
EJECT_VICTIM_BLOCK	./ftl_inverse_mapping_manager.c	/^int EJECT_VICTIM_BLOCK(victim_block_entry* victim_block){$/;"	f
EMBED_STDVGA	./vmware_vga.c	29;"	d	file:
EMPTY_BLOCK	./common.h	79;"	d
EMPTY_BLOCK_TABLE_NB	./vssim_config_manager.c	/^int EMPTY_BLOCK_TABLE_NB;$/;"	v
EMPTY_DATA_BLOCK	./common.h	89;"	d
EMPTY_RAN_BLOCK	./common.h	83;"	d
EMPTY_RAN_COLD_BLOCK	./common.h	85;"	d
EMPTY_RAN_HOT_BLOCK	./common.h	87;"	d
EMPTY_SEQ_BLOCK	./common.h	81;"	d
EMPTY_TABLE_ENTRY_NB	./vssim_config_manager.c	/^int EMPTY_TABLE_ENTRY_NB;		\/\/ added by js$/;"	v
EN0_BOUNDARY	./ne2000.c	40;"	d	file:
EN0_CLDAHI	./ne2000.c	38;"	d	file:
EN0_CLDALO	./ne2000.c	36;"	d	file:
EN0_COUNTER0	./ne2000.c	59;"	d	file:
EN0_COUNTER1	./ne2000.c	61;"	d	file:
EN0_COUNTER2	./ne2000.c	63;"	d	file:
EN0_CRDAHI	./ne2000.c	50;"	d	file:
EN0_CRDALO	./ne2000.c	48;"	d	file:
EN0_DCFG	./ne2000.c	60;"	d	file:
EN0_FIFO	./ne2000.c	45;"	d	file:
EN0_IMR	./ne2000.c	62;"	d	file:
EN0_ISR	./ne2000.c	47;"	d	file:
EN0_NCR	./ne2000.c	43;"	d	file:
EN0_RCNTHI	./ne2000.c	54;"	d	file:
EN0_RCNTLO	./ne2000.c	52;"	d	file:
EN0_RSARHI	./ne2000.c	51;"	d	file:
EN0_RSARLO	./ne2000.c	49;"	d	file:
EN0_RSR	./ne2000.c	56;"	d	file:
EN0_RTL8029ID0	./ne2000.c	53;"	d	file:
EN0_RTL8029ID1	./ne2000.c	55;"	d	file:
EN0_RXCR	./ne2000.c	57;"	d	file:
EN0_STARTPG	./ne2000.c	37;"	d	file:
EN0_STOPPG	./ne2000.c	39;"	d	file:
EN0_TCNTHI	./ne2000.c	46;"	d	file:
EN0_TCNTLO	./ne2000.c	44;"	d	file:
EN0_TPSR	./ne2000.c	42;"	d	file:
EN0_TSR	./ne2000.c	41;"	d	file:
EN0_TXCR	./ne2000.c	58;"	d	file:
EN1_CURPAG	./ne2000.c	66;"	d	file:
EN1_MULT	./ne2000.c	67;"	d	file:
EN1_PHYS	./ne2000.c	65;"	d	file:
EN2_STARTPG	./ne2000.c	69;"	d	file:
EN2_STOPPG	./ne2000.c	70;"	d	file:
EN3_CONFIG0	./ne2000.c	72;"	d	file:
EN3_CONFIG1	./ne2000.c	73;"	d	file:
EN3_CONFIG2	./ne2000.c	74;"	d	file:
EN3_CONFIG3	./ne2000.c	75;"	d	file:
ENCRYPT_BOTH	./bt.h	986;"	d
ENCRYPT_DISABLED	./bt.h	984;"	d
ENCRYPT_P2P	./bt.h	985;"	d
END_BLOCK_INTR	./omap_dma.c	130;"	d	file:
END_FRAME_INTR	./omap_dma.c	128;"	d	file:
END_PKT_INTR	./omap_dma.c	132;"	d	file:
ENISR_ALL	./ne2000.c	97;"	d	file:
ENISR_COUNTERS	./ne2000.c	94;"	d	file:
ENISR_OVER	./ne2000.c	93;"	d	file:
ENISR_RDC	./ne2000.c	95;"	d	file:
ENISR_RESET	./ne2000.c	96;"	d	file:
ENISR_RX	./ne2000.c	89;"	d	file:
ENISR_RX_ERR	./ne2000.c	91;"	d	file:
ENISR_TX	./ne2000.c	90;"	d	file:
ENISR_TX_ERR	./ne2000.c	92;"	d	file:
ENQUEUE_IO	./firm_buffer_manager.c	/^void ENQUEUE_IO(int io_type, int32_t sector_nb, unsigned int length)$/;"	f
ENQUEUE_READ	./firm_buffer_manager.c	/^void ENQUEUE_READ(int32_t sector_nb, unsigned int length)$/;"	f
ENQUEUE_WRITE	./firm_buffer_manager.c	/^void ENQUEUE_WRITE(int32_t sector_nb, unsigned int length)$/;"	f
ENRSR_CRC	./ne2000.c	101;"	d	file:
ENRSR_DEF	./ne2000.c	107;"	d	file:
ENRSR_DIS	./ne2000.c	106;"	d	file:
ENRSR_FAE	./ne2000.c	102;"	d	file:
ENRSR_FO	./ne2000.c	103;"	d	file:
ENRSR_MPA	./ne2000.c	104;"	d	file:
ENRSR_PHY	./ne2000.c	105;"	d	file:
ENRSR_RXOK	./ne2000.c	100;"	d	file:
ENTSR_ABT	./ne2000.c	113;"	d	file:
ENTSR_CDH	./ne2000.c	116;"	d	file:
ENTSR_COL	./ne2000.c	112;"	d	file:
ENTSR_CRS	./ne2000.c	114;"	d	file:
ENTSR_FU	./ne2000.c	115;"	d	file:
ENTSR_ND	./ne2000.c	111;"	d	file:
ENTSR_OWC	./ne2000.c	117;"	d	file:
ENTSR_PTX	./ne2000.c	110;"	d	file:
ENVP_ADDR	./mips_malta.c	50;"	d	file:
ENVP_ENTRY_SIZE	./mips_malta.c	54;"	d	file:
ENVP_NB_ENTRIES	./mips_malta.c	53;"	d	file:
ENV_BITS	./fmopl.c	82;"	d	file:
ENV_CURVE	./fmopl.c	/^static INT32 ENV_CURVE[2*EG_ENT+1];$/;"	v	file:
ENV_MOD_AR	./fmopl.c	113;"	d	file:
ENV_MOD_DR	./fmopl.c	112;"	d	file:
ENV_MOD_RR	./fmopl.c	111;"	d	file:
ERASE	./common.h	131;"	d
ERASE_PARAM	./sd.h	36;"	d
ERASE_RESET	./sd.h	48;"	d
ERASE_SEQ_ERROR	./sd.h	35;"	d
ERROR_PACKET	./cuda.c	69;"	d	file:
ERR_BADPAR	./lm832x.c	75;"	d	file:
ERR_CMDUNK	./lm832x.c	76;"	d	file:
ERR_FIFOOVR	./lm832x.c	78;"	d	file:
ERR_KEYOVR	./lm832x.c	77;"	d	file:
ERR_STAT	./ide.c	52;"	d	file:
ES1370State	./es1370.c	/^typedef struct ES1370State {$/;"	s	file:
ES1370State	./es1370.c	/^} ES1370State;$/;"	t	typeref:struct:ES1370State	file:
ES1370_REG_ADC_FRAMEADR	./es1370.c	70;"	d	file:
ES1370_REG_ADC_FRAMECNT	./es1370.c	71;"	d	file:
ES1370_REG_ADC_SCOUNT	./es1370.c	64;"	d	file:
ES1370_REG_CODEC	./es1370.c	60;"	d	file:
ES1370_REG_CONTROL	./es1370.c	53;"	d	file:
ES1370_REG_DAC1_FRAMEADR	./es1370.c	66;"	d	file:
ES1370_REG_DAC1_FRAMECNT	./es1370.c	67;"	d	file:
ES1370_REG_DAC1_SCOUNT	./es1370.c	62;"	d	file:
ES1370_REG_DAC2_FRAMEADR	./es1370.c	68;"	d	file:
ES1370_REG_DAC2_FRAMECNT	./es1370.c	69;"	d	file:
ES1370_REG_DAC2_SCOUNT	./es1370.c	63;"	d	file:
ES1370_REG_MEMPAGE	./es1370.c	59;"	d	file:
ES1370_REG_PHANTOM_FRAMEADR	./es1370.c	72;"	d	file:
ES1370_REG_PHANTOM_FRAMECNT	./es1370.c	73;"	d	file:
ES1370_REG_SERIAL_CONTROL	./es1370.c	61;"	d	file:
ES1370_REG_STATUS	./es1370.c	54;"	d	file:
ES1370_REG_UART_CONTROL	./es1370.c	57;"	d	file:
ES1370_REG_UART_DATA	./es1370.c	55;"	d	file:
ES1370_REG_UART_STATUS	./es1370.c	56;"	d	file:
ES1370_REG_UART_TEST	./es1370.c	58;"	d	file:
ESB_CONFIG_REG	./wdt_i6300esb.c	46;"	d	file:
ESB_GINTSR_REG	./wdt_i6300esb.c	52;"	d	file:
ESB_LOCK_REG	./wdt_i6300esb.c	47;"	d	file:
ESB_RELOAD_REG	./wdt_i6300esb.c	53;"	d	file:
ESB_TIMER1_REG	./wdt_i6300esb.c	50;"	d	file:
ESB_TIMER2_REG	./wdt_i6300esb.c	51;"	d	file:
ESB_UNLOCK1	./wdt_i6300esb.c	69;"	d	file:
ESB_UNLOCK2	./wdt_i6300esb.c	70;"	d	file:
ESB_WDT_ENABLE	./wdt_i6300esb.c	57;"	d	file:
ESB_WDT_FREQ	./wdt_i6300esb.c	62;"	d	file:
ESB_WDT_FUNC	./wdt_i6300esb.c	56;"	d	file:
ESB_WDT_INTTYPE	./wdt_i6300esb.c	63;"	d	file:
ESB_WDT_LOCK	./wdt_i6300esb.c	58;"	d	file:
ESB_WDT_REBOOT	./wdt_i6300esb.c	61;"	d	file:
ESB_WDT_RELOAD	./wdt_i6300esb.c	66;"	d	file:
ESC	./baum.c	43;"	d	file:
ESCC_CLOCK	./ppc_mac.h	42;"	d
ESCC_CLOCK	./sun4m.c	89;"	d	file:
ESCC_SIZE	./escc.h	2;"	d
ESPState	./esp.c	/^struct ESPState {$/;"	s	file:
ESPState	./esp.c	/^typedef struct ESPState ESPState;$/;"	t	typeref:struct:ESPState	file:
ESP_CFG1	./esp.c	97;"	d	file:
ESP_CFG2	./esp.c	102;"	d	file:
ESP_CFG3	./esp.c	103;"	d	file:
ESP_CMD	./esp.c	88;"	d	file:
ESP_ERROR	./esp.c	47;"	d	file:
ESP_FIFO	./esp.c	87;"	d	file:
ESP_MAX_DEVS	./scsi.h	2;"	d
ESP_REGS	./esp.c	50;"	d	file:
ESP_RES3	./esp.c	104;"	d	file:
ESP_RES4	./esp.c	106;"	d	file:
ESP_RFLAGS	./esp.c	95;"	d	file:
ESP_RINTR	./esp.c	91;"	d	file:
ESP_RRES1	./esp.c	98;"	d	file:
ESP_RRES2	./esp.c	100;"	d	file:
ESP_RSEQ	./esp.c	93;"	d	file:
ESP_RSTAT	./esp.c	89;"	d	file:
ESP_TCHI	./esp.c	105;"	d	file:
ESP_TCLO	./esp.c	85;"	d	file:
ESP_TCMID	./esp.c	86;"	d	file:
ESP_WBUSID	./esp.c	90;"	d	file:
ESP_WCCF	./esp.c	99;"	d	file:
ESP_WSEL	./esp.c	92;"	d	file:
ESP_WSYNO	./esp.c	96;"	d	file:
ESP_WSYNTP	./esp.c	94;"	d	file:
ESP_WTEST	./esp.c	101;"	d	file:
ESR_ILLEGAL_ADDRESS	./apic.c	63;"	d	file:
ETHERNET_IRQ	./mainstone.h	23;"	d
ETH_ALEN	./virtio-net.h	21;"	d
ETH_FRAME_LEN	./usb-net.c	94;"	d	file:
ETH_HLEN	./rtl8139.c	2089;"	d	file:
ETH_MTU	./rtl8139.c	2090;"	d	file:
ETH_P_IP	./rtl8139.c	2088;"	d	file:
EVENPORTMASK	./sh7750.c	95;"	d	file:
EVENT_DROP_INTR	./omap_dma.c	126;"	d	file:
EVENT_QUEUE_DEPTH	./vssim_config_manager.c	/^int EVENT_QUEUE_DEPTH;$/;"	v
EVT_AUTH_COMPLETE	./bt.h	1355;"	d
EVT_AUTH_COMPLETE_SIZE	./bt.h	1360;"	d
EVT_CHANGE_CONN_LINK_KEY_COMPLETE	./bt.h	1378;"	d
EVT_CHANGE_CONN_LINK_KEY_COMPLETE_SIZE	./bt.h	1383;"	d
EVT_CMD_COMPLETE	./bt.h	1420;"	d
EVT_CMD_COMPLETE_SIZE	./bt.h	1425;"	d
EVT_CMD_STATUS	./bt.h	1427;"	d
EVT_CMD_STATUS_SIZE	./bt.h	1433;"	d
EVT_CONN_COMPLETE	./bt.h	1329;"	d
EVT_CONN_COMPLETE_SIZE	./bt.h	1337;"	d
EVT_CONN_PTYPE_CHANGED	./bt.h	1524;"	d
EVT_CONN_PTYPE_CHANGED_SIZE	./bt.h	1530;"	d
EVT_CONN_REQUEST	./bt.h	1339;"	d
EVT_CONN_REQUEST_SIZE	./bt.h	1345;"	d
EVT_DATA_BUFFER_OVERFLOW	./bt.h	1503;"	d
EVT_DATA_BUFFER_OVERFLOW_SIZE	./bt.h	1507;"	d
EVT_DISCONN_COMPLETE	./bt.h	1347;"	d
EVT_DISCONN_COMPLETE_SIZE	./bt.h	1353;"	d
EVT_ENCRYPT_CHANGE	./bt.h	1370;"	d
EVT_ENCRYPT_CHANGE_SIZE	./bt.h	1376;"	d
EVT_EXTENDED_INQUIRY_RESULT	./bt.h	1624;"	d
EVT_FLOW_SPEC_COMPLETE	./bt.h	1545;"	d
EVT_FLOW_SPEC_COMPLETE_SIZE	./bt.h	1553;"	d
EVT_FLUSH_OCCURRED	./bt.h	1441;"	d
EVT_FLUSH_OCCURRED_SIZE	./bt.h	1445;"	d
EVT_HARDWARE_ERROR	./bt.h	1435;"	d
EVT_HARDWARE_ERROR_SIZE	./bt.h	1439;"	d
EVT_INQUIRY_COMPLETE	./bt.h	1315;"	d
EVT_INQUIRY_RESULT	./bt.h	1317;"	d
EVT_INQUIRY_RESULT_WITH_RSSI	./bt.h	1555;"	d
EVT_LINK_KEY_NOTIFY	./bt.h	1493;"	d
EVT_LINK_KEY_NOTIFY_SIZE	./bt.h	1499;"	d
EVT_LINK_KEY_REQ	./bt.h	1487;"	d
EVT_LINK_KEY_REQ_SIZE	./bt.h	1491;"	d
EVT_LOOPBACK_COMMAND	./bt.h	1501;"	d
EVT_MASTER_LINK_KEY_COMPLETE	./bt.h	1385;"	d
EVT_MASTER_LINK_KEY_COMPLETE_SIZE	./bt.h	1391;"	d
EVT_MAX_SLOTS_CHANGE	./bt.h	1509;"	d
EVT_MAX_SLOTS_CHANGE_SIZE	./bt.h	1514;"	d
EVT_MODE_CHANGE	./bt.h	1465;"	d
EVT_MODE_CHANGE_SIZE	./bt.h	1472;"	d
EVT_NUM_COMP_PKTS	./bt.h	1455;"	d
EVT_NUM_COMP_PKTS_SIZE	./bt.h	1463;"	d
EVT_PIN_CODE_REQ	./bt.h	1481;"	d
EVT_PIN_CODE_REQ_SIZE	./bt.h	1485;"	d
EVT_PSCAN_REP_MODE_CHANGE	./bt.h	1538;"	d
EVT_PSCAN_REP_MODE_CHANGE_SIZE	./bt.h	1543;"	d
EVT_QOS_SETUP_COMPLETE	./bt.h	1411;"	d
EVT_QOS_SETUP_COMPLETE_SIZE	./bt.h	1418;"	d
EVT_QOS_VIOLATION	./bt.h	1532;"	d
EVT_QOS_VIOLATION_SIZE	./bt.h	1536;"	d
EVT_READ_CLOCK_OFFSET_COMPLETE	./bt.h	1516;"	d
EVT_READ_CLOCK_OFFSET_COMPLETE_SIZE	./bt.h	1522;"	d
EVT_READ_REMOTE_EXT_FEATURES_COMPLETE	./bt.h	1578;"	d
EVT_READ_REMOTE_EXT_FEATURES_COMPLETE_SIZE	./bt.h	1586;"	d
EVT_READ_REMOTE_FEATURES_COMPLETE	./bt.h	1393;"	d
EVT_READ_REMOTE_FEATURES_COMPLETE_SIZE	./bt.h	1399;"	d
EVT_READ_REMOTE_VERSION_COMPLETE	./bt.h	1401;"	d
EVT_READ_REMOTE_VERSION_COMPLETE_SIZE	./bt.h	1409;"	d
EVT_REMOTE_NAME_REQ_COMPLETE	./bt.h	1362;"	d
EVT_REMOTE_NAME_REQ_COMPLETE_SIZE	./bt.h	1368;"	d
EVT_RETURN_LINK_KEYS	./bt.h	1474;"	d
EVT_RETURN_LINK_KEYS_SIZE	./bt.h	1479;"	d
EVT_ROLE_CHANGE	./bt.h	1447;"	d
EVT_ROLE_CHANGE_SIZE	./bt.h	1453;"	d
EVT_SNIFF_SUBRATE	./bt.h	1613;"	d
EVT_SNIFF_SUBRATE_SIZE	./bt.h	1622;"	d
EVT_SYNC_CONN_CHANGED	./bt.h	1602;"	d
EVT_SYNC_CONN_CHANGED_SIZE	./bt.h	1611;"	d
EVT_SYNC_CONN_COMPLETE	./bt.h	1588;"	d
EVT_SYNC_CONN_COMPLETE_SIZE	./bt.h	1600;"	d
EVT_TESTING	./bt.h	1636;"	d
EVT_VENDOR	./bt.h	1638;"	d
EXABYTE_ENABLE_NEST	./ide.c	199;"	d	file:
EXBRD_IRQ	./mainstone.h	27;"	d
EXIST_IN_TRIM_LIST	./ssd_trim_manager.c	/^int EXIST_IN_TRIM_LIST(int64_t sector_nb){ 	$/;"	f
EXIT_PARK_MODE_CP_SIZE	./bt.h	705;"	d
EXIT_SNIFF_MODE_CP_SIZE	./bt.h	691;"	d
EXT	./r2d.c	/^    SDCARD, PCI_INTA, PCI_INTB, EXT, TP,$/;"	e	enum:r2d_fpga_irq	file:
EXTBOOT_FILENAME	./pc.c	52;"	d	file:
EXTENDED_INQUIRY_INFO_SIZE	./bt.h	1634;"	d
EXTINT_BRKINT	./escc.c	185;"	d	file:
EXTINT_CTSINT	./escc.c	183;"	d	file:
EXTINT_DCD	./escc.c	181;"	d	file:
EXTINT_SYNCINT	./escc.c	182;"	d	file:
EXTINT_TXUNDRN	./escc.c	184;"	d	file:
E_CH	./fmopl.c	/^static OPL_CH *E_CH;$/;"	v	file:
EndTransferFunc	./ide.c	/^typedef void EndTransferFunc(struct IDEState *);$/;"	t	file:
EndpointOutRequest	./usb.h	90;"	d
EndpointRequest	./usb.h	89;"	d
Error_Status_And_Initialization	./cs4231a.c	/^    Error_Status_And_Initialization,$/;"	e	enum:__anon201	file:
FAE	./rtl8139.c	/^    uint16_t   FAE;$/;"	m	struct:RTL8139TallyCounters	file:
FAIL	./common.h	67;"	d
FALSE	./bt-sdp.c	793;"	d	file:
FAX_PROFILE_ID	./bt.h	2005;"	d
FAX_SVCLASS_ID	./bt.h	/^    FAX_SVCLASS_ID			= 0x1111,$/;"	e	enum:service_class_id
FB	./fmopl.h	/^	UINT8 FB;			\/* feed back       :(shift down bit)   *\/$/;"	m	struct:fm_opl_channel
FBR0	./pxa2xx_lcd.c	85;"	d	file:
FBR1	./pxa2xx_lcd.c	86;"	d	file:
FBR2	./pxa2xx_lcd.c	87;"	d	file:
FBR3	./pxa2xx_lcd.c	88;"	d	file:
FBR4	./pxa2xx_lcd.c	89;"	d	file:
FBR5	./pxa2xx_lcd.c	90;"	d	file:
FBR6	./pxa2xx_lcd.c	91;"	d	file:
FBR_BINT	./pxa2xx_lcd.c	154;"	d	file:
FBR_BRA	./pxa2xx_lcd.c	153;"	d	file:
FBR_SRCADDR	./pxa2xx_lcd.c	155;"	d	file:
FB_BASE	./syborg_fb.c	/^    FB_BASE             = 1,$/;"	e	enum:__anon421	file:
FB_BLANK	./syborg_fb.c	/^    FB_BLANK            = 5,$/;"	e	enum:__anon421	file:
FB_BPP	./syborg_fb.c	/^    FB_BPP              = 8,$/;"	e	enum:__anon421	file:
FB_BYTE_ORDER	./syborg_fb.c	/^    FB_BYTE_ORDER       = 10,$/;"	e	enum:__anon421	file:
FB_COLOR_ORDER	./syborg_fb.c	/^    FB_COLOR_ORDER      = 9,$/;"	e	enum:__anon421	file:
FB_ENABLED	./syborg_fb.c	/^    FB_ENABLED          = 13,$/;"	e	enum:__anon421	file:
FB_HEIGHT	./syborg_fb.c	/^    FB_HEIGHT           = 2,$/;"	e	enum:__anon421	file:
FB_ID	./syborg_fb.c	/^    FB_ID               = 0,$/;"	e	enum:__anon421	file:
FB_INTERRUPT_CAUSE	./syborg_fb.c	/^    FB_INTERRUPT_CAUSE  = 7,$/;"	e	enum:__anon421	file:
FB_INT_BASE_UPDATE_DONE	./syborg_fb.c	64;"	d	file:
FB_INT_MASK	./syborg_fb.c	/^    FB_INT_MASK         = 6,$/;"	e	enum:__anon421	file:
FB_INT_VSYNC	./syborg_fb.c	63;"	d	file:
FB_ORIENTATION	./syborg_fb.c	/^    FB_ORIENTATION      = 4,$/;"	e	enum:__anon421	file:
FB_PALETTE_END	./syborg_fb.c	/^    FB_PALETTE_END   = FB_PALETTE_START+256-1,$/;"	e	enum:__anon421	file:
FB_PALETTE_START	./syborg_fb.c	/^    FB_PALETTE_START    = 0x400 >> 2,$/;"	e	enum:__anon421	file:
FB_PIXEL_ORDER	./syborg_fb.c	/^    FB_PIXEL_ORDER      = 11,$/;"	e	enum:__anon421	file:
FB_ROW_PITCH	./syborg_fb.c	/^    FB_ROW_PITCH        = 12,$/;"	e	enum:__anon421	file:
FB_WIDTH	./syborg_fb.c	/^    FB_WIDTH            = 3,$/;"	e	enum:__anon421	file:
FDISK_DBL_SIDES	./fdc.c	/^    FDISK_DBL_SIDES  = 0x01,$/;"	e	enum:fdisk_flags_t	file:
FDRIVE_DISK_144	./fdc.c	/^    FDRIVE_DISK_144   = 0x02, \/* 1.44 MB disk           *\/$/;"	e	enum:fdisk_type_t	file:
FDRIVE_DISK_288	./fdc.c	/^    FDRIVE_DISK_288   = 0x01, \/* 2.88 MB disk           *\/$/;"	e	enum:fdisk_type_t	file:
FDRIVE_DISK_720	./fdc.c	/^    FDRIVE_DISK_720   = 0x03, \/* 720 kB disk            *\/$/;"	e	enum:fdisk_type_t	file:
FDRIVE_DISK_NONE	./fdc.c	/^    FDRIVE_DISK_NONE  = 0x05, \/* No disk                *\/$/;"	e	enum:fdisk_type_t	file:
FDRIVE_DISK_USER	./fdc.c	/^    FDRIVE_DISK_USER  = 0x04, \/* User defined geometry  *\/$/;"	e	enum:fdisk_type_t	file:
FDRIVE_DRV_120	./fdc.c	/^    FDRIVE_DRV_120  = 0x02,   \/* 1.2  MB 5"25 drive     *\/$/;"	e	enum:fdrive_type_t	file:
FDRIVE_DRV_144	./fdc.c	/^    FDRIVE_DRV_144  = 0x00,   \/* 1.44 MB 3"5 drive      *\/$/;"	e	enum:fdrive_type_t	file:
FDRIVE_DRV_288	./fdc.c	/^    FDRIVE_DRV_288  = 0x01,   \/* 2.88 MB 3"5 drive      *\/$/;"	e	enum:fdrive_type_t	file:
FDRIVE_DRV_NONE	./fdc.c	/^    FDRIVE_DRV_NONE = 0x03,   \/* No drive connected     *\/$/;"	e	enum:fdrive_type_t	file:
FD_CMD_CONFIGURE	./fdc.c	/^    FD_CMD_CONFIGURE = 0x13,$/;"	e	enum:__anon254	file:
FD_CMD_DRIVE_SPECIFICATION_COMMAND	./fdc.c	/^    FD_CMD_DRIVE_SPECIFICATION_COMMAND = 0x8e,$/;"	e	enum:__anon254	file:
FD_CMD_DUMPREG	./fdc.c	/^    FD_CMD_DUMPREG = 0x0e,$/;"	e	enum:__anon254	file:
FD_CMD_FORMAT_AND_WRITE	./fdc.c	/^    FD_CMD_FORMAT_AND_WRITE = 0xcd,$/;"	e	enum:__anon254	file:
FD_CMD_FORMAT_TRACK	./fdc.c	/^    FD_CMD_FORMAT_TRACK = 0x0d,$/;"	e	enum:__anon254	file:
FD_CMD_LOCK	./fdc.c	/^    FD_CMD_LOCK = 0x14,$/;"	e	enum:__anon254	file:
FD_CMD_OPTION	./fdc.c	/^    FD_CMD_OPTION = 0x33,$/;"	e	enum:__anon254	file:
FD_CMD_PART_ID	./fdc.c	/^    FD_CMD_PART_ID = 0x18,$/;"	e	enum:__anon254	file:
FD_CMD_PERPENDICULAR_MODE	./fdc.c	/^    FD_CMD_PERPENDICULAR_MODE = 0x12,$/;"	e	enum:__anon254	file:
FD_CMD_POWERDOWN_MODE	./fdc.c	/^    FD_CMD_POWERDOWN_MODE = 0x17,$/;"	e	enum:__anon254	file:
FD_CMD_READ	./fdc.c	/^    FD_CMD_READ = 0x06,$/;"	e	enum:__anon254	file:
FD_CMD_READ_DELETED	./fdc.c	/^    FD_CMD_READ_DELETED = 0x0c,$/;"	e	enum:__anon254	file:
FD_CMD_READ_ID	./fdc.c	/^    FD_CMD_READ_ID = 0x0a,$/;"	e	enum:__anon254	file:
FD_CMD_READ_TRACK	./fdc.c	/^    FD_CMD_READ_TRACK = 0x02,$/;"	e	enum:__anon254	file:
FD_CMD_RECALIBRATE	./fdc.c	/^    FD_CMD_RECALIBRATE = 0x07,$/;"	e	enum:__anon254	file:
FD_CMD_RELATIVE_SEEK_IN	./fdc.c	/^    FD_CMD_RELATIVE_SEEK_IN = 0xcf,$/;"	e	enum:__anon254	file:
FD_CMD_RELATIVE_SEEK_OUT	./fdc.c	/^    FD_CMD_RELATIVE_SEEK_OUT = 0x8f,$/;"	e	enum:__anon254	file:
FD_CMD_RESTORE	./fdc.c	/^    FD_CMD_RESTORE = 0x4c,$/;"	e	enum:__anon254	file:
FD_CMD_SAVE	./fdc.c	/^    FD_CMD_SAVE = 0x2c,$/;"	e	enum:__anon254	file:
FD_CMD_SCAN_EQUAL	./fdc.c	/^    FD_CMD_SCAN_EQUAL = 0x11,$/;"	e	enum:__anon254	file:
FD_CMD_SCAN_HIGH_OR_EQUAL	./fdc.c	/^    FD_CMD_SCAN_HIGH_OR_EQUAL = 0x1d,$/;"	e	enum:__anon254	file:
FD_CMD_SCAN_LOW_OR_EQUAL	./fdc.c	/^    FD_CMD_SCAN_LOW_OR_EQUAL = 0x19,$/;"	e	enum:__anon254	file:
FD_CMD_SEEK	./fdc.c	/^    FD_CMD_SEEK = 0x0f,$/;"	e	enum:__anon254	file:
FD_CMD_SENSE_DRIVE_STATUS	./fdc.c	/^    FD_CMD_SENSE_DRIVE_STATUS = 0x04,$/;"	e	enum:__anon254	file:
FD_CMD_SENSE_INTERRUPT_STATUS	./fdc.c	/^    FD_CMD_SENSE_INTERRUPT_STATUS = 0x08,$/;"	e	enum:__anon254	file:
FD_CMD_SPECIFY	./fdc.c	/^    FD_CMD_SPECIFY = 0x03,$/;"	e	enum:__anon254	file:
FD_CMD_VERIFY	./fdc.c	/^    FD_CMD_VERIFY = 0x16,$/;"	e	enum:__anon254	file:
FD_CMD_VERSION	./fdc.c	/^    FD_CMD_VERSION = 0x10,$/;"	e	enum:__anon254	file:
FD_CMD_WRITE	./fdc.c	/^    FD_CMD_WRITE = 0x05,$/;"	e	enum:__anon254	file:
FD_CMD_WRITE_DELETED	./fdc.c	/^    FD_CMD_WRITE_DELETED = 0x09,$/;"	e	enum:__anon254	file:
FD_CONFIG_EFIFO	./fdc.c	/^    FD_CONFIG_EFIFO = 0x20, \/* FIFO disabled *\/$/;"	e	enum:__anon255	file:
FD_CONFIG_EIS	./fdc.c	/^    FD_CONFIG_EIS   = 0x40, \/* No implied seeks *\/$/;"	e	enum:__anon255	file:
FD_CONFIG_FIFOTHR	./fdc.c	/^    FD_CONFIG_FIFOTHR = 0x0f, \/* FIFO threshold set to 1 byte *\/$/;"	e	enum:__anon255	file:
FD_CONFIG_POLL	./fdc.c	/^    FD_CONFIG_POLL  = 0x10, \/* Poll enabled *\/$/;"	e	enum:__anon255	file:
FD_CONFIG_PRETRK	./fdc.c	/^    FD_CONFIG_PRETRK = 0xff, \/* Pre-compensation set to track 0 *\/$/;"	e	enum:__anon255	file:
FD_DID_SEEK	./fdc.c	470;"	d	file:
FD_DIR_DSKCHG	./fdc.c	/^    FD_DIR_DSKCHG   = 0x80,$/;"	e	enum:__anon265	file:
FD_DIR_READ	./fdc.c	/^    FD_DIR_READ    = 1,$/;"	e	enum:__anon251	file:
FD_DIR_SCANE	./fdc.c	/^    FD_DIR_SCANE   = 2,$/;"	e	enum:__anon251	file:
FD_DIR_SCANH	./fdc.c	/^    FD_DIR_SCANH   = 4,$/;"	e	enum:__anon251	file:
FD_DIR_SCANL	./fdc.c	/^    FD_DIR_SCANL   = 3,$/;"	e	enum:__anon251	file:
FD_DIR_WRITE	./fdc.c	/^    FD_DIR_WRITE   = 0,$/;"	e	enum:__anon251	file:
FD_DOR_DMAEN	./fdc.c	/^    FD_DOR_DMAEN    = 0x08,$/;"	e	enum:__anon261	file:
FD_DOR_MOTEN0	./fdc.c	/^    FD_DOR_MOTEN0   = 0x10,$/;"	e	enum:__anon261	file:
FD_DOR_MOTEN1	./fdc.c	/^    FD_DOR_MOTEN1   = 0x20,$/;"	e	enum:__anon261	file:
FD_DOR_MOTEN2	./fdc.c	/^    FD_DOR_MOTEN2   = 0x40,$/;"	e	enum:__anon261	file:
FD_DOR_MOTEN3	./fdc.c	/^    FD_DOR_MOTEN3   = 0x80,$/;"	e	enum:__anon261	file:
FD_DOR_SELMASK	./fdc.c	/^    FD_DOR_SELMASK  = 0x03,$/;"	e	enum:__anon261	file:
FD_DOR_nRESET	./fdc.c	/^    FD_DOR_nRESET   = 0x04,$/;"	e	enum:__anon261	file:
FD_DSR_DRATEMASK	./fdc.c	/^    FD_DSR_DRATEMASK= 0x03,$/;"	e	enum:__anon263	file:
FD_DSR_PWRDOWN	./fdc.c	/^    FD_DSR_PWRDOWN  = 0x40,$/;"	e	enum:__anon263	file:
FD_DSR_SWRESET	./fdc.c	/^    FD_DSR_SWRESET  = 0x80,$/;"	e	enum:__anon263	file:
FD_FORMAT_CMD	./fdc.c	471;"	d	file:
FD_MSR_CMDBUSY	./fdc.c	/^    FD_MSR_CMDBUSY  = 0x10,$/;"	e	enum:__anon264	file:
FD_MSR_DIO	./fdc.c	/^    FD_MSR_DIO      = 0x40,$/;"	e	enum:__anon264	file:
FD_MSR_DRV0BUSY	./fdc.c	/^    FD_MSR_DRV0BUSY = 0x01,$/;"	e	enum:__anon264	file:
FD_MSR_DRV1BUSY	./fdc.c	/^    FD_MSR_DRV1BUSY = 0x02,$/;"	e	enum:__anon264	file:
FD_MSR_DRV2BUSY	./fdc.c	/^    FD_MSR_DRV2BUSY = 0x04,$/;"	e	enum:__anon264	file:
FD_MSR_DRV3BUSY	./fdc.c	/^    FD_MSR_DRV3BUSY = 0x08,$/;"	e	enum:__anon264	file:
FD_MSR_NONDMA	./fdc.c	/^    FD_MSR_NONDMA   = 0x20,$/;"	e	enum:__anon264	file:
FD_MSR_RQM	./fdc.c	/^    FD_MSR_RQM      = 0x80,$/;"	e	enum:__anon264	file:
FD_MULTI_TRACK	./fdc.c	469;"	d	file:
FD_REG_DIR	./fdc.c	/^    FD_REG_DIR = 0x07,$/;"	e	enum:__anon253	file:
FD_REG_DOR	./fdc.c	/^    FD_REG_DOR = 0x02,$/;"	e	enum:__anon253	file:
FD_REG_DSR	./fdc.c	/^    FD_REG_DSR = 0x04,$/;"	e	enum:__anon253	file:
FD_REG_FIFO	./fdc.c	/^    FD_REG_FIFO = 0x05,$/;"	e	enum:__anon253	file:
FD_REG_MSR	./fdc.c	/^    FD_REG_MSR = 0x04,$/;"	e	enum:__anon253	file:
FD_REG_SRA	./fdc.c	/^    FD_REG_SRA = 0x00,$/;"	e	enum:__anon253	file:
FD_REG_SRB	./fdc.c	/^    FD_REG_SRB = 0x01,$/;"	e	enum:__anon253	file:
FD_REG_TDR	./fdc.c	/^    FD_REG_TDR = 0x03,$/;"	e	enum:__anon253	file:
FD_RESET_SENSEI_COUNT	./fdc.c	61;"	d	file:
FD_SECTOR_LEN	./fdc.c	59;"	d	file:
FD_SECTOR_SC	./fdc.c	60;"	d	file:
FD_SR0_ABNTERM	./fdc.c	/^    FD_SR0_ABNTERM  = 0x40,$/;"	e	enum:__anon256	file:
FD_SR0_EQPMT	./fdc.c	/^    FD_SR0_EQPMT    = 0x10,$/;"	e	enum:__anon256	file:
FD_SR0_INVCMD	./fdc.c	/^    FD_SR0_INVCMD   = 0x80,$/;"	e	enum:__anon256	file:
FD_SR0_RDYCHG	./fdc.c	/^    FD_SR0_RDYCHG   = 0xc0,$/;"	e	enum:__anon256	file:
FD_SR0_SEEK	./fdc.c	/^    FD_SR0_SEEK     = 0x20,$/;"	e	enum:__anon256	file:
FD_SR1_EC	./fdc.c	/^    FD_SR1_EC       = 0x80, \/* End of cylinder *\/$/;"	e	enum:__anon257	file:
FD_SR2_SEH	./fdc.c	/^    FD_SR2_SEH      = 0x08, \/* Scan equal hit *\/$/;"	e	enum:__anon258	file:
FD_SR2_SNS	./fdc.c	/^    FD_SR2_SNS      = 0x04, \/* Scan not satisfied *\/$/;"	e	enum:__anon258	file:
FD_SRA_DIR	./fdc.c	/^    FD_SRA_DIR      = 0x01,$/;"	e	enum:__anon259	file:
FD_SRA_HDSEL	./fdc.c	/^    FD_SRA_HDSEL    = 0x08,$/;"	e	enum:__anon259	file:
FD_SRA_INTPEND	./fdc.c	/^    FD_SRA_INTPEND  = 0x80,$/;"	e	enum:__anon259	file:
FD_SRA_STEP	./fdc.c	/^    FD_SRA_STEP     = 0x20,$/;"	e	enum:__anon259	file:
FD_SRA_nDRV2	./fdc.c	/^    FD_SRA_nDRV2    = 0x40,$/;"	e	enum:__anon259	file:
FD_SRA_nINDX	./fdc.c	/^    FD_SRA_nINDX    = 0x04,$/;"	e	enum:__anon259	file:
FD_SRA_nTRK0	./fdc.c	/^    FD_SRA_nTRK0    = 0x10,$/;"	e	enum:__anon259	file:
FD_SRA_nWP	./fdc.c	/^    FD_SRA_nWP      = 0x02,$/;"	e	enum:__anon259	file:
FD_SRB_DR0	./fdc.c	/^    FD_SRB_DR0      = 0x20,$/;"	e	enum:__anon260	file:
FD_SRB_MTR0	./fdc.c	/^    FD_SRB_MTR0     = 0x01,$/;"	e	enum:__anon260	file:
FD_SRB_MTR1	./fdc.c	/^    FD_SRB_MTR1     = 0x02,$/;"	e	enum:__anon260	file:
FD_SRB_RDATA	./fdc.c	/^    FD_SRB_RDATA    = 0x08,$/;"	e	enum:__anon260	file:
FD_SRB_WDATA	./fdc.c	/^    FD_SRB_WDATA    = 0x10,$/;"	e	enum:__anon260	file:
FD_SRB_WGATE	./fdc.c	/^    FD_SRB_WGATE    = 0x04,$/;"	e	enum:__anon260	file:
FD_STATE_FORMAT	./fdc.c	/^    FD_STATE_FORMAT = 0x02,	\/* format flag *\/$/;"	e	enum:__anon252	file:
FD_STATE_MULTI	./fdc.c	/^    FD_STATE_MULTI  = 0x01,	\/* multi track flag *\/$/;"	e	enum:__anon252	file:
FD_STATE_SEEK	./fdc.c	/^    FD_STATE_SEEK   = 0x04,	\/* seek flag *\/$/;"	e	enum:__anon252	file:
FD_TDR_BOOTSEL	./fdc.c	/^    FD_TDR_BOOTSEL  = 0x0c,$/;"	e	enum:__anon262	file:
FEC_BD_ABC	./mcf_fec.c	97;"	d	file:
FEC_BD_BC	./mcf_fec.c	99;"	d	file:
FEC_BD_CR	./mcf_fec.c	103;"	d	file:
FEC_BD_E	./mcf_fec.c	91;"	d	file:
FEC_BD_L	./mcf_fec.c	95;"	d	file:
FEC_BD_LG	./mcf_fec.c	101;"	d	file:
FEC_BD_M	./mcf_fec.c	98;"	d	file:
FEC_BD_MC	./mcf_fec.c	100;"	d	file:
FEC_BD_NO	./mcf_fec.c	102;"	d	file:
FEC_BD_O1	./mcf_fec.c	92;"	d	file:
FEC_BD_O2	./mcf_fec.c	94;"	d	file:
FEC_BD_OV	./mcf_fec.c	104;"	d	file:
FEC_BD_R	./mcf_fec.c	90;"	d	file:
FEC_BD_TC	./mcf_fec.c	96;"	d	file:
FEC_BD_TR	./mcf_fec.c	105;"	d	file:
FEC_BD_W	./mcf_fec.c	93;"	d	file:
FEC_EN	./mcf_fec.c	62;"	d	file:
FEC_INT_BABR	./mcf_fec.c	49;"	d	file:
FEC_INT_BABT	./mcf_fec.c	50;"	d	file:
FEC_INT_EB	./mcf_fec.c	57;"	d	file:
FEC_INT_GRA	./mcf_fec.c	51;"	d	file:
FEC_INT_HB	./mcf_fec.c	48;"	d	file:
FEC_INT_LC	./mcf_fec.c	58;"	d	file:
FEC_INT_MII	./mcf_fec.c	56;"	d	file:
FEC_INT_RL	./mcf_fec.c	59;"	d	file:
FEC_INT_RXB	./mcf_fec.c	55;"	d	file:
FEC_INT_RXF	./mcf_fec.c	54;"	d	file:
FEC_INT_TXB	./mcf_fec.c	53;"	d	file:
FEC_INT_TXF	./mcf_fec.c	52;"	d	file:
FEC_INT_UN	./mcf_fec.c	60;"	d	file:
FEC_MAX_FRAME_SIZE	./mcf_fec.c	23;"	d	file:
FEC_NUM_IRQ	./mcf_fec.c	66;"	d	file:
FEC_RESET	./mcf_fec.c	63;"	d	file:
FER	./tc6393xb.c	/^        uint8_t FER;$/;"	m	struct:TC6393xbState::__anon444	file:
FEXTNVM_SW_CONFIG	./e1000_hw.h	153;"	d
FIFOTMS	./rtl8139.c	/^    FIFOTMS = 0x70,        \/* FIFO Control and test. *\/$/;"	e	enum:RTL8139_registers	file:
FIFO_LEN	./bt-hci-csr.c	35;"	d	file:
FIRMWARE_ABI_H	./firmware_abi.h	2;"	d
FIRM_IO_BUFFER	./common.h	38;"	d
FLAG_RDLOAD	./arm_boot.c	130;"	d	file:
FLAG_RDPROMPT	./arm_boot.c	131;"	d	file:
FLAG_READONLY	./arm_boot.c	129;"	d	file:
FLASHCTL_ALE	./spitz.c	41;"	d	file:
FLASHCTL_CE0	./spitz.c	39;"	d	file:
FLASHCTL_CE1	./spitz.c	43;"	d	file:
FLASHCTL_CLE	./spitz.c	40;"	d	file:
FLASHCTL_NCE	./spitz.c	45;"	d	file:
FLASHCTL_RYBY	./spitz.c	44;"	d	file:
FLASHCTL_WP	./spitz.c	42;"	d	file:
FLASH_1024M	./spitz.c	/^    FLASH_1024M,$/;"	e	enum:__anon400	file:
FLASH_128M	./spitz.c	/^    FLASH_128M,$/;"	e	enum:__anon400	file:
FLASH_BASE	./spitz.c	30;"	d	file:
FLASH_ECCCLRR	./spitz.c	35;"	d	file:
FLASH_ECCCNTR	./spitz.c	34;"	d	file:
FLASH_ECCCP	./spitz.c	33;"	d	file:
FLASH_ECCLPLB	./spitz.c	31;"	d	file:
FLASH_ECCLPUB	./spitz.c	32;"	d	file:
FLASH_FLASHCTL	./spitz.c	37;"	d	file:
FLASH_FLASHIO	./spitz.c	36;"	d	file:
FLASH_NB	./vssim_config_manager.c	/^int FLASH_NB;$/;"	v
FLASH_SIZE	./etraxfs.c	32;"	d	file:
FLASH_SIZE	./petalogix_s3adsp1800_mmu.c	37;"	d	file:
FLASH_SIZE	./tc58128.c	26;"	d	file:
FLOPPY_DPRINTF	./fdc.c	43;"	d	file:
FLOPPY_DPRINTF	./fdc.c	46;"	d	file:
FLOPPY_ERROR	./fdc.c	49;"	d	file:
FLT_CLEAR_ALL	./bt.h	/^    FLT_CLEAR_ALL		= 0x00,$/;"	e	enum:bt_filter_type
FLT_CONN_SETUP	./bt.h	/^    FLT_CONN_SETUP		= 0x02,$/;"	e	enum:bt_filter_type
FLT_INQ_RESULT	./bt.h	/^    FLT_INQ_RESULT		= 0x01,$/;"	e	enum:bt_filter_type
FLUSH	./mac_dbdma.c	89;"	d	file:
FLUSH_CP_SIZE	./bt.h	825;"	d
FLUSH_EVENT_QUEUE_UNTIL	./firm_buffer_manager.c	/^void FLUSH_EVENT_QUEUE_UNTIL(event_queue_entry* e_q_entry)$/;"	f
FLUSH_FTL_BUFFER	./firm_buffer_manager.c	/^void FLUSH_FTL_BUFFER(void)$/;"	f
FLUSH_RP_SIZE	./bt.h	831;"	d
FM_OPL	./fmopl.h	/^} FM_OPL;$/;"	t	typeref:struct:fm_opl_f
FN	./pl110_template.h	125;"	d
FN	./pl110_template.h	140;"	d
FN	./pl110_template.h	153;"	d
FN	./pl110_template.h	168;"	d
FN	./pl110_template.h	181;"	d
FN	./pl110_template.h	196;"	d
FN	./pl110_template.h	208;"	d
FN	./pl110_template.h	220;"	d
FN	./pxa2xx_template.h	102;"	d
FN	./pxa2xx_template.h	40;"	d
FN	./pxa2xx_template.h	52;"	d
FN	./pxa2xx_template.h	65;"	d
FN	./pxa2xx_template.h	77;"	d
FN	./pxa2xx_template.h	90;"	d
FN	./spitz.c	290;"	d	file:
FN	./spitz.c	446;"	d	file:
FN_2	./pl110_template.h	114;"	d
FN_2	./pxa2xx_template.h	30;"	d
FN_4	./pl110_template.h	115;"	d
FN_4	./pxa2xx_template.h	31;"	d
FN_8	./pl110_template.h	116;"	d
FN_TABLE	./fmopl.h	/^	UINT32 FN_TABLE[1024];  \/* fnumber -> increment counter *\/$/;"	m	struct:fm_opl_f
FPGA_GPIO_PIN	./mst_fpga.c	15;"	d	file:
FRAME_MAX_LOOPS	./usb-uhci.c	68;"	d	file:
FRAME_TIMER_FREQ	./usb-uhci.c	66;"	d	file:
FREE_DUMMY_IO_REQUEST	./ftl_perf_manager.c	/^void FREE_DUMMY_IO_REQUEST(int type)$/;"	f
FREE_IO_REQUEST	./ftl_perf_manager.c	/^void FREE_IO_REQUEST(io_request* request)$/;"	f
FREQ_BITS	./fmopl.c	63;"	d	file:
FREQ_RATE	./fmopl.c	66;"	d	file:
FROM_I2C_SLAVE	./i2c.h	58;"	d
FROM_QBUS	./qdev.h	138;"	d
FROM_SSI_SLAVE	./ssi.h	31;"	d
FROM_SYSBUS	./sysbus.h	32;"	d
FROM_SYSBUSGIC	./arm_gic.c	35;"	d	file:
FS_And_Playback_Data_Format	./cs4231a.c	/^    FS_And_Playback_Data_Format,$/;"	e	enum:__anon201	file:
FS_ETH_MAX_REGS	./etraxfs_eth.c	318;"	d	file:
FS_PER_NS	./hpet_emul.h	19;"	d
FTDI_BI	./usb-serial.c	86;"	d	file:
FTDI_CTS	./usb-serial.c	75;"	d	file:
FTDI_DR	./usb-serial.c	82;"	d	file:
FTDI_DSR	./usb-serial.c	76;"	d	file:
FTDI_DTR	./usb-serial.c	49;"	d	file:
FTDI_DTR_DSR_HS	./usb-serial.c	57;"	d	file:
FTDI_EVEN	./usb-serial.c	64;"	d	file:
FTDI_FE	./usb-serial.c	85;"	d	file:
FTDI_FIFO	./usb-serial.c	89;"	d	file:
FTDI_GET_LATENCY	./usb-serial.c	36;"	d	file:
FTDI_GET_MDM_ST	./usb-serial.c	32;"	d	file:
FTDI_MARK	./usb-serial.c	65;"	d	file:
FTDI_ODD	./usb-serial.c	63;"	d	file:
FTDI_OE	./usb-serial.c	83;"	d	file:
FTDI_PARITY	./usb-serial.c	62;"	d	file:
FTDI_PE	./usb-serial.c	84;"	d	file:
FTDI_RESET	./usb-serial.c	27;"	d	file:
FTDI_RESET_RX	./usb-serial.c	44;"	d	file:
FTDI_RESET_SIO	./usb-serial.c	43;"	d	file:
FTDI_RESET_TX	./usb-serial.c	45;"	d	file:
FTDI_RI	./usb-serial.c	77;"	d	file:
FTDI_RLSD	./usb-serial.c	78;"	d	file:
FTDI_RTS	./usb-serial.c	51;"	d	file:
FTDI_RTS_CTS_HS	./usb-serial.c	56;"	d	file:
FTDI_SET_BAUD	./usb-serial.c	30;"	d	file:
FTDI_SET_DATA	./usb-serial.c	31;"	d	file:
FTDI_SET_DTR	./usb-serial.c	50;"	d	file:
FTDI_SET_ERROR_CHR	./usb-serial.c	34;"	d	file:
FTDI_SET_EVENT_CHR	./usb-serial.c	33;"	d	file:
FTDI_SET_FLOW_CTRL	./usb-serial.c	29;"	d	file:
FTDI_SET_LATENCY	./usb-serial.c	35;"	d	file:
FTDI_SET_MDM_CTRL	./usb-serial.c	28;"	d	file:
FTDI_SET_RTS	./usb-serial.c	52;"	d	file:
FTDI_SPACE	./usb-serial.c	66;"	d	file:
FTDI_STOP	./usb-serial.c	68;"	d	file:
FTDI_STOP1	./usb-serial.c	69;"	d	file:
FTDI_STOP15	./usb-serial.c	70;"	d	file:
FTDI_STOP2	./usb-serial.c	71;"	d	file:
FTDI_TEMT	./usb-serial.c	88;"	d	file:
FTDI_THRE	./usb-serial.c	87;"	d	file:
FTDI_XON_XOFF_HS	./usb-serial.c	58;"	d	file:
FTL_BUFFER	./ftl_buffer.c	/^int FTL_BUFFER(int type, int64_t sector_nb, unsigned int length){$/;"	f
FTL_BUFFER_FLUSH	./ftl_buffer.c	/^void FTL_BUFFER_FLUSH(void){$/;"	f
FTL_BUFFER_FRAME_NB	./vssim_config_manager.c	/^uint32_t FTL_BUFFER_FRAME_NB;$/;"	v
FTL_INIT	./ftl.c	/^void FTL_INIT(void)$/;"	f
FTL_READ	./ftl.c	/^void FTL_READ(int32_t sector_nb, unsigned int length)$/;"	f
FTL_TERM	./ftl.c	/^void FTL_TERM(void)$/;"	f
FTL_WRITE	./ftl.c	/^void FTL_WRITE(int32_t sector_nb, unsigned int length)$/;"	f
FTP_UUID	./bt.h	/^    FTP_UUID		= 0x000a,$/;"	e	enum:sdp_proto_uuid
FWCfgCallback	./fw_cfg.h	/^typedef void (*FWCfgCallback)(void *opaque, uint8_t *data);$/;"	t
FWCfgEntry	./fw_cfg.c	/^} FWCfgEntry;$/;"	t	typeref:struct:_FWCfgEntry	file:
FWCfgState	./fw_cfg.c	/^} FWCfgState;$/;"	t	typeref:struct:_FWCfgState	file:
FW_CFG_ACPI_TABLES	./pc.c	59;"	d	file:
FW_CFG_ARCH_LOCAL	./fw_cfg.h	22;"	d
FW_CFG_BOOT_DEVICE	./fw_cfg.h	16;"	d
FW_CFG_BOOT_MENU	./fw_cfg.h	18;"	d
FW_CFG_DPRINTF	./fw_cfg.c	33;"	d	file:
FW_CFG_DPRINTF	./fw_cfg.c	36;"	d	file:
FW_CFG_ENTRY_MASK	./fw_cfg.h	23;"	d
FW_CFG_H	./fw_cfg.h	2;"	d
FW_CFG_ID	./fw_cfg.h	5;"	d
FW_CFG_INITRD_ADDR	./fw_cfg.h	14;"	d
FW_CFG_INITRD_SIZE	./fw_cfg.h	15;"	d
FW_CFG_INVALID	./fw_cfg.h	25;"	d
FW_CFG_IRQ0_OVERRIDE	./pc.c	61;"	d	file:
FW_CFG_KERNEL_ADDR	./fw_cfg.h	11;"	d
FW_CFG_KERNEL_CMDLINE	./fw_cfg.h	13;"	d
FW_CFG_KERNEL_SIZE	./fw_cfg.h	12;"	d
FW_CFG_MACHINE_ID	./fw_cfg.h	10;"	d
FW_CFG_MAX_ENTRY	./fw_cfg.h	19;"	d
FW_CFG_NB_CPUS	./fw_cfg.h	9;"	d
FW_CFG_NOGRAPHIC	./fw_cfg.h	8;"	d
FW_CFG_NUMA	./fw_cfg.h	17;"	d
FW_CFG_RAM_SIZE	./fw_cfg.h	7;"	d
FW_CFG_SIGNATURE	./fw_cfg.h	4;"	d
FW_CFG_SIZE	./fw_cfg.c	39;"	d	file:
FW_CFG_SMBIOS_ENTRIES	./pc.c	60;"	d	file:
FW_CFG_SUN4M_DEPTH	./sun4m.c	84;"	d	file:
FW_CFG_UUID	./fw_cfg.h	6;"	d
FW_CFG_WRITE_CHANNEL	./fw_cfg.h	21;"	d
FW_FILENAME	./ipf.c	46;"	d	file:
FlashReg	./rtl8139.c	/^    FlashReg = 0x54,$/;"	e	enum:RTL8139_registers	file:
FunkSelReg3x3	./gustate.h	103;"	d
G364State	./g364fb.c	/^typedef struct G364State {$/;"	s	file:
G364State	./g364fb.c	/^} G364State;$/;"	t	typeref:struct:G364State	file:
GAFR_L	./pxa2xx_gpio.c	/^        GAFR_L,$/;"	e	enum:__anon366::__anon367	file:
GAFR_U	./pxa2xx_gpio.c	/^        GAFR_U,$/;"	e	enum:__anon366::__anon367	file:
GARBAGE_COLLECTION	./ftl_gc_manager.c	/^int GARBAGE_COLLECTION(int mapping_index)$/;"	f
GBL_EN	./acpi.c	61;"	d	file:
GC_CHECK	./ftl_gc_manager.c	/^void GC_CHECK(unsigned int phy_flash_nb, unsigned int phy_block_nb)$/;"	f
GC_CR	./ac97.c	77;"	d	file:
GC_READ	./common.h	132;"	d
GC_THRESHOLD	./vssim_config_manager.c	/^double GC_THRESHOLD;			\/\/ added by js$/;"	v
GC_THRESHOLD_BLOCK_NB	./vssim_config_manager.c	/^int GC_THRESHOLD_BLOCK_NB;		\/\/ added by js$/;"	v
GC_THRESHOLD_BLOCK_NB_EACH	./vssim_config_manager.c	/^int GC_THRESHOLD_BLOCK_NB_EACH;		\/\/ added by js$/;"	v
GC_TRIGGER_OVERALL	./common.h	23;"	d
GC_VALID_MASK	./ac97.c	78;"	d	file:
GC_VICTIM_NB	./vssim_config_manager.c	/^int GC_VICTIM_NB;$/;"	v
GC_WR	./ac97.c	76;"	d	file:
GC_WRITE	./common.h	133;"	d
GEDR	./pxa2xx_gpio.c	/^        GEDR,$/;"	e	enum:__anon366::__anon367	file:
GENERIC_AUDIO_PROFILE_ID	./bt.h	2040;"	d
GENERIC_AUDIO_SVCLASS_ID	./bt.h	/^    GENERIC_AUDIO_SVCLASS_ID		= 0x1203,$/;"	e	enum:service_class_id
GENERIC_FILETRANS_PROFILE_ID	./bt.h	2039;"	d
GENERIC_FILETRANS_SVCLASS_ID	./bt.h	/^    GENERIC_FILETRANS_SVCLASS_ID	= 0x1202,$/;"	e	enum:service_class_id
GENERIC_NETWORKING_PROFILE_ID	./bt.h	2038;"	d
GENERIC_NETWORKING_SVCLASS_ID	./bt.h	/^    GENERIC_NETWORKING_SVCLASS_ID	= 0x1201,$/;"	e	enum:service_class_id
GENERIC_TELEPHONY_PROFILE_ID	./bt.h	2041;"	d
GENERIC_TELEPHONY_SVCLASS_ID	./bt.h	/^    GENERIC_TELEPHONY_SVCLASS_ID	= 0x1204,$/;"	e	enum:service_class_id
GET_BM	./ac97.c	211;"	d	file:
GET_CUR_DRV	./fdc.c	55;"	d	file:
GET_EMPTY_BLOCK	./ftl_inverse_mapping_manager.c	/^empty_block_entry* GET_EMPTY_BLOCK(int mode, int mapping_index)$/;"	f
GET_FIELD	./pcnet.c	295;"	d	file:
GET_FILE_NAME	./vssim_config_manager.c	/^char* GET_FILE_NAME(void){$/;"	f
GET_IDLE	./bt-hid.c	79;"	d	file:
GET_IDLE	./usb-hid.c	31;"	d	file:
GET_INVERSE_BLOCK_MAPPING_ENTRY	./ftl_inverse_mapping_manager.c	/^inverse_block_mapping_entry* GET_INVERSE_BLOCK_MAPPING_ENTRY(unsigned int phy_flash_nb, unsigned int phy_block_nb){$/;"	f
GET_INVERSE_MAPPING_INFO	./ftl_inverse_mapping_manager.c	/^int32_t GET_INVERSE_MAPPING_INFO(int32_t ppn)$/;"	f
GET_IO_BANDWIDTH	./ftl_perf_manager.c	/^double GET_IO_BANDWIDTH(double delay)$/;"	f
GET_MAPPING_INFO	./ftl_mapping_manager.c	/^int32_t GET_MAPPING_INFO(int32_t lpn)$/;"	f
GET_NEW_PAGE	./ftl_mapping_manager.c	/^int GET_NEW_PAGE(int mode, int mapping_index, int32_t* ppn)$/;"	f
GET_PLANE	./vga.c	91;"	d	file:
GET_PLANE	./vga.c	93;"	d	file:
GET_PROTOCOL	./bt-hid.c	80;"	d	file:
GET_PROTOCOL	./usb-hid.c	32;"	d	file:
GET_REPORT	./bt-hid.c	78;"	d	file:
GET_REPORT	./usb-hid.c	30;"	d	file:
GET_SADDR	./cs4231a.c	84;"	d	file:
GET_WB_VALID_ARRAY_ENTRY	./firm_buffer_manager.c	/^char GET_WB_VALID_ARRAY_ENTRY(void* buffer_pointer)$/;"	f
GFER	./pxa2xx_gpio.c	/^        GFER,$/;"	e	enum:__anon366::__anon367	file:
GIC_BASE_IRQ	./arm_gic.c	28;"	d	file:
GIC_BASE_IRQ	./arm_gic.c	32;"	d	file:
GIC_CLEAR_ACTIVE	./arm_gic.c	59;"	d	file:
GIC_CLEAR_ENABLED	./arm_gic.c	53;"	d	file:
GIC_CLEAR_LEVEL	./arm_gic.c	65;"	d	file:
GIC_CLEAR_MODEL	./arm_gic.c	62;"	d	file:
GIC_CLEAR_PENDING	./arm_gic.c	56;"	d	file:
GIC_CLEAR_TRIGGER	./arm_gic.c	68;"	d	file:
GIC_GET_PRIORITY	./arm_gic.c	70;"	d	file:
GIC_NIRQ	./armv7m_nvic.c	19;"	d	file:
GIC_NIRQ	./mpcore.c	18;"	d	file:
GIC_NIRQ	./realview_gic.c	12;"	d	file:
GIC_SET_ACTIVE	./arm_gic.c	58;"	d	file:
GIC_SET_ENABLED	./arm_gic.c	52;"	d	file:
GIC_SET_LEVEL	./arm_gic.c	64;"	d	file:
GIC_SET_MODEL	./arm_gic.c	61;"	d	file:
GIC_SET_PENDING	./arm_gic.c	55;"	d	file:
GIC_SET_TRIGGER	./arm_gic.c	67;"	d	file:
GIC_TARGET	./arm_gic.c	73;"	d	file:
GIC_TARGET	./arm_gic.c	75;"	d	file:
GIC_TEST_ACTIVE	./arm_gic.c	60;"	d	file:
GIC_TEST_ENABLED	./arm_gic.c	54;"	d	file:
GIC_TEST_LEVEL	./arm_gic.c	66;"	d	file:
GIC_TEST_MODEL	./arm_gic.c	63;"	d	file:
GIC_TEST_PENDING	./arm_gic.c	57;"	d	file:
GIC_TEST_TRIGGER	./arm_gic.c	69;"	d	file:
GIE_GIE	./xilinx_ethlite.c	44;"	d	file:
GLOB_CNT	./ac97.c	/^    GLOB_CNT = 0x2c,$/;"	e	enum:__anon5	file:
GLOB_STA	./ac97.c	/^    GLOB_STA = 0x30,$/;"	e	enum:__anon5	file:
GMODE_BLANK	./vga.c	1837;"	d	file:
GMODE_GRAPH	./vga.c	1836;"	d	file:
GMODE_TEXT	./vga.c	1835;"	d	file:
GN_PROFILE_ID	./bt.h	2011;"	d
GN_SVCLASS_ID	./bt.h	/^    GN_SVCLASS_ID			= 0x1117,$/;"	e	enum:service_class_id
GPA_IARCR	./tc6393xb.c	/^        uint16_t GPA_IARCR;$/;"	m	struct:TC6393xbState::__anon444	file:
GPA_IARLCR	./tc6393xb.c	/^        uint16_t GPA_IARLCR;$/;"	m	struct:TC6393xbState::__anon444	file:
GPCMD_BLANK	./ide.c	230;"	d	file:
GPCMD_CLOSE_TRACK	./ide.c	231;"	d	file:
GPCMD_FLUSH_CACHE	./ide.c	232;"	d	file:
GPCMD_FORMAT_UNIT	./ide.c	233;"	d	file:
GPCMD_GET_CONFIGURATION	./ide.c	234;"	d	file:
GPCMD_GET_EVENT_STATUS_NOTIFICATION	./ide.c	235;"	d	file:
GPCMD_GET_MEDIA_STATUS	./ide.c	290;"	d	file:
GPCMD_GET_PERFORMANCE	./ide.c	236;"	d	file:
GPCMD_INQUIRY	./ide.c	237;"	d	file:
GPCMD_LOAD_UNLOAD	./ide.c	238;"	d	file:
GPCMD_MECHANISM_STATUS	./ide.c	239;"	d	file:
GPCMD_MODE_SELECT_10	./ide.c	240;"	d	file:
GPCMD_MODE_SENSE_10	./ide.c	241;"	d	file:
GPCMD_MODE_SENSE_6	./ide.c	291;"	d	file:
GPCMD_PAUSE_RESUME	./ide.c	242;"	d	file:
GPCMD_PLAYAUDIO_TI	./ide.c	285;"	d	file:
GPCMD_PLAY_AUDIO_10	./ide.c	243;"	d	file:
GPCMD_PLAY_AUDIO_MSF	./ide.c	244;"	d	file:
GPCMD_PLAY_AUDIO_TI	./ide.c	245;"	d	file:
GPCMD_PLAY_CD	./ide.c	246;"	d	file:
GPCMD_PREVENT_ALLOW_MEDIUM_REMOVAL	./ide.c	247;"	d	file:
GPCMD_READ_10	./ide.c	248;"	d	file:
GPCMD_READ_12	./ide.c	249;"	d	file:
GPCMD_READ_CD	./ide.c	251;"	d	file:
GPCMD_READ_CDVD_CAPACITY	./ide.c	250;"	d	file:
GPCMD_READ_CD_MSF	./ide.c	252;"	d	file:
GPCMD_READ_DISC_INFO	./ide.c	253;"	d	file:
GPCMD_READ_DVD_STRUCTURE	./ide.c	254;"	d	file:
GPCMD_READ_FORMAT_CAPACITIES	./ide.c	255;"	d	file:
GPCMD_READ_HEADER	./ide.c	256;"	d	file:
GPCMD_READ_SUBCHANNEL	./ide.c	258;"	d	file:
GPCMD_READ_TOC_PMA_ATIP	./ide.c	259;"	d	file:
GPCMD_READ_TRACK_RZONE_INFO	./ide.c	257;"	d	file:
GPCMD_REPAIR_RZONE_TRACK	./ide.c	260;"	d	file:
GPCMD_REPORT_KEY	./ide.c	261;"	d	file:
GPCMD_REQUEST_SENSE	./ide.c	262;"	d	file:
GPCMD_RESERVE_RZONE_TRACK	./ide.c	263;"	d	file:
GPCMD_SCAN	./ide.c	264;"	d	file:
GPCMD_SEEK	./ide.c	265;"	d	file:
GPCMD_SEND_DVD_STRUCTURE	./ide.c	266;"	d	file:
GPCMD_SEND_EVENT	./ide.c	267;"	d	file:
GPCMD_SEND_KEY	./ide.c	268;"	d	file:
GPCMD_SEND_OPC	./ide.c	269;"	d	file:
GPCMD_SET_READ_AHEAD	./ide.c	270;"	d	file:
GPCMD_SET_SPEED	./ide.c	282;"	d	file:
GPCMD_SET_STREAMING	./ide.c	271;"	d	file:
GPCMD_START_STOP_UNIT	./ide.c	272;"	d	file:
GPCMD_STOP_PLAY_SCAN	./ide.c	273;"	d	file:
GPCMD_TEST_UNIT_READY	./ide.c	274;"	d	file:
GPCMD_VERIFY_10	./ide.c	275;"	d	file:
GPCMD_WRITE_10	./ide.c	276;"	d	file:
GPCMD_WRITE_AND_VERIFY_10	./ide.c	277;"	d	file:
GPCR	./pxa2xx_gpio.c	/^        GPCR,$/;"	e	enum:__anon366::__anon367	file:
GPDR	./pxa2xx_gpio.c	/^        GPDR,$/;"	e	enum:__anon366::__anon367	file:
GPER	./tc6393xb.c	/^        uint16_t GPER;$/;"	m	struct:TC6393xbState::__anon444	file:
GPE_BASE	./acpi.c	578;"	d	file:
GPIOI	./sh7750.c	/^	HUDI, GPIOI,$/;"	e	enum:__anon386	file:
GPIO_A	./stellaris.c	20;"	d	file:
GPIO_B	./stellaris.c	21;"	d	file:
GPIO_C	./stellaris.c	22;"	d	file:
GPIO_D	./stellaris.c	23;"	d	file:
GPIO_E	./stellaris.c	24;"	d	file:
GPIO_F	./stellaris.c	25;"	d	file:
GPIO_G	./stellaris.c	26;"	d	file:
GPIO_NONE	./pxa2xx_gpio.c	/^        GPIO_NONE,$/;"	e	enum:__anon366::__anon367	file:
GPI_BCR	./tc6393xb.c	/^        uint8_t GPI_BCR[3];$/;"	m	struct:TC6393xbState::__anon444	file:
GPI_EDER	./tc6393xb.c	/^        uint8_t GPI_EDER[3];$/;"	m	struct:TC6393xbState::__anon444	file:
GPI_IMR	./tc6393xb.c	/^        uint8_t GPI_IMR[3];$/;"	m	struct:TC6393xbState::__anon444	file:
GPI_LIR	./tc6393xb.c	/^        uint8_t GPI_LIR[3];$/;"	m	struct:TC6393xbState::__anon444	file:
GPI_SR	./tc6393xb.c	/^        uint8_t GPI_SR[3];$/;"	m	struct:TC6393xbState::__anon444	file:
GPLR	./pxa2xx_gpio.c	/^        GPLR,$/;"	e	enum:__anon366::__anon367	file:
GPMODE_ALL_PAGES	./ide.c	301;"	d	file:
GPMODE_AUDIO_CTL_PAGE	./ide.c	296;"	d	file:
GPMODE_CAPABILITIES_PAGE	./ide.c	300;"	d	file:
GPMODE_CDROM_PAGE	./ide.c	304;"	d	file:
GPMODE_FAULT_FAIL_PAGE	./ide.c	298;"	d	file:
GPMODE_POWER_PAGE	./ide.c	297;"	d	file:
GPMODE_R_W_ERROR_PAGE	./ide.c	294;"	d	file:
GPMODE_TO_PROTECT_PAGE	./ide.c	299;"	d	file:
GPMODE_WRITE_PARMS_PAGE	./ide.c	295;"	d	file:
GPSR	./pxa2xx_gpio.c	/^        GPSR,$/;"	e	enum:__anon366::__anon367	file:
GPT_MAT_IT	./omap2.c	81;"	d	file:
GPT_OVF_IT	./omap2.c	80;"	d	file:
GPT_TCAR_IT	./omap2.c	79;"	d	file:
GP_IARCR	./tc6393xb.c	/^        uint8_t GP_IARCR[3];$/;"	m	struct:TC6393xbState::__anon444	file:
GP_IARLCR	./tc6393xb.c	/^        uint8_t GP_IARLCR[3];$/;"	m	struct:TC6393xbState::__anon444	file:
GRACKLE_DPRINTF	./grackle_pci.c	34;"	d	file:
GRACKLE_DPRINTF	./grackle_pci.c	37;"	d	file:
GRER	./pxa2xx_gpio.c	/^        GRER,$/;"	e	enum:__anon366::__anon367	file:
GS_AD3	./ac97.c	81;"	d	file:
GS_B1S12	./ac97.c	85;"	d	file:
GS_B2S12	./ac97.c	84;"	d	file:
GS_B3S12	./ac97.c	83;"	d	file:
GS_GSCI	./ac97.c	96;"	d	file:
GS_MD3	./ac97.c	80;"	d	file:
GS_MIINT	./ac97.c	95;"	d	file:
GS_MINT	./ac97.c	90;"	d	file:
GS_MOINT	./ac97.c	94;"	d	file:
GS_PIINT	./ac97.c	92;"	d	file:
GS_POINT	./ac97.c	91;"	d	file:
GS_RCS	./ac97.c	82;"	d	file:
GS_RO_MASK	./ac97.c	97;"	d	file:
GS_RSRVD	./ac97.c	93;"	d	file:
GS_S0CR	./ac97.c	89;"	d	file:
GS_S0R1	./ac97.c	87;"	d	file:
GS_S1CR	./ac97.c	88;"	d	file:
GS_S1R1	./ac97.c	86;"	d	file:
GS_VALID_MASK	./ac97.c	108;"	d	file:
GS_WCLEAR_MASK	./ac97.c	109;"	d	file:
GT64120PCIState	./gt64xxx.c	/^typedef PCIHostState GT64120PCIState;$/;"	t	file:
GT64120State	./gt64xxx.c	/^typedef struct GT64120State {$/;"	s	file:
GT64120State	./gt64xxx.c	/^} GT64120State;$/;"	t	typeref:struct:GT64120State	file:
GT_ADERR	./gt64xxx.c	112;"	d	file:
GT_BOOTHD	./gt64xxx.c	111;"	d	file:
GT_BOOTLD	./gt64xxx.c	110;"	d	file:
GT_CPU	./gt64xxx.c	44;"	d	file:
GT_CPUERR_ADDRHI	./gt64xxx.c	84;"	d	file:
GT_CPUERR_ADDRLO	./gt64xxx.c	83;"	d	file:
GT_CPUERR_DATAHI	./gt64xxx.c	86;"	d	file:
GT_CPUERR_DATALO	./gt64xxx.c	85;"	d	file:
GT_CPUERR_PARITY	./gt64xxx.c	87;"	d	file:
GT_CPU_INTSEL	./gt64xxx.c	221;"	d	file:
GT_CS0HD	./gt64xxx.c	103;"	d	file:
GT_CS0LD	./gt64xxx.c	102;"	d	file:
GT_CS1HD	./gt64xxx.c	105;"	d	file:
GT_CS1LD	./gt64xxx.c	104;"	d	file:
GT_CS20HD	./gt64xxx.c	53;"	d	file:
GT_CS20LD	./gt64xxx.c	52;"	d	file:
GT_CS20R	./gt64xxx.c	72;"	d	file:
GT_CS2HD	./gt64xxx.c	107;"	d	file:
GT_CS2LD	./gt64xxx.c	106;"	d	file:
GT_CS3BOOTHD	./gt64xxx.c	55;"	d	file:
GT_CS3BOOTLD	./gt64xxx.c	54;"	d	file:
GT_CS3BOOTR	./gt64xxx.c	73;"	d	file:
GT_CS3HD	./gt64xxx.c	109;"	d	file:
GT_CS3LD	./gt64xxx.c	108;"	d	file:
GT_DEV_B0	./gt64xxx.c	127;"	d	file:
GT_DEV_B1	./gt64xxx.c	128;"	d	file:
GT_DEV_B2	./gt64xxx.c	129;"	d	file:
GT_DEV_B3	./gt64xxx.c	130;"	d	file:
GT_DEV_BOOT	./gt64xxx.c	131;"	d	file:
GT_DMA0_CNT	./gt64xxx.c	141;"	d	file:
GT_DMA0_CTRL	./gt64xxx.c	163;"	d	file:
GT_DMA0_CUR	./gt64xxx.c	157;"	d	file:
GT_DMA0_DA	./gt64xxx.c	149;"	d	file:
GT_DMA0_NEXT	./gt64xxx.c	153;"	d	file:
GT_DMA0_SA	./gt64xxx.c	145;"	d	file:
GT_DMA1_CNT	./gt64xxx.c	142;"	d	file:
GT_DMA1_CTRL	./gt64xxx.c	164;"	d	file:
GT_DMA1_CUR	./gt64xxx.c	158;"	d	file:
GT_DMA1_DA	./gt64xxx.c	150;"	d	file:
GT_DMA1_NEXT	./gt64xxx.c	154;"	d	file:
GT_DMA1_SA	./gt64xxx.c	146;"	d	file:
GT_DMA2_CNT	./gt64xxx.c	143;"	d	file:
GT_DMA2_CTRL	./gt64xxx.c	165;"	d	file:
GT_DMA2_CUR	./gt64xxx.c	159;"	d	file:
GT_DMA2_DA	./gt64xxx.c	151;"	d	file:
GT_DMA2_NEXT	./gt64xxx.c	155;"	d	file:
GT_DMA2_SA	./gt64xxx.c	147;"	d	file:
GT_DMA3_CNT	./gt64xxx.c	144;"	d	file:
GT_DMA3_CTRL	./gt64xxx.c	166;"	d	file:
GT_DMA3_CUR	./gt64xxx.c	160;"	d	file:
GT_DMA3_DA	./gt64xxx.c	152;"	d	file:
GT_DMA3_NEXT	./gt64xxx.c	156;"	d	file:
GT_DMA3_SA	./gt64xxx.c	148;"	d	file:
GT_DMA_ARB	./gt64xxx.c	169;"	d	file:
GT_ECC_CALC	./gt64xxx.c	137;"	d	file:
GT_ECC_ERRADDR	./gt64xxx.c	138;"	d	file:
GT_ECC_ERRDATAHI	./gt64xxx.c	135;"	d	file:
GT_ECC_ERRDATALO	./gt64xxx.c	134;"	d	file:
GT_ECC_MEM	./gt64xxx.c	136;"	d	file:
GT_HINTRCAUSE	./gt64xxx.c	223;"	d	file:
GT_HINTRMASK	./gt64xxx.c	224;"	d	file:
GT_INTRCAUSE	./gt64xxx.c	217;"	d	file:
GT_INTRMASK	./gt64xxx.c	218;"	d	file:
GT_ISD	./gt64xxx.c	68;"	d	file:
GT_MULTI	./gt64xxx.c	45;"	d	file:
GT_PCI0IOHD	./gt64xxx.c	57;"	d	file:
GT_PCI0IOLD	./gt64xxx.c	56;"	d	file:
GT_PCI0IOREMAP	./gt64xxx.c	75;"	d	file:
GT_PCI0M0HD	./gt64xxx.c	59;"	d	file:
GT_PCI0M0LD	./gt64xxx.c	58;"	d	file:
GT_PCI0M0REMAP	./gt64xxx.c	76;"	d	file:
GT_PCI0M1HD	./gt64xxx.c	61;"	d	file:
GT_PCI0M1LD	./gt64xxx.c	60;"	d	file:
GT_PCI0M1REMAP	./gt64xxx.c	77;"	d	file:
GT_PCI0SYNC	./gt64xxx.c	90;"	d	file:
GT_PCI0_BARE	./gt64xxx.c	187;"	d	file:
GT_PCI0_BS_CS20	./gt64xxx.c	183;"	d	file:
GT_PCI0_BS_CS3BT	./gt64xxx.c	184;"	d	file:
GT_PCI0_BS_SCS10	./gt64xxx.c	181;"	d	file:
GT_PCI0_BS_SCS32	./gt64xxx.c	182;"	d	file:
GT_PCI0_CFGADDR	./gt64xxx.c	213;"	d	file:
GT_PCI0_CFGDATA	./gt64xxx.c	214;"	d	file:
GT_PCI0_CMD	./gt64xxx.c	179;"	d	file:
GT_PCI0_CS20_BAR	./gt64xxx.c	191;"	d	file:
GT_PCI0_CS3BT_BAR	./gt64xxx.c	192;"	d	file:
GT_PCI0_HICMASK	./gt64xxx.c	225;"	d	file:
GT_PCI0_IACK	./gt64xxx.c	186;"	d	file:
GT_PCI0_ICMASK	./gt64xxx.c	219;"	d	file:
GT_PCI0_INTSEL	./gt64xxx.c	222;"	d	file:
GT_PCI0_PREFMBR	./gt64xxx.c	188;"	d	file:
GT_PCI0_SCS10_BAR	./gt64xxx.c	189;"	d	file:
GT_PCI0_SCS32_BAR	./gt64xxx.c	190;"	d	file:
GT_PCI0_SCS3BT_BAR	./gt64xxx.c	195;"	d	file:
GT_PCI0_SERR0MASK	./gt64xxx.c	220;"	d	file:
GT_PCI0_SSCS10_BAR	./gt64xxx.c	193;"	d	file:
GT_PCI0_SSCS32_BAR	./gt64xxx.c	194;"	d	file:
GT_PCI0_TOR	./gt64xxx.c	180;"	d	file:
GT_PCI1IOHD	./gt64xxx.c	63;"	d	file:
GT_PCI1IOLD	./gt64xxx.c	62;"	d	file:
GT_PCI1IOREMAP	./gt64xxx.c	78;"	d	file:
GT_PCI1M0HD	./gt64xxx.c	65;"	d	file:
GT_PCI1M0LD	./gt64xxx.c	64;"	d	file:
GT_PCI1M0REMAP	./gt64xxx.c	79;"	d	file:
GT_PCI1M1HD	./gt64xxx.c	67;"	d	file:
GT_PCI1M1LD	./gt64xxx.c	66;"	d	file:
GT_PCI1M1REMAP	./gt64xxx.c	80;"	d	file:
GT_PCI1SYNC	./gt64xxx.c	91;"	d	file:
GT_PCI1_BARE	./gt64xxx.c	202;"	d	file:
GT_PCI1_BS_CS20	./gt64xxx.c	200;"	d	file:
GT_PCI1_BS_CS3BT	./gt64xxx.c	201;"	d	file:
GT_PCI1_BS_SCS10	./gt64xxx.c	198;"	d	file:
GT_PCI1_BS_SCS32	./gt64xxx.c	199;"	d	file:
GT_PCI1_CFGADDR	./gt64xxx.c	211;"	d	file:
GT_PCI1_CFGDATA	./gt64xxx.c	212;"	d	file:
GT_PCI1_CMD	./gt64xxx.c	196;"	d	file:
GT_PCI1_CS20_BAR	./gt64xxx.c	206;"	d	file:
GT_PCI1_CS3BT_BAR	./gt64xxx.c	207;"	d	file:
GT_PCI1_IACK	./gt64xxx.c	185;"	d	file:
GT_PCI1_PREFMBR	./gt64xxx.c	203;"	d	file:
GT_PCI1_SCS10_BAR	./gt64xxx.c	204;"	d	file:
GT_PCI1_SCS32_BAR	./gt64xxx.c	205;"	d	file:
GT_PCI1_SCS3BT_BAR	./gt64xxx.c	210;"	d	file:
GT_PCI1_SERR1MASK	./gt64xxx.c	226;"	d	file:
GT_PCI1_SSCS10_BAR	./gt64xxx.c	208;"	d	file:
GT_PCI1_SSCS32_BAR	./gt64xxx.c	209;"	d	file:
GT_PCI1_TOR	./gt64xxx.c	197;"	d	file:
GT_REGS	./gt64xxx.c	41;"	d	file:
GT_SCS0HD	./gt64xxx.c	95;"	d	file:
GT_SCS0LD	./gt64xxx.c	94;"	d	file:
GT_SCS10AR	./gt64xxx.c	70;"	d	file:
GT_SCS10HD	./gt64xxx.c	49;"	d	file:
GT_SCS10LD	./gt64xxx.c	48;"	d	file:
GT_SCS1HD	./gt64xxx.c	97;"	d	file:
GT_SCS1LD	./gt64xxx.c	96;"	d	file:
GT_SCS2HD	./gt64xxx.c	99;"	d	file:
GT_SCS2LD	./gt64xxx.c	98;"	d	file:
GT_SCS32AR	./gt64xxx.c	71;"	d	file:
GT_SCS32HD	./gt64xxx.c	51;"	d	file:
GT_SCS32LD	./gt64xxx.c	50;"	d	file:
GT_SCS3HD	./gt64xxx.c	101;"	d	file:
GT_SCS3LD	./gt64xxx.c	100;"	d	file:
GT_SDRAM_ADDRDECODE	./gt64xxx.c	118;"	d	file:
GT_SDRAM_B0	./gt64xxx.c	121;"	d	file:
GT_SDRAM_B1	./gt64xxx.c	122;"	d	file:
GT_SDRAM_B2	./gt64xxx.c	123;"	d	file:
GT_SDRAM_B3	./gt64xxx.c	124;"	d	file:
GT_SDRAM_BM	./gt64xxx.c	117;"	d	file:
GT_SDRAM_CFG	./gt64xxx.c	115;"	d	file:
GT_SDRAM_OPMODE	./gt64xxx.c	116;"	d	file:
GT_TC0	./gt64xxx.c	172;"	d	file:
GT_TC1	./gt64xxx.c	173;"	d	file:
GT_TC2	./gt64xxx.c	174;"	d	file:
GT_TC3	./gt64xxx.c	175;"	d	file:
GT_TC_CONTROL	./gt64xxx.c	176;"	d	file:
GUEST_OS_BASE	./vmware_vga.c	231;"	d	file:
GUS41DMACtrl	./gustate.h	108;"	d
GUS42DMAStart	./gustate.h	85;"	d
GUS43DRAMIOlo	./gustate.h	87;"	d
GUS44DRAMIOhi	./gustate.h	89;"	d
GUS45TimerCtrl	./gustate.h	109;"	d
GUS46Counter1	./gustate.h	110;"	d
GUS47Counter2	./gustate.h	112;"	d
GUS48SampSpeed	./gustate.h	107;"	d
GUS49SampCtrl	./gustate.h	113;"	d
GUS4cReset	./gustate.h	114;"	d
GUS50DMAHigh	./gustate.h	126;"	d
GUSDRAMPOS24bit	./gustate.h	88;"	d
GUSEMU_H	./gusemu.h	26;"	d
GUSEmuState	./gusemu.h	/^} GUSEmuState;$/;"	t	typeref:struct:_GUSEmuState
GUSState	./gus.c	/^typedef struct GUSState {$/;"	s	file:
GUSState	./gus.c	/^} GUSState;$/;"	t	typeref:struct:GUSState	file:
GUSTATE_H	./gustate.h	26;"	d
GUS_ENDIANNESS	./gus.c	39;"	d	file:
GUS_ENDIANNESS	./gus.c	41;"	d	file:
GUS_callback	./gus.c	/^static void GUS_callback (void *opaque, int free)$/;"	f	file:
GUS_dmarequest	./gus.c	/^void GUS_dmarequest (GUSEmuState *der)$/;"	f
GUS_init	./gus.c	/^int GUS_init (qemu_irq *pic)$/;"	f
GUS_irqclear	./gus.c	/^void GUS_irqclear (GUSEmuState *emu, int hwirq)$/;"	f
GUS_irqrequest	./gus.c	/^int GUS_irqrequest (GUSEmuState *emu, int hwirq, int n)$/;"	f
GUS_load	./gus.c	/^static int GUS_load (QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
GUS_read_DMA	./gus.c	/^static int GUS_read_DMA (void *opaque, int nchan, int dma_pos, int dma_len)$/;"	f	file:
GUS_save	./gus.c	/^static void GUS_save (QEMUFile *f, void *opaque)$/;"	f	file:
GUSbyte	./gusemu.h	/^ typedef uint8_t GUSbyte;$/;"	t
GUSbyte	./gusemu.h	/^ typedef unsigned char GUSbyte;$/;"	t
GUSchar	./gusemu.h	/^ typedef int8_t GUSchar;$/;"	t
GUSchar	./gusemu.h	/^ typedef signed char GUSchar;$/;"	t
GUSdword	./gusemu.h	/^ typedef uint32_t GUSdword;$/;"	t
GUSdword	./gusemu.h	/^ typedef unsigned int GUSdword;$/;"	t
GUSregb	./gusemu_hal.c	32;"	d	file:
GUSregb	./gusemu_mixer.c	28;"	d	file:
GUSregd	./gusemu_hal.c	34;"	d	file:
GUSregd	./gusemu_mixer.c	30;"	d	file:
GUSregw	./gusemu_hal.c	33;"	d	file:
GUSregw	./gusemu_mixer.c	29;"	d	file:
GUSsample	./gusemu.h	/^ typedef int16_t GUSsample;$/;"	t
GUSsample	./gusemu.h	/^ typedef signed short GUSsample;$/;"	t
GUSvoice	./gusemu_mixer.c	32;"	d	file:
GUSword	./gusemu.h	/^ typedef uint16_t GUSword;$/;"	t
GUSword	./gusemu.h	/^ typedef unsigned short GUSword;$/;"	t
GetHubDescriptor	./usb-hub.c	45;"	d	file:
GetHubStatus	./usb-hub.c	46;"	d	file:
GetMaxLun	./usb-msd.c	27;"	d	file:
GetPortStatus	./usb-hub.c	47;"	d	file:
GrackleState	./grackle_pci.c	/^typedef PCIHostState GrackleState;$/;"	t	file:
H4_ACL_PKT	./bt-hci-csr.c	/^    H4_ACL_PKT   = 2,$/;"	e	enum:__anon20	file:
H4_ALIVE_PKT	./bt-hci-csr.c	/^    H4_ALIVE_PKT = 7,$/;"	e	enum:__anon20	file:
H4_CMD_PKT	./bt-hci-csr.c	/^    H4_CMD_PKT   = 1,$/;"	e	enum:__anon20	file:
H4_EVT_PKT	./bt-hci-csr.c	/^    H4_EVT_PKT   = 4,$/;"	e	enum:__anon20	file:
H4_NEG_PKT	./bt-hci-csr.c	/^    H4_NEG_PKT   = 6,$/;"	e	enum:__anon20	file:
H4_SCO_PKT	./bt-hci-csr.c	/^    H4_SCO_PKT   = 3,$/;"	e	enum:__anon20	file:
HALF_FRAME_INTR	./omap_dma.c	127;"	d	file:
HANDSFREE_AGW_PROFILE_ID	./bt.h	2019;"	d
HANDSFREE_AGW_SVCLASS_ID	./bt.h	/^    HANDSFREE_AGW_SVCLASS_ID		= 0x111f,$/;"	e	enum:service_class_id
HANDSFREE_PROFILE_ID	./bt.h	2018;"	d
HANDSFREE_SVCLASS_ID	./bt.h	/^    HANDSFREE_SVCLASS_ID		= 0x111e,$/;"	e	enum:service_class_id
HAS_YM3812	./fmopl.c	34;"	d	file:
HCI_2DH1	./bt.h	/^    HCI_2DH1	= 1 << 1,$/;"	e	enum:bt_packet_type
HCI_2DH3	./bt.h	/^    HCI_2DH3	= 1 << 8,$/;"	e	enum:bt_packet_type
HCI_2DH5	./bt.h	/^    HCI_2DH5	= 1 << 12,$/;"	e	enum:bt_packet_type
HCI_2EV3	./bt.h	/^    HCI_2EV3	= 1 << 6,$/;"	e	enum:ev_packet_type
HCI_2EV5	./bt.h	/^    HCI_2EV5	= 1 << 8,$/;"	e	enum:ev_packet_type
HCI_3DH1	./bt.h	/^    HCI_3DH1	= 1 << 2,$/;"	e	enum:bt_packet_type
HCI_3DH3	./bt.h	/^    HCI_3DH3	= 1 << 9,$/;"	e	enum:bt_packet_type
HCI_3DH5	./bt.h	/^    HCI_3DH5	= 1 << 13,$/;"	e	enum:bt_packet_type
HCI_3EV3	./bt.h	/^    HCI_3EV3	= 1 << 7,$/;"	e	enum:ev_packet_type
HCI_3EV5	./bt.h	/^    HCI_3EV5	= 1 << 9,$/;"	e	enum:ev_packet_type
HCI_ACLDATA_PKT	./bt.h	/^    HCI_ACLDATA_PKT		= 0x02,$/;"	e	enum:hci_packet_type
HCI_ACL_CONNECTION_EXISTS	./bt.h	/^    HCI_ACL_CONNECTION_EXISTS		= 0x0b,$/;"	e	enum:hci_error_code
HCI_ACL_HDR_SIZE	./bt.h	1653;"	d
HCI_AIR_MODE_REJECTED	./bt.h	/^    HCI_AIR_MODE_REJECTED		= 0x1d,$/;"	e	enum:hci_error_code
HCI_AUTHENTICATION_FAILURE	./bt.h	/^    HCI_AUTHENTICATION_FAILURE		= 0x05,$/;"	e	enum:hci_error_code
HCI_CLASSIFICATION_NOT_SUPPORTED	./bt.h	/^    HCI_CLASSIFICATION_NOT_SUPPORTED	= 0x2e,$/;"	e	enum:hci_error_code
HCI_COMMAND_DISALLOWED	./bt.h	/^    HCI_COMMAND_DISALLOWED		= 0x0c,$/;"	e	enum:hci_error_code
HCI_COMMAND_HDR_SIZE	./bt.h	1651;"	d
HCI_COMMAND_PKT	./bt.h	/^    HCI_COMMAND_PKT		= 0x01,$/;"	e	enum:hci_packet_type
HCI_CONNECTION_TERMINATED	./bt.h	/^    HCI_CONNECTION_TERMINATED		= 0x16,$/;"	e	enum:hci_error_code
HCI_CONNECTION_TIMEOUT	./bt.h	/^    HCI_CONNECTION_TIMEOUT		= 0x08,$/;"	e	enum:hci_error_code
HCI_DH1	./bt.h	/^    HCI_DH1	= 1 << 4,$/;"	e	enum:bt_packet_type
HCI_DH3	./bt.h	/^    HCI_DH3	= 1 << 11,$/;"	e	enum:bt_packet_type
HCI_DH5	./bt.h	/^    HCI_DH5	= 1 << 15,$/;"	e	enum:bt_packet_type
HCI_DM1	./bt.h	/^    HCI_DM1	= 1 << 3,$/;"	e	enum:bt_packet_type
HCI_DM3	./bt.h	/^    HCI_DM3	= 1 << 10,$/;"	e	enum:bt_packet_type
HCI_DM5	./bt.h	/^    HCI_DM5	= 1 << 14,$/;"	e	enum:bt_packet_type
HCI_ENCRYPTION_MODE_NOT_ACCEPTED	./bt.h	/^    HCI_ENCRYPTION_MODE_NOT_ACCEPTED	= 0x25,$/;"	e	enum:hci_error_code
HCI_EV3	./bt.h	/^    HCI_EV3	= 1 << 3,$/;"	e	enum:ev_packet_type
HCI_EV4	./bt.h	/^    HCI_EV4	= 1 << 4,$/;"	e	enum:ev_packet_type
HCI_EV5	./bt.h	/^    HCI_EV5	= 1 << 5,$/;"	e	enum:ev_packet_type
HCI_EVENT_HDR_SIZE	./bt.h	1652;"	d
HCI_EVENT_PKT	./bt.h	/^    HCI_EVENT_PKT		= 0x04,$/;"	e	enum:hci_packet_type
HCI_HANDLES_MAX	./bt-hci.c	55;"	d	file:
HCI_HANDLE_OFFSET	./bt-hci.c	54;"	d	file:
HCI_HARDWARE_FAILURE	./bt.h	/^    HCI_HARDWARE_FAILURE		= 0x03,$/;"	e	enum:hci_error_code
HCI_HOST_TIMEOUT	./bt.h	/^    HCI_HOST_TIMEOUT			= 0x10,$/;"	e	enum:hci_error_code
HCI_HV1	./bt.h	/^    HCI_HV1	= 1 << 5,$/;"	e	enum:sco_packet_type
HCI_HV2	./bt.h	/^    HCI_HV2	= 1 << 6,$/;"	e	enum:sco_packet_type
HCI_HV3	./bt.h	/^    HCI_HV3	= 1 << 7,$/;"	e	enum:sco_packet_type
HCI_INSTANT_PASSED	./bt.h	/^    HCI_INSTANT_PASSED			= 0x28,$/;"	e	enum:hci_error_code
HCI_INSUFFICIENT_SECURITY	./bt.h	/^    HCI_INSUFFICIENT_SECURITY		= 0x2f,$/;"	e	enum:hci_error_code
HCI_INVALID_LMP_PARAMETERS	./bt.h	/^    HCI_INVALID_LMP_PARAMETERS		= 0x1e,$/;"	e	enum:hci_error_code
HCI_INVALID_PARAMETERS	./bt.h	/^    HCI_INVALID_PARAMETERS		= 0x12,$/;"	e	enum:hci_error_code
HCI_LMP_ERROR_TRANSACTION_COLLISION	./bt.h	/^    HCI_LMP_ERROR_TRANSACTION_COLLISION	= 0x23,$/;"	e	enum:hci_error_code
HCI_LMP_PDU_NOT_ALLOWED	./bt.h	/^    HCI_LMP_PDU_NOT_ALLOWED		= 0x24,$/;"	e	enum:hci_error_code
HCI_LMP_RESPONSE_TIMEOUT	./bt.h	/^    HCI_LMP_RESPONSE_TIMEOUT		= 0x22,$/;"	e	enum:hci_error_code
HCI_LM_ACCEPT	./bt.h	/^    HCI_LM_ACCEPT	= 1 << 15,$/;"	e	enum:hci_link_mode
HCI_LM_AUTH	./bt.h	/^    HCI_LM_AUTH		= 1 << 1,$/;"	e	enum:hci_link_mode
HCI_LM_ENCRYPT	./bt.h	/^    HCI_LM_ENCRYPT	= 1 << 2,$/;"	e	enum:hci_link_mode
HCI_LM_MASTER	./bt.h	/^    HCI_LM_MASTER	= 1 << 0,$/;"	e	enum:hci_link_mode
HCI_LM_RELIABLE	./bt.h	/^    HCI_LM_RELIABLE	= 1 << 4,$/;"	e	enum:hci_link_mode
HCI_LM_SECURE	./bt.h	/^    HCI_LM_SECURE	= 1 << 5,$/;"	e	enum:hci_link_mode
HCI_LM_TRUSTED	./bt.h	/^    HCI_LM_TRUSTED	= 1 << 3,$/;"	e	enum:hci_link_mode
HCI_LP_HOLD	./bt.h	/^    HCI_LP_HOLD		= 1 << 1,$/;"	e	enum:hci_link_policy
HCI_LP_PARK	./bt.h	/^    HCI_LP_PARK		= 1 << 3,$/;"	e	enum:hci_link_policy
HCI_LP_RSWITCH	./bt.h	/^    HCI_LP_RSWITCH	= 1 << 0,$/;"	e	enum:hci_link_policy
HCI_LP_SNIFF	./bt.h	/^    HCI_LP_SNIFF	= 1 << 2,$/;"	e	enum:hci_link_policy
HCI_MAX_NUMBER_OF_CONNECTIONS	./bt.h	/^    HCI_MAX_NUMBER_OF_CONNECTIONS	= 0x09,$/;"	e	enum:hci_error_code
HCI_MAX_NUMBER_OF_SCO_CONNECTIONS	./bt.h	/^    HCI_MAX_NUMBER_OF_SCO_CONNECTIONS	= 0x0a,$/;"	e	enum:hci_error_code
HCI_MEMORY_FULL	./bt.h	/^    HCI_MEMORY_FULL			= 0x07,$/;"	e	enum:hci_error_code
HCI_NO_CONNECTION	./bt.h	/^    HCI_NO_CONNECTION			= 0x02,$/;"	e	enum:hci_error_code
HCI_OE_LOW_RESOURCES	./bt.h	/^    HCI_OE_LOW_RESOURCES		= 0x14,$/;"	e	enum:hci_error_code
HCI_OE_POWER_OFF	./bt.h	/^    HCI_OE_POWER_OFF			= 0x15,$/;"	e	enum:hci_error_code
HCI_OE_USER_ENDED_CONNECTION	./bt.h	/^    HCI_OE_USER_ENDED_CONNECTION	= 0x13,$/;"	e	enum:hci_error_code
HCI_PAGE_TIMEOUT	./bt.h	/^    HCI_PAGE_TIMEOUT			= 0x04,$/;"	e	enum:hci_error_code
HCI_PAIRING_NOT_ALLOWED	./bt.h	/^    HCI_PAIRING_NOT_ALLOWED		= 0x18,$/;"	e	enum:hci_error_code
HCI_PAIRING_NOT_SUPPORTED	./bt.h	/^    HCI_PAIRING_NOT_SUPPORTED		= 0x29,$/;"	e	enum:hci_error_code
HCI_PARAMETER_OUT_OF_RANGE	./bt.h	/^    HCI_PARAMETER_OUT_OF_RANGE		= 0x30,$/;"	e	enum:hci_error_code
HCI_PIN_OR_KEY_MISSING	./bt.h	/^    HCI_PIN_OR_KEY_MISSING		= 0x06,$/;"	e	enum:hci_error_code
HCI_QOS_CP_SIZE	./bt.h	715;"	d
HCI_QOS_NOT_SUPPORTED	./bt.h	/^    HCI_QOS_NOT_SUPPORTED		= 0x27,$/;"	e	enum:hci_error_code
HCI_QOS_REJECTED	./bt.h	/^    HCI_QOS_REJECTED			= 0x2d,$/;"	e	enum:hci_error_code
HCI_QOS_UNACCEPTABLE_PARAMETER	./bt.h	/^    HCI_QOS_UNACCEPTABLE_PARAMETER	= 0x2c,$/;"	e	enum:hci_error_code
HCI_REJECTED_LIMITED_RESOURCES	./bt.h	/^    HCI_REJECTED_LIMITED_RESOURCES	= 0x0d,$/;"	e	enum:hci_error_code
HCI_REJECTED_PERSONAL	./bt.h	/^    HCI_REJECTED_PERSONAL		= 0x0f,$/;"	e	enum:hci_error_code
HCI_REJECTED_SECURITY	./bt.h	/^    HCI_REJECTED_SECURITY		= 0x0e,$/;"	e	enum:hci_error_code
HCI_REPEATED_ATTEMPTS	./bt.h	/^    HCI_REPEATED_ATTEMPTS		= 0x17,$/;"	e	enum:hci_error_code
HCI_ROLE_CHANGE_NOT_ALLOWED	./bt.h	/^    HCI_ROLE_CHANGE_NOT_ALLOWED		= 0x21,$/;"	e	enum:hci_error_code
HCI_ROLE_SWITCH_FAILED	./bt.h	/^    HCI_ROLE_SWITCH_FAILED		= 0x35,$/;"	e	enum:hci_error_code
HCI_ROLE_SWITCH_PENDING	./bt.h	/^    HCI_ROLE_SWITCH_PENDING		= 0x32,$/;"	e	enum:hci_error_code
HCI_SCODATA_PKT	./bt.h	/^    HCI_SCODATA_PKT		= 0x03,$/;"	e	enum:hci_packet_type
HCI_SCO_HDR_SIZE	./bt.h	1654;"	d
HCI_SCO_INTERVAL_REJECTED	./bt.h	/^    HCI_SCO_INTERVAL_REJECTED		= 0x1c,$/;"	e	enum:hci_error_code
HCI_SCO_OFFSET_REJECTED	./bt.h	/^    HCI_SCO_OFFSET_REJECTED		= 0x1b,$/;"	e	enum:hci_error_code
HCI_SLOT_VIOLATION	./bt.h	/^    HCI_SLOT_VIOLATION			= 0x34,$/;"	e	enum:hci_error_code
HCI_SUCCESS	./bt.h	/^    HCI_SUCCESS				= 0x00,$/;"	e	enum:hci_error_code
HCI_TRANSACTION_COLLISION	./bt.h	/^    HCI_TRANSACTION_COLLISION		= 0x2a,$/;"	e	enum:hci_error_code
HCI_UNIT_LINK_KEY_USED	./bt.h	/^    HCI_UNIT_LINK_KEY_USED		= 0x26,$/;"	e	enum:hci_error_code
HCI_UNKNOWN_COMMAND	./bt.h	/^    HCI_UNKNOWN_COMMAND			= 0x01,$/;"	e	enum:hci_error_code
HCI_UNKNOWN_LMP_PDU	./bt.h	/^    HCI_UNKNOWN_LMP_PDU			= 0x19,$/;"	e	enum:hci_error_code
HCI_UNSPECIFIED_ERROR	./bt.h	/^    HCI_UNSPECIFIED_ERROR		= 0x1f,$/;"	e	enum:hci_error_code
HCI_UNSUPPORTED_FEATURE	./bt.h	/^    HCI_UNSUPPORTED_FEATURE		= 0x11,$/;"	e	enum:hci_error_code
HCI_UNSUPPORTED_LMP_PARAMETER_VALUE	./bt.h	/^    HCI_UNSUPPORTED_LMP_PARAMETER_VALUE	= 0x20,$/;"	e	enum:hci_error_code
HCI_UNSUPPORTED_REMOTE_FEATURE	./bt.h	/^    HCI_UNSUPPORTED_REMOTE_FEATURE	= 0x1a,$/;"	e	enum:hci_error_code
HCI_VENDOR_PKT	./bt.h	/^    HCI_VENDOR_PKT		= 0xff,$/;"	e	enum:hci_packet_type
HCRP_CTRL_UUID	./bt.h	/^    HCRP_CTRL_UUID	= 0x0012,$/;"	e	enum:sdp_proto_uuid
HCRP_DATA_UUID	./bt.h	/^    HCRP_DATA_UUID	= 0x0014,$/;"	e	enum:sdp_proto_uuid
HCRP_NOTE_UUID	./bt.h	/^    HCRP_NOTE_UUID	= 0x0016,$/;"	e	enum:sdp_proto_uuid
HCR_PRINT_PROFILE_ID	./bt.h	2026;"	d
HCR_PRINT_SVCLASS_ID	./bt.h	/^    HCR_PRINT_SVCLASS_ID		= 0x1126,$/;"	e	enum:service_class_id
HCR_PROFILE_ID	./bt.h	2025;"	d
HCR_SCAN_PROFILE_ID	./bt.h	2027;"	d
HCR_SCAN_SVCLASS_ID	./bt.h	/^    HCR_SCAN_SVCLASS_ID			= 0x1127,$/;"	e	enum:service_class_id
HCR_SVCLASS_ID	./bt.h	/^    HCR_SVCLASS_ID			= 0x1125,$/;"	e	enum:service_class_id
HEADSET_AGW_PROFILE_ID	./bt.h	2006;"	d
HEADSET_AGW_SVCLASS_ID	./bt.h	/^    HEADSET_AGW_SVCLASS_ID		= 0x1112,$/;"	e	enum:service_class_id
HEADSET_PROFILE_ID	./bt.h	1996;"	d
HEADSET_SVCLASS_ID	./bt.h	/^    HEADSET_SVCLASS_ID			= 0x1108,$/;"	e	enum:service_class_id
HIDP_UUID	./bt.h	/^    HIDP_UUID		= 0x0011,$/;"	e	enum:sdp_proto_uuid
HID_GET_IDLE	./usb-wacom.c	38;"	d	file:
HID_GET_PROTOCOL	./usb-wacom.c	39;"	d	file:
HID_GET_REPORT	./usb-wacom.c	37;"	d	file:
HID_PROFILE_ID	./bt.h	2024;"	d
HID_SET_IDLE	./usb-wacom.c	40;"	d	file:
HID_SET_PROTOCOL	./usb-wacom.c	41;"	d	file:
HID_SVCLASS_ID	./bt.h	/^    HID_SVCLASS_ID			= 0x1124,$/;"	e	enum:service_class_id
HNDL	./bt-hci.c	423;"	d	file:
HNDL	./bt-hci.c	425;"	d	file:
HOLD_MODE_CP_SIZE	./bt.h	675;"	d
HOST_BUFFER_SIZE_CP_SIZE	./bt.h	1046;"	d
HOST_QUEUE_ENTRY_NB	./vssim_config_manager.c	/^uint32_t HOST_QUEUE_ENTRY_NB;$/;"	v
HOT_PAGE_NB_THRESHOLD	./vssim_config_manager.c	/^int HOT_PAGE_NB_THRESHOLD;              \/\/ added by js$/;"	v
HOT_RAN	./common.h	110;"	d
HOT_RAN_WRITE	./common.h	74;"	d
HPETState	./hpet_emul.h	/^typedef struct HPETState {$/;"	s
HPETState	./hpet_emul.h	/^} HPETState;$/;"	t	typeref:struct:HPETState
HPETTimer	./hpet_emul.h	/^typedef struct HPETTimer {  \/* timers *\/$/;"	s
HPETTimer	./hpet_emul.h	/^} HPETTimer;$/;"	t	typeref:struct:HPETTimer
HPET_BASE	./hpet_emul.h	16;"	d
HPET_CFG	./hpet_emul.h	28;"	d
HPET_CFG_ENABLE	./hpet_emul.h	23;"	d
HPET_CFG_LEGACY	./hpet_emul.h	24;"	d
HPET_CFG_WRITE_MASK	./hpet_emul.h	34;"	d
HPET_CLK_PERIOD	./hpet_emul.h	17;"	d
HPET_COUNTER	./hpet_emul.h	30;"	d
HPET_ID	./hpet_emul.h	26;"	d
HPET_NUM_TIMERS	./hpet_emul.h	20;"	d
HPET_PERIOD	./hpet_emul.h	27;"	d
HPET_STATUS	./hpet_emul.h	29;"	d
HPET_TIMER_TYPE_LEVEL	./hpet_emul.h	21;"	d
HPET_TN_32BIT	./hpet_emul.h	42;"	d
HPET_TN_CFG	./hpet_emul.h	31;"	d
HPET_TN_CFG_BITS_READONLY_OR_RESERVED	./hpet_emul.h	47;"	d
HPET_TN_CFG_WRITE_MASK	./hpet_emul.h	44;"	d
HPET_TN_CMP	./hpet_emul.h	32;"	d
HPET_TN_ENABLE	./hpet_emul.h	37;"	d
HPET_TN_INT_ROUTE_CAP_SHIFT	./hpet_emul.h	46;"	d
HPET_TN_INT_ROUTE_MASK	./hpet_emul.h	43;"	d
HPET_TN_INT_ROUTE_SHIFT	./hpet_emul.h	45;"	d
HPET_TN_PERIODIC	./hpet_emul.h	38;"	d
HPET_TN_PERIODIC_CAP	./hpet_emul.h	39;"	d
HPET_TN_ROUTE	./hpet_emul.h	33;"	d
HPET_TN_SETVAL	./hpet_emul.h	41;"	d
HPET_TN_SIZE_CAP	./hpet_emul.h	40;"	d
HTTP_UUID	./bt.h	/^    HTTP_UUID		= 0x000c,$/;"	e	enum:sdp_proto_uuid
HUDI	./sh7750.c	/^	HUDI, GPIOI,$/;"	e	enum:__anon386	file:
HWBLOCK_SHIFT	./sd.c	241;"	d	file:
HW_BOARDS_H	./boards.h	4;"	d
HW_FILL_ACCEL	./vmware_vga.c	32;"	d	file:
HW_ISA_H	./isa.h	2;"	d
HW_MCF_H	./mcf.h	2;"	d
HW_MIPS_H	./mips.h	2;"	d
HW_MOUSE_ACCEL	./vmware_vga.c	33;"	d	file:
HW_PC_H	./pc.h	2;"	d
HW_POISON_H	./poison.h	5;"	d
HW_RECT_ACCEL	./vmware_vga.c	31;"	d	file:
HW_REVID	./rtl8139.c	345;"	d	file:
HW_REVID_MASK	./rtl8139.c	347;"	d	file:
HW_SYSBUS_H	./sysbus.h	2;"	d
HasHltClk	./rtl8139.c	/^    HasHltClk = (1 << 0),$/;"	e	enum:chip_flags	file:
HasLWake	./rtl8139.c	/^    HasLWake = (1 << 1),$/;"	e	enum:chip_flags	file:
HeathrowPIC	./heathrow_pic.c	/^typedef struct HeathrowPIC {$/;"	s	file:
HeathrowPIC	./heathrow_pic.c	/^} HeathrowPIC;$/;"	t	typeref:struct:HeathrowPIC	file:
HeathrowPICS	./heathrow_pic.c	/^typedef struct HeathrowPICS {$/;"	s	file:
HeathrowPICS	./heathrow_pic.c	/^} HeathrowPICS;$/;"	t	typeref:struct:HeathrowPICS	file:
HltClk	./rtl8139.c	/^    HltClk = 0x5B,$/;"	e	enum:RTL8139_registers	file:
I2CSlaveInfo	./i2c.h	/^} I2CSlaveInfo;$/;"	t	typeref:struct:__anon269
I2C_FINISH	./i2c.h	/^    I2C_FINISH,$/;"	e	enum:i2c_event
I2C_NACK	./i2c.h	/^    I2C_NACK \/* Masker NACKed a receive byte.  *\/$/;"	e	enum:i2c_event
I2C_SLAVE_FROM_QDEV	./i2c.h	57;"	d
I2C_START_RECV	./i2c.h	/^    I2C_START_RECV,$/;"	e	enum:i2c_event
I2C_START_SEND	./i2c.h	/^    I2C_START_SEND,$/;"	e	enum:i2c_event
I2SCodec	./omap.h	/^struct I2SCodec {$/;"	s
I440FXState	./piix_pci.c	/^typedef PCIHostState I440FXState;$/;"	t	file:
I6300State	./wdt_i6300esb.c	/^struct I6300State {$/;"	s	file:
I6300State	./wdt_i6300esb.c	/^typedef struct I6300State I6300State;$/;"	t	typeref:struct:I6300State	file:
IBMR	./pxa2xx.c	1273;"	d	file:
IBM_SENSE_CONDITION	./ide.c	200;"	d	file:
ICCR	./pxa2xx_pic.c	19;"	d	file:
ICCR0	./pxa2xx.c	1823;"	d	file:
ICCR1	./pxa2xx.c	1824;"	d	file:
ICCR2	./pxa2xx.c	1825;"	d	file:
ICDR	./pxa2xx.c	1826;"	d	file:
ICFOR	./pxa2xx.c	1829;"	d	file:
ICFP	./pxa2xx_pic.c	17;"	d	file:
ICFP2	./pxa2xx_pic.c	26;"	d	file:
ICHP	./pxa2xx_pic.c	20;"	d	file:
ICIP	./pxa2xx_pic.c	14;"	d	file:
ICIP2	./pxa2xx_pic.c	23;"	d	file:
ICLR	./pxa2xx_pic.c	16;"	d	file:
ICLR2	./pxa2xx_pic.c	25;"	d	file:
ICMR	./pxa2xx_pic.c	15;"	d	file:
ICMR2	./pxa2xx_pic.c	24;"	d	file:
ICPR	./pxa2xx_pic.c	18;"	d	file:
ICPR2	./pxa2xx_pic.c	27;"	d	file:
ICR	./pxa2xx.c	1275;"	d	file:
ICRC_ERR	./ide.c	71;"	d	file:
ICSR0	./pxa2xx.c	1827;"	d	file:
ICSR1	./pxa2xx.c	1828;"	d	file:
IDBR	./pxa2xx.c	1274;"	d	file:
IDEState	./ide.c	/^typedef struct IDEState {$/;"	s	file:
IDEState	./ide.c	/^} IDEState;$/;"	t	typeref:struct:IDEState	file:
IDE_CMD_DISABLE_IRQ	./ide.c	80;"	d	file:
IDE_CMD_RESET	./ide.c	79;"	d	file:
IDE_DMA_BUF_SECTORS	./ide.c	218;"	d	file:
IDE_TYPE_CMD646	./ide.c	484;"	d	file:
IDE_TYPE_PIIX3	./ide.c	483;"	d	file:
IDE_TYPE_PIIX4	./ide.c	485;"	d	file:
IDR_CI0	./openpic.c	/^    IDR_CI0     = 1,$/;"	e	enum:mpic_ide_bits	file:
IDR_CI1	./openpic.c	/^    IDR_CI1     = 2,$/;"	e	enum:mpic_ide_bits	file:
IDR_EP	./openpic.c	/^    IDR_EP     = 0,$/;"	e	enum:mpic_ide_bits	file:
IDR_P0	./openpic.c	/^    IDR_P0     = 31,$/;"	e	enum:mpic_ide_bits	file:
IDR_P1	./openpic.c	/^    IDR_P1     = 30,$/;"	e	enum:mpic_ide_bits	file:
ID_ERR	./ide.c	67;"	d	file:
IEN	./cs4231a.c	93;"	d	file:
IER_CLR	./cuda.c	57;"	d	file:
IER_SET	./cuda.c	56;"	d	file:
ILLEGAL_COMMAND	./sd.h	41;"	d
IMAGING_ARCHIVE_PROFILE_ID	./bt.h	2016;"	d
IMAGING_ARCHIVE_SVCLASS_ID	./bt.h	/^    IMAGING_ARCHIVE_SVCLASS_ID		= 0x111c,$/;"	e	enum:service_class_id
IMAGING_PROFILE_ID	./bt.h	2014;"	d
IMAGING_REFOBJS_PROFILE_ID	./bt.h	2017;"	d
IMAGING_REFOBJS_SVCLASS_ID	./bt.h	/^    IMAGING_REFOBJS_SVCLASS_ID		= 0x111d,$/;"	e	enum:service_class_id
IMAGING_RESPONDER_PROFILE_ID	./bt.h	2015;"	d
IMAGING_RESPONDER_SVCLASS_ID	./bt.h	/^    IMAGING_RESPONDER_SVCLASS_ID	= 0x111b,$/;"	e	enum:service_class_id
IMAGING_SVCLASS_ID	./bt.h	/^    IMAGING_SVCLASS_ID			= 0x111a,$/;"	e	enum:service_class_id
IMR	./tc6393xb.c	/^        uint8_t IMR;$/;"	m	struct:TC6393xbState::__anon444	file:
INCREASE_IO_REQUEST_SEQ_NB	./ftl_perf_manager.c	/^void INCREASE_IO_REQUEST_SEQ_NB(void)$/;"	f
INCREASE_RB_FTL_POINTER	./firm_buffer_manager.c	/^void INCREASE_RB_FTL_POINTER(int entry_nb)$/;"	f
INCREASE_RB_LIMIT_POINTER	./firm_buffer_manager.c	/^void INCREASE_RB_LIMIT_POINTER(void)$/;"	f
INCREASE_RB_SATA_POINTER	./firm_buffer_manager.c	/^void INCREASE_RB_SATA_POINTER(int entry_nb)$/;"	f
INCREASE_WB_FTL_POINTER	./firm_buffer_manager.c	/^void INCREASE_WB_FTL_POINTER(int entry_nb)$/;"	f
INCREASE_WB_LIMIT_POINTER	./firm_buffer_manager.c	/^void INCREASE_WB_LIMIT_POINTER(void)$/;"	f
INCREASE_WB_SATA_POINTER	./firm_buffer_manager.c	/^void INCREASE_WB_SATA_POINTER(int entry_nb)$/;"	f
INDEX_STAT	./ide.c	53;"	d	file:
INIT	./common.h	102;"	d
INITIALIZING	./musicpal.c	/^    INITIALIZING,$/;"	e	enum:i2c_state	file:
INITRD_LOAD_ADDR	./arm_boot.c	16;"	d	file:
INITRD_LOAD_ADDR	./ppc405_boards.c	38;"	d	file:
INITRD_LOAD_ADDR	./ppc_mac.h	40;"	d
INITRD_LOAD_ADDR	./ppc_prep.c	47;"	d	file:
INITRD_LOAD_ADDR	./sun4m.c	79;"	d	file:
INITRD_LOAD_ADDR	./sun4u.c	47;"	d	file:
INITRD_LOAD_BASE	./ppce500_mpc8544ds.c	37;"	d	file:
INIT_CACHE	./ftl_cache.c	/^void INIT_CACHE(void)$/;"	f
INIT_EMPTY_BLOCK_LIST	./ftl_inverse_mapping_manager.c	/^void INIT_EMPTY_BLOCK_LIST(void)$/;"	f
INIT_FTL_BUFFER	./firm_buffer_manager.c	/^void INIT_FTL_BUFFER(void)$/;"	f
INIT_INVERSE_BLOCK_MAPPING	./ftl_inverse_mapping_manager.c	/^void INIT_INVERSE_BLOCK_MAPPING(void)$/;"	f
INIT_INVERSE_PAGE_MAPPING	./ftl_inverse_mapping_manager.c	/^void INIT_INVERSE_PAGE_MAPPING(void)$/;"	f
INIT_IO_BUFFER	./firm_buffer_manager.c	/^void INIT_IO_BUFFER(void)$/;"	f
INIT_LOG_MANAGER	./ssd_log_manager.c	/^void INIT_LOG_MANAGER(void)$/;"	f
INIT_MAPPING_TABLE	./ftl_mapping_manager.c	/^void INIT_MAPPING_TABLE(void)$/;"	f
INIT_PERF_CHECKER	./ftl_perf_manager.c	/^void INIT_PERF_CHECKER(void){$/;"	f
INIT_SSD_CONFIG	./vssim_config_manager.c	/^void INIT_SSD_CONFIG(void)$/;"	f
INIT_TRIM	./ssd_trim_manager.c	/^void INIT_TRIM(void)$/;"	f
INIT_VALID_ARRAY	./ftl_inverse_mapping_manager.c	/^void INIT_VALID_ARRAY(void)$/;"	f
INIT_VICTIM_BLOCK_LIST	./ftl_inverse_mapping_manager.c	/^void INIT_VICTIM_BLOCK_LIST(void)$/;"	f
INIT_WB_VALID_ARRAY	./firm_buffer_manager.c	/^void INIT_WB_VALID_ARRAY(void)$/;"	f
INLINE	./fmopl.c	33;"	d	file:
INPUT_LAST	./mac_dbdma.c	115;"	d	file:
INPUT_MORE	./mac_dbdma.c	114;"	d	file:
INQUIRY_CP_SIZE	./bt.h	450;"	d
INQUIRY_INFO_SIZE	./bt.h	1327;"	d
INQUIRY_INFO_WITH_RSSI_AND_PSCAN_MODE_SIZE	./bt.h	1576;"	d
INQUIRY_INFO_WITH_RSSI_SIZE	./bt.h	1565;"	d
INQ_RESULT_RETURN_ALL	./bt.h	/^    INQ_RESULT_RETURN_ALL	= 0x00,$/;"	e	enum:inq_result_cond_type
INQ_RESULT_RETURN_BDADDR	./bt.h	/^    INQ_RESULT_RETURN_BDADDR	= 0x02,$/;"	e	enum:inq_result_cond_type
INQ_RESULT_RETURN_CLASS	./bt.h	/^    INQ_RESULT_RETURN_CLASS	= 0x01,$/;"	e	enum:inq_result_cond_type
INSERT_EMPTY_BLOCK	./ftl_inverse_mapping_manager.c	/^int INSERT_EMPTY_BLOCK(unsigned int phy_flash_nb, unsigned int phy_block_nb)$/;"	f
INSERT_TRIM_SECTORS	./ssd_trim_manager.c	/^void INSERT_TRIM_SECTORS(sector_entry* pSE) $/;"	f
INSERT_VICTIM_BLOCK	./ftl_inverse_mapping_manager.c	/^int INSERT_VICTIM_BLOCK(empty_block_entry* full_block){$/;"	f
INT	./cs4231a.c	92;"	d	file:
INT16	./fmopl.h	/^typedef signed short	INT16;   \/* signed 16bit   *\/$/;"	t
INT32	./fmopl.h	/^typedef signed int		INT32;   \/* signed 32bit   *\/$/;"	t
INT8	./fmopl.h	/^typedef signed char		INT8;    \/* signed  8bit   *\/$/;"	t
INTCTLM_SIZE	./slavio_intctl.c	79;"	d	file:
INTCTL_MAXADDR	./slavio_intctl.c	77;"	d	file:
INTCTL_SIZE	./slavio_intctl.c	78;"	d	file:
INTCTL_SIZE	./sun4c_intctl.c	55;"	d	file:
INTC_A7	./sh_intc.c	18;"	d	file:
INTC_GROUP	./sh_intc.h	21;"	d
INTC_MODE_DUAL_CLR	./sh_intc.c	113;"	d	file:
INTC_MODE_DUAL_SET	./sh_intc.c	112;"	d	file:
INTC_MODE_ENABLE_REG	./sh_intc.c	114;"	d	file:
INTC_MODE_IS_PRIO	./sh_intc.c	116;"	d	file:
INTC_MODE_MASK_REG	./sh_intc.c	115;"	d	file:
INTC_MODE_NONE	./sh_intc.c	111;"	d	file:
INTC_VECT	./sh_intc.h	14;"	d
INTERCOM_PROFILE_ID	./bt.h	2004;"	d
INTERCOM_SVCLASS_ID	./bt.h	/^    INTERCOM_SVCLASS_ID			= 0x1110,$/;"	e	enum:service_class_id
INTMEM_SIZE	./axis_dev88.c	239;"	d	file:
INTMEM_SIZE	./etraxfs.c	33;"	d	file:
INTR_ALWAYS	./mac_dbdma.c	139;"	d	file:
INTR_BS	./esp.c	139;"	d	file:
INTR_CHECK	./omap_dma.c	526;"	d	file:
INTR_DC	./esp.c	140;"	d	file:
INTR_EXTINTA	./escc.c	213;"	d	file:
INTR_EXTINTB	./escc.c	210;"	d	file:
INTR_FC	./esp.c	138;"	d	file:
INTR_IFCLR	./mac_dbdma.c	138;"	d	file:
INTR_IFSET	./mac_dbdma.c	137;"	d	file:
INTR_INTALL	./escc.c	137;"	d	file:
INTR_MASK	./mac_dbdma.c	135;"	d	file:
INTR_NEVER	./mac_dbdma.c	136;"	d	file:
INTR_RST	./esp.c	141;"	d	file:
INTR_RXINT1ST	./escc.c	140;"	d	file:
INTR_RXINTA	./escc.c	215;"	d	file:
INTR_RXINTALL	./escc.c	141;"	d	file:
INTR_RXINTB	./escc.c	212;"	d	file:
INTR_RXMODEMSK	./escc.c	139;"	d	file:
INTR_TXINT	./escc.c	138;"	d	file:
INTR_TXINTA	./escc.c	214;"	d	file:
INTR_TXINTB	./escc.c	211;"	d	file:
INT_ALLOC	./smc91c111.c	64;"	d	file:
INT_CLK_OFF	./pxa2xx_mmci.c	87;"	d	file:
INT_CURRENT	./syborg_interrupt.c	/^    INT_CURRENT       = 2, \/* next interrupt to be serviced *\/$/;"	e	enum:__anon424	file:
INT_DATA_DONE	./pxa2xx_mmci.c	83;"	d	file:
INT_DAT_ERR	./pxa2xx_mmci.c	91;"	d	file:
INT_DISABLE	./syborg_interrupt.c	/^    INT_DISABLE       = 4,$/;"	e	enum:__anon424	file:
INT_DISABLE_ALL	./syborg_interrupt.c	/^    INT_DISABLE_ALL   = 3,$/;"	e	enum:__anon424	file:
INT_ENABLE	./syborg_interrupt.c	/^    INT_ENABLE        = 5,$/;"	e	enum:__anon424	file:
INT_END_CMD	./pxa2xx_mmci.c	85;"	d	file:
INT_EPH	./smc91c111.c	62;"	d	file:
INT_ERCV	./smc91c111.c	61;"	d	file:
INT_ERROR	./lm832x.c	71;"	d	file:
INT_FALLING_EDGE	./omap1.c	150;"	d	file:
INT_ID	./syborg_interrupt.c	/^    INT_ID            = 0,$/;"	e	enum:__anon424	file:
INT_KEYPAD	./lm832x.c	70;"	d	file:
INT_LOW_LEVEL	./omap1.c	151;"	d	file:
INT_MASK	./eepro100.c	109;"	d	file:
INT_MD	./smc91c111.c	60;"	d	file:
INT_NOINIT	./lm832x.c	72;"	d	file:
INT_PRG_DONE	./pxa2xx_mmci.c	84;"	d	file:
INT_PWMEND	./lm832x.c	73;"	d	file:
INT_RCV	./smc91c111.c	67;"	d	file:
INT_RD_STALLED	./pxa2xx_mmci.c	93;"	d	file:
INT_RES_ERR	./pxa2xx_mmci.c	92;"	d	file:
INT_RXFIFO_REQ	./pxa2xx_mmci.c	88;"	d	file:
INT_RX_OVRN	./smc91c111.c	63;"	d	file:
INT_SDIO_INT	./pxa2xx_mmci.c	94;"	d	file:
INT_SDIO_SACK	./pxa2xx_mmci.c	95;"	d	file:
INT_STATUS	./syborg_interrupt.c	/^    INT_STATUS        = 1, \/* number of pending interrupts *\/$/;"	e	enum:__anon424	file:
INT_STOP_CMD	./pxa2xx_mmci.c	86;"	d	file:
INT_TINT	./pxa2xx_mmci.c	90;"	d	file:
INT_TOTAL	./syborg_interrupt.c	/^    INT_TOTAL         = 6$/;"	e	enum:__anon424	file:
INT_TX	./smc91c111.c	66;"	d	file:
INT_TXFIFO_REQ	./pxa2xx_mmci.c	89;"	d	file:
INT_TX_EMPTY	./smc91c111.c	65;"	d	file:
INT_TYPE_DISABLED	./wdt_i6300esb.c	87;"	d	file:
INT_TYPE_IRQ	./wdt_i6300esb.c	85;"	d	file:
INT_TYPE_SMI	./wdt_i6300esb.c	86;"	d	file:
INVALID	./common.h	98;"	d
INV_MAP	./ftl_cache.h	12;"	d
IN_PORT_N	./wm8750.c	14;"	d	file:
IO	./ide.c	75;"	d	file:
IOAPICState	./ioapic.c	/^struct IOAPICState {$/;"	s	file:
IOAPICState	./pc.h	/^typedef struct IOAPICState IOAPICState;$/;"	t	typeref:struct:IOAPICState
IOAPIC_DEFAULT_BASE_ADDRESS	./ioapic.c	34;"	d	file:
IOAPIC_DM_EXTINT	./ioapic.c	47;"	d	file:
IOAPIC_DM_FIXED	./ioapic.c	41;"	d	file:
IOAPIC_DM_INIT	./ioapic.c	45;"	d	file:
IOAPIC_DM_LOWEST_PRIORITY	./ioapic.c	42;"	d	file:
IOAPIC_DM_NMI	./ioapic.c	44;"	d	file:
IOAPIC_DM_PMI	./ioapic.c	43;"	d	file:
IOAPIC_DM_SIPI	./ioapic.c	46;"	d	file:
IOAPIC_LVT_MASKED	./ioapic.c	35;"	d	file:
IOAPIC_NUM_PINS	./ioapic.c	33;"	d	file:
IOAPIC_NUM_PINS	./ipf.c	672;"	d	file:
IOAPIC_TRIGGER_EDGE	./ioapic.c	37;"	d	file:
IOAPIC_TRIGGER_LEVEL	./ioapic.c	38;"	d	file:
IOCB_COUNT	./xen_disk.c	56;"	d	file:
IOMMUState	./iommu.c	/^typedef struct IOMMUState {$/;"	s	file:
IOMMUState	./iommu.c	/^} IOMMUState;$/;"	t	typeref:struct:IOMMUState	file:
IOMMU_AER	./iommu.c	82;"	d	file:
IOMMU_AER_EN_0	./iommu.c	87;"	d	file:
IOMMU_AER_EN_1	./iommu.c	88;"	d	file:
IOMMU_AER_EN_2	./iommu.c	89;"	d	file:
IOMMU_AER_EN_3	./iommu.c	90;"	d	file:
IOMMU_AER_EN_F	./iommu.c	91;"	d	file:
IOMMU_AER_EN_P0_ARB	./iommu.c	83;"	d	file:
IOMMU_AER_EN_P1_ARB	./iommu.c	84;"	d	file:
IOMMU_AER_EN_P2_ARB	./iommu.c	85;"	d	file:
IOMMU_AER_EN_P3_ARB	./iommu.c	86;"	d	file:
IOMMU_AER_MASK	./iommu.c	93;"	d	file:
IOMMU_AER_SBW	./iommu.c	92;"	d	file:
IOMMU_AFAR	./iommu.c	80;"	d	file:
IOMMU_AFSR	./iommu.c	63;"	d	file:
IOMMU_AFSR_BE	./iommu.c	69;"	d	file:
IOMMU_AFSR_ERR	./iommu.c	64;"	d	file:
IOMMU_AFSR_FAV	./iommu.c	77;"	d	file:
IOMMU_AFSR_LE	./iommu.c	65;"	d	file:
IOMMU_AFSR_MASK	./iommu.c	78;"	d	file:
IOMMU_AFSR_ME	./iommu.c	75;"	d	file:
IOMMU_AFSR_RD	./iommu.c	76;"	d	file:
IOMMU_AFSR_RESV	./iommu.c	73;"	d	file:
IOMMU_AFSR_S	./iommu.c	72;"	d	file:
IOMMU_AFSR_SIZE	./iommu.c	71;"	d	file:
IOMMU_AFSR_TO	./iommu.c	67;"	d	file:
IOMMU_ARBEN	./iommu.c	108;"	d	file:
IOMMU_ARBEN_MASK	./iommu.c	109;"	d	file:
IOMMU_BASE	./iommu.c	54;"	d	file:
IOMMU_BASE_MASK	./iommu.c	55;"	d	file:
IOMMU_CTRL	./iommu.c	39;"	d	file:
IOMMU_CTRL_ENAB	./iommu.c	51;"	d	file:
IOMMU_CTRL_IMPL	./iommu.c	40;"	d	file:
IOMMU_CTRL_MASK	./iommu.c	52;"	d	file:
IOMMU_CTRL_RNGE	./iommu.c	42;"	d	file:
IOMMU_CTRL_VERS	./iommu.c	41;"	d	file:
IOMMU_MASK_ID	./iommu.c	112;"	d	file:
IOMMU_MASK_ID_MASK	./iommu.c	113;"	d	file:
IOMMU_MID	./iommu.c	110;"	d	file:
IOMMU_MSII_MASK	./iommu.c	115;"	d	file:
IOMMU_NREGS	./iommu.c	38;"	d	file:
IOMMU_PAGE_MASK	./iommu.c	128;"	d	file:
IOMMU_PAGE_SHIFT	./iommu.c	126;"	d	file:
IOMMU_PAGE_SIZE	./iommu.c	127;"	d	file:
IOMMU_PGFLUSH	./iommu.c	60;"	d	file:
IOMMU_PGFLUSH_MASK	./iommu.c	61;"	d	file:
IOMMU_RNGE_128MB	./iommu.c	46;"	d	file:
IOMMU_RNGE_16MB	./iommu.c	43;"	d	file:
IOMMU_RNGE_1GB	./iommu.c	49;"	d	file:
IOMMU_RNGE_256MB	./iommu.c	47;"	d	file:
IOMMU_RNGE_2GB	./iommu.c	50;"	d	file:
IOMMU_RNGE_32MB	./iommu.c	44;"	d	file:
IOMMU_RNGE_512MB	./iommu.c	48;"	d	file:
IOMMU_RNGE_64MB	./iommu.c	45;"	d	file:
IOMMU_SBCFG0	./iommu.c	95;"	d	file:
IOMMU_SBCFG1	./iommu.c	96;"	d	file:
IOMMU_SBCFG2	./iommu.c	97;"	d	file:
IOMMU_SBCFG3	./iommu.c	98;"	d	file:
IOMMU_SBCFG_BA16	./iommu.c	101;"	d	file:
IOMMU_SBCFG_BA8	./iommu.c	102;"	d	file:
IOMMU_SBCFG_BYPASS	./iommu.c	103;"	d	file:
IOMMU_SBCFG_MASK	./iommu.c	106;"	d	file:
IOMMU_SBCFG_SAB30	./iommu.c	99;"	d	file:
IOMMU_TLBFLUSH	./iommu.c	57;"	d	file:
IOMMU_TLBFLUSH_MASK	./iommu.c	58;"	d	file:
IOMMU_TS_MASK	./iommu.c	116;"	d	file:
IOPORT_SIZE	./e1000.c	51;"	d	file:
IOPTE_CACHE	./iommu.c	120;"	d	file:
IOPTE_PAGE	./iommu.c	119;"	d	file:
IOPTE_VALID	./iommu.c	123;"	d	file:
IOPTE_WAZ	./iommu.c	124;"	d	file:
IOPTE_WRITE	./iommu.c	122;"	d	file:
IORESOURCE_DMA	./device-assignment.c	45;"	d	file:
IORESOURCE_IO	./device-assignment.c	42;"	d	file:
IORESOURCE_IRQ	./device-assignment.c	44;"	d	file:
IORESOURCE_MEM	./device-assignment.c	43;"	d	file:
IORESOURCE_PREFETCH	./device-assignment.c	46;"	d	file:
IO_PARALLELISM	./vssim_config_manager.c	/^int IO_PARALLELISM;$/;"	v
IO_READ_PROTO	./adlib.c	/^static IO_READ_PROTO (adlib_read)$/;"	f	file:
IO_READ_PROTO	./adlib.c	54;"	d	file:
IO_READ_PROTO	./cs4231a.c	/^IO_READ_PROTO (cs_read)$/;"	f
IO_READ_PROTO	./cs4231a.c	78;"	d	file:
IO_READ_PROTO	./es1370.c	/^IO_READ_PROTO (es1370_readb)$/;"	f
IO_READ_PROTO	./es1370.c	/^IO_READ_PROTO (es1370_readl)$/;"	f
IO_READ_PROTO	./es1370.c	/^IO_READ_PROTO (es1370_readw)$/;"	f
IO_READ_PROTO	./es1370.c	159;"	d	file:
IO_READ_PROTO	./gus.c	/^IO_READ_PROTO (gus_readb)$/;"	f
IO_READ_PROTO	./gus.c	/^IO_READ_PROTO (gus_readw)$/;"	f
IO_READ_PROTO	./gus.c	44;"	d	file:
IO_READ_PROTO	./sb16.c	/^static IO_READ_PROTO (dsp_read)$/;"	f	file:
IO_READ_PROTO	./sb16.c	/^static IO_READ_PROTO (mixer_read)$/;"	f	file:
IO_READ_PROTO	./sb16.c	41;"	d	file:
IO_WRITE_PROTO	./adlib.c	/^static IO_WRITE_PROTO (adlib_write)$/;"	f	file:
IO_WRITE_PROTO	./adlib.c	56;"	d	file:
IO_WRITE_PROTO	./cs4231a.c	/^IO_WRITE_PROTO (cs_write)$/;"	f
IO_WRITE_PROTO	./cs4231a.c	81;"	d	file:
IO_WRITE_PROTO	./es1370.c	/^IO_WRITE_PROTO (es1370_writeb)$/;"	f
IO_WRITE_PROTO	./es1370.c	/^IO_WRITE_PROTO (es1370_writel)$/;"	f
IO_WRITE_PROTO	./es1370.c	/^IO_WRITE_PROTO (es1370_writew)$/;"	f
IO_WRITE_PROTO	./es1370.c	161;"	d	file:
IO_WRITE_PROTO	./gus.c	/^IO_WRITE_PROTO (gus_writeb)$/;"	f
IO_WRITE_PROTO	./gus.c	/^IO_WRITE_PROTO (gus_writew)$/;"	f
IO_WRITE_PROTO	./gus.c	46;"	d	file:
IO_WRITE_PROTO	./sb16.c	/^static IO_WRITE_PROTO (dsp_write)$/;"	f	file:
IO_WRITE_PROTO	./sb16.c	/^static IO_WRITE_PROTO (mixer_write_datab)$/;"	f	file:
IO_WRITE_PROTO	./sb16.c	/^static IO_WRITE_PROTO (mixer_write_indexb)$/;"	f	file:
IO_WRITE_PROTO	./sb16.c	/^static IO_WRITE_PROTO (mixer_write_indexw)$/;"	f	file:
IO_WRITE_PROTO	./sb16.c	43;"	d	file:
IPR0	./pxa2xx_pic.c	21;"	d	file:
IPR31	./pxa2xx_pic.c	22;"	d	file:
IPR32	./pxa2xx_pic.c	28;"	d	file:
IPR39	./pxa2xx_pic.c	29;"	d	file:
IPVP_ACTIVITY	./openpic.c	/^    IPVP_ACTIVITY = 30,$/;"	e	enum:IPVP_bits	file:
IPVP_MASK	./openpic.c	/^    IPVP_MASK     = 31,$/;"	e	enum:IPVP_bits	file:
IPVP_MODE	./openpic.c	/^    IPVP_MODE     = 29,$/;"	e	enum:IPVP_bits	file:
IPVP_POLARITY	./openpic.c	/^    IPVP_POLARITY = 23,$/;"	e	enum:IPVP_bits	file:
IPVP_PRIORITY	./openpic.c	191;"	d	file:
IPVP_PRIORITY_MASK	./openpic.c	190;"	d	file:
IPVP_SENSE	./openpic.c	/^    IPVP_SENSE    = 22,$/;"	e	enum:IPVP_bits	file:
IPVP_VECTOR	./openpic.c	193;"	d	file:
IPVP_VECTOR_MASK	./openpic.c	192;"	d	file:
IPVP_bits	./openpic.c	/^enum IPVP_bits {$/;"	g	file:
IP_HEADER_LENGTH	./rtl8139.c	1829;"	d	file:
IP_HEADER_VERSION	./rtl8139.c	1828;"	d	file:
IP_HEADER_VERSION_4	./rtl8139.c	1827;"	d	file:
IP_PROTO_TCP	./rtl8139.c	1860;"	d	file:
IP_PROTO_UDP	./rtl8139.c	1861;"	d	file:
IP_UUID	./bt.h	/^    IP_UUID		= 0x0009,$/;"	e	enum:sdp_proto_uuid
IRL	./sh7750.c	/^	IRL,$/;"	e	enum:__anon386	file:
IRL0	./sh7750.c	/^	IRL0, IRL1, IRL2, IRL3,$/;"	e	enum:__anon386	file:
IRL1	./sh7750.c	/^	IRL0, IRL1, IRL2, IRL3,$/;"	e	enum:__anon386	file:
IRL2	./sh7750.c	/^	IRL0, IRL1, IRL2, IRL3,$/;"	e	enum:__anon386	file:
IRL3	./sh7750.c	/^	IRL0, IRL1, IRL2, IRL3,$/;"	e	enum:__anon386	file:
IRL_0	./sh7750.c	/^	IRL_0, IRL_1, IRL_2, IRL_3, IRL_4, IRL_5, IRL_6, IRL_7,$/;"	e	enum:__anon386	file:
IRL_1	./sh7750.c	/^	IRL_0, IRL_1, IRL_2, IRL_3, IRL_4, IRL_5, IRL_6, IRL_7,$/;"	e	enum:__anon386	file:
IRL_2	./sh7750.c	/^	IRL_0, IRL_1, IRL_2, IRL_3, IRL_4, IRL_5, IRL_6, IRL_7,$/;"	e	enum:__anon386	file:
IRL_3	./sh7750.c	/^	IRL_0, IRL_1, IRL_2, IRL_3, IRL_4, IRL_5, IRL_6, IRL_7,$/;"	e	enum:__anon386	file:
IRL_4	./sh7750.c	/^	IRL_0, IRL_1, IRL_2, IRL_3, IRL_4, IRL_5, IRL_6, IRL_7,$/;"	e	enum:__anon386	file:
IRL_5	./sh7750.c	/^	IRL_0, IRL_1, IRL_2, IRL_3, IRL_4, IRL_5, IRL_6, IRL_7,$/;"	e	enum:__anon386	file:
IRL_6	./sh7750.c	/^	IRL_0, IRL_1, IRL_2, IRL_3, IRL_4, IRL_5, IRL_6, IRL_7,$/;"	e	enum:__anon386	file:
IRL_7	./sh7750.c	/^	IRL_0, IRL_1, IRL_2, IRL_3, IRL_4, IRL_5, IRL_6, IRL_7,$/;"	e	enum:__anon386	file:
IRL_8	./sh7750.c	/^	IRL_8, IRL_9, IRL_A, IRL_B, IRL_C, IRL_D, IRL_E,$/;"	e	enum:__anon386	file:
IRL_9	./sh7750.c	/^	IRL_8, IRL_9, IRL_A, IRL_B, IRL_C, IRL_D, IRL_E,$/;"	e	enum:__anon386	file:
IRL_A	./sh7750.c	/^	IRL_8, IRL_9, IRL_A, IRL_B, IRL_C, IRL_D, IRL_E,$/;"	e	enum:__anon386	file:
IRL_B	./sh7750.c	/^	IRL_8, IRL_9, IRL_A, IRL_B, IRL_C, IRL_D, IRL_E,$/;"	e	enum:__anon386	file:
IRL_C	./sh7750.c	/^	IRL_8, IRL_9, IRL_A, IRL_B, IRL_C, IRL_D, IRL_E,$/;"	e	enum:__anon386	file:
IRL_D	./sh7750.c	/^	IRL_8, IRL_9, IRL_A, IRL_B, IRL_C, IRL_D, IRL_E,$/;"	e	enum:__anon386	file:
IRL_E	./sh7750.c	/^	IRL_8, IRL_9, IRL_A, IRL_B, IRL_C, IRL_D, IRL_E,$/;"	e	enum:__anon386	file:
IRMC_SYNC_CMD_PROFILE_ID	./bt.h	1995;"	d
IRMC_SYNC_CMD_SVCLASS_ID	./bt.h	/^    IRMC_SYNC_CMD_SVCLASS_ID		= 0x1107,$/;"	e	enum:service_class_id
IRMC_SYNC_PROFILE_ID	./bt.h	1992;"	d
IRMC_SYNC_SVCLASS_ID	./bt.h	/^    IRMC_SYNC_SVCLASS_ID		= 0x1104,$/;"	e	enum:service_class_id
IRQ	./m48t59.c	/^    qemu_irq IRQ;$/;"	m	struct:m48t59_t	file:
IRQHandler	./fmopl.h	/^	OPL_IRQHANDLER    IRQHandler;		\/* IRQ handler    *\/$/;"	m	struct:fm_opl_f
IRQParam	./fmopl.h	/^	int IRQParam;						\/* IRQ parameter  *\/$/;"	m	struct:fm_opl_f
IRQStatReg2x6	./gustate.h	97;"	d
IRQState	./irq.c	/^struct IRQState {$/;"	s	file:
IRQ_2xB	./gustate.h	81;"	d
IRQ_EXTERNAL	./openpic.c	/^    IRQ_EXTERNAL = 0x01,$/;"	e	enum:__anon316	file:
IRQ_IDE	./openpic.c	/^    IRQ_IDE,$/;"	e	enum:__anon315	file:
IRQ_INTERNAL	./openpic.c	/^    IRQ_INTERNAL = 0x02,$/;"	e	enum:__anon316	file:
IRQ_IPVP	./openpic.c	/^    IRQ_IPVP = 0,$/;"	e	enum:__anon315	file:
IRQ_SPECIAL	./openpic.c	/^    IRQ_SPECIAL  = 0x08,$/;"	e	enum:__anon316	file:
IRQ_TC6393_FB	./tc6393xb.c	21;"	d	file:
IRQ_TC6393_MMC	./tc6393xb.c	18;"	d	file:
IRQ_TC6393_NAND	./tc6393xb.c	17;"	d	file:
IRQ_TC6393_OHCI	./tc6393xb.c	19;"	d	file:
IRQ_TC6393_SERIAL	./tc6393xb.c	20;"	d	file:
IRQ_TIMER	./openpic.c	/^    IRQ_TIMER    = 0x04,$/;"	e	enum:__anon316	file:
IRQ_check	./openpic.c	/^static void IRQ_check (openpic_t *opp, IRQ_queue_t *q)$/;"	f	file:
IRQ_dst_t	./openpic.c	/^typedef struct IRQ_dst_t {$/;"	s	file:
IRQ_dst_t	./openpic.c	/^} IRQ_dst_t;$/;"	t	typeref:struct:IRQ_dst_t	file:
IRQ_get_next	./openpic.c	/^static int IRQ_get_next (openpic_t *opp, IRQ_queue_t *q)$/;"	f	file:
IRQ_local_pipe	./openpic.c	/^static void IRQ_local_pipe (openpic_t *opp, int n_CPU, int n_IRQ)$/;"	f	file:
IRQ_queue_t	./openpic.c	/^typedef struct IRQ_queue_t {$/;"	s	file:
IRQ_queue_t	./openpic.c	/^} IRQ_queue_t;$/;"	t	typeref:struct:IRQ_queue_t	file:
IRQ_resetbit	./openpic.c	/^static inline void IRQ_resetbit (IRQ_queue_t *q, int n_IRQ)$/;"	f	file:
IRQ_setbit	./openpic.c	/^static inline void IRQ_setbit (IRQ_queue_t *q, int n_IRQ)$/;"	f	file:
IRQ_src_t	./openpic.c	/^typedef struct IRQ_src_t {$/;"	s	file:
IRQ_src_t	./openpic.c	/^} IRQ_src_t;$/;"	t	typeref:struct:IRQ_src_t	file:
IRQ_testbit	./openpic.c	/^static inline int IRQ_testbit (IRQ_queue_t *q, int n_IRQ)$/;"	f	file:
IRR	./tc6393xb.c	/^        uint8_t IRR;$/;"	m	struct:TC6393xbState::__anon444	file:
ISAR	./pxa2xx.c	1277;"	d	file:
ISR	./pxa2xx.c	1276;"	d	file:
ISR	./tc6393xb.c	/^        uint8_t ISR;$/;"	m	struct:TC6393xbState::__anon444	file:
IVEC_HINOINT	./escc.c	205;"	d	file:
IVEC_HIRXINTA	./escc.c	206;"	d	file:
IVEC_HIRXINTB	./escc.c	207;"	d	file:
IVEC_HITXINTA	./escc.c	208;"	d	file:
IVEC_LONOINT	./escc.c	201;"	d	file:
IVEC_LORXINTA	./escc.c	202;"	d	file:
IVEC_LORXINTB	./escc.c	203;"	d	file:
IVEC_LOTXINTA	./escc.c	204;"	d	file:
IVEC_TXINTB	./escc.c	200;"	d	file:
Incr	./fmopl.h	/^	UINT32 Incr;	\/* frequency step  :                   *\/$/;"	m	struct:fm_opl_slot
Index_Address	./cs4231a.c	/^    Index_Address,$/;"	e	enum:__anon200	file:
Index_Data	./cs4231a.c	/^    Index_Data,$/;"	e	enum:__anon200	file:
InformationBufferLength	./usb-net.c	/^    le32 InformationBufferLength;$/;"	m	struct:rndis_query_cmplt_type	file:
InformationBufferLength	./usb-net.c	/^    le32 InformationBufferLength;$/;"	m	struct:rndis_query_msg_type	file:
InformationBufferLength	./usb-net.c	/^    le32 InformationBufferLength;$/;"	m	struct:rndis_set_msg_type	file:
InformationBufferOffset	./usb-net.c	/^    le32 InformationBufferOffset;$/;"	m	struct:rndis_query_cmplt_type	file:
InformationBufferOffset	./usb-net.c	/^    le32 InformationBufferOffset;$/;"	m	struct:rndis_query_msg_type	file:
InformationBufferOffset	./usb-net.c	/^    le32 InformationBufferOffset;$/;"	m	struct:rndis_set_msg_type	file:
InsertNode	./ftl_buffer.c	/^void InsertNode(int type, int64_t sector_nb, unsigned int length)$/;"	f
InterfaceOutRequest	./usb.h	87;"	d
InterfaceRequest	./usb.h	85;"	d
Interface_Configuration	./cs4231a.c	/^    Interface_Configuration,$/;"	e	enum:__anon201	file:
IntrMask	./rtl8139.c	/^    IntrMask = 0x3C,$/;"	e	enum:RTL8139_registers	file:
IntrMask	./rtl8139.c	/^    uint16_t IntrMask;$/;"	m	struct:RTL8139State	file:
IntrMitigate	./rtl8139.c	/^    IntrMitigate    = 0xE2,    \/* rx\/tx interrupt mitigation control *\/$/;"	e	enum:RTL8139_registers	file:
IntrStatus	./rtl8139.c	/^    IntrStatus = 0x3E,$/;"	e	enum:RTL8139_registers	file:
IntrStatus	./rtl8139.c	/^    uint16_t IntrStatus;$/;"	m	struct:RTL8139State	file:
IntrStatusBits	./rtl8139.c	/^enum IntrStatusBits {$/;"	g	file:
JAZZ_MAGNUM	./mips_jazz.c	/^    JAZZ_MAGNUM,$/;"	e	enum:jazz_model_e	file:
JAZZ_PICA61	./mips_jazz.c	/^    JAZZ_PICA61,$/;"	e	enum:jazz_model_e	file:
Jumper_2xB	./gustate.h	84;"	d
KBDState	./adb.c	/^typedef struct KBDState {$/;"	s	file:
KBDState	./adb.c	/^} KBDState;$/;"	t	typeref:struct:KBDState	file:
KBDState	./pckbd.c	/^typedef struct KBDState {$/;"	s	file:
KBDState	./pckbd.c	/^} KBDState;$/;"	t	typeref:struct:KBDState	file:
KBD_CCMD_DISABLE_A20	./pckbd.c	51;"	d	file:
KBD_CCMD_ENABLE_A20	./pckbd.c	52;"	d	file:
KBD_CCMD_GET_VERSION	./pckbd.c	36;"	d	file:
KBD_CCMD_KBD_DISABLE	./pckbd.c	42;"	d	file:
KBD_CCMD_KBD_ENABLE	./pckbd.c	43;"	d	file:
KBD_CCMD_KBD_TEST	./pckbd.c	41;"	d	file:
KBD_CCMD_MOUSE_DISABLE	./pckbd.c	37;"	d	file:
KBD_CCMD_MOUSE_ENABLE	./pckbd.c	38;"	d	file:
KBD_CCMD_READ_INPORT	./pckbd.c	44;"	d	file:
KBD_CCMD_READ_MODE	./pckbd.c	34;"	d	file:
KBD_CCMD_READ_OUTPORT	./pckbd.c	45;"	d	file:
KBD_CCMD_RESET	./pckbd.c	53;"	d	file:
KBD_CCMD_SELF_TEST	./pckbd.c	40;"	d	file:
KBD_CCMD_TEST_MOUSE	./pckbd.c	39;"	d	file:
KBD_CCMD_WRITE_AUX_OBUF	./pckbd.c	48;"	d	file:
KBD_CCMD_WRITE_MODE	./pckbd.c	35;"	d	file:
KBD_CCMD_WRITE_MOUSE	./pckbd.c	50;"	d	file:
KBD_CCMD_WRITE_OBUF	./pckbd.c	47;"	d	file:
KBD_CCMD_WRITE_OUTPORT	./pckbd.c	46;"	d	file:
KBD_CMD_ECHO	./pckbd.c	57;"	d	file:
KBD_CMD_ECHO	./ps2.c	36;"	d	file:
KBD_CMD_ENABLE	./pckbd.c	60;"	d	file:
KBD_CMD_ENABLE	./ps2.c	40;"	d	file:
KBD_CMD_GET_ID	./pckbd.c	58;"	d	file:
KBD_CMD_GET_ID	./ps2.c	38;"	d	file:
KBD_CMD_RESET	./pckbd.c	63;"	d	file:
KBD_CMD_RESET	./ps2.c	43;"	d	file:
KBD_CMD_RESET_DISABLE	./pckbd.c	61;"	d	file:
KBD_CMD_RESET_DISABLE	./ps2.c	41;"	d	file:
KBD_CMD_RESET_ENABLE	./pckbd.c	62;"	d	file:
KBD_CMD_RESET_ENABLE	./ps2.c	42;"	d	file:
KBD_CMD_SCANCODE	./ps2.c	37;"	d	file:
KBD_CMD_SET_LEDS	./pckbd.c	56;"	d	file:
KBD_CMD_SET_LEDS	./ps2.c	35;"	d	file:
KBD_CMD_SET_RATE	./pckbd.c	59;"	d	file:
KBD_CMD_SET_RATE	./ps2.c	39;"	d	file:
KBD_DATA	./syborg_keyboard.c	/^    KBD_DATA        = 1,$/;"	e	enum:__anon427	file:
KBD_DPRINTF	./escc.c	73;"	d	file:
KBD_DPRINTF	./escc.c	76;"	d	file:
KBD_FIFO_COUNT	./syborg_keyboard.c	/^    KBD_FIFO_COUNT  = 2,$/;"	e	enum:__anon427	file:
KBD_FIFO_SIZE	./syborg_keyboard.c	/^    KBD_FIFO_SIZE   = 4$/;"	e	enum:__anon427	file:
KBD_ID	./syborg_keyboard.c	/^    KBD_ID          = 0,$/;"	e	enum:__anon427	file:
KBD_INT_ENABLE	./syborg_keyboard.c	/^    KBD_INT_ENABLE  = 3,$/;"	e	enum:__anon427	file:
KBD_MODE_DISABLE_KBD	./pckbd.c	85;"	d	file:
KBD_MODE_DISABLE_MOUSE	./pckbd.c	86;"	d	file:
KBD_MODE_KBD_INT	./pckbd.c	81;"	d	file:
KBD_MODE_KCC	./pckbd.c	87;"	d	file:
KBD_MODE_MOUSE_INT	./pckbd.c	82;"	d	file:
KBD_MODE_NO_KEYLOCK	./pckbd.c	84;"	d	file:
KBD_MODE_RFU	./pckbd.c	88;"	d	file:
KBD_MODE_SYS	./pckbd.c	83;"	d	file:
KBD_PENDING_AUX	./pckbd.c	113;"	d	file:
KBD_PENDING_KBD	./pckbd.c	112;"	d	file:
KBD_REPLY_ACK	./pckbd.c	67;"	d	file:
KBD_REPLY_ACK	./ps2.c	48;"	d	file:
KBD_REPLY_ID	./ps2.c	47;"	d	file:
KBD_REPLY_POR	./pckbd.c	66;"	d	file:
KBD_REPLY_POR	./ps2.c	46;"	d	file:
KBD_REPLY_RESEND	./pckbd.c	68;"	d	file:
KBD_REPLY_RESEND	./ps2.c	49;"	d	file:
KBD_STAT_CMD	./pckbd.c	74;"	d	file:
KBD_STAT_GTO	./pckbd.c	77;"	d	file:
KBD_STAT_IBF	./pckbd.c	72;"	d	file:
KBD_STAT_MOUSE_OBF	./pckbd.c	76;"	d	file:
KBD_STAT_OBF	./pckbd.c	71;"	d	file:
KBD_STAT_PERR	./pckbd.c	78;"	d	file:
KBD_STAT_SELFTEST	./pckbd.c	73;"	d	file:
KBD_STAT_UNLOCKED	./pckbd.c	75;"	d	file:
KERNEL_ARGS_ADDR	./arm_boot.c	14;"	d	file:
KERNEL_LOAD_ADDR	./an5206.c	15;"	d	file:
KERNEL_LOAD_ADDR	./arm_boot.c	15;"	d	file:
KERNEL_LOAD_ADDR	./dummy_m68k.c	13;"	d	file:
KERNEL_LOAD_ADDR	./ppc405_boards.c	37;"	d	file:
KERNEL_LOAD_ADDR	./ppc_mac.h	38;"	d
KERNEL_LOAD_ADDR	./ppc_prep.c	46;"	d	file:
KERNEL_LOAD_ADDR	./sun4m.c	77;"	d	file:
KERNEL_LOAD_ADDR	./sun4u.c	45;"	d	file:
KEY	./r2d.c	/^    PCI_INTD, CF_IDE, CF_CD, PCI_INTC, SM501, KEY, RTC_A, RTC_T,$/;"	e	enum:r2d_fpga_irq	file:
KEYCODE_DOWN	./musicpal.c	1431;"	d	file:
KEYCODE_ENTER	./musicpal.c	1425;"	d	file:
KEYCODE_EXTENDED	./musicpal.c	1429;"	d	file:
KEYCODE_F	./musicpal.c	1426;"	d	file:
KEYCODE_LEFT	./musicpal.c	1432;"	d	file:
KEYCODE_M	./musicpal.c	1427;"	d	file:
KEYCODE_RIGHT	./musicpal.c	1433;"	d	file:
KEYCODE_TAB	./musicpal.c	1424;"	d	file:
KEYCODE_UP	./musicpal.c	1430;"	d	file:
KEY_CODE	./musicpal.c	1422;"	d	file:
KEY_DEVICE	./mac_dbdma.c	131;"	d	file:
KEY_MASK	./mac_dbdma.c	123;"	d	file:
KEY_REGS	./mac_dbdma.c	129;"	d	file:
KEY_RELEASED	./musicpal.c	1421;"	d	file:
KEY_STREAM0	./mac_dbdma.c	124;"	d	file:
KEY_STREAM1	./mac_dbdma.c	125;"	d	file:
KEY_STREAM2	./mac_dbdma.c	126;"	d	file:
KEY_STREAM3	./mac_dbdma.c	127;"	d	file:
KEY_STREAM4	./mac_dbdma.c	128;"	d	file:
KEY_SYSTEM	./mac_dbdma.c	130;"	d	file:
KPAS	./pxa2xx_keypad.c	22;"	d	file:
KPASMKP0	./pxa2xx_keypad.c	23;"	d	file:
KPASMKP1	./pxa2xx_keypad.c	25;"	d	file:
KPASMKP2	./pxa2xx_keypad.c	27;"	d	file:
KPASMKP3	./pxa2xx_keypad.c	29;"	d	file:
KPASMKPx_MKC	./pxa2xx_keypad.c	77;"	d	file:
KPASMKPx_SO	./pxa2xx_keypad.c	74;"	d	file:
KPAS_SO	./pxa2xx_keypad.c	73;"	d	file:
KPC	./pxa2xx_keypad.c	18;"	d	file:
KPC_AS	./pxa2xx_keypad.c	35;"	d	file:
KPC_ASACT	./pxa2xx_keypad.c	36;"	d	file:
KPC_DE	./pxa2xx_keypad.c	54;"	d	file:
KPC_DI	./pxa2xx_keypad.c	50;"	d	file:
KPC_DIE	./pxa2xx_keypad.c	55;"	d	file:
KPC_DK_DEB_SEL	./pxa2xx_keypad.c	49;"	d	file:
KPC_IMKP	./pxa2xx_keypad.c	38;"	d	file:
KPC_ME	./pxa2xx_keypad.c	47;"	d	file:
KPC_MI	./pxa2xx_keypad.c	37;"	d	file:
KPC_MIE	./pxa2xx_keypad.c	48;"	d	file:
KPC_MS0	./pxa2xx_keypad.c	46;"	d	file:
KPC_MS1	./pxa2xx_keypad.c	45;"	d	file:
KPC_MS2	./pxa2xx_keypad.c	44;"	d	file:
KPC_MS3	./pxa2xx_keypad.c	43;"	d	file:
KPC_MS4	./pxa2xx_keypad.c	42;"	d	file:
KPC_MS5	./pxa2xx_keypad.c	41;"	d	file:
KPC_MS6	./pxa2xx_keypad.c	40;"	d	file:
KPC_MS7	./pxa2xx_keypad.c	39;"	d	file:
KPC_REE0	./pxa2xx_keypad.c	53;"	d	file:
KPC_REE1	./pxa2xx_keypad.c	52;"	d	file:
KPC_RE_ZERO_DEB	./pxa2xx_keypad.c	51;"	d	file:
KPDK	./pxa2xx_keypad.c	19;"	d	file:
KPDK_DK0	./pxa2xx_keypad.c	65;"	d	file:
KPDK_DK1	./pxa2xx_keypad.c	64;"	d	file:
KPDK_DK2	./pxa2xx_keypad.c	63;"	d	file:
KPDK_DK3	./pxa2xx_keypad.c	62;"	d	file:
KPDK_DK4	./pxa2xx_keypad.c	61;"	d	file:
KPDK_DK5	./pxa2xx_keypad.c	60;"	d	file:
KPDK_DK6	./pxa2xx_keypad.c	59;"	d	file:
KPDK_DK7	./pxa2xx_keypad.c	58;"	d	file:
KPDK_DKP	./pxa2xx_keypad.c	57;"	d	file:
KPKDI	./pxa2xx_keypad.c	31;"	d	file:
KPMK	./pxa2xx_keypad.c	21;"	d	file:
KPMK_MKP	./pxa2xx_keypad.c	72;"	d	file:
KPREC	./pxa2xx_keypad.c	20;"	d	file:
KPREC_OF0	./pxa2xx_keypad.c	69;"	d	file:
KPREC_OF1	./pxa2xx_keypad.c	67;"	d	file:
KPREC_UF0	./pxa2xx_keypad.c	70;"	d	file:
KPREC_UF1	./pxa2xx_keypad.c	68;"	d	file:
KSL_TABLE	./fmopl.c	/^static const UINT32 KSL_TABLE[8*16]=$/;"	v	file:
KSR	./fmopl.h	/^	UINT8  KSR;		\/* key scale rate  :(shift down bit)   *\/$/;"	m	struct:fm_opl_slot
KiB	./eepro100.c	55;"	d	file:
L2CAP_CFG_ACC	./bt-l2cap.c	58;"	d	file:
L2CAP_CFG_INIT	./bt-l2cap.c	57;"	d	file:
L2CAP_CID_ALLOC	./bt.h	/^    L2CAP_CID_ALLOC	= 0x0040,$/;"	e	enum:bt_l2cap_cid_predef
L2CAP_CID_GROUP	./bt.h	/^    L2CAP_CID_GROUP	= 0x0002,$/;"	e	enum:bt_l2cap_cid_predef
L2CAP_CID_INVALID	./bt.h	/^    L2CAP_CID_INVALID	= 0x0000,$/;"	e	enum:bt_l2cap_cid_predef
L2CAP_CID_MAX	./bt-l2cap.c	24;"	d	file:
L2CAP_CID_SIGNALLING	./bt.h	/^    L2CAP_CID_SIGNALLING= 0x0001,$/;"	e	enum:bt_l2cap_cid_predef
L2CAP_CMD_HDR_SIZE	./bt.h	1729;"	d
L2CAP_CMD_REJ_CID_SIZE	./bt.h	1740;"	d
L2CAP_CMD_REJ_SIZE	./bt.h	1734;"	d
L2CAP_COMMAND_REJ	./bt.h	/^    L2CAP_COMMAND_REJ	= 1,$/;"	e	enum:bt_l2cap_cmd
L2CAP_CONF_FLUSH_TO	./bt.h	/^    L2CAP_CONF_FLUSH_TO,$/;"	e	enum:bt_l2cap_conf_val
L2CAP_CONF_MTU	./bt.h	/^    L2CAP_CONF_MTU	= 1,$/;"	e	enum:bt_l2cap_conf_val
L2CAP_CONF_OPT_QOS_SIZE	./bt.h	1825;"	d
L2CAP_CONF_OPT_SIZE	./bt.h	1806;"	d
L2CAP_CONF_QOS	./bt.h	/^    L2CAP_CONF_QOS,$/;"	e	enum:bt_l2cap_conf_val
L2CAP_CONF_QOS_BEST_EFFORT	./bt.h	/^    L2CAP_CONF_QOS_BEST_EFFORT,$/;"	e	enum:bt_l2cap_conf_opt_qos_st
L2CAP_CONF_QOS_GUARANTEED	./bt.h	/^    L2CAP_CONF_QOS_GUARANTEED,$/;"	e	enum:bt_l2cap_conf_opt_qos_st
L2CAP_CONF_QOS_NO_TRAFFIC	./bt.h	/^    L2CAP_CONF_QOS_NO_TRAFFIC = 0x00,$/;"	e	enum:bt_l2cap_conf_opt_qos_st
L2CAP_CONF_QOS_WILDCARD	./bt.h	1833;"	d
L2CAP_CONF_REJECT	./bt.h	/^    L2CAP_CONF_REJECT,$/;"	e	enum:bt_l2cap_conf_res
L2CAP_CONF_REQ	./bt.h	/^    L2CAP_CONF_REQ,$/;"	e	enum:bt_l2cap_cmd
L2CAP_CONF_REQ_SIZE	./bt.h	1784;"	d
L2CAP_CONF_RFC	./bt.h	/^    L2CAP_CONF_RFC,$/;"	e	enum:bt_l2cap_conf_val
L2CAP_CONF_RFC_MODE	./bt.h	/^    L2CAP_CONF_RFC_MODE	= L2CAP_CONF_RFC,$/;"	e	enum:bt_l2cap_conf_val
L2CAP_CONF_RSP	./bt.h	/^    L2CAP_CONF_RSP,$/;"	e	enum:bt_l2cap_cmd
L2CAP_CONF_RSP_SIZE	./bt.h	1792;"	d
L2CAP_CONF_SUCCESS	./bt.h	/^    L2CAP_CONF_SUCCESS	= 0,$/;"	e	enum:bt_l2cap_conf_res
L2CAP_CONF_UNACCEPT	./bt.h	/^    L2CAP_CONF_UNACCEPT,$/;"	e	enum:bt_l2cap_conf_res
L2CAP_CONF_UNKNOWN	./bt.h	/^    L2CAP_CONF_UNKNOWN,$/;"	e	enum:bt_l2cap_conf_res
L2CAP_CONN_REQ	./bt.h	/^    L2CAP_CONN_REQ,$/;"	e	enum:bt_l2cap_cmd
L2CAP_CONN_REQ_SIZE	./bt.h	1753;"	d
L2CAP_CONN_RSP	./bt.h	/^    L2CAP_CONN_RSP,$/;"	e	enum:bt_l2cap_cmd
L2CAP_CONN_RSP_SIZE	./bt.h	1761;"	d
L2CAP_CR_BAD_PSM	./bt.h	/^    L2CAP_CR_BAD_PSM,$/;"	e	enum:bt_l2cap_conn_res
L2CAP_CR_NO_MEM	./bt.h	/^    L2CAP_CR_NO_MEM,$/;"	e	enum:bt_l2cap_conn_res
L2CAP_CR_PEND	./bt.h	/^    L2CAP_CR_PEND,$/;"	e	enum:bt_l2cap_conn_res
L2CAP_CR_SEC_BLOCK	./bt.h	/^    L2CAP_CR_SEC_BLOCK,$/;"	e	enum:bt_l2cap_conn_res
L2CAP_CR_SUCCESS	./bt.h	/^    L2CAP_CR_SUCCESS	= 0,$/;"	e	enum:bt_l2cap_conn_res
L2CAP_CS_AUTHEN_PEND	./bt.h	/^    L2CAP_CS_AUTHEN_PEND,$/;"	e	enum:bt_l2cap_conn_stat
L2CAP_CS_AUTHOR_PEND	./bt.h	/^    L2CAP_CS_AUTHOR_PEND,$/;"	e	enum:bt_l2cap_conn_stat
L2CAP_CS_NO_INFO	./bt.h	/^    L2CAP_CS_NO_INFO	= 0,$/;"	e	enum:bt_l2cap_conn_stat
L2CAP_DISCONN_REQ	./bt.h	/^    L2CAP_DISCONN_REQ,$/;"	e	enum:bt_l2cap_cmd
L2CAP_DISCONN_REQ_SIZE	./bt.h	1845;"	d
L2CAP_DISCONN_RSP	./bt.h	/^    L2CAP_DISCONN_RSP,$/;"	e	enum:bt_l2cap_cmd
L2CAP_DISCONN_RSP_SIZE	./bt.h	1851;"	d
L2CAP_ECHO_REQ	./bt.h	/^    L2CAP_ECHO_REQ,$/;"	e	enum:bt_l2cap_cmd
L2CAP_ECHO_RSP	./bt.h	/^    L2CAP_ECHO_RSP,$/;"	e	enum:bt_l2cap_cmd
L2CAP_HDR_SIZE	./bt.h	1722;"	d
L2CAP_INFO_REQ	./bt.h	/^    L2CAP_INFO_REQ,$/;"	e	enum:bt_l2cap_cmd
L2CAP_INFO_REQ_SIZE	./bt.h	1856;"	d
L2CAP_INFO_RSP	./bt.h	/^    L2CAP_INFO_RSP,$/;"	e	enum:bt_l2cap_cmd
L2CAP_INFO_RSP_SIZE	./bt.h	1863;"	d
L2CAP_IR_NOTSUPP	./bt.h	/^    L2CAP_IR_NOTSUPP,$/;"	e	enum:bt_l2cap_info_result
L2CAP_IR_SUCCESS	./bt.h	/^    L2CAP_IR_SUCCESS	= 0,$/;"	e	enum:bt_l2cap_info_result
L2CAP_IT_CL_MTU	./bt.h	/^    L2CAP_IT_CL_MTU	= 1,$/;"	e	enum:bt_l2cap_info_type
L2CAP_IT_FEAT_MASK	./bt.h	/^    L2CAP_IT_FEAT_MASK,$/;"	e	enum:bt_l2cap_info_type
L2CAP_LM_AUTH	./bt.h	/^    L2CAP_LM_AUTH	= 1 << 1,$/;"	e	enum:bt_l2cap_lm_bits
L2CAP_LM_ENCRYPT	./bt.h	/^    L2CAP_LM_ENCRYPT	= 1 << 2,$/;"	e	enum:bt_l2cap_lm_bits
L2CAP_LM_MASTER	./bt.h	/^    L2CAP_LM_MASTER	= 1 << 0,$/;"	e	enum:bt_l2cap_lm_bits
L2CAP_LM_RELIABLE	./bt.h	/^    L2CAP_LM_RELIABLE	= 1 << 4,$/;"	e	enum:bt_l2cap_lm_bits
L2CAP_LM_SECURE	./bt.h	/^    L2CAP_LM_SECURE	= 1 << 5,$/;"	e	enum:bt_l2cap_lm_bits
L2CAP_LM_TRUSTED	./bt.h	/^    L2CAP_LM_TRUSTED	= 1 << 3,$/;"	e	enum:bt_l2cap_lm_bits
L2CAP_MODE_BASIC	./bt.h	/^    L2CAP_MODE_BASIC	= 0,$/;"	e	enum:bt_l2cap_mode
L2CAP_MODE_FLOWCTL	./bt.h	/^    L2CAP_MODE_FLOWCTL	= 2,$/;"	e	enum:bt_l2cap_mode
L2CAP_MODE_RETRANS	./bt.h	/^    L2CAP_MODE_RETRANS	= 1,$/;"	e	enum:bt_l2cap_mode
L2CAP_REJ_CID_INVAL	./bt.h	/^    L2CAP_REJ_CID_INVAL,$/;"	e	enum:bt_l2cap_rej_reason
L2CAP_REJ_CMD_NOT_UNDERSTOOD	./bt.h	/^    L2CAP_REJ_CMD_NOT_UNDERSTOOD = 0,$/;"	e	enum:bt_l2cap_rej_reason
L2CAP_REJ_SIG_TOOBIG	./bt.h	/^    L2CAP_REJ_SIG_TOOBIG,$/;"	e	enum:bt_l2cap_rej_reason
L2CAP_SAR_CONT	./bt.h	/^    L2CAP_SAR_CONT,$/;"	e	enum:bt_l2cap_sar_bits
L2CAP_SAR_END	./bt.h	/^    L2CAP_SAR_END,$/;"	e	enum:bt_l2cap_sar_bits
L2CAP_SAR_NO_SEG	./bt.h	/^    L2CAP_SAR_NO_SEG	= 0,$/;"	e	enum:bt_l2cap_sar_bits
L2CAP_SAR_START	./bt.h	/^    L2CAP_SAR_START,$/;"	e	enum:bt_l2cap_sar_bits
L2CAP_UUID	./bt.h	/^    L2CAP_UUID		= 0x0100,$/;"	e	enum:sdp_proto_uuid
L4TA	./omap2.c	2355;"	d	file:
L4TAO	./omap2.c	2356;"	d	file:
L4_PAGES	./omap2.c	2289;"	d	file:
LAN_ACCESS_PROFILE_ID	./bt.h	1990;"	d
LAN_ACCESS_SVCLASS_ID	./bt.h	/^    LAN_ACCESS_SVCLASS_ID		= 0x1102,$/;"	e	enum:service_class_id
LAST	./bt-sdp.c	767;"	d	file:
LAST_FRAME_INTR	./omap_dma.c	129;"	d	file:
LAST_INDEX	./ac97.c	/^    LAST_INDEX$/;"	e	enum:__anon4	file:
LATENCY_OP	./common.h	116;"	d
LCCR0	./pxa2xx_lcd.c	78;"	d	file:
LCCR0_BSM0	./pxa2xx_lcd.c	131;"	d	file:
LCCR0_CMDIM	./pxa2xx_lcd.c	135;"	d	file:
LCCR0_CMS	./pxa2xx_lcd.c	120;"	d	file:
LCCR0_DIS	./pxa2xx_lcd.c	128;"	d	file:
LCCR0_DPD	./pxa2xx_lcd.c	127;"	d	file:
LCCR0_ENB	./pxa2xx_lcd.c	119;"	d	file:
LCCR0_EOFM0	./pxa2xx_lcd.c	125;"	d	file:
LCCR0_IUM	./pxa2xx_lcd.c	124;"	d	file:
LCCR0_LCDT	./pxa2xx_lcd.c	133;"	d	file:
LCCR0_LDDALT	./pxa2xx_lcd.c	137;"	d	file:
LCCR0_LDM	./pxa2xx_lcd.c	122;"	d	file:
LCCR0_OUC	./pxa2xx_lcd.c	136;"	d	file:
LCCR0_OUM	./pxa2xx_lcd.c	132;"	d	file:
LCCR0_PAS	./pxa2xx_lcd.c	126;"	d	file:
LCCR0_PDD	./pxa2xx_lcd.c	130;"	d	file:
LCCR0_QDM	./pxa2xx_lcd.c	129;"	d	file:
LCCR0_RDSTM	./pxa2xx_lcd.c	134;"	d	file:
LCCR0_SDS	./pxa2xx_lcd.c	121;"	d	file:
LCCR0_SOFM0	./pxa2xx_lcd.c	123;"	d	file:
LCCR1	./pxa2xx_lcd.c	79;"	d	file:
LCCR1_PPL	./pxa2xx_lcd.c	138;"	d	file:
LCCR2	./pxa2xx_lcd.c	80;"	d	file:
LCCR2_LPP	./pxa2xx_lcd.c	139;"	d	file:
LCCR3	./pxa2xx_lcd.c	81;"	d	file:
LCCR3_API	./pxa2xx_lcd.c	140;"	d	file:
LCCR3_BPP	./pxa2xx_lcd.c	141;"	d	file:
LCCR3_PDFOR	./pxa2xx_lcd.c	142;"	d	file:
LCCR4	./pxa2xx_lcd.c	82;"	d	file:
LCCR4_K1	./pxa2xx_lcd.c	143;"	d	file:
LCCR4_K2	./pxa2xx_lcd.c	144;"	d	file:
LCCR4_K3	./pxa2xx_lcd.c	145;"	d	file:
LCCR4_PALFOR	./pxa2xx_lcd.c	146;"	d	file:
LCCR5	./pxa2xx_lcd.c	83;"	d	file:
LCCR5_BSM	./pxa2xx_lcd.c	149;"	d	file:
LCCR5_EOFM	./pxa2xx_lcd.c	148;"	d	file:
LCCR5_IUM	./pxa2xx_lcd.c	150;"	d	file:
LCCR5_SOFM	./pxa2xx_lcd.c	147;"	d	file:
LCDBSCNTR	./pxa2xx.c	478;"	d	file:
LCDTG_DUTYCTRL	./spitz.c	518;"	d	file:
LCDTG_GPOR3	./spitz.c	521;"	d	file:
LCDTG_PHACTRL	./spitz.c	517;"	d	file:
LCDTG_PICTRL	./spitz.c	522;"	d	file:
LCDTG_POLCTRL	./spitz.c	523;"	d	file:
LCDTG_POWERREG0	./spitz.c	519;"	d	file:
LCDTG_POWERREG1	./spitz.c	520;"	d	file:
LCDTG_RESCTL	./spitz.c	516;"	d	file:
LCD_REFRESH	./musicpal.c	852;"	d	file:
LCSR0	./pxa2xx_lcd.c	94;"	d	file:
LCSR0_ABC	./pxa2xx_lcd.c	159;"	d	file:
LCSR0_BER	./pxa2xx_lcd.c	158;"	d	file:
LCSR0_BERCH	./pxa2xx_lcd.c	169;"	d	file:
LCSR0_BS0	./pxa2xx_lcd.c	165;"	d	file:
LCSR0_CMDINT	./pxa2xx_lcd.c	168;"	d	file:
LCSR0_EOF0	./pxa2xx_lcd.c	164;"	d	file:
LCSR0_IU0	./pxa2xx_lcd.c	160;"	d	file:
LCSR0_IU1	./pxa2xx_lcd.c	161;"	d	file:
LCSR0_LDD	./pxa2xx_lcd.c	156;"	d	file:
LCSR0_OU	./pxa2xx_lcd.c	162;"	d	file:
LCSR0_QD	./pxa2xx_lcd.c	163;"	d	file:
LCSR0_RDST	./pxa2xx_lcd.c	167;"	d	file:
LCSR0_SINT	./pxa2xx_lcd.c	166;"	d	file:
LCSR0_SOF0	./pxa2xx_lcd.c	157;"	d	file:
LCSR1	./pxa2xx_lcd.c	93;"	d	file:
LCSR1_BS	./pxa2xx_lcd.c	172;"	d	file:
LCSR1_EOF	./pxa2xx_lcd.c	171;"	d	file:
LCSR1_IU	./pxa2xx_lcd.c	173;"	d	file:
LCSR1_SOF	./pxa2xx_lcd.c	170;"	d	file:
LDCMD_EOFINT	./pxa2xx_lcd.c	175;"	d	file:
LDCMD_LENGTH	./pxa2xx_lcd.c	174;"	d	file:
LDCMD_PAL	./pxa2xx_lcd.c	177;"	d	file:
LDCMD_SOFINT	./pxa2xx_lcd.c	176;"	d	file:
LENGTH_CHECK	./bt-hci.c	1490;"	d	file:
LIIDR	./pxa2xx_lcd.c	95;"	d	file:
LIMIT_TO_PERIODS	./slavio_timer.c	89;"	d	file:
LINK_KEY_REPLY_CP_SIZE	./bt.h	529;"	d
LINUX_LOAD_OFFSET	./r2d.c	41;"	d	file:
LIST	./bt-sdp.c	810;"	d	file:
LLID_ACLC	./bt.h	177;"	d
LLID_ACLU_CONT	./bt.h	175;"	d
LLID_ACLU_START	./bt.h	176;"	d
LM823KbdState	./lm832x.c	/^} LM823KbdState;$/;"	t	typeref:struct:__anon274	file:
LM823x_CMD_WRITE_PULL_DOWN	./lm832x.c	/^    LM823x_CMD_WRITE_PULL_DOWN	= 0x84, \/* Select GPIO pull-up\/down. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_PWM_START	./lm832x.c	/^    LM832x_CMD_PWM_START	= 0x96, \/* Start PWM engine. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_PWM_STOP	./lm832x.c	/^    LM832x_CMD_PWM_STOP		= 0x97, \/* Stop PWM engine. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_PWM_WRITE	./lm832x.c	/^    LM832x_CMD_PWM_WRITE	= 0x95, \/* Write PWM script. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_READ_CFG	./lm832x.c	/^    LM832x_CMD_READ_CFG		= 0x92, \/* Get configuration item. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_READ_CLOCK	./lm832x.c	/^    LM832x_CMD_READ_CLOCK	= 0x94, \/* Get clock config. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_READ_ERROR	./lm832x.c	/^    LM832x_CMD_READ_ERROR	= 0x8c, \/* Get error status. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_READ_FIFO	./lm832x.c	/^    LM832x_CMD_READ_FIFO	= 0x89, \/* Read byte from FIFO. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_READ_ID	./lm832x.c	/^    LM832x_CMD_READ_ID		= 0x80, \/* Read chip ID. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_READ_INT	./lm832x.c	/^    LM832x_CMD_READ_INT		= 0x82, \/* Get interrupt status. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_READ_KEY_SIZE	./lm832x.c	/^    LM832x_CMD_READ_KEY_SIZE	= 0x91, \/* Get keypad size. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_READ_PORT_SEL	./lm832x.c	/^    LM832x_CMD_READ_PORT_SEL	= 0x87, \/* Get GPIO in\/out. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_READ_PORT_STATE	./lm832x.c	/^    LM832x_CMD_READ_PORT_STATE	= 0x88, \/* Get GPIO pull-up\/down. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_READ_ROTATOR	./lm832x.c	/^    LM832x_CMD_READ_ROTATOR	= 0x8e, \/* Read rotator status. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_RESET	./lm832x.c	/^    LM832x_CMD_RESET		= 0x83, \/* Reset, same as external one *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_RPT_READ_FIFO	./lm832x.c	/^    LM832x_CMD_RPT_READ_FIFO	= 0x8a, \/* Read FIFO (no increment). *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_SET_ACTIVE	./lm832x.c	/^    LM832x_CMD_SET_ACTIVE	= 0x8b, \/* Set active time. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_SET_DEBOUNCE	./lm832x.c	/^    LM832x_CMD_SET_DEBOUNCE	= 0x8f, \/* Set debouncing time. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_SET_KEY_SIZE	./lm832x.c	/^    LM832x_CMD_SET_KEY_SIZE	= 0x90, \/* Set keypad size. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_WRITE_CFG	./lm832x.c	/^    LM832x_CMD_WRITE_CFG	= 0x81, \/* Set configuration item. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_WRITE_CLOCK	./lm832x.c	/^    LM832x_CMD_WRITE_CLOCK	= 0x93, \/* Set clock config. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_WRITE_PORT_SEL	./lm832x.c	/^    LM832x_CMD_WRITE_PORT_SEL	= 0x85, \/* Select GPIO in\/out. *\/$/;"	e	enum:__anon279	file:
LM832x_CMD_WRITE_PORT_STATE	./lm832x.c	/^    LM832x_CMD_WRITE_PORT_STATE	= 0x86, \/* Set GPIO pull-up\/down. *\/$/;"	e	enum:__anon279	file:
LM832x_MAX_KPX	./lm832x.c	157;"	d	file:
LM832x_MAX_KPY	./lm832x.c	158;"	d	file:
LMB_BRAM_SIZE	./petalogix_s3adsp1800_mmu.c	36;"	d	file:
LMP_3SLOT	./bt.h	/^    LMP_3SLOT		= 1 << 0,$/;"	e	enum:lmp_feature_bits0
LMP_5SLOT	./bt.h	/^    LMP_5SLOT		= 1 << 1,$/;"	e	enum:lmp_feature_bits0
LMP_ACCEPTED	./bt.h	/^    LMP_ACCEPTED		= 0x0003,$/;"	e	enum:lmp_pdu_type
LMP_ACCEPTED_EXT	./bt.h	/^    LMP_ACCEPTED_EXT		= 0x7f01,$/;"	e	enum:lmp_pdu_type
LMP_AFH_CAP_MST	./bt.h	/^    LMP_AFH_CAP_MST	= 1 << 3,$/;"	e	enum:lmp_feature_bits5
LMP_AFH_CAP_SLV	./bt.h	/^    LMP_AFH_CAP_SLV	= 1 << 3,$/;"	e	enum:lmp_feature_bits4
LMP_AFH_CLS_MST	./bt.h	/^    LMP_AFH_CLS_MST	= 1 << 4,$/;"	e	enum:lmp_feature_bits5
LMP_AFH_CLS_SLV	./bt.h	/^    LMP_AFH_CLS_SLV	= 1 << 4,$/;"	e	enum:lmp_feature_bits4
LMP_ALAW	./bt.h	/^    LMP_ALAW		= 1 << 7,$/;"	e	enum:lmp_feature_bits1
LMP_AUTO_RATE	./bt.h	/^    LMP_AUTO_RATE		= 0x0023,$/;"	e	enum:lmp_pdu_type
LMP_AU_RAND	./bt.h	/^    LMP_AU_RAND			= 0x000b,$/;"	e	enum:lmp_pdu_type
LMP_BCAST_ENC	./bt.h	/^    LMP_BCAST_ENC	= 1 << 7,$/;"	e	enum:lmp_feature_bits2
LMP_CHANNEL_CLASS	./bt.h	/^    LMP_CHANNEL_CLASS		= 0x7f11,$/;"	e	enum:lmp_pdu_type
LMP_CHANNEL_CLASS_REQ	./bt.h	/^    LMP_CHANNEL_CLASS_REQ	= 0x7f10,$/;"	e	enum:lmp_pdu_type
LMP_CLKOFFSET_REQ	./bt.h	/^    LMP_CLKOFFSET_REQ		= 0x0005,$/;"	e	enum:lmp_pdu_type
LMP_CLKOFFSET_RES	./bt.h	/^    LMP_CLKOFFSET_RES		= 0x0006,$/;"	e	enum:lmp_pdu_type
LMP_COMB_KEY	./bt.h	/^    LMP_COMB_KEY		= 0x0009,$/;"	e	enum:lmp_pdu_type
LMP_CRYPT_KEY_MASK_REQ	./bt.h	/^    LMP_CRYPT_KEY_MASK_REQ	= 0x003a,$/;"	e	enum:lmp_pdu_type
LMP_CRYPT_KEY_MASK_RES	./bt.h	/^    LMP_CRYPT_KEY_MASK_RES	= 0x003b,$/;"	e	enum:lmp_pdu_type
LMP_CRYPT_KEY_SIZE_REQ	./bt.h	/^    LMP_CRYPT_KEY_SIZE_REQ	= 0x0010,$/;"	e	enum:lmp_pdu_type
LMP_CRYPT_MODE_REQ	./bt.h	/^    LMP_CRYPT_MODE_REQ		= 0x000f,$/;"	e	enum:lmp_pdu_type
LMP_CVSD	./bt.h	/^    LMP_CVSD		= 1 << 0,$/;"	e	enum:lmp_feature_bits2
LMP_DECR_POWER_REQ	./bt.h	/^    LMP_DECR_POWER_REQ		= 0x0020,$/;"	e	enum:lmp_pdu_type
LMP_DETACH	./bt.h	/^    LMP_DETACH			= 0x0007,$/;"	e	enum:lmp_pdu_type
LMP_EDR_3SLOT	./bt.h	/^    LMP_EDR_3SLOT	= 1 << 7,$/;"	e	enum:lmp_feature_bits4
LMP_EDR_3S_ESCO	./bt.h	/^    LMP_EDR_3S_ESCO	= 1 << 7,$/;"	e	enum:lmp_feature_bits5
LMP_EDR_5SLOT	./bt.h	/^    LMP_EDR_5SLOT	= 1 << 0,$/;"	e	enum:lmp_feature_bits5
LMP_EDR_ACL_2M	./bt.h	/^    LMP_EDR_ACL_2M	= 1 << 1,$/;"	e	enum:lmp_feature_bits3
LMP_EDR_ACL_3M	./bt.h	/^    LMP_EDR_ACL_3M	= 1 << 2,$/;"	e	enum:lmp_feature_bits3
LMP_EDR_ESCO_2M	./bt.h	/^    LMP_EDR_ESCO_2M	= 1 << 5,$/;"	e	enum:lmp_feature_bits5
LMP_EDR_ESCO_3M	./bt.h	/^    LMP_EDR_ESCO_3M	= 1 << 6,$/;"	e	enum:lmp_feature_bits5
LMP_ENCRYPT	./bt.h	/^    LMP_ENCRYPT		= 1 << 2,$/;"	e	enum:lmp_feature_bits0
LMP_ENH_ISCAN	./bt.h	/^    LMP_ENH_ISCAN	= 1 << 3,$/;"	e	enum:lmp_feature_bits3
LMP_ESCO	./bt.h	/^    LMP_ESCO		= 1 << 7,$/;"	e	enum:lmp_feature_bits3
LMP_ESCO_LINK_REQ	./bt.h	/^    LMP_ESCO_LINK_REQ		= 0x7f0c,$/;"	e	enum:lmp_pdu_type
LMP_EV4	./bt.h	/^    LMP_EV4		= 1 << 0,$/;"	e	enum:lmp_feature_bits4
LMP_EV5	./bt.h	/^    LMP_EV5		= 1 << 1,$/;"	e	enum:lmp_feature_bits4
LMP_EXT_FEAT	./bt.h	/^    LMP_EXT_FEAT	= 1 << 7,$/;"	e	enum:lmp_feature_bits7
LMP_EXT_INQ	./bt.h	/^    LMP_EXT_INQ		= 1 << 0,$/;"	e	enum:lmp_feature_bits6
LMP_FEATURES_REQ	./bt.h	/^    LMP_FEATURES_REQ		= 0x0027,$/;"	e	enum:lmp_pdu_type
LMP_FEATURES_REQ_EXT	./bt.h	/^    LMP_FEATURES_REQ_EXT	= 0x7f03,$/;"	e	enum:lmp_pdu_type
LMP_FEATURES_RES	./bt.h	/^    LMP_FEATURES_RES		= 0x0028,$/;"	e	enum:lmp_pdu_type
LMP_FEATURES_RES_EXT	./bt.h	/^    LMP_FEATURES_RES_EXT	= 0x7f04,$/;"	e	enum:lmp_pdu_type
LMP_HOLD	./bt.h	/^    LMP_HOLD			= 0x0014,$/;"	e	enum:lmp_pdu_type
LMP_HOLD_MODE	./bt.h	/^    LMP_HOLD_MODE	= 1 << 6,$/;"	e	enum:lmp_feature_bits0
LMP_HOLD_REQ	./bt.h	/^    LMP_HOLD_REQ		= 0x0015,$/;"	e	enum:lmp_pdu_type
LMP_HOST_CONNECTION_REQ	./bt.h	/^    LMP_HOST_CONNECTION_REQ	= 0x0033,$/;"	e	enum:lmp_pdu_type
LMP_HV2	./bt.h	/^    LMP_HV2		= 1 << 4,$/;"	e	enum:lmp_feature_bits1
LMP_HV3	./bt.h	/^    LMP_HV3		= 1 << 5,$/;"	e	enum:lmp_feature_bits1
LMP_ILACE_ISCAN	./bt.h	/^    LMP_ILACE_ISCAN	= 1 << 4,$/;"	e	enum:lmp_feature_bits3
LMP_ILACE_PSCAN	./bt.h	/^    LMP_ILACE_PSCAN	= 1 << 5,$/;"	e	enum:lmp_feature_bits3
LMP_INCR_POWER_REQ	./bt.h	/^    LMP_INCR_POWER_REQ		= 0x001f,$/;"	e	enum:lmp_pdu_type
LMP_IN_RAND	./bt.h	/^    LMP_IN_RAND			= 0x0008,$/;"	e	enum:lmp_pdu_type
LMP_LMP_PARK_REQ	./bt.h	/^    LMP_LMP_PARK_REQ		= 0x0019,$/;"	e	enum:lmp_pdu_type
LMP_MAX_POWER	./bt.h	/^    LMP_MAX_POWER		= 0x0021,$/;"	e	enum:lmp_pdu_type
LMP_MAX_SLOT	./bt.h	/^    LMP_MAX_SLOT		= 0x002d,$/;"	e	enum:lmp_pdu_type
LMP_MAX_SLOT_REQ	./bt.h	/^    LMP_MAX_SLOT_REQ		= 0x002e,$/;"	e	enum:lmp_pdu_type
LMP_MIN_POWER	./bt.h	/^    LMP_MIN_POWER		= 0x0022,$/;"	e	enum:lmp_pdu_type
LMP_MODIFY_BEACON	./bt.h	/^    LMP_MODIFY_BEACON		= 0x001c,$/;"	e	enum:lmp_pdu_type
LMP_NAME_REQ	./bt.h	/^    LMP_NAME_REQ		= 0x0001,$/;"	e	enum:lmp_pdu_type
LMP_NAME_RES	./bt.h	/^    LMP_NAME_RES		= 0x0002,$/;"	e	enum:lmp_pdu_type
LMP_NOT_ACCEPTED	./bt.h	/^    LMP_NOT_ACCEPTED		= 0x0004,$/;"	e	enum:lmp_pdu_type
LMP_NOT_ACCEPTED_EXT	./bt.h	/^    LMP_NOT_ACCEPTED_EXT	= 0x7f02,$/;"	e	enum:lmp_pdu_type
LMP_PACKET_TYPE_TBL_REQ	./bt.h	/^    LMP_PACKET_TYPE_TBL_REQ	= 0x7f0b,$/;"	e	enum:lmp_pdu_type
LMP_PAGE_MODE_REQ	./bt.h	/^    LMP_PAGE_MODE_REQ		= 0x0035,$/;"	e	enum:lmp_pdu_type
LMP_PAGE_SCAN_MODE_REQ	./bt.h	/^    LMP_PAGE_SCAN_MODE_REQ	= 0x0036,$/;"	e	enum:lmp_pdu_type
LMP_PARK	./bt.h	/^    LMP_PARK		= 1 << 0,$/;"	e	enum:lmp_feature_bits1
LMP_PCONTROL	./bt.h	/^    LMP_PCONTROL	= 1 << 2,$/;"	e	enum:lmp_feature_bits2
LMP_PREFERRED_RATE	./bt.h	/^    LMP_PREFERRED_RATE		= 0x0024,$/;"	e	enum:lmp_pdu_type
LMP_PSCHEME	./bt.h	/^    LMP_PSCHEME		= 1 << 1,$/;"	e	enum:lmp_feature_bits2
LMP_QOS_REQ	./bt.h	/^    LMP_QOS_REQ			= 0x002a,$/;"	e	enum:lmp_pdu_type
LMP_QUALITY	./bt.h	/^    LMP_QUALITY		= 1 << 2,$/;"	e	enum:lmp_feature_bits1
LMP_QUALITY_OF_SERVICE	./bt.h	/^    LMP_QUALITY_OF_SERVICE	= 0x0029,$/;"	e	enum:lmp_pdu_type
LMP_RM_ESCO_LINK_REQ	./bt.h	/^    LMP_RM_ESCO_LINK_REQ	= 0x7f0d,$/;"	e	enum:lmp_pdu_type
LMP_RM_SCO_LINK_REQ	./bt.h	/^    LMP_RM_SCO_LINK_REQ		= 0x002b,$/;"	e	enum:lmp_pdu_type
LMP_RSSI	./bt.h	/^    LMP_RSSI		= 1 << 1,$/;"	e	enum:lmp_feature_bits1
LMP_RSSI_INQ	./bt.h	/^    LMP_RSSI_INQ	= 1 << 6,$/;"	e	enum:lmp_feature_bits3
LMP_RSWITCH	./bt.h	/^    LMP_RSWITCH		= 1 << 5,$/;"	e	enum:lmp_feature_bits0
LMP_SCO	./bt.h	/^    LMP_SCO		= 1 << 3,$/;"	e	enum:lmp_feature_bits1
LMP_SCO_LINK_REQ	./bt.h	/^    LMP_SCO_LINK_REQ		= 0x002c,$/;"	e	enum:lmp_pdu_type
LMP_SETUP_COMPLETE	./bt.h	/^    LMP_SETUP_COMPLETE		= 0x0031,$/;"	e	enum:lmp_pdu_type
LMP_SET_AFH	./bt.h	/^    LMP_SET_AFH			= 0x003c,$/;"	e	enum:lmp_pdu_type
LMP_SET_BCAST_SCAN_WND	./bt.h	/^    LMP_SET_BCAST_SCAN_WND	= 0x001b,$/;"	e	enum:lmp_pdu_type
LMP_SLOT_OFFSET	./bt.h	/^    LMP_SLOT_OFFSET		= 0x0034,$/;"	e	enum:lmp_pdu_type
LMP_SNIFF_MODE	./bt.h	/^    LMP_SNIFF_MODE	= 1 << 7,$/;"	e	enum:lmp_feature_bits0
LMP_SNIFF_REQ	./bt.h	/^    LMP_SNIFF_REQ		= 0x0017,$/;"	e	enum:lmp_pdu_type
LMP_SNIFF_SUBR	./bt.h	/^    LMP_SNIFF_SUBR	= 1 << 1,$/;"	e	enum:lmp_feature_bits5
LMP_SOFFSET	./bt.h	/^    LMP_SOFFSET		= 1 << 3,$/;"	e	enum:lmp_feature_bits0
LMP_SRES	./bt.h	/^    LMP_SRES			= 0x000c,$/;"	e	enum:lmp_pdu_type
LMP_START_ENCRYPT_REQ	./bt.h	/^    LMP_START_ENCRYPT_REQ	= 0x0011,$/;"	e	enum:lmp_pdu_type
LMP_STOP_ENCRYPT_REQ	./bt.h	/^    LMP_STOP_ENCRYPT_REQ	= 0x0012,$/;"	e	enum:lmp_pdu_type
LMP_SUPERVISION_TIMEOUT	./bt.h	/^    LMP_SUPERVISION_TIMEOUT	= 0x0037,$/;"	e	enum:lmp_pdu_type
LMP_SWITCH_REQ	./bt.h	/^    LMP_SWITCH_REQ		= 0x0013,$/;"	e	enum:lmp_pdu_type
LMP_TACCURACY	./bt.h	/^    LMP_TACCURACY	= 1 << 4,$/;"	e	enum:lmp_feature_bits0
LMP_TEMP_KEY	./bt.h	/^    LMP_TEMP_KEY		= 0x000e,$/;"	e	enum:lmp_pdu_type
LMP_TEMP_RAND	./bt.h	/^    LMP_TEMP_RAND		= 0x000d,$/;"	e	enum:lmp_pdu_type
LMP_TEST_ACTIVATE	./bt.h	/^    LMP_TEST_ACTIVATE		= 0x0038,$/;"	e	enum:lmp_pdu_type
LMP_TEST_CONTROL	./bt.h	/^    LMP_TEST_CONTROL		= 0x0039,$/;"	e	enum:lmp_pdu_type
LMP_TIMING_ACCURACY_REQ	./bt.h	/^    LMP_TIMING_ACCURACY_REQ	= 0x002f,$/;"	e	enum:lmp_pdu_type
LMP_TIMING_ACCURACY_RES	./bt.h	/^    LMP_TIMING_ACCURACY_RES	= 0x0030,$/;"	e	enum:lmp_pdu_type
LMP_TRSP_SCO	./bt.h	/^    LMP_TRSP_SCO	= 1 << 3,$/;"	e	enum:lmp_feature_bits2
LMP_ULAW	./bt.h	/^    LMP_ULAW		= 1 << 6,$/;"	e	enum:lmp_feature_bits1
LMP_UNIT_KEY	./bt.h	/^    LMP_UNIT_KEY		= 0x000a,$/;"	e	enum:lmp_pdu_type
LMP_UNPARK_BD_ADDR_REQ	./bt.h	/^    LMP_UNPARK_BD_ADDR_REQ	= 0x001d,$/;"	e	enum:lmp_pdu_type
LMP_UNPARK_PM_ADDR_REQ	./bt.h	/^    LMP_UNPARK_PM_ADDR_REQ	= 0x001e,$/;"	e	enum:lmp_pdu_type
LMP_UNSNIFF_REQ	./bt.h	/^    LMP_UNSNIFF_REQ		= 0x0018,$/;"	e	enum:lmp_pdu_type
LMP_USE_SEMIPERM_KEY	./bt.h	/^    LMP_USE_SEMIPERM_KEY	= 0x0032,$/;"	e	enum:lmp_pdu_type
LMP_VERSION_REQ	./bt.h	/^    LMP_VERSION_REQ		= 0x0025,$/;"	e	enum:lmp_pdu_type
LMP_VERSION_RES	./bt.h	/^    LMP_VERSION_RES		= 0x0026,$/;"	e	enum:lmp_pdu_type
LNC_POLYNOMIAL	./pcnet.c	584;"	d	file:
LNC_POLYNOMIAL	./pcnet.c	596;"	d	file:
LOAD_UNLOAD	./scsi-generic.c	49;"	d	file:
LOAD_WORD	./mac_dbdma.c	117;"	d	file:
LOCK_UNLOCK_FAILED	./sd.h	39;"	d
LOCK_VALUE	./arm_sysctl.c	16;"	d	file:
LOG	./fmopl.c	242;"	d	file:
LOG2_STATUS_INTERVAL_MSEC	./usb-net.c	91;"	d	file:
LOG_ERR	./fmopl.c	234;"	d	file:
LOG_INF	./fmopl.c	236;"	d	file:
LOG_IRQ	./ppc.c	35;"	d	file:
LOG_IRQ	./ppc.c	37;"	d	file:
LOG_LEVEL	./fmopl.c	239;"	d	file:
LOG_RAND_BLOCK_NB	./vssim_config_manager.c	/^int LOG_RAND_BLOCK_NB;$/;"	v
LOG_SEQ_BLOCK_NB	./vssim_config_manager.c	/^int LOG_SEQ_BLOCK_NB;$/;"	v
LOG_TB	./ppc.c	42;"	d	file:
LOG_TB	./ppc.c	44;"	d	file:
LOG_UIC	./ppc4xx_devs.c	36;"	d	file:
LOG_UIC	./ppc4xx_devs.c	38;"	d	file:
LOG_WAR	./fmopl.c	235;"	d	file:
LOOKUP_CACHE	./ftl_cache.c	/^cache_idx_entry* LOOKUP_CACHE(uint32_t map_index, uint32_t map_type)$/;"	f
LOOKUP_IO_REQUEST	./ftl_perf_manager.c	/^io_request* LOOKUP_IO_REQUEST(int request_nb, int type)$/;"	f
LOOKUP_MAP_DATA_ENTRY	./ftl_cache.c	/^map_data* LOOKUP_MAP_DATA_ENTRY(uint32_t page_nb)$/;"	f
LP_OPTIONS	./nand.c	163;"	d	file:
LP_OPTIONS16	./nand.c	164;"	d	file:
LSB	./pl110_template.h	236;"	d
LSB	./pl110_template.h	266;"	d
LSB	./pl110_template.h	279;"	d
LSB	./pl110_template.h	296;"	d
LSIState	./lsi53c895a.c	/^} LSIState;$/;"	t	typeref:struct:__anon281	file:
LSI_BUF_SIZE	./lsi53c895a.c	848;"	d	file:
LSI_CCNTL0_DILS	./lsi53c895a.c	143;"	d	file:
LSI_CCNTL0_DISFC	./lsi53c895a.c	144;"	d	file:
LSI_CCNTL0_ENNDJ	./lsi53c895a.c	145;"	d	file:
LSI_CCNTL0_ENPMJ	./lsi53c895a.c	147;"	d	file:
LSI_CCNTL0_PMJCTL	./lsi53c895a.c	146;"	d	file:
LSI_CCNTL1_40BIT	./lsi53c895a.c	155;"	d	file:
LSI_CCNTL1_64TIMOD	./lsi53c895a.c	151;"	d	file:
LSI_CCNTL1_DDAC	./lsi53c895a.c	152;"	d	file:
LSI_CCNTL1_EN64DBMV	./lsi53c895a.c	149;"	d	file:
LSI_CCNTL1_EN64TIBMV	./lsi53c895a.c	150;"	d	file:
LSI_CCNTL1_ZMOD	./lsi53c895a.c	153;"	d	file:
LSI_CTEST2_CIO	./lsi53c895a.c	132;"	d	file:
LSI_CTEST2_CM	./lsi53c895a.c	131;"	d	file:
LSI_CTEST2_DACK	./lsi53c895a.c	127;"	d	file:
LSI_CTEST2_DDIR	./lsi53c895a.c	134;"	d	file:
LSI_CTEST2_DREQ	./lsi53c895a.c	128;"	d	file:
LSI_CTEST2_PCICIE	./lsi53c895a.c	130;"	d	file:
LSI_CTEST2_SIGP	./lsi53c895a.c	133;"	d	file:
LSI_CTEST2_TEOP	./lsi53c895a.c	129;"	d	file:
LSI_CTEST5_ADCK	./lsi53c895a.c	141;"	d	file:
LSI_CTEST5_BBCK	./lsi53c895a.c	140;"	d	file:
LSI_CTEST5_BL2	./lsi53c895a.c	136;"	d	file:
LSI_CTEST5_DDIR	./lsi53c895a.c	137;"	d	file:
LSI_CTEST5_DFSN	./lsi53c895a.c	139;"	d	file:
LSI_CTEST5_MASR	./lsi53c895a.c	138;"	d	file:
LSI_DCNTL_CLSE	./lsi53c895a.c	118;"	d	file:
LSI_DCNTL_COM	./lsi53c895a.c	111;"	d	file:
LSI_DCNTL_IRQD	./lsi53c895a.c	112;"	d	file:
LSI_DCNTL_IRQM	./lsi53c895a.c	114;"	d	file:
LSI_DCNTL_PFEN	./lsi53c895a.c	116;"	d	file:
LSI_DCNTL_PFF	./lsi53c895a.c	117;"	d	file:
LSI_DCNTL_SSM	./lsi53c895a.c	115;"	d	file:
LSI_DCNTL_STD	./lsi53c895a.c	113;"	d	file:
LSI_DMODE_BOF	./lsi53c895a.c	121;"	d	file:
LSI_DMODE_DIOM	./lsi53c895a.c	124;"	d	file:
LSI_DMODE_ERL	./lsi53c895a.c	123;"	d	file:
LSI_DMODE_ERMP	./lsi53c895a.c	122;"	d	file:
LSI_DMODE_MAN	./lsi53c895a.c	120;"	d	file:
LSI_DMODE_SIOM	./lsi53c895a.c	125;"	d	file:
LSI_DSTAT_ABRT	./lsi53c895a.c	106;"	d	file:
LSI_DSTAT_BF	./lsi53c895a.c	107;"	d	file:
LSI_DSTAT_DFE	./lsi53c895a.c	109;"	d	file:
LSI_DSTAT_IID	./lsi53c895a.c	103;"	d	file:
LSI_DSTAT_MDPE	./lsi53c895a.c	108;"	d	file:
LSI_DSTAT_SIR	./lsi53c895a.c	104;"	d	file:
LSI_DSTAT_SSI	./lsi53c895a.c	105;"	d	file:
LSI_ISTAT0_ABRT	./lsi53c895a.c	65;"	d	file:
LSI_ISTAT0_CON	./lsi53c895a.c	61;"	d	file:
LSI_ISTAT0_DIP	./lsi53c895a.c	58;"	d	file:
LSI_ISTAT0_INTF	./lsi53c895a.c	60;"	d	file:
LSI_ISTAT0_SEM	./lsi53c895a.c	62;"	d	file:
LSI_ISTAT0_SIGP	./lsi53c895a.c	63;"	d	file:
LSI_ISTAT0_SIP	./lsi53c895a.c	59;"	d	file:
LSI_ISTAT0_SRST	./lsi53c895a.c	64;"	d	file:
LSI_ISTAT1_FLSH	./lsi53c895a.c	69;"	d	file:
LSI_ISTAT1_SI	./lsi53c895a.c	67;"	d	file:
LSI_ISTAT1_SRUN	./lsi53c895a.c	68;"	d	file:
LSI_MAX_DEVS	./pci.h	381;"	d
LSI_MAX_MSGIN_LEN	./lsi53c895a.c	166;"	d	file:
LSI_SCNTL0_AAP	./lsi53c895a.c	35;"	d	file:
LSI_SCNTL0_EPC	./lsi53c895a.c	36;"	d	file:
LSI_SCNTL0_START	./lsi53c895a.c	38;"	d	file:
LSI_SCNTL0_TRG	./lsi53c895a.c	34;"	d	file:
LSI_SCNTL0_WATN	./lsi53c895a.c	37;"	d	file:
LSI_SCNTL1_ADB	./lsi53c895a.c	46;"	d	file:
LSI_SCNTL1_AESP	./lsi53c895a.c	42;"	d	file:
LSI_SCNTL1_CON	./lsi53c895a.c	44;"	d	file:
LSI_SCNTL1_DHP	./lsi53c895a.c	45;"	d	file:
LSI_SCNTL1_EXC	./lsi53c895a.c	47;"	d	file:
LSI_SCNTL1_IARB	./lsi53c895a.c	41;"	d	file:
LSI_SCNTL1_RST	./lsi53c895a.c	43;"	d	file:
LSI_SCNTL1_SST	./lsi53c895a.c	40;"	d	file:
LSI_SCNTL2_CHM	./lsi53c895a.c	55;"	d	file:
LSI_SCNTL2_SDU	./lsi53c895a.c	56;"	d	file:
LSI_SCNTL2_SLPHBEN	./lsi53c895a.c	53;"	d	file:
LSI_SCNTL2_SLPMD	./lsi53c895a.c	54;"	d	file:
LSI_SCNTL2_VUE0	./lsi53c895a.c	50;"	d	file:
LSI_SCNTL2_VUE1	./lsi53c895a.c	51;"	d	file:
LSI_SCNTL2_WSR	./lsi53c895a.c	49;"	d	file:
LSI_SCNTL2_WSS	./lsi53c895a.c	52;"	d	file:
LSI_SIST0_CMP	./lsi53c895a.c	86;"	d	file:
LSI_SIST0_MA	./lsi53c895a.c	87;"	d	file:
LSI_SIST0_PAR	./lsi53c895a.c	80;"	d	file:
LSI_SIST0_RSL	./lsi53c895a.c	84;"	d	file:
LSI_SIST0_RST	./lsi53c895a.c	81;"	d	file:
LSI_SIST0_SEL	./lsi53c895a.c	85;"	d	file:
LSI_SIST0_SGE	./lsi53c895a.c	83;"	d	file:
LSI_SIST0_UDC	./lsi53c895a.c	82;"	d	file:
LSI_SIST1_GEN	./lsi53c895a.c	90;"	d	file:
LSI_SIST1_HTH	./lsi53c895a.c	89;"	d	file:
LSI_SIST1_SBMC	./lsi53c895a.c	92;"	d	file:
LSI_SIST1_STO	./lsi53c895a.c	91;"	d	file:
LSI_SOCL_ACK	./lsi53c895a.c	100;"	d	file:
LSI_SOCL_ATN	./lsi53c895a.c	97;"	d	file:
LSI_SOCL_BSY	./lsi53c895a.c	99;"	d	file:
LSI_SOCL_CD	./lsi53c895a.c	95;"	d	file:
LSI_SOCL_IO	./lsi53c895a.c	94;"	d	file:
LSI_SOCL_MSG	./lsi53c895a.c	96;"	d	file:
LSI_SOCL_REQ	./lsi53c895a.c	101;"	d	file:
LSI_SOCL_SEL	./lsi53c895a.c	98;"	d	file:
LSI_SSTAT0_AIP	./lsi53c895a.c	75;"	d	file:
LSI_SSTAT0_ILF	./lsi53c895a.c	78;"	d	file:
LSI_SSTAT0_LOA	./lsi53c895a.c	74;"	d	file:
LSI_SSTAT0_OLF	./lsi53c895a.c	76;"	d	file:
LSI_SSTAT0_ORF	./lsi53c895a.c	77;"	d	file:
LSI_SSTAT0_RST	./lsi53c895a.c	72;"	d	file:
LSI_SSTAT0_SDP0	./lsi53c895a.c	71;"	d	file:
LSI_SSTAT0_WOA	./lsi53c895a.c	73;"	d	file:
LSI_TAG_VALID	./lsi53c895a.c	169;"	d	file:
LWAKE	./rtl8139.c	/^    LWAKE = 0x10,        \/* not on 8139, 8139A *\/$/;"	e	enum:Config1Bits	file:
LWPTN	./rtl8139.c	/^    LWPTN = (1 << 2),    \/* not on 8139, 8139A *\/$/;"	e	enum:Config4Bits	file:
LedState	./jazz_led.c	/^typedef struct LedState {$/;"	s	file:
LedState	./jazz_led.c	/^} LedState;$/;"	t	typeref:struct:LedState	file:
Left_ADC_Input_Control	./cs4231a.c	/^    Left_ADC_Input_Control,$/;"	e	enum:__anon201	file:
Left_AUX1_Input_Control	./cs4231a.c	/^    Left_AUX1_Input_Control,$/;"	e	enum:__anon201	file:
Left_AUX2_Input_Control	./cs4231a.c	/^    Left_AUX2_Input_Control,$/;"	e	enum:__anon201	file:
Left_DAC_Output_Control	./cs4231a.c	/^    Left_DAC_Output_Control,$/;"	e	enum:__anon201	file:
Left_Line_Input_Control	./cs4231a.c	/^    Left_Line_Input_Control,$/;"	e	enum:__anon201	file:
Limit	./fmopl.c	/^INLINE int Limit( int val, int max, int min ) {$/;"	f
LoadStateHandler	./hw.h	/^typedef int LoadStateHandler(QEMUFile *f, void *opaque, int version_id);$/;"	t
Loopback_Control	./cs4231a.c	/^    Loopback_Control,$/;"	e	enum:__anon201	file:
M	./nseries.c	294;"	d	file:
M	./nseries.c	359;"	d	file:
M88E1000_EXT_PHY_SPEC_CTRL	./e1000_hw.h	343;"	d
M88E1000_INT_ENABLE	./e1000_hw.h	341;"	d
M88E1000_INT_STATUS	./e1000_hw.h	342;"	d
M88E1000_PHY_EXT_CTRL	./e1000_hw.h	346;"	d
M88E1000_PHY_GEN_CONTROL	./e1000_hw.h	348;"	d
M88E1000_PHY_PAGE_SELECT	./e1000_hw.h	347;"	d
M88E1000_PHY_SPEC_CTRL	./e1000_hw.h	339;"	d
M88E1000_PHY_SPEC_STATUS	./e1000_hw.h	340;"	d
M88E1000_PHY_VCO_REG_BIT11	./e1000_hw.h	350;"	d
M88E1000_PHY_VCO_REG_BIT8	./e1000_hw.h	349;"	d
M88E1000_RX_ERR_CNTR	./e1000_hw.h	344;"	d
MAC0	./rtl8139.c	/^    MAC0 = 0,        \/* Ethernet hardware address. *\/$/;"	e	enum:RTL8139_registers	file:
MACIIC_PACKET	./cuda.c	72;"	d	file:
MACIOIDEState	./ide.c	/^typedef struct MACIOIDEState {$/;"	s	file:
MACIOIDEState	./ide.c	/^} MACIOIDEState;$/;"	t	typeref:struct:MACIOIDEState	file:
MAC_NARRAYS	./e1000.c	/^enum { MAC_NARRAYS = ARRAY_SIZE(mac_regarraystosave) };$/;"	e	enum:__anon220	file:
MAC_NSAVE	./e1000.c	/^enum { MAC_NSAVE = ARRAY_SIZE(mac_regtosave) };$/;"	e	enum:__anon218	file:
MAC_TABLE_ENTRIES	./virtio-net.c	26;"	d	file:
MAEMO_CAL_HEADER	./nseries.c	141;"	d	file:
MAGIC_CHG	./zaurus.c	240;"	d	file:
MAGNIFY	./ssd0303.c	30;"	d	file:
MAGNIFY	./ssd0323.c	30;"	d	file:
MAGNUM_BIOS_SIZE	./mips_jazz.c	114;"	d	file:
MAGNUM_BIOS_SIZE_MAX	./mips_jazz.c	113;"	d	file:
MAINSTONE_FLASH	./mainstone.c	64;"	d	file:
MAINSTONE_RAM	./mainstone.c	62;"	d	file:
MAINSTONE_ROM	./mainstone.c	63;"	d	file:
MAL0_CFG	./ppc405_uc.c	/^    MAL0_CFG      = 0x180,$/;"	e	enum:__anon348	file:
MAL0_ESR	./ppc405_uc.c	/^    MAL0_ESR      = 0x181,$/;"	e	enum:__anon348	file:
MAL0_IER	./ppc405_uc.c	/^    MAL0_IER      = 0x182,$/;"	e	enum:__anon348	file:
MAL0_RCBS0	./ppc405_uc.c	/^    MAL0_RCBS0    = 0x1E0,$/;"	e	enum:__anon348	file:
MAL0_RCBS1	./ppc405_uc.c	/^    MAL0_RCBS1    = 0x1E1,$/;"	e	enum:__anon348	file:
MAL0_RXCARR	./ppc405_uc.c	/^    MAL0_RXCARR   = 0x191,$/;"	e	enum:__anon348	file:
MAL0_RXCASR	./ppc405_uc.c	/^    MAL0_RXCASR   = 0x190,$/;"	e	enum:__anon348	file:
MAL0_RXCTP0R	./ppc405_uc.c	/^    MAL0_RXCTP0R  = 0x1C0,$/;"	e	enum:__anon348	file:
MAL0_RXCTP1R	./ppc405_uc.c	/^    MAL0_RXCTP1R  = 0x1C1,$/;"	e	enum:__anon348	file:
MAL0_RXDEIR	./ppc405_uc.c	/^    MAL0_RXDEIR   = 0x193,$/;"	e	enum:__anon348	file:
MAL0_RXEOBISR	./ppc405_uc.c	/^    MAL0_RXEOBISR = 0x192,$/;"	e	enum:__anon348	file:
MAL0_TXCARR	./ppc405_uc.c	/^    MAL0_TXCARR   = 0x185,$/;"	e	enum:__anon348	file:
MAL0_TXCASR	./ppc405_uc.c	/^    MAL0_TXCASR   = 0x184,$/;"	e	enum:__anon348	file:
MAL0_TXCTP0R	./ppc405_uc.c	/^    MAL0_TXCTP0R  = 0x1A0,$/;"	e	enum:__anon348	file:
MAL0_TXCTP1R	./ppc405_uc.c	/^    MAL0_TXCTP1R  = 0x1A1,$/;"	e	enum:__anon348	file:
MAL0_TXCTP2R	./ppc405_uc.c	/^    MAL0_TXCTP2R  = 0x1A2,$/;"	e	enum:__anon348	file:
MAL0_TXCTP3R	./ppc405_uc.c	/^    MAL0_TXCTP3R  = 0x1A3,$/;"	e	enum:__anon348	file:
MAL0_TXDEIR	./ppc405_uc.c	/^    MAL0_TXDEIR   = 0x187,$/;"	e	enum:__anon348	file:
MAL0_TXEOBISR	./ppc405_uc.c	/^    MAL0_TXEOBISR = 0x186,$/;"	e	enum:__anon348	file:
MAP	./ftl_cache.h	11;"	d
MAP_ENTRIES_PER_PAGE	./vssim_config_manager.c	/^uint32_t MAP_ENTRIES_PER_PAGE;$/;"	v
MAP_ENTRY_NB	./vssim_config_manager.c	/^uint32_t MAP_ENTRY_NB;$/;"	v
MAP_ENTRY_SIZE	./vssim_config_manager.c	/^uint32_t MAP_ENTRY_SIZE;$/;"	v
MAP_READ	./common.h	146;"	d
MAP_WRITE	./common.h	147;"	d
MAR0	./rtl8139.c	/^    MAR0 = 8,        \/* Multicast filter. *\/$/;"	e	enum:RTL8139_registers	file:
MARK_ERR	./ide.c	63;"	d	file:
MASTER_DISABLE	./slavio_intctl.c	81;"	d	file:
MASTER_IRQ_MASK	./slavio_intctl.c	80;"	d	file:
MASTER_LINK_KEY_CP_SIZE	./bt.h	573;"	d
MAX1111_ACIN_VOLT	./spitz.c	659;"	d	file:
MAX1111_BATT_TEMP	./spitz.c	658;"	d	file:
MAX1111_BATT_VOLT	./spitz.c	657;"	d	file:
MAX111xState	./max111x.c	/^} MAX111xState;$/;"	t	typeref:struct:__anon282	file:
MAX7310State	./max7310.c	/^} MAX7310State;$/;"	t	typeref:struct:__anon283	file:
MAXX	./tcx.c	31;"	d	file:
MAXY	./tcx.c	32;"	d	file:
MAX_ADB_DEVICES	./ppc_mac.h	78;"	d
MAX_APICS	./apic.c	67;"	d	file:
MAX_APIC_WORDS	./apic.c	68;"	d	file:
MAX_CPU	./openpic.c	53;"	d	file:
MAX_CPU	./openpic.c	65;"	d	file:
MAX_CPUS	./ppc_mac.h	29;"	d
MAX_CPUS	./ppc_prep.c	40;"	d	file:
MAX_CPUS	./sbi.c	37;"	d	file:
MAX_CPUS	./slavio_intctl.c	50;"	d	file:
MAX_CPUS	./slavio_timer.c	53;"	d	file:
MAX_CPUS	./sun4m.c	86;"	d	file:
MAX_DBL	./openpic.c	55;"	d	file:
MAX_DBL	./openpic.c	67;"	d	file:
MAX_DEV_ASSIGN_CMDLINE	./device-assignment.h	119;"	d
MAX_ETH_FRAME_SIZE	./eepro100.c	73;"	d	file:
MAX_ETH_FRAME_SIZE	./mipsnet.c	25;"	d	file:
MAX_ETH_FRAME_SIZE	./ne2000.c	32;"	d	file:
MAX_FD	./fdc.h	2;"	d
MAX_IAC_LAP	./bt.h	1072;"	d
MAX_IDE_BUS	./ipf.c	51;"	d	file:
MAX_IDE_BUS	./mips_malta.c	56;"	d	file:
MAX_IDE_BUS	./mips_r4k.c	25;"	d	file:
MAX_IDE_BUS	./pc.c	63;"	d	file:
MAX_IDE_BUS	./ppc_newworld.c	39;"	d	file:
MAX_IDE_BUS	./ppc_oldworld.c	39;"	d	file:
MAX_IDE_BUS	./ppc_prep.c	42;"	d	file:
MAX_IDE_BUS	./sun4u.c	55;"	d	file:
MAX_IOUNITS	./sun4m.c	112;"	d	file:
MAX_IPI	./openpic.c	59;"	d	file:
MAX_IPI	./openpic.c	71;"	d	file:
MAX_IRQ	./openpic.c	54;"	d	file:
MAX_IRQ	./openpic.c	66;"	d	file:
MAX_MBX	./openpic.c	56;"	d	file:
MAX_MBX	./openpic.c	68;"	d	file:
MAX_MULT_SECTORS	./ide.c	216;"	d	file:
MAX_OOB	./nand.c	46;"	d	file:
MAX_PAGE	./nand.c	45;"	d	file:
MAX_PDU_OUT_SIZE	./bt-sdp.c	107;"	d	file:
MAX_PHY_MULTI_PAGE_REG	./e1000_hw.h	336;"	d
MAX_PHY_REG_ADDRESS	./e1000_hw.h	335;"	d
MAX_PILS	./slavio_intctl.c	51;"	d	file:
MAX_PILS	./sun4c_intctl.c	42;"	d	file:
MAX_PILS	./sun4m.c	87;"	d	file:
MAX_PILS	./sun4u.c	58;"	d	file:
MAX_PORTS	./usb-hub.c	29;"	d	file:
MAX_RSP_PARAM_SIZE	./bt-sdp.c	109;"	d	file:
MAX_TMR	./openpic.c	57;"	d	file:
MAX_TMR	./openpic.c	69;"	d	file:
MAX_UINT	./scsi-generic.c	60;"	d	file:
MAX_VLAN	./virtio-net.c	27;"	d	file:
MAX_XMIT_RETRY	./serial.c	99;"	d	file:
MCAP_CTRL_UUID	./bt.h	/^    MCAP_CTRL_UUID	= 0x001e,$/;"	e	enum:sdp_proto_uuid
MCAP_DATA_UUID	./bt.h	/^    MCAP_DATA_UUID	= 0x001f,$/;"	e	enum:sdp_proto_uuid
MCATT0	./pxa2xx.c	469;"	d	file:
MCATT1	./pxa2xx.c	470;"	d	file:
MCE	./cs4231a.c	87;"	d	file:
MCF_UART_BC0	./mcf_uart.c	46;"	d	file:
MCF_UART_BC1	./mcf_uart.c	47;"	d	file:
MCF_UART_COSINT	./mcf_uart.c	43;"	d	file:
MCF_UART_DBINT	./mcf_uart.c	42;"	d	file:
MCF_UART_ERR	./mcf_uart.c	51;"	d	file:
MCF_UART_FE	./mcf_uart.c	36;"	d	file:
MCF_UART_FFULL	./mcf_uart.c	31;"	d	file:
MCF_UART_OE	./mcf_uart.c	34;"	d	file:
MCF_UART_PE	./mcf_uart.c	35;"	d	file:
MCF_UART_PM0	./mcf_uart.c	49;"	d	file:
MCF_UART_PM1	./mcf_uart.c	50;"	d	file:
MCF_UART_PT	./mcf_uart.c	48;"	d	file:
MCF_UART_RB	./mcf_uart.c	37;"	d	file:
MCF_UART_RxINT	./mcf_uart.c	41;"	d	file:
MCF_UART_RxIRQ	./mcf_uart.c	52;"	d	file:
MCF_UART_RxRDY	./mcf_uart.c	30;"	d	file:
MCF_UART_RxRTS	./mcf_uart.c	53;"	d	file:
MCF_UART_TxEMP	./mcf_uart.c	33;"	d	file:
MCF_UART_TxINT	./mcf_uart.c	40;"	d	file:
MCF_UART_TxRDY	./mcf_uart.c	32;"	d	file:
MCIO0	./pxa2xx.c	471;"	d	file:
MCIO1	./pxa2xx.c	472;"	d	file:
MCMEM0	./pxa2xx.c	467;"	d	file:
MCMEM1	./pxa2xx.c	468;"	d	file:
MCR	./tc6393xb.c	/^        uint16_t MCR;$/;"	m	struct:TC6393xbState::__anon444	file:
MCR_ERR	./ide.c	66;"	d	file:
MC_ERR	./ide.c	68;"	d	file:
MC_INDEX	./ac97.c	/^    MC_INDEX,$/;"	e	enum:__anon4	file:
MDCNFG	./pxa2xx.c	460;"	d	file:
MDI	./eepro100.c	67;"	d	file:
MDMRS	./pxa2xx.c	473;"	d	file:
MDMRSLP	./pxa2xx.c	479;"	d	file:
MDP_PROFILE_ID	./bt.h	2050;"	d
MDP_SINK_PROFILE_ID	./bt.h	2052;"	d
MDP_SINK_SVCLASS_ID	./bt.h	/^    MDP_SINK_SVCLASS_ID			= 0x1402,$/;"	e	enum:service_class_id
MDP_SOURCE_PROFILE_ID	./bt.h	2051;"	d
MDP_SOURCE_SVCLASS_ID	./bt.h	/^    MDP_SOURCE_SVCLASS_ID		= 0x1401,$/;"	e	enum:service_class_id
MDP_SVCLASS_ID	./bt.h	/^    MDP_SVCLASS_ID			= 0x1400,$/;"	e	enum:service_class_id
MDREFR	./pxa2xx.c	461;"	d	file:
MDT_MON	./sd.c	218;"	d	file:
MDT_YR	./sd.c	217;"	d	file:
MECR	./pxa2xx.c	465;"	d	file:
MENELAUS_BBSMS	./twl92230.c	246;"	d	file:
MENELAUS_DCDC_CTRL1	./twl92230.c	221;"	d	file:
MENELAUS_DCDC_CTRL2	./twl92230.c	222;"	d	file:
MENELAUS_DCDC_CTRL3	./twl92230.c	223;"	d	file:
MENELAUS_DEBOUNCE1	./twl92230.c	272;"	d	file:
MENELAUS_DETECT_CTRL	./twl92230.c	236;"	d	file:
MENELAUS_DEVICE_OFF	./twl92230.c	234;"	d	file:
MENELAUS_GPIO_CTRL	./twl92230.c	243;"	d	file:
MENELAUS_GPIO_IN	./twl92230.c	244;"	d	file:
MENELAUS_GPIO_OUT	./twl92230.c	245;"	d	file:
MENELAUS_INT_ACK1	./twl92230.c	241;"	d	file:
MENELAUS_INT_ACK2	./twl92230.c	242;"	d	file:
MENELAUS_INT_MASK1	./twl92230.c	237;"	d	file:
MENELAUS_INT_MASK2	./twl92230.c	238;"	d	file:
MENELAUS_INT_STATUS1	./twl92230.c	239;"	d	file:
MENELAUS_INT_STATUS2	./twl92230.c	240;"	d	file:
MENELAUS_LDO_CTRL1	./twl92230.c	224;"	d	file:
MENELAUS_LDO_CTRL2	./twl92230.c	225;"	d	file:
MENELAUS_LDO_CTRL3	./twl92230.c	226;"	d	file:
MENELAUS_LDO_CTRL4	./twl92230.c	227;"	d	file:
MENELAUS_LDO_CTRL5	./twl92230.c	228;"	d	file:
MENELAUS_LDO_CTRL6	./twl92230.c	229;"	d	file:
MENELAUS_LDO_CTRL7	./twl92230.c	230;"	d	file:
MENELAUS_LDO_CTRL8	./twl92230.c	231;"	d	file:
MENELAUS_MCT_CTRL1	./twl92230.c	268;"	d	file:
MENELAUS_MCT_CTRL2	./twl92230.c	269;"	d	file:
MENELAUS_MCT_CTRL3	./twl92230.c	270;"	d	file:
MENELAUS_MCT_PIN_ST	./twl92230.c	271;"	d	file:
MENELAUS_OSC_CTRL	./twl92230.c	235;"	d	file:
MENELAUS_REV	./twl92230.c	215;"	d	file:
MENELAUS_RTC_AL_DAY	./twl92230.c	259;"	d	file:
MENELAUS_RTC_AL_HR	./twl92230.c	258;"	d	file:
MENELAUS_RTC_AL_MIN	./twl92230.c	257;"	d	file:
MENELAUS_RTC_AL_MON	./twl92230.c	260;"	d	file:
MENELAUS_RTC_AL_SEC	./twl92230.c	256;"	d	file:
MENELAUS_RTC_AL_YR	./twl92230.c	261;"	d	file:
MENELAUS_RTC_COMP_LSB	./twl92230.c	263;"	d	file:
MENELAUS_RTC_COMP_MSB	./twl92230.c	262;"	d	file:
MENELAUS_RTC_CTRL	./twl92230.c	247;"	d	file:
MENELAUS_RTC_DAY	./twl92230.c	252;"	d	file:
MENELAUS_RTC_HR	./twl92230.c	251;"	d	file:
MENELAUS_RTC_MIN	./twl92230.c	250;"	d	file:
MENELAUS_RTC_MON	./twl92230.c	253;"	d	file:
MENELAUS_RTC_SEC	./twl92230.c	249;"	d	file:
MENELAUS_RTC_UPDATE	./twl92230.c	248;"	d	file:
MENELAUS_RTC_WKDAY	./twl92230.c	255;"	d	file:
MENELAUS_RTC_YR	./twl92230.c	254;"	d	file:
MENELAUS_S1_PULL_DIR	./twl92230.c	265;"	d	file:
MENELAUS_S1_PULL_EN	./twl92230.c	264;"	d	file:
MENELAUS_S2_PULL_DIR	./twl92230.c	267;"	d	file:
MENELAUS_S2_PULL_EN	./twl92230.c	266;"	d	file:
MENELAUS_SLEEP_CTRL1	./twl92230.c	232;"	d	file:
MENELAUS_SLEEP_CTRL2	./twl92230.c	233;"	d	file:
MENELAUS_VCORE_CTRL1	./twl92230.c	216;"	d	file:
MENELAUS_VCORE_CTRL2	./twl92230.c	217;"	d	file:
MENELAUS_VCORE_CTRL3	./twl92230.c	218;"	d	file:
MENELAUS_VCORE_CTRL4	./twl92230.c	219;"	d	file:
MENELAUS_VCORE_CTRL5	./twl92230.c	220;"	d	file:
METADATA_SIZE	./ide.c	4007;"	d	file:
MGC_M_CONFIGDATA_BIGENDIAN	./usb-musb.c	182;"	d	file:
MGC_M_CONFIGDATA_DYNFIFO	./usb-musb.c	185;"	d	file:
MGC_M_CONFIGDATA_HBRXE	./usb-musb.c	183;"	d	file:
MGC_M_CONFIGDATA_HBTXE	./usb-musb.c	184;"	d	file:
MGC_M_CONFIGDATA_MPRXE	./usb-musb.c	180;"	d	file:
MGC_M_CONFIGDATA_MPTXE	./usb-musb.c	181;"	d	file:
MGC_M_CONFIGDATA_SOFTCONE	./usb-musb.c	186;"	d	file:
MGC_M_CONFIGDATA_UTMIDW	./usb-musb.c	187;"	d	file:
MGC_M_CSR0_FLUSHFIFO	./usb-musb.c	156;"	d	file:
MGC_M_CSR0_H_DATATOGGLE	./usb-musb.c	171;"	d	file:
MGC_M_CSR0_H_ERROR	./usb-musb.c	175;"	d	file:
MGC_M_CSR0_H_NAKTIMEOUT	./usb-musb.c	172;"	d	file:
MGC_M_CSR0_H_NO_PING	./usb-musb.c	169;"	d	file:
MGC_M_CSR0_H_REQPKT	./usb-musb.c	174;"	d	file:
MGC_M_CSR0_H_RXSTALL	./usb-musb.c	177;"	d	file:
MGC_M_CSR0_H_SETUPPKT	./usb-musb.c	176;"	d	file:
MGC_M_CSR0_H_STATUSPKT	./usb-musb.c	173;"	d	file:
MGC_M_CSR0_H_WR_DATATOGGLE	./usb-musb.c	170;"	d	file:
MGC_M_CSR0_P_DATAEND	./usb-musb.c	165;"	d	file:
MGC_M_CSR0_P_SENDSTALL	./usb-musb.c	163;"	d	file:
MGC_M_CSR0_P_SENTSTALL	./usb-musb.c	166;"	d	file:
MGC_M_CSR0_P_SETUPEND	./usb-musb.c	164;"	d	file:
MGC_M_CSR0_P_SVDRXPKTRDY	./usb-musb.c	162;"	d	file:
MGC_M_CSR0_P_SVDSETUPEND	./usb-musb.c	161;"	d	file:
MGC_M_CSR0_RXPKTRDY	./usb-musb.c	158;"	d	file:
MGC_M_CSR0_TXPKTRDY	./usb-musb.c	157;"	d	file:
MGC_M_DEVCTL_BDEVICE	./usb-musb.c	136;"	d	file:
MGC_M_DEVCTL_FSDEV	./usb-musb.c	137;"	d	file:
MGC_M_DEVCTL_HM	./usb-musb.c	141;"	d	file:
MGC_M_DEVCTL_HR	./usb-musb.c	142;"	d	file:
MGC_M_DEVCTL_LSDEV	./usb-musb.c	138;"	d	file:
MGC_M_DEVCTL_SESSION	./usb-musb.c	143;"	d	file:
MGC_M_DEVCTL_VBUS	./usb-musb.c	139;"	d	file:
MGC_M_HUBADDR_MULTI_TT	./usb-musb.c	241;"	d	file:
MGC_M_INTR_BABBLE	./usb-musb.c	127;"	d	file:
MGC_M_INTR_CONNECT	./usb-musb.c	129;"	d	file:
MGC_M_INTR_DISCONNECT	./usb-musb.c	130;"	d	file:
MGC_M_INTR_EP0	./usb-musb.c	133;"	d	file:
MGC_M_INTR_RESET	./usb-musb.c	126;"	d	file:
MGC_M_INTR_RESUME	./usb-musb.c	125;"	d	file:
MGC_M_INTR_SESSREQ	./usb-musb.c	131;"	d	file:
MGC_M_INTR_SOF	./usb-musb.c	128;"	d	file:
MGC_M_INTR_SUSPEND	./usb-musb.c	124;"	d	file:
MGC_M_INTR_VBUSERROR	./usb-musb.c	132;"	d	file:
MGC_M_POWER_ENSUSPEND	./usb-musb.c	121;"	d	file:
MGC_M_POWER_HSENAB	./usb-musb.c	116;"	d	file:
MGC_M_POWER_HSMODE	./usb-musb.c	117;"	d	file:
MGC_M_POWER_ISOUPDATE	./usb-musb.c	114;"	d	file:
MGC_M_POWER_RESET	./usb-musb.c	118;"	d	file:
MGC_M_POWER_RESUME	./usb-musb.c	119;"	d	file:
MGC_M_POWER_SOFTCONN	./usb-musb.c	115;"	d	file:
MGC_M_POWER_SUSPENDM	./usb-musb.c	120;"	d	file:
MGC_M_RXCSR_AUTOCLEAR	./usb-musb.c	215;"	d	file:
MGC_M_RXCSR_CLRDATATOG	./usb-musb.c	220;"	d	file:
MGC_M_RXCSR_DATAERROR	./usb-musb.c	222;"	d	file:
MGC_M_RXCSR_DISNYET	./usb-musb.c	217;"	d	file:
MGC_M_RXCSR_DMAENAB	./usb-musb.c	216;"	d	file:
MGC_M_RXCSR_DMAMODE	./usb-musb.c	218;"	d	file:
MGC_M_RXCSR_FIFOFULL	./usb-musb.c	223;"	d	file:
MGC_M_RXCSR_FLUSHFIFO	./usb-musb.c	221;"	d	file:
MGC_M_RXCSR_H_AUTOREQ	./usb-musb.c	233;"	d	file:
MGC_M_RXCSR_H_DATATOGGLE	./usb-musb.c	235;"	d	file:
MGC_M_RXCSR_H_ERROR	./usb-musb.c	238;"	d	file:
MGC_M_RXCSR_H_REQPKT	./usb-musb.c	237;"	d	file:
MGC_M_RXCSR_H_RXSTALL	./usb-musb.c	236;"	d	file:
MGC_M_RXCSR_H_WR_DATATOGGLE	./usb-musb.c	234;"	d	file:
MGC_M_RXCSR_INCOMPRX	./usb-musb.c	219;"	d	file:
MGC_M_RXCSR_P_ISO	./usb-musb.c	227;"	d	file:
MGC_M_RXCSR_P_OVERRUN	./usb-musb.c	230;"	d	file:
MGC_M_RXCSR_P_SENDSTALL	./usb-musb.c	229;"	d	file:
MGC_M_RXCSR_P_SENTSTALL	./usb-musb.c	228;"	d	file:
MGC_M_RXCSR_RXPKTRDY	./usb-musb.c	224;"	d	file:
MGC_M_TEST_FIFO_ACCESS	./usb-musb.c	147;"	d	file:
MGC_M_TEST_FORCE_FS	./usb-musb.c	148;"	d	file:
MGC_M_TEST_FORCE_HOST	./usb-musb.c	146;"	d	file:
MGC_M_TEST_FORCE_HS	./usb-musb.c	149;"	d	file:
MGC_M_TEST_J	./usb-musb.c	152;"	d	file:
MGC_M_TEST_K	./usb-musb.c	151;"	d	file:
MGC_M_TEST_PACKET	./usb-musb.c	150;"	d	file:
MGC_M_TEST_SE0_NAK	./usb-musb.c	153;"	d	file:
MGC_M_TXCSR_AUTOSET	./usb-musb.c	190;"	d	file:
MGC_M_TXCSR_CLRDATATOG	./usb-musb.c	196;"	d	file:
MGC_M_TXCSR_DMAENAB	./usb-musb.c	193;"	d	file:
MGC_M_TXCSR_DMAMODE	./usb-musb.c	195;"	d	file:
MGC_M_TXCSR_FIFONOTEMPTY	./usb-musb.c	198;"	d	file:
MGC_M_TXCSR_FLUSHFIFO	./usb-musb.c	197;"	d	file:
MGC_M_TXCSR_FRCDATATOG	./usb-musb.c	194;"	d	file:
MGC_M_TXCSR_H_DATATOGGLE	./usb-musb.c	209;"	d	file:
MGC_M_TXCSR_H_ERROR	./usb-musb.c	212;"	d	file:
MGC_M_TXCSR_H_NAKTIMEOUT	./usb-musb.c	210;"	d	file:
MGC_M_TXCSR_H_RXSTALL	./usb-musb.c	211;"	d	file:
MGC_M_TXCSR_H_WR_DATATOGGLE	./usb-musb.c	208;"	d	file:
MGC_M_TXCSR_ISO	./usb-musb.c	191;"	d	file:
MGC_M_TXCSR_MODE	./usb-musb.c	192;"	d	file:
MGC_M_TXCSR_P_INCOMPTX	./usb-musb.c	202;"	d	file:
MGC_M_TXCSR_P_SENDSTALL	./usb-musb.c	204;"	d	file:
MGC_M_TXCSR_P_SENTSTALL	./usb-musb.c	203;"	d	file:
MGC_M_TXCSR_P_UNDERRUN	./usb-musb.c	205;"	d	file:
MGC_M_TXCSR_TXPKTRDY	./usb-musb.c	199;"	d	file:
MGC_M_ULPI_REGCTL_COMPLETE	./usb-musb.c	248;"	d	file:
MGC_M_ULPI_REGCTL_INT_ENABLE	./usb-musb.c	246;"	d	file:
MGC_M_ULPI_REGCTL_READNOTWRITE	./usb-musb.c	247;"	d	file:
MGC_M_ULPI_REGCTL_REG	./usb-musb.c	249;"	d	file:
MGC_M_ULPI_VBCTL_USEEXTVBUS	./usb-musb.c	245;"	d	file:
MGC_M_ULPI_VBCTL_USEEXTVBUSIND	./usb-musb.c	244;"	d	file:
MGC_S_DEVCTL_VBUS	./usb-musb.c	140;"	d	file:
MID	./sd.c	213;"	d	file:
MINTR_RST_A	./escc.c	171;"	d	file:
MINTR_RST_ALL	./escc.c	172;"	d	file:
MINTR_RST_B	./escc.c	170;"	d	file:
MINTR_RST_MASK	./escc.c	169;"	d	file:
MINTR_STATUSHI	./escc.c	168;"	d	file:
MIN_BUF_SIZE	./ne2000.c	225;"	d	file:
MIN_BUF_SIZE	./pcnet.c	1077;"	d	file:
MIN_BUF_SIZE	./rtl8139.c	783;"	d	file:
MIPSNET_BUSY	./mipsnet.c	14;"	d	file:
MIPSNET_DEV_ID	./mipsnet.c	13;"	d	file:
MIPSNET_INTCTL_RXDONE	./mipsnet.c	19;"	d	file:
MIPSNET_INTCTL_TESTBIT	./mipsnet.c	20;"	d	file:
MIPSNET_INTCTL_TXDONE	./mipsnet.c	18;"	d	file:
MIPSNET_INTERRUPT_INFO	./mipsnet.c	21;"	d	file:
MIPSNET_INT_CTL	./mipsnet.c	17;"	d	file:
MIPSNET_RX_DATA_BUFFER	./mipsnet.c	22;"	d	file:
MIPSNET_RX_DATA_COUNT	./mipsnet.c	15;"	d	file:
MIPSNET_TX_DATA_BUFFER	./mipsnet.c	23;"	d	file:
MIPSNET_TX_DATA_COUNT	./mipsnet.c	16;"	d	file:
MIPSnetState	./mipsnet.c	/^typedef struct MIPSnetState {$/;"	s	file:
MIPSnetState	./mipsnet.c	/^} MIPSnetState;$/;"	t	typeref:struct:MIPSnetState	file:
MISALIGN_INTR	./omap_dma.c	134;"	d	file:
MISC2_PLLDIS	./escc.c	179;"	d	file:
MISC_CFG	./slavio_misc.c	67;"	d	file:
MISC_DIAG	./slavio_misc.c	68;"	d	file:
MISC_DPRINTF	./slavio_misc.c	41;"	d	file:
MISC_DPRINTF	./slavio_misc.c	44;"	d	file:
MISC_LEDS	./slavio_misc.c	66;"	d	file:
MISC_MDM	./slavio_misc.c	69;"	d	file:
MISC_SIZE	./slavio_misc.c	63;"	d	file:
MISC_SYS	./slavio_misc.c	70;"	d	file:
MKREGS	./ac97.c	183;"	d	file:
ML	./fmopl.c	199;"	d	file:
ML	./fmopl.c	205;"	d	file:
MMC_ARGH	./pxa2xx_mmci.c	61;"	d	file:
MMC_ARGL	./pxa2xx_mmci.c	62;"	d	file:
MMC_BLKLEN	./pxa2xx_mmci.c	55;"	d	file:
MMC_BLKS_REM	./pxa2xx_mmci.c	67;"	d	file:
MMC_CLKRT	./pxa2xx_mmci.c	50;"	d	file:
MMC_CMD	./pxa2xx_mmci.c	60;"	d	file:
MMC_CMDAT	./pxa2xx_mmci.c	52;"	d	file:
MMC_IRQ	./mainstone.h	20;"	d
MMC_I_MASK	./pxa2xx_mmci.c	58;"	d	file:
MMC_I_REG	./pxa2xx_mmci.c	59;"	d	file:
MMC_NUMBLK	./pxa2xx_mmci.c	56;"	d	file:
MMC_PROFILE_BD_RE	./ide.c	349;"	d	file:
MMC_PROFILE_BD_ROM	./ide.c	346;"	d	file:
MMC_PROFILE_BD_R_RRM	./ide.c	348;"	d	file:
MMC_PROFILE_BD_R_SRM	./ide.c	347;"	d	file:
MMC_PROFILE_CD_R	./ide.c	331;"	d	file:
MMC_PROFILE_CD_ROM	./ide.c	330;"	d	file:
MMC_PROFILE_CD_RW	./ide.c	332;"	d	file:
MMC_PROFILE_DVD_DDR	./ide.c	341;"	d	file:
MMC_PROFILE_DVD_PLUS_R	./ide.c	343;"	d	file:
MMC_PROFILE_DVD_PLUS_RW	./ide.c	342;"	d	file:
MMC_PROFILE_DVD_PLUS_RW_DL	./ide.c	344;"	d	file:
MMC_PROFILE_DVD_PLUS_R_DL	./ide.c	345;"	d	file:
MMC_PROFILE_DVD_RAM	./ide.c	335;"	d	file:
MMC_PROFILE_DVD_ROM	./ide.c	333;"	d	file:
MMC_PROFILE_DVD_RW_DL	./ide.c	340;"	d	file:
MMC_PROFILE_DVD_RW_RO	./ide.c	336;"	d	file:
MMC_PROFILE_DVD_RW_SR	./ide.c	337;"	d	file:
MMC_PROFILE_DVD_R_DL_JR	./ide.c	339;"	d	file:
MMC_PROFILE_DVD_R_DL_SR	./ide.c	338;"	d	file:
MMC_PROFILE_DVD_R_SR	./ide.c	334;"	d	file:
MMC_PROFILE_HDDVD_R	./ide.c	351;"	d	file:
MMC_PROFILE_HDDVD_RAM	./ide.c	352;"	d	file:
MMC_PROFILE_HDDVD_ROM	./ide.c	350;"	d	file:
MMC_PROFILE_HDDVD_RW	./ide.c	353;"	d	file:
MMC_PROFILE_HDDVD_RW_DL	./ide.c	355;"	d	file:
MMC_PROFILE_HDDVD_R_DL	./ide.c	354;"	d	file:
MMC_PROFILE_INVALID	./ide.c	356;"	d	file:
MMC_PROFILE_NONE	./ide.c	329;"	d	file:
MMC_PRTBUF	./pxa2xx_mmci.c	57;"	d	file:
MMC_RDTO	./pxa2xx_mmci.c	54;"	d	file:
MMC_RDWAIT	./pxa2xx_mmci.c	66;"	d	file:
MMC_RES	./pxa2xx_mmci.c	63;"	d	file:
MMC_RESTO	./pxa2xx_mmci.c	53;"	d	file:
MMC_RXFIFO	./pxa2xx_mmci.c	64;"	d	file:
MMC_SPI	./pxa2xx_mmci.c	51;"	d	file:
MMC_STAT	./pxa2xx_mmci.c	49;"	d	file:
MMC_STRPCL	./pxa2xx_mmci.c	48;"	d	file:
MMC_TXFIFO	./pxa2xx_mmci.c	65;"	d	file:
MMIOState	./ide.c	/^} MMIOState;$/;"	t	typeref:struct:__anon270	file:
MMIO_AREA_BITS	./ppc4xx_devs.c	70;"	d	file:
MMIO_AREA_LEN	./ppc4xx_devs.c	71;"	d	file:
MMIO_AREA_NB	./ppc4xx_devs.c	72;"	d	file:
MMIO_BASE_OFFSET	./sm501.c	55;"	d	file:
MMIO_IDX	./ppc4xx_devs.c	73;"	d	file:
MM_ICACHE_ADDR	./sh7750.c	606;"	d	file:
MM_ICACHE_DATA	./sh7750.c	607;"	d	file:
MM_ITLB_ADDR	./sh7750.c	608;"	d	file:
MM_ITLB_DATA	./sh7750.c	609;"	d	file:
MM_OCACHE_ADDR	./sh7750.c	610;"	d	file:
MM_OCACHE_DATA	./sh7750.c	611;"	d	file:
MM_REGION_MASK	./sh7750.c	605;"	d	file:
MM_REGION_TYPE	./sh7750.c	614;"	d	file:
MM_UTLB_ADDR	./sh7750.c	612;"	d	file:
MM_UTLB_DATA	./sh7750.c	613;"	d	file:
MNT_DEBUG	./common.h	155;"	d
MOD2	./rtl8139.c	74;"	d	file:
MODE2	./cs4231a.c	86;"	d	file:
MODE_And_ID	./cs4231a.c	/^    MODE_And_ID,$/;"	e	enum:__anon201	file:
MONITOR_ON	./common.h	20;"	d
MOUSE_STATUS_ENABLED	./pckbd.c	109;"	d	file:
MOUSE_STATUS_ENABLED	./ps2.c	70;"	d	file:
MOUSE_STATUS_REMOTE	./pckbd.c	108;"	d	file:
MOUSE_STATUS_REMOTE	./ps2.c	69;"	d	file:
MOUSE_STATUS_SCALE21	./pckbd.c	110;"	d	file:
MOUSE_STATUS_SCALE21	./ps2.c	71;"	d	file:
MOVE_EVENT_TO_FTL_BUFFER	./firm_buffer_manager.c	/^void MOVE_EVENT_TO_FTL_BUFFER(event_queue_entry* e_q_entry)$/;"	f
MPC8544_CCSRBAR_BASE	./ppce500_mpc8544ds.c	41;"	d	file:
MPC8544_MPIC_REGS_BASE	./ppce500_mpc8544ds.c	42;"	d	file:
MPC8544_PCI_IO	./ppce500_mpc8544ds.c	47;"	d	file:
MPC8544_PCI_IOLEN	./ppce500_mpc8544ds.c	48;"	d	file:
MPC8544_PCI_REGS_BASE	./ppce500_mpc8544ds.c	45;"	d	file:
MPC8544_PCI_REGS_SIZE	./ppce500_mpc8544ds.c	46;"	d	file:
MPC8544_SERIAL0_REGS_BASE	./ppce500_mpc8544ds.c	43;"	d	file:
MPC8544_SERIAL1_REGS_BASE	./ppce500_mpc8544ds.c	44;"	d	file:
MPCORE_PRIV_BASE	./mpcore.c	13;"	d	file:
MPIC_CPU_REG_SIZE	./openpic.c	130;"	d	file:
MPIC_CPU_REG_START	./openpic.c	129;"	d	file:
MPIC_EXT_IRQ	./openpic.c	110;"	d	file:
MPIC_EXT_REG_SIZE	./openpic.c	122;"	d	file:
MPIC_EXT_REG_START	./openpic.c	121;"	d	file:
MPIC_GLB_REG_SIZE	./openpic.c	118;"	d	file:
MPIC_GLB_REG_START	./openpic.c	117;"	d	file:
MPIC_INT_IRQ	./openpic.c	111;"	d	file:
MPIC_INT_REG_SIZE	./openpic.c	124;"	d	file:
MPIC_INT_REG_START	./openpic.c	123;"	d	file:
MPIC_IPI_IRQ	./openpic.c	115;"	d	file:
MPIC_MAX_CPU	./openpic.c	100;"	d	file:
MPIC_MAX_EXT	./openpic.c	101;"	d	file:
MPIC_MAX_INT	./openpic.c	102;"	d	file:
MPIC_MAX_IPI	./openpic.c	106;"	d	file:
MPIC_MAX_IRQ	./openpic.c	107;"	d	file:
MPIC_MAX_MSG	./openpic.c	103;"	d	file:
MPIC_MAX_MSI	./openpic.c	104;"	d	file:
MPIC_MAX_TMR	./openpic.c	105;"	d	file:
MPIC_MSG_IRQ	./openpic.c	113;"	d	file:
MPIC_MSG_REG_SIZE	./openpic.c	126;"	d	file:
MPIC_MSG_REG_START	./openpic.c	125;"	d	file:
MPIC_MSI_IRQ	./openpic.c	114;"	d	file:
MPIC_MSI_REG_SIZE	./openpic.c	128;"	d	file:
MPIC_MSI_REG_START	./openpic.c	127;"	d	file:
MPIC_TMR_IRQ	./openpic.c	112;"	d	file:
MPIC_TMR_REG_SIZE	./openpic.c	120;"	d	file:
MPIC_TMR_REG_START	./openpic.c	119;"	d	file:
MP_AUDIO_16BIT_SAMPLE	./musicpal.c	217;"	d	file:
MP_AUDIO_BASE	./musicpal.c	41;"	d	file:
MP_AUDIO_CLOCK_24MHZ	./musicpal.c	219;"	d	file:
MP_AUDIO_CLOCK_DIV	./musicpal.c	204;"	d	file:
MP_AUDIO_IRQ	./musicpal.c	69;"	d	file:
MP_AUDIO_IRQ_ENABLE	./musicpal.c	206;"	d	file:
MP_AUDIO_IRQ_STATUS	./musicpal.c	205;"	d	file:
MP_AUDIO_MONO	./musicpal.c	220;"	d	file:
MP_AUDIO_PLAYBACK_EN	./musicpal.c	218;"	d	file:
MP_AUDIO_PLAYBACK_MODE	./musicpal.c	203;"	d	file:
MP_AUDIO_SIZE	./musicpal.c	42;"	d	file:
MP_AUDIO_TX_FULL	./musicpal.c	214;"	d	file:
MP_AUDIO_TX_HALF	./musicpal.c	213;"	d	file:
MP_AUDIO_TX_START_HI	./musicpal.c	210;"	d	file:
MP_AUDIO_TX_START_LO	./musicpal.c	207;"	d	file:
MP_AUDIO_TX_STATUS	./musicpal.c	209;"	d	file:
MP_AUDIO_TX_THRESHOLD	./musicpal.c	208;"	d	file:
MP_BOARD_RESET	./musicpal.c	1061;"	d	file:
MP_BOARD_RESET_MAGIC	./musicpal.c	1064;"	d	file:
MP_BOARD_REVISION	./musicpal.c	1235;"	d	file:
MP_EHCI_IRQ	./musicpal.c	63;"	d	file:
MP_ETH_BASE	./musicpal.c	26;"	d	file:
MP_ETH_CMD_TXHI	./musicpal.c	506;"	d	file:
MP_ETH_CMD_TXLO	./musicpal.c	507;"	d	file:
MP_ETH_CRDP0	./musicpal.c	465;"	d	file:
MP_ETH_CRDP1	./musicpal.c	466;"	d	file:
MP_ETH_CRDP2	./musicpal.c	467;"	d	file:
MP_ETH_CRDP3	./musicpal.c	468;"	d	file:
MP_ETH_CTDP0	./musicpal.c	469;"	d	file:
MP_ETH_CTDP1	./musicpal.c	470;"	d	file:
MP_ETH_CTDP2	./musicpal.c	471;"	d	file:
MP_ETH_CTDP3	./musicpal.c	472;"	d	file:
MP_ETH_FRDP0	./musicpal.c	461;"	d	file:
MP_ETH_FRDP1	./musicpal.c	462;"	d	file:
MP_ETH_FRDP2	./musicpal.c	463;"	d	file:
MP_ETH_FRDP3	./musicpal.c	464;"	d	file:
MP_ETH_ICR	./musicpal.c	459;"	d	file:
MP_ETH_IMR	./musicpal.c	460;"	d	file:
MP_ETH_IRQ	./musicpal.c	64;"	d	file:
MP_ETH_IRQ_RX	./musicpal.c	498;"	d	file:
MP_ETH_IRQ_RX_BIT	./musicpal.c	497;"	d	file:
MP_ETH_IRQ_TXHI_BIT	./musicpal.c	499;"	d	file:
MP_ETH_IRQ_TXLO_BIT	./musicpal.c	500;"	d	file:
MP_ETH_PCXR	./musicpal.c	457;"	d	file:
MP_ETH_PCXR_2BSM_BIT	./musicpal.c	503;"	d	file:
MP_ETH_PHY1_BMSR	./musicpal.c	481;"	d	file:
MP_ETH_PHY1_PHYSID1	./musicpal.c	482;"	d	file:
MP_ETH_PHY1_PHYSID2	./musicpal.c	483;"	d	file:
MP_ETH_RX_OWN	./musicpal.c	494;"	d	file:
MP_ETH_SDCMR	./musicpal.c	458;"	d	file:
MP_ETH_SIZE	./musicpal.c	27;"	d	file:
MP_ETH_SMIR	./musicpal.c	456;"	d	file:
MP_ETH_SMIR_ADDR	./musicpal.c	476;"	d	file:
MP_ETH_SMIR_DATA	./musicpal.c	475;"	d	file:
MP_ETH_SMIR_OPCODE	./musicpal.c	477;"	d	file:
MP_ETH_SMIR_RDVALID	./musicpal.c	478;"	d	file:
MP_ETH_TX_OWN	./musicpal.c	491;"	d	file:
MP_FLASHCFG_BASE	./musicpal.c	38;"	d	file:
MP_FLASHCFG_CFGR0	./musicpal.c	1176;"	d	file:
MP_FLASHCFG_SIZE	./musicpal.c	39;"	d	file:
MP_FLASH_SIZE_MAX	./musicpal.c	57;"	d	file:
MP_GPIO_BASE	./musicpal.c	35;"	d	file:
MP_GPIO_BTN_FAVORITS	./musicpal.c	1335;"	d	file:
MP_GPIO_BTN_MENU	./musicpal.c	1336;"	d	file:
MP_GPIO_BTN_NAVIGATION	./musicpal.c	1338;"	d	file:
MP_GPIO_BTN_VOLUME	./musicpal.c	1337;"	d	file:
MP_GPIO_I2C_CLOCK_BIT	./musicpal.c	1341;"	d	file:
MP_GPIO_I2C_DATA	./musicpal.c	1340;"	d	file:
MP_GPIO_I2C_DATA_BIT	./musicpal.c	1339;"	d	file:
MP_GPIO_IN_HI	./musicpal.c	1326;"	d	file:
MP_GPIO_IN_LO	./musicpal.c	1322;"	d	file:
MP_GPIO_IRQ	./musicpal.c	67;"	d	file:
MP_GPIO_ISR_HI	./musicpal.c	1327;"	d	file:
MP_GPIO_ISR_LO	./musicpal.c	1323;"	d	file:
MP_GPIO_LCD_BRIGHTNESS	./musicpal.c	1334;"	d	file:
MP_GPIO_OE_HI	./musicpal.c	1324;"	d	file:
MP_GPIO_OE_LO	./musicpal.c	1320;"	d	file:
MP_GPIO_OUT_HI	./musicpal.c	1325;"	d	file:
MP_GPIO_OUT_LO	./musicpal.c	1321;"	d	file:
MP_GPIO_SIZE	./musicpal.c	36;"	d	file:
MP_GPIO_WHEEL_NAV	./musicpal.c	1332;"	d	file:
MP_GPIO_WHEEL_NAV_INV	./musicpal.c	1333;"	d	file:
MP_GPIO_WHEEL_VOL	./musicpal.c	1330;"	d	file:
MP_GPIO_WHEEL_VOL_INV	./musicpal.c	1331;"	d	file:
MP_LCD_BASE	./musicpal.c	50;"	d	file:
MP_LCD_DATA	./musicpal.c	769;"	d	file:
MP_LCD_INST	./musicpal.c	768;"	d	file:
MP_LCD_INST_SETPAGE0	./musicpal.c	777;"	d	file:
MP_LCD_INST_SETPAGE7	./musicpal.c	779;"	d	file:
MP_LCD_IRQCTRL	./musicpal.c	765;"	d	file:
MP_LCD_IRQSTAT	./musicpal.c	766;"	d	file:
MP_LCD_SIZE	./musicpal.c	51;"	d	file:
MP_LCD_SPICTRL	./musicpal.c	767;"	d	file:
MP_LCD_SPI_CMD	./musicpal.c	773;"	d	file:
MP_LCD_SPI_DATA	./musicpal.c	772;"	d	file:
MP_LCD_SPI_INVALID	./musicpal.c	774;"	d	file:
MP_LCD_TEXTCOLOR	./musicpal.c	781;"	d	file:
MP_MISC_BASE	./musicpal.c	23;"	d	file:
MP_MISC_BOARD_REVISION	./musicpal.c	1233;"	d	file:
MP_MISC_SIZE	./musicpal.c	24;"	d	file:
MP_OE_LCD_BRIGHTNESS	./musicpal.c	1344;"	d	file:
MP_PHY_88E3015	./musicpal.c	488;"	d	file:
MP_PHY_BMSR_AUTONEG	./musicpal.c	486;"	d	file:
MP_PHY_BMSR_LINK	./musicpal.c	485;"	d	file:
MP_PIC_BASE	./musicpal.c	44;"	d	file:
MP_PIC_ENABLE_CLR	./musicpal.c	962;"	d	file:
MP_PIC_ENABLE_SET	./musicpal.c	961;"	d	file:
MP_PIC_SIZE	./musicpal.c	45;"	d	file:
MP_PIC_STATUS	./musicpal.c	960;"	d	file:
MP_PIT_BASE	./musicpal.c	47;"	d	file:
MP_PIT_CONTROL	./musicpal.c	1057;"	d	file:
MP_PIT_SIZE	./musicpal.c	48;"	d	file:
MP_PIT_TIMER1_LENGTH	./musicpal.c	1054;"	d	file:
MP_PIT_TIMER1_VALUE	./musicpal.c	1058;"	d	file:
MP_PIT_TIMER4_LENGTH	./musicpal.c	1056;"	d	file:
MP_PIT_TIMER4_VALUE	./musicpal.c	1060;"	d	file:
MP_RAM_DEFAULT_SIZE	./musicpal.c	56;"	d	file:
MP_RTC_IRQ	./musicpal.c	68;"	d	file:
MP_SRAM_BASE	./musicpal.c	53;"	d	file:
MP_SRAM_SIZE	./musicpal.c	54;"	d	file:
MP_TIMER1_IRQ	./musicpal.c	59;"	d	file:
MP_TIMER2_IRQ	./musicpal.c	60;"	d	file:
MP_TIMER3_IRQ	./musicpal.c	61;"	d	file:
MP_TIMER4_IRQ	./musicpal.c	62;"	d	file:
MP_UART1_BASE	./musicpal.c	32;"	d	file:
MP_UART1_IRQ	./musicpal.c	65;"	d	file:
MP_UART2_BASE	./musicpal.c	33;"	d	file:
MP_UART2_IRQ	./musicpal.c	66;"	d	file:
MP_WLAN_BASE	./musicpal.c	29;"	d	file:
MP_WLAN_MAGIC1	./musicpal.c	1275;"	d	file:
MP_WLAN_MAGIC2	./musicpal.c	1276;"	d	file:
MP_WLAN_SIZE	./musicpal.c	30;"	d	file:
MP_WM_ADDR	./musicpal.c	223;"	d	file:
MRDMODE	./ide.c	488;"	d	file:
MRDMODE_BLK_CH0	./ide.c	491;"	d	file:
MRDMODE_BLK_CH1	./ide.c	492;"	d	file:
MRDMODE_INTR_CH0	./ide.c	489;"	d	file:
MRDMODE_INTR_CH1	./ide.c	490;"	d	file:
MSB	./pl110_template.h	237;"	d
MSB	./pl110_template.h	265;"	d
MSB	./pl110_template.h	280;"	d
MSB	./pl110_template.h	295;"	d
MSC0	./pxa2xx.c	462;"	d	file:
MSC1	./pxa2xx.c	463;"	d	file:
MSC2	./pxa2xx.c	464;"	d	file:
MSDState	./usb-msd.c	/^} MSDState;$/;"	t	typeref:struct:__anon457	file:
MSINS_IRQ	./mainstone.h	26;"	d
MSIX_CAP_LENGTH	./msix.c	29;"	d	file:
MSIX_ENABLE_MASK	./msix.c	33;"	d	file:
MSIX_ENABLE_OFFSET	./msix.c	32;"	d	file:
MSIX_ENTRY_SIZE	./msix.c	40;"	d	file:
MSIX_MAX_ENTRIES	./msix.c	51;"	d	file:
MSIX_MSG_ADDR	./msix.c	36;"	d	file:
MSIX_MSG_DATA	./msix.c	38;"	d	file:
MSIX_MSG_UPPER_ADDR	./msix.c	37;"	d	file:
MSIX_PAGE_PENDING	./msix.c	50;"	d	file:
MSIX_PAGE_SIZE	./msix.c	48;"	d	file:
MSIX_PBA_OFFSET	./msix.c	28;"	d	file:
MSIX_TABLE_OFFSET	./msix.c	27;"	d	file:
MSIX_VECTOR_CTRL	./msix.c	39;"	d	file:
MSIX_VECTOR_MASK	./msix.c	41;"	d	file:
MSI_ADDR_BASE	./apic.c	80;"	d	file:
MSI_ADDR_DEST_ID_MASK	./apic.c	78;"	d	file:
MSI_ADDR_DEST_ID_SHIFT	./apic.c	77;"	d	file:
MSI_ADDR_DEST_MODE_SHIFT	./apic.c	76;"	d	file:
MSI_ADDR_SIZE	./apic.c	81;"	d	file:
MSI_DATA_DELIVERY_MODE_SHIFT	./apic.c	73;"	d	file:
MSI_DATA_LEVEL_SHIFT	./apic.c	75;"	d	file:
MSI_DATA_TRIGGER_SHIFT	./apic.c	74;"	d	file:
MSI_DATA_VECTOR_MASK	./apic.c	72;"	d	file:
MSI_DATA_VECTOR_SHIFT	./apic.c	71;"	d	file:
MSMOUSE_HI2	./msmouse.c	31;"	d	file:
MSMOUSE_LO6	./msmouse.c	30;"	d	file:
MSR_COLOR_EMULATION	./vga_int.h	24;"	d
MSR_PAGE_SELECT	./vga_int.h	25;"	d
MST_ETH_PHYS	./mainstone.h	15;"	d
MST_FLASH_0	./mainstone.h	16;"	d
MST_FLASH_1	./mainstone.h	17;"	d
MST_FPGA_PHYS	./mainstone.h	14;"	d
MST_GPSWR	./mst_fpga.c	20;"	d	file:
MST_INTMSKENA	./mst_fpga.c	25;"	d	file:
MST_INTSETCLR	./mst_fpga.c	26;"	d	file:
MST_LEDCTRL	./mst_fpga.c	19;"	d	file:
MST_LEDDAT1	./mst_fpga.c	17;"	d	file:
MST_LEDDAT2	./mst_fpga.c	18;"	d	file:
MST_MSCRD	./mst_fpga.c	24;"	d	file:
MST_MSCWR1	./mst_fpga.c	21;"	d	file:
MST_MSCWR2	./mst_fpga.c	22;"	d	file:
MST_MSCWR3	./mst_fpga.c	23;"	d	file:
MST_NUM_IRQS	./mst_fpga.c	16;"	d	file:
MST_PCMCIA0	./mst_fpga.c	27;"	d	file:
MST_PCMCIA1	./mst_fpga.c	28;"	d	file:
MS_DPRINTF	./escc.c	79;"	d	file:
MS_DPRINTF	./escc.c	82;"	d	file:
MULTIBOOT_FLAGS_BOOT_DEVICE	./pc.c	786;"	d	file:
MULTIBOOT_FLAGS_CMDLINE	./pc.c	787;"	d	file:
MULTIBOOT_FLAGS_MEMORY	./pc.c	785;"	d	file:
MULTIBOOT_FLAGS_MMAP	./pc.c	789;"	d	file:
MULTIBOOT_FLAGS_MODULES	./pc.c	788;"	d	file:
MULTIBOOT_STRUCT_ADDR	./pc.c	608;"	d	file:
MULTICAST_FILTER_LEN	./pcnet.c	580;"	d	file:
MUL_TABLE	./fmopl.c	/^static const UINT32 MUL_TABLE[16]= {$/;"	v	file:
MUSBEndPoint	./usb-musb.c	/^} MUSBEndPoint;$/;"	t	typeref:struct:__anon458	file:
MUSBState	./usb-musb.c	/^struct MUSBState {$/;"	s	file:
MUSBState	./usb.h	/^typedef struct MUSBState MUSBState;$/;"	t	typeref:struct:MUSBState
MUSB_HDRC_BUSCTL	./usb-musb.c	78;"	d	file:
MUSB_HDRC_CONFIGDATA	./usb-musb.c	98;"	d	file:
MUSB_HDRC_COUNT0	./usb-musb.c	90;"	d	file:
MUSB_HDRC_CSR0	./usb-musb.c	86;"	d	file:
MUSB_HDRC_DEVCTL	./usb-musb.c	49;"	d	file:
MUSB_HDRC_DMARAMCFG	./usb-musb.c	70;"	d	file:
MUSB_HDRC_ENDCOUNT	./usb-musb.c	69;"	d	file:
MUSB_HDRC_EP	./usb-musb.c	81;"	d	file:
MUSB_HDRC_EP_IDX	./usb-musb.c	43;"	d	file:
MUSB_HDRC_FADDR	./usb-musb.c	29;"	d	file:
MUSB_HDRC_FIFO	./usb-musb.c	46;"	d	file:
MUSB_HDRC_FIFOSIZE	./usb-musb.c	97;"	d	file:
MUSB_HDRC_FRAME	./usb-musb.c	38;"	d	file:
MUSB_HDRC_FS_EOF1	./usb-musb.c	74;"	d	file:
MUSB_HDRC_HS_EOF1	./usb-musb.c	73;"	d	file:
MUSB_HDRC_HWVERS	./usb-musb.c	59;"	d	file:
MUSB_HDRC_INDEX	./usb-musb.c	39;"	d	file:
MUSB_HDRC_INTRRX	./usb-musb.c	33;"	d	file:
MUSB_HDRC_INTRRXE	./usb-musb.c	35;"	d	file:
MUSB_HDRC_INTRTX	./usb-musb.c	32;"	d	file:
MUSB_HDRC_INTRTXE	./usb-musb.c	34;"	d	file:
MUSB_HDRC_INTRUSB	./usb-musb.c	36;"	d	file:
MUSB_HDRC_INTRUSBE	./usb-musb.c	37;"	d	file:
MUSB_HDRC_LS_EOF1	./usb-musb.c	75;"	d	file:
MUSB_HDRC_NAKLIMIT0	./usb-musb.c	94;"	d	file:
MUSB_HDRC_PHYVPLEN	./usb-musb.c	72;"	d	file:
MUSB_HDRC_PHYWAIT	./usb-musb.c	71;"	d	file:
MUSB_HDRC_POWER	./usb-musb.c	30;"	d	file:
MUSB_HDRC_RXCOUNT	./usb-musb.c	89;"	d	file:
MUSB_HDRC_RXCSR	./usb-musb.c	88;"	d	file:
MUSB_HDRC_RXFIFOADDR	./usb-musb.c	55;"	d	file:
MUSB_HDRC_RXFIFOSZ	./usb-musb.c	53;"	d	file:
MUSB_HDRC_RXFUNCADDR	./usb-musb.c	105;"	d	file:
MUSB_HDRC_RXHUBADDR	./usb-musb.c	106;"	d	file:
MUSB_HDRC_RXHUBPORT	./usb-musb.c	107;"	d	file:
MUSB_HDRC_RXINTERVAL	./usb-musb.c	96;"	d	file:
MUSB_HDRC_RXMAXP	./usb-musb.c	87;"	d	file:
MUSB_HDRC_RXTYPE	./usb-musb.c	95;"	d	file:
MUSB_HDRC_TESTMODE	./usb-musb.c	40;"	d	file:
MUSB_HDRC_TXCSR	./usb-musb.c	85;"	d	file:
MUSB_HDRC_TXFIFOADDR	./usb-musb.c	54;"	d	file:
MUSB_HDRC_TXFIFOSZ	./usb-musb.c	52;"	d	file:
MUSB_HDRC_TXFUNCADDR	./usb-musb.c	101;"	d	file:
MUSB_HDRC_TXHUBADDR	./usb-musb.c	102;"	d	file:
MUSB_HDRC_TXHUBPORT	./usb-musb.c	103;"	d	file:
MUSB_HDRC_TXINTERVAL	./usb-musb.c	93;"	d	file:
MUSB_HDRC_TXMAXP	./usb-musb.c	84;"	d	file:
MUSB_HDRC_TXTYPE	./usb-musb.c	91;"	d	file:
MUSB_HDRC_TYPE0	./usb-musb.c	92;"	d	file:
MUSB_HDRC_ULPI_REGADDR	./usb-musb.c	65;"	d	file:
MUSB_HDRC_ULPI_REGCTL	./usb-musb.c	66;"	d	file:
MUSB_HDRC_ULPI_REGDATA	./usb-musb.c	64;"	d	file:
MUSB_HDRC_ULPI_VBUSCTL	./usb-musb.c	63;"	d	file:
MUSB_HDRC_VCTRL	./usb-musb.c	58;"	d	file:
MUTE_SHIFT	./ac97.c	118;"	d	file:
MacIONVRAMState	./mac_nvram.c	/^struct MacIONVRAMState {$/;"	s	file:
MacIONVRAMState	./ppc_mac.h	/^typedef struct MacIONVRAMState MacIONVRAMState;$/;"	t	typeref:struct:MacIONVRAMState
MajorVersion	./usb-net.c	/^    le32 MajorVersion;$/;"	m	struct:rndis_init_cmplt_type	file:
MajorVersion	./usb-net.c	/^    le32 MajorVersion;$/;"	m	struct:rndis_init_msg_type	file:
MaltaFPGAState	./mips_malta.c	/^} MaltaFPGAState;$/;"	t	typeref:struct:__anon291	file:
MassStorageReset	./usb-msd.c	26;"	d	file:
MaxPacketsPerTransfer	./usb-net.c	/^    le32 MaxPacketsPerTransfer;$/;"	m	struct:rndis_init_cmplt_type	file:
MaxTransferSize	./usb-net.c	/^    le32 MaxTransferSize;$/;"	m	struct:rndis_init_cmplt_type	file:
MaxTransferSize	./usb-net.c	/^    le32 MaxTransferSize;$/;"	m	struct:rndis_init_msg_type	file:
MediaStatus	./rtl8139.c	/^    MediaStatus = 0x58,$/;"	e	enum:RTL8139_registers	file:
Medium	./usb-net.c	/^    le32 Medium;$/;"	m	struct:rndis_init_cmplt_type	file:
MemOp	./sh_pci.c	/^} MemOp;$/;"	t	typeref:struct:__anon389	file:
MenelausState	./twl92230.c	/^} MenelausState;$/;"	t	typeref:struct:__anon453	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_halt_msg_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_indicate_status_msg_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_init_cmplt_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_init_msg_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_keepalive_cmplt_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_keepalive_msg_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_packet_msg_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_query_cmplt_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_query_msg_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_reset_cmplt_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_reset_msg_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_set_cmplt_type	file:
MessageLength	./usb-net.c	/^    le32 MessageLength;$/;"	m	struct:rndis_set_msg_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_halt_msg_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_indicate_status_msg_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_init_cmplt_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_init_msg_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_keepalive_cmplt_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_keepalive_msg_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_packet_msg_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_query_cmplt_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_query_msg_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_reset_cmplt_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_reset_msg_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_set_cmplt_type	file:
MessageType	./usb-net.c	/^    le32 MessageType;$/;"	m	struct:rndis_set_msg_type	file:
MicroDriveState	./ide.c	/^} MicroDriveState;$/;"	t	typeref:struct:__anon271	file:
MinorVersion	./usb-net.c	/^    le32 MinorVersion;$/;"	m	struct:rndis_init_cmplt_type	file:
MinorVersion	./usb-net.c	/^    le32 MinorVersion;$/;"	m	struct:rndis_init_msg_type	file:
MiscState	./slavio_misc.c	/^typedef struct MiscState {$/;"	s	file:
MiscState	./slavio_misc.c	/^} MiscState;$/;"	t	typeref:struct:MiscState	file:
MissPkt	./rtl8139.c	/^    uint16_t   MissPkt;$/;"	m	struct:RTL8139TallyCounters	file:
MixerCtrlReg2x0	./gustate.h	100;"	d
Mono_Input_And_Output_Control	./cs4231a.c	/^    Mono_Input_And_Output_Control,$/;"	e	enum:__anon201	file:
MouseState	./adb.c	/^typedef struct MouseState {$/;"	s	file:
MouseState	./adb.c	/^} MouseState;$/;"	t	typeref:struct:MouseState	file:
MuLawDecompressTable	./cs4231a.c	/^static int16_t MuLawDecompressTable[256] =$/;"	v	file:
MultiIntr	./rtl8139.c	/^    MultiIntr = 0x5C,$/;"	e	enum:RTL8139_registers	file:
MultiIntr	./rtl8139.c	/^    uint16_t MultiIntr;$/;"	m	struct:RTL8139State	file:
MultiIntrClear	./rtl8139.c	/^    MultiIntrClear = 0xF000,$/;"	e	enum:ClearBitMasks	file:
N800_BAT_COVER_GPIO	./nseries.c	93;"	d	file:
N800_BLIZZARD_POWERDOWN_GPIO	./nseries.c	63;"	d	file:
N800_CAM_ACT_GPIO	./nseries.c	80;"	d	file:
N800_CAM_TURN_GPIO	./nseries.c	61;"	d	file:
N800_MMC1_WP_GPIO	./nseries.c	64;"	d	file:
N800_MMC2_WP_GPIO	./nseries.c	57;"	d	file:
N800_TSC_KP_IRQ_GPIO	./nseries.c	91;"	d	file:
N800_TSC_RESET_GPIO	./nseries.c	98;"	d	file:
N800_TSC_TS_GPIO	./nseries.c	87;"	d	file:
N800_TSC_UNKNOWN_GPIO	./nseries.c	100;"	d	file:
N800_UNKNOWN_GPIO	./nseries.c	78;"	d	file:
N800_UNKNOWN_GPIO0	./nseries.c	58;"	d	file:
N800_UNKNOWN_GPIO2	./nseries.c	68;"	d	file:
N800_UNKNOWN_GPIO4	./nseries.c	96;"	d	file:
N810_AIC33_RESET_GPIO	./nseries.c	99;"	d	file:
N810_BLIZZARD_RESET_GPIO	./nseries.c	67;"	d	file:
N810_GPS_RESET_GPIO	./nseries.c	62;"	d	file:
N810_GPS_WAKEUP_GPIO	./nseries.c	81;"	d	file:
N810_HEADSET_AMP_GPIO	./nseries.c	60;"	d	file:
N810_KB_LOCK_GPIO	./nseries.c	86;"	d	file:
N810_KEYBOARD_GPIO	./nseries.c	92;"	d	file:
N810_LM8323_ADDR	./nseries.c	112;"	d	file:
N810_LP5521_ADDR	./nseries.c	110;"	d	file:
N810_MMC2_VIOSD_GPIO	./nseries.c	59;"	d	file:
N810_MMC2_VSD_GPIO	./nseries.c	65;"	d	file:
N810_SLEEPX_LED_GPIO	./nseries.c	97;"	d	file:
N810_SLIDE_GPIO	./nseries.c	94;"	d	file:
N810_SPEAKER_AMP_GPIO	./nseries.c	85;"	d	file:
N810_TLV320AIC33_ADDR	./nseries.c	108;"	d	file:
N810_TSC_RESET_GPIO	./nseries.c	79;"	d	file:
N810_TSC_TS_GPIO	./nseries.c	88;"	d	file:
N810_TSL2563_ADDR	./nseries.c	111;"	d	file:
N8X0_BD_ADDR	./nseries.c	122;"	d	file:
N8X0_BT_HOST_WKUP_GPIO	./nseries.c	84;"	d	file:
N8X0_BT_RESET_GPIO	./nseries.c	76;"	d	file:
N8X0_BT_WKUP_GPIO	./nseries.c	70;"	d	file:
N8X0_CBUS_CLK_GPIO	./nseries.c	74;"	d	file:
N8X0_CBUS_DAT_GPIO	./nseries.c	73;"	d	file:
N8X0_CBUS_SEL_GPIO	./nseries.c	72;"	d	file:
N8X0_HEADPHONE_GPIO	./nseries.c	89;"	d	file:
N8X0_MENELAUS_ADDR	./nseries.c	115;"	d	file:
N8X0_MMC_CS_GPIO	./nseries.c	82;"	d	file:
N8X0_ONENAND_CS	./nseries.c	118;"	d	file:
N8X0_ONENAND_GPIO	./nseries.c	66;"	d	file:
N8X0_RETU_GPIO	./nseries.c	90;"	d	file:
N8X0_STI_GPIO	./nseries.c	71;"	d	file:
N8X0_TAHVO_GPIO	./nseries.c	95;"	d	file:
N8X0_TCM825x_ADDR	./nseries.c	109;"	d	file:
N8X0_TEA5761_CS_GPIO	./nseries.c	77;"	d	file:
N8X0_TMP105_ADDR	./nseries.c	114;"	d	file:
N8X0_TMP105_GPIO	./nseries.c	101;"	d	file:
N8X0_TUSB_ENABLE_GPIO	./nseries.c	56;"	d	file:
N8X0_TUSB_INT_GPIO	./nseries.c	69;"	d	file:
N8X0_USB_ASYNC_CS	./nseries.c	119;"	d	file:
N8X0_USB_SYNC_CS	./nseries.c	120;"	d	file:
N8X0_WLAN_IRQ_GPIO	./nseries.c	75;"	d	file:
N8X0_WLAN_PWR_GPIO	./nseries.c	83;"	d	file:
NAME	./pl110_template.h	102;"	d
NAME	./pl110_template.h	108;"	d
NAME	./pl110_template.h	303;"	d
NAME	./pl110_template.h	97;"	d
NANDFlashState	./flash.h	/^typedef struct NANDFlashState NANDFlashState;$/;"	t	typeref:struct:NANDFlashState
NANDFlashState	./nand.c	/^struct NANDFlashState {$/;"	s	file:
NAND_4PAGE_ARRAY	./nand.c	78;"	d	file:
NAND_BUSWIDTH_16	./nand.c	73;"	d	file:
NAND_CACHEPRG	./nand.c	75;"	d	file:
NAND_CFG_BASE	./tc6393xb.c	55;"	d	file:
NAND_CFG_COMMAND	./tc6393xb.c	54;"	d	file:
NAND_CFG_EC	./tc6393xb.c	58;"	d	file:
NAND_CFG_ECCC	./tc6393xb.c	60;"	d	file:
NAND_CFG_ICC	./tc6393xb.c	59;"	d	file:
NAND_CFG_INTE	./tc6393xb.c	57;"	d	file:
NAND_CFG_INTP	./tc6393xb.c	56;"	d	file:
NAND_CFG_NFDC	./tc6393xb.c	64;"	d	file:
NAND_CFG_NFM	./tc6393xb.c	62;"	d	file:
NAND_CFG_NFPSC	./tc6393xb.c	63;"	d	file:
NAND_CFG_NFTC	./tc6393xb.c	61;"	d	file:
NAND_CMD_BLOCKERASE1	./nand.c	32;"	d	file:
NAND_CMD_BLOCKERASE2	./nand.c	33;"	d	file:
NAND_CMD_CACHEPROGRAM2	./nand.c	31;"	d	file:
NAND_CMD_COPYBACKPRG1	./nand.c	35;"	d	file:
NAND_CMD_LPREAD2	./nand.c	23;"	d	file:
NAND_CMD_NOSERIALREAD2	./nand.c	24;"	d	file:
NAND_CMD_PAGEPROGRAM1	./nand.c	29;"	d	file:
NAND_CMD_PAGEPROGRAM2	./nand.c	30;"	d	file:
NAND_CMD_RANDOMREAD1	./nand.c	25;"	d	file:
NAND_CMD_RANDOMREAD2	./nand.c	26;"	d	file:
NAND_CMD_READ0	./nand.c	20;"	d	file:
NAND_CMD_READ1	./nand.c	21;"	d	file:
NAND_CMD_READ2	./nand.c	22;"	d	file:
NAND_CMD_READID	./nand.c	27;"	d	file:
NAND_CMD_READSTATUS	./nand.c	34;"	d	file:
NAND_CMD_RESET	./nand.c	28;"	d	file:
NAND_COPYBACK	./nand.c	76;"	d	file:
NAND_DATA	./tc6393xb.c	66;"	d	file:
NAND_IMR	./tc6393xb.c	70;"	d	file:
NAND_IO	./nand.c	82;"	d	file:
NAND_IOSTATUS_BUSY	./nand.c	42;"	d	file:
NAND_IOSTATUS_ERROR	./nand.c	37;"	d	file:
NAND_IOSTATUS_PLANE0	./nand.c	38;"	d	file:
NAND_IOSTATUS_PLANE1	./nand.c	39;"	d	file:
NAND_IOSTATUS_PLANE2	./nand.c	40;"	d	file:
NAND_IOSTATUS_PLANE3	./nand.c	41;"	d	file:
NAND_IOSTATUS_UNPROTCT	./nand.c	43;"	d	file:
NAND_ISR	./tc6393xb.c	69;"	d	file:
NAND_IS_AND	./nand.c	77;"	d	file:
NAND_MFR_FUJITSU	./flash.h	31;"	d
NAND_MFR_HYNIX	./flash.h	35;"	d
NAND_MFR_MICRON	./flash.h	36;"	d
NAND_MFR_NATIONAL	./flash.h	32;"	d
NAND_MFR_RENESAS	./flash.h	33;"	d
NAND_MFR_SAMSUNG	./flash.h	30;"	d
NAND_MFR_STMICRO	./flash.h	34;"	d
NAND_MFR_TOSHIBA	./flash.h	29;"	d
NAND_MODE	./tc6393xb.c	67;"	d	file:
NAND_MODE_ALE	./tc6393xb.c	74;"	d	file:
NAND_MODE_CE	./tc6393xb.c	73;"	d	file:
NAND_MODE_CLE	./tc6393xb.c	75;"	d	file:
NAND_MODE_ECC_EN	./tc6393xb.c	77;"	d	file:
NAND_MODE_ECC_MASK	./tc6393xb.c	76;"	d	file:
NAND_MODE_ECC_READ	./tc6393xb.c	78;"	d	file:
NAND_MODE_ECC_RST	./tc6393xb.c	79;"	d	file:
NAND_MODE_WP	./tc6393xb.c	72;"	d	file:
NAND_NO_AUTOINCR	./nand.c	72;"	d	file:
NAND_NO_PADDING	./nand.c	74;"	d	file:
NAND_NO_READRDY	./nand.c	79;"	d	file:
NAND_SAMSUNG_LP	./nand.c	80;"	d	file:
NAND_STATUS	./tc6393xb.c	68;"	d	file:
NAP_PROFILE_ID	./bt.h	2010;"	d
NAP_SVCLASS_ID	./bt.h	/^    NAP_SVCLASS_ID			= 0x1116,$/;"	e	enum:service_class_id
NB_CHANNELS	./es1370.c	154;"	d	file:
NB_DEPTHS	./vga.c	1154;"	d	file:
NB_DEVICES	./sh7750.c	35;"	d	file:
NB_PORTS	./usb-uhci.c	70;"	d	file:
NCPU	./armv7m_nvic.c	20;"	d	file:
NCPU	./mpcore.c	14;"	d	file:
NCPU	./realview_gic.c	13;"	d	file:
NDIS_MAC_OPTION_8021P_PRIORITY	./usb-net.c	595;"	d	file:
NDIS_MAC_OPTION_COPY_LOOKAHEAD_DATA	./usb-net.c	589;"	d	file:
NDIS_MAC_OPTION_EOTX_INDICATION	./usb-net.c	594;"	d	file:
NDIS_MAC_OPTION_FULL_DUPLEX	./usb-net.c	593;"	d	file:
NDIS_MAC_OPTION_NO_LOOPBACK	./usb-net.c	592;"	d	file:
NDIS_MAC_OPTION_RECEIVE_SERIALIZED	./usb-net.c	590;"	d	file:
NDIS_MAC_OPTION_TRANSFERS_NOT_PEND	./usb-net.c	591;"	d	file:
NE2000State	./ne2000.c	/^typedef struct NE2000State {$/;"	s	file:
NE2000State	./ne2000.c	/^} NE2000State;$/;"	t	typeref:struct:NE2000State	file:
NE2000_MEM_SIZE	./ne2000.c	122;"	d	file:
NE2000_NB_MAX	./ipf.c	322;"	d	file:
NE2000_NB_MAX	./pc.c	1016;"	d	file:
NE2000_NB_MAX	./ppc_prep.c	74;"	d	file:
NE2000_PMEM_END	./ne2000.c	121;"	d	file:
NE2000_PMEM_SIZE	./ne2000.c	119;"	d	file:
NE2000_PMEM_START	./ne2000.c	120;"	d	file:
NET_IP_ALIGN	./xen_nic.c	223;"	d	file:
NEW_RAN_WRITE	./common.h	73;"	d
NEW_SEQ_WRITE	./common.h	71;"	d
NOOP	./common.h	128;"	d
NREADOPS	./e1000.c	/^enum { NREADOPS = ARRAY_SIZE(macreg_readops) };$/;"	e	enum:__anon216	file:
NR_IRQS	./r2d.c	/^    NR_IRQS$/;"	e	enum:r2d_fpga_irq	file:
NR_PHY_BLOCKS	./vssim_config_manager.c	/^int64_t NR_PHY_BLOCKS;$/;"	v
NR_PHY_PAGES	./vssim_config_manager.c	/^int64_t NR_PHY_PAGES;$/;"	v
NR_PHY_SECTORS	./vssim_config_manager.c	/^int64_t NR_PHY_SECTORS;$/;"	v
NR_RESERVED_PHY_BLOCKS	./vssim_config_manager.c	/^int NR_RESERVED_PHY_BLOCKS;$/;"	v
NR_RESERVED_PHY_PAGES	./vssim_config_manager.c	/^int NR_RESERVED_PHY_PAGES;$/;"	v
NR_RESERVED_PHY_SUPER_BLOCKS	./vssim_config_manager.c	/^int NR_RESERVED_PHY_SUPER_BLOCKS;$/;"	v
NR_SOURCES	./sh7750.c	/^	NR_SOURCES,$/;"	e	enum:__anon386	file:
NUM_PACKETS	./smc91c111.c	17;"	d	file:
NVIC	./armv7m_nvic.c	21;"	d	file:
NVRAM_H	./nvram.h	2;"	d
NVRAM_PRINTF	./m48t59.c	33;"	d	file:
NVRAM_PRINTF	./m48t59.c	35;"	d	file:
NVRAM_SIZE	./ppc_mac.h	34;"	d
NVRAM_SIZE	./ppc_prep.c	532;"	d	file:
NVRAM_SIZE	./sun4u.c	54;"	d	file:
NVRAM_compute_crc	./ppc.c	/^static uint16_t NVRAM_compute_crc (nvram_t *nvram, uint32_t start, uint32_t count)$/;"	f	file:
NVRAM_crc_update	./ppc.c	/^static uint16_t NVRAM_crc_update (uint16_t prev, uint16_t value)$/;"	f	file:
NVRAM_get_byte	./ppc.c	/^uint8_t NVRAM_get_byte (nvram_t *nvram, uint32_t addr)$/;"	f
NVRAM_get_lword	./ppc.c	/^uint32_t NVRAM_get_lword (nvram_t *nvram, uint32_t addr)$/;"	f
NVRAM_get_string	./ppc.c	/^int NVRAM_get_string (nvram_t *nvram, uint8_t *dst, uint16_t addr, int max)$/;"	f
NVRAM_get_word	./ppc.c	/^uint16_t NVRAM_get_word (nvram_t *nvram, uint32_t addr)$/;"	f
NVRAM_readb	./m48t59.c	/^static uint32_t NVRAM_readb (void *opaque, uint32_t addr)$/;"	f	file:
NVRAM_set_byte	./ppc.c	/^void NVRAM_set_byte (nvram_t *nvram, uint32_t addr, uint8_t value)$/;"	f
NVRAM_set_lword	./ppc.c	/^void NVRAM_set_lword (nvram_t *nvram, uint32_t addr, uint32_t value)$/;"	f
NVRAM_set_string	./ppc.c	/^void NVRAM_set_string (nvram_t *nvram, uint32_t addr,$/;"	f
NVRAM_set_word	./ppc.c	/^void NVRAM_set_word (nvram_t *nvram, uint32_t addr, uint16_t value)$/;"	f
NVRAM_writeb	./m48t59.c	/^static void NVRAM_writeb (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
NVR_DPRINTF	./mac_nvram.c	34;"	d	file:
NVR_DPRINTF	./mac_nvram.c	37;"	d	file:
NWRITEOPS	./e1000.c	/^enum { NWRITEOPS = ARRAY_SIZE(macreg_writeops) };$/;"	e	enum:__anon217	file:
NWayAdvert	./rtl8139.c	/^    NWayAdvert = 0x66,$/;"	e	enum:RTL8139_registers	file:
NWayAdvert	./rtl8139.c	/^    uint16_t NWayAdvert;$/;"	m	struct:RTL8139State	file:
NWayExpansion	./rtl8139.c	/^    NWayExpansion = 0x6A,$/;"	e	enum:RTL8139_registers	file:
NWayExpansion	./rtl8139.c	/^    uint16_t NWayExpansion;$/;"	m	struct:RTL8139State	file:
NWayLPAR	./rtl8139.c	/^    NWayLPAR = 0x68,$/;"	e	enum:RTL8139_registers	file:
NWayLPAR	./rtl8139.c	/^    uint16_t NWayLPAR;$/;"	m	struct:RTL8139State	file:
NumOOBDataElements	./usb-net.c	/^    le32 NumOOBDataElements;$/;"	m	struct:rndis_packet_msg_type	file:
NumVoices	./gustate.h	115;"	d
OBEX_FILETRANS_PROFILE_ID	./bt.h	1994;"	d
OBEX_FILETRANS_SVCLASS_ID	./bt.h	/^    OBEX_FILETRANS_SVCLASS_ID		= 0x1106,$/;"	e	enum:service_class_id
OBEX_OBJPUSH_PROFILE_ID	./bt.h	1993;"	d
OBEX_OBJPUSH_SVCLASS_ID	./bt.h	/^    OBEX_OBJPUSH_SVCLASS_ID		= 0x1105,$/;"	e	enum:service_class_id
OBEX_UUID	./bt.h	/^    OBEX_UUID		= 0x0008,$/;"	e	enum:sdp_proto_uuid
OCF_ACCEPT_CONN_REQ	./bt.h	510;"	d
OCF_ACCEPT_SYNC_CONN_REQ	./bt.h	647;"	d
OCF_ADD_SCO	./bt.h	490;"	d
OCF_AUTH_REQUESTED	./bt.h	550;"	d
OCF_CHANGE_CONN_LINK_KEY	./bt.h	563;"	d
OCF_CHANGE_LOCAL_NAME	./bt.h	885;"	d
OCF_CREATE_CONN	./bt.h	472;"	d
OCF_CREATE_CONN_CANCEL	./bt.h	497;"	d
OCF_CREATE_NEW_UNIT_KEY	./bt.h	846;"	d
OCF_CSR_SEND_FIRMWARE	./bt-hci-csr.c	/^    OCF_CSR_SEND_FIRMWARE = 0x000,$/;"	e	enum:__anon21	file:
OCF_DELETE_STORED_LINK_KEY	./bt.h	873;"	d
OCF_DISCONNECT	./bt.h	483;"	d
OCF_EXIT_PARK_MODE	./bt.h	701;"	d
OCF_EXIT_PERIODIC_INQUIRY	./bt.h	470;"	d
OCF_EXIT_SNIFF_MODE	./bt.h	687;"	d
OCF_FLOW_SPECIFICATION	./bt.h	770;"	d
OCF_FLUSH	./bt.h	821;"	d
OCF_HOLD_MODE	./bt.h	669;"	d
OCF_HOST_BUFFER_SIZE	./bt.h	1039;"	d
OCF_HOST_NUMBER_OF_COMPLETED_PACKETS	./bt.h	1048;"	d
OCF_INQUIRY	./bt.h	444;"	d
OCF_INQUIRY_CANCEL	./bt.h	458;"	d
OCF_LINK_KEY_NEG_REPLY	./bt.h	531;"	d
OCF_LINK_KEY_REPLY	./bt.h	524;"	d
OCF_MASTER_LINK_KEY	./bt.h	569;"	d
OCF_PARK_MODE	./bt.h	693;"	d
OCF_PERIODIC_INQUIRY	./bt.h	460;"	d
OCF_PIN_CODE_NEG_REPLY	./bt.h	541;"	d
OCF_PIN_CODE_REPLY	./bt.h	533;"	d
OCF_QOS_SETUP	./bt.h	707;"	d
OCF_READ_AFH_MAP	./bt.h	1284;"	d
OCF_READ_AFH_MODE	./bt.h	1144;"	d
OCF_READ_AUTH_ENABLE	./bt.h	973;"	d
OCF_READ_AUTOMATIC_FLUSH_TIMEOUT	./bt.h	1014;"	d
OCF_READ_BD_ADDR	./bt.h	1238;"	d
OCF_READ_BUFFER_SIZE	./bt.h	1221;"	d
OCF_READ_CLASS_OF_DEV	./bt.h	988;"	d
OCF_READ_CLOCK	./bt.h	1293;"	d
OCF_READ_CLOCK_OFFSET	./bt.h	615;"	d
OCF_READ_CONN_ACCEPT_TIMEOUT	./bt.h	898;"	d
OCF_READ_COUNTRY_CODE	./bt.h	1231;"	d
OCF_READ_CURRENT_IAC_LAP	./bt.h	1073;"	d
OCF_READ_DEFAULT_LINK_POLICY	./bt.h	766;"	d
OCF_READ_ENCRYPT_MODE	./bt.h	980;"	d
OCF_READ_EXT_INQUIRY_RESPONSE	./bt.h	1161;"	d
OCF_READ_FAILED_CONTACT_COUNTER	./bt.h	1248;"	d
OCF_READ_HOLD_MODE_ACTIVITY	./bt.h	1022;"	d
OCF_READ_INQUIRY_MODE	./bt.h	1123;"	d
OCF_READ_INQUIRY_SCAN_TYPE	./bt.h	1106;"	d
OCF_READ_INQ_ACTIVITY	./bt.h	958;"	d
OCF_READ_LINK_POLICY	./bt.h	742;"	d
OCF_READ_LINK_QUALITY	./bt.h	1263;"	d
OCF_READ_LINK_SUPERVISION_TIMEOUT	./bt.h	1050;"	d
OCF_READ_LMP_HANDLE	./bt.h	621;"	d
OCF_READ_LOCAL_COMMANDS	./bt.h	1194;"	d
OCF_READ_LOCAL_EXT_FEATURES	./bt.h	1208;"	d
OCF_READ_LOCAL_FEATURES	./bt.h	1201;"	d
OCF_READ_LOCAL_NAME	./bt.h	891;"	d
OCF_READ_LOCAL_VERSION	./bt.h	1183;"	d
OCF_READ_NUM_BROADCAST_RETRANS	./bt.h	1018;"	d
OCF_READ_NUM_SUPPORTED_IAC	./bt.h	1070;"	d
OCF_READ_PAGE_ACTIVITY	./bt.h	943;"	d
OCF_READ_PAGE_SCAN_MODE	./bt.h	1092;"	d
OCF_READ_PAGE_SCAN_PERIOD_MODE	./bt.h	1088;"	d
OCF_READ_PAGE_SCAN_TYPE	./bt.h	1140;"	d
OCF_READ_PAGE_TIMEOUT	./bt.h	911;"	d
OCF_READ_PIN_TYPE	./bt.h	833;"	d
OCF_READ_REMOTE_EXT_FEATURES	./bt.h	602;"	d
OCF_READ_REMOTE_FEATURES	./bt.h	596;"	d
OCF_READ_REMOTE_VERSION	./bt.h	609;"	d
OCF_READ_RSSI	./bt.h	1276;"	d
OCF_READ_SCAN_ENABLE	./bt.h	924;"	d
OCF_READ_STORED_LINK_KEY	./bt.h	848;"	d
OCF_READ_TRANSMIT_POWER_LEVEL	./bt.h	1026;"	d
OCF_READ_VOICE_SETTING	./bt.h	1001;"	d
OCF_REJECT_CONN_REQ	./bt.h	517;"	d
OCF_REJECT_SYNC_CONN_REQ	./bt.h	659;"	d
OCF_REMOTE_NAME_REQ	./bt.h	575;"	d
OCF_REMOTE_NAME_REQ_CANCEL	./bt.h	584;"	d
OCF_RESET	./bt.h	791;"	d
OCF_RESET_FAILED_CONTACT_COUNTER	./bt.h	1256;"	d
OCF_ROLE_DISCOVERY	./bt.h	723;"	d
OCF_SETUP_SYNC_CONN	./bt.h	635;"	d
OCF_SET_AFH_CLASSIFICATION	./bt.h	1096;"	d
OCF_SET_CONN_ENCRYPT	./bt.h	556;"	d
OCF_SET_CONN_PTYPE	./bt.h	543;"	d
OCF_SET_EVENT_FLT	./bt.h	793;"	d
OCF_SET_EVENT_MASK	./bt.h	785;"	d
OCF_SNIFF_MODE	./bt.h	677;"	d
OCF_SNIFF_SUBRATE	./bt.h	772;"	d
OCF_SWITCH_ROLE	./bt.h	735;"	d
OCF_WRITE_AFH_MODE	./bt.h	1151;"	d
OCF_WRITE_AUTH_ENABLE	./bt.h	975;"	d
OCF_WRITE_AUTOMATIC_FLUSH_TIMEOUT	./bt.h	1016;"	d
OCF_WRITE_CLASS_OF_DEV	./bt.h	995;"	d
OCF_WRITE_CONN_ACCEPT_TIMEOUT	./bt.h	905;"	d
OCF_WRITE_CURRENT_IAC_LAP	./bt.h	1081;"	d
OCF_WRITE_DEFAULT_LINK_POLICY	./bt.h	768;"	d
OCF_WRITE_ENCRYPT_MODE	./bt.h	982;"	d
OCF_WRITE_EXT_INQUIRY_RESPONSE	./bt.h	1169;"	d
OCF_WRITE_HOLD_MODE_ACTIVITY	./bt.h	1024;"	d
OCF_WRITE_INQUIRY_MODE	./bt.h	1130;"	d
OCF_WRITE_INQUIRY_SCAN_TYPE	./bt.h	1113;"	d
OCF_WRITE_INQ_ACTIVITY	./bt.h	966;"	d
OCF_WRITE_LINK_POLICY	./bt.h	754;"	d
OCF_WRITE_LINK_SUPERVISION_TIMEOUT	./bt.h	1058;"	d
OCF_WRITE_NUM_BROADCAST_RETRANS	./bt.h	1020;"	d
OCF_WRITE_PAGE_ACTIVITY	./bt.h	951;"	d
OCF_WRITE_PAGE_SCAN_MODE	./bt.h	1094;"	d
OCF_WRITE_PAGE_SCAN_PERIOD_MODE	./bt.h	1090;"	d
OCF_WRITE_PAGE_SCAN_TYPE	./bt.h	1142;"	d
OCF_WRITE_PAGE_TIMEOUT	./bt.h	918;"	d
OCF_WRITE_PIN_TYPE	./bt.h	840;"	d
OCF_WRITE_SCAN_ENABLE	./bt.h	931;"	d
OCF_WRITE_STORED_LINK_KEY	./bt.h	861;"	d
OCF_WRITE_VOICE_SETTING	./bt.h	1008;"	d
OCM0_DSACNTL	./ppc405_uc.c	/^    OCM0_DSACNTL = 0x01B,$/;"	e	enum:__anon347	file:
OCM0_DSARC	./ppc405_uc.c	/^    OCM0_DSARC   = 0x01A,$/;"	e	enum:__anon347	file:
OCM0_ISACNTL	./ppc405_uc.c	/^    OCM0_ISACNTL = 0x019,$/;"	e	enum:__anon347	file:
OCM0_ISARC	./ppc405_uc.c	/^    OCM0_ISARC   = 0x018,$/;"	e	enum:__anon347	file:
ODDPORTMASK	./sh7750.c	107;"	d	file:
OFFSET_TCNT	./sh_timer.c	29;"	d	file:
OFFSET_TCOR	./sh_timer.c	28;"	d	file:
OFFSET_TCPR	./sh_timer.c	31;"	d	file:
OFFSET_TCR	./sh_timer.c	30;"	d	file:
OGF_HOST_CTL	./bt.h	783;"	d
OGF_INFO_PARAM	./bt.h	1181;"	d
OGF_LINK_CTL	./bt.h	442;"	d
OGF_LINK_POLICY	./bt.h	667;"	d
OGF_STATUS_PARAM	./bt.h	1246;"	d
OGF_TESTING_CMD	./bt.h	1308;"	d
OGF_VENDOR_CMD	./bt.h	1311;"	d
OHCIPCIState	./usb-ohci.c	/^} OHCIPCIState;$/;"	t	typeref:struct:__anon463	file:
OHCIPort	./usb-ohci.c	/^typedef struct OHCIPort {$/;"	s	file:
OHCIPort	./usb-ohci.c	/^} OHCIPort;$/;"	t	typeref:struct:OHCIPort	file:
OHCIState	./usb-ohci.c	/^} OHCIState;$/;"	t	typeref:struct:__anon462	file:
OHCI_BM	./usb-ohci.c	181;"	d	file:
OHCI_CC_BITSTUFFING	./usb-ohci.c	297;"	d	file:
OHCI_CC_BUFFEROVERRUN	./usb-ohci.c	305;"	d	file:
OHCI_CC_BUFFERUNDERRUN	./usb-ohci.c	306;"	d	file:
OHCI_CC_CRC	./usb-ohci.c	296;"	d	file:
OHCI_CC_DATAOVERRUN	./usb-ohci.c	303;"	d	file:
OHCI_CC_DATATOGGLEMISMATCH	./usb-ohci.c	298;"	d	file:
OHCI_CC_DATAUNDERRUN	./usb-ohci.c	304;"	d	file:
OHCI_CC_DEVICENOTRESPONDING	./usb-ohci.c	300;"	d	file:
OHCI_CC_NOERROR	./usb-ohci.c	295;"	d	file:
OHCI_CC_PIDCHECKFAILURE	./usb-ohci.c	301;"	d	file:
OHCI_CC_STALL	./usb-ohci.c	299;"	d	file:
OHCI_CC_UNDEXPETEDPID	./usb-ohci.c	302;"	d	file:
OHCI_CTL_BLE	./usb-ohci.c	221;"	d	file:
OHCI_CTL_CBSR	./usb-ohci.c	217;"	d	file:
OHCI_CTL_CLE	./usb-ohci.c	220;"	d	file:
OHCI_CTL_HCFS	./usb-ohci.c	222;"	d	file:
OHCI_CTL_IE	./usb-ohci.c	219;"	d	file:
OHCI_CTL_IR	./usb-ohci.c	227;"	d	file:
OHCI_CTL_PLE	./usb-ohci.c	218;"	d	file:
OHCI_CTL_RWC	./usb-ohci.c	228;"	d	file:
OHCI_CTL_RWE	./usb-ohci.c	229;"	d	file:
OHCI_DPTR_MASK	./usb-ohci.c	179;"	d	file:
OHCI_EDPTR_MASK	./usb-ohci.c	250;"	d	file:
OHCI_ED_C	./usb-ohci.c	148;"	d	file:
OHCI_ED_D_MASK	./usb-ohci.c	139;"	d	file:
OHCI_ED_D_SHIFT	./usb-ohci.c	138;"	d	file:
OHCI_ED_EN_MASK	./usb-ohci.c	137;"	d	file:
OHCI_ED_EN_SHIFT	./usb-ohci.c	136;"	d	file:
OHCI_ED_F	./usb-ohci.c	142;"	d	file:
OHCI_ED_FA_MASK	./usb-ohci.c	135;"	d	file:
OHCI_ED_FA_SHIFT	./usb-ohci.c	134;"	d	file:
OHCI_ED_H	./usb-ohci.c	147;"	d	file:
OHCI_ED_K	./usb-ohci.c	141;"	d	file:
OHCI_ED_MPS_MASK	./usb-ohci.c	144;"	d	file:
OHCI_ED_MPS_SHIFT	./usb-ohci.c	143;"	d	file:
OHCI_ED_S	./usb-ohci.c	140;"	d	file:
OHCI_FMI_FI	./usb-ohci.c	252;"	d	file:
OHCI_FMI_FIT	./usb-ohci.c	254;"	d	file:
OHCI_FMI_FSMPS	./usb-ohci.c	253;"	d	file:
OHCI_FR_RT	./usb-ohci.c	256;"	d	file:
OHCI_HCCA_MASK	./usb-ohci.c	248;"	d	file:
OHCI_HCCA_SIZE	./usb-ohci.c	247;"	d	file:
OHCI_HRESET_FSBIR	./usb-ohci.c	308;"	d	file:
OHCI_INTR_FNO	./usb-ohci.c	242;"	d	file:
OHCI_INTR_MIE	./usb-ohci.c	245;"	d	file:
OHCI_INTR_OC	./usb-ohci.c	244;"	d	file:
OHCI_INTR_RD	./usb-ohci.c	240;"	d	file:
OHCI_INTR_RHSC	./usb-ohci.c	243;"	d	file:
OHCI_INTR_SF	./usb-ohci.c	239;"	d	file:
OHCI_INTR_SO	./usb-ohci.c	237;"	d	file:
OHCI_INTR_UE	./usb-ohci.c	241;"	d	file:
OHCI_INTR_WD	./usb-ohci.c	238;"	d	file:
OHCI_LS_THRESH	./usb-ohci.c	258;"	d	file:
OHCI_MAX_PORTS	./usb-ohci.c	51;"	d	file:
OHCI_OFFSET_MASK	./usb-ohci.c	177;"	d	file:
OHCI_PAGE_MASK	./usb-ohci.c	176;"	d	file:
OHCI_PORT_CCS	./usb-ohci.c	275;"	d	file:
OHCI_PORT_CSC	./usb-ohci.c	282;"	d	file:
OHCI_PORT_LSDA	./usb-ohci.c	281;"	d	file:
OHCI_PORT_OCIC	./usb-ohci.c	285;"	d	file:
OHCI_PORT_PES	./usb-ohci.c	276;"	d	file:
OHCI_PORT_PESC	./usb-ohci.c	283;"	d	file:
OHCI_PORT_POCI	./usb-ohci.c	278;"	d	file:
OHCI_PORT_PPS	./usb-ohci.c	280;"	d	file:
OHCI_PORT_PRS	./usb-ohci.c	279;"	d	file:
OHCI_PORT_PRSC	./usb-ohci.c	286;"	d	file:
OHCI_PORT_PSS	./usb-ohci.c	277;"	d	file:
OHCI_PORT_PSSC	./usb-ohci.c	284;"	d	file:
OHCI_PORT_WTC	./usb-ohci.c	287;"	d	file:
OHCI_RHA_DT	./usb-ohci.c	263;"	d	file:
OHCI_RHA_NOCP	./usb-ohci.c	265;"	d	file:
OHCI_RHA_NPS	./usb-ohci.c	262;"	d	file:
OHCI_RHA_OCPM	./usb-ohci.c	264;"	d	file:
OHCI_RHA_POTPGT_MASK	./usb-ohci.c	266;"	d	file:
OHCI_RHA_PSM	./usb-ohci.c	261;"	d	file:
OHCI_RHA_RW_MASK	./usb-ohci.c	260;"	d	file:
OHCI_RHS_CRWE	./usb-ohci.c	273;"	d	file:
OHCI_RHS_DRWE	./usb-ohci.c	270;"	d	file:
OHCI_RHS_LPS	./usb-ohci.c	268;"	d	file:
OHCI_RHS_LPSC	./usb-ohci.c	271;"	d	file:
OHCI_RHS_OCI	./usb-ohci.c	269;"	d	file:
OHCI_RHS_OCIC	./usb-ohci.c	272;"	d	file:
OHCI_SET_BM	./usb-ohci.c	184;"	d	file:
OHCI_STATUS_BLF	./usb-ohci.c	233;"	d	file:
OHCI_STATUS_CLF	./usb-ohci.c	232;"	d	file:
OHCI_STATUS_HCR	./usb-ohci.c	231;"	d	file:
OHCI_STATUS_OCR	./usb-ohci.c	234;"	d	file:
OHCI_STATUS_SOC	./usb-ohci.c	235;"	d	file:
OHCI_TD_CC_MASK	./usb-ohci.c	161;"	d	file:
OHCI_TD_CC_SHIFT	./usb-ohci.c	160;"	d	file:
OHCI_TD_DIR_IN	./usb-ohci.c	292;"	d	file:
OHCI_TD_DIR_OUT	./usb-ohci.c	291;"	d	file:
OHCI_TD_DIR_RESERVED	./usb-ohci.c	293;"	d	file:
OHCI_TD_DIR_SETUP	./usb-ohci.c	290;"	d	file:
OHCI_TD_DI_MASK	./usb-ohci.c	155;"	d	file:
OHCI_TD_DI_SHIFT	./usb-ohci.c	154;"	d	file:
OHCI_TD_DP_MASK	./usb-ohci.c	153;"	d	file:
OHCI_TD_DP_SHIFT	./usb-ohci.c	152;"	d	file:
OHCI_TD_EC_MASK	./usb-ohci.c	159;"	d	file:
OHCI_TD_EC_SHIFT	./usb-ohci.c	158;"	d	file:
OHCI_TD_FC_MASK	./usb-ohci.c	168;"	d	file:
OHCI_TD_FC_SHIFT	./usb-ohci.c	167;"	d	file:
OHCI_TD_PSW_CC_MASK	./usb-ohci.c	172;"	d	file:
OHCI_TD_PSW_CC_SHIFT	./usb-ohci.c	171;"	d	file:
OHCI_TD_PSW_SIZE_MASK	./usb-ohci.c	174;"	d	file:
OHCI_TD_PSW_SIZE_SHIFT	./usb-ohci.c	173;"	d	file:
OHCI_TD_R	./usb-ohci.c	151;"	d	file:
OHCI_TD_SF_MASK	./usb-ohci.c	166;"	d	file:
OHCI_TD_SF_SHIFT	./usb-ohci.c	165;"	d	file:
OHCI_TD_T0	./usb-ohci.c	156;"	d	file:
OHCI_TD_T1	./usb-ohci.c	157;"	d	file:
OHCI_TYPE_PCI	./usb-ohci.c	/^    OHCI_TYPE_PCI,$/;"	e	enum:ohci_type	file:
OHCI_TYPE_PXA	./usb-ohci.c	/^    OHCI_TYPE_PXA,$/;"	e	enum:ohci_type	file:
OHCI_TYPE_SM501	./usb-ohci.c	/^    OHCI_TYPE_SM501,$/;"	e	enum:ohci_type	file:
OHCI_USB_OPERATIONAL	./usb-ohci.c	225;"	d	file:
OHCI_USB_RESET	./usb-ohci.c	223;"	d	file:
OHCI_USB_RESUME	./usb-ohci.c	224;"	d	file:
OHCI_USB_SUSPEND	./usb-ohci.c	226;"	d	file:
OID	./sd.c	214;"	d	file:
OID	./usb-net.c	/^    le32 OID;$/;"	m	struct:rndis_query_msg_type	file:
OID	./usb-net.c	/^    le32 OID;$/;"	m	struct:rndis_set_msg_type	file:
OID_802_3_CURRENT_ADDRESS	./usb-net.c	/^    OID_802_3_CURRENT_ADDRESS		= 0x01010102,$/;"	e	enum:ndis_oid	file:
OID_802_3_MAC_OPTIONS	./usb-net.c	/^    OID_802_3_MAC_OPTIONS		= 0x01010105,$/;"	e	enum:ndis_oid	file:
OID_802_3_MAXIMUM_LIST_SIZE	./usb-net.c	/^    OID_802_3_MAXIMUM_LIST_SIZE		= 0x01010104,$/;"	e	enum:ndis_oid	file:
OID_802_3_MULTICAST_LIST	./usb-net.c	/^    OID_802_3_MULTICAST_LIST		= 0x01010103,$/;"	e	enum:ndis_oid	file:
OID_802_3_PERMANENT_ADDRESS	./usb-net.c	/^    OID_802_3_PERMANENT_ADDRESS		= 0x01010101,$/;"	e	enum:ndis_oid	file:
OID_802_3_RCV_ERROR_ALIGNMENT	./usb-net.c	/^    OID_802_3_RCV_ERROR_ALIGNMENT	= 0x01020101,$/;"	e	enum:ndis_oid	file:
OID_802_3_RCV_OVERRUN	./usb-net.c	/^    OID_802_3_RCV_OVERRUN		= 0x01020203,$/;"	e	enum:ndis_oid	file:
OID_802_3_XMIT_DEFERRED	./usb-net.c	/^    OID_802_3_XMIT_DEFERRED		= 0x01020201,$/;"	e	enum:ndis_oid	file:
OID_802_3_XMIT_HEARTBEAT_FAILURE	./usb-net.c	/^    OID_802_3_XMIT_HEARTBEAT_FAILURE	= 0x01020205,$/;"	e	enum:ndis_oid	file:
OID_802_3_XMIT_LATE_COLLISIONS	./usb-net.c	/^    OID_802_3_XMIT_LATE_COLLISIONS	= 0x01020207,$/;"	e	enum:ndis_oid	file:
OID_802_3_XMIT_MAX_COLLISIONS	./usb-net.c	/^    OID_802_3_XMIT_MAX_COLLISIONS	= 0x01020202,$/;"	e	enum:ndis_oid	file:
OID_802_3_XMIT_MORE_COLLISIONS	./usb-net.c	/^    OID_802_3_XMIT_MORE_COLLISIONS	= 0x01020103,$/;"	e	enum:ndis_oid	file:
OID_802_3_XMIT_ONE_COLLISION	./usb-net.c	/^    OID_802_3_XMIT_ONE_COLLISION	= 0x01020102,$/;"	e	enum:ndis_oid	file:
OID_802_3_XMIT_TIMES_CRS_LOST	./usb-net.c	/^    OID_802_3_XMIT_TIMES_CRS_LOST	= 0x01020206,$/;"	e	enum:ndis_oid	file:
OID_802_3_XMIT_UNDERRUN	./usb-net.c	/^    OID_802_3_XMIT_UNDERRUN		= 0x01020204,$/;"	e	enum:ndis_oid	file:
OID_GEN_BROADCAST_BYTES_RCV	./usb-net.c	/^    OID_GEN_BROADCAST_BYTES_RCV		= 0x0002020b,$/;"	e	enum:ndis_oid	file:
OID_GEN_BROADCAST_BYTES_XMIT	./usb-net.c	/^    OID_GEN_BROADCAST_BYTES_XMIT	= 0x00020205,$/;"	e	enum:ndis_oid	file:
OID_GEN_BROADCAST_FRAMES_RCV	./usb-net.c	/^    OID_GEN_BROADCAST_FRAMES_RCV	= 0x0002020c,$/;"	e	enum:ndis_oid	file:
OID_GEN_BROADCAST_FRAMES_XMIT	./usb-net.c	/^    OID_GEN_BROADCAST_FRAMES_XMIT	= 0x00020206,$/;"	e	enum:ndis_oid	file:
OID_GEN_CURRENT_LOOKAHEAD	./usb-net.c	/^    OID_GEN_CURRENT_LOOKAHEAD		= 0x0001010f,$/;"	e	enum:ndis_oid	file:
OID_GEN_CURRENT_PACKET_FILTER	./usb-net.c	/^    OID_GEN_CURRENT_PACKET_FILTER	= 0x0001010e,$/;"	e	enum:ndis_oid	file:
OID_GEN_DEVICE_PROFILE	./usb-net.c	/^    OID_GEN_DEVICE_PROFILE		= 0x00020212,$/;"	e	enum:ndis_oid	file:
OID_GEN_DIRECTED_BYTES_RCV	./usb-net.c	/^    OID_GEN_DIRECTED_BYTES_RCV		= 0x00020207,$/;"	e	enum:ndis_oid	file:
OID_GEN_DIRECTED_BYTES_XMIT	./usb-net.c	/^    OID_GEN_DIRECTED_BYTES_XMIT		= 0x00020201,$/;"	e	enum:ndis_oid	file:
OID_GEN_DIRECTED_FRAMES_RCV	./usb-net.c	/^    OID_GEN_DIRECTED_FRAMES_RCV		= 0x00020208,$/;"	e	enum:ndis_oid	file:
OID_GEN_DIRECTED_FRAMES_XMIT	./usb-net.c	/^    OID_GEN_DIRECTED_FRAMES_XMIT	= 0x00020202,$/;"	e	enum:ndis_oid	file:
OID_GEN_DRIVER_VERSION	./usb-net.c	/^    OID_GEN_DRIVER_VERSION		= 0x00010110,$/;"	e	enum:ndis_oid	file:
OID_GEN_FRIENDLY_NAME	./usb-net.c	/^    OID_GEN_FRIENDLY_NAME		= 0x00020216,$/;"	e	enum:ndis_oid	file:
OID_GEN_GET_NETCARD_TIME	./usb-net.c	/^    OID_GEN_GET_NETCARD_TIME		= 0x00020210,$/;"	e	enum:ndis_oid	file:
OID_GEN_GET_TIME_CAPS	./usb-net.c	/^    OID_GEN_GET_TIME_CAPS		= 0x0002020f,$/;"	e	enum:ndis_oid	file:
OID_GEN_HARDWARE_STATUS	./usb-net.c	/^    OID_GEN_HARDWARE_STATUS		= 0x00010102,$/;"	e	enum:ndis_oid	file:
OID_GEN_INIT_TIME_MS	./usb-net.c	/^    OID_GEN_INIT_TIME_MS		= 0x00020213,$/;"	e	enum:ndis_oid	file:
OID_GEN_LINK_SPEED	./usb-net.c	/^    OID_GEN_LINK_SPEED			= 0x00010107,$/;"	e	enum:ndis_oid	file:
OID_GEN_MACHINE_NAME	./usb-net.c	/^    OID_GEN_MACHINE_NAME		= 0x0001021a,$/;"	e	enum:ndis_oid	file:
OID_GEN_MAC_OPTIONS	./usb-net.c	/^    OID_GEN_MAC_OPTIONS			= 0x00010113,$/;"	e	enum:ndis_oid	file:
OID_GEN_MAXIMUM_FRAME_SIZE	./usb-net.c	/^    OID_GEN_MAXIMUM_FRAME_SIZE		= 0x00010106,$/;"	e	enum:ndis_oid	file:
OID_GEN_MAXIMUM_LOOKAHEAD	./usb-net.c	/^    OID_GEN_MAXIMUM_LOOKAHEAD		= 0x00010105,$/;"	e	enum:ndis_oid	file:
OID_GEN_MAXIMUM_SEND_PACKETS	./usb-net.c	/^    OID_GEN_MAXIMUM_SEND_PACKETS	= 0x00010115,$/;"	e	enum:ndis_oid	file:
OID_GEN_MAXIMUM_TOTAL_SIZE	./usb-net.c	/^    OID_GEN_MAXIMUM_TOTAL_SIZE		= 0x00010111,$/;"	e	enum:ndis_oid	file:
OID_GEN_MEDIA_CAPABILITIES	./usb-net.c	/^    OID_GEN_MEDIA_CAPABILITIES		= 0x00010201,$/;"	e	enum:ndis_oid	file:
OID_GEN_MEDIA_CONNECT_STATUS	./usb-net.c	/^    OID_GEN_MEDIA_CONNECT_STATUS	= 0x00010114,$/;"	e	enum:ndis_oid	file:
OID_GEN_MEDIA_IN_USE	./usb-net.c	/^    OID_GEN_MEDIA_IN_USE		= 0x00010104,$/;"	e	enum:ndis_oid	file:
OID_GEN_MEDIA_SENSE_COUNTS	./usb-net.c	/^    OID_GEN_MEDIA_SENSE_COUNTS		= 0x00020215,$/;"	e	enum:ndis_oid	file:
OID_GEN_MEDIA_SUPPORTED	./usb-net.c	/^    OID_GEN_MEDIA_SUPPORTED		= 0x00010103,$/;"	e	enum:ndis_oid	file:
OID_GEN_MINIPORT_INFO	./usb-net.c	/^    OID_GEN_MINIPORT_INFO		= 0x00020217,$/;"	e	enum:ndis_oid	file:
OID_GEN_MULTICAST_BYTES_RCV	./usb-net.c	/^    OID_GEN_MULTICAST_BYTES_RCV		= 0x00020209,$/;"	e	enum:ndis_oid	file:
OID_GEN_MULTICAST_BYTES_XMIT	./usb-net.c	/^    OID_GEN_MULTICAST_BYTES_XMIT	= 0x00020203,$/;"	e	enum:ndis_oid	file:
OID_GEN_MULTICAST_FRAMES_RCV	./usb-net.c	/^    OID_GEN_MULTICAST_FRAMES_RCV	= 0x0002020a,$/;"	e	enum:ndis_oid	file:
OID_GEN_MULTICAST_FRAMES_XMIT	./usb-net.c	/^    OID_GEN_MULTICAST_FRAMES_XMIT	= 0x00020204,$/;"	e	enum:ndis_oid	file:
OID_GEN_NETCARD_LOAD	./usb-net.c	/^    OID_GEN_NETCARD_LOAD		= 0x00020211,$/;"	e	enum:ndis_oid	file:
OID_GEN_NETWORK_LAYER_ADDRESSES	./usb-net.c	/^    OID_GEN_NETWORK_LAYER_ADDRESSES	= 0x00010118,$/;"	e	enum:ndis_oid	file:
OID_GEN_PHYSICAL_MEDIUM	./usb-net.c	/^    OID_GEN_PHYSICAL_MEDIUM		= 0x00010202,$/;"	e	enum:ndis_oid	file:
OID_GEN_PROTOCOL_OPTIONS	./usb-net.c	/^    OID_GEN_PROTOCOL_OPTIONS		= 0x00010112,$/;"	e	enum:ndis_oid	file:
OID_GEN_RCV_CRC_ERROR	./usb-net.c	/^    OID_GEN_RCV_CRC_ERROR		= 0x0002020d,$/;"	e	enum:ndis_oid	file:
OID_GEN_RCV_ERROR	./usb-net.c	/^    OID_GEN_RCV_ERROR			= 0x00020104,$/;"	e	enum:ndis_oid	file:
OID_GEN_RCV_NO_BUFFER	./usb-net.c	/^    OID_GEN_RCV_NO_BUFFER		= 0x00020105,$/;"	e	enum:ndis_oid	file:
OID_GEN_RCV_OK	./usb-net.c	/^    OID_GEN_RCV_OK			= 0x00020102,$/;"	e	enum:ndis_oid	file:
OID_GEN_RECEIVE_BLOCK_SIZE	./usb-net.c	/^    OID_GEN_RECEIVE_BLOCK_SIZE		= 0x0001010b,$/;"	e	enum:ndis_oid	file:
OID_GEN_RECEIVE_BUFFER_SPACE	./usb-net.c	/^    OID_GEN_RECEIVE_BUFFER_SPACE	= 0x00010109,$/;"	e	enum:ndis_oid	file:
OID_GEN_RESET_COUNTS	./usb-net.c	/^    OID_GEN_RESET_COUNTS		= 0x00020214,$/;"	e	enum:ndis_oid	file:
OID_GEN_RESET_VERIFY_PARAMETERS	./usb-net.c	/^    OID_GEN_RESET_VERIFY_PARAMETERS	= 0x00020218,$/;"	e	enum:ndis_oid	file:
OID_GEN_RNDIS_CONFIG_PARAMETER	./usb-net.c	/^    OID_GEN_RNDIS_CONFIG_PARAMETER	= 0x0001021b,$/;"	e	enum:ndis_oid	file:
OID_GEN_SUPPORTED_GUIDS	./usb-net.c	/^    OID_GEN_SUPPORTED_GUIDS		= 0x00010117,$/;"	e	enum:ndis_oid	file:
OID_GEN_SUPPORTED_LIST	./usb-net.c	/^    OID_GEN_SUPPORTED_LIST		= 0x00010101,$/;"	e	enum:ndis_oid	file:
OID_GEN_TRANSMIT_BLOCK_SIZE	./usb-net.c	/^    OID_GEN_TRANSMIT_BLOCK_SIZE		= 0x0001010a,$/;"	e	enum:ndis_oid	file:
OID_GEN_TRANSMIT_BUFFER_SPACE	./usb-net.c	/^    OID_GEN_TRANSMIT_BUFFER_SPACE	= 0x00010108,$/;"	e	enum:ndis_oid	file:
OID_GEN_TRANSMIT_QUEUE_LENGTH	./usb-net.c	/^    OID_GEN_TRANSMIT_QUEUE_LENGTH	= 0x0002020e,$/;"	e	enum:ndis_oid	file:
OID_GEN_TRANSPORT_HEADER_OFFSET	./usb-net.c	/^    OID_GEN_TRANSPORT_HEADER_OFFSET	= 0x00010119,$/;"	e	enum:ndis_oid	file:
OID_GEN_VENDOR_DESCRIPTION	./usb-net.c	/^    OID_GEN_VENDOR_DESCRIPTION		= 0x0001010d,$/;"	e	enum:ndis_oid	file:
OID_GEN_VENDOR_DRIVER_VERSION	./usb-net.c	/^    OID_GEN_VENDOR_DRIVER_VERSION	= 0x00010116,$/;"	e	enum:ndis_oid	file:
OID_GEN_VENDOR_ID	./usb-net.c	/^    OID_GEN_VENDOR_ID			= 0x0001010c,$/;"	e	enum:ndis_oid	file:
OID_GEN_VLAN_ID	./usb-net.c	/^    OID_GEN_VLAN_ID			= 0x0001021c,$/;"	e	enum:ndis_oid	file:
OID_GEN_XMIT_ERROR	./usb-net.c	/^    OID_GEN_XMIT_ERROR			= 0x00020103,$/;"	e	enum:ndis_oid	file:
OID_GEN_XMIT_OK	./usb-net.c	/^    OID_GEN_XMIT_OK			= 0x00020101,$/;"	e	enum:ndis_oid	file:
OID_PNP_ADD_WAKE_UP_PATTERN	./usb-net.c	325;"	d	file:
OID_PNP_CAPABILITIES	./usb-net.c	322;"	d	file:
OID_PNP_ENABLE_WAKE_UP	./usb-net.c	327;"	d	file:
OID_PNP_QUERY_POWER	./usb-net.c	324;"	d	file:
OID_PNP_REMOVE_WAKE_UP_PATTERN	./usb-net.c	326;"	d	file:
OID_PNP_SET_POWER	./usb-net.c	323;"	d	file:
OIER	./pxa2xx_timer.c	38;"	d	file:
OLD_EEPROM_VERSION	./eeprom93xx.c	51;"	d	file:
OMAP15XX_SRAM_SIZE	./omap.h	40;"	d
OMAP1611_SRAM_SIZE	./omap.h	42;"	d
OMAP16XX_SRAM_SIZE	./omap.h	41;"	d
OMAP242X_SRAM_SIZE	./omap.h	43;"	d
OMAP243X_SRAM_SIZE	./omap.h	44;"	d
OMAP24XX_DMA_AES_RX	./omap.h	574;"	d
OMAP24XX_DMA_AES_TX	./omap.h	573;"	d
OMAP24XX_DMA_CWT	./omap.h	572;"	d
OMAP24XX_DMA_DES_RX	./omap.h	576;"	d
OMAP24XX_DMA_DES_TX	./omap.h	575;"	d
OMAP24XX_DMA_DSS	./omap.h	570;"	d
OMAP24XX_DMA_EAC_AC_RD	./omap.h	581;"	d
OMAP24XX_DMA_EAC_AC_WR	./omap.h	582;"	d
OMAP24XX_DMA_EAC_BT_DL_RD	./omap.h	589;"	d
OMAP24XX_DMA_EAC_BT_DL_WR	./omap.h	590;"	d
OMAP24XX_DMA_EAC_BT_UL_RD	./omap.h	587;"	d
OMAP24XX_DMA_EAC_BT_UL_WR	./omap.h	588;"	d
OMAP24XX_DMA_EAC_MD_DL_RD	./omap.h	585;"	d
OMAP24XX_DMA_EAC_MD_DL_WR	./omap.h	586;"	d
OMAP24XX_DMA_EAC_MD_UL_RD	./omap.h	583;"	d
OMAP24XX_DMA_EAC_MD_UL_WR	./omap.h	584;"	d
OMAP24XX_DMA_EXT_DMAREQ0	./omap.h	566;"	d
OMAP24XX_DMA_EXT_DMAREQ1	./omap.h	567;"	d
OMAP24XX_DMA_EXT_DMAREQ2	./omap.h	578;"	d
OMAP24XX_DMA_EXT_DMAREQ3	./omap.h	579;"	d
OMAP24XX_DMA_EXT_DMAREQ4	./omap.h	580;"	d
OMAP24XX_DMA_EXT_DMAREQ5	./omap.h	627;"	d
OMAP24XX_DMA_GFX	./omap.h	569;"	d
OMAP24XX_DMA_GPMC	./omap.h	568;"	d
OMAP24XX_DMA_I2C1_RX	./omap.h	592;"	d
OMAP24XX_DMA_I2C1_TX	./omap.h	591;"	d
OMAP24XX_DMA_I2C2_RX	./omap.h	594;"	d
OMAP24XX_DMA_I2C2_TX	./omap.h	593;"	d
OMAP24XX_DMA_MCBSP1_RX	./omap.h	596;"	d
OMAP24XX_DMA_MCBSP1_TX	./omap.h	595;"	d
OMAP24XX_DMA_MCBSP2_RX	./omap.h	598;"	d
OMAP24XX_DMA_MCBSP2_TX	./omap.h	597;"	d
OMAP24XX_DMA_MMC1_RX	./omap.h	625;"	d
OMAP24XX_DMA_MMC1_TX	./omap.h	624;"	d
OMAP24XX_DMA_MS	./omap.h	626;"	d
OMAP24XX_DMA_NO_DEVICE	./omap.h	564;"	d
OMAP24XX_DMA_SHA1MD5_RX	./omap.h	577;"	d
OMAP24XX_DMA_SPI1_RX0	./omap.h	600;"	d
OMAP24XX_DMA_SPI1_RX1	./omap.h	602;"	d
OMAP24XX_DMA_SPI1_RX2	./omap.h	604;"	d
OMAP24XX_DMA_SPI1_RX3	./omap.h	606;"	d
OMAP24XX_DMA_SPI1_TX0	./omap.h	599;"	d
OMAP24XX_DMA_SPI1_TX1	./omap.h	601;"	d
OMAP24XX_DMA_SPI1_TX2	./omap.h	603;"	d
OMAP24XX_DMA_SPI1_TX3	./omap.h	605;"	d
OMAP24XX_DMA_SPI2_RX0	./omap.h	608;"	d
OMAP24XX_DMA_SPI2_RX1	./omap.h	610;"	d
OMAP24XX_DMA_SPI2_TX0	./omap.h	607;"	d
OMAP24XX_DMA_SPI2_TX1	./omap.h	609;"	d
OMAP24XX_DMA_UART1_RX	./omap.h	613;"	d
OMAP24XX_DMA_UART1_TX	./omap.h	612;"	d
OMAP24XX_DMA_UART2_RX	./omap.h	615;"	d
OMAP24XX_DMA_UART2_TX	./omap.h	614;"	d
OMAP24XX_DMA_UART3_RX	./omap.h	617;"	d
OMAP24XX_DMA_UART3_TX	./omap.h	616;"	d
OMAP24XX_DMA_USB_W2FC_RX0	./omap.h	619;"	d
OMAP24XX_DMA_USB_W2FC_RX1	./omap.h	621;"	d
OMAP24XX_DMA_USB_W2FC_RX2	./omap.h	623;"	d
OMAP24XX_DMA_USB_W2FC_TX0	./omap.h	618;"	d
OMAP24XX_DMA_USB_W2FC_TX1	./omap.h	620;"	d
OMAP24XX_DMA_USB_W2FC_TX2	./omap.h	622;"	d
OMAP24XX_DMA_VLYNQ_TX	./omap.h	571;"	d
OMAP24XX_DMA_XTI_DMA	./omap.h	565;"	d
OMAP2_GC_REV	./omap_i2c.c	45;"	d	file:
OMAP2_INTR_REV	./omap_i2c.c	44;"	d	file:
OMAP2_L3_BASE	./omap.h	34;"	d
OMAP2_L4_BASE	./omap.h	32;"	d
OMAP2_Q0_BASE	./omap.h	23;"	d
OMAP2_Q1_BASE	./omap.h	31;"	d
OMAP2_Q2_BASE	./omap.h	35;"	d
OMAP2_Q3_BASE	./omap.h	36;"	d
OMAP2_SRAM_BASE	./omap.h	33;"	d
OMAP730_SRAM_SIZE	./omap.h	39;"	d
OMAP_16B_REG	./omap.h	1026;"	d
OMAP_16B_REG	./omap.h	1034;"	d
OMAP_32B_REG	./omap.h	1029;"	d
OMAP_32B_REG	./omap.h	1035;"	d
OMAP_8B_REG	./omap.h	1023;"	d
OMAP_8B_REG	./omap.h	1033;"	d
OMAP_BAD_REG	./omap.h	984;"	d
OMAP_CS0_BASE	./omap.h	24;"	d
OMAP_CS0_SIZE	./omap.h	45;"	d
OMAP_CS1_BASE	./omap.h	25;"	d
OMAP_CS1_SIZE	./omap.h	46;"	d
OMAP_CS2_BASE	./omap.h	26;"	d
OMAP_CS2_SIZE	./omap.h	47;"	d
OMAP_CS3_BASE	./omap.h	27;"	d
OMAP_CS3_SIZE	./omap.h	48;"	d
OMAP_DMA_CAMERA_IF_RX	./omap.h	521;"	d
OMAP_DMA_CCP_ATTN	./omap.h	539;"	d
OMAP_DMA_CCP_FIFO_NOT_EMPTY	./omap.h	540;"	d
OMAP_DMA_CMT_APE_RV_CHAN_0	./omap.h	542;"	d
OMAP_DMA_CMT_APE_RV_CHAN_1	./omap.h	544;"	d
OMAP_DMA_CMT_APE_RV_CHAN_2	./omap.h	546;"	d
OMAP_DMA_CMT_APE_RV_CHAN_3	./omap.h	548;"	d
OMAP_DMA_CMT_APE_RV_CHAN_4	./omap.h	550;"	d
OMAP_DMA_CMT_APE_RV_CHAN_5	./omap.h	552;"	d
OMAP_DMA_CMT_APE_RV_CHAN_6	./omap.h	554;"	d
OMAP_DMA_CMT_APE_RV_CHAN_7	./omap.h	556;"	d
OMAP_DMA_CMT_APE_TX_CHAN_0	./omap.h	541;"	d
OMAP_DMA_CMT_APE_TX_CHAN_1	./omap.h	543;"	d
OMAP_DMA_CMT_APE_TX_CHAN_2	./omap.h	545;"	d
OMAP_DMA_CMT_APE_TX_CHAN_3	./omap.h	547;"	d
OMAP_DMA_CMT_APE_TX_CHAN_4	./omap.h	549;"	d
OMAP_DMA_CMT_APE_TX_CHAN_5	./omap.h	551;"	d
OMAP_DMA_CMT_APE_TX_CHAN_6	./omap.h	553;"	d
OMAP_DMA_CMT_APE_TX_CHAN_7	./omap.h	555;"	d
OMAP_DMA_CRYPTO_DES_IN	./omap.h	535;"	d
OMAP_DMA_CRYPTO_DES_OUT	./omap.h	559;"	d
OMAP_DMA_CRYPTO_HASH	./omap.h	538;"	d
OMAP_DMA_EXT_NDMA_REQ0	./omap.h	506;"	d
OMAP_DMA_EXT_NDMA_REQ1	./omap.h	507;"	d
OMAP_DMA_I2C_RX	./omap.h	504;"	d
OMAP_DMA_I2C_TX	./omap.h	505;"	d
OMAP_DMA_IRQ_LCD_LINE	./omap.h	525;"	d
OMAP_DMA_MCBSP1_RX	./omap.h	510;"	d
OMAP_DMA_MCBSP1_TX	./omap.h	509;"	d
OMAP_DMA_MCBSP2_RX	./omap.h	518;"	d
OMAP_DMA_MCBSP2_TX	./omap.h	517;"	d
OMAP_DMA_MCBSP3_RX	./omap.h	512;"	d
OMAP_DMA_MCBSP3_TX	./omap.h	511;"	d
OMAP_DMA_MCSI1_RX	./omap.h	503;"	d
OMAP_DMA_MCSI1_TX	./omap.h	502;"	d
OMAP_DMA_MEMORY_STICK	./omap.h	526;"	d
OMAP_DMA_MMC2_RX	./omap.h	558;"	d
OMAP_DMA_MMC2_TX	./omap.h	557;"	d
OMAP_DMA_MMC_RX	./omap.h	523;"	d
OMAP_DMA_MMC_TX	./omap.h	522;"	d
OMAP_DMA_NAND	./omap.h	524;"	d
OMAP_DMA_NO_DEVICE	./omap.h	501;"	d
OMAP_DMA_SPI_RX	./omap.h	537;"	d
OMAP_DMA_SPI_TX	./omap.h	536;"	d
OMAP_DMA_UART1_RX	./omap.h	514;"	d
OMAP_DMA_UART1_TX	./omap.h	513;"	d
OMAP_DMA_UART2_RX	./omap.h	516;"	d
OMAP_DMA_UART2_TX	./omap.h	515;"	d
OMAP_DMA_UART3_RX	./omap.h	520;"	d
OMAP_DMA_UART3_TX	./omap.h	519;"	d
OMAP_DMA_USB_W2FC_RX0	./omap.h	527;"	d
OMAP_DMA_USB_W2FC_RX1	./omap.h	528;"	d
OMAP_DMA_USB_W2FC_RX2	./omap.h	529;"	d
OMAP_DMA_USB_W2FC_TX0	./omap.h	530;"	d
OMAP_DMA_USB_W2FC_TX1	./omap.h	531;"	d
OMAP_DMA_USB_W2FC_TX2	./omap.h	532;"	d
OMAP_DMA_UWIRE_TX	./omap.h	508;"	d
OMAP_EMIFF_BASE	./omap.h	28;"	d
OMAP_EMIFS_BASE	./omap.h	22;"	d
OMAP_FMT_plx	./omap.h	965;"	d
OMAP_FMT_plx	./omap.h	967;"	d
OMAP_GPIOSW_INVERTED	./omap.h	1016;"	d
OMAP_GPIOSW_OUTPUT	./omap.h	1017;"	d
OMAP_GPIOSW_TYPE_ACTIVITY	./omap.h	/^    OMAP_GPIOSW_TYPE_ACTIVITY	= 2 << 4,$/;"	e	enum:__anon300
OMAP_GPIOSW_TYPE_CONNECTION	./omap.h	/^    OMAP_GPIOSW_TYPE_CONNECTION	= 1 << 4,$/;"	e	enum:__anon300
OMAP_GPIOSW_TYPE_COVER	./omap.h	/^    OMAP_GPIOSW_TYPE_COVER	= 0 << 4,$/;"	e	enum:__anon300
OMAP_IMIF_BASE	./omap.h	29;"	d
OMAP_INT_1510_BT_MCSI1RX	./omap.h	216;"	d
OMAP_INT_1510_BT_MCSI1TX	./omap.h	215;"	d
OMAP_INT_1510_COM_SPI_RO	./omap.h	219;"	d
OMAP_INT_1510_DSP_MAILBOX1	./omap.h	141;"	d
OMAP_INT_1510_DSP_MAILBOX2	./omap.h	142;"	d
OMAP_INT_1510_MEM_STICK	./omap.h	218;"	d
OMAP_INT_1510_SPI_RX	./omap.h	140;"	d
OMAP_INT_1510_SPI_TX	./omap.h	139;"	d
OMAP_INT_1510_SoSSI_MATCH	./omap.h	217;"	d
OMAP_INT_15XX_IH2_IRQ	./omap.h	132;"	d
OMAP_INT_15XX_LB_MMU	./omap.h	133;"	d
OMAP_INT_15XX_LOCAL_BUS	./omap.h	134;"	d
OMAP_INT_1610_BT_MCSI1RX	./omap.h	240;"	d
OMAP_INT_1610_BT_MCSI1TX	./omap.h	239;"	d
OMAP_INT_1610_CF	./omap.h	255;"	d
OMAP_INT_1610_DMA_CH10	./omap.h	263;"	d
OMAP_INT_1610_DMA_CH11	./omap.h	264;"	d
OMAP_INT_1610_DMA_CH12	./omap.h	265;"	d
OMAP_INT_1610_DMA_CH13	./omap.h	266;"	d
OMAP_INT_1610_DMA_CH14	./omap.h	267;"	d
OMAP_INT_1610_DMA_CH15	./omap.h	268;"	d
OMAP_INT_1610_DMA_CH6	./omap.h	259;"	d
OMAP_INT_1610_DMA_CH7	./omap.h	260;"	d
OMAP_INT_1610_DMA_CH8	./omap.h	261;"	d
OMAP_INT_1610_DMA_CH9	./omap.h	262;"	d
OMAP_INT_1610_DSP_MAILBOX1	./omap.h	159;"	d
OMAP_INT_1610_DSP_MAILBOX2	./omap.h	160;"	d
OMAP_INT_1610_FAC	./omap.h	235;"	d
OMAP_INT_1610_GPIO_BANK2	./omap.h	252;"	d
OMAP_INT_1610_GPIO_BANK3	./omap.h	253;"	d
OMAP_INT_1610_GPIO_BANK4	./omap.h	257;"	d
OMAP_INT_1610_GPTIMER1	./omap.h	162;"	d
OMAP_INT_1610_GPTIMER2	./omap.h	163;"	d
OMAP_INT_1610_GPTIMER3	./omap.h	246;"	d
OMAP_INT_1610_GPTIMER4	./omap.h	247;"	d
OMAP_INT_1610_GPTIMER5	./omap.h	248;"	d
OMAP_INT_1610_GPTIMER6	./omap.h	249;"	d
OMAP_INT_1610_GPTIMER7	./omap.h	250;"	d
OMAP_INT_1610_GPTIMER8	./omap.h	251;"	d
OMAP_INT_1610_IH2_FIQ	./omap.h	156;"	d
OMAP_INT_1610_IH2_IRQ	./omap.h	155;"	d
OMAP_INT_1610_LCD_LINE	./omap.h	161;"	d
OMAP_INT_1610_MEM_STICK	./omap.h	242;"	d
OMAP_INT_1610_MMC2	./omap.h	254;"	d
OMAP_INT_1610_McBSP2RX_OF	./omap.h	243;"	d
OMAP_INT_1610_McBSP2_RX	./omap.h	158;"	d
OMAP_INT_1610_McBSP2_TX	./omap.h	157;"	d
OMAP_INT_1610_NAND	./omap.h	269;"	d
OMAP_INT_1610_SPI	./omap.h	258;"	d
OMAP_INT_1610_SSR_FIFO_0	./omap.h	164;"	d
OMAP_INT_1610_STI	./omap.h	244;"	d
OMAP_INT_1610_STI_WAKEUP	./omap.h	245;"	d
OMAP_INT_1610_SoSSI	./omap.h	238;"	d
OMAP_INT_1610_SoSSI_MATCH	./omap.h	241;"	d
OMAP_INT_1610_USB_HHC_2	./omap.h	236;"	d
OMAP_INT_1610_USB_OTG	./omap.h	237;"	d
OMAP_INT_1610_WAKE_UP_REQ	./omap.h	256;"	d
OMAP_INT_1WIRE	./omap.h	204;"	d
OMAP_INT_243X_CARKIT	./omap.h	407;"	d
OMAP_INT_243X_GPIO_BANK5	./omap.h	357;"	d
OMAP_INT_243X_HS_USB_DMA	./omap.h	406;"	d
OMAP_INT_243X_HS_USB_MC	./omap.h	405;"	d
OMAP_INT_243X_MCBSP1_IRQ	./omap.h	383;"	d
OMAP_INT_243X_MCBSP2_IRQ	./omap.h	340;"	d
OMAP_INT_243X_MCBSP3_IRQ	./omap.h	341;"	d
OMAP_INT_243X_MCBSP4_IRQ	./omap.h	342;"	d
OMAP_INT_243X_MCBSP5_IRQ	./omap.h	343;"	d
OMAP_INT_24XX_CAM_IRQ	./omap.h	348;"	d
OMAP_INT_24XX_DSP_MMU	./omap.h	352;"	d
OMAP_INT_24XX_DSP_UMA	./omap.h	351;"	d
OMAP_INT_24XX_DSS_IRQ	./omap.h	349;"	d
OMAP_INT_24XX_EAC_IRQ	./omap.h	347;"	d
OMAP_INT_24XX_FAC_IRQ	./omap.h	403;"	d
OMAP_INT_24XX_GPIO_BANK1	./omap.h	353;"	d
OMAP_INT_24XX_GPIO_BANK2	./omap.h	354;"	d
OMAP_INT_24XX_GPIO_BANK3	./omap.h	355;"	d
OMAP_INT_24XX_GPIO_BANK4	./omap.h	356;"	d
OMAP_INT_24XX_GPMC_IRQ	./omap.h	344;"	d
OMAP_INT_24XX_GPTIMER1	./omap.h	361;"	d
OMAP_INT_24XX_GPTIMER10	./omap.h	370;"	d
OMAP_INT_24XX_GPTIMER11	./omap.h	371;"	d
OMAP_INT_24XX_GPTIMER12	./omap.h	372;"	d
OMAP_INT_24XX_GPTIMER2	./omap.h	362;"	d
OMAP_INT_24XX_GPTIMER3	./omap.h	363;"	d
OMAP_INT_24XX_GPTIMER4	./omap.h	364;"	d
OMAP_INT_24XX_GPTIMER5	./omap.h	365;"	d
OMAP_INT_24XX_GPTIMER6	./omap.h	366;"	d
OMAP_INT_24XX_GPTIMER7	./omap.h	367;"	d
OMAP_INT_24XX_GPTIMER8	./omap.h	368;"	d
OMAP_INT_24XX_GPTIMER9	./omap.h	369;"	d
OMAP_INT_24XX_GUFFAW_IRQ	./omap.h	345;"	d
OMAP_INT_24XX_I2C1_IRQ	./omap.h	377;"	d
OMAP_INT_24XX_I2C2_IRQ	./omap.h	378;"	d
OMAP_INT_24XX_IVA_IRQ	./omap.h	346;"	d
OMAP_INT_24XX_L3_IRQ	./omap.h	334;"	d
OMAP_INT_24XX_MAIL_U0_MPU	./omap.h	350;"	d
OMAP_INT_24XX_MAIL_U3_MPU	./omap.h	358;"	d
OMAP_INT_24XX_MCBSP1_IRQ_RX	./omap.h	380;"	d
OMAP_INT_24XX_MCBSP1_IRQ_TX	./omap.h	379;"	d
OMAP_INT_24XX_MCBSP2_IRQ_RX	./omap.h	382;"	d
OMAP_INT_24XX_MCBSP2_IRQ_TX	./omap.h	381;"	d
OMAP_INT_24XX_MCSPI1_IRQ	./omap.h	384;"	d
OMAP_INT_24XX_MCSPI2_IRQ	./omap.h	385;"	d
OMAP_INT_24XX_MCSPI3_IRQ	./omap.h	404;"	d
OMAP_INT_24XX_MG_IRQ	./omap.h	376;"	d
OMAP_INT_24XX_MMC_IRQ	./omap.h	401;"	d
OMAP_INT_24XX_MS_IRQ	./omap.h	402;"	d
OMAP_INT_24XX_PKA_IRQ	./omap.h	373;"	d
OMAP_INT_24XX_PRCM_MPU_IRQ	./omap.h	335;"	d
OMAP_INT_24XX_RNG_IRQ	./omap.h	375;"	d
OMAP_INT_24XX_SDMA_IRQ0	./omap.h	336;"	d
OMAP_INT_24XX_SDMA_IRQ1	./omap.h	337;"	d
OMAP_INT_24XX_SDMA_IRQ2	./omap.h	338;"	d
OMAP_INT_24XX_SDMA_IRQ3	./omap.h	339;"	d
OMAP_INT_24XX_SHA1MD5_IRQ	./omap.h	374;"	d
OMAP_INT_24XX_SSI1_IRQ0	./omap.h	386;"	d
OMAP_INT_24XX_SSI1_IRQ1	./omap.h	387;"	d
OMAP_INT_24XX_SSI2_IRQ0	./omap.h	388;"	d
OMAP_INT_24XX_SSI2_IRQ1	./omap.h	389;"	d
OMAP_INT_24XX_SSI_GDD_IRQ	./omap.h	390;"	d
OMAP_INT_24XX_STI	./omap.h	332;"	d
OMAP_INT_24XX_SYS_NIRQ	./omap.h	333;"	d
OMAP_INT_24XX_UART1_IRQ	./omap.h	391;"	d
OMAP_INT_24XX_UART2_IRQ	./omap.h	392;"	d
OMAP_INT_24XX_UART3_IRQ	./omap.h	393;"	d
OMAP_INT_24XX_USB_IRQ_GEN	./omap.h	394;"	d
OMAP_INT_24XX_USB_IRQ_HGEN	./omap.h	397;"	d
OMAP_INT_24XX_USB_IRQ_HSOF	./omap.h	398;"	d
OMAP_INT_24XX_USB_IRQ_ISO	./omap.h	396;"	d
OMAP_INT_24XX_USB_IRQ_NISO	./omap.h	395;"	d
OMAP_INT_24XX_USB_IRQ_OTG	./omap.h	399;"	d
OMAP_INT_24XX_VLYNQ_IRQ	./omap.h	400;"	d
OMAP_INT_24XX_WDT3	./omap.h	359;"	d
OMAP_INT_24XX_WDT4	./omap.h	360;"	d
OMAP_INT_310_FAC	./omap.h	224;"	d
OMAP_INT_310_HSAB_MMU	./omap.h	150;"	d
OMAP_INT_310_HSB_MAILBOX1	./omap.h	149;"	d
OMAP_INT_310_MCSI1_FE	./omap.h	226;"	d
OMAP_INT_310_MCSI2_FE	./omap.h	227;"	d
OMAP_INT_310_McBSP2RX_OF	./omap.h	230;"	d
OMAP_INT_310_McBSP2_RX	./omap.h	148;"	d
OMAP_INT_310_McBSP2_TX	./omap.h	147;"	d
OMAP_INT_310_USB_HHC_2	./omap.h	225;"	d
OMAP_INT_310_USB_W2FC_ISO	./omap.h	228;"	d
OMAP_INT_310_USB_W2FC_NON_ISO	./omap.h	229;"	d
OMAP_INT_34XX_GPTIMER12	./omap.h	408;"	d
OMAP_INT_730_CAMERA_IF	./omap.h	303;"	d
OMAP_INT_730_CFCD	./omap.h	276;"	d
OMAP_INT_730_CFIREQ	./omap.h	277;"	d
OMAP_INT_730_DBB_RF_EN	./omap.h	306;"	d
OMAP_INT_730_DMA_CH10	./omap.h	321;"	d
OMAP_INT_730_DMA_CH11	./omap.h	322;"	d
OMAP_INT_730_DMA_CH12	./omap.h	323;"	d
OMAP_INT_730_DMA_CH13	./omap.h	324;"	d
OMAP_INT_730_DMA_CH14	./omap.h	325;"	d
OMAP_INT_730_DMA_CH15	./omap.h	326;"	d
OMAP_INT_730_DMA_CH6	./omap.h	317;"	d
OMAP_INT_730_DMA_CH7	./omap.h	318;"	d
OMAP_INT_730_DMA_CH8	./omap.h	319;"	d
OMAP_INT_730_DMA_CH9	./omap.h	320;"	d
OMAP_INT_730_DUAL_MODE_TIMER	./omap.h	305;"	d
OMAP_INT_730_EAC	./omap.h	174;"	d
OMAP_INT_730_GPIO_BANK1	./omap.h	175;"	d
OMAP_INT_730_GPIO_BANK2	./omap.h	176;"	d
OMAP_INT_730_GPIO_BANK3	./omap.h	177;"	d
OMAP_INT_730_GPIO_BANK4	./omap.h	284;"	d
OMAP_INT_730_GPIO_BANK5	./omap.h	184;"	d
OMAP_INT_730_GPIO_BANK6	./omap.h	185;"	d
OMAP_INT_730_GSM_PROTECT	./omap.h	182;"	d
OMAP_INT_730_HDQ_1WIRE	./omap.h	295;"	d
OMAP_INT_730_HW_ERRORS	./omap.h	274;"	d
OMAP_INT_730_I2C	./omap.h	278;"	d
OMAP_INT_730_ICR	./omap.h	173;"	d
OMAP_INT_730_IH2_FIQ	./omap.h	169;"	d
OMAP_INT_730_IH2_IRQ	./omap.h	170;"	d
OMAP_INT_730_LCD_LINE	./omap.h	181;"	d
OMAP_INT_730_LLPC_LCD_CTRL_OFF	./omap.h	312;"	d
OMAP_INT_730_LLPC_OE_FALLING	./omap.h	313;"	d
OMAP_INT_730_LLPC_OE_RISING	./omap.h	314;"	d
OMAP_INT_730_LLPC_VSYNC	./omap.h	315;"	d
OMAP_INT_730_MCSI	./omap.h	290;"	d
OMAP_INT_730_MMC_SDIO	./omap.h	297;"	d
OMAP_INT_730_MPUIO	./omap.h	311;"	d
OMAP_INT_730_MPUIO_KEYPAD	./omap.h	307;"	d
OMAP_INT_730_MPU_EXT_NIRQ	./omap.h	280;"	d
OMAP_INT_730_McBSP1RX	./omap.h	286;"	d
OMAP_INT_730_McBSP1RX_OF	./omap.h	287;"	d
OMAP_INT_730_McBSP1TX	./omap.h	285;"	d
OMAP_INT_730_McBSP2RX	./omap.h	179;"	d
OMAP_INT_730_McBSP2RX_OVF	./omap.h	180;"	d
OMAP_INT_730_McBSP2TX	./omap.h	178;"	d
OMAP_INT_730_NAND	./omap.h	327;"	d
OMAP_INT_730_NFIQ_PWR_FAIL	./omap.h	275;"	d
OMAP_INT_730_PCC	./omap.h	279;"	d
OMAP_INT_730_RNG	./omap.h	304;"	d
OMAP_INT_730_RNG_IDLE	./omap.h	310;"	d
OMAP_INT_730_SHA1_MD5	./omap.h	308;"	d
OMAP_INT_730_SMC_CD	./omap.h	293;"	d
OMAP_INT_730_SMC_IREQ	./omap.h	294;"	d
OMAP_INT_730_SPGIO_WR	./omap.h	186;"	d
OMAP_INT_730_SPI_100K_1	./omap.h	281;"	d
OMAP_INT_730_SPI_100K_2	./omap.h	309;"	d
OMAP_INT_730_SYREN_SPI	./omap.h	282;"	d
OMAP_INT_730_TIMER3	./omap.h	183;"	d
OMAP_INT_730_TIMER32K	./omap.h	296;"	d
OMAP_INT_730_UART_MODEM_1	./omap.h	289;"	d
OMAP_INT_730_UART_MODEM_IRDA_2	./omap.h	288;"	d
OMAP_INT_730_UPLD	./omap.h	298;"	d
OMAP_INT_730_USB_GENI	./omap.h	301;"	d
OMAP_INT_730_USB_HHC_1	./omap.h	299;"	d
OMAP_INT_730_USB_HHC_2	./omap.h	300;"	d
OMAP_INT_730_USB_ISO	./omap.h	172;"	d
OMAP_INT_730_USB_NON_ISO	./omap.h	171;"	d
OMAP_INT_730_USB_OTG	./omap.h	302;"	d
OMAP_INT_730_VLYNQ	./omap.h	283;"	d
OMAP_INT_730_WAKE_UP_REQ	./omap.h	316;"	d
OMAP_INT_730_uWireRX	./omap.h	292;"	d
OMAP_INT_730_uWireTX	./omap.h	291;"	d
OMAP_INT_ABORT	./omap.h	111;"	d
OMAP_INT_BRIDGE_PRIV	./omap.h	112;"	d
OMAP_INT_BRIDGE_PUB	./omap.h	125;"	d
OMAP_INT_CAMERA	./omap.h	106;"	d
OMAP_INT_DMA_CH0_6	./omap.h	116;"	d
OMAP_INT_DMA_CH1_7	./omap.h	117;"	d
OMAP_INT_DMA_CH2_8	./omap.h	118;"	d
OMAP_INT_DMA_CH3	./omap.h	119;"	d
OMAP_INT_DMA_CH4	./omap.h	120;"	d
OMAP_INT_DMA_CH5	./omap.h	121;"	d
OMAP_INT_DMA_LCD	./omap.h	122;"	d
OMAP_INT_DSP_MMU	./omap.h	210;"	d
OMAP_INT_DSP_MMU_ABORT	./omap.h	109;"	d
OMAP_INT_FIQ	./omap.h	107;"	d
OMAP_INT_GAUGE_32K	./omap.h	207;"	d
OMAP_INT_GPIO_BANK1	./omap.h	113;"	d
OMAP_INT_HOST	./omap.h	110;"	d
OMAP_INT_I2C	./omap.h	194;"	d
OMAP_INT_KEYBOARD	./omap.h	191;"	d
OMAP_INT_LCD_CTRL	./omap.h	127;"	d
OMAP_INT_MPUIO	./omap.h	195;"	d
OMAP_INT_McBSP1RX	./omap.h	200;"	d
OMAP_INT_McBSP1TX	./omap.h	199;"	d
OMAP_INT_McBSP3RX	./omap.h	198;"	d
OMAP_INT_McBSP3TX	./omap.h	197;"	d
OMAP_INT_OQN	./omap.h	206;"	d
OMAP_INT_OS_TIMER	./omap.h	205;"	d
OMAP_INT_RTC_ALARM	./omap.h	209;"	d
OMAP_INT_RTC_TIMER	./omap.h	208;"	d
OMAP_INT_RTDX	./omap.h	108;"	d
OMAP_INT_TIMER1	./omap.h	123;"	d
OMAP_INT_TIMER2	./omap.h	126;"	d
OMAP_INT_TIMER3	./omap.h	115;"	d
OMAP_INT_UART1	./omap.h	201;"	d
OMAP_INT_UART2	./omap.h	202;"	d
OMAP_INT_UART3	./omap.h	114;"	d
OMAP_INT_USB_HHC_1	./omap.h	196;"	d
OMAP_INT_USB_W2FC	./omap.h	203;"	d
OMAP_INT_WD_TIMER	./omap.h	124;"	d
OMAP_INT_uWireRX	./omap.h	193;"	d
OMAP_INT_uWireTX	./omap.h	192;"	d
OMAP_LOCALBUS_BASE	./omap.h	30;"	d
OMAP_MPUI_BASE	./omap.h	37;"	d
OMAP_MPUI_REG_MASK	./omap.h	1038;"	d
OMAP_RO_REG	./omap.h	987;"	d
OMAP_TAG_BOOT_REASON	./omap.h	1006;"	d
OMAP_TAG_CAMERA_SENSOR	./omap.h	1002;"	d
OMAP_TAG_CBUS	./nseries.c	1028;"	d	file:
OMAP_TAG_CLOCK	./omap.h	993;"	d
OMAP_TAG_EM_ASIC_BB5	./nseries.c	1029;"	d	file:
OMAP_TAG_FBMEM	./omap.h	1000;"	d
OMAP_TAG_FLASH_PART_STR	./omap.h	1007;"	d
OMAP_TAG_GPIO_SWITCH	./omap.h	998;"	d
OMAP_TAG_LCD	./omap.h	997;"	d
OMAP_TAG_MMC	./omap.h	994;"	d
OMAP_TAG_NOKIA_BT	./nseries.c	1026;"	d	file:
OMAP_TAG_PARTITION	./omap.h	1003;"	d
OMAP_TAG_SERIAL_CONSOLE	./omap.h	995;"	d
OMAP_TAG_STI_CONSOLE	./omap.h	1001;"	d
OMAP_TAG_TEA5761	./omap.h	1004;"	d
OMAP_TAG_TMP105	./omap.h	1005;"	d
OMAP_TAG_UART	./omap.h	999;"	d
OMAP_TAG_USB	./omap.h	996;"	d
OMAP_TAG_VERSION_STR	./omap.h	1008;"	d
OMAP_TAG_WLAN_CX3110X	./nseries.c	1027;"	d	file:
OMCR10	./pxa2xx_timer.c	45;"	d	file:
OMCR11	./pxa2xx_timer.c	46;"	d	file:
OMCR4	./pxa2xx_timer.c	39;"	d	file:
OMCR5	./pxa2xx_timer.c	40;"	d	file:
OMCR6	./pxa2xx_timer.c	41;"	d	file:
OMCR7	./pxa2xx_timer.c	42;"	d	file:
OMCR8	./pxa2xx_timer.c	43;"	d	file:
OMCR9	./pxa2xx_timer.c	44;"	d	file:
ONEN_BUF_BLOCK	./onenand.c	/^    ONEN_BUF_BLOCK = 0,$/;"	e	enum:__anon311	file:
ONEN_BUF_BLOCK2	./onenand.c	/^    ONEN_BUF_BLOCK2 = 1,$/;"	e	enum:__anon311	file:
ONEN_BUF_DEST_BLOCK	./onenand.c	/^    ONEN_BUF_DEST_BLOCK = 2,$/;"	e	enum:__anon311	file:
ONEN_BUF_DEST_PAGE	./onenand.c	/^    ONEN_BUF_DEST_PAGE = 3,$/;"	e	enum:__anon311	file:
ONEN_BUF_PAGE	./onenand.c	/^    ONEN_BUF_PAGE = 7,$/;"	e	enum:__anon311	file:
ONEN_ERR_CMD	./onenand.c	/^    ONEN_ERR_CMD = 1 << 10,$/;"	e	enum:__anon312	file:
ONEN_ERR_ERASE	./onenand.c	/^    ONEN_ERR_ERASE = 1 << 11,$/;"	e	enum:__anon312	file:
ONEN_ERR_LOAD	./onenand.c	/^    ONEN_ERR_LOAD = 1 << 13,$/;"	e	enum:__anon312	file:
ONEN_ERR_PROG	./onenand.c	/^    ONEN_ERR_PROG = 1 << 12,$/;"	e	enum:__anon312	file:
ONEN_INT	./onenand.c	/^    ONEN_INT = 1 << 15,$/;"	e	enum:__anon313	file:
ONEN_INT_ERASE	./onenand.c	/^    ONEN_INT_ERASE = 1 << 5,$/;"	e	enum:__anon313	file:
ONEN_INT_LOAD	./onenand.c	/^    ONEN_INT_LOAD = 1 << 7,$/;"	e	enum:__anon313	file:
ONEN_INT_PROG	./onenand.c	/^    ONEN_INT_PROG = 1 << 6,$/;"	e	enum:__anon313	file:
ONEN_INT_RESET	./onenand.c	/^    ONEN_INT_RESET = 1 << 4,$/;"	e	enum:__anon313	file:
ONEN_LOCK_LOCKED	./onenand.c	/^    ONEN_LOCK_LOCKED = 1 << 1,$/;"	e	enum:__anon314	file:
ONEN_LOCK_LOCKTIGHTEN	./onenand.c	/^    ONEN_LOCK_LOCKTIGHTEN = 1 << 0,$/;"	e	enum:__anon314	file:
ONEN_LOCK_UNLOCKED	./onenand.c	/^    ONEN_LOCK_UNLOCKED = 1 << 2,$/;"	e	enum:__anon314	file:
OOBDataLength	./usb-net.c	/^    le32 OOBDataLength;$/;"	m	struct:rndis_packet_msg_type	file:
OOBDataOffset	./usb-net.c	/^    le32 OOBDataOffset;$/;"	m	struct:rndis_packet_msg_type	file:
OOB_SHIFT	./nand.c	87;"	d	file:
OOB_SIZE	./nand.c	88;"	d	file:
OPC	./etraxfs_eth.c	/^		OPC,$/;"	e	enum:qemu_mdio::__anon248	file:
OPENBIOS_PART_FREE	./firmware_abi.h	13;"	d
OPENBIOS_PART_SYSTEM	./firmware_abi.h	12;"	d
OPENPIC_EXT_IRQ	./openpic.c	83;"	d	file:
OPENPIC_IRQ_DBL0	./openpic.c	93;"	d	file:
OPENPIC_IRQ_DBL0	./openpic.c	95;"	d	file:
OPENPIC_IRQ_ERR	./openpic.c	89;"	d	file:
OPENPIC_IRQ_FE	./openpic.c	88;"	d	file:
OPENPIC_IRQ_IPI0	./openpic.c	92;"	d	file:
OPENPIC_IRQ_MBX0	./openpic.c	96;"	d	file:
OPENPIC_IRQ_TIM0	./openpic.c	90;"	d	file:
OPENPIC_MAX_CPU	./openpic.c	81;"	d	file:
OPENPIC_MAX_IPI	./openpic.c	85;"	d	file:
OPENPIC_MAX_IRQ	./openpic.c	82;"	d	file:
OPENPIC_MAX_TMR	./openpic.c	84;"	d	file:
OPENPIC_OUTPUT_CINT	./openpic.h	/^    OPENPIC_OUTPUT_CINT,    \/* critical IRQ              *\/$/;"	e	enum:__anon320
OPENPIC_OUTPUT_DEBUG	./openpic.h	/^    OPENPIC_OUTPUT_DEBUG,   \/* Inconditional debug event *\/$/;"	e	enum:__anon320
OPENPIC_OUTPUT_INT	./openpic.h	/^    OPENPIC_OUTPUT_INT = 0, \/* IRQ                       *\/$/;"	e	enum:__anon320
OPENPIC_OUTPUT_MCK	./openpic.h	/^    OPENPIC_OUTPUT_MCK,     \/* Machine check event       *\/$/;"	e	enum:__anon320
OPENPIC_OUTPUT_NB	./openpic.h	/^    OPENPIC_OUTPUT_NB,$/;"	e	enum:__anon320
OPENPIC_OUTPUT_RESET	./openpic.h	/^    OPENPIC_OUTPUT_RESET,   \/* Core reset event          *\/$/;"	e	enum:__anon320
OPLCloseTable	./fmopl.c	/^static void OPLCloseTable( void )$/;"	f	file:
OPLCreate	./fmopl.c	/^FM_OPL *OPLCreate(int type, int clock, int rate)$/;"	f
OPLDestroy	./fmopl.c	/^void OPLDestroy(FM_OPL *OPL)$/;"	f
OPLOpenTable	./fmopl.c	/^static int OPLOpenTable( void )$/;"	f	file:
OPLRead	./fmopl.c	/^unsigned char OPLRead(FM_OPL *OPL,int a)$/;"	f
OPLResetChip	./fmopl.c	/^void OPLResetChip(FM_OPL *OPL)$/;"	f
OPLSAMPLE	./fmopl.h	/^typedef INT16 OPLSAMPLE;$/;"	t
OPLSAMPLE	./fmopl.h	/^typedef unsigned char  OPLSAMPLE;$/;"	t
OPLSetIRQHandler	./fmopl.c	/^void OPLSetIRQHandler(FM_OPL *OPL,OPL_IRQHANDLER IRQHandler,int param)$/;"	f
OPLSetKeyboardHandler	./fmopl.c	/^void OPLSetKeyboardHandler(FM_OPL *OPL,OPL_PORTHANDLER_W KeyboardHandler_w,OPL_PORTHANDLER_R KeyboardHandler_r,int param)$/;"	f
OPLSetPortHandler	./fmopl.c	/^void OPLSetPortHandler(FM_OPL *OPL,OPL_PORTHANDLER_W PortHandler_w,OPL_PORTHANDLER_R PortHandler_r,int param)$/;"	f
OPLSetTimerHandler	./fmopl.c	/^void OPLSetTimerHandler(FM_OPL *OPL,OPL_TIMERHANDLER TimerHandler,int channelOffset)$/;"	f
OPLSetUpdateHandler	./fmopl.c	/^void OPLSetUpdateHandler(FM_OPL *OPL,OPL_UPDATEHANDLER UpdateHandler,int param)$/;"	f
OPLTimerOver	./fmopl.c	/^int OPLTimerOver(FM_OPL *OPL,int c)$/;"	f
OPLWrite	./fmopl.c	/^int OPLWrite(FM_OPL *OPL,int a,int v)$/;"	f
OPLWriteReg	./fmopl.c	/^static void OPLWriteReg(FM_OPL *OPL, int r, int v)$/;"	f	file:
OPL_ARRATE	./fmopl.c	58;"	d	file:
OPL_CALC_CH	./fmopl.c	/^INLINE void OPL_CALC_CH( OPL_CH *CH )$/;"	f
OPL_CALC_RH	./fmopl.c	/^INLINE void OPL_CALC_RH( OPL_CH *CH )$/;"	f
OPL_CALC_SLOT	./fmopl.c	/^INLINE UINT32 OPL_CALC_SLOT( OPL_SLOT *SLOT )$/;"	f
OPL_CH	./fmopl.h	/^} OPL_CH;$/;"	t	typeref:struct:fm_opl_channel
OPL_DRRATE	./fmopl.c	59;"	d	file:
OPL_IRQHANDLER	./fmopl.h	/^typedef void (*OPL_IRQHANDLER)(int param,int irq);$/;"	t
OPL_KEYOFF	./fmopl.c	/^INLINE void OPL_KEYOFF(OPL_SLOT *SLOT)$/;"	f
OPL_KEYON	./fmopl.c	/^INLINE void OPL_KEYON(OPL_SLOT *SLOT)$/;"	f
OPL_LockTable	./fmopl.c	/^static int OPL_LockTable(void)$/;"	f	file:
OPL_MAXOUT	./fmopl.c	71;"	d	file:
OPL_MINOUT	./fmopl.c	72;"	d	file:
OPL_OUTPUT_BIT	./fmopl.h	11;"	d
OPL_OUTSB	./fmopl.c	70;"	d	file:
OPL_PORTHANDLER_R	./fmopl.h	/^typedef unsigned char (*OPL_PORTHANDLER_R)(int param);$/;"	t
OPL_PORTHANDLER_W	./fmopl.h	/^typedef void (*OPL_PORTHANDLER_W)(int param,unsigned char data);$/;"	t
OPL_SLOT	./fmopl.h	/^}OPL_SLOT;$/;"	t	typeref:struct:fm_opl_slot
OPL_STATUSMASK_SET	./fmopl.c	/^INLINE void OPL_STATUSMASK_SET(FM_OPL *OPL,int flag)$/;"	f
OPL_STATUS_RESET	./fmopl.c	/^INLINE void OPL_STATUS_RESET(FM_OPL *OPL,int flag)$/;"	f
OPL_STATUS_SET	./fmopl.c	/^INLINE void OPL_STATUS_SET(FM_OPL *OPL,int flag)$/;"	f
OPL_TIMERHANDLER	./fmopl.h	/^typedef void (*OPL_TIMERHANDLER)(int channel,double interval_Sec);$/;"	t
OPL_TYPE_ADPCM	./fmopl.h	45;"	d
OPL_TYPE_IO	./fmopl.h	47;"	d
OPL_TYPE_KEYBOARD	./fmopl.h	46;"	d
OPL_TYPE_WAVESEL	./fmopl.h	44;"	d
OPL_TYPE_Y8950	./fmopl.h	153;"	d
OPL_TYPE_YM3526	./fmopl.h	151;"	d
OPL_TYPE_YM3812	./fmopl.h	152;"	d
OPL_UPDATEHANDLER	./fmopl.h	/^typedef void (*OPL_UPDATEHANDLER)(int param,int min_interval_us);$/;"	t
OPL_UnLockTable	./fmopl.c	/^static void OPL_UnLockTable(void)$/;"	f	file:
OPL_initalize	./fmopl.c	/^static void OPL_initalize(FM_OPL *OPL)$/;"	f	file:
OPTION_ROM_ALIGN	./device-assignment.c	1309;"	d	file:
OPT_LEVIREQ	./ide.c	/^    OPT_LEVIREQ		= 0x40,$/;"	e	enum:md_opt	file:
OPT_MODE	./ide.c	/^    OPT_MODE		= 0x3f,$/;"	e	enum:md_opt	file:
OPT_MODE_IOMAP1	./ide.c	/^    OPT_MODE_IOMAP1	= 2,$/;"	e	enum:md_opt	file:
OPT_MODE_IOMAP16	./ide.c	/^    OPT_MODE_IOMAP16	= 1,$/;"	e	enum:md_opt	file:
OPT_MODE_IOMAP2	./ide.c	/^    OPT_MODE_IOMAP2	= 3,$/;"	e	enum:md_opt	file:
OPT_MODE_MMAP	./ide.c	/^    OPT_MODE_MMAP	= 0,$/;"	e	enum:md_opt	file:
OPT_SRESET	./ide.c	/^    OPT_SRESET		= 0x80,$/;"	e	enum:md_opt	file:
OP_OUT	./fmopl.c	452;"	d	file:
ORDER	./pl110_template.h	29;"	d
ORDER	./pl110_template.h	305;"	d
ORDER	./pl110_template.h	31;"	d
ORDER	./pl110_template.h	33;"	d
ORDER	./pl110_template.h	38;"	d
ORDER	./pl110_template.h	40;"	d
ORDER	./pl110_template.h	42;"	d
OSCC	./pxa2xx.c	171;"	d	file:
OSCR	./pxa2xx_timer.c	27;"	d	file:
OSCR10	./pxa2xx_timer.c	34;"	d	file:
OSCR11	./pxa2xx_timer.c	35;"	d	file:
OSCR4	./pxa2xx_timer.c	28;"	d	file:
OSCR5	./pxa2xx_timer.c	29;"	d	file:
OSCR6	./pxa2xx_timer.c	30;"	d	file:
OSCR7	./pxa2xx_timer.c	31;"	d	file:
OSCR8	./pxa2xx_timer.c	32;"	d	file:
OSCR9	./pxa2xx_timer.c	33;"	d	file:
OSD_CPU_H	./fmopl.h	15;"	d
OSMR0	./pxa2xx_timer.c	15;"	d	file:
OSMR1	./pxa2xx_timer.c	16;"	d	file:
OSMR10	./pxa2xx_timer.c	25;"	d	file:
OSMR11	./pxa2xx_timer.c	26;"	d	file:
OSMR2	./pxa2xx_timer.c	17;"	d	file:
OSMR3	./pxa2xx_timer.c	18;"	d	file:
OSMR4	./pxa2xx_timer.c	19;"	d	file:
OSMR5	./pxa2xx_timer.c	20;"	d	file:
OSMR6	./pxa2xx_timer.c	21;"	d	file:
OSMR7	./pxa2xx_timer.c	22;"	d	file:
OSMR8	./pxa2xx_timer.c	23;"	d	file:
OSMR9	./pxa2xx_timer.c	24;"	d	file:
OSNR	./pxa2xx_timer.c	47;"	d	file:
OSSR	./pxa2xx_timer.c	36;"	d	file:
OUTPUT_LAST	./mac_dbdma.c	113;"	d	file:
OUTPUT_MORE	./mac_dbdma.c	112;"	d	file:
OUT_OF_RANGE	./sd.h	32;"	d
OUT_PORT_N	./wm8750.c	15;"	d	file:
OVL1C1	./pxa2xx_lcd.c	100;"	d	file:
OVL1C2	./pxa2xx_lcd.c	101;"	d	file:
OVL2C1	./pxa2xx_lcd.c	102;"	d	file:
OVL2C2	./pxa2xx_lcd.c	103;"	d	file:
OVLC1_EN	./pxa2xx_lcd.c	151;"	d	file:
OWER	./pxa2xx_timer.c	37;"	d	file:
O_DIRECT_VSSIM	./common.h	40;"	d
OneNANDState	./onenand.c	/^} OneNANDState;$/;"	t	typeref:struct:__anon310	file:
OpenBIOS_finish_partition	./firmware_abi.h	/^OpenBIOS_finish_partition(struct OpenBIOS_nvpart_v1 *header, uint32_t size)$/;"	f
OpenBIOS_nvpart_v1	./firmware_abi.h	/^struct OpenBIOS_nvpart_v1 {$/;"	s
OpenBIOS_set_var	./firmware_abi.h	/^OpenBIOS_set_var(uint8_t *nvram, uint32_t addr, const char *str)$/;"	f
P4ADDR	./sh.h	8;"	d
PAGE	./nand.c	84;"	d	file:
PAGES_IN_SSD	./vssim_config_manager.c	/^int64_t PAGES_IN_SSD;$/;"	v
PAGES_PER_FLASH	./vssim_config_manager.c	/^int PAGES_PER_FLASH;$/;"	v
PAGE_MAP	./ftl_type.h	9;"	d
PAGE_MAPPING_ENTRY_NB	./vssim_config_manager.c	/^int64_t PAGE_MAPPING_ENTRY_NB;		\/\/ added by js$/;"	v
PAGE_MASK	./nand.c	86;"	d	file:
PAGE_NB	./vssim_config_manager.c	/^int PAGE_NB;$/;"	v
PAGE_SECTORS	./nand.c	104;"	d	file:
PAGE_SECTORS	./nand.c	654;"	d	file:
PAGE_SECTORS	./nand.c	94;"	d	file:
PAGE_SECTORS	./nand.c	99;"	d	file:
PAGE_SHIFT	./nand.c	103;"	d	file:
PAGE_SHIFT	./nand.c	653;"	d	file:
PAGE_SHIFT	./nand.c	93;"	d	file:
PAGE_SHIFT	./nand.c	98;"	d	file:
PAGE_SHIFT	./onenand.c	28;"	d	file:
PAGE_SIZE	./nand.c	102;"	d	file:
PAGE_SIZE	./nand.c	652;"	d	file:
PAGE_SIZE	./nand.c	92;"	d	file:
PAGE_SIZE	./nand.c	97;"	d	file:
PAGE_SIZE	./vssim_config_manager.c	/^int PAGE_SIZE;$/;"	v
PAGE_START	./nand.c	85;"	d	file:
PALMTE_DC_GPIO	./palm.c	80;"	d	file:
PALMTE_HDQ_GPIO	./palm.c	76;"	d	file:
PALMTE_HEADPHONES_GPIO	./palm.c	77;"	d	file:
PALMTE_MMC1_GPIO	./palm.c	82;"	d	file:
PALMTE_MMC2_GPIO	./palm.c	83;"	d	file:
PALMTE_MMC3_GPIO	./palm.c	84;"	d	file:
PALMTE_MMC_POWER_GPIO	./palm.c	75;"	d	file:
PALMTE_MMC_SWITCH_GPIO	./palm.c	81;"	d	file:
PALMTE_MMC_WP_GPIO	./palm.c	74;"	d	file:
PALMTE_PINTDAV_GPIO	./palm.c	73;"	d	file:
PALMTE_SPEAKER_GPIO	./palm.c	78;"	d	file:
PALMTE_TSC_GPIO	./palm.c	72;"	d	file:
PALMTE_USBDETECT_GPIO	./palm.c	70;"	d	file:
PALMTE_USB_OR_DC_GPIO	./palm.c	71;"	d	file:
PANU_PROFILE_ID	./bt.h	2009;"	d
PANU_SVCLASS_ID	./bt.h	/^    PANU_SVCLASS_ID			= 0x1115,$/;"	e	enum:service_class_id
PARA78	./rtl8139.c	/^    PARA78 = 0x78,$/;"	e	enum:RTL8139_registers	file:
PARA7c	./rtl8139.c	/^    PARA7c = 0x7c,        \/* Magic transceiver parameter register. *\/$/;"	e	enum:RTL8139_registers	file:
PARAL_COUNT	./vssim_config_manager.c	/^int PARAL_COUNT;                        \/\/ added by js$/;"	v
PARAL_DEGREE	./vssim_config_manager.c	/^int PARAL_DEGREE;                       \/\/ added by js$/;"	v
PARAM	./bt-hci.c	1487;"	d	file:
PARAM16	./bt-hci.c	1488;"	d	file:
PARAMHANDLE	./bt-hci.c	1489;"	d	file:
PARA_CTR_AUTOLF	./parallel.c	61;"	d	file:
PARA_CTR_DIR	./parallel.c	57;"	d	file:
PARA_CTR_INIT	./parallel.c	60;"	d	file:
PARA_CTR_INTEN	./parallel.c	58;"	d	file:
PARA_CTR_SELECT	./parallel.c	59;"	d	file:
PARA_CTR_SIGNAL	./parallel.c	64;"	d	file:
PARA_CTR_STROBE	./parallel.c	62;"	d	file:
PARA_REG_CTR	./parallel.c	40;"	d	file:
PARA_REG_DATA	./parallel.c	38;"	d	file:
PARA_REG_EPP_ADDR	./parallel.c	41;"	d	file:
PARA_REG_EPP_DATA	./parallel.c	42;"	d	file:
PARA_REG_STS	./parallel.c	39;"	d	file:
PARA_STS_ACK	./parallel.c	48;"	d	file:
PARA_STS_BUSY	./parallel.c	47;"	d	file:
PARA_STS_ERROR	./parallel.c	51;"	d	file:
PARA_STS_ONLINE	./parallel.c	50;"	d	file:
PARA_STS_PAPER	./parallel.c	49;"	d	file:
PARA_STS_TMOUT	./parallel.c	52;"	d	file:
PARK_MODE_CP_SIZE	./bt.h	699;"	d
PAT	./vga.c	115;"	d	file:
PAT	./vga.c	118;"	d	file:
PAT	./vga.c	120;"	d	file:
PAT	./vga.c	79;"	d	file:
PAT	./vga.c	81;"	d	file:
PAUSE	./mac_dbdma.c	88;"	d	file:
PA_FMT	./pxa.h	210;"	d
PA_IRLMSK	./r2d.c	43;"	d	file:
PA_OUTPORT	./r2d.c	46;"	d	file:
PA_POWOFF	./r2d.c	44;"	d	file:
PA_VERREG	./r2d.c	45;"	d	file:
PBAP_PCE_PROFILE_ID	./bt.h	2034;"	d
PBAP_PCE_SVCLASS_ID	./bt.h	/^    PBAP_PCE_SVCLASS_ID			= 0x112e,$/;"	e	enum:service_class_id
PBAP_PROFILE_ID	./bt.h	2036;"	d
PBAP_PSE_PROFILE_ID	./bt.h	2035;"	d
PBAP_PSE_SVCLASS_ID	./bt.h	/^    PBAP_PSE_SVCLASS_ID			= 0x112f,$/;"	e	enum:service_class_id
PBAP_SVCLASS_ID	./bt.h	/^    PBAP_SVCLASS_ID			= 0x1130,$/;"	e	enum:service_class_id
PCFR	./pxa2xx.c	76;"	d	file:
PCIAC97LinkState	./ac97.c	/^typedef struct PCIAC97LinkState {$/;"	s	file:
PCIAC97LinkState	./ac97.c	/^} PCIAC97LinkState;$/;"	t	typeref:struct:PCIAC97LinkState	file:
PCIBridge	./pci.c	/^} PCIBridge;$/;"	t	typeref:struct:__anon323	file:
PCIBus	./pci.c	/^struct PCIBus {$/;"	s	file:
PCIC0_CFGADDR	./ppc4xx_pci.c	62;"	d	file:
PCIC0_CFGDATA	./ppc4xx_pci.c	63;"	d	file:
PCIC0_PCISERR	./sh7750.c	/^	PCIC0_PCISERR, PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON,$/;"	e	enum:__anon386	file:
PCIC1	./sh7750.c	/^	DMAC, PCIC1, TMU2, RTC, SCI1, SCIF, REF,$/;"	e	enum:__anon386	file:
PCIC1_PCIDMA0	./sh7750.c	/^	PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2, PCIC1_PCIDMA3,$/;"	e	enum:__anon386	file:
PCIC1_PCIDMA1	./sh7750.c	/^	PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2, PCIC1_PCIDMA3,$/;"	e	enum:__anon386	file:
PCIC1_PCIDMA2	./sh7750.c	/^	PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2, PCIC1_PCIDMA3,$/;"	e	enum:__anon386	file:
PCIC1_PCIDMA3	./sh7750.c	/^	PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2, PCIC1_PCIDMA3,$/;"	e	enum:__anon386	file:
PCIC1_PCIERR	./sh7750.c	/^	PCIC0_PCISERR, PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON,$/;"	e	enum:__anon386	file:
PCIC1_PCIPWDWN	./sh7750.c	/^	PCIC0_PCISERR, PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON,$/;"	e	enum:__anon386	file:
PCIC1_PCIPWON	./sh7750.c	/^	PCIC0_PCISERR, PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON,$/;"	e	enum:__anon386	file:
PCICapConfigInitFunc	./pci.h	/^typedef int PCICapConfigInitFunc(PCIDevice *pci_dev);$/;"	t
PCICapConfigReadFunc	./pci.h	/^typedef uint32_t PCICapConfigReadFunc(PCIDevice *pci_dev,$/;"	t
PCICapConfigWriteFunc	./pci.h	/^typedef void PCICapConfigWriteFunc(PCIDevice *pci_dev,$/;"	t
PCICirrusVGAState	./cirrus_vga.c	/^typedef struct PCICirrusVGAState {$/;"	s	file:
PCICirrusVGAState	./cirrus_vga.c	/^} PCICirrusVGAState;$/;"	t	typeref:struct:PCICirrusVGAState	file:
PCIConfigReadFunc	./pci.h	/^typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev,$/;"	t
PCIConfigWriteFunc	./pci.h	/^typedef void PCIConfigWriteFunc(PCIDevice *pci_dev,$/;"	t
PCIDevRegions	./device-assignment.h	/^} PCIDevRegions;$/;"	t	typeref:struct:__anon203
PCIDevice	./pci.h	/^struct PCIDevice {$/;"	s
PCIDeviceInfo	./pci.h	/^} PCIDeviceInfo;$/;"	t	typeref:struct:__anon326
PCIE500_CFGADDR	./ppce500_pci.c	32;"	d	file:
PCIE500_CFGDATA	./ppce500_pci.c	33;"	d	file:
PCIE500_REG_BASE	./ppce500_pci.c	34;"	d	file:
PCIE500_REG_SIZE	./ppce500_pci.c	35;"	d	file:
PCIEEPRO100State	./eepro100.c	/^typedef struct PCIEEPRO100State {$/;"	s	file:
PCIEEPRO100State	./eepro100.c	/^} PCIEEPRO100State;$/;"	t	typeref:struct:PCIEEPRO100State	file:
PCIES1370State	./es1370.c	/^typedef struct PCIES1370State {$/;"	s	file:
PCIES1370State	./es1370.c	/^} PCIES1370State;$/;"	t	typeref:struct:PCIES1370State	file:
PCIErr	./rtl8139.c	/^    PCIErr = 0x8000,$/;"	e	enum:IntrStatusBits	file:
PCIHostState	./pci_host.h	/^} PCIHostState;$/;"	t	typeref:struct:__anon327
PCIIDEState	./ide.c	/^typedef struct PCIIDEState {$/;"	s	file:
PCIIDEState	./ide.c	/^} PCIIDEState;$/;"	t	typeref:struct:PCIIDEState	file:
PCIIORegion	./pci.h	/^typedef struct PCIIORegion {$/;"	s
PCIIORegion	./pci.h	/^} PCIIORegion;$/;"	t	typeref:struct:PCIIORegion
PCIL0_PMM0LA	./ppc4xx_pci.c	67;"	d	file:
PCIL0_PMM0MA	./ppc4xx_pci.c	68;"	d	file:
PCIL0_PMM0PCIHA	./ppc4xx_pci.c	70;"	d	file:
PCIL0_PMM0PCILA	./ppc4xx_pci.c	69;"	d	file:
PCIL0_PMM1LA	./ppc4xx_pci.c	71;"	d	file:
PCIL0_PMM1MA	./ppc4xx_pci.c	72;"	d	file:
PCIL0_PMM1PCIHA	./ppc4xx_pci.c	74;"	d	file:
PCIL0_PMM1PCILA	./ppc4xx_pci.c	73;"	d	file:
PCIL0_PMM2LA	./ppc4xx_pci.c	75;"	d	file:
PCIL0_PMM2MA	./ppc4xx_pci.c	76;"	d	file:
PCIL0_PMM2PCIHA	./ppc4xx_pci.c	78;"	d	file:
PCIL0_PMM2PCILA	./ppc4xx_pci.c	77;"	d	file:
PCIL0_PTM1LA	./ppc4xx_pci.c	83;"	d	file:
PCIL0_PTM1MS	./ppc4xx_pci.c	82;"	d	file:
PCIL0_PTM2LA	./ppc4xx_pci.c	85;"	d	file:
PCIL0_PTM2MS	./ppc4xx_pci.c	84;"	d	file:
PCIMapIORegionFunc	./pci.h	/^typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num,$/;"	t
PCIMasterMap	./ppc4xx_pci.c	/^struct PCIMasterMap {$/;"	s	file:
PCINE2000State	./ne2000.c	/^typedef struct PCINE2000State {$/;"	s	file:
PCINE2000State	./ne2000.c	/^} PCINE2000State;$/;"	t	typeref:struct:PCINE2000State	file:
PCIPCNetState	./pcnet.c	/^} PCIPCNetState;$/;"	t	typeref:struct:__anon329	file:
PCIRTL8139State	./rtl8139.c	/^typedef struct PCIRTL8139State {$/;"	s	file:
PCIRTL8139State	./rtl8139.c	/^} PCIRTL8139State;$/;"	t	typeref:struct:PCIRTL8139State	file:
PCIRegion	./device-assignment.h	/^} PCIRegion;$/;"	t	typeref:struct:__anon202
PCIRevisionID	./rtl8139.c	/^    PCIRevisionID = 0x5E,$/;"	e	enum:RTL8139_registers	file:
PCITargetMap	./ppc4xx_pci.c	/^struct PCITargetMap {$/;"	s	file:
PCIUnregisterFunc	./pci.h	/^typedef int PCIUnregisterFunc(PCIDevice *pci_dev);$/;"	t
PCIVGAState	./vga.c	/^typedef struct PCIVGAState {$/;"	s	file:
PCIVGAState	./vga.c	/^} PCIVGAState;$/;"	t	typeref:struct:PCIVGAState	file:
PCIVPBState	./versatile_pci.c	/^} PCIVPBState;$/;"	t	typeref:struct:__anon467	file:
PCI_ADDRESS_SPACE_IO	./pci.h	93;"	d
PCI_ADDRESS_SPACE_MEM	./pci.h	92;"	d
PCI_ADDRESS_SPACE_MEM_PREFETCH	./pci.h	94;"	d
PCI_BASE	./acpi.c	580;"	d	file:
PCI_BASE_ADDRESS_0	./pci.h	124;"	d
PCI_BASE_CLASS_NETWORK	./pci_ids.h	14;"	d
PCI_BASE_CLASS_STORAGE	./pci_ids.h	13;"	d
PCI_CACHE_LINE_SIZE	./pci.h	117;"	d
PCI_CAPABILITY_CONFIG_DEFAULT_START_ADDR	./pci.h	184;"	d
PCI_CAPABILITY_CONFIG_MAX_LENGTH	./pci.h	183;"	d
PCI_CAPABILITY_CONFIG_MSIX_LENGTH	./pci.h	186;"	d
PCI_CAPABILITY_CONFIG_MSI_LENGTH	./pci.h	185;"	d
PCI_CAPABILITY_LIST	./pci.h	130;"	d
PCI_CAP_ID_MSIX	./msix.c	20;"	d	file:
PCI_CAP_LIST_ID	./pci.h	137;"	d
PCI_CAP_LIST_NEXT	./pci.h	138;"	d
PCI_CLASS_BASE_DISPLAY	./cirrus_vga.c	187;"	d	file:
PCI_CLASS_BRIDGE_HOST	./pci_ids.h	33;"	d
PCI_CLASS_BRIDGE_ISA	./pci_ids.h	34;"	d
PCI_CLASS_BRIDGE_OTHER	./pci_ids.h	36;"	d
PCI_CLASS_BRIDGE_PCI	./pci_ids.h	35;"	d
PCI_CLASS_COMMUNICATION_OTHER	./pci_ids.h	41;"	d
PCI_CLASS_DEVICE	./pci.h	116;"	d
PCI_CLASS_DISPLAY_OTHER	./pci_ids.h	23;"	d
PCI_CLASS_DISPLAY_VGA	./pci_ids.h	22;"	d
PCI_CLASS_MEMORY_RAM	./pci_ids.h	27;"	d
PCI_CLASS_MULTIMEDIA_AUDIO	./pci_ids.h	25;"	d
PCI_CLASS_NETWORK_ETHERNET	./pci_ids.h	20;"	d
PCI_CLASS_OTHERS	./pci_ids.h	46;"	d
PCI_CLASS_PROCESSOR_CO	./pci_ids.h	40;"	d
PCI_CLASS_PROCESSOR_CO	./pci_ids.h	43;"	d
PCI_CLASS_PROCESSOR_POWERPC	./pci_ids.h	44;"	d
PCI_CLASS_PROG	./pci.h	115;"	d
PCI_CLASS_SERIAL_OTHER	./pci_ids.h	38;"	d
PCI_CLASS_SERIAL_USB	./pci_ids.h	31;"	d
PCI_CLASS_STORAGE_IDE	./pci_ids.h	17;"	d
PCI_CLASS_STORAGE_OTHER	./pci_ids.h	18;"	d
PCI_CLASS_STORAGE_SCSI	./pci_ids.h	16;"	d
PCI_CLASS_SUB_VGA	./cirrus_vga.c	189;"	d	file:
PCI_CLASS_SYSTEM_OTHER	./pci_ids.h	29;"	d
PCI_COMMAND	./pci.h	109;"	d
PCI_COMMAND_ADDRESSDATASTEPPING	./cirrus_vga.c	183;"	d	file:
PCI_COMMAND_BACKTOBACKTRANS	./cirrus_vga.c	185;"	d	file:
PCI_COMMAND_BUSMASTER	./cirrus_vga.c	178;"	d	file:
PCI_COMMAND_IO	./pci.h	110;"	d
PCI_COMMAND_IOACCESS	./cirrus_vga.c	176;"	d	file:
PCI_COMMAND_MASTER	./pci.h	112;"	d
PCI_COMMAND_MEMACCESS	./cirrus_vga.c	177;"	d	file:
PCI_COMMAND_MEMORY	./pci.h	111;"	d
PCI_COMMAND_MEMWRITEINVALID	./cirrus_vga.c	180;"	d	file:
PCI_COMMAND_PALETTESNOOPING	./cirrus_vga.c	181;"	d	file:
PCI_COMMAND_PARITYDETECTION	./cirrus_vga.c	182;"	d	file:
PCI_COMMAND_RESERVED	./pci.h	169;"	d
PCI_COMMAND_RESERVED_MASK_HI	./pci.h	171;"	d
PCI_COMMAND_SERR	./cirrus_vga.c	184;"	d	file:
PCI_COMMAND_SPECIALCYCLE	./cirrus_vga.c	179;"	d	file:
PCI_CONFIG_16	./eepro100.c	50;"	d	file:
PCI_CONFIG_32	./eepro100.c	52;"	d	file:
PCI_CONFIG_8	./eepro100.c	48;"	d	file:
PCI_CONFIG_HEADER_SIZE	./pci.h	174;"	d
PCI_CONFIG_SPACE_SIZE	./pci.h	176;"	d
PCI_DEVFN	./device-assignment.h	37;"	d
PCI_DEVFN	./pci.h	20;"	d
PCI_DEVICE_ID	./pci.h	108;"	d
PCI_DEVICE_ID_AMD_LANCE	./pci_ids.h	61;"	d
PCI_DEVICE_ID_APPLE_343S1201	./pci.h	38;"	d
PCI_DEVICE_ID_APPLE_IPID_USB	./pci.h	42;"	d
PCI_DEVICE_ID_APPLE_UNI_N_AGP	./pci_ids.h	68;"	d
PCI_DEVICE_ID_APPLE_UNI_N_I_PCI	./pci.h	39;"	d
PCI_DEVICE_ID_APPLE_UNI_N_KEYL	./pci.h	41;"	d
PCI_DEVICE_ID_APPLE_UNI_N_PCI	./pci.h	40;"	d
PCI_DEVICE_ID_CMD_646	./pci_ids.h	76;"	d
PCI_DEVICE_ID_DEC_21154	./pci_ids.h	54;"	d
PCI_DEVICE_ID_ENSONIQ_ES1370	./pci_ids.h	86;"	d
PCI_DEVICE_ID_HITACHI_SH7751R	./pci.h	35;"	d
PCI_DEVICE_ID_IBM_440GX	./pci.h	30;"	d
PCI_DEVICE_ID_IBM_OPENPIC2	./pci.h	31;"	d
PCI_DEVICE_ID_INTEL_82371AB	./pci_ids.h	98;"	d
PCI_DEVICE_ID_INTEL_82371AB_0	./pci_ids.h	97;"	d
PCI_DEVICE_ID_INTEL_82371AB_2	./pci_ids.h	99;"	d
PCI_DEVICE_ID_INTEL_82371AB_3	./pci_ids.h	100;"	d
PCI_DEVICE_ID_INTEL_82371SB_0	./pci_ids.h	94;"	d
PCI_DEVICE_ID_INTEL_82371SB_1	./pci_ids.h	95;"	d
PCI_DEVICE_ID_INTEL_82371SB_2	./pci_ids.h	96;"	d
PCI_DEVICE_ID_INTEL_82441	./pci_ids.h	92;"	d
PCI_DEVICE_ID_INTEL_82551IT	./pci.h	66;"	d
PCI_DEVICE_ID_INTEL_82801AA_5	./pci_ids.h	93;"	d
PCI_DEVICE_ID_INTEL_ESB_9	./wdt_i6300esb.c	42;"	d	file:
PCI_DEVICE_ID_LSI_53C895A	./pci_ids.h	51;"	d
PCI_DEVICE_ID_MARVELL_GT6412X	./pci.h	51;"	d
PCI_DEVICE_ID_MOTOROLA_MPC106	./pci_ids.h	64;"	d
PCI_DEVICE_ID_MOTOROLA_RAVEN	./pci_ids.h	65;"	d
PCI_DEVICE_ID_MPC8533E	./pci_ids.h	89;"	d
PCI_DEVICE_ID_QEMU_VGA	./pci.h	55;"	d
PCI_DEVICE_ID_REALTEK_8029	./pci.h	45;"	d
PCI_DEVICE_ID_REALTEK_8139	./pci_ids.h	79;"	d
PCI_DEVICE_ID_SUN_EBUS	./pci_ids.h	71;"	d
PCI_DEVICE_ID_SUN_SABRE	./pci_ids.h	73;"	d
PCI_DEVICE_ID_SUN_SIMBA	./pci_ids.h	72;"	d
PCI_DEVICE_ID_VIRTIO_BALLOON	./pci.h	75;"	d
PCI_DEVICE_ID_VIRTIO_BLOCK	./pci.h	74;"	d
PCI_DEVICE_ID_VIRTIO_CONSOLE	./pci.h	76;"	d
PCI_DEVICE_ID_VIRTIO_NET	./pci.h	73;"	d
PCI_DEVICE_ID_VMWARE_IDE	./pci.h	63;"	d
PCI_DEVICE_ID_VMWARE_NET	./pci.h	61;"	d
PCI_DEVICE_ID_VMWARE_SCSI	./pci.h	62;"	d
PCI_DEVICE_ID_VMWARE_SVGA	./pci.h	60;"	d
PCI_DEVICE_ID_VMWARE_SVGA2	./pci.h	59;"	d
PCI_DEVICE_ID_XILINX_XC2VP30	./pci.h	48;"	d
PCI_DPRINTF	./pci.c	35;"	d	file:
PCI_DPRINTF	./pci.c	37;"	d	file:
PCI_DPRINTF	./pci_host.h	32;"	d
PCI_DPRINTF	./pci_host.h	35;"	d
PCI_EJ_BASE	./acpi.c	581;"	d	file:
PCI_FLASH_SIZE	./eepro100.c	88;"	d	file:
PCI_FREQUENCY	./rtl8139.c	54;"	d	file:
PCI_FUNC	./pci.h	15;"	d
PCI_FUNC	./pci.h	22;"	d
PCI_HEADER_TYPE	./pci.h	119;"	d
PCI_HEADER_TYPE_BRIDGE	./pci.h	121;"	d
PCI_HEADER_TYPE_CARDBUS	./pci.h	122;"	d
PCI_HEADER_TYPE_MULTI_FUNCTION	./pci.h	123;"	d
PCI_HEADER_TYPE_NORMAL	./pci.h	120;"	d
PCI_INTA	./r2d.c	/^    SDCARD, PCI_INTA, PCI_INTB, EXT, TP,$/;"	e	enum:r2d_fpga_irq	file:
PCI_INTB	./r2d.c	/^    SDCARD, PCI_INTA, PCI_INTB, EXT, TP,$/;"	e	enum:r2d_fpga_irq	file:
PCI_INTC	./r2d.c	/^    PCI_INTD, CF_IDE, CF_CD, PCI_INTC, SM501, KEY, RTC_A, RTC_T,$/;"	e	enum:r2d_fpga_irq	file:
PCI_INTD	./r2d.c	/^    PCI_INTD, CF_IDE, CF_CD, PCI_INTC, SM501, KEY, RTC_A, RTC_T,$/;"	e	enum:r2d_fpga_irq	file:
PCI_INTERRUPT_LINE	./pci.h	131;"	d
PCI_INTERRUPT_PIN	./pci.h	132;"	d
PCI_IO_SIZE	./eepro100.c	87;"	d	file:
PCI_LATENCY_TIMER	./pci.h	118;"	d
PCI_MAPPING_ENTRY	./gt64xxx.c	231;"	d	file:
PCI_MAP_IO	./cirrus_vga.c	195;"	d	file:
PCI_MAP_IO_ADDR_MASK	./cirrus_vga.c	197;"	d	file:
PCI_MAP_MEM	./cirrus_vga.c	194;"	d	file:
PCI_MAP_MEMFLAGS_32BIT	./cirrus_vga.c	198;"	d	file:
PCI_MAP_MEMFLAGS_32BIT_1M	./cirrus_vga.c	199;"	d	file:
PCI_MAP_MEMFLAGS_64BIT	./cirrus_vga.c	200;"	d	file:
PCI_MAP_MEMFLAGS_CACHEABLE	./cirrus_vga.c	201;"	d	file:
PCI_MAP_MEM_ADDR_MASK	./cirrus_vga.c	196;"	d	file:
PCI_MAX_LAT	./pci.h	134;"	d
PCI_MEM_SIZE	./eepro100.c	86;"	d	file:
PCI_MIN_GNT	./pci.h	133;"	d
PCI_MSIX_FLAGS	./msix.c	21;"	d	file:
PCI_MSIX_FLAGS_BIRMASK	./msix.c	24;"	d	file:
PCI_MSIX_FLAGS_ENABLE	./msix.c	23;"	d	file:
PCI_MSIX_FLAGS_QSIZE	./msix.c	22;"	d	file:
PCI_NUM_REGIONS	./pci.h	104;"	d
PCI_PITAR	./ppce500_pci.c	56;"	d	file:
PCI_PIWAR	./ppce500_pci.c	59;"	d	file:
PCI_PIWBAR	./ppce500_pci.c	57;"	d	file:
PCI_PIWBEAR	./ppce500_pci.c	58;"	d	file:
PCI_POTAR	./ppce500_pci.c	51;"	d	file:
PCI_POTEAR	./ppce500_pci.c	52;"	d	file:
PCI_POWAR	./ppce500_pci.c	54;"	d	file:
PCI_POWBAR	./ppce500_pci.c	53;"	d	file:
PCI_PRIMARY_BUS	./pci.h	125;"	d
PCI_REG_SIZE	./ppc4xx_pci.c	86;"	d	file:
PCI_REVISION	./pci.h	140;"	d
PCI_REVISION_ID	./pci.h	114;"	d
PCI_ROMBIOS_ENABLED	./cirrus_vga.c	205;"	d	file:
PCI_ROM_SLOT	./pci.h	103;"	d
PCI_SECONDARY_BUS	./pci.h	126;"	d
PCI_SEC_STATUS	./pci.h	127;"	d
PCI_SLOT	./pci.h	14;"	d
PCI_SLOT	./pci.h	21;"	d
PCI_STATUS	./pci.h	113;"	d
PCI_STATUS_66MHZ	./pci.h	151;"	d
PCI_STATUS_CAP_LIST	./pci.h	148;"	d
PCI_STATUS_DEVSEL	./pci.h	160;"	d
PCI_STATUS_FAST_BACK	./pci.h	157;"	d
PCI_STATUS_INT_STATUS	./pci.h	146;"	d
PCI_STATUS_RESERVED1	./pci.h	145;"	d
PCI_STATUS_RESERVED2	./pci.h	154;"	d
PCI_STATUS_RESERVED_MASK_HI	./pci.h	166;"	d
PCI_STATUS_RESERVED_MASK_LO	./pci.h	162;"	d
PCI_SUBDEVICE_ID	./pci.h	142;"	d
PCI_SUBDEVICE_ID_QEMU	./pci.h	71;"	d
PCI_SUBSYSTEM_ID	./pci.h	129;"	d
PCI_SUBSYSTEM_VENDOR_ID	./pci.h	128;"	d
PCI_SUBVENDOR_ID	./pci.h	141;"	d
PCI_SUBVENDOR_ID_REDHAT_QUMRANET	./pci.h	70;"	d
PCI_VENDOR_ID	./pci.h	107;"	d
PCI_VENDOR_ID_AMD	./pci_ids.h	60;"	d
PCI_VENDOR_ID_APPLE	./pci_ids.h	67;"	d
PCI_VENDOR_ID_CIRRUS	./pci_ids.h	56;"	d
PCI_VENDOR_ID_CMD	./pci_ids.h	75;"	d
PCI_VENDOR_ID_DEC	./pci_ids.h	53;"	d
PCI_VENDOR_ID_ENSONIQ	./pci_ids.h	85;"	d
PCI_VENDOR_ID_FREESCALE	./pci_ids.h	88;"	d
PCI_VENDOR_ID_HITACHI	./pci.h	34;"	d
PCI_VENDOR_ID_IBM	./pci_ids.h	58;"	d
PCI_VENDOR_ID_INTEL	./pci_ids.h	91;"	d
PCI_VENDOR_ID_LSI_LOGIC	./pci_ids.h	50;"	d
PCI_VENDOR_ID_MARVELL	./pci_ids.h	83;"	d
PCI_VENDOR_ID_MOTOROLA	./pci_ids.h	63;"	d
PCI_VENDOR_ID_QEMU	./pci.h	54;"	d
PCI_VENDOR_ID_REALTEK	./pci_ids.h	78;"	d
PCI_VENDOR_ID_REDHAT_QUMRANET	./pci.h	69;"	d
PCI_VENDOR_ID_SUN	./pci_ids.h	70;"	d
PCI_VENDOR_ID_VMWARE	./pci.h	58;"	d
PCI_VENDOR_ID_XILINX	./pci_ids.h	81;"	d
PCMCIACardState	./pcmcia.h	/^struct PCMCIACardState {$/;"	s
PCMCIASocket	./pcmcia.h	/^} PCMCIASocket;$/;"	t	typeref:struct:__anon328
PCMD0	./pxa2xx.c	88;"	d	file:
PCMD31	./pxa2xx.c	89;"	d	file:
PCNET_IOPORT_SIZE	./pcnet.c	53;"	d	file:
PCNET_LOOPTEST_CRC	./pcnet.c	56;"	d	file:
PCNET_LOOPTEST_NOCRC	./pcnet.c	57;"	d	file:
PCNET_PNPMMIO_SIZE	./pcnet.c	54;"	d	file:
PCNET_RECV_STORE	./pcnet.c	1179;"	d	file:
PCNET_RECV_STORE	./pcnet.c	1213;"	d	file:
PCNetState	./pcnet.c	/^typedef struct PCNetState_st PCNetState;$/;"	t	typeref:struct:PCNetState_st	file:
PCNetState_st	./pcnet.c	/^struct PCNetState_st {$/;"	s	file:
PCSPK_BUF_LEN	./pcspk.c	33;"	d	file:
PCSPK_MAX_FREQ	./pcspk.c	35;"	d	file:
PCSPK_MIN_COUNT	./pcspk.c	36;"	d	file:
PCSPK_SAMPLE_RATE	./pcspk.c	34;"	d	file:
PCSR_DBG	./mcf5208.c	22;"	d	file:
PCSR_DOZE	./mcf5208.c	23;"	d	file:
PCSR_EN	./mcf5208.c	17;"	d	file:
PCSR_OVW	./mcf5208.c	21;"	d	file:
PCSR_PIE	./mcf5208.c	20;"	d	file:
PCSR_PIF	./mcf5208.c	19;"	d	file:
PCSR_PRE_MASK	./mcf5208.c	25;"	d	file:
PCSR_PRE_SHIFT	./mcf5208.c	24;"	d	file:
PCSR_RLD	./mcf5208.c	18;"	d	file:
PCSTimeout	./rtl8139.c	/^    PCSTimeout = 0x4000,$/;"	e	enum:IntrStatusBits	file:
PCSpkState	./pcspk.c	/^} PCSpkState;$/;"	t	typeref:struct:__anon331	file:
PC_MAX_BIOS_SIZE	./pc.c	54;"	d	file:
PC_MAX_BOOT_DEVICES	./ipf.c	226;"	d	file:
PC_MAX_BOOT_DEVICES	./pc.c	241;"	d	file:
PC_MAX_BOOT_DEVICES	./pc.c	308;"	d	file:
PDU_HEADER_SIZE	./bt-sdp.c	108;"	d	file:
PEDR	./pxa2xx.c	75;"	d	file:
PEN	./cs4231a.c	91;"	d	file:
PEN_IRQ	./mainstone.h	25;"	d
PERIODIC_INQUIRY_CP_SIZE	./bt.h	468;"	d
PERIODS_TO_LIMIT	./slavio_timer.c	90;"	d	file:
PFER	./pxa2xx.c	74;"	d	file:
PFLASH_BUG	./pflash_cfi01.c	44;"	d	file:
PGSR0	./pxa2xx.c	77;"	d	file:
PGSR1	./pxa2xx.c	78;"	d	file:
PGSR2	./pxa2xx.c	79;"	d	file:
PGSR3	./pxa2xx.c	80;"	d	file:
PHASE_CMD	./lsi53c895a.c	159;"	d	file:
PHASE_DI	./lsi53c895a.c	158;"	d	file:
PHASE_DO	./lsi53c895a.c	157;"	d	file:
PHASE_MASK	./lsi53c895a.c	163;"	d	file:
PHASE_MI	./lsi53c895a.c	162;"	d	file:
PHASE_MO	./lsi53c895a.c	161;"	d	file:
PHASE_ST	./lsi53c895a.c	160;"	d	file:
PHYSADDR	./pcnet.c	171;"	d	file:
PHYS_TO_VIRT	./mips_malta.c	45;"	d	file:
PHYS_TO_VIRT	./mips_malta.c	47;"	d	file:
PHYS_TO_VIRT	./mips_mipssim.c	37;"	d	file:
PHYS_TO_VIRT	./mips_mipssim.c	39;"	d	file:
PHYS_TO_VIRT	./mips_r4k.c	21;"	d	file:
PHY_1000T_CTRL	./e1000_hw.h	331;"	d
PHY_1000T_STATUS	./e1000_hw.h	332;"	d
PHY_AUTONEG_ADV	./e1000_hw.h	326;"	d
PHY_AUTONEG_EXP	./e1000_hw.h	328;"	d
PHY_CTRL	./e1000_hw.h	322;"	d
PHY_EXT_STATUS	./e1000_hw.h	333;"	d
PHY_ID1	./e1000_hw.h	324;"	d
PHY_ID2	./e1000_hw.h	325;"	d
PHY_ID2_INIT	./e1000.c	/^    PHY_ID2_INIT = E1000_DEVID == E1000_DEV_ID_82573L ?		0xcc2 :$/;"	e	enum:__anon212	file:
PHY_LP_ABILITY	./e1000_hw.h	327;"	d
PHY_LP_NEXT_PAGE	./e1000_hw.h	330;"	d
PHY_NEXT_PAGE_TX	./e1000_hw.h	329;"	d
PHY_R	./e1000.c	/^enum { PHY_R = 1, PHY_W = 2, PHY_RW = PHY_R | PHY_W };$/;"	e	enum:__anon215	file:
PHY_RW	./e1000.c	/^enum { PHY_R = 1, PHY_W = 2, PHY_RW = PHY_R | PHY_W };$/;"	e	enum:__anon215	file:
PHY_SPARE_SIZE	./vssim_config_manager.c	/^int PHY_SPARE_SIZE;$/;"	v
PHY_STATUS	./e1000_hw.h	323;"	d
PHY_W	./e1000.c	/^enum { PHY_R = 1, PHY_W = 2, PHY_RW = PHY_R | PHY_W };$/;"	e	enum:__anon215	file:
PI	./cs4231a.c	95;"	d	file:
PI	./fmopl.c	45;"	d	file:
PIAR	./pxa2xx.c	884;"	d	file:
PIC_DPRINTF	./heathrow_pic.c	32;"	d	file:
PIC_DPRINTF	./heathrow_pic.c	35;"	d	file:
PIIX4PMState	./acpi.c	/^typedef struct PIIX4PMState {$/;"	s	file:
PIIX4PMState	./acpi.c	/^} PIIX4PMState;$/;"	t	typeref:struct:PIIX4PMState	file:
PIIX_CONFIG_IRQ_ROUTE	./pc.h	136;"	d
PINS_CRDY	./ide.c	/^    PINS_CRDY		= 0x20,$/;"	e	enum:md_pins	file:
PINS_MRDY	./ide.c	/^    PINS_MRDY		= 0x02,$/;"	e	enum:md_pins	file:
PIN_CODE_REPLY_CP_SIZE	./bt.h	539;"	d
PIO_Data	./cs4231a.c	/^    PIO_Data$/;"	e	enum:__anon200	file:
PITChannelState	./i8254.h	/^typedef struct PITChannelState {$/;"	s
PITChannelState	./i8254.h	/^} PITChannelState;$/;"	t	typeref:struct:PITChannelState
PITState	./i8254.h	/^struct PITState {$/;"	s
PITState	./pc.h	/^typedef struct PITState PITState;$/;"	t	typeref:struct:PITState
PIT_FLAGS_HPET_LEGACY	./i8254.h	36;"	d
PIT_FREQ	./pc.h	62;"	d
PIT_SAVEVM_NAME	./i8254.h	28;"	d
PIT_SAVEVM_VERSION	./i8254.h	29;"	d
PIXEL_NAME	./sm501_template.h	102;"	d
PIXEL_NAME	./sm501_template.h	39;"	d
PIXEL_NAME	./sm501_template.h	41;"	d
PIXEL_NAME	./vga_template.h	39;"	d
PIXEL_NAME	./vga_template.h	41;"	d
PIXEL_NAME	./vga_template.h	524;"	d
PIXEL_TYPE	./blizzard_template.h	134;"	d
PIXEL_TYPE	./blizzard_template.h	23;"	d
PIXEL_TYPE	./blizzard_template.h	27;"	d
PIXEL_TYPE	./blizzard_template.h	31;"	d
PIXEL_TYPE	./blizzard_template.h	37;"	d
PIXEL_TYPE	./omap_lcd_template.h	175;"	d
PIXEL_TYPE	./omap_lcd_template.h	32;"	d
PIXEL_TYPE	./omap_lcd_template.h	35;"	d
PIXEL_TYPE	./omap_lcd_template.h	38;"	d
PIXEL_TYPE	./sm501_template.h	101;"	d
PIXEL_TYPE	./sm501_template.h	27;"	d
PIXEL_TYPE	./sm501_template.h	30;"	d
PIXEL_TYPE	./sm501_template.h	33;"	d
PIXEL_TYPE	./vga_template.h	27;"	d
PIXEL_TYPE	./vga_template.h	30;"	d
PIXEL_TYPE	./vga_template.h	33;"	d
PIXEL_TYPE	./vga_template.h	523;"	d
PI_INDEX	./ac97.c	/^    PI_INDEX = 0,$/;"	e	enum:__anon4	file:
PKSR	./pxa2xx.c	87;"	d	file:
PKWR	./pxa2xx.c	86;"	d	file:
PL011_FLAG_RXFE	./pl011.c	41;"	d	file:
PL011_FLAG_RXFF	./pl011.c	39;"	d	file:
PL011_FLAG_TXFE	./pl011.c	38;"	d	file:
PL011_FLAG_TXFF	./pl011.c	40;"	d	file:
PL011_INT_RX	./pl011.c	36;"	d	file:
PL011_INT_TX	./pl011.c	35;"	d	file:
PL022_CR1_LBM	./pl022.c	27;"	d	file:
PL022_CR1_MS	./pl022.c	29;"	d	file:
PL022_CR1_SDO	./pl022.c	30;"	d	file:
PL022_CR1_SSE	./pl022.c	28;"	d	file:
PL022_INT_ROR	./pl022.c	38;"	d	file:
PL022_INT_RT	./pl022.c	39;"	d	file:
PL022_INT_RX	./pl022.c	40;"	d	file:
PL022_INT_TX	./pl022.c	41;"	d	file:
PL022_SR_BSY	./pl022.c	36;"	d	file:
PL022_SR_RFF	./pl022.c	35;"	d	file:
PL022_SR_RNE	./pl022.c	34;"	d	file:
PL022_SR_TFE	./pl022.c	32;"	d	file:
PL022_SR_TNF	./pl022.c	33;"	d	file:
PL050_KMIC	./pl050.c	29;"	d	file:
PL050_KMID	./pl050.c	30;"	d	file:
PL050_RXBUSY	./pl050.c	27;"	d	file:
PL050_RXFULL	./pl050.c	26;"	d	file:
PL050_RXPARITY	./pl050.c	28;"	d	file:
PL050_TXBUSY	./pl050.c	25;"	d	file:
PL050_TXEMPTY	./pl050.c	24;"	d	file:
PL080_CCONF_A	./pl080.c	18;"	d	file:
PL080_CCONF_E	./pl080.c	22;"	d	file:
PL080_CCONF_H	./pl080.c	17;"	d	file:
PL080_CCONF_IE	./pl080.c	21;"	d	file:
PL080_CCONF_ITC	./pl080.c	20;"	d	file:
PL080_CCONF_L	./pl080.c	19;"	d	file:
PL080_CCTRL_D	./pl080.c	27;"	d	file:
PL080_CCTRL_DI	./pl080.c	25;"	d	file:
PL080_CCTRL_I	./pl080.c	24;"	d	file:
PL080_CCTRL_S	./pl080.c	28;"	d	file:
PL080_CCTRL_SI	./pl080.c	26;"	d	file:
PL080_CONF_E	./pl080.c	13;"	d	file:
PL080_CONF_M1	./pl080.c	14;"	d	file:
PL080_CONF_M2	./pl080.c	15;"	d	file:
PL080_MAX_CHANNELS	./pl080.c	12;"	d	file:
PL110_CR_BEBO	./pl110.c	16;"	d	file:
PL110_CR_BEPO	./pl110.c	17;"	d	file:
PL110_CR_BGR	./pl110.c	15;"	d	file:
PL110_CR_EN	./pl110.c	14;"	d	file:
PL110_CR_PWR	./pl110.c	18;"	d	file:
PL181_CMD_ENABLE	./pl181.c	57;"	d	file:
PL181_CMD_INDEX	./pl181.c	52;"	d	file:
PL181_CMD_INTERRUPT	./pl181.c	55;"	d	file:
PL181_CMD_LONGRESP	./pl181.c	54;"	d	file:
PL181_CMD_PENDING	./pl181.c	56;"	d	file:
PL181_CMD_RESPONSE	./pl181.c	53;"	d	file:
PL181_DATA_DIRECTION	./pl181.c	60;"	d	file:
PL181_DATA_DMAENABLE	./pl181.c	62;"	d	file:
PL181_DATA_ENABLE	./pl181.c	59;"	d	file:
PL181_DATA_MODE	./pl181.c	61;"	d	file:
PL181_FIFO_LEN	./pl181.c	23;"	d	file:
PL181_STATUS_CMDACTIVE	./pl181.c	74;"	d	file:
PL181_STATUS_CMDCRCFAIL	./pl181.c	64;"	d	file:
PL181_STATUS_CMDRESPEND	./pl181.c	70;"	d	file:
PL181_STATUS_CMDSENT	./pl181.c	71;"	d	file:
PL181_STATUS_CMDTIMEOUT	./pl181.c	66;"	d	file:
PL181_STATUS_DATABLOCKEND	./pl181.c	73;"	d	file:
PL181_STATUS_DATACRCFAIL	./pl181.c	65;"	d	file:
PL181_STATUS_DATAEND	./pl181.c	72;"	d	file:
PL181_STATUS_DATATIMEOUT	./pl181.c	67;"	d	file:
PL181_STATUS_RXACTIVE	./pl181.c	76;"	d	file:
PL181_STATUS_RXDATAAVLBL	./pl181.c	84;"	d	file:
PL181_STATUS_RXFIFOEMPTY	./pl181.c	82;"	d	file:
PL181_STATUS_RXFIFOFULL	./pl181.c	80;"	d	file:
PL181_STATUS_RXFIFOHALFFULL	./pl181.c	78;"	d	file:
PL181_STATUS_RXOVERRUN	./pl181.c	69;"	d	file:
PL181_STATUS_RX_FIFO	./pl181.c	91;"	d	file:
PL181_STATUS_TXACTIVE	./pl181.c	75;"	d	file:
PL181_STATUS_TXDATAAVLBL	./pl181.c	83;"	d	file:
PL181_STATUS_TXFIFOEMPTY	./pl181.c	81;"	d	file:
PL181_STATUS_TXFIFOFULL	./pl181.c	79;"	d	file:
PL181_STATUS_TXFIFOHALFEMPTY	./pl181.c	77;"	d	file:
PL181_STATUS_TXUNDERRUN	./pl181.c	68;"	d	file:
PL181_STATUS_TX_FIFO	./pl181.c	86;"	d	file:
PL190_NUM_PRIO	./pl190.c	16;"	d	file:
PLANES_PER_FLASH	./vssim_config_manager.c	/^int PLANES_PER_FLASH;$/;"	v
PLB0_ACR	./ppc405_uc.c	/^    PLB0_ACR  = 0x087,$/;"	e	enum:__anon343	file:
PLB0_BEAR	./ppc405_uc.c	/^    PLB0_BEAR = 0x086,$/;"	e	enum:__anon343	file:
PLB0_BESR	./ppc405_uc.c	/^    PLB0_BESR = 0x084,$/;"	e	enum:__anon343	file:
PLL1CR	./tc6393xb.c	/^        uint32_t PLL1CR;$/;"	m	struct:TC6393xbState::__anon444	file:
PLL2CR	./tc6393xb.c	/^        uint16_t PLL2CR;$/;"	m	struct:TC6393xbState::__anon444	file:
PMCE	./cs4231a.c	88;"	d	file:
PMCR	./pxa2xx.c	69;"	d	file:
PMU_PACKET	./cuda.c	73;"	d	file:
PM_FREQ	./acpi.c	32;"	d	file:
PNM	./sd.c	215;"	d	file:
PNPMMIO_SIZE	./e1000.c	52;"	d	file:
PNP_INFO_PROFILE_ID	./bt.h	2037;"	d
PNP_INFO_SVCLASS_ID	./bt.h	/^    PNP_INFO_SVCLASS_ID			= 0x1200,$/;"	e	enum:service_class_id
POB0_BEAR	./ppc405_uc.c	/^    POB0_BEAR  = 0x0A4,$/;"	e	enum:__anon344	file:
POB0_BESR0	./ppc405_uc.c	/^    POB0_BESR0 = 0x0A0,$/;"	e	enum:__anon344	file:
POB0_BESR1	./ppc405_uc.c	/^    POB0_BESR1 = 0x0A2,$/;"	e	enum:__anon344	file:
POINTER_BUTTONS	./syborg_pointer.c	/^    POINTER_BUTTONS     = 6,$/;"	e	enum:__anon429	file:
POINTER_FIFO_COUNT	./syborg_pointer.c	/^    POINTER_FIFO_COUNT  = 2,$/;"	e	enum:__anon429	file:
POINTER_FIFO_SIZE	./syborg_pointer.c	/^    POINTER_FIFO_SIZE   = 8$/;"	e	enum:__anon429	file:
POINTER_ID	./syborg_pointer.c	/^    POINTER_ID          = 0,$/;"	e	enum:__anon429	file:
POINTER_INT_ENABLE	./syborg_pointer.c	/^    POINTER_INT_ENABLE  = 7,$/;"	e	enum:__anon429	file:
POINTER_LATCH	./syborg_pointer.c	/^    POINTER_LATCH       = 1,$/;"	e	enum:__anon429	file:
POINTER_X	./syborg_pointer.c	/^    POINTER_X           = 3,$/;"	e	enum:__anon429	file:
POINTER_Y	./syborg_pointer.c	/^    POINTER_Y           = 4,$/;"	e	enum:__anon429	file:
POINTER_Z	./syborg_pointer.c	/^    POINTER_Z           = 5,$/;"	e	enum:__anon429	file:
POLYNOMIAL	./eepro100.c	253;"	d	file:
POLYNOMIAL	./ne2000.c	177;"	d	file:
POLYNOMIAL	./rtl8139.c	698;"	d	file:
PORT_CONNECTION	./usb-hub.c	68;"	d	file:
PORT_C_CONNECTION	./usb-hub.c	76;"	d	file:
PORT_C_ENABLE	./usb-hub.c	77;"	d	file:
PORT_C_OVERCURRENT	./usb-hub.c	79;"	d	file:
PORT_C_RESET	./usb-hub.c	80;"	d	file:
PORT_C_SUSPEND	./usb-hub.c	78;"	d	file:
PORT_DUMP	./eepro100.c	1067;"	d	file:
PORT_ENABLE	./usb-hub.c	69;"	d	file:
PORT_HIGHSPEED	./usb-hub.c	75;"	d	file:
PORT_INDICATOR	./usb-hub.c	82;"	d	file:
PORT_LOWSPEED	./usb-hub.c	74;"	d	file:
PORT_OVERCURRENT	./usb-hub.c	71;"	d	file:
PORT_POWER	./usb-hub.c	73;"	d	file:
PORT_RESET	./usb-hub.c	72;"	d	file:
PORT_SELECTION_MASK	./eepro100.c	1068;"	d	file:
PORT_SELECTIVE_RESET	./eepro100.c	1066;"	d	file:
PORT_SELFTEST	./eepro100.c	1065;"	d	file:
PORT_SOFTWARE_RESET	./eepro100.c	1064;"	d	file:
PORT_STAT_CONNECTION	./usb-hub.c	51;"	d	file:
PORT_STAT_C_CONNECTION	./usb-hub.c	62;"	d	file:
PORT_STAT_C_ENABLE	./usb-hub.c	63;"	d	file:
PORT_STAT_C_OVERCURRENT	./usb-hub.c	65;"	d	file:
PORT_STAT_C_RESET	./usb-hub.c	66;"	d	file:
PORT_STAT_C_SUSPEND	./usb-hub.c	64;"	d	file:
PORT_STAT_ENABLE	./usb-hub.c	52;"	d	file:
PORT_STAT_HIGH_SPEED	./usb-hub.c	58;"	d	file:
PORT_STAT_INDICATOR	./usb-hub.c	60;"	d	file:
PORT_STAT_LOW_SPEED	./usb-hub.c	57;"	d	file:
PORT_STAT_OVERCURRENT	./usb-hub.c	54;"	d	file:
PORT_STAT_POWER	./usb-hub.c	56;"	d	file:
PORT_STAT_RESET	./usb-hub.c	55;"	d	file:
PORT_STAT_SUSPEND	./usb-hub.c	53;"	d	file:
PORT_STAT_TEST	./usb-hub.c	59;"	d	file:
PORT_SUSPEND	./usb-hub.c	70;"	d	file:
PORT_TEST	./usb-hub.c	81;"	d	file:
POWER_PACKET	./cuda.c	71;"	d	file:
PO_INDEX	./ac97.c	/^    PO_INDEX,$/;"	e	enum:__anon4	file:
PPC405CR_CLK_NB	./ppc405_uc.c	/^    PPC405CR_CLK_NB    = 7,$/;"	e	enum:__anon350	file:
PPC405CR_CPC0_CR0	./ppc405_uc.c	/^    PPC405CR_CPC0_CR0    = 0x0B1,$/;"	e	enum:__anon349	file:
PPC405CR_CPC0_CR1	./ppc405_uc.c	/^    PPC405CR_CPC0_CR1    = 0x0B2,$/;"	e	enum:__anon349	file:
PPC405CR_CPC0_ER	./ppc405_uc.c	/^    PPC405CR_CPC0_ER     = 0x0B9,$/;"	e	enum:__anon349	file:
PPC405CR_CPC0_FR	./ppc405_uc.c	/^    PPC405CR_CPC0_FR     = 0x0BA,$/;"	e	enum:__anon349	file:
PPC405CR_CPC0_JTAGID	./ppc405_uc.c	/^    PPC405CR_CPC0_JTAGID = 0x0B5,$/;"	e	enum:__anon349	file:
PPC405CR_CPC0_PLLMR	./ppc405_uc.c	/^    PPC405CR_CPC0_PLLMR  = 0x0B0,$/;"	e	enum:__anon349	file:
PPC405CR_CPC0_PSR	./ppc405_uc.c	/^    PPC405CR_CPC0_PSR    = 0x0B4,$/;"	e	enum:__anon349	file:
PPC405CR_CPC0_SR	./ppc405_uc.c	/^    PPC405CR_CPC0_SR     = 0x0BB,$/;"	e	enum:__anon349	file:
PPC405CR_CPU_CLK	./ppc405_uc.c	/^    PPC405CR_CPU_CLK   = 0,$/;"	e	enum:__anon350	file:
PPC405CR_EXT_CLK	./ppc405_uc.c	/^    PPC405CR_EXT_CLK   = 5,$/;"	e	enum:__anon350	file:
PPC405CR_OPB_CLK	./ppc405_uc.c	/^    PPC405CR_OPB_CLK   = 4,$/;"	e	enum:__anon350	file:
PPC405CR_PLB_CLK	./ppc405_uc.c	/^    PPC405CR_PLB_CLK   = 2,$/;"	e	enum:__anon350	file:
PPC405CR_SDRAM_CLK	./ppc405_uc.c	/^    PPC405CR_SDRAM_CLK = 3,$/;"	e	enum:__anon350	file:
PPC405CR_TMR_CLK	./ppc405_uc.c	/^    PPC405CR_TMR_CLK   = 1,$/;"	e	enum:__anon350	file:
PPC405CR_UART_CLK	./ppc405_uc.c	/^    PPC405CR_UART_CLK  = 6,$/;"	e	enum:__anon350	file:
PPC405EP_CLK_NB	./ppc405_uc.c	/^    PPC405EP_CLK_NB    = 8,$/;"	e	enum:__anon352	file:
PPC405EP_CPC0_BOOT	./ppc405_uc.c	/^    PPC405EP_CPC0_BOOT   = 0x0F1,$/;"	e	enum:__anon351	file:
PPC405EP_CPC0_EPCTL	./ppc405_uc.c	/^    PPC405EP_CPC0_EPCTL  = 0x0F3,$/;"	e	enum:__anon351	file:
PPC405EP_CPC0_JTAGID	./ppc405_uc.c	/^    PPC405EP_CPC0_JTAGID = 0x0F7,$/;"	e	enum:__anon351	file:
PPC405EP_CPC0_PCI	./ppc405_uc.c	/^    PPC405EP_CPC0_PCI    = 0x0F9,$/;"	e	enum:__anon351	file:
PPC405EP_CPC0_PLLMR0	./ppc405_uc.c	/^    PPC405EP_CPC0_PLLMR0 = 0x0F0,$/;"	e	enum:__anon351	file:
PPC405EP_CPC0_PLLMR1	./ppc405_uc.c	/^    PPC405EP_CPC0_PLLMR1 = 0x0F4,$/;"	e	enum:__anon351	file:
PPC405EP_CPC0_SRR	./ppc405_uc.c	/^    PPC405EP_CPC0_SRR    = 0x0F6,$/;"	e	enum:__anon351	file:
PPC405EP_CPC0_UCR	./ppc405_uc.c	/^    PPC405EP_CPC0_UCR    = 0x0F5,$/;"	e	enum:__anon351	file:
PPC405EP_CPU_CLK	./ppc405_uc.c	/^    PPC405EP_CPU_CLK   = 0,$/;"	e	enum:__anon352	file:
PPC405EP_EBC_CLK	./ppc405_uc.c	/^    PPC405EP_EBC_CLK   = 3,$/;"	e	enum:__anon352	file:
PPC405EP_MAL_CLK	./ppc405_uc.c	/^    PPC405EP_MAL_CLK   = 4,$/;"	e	enum:__anon352	file:
PPC405EP_OPB_CLK	./ppc405_uc.c	/^    PPC405EP_OPB_CLK   = 2,$/;"	e	enum:__anon352	file:
PPC405EP_PCI_CLK	./ppc405_uc.c	/^    PPC405EP_PCI_CLK   = 5,$/;"	e	enum:__anon352	file:
PPC405EP_PLB_CLK	./ppc405_uc.c	/^    PPC405EP_PLB_CLK   = 1,$/;"	e	enum:__anon352	file:
PPC405EP_UART0_CLK	./ppc405_uc.c	/^    PPC405EP_UART0_CLK = 6,$/;"	e	enum:__anon352	file:
PPC405EP_UART1_CLK	./ppc405_uc.c	/^    PPC405EP_UART1_CLK = 7,$/;"	e	enum:__anon352	file:
PPC440EP_PCI_CONFIG	./ppc440.c	24;"	d	file:
PPC440EP_PCI_INTACK	./ppc440.c	25;"	d	file:
PPC440EP_PCI_IO	./ppc440.c	28;"	d	file:
PPC440EP_PCI_IOLEN	./ppc440.c	29;"	d	file:
PPC440EP_PCI_REGS	./ppc440.c	27;"	d	file:
PPC440EP_PCI_SPECIAL	./ppc440.c	26;"	d	file:
PPC440EP_SDRAM_NR_BANKS	./ppc440.c	31;"	d	file:
PPC4xxPCIState	./ppc4xx_pci.c	/^struct PPC4xxPCIState {$/;"	s	file:
PPC4xxPCIState	./ppc4xx_pci.c	/^typedef struct PPC4xxPCIState PPC4xxPCIState;$/;"	t	typeref:struct:PPC4xxPCIState	file:
PPC4xx_PCI_NR_PMMS	./ppc4xx_pci.c	50;"	d	file:
PPC4xx_PCI_NR_PTMS	./ppc4xx_pci.c	51;"	d	file:
PPCE500PCIState	./ppce500_pci.c	/^struct PPCE500PCIState {$/;"	s	file:
PPCE500PCIState	./ppce500_pci.c	/^typedef struct PPCE500PCIState PPCE500PCIState;$/;"	t	typeref:struct:PPCE500PCIState	file:
PPCE500_PCI_CONFIG_ADDR	./ppce500_pci.c	37;"	d	file:
PPCE500_PCI_CONFIG_DATA	./ppce500_pci.c	38;"	d	file:
PPCE500_PCI_GASKET_TIMR	./ppce500_pci.c	49;"	d	file:
PPCE500_PCI_INTACK	./ppce500_pci.c	39;"	d	file:
PPCE500_PCI_IW1	./ppce500_pci.c	47;"	d	file:
PPCE500_PCI_IW2	./ppce500_pci.c	46;"	d	file:
PPCE500_PCI_IW3	./ppce500_pci.c	45;"	d	file:
PPCE500_PCI_NR_PIBS	./ppce500_pci.c	62;"	d	file:
PPCE500_PCI_NR_POBS	./ppce500_pci.c	61;"	d	file:
PPCE500_PCI_OW1	./ppce500_pci.c	41;"	d	file:
PPCE500_PCI_OW2	./ppce500_pci.c	42;"	d	file:
PPCE500_PCI_OW3	./ppce500_pci.c	43;"	d	file:
PPCE500_PCI_OW4	./ppce500_pci.c	44;"	d	file:
PPCUIC_OUTPUT_CINT	./ppc4xx.h	/^    PPCUIC_OUTPUT_CINT = 1,$/;"	e	enum:__anon353
PPCUIC_OUTPUT_INT	./ppc4xx.h	/^    PPCUIC_OUTPUT_INT = 0,$/;"	e	enum:__anon353
PPCUIC_OUTPUT_NB	./ppc4xx.h	/^    PPCUIC_OUTPUT_NB,$/;"	e	enum:__anon353
PPC_405_H	./ppc405.h	26;"	d
PPC_4XX_H	./ppc4xx.h	26;"	d
PPC_E500_H	./ppce500.h	18;"	d
PPC_IO_BASE	./ppc_prep.c	82;"	d	file:
PPC_IO_DPRINTF	./ppc_prep.c	54;"	d	file:
PPC_IO_DPRINTF	./ppc_prep.c	63;"	d	file:
PPC_IO_DPRINTF	./ppc_prep.c	66;"	d	file:
PPC_NVRAM_set_params	./ppc.c	/^int PPC_NVRAM_set_params (nvram_t *nvram, uint16_t NVRAM_size,$/;"	f
PPC_PCIIO_config	./prep_pci.c	/^static inline uint32_t PPC_PCIIO_config(target_phys_addr_t addr)$/;"	f	file:
PPC_PCIIO_read	./prep_pci.c	/^static CPUReadMemoryFunc *PPC_PCIIO_read[] = {$/;"	v	file:
PPC_PCIIO_readb	./prep_pci.c	/^static uint32_t PPC_PCIIO_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
PPC_PCIIO_readl	./prep_pci.c	/^static uint32_t PPC_PCIIO_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
PPC_PCIIO_readw	./prep_pci.c	/^static uint32_t PPC_PCIIO_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
PPC_PCIIO_write	./prep_pci.c	/^static CPUWriteMemoryFunc *PPC_PCIIO_write[] = {$/;"	v	file:
PPC_PCIIO_writeb	./prep_pci.c	/^static void PPC_PCIIO_writeb (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
PPC_PCIIO_writel	./prep_pci.c	/^static void PPC_PCIIO_writel (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
PPC_PCIIO_writew	./prep_pci.c	/^static void PPC_PCIIO_writew (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
PPC_debug_write	./ppc.c	/^void PPC_debug_write (void *opaque, uint32_t addr, uint32_t val)$/;"	f
PPC_intack_read	./ppc_prep.c	/^static CPUReadMemoryFunc *PPC_intack_read[] = {$/;"	v	file:
PPC_intack_readb	./ppc_prep.c	/^static uint32_t PPC_intack_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
PPC_intack_readl	./ppc_prep.c	/^static uint32_t PPC_intack_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
PPC_intack_readw	./ppc_prep.c	/^static uint32_t PPC_intack_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
PPC_intack_write	./ppc_prep.c	/^static CPUWriteMemoryFunc *PPC_intack_write[] = {$/;"	v	file:
PPC_prep_io_read	./ppc_prep.c	/^static CPUReadMemoryFunc *PPC_prep_io_read[] = {$/;"	v	file:
PPC_prep_io_readb	./ppc_prep.c	/^static uint32_t PPC_prep_io_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
PPC_prep_io_readl	./ppc_prep.c	/^static uint32_t PPC_prep_io_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
PPC_prep_io_readw	./ppc_prep.c	/^static uint32_t PPC_prep_io_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
PPC_prep_io_write	./ppc_prep.c	/^static CPUWriteMemoryFunc *PPC_prep_io_write[] = {$/;"	v	file:
PPC_prep_io_writeb	./ppc_prep.c	/^static void PPC_prep_io_writeb (void *opaque, target_phys_addr_t addr,$/;"	f	file:
PPC_prep_io_writel	./ppc_prep.c	/^static void PPC_prep_io_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
PPC_prep_io_writew	./ppc_prep.c	/^static void PPC_prep_io_writew (void *opaque, target_phys_addr_t addr,$/;"	f	file:
PPIO	./cs4231a.c	94;"	d	file:
PREAMBLE	./etraxfs_eth.c	/^		PREAMBLE,$/;"	e	enum:qemu_mdio::__anon248	file:
PREPPCIState	./prep_pci.c	/^typedef PCIHostState PREPPCIState;$/;"	t	file:
PREP_io_800_readb	./ppc_prep.c	/^static uint32_t PREP_io_800_readb (void *opaque, uint32_t addr)$/;"	f	file:
PREP_io_800_writeb	./ppc_prep.c	/^static void PREP_io_800_writeb (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
PREP_io_read	./ppc_prep.c	/^static uint32_t PREP_io_read (void *opaque, uint32_t addr)$/;"	f	file:
PREP_io_write	./ppc_prep.c	/^static void PREP_io_write (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
PRER	./pxa2xx.c	73;"	d	file:
PRIMECELL_H	./primecell.h	2;"	d
PRINTING_STATUS_PROFILE_ID	./bt.h	2023;"	d
PRINTING_STATUS_SVCLASS_ID	./bt.h	/^    PRINTING_STATUS_SVCLASS_ID		= 0x1123,$/;"	e	enum:service_class_id
PRINT_ALL_IO_REQUEST	./ftl_perf_manager.c	/^void PRINT_ALL_IO_REQUEST(void)$/;"	f
PRINT_IO_REQUEST	./ftl_perf_manager.c	/^void PRINT_IO_REQUEST(io_request* request)$/;"	f
PRINT_PKTHDR	./pcnet.c	568;"	d	file:
PRINT_RMD	./pcnet.c	326;"	d	file:
PRINT_TMD	./pcnet.c	298;"	d	file:
PRINT_VALID_ARRAY	./ftl_inverse_mapping_manager.c	/^void PRINT_VALID_ARRAY(unsigned int phy_flash_nb, unsigned int phy_block_nb)$/;"	f
PROC_BASE	./acpi.c	579;"	d	file:
PROM_ADDR	./ppc_mac.h	36;"	d
PROM_FILENAME	./ppc_mac.h	35;"	d
PROM_FILENAME	./sun4m.c	82;"	d	file:
PROM_FILENAME	./sun4u.c	53;"	d	file:
PROM_SIZE_MAX	./sun4m.c	80;"	d	file:
PROM_SIZE_MAX	./sun4u.c	48;"	d	file:
PROM_VADDR	./sun4m.c	81;"	d	file:
PROM_VADDR	./sun4u.c	49;"	d	file:
PROP_TYPE_MACADDR	./qdev.h	/^    PROP_TYPE_MACADDR,$/;"	e	enum:PropertyType
PROP_TYPE_PTR	./qdev.h	/^    PROP_TYPE_PTR,$/;"	e	enum:PropertyType
PROP_TYPE_TADDR	./qdev.h	/^    PROP_TYPE_TADDR,$/;"	e	enum:PropertyType
PROP_TYPE_UINT16	./qdev.h	/^    PROP_TYPE_UINT16,$/;"	e	enum:PropertyType
PROP_TYPE_UINT32	./qdev.h	/^    PROP_TYPE_UINT32,$/;"	e	enum:PropertyType
PROP_TYPE_UNSPEC	./qdev.h	/^    PROP_TYPE_UNSPEC = 0,$/;"	e	enum:PropertyType
PRSR	./pxa2xx_lcd.c	107;"	d	file:
PRTBUF_PRT_BUF	./pxa2xx_mmci.c	96;"	d	file:
PRV	./sd.c	216;"	d	file:
PS2KbdState	./ps2.c	/^} PS2KbdState;$/;"	t	typeref:struct:__anon359	file:
PS2MouseState	./ps2.c	/^} PS2MouseState;$/;"	t	typeref:struct:__anon360	file:
PS2Queue	./ps2.c	/^} PS2Queue;$/;"	t	typeref:struct:__anon357	file:
PS2State	./ps2.c	/^} PS2State;$/;"	t	typeref:struct:__anon358	file:
PS2_QUEUE_SIZE	./ps2.c	73;"	d	file:
PSLR	./pxa2xx.c	82;"	d	file:
PSPR	./pxa2xx.c	71;"	d	file:
PSSR	./pxa2xx.c	70;"	d	file:
PTSR	./pxa2xx.c	83;"	d	file:
PUBLIC_BROWSE_GROUP	./bt.h	/^    PUBLIC_BROWSE_GROUP			= 0x1002,$/;"	e	enum:service_class_id
PUCR	./pxa2xx.c	85;"	d	file:
PUTPIXEL	./cirrus_vga_rop2.h	26;"	d
PUTPIXEL	./cirrus_vga_rop2.h	281;"	d
PUTPIXEL	./cirrus_vga_rop2.h	28;"	d
PUTPIXEL	./cirrus_vga_rop2.h	30;"	d
PUTPIXEL	./cirrus_vga_rop2.h	34;"	d
PUT_PIXEL2	./vga_template.h	188;"	d
PUT_PIXEL2	./vga_template.h	190;"	d
PUT_PIXEL2	./vga_template.h	192;"	d
PUT_PIXEL2	./vga_template.h	520;"	d
PVCR	./pxa2xx.c	84;"	d	file:
PWER	./pxa2xx.c	72;"	d	file:
PWRBTN_EN	./acpi.c	60;"	d	file:
PWRBTN_STS	./acpi.c	58;"	d	file:
PWRDN	./rtl8139.c	/^    PWRDN = (1 << 0),    \/* only on 8139, 8139A *\/$/;"	e	enum:Config1Bits	file:
PXA255_DMA_NUM_CHANNELS	./pxa2xx_dma.c	48;"	d	file:
PXA25X_FREQ	./pxa2xx_timer.c	49;"	d	file:
PXA25X_PIC_HWUART	./pxa.h	18;"	d
PXA25X_PIC_NSSP	./pxa.h	25;"	d
PXA26X_PIC_ASSP	./pxa.h	24;"	d
PXA27X_DMA_NUM_CHANNELS	./pxa2xx_dma.c	49;"	d	file:
PXA27X_FREQ	./pxa2xx_timer.c	50;"	d	file:
PXA27X_PIC_OST_4_11	./pxa.h	19;"	d
PXA27X_PIC_SSP2	./pxa.h	26;"	d
PXA2XX_DMA_NUM_REQUESTS	./pxa2xx_dma.c	51;"	d	file:
PXA2XX_GPIO_BANKS	./pxa2xx_gpio.c	13;"	d	file:
PXA2XX_INTERNAL_BASE	./pxa.h	62;"	d
PXA2XX_INTERNAL_SIZE	./pxa.h	63;"	d
PXA2XX_PIC_BTUART	./pxa.h	31;"	d
PXA2XX_PIC_DMA	./pxa.h	35;"	d
PXA2XX_PIC_FFUART	./pxa.h	32;"	d
PXA2XX_PIC_GPIO_0	./pxa.h	20;"	d
PXA2XX_PIC_GPIO_1	./pxa.h	21;"	d
PXA2XX_PIC_GPIO_X	./pxa.h	22;"	d
PXA2XX_PIC_I2C	./pxa.h	28;"	d
PXA2XX_PIC_I2S	./pxa.h	23;"	d
PXA2XX_PIC_ICP	./pxa.h	29;"	d
PXA2XX_PIC_KEYPAD	./pxa.h	16;"	d
PXA2XX_PIC_LCD	./pxa.h	27;"	d
PXA2XX_PIC_MMC	./pxa.h	33;"	d
PXA2XX_PIC_OST_0	./pxa.h	36;"	d
PXA2XX_PIC_PWRI2C	./pxa.h	17;"	d
PXA2XX_PIC_RTC1HZ	./pxa.h	37;"	d
PXA2XX_PIC_RTCALARM	./pxa.h	38;"	d
PXA2XX_PIC_SRCS	./pxa2xx_pic.c	31;"	d	file:
PXA2XX_PIC_SSP	./pxa.h	34;"	d
PXA2XX_PIC_SSP3	./pxa.h	13;"	d
PXA2XX_PIC_STUART	./pxa.h	30;"	d
PXA2XX_PIC_USBH1	./pxa.h	15;"	d
PXA2XX_PIC_USBH2	./pxa.h	14;"	d
PXA2XX_REG	./pxa2xx_gpio.c	52;"	d	file:
PXA2XX_RX_RQ_BTUART	./pxa.h	43;"	d
PXA2XX_RX_RQ_FFUART	./pxa.h	45;"	d
PXA2XX_RX_RQ_I2S	./pxa.h	41;"	d
PXA2XX_RX_RQ_ICP	./pxa.h	51;"	d
PXA2XX_RX_RQ_MMCI	./pxa.h	55;"	d
PXA2XX_RX_RQ_SSP1	./pxa.h	47;"	d
PXA2XX_RX_RQ_SSP2	./pxa.h	49;"	d
PXA2XX_RX_RQ_SSP3	./pxa.h	58;"	d
PXA2XX_RX_RQ_STUART	./pxa.h	53;"	d
PXA2XX_SDRAM_BASE	./pxa.h	61;"	d
PXA2XX_TX_RQ_BTUART	./pxa.h	44;"	d
PXA2XX_TX_RQ_FFUART	./pxa.h	46;"	d
PXA2XX_TX_RQ_I2S	./pxa.h	42;"	d
PXA2XX_TX_RQ_ICP	./pxa.h	52;"	d
PXA2XX_TX_RQ_MMCI	./pxa.h	56;"	d
PXA2XX_TX_RQ_SSP1	./pxa.h	48;"	d
PXA2XX_TX_RQ_SSP2	./pxa.h	50;"	d
PXA2XX_TX_RQ_SSP3	./pxa.h	59;"	d
PXA2XX_TX_RQ_STUART	./pxa.h	54;"	d
PXA2XX_USB_RQ	./pxa.h	57;"	d
PXA2xxDMAChannel	./pxa2xx_dma.c	/^} PXA2xxDMAChannel;$/;"	t	typeref:struct:__anon365	file:
PXA2xxDMAState	./pxa.h	/^typedef struct PXA2xxDMAState PXA2xxDMAState;$/;"	t	typeref:struct:PXA2xxDMAState
PXA2xxDMAState	./pxa2xx_dma.c	/^struct PXA2xxDMAState {$/;"	s	file:
PXA2xxFIrState	./pxa.h	/^typedef struct PXA2xxFIrState PXA2xxFIrState;$/;"	t	typeref:struct:PXA2xxFIrState
PXA2xxFIrState	./pxa2xx.c	/^struct PXA2xxFIrState {$/;"	s	file:
PXA2xxGPIOInfo	./pxa.h	/^typedef struct PXA2xxGPIOInfo PXA2xxGPIOInfo;$/;"	t	typeref:struct:PXA2xxGPIOInfo
PXA2xxGPIOInfo	./pxa2xx_gpio.c	/^struct PXA2xxGPIOInfo {$/;"	s	file:
PXA2xxI2CSlaveState	./pxa2xx.c	/^} PXA2xxI2CSlaveState;$/;"	t	typeref:struct:__anon364	file:
PXA2xxI2CState	./pxa.h	/^typedef struct PXA2xxI2CState PXA2xxI2CState;$/;"	t	typeref:struct:PXA2xxI2CState
PXA2xxI2CState	./pxa2xx.c	/^struct PXA2xxI2CState {$/;"	s	file:
PXA2xxI2SState	./pxa.h	/^struct PXA2xxI2SState {$/;"	s
PXA2xxI2SState	./pxa.h	/^typedef struct PXA2xxI2SState PXA2xxI2SState;$/;"	t	typeref:struct:PXA2xxI2SState
PXA2xxKeyPadState	./pxa.h	/^typedef struct PXA2xxKeyPadState PXA2xxKeyPadState;$/;"	t	typeref:struct:PXA2xxKeyPadState
PXA2xxKeyPadState	./pxa2xx_keypad.c	/^struct PXA2xxKeyPadState {$/;"	s	file:
PXA2xxLCDState	./pxa.h	/^typedef struct PXA2xxLCDState PXA2xxLCDState;$/;"	t	typeref:struct:PXA2xxLCDState
PXA2xxLCDState	./pxa2xx_lcd.c	/^struct PXA2xxLCDState {$/;"	s	file:
PXA2xxMMCIState	./pxa.h	/^typedef struct PXA2xxMMCIState PXA2xxMMCIState;$/;"	t	typeref:struct:PXA2xxMMCIState
PXA2xxMMCIState	./pxa2xx_mmci.c	/^struct PXA2xxMMCIState {$/;"	s	file:
PXA2xxPCMCIAState	./pxa.h	/^typedef struct PXA2xxPCMCIAState PXA2xxPCMCIAState;$/;"	t	typeref:struct:PXA2xxPCMCIAState
PXA2xxPCMCIAState	./pxa2xx_pcmcia.c	/^struct PXA2xxPCMCIAState {$/;"	s	file:
PXA2xxPICState	./pxa2xx_pic.c	/^} PXA2xxPICState;$/;"	t	typeref:struct:__anon371	file:
PXA2xxSSPState	./pxa2xx.c	/^} PXA2xxSSPState;$/;"	t	typeref:struct:__anon363	file:
PXA2xxState	./pxa.h	/^} PXA2xxState;$/;"	t	typeref:struct:__anon361
PXA2xxTimer0	./pxa2xx_timer.c	/^} PXA2xxTimer0;$/;"	t	typeref:struct:__anon372	file:
PXA2xxTimer4	./pxa2xx_timer.c	/^} PXA2xxTimer4;$/;"	t	typeref:struct:__anon373	file:
PXAFrameDescriptor	./pxa2xx_lcd.c	/^} PXAFrameDescriptor;$/;"	t	typeref:struct:__anon370	file:
PXAKBD_MAXCOL	./pxa2xx_keypad.c	80;"	d	file:
PXAKBD_MAXROW	./pxa2xx_keypad.c	79;"	d	file:
PXAMMCI_RESP	./pxa2xx_mmci.c	170;"	d	file:
PXASSPDef	./pxa2xx.c	/^typedef struct PXASSPDef {$/;"	s	file:
PXASSPDef	./pxa2xx.c	/^} PXASSPDef;$/;"	t	typeref:struct:PXASSPDef	file:
PXA_H	./pxa.h	10;"	d
PXA_LCDDMA_CHANS	./pxa2xx_lcd.c	109;"	d	file:
P_CH	./fmopl.h	/^	OPL_CH *P_CH;		\/* pointer of CH                     *\/$/;"	m	struct:fm_opl_f
PacketAlignmentFactor	./usb-net.c	/^    le32 PacketAlignmentFactor;$/;"	m	struct:rndis_init_cmplt_type	file:
ParallelState	./parallel.c	/^struct ParallelState {$/;"	s	file:
ParallelState	./pc.h	/^typedef struct ParallelState ParallelState;$/;"	t	typeref:struct:ParallelState
ParameterNameLength	./usb-net.c	/^    le32 ParameterNameLength;$/;"	m	struct:rndis_config_parameter	file:
ParameterNameOffset	./usb-net.c	/^    le32 ParameterNameOffset;$/;"	m	struct:rndis_config_parameter	file:
ParameterType	./usb-net.c	/^    le32 ParameterType;$/;"	m	struct:rndis_config_parameter	file:
ParameterValueLength	./usb-net.c	/^    le32 ParameterValueLength;$/;"	m	struct:rndis_config_parameter	file:
ParameterValueOffset	./usb-net.c	/^    le32 ParameterValueOffset;$/;"	m	struct:rndis_config_parameter	file:
PerPacketInfoLength	./usb-net.c	/^    le32 PerPacketInfoLength;$/;"	m	struct:rndis_packet_msg_type	file:
PerPacketInfoOffset	./usb-net.c	/^    le32 PerPacketInfoOffset;$/;"	m	struct:rndis_packet_msg_type	file:
PicState	./i8259.c	/^typedef struct PicState {$/;"	s	file:
PicState	./i8259.c	/^} PicState;$/;"	t	typeref:struct:PicState	file:
PicState2	./i8259.c	/^struct PicState2 {$/;"	s	file:
PicState2	./pc.h	/^typedef struct PicState2 PicState2;$/;"	t	typeref:struct:PicState2
Pin_Control	./cs4231a.c	/^    Pin_Control,$/;"	e	enum:__anon201	file:
Playback_Lower_Base_Count	./cs4231a.c	/^    Playback_Lower_Base_Count,$/;"	e	enum:__anon201	file:
Playback_Upper_Base_Count	./cs4231a.c	/^    Playback_Upper_Base_Count,$/;"	e	enum:__anon201	file:
Port16Bitacc	./gustate.h	38;"	d
Port8Bitacc	./gustate.h	37;"	d
PortRead	./gustate.h	34;"	d
PortWrite	./gustate.h	35;"	d
Property	./qdev.h	/^struct Property {$/;"	s
Property	./qdev.h	/^typedef struct Property Property;$/;"	t	typeref:struct:Property
PropertyInfo	./qdev.h	/^struct PropertyInfo {$/;"	s
PropertyInfo	./qdev.h	/^typedef struct PropertyInfo PropertyInfo;$/;"	t	typeref:struct:PropertyInfo
PropertyType	./qdev.h	/^enum PropertyType {$/;"	g
QDEV_H	./qdev.h	2;"	d
QDEV_MAX_IRQ	./sysbus.h	9;"	d
QDEV_MAX_MMIO	./sysbus.h	8;"	d
QEMUBootSetHandler	./hw.h	/^typedef int QEMUBootSetHandler(void *opaque, const char *boot_devices);$/;"	t
QEMUFileCloseFunc	./hw.h	/^typedef int (QEMUFileCloseFunc)(void *opaque);$/;"	t
QEMUFileGetBufferFunc	./hw.h	/^typedef int (QEMUFileGetBufferFunc)(void *opaque, uint8_t *buf,$/;"	t
QEMUFilePutBufferFunc	./hw.h	/^typedef int (QEMUFilePutBufferFunc)(void *opaque, const uint8_t *buf,$/;"	t
QEMUFileRateLimit	./hw.h	/^typedef int (QEMUFileRateLimit)(void *opaque);$/;"	t
QEMUFileSetRateLimit	./hw.h	/^typedef size_t (QEMUFileSetRateLimit)(void *opaque, size_t new_rate);$/;"	t
QEMUMachine	./boards.h	/^typedef struct QEMUMachine {$/;"	s
QEMUMachine	./boards.h	/^} QEMUMachine;$/;"	t	typeref:struct:QEMUMachine
QEMUMachineInitFunc	./boards.h	/^typedef void QEMUMachineInitFunc(ram_addr_t ram_size,$/;"	t
QEMUResetHandler	./hw.h	/^typedef void QEMUResetHandler(void *opaque);$/;"	t
QEMU_DEVICES_H	./devices.h	2;"	d
QEMU_FRAMEBUFFER_H	./framebuffer.h	2;"	d
QEMU_HPET_EMUL_H	./hpet_emul.h	14;"	d
QEMU_HW_H	./hw.h	3;"	d
QEMU_HW_XEN_BACKEND_H	./xen_backend.h	2;"	d
QEMU_HW_XEN_COMMON_H	./xen_common.h	2;"	d
QEMU_HW_XEN_DOMAINBUILD_H	./xen_domainbuild.h	2;"	d
QEMU_HW_XEN_H	./xen.h	2;"	d
QEMU_I2C_H	./i2c.h	2;"	d
QEMU_I8254_H	./i8254.h	26;"	d
QEMU_IRQ_H	./irq.h	2;"	d
QEMU_MSIX_H	./msix.h	2;"	d
QEMU_PCI_CAP_MSIX	./pci.h	/^    QEMU_PCI_CAP_MSIX = 0x1,$/;"	e	enum:__anon324
QEMU_PCI_H	./pci.h	2;"	d
QEMU_PPC440_H	./ppc440.h	13;"	d
QEMU_SHARPSL_H	./sharpsl.h	7;"	d
QEMU_SH_H	./sh.h	2;"	d
QEMU_SMBIOS_H	./smbios.h	2;"	d
QEMU_SSI_H	./ssi.h	12;"	d
QEMU_WATCHDOG_H	./watchdog.h	23;"	d
QOS_SETUP_CP_SIZE	./bt.h	721;"	d
QUEUE_KEY	./spitz.c	292;"	d	file:
QhDb	./usb-uhci.c	/^} QhDb;$/;"	t	typeref:struct:__anon465	file:
RAM_SIZES_ALIGN	./ppce500_mpc8544ds.c	39;"	d	file:
RAN_BLOCK	./common.h	82;"	d
RAN_COLD_BLOCK	./common.h	84;"	d
RAN_COLD_MERGE_READ	./common.h	142;"	d
RAN_COLD_MERGE_WRITE	./common.h	144;"	d
RAN_COLD_WRITE	./common.h	136;"	d
RAN_HOT_BLOCK	./common.h	86;"	d
RAN_HOT_MERGE_READ	./common.h	143;"	d
RAN_HOT_MERGE_WRITE	./common.h	145;"	d
RAN_HOT_WRITE	./common.h	137;"	d
RAN_LOG_MAPPING_ENTRY_NB	./vssim_config_manager.c	/^int64_t RAN_LOG_MAPPING_ENTRY_NB;       \/\/ added by js$/;"	v
RAN_MAPPING_ENTRY_NB	./vssim_config_manager.c	/^int64_t RAN_MAPPING_ENTRY_NB;           \/\/ added by js$/;"	v
RAN_MERGE	./common.h	104;"	d
RAN_MERGE_READ	./common.h	139;"	d
RAN_MERGE_WRITE	./common.h	141;"	d
RAN_WRITE	./common.h	135;"	d
RATE_0	./fmopl.c	/^static INT32 RATE_0[16]=$/;"	v	file:
RC4030_ERROR	./rc4030.c	44;"	d	file:
RCNR	./pxa2xx.c	870;"	d	file:
RCR_RXEN	./smc91c111.c	51;"	d	file:
RCR_SOFT_RST	./smc91c111.c	49;"	d	file:
RCR_STRIP_CRC	./smc91c111.c	50;"	d	file:
RCSR	./pxa2xx.c	81;"	d	file:
RDAR1	./pxa2xx.c	876;"	d	file:
RDAR2	./pxa2xx.c	878;"	d	file:
RDCR	./pxa2xx.c	874;"	d	file:
RDY	./tc58128.c	13;"	d	file:
RDY1	./tc58128.c	11;"	d	file:
RDY2	./tc58128.c	12;"	d	file:
RE	./tc58128.c	7;"	d	file:
READ	./common.h	129;"	d
READ1	./tc58128.c	/^typedef enum { WAIT, READ1, READ2, READ3 } state_t;$/;"	e	enum:__anon442	file:
READ2	./tc58128.c	/^typedef enum { WAIT, READ1, READ2, READ3 } state_t;$/;"	e	enum:__anon442	file:
READ3	./tc58128.c	/^typedef enum { WAIT, READ1, READ2, READ3 } state_t;$/;"	e	enum:__anon442	file:
READY_FOR_DATA	./sd.h	50;"	d
READY_STAT	./ide.c	59;"	d	file:
READ_AFH_MAP_RP_SIZE	./bt.h	1291;"	d
READ_AFH_MODE_RP_SIZE	./bt.h	1149;"	d
READ_BD_ADDR_RP_SIZE	./bt.h	1243;"	d
READ_BUFFER_FRAME_NB	./vssim_config_manager.c	/^uint32_t READ_BUFFER_FRAME_NB;$/;"	v
READ_BUFFER_SIZE_RP_SIZE	./bt.h	1229;"	d
READ_CLASS_OF_DEV_RP_SIZE	./bt.h	993;"	d
READ_CLOCK_CP_SIZE	./bt.h	1298;"	d
READ_CLOCK_OFFSET_CP_SIZE	./bt.h	619;"	d
READ_CLOCK_RP_SIZE	./bt.h	1305;"	d
READ_CONN_ACCEPT_TIMEOUT_RP_SIZE	./bt.h	903;"	d
READ_COUNTRY_CODE_RP_SIZE	./bt.h	1236;"	d
READ_CURRENT_IAC_LAP_RP_SIZE	./bt.h	1079;"	d
READ_DATA_FROM_BUFFER_TO_HOST	./firm_buffer_manager.c	/^void READ_DATA_FROM_BUFFER_TO_HOST(event_queue_entry* c_e_q_entry)$/;"	f
READ_EXT_INQUIRY_RESPONSE_RP_SIZE	./bt.h	1167;"	d
READ_FAILED_CONTACT_COUNTER_RP_SIZE	./bt.h	1254;"	d
READ_INQUIRY_MODE_RP_SIZE	./bt.h	1128;"	d
READ_INQUIRY_SCAN_TYPE_RP_SIZE	./bt.h	1111;"	d
READ_INQ_ACTIVITY_RP_SIZE	./bt.h	964;"	d
READ_LINK_POLICY_CP_SIZE	./bt.h	746;"	d
READ_LINK_POLICY_RP_SIZE	./bt.h	752;"	d
READ_LINK_QUALITY_CP_SIZE	./bt.h	1267;"	d
READ_LINK_QUALITY_RP_SIZE	./bt.h	1274;"	d
READ_LINK_SUPERVISION_TIMEOUT_RP_SIZE	./bt.h	1056;"	d
READ_LMP_HANDLE_CP_SIZE	./bt.h	625;"	d
READ_LMP_HANDLE_RP_SIZE	./bt.h	633;"	d
READ_LOCAL_COMMANDS_RP_SIZE	./bt.h	1199;"	d
READ_LOCAL_EXT_FEATURES_CP_SIZE	./bt.h	1212;"	d
READ_LOCAL_EXT_FEATURES_RP_SIZE	./bt.h	1219;"	d
READ_LOCAL_FEATURES_RP_SIZE	./bt.h	1206;"	d
READ_LOCAL_NAME_RP_SIZE	./bt.h	896;"	d
READ_LOCAL_VERSION_RP_SIZE	./bt.h	1192;"	d
READ_MAP	./ftl_cache.c	/^void* READ_MAP(uint32_t page_nb)$/;"	f
READ_PAGE_ACTIVITY_RP_SIZE	./bt.h	949;"	d
READ_PAGE_TIMEOUT_RP_SIZE	./bt.h	916;"	d
READ_PIN_TYPE_RP_SIZE	./bt.h	838;"	d
READ_REMOTE_EXT_FEATURES_CP_SIZE	./bt.h	607;"	d
READ_REMOTE_FEATURES_CP_SIZE	./bt.h	600;"	d
READ_REMOTE_VERSION_CP_SIZE	./bt.h	613;"	d
READ_RSSI_RP_SIZE	./bt.h	1282;"	d
READ_SCAN_ENABLE_RP_SIZE	./bt.h	929;"	d
READ_STORED_LINK_KEY_CP_SIZE	./bt.h	853;"	d
READ_STORED_LINK_KEY_RP_SIZE	./bt.h	859;"	d
READ_TRANSMIT_POWER_LEVEL_CP_SIZE	./bt.h	1031;"	d
READ_TRANSMIT_POWER_LEVEL_RP_SIZE	./bt.h	1037;"	d
READ_VOICE_SETTING_RP_SIZE	./bt.h	1006;"	d
READ_WRITE_LINK_KEY_RP_SIZE	./bt.h	871;"	d
REARRANGE_MAP_DATA_ENTRY	./ftl_cache.c	/^int REARRANGE_MAP_DATA_ENTRY(struct map_data* new_entry)$/;"	f
RECEIVING_BIT0	./musicpal.c	/^    RECEIVING_BIT0,$/;"	e	enum:i2c_state	file:
RECEIVING_BIT1	./musicpal.c	/^    RECEIVING_BIT1,$/;"	e	enum:i2c_state	file:
RECEIVING_BIT2	./musicpal.c	/^    RECEIVING_BIT2,$/;"	e	enum:i2c_state	file:
RECEIVING_BIT3	./musicpal.c	/^    RECEIVING_BIT3,$/;"	e	enum:i2c_state	file:
RECEIVING_BIT4	./musicpal.c	/^    RECEIVING_BIT4,$/;"	e	enum:i2c_state	file:
RECEIVING_BIT5	./musicpal.c	/^    RECEIVING_BIT5,$/;"	e	enum:i2c_state	file:
RECEIVING_BIT6	./musicpal.c	/^    RECEIVING_BIT6,$/;"	e	enum:i2c_state	file:
RECEIVING_BIT7	./musicpal.c	/^    RECEIVING_BIT7,$/;"	e	enum:i2c_state	file:
RECV_BUF	./usb-serial.c	24;"	d	file:
RECV_FIFO	./serial.c	98;"	d	file:
REC_AUX	./ac97.c	/^    REC_AUX,$/;"	e	enum:__anon2	file:
REC_CD	./ac97.c	/^    REC_CD,$/;"	e	enum:__anon2	file:
REC_LINE_IN	./ac97.c	/^    REC_LINE_IN,$/;"	e	enum:__anon2	file:
REC_MASK	./ac97.c	120;"	d	file:
REC_MIC	./ac97.c	/^    REC_MIC = 0,$/;"	e	enum:__anon2	file:
REC_MONO_MIX	./ac97.c	/^    REC_MONO_MIX,$/;"	e	enum:__anon2	file:
REC_PHONE	./ac97.c	/^    REC_PHONE$/;"	e	enum:__anon2	file:
REC_STEREO_MIX	./ac97.c	/^    REC_STEREO_MIX,$/;"	e	enum:__anon2	file:
REC_VIDEO	./ac97.c	/^    REC_VIDEO,$/;"	e	enum:__anon2	file:
REDRAW_BACKGROUND	./jazz_led.c	/^    REDRAW_NONE = 0, REDRAW_SEGMENTS = 1, REDRAW_BACKGROUND = 2,$/;"	e	enum:__anon273	file:
REDRAW_FIFO_LEN	./vmware_vga.c	91;"	d	file:
REDRAW_NONE	./jazz_led.c	/^    REDRAW_NONE = 0, REDRAW_SEGMENTS = 1, REDRAW_BACKGROUND = 2,$/;"	e	enum:__anon273	file:
REDRAW_SEGMENTS	./jazz_led.c	/^    REDRAW_NONE = 0, REDRAW_SEGMENTS = 1, REDRAW_BACKGROUND = 2,$/;"	e	enum:__anon273	file:
REF	./sh7750.c	/^	DMAC, PCIC1, TMU2, RTC, SCI1, SCIF, REF,$/;"	e	enum:__anon386	file:
REFERENCE_PRINTING_PROFILE_ID	./bt.h	2013;"	d
REFERENCE_PRINTING_SVCLASS_ID	./bt.h	/^    REFERENCE_PRINTING_SVCLASS_ID	= 0x1119,$/;"	e	enum:service_class_id
REFLECTED_UI_PROFILE_ID	./bt.h	2021;"	d
REFLECTED_UI_SVCLASS_ID	./bt.h	/^    REFLECTED_UI_SVCLASS_ID		= 0x1121,$/;"	e	enum:service_class_id
REF_RCMI	./sh7750.c	/^	REF_RCMI, REF_ROVI,$/;"	e	enum:__anon386	file:
REF_ROVI	./sh7750.c	/^	REF_RCMI, REF_ROVI,$/;"	e	enum:__anon386	file:
REGNAME	./sh7750_regnames.c	6;"	d	file:
REG_A_UIP	./mc146818rtc.c	51;"	d	file:
REG_BOOT	./g364fb.c	57;"	d	file:
REG_B_AIE	./mc146818rtc.c	55;"	d	file:
REG_B_DM	./mc146818rtc.c	58;"	d	file:
REG_B_PIE	./mc146818rtc.c	54;"	d	file:
REG_B_SET	./mc146818rtc.c	53;"	d	file:
REG_B_SQWE	./mc146818rtc.c	57;"	d	file:
REG_B_UIE	./mc146818rtc.c	56;"	d	file:
REG_CLR_PAL	./g364fb.c	64;"	d	file:
REG_CTLA	./g364fb.c	60;"	d	file:
REG_CURS_PAL	./g364fb.c	62;"	d	file:
REG_CURS_PAT	./g364fb.c	65;"	d	file:
REG_CURS_POS	./g364fb.c	63;"	d	file:
REG_C_AF	./mc146818rtc.c	63;"	d	file:
REG_C_IRQF	./mc146818rtc.c	61;"	d	file:
REG_C_PF	./mc146818rtc.c	62;"	d	file:
REG_C_UF	./mc146818rtc.c	60;"	d	file:
REG_DISPLAY	./g364fb.c	58;"	d	file:
REG_EQUIPMENT_BYTE	./ipf.c	123;"	d	file:
REG_EQUIPMENT_BYTE	./pc.c	176;"	d	file:
REG_FMT	./pxa.h	211;"	d
REG_FMT	./spitz.c	26;"	d	file:
REG_FMT	./spitz.c	27;"	d	file:
REG_FMT	./zaurus.c	22;"	d	file:
REG_FMT	./zaurus.c	23;"	d	file:
REG_IBM_CENTURY_BYTE	./mc146818rtc.c	487;"	d	file:
REG_IBM_PS2_CENTURY_BYTE	./mc146818rtc.c	488;"	d	file:
REG_ID	./g364fb.c	56;"	d	file:
REG_IS_EMPTY	./common.h	123;"	d
REG_IS_ERASE	./common.h	126;"	d
REG_IS_READ	./common.h	125;"	d
REG_IS_WRITE	./common.h	124;"	d
REG_OP	./common.h	115;"	d
REG_READ_DELAY	./vssim_config_manager.c	/^int REG_READ_DELAY;$/;"	v
REG_RESET	./g364fb.c	66;"	d	file:
REG_TOP	./g364fb.c	61;"	d	file:
REG_VDISPLAY	./g364fb.c	59;"	d	file:
REG_WRITE_DELAY	./vssim_config_manager.c	/^int REG_WRITE_DELAY;$/;"	v
REJECT_CONN_REQ_CP_SIZE	./bt.h	522;"	d
REJECT_SYNC_CONN_REQ_CP_SIZE	./bt.h	664;"	d
REL	./ide.c	76;"	d	file:
REMAP_SPLIT_COM	./ssd0323.c	36;"	d	file:
REMAP_SWAP_COLUMN	./ssd0323.c	32;"	d	file:
REMAP_SWAP_COM	./ssd0323.c	35;"	d	file:
REMAP_SWAP_NYBBLE	./ssd0323.c	33;"	d	file:
REMAP_VERTICAL	./ssd0323.c	34;"	d	file:
REMOTE_NAME_REQ_CANCEL_CP_SIZE	./bt.h	588;"	d
REMOTE_NAME_REQ_CANCEL_RP_SIZE	./bt.h	594;"	d
REMOTE_NAME_REQ_CP_SIZE	./bt.h	582;"	d
REMOVE_TRIM_SECTOR	./ssd_trim_manager.c	/^int REMOVE_TRIM_SECTOR(int64_t sector_nb) $/;"	f
REPORT_DENSITY_SUPPORT	./scsi-generic.c	48;"	d	file:
REQ	./etraxfs_eth.c	/^		REQ,$/;"	e	enum:qemu_mdio::__anon248	file:
RESERVED	./cs4231a.c	/^    RESERVED,$/;"	e	enum:__anon201	file:
RESERVED_2	./cs4231a.c	/^    RESERVED_2,$/;"	e	enum:__anon201	file:
RESERVED_3	./cs4231a.c	/^    RESERVED_3,$/;"	e	enum:__anon201	file:
RESET_FAILED_CONTACT_COUNTER_RP_SIZE	./bt.h	1261;"	d
RETU_KEYCODE	./nseries.c	209;"	d	file:
RETU_REG_ADCR	./cbus.c	188;"	d	file:
RETU_REG_ADCSCR	./cbus.c	189;"	d	file:
RETU_REG_AFCR	./cbus.c	190;"	d	file:
RETU_REG_ANTIFR	./cbus.c	191;"	d	file:
RETU_REG_ASICR	./cbus.c	181;"	d	file:
RETU_REG_AUDPAR	./cbus.c	201;"	d	file:
RETU_REG_AUDRXR1	./cbus.c	202;"	d	file:
RETU_REG_AUDRXR2	./cbus.c	203;"	d	file:
RETU_REG_AUDTXR	./cbus.c	200;"	d	file:
RETU_REG_CALIBR	./cbus.c	192;"	d	file:
RETU_REG_CCR1	./cbus.c	193;"	d	file:
RETU_REG_CCR2	./cbus.c	194;"	d	file:
RETU_REG_IDR	./cbus.c	182;"	d	file:
RETU_REG_IMR	./cbus.c	183;"	d	file:
RETU_REG_RCTRL_CLR	./cbus.c	195;"	d	file:
RETU_REG_RCTRL_SET	./cbus.c	196;"	d	file:
RETU_REG_RTCCALR	./cbus.c	187;"	d	file:
RETU_REG_RTCDSR	./cbus.c	184;"	d	file:
RETU_REG_RTCHMAR	./cbus.c	186;"	d	file:
RETU_REG_RTCHMR	./cbus.c	185;"	d	file:
RETU_REG_SCR1	./cbus.c	205;"	d	file:
RETU_REG_SCR2	./cbus.c	207;"	d	file:
RETU_REG_SGR1	./cbus.c	204;"	d	file:
RETU_REG_SGR2	./cbus.c	206;"	d	file:
RETU_REG_STATUS	./cbus.c	198;"	d	file:
RETU_REG_TXCR	./cbus.c	197;"	d	file:
RETU_REG_WATCHDOG	./cbus.c	199;"	d	file:
REWIND	./scsi-generic.c	47;"	d	file:
RFCOMM_UUID	./bt.h	/^    RFCOMM_UUID		= 0x0003,$/;"	e	enum:sdp_proto_uuid
RGB	./pl110_template.h	27;"	d
RGB	./pl110_template.h	36;"	d
RMDLOAD	./pcnet.c	489;"	d	file:
RMDL_BCNT_MASK	./pcnet.c	252;"	d	file:
RMDL_BCNT_SH	./pcnet.c	253;"	d	file:
RMDL_ONES_MASK	./pcnet.c	254;"	d	file:
RMDL_ONES_SH	./pcnet.c	255;"	d	file:
RMDM_MCNT_MASK	./pcnet.c	282;"	d	file:
RMDM_MCNT_SH	./pcnet.c	283;"	d	file:
RMDM_RCC_MASK	./pcnet.c	288;"	d	file:
RMDM_RCC_SH	./pcnet.c	289;"	d	file:
RMDM_RPC_MASK	./pcnet.c	286;"	d	file:
RMDM_RPC_SH	./pcnet.c	287;"	d	file:
RMDM_ZEROS_MASK	./pcnet.c	284;"	d	file:
RMDM_ZEROS_SH	./pcnet.c	285;"	d	file:
RMDSTORE	./pcnet.c	491;"	d	file:
RMDS_BAM_MASK	./pcnet.c	257;"	d	file:
RMDS_BAM_SH	./pcnet.c	258;"	d	file:
RMDS_BPE_MASK	./pcnet.c	263;"	d	file:
RMDS_BPE_SH	./pcnet.c	264;"	d	file:
RMDS_BUFF_MASK	./pcnet.c	269;"	d	file:
RMDS_BUFF_SH	./pcnet.c	270;"	d	file:
RMDS_CRC_MASK	./pcnet.c	271;"	d	file:
RMDS_CRC_SH	./pcnet.c	272;"	d	file:
RMDS_ENP_MASK	./pcnet.c	265;"	d	file:
RMDS_ENP_SH	./pcnet.c	266;"	d	file:
RMDS_ERR_MASK	./pcnet.c	277;"	d	file:
RMDS_ERR_SH	./pcnet.c	278;"	d	file:
RMDS_FRAM_MASK	./pcnet.c	275;"	d	file:
RMDS_FRAM_SH	./pcnet.c	276;"	d	file:
RMDS_LFAM_MASK	./pcnet.c	259;"	d	file:
RMDS_LFAM_SH	./pcnet.c	260;"	d	file:
RMDS_OFLO_MASK	./pcnet.c	273;"	d	file:
RMDS_OFLO_SH	./pcnet.c	274;"	d	file:
RMDS_OWN_MASK	./pcnet.c	279;"	d	file:
RMDS_OWN_SH	./pcnet.c	280;"	d	file:
RMDS_PAM_MASK	./pcnet.c	261;"	d	file:
RMDS_PAM_SH	./pcnet.c	262;"	d	file:
RMDS_STP_MASK	./pcnet.c	267;"	d	file:
RMDS_STP_SH	./pcnet.c	268;"	d	file:
RNDIS_DATA_INITIALIZED	./usb-net.c	/^    RNDIS_DATA_INITIALIZED,$/;"	e	enum:rndis_state	file:
RNDIS_DF_CONNECTIONLESS	./usb-net.c	/^    RNDIS_DF_CONNECTIONLESS	= 1,$/;"	e	enum:__anon461	file:
RNDIS_DF_CONNECTIONORIENTED	./usb-net.c	/^    RNDIS_DF_CONNECTIONORIENTED	= 2,$/;"	e	enum:__anon461	file:
RNDIS_HALT_MSG	./usb-net.c	/^    RNDIS_HALT_MSG		= 3,$/;"	e	enum:__anon459	file:
RNDIS_INDICATE_STATUS_MSG	./usb-net.c	/^    RNDIS_INDICATE_STATUS_MSG	= 7,$/;"	e	enum:__anon459	file:
RNDIS_INITIALIZED	./usb-net.c	/^    RNDIS_INITIALIZED,$/;"	e	enum:rndis_state	file:
RNDIS_INITIALIZE_CMPLT	./usb-net.c	/^    RNDIS_INITIALIZE_CMPLT	= 0x80000002U,$/;"	e	enum:__anon460	file:
RNDIS_INITIALIZE_MSG	./usb-net.c	/^    RNDIS_INITIALIZE_MSG	= 2,	\/* Initialize device *\/$/;"	e	enum:__anon459	file:
RNDIS_KEEPALIVE_CMPLT	./usb-net.c	/^    RNDIS_KEEPALIVE_CMPLT	= 0x80000008U,$/;"	e	enum:__anon460	file:
RNDIS_KEEPALIVE_MSG	./usb-net.c	/^    RNDIS_KEEPALIVE_MSG		= 8,$/;"	e	enum:__anon459	file:
RNDIS_MAJOR_VERSION	./usb-net.c	281;"	d	file:
RNDIS_MAXIMUM_FRAME_SIZE	./usb-net.c	277;"	d	file:
RNDIS_MAX_TOTAL_SIZE	./usb-net.c	278;"	d	file:
RNDIS_MEDIUM_802_3	./usb-net.c	319;"	d	file:
RNDIS_MINOR_VERSION	./usb-net.c	282;"	d	file:
RNDIS_PACKET_MSG	./usb-net.c	/^    RNDIS_PACKET_MSG		= 1,$/;"	e	enum:__anon459	file:
RNDIS_PRODUCT_NUM	./usb-net.c	41;"	d	file:
RNDIS_QUERY_CMPLT	./usb-net.c	/^    RNDIS_QUERY_CMPLT		= 0x80000004U,$/;"	e	enum:__anon460	file:
RNDIS_QUERY_MSG	./usb-net.c	/^    RNDIS_QUERY_MSG		= 4,$/;"	e	enum:__anon459	file:
RNDIS_RESET_CMPLT	./usb-net.c	/^    RNDIS_RESET_CMPLT		= 0x80000006U,$/;"	e	enum:__anon460	file:
RNDIS_RESET_MSG	./usb-net.c	/^    RNDIS_RESET_MSG		= 6,$/;"	e	enum:__anon459	file:
RNDIS_SET_CMPLT	./usb-net.c	/^    RNDIS_SET_CMPLT		= 0x80000005U,$/;"	e	enum:__anon460	file:
RNDIS_SET_MSG	./usb-net.c	/^    RNDIS_SET_MSG		= 5,$/;"	e	enum:__anon459	file:
RNDIS_STATUS_FAILURE	./usb-net.c	286;"	d	file:
RNDIS_STATUS_INVALID_DATA	./usb-net.c	287;"	d	file:
RNDIS_STATUS_MEDIA_CONNECT	./usb-net.c	289;"	d	file:
RNDIS_STATUS_MEDIA_DISCONNECT	./usb-net.c	290;"	d	file:
RNDIS_STATUS_NOT_SUPPORTED	./usb-net.c	288;"	d	file:
RNDIS_STATUS_SUCCESS	./usb-net.c	285;"	d	file:
RNDIS_UNINITIALIZED	./usb-net.c	/^    RNDIS_UNINITIALIZED,$/;"	e	enum:rndis_state	file:
RNDIS_VENDOR_NUM	./usb-net.c	40;"	d	file:
ROLE_DISCOVERY_CP_SIZE	./bt.h	727;"	d
ROLE_DISCOVERY_RP_SIZE	./bt.h	733;"	d
ROP2	./cirrus_vga.c	467;"	d	file:
ROP_NAME	./cirrus_vga.c	322;"	d	file:
ROP_NAME	./cirrus_vga.c	326;"	d	file:
ROP_NAME	./cirrus_vga.c	330;"	d	file:
ROP_NAME	./cirrus_vga.c	334;"	d	file:
ROP_NAME	./cirrus_vga.c	338;"	d	file:
ROP_NAME	./cirrus_vga.c	342;"	d	file:
ROP_NAME	./cirrus_vga.c	346;"	d	file:
ROP_NAME	./cirrus_vga.c	350;"	d	file:
ROP_NAME	./cirrus_vga.c	354;"	d	file:
ROP_NAME	./cirrus_vga.c	358;"	d	file:
ROP_NAME	./cirrus_vga.c	362;"	d	file:
ROP_NAME	./cirrus_vga.c	366;"	d	file:
ROP_NAME	./cirrus_vga.c	370;"	d	file:
ROP_NAME	./cirrus_vga.c	374;"	d	file:
ROP_NAME	./cirrus_vga.c	378;"	d	file:
ROP_NAME	./cirrus_vga_rop.h	185;"	d
ROP_NOP2	./cirrus_vga.c	474;"	d	file:
ROP_OP	./cirrus_vga.c	323;"	d	file:
ROP_OP	./cirrus_vga.c	327;"	d	file:
ROP_OP	./cirrus_vga.c	331;"	d	file:
ROP_OP	./cirrus_vga.c	335;"	d	file:
ROP_OP	./cirrus_vga.c	339;"	d	file:
ROP_OP	./cirrus_vga.c	343;"	d	file:
ROP_OP	./cirrus_vga.c	347;"	d	file:
ROP_OP	./cirrus_vga.c	351;"	d	file:
ROP_OP	./cirrus_vga.c	355;"	d	file:
ROP_OP	./cirrus_vga.c	359;"	d	file:
ROP_OP	./cirrus_vga.c	363;"	d	file:
ROP_OP	./cirrus_vga.c	367;"	d	file:
ROP_OP	./cirrus_vga.c	371;"	d	file:
ROP_OP	./cirrus_vga.c	375;"	d	file:
ROP_OP	./cirrus_vga.c	379;"	d	file:
ROP_OP	./cirrus_vga_rop.h	186;"	d
RR	./fmopl.h	/^	INT32 *RR;		\/* release rate    :&DR_TABLE[RR<<2]   *\/$/;"	m	struct:fm_opl_slot
RSM_STS	./acpi.c	57;"	d	file:
RST	./etraxfs_dma.c	/^	RST = 1,$/;"	e	enum:dma_ch_state	file:
RS_ALGNERR	./smc91c111.c	73;"	d	file:
RS_BADCRC	./smc91c111.c	75;"	d	file:
RS_BRODCAST	./smc91c111.c	74;"	d	file:
RS_MULTICAST	./smc91c111.c	79;"	d	file:
RS_ODDFRAME	./smc91c111.c	76;"	d	file:
RS_STAT_DIN	./etraxfs_ser.c	34;"	d	file:
RS_TOOLONG	./smc91c111.c	77;"	d	file:
RS_TOOSHORT	./smc91c111.c	78;"	d	file:
RTAR	./pxa2xx.c	871;"	d	file:
RTC	./sh7750.c	/^	DMAC, PCIC1, TMU2, RTC, SCI1, SCIF, REF,$/;"	e	enum:__anon386	file:
RTCPICR	./pxa2xx.c	883;"	d	file:
RTCState	./mc146818rtc.c	/^struct RTCState {$/;"	s	file:
RTCState	./pc.h	/^typedef struct RTCState RTCState;$/;"	t	typeref:struct:RTCState
RTC_A	./r2d.c	/^    PCI_INTD, CF_IDE, CF_CD, PCI_INTC, SM501, KEY, RTC_A, RTC_T,$/;"	e	enum:r2d_fpga_irq	file:
RTC_ALARM_DONT_CARE	./mc146818rtc.c	39;"	d	file:
RTC_ATI	./sh7750.c	/^	RTC_ATI, RTC_PRI, RTC_CUI,$/;"	e	enum:__anon386	file:
RTC_CR	./pl031.c	27;"	d	file:
RTC_CUI	./sh7750.c	/^	RTC_ATI, RTC_PRI, RTC_CUI,$/;"	e	enum:__anon386	file:
RTC_DATA_HIGH	./syborg_rtc.c	/^    RTC_DATA_HIGH = 3$/;"	e	enum:__anon432	file:
RTC_DATA_LOW	./syborg_rtc.c	/^    RTC_DATA_LOW  = 2,$/;"	e	enum:__anon432	file:
RTC_DAY_OF_MONTH	./mc146818rtc.c	42;"	d	file:
RTC_DAY_OF_WEEK	./mc146818rtc.c	41;"	d	file:
RTC_DR	./pl031.c	24;"	d	file:
RTC_EN	./acpi.c	59;"	d	file:
RTC_HOURS	./mc146818rtc.c	37;"	d	file:
RTC_HOURS_ALARM	./mc146818rtc.c	38;"	d	file:
RTC_ICR	./pl031.c	31;"	d	file:
RTC_ID	./syborg_rtc.c	/^    RTC_ID        = 0,$/;"	e	enum:__anon432	file:
RTC_IMSC	./pl031.c	28;"	d	file:
RTC_LATCH	./syborg_rtc.c	/^    RTC_LATCH     = 1,$/;"	e	enum:__anon432	file:
RTC_LR	./pl031.c	26;"	d	file:
RTC_MINUTES	./mc146818rtc.c	35;"	d	file:
RTC_MINUTES_ALARM	./mc146818rtc.c	36;"	d	file:
RTC_MIS	./pl031.c	30;"	d	file:
RTC_MONTH	./mc146818rtc.c	43;"	d	file:
RTC_MR	./pl031.c	25;"	d	file:
RTC_OFFSET	./cuda.c	108;"	d	file:
RTC_PRI	./sh7750.c	/^	RTC_ATI, RTC_PRI, RTC_CUI,$/;"	e	enum:__anon386	file:
RTC_REG_A	./mc146818rtc.c	46;"	d	file:
RTC_REG_B	./mc146818rtc.c	47;"	d	file:
RTC_REG_C	./mc146818rtc.c	48;"	d	file:
RTC_REG_D	./mc146818rtc.c	49;"	d	file:
RTC_RIS	./pl031.c	29;"	d	file:
RTC_SECONDS	./mc146818rtc.c	33;"	d	file:
RTC_SECONDS_ALARM	./mc146818rtc.c	34;"	d	file:
RTC_T	./r2d.c	/^    PCI_INTD, CF_IDE, CF_CD, PCI_INTC, SM501, KEY, RTC_A, RTC_T,$/;"	e	enum:r2d_fpga_irq	file:
RTC_YEAR	./mc146818rtc.c	44;"	d	file:
RTL8139State	./rtl8139.c	/^typedef struct RTL8139State {$/;"	s	file:
RTL8139State	./rtl8139.c	/^} RTL8139State;$/;"	t	typeref:struct:RTL8139State	file:
RTL8139TallyCounters	./rtl8139.c	/^typedef struct RTL8139TallyCounters$/;"	s	file:
RTL8139TallyCounters	./rtl8139.c	/^} RTL8139TallyCounters;$/;"	t	typeref:struct:RTL8139TallyCounters	file:
RTL8139TallyCounters_clear	./rtl8139.c	/^static void RTL8139TallyCounters_clear(RTL8139TallyCounters* counters)$/;"	f	file:
RTL8139TallyCounters_load	./rtl8139.c	/^static void RTL8139TallyCounters_load(QEMUFile* f, RTL8139TallyCounters *tally_counters)$/;"	f	file:
RTL8139TallyCounters_physical_memory_write	./rtl8139.c	/^static void RTL8139TallyCounters_physical_memory_write(target_phys_addr_t tc_addr, RTL8139TallyCounters* tally_counters)$/;"	f	file:
RTL8139TallyCounters_save	./rtl8139.c	/^static void RTL8139TallyCounters_save(QEMUFile* f, RTL8139TallyCounters *tally_counters)$/;"	f	file:
RTL8139_CALCULATE_RXCRC	./rtl8139.c	60;"	d	file:
RTL8139_PCI_REVID	./rtl8139.c	352;"	d	file:
RTL8139_PCI_REVID_8139	./rtl8139.c	349;"	d	file:
RTL8139_PCI_REVID_8139CPLUS	./rtl8139.c	350;"	d	file:
RTL8139_registers	./rtl8139.c	/^enum RTL8139_registers {$/;"	g	file:
RTSR	./pxa2xx.c	872;"	d	file:
RTTR	./pxa2xx.c	873;"	d	file:
RUN	./mac_dbdma.c	87;"	d	file:
RUNNING	./etraxfs_dma.c	/^	RUNNING = 4$/;"	e	enum:dma_ch_state	file:
RU_NOP	./eepro100.c	103;"	d	file:
RWORD	./pl181.c	150;"	d	file:
RWORD	./pl181.c	166;"	d	file:
RW_ACK_INTR	./etraxfs_dma.c	43;"	d	file:
RW_ACK_INTR	./etraxfs_ser.c	37;"	d	file:
RW_ACK_INTR	./etraxfs_timer.c	40;"	d	file:
RW_CFG	./etraxfs_dma.c	40;"	d	file:
RW_CLR_ERR	./etraxfs_eth.c	315;"	d	file:
RW_CMD	./etraxfs_dma.c	39;"	d	file:
RW_DATA	./etraxfs_dma.c	34;"	d	file:
RW_DOUT	./etraxfs_ser.c	33;"	d	file:
RW_GA_HI	./etraxfs_eth.c	311;"	d	file:
RW_GA_LO	./etraxfs_eth.c	310;"	d	file:
RW_GEN_CTRL	./etraxfs_eth.c	312;"	d	file:
RW_GROUP	./etraxfs_dma.c	37;"	d	file:
RW_GROUP_DOWN	./etraxfs_dma.c	38;"	d	file:
RW_INTR_MASK	./etraxfs_dma.c	42;"	d	file:
RW_INTR_MASK	./etraxfs_ser.c	36;"	d	file:
RW_INTR_MASK	./etraxfs_timer.c	39;"	d	file:
RW_MA0_HI	./etraxfs_eth.c	307;"	d	file:
RW_MA0_LO	./etraxfs_eth.c	306;"	d	file:
RW_MA1_HI	./etraxfs_eth.c	309;"	d	file:
RW_MA1_LO	./etraxfs_eth.c	308;"	d	file:
RW_MGM_CTRL	./etraxfs_eth.c	316;"	d	file:
RW_PA_DOUT	./axis_dev88.c	155;"	d	file:
RW_PA_OE	./axis_dev88.c	157;"	d	file:
RW_PD_DOUT	./axis_dev88.c	158;"	d	file:
RW_PD_OE	./axis_dev88.c	160;"	d	file:
RW_REC_CTRL	./etraxfs_eth.c	313;"	d	file:
RW_REC_CTRL	./etraxfs_ser.c	32;"	d	file:
RW_SAVED_DATA	./etraxfs_dma.c	35;"	d	file:
RW_SAVED_DATA_BUF	./etraxfs_dma.c	36;"	d	file:
RW_STAT	./etraxfs_dma.c	41;"	d	file:
RW_STATE_LSB	./i8254.h	31;"	d
RW_STATE_MSB	./i8254.h	32;"	d
RW_STATE_WORD0	./i8254.h	33;"	d
RW_STATE_WORD1	./i8254.h	34;"	d
RW_STREAM_CMD	./etraxfs_dma.c	46;"	d	file:
RW_TMR0_CTRL	./etraxfs_timer.c	32;"	d	file:
RW_TMR0_DIV	./etraxfs_timer.c	30;"	d	file:
RW_TMR1_CTRL	./etraxfs_timer.c	35;"	d	file:
RW_TMR1_DIV	./etraxfs_timer.c	33;"	d	file:
RW_TR_CTRL	./etraxfs_eth.c	314;"	d	file:
RW_TR_CTRL	./etraxfs_ser.c	30;"	d	file:
RW_TR_DMA_EN	./etraxfs_ser.c	31;"	d	file:
RW_WD_CTRL	./etraxfs_timer.c	37;"	d	file:
RXCTRL_RXEN	./escc.c	144;"	d	file:
RX_ABORT	./eepro100.c	106;"	d	file:
RX_ADDR_LOAD	./eepro100.c	107;"	d	file:
RX_RESUME	./eepro100.c	105;"	d	file:
RX_RESUMENR	./eepro100.c	108;"	d	file:
RX_START	./eepro100.c	104;"	d	file:
RYAR1	./pxa2xx.c	877;"	d	file:
RYAR2	./pxa2xx.c	879;"	d	file:
RYCR	./pxa2xx.c	875;"	d	file:
R_BC	./escc.c	219;"	d	file:
R_BRGHI	./escc.c	225;"	d	file:
R_BRGLO	./escc.c	224;"	d	file:
R_CIE	./xilinx_intc.c	35;"	d	file:
R_CTRL	./xilinx_uartlite.c	33;"	d	file:
R_EXTINT	./escc.c	227;"	d	file:
R_IAR	./xilinx_intc.c	33;"	d	file:
R_IER	./xilinx_intc.c	32;"	d	file:
R_INTR	./escc.c	209;"	d	file:
R_INTR	./etraxfs_dma.c	44;"	d	file:
R_INTR	./etraxfs_ser.c	38;"	d	file:
R_INTR	./etraxfs_timer.c	41;"	d	file:
R_IPEN	./escc.c	216;"	d	file:
R_IPR	./xilinx_intc.c	31;"	d	file:
R_ISR	./xilinx_intc.c	30;"	d	file:
R_IVEC	./escc.c	199;"	d	file:
R_IVR	./xilinx_intc.c	36;"	d	file:
R_MASKED_INTR	./etraxfs_dma.c	45;"	d	file:
R_MASKED_INTR	./etraxfs_ser.c	39;"	d	file:
R_MASKED_INTR	./etraxfs_timer.c	42;"	d	file:
R_MAX	./etraxfs_pic.c	37;"	d	file:
R_MAX	./etraxfs_ser.c	40;"	d	file:
R_MAX	./xilinx_ethlite.c	42;"	d	file:
R_MAX	./xilinx_intc.c	38;"	d	file:
R_MAX	./xilinx_timer.c	34;"	d	file:
R_MAX	./xilinx_uartlite.c	34;"	d	file:
R_MER	./xilinx_intc.c	37;"	d	file:
R_MISC	./escc.c	222;"	d	file:
R_MISC1	./escc.c	223;"	d	file:
R_MISC1I	./escc.c	226;"	d	file:
R_PA_DIN	./axis_dev88.c	156;"	d	file:
R_PD_DIN	./axis_dev88.c	159;"	d	file:
R_RW_MASK	./etraxfs_pic.c	32;"	d	file:
R_RX	./xilinx_uartlite.c	30;"	d	file:
R_RXBUF	./escc.c	220;"	d	file:
R_RXCTRL	./escc.c	221;"	d	file:
R_RX_BUF0	./xilinx_ethlite.c	38;"	d	file:
R_RX_BUF1	./xilinx_ethlite.c	40;"	d	file:
R_RX_CTRL0	./xilinx_ethlite.c	39;"	d	file:
R_RX_CTRL1	./xilinx_ethlite.c	41;"	d	file:
R_R_GURU	./etraxfs_pic.c	36;"	d	file:
R_R_MASKED_VECT	./etraxfs_pic.c	34;"	d	file:
R_R_NMI	./etraxfs_pic.c	35;"	d	file:
R_R_VECT	./etraxfs_pic.c	33;"	d	file:
R_SIE	./xilinx_intc.c	34;"	d	file:
R_SPEC	./escc.c	196;"	d	file:
R_STAT	./etraxfs_eth.c	317;"	d	file:
R_STATUS	./escc.c	187;"	d	file:
R_STATUS	./xilinx_uartlite.c	32;"	d	file:
R_STAT_DIN	./etraxfs_ser.c	35;"	d	file:
R_TCR	./xilinx_timer.c	33;"	d	file:
R_TCSR	./xilinx_timer.c	31;"	d	file:
R_TIME	./etraxfs_timer.c	36;"	d	file:
R_TLR	./xilinx_timer.c	32;"	d	file:
R_TMR0_DATA	./etraxfs_timer.c	31;"	d	file:
R_TMR1_DATA	./etraxfs_timer.c	34;"	d	file:
R_TX	./xilinx_uartlite.c	31;"	d	file:
R_TXCTRL1	./escc.c	217;"	d	file:
R_TXCTRL2	./escc.c	218;"	d	file:
R_TX_BUF0	./xilinx_ethlite.c	30;"	d	file:
R_TX_BUF1	./xilinx_ethlite.c	34;"	d	file:
R_TX_CTRL0	./xilinx_ethlite.c	33;"	d	file:
R_TX_CTRL1	./xilinx_ethlite.c	36;"	d	file:
R_TX_GIE0	./xilinx_ethlite.c	32;"	d	file:
R_TX_LEN0	./xilinx_ethlite.c	31;"	d	file:
R_TX_LEN1	./xilinx_ethlite.c	35;"	d	file:
R_WD_STAT	./etraxfs_timer.c	38;"	d	file:
RamDevice	./sun4m.c	/^typedef struct RamDevice$/;"	s	file:
RamDevice	./sun4m.c	/^} RamDevice;$/;"	t	typeref:struct:RamDevice	file:
RealViewGICState	./realview_gic.c	/^} RealViewGICState;$/;"	t	typeref:struct:__anon377	file:
RegCtrl_2xF	./gustate.h	83;"	d
RequestID	./usb-net.c	/^    le32 RequestID;$/;"	m	struct:rndis_halt_msg_type	file:
RequestID	./usb-net.c	/^    le32 RequestID;$/;"	m	struct:rndis_init_cmplt_type	file:
RequestID	./usb-net.c	/^    le32 RequestID;$/;"	m	struct:rndis_init_msg_type	file:
RequestID	./usb-net.c	/^    le32 RequestID;$/;"	m	struct:rndis_keepalive_cmplt_type	file:
RequestID	./usb-net.c	/^    le32 RequestID;$/;"	m	struct:rndis_keepalive_msg_type	file:
RequestID	./usb-net.c	/^    le32 RequestID;$/;"	m	struct:rndis_query_cmplt_type	file:
RequestID	./usb-net.c	/^    le32 RequestID;$/;"	m	struct:rndis_query_msg_type	file:
RequestID	./usb-net.c	/^    le32 RequestID;$/;"	m	struct:rndis_set_cmplt_type	file:
RequestID	./usb-net.c	/^    le32 RequestID;$/;"	m	struct:rndis_set_msg_type	file:
Reserved	./usb-net.c	/^    le32 Reserved;$/;"	m	struct:rndis_packet_msg_type	file:
Reserved	./usb-net.c	/^    le32 Reserved;$/;"	m	struct:rndis_reset_msg_type	file:
ResetData	./sun4u.c	/^typedef struct ResetData {$/;"	s	file:
ResetData	./sun4u.c	/^} ResetData;$/;"	t	typeref:struct:ResetData	file:
Right_ADC_Input_Control	./cs4231a.c	/^    Right_ADC_Input_Control,$/;"	e	enum:__anon201	file:
Right_AUX1_Input_Control	./cs4231a.c	/^    Right_AUX1_Input_Control,$/;"	e	enum:__anon201	file:
Right_AUX2_Input_Control	./cs4231a.c	/^    Right_AUX2_Input_Control,$/;"	e	enum:__anon201	file:
Right_DAC_Output_Control	./cs4231a.c	/^    Right_DAC_Output_Control,$/;"	e	enum:__anon201	file:
Right_Line_Input_Control	./cs4231a.c	/^    Right_Line_Input_Control,$/;"	e	enum:__anon201	file:
RomResetData	./pc.c	/^} RomResetData;$/;"	t	typeref:struct:rom_reset_data	file:
RxAckBits	./rtl8139.c	/^    RxAckBits = RxFIFOOver | RxOverflow | RxOK,$/;"	e	enum:IntrStatusBits	file:
RxBadAlign	./rtl8139.c	/^    RxBadAlign = 0x0002,$/;"	e	enum:RxStatusBits	file:
RxBadSymbol	./rtl8139.c	/^    RxBadSymbol = 0x0020,$/;"	e	enum:RxStatusBits	file:
RxBroadcast	./rtl8139.c	/^    RxBroadcast = 0x2000,$/;"	e	enum:RxStatusBits	file:
RxBuf	./rtl8139.c	/^    RxBuf = 0x30,$/;"	e	enum:RTL8139_registers	file:
RxBuf	./rtl8139.c	/^    uint32_t RxBuf;       \/* Receive buffer *\/$/;"	m	struct:RTL8139State	file:
RxBufAddr	./rtl8139.c	/^    RxBufAddr = 0x3A,$/;"	e	enum:RTL8139_registers	file:
RxBufAddr	./rtl8139.c	/^    uint32_t RxBufAddr;$/;"	m	struct:RTL8139State	file:
RxBufEmpty	./rtl8139.c	/^    RxBufEmpty = 0x01,$/;"	e	enum:ChipCmdBits	file:
RxBufPtr	./rtl8139.c	/^    RxBufPtr = 0x38,$/;"	e	enum:RTL8139_registers	file:
RxBufPtr	./rtl8139.c	/^    uint32_t RxBufPtr;$/;"	m	struct:RTL8139State	file:
RxBufferSize	./rtl8139.c	/^    uint32_t RxBufferSize;\/* internal variable, receive ring buffer size in C mode *\/$/;"	m	struct:RTL8139State	file:
RxCRCErr	./rtl8139.c	/^    RxCRCErr = 0x0004,$/;"	e	enum:RxStatusBits	file:
RxCfgDMAShift	./rtl8139.c	/^    RxCfgDMAShift = 8,$/;"	e	enum:RxConfigBits	file:
RxCfgDMAUnlimited	./rtl8139.c	/^    RxCfgDMAUnlimited = (7 << RxCfgDMAShift),$/;"	e	enum:RxConfigBits	file:
RxCfgFIFONone	./rtl8139.c	/^    RxCfgFIFONone = (7 << RxCfgFIFOShift),$/;"	e	enum:RxConfigBits	file:
RxCfgFIFOShift	./rtl8139.c	/^    RxCfgFIFOShift = 13,$/;"	e	enum:RxConfigBits	file:
RxCfgRcv16K	./rtl8139.c	/^    RxCfgRcv16K = (1 << 11),$/;"	e	enum:RxConfigBits	file:
RxCfgRcv32K	./rtl8139.c	/^    RxCfgRcv32K = (1 << 12),$/;"	e	enum:RxConfigBits	file:
RxCfgRcv64K	./rtl8139.c	/^    RxCfgRcv64K = (1 << 11) | (1 << 12),$/;"	e	enum:RxConfigBits	file:
RxCfgRcv8K	./rtl8139.c	/^    RxCfgRcv8K = 0,$/;"	e	enum:RxConfigBits	file:
RxConfig	./rtl8139.c	/^    RxConfig = 0x44,$/;"	e	enum:RTL8139_registers	file:
RxConfig	./rtl8139.c	/^    uint32_t RxConfig;$/;"	m	struct:RTL8139State	file:
RxConfigBits	./rtl8139.c	/^enum RxConfigBits {$/;"	g	file:
RxERR	./rtl8139.c	/^    uint32_t   RxERR;$/;"	m	struct:RTL8139TallyCounters	file:
RxErr	./rtl8139.c	/^    RxErr = 0x02,$/;"	e	enum:IntrStatusBits	file:
RxFIFOOver	./rtl8139.c	/^    RxFIFOOver = 0x40,$/;"	e	enum:IntrStatusBits	file:
RxMaxSize	./rtl8139.c	/^    RxMaxSize    = 0xDA, \/* Max size of an Rx packet (8169 only) *\/$/;"	e	enum:RTL8139_registers	file:
RxMissed	./rtl8139.c	/^    RxMissed = 0x4C,    \/* 24 bits valid, write clears. *\/$/;"	e	enum:RTL8139_registers	file:
RxMissed	./rtl8139.c	/^    uint32_t RxMissed;$/;"	m	struct:RTL8139State	file:
RxMulticast	./rtl8139.c	/^    RxMulticast = 0x8000,$/;"	e	enum:RxStatusBits	file:
RxNoWrap	./rtl8139.c	/^    RxNoWrap = (1 << 7),$/;"	e	enum:RxConfigBits	file:
RxOK	./rtl8139.c	/^    RxOK = 0x01,$/;"	e	enum:IntrStatusBits	file:
RxOk	./rtl8139.c	/^    uint64_t   RxOk;$/;"	m	struct:RTL8139TallyCounters	file:
RxOkBrd	./rtl8139.c	/^    uint64_t   RxOkBrd;$/;"	m	struct:RTL8139TallyCounters	file:
RxOkMul	./rtl8139.c	/^    uint32_t   RxOkMul;$/;"	m	struct:RTL8139TallyCounters	file:
RxOkPhy	./rtl8139.c	/^    uint64_t   RxOkPhy;$/;"	m	struct:RTL8139TallyCounters	file:
RxOverflow	./rtl8139.c	/^    RxOverflow = 0x10,$/;"	e	enum:IntrStatusBits	file:
RxPhysical	./rtl8139.c	/^    RxPhysical = 0x4000,$/;"	e	enum:RxStatusBits	file:
RxRingAddrHI	./rtl8139.c	/^    RxRingAddrHI    = 0xE8, \/* 64-bit start addr of Rx ring *\/$/;"	e	enum:RTL8139_registers	file:
RxRingAddrHI	./rtl8139.c	/^    uint32_t   RxRingAddrHI;$/;"	m	struct:RTL8139State	file:
RxRingAddrLO	./rtl8139.c	/^    RxRingAddrLO    = 0xE4, \/* 64-bit start addr of Rx ring *\/$/;"	e	enum:RTL8139_registers	file:
RxRingAddrLO	./rtl8139.c	/^    uint32_t   RxRingAddrLO;$/;"	m	struct:RTL8139State	file:
RxRunt	./rtl8139.c	/^    RxRunt = 0x0010,$/;"	e	enum:RxStatusBits	file:
RxStatusBits	./rtl8139.c	/^enum RxStatusBits {$/;"	g	file:
RxStatusOK	./rtl8139.c	/^    RxStatusOK = 0x0001,$/;"	e	enum:RxStatusBits	file:
RxTooLong	./rtl8139.c	/^    RxTooLong = 0x0008,$/;"	e	enum:RxStatusBits	file:
RxUnderrun	./rtl8139.c	/^    RxUnderrun = 0x20,$/;"	e	enum:IntrStatusBits	file:
S0_CD_IRQ	./mainstone.h	28;"	d
S0_IRQ	./mainstone.h	30;"	d
S0_STSCHG_IRQ	./mainstone.h	29;"	d
S1_CD_IRQ	./mainstone.h	31;"	d
S1_IRQ	./mainstone.h	33;"	d
S1_STSCHG_IRQ	./mainstone.h	32;"	d
SA1110	./pxa2xx.c	482;"	d	file:
SACR0	./pxa2xx.c	1575;"	d	file:
SACR1	./pxa2xx.c	1576;"	d	file:
SACR_DPRL	./pxa2xx.c	1544;"	d	file:
SACR_DREC	./pxa2xx.c	1543;"	d	file:
SACR_RFTH	./pxa2xx.c	1542;"	d	file:
SACR_TFTH	./pxa2xx.c	1541;"	d	file:
SADIV	./pxa2xx.c	1580;"	d	file:
SADR	./pxa2xx.c	1581;"	d	file:
SAICR	./pxa2xx.c	1579;"	d	file:
SAIMR	./pxa2xx.c	1578;"	d	file:
SAP_PROFILE_ID	./bt.h	2033;"	d
SAP_SVCLASS_ID	./bt.h	/^    SAP_SVCLASS_ID			= 0x112d,$/;"	e	enum:service_class_id
SASR0	./pxa2xx.c	1577;"	d	file:
SB16State	./sb16.c	/^typedef struct SB16State {$/;"	s	file:
SB16State	./sb16.c	/^} SB16State;$/;"	t	typeref:struct:SB16State	file:
SB16_init	./sb16.c	/^int SB16_init (qemu_irq *pic)$/;"	f
SB2xCd	./gustate.h	122;"	d
SB2xE	./gustate.h	123;"	d
SBIState	./sbi.c	/^typedef struct SBIState {$/;"	s	file:
SBIState	./sbi.c	/^} SBIState;$/;"	t	typeref:struct:SBIState	file:
SBI_NREGS	./sbi.c	39;"	d	file:
SBI_SIZE	./sbi.c	48;"	d	file:
SB_audio_callback	./sb16.c	/^static void SB_audio_callback (void *opaque, int free)$/;"	f	file:
SB_load	./sb16.c	/^static int SB_load (QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
SB_read_DMA	./sb16.c	/^static int SB_read_DMA (void *opaque, int nchan, int dma_pos, int dma_len)$/;"	f	file:
SB_save	./sb16.c	/^static void SB_save (QEMUFile *f, void *opaque)$/;"	f	file:
SC	./fmopl.c	174;"	d	file:
SC	./fmopl.c	179;"	d	file:
SCAN_DISABLED	./bt.h	/^    SCAN_DISABLED		= 0,$/;"	e	enum:scan_enable_bits
SCAN_INQUIRY	./bt.h	/^    SCAN_INQUIRY		= 1 << 0,$/;"	e	enum:scan_enable_bits
SCAN_PAGE	./bt.h	/^    SCAN_PAGE			= 1 << 1,$/;"	e	enum:scan_enable_bits
SCBAck	./eepro100.c	/^    SCBAck = 1,$/;"	e	enum:speedo_offsets	file:
SCBCmd	./eepro100.c	/^    SCBCmd = 2,                 \/* Rx\/Command Unit command and status. *\/$/;"	e	enum:speedo_offsets	file:
SCBCtrlMDI	./eepro100.c	/^    SCBCtrlMDI = 16,            \/* MDI interface control. *\/$/;"	e	enum:speedo_offsets	file:
SCBEarlyRx	./eepro100.c	/^    SCBEarlyRx = 20,            \/* Early receive byte count. *\/$/;"	e	enum:speedo_offsets	file:
SCBFlow	./eepro100.c	/^    SCBFlow = 24,$/;"	e	enum:speedo_offsets	file:
SCBIntmask	./eepro100.c	/^    SCBIntmask = 3,$/;"	e	enum:speedo_offsets	file:
SCBPointer	./eepro100.c	/^    SCBPointer = 4,             \/* General purpose pointer. *\/$/;"	e	enum:speedo_offsets	file:
SCBPort	./eepro100.c	/^    SCBPort = 8,                \/* Misc. commands and operands.  *\/$/;"	e	enum:speedo_offsets	file:
SCBStatus	./eepro100.c	/^    SCBStatus = 0,$/;"	e	enum:speedo_offsets	file:
SCBeeprom	./eepro100.c	/^    SCBflash = 12, SCBeeprom = 14,      \/* EEPROM and flash memory control. *\/$/;"	e	enum:speedo_offsets	file:
SCBflash	./eepro100.c	/^    SCBflash = 12, SCBeeprom = 14,      \/* EEPROM and flash memory control. *\/$/;"	e	enum:speedo_offsets	file:
SCI1	./sh7750.c	/^	DMAC, PCIC1, TMU2, RTC, SCI1, SCIF, REF,$/;"	e	enum:__anon386	file:
SCI1_ERI	./sh7750.c	/^	SCI1_ERI, SCI1_RXI, SCI1_TXI, SCI1_TEI,$/;"	e	enum:__anon386	file:
SCI1_RXI	./sh7750.c	/^	SCI1_ERI, SCI1_RXI, SCI1_TXI, SCI1_TEI,$/;"	e	enum:__anon386	file:
SCI1_TEI	./sh7750.c	/^	SCI1_ERI, SCI1_RXI, SCI1_TXI, SCI1_TEI,$/;"	e	enum:__anon386	file:
SCI1_TXI	./sh7750.c	/^	SCI1_ERI, SCI1_RXI, SCI1_TXI, SCI1_TEI,$/;"	e	enum:__anon386	file:
SCIF	./sh7750.c	/^	DMAC, PCIC1, TMU2, RTC, SCI1, SCIF, REF,$/;"	e	enum:__anon386	file:
SCIF_BRI	./sh7750.c	/^	SCIF_ERI, SCIF_RXI, SCIF_BRI, SCIF_TXI,$/;"	e	enum:__anon386	file:
SCIF_ERI	./sh7750.c	/^	SCIF_ERI, SCIF_RXI, SCIF_BRI, SCIF_TXI,$/;"	e	enum:__anon386	file:
SCIF_RXI	./sh7750.c	/^	SCIF_ERI, SCIF_RXI, SCIF_BRI, SCIF_TXI,$/;"	e	enum:__anon386	file:
SCIF_TXI	./sh7750.c	/^	SCIF_ERI, SCIF_RXI, SCIF_BRI, SCIF_TXI,$/;"	e	enum:__anon386	file:
SCI_EN	./acpi.c	64;"	d	file:
SCOOP_CCR	./zaurus.c	48;"	d	file:
SCOOP_CDR	./zaurus.c	45;"	d	file:
SCOOP_CPR	./zaurus.c	47;"	d	file:
SCOOP_CSR	./zaurus.c	46;"	d	file:
SCOOP_GPCR	./zaurus.c	52;"	d	file:
SCOOP_GPRR	./zaurus.c	54;"	d	file:
SCOOP_GPWR	./zaurus.c	53;"	d	file:
SCOOP_IMR	./zaurus.c	50;"	d	file:
SCOOP_IRR_IRM	./zaurus.c	49;"	d	file:
SCOOP_ISR	./zaurus.c	51;"	d	file:
SCOOP_MCR	./zaurus.c	44;"	d	file:
SCO_LINK	./bt.h	/^    SCO_LINK		= 0x00,$/;"	e	enum:baseband_link_type
SCR_CCR	./tc6393xb.c	44;"	d	file:
SCR_CONFIG	./tc6393xb.c	51;"	d	file:
SCR_DBOCR	./tc6393xb.c	48;"	d	file:
SCR_DEBUG	./tc6393xb.c	52;"	d	file:
SCR_DIARCR	./tc6393xb.c	47;"	d	file:
SCR_FER	./tc6393xb.c	49;"	d	file:
SCR_GPA_BCR	./tc6393xb.c	43;"	d	file:
SCR_GPA_IARCR	./tc6393xb.c	41;"	d	file:
SCR_GPA_IARLCR	./tc6393xb.c	42;"	d	file:
SCR_GPER	./tc6393xb.c	31;"	d	file:
SCR_GPI_BCR	./tc6393xb.c	40;"	d	file:
SCR_GPI_EDER	./tc6393xb.c	34;"	d	file:
SCR_GPI_IMR	./tc6393xb.c	33;"	d	file:
SCR_GPI_LIR	./tc6393xb.c	35;"	d	file:
SCR_GPI_SR	./tc6393xb.c	32;"	d	file:
SCR_GPO_DOECR	./tc6393xb.c	37;"	d	file:
SCR_GPO_DSR	./tc6393xb.c	36;"	d	file:
SCR_GP_IARCR	./tc6393xb.c	38;"	d	file:
SCR_GP_IARLCR	./tc6393xb.c	39;"	d	file:
SCR_IMR	./tc6393xb.c	29;"	d	file:
SCR_IRR	./tc6393xb.c	30;"	d	file:
SCR_ISR	./tc6393xb.c	28;"	d	file:
SCR_MCR	./tc6393xb.c	50;"	d	file:
SCR_PLL1CR	./tc6393xb.c	46;"	d	file:
SCR_PLL2CR	./tc6393xb.c	45;"	d	file:
SCR_REG_A	./tc6393xb.c	209;"	d	file:
SCR_REG_A	./tc6393xb.c	258;"	d	file:
SCR_REG_A	./tc6393xb.c	270;"	d	file:
SCR_REG_A	./tc6393xb.c	319;"	d	file:
SCR_REG_B	./tc6393xb.c	199;"	d	file:
SCR_REG_B	./tc6393xb.c	255;"	d	file:
SCR_REG_B	./tc6393xb.c	260;"	d	file:
SCR_REG_B	./tc6393xb.c	316;"	d	file:
SCR_REG_L	./tc6393xb.c	204;"	d	file:
SCR_REG_L	./tc6393xb.c	257;"	d	file:
SCR_REG_L	./tc6393xb.c	265;"	d	file:
SCR_REG_L	./tc6393xb.c	318;"	d	file:
SCR_REG_W	./tc6393xb.c	201;"	d	file:
SCR_REG_W	./tc6393xb.c	256;"	d	file:
SCR_REG_W	./tc6393xb.c	262;"	d	file:
SCR_REG_W	./tc6393xb.c	317;"	d	file:
SCR_REVID	./tc6393xb.c	27;"	d	file:
SCSIAttachFn	./qdev.h	/^typedef void (*SCSIAttachFn)(DeviceState *host, BlockDriverState *bdrv,$/;"	t
SCSIDevice	./scsi-disk.h	/^struct SCSIDevice$/;"	s
SCSIDevice	./scsi-disk.h	/^typedef struct SCSIDevice SCSIDevice;$/;"	t	typeref:struct:SCSIDevice
SCSIDeviceState	./scsi-disk.c	/^struct SCSIDeviceState$/;"	s	file:
SCSIDeviceState	./scsi-disk.h	/^typedef struct SCSIDeviceState SCSIDeviceState;$/;"	t	typeref:struct:SCSIDeviceState
SCSIDeviceState	./scsi-generic.c	/^struct SCSIDeviceState$/;"	s	file:
SCSIRequest	./scsi-disk.c	/^typedef struct SCSIRequest {$/;"	s	file:
SCSIRequest	./scsi-disk.c	/^} SCSIRequest;$/;"	t	typeref:struct:SCSIRequest	file:
SCSIRequest	./scsi-generic.c	/^typedef struct SCSIRequest {$/;"	s	file:
SCSIRequest	./scsi-generic.c	/^} SCSIRequest;$/;"	t	typeref:struct:SCSIRequest	file:
SCSI_CMD_BUF_SIZE	./scsi-generic.c	53;"	d	file:
SCSI_DISK_H	./scsi-disk.h	2;"	d
SCSI_DMA_BUF_SIZE	./scsi-disk.c	42;"	d	file:
SCSI_MAX_INQUIRY_LEN	./scsi-disk.c	43;"	d	file:
SCSI_REASON_DATA	./scsi-disk.h	/^    SCSI_REASON_DATA  \/* Transfer complete, more data required.  *\/$/;"	e	enum:scsi_reason
SCSI_REASON_DONE	./scsi-disk.h	/^    SCSI_REASON_DONE, \/* Command complete.  *\/$/;"	e	enum:scsi_reason
SCSI_REQ_STATUS_RETRY	./scsi-disk.c	45;"	d	file:
SCSI_SENSE_BUF_SIZE	./scsi-generic.c	54;"	d	file:
SCTRL_P1FMT	./es1370.c	149;"	d	file:
SCTRL_P1INTEN	./es1370.c	136;"	d	file:
SCTRL_P1LOOPSEL	./es1370.c	131;"	d	file:
SCTRL_P1PAUSE	./es1370.c	133;"	d	file:
SCTRL_P1SCTRLD	./es1370.c	137;"	d	file:
SCTRL_P1SEB	./es1370.c	147;"	d	file:
SCTRL_P1SMB	./es1370.c	148;"	d	file:
SCTRL_P2DACSEN	./es1370.c	138;"	d	file:
SCTRL_P2ENDINC	./es1370.c	125;"	d	file:
SCTRL_P2FMT	./es1370.c	145;"	d	file:
SCTRL_P2INTEN	./es1370.c	135;"	d	file:
SCTRL_P2LOOPSEL	./es1370.c	130;"	d	file:
SCTRL_P2PAUSE	./es1370.c	132;"	d	file:
SCTRL_P2SEB	./es1370.c	143;"	d	file:
SCTRL_P2SMB	./es1370.c	144;"	d	file:
SCTRL_P2STINC	./es1370.c	127;"	d	file:
SCTRL_R1FMT	./es1370.c	141;"	d	file:
SCTRL_R1INTEN	./es1370.c	134;"	d	file:
SCTRL_R1LOOPSEL	./es1370.c	129;"	d	file:
SCTRL_R1SEB	./es1370.c	139;"	d	file:
SCTRL_R1SMB	./es1370.c	140;"	d	file:
SCTRL_SH_P1FMT	./es1370.c	150;"	d	file:
SCTRL_SH_P2ENDINC	./es1370.c	126;"	d	file:
SCTRL_SH_P2FMT	./es1370.c	146;"	d	file:
SCTRL_SH_P2STINC	./es1370.c	128;"	d	file:
SCTRL_SH_R1FMT	./es1370.c	142;"	d	file:
SDCARD	./r2d.c	/^    SDCARD, PCI_INTA, PCI_INTB, EXT, TP,$/;"	e	enum:r2d_fpga_irq	file:
SDP_ATTR_ADD_PROTO_DESC_LIST	./bt.h	/^    SDP_ATTR_ADD_PROTO_DESC_LIST		= 0x000d,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_AUDIO_FEEDBACK_SUPPORT	./bt.h	/^    SDP_ATTR_AUDIO_FEEDBACK_SUPPORT		= 0x0305,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_BATTERY_POWER	./bt.h	/^    SDP_ATTR_BATTERY_POWER			= 0x0209,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_BOOT_DEVICE	./bt.h	/^    SDP_ATTR_BOOT_DEVICE			= 0x020e,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_BROWSE_GRP_LIST	./bt.h	/^    SDP_ATTR_BROWSE_GRP_LIST			= 0x0005,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_CLNT_EXEC_URL	./bt.h	/^    SDP_ATTR_CLNT_EXEC_URL			= 0x000b,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_COUNTRY_CODE	./bt.h	/^    SDP_ATTR_COUNTRY_CODE			= 0x0203,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_DESCRIPTOR_LIST	./bt.h	/^    SDP_ATTR_DESCRIPTOR_LIST			= 0x0206,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_DEVICE_RELEASE_NUMBER	./bt.h	/^    SDP_ATTR_DEVICE_RELEASE_NUMBER		= 0x0200,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_DEVICE_SUBCLASS	./bt.h	/^    SDP_ATTR_DEVICE_SUBCLASS			= 0x0202,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_DOC_URL	./bt.h	/^    SDP_ATTR_DOC_URL				= 0x000a,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_EXTERNAL_NETWORK	./bt.h	/^    SDP_ATTR_EXTERNAL_NETWORK			= 0x0301,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_FAX_CLASS1_SUPPORT	./bt.h	/^    SDP_ATTR_FAX_CLASS1_SUPPORT			= 0x0302,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_FAX_CLASS20_SUPPORT	./bt.h	/^    SDP_ATTR_FAX_CLASS20_SUPPORT		= 0x0303,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_FAX_CLASS2_SUPPORT	./bt.h	/^    SDP_ATTR_FAX_CLASS2_SUPPORT			= 0x0304,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_GROUP_ID	./bt.h	/^    SDP_ATTR_GROUP_ID				= 0x0200,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_HOMEPAGE_URL	./bt.h	/^    SDP_ATTR_HOMEPAGE_URL			= 0x0308,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_ICON_URL	./bt.h	/^    SDP_ATTR_ICON_URL				= 0x000c,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_IP4_SUBNET	./bt.h	/^    SDP_ATTR_IP4_SUBNET				= 0x030d,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_IP6_SUBNET	./bt.h	/^    SDP_ATTR_IP6_SUBNET				= 0x030e,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_IP_SUBNET	./bt.h	/^    SDP_ATTR_IP_SUBNET				= 0x0200,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_LANG_BASE_ATTR_ID_LIST	./bt.h	/^    SDP_ATTR_LANG_BASE_ATTR_ID_LIST		= 0x0006,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_LANG_ID_BASE_LIST	./bt.h	/^    SDP_ATTR_LANG_ID_BASE_LIST			= 0x0207,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_MAX_NET_ACCESSRATE	./bt.h	/^    SDP_ATTR_MAX_NET_ACCESSRATE			= 0x030c,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_NETWORK_ADDRESS	./bt.h	/^    SDP_ATTR_NETWORK_ADDRESS			= 0x0306,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_NET_ACCESS_TYPE	./bt.h	/^    SDP_ATTR_NET_ACCESS_TYPE			= 0x030b,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_NORMALLY_CONNECTABLE	./bt.h	/^    SDP_ATTR_NORMALLY_CONNECTABLE		= 0x020d,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_PARSER_VERSION	./bt.h	/^    SDP_ATTR_PARSER_VERSION			= 0x0201,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_PFILE_DESC_LIST	./bt.h	/^    SDP_ATTR_PFILE_DESC_LIST			= 0x0009,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_PRIMARY_RECORD	./bt.h	/^    SDP_ATTR_PRIMARY_RECORD			= 0x0204,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_PRODUCT_ID	./bt.h	/^    SDP_ATTR_PRODUCT_ID				= 0x0202,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_PROFILE_VERSION	./bt.h	/^    SDP_ATTR_PROFILE_VERSION			= 0x020b,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_PROTO_DESC_LIST	./bt.h	/^    SDP_ATTR_PROTO_DESC_LIST			= 0x0004,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_RECONNECT_INITIATE	./bt.h	/^    SDP_ATTR_RECONNECT_INITIATE			= 0x0205,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_RECORD_HANDLE	./bt.h	/^    SDP_ATTR_RECORD_HANDLE			= 0x0000,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_RECORD_STATE	./bt.h	/^    SDP_ATTR_RECORD_STATE			= 0x0002,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_REMOTE_AUDIO_VOLUME_CONTROL	./bt.h	/^    SDP_ATTR_REMOTE_AUDIO_VOLUME_CONTROL	= 0x0302,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_REMOTE_WAKEUP	./bt.h	/^    SDP_ATTR_REMOTE_WAKEUP			= 0x020a,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SDP_DISABLE	./bt.h	/^    SDP_ATTR_SDP_DISABLE			= 0x0208,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SECURITY_DESC	./bt.h	/^    SDP_ATTR_SECURITY_DESC			= 0x030a,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SERVICE_AVAILABILITY	./bt.h	/^    SDP_ATTR_SERVICE_AVAILABILITY		= 0x0008,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SERVICE_ID	./bt.h	/^    SDP_ATTR_SERVICE_ID				= 0x0003,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SERVICE_VERSION	./bt.h	/^    SDP_ATTR_SERVICE_VERSION			= 0x0300,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SPECIFICATION_ID	./bt.h	/^    SDP_ATTR_SPECIFICATION_ID			= 0x0200,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SUPERVISION_TIMEOUT	./bt.h	/^    SDP_ATTR_SUPERVISION_TIMEOUT		= 0x020c,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SUPPORTED_CAPABILITIES	./bt.h	/^    SDP_ATTR_SUPPORTED_CAPABILITIES		= 0x0310,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SUPPORTED_DATA_STORES_LIST	./bt.h	/^    SDP_ATTR_SUPPORTED_DATA_STORES_LIST		= 0x0301,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SUPPORTED_FEATURES	./bt.h	/^    SDP_ATTR_SUPPORTED_FEATURES			= 0x0311,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SUPPORTED_FORMATS_LIST	./bt.h	/^    SDP_ATTR_SUPPORTED_FORMATS_LIST		= 0x0303,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SUPPORTED_FUNCTIONS	./bt.h	/^    SDP_ATTR_SUPPORTED_FUNCTIONS		= 0x0312,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SUPPORTED_REPOSITORIES	./bt.h	/^    SDP_ATTR_SUPPORTED_REPOSITORIES		= 0x0314,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SVCDB_STATE	./bt.h	/^    SDP_ATTR_SVCDB_STATE			= 0x0201,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SVCDESC_PRIMARY	./bt.h	/^    SDP_ATTR_SVCDESC_PRIMARY			= SDP_PRIMARY_LANG_BASE + 1,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SVCINFO_TTL	./bt.h	/^    SDP_ATTR_SVCINFO_TTL			= 0x0007,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SVCLASS_ID_LIST	./bt.h	/^    SDP_ATTR_SVCLASS_ID_LIST			= 0x0001,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SVCNAME_PRIMARY	./bt.h	/^    SDP_ATTR_SVCNAME_PRIMARY			= SDP_PRIMARY_LANG_BASE + 0,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_SVCPROV_PRIMARY	./bt.h	/^    SDP_ATTR_SVCPROV_PRIMARY			= SDP_PRIMARY_LANG_BASE + 2,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_TOTAL_IMAGING_DATA_CAPACITY	./bt.h	/^    SDP_ATTR_TOTAL_IMAGING_DATA_CAPACITY	= 0x0313,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_VENDOR_ID	./bt.h	/^    SDP_ATTR_VENDOR_ID				= 0x0201,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_VENDOR_ID_SOURCE	./bt.h	/^    SDP_ATTR_VENDOR_ID_SOURCE			= 0x0205,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_VERSION	./bt.h	/^    SDP_ATTR_VERSION				= 0x0203,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_VERSION_NUM_LIST	./bt.h	/^    SDP_ATTR_VERSION_NUM_LIST			= 0x0200,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_VIRTUAL_CABLE	./bt.h	/^    SDP_ATTR_VIRTUAL_CABLE			= 0x0204,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_WAP_GATEWAY	./bt.h	/^    SDP_ATTR_WAP_GATEWAY			= 0x0307,$/;"	e	enum:bt_sdp_attribute_id
SDP_ATTR_WAP_STACK_TYPE	./bt.h	/^    SDP_ATTR_WAP_STACK_TYPE			= 0x0309,$/;"	e	enum:bt_sdp_attribute_id
SDP_DSIZE_1	./bt.h	/^    SDP_DSIZE_1		= 0,$/;"	e	enum:bt_sdp_data_size
SDP_DSIZE_16	./bt.h	/^    SDP_DSIZE_16,$/;"	e	enum:bt_sdp_data_size
SDP_DSIZE_2	./bt.h	/^    SDP_DSIZE_2,$/;"	e	enum:bt_sdp_data_size
SDP_DSIZE_4	./bt.h	/^    SDP_DSIZE_4,$/;"	e	enum:bt_sdp_data_size
SDP_DSIZE_8	./bt.h	/^    SDP_DSIZE_8,$/;"	e	enum:bt_sdp_data_size
SDP_DSIZE_MASK	./bt.h	/^    SDP_DSIZE_MASK = SDP_DSIZE_NEXT4,$/;"	e	enum:bt_sdp_data_size
SDP_DSIZE_NEXT1	./bt.h	/^    SDP_DSIZE_NEXT1,$/;"	e	enum:bt_sdp_data_size
SDP_DSIZE_NEXT2	./bt.h	/^    SDP_DSIZE_NEXT2,$/;"	e	enum:bt_sdp_data_size
SDP_DSIZE_NEXT4	./bt.h	/^    SDP_DSIZE_NEXT4,$/;"	e	enum:bt_sdp_data_size
SDP_DTYPE_ALT	./bt.h	/^    SDP_DTYPE_ALT	= 7 << 3,$/;"	e	enum:bt_sdp_data_type
SDP_DTYPE_BOOL	./bt.h	/^    SDP_DTYPE_BOOL	= 5 << 3,$/;"	e	enum:bt_sdp_data_type
SDP_DTYPE_NIL	./bt.h	/^    SDP_DTYPE_NIL	= 0 << 3,$/;"	e	enum:bt_sdp_data_type
SDP_DTYPE_SEQ	./bt.h	/^    SDP_DTYPE_SEQ	= 6 << 3,$/;"	e	enum:bt_sdp_data_type
SDP_DTYPE_SINT	./bt.h	/^    SDP_DTYPE_SINT	= 2 << 3,$/;"	e	enum:bt_sdp_data_type
SDP_DTYPE_STRING	./bt.h	/^    SDP_DTYPE_STRING	= 4 << 3,$/;"	e	enum:bt_sdp_data_type
SDP_DTYPE_UINT	./bt.h	/^    SDP_DTYPE_UINT	= 1 << 3,$/;"	e	enum:bt_sdp_data_type
SDP_DTYPE_URL	./bt.h	/^    SDP_DTYPE_URL	= 8 << 3,$/;"	e	enum:bt_sdp_data_type
SDP_DTYPE_UUID	./bt.h	/^    SDP_DTYPE_UUID	= 3 << 3,$/;"	e	enum:bt_sdp_data_type
SDP_ERROR_RSP	./bt.h	/^    SDP_ERROR_RSP		= 0x01,$/;"	e	enum:bt_sdp_cmd
SDP_INVALID_CSTATE	./bt.h	/^    SDP_INVALID_CSTATE		= 0x0005,$/;"	e	enum:bt_sdp_errorcode
SDP_INVALID_PDU_SIZE	./bt.h	/^    SDP_INVALID_PDU_SIZE	= 0x0004,$/;"	e	enum:bt_sdp_errorcode
SDP_INVALID_RECORD_HANDLE	./bt.h	/^    SDP_INVALID_RECORD_HANDLE	= 0x0002,$/;"	e	enum:bt_sdp_errorcode
SDP_INVALID_SYNTAX	./bt.h	/^    SDP_INVALID_SYNTAX		= 0x0003,$/;"	e	enum:bt_sdp_errorcode
SDP_INVALID_VERSION	./bt.h	/^    SDP_INVALID_VERSION		= 0x0001,$/;"	e	enum:bt_sdp_errorcode
SDP_PRIMARY_LANG_BASE	./bt.h	2106;"	d
SDP_SERVER_PROFILE_ID	./bt.h	1987;"	d
SDP_SERVER_SVCLASS_ID	./bt.h	/^    SDP_SERVER_SVCLASS_ID		= 0x1000,$/;"	e	enum:service_class_id
SDP_SVC_ATTR_REQ	./bt.h	/^    SDP_SVC_ATTR_REQ		= 0x04,$/;"	e	enum:bt_sdp_cmd
SDP_SVC_ATTR_RSP	./bt.h	/^    SDP_SVC_ATTR_RSP		= 0x05,$/;"	e	enum:bt_sdp_cmd
SDP_SVC_SEARCH_ATTR_REQ	./bt.h	/^    SDP_SVC_SEARCH_ATTR_REQ	= 0x06,$/;"	e	enum:bt_sdp_cmd
SDP_SVC_SEARCH_ATTR_RSP	./bt.h	/^    SDP_SVC_SEARCH_ATTR_RSP	= 0x07,$/;"	e	enum:bt_sdp_cmd
SDP_SVC_SEARCH_REQ	./bt.h	/^    SDP_SVC_SEARCH_REQ		= 0x02,$/;"	e	enum:bt_sdp_cmd
SDP_SVC_SEARCH_RSP	./bt.h	/^    SDP_SVC_SEARCH_RSP		= 0x03,$/;"	e	enum:bt_sdp_cmd
SDP_UUID	./bt.h	/^    SDP_UUID		= 0x0001,$/;"	e	enum:sdp_proto_uuid
SDRAM0_CFGADDR	./ppc4xx_devs.c	/^    SDRAM0_CFGADDR = 0x010,$/;"	e	enum:__anon355	file:
SDRAM0_CFGDATA	./ppc4xx_devs.c	/^    SDRAM0_CFGDATA = 0x011,$/;"	e	enum:__anon355	file:
SDRAM_BASE	./r2d.c	35;"	d	file:
SDRAM_SIZE	./r2d.c	36;"	d	file:
SDRequest	./sd.h	/^} SDRequest;$/;"	t	typeref:struct:__anon384
SDState	./sd.c	/^struct SDState {$/;"	s	file:
SDState	./sd.h	/^typedef struct SDState SDState;$/;"	t	typeref:struct:SDState
SD_ERROR	./sd.h	44;"	d
SECTOR	./nand.c	89;"	d	file:
SECTORS_PER_PAGE	./vssim_config_manager.c	/^int SECTORS_PER_PAGE;$/;"	v
SECTOR_NB	./vssim_config_manager.c	/^int64_t SECTOR_NB;$/;"	v
SECTOR_OFFSET	./nand.c	90;"	d	file:
SECTOR_SHIFT	./sd.c	242;"	d	file:
SECTOR_SIZE	./vssim_config_manager.c	/^int SECTOR_SIZE;$/;"	v
SECURE_READ_BUFFER	./firm_buffer_manager.c	/^void SECURE_READ_BUFFER(unsigned int length)$/;"	f
SECURE_WRITE_BUFFER	./firm_buffer_manager.c	/^void SECURE_WRITE_BUFFER(unsigned int length)$/;"	f
SEEK_STAT	./ide.c	56;"	d	file:
SELECT_VICTIM_BLOCK	./ftl_gc_manager.c	/^int SELECT_VICTIM_BLOCK(unsigned int* phy_flash_nb, unsigned int* phy_block_nb)$/;"	f
SENDING_ACK	./musicpal.c	/^    SENDING_ACK$/;"	e	enum:i2c_state	file:
SENDING_BIT0	./musicpal.c	/^    SENDING_BIT0,$/;"	e	enum:i2c_state	file:
SENDING_BIT1	./musicpal.c	/^    SENDING_BIT1,$/;"	e	enum:i2c_state	file:
SENDING_BIT2	./musicpal.c	/^    SENDING_BIT2,$/;"	e	enum:i2c_state	file:
SENDING_BIT3	./musicpal.c	/^    SENDING_BIT3,$/;"	e	enum:i2c_state	file:
SENDING_BIT4	./musicpal.c	/^    SENDING_BIT4,$/;"	e	enum:i2c_state	file:
SENDING_BIT5	./musicpal.c	/^    SENDING_BIT5,$/;"	e	enum:i2c_state	file:
SENDING_BIT6	./musicpal.c	/^    SENDING_BIT6,$/;"	e	enum:i2c_state	file:
SENDING_BIT7	./musicpal.c	/^    SENDING_BIT7,$/;"	e	enum:i2c_state	file:
SEND_TO_PERF_CHECKER	./ftl_perf_manager.c	/^void SEND_TO_PERF_CHECKER(int op_type, int64_t op_delay, int type){$/;"	f
SENSE_HARDWARE_ERROR	./scsi-disk.c	36;"	d	file:
SENSE_ILLEGAL_REQUEST	./ide.c	381;"	d	file:
SENSE_ILLEGAL_REQUEST	./scsi-disk.c	37;"	d	file:
SENSE_NONE	./ide.c	379;"	d	file:
SENSE_NOT_READY	./ide.c	380;"	d	file:
SENSE_NOT_READY	./scsi-disk.c	35;"	d	file:
SENSE_NO_SENSE	./scsi-disk.c	34;"	d	file:
SENSE_UNIT_ATTENTION	./ide.c	382;"	d	file:
SEQ_0	./esp.c	143;"	d	file:
SEQ_BLOCK	./common.h	80;"	d
SEQ_CD	./esp.c	144;"	d	file:
SEQ_MAPPING_ENTRY_NB	./vssim_config_manager.c	/^int64_t SEQ_MAPPING_ENTRY_NB;           \/\/ added by js$/;"	v
SEQ_MERGE	./common.h	103;"	d
SEQ_MERGE_READ	./common.h	138;"	d
SEQ_MERGE_WRITE	./common.h	140;"	d
SEQ_THRESHOLD	./vssim_config_manager.c	/^int SEQ_THRESHOLD;                      \/\/ added by js$/;"	v
SEQ_WRITE	./common.h	134;"	d
SERIAL_CTRL	./escc.c	127;"	d	file:
SERIAL_DATA	./escc.c	128;"	d	file:
SERIAL_DATA	./syborg_serial.c	/^    SERIAL_DATA         = 1,$/;"	e	enum:__anon434	file:
SERIAL_DMA_RX_ADDR	./syborg_serial.c	/^    SERIAL_DMA_RX_ADDR  = 6,$/;"	e	enum:__anon434	file:
SERIAL_DMA_RX_COUNT	./syborg_serial.c	/^    SERIAL_DMA_RX_COUNT = 7, \/* triggers dma *\/$/;"	e	enum:__anon434	file:
SERIAL_DMA_TX_ADDR	./syborg_serial.c	/^    SERIAL_DMA_TX_ADDR  = 4,$/;"	e	enum:__anon434	file:
SERIAL_DMA_TX_COUNT	./syborg_serial.c	/^    SERIAL_DMA_TX_COUNT = 5, \/* triggers dma *\/$/;"	e	enum:__anon434	file:
SERIAL_FIFO_COUNT	./syborg_serial.c	/^    SERIAL_FIFO_COUNT   = 2,$/;"	e	enum:__anon434	file:
SERIAL_FIFO_SIZE	./syborg_serial.c	/^    SERIAL_FIFO_SIZE    = 8$/;"	e	enum:__anon434	file:
SERIAL_ID	./syborg_serial.c	/^    SERIAL_ID           = 0,$/;"	e	enum:__anon434	file:
SERIAL_INT_DMA_RX	./syborg_serial.c	57;"	d	file:
SERIAL_INT_DMA_TX	./syborg_serial.c	56;"	d	file:
SERIAL_INT_ENABLE	./syborg_serial.c	/^    SERIAL_INT_ENABLE   = 3,$/;"	e	enum:__anon434	file:
SERIAL_INT_FIFO	./syborg_serial.c	55;"	d	file:
SERIAL_PORT_PROFILE_ID	./bt.h	1989;"	d
SERIAL_PORT_SVCLASS_ID	./bt.h	/^    SERIAL_PORT_SVCLASS_ID		= 0x1101,$/;"	e	enum:service_class_id
SERIAL_REGS	./escc.c	102;"	d	file:
SERIOQueue	./escc.c	/^} SERIOQueue;$/;"	t	typeref:struct:__anon244	file:
SERIO_QUEUE_SIZE	./escc.c	95;"	d	file:
SERVICE	./bt-sdp.c	768;"	d	file:
SER_DPRINTF	./escc.c	67;"	d	file:
SER_DPRINTF	./escc.c	70;"	d	file:
SETADDR	./onenand.c	244;"	d	file:
SETBUF_M	./onenand.c	250;"	d	file:
SETBUF_S	./onenand.c	254;"	d	file:
SETUP_STATE_ACK	./usb.c	43;"	d	file:
SETUP_STATE_DATA	./usb.c	42;"	d	file:
SETUP_STATE_IDLE	./usb.c	41;"	d	file:
SETUP_SYNC_CONN_CP_SIZE	./bt.h	645;"	d
SET_AFH_CLASSIFICATION_CP_SIZE	./bt.h	1100;"	d
SET_AFH_CLASSIFICATION_RP_SIZE	./bt.h	1104;"	d
SET_CANIDLE	./omap1.c	2204;"	d	file:
SET_CD_SPEED	./scsi-generic.c	50;"	d	file:
SET_CONN_ENCRYPT_CP_SIZE	./bt.h	561;"	d
SET_CONN_PTYPE_CP_SIZE	./bt.h	548;"	d
SET_CUR_DRV	./fdc.c	56;"	d	file:
SET_EVENT_FLT_CP_SIZE	./bt.h	799;"	d
SET_EVENT_MASK_CP_SIZE	./bt.h	789;"	d
SET_FIELD	./pcnet.c	291;"	d	file:
SET_HIGH	./smc91c111.c	246;"	d	file:
SET_IDLE	./bt-hid.c	82;"	d	file:
SET_IDLE	./usb-hid.c	34;"	d	file:
SET_LCD_PIXEL	./musicpal.c	827;"	d	file:
SET_LOW	./smc91c111.c	245;"	d	file:
SET_MASKED	./rtl8139.c	70;"	d	file:
SET_ONOFF	./omap1.c	2230;"	d	file:
SET_PIXEL	./tc6393xb_template.h	25;"	d
SET_PIXEL	./tc6393xb_template.h	27;"	d
SET_PIXEL	./tc6393xb_template.h	29;"	d
SET_PIXEL	./tc6393xb_template.h	32;"	d
SET_PIXEL	./tc6393xb_template.h	69;"	d
SET_PROTOCOL	./bt-hid.c	83;"	d	file:
SET_PROTOCOL	./usb-hid.c	35;"	d	file:
SET_REPORT	./bt-hid.c	81;"	d	file:
SET_REPORT	./usb-hid.c	33;"	d	file:
SE_INT_FOV	./stellaris_enet.c	29;"	d	file:
SE_INT_MD	./stellaris_enet.c	31;"	d	file:
SE_INT_PHY	./stellaris_enet.c	32;"	d	file:
SE_INT_RX	./stellaris_enet.c	26;"	d	file:
SE_INT_RXER	./stellaris_enet.c	30;"	d	file:
SE_INT_TXEMP	./stellaris_enet.c	28;"	d	file:
SE_INT_TXER	./stellaris_enet.c	27;"	d	file:
SE_RCTL_AMUL	./stellaris_enet.c	35;"	d	file:
SE_RCTL_BADCRC	./stellaris_enet.c	37;"	d	file:
SE_RCTL_PRMS	./stellaris_enet.c	36;"	d	file:
SE_RCTL_RSTFIFO	./stellaris_enet.c	38;"	d	file:
SE_RCTL_RXEN	./stellaris_enet.c	34;"	d	file:
SE_TCTL_CRC	./stellaris_enet.c	42;"	d	file:
SE_TCTL_DUPLEX	./stellaris_enet.c	43;"	d	file:
SE_TCTL_PADEN	./stellaris_enet.c	41;"	d	file:
SE_TCTL_TXEN	./stellaris_enet.c	40;"	d	file:
SG_ERR_DRIVER_SENSE	./scsi-generic.c	57;"	d	file:
SG_ERR_DRIVER_TIMEOUT	./scsi-generic.c	56;"	d	file:
SH7750State	./sh7750.c	/^typedef struct SH7750State {$/;"	s	file:
SH7750State	./sh7750.c	/^} SH7750State;$/;"	t	typeref:struct:SH7750State	file:
SH7750_A7_BASE	./sh7750_regs.h	28;"	d
SH7750_A7_REG32	./sh7750_regs.h	31;"	d
SH7750_BAMRA	./sh7750_regs.h	1259;"	d
SH7750_BAMRB	./sh7750_regs.h	1262;"	d
SH7750_BARA	./sh7750_regs.h	1258;"	d
SH7750_BARB	./sh7750_regs.h	1261;"	d
SH7750_BASRB	./sh7750_regs.h	1264;"	d
SH7750_BBRA	./sh7750_regs.h	1260;"	d
SH7750_BBRB	./sh7750_regs.h	1263;"	d
SH7750_BCR1	./sh7750_regs.h	532;"	d
SH7750_BCR1_A0BST	./sh7750_regs.h	579;"	d
SH7750_BCR1_A0BST_ROM16	./sh7750_regs.h	585;"	d
SH7750_BCR1_A0BST_ROM32	./sh7750_regs.h	587;"	d
SH7750_BCR1_A0BST_ROM4	./sh7750_regs.h	581;"	d
SH7750_BCR1_A0BST_ROM8	./sh7750_regs.h	583;"	d
SH7750_BCR1_A0BST_SRAM	./sh7750_regs.h	580;"	d
SH7750_BCR1_A0MPX	./sh7750_regs.h	536;"	d
SH7750_BCR1_A1MBC	./sh7750_regs.h	545;"	d
SH7750_BCR1_A4MBC	./sh7750_regs.h	550;"	d
SH7750_BCR1_A56PCM	./sh7750_regs.h	624;"	d
SH7750_BCR1_A5BST	./sh7750_regs.h	590;"	d
SH7750_BCR1_A5BST_ROM16	./sh7750_regs.h	596;"	d
SH7750_BCR1_A5BST_ROM32	./sh7750_regs.h	598;"	d
SH7750_BCR1_A5BST_ROM4	./sh7750_regs.h	592;"	d
SH7750_BCR1_A5BST_ROM8	./sh7750_regs.h	594;"	d
SH7750_BCR1_A5BST_SRAM	./sh7750_regs.h	591;"	d
SH7750_BCR1_A6BST	./sh7750_regs.h	601;"	d
SH7750_BCR1_A6BST_ROM16	./sh7750_regs.h	607;"	d
SH7750_BCR1_A6BST_ROM32	./sh7750_regs.h	609;"	d
SH7750_BCR1_A6BST_ROM4	./sh7750_regs.h	603;"	d
SH7750_BCR1_A6BST_ROM8	./sh7750_regs.h	605;"	d
SH7750_BCR1_A6BST_SRAM	./sh7750_regs.h	602;"	d
SH7750_BCR1_A7	./sh7750_regs.h	533;"	d
SH7750_BCR1_BREQEN	./sh7750_regs.h	555;"	d
SH7750_BCR1_DRAMTP	./sh7750_regs.h	612;"	d
SH7750_BCR1_DRAMTP_2DRAM_3DRAM	./sh7750_regs.h	621;"	d
SH7750_BCR1_DRAMTP_2SDRAM_3SDRAM	./sh7750_regs.h	617;"	d
SH7750_BCR1_DRAMTP_2SRAM_3DRAM	./sh7750_regs.h	619;"	d
SH7750_BCR1_DRAMTP_2SRAM_3SDRAM	./sh7750_regs.h	615;"	d
SH7750_BCR1_DRAMTP_2SRAM_3SRAM	./sh7750_regs.h	613;"	d
SH7750_BCR1_ENDIAN	./sh7750_regs.h	534;"	d
SH7750_BCR1_HIZCNT	./sh7750_regs.h	572;"	d
SH7750_BCR1_HIZMEM	./sh7750_regs.h	566;"	d
SH7750_BCR1_IPUP	./sh7750_regs.h	537;"	d
SH7750_BCR1_MASTER	./sh7750_regs.h	535;"	d
SH7750_BCR1_MEMMPX	./sh7750_regs.h	563;"	d
SH7750_BCR1_OPUP	./sh7750_regs.h	541;"	d
SH7750_BCR1_PSHR	./sh7750_regs.h	560;"	d
SH7750_BCR1_REGOFS	./sh7750_regs.h	531;"	d
SH7750_BCR2	./sh7750_regs.h	630;"	d
SH7750_BCR2_A0SZ	./sh7750_regs.h	633;"	d
SH7750_BCR2_A0SZ_S	./sh7750_regs.h	634;"	d
SH7750_BCR2_A1SZ	./sh7750_regs.h	645;"	d
SH7750_BCR2_A1SZ_S	./sh7750_regs.h	646;"	d
SH7750_BCR2_A2SZ	./sh7750_regs.h	643;"	d
SH7750_BCR2_A2SZ_S	./sh7750_regs.h	644;"	d
SH7750_BCR2_A3SZ	./sh7750_regs.h	641;"	d
SH7750_BCR2_A3SZ_S	./sh7750_regs.h	642;"	d
SH7750_BCR2_A4SZ	./sh7750_regs.h	639;"	d
SH7750_BCR2_A4SZ_S	./sh7750_regs.h	640;"	d
SH7750_BCR2_A5SZ	./sh7750_regs.h	637;"	d
SH7750_BCR2_A5SZ_S	./sh7750_regs.h	638;"	d
SH7750_BCR2_A6SZ	./sh7750_regs.h	635;"	d
SH7750_BCR2_A6SZ_S	./sh7750_regs.h	636;"	d
SH7750_BCR2_A7	./sh7750_regs.h	631;"	d
SH7750_BCR2_PORTEN	./sh7750_regs.h	651;"	d
SH7750_BCR2_REGOFS	./sh7750_regs.h	629;"	d
SH7750_BCR2_SZ_16	./sh7750_regs.h	649;"	d
SH7750_BCR2_SZ_32	./sh7750_regs.h	650;"	d
SH7750_BCR2_SZ_64	./sh7750_regs.h	647;"	d
SH7750_BCR2_SZ_8	./sh7750_regs.h	648;"	d
SH7750_BCR3_A7	./sh7750_regs.h	1274;"	d
SH7750_BCR4_A7	./sh7750_regs.h	1275;"	d
SH7750_BDMRB	./sh7750_regs.h	1266;"	d
SH7750_BDRB	./sh7750_regs.h	1265;"	d
SH7750_BRCR	./sh7750_regs.h	1267;"	d
SH7750_BRCR_UDBE	./sh7750_regs.h	1269;"	d
SH7750_CCR	./sh7750_regs.h	129;"	d
SH7750_CCR_A7	./sh7750_regs.h	130;"	d
SH7750_CCR_CB	./sh7750_regs.h	141;"	d
SH7750_CCR_ICE	./sh7750_regs.h	135;"	d
SH7750_CCR_ICI	./sh7750_regs.h	133;"	d
SH7750_CCR_IIX	./sh7750_regs.h	132;"	d
SH7750_CCR_OCE	./sh7750_regs.h	143;"	d
SH7750_CCR_OCI	./sh7750_regs.h	140;"	d
SH7750_CCR_OIX	./sh7750_regs.h	136;"	d
SH7750_CCR_ORA	./sh7750_regs.h	137;"	d
SH7750_CCR_REGOFS	./sh7750_regs.h	128;"	d
SH7750_CCR_WT	./sh7750_regs.h	142;"	d
SH7750_CHCR	./sh7750_regs.h	1038;"	d
SH7750_CHCR0	./sh7750_regs.h	1040;"	d
SH7750_CHCR0_A7	./sh7750_regs.h	1044;"	d
SH7750_CHCR1	./sh7750_regs.h	1041;"	d
SH7750_CHCR1_A7	./sh7750_regs.h	1045;"	d
SH7750_CHCR2	./sh7750_regs.h	1042;"	d
SH7750_CHCR2_A7	./sh7750_regs.h	1046;"	d
SH7750_CHCR3	./sh7750_regs.h	1043;"	d
SH7750_CHCR3_A7	./sh7750_regs.h	1047;"	d
SH7750_CHCR_A7	./sh7750_regs.h	1039;"	d
SH7750_CHCR_AL	./sh7750_regs.h	1090;"	d
SH7750_CHCR_AL_ACTH	./sh7750_regs.h	1091;"	d
SH7750_CHCR_AL_ACTL	./sh7750_regs.h	1092;"	d
SH7750_CHCR_AM	./sh7750_regs.h	1086;"	d
SH7750_CHCR_AM_RD	./sh7750_regs.h	1087;"	d
SH7750_CHCR_AM_WR	./sh7750_regs.h	1088;"	d
SH7750_CHCR_DE	./sh7750_regs.h	1162;"	d
SH7750_CHCR_DM	./sh7750_regs.h	1094;"	d
SH7750_CHCR_DM_DEC	./sh7750_regs.h	1097;"	d
SH7750_CHCR_DM_FIX	./sh7750_regs.h	1095;"	d
SH7750_CHCR_DM_INC	./sh7750_regs.h	1096;"	d
SH7750_CHCR_DS	./sh7750_regs.h	1078;"	d
SH7750_CHCR_DSA	./sh7750_regs.h	1063;"	d
SH7750_CHCR_DSA_AMEM16	./sh7750_regs.h	1071;"	d
SH7750_CHCR_DSA_AMEM8	./sh7750_regs.h	1070;"	d
SH7750_CHCR_DSA_CMEM16	./sh7750_regs.h	1069;"	d
SH7750_CHCR_DSA_CMEM8	./sh7750_regs.h	1068;"	d
SH7750_CHCR_DSA_DYNBSZ	./sh7750_regs.h	1065;"	d
SH7750_CHCR_DSA_IO16	./sh7750_regs.h	1067;"	d
SH7750_CHCR_DSA_IO8	./sh7750_regs.h	1066;"	d
SH7750_CHCR_DSA_PCMCIA	./sh7750_regs.h	1064;"	d
SH7750_CHCR_DS_FALL	./sh7750_regs.h	1080;"	d
SH7750_CHCR_DS_LOWLVL	./sh7750_regs.h	1079;"	d
SH7750_CHCR_DTC	./sh7750_regs.h	1073;"	d
SH7750_CHCR_IE	./sh7750_regs.h	1160;"	d
SH7750_CHCR_REGOFS	./sh7750_regs.h	1037;"	d
SH7750_CHCR_RL	./sh7750_regs.h	1082;"	d
SH7750_CHCR_RL_ACTH	./sh7750_regs.h	1083;"	d
SH7750_CHCR_RL_ACTL	./sh7750_regs.h	1084;"	d
SH7750_CHCR_RS	./sh7750_regs.h	1104;"	d
SH7750_CHCR_RS_AR_EA_TO_EA	./sh7750_regs.h	1115;"	d
SH7750_CHCR_RS_AR_EA_TO_OCP	./sh7750_regs.h	1118;"	d
SH7750_CHCR_RS_AR_OCP_TO_EA	./sh7750_regs.h	1121;"	d
SH7750_CHCR_RS_ER_DA_EA_TO_EA	./sh7750_regs.h	1105;"	d
SH7750_CHCR_RS_ER_SA_EA_TO_ED	./sh7750_regs.h	1108;"	d
SH7750_CHCR_RS_ER_SA_ED_TO_EA	./sh7750_regs.h	1111;"	d
SH7750_CHCR_RS_SCIFRX_SC_TO_EA	./sh7750_regs.h	1133;"	d
SH7750_CHCR_RS_SCIFTX_EA_TO_SC	./sh7750_regs.h	1130;"	d
SH7750_CHCR_RS_SCIRX_SC_TO_EA	./sh7750_regs.h	1127;"	d
SH7750_CHCR_RS_SCITX_EA_TO_SC	./sh7750_regs.h	1124;"	d
SH7750_CHCR_RS_TMU2_EA_TO_EA	./sh7750_regs.h	1136;"	d
SH7750_CHCR_RS_TMU2_EA_TO_OCP	./sh7750_regs.h	1140;"	d
SH7750_CHCR_RS_TMU2_OCP_TO_EA	./sh7750_regs.h	1144;"	d
SH7750_CHCR_SM	./sh7750_regs.h	1099;"	d
SH7750_CHCR_SM_DEC	./sh7750_regs.h	1102;"	d
SH7750_CHCR_SM_FIX	./sh7750_regs.h	1100;"	d
SH7750_CHCR_SM_INC	./sh7750_regs.h	1101;"	d
SH7750_CHCR_SSA	./sh7750_regs.h	1049;"	d
SH7750_CHCR_SSA_AMEM16	./sh7750_regs.h	1057;"	d
SH7750_CHCR_SSA_AMEM8	./sh7750_regs.h	1056;"	d
SH7750_CHCR_SSA_CMEM16	./sh7750_regs.h	1055;"	d
SH7750_CHCR_SSA_CMEM8	./sh7750_regs.h	1054;"	d
SH7750_CHCR_SSA_DYNBSZ	./sh7750_regs.h	1051;"	d
SH7750_CHCR_SSA_IO16	./sh7750_regs.h	1053;"	d
SH7750_CHCR_SSA_IO8	./sh7750_regs.h	1052;"	d
SH7750_CHCR_SSA_PCMCIA	./sh7750_regs.h	1050;"	d
SH7750_CHCR_STC	./sh7750_regs.h	1059;"	d
SH7750_CHCR_TE	./sh7750_regs.h	1161;"	d
SH7750_CHCR_TM	./sh7750_regs.h	1149;"	d
SH7750_CHCR_TM_BURST	./sh7750_regs.h	1151;"	d
SH7750_CHCR_TM_CSTEAL	./sh7750_regs.h	1150;"	d
SH7750_CHCR_TS	./sh7750_regs.h	1153;"	d
SH7750_CHCR_TS_BLOCK	./sh7750_regs.h	1158;"	d
SH7750_CHCR_TS_BYTE	./sh7750_regs.h	1155;"	d
SH7750_CHCR_TS_LONG	./sh7750_regs.h	1157;"	d
SH7750_CHCR_TS_QUAD	./sh7750_regs.h	1154;"	d
SH7750_CHCR_TS_WORD	./sh7750_regs.h	1156;"	d
SH7750_DAR	./sh7750_regs.h	1012;"	d
SH7750_DAR0	./sh7750_regs.h	1014;"	d
SH7750_DAR0_A7	./sh7750_regs.h	1018;"	d
SH7750_DAR1	./sh7750_regs.h	1015;"	d
SH7750_DAR1_A7	./sh7750_regs.h	1019;"	d
SH7750_DAR2	./sh7750_regs.h	1016;"	d
SH7750_DAR2_A7	./sh7750_regs.h	1020;"	d
SH7750_DAR3	./sh7750_regs.h	1017;"	d
SH7750_DAR3_A7	./sh7750_regs.h	1021;"	d
SH7750_DAR_A7	./sh7750_regs.h	1013;"	d
SH7750_DAR_REGOFS	./sh7750_regs.h	1011;"	d
SH7750_DMAOR	./sh7750_regs.h	1166;"	d
SH7750_DMAOR_A7	./sh7750_regs.h	1167;"	d
SH7750_DMAOR_AE	./sh7750_regs.h	1178;"	d
SH7750_DMAOR_COD	./sh7750_regs.h	1177;"	d
SH7750_DMAOR_DDT	./sh7750_regs.h	1169;"	d
SH7750_DMAOR_DME	./sh7750_regs.h	1180;"	d
SH7750_DMAOR_NMIF	./sh7750_regs.h	1179;"	d
SH7750_DMAOR_PR	./sh7750_regs.h	1171;"	d
SH7750_DMAOR_PR_0123	./sh7750_regs.h	1172;"	d
SH7750_DMAOR_PR_0231	./sh7750_regs.h	1173;"	d
SH7750_DMAOR_PR_2013	./sh7750_regs.h	1174;"	d
SH7750_DMAOR_PR_RR	./sh7750_regs.h	1175;"	d
SH7750_DMAOR_REGOFS	./sh7750_regs.h	1165;"	d
SH7750_DMATCR	./sh7750_regs.h	1025;"	d
SH7750_DMATCR0_A7	./sh7750_regs.h	1031;"	d
SH7750_DMATCR0_P4	./sh7750_regs.h	1027;"	d
SH7750_DMATCR1_A7	./sh7750_regs.h	1032;"	d
SH7750_DMATCR1_P4	./sh7750_regs.h	1028;"	d
SH7750_DMATCR2_A7	./sh7750_regs.h	1033;"	d
SH7750_DMATCR2_P4	./sh7750_regs.h	1029;"	d
SH7750_DMATCR3_A7	./sh7750_regs.h	1034;"	d
SH7750_DMATCR3_P4	./sh7750_regs.h	1030;"	d
SH7750_DMATCR_A7	./sh7750_regs.h	1026;"	d
SH7750_DMATCR_REGOFS	./sh7750_regs.h	1024;"	d
SH7750_EVT_DATA_READ_ERR	./sh7750_regs.h	206;"	d
SH7750_EVT_DATA_WRITE_ERR	./sh7750_regs.h	207;"	d
SH7750_EVT_DMAC_DMAE	./sh7750_regs.h	271;"	d
SH7750_EVT_DMAC_DMTE0	./sh7750_regs.h	267;"	d
SH7750_EVT_DMAC_DMTE1	./sh7750_regs.h	268;"	d
SH7750_EVT_DMAC_DMTE2	./sh7750_regs.h	269;"	d
SH7750_EVT_DMAC_DMTE3	./sh7750_regs.h	270;"	d
SH7750_EVT_DTLB_WRITE_MISS	./sh7750_regs.h	208;"	d
SH7750_EVT_DTLB_WRITE_PROTV	./sh7750_regs.h	209;"	d
SH7750_EVT_FPU_DISABLE	./sh7750_regs.h	204;"	d
SH7750_EVT_FPU_EXCEPTION	./sh7750_regs.h	211;"	d
SH7750_EVT_GPIO	./sh7750_regs.h	264;"	d
SH7750_EVT_HUDI	./sh7750_regs.h	261;"	d
SH7750_EVT_IADDR_ERR	./sh7750_regs.h	195;"	d
SH7750_EVT_ILLEGAL_INSTR	./sh7750_regs.h	200;"	d
SH7750_EVT_INITIAL_PGWRITE	./sh7750_regs.h	212;"	d
SH7750_EVT_IRQ0	./sh7750_regs.h	217;"	d
SH7750_EVT_IRQ1	./sh7750_regs.h	218;"	d
SH7750_EVT_IRQ2	./sh7750_regs.h	219;"	d
SH7750_EVT_IRQ3	./sh7750_regs.h	220;"	d
SH7750_EVT_IRQ4	./sh7750_regs.h	221;"	d
SH7750_EVT_IRQ5	./sh7750_regs.h	222;"	d
SH7750_EVT_IRQ6	./sh7750_regs.h	223;"	d
SH7750_EVT_IRQ7	./sh7750_regs.h	224;"	d
SH7750_EVT_IRQ8	./sh7750_regs.h	225;"	d
SH7750_EVT_IRQ9	./sh7750_regs.h	226;"	d
SH7750_EVT_IRQA	./sh7750_regs.h	227;"	d
SH7750_EVT_IRQB	./sh7750_regs.h	228;"	d
SH7750_EVT_IRQC	./sh7750_regs.h	229;"	d
SH7750_EVT_IRQD	./sh7750_regs.h	230;"	d
SH7750_EVT_IRQE	./sh7750_regs.h	231;"	d
SH7750_EVT_MANUAL_RST	./sh7750_regs.h	190;"	d
SH7750_EVT_NMI	./sh7750_regs.h	216;"	d
SH7750_EVT_POWER_ON_RST	./sh7750_regs.h	189;"	d
SH7750_EVT_REF_RCMI	./sh7750_regs.h	256;"	d
SH7750_EVT_REF_ROVI	./sh7750_regs.h	257;"	d
SH7750_EVT_RTC_ATI	./sh7750_regs.h	240;"	d
SH7750_EVT_RTC_CUI	./sh7750_regs.h	242;"	d
SH7750_EVT_RTC_PRI	./sh7750_regs.h	241;"	d
SH7750_EVT_SCIF_BRI	./sh7750_regs.h	278;"	d
SH7750_EVT_SCIF_ERI	./sh7750_regs.h	275;"	d
SH7750_EVT_SCIF_RXI	./sh7750_regs.h	276;"	d
SH7750_EVT_SCIF_TXI	./sh7750_regs.h	279;"	d
SH7750_EVT_SCI_ERI	./sh7750_regs.h	245;"	d
SH7750_EVT_SCI_RXI	./sh7750_regs.h	246;"	d
SH7750_EVT_SCI_TEI	./sh7750_regs.h	248;"	d
SH7750_EVT_SCI_TXI	./sh7750_regs.h	247;"	d
SH7750_EVT_SLOT_FPU_DISABLE	./sh7750_regs.h	205;"	d
SH7750_EVT_SLOT_ILLEGAL_INSTR	./sh7750_regs.h	202;"	d
SH7750_EVT_TICPI2	./sh7750_regs.h	237;"	d
SH7750_EVT_TLB_MULT_HIT	./sh7750_regs.h	191;"	d
SH7750_EVT_TLB_READ_MISS	./sh7750_regs.h	196;"	d
SH7750_EVT_TLB_READ_PROTV	./sh7750_regs.h	198;"	d
SH7750_EVT_TO_NUM	./sh7750_regs.h	186;"	d
SH7750_EVT_TRAPA	./sh7750_regs.h	213;"	d
SH7750_EVT_TUNI0	./sh7750_regs.h	234;"	d
SH7750_EVT_TUNI1	./sh7750_regs.h	235;"	d
SH7750_EVT_TUNI2	./sh7750_regs.h	236;"	d
SH7750_EVT_USER_BREAK	./sh7750_regs.h	194;"	d
SH7750_EVT_WDT_ITI	./sh7750_regs.h	251;"	d
SH7750_EXPEVT	./sh7750_regs.h	170;"	d
SH7750_EXPEVT_A7	./sh7750_regs.h	171;"	d
SH7750_EXPEVT_EX	./sh7750_regs.h	173;"	d
SH7750_EXPEVT_EX_S	./sh7750_regs.h	174;"	d
SH7750_EXPEVT_REGOFS	./sh7750_regs.h	169;"	d
SH7750_FRQCR	./sh7750_regs.h	331;"	d
SH7750_FRQCR_A7	./sh7750_regs.h	332;"	d
SH7750_FRQCR_BFC	./sh7750_regs.h	348;"	d
SH7750_FRQCR_BFCDIV1	./sh7750_regs.h	349;"	d
SH7750_FRQCR_BFCDIV2	./sh7750_regs.h	350;"	d
SH7750_FRQCR_BFCDIV3	./sh7750_regs.h	351;"	d
SH7750_FRQCR_BFCDIV4	./sh7750_regs.h	352;"	d
SH7750_FRQCR_BFCDIV6	./sh7750_regs.h	353;"	d
SH7750_FRQCR_BFCDIV8	./sh7750_regs.h	354;"	d
SH7750_FRQCR_CKOEN	./sh7750_regs.h	334;"	d
SH7750_FRQCR_IFC	./sh7750_regs.h	340;"	d
SH7750_FRQCR_IFCDIV1	./sh7750_regs.h	341;"	d
SH7750_FRQCR_IFCDIV2	./sh7750_regs.h	342;"	d
SH7750_FRQCR_IFCDIV3	./sh7750_regs.h	343;"	d
SH7750_FRQCR_IFCDIV4	./sh7750_regs.h	344;"	d
SH7750_FRQCR_IFCDIV6	./sh7750_regs.h	345;"	d
SH7750_FRQCR_IFCDIV8	./sh7750_regs.h	346;"	d
SH7750_FRQCR_PFC	./sh7750_regs.h	356;"	d
SH7750_FRQCR_PFCDIV2	./sh7750_regs.h	358;"	d
SH7750_FRQCR_PFCDIV3	./sh7750_regs.h	359;"	d
SH7750_FRQCR_PFCDIV4	./sh7750_regs.h	360;"	d
SH7750_FRQCR_PFCDIV6	./sh7750_regs.h	361;"	d
SH7750_FRQCR_PFCDIV8	./sh7750_regs.h	362;"	d
SH7750_FRQCR_PLL1EN	./sh7750_regs.h	337;"	d
SH7750_FRQCR_PLL2EN	./sh7750_regs.h	338;"	d
SH7750_FRQCR_REGOFS	./sh7750_regs.h	330;"	d
SH7750_GPIOIC	./sh7750_regs.h	1221;"	d
SH7750_GPIOIC_A7	./sh7750_regs.h	1222;"	d
SH7750_GPIOIC_PTIREN	./sh7750_regs.h	1224;"	d
SH7750_GPIOIC_REGOFS	./sh7750_regs.h	1220;"	d
SH7750_ICR	./sh7750_regs.h	1231;"	d
SH7750_ICR_A7	./sh7750_regs.h	1232;"	d
SH7750_ICR_IRLM	./sh7750_regs.h	1249;"	d
SH7750_ICR_IRLM_ENC	./sh7750_regs.h	1250;"	d
SH7750_ICR_IRLM_RAW	./sh7750_regs.h	1252;"	d
SH7750_ICR_MAI	./sh7750_regs.h	1235;"	d
SH7750_ICR_NMIB	./sh7750_regs.h	1237;"	d
SH7750_ICR_NMIB_BLK	./sh7750_regs.h	1238;"	d
SH7750_ICR_NMIB_NBLK	./sh7750_regs.h	1240;"	d
SH7750_ICR_NMIE	./sh7750_regs.h	1243;"	d
SH7750_ICR_NMIE_FALL	./sh7750_regs.h	1244;"	d
SH7750_ICR_NMIE_RISE	./sh7750_regs.h	1246;"	d
SH7750_ICR_NMIL	./sh7750_regs.h	1234;"	d
SH7750_ICR_REGOFS	./sh7750_regs.h	1230;"	d
SH7750_INTEVT	./sh7750_regs.h	178;"	d
SH7750_INTEVT_A7	./sh7750_regs.h	179;"	d
SH7750_INTEVT_EX	./sh7750_regs.h	180;"	d
SH7750_INTEVT_EX_S	./sh7750_regs.h	181;"	d
SH7750_INTEVT_REGOFS	./sh7750_regs.h	177;"	d
SH7750_MCR	./sh7750_regs.h	771;"	d
SH7750_MCR_A7	./sh7750_regs.h	772;"	d
SH7750_MCR_AMX	./sh7750_regs.h	852;"	d
SH7750_MCR_AMX_DRAM_10BIT_COL	./sh7750_regs.h	856;"	d
SH7750_MCR_AMX_DRAM_11BIT_COL	./sh7750_regs.h	857;"	d
SH7750_MCR_AMX_DRAM_12BIT_COL	./sh7750_regs.h	858;"	d
SH7750_MCR_AMX_DRAM_8BIT_COL	./sh7750_regs.h	854;"	d
SH7750_MCR_AMX_DRAM_9BIT_COL	./sh7750_regs.h	855;"	d
SH7750_MCR_AMX_S	./sh7750_regs.h	853;"	d
SH7750_MCR_BE	./sh7750_regs.h	846;"	d
SH7750_MCR_MRSET	./sh7750_regs.h	775;"	d
SH7750_MCR_PALL	./sh7750_regs.h	776;"	d
SH7750_MCR_RASD	./sh7750_regs.h	774;"	d
SH7750_MCR_RCD	./sh7750_regs.h	806;"	d
SH7750_MCR_RCD_DRAM_2	./sh7750_regs.h	809;"	d
SH7750_MCR_RCD_DRAM_3	./sh7750_regs.h	810;"	d
SH7750_MCR_RCD_DRAM_4	./sh7750_regs.h	811;"	d
SH7750_MCR_RCD_DRAM_5	./sh7750_regs.h	812;"	d
SH7750_MCR_RCD_SDRAM_2	./sh7750_regs.h	813;"	d
SH7750_MCR_RCD_SDRAM_3	./sh7750_regs.h	814;"	d
SH7750_MCR_RCD_SDRAM_4	./sh7750_regs.h	815;"	d
SH7750_MCR_REGOFS	./sh7750_regs.h	770;"	d
SH7750_MCR_RFSH	./sh7750_regs.h	861;"	d
SH7750_MCR_RMODE	./sh7750_regs.h	862;"	d
SH7750_MCR_RMODE_EDO	./sh7750_regs.h	865;"	d
SH7750_MCR_RMODE_NORMAL	./sh7750_regs.h	863;"	d
SH7750_MCR_RMODE_SELF	./sh7750_regs.h	864;"	d
SH7750_MCR_SZ	./sh7750_regs.h	847;"	d
SH7750_MCR_SZ_16	./sh7750_regs.h	849;"	d
SH7750_MCR_SZ_32	./sh7750_regs.h	850;"	d
SH7750_MCR_SZ_64	./sh7750_regs.h	848;"	d
SH7750_MCR_TCAS	./sh7750_regs.h	788;"	d
SH7750_MCR_TCAS_1	./sh7750_regs.h	789;"	d
SH7750_MCR_TCAS_2	./sh7750_regs.h	790;"	d
SH7750_MCR_TPC	./sh7750_regs.h	792;"	d
SH7750_MCR_TPC_S	./sh7750_regs.h	796;"	d
SH7750_MCR_TPC_SDRAM_1	./sh7750_regs.h	797;"	d
SH7750_MCR_TPC_SDRAM_2	./sh7750_regs.h	798;"	d
SH7750_MCR_TPC_SDRAM_3	./sh7750_regs.h	799;"	d
SH7750_MCR_TPC_SDRAM_4	./sh7750_regs.h	800;"	d
SH7750_MCR_TPC_SDRAM_5	./sh7750_regs.h	801;"	d
SH7750_MCR_TPC_SDRAM_6	./sh7750_regs.h	802;"	d
SH7750_MCR_TPC_SDRAM_7	./sh7750_regs.h	803;"	d
SH7750_MCR_TPC_SDRAM_8	./sh7750_regs.h	804;"	d
SH7750_MCR_TRAS	./sh7750_regs.h	824;"	d
SH7750_MCR_TRAS_DRAM_2	./sh7750_regs.h	828;"	d
SH7750_MCR_TRAS_DRAM_3	./sh7750_regs.h	829;"	d
SH7750_MCR_TRAS_DRAM_4	./sh7750_regs.h	830;"	d
SH7750_MCR_TRAS_DRAM_5	./sh7750_regs.h	831;"	d
SH7750_MCR_TRAS_DRAM_6	./sh7750_regs.h	832;"	d
SH7750_MCR_TRAS_DRAM_7	./sh7750_regs.h	833;"	d
SH7750_MCR_TRAS_DRAM_8	./sh7750_regs.h	834;"	d
SH7750_MCR_TRAS_DRAM_9	./sh7750_regs.h	835;"	d
SH7750_MCR_TRAS_SDRAM_TRC_10	./sh7750_regs.h	843;"	d
SH7750_MCR_TRAS_SDRAM_TRC_11	./sh7750_regs.h	844;"	d
SH7750_MCR_TRAS_SDRAM_TRC_4	./sh7750_regs.h	837;"	d
SH7750_MCR_TRAS_SDRAM_TRC_5	./sh7750_regs.h	838;"	d
SH7750_MCR_TRAS_SDRAM_TRC_6	./sh7750_regs.h	839;"	d
SH7750_MCR_TRAS_SDRAM_TRC_7	./sh7750_regs.h	840;"	d
SH7750_MCR_TRAS_SDRAM_TRC_8	./sh7750_regs.h	841;"	d
SH7750_MCR_TRAS_SDRAM_TRC_9	./sh7750_regs.h	842;"	d
SH7750_MCR_TRC	./sh7750_regs.h	777;"	d
SH7750_MCR_TRC_0	./sh7750_regs.h	779;"	d
SH7750_MCR_TRC_12	./sh7750_regs.h	783;"	d
SH7750_MCR_TRC_15	./sh7750_regs.h	784;"	d
SH7750_MCR_TRC_18	./sh7750_regs.h	785;"	d
SH7750_MCR_TRC_21	./sh7750_regs.h	786;"	d
SH7750_MCR_TRC_3	./sh7750_regs.h	780;"	d
SH7750_MCR_TRC_6	./sh7750_regs.h	781;"	d
SH7750_MCR_TRC_9	./sh7750_regs.h	782;"	d
SH7750_MCR_TRWL	./sh7750_regs.h	817;"	d
SH7750_MCR_TRWL_1	./sh7750_regs.h	818;"	d
SH7750_MCR_TRWL_2	./sh7750_regs.h	819;"	d
SH7750_MCR_TRWL_3	./sh7750_regs.h	820;"	d
SH7750_MCR_TRWL_4	./sh7750_regs.h	821;"	d
SH7750_MCR_TRWL_5	./sh7750_regs.h	822;"	d
SH7750_MMUCR	./sh7750_regs.h	105;"	d
SH7750_MMUCR_A7	./sh7750_regs.h	106;"	d
SH7750_MMUCR_AT	./sh7750_regs.h	107;"	d
SH7750_MMUCR_LRUI	./sh7750_regs.h	115;"	d
SH7750_MMUCR_LRUI_S	./sh7750_regs.h	116;"	d
SH7750_MMUCR_REGOFS	./sh7750_regs.h	104;"	d
SH7750_MMUCR_SQMD	./sh7750_regs.h	110;"	d
SH7750_MMUCR_SV	./sh7750_regs.h	109;"	d
SH7750_MMUCR_TI	./sh7750_regs.h	108;"	d
SH7750_MMUCR_URB	./sh7750_regs.h	113;"	d
SH7750_MMUCR_URB_S	./sh7750_regs.h	114;"	d
SH7750_MMUCR_URC	./sh7750_regs.h	111;"	d
SH7750_MMUCR_URC_S	./sh7750_regs.h	112;"	d
SH7750_P4_BASE	./sh7750_regs.h	26;"	d
SH7750_P4_REG32	./sh7750_regs.h	30;"	d
SH7750_PCR	./sh7750_regs.h	878;"	d
SH7750_PCR_A5PCW	./sh7750_regs.h	881;"	d
SH7750_PCR_A5PCW_0	./sh7750_regs.h	885;"	d
SH7750_PCR_A5PCW_15	./sh7750_regs.h	886;"	d
SH7750_PCR_A5PCW_30	./sh7750_regs.h	887;"	d
SH7750_PCR_A5PCW_50	./sh7750_regs.h	888;"	d
SH7750_PCR_A5TED	./sh7750_regs.h	899;"	d
SH7750_PCR_A5TED_S	./sh7750_regs.h	903;"	d
SH7750_PCR_A5TEH	./sh7750_regs.h	916;"	d
SH7750_PCR_A5TEH_S	./sh7750_regs.h	920;"	d
SH7750_PCR_A6PCW	./sh7750_regs.h	890;"	d
SH7750_PCR_A6PCW_0	./sh7750_regs.h	894;"	d
SH7750_PCR_A6PCW_15	./sh7750_regs.h	895;"	d
SH7750_PCR_A6PCW_30	./sh7750_regs.h	896;"	d
SH7750_PCR_A6PCW_50	./sh7750_regs.h	897;"	d
SH7750_PCR_A6TED	./sh7750_regs.h	904;"	d
SH7750_PCR_A6TED_S	./sh7750_regs.h	905;"	d
SH7750_PCR_A6TEH	./sh7750_regs.h	922;"	d
SH7750_PCR_A6TEH_S	./sh7750_regs.h	923;"	d
SH7750_PCR_A7	./sh7750_regs.h	879;"	d
SH7750_PCR_REGOFS	./sh7750_regs.h	877;"	d
SH7750_PCR_TED_0WS	./sh7750_regs.h	907;"	d
SH7750_PCR_TED_12WS	./sh7750_regs.h	913;"	d
SH7750_PCR_TED_15WS	./sh7750_regs.h	914;"	d
SH7750_PCR_TED_1WS	./sh7750_regs.h	908;"	d
SH7750_PCR_TED_2WS	./sh7750_regs.h	909;"	d
SH7750_PCR_TED_3WS	./sh7750_regs.h	910;"	d
SH7750_PCR_TED_6WS	./sh7750_regs.h	911;"	d
SH7750_PCR_TED_9WS	./sh7750_regs.h	912;"	d
SH7750_PCR_TEH_0WS	./sh7750_regs.h	925;"	d
SH7750_PCR_TEH_12WS	./sh7750_regs.h	931;"	d
SH7750_PCR_TEH_15WS	./sh7750_regs.h	932;"	d
SH7750_PCR_TEH_1WS	./sh7750_regs.h	926;"	d
SH7750_PCR_TEH_2WS	./sh7750_regs.h	927;"	d
SH7750_PCR_TEH_3WS	./sh7750_regs.h	928;"	d
SH7750_PCR_TEH_6WS	./sh7750_regs.h	929;"	d
SH7750_PCR_TEH_9WS	./sh7750_regs.h	930;"	d
SH7750_PCTRA	./sh7750_regs.h	1187;"	d
SH7750_PCTRA_A7	./sh7750_regs.h	1188;"	d
SH7750_PCTRA_PBINP	./sh7750_regs.h	1192;"	d
SH7750_PCTRA_PBNPUP	./sh7750_regs.h	1191;"	d
SH7750_PCTRA_PBOUT	./sh7750_regs.h	1193;"	d
SH7750_PCTRA_PBPUP	./sh7750_regs.h	1190;"	d
SH7750_PCTRA_REGOFS	./sh7750_regs.h	1186;"	d
SH7750_PCTRB	./sh7750_regs.h	1204;"	d
SH7750_PCTRB_A7	./sh7750_regs.h	1205;"	d
SH7750_PCTRB_PBINP	./sh7750_regs.h	1209;"	d
SH7750_PCTRB_PBNPUP	./sh7750_regs.h	1208;"	d
SH7750_PCTRB_PBOUT	./sh7750_regs.h	1210;"	d
SH7750_PCTRB_PBPUP	./sh7750_regs.h	1207;"	d
SH7750_PCTRB_REGOFS	./sh7750_regs.h	1203;"	d
SH7750_PDTRA	./sh7750_regs.h	1197;"	d
SH7750_PDTRA_A7	./sh7750_regs.h	1198;"	d
SH7750_PDTRA_BIT	./sh7750_regs.h	1200;"	d
SH7750_PDTRA_REGOFS	./sh7750_regs.h	1196;"	d
SH7750_PDTRB	./sh7750_regs.h	1214;"	d
SH7750_PDTRB_A7	./sh7750_regs.h	1215;"	d
SH7750_PDTRB_BIT	./sh7750_regs.h	1217;"	d
SH7750_PDTRB_REGOFS	./sh7750_regs.h	1213;"	d
SH7750_PTEA	./sh7750_regs.h	77;"	d
SH7750_PTEA_A7	./sh7750_regs.h	78;"	d
SH7750_PTEA_REGOFS	./sh7750_regs.h	76;"	d
SH7750_PTEA_SA	./sh7750_regs.h	82;"	d
SH7750_PTEA_SA_AMEM16	./sh7750_regs.h	90;"	d
SH7750_PTEA_SA_AMEM8	./sh7750_regs.h	89;"	d
SH7750_PTEA_SA_CMEM16	./sh7750_regs.h	88;"	d
SH7750_PTEA_SA_CMEM8	./sh7750_regs.h	87;"	d
SH7750_PTEA_SA_IO16	./sh7750_regs.h	86;"	d
SH7750_PTEA_SA_IO8	./sh7750_regs.h	85;"	d
SH7750_PTEA_SA_IOVAR	./sh7750_regs.h	84;"	d
SH7750_PTEA_SA_UNDEF	./sh7750_regs.h	83;"	d
SH7750_PTEA_TC	./sh7750_regs.h	79;"	d
SH7750_PTEH	./sh7750_regs.h	39;"	d
SH7750_PTEH_A7	./sh7750_regs.h	40;"	d
SH7750_PTEH_ASID	./sh7750_regs.h	43;"	d
SH7750_PTEH_ASID_S	./sh7750_regs.h	44;"	d
SH7750_PTEH_REGOFS	./sh7750_regs.h	38;"	d
SH7750_PTEH_VPN	./sh7750_regs.h	41;"	d
SH7750_PTEH_VPN_S	./sh7750_regs.h	42;"	d
SH7750_PTEL	./sh7750_regs.h	48;"	d
SH7750_PTEL_A7	./sh7750_regs.h	49;"	d
SH7750_PTEL_C	./sh7750_regs.h	64;"	d
SH7750_PTEL_D	./sh7750_regs.h	66;"	d
SH7750_PTEL_PPN	./sh7750_regs.h	50;"	d
SH7750_PTEL_PPN_S	./sh7750_regs.h	51;"	d
SH7750_PTEL_PR	./sh7750_regs.h	59;"	d
SH7750_PTEL_PR_ROPO	./sh7750_regs.h	60;"	d
SH7750_PTEL_PR_ROPU	./sh7750_regs.h	62;"	d
SH7750_PTEL_PR_RWPO	./sh7750_regs.h	61;"	d
SH7750_PTEL_PR_RWPU	./sh7750_regs.h	63;"	d
SH7750_PTEL_REGOFS	./sh7750_regs.h	47;"	d
SH7750_PTEL_SH	./sh7750_regs.h	68;"	d
SH7750_PTEL_SZ0	./sh7750_regs.h	54;"	d
SH7750_PTEL_SZ1	./sh7750_regs.h	53;"	d
SH7750_PTEL_SZ_1KB	./sh7750_regs.h	55;"	d
SH7750_PTEL_SZ_1MB	./sh7750_regs.h	58;"	d
SH7750_PTEL_SZ_4KB	./sh7750_regs.h	56;"	d
SH7750_PTEL_SZ_64KB	./sh7750_regs.h	57;"	d
SH7750_PTEL_V	./sh7750_regs.h	52;"	d
SH7750_PTEL_WT	./sh7750_regs.h	70;"	d
SH7750_QACR0	./sh7750_regs.h	147;"	d
SH7750_QACR0_A7	./sh7750_regs.h	148;"	d
SH7750_QACR0_REGOFS	./sh7750_regs.h	146;"	d
SH7750_QACR1	./sh7750_regs.h	152;"	d
SH7750_QACR1_A7	./sh7750_regs.h	153;"	d
SH7750_QACR1_REGOFS	./sh7750_regs.h	151;"	d
SH7750_R64CNT	./sh7750_regs.h	407;"	d
SH7750_R64CNT_A7	./sh7750_regs.h	408;"	d
SH7750_R64CNT_REGOFS	./sh7750_regs.h	406;"	d
SH7750_RCR1	./sh7750_regs.h	499;"	d
SH7750_RCR1_A7	./sh7750_regs.h	500;"	d
SH7750_RCR1_AF	./sh7750_regs.h	504;"	d
SH7750_RCR1_AIE	./sh7750_regs.h	503;"	d
SH7750_RCR1_CF	./sh7750_regs.h	501;"	d
SH7750_RCR1_CIE	./sh7750_regs.h	502;"	d
SH7750_RCR1_REGOFS	./sh7750_regs.h	498;"	d
SH7750_RCR2	./sh7750_regs.h	508;"	d
SH7750_RCR2_A7	./sh7750_regs.h	509;"	d
SH7750_RCR2_ADJ	./sh7750_regs.h	521;"	d
SH7750_RCR2_PEF	./sh7750_regs.h	510;"	d
SH7750_RCR2_PES	./sh7750_regs.h	511;"	d
SH7750_RCR2_PES_DIS	./sh7750_regs.h	512;"	d
SH7750_RCR2_PES_DIV16	./sh7750_regs.h	515;"	d
SH7750_RCR2_PES_DIV2	./sh7750_regs.h	517;"	d
SH7750_RCR2_PES_DIV256	./sh7750_regs.h	513;"	d
SH7750_RCR2_PES_DIV4	./sh7750_regs.h	516;"	d
SH7750_RCR2_PES_DIV64	./sh7750_regs.h	514;"	d
SH7750_RCR2_PES_x1	./sh7750_regs.h	518;"	d
SH7750_RCR2_PES_x2	./sh7750_regs.h	519;"	d
SH7750_RCR2_REGOFS	./sh7750_regs.h	507;"	d
SH7750_RCR2_RESET	./sh7750_regs.h	522;"	d
SH7750_RCR2_RTCEN	./sh7750_regs.h	520;"	d
SH7750_RCR2_START	./sh7750_regs.h	523;"	d
SH7750_RDAYAR	./sh7750_regs.h	487;"	d
SH7750_RDAYAR_A7	./sh7750_regs.h	488;"	d
SH7750_RDAYAR_ENB	./sh7750_regs.h	489;"	d
SH7750_RDAYAR_REGOFS	./sh7750_regs.h	486;"	d
SH7750_RDAYCNT	./sh7750_regs.h	440;"	d
SH7750_RDAYCNT_A7	./sh7750_regs.h	441;"	d
SH7750_RDAYCNT_REGOFS	./sh7750_regs.h	439;"	d
SH7750_RFCR	./sh7750_regs.h	977;"	d
SH7750_RFCR_A7	./sh7750_regs.h	978;"	d
SH7750_RFCR_KEY	./sh7750_regs.h	980;"	d
SH7750_RFCR_REGOFS	./sh7750_regs.h	976;"	d
SH7750_RHRAR	./sh7750_regs.h	467;"	d
SH7750_RHRAR_A7	./sh7750_regs.h	468;"	d
SH7750_RHRAR_ENB	./sh7750_regs.h	469;"	d
SH7750_RHRAR_REGOFS	./sh7750_regs.h	466;"	d
SH7750_RHRCNT	./sh7750_regs.h	422;"	d
SH7750_RHRCNT_A7	./sh7750_regs.h	423;"	d
SH7750_RHRCNT_REGOFS	./sh7750_regs.h	421;"	d
SH7750_RMINAR	./sh7750_regs.h	461;"	d
SH7750_RMINAR_A7	./sh7750_regs.h	462;"	d
SH7750_RMINAR_ENB	./sh7750_regs.h	463;"	d
SH7750_RMINAR_REGOFS	./sh7750_regs.h	460;"	d
SH7750_RMINCNT	./sh7750_regs.h	417;"	d
SH7750_RMINCNT_A7	./sh7750_regs.h	418;"	d
SH7750_RMINCNT_REGOFS	./sh7750_regs.h	416;"	d
SH7750_RMONAR	./sh7750_regs.h	493;"	d
SH7750_RMONAR_A7	./sh7750_regs.h	494;"	d
SH7750_RMONAR_ENB	./sh7750_regs.h	495;"	d
SH7750_RMONAR_REGOFS	./sh7750_regs.h	492;"	d
SH7750_RMONCNT	./sh7750_regs.h	445;"	d
SH7750_RMONCNT_A7	./sh7750_regs.h	446;"	d
SH7750_RMONCNT_REGOFS	./sh7750_regs.h	444;"	d
SH7750_RSECAR	./sh7750_regs.h	455;"	d
SH7750_RSECAR_A7	./sh7750_regs.h	456;"	d
SH7750_RSECAR_ENB	./sh7750_regs.h	457;"	d
SH7750_RSECAR_REGOFS	./sh7750_regs.h	454;"	d
SH7750_RSECCNT	./sh7750_regs.h	412;"	d
SH7750_RSECCNT_A7	./sh7750_regs.h	413;"	d
SH7750_RSECCNT_REGOFS	./sh7750_regs.h	411;"	d
SH7750_RTCNT	./sh7750_regs.h	963;"	d
SH7750_RTCNT_A7	./sh7750_regs.h	964;"	d
SH7750_RTCNT_KEY	./sh7750_regs.h	966;"	d
SH7750_RTCNT_REGOFS	./sh7750_regs.h	962;"	d
SH7750_RTCOR	./sh7750_regs.h	970;"	d
SH7750_RTCOR_A7	./sh7750_regs.h	971;"	d
SH7750_RTCOR_KEY	./sh7750_regs.h	973;"	d
SH7750_RTCOR_REGOFS	./sh7750_regs.h	969;"	d
SH7750_RTCSR	./sh7750_regs.h	936;"	d
SH7750_RTCSR_A7	./sh7750_regs.h	937;"	d
SH7750_RTCSR_CKS	./sh7750_regs.h	944;"	d
SH7750_RTCSR_CKS_CKIO_DIV1024	./sh7750_regs.h	950;"	d
SH7750_RTCSR_CKS_CKIO_DIV16	./sh7750_regs.h	947;"	d
SH7750_RTCSR_CKS_CKIO_DIV2048	./sh7750_regs.h	951;"	d
SH7750_RTCSR_CKS_CKIO_DIV256	./sh7750_regs.h	949;"	d
SH7750_RTCSR_CKS_CKIO_DIV4	./sh7750_regs.h	946;"	d
SH7750_RTCSR_CKS_CKIO_DIV4096	./sh7750_regs.h	952;"	d
SH7750_RTCSR_CKS_CKIO_DIV64	./sh7750_regs.h	948;"	d
SH7750_RTCSR_CKS_DIS	./sh7750_regs.h	945;"	d
SH7750_RTCSR_CMF	./sh7750_regs.h	940;"	d
SH7750_RTCSR_CMIE	./sh7750_regs.h	943;"	d
SH7750_RTCSR_KEY	./sh7750_regs.h	939;"	d
SH7750_RTCSR_LMTS	./sh7750_regs.h	957;"	d
SH7750_RTCSR_LMTS_1024	./sh7750_regs.h	958;"	d
SH7750_RTCSR_LMTS_512	./sh7750_regs.h	959;"	d
SH7750_RTCSR_OVF	./sh7750_regs.h	954;"	d
SH7750_RTCSR_OVIE	./sh7750_regs.h	955;"	d
SH7750_RTCSR_REGOFS	./sh7750_regs.h	935;"	d
SH7750_RWKAR	./sh7750_regs.h	473;"	d
SH7750_RWKAR_A7	./sh7750_regs.h	474;"	d
SH7750_RWKAR_ENB	./sh7750_regs.h	475;"	d
SH7750_RWKAR_FRI	./sh7750_regs.h	482;"	d
SH7750_RWKAR_MON	./sh7750_regs.h	478;"	d
SH7750_RWKAR_REGOFS	./sh7750_regs.h	472;"	d
SH7750_RWKAR_SAT	./sh7750_regs.h	483;"	d
SH7750_RWKAR_SUN	./sh7750_regs.h	477;"	d
SH7750_RWKAR_THU	./sh7750_regs.h	481;"	d
SH7750_RWKAR_TUE	./sh7750_regs.h	479;"	d
SH7750_RWKAR_WED	./sh7750_regs.h	480;"	d
SH7750_RWKCNT	./sh7750_regs.h	427;"	d
SH7750_RWKCNT_A7	./sh7750_regs.h	428;"	d
SH7750_RWKCNT_FRI	./sh7750_regs.h	435;"	d
SH7750_RWKCNT_MON	./sh7750_regs.h	431;"	d
SH7750_RWKCNT_REGOFS	./sh7750_regs.h	426;"	d
SH7750_RWKCNT_SAT	./sh7750_regs.h	436;"	d
SH7750_RWKCNT_SUN	./sh7750_regs.h	430;"	d
SH7750_RWKCNT_THU	./sh7750_regs.h	434;"	d
SH7750_RWKCNT_TUE	./sh7750_regs.h	432;"	d
SH7750_RWKCNT_WED	./sh7750_regs.h	433;"	d
SH7750_RYRCNT	./sh7750_regs.h	450;"	d
SH7750_RYRCNT_A7	./sh7750_regs.h	451;"	d
SH7750_RYRCNT_REGOFS	./sh7750_regs.h	449;"	d
SH7750_SAR	./sh7750_regs.h	999;"	d
SH7750_SAR0	./sh7750_regs.h	1001;"	d
SH7750_SAR0_A7	./sh7750_regs.h	1005;"	d
SH7750_SAR1	./sh7750_regs.h	1002;"	d
SH7750_SAR1_A7	./sh7750_regs.h	1006;"	d
SH7750_SAR2	./sh7750_regs.h	1003;"	d
SH7750_SAR2_A7	./sh7750_regs.h	1007;"	d
SH7750_SAR3	./sh7750_regs.h	1004;"	d
SH7750_SAR3_A7	./sh7750_regs.h	1008;"	d
SH7750_SAR_A7	./sh7750_regs.h	1000;"	d
SH7750_SAR_REGOFS	./sh7750_regs.h	998;"	d
SH7750_SDMR2	./sh7750_regs.h	985;"	d
SH7750_SDMR2_A7	./sh7750_regs.h	986;"	d
SH7750_SDMR2_REGNB	./sh7750_regs.h	984;"	d
SH7750_SDMR2_REGOFS	./sh7750_regs.h	983;"	d
SH7750_SDMR3	./sh7750_regs.h	990;"	d
SH7750_SDMR3_A7	./sh7750_regs.h	991;"	d
SH7750_SDMR3_REGNB	./sh7750_regs.h	989;"	d
SH7750_SDMR3_REGOFS	./sh7750_regs.h	988;"	d
SH7750_SDRAM_MODE_A2_32BIT	./sh7750_regs.h	870;"	d
SH7750_SDRAM_MODE_A2_64BIT	./sh7750_regs.h	872;"	d
SH7750_SDRAM_MODE_A2_BASE	./sh7750_regs.h	868;"	d
SH7750_SDRAM_MODE_A3_32BIT	./sh7750_regs.h	871;"	d
SH7750_SDRAM_MODE_A3_64BIT	./sh7750_regs.h	873;"	d
SH7750_SDRAM_MODE_A3_BASE	./sh7750_regs.h	869;"	d
SH7750_STBCR	./sh7750_regs.h	285;"	d
SH7750_STBCR2	./sh7750_regs.h	312;"	d
SH7750_STBCR2_A7	./sh7750_regs.h	313;"	d
SH7750_STBCR2_DSLP	./sh7750_regs.h	315;"	d
SH7750_STBCR2_MSTP5	./sh7750_regs.h	323;"	d
SH7750_STBCR2_MSTP6	./sh7750_regs.h	320;"	d
SH7750_STBCR2_REGOFS	./sh7750_regs.h	311;"	d
SH7750_STBCR2_SQ_STP	./sh7750_regs.h	322;"	d
SH7750_STBCR2_UBC_STP	./sh7750_regs.h	325;"	d
SH7750_STBCR_A7	./sh7750_regs.h	286;"	d
SH7750_STBCR_DMAC_STP	./sh7750_regs.h	298;"	d
SH7750_STBCR_MSPT0	./sh7750_regs.h	305;"	d
SH7750_STBCR_MSTP1	./sh7750_regs.h	303;"	d
SH7750_STBCR_MSTP2	./sh7750_regs.h	301;"	d
SH7750_STBCR_MSTP3	./sh7750_regs.h	299;"	d
SH7750_STBCR_MSTP4	./sh7750_regs.h	297;"	d
SH7750_STBCR_PHZ	./sh7750_regs.h	291;"	d
SH7750_STBCR_PPU	./sh7750_regs.h	296;"	d
SH7750_STBCR_REGOFS	./sh7750_regs.h	284;"	d
SH7750_STBCR_RTC_STP	./sh7750_regs.h	304;"	d
SH7750_STBCR_SCIF_STP	./sh7750_regs.h	300;"	d
SH7750_STBCR_SCI_STP	./sh7750_regs.h	306;"	d
SH7750_STBCR_STBY	./sh7750_regs.h	288;"	d
SH7750_STBCR_STBY	./sh7750_regs.h	308;"	d
SH7750_STBCR_TMU_STP	./sh7750_regs.h	302;"	d
SH7750_TEA	./sh7750_regs.h	100;"	d
SH7750_TEA_A7	./sh7750_regs.h	101;"	d
SH7750_TEA_REGOFS	./sh7750_regs.h	99;"	d
SH7750_TRA	./sh7750_regs.h	162;"	d
SH7750_TRA_A7	./sh7750_regs.h	163;"	d
SH7750_TRA_IMM	./sh7750_regs.h	165;"	d
SH7750_TRA_IMM_S	./sh7750_regs.h	166;"	d
SH7750_TRA_REGOFS	./sh7750_regs.h	161;"	d
SH7750_TTB	./sh7750_regs.h	95;"	d
SH7750_TTB_A7	./sh7750_regs.h	96;"	d
SH7750_TTB_REGOFS	./sh7750_regs.h	94;"	d
SH7750_WCR1	./sh7750_regs.h	657;"	d
SH7750_WCR1_A0IW	./sh7750_regs.h	674;"	d
SH7750_WCR1_A0IW_S	./sh7750_regs.h	675;"	d
SH7750_WCR1_A1IW	./sh7750_regs.h	672;"	d
SH7750_WCR1_A1IW_S	./sh7750_regs.h	673;"	d
SH7750_WCR1_A2IW	./sh7750_regs.h	670;"	d
SH7750_WCR1_A2IW_S	./sh7750_regs.h	671;"	d
SH7750_WCR1_A3IW	./sh7750_regs.h	668;"	d
SH7750_WCR1_A3IW_S	./sh7750_regs.h	669;"	d
SH7750_WCR1_A4IW	./sh7750_regs.h	666;"	d
SH7750_WCR1_A4IW_S	./sh7750_regs.h	667;"	d
SH7750_WCR1_A5IW	./sh7750_regs.h	664;"	d
SH7750_WCR1_A5IW_S	./sh7750_regs.h	665;"	d
SH7750_WCR1_A6IW	./sh7750_regs.h	662;"	d
SH7750_WCR1_A6IW_S	./sh7750_regs.h	663;"	d
SH7750_WCR1_A7	./sh7750_regs.h	658;"	d
SH7750_WCR1_DMAIW	./sh7750_regs.h	659;"	d
SH7750_WCR1_DMAIW_S	./sh7750_regs.h	661;"	d
SH7750_WCR1_REGOFS	./sh7750_regs.h	656;"	d
SH7750_WCR2	./sh7750_regs.h	679;"	d
SH7750_WCR2_A0B	./sh7750_regs.h	700;"	d
SH7750_WCR2_A0B_S	./sh7750_regs.h	701;"	d
SH7750_WCR2_A0W	./sh7750_regs.h	698;"	d
SH7750_WCR2_A0W_S	./sh7750_regs.h	699;"	d
SH7750_WCR2_A1W	./sh7750_regs.h	696;"	d
SH7750_WCR2_A1W_S	./sh7750_regs.h	697;"	d
SH7750_WCR2_A2W	./sh7750_regs.h	694;"	d
SH7750_WCR2_A2W_S	./sh7750_regs.h	695;"	d
SH7750_WCR2_A3W	./sh7750_regs.h	692;"	d
SH7750_WCR2_A3W_S	./sh7750_regs.h	693;"	d
SH7750_WCR2_A4W	./sh7750_regs.h	690;"	d
SH7750_WCR2_A4W_S	./sh7750_regs.h	691;"	d
SH7750_WCR2_A5B	./sh7750_regs.h	688;"	d
SH7750_WCR2_A5B_S	./sh7750_regs.h	689;"	d
SH7750_WCR2_A5W	./sh7750_regs.h	686;"	d
SH7750_WCR2_A5W_S	./sh7750_regs.h	687;"	d
SH7750_WCR2_A6B	./sh7750_regs.h	684;"	d
SH7750_WCR2_A6B_S	./sh7750_regs.h	685;"	d
SH7750_WCR2_A6W	./sh7750_regs.h	682;"	d
SH7750_WCR2_A6W_S	./sh7750_regs.h	683;"	d
SH7750_WCR2_A7	./sh7750_regs.h	680;"	d
SH7750_WCR2_BPWS0	./sh7750_regs.h	712;"	d
SH7750_WCR2_BPWS1	./sh7750_regs.h	713;"	d
SH7750_WCR2_BPWS2	./sh7750_regs.h	714;"	d
SH7750_WCR2_BPWS3	./sh7750_regs.h	715;"	d
SH7750_WCR2_BPWS4	./sh7750_regs.h	716;"	d
SH7750_WCR2_BPWS5	./sh7750_regs.h	717;"	d
SH7750_WCR2_BPWS6	./sh7750_regs.h	718;"	d
SH7750_WCR2_BPWS7	./sh7750_regs.h	719;"	d
SH7750_WCR2_DRAM_CAS_ASW1	./sh7750_regs.h	722;"	d
SH7750_WCR2_DRAM_CAS_ASW10	./sh7750_regs.h	727;"	d
SH7750_WCR2_DRAM_CAS_ASW13	./sh7750_regs.h	728;"	d
SH7750_WCR2_DRAM_CAS_ASW16	./sh7750_regs.h	729;"	d
SH7750_WCR2_DRAM_CAS_ASW2	./sh7750_regs.h	723;"	d
SH7750_WCR2_DRAM_CAS_ASW3	./sh7750_regs.h	724;"	d
SH7750_WCR2_DRAM_CAS_ASW4	./sh7750_regs.h	725;"	d
SH7750_WCR2_DRAM_CAS_ASW7	./sh7750_regs.h	726;"	d
SH7750_WCR2_REGOFS	./sh7750_regs.h	678;"	d
SH7750_WCR2_SDRAM_CAS_LAT1	./sh7750_regs.h	732;"	d
SH7750_WCR2_SDRAM_CAS_LAT2	./sh7750_regs.h	733;"	d
SH7750_WCR2_SDRAM_CAS_LAT3	./sh7750_regs.h	734;"	d
SH7750_WCR2_SDRAM_CAS_LAT4	./sh7750_regs.h	735;"	d
SH7750_WCR2_SDRAM_CAS_LAT5	./sh7750_regs.h	736;"	d
SH7750_WCR2_WS0	./sh7750_regs.h	703;"	d
SH7750_WCR2_WS1	./sh7750_regs.h	704;"	d
SH7750_WCR2_WS12	./sh7750_regs.h	709;"	d
SH7750_WCR2_WS15	./sh7750_regs.h	710;"	d
SH7750_WCR2_WS2	./sh7750_regs.h	705;"	d
SH7750_WCR2_WS3	./sh7750_regs.h	706;"	d
SH7750_WCR2_WS6	./sh7750_regs.h	707;"	d
SH7750_WCR2_WS9	./sh7750_regs.h	708;"	d
SH7750_WCR3	./sh7750_regs.h	740;"	d
SH7750_WCR3_A0H	./sh7750_regs.h	762;"	d
SH7750_WCR3_A0H_S	./sh7750_regs.h	763;"	d
SH7750_WCR3_A0S	./sh7750_regs.h	761;"	d
SH7750_WCR3_A1H	./sh7750_regs.h	759;"	d
SH7750_WCR3_A1H_S	./sh7750_regs.h	760;"	d
SH7750_WCR3_A1S	./sh7750_regs.h	758;"	d
SH7750_WCR3_A2H	./sh7750_regs.h	756;"	d
SH7750_WCR3_A2H_S	./sh7750_regs.h	757;"	d
SH7750_WCR3_A2S	./sh7750_regs.h	755;"	d
SH7750_WCR3_A3H	./sh7750_regs.h	753;"	d
SH7750_WCR3_A3H_S	./sh7750_regs.h	754;"	d
SH7750_WCR3_A3S	./sh7750_regs.h	752;"	d
SH7750_WCR3_A4H	./sh7750_regs.h	750;"	d
SH7750_WCR3_A4H_S	./sh7750_regs.h	751;"	d
SH7750_WCR3_A4S	./sh7750_regs.h	749;"	d
SH7750_WCR3_A5H	./sh7750_regs.h	747;"	d
SH7750_WCR3_A5H_S	./sh7750_regs.h	748;"	d
SH7750_WCR3_A5S	./sh7750_regs.h	746;"	d
SH7750_WCR3_A6H	./sh7750_regs.h	744;"	d
SH7750_WCR3_A6H_S	./sh7750_regs.h	745;"	d
SH7750_WCR3_A6S	./sh7750_regs.h	743;"	d
SH7750_WCR3_A7	./sh7750_regs.h	741;"	d
SH7750_WCR3_DHWS_0	./sh7750_regs.h	765;"	d
SH7750_WCR3_DHWS_1	./sh7750_regs.h	766;"	d
SH7750_WCR3_DHWS_2	./sh7750_regs.h	767;"	d
SH7750_WCR3_DHWS_3	./sh7750_regs.h	768;"	d
SH7750_WCR3_REGOFS	./sh7750_regs.h	739;"	d
SH7750_WTCNT	./sh7750_regs.h	370;"	d
SH7750_WTCNT_A7	./sh7750_regs.h	371;"	d
SH7750_WTCNT_KEY	./sh7750_regs.h	372;"	d
SH7750_WTCNT_REGOFS	./sh7750_regs.h	369;"	d
SH7750_WTCSR	./sh7750_regs.h	378;"	d
SH7750_WTCSR_A7	./sh7750_regs.h	379;"	d
SH7750_WTCSR_CKS	./sh7750_regs.h	392;"	d
SH7750_WTCSR_CKS_DIV1024	./sh7750_regs.h	398;"	d
SH7750_WTCSR_CKS_DIV128	./sh7750_regs.h	395;"	d
SH7750_WTCSR_CKS_DIV2048	./sh7750_regs.h	399;"	d
SH7750_WTCSR_CKS_DIV256	./sh7750_regs.h	396;"	d
SH7750_WTCSR_CKS_DIV32	./sh7750_regs.h	393;"	d
SH7750_WTCSR_CKS_DIV4096	./sh7750_regs.h	400;"	d
SH7750_WTCSR_CKS_DIV512	./sh7750_regs.h	397;"	d
SH7750_WTCSR_CKS_DIV64	./sh7750_regs.h	394;"	d
SH7750_WTCSR_IOVF	./sh7750_regs.h	391;"	d
SH7750_WTCSR_KEY	./sh7750_regs.h	380;"	d
SH7750_WTCSR_MODE	./sh7750_regs.h	384;"	d
SH7750_WTCSR_MODE_IT	./sh7750_regs.h	386;"	d
SH7750_WTCSR_MODE_WT	./sh7750_regs.h	385;"	d
SH7750_WTCSR_REGOFS	./sh7750_regs.h	377;"	d
SH7750_WTCSR_RSTS	./sh7750_regs.h	387;"	d
SH7750_WTCSR_RST_MAN	./sh7750_regs.h	388;"	d
SH7750_WTCSR_RST_PWR	./sh7750_regs.h	389;"	d
SH7750_WTCSR_TME	./sh7750_regs.h	383;"	d
SH7750_WTCSR_WOVF	./sh7750_regs.h	390;"	d
SHIFT	./adlib.c	48;"	d	file:
SHIFT	./adlib.c	51;"	d	file:
SHIFT	./spitz.c	288;"	d	file:
SHIFT	./spitz.c	444;"	d	file:
SHPCIC	./sh_pci.c	/^} SHPCIC;$/;"	t	typeref:struct:__anon388	file:
SH_RX_FIFO_LENGTH	./sh_serial.c	39;"	d	file:
SH_SERIAL_FEAT_SCIF	./sh.h	39;"	d
SH_SERIAL_FLAG_BRK	./sh_serial.c	36;"	d	file:
SH_SERIAL_FLAG_DR	./sh_serial.c	37;"	d	file:
SH_SERIAL_FLAG_RDF	./sh_serial.c	35;"	d	file:
SH_SERIAL_FLAG_TDE	./sh_serial.c	34;"	d	file:
SH_SERIAL_FLAG_TEND	./sh_serial.c	33;"	d	file:
SILENT_ES1370	./es1370.c	27;"	d	file:
SIN_ENT	./fmopl.c	78;"	d	file:
SIN_TABLE	./fmopl.c	/^static INT32 **SIN_TABLE;$/;"	v	file:
SKIP_PIXEL	./blizzard_template.h	131;"	d
SKIP_PIXEL	./blizzard_template.h	21;"	d
SKIP_PIXEL	./pxa2xx_template.h	12;"	d
SKIP_PIXEL	./pxa2xx_template.h	431;"	d
SL	./fmopl.h	/^	INT32 SL;		\/* sustin level    :SL_TALBE[SL]       *\/$/;"	m	struct:fm_opl_slot
SLAVIO_CPUINTCTLState	./slavio_intctl.c	/^typedef struct SLAVIO_CPUINTCTLState {$/;"	s	file:
SLAVIO_CPUINTCTLState	./slavio_intctl.c	/^} SLAVIO_CPUINTCTLState;$/;"	t	typeref:struct:SLAVIO_CPUINTCTLState	file:
SLAVIO_INTCTLState	./slavio_intctl.c	/^typedef struct SLAVIO_INTCTLState {$/;"	s	file:
SLAVIO_INTCTLState	./slavio_intctl.c	/^} SLAVIO_INTCTLState;$/;"	t	typeref:struct:SLAVIO_INTCTLState	file:
SLAVIO_TIMERState	./slavio_timer.c	/^typedef struct SLAVIO_TIMERState {$/;"	s	file:
SLAVIO_TIMERState	./slavio_timer.c	/^} SLAVIO_TIMERState;$/;"	t	typeref:struct:SLAVIO_TIMERState	file:
SLEEP	./rtl8139.c	/^    SLEEP = (1 << 1),    \/* only on 8139, 8139A *\/$/;"	e	enum:Config1Bits	file:
SLNANDState	./spitz.c	/^} SLNANDState;$/;"	t	typeref:struct:__anon399	file:
SLOT	./fmopl.h	/^	OPL_SLOT SLOT[2];$/;"	m	struct:fm_opl_channel
SLOT1	./fmopl.c	107;"	d	file:
SLOT2	./fmopl.c	108;"	d	file:
SLOT7_1	./fmopl.c	/^OPL_SLOT *SLOT7_1,*SLOT7_2,*SLOT8_1,*SLOT8_2;$/;"	v
SLOT7_2	./fmopl.c	/^OPL_SLOT *SLOT7_1,*SLOT7_2,*SLOT8_1,*SLOT8_2;$/;"	v
SLOT8_1	./fmopl.c	/^OPL_SLOT *SLOT7_1,*SLOT7_2,*SLOT8_1,*SLOT8_2;$/;"	v
SLOT8_2	./fmopl.c	/^OPL_SLOT *SLOT7_1,*SLOT7_2,*SLOT8_1,*SLOT8_2;$/;"	v
SL_PXA_PARAM_BASE	./sharpsl.h	21;"	d
SL_TABLE	./fmopl.c	/^static const INT32 SL_TABLE[16]={$/;"	v	file:
SM501	./r2d.c	/^    PCI_INTD, CF_IDE, CF_CD, PCI_INTC, SM501, KEY, RTC_A, RTC_T,$/;"	e	enum:r2d_fpga_irq	file:
SM501State	./sm501.c	/^typedef struct SM501State {$/;"	s	file:
SM501State	./sm501.c	/^} SM501State;$/;"	t	typeref:struct:SM501State	file:
SM501_2D_ALPHA	./sm501.c	413;"	d	file:
SM501_2D_BACKGROUND	./sm501.c	401;"	d	file:
SM501_2D_CLIP_BR	./sm501.c	407;"	d	file:
SM501_2D_CLIP_TL	./sm501.c	406;"	d	file:
SM501_2D_COLOR_COMPARE	./sm501.c	403;"	d	file:
SM501_2D_COLOR_COMPARE_MASK	./sm501.c	404;"	d	file:
SM501_2D_CONTROL	./sm501.c	398;"	d	file:
SM501_2D_DESTINATION	./sm501.c	396;"	d	file:
SM501_2D_DESTINATION_BASE	./sm501.c	412;"	d	file:
SM501_2D_DIMENSION	./sm501.c	397;"	d	file:
SM501_2D_ENGINE	./sm501.c	394;"	d	file:
SM501_2D_ENGINE_DATA	./sm501.c	433;"	d	file:
SM501_2D_FOREGROUND	./sm501.c	400;"	d	file:
SM501_2D_MASK	./sm501.c	405;"	d	file:
SM501_2D_MONO_PATTERN_HIGH	./sm501.c	409;"	d	file:
SM501_2D_MONO_PATTERN_LOW	./sm501.c	408;"	d	file:
SM501_2D_PITCH	./sm501.c	399;"	d	file:
SM501_2D_SOURCE	./sm501.c	395;"	d	file:
SM501_2D_SOURCE_BASE	./sm501.c	411;"	d	file:
SM501_2D_STATUS	./sm501.c	415;"	d	file:
SM501_2D_STRETCH	./sm501.c	402;"	d	file:
SM501_2D_WINDOW_WIDTH	./sm501.c	410;"	d	file:
SM501_2D_WRAP	./sm501.c	414;"	d	file:
SM501_AC97	./sm501.c	382;"	d	file:
SM501_ADDR_CS1	./sm501.c	230;"	d	file:
SM501_ADDR_EXT	./sm501.c	229;"	d	file:
SM501_ADDR_FLIP	./sm501.c	228;"	d	file:
SM501_ADDR_MASK	./sm501.c	231;"	d	file:
SM501_ARBTRTN_CONTROL	./sm501.c	119;"	d	file:
SM501_CLOCK_M1XCLK	./sm501.c	169;"	d	file:
SM501_CLOCK_MCLK	./sm501.c	167;"	d	file:
SM501_CLOCK_P2XCLK	./sm501.c	163;"	d	file:
SM501_CLOCK_V2XCLK	./sm501.c	165;"	d	file:
SM501_COMMAND_LIST_STATUS	./sm501.c	122;"	d	file:
SM501_CSC_CONSTANTS	./sm501.c	418;"	d	file:
SM501_CSC_CONTROL	./sm501.c	430;"	d	file:
SM501_CSC_DESTINATION	./sm501.c	425;"	d	file:
SM501_CSC_DESTINATION_BASE	./sm501.c	429;"	d	file:
SM501_CSC_DESTINATION_DIMENSION	./sm501.c	426;"	d	file:
SM501_CSC_DESTINATION_PITCH	./sm501.c	427;"	d	file:
SM501_CSC_SCALE_FACTOR	./sm501.c	428;"	d	file:
SM501_CSC_SOURCE_DIMENSION	./sm501.c	423;"	d	file:
SM501_CSC_SOURCE_PITCH	./sm501.c	424;"	d	file:
SM501_CSC_U_SOURCE_BASE	./sm501.c	421;"	d	file:
SM501_CSC_V_SOURCE_BASE	./sm501.c	422;"	d	file:
SM501_CSC_Y_SOURCE_BASE	./sm501.c	417;"	d	file:
SM501_CSC_Y_SOURCE_X	./sm501.c	419;"	d	file:
SM501_CSC_Y_SOURCE_Y	./sm501.c	420;"	d	file:
SM501_CURRENT_CLOCK	./sm501.c	138;"	d	file:
SM501_CURRENT_GATE	./sm501.c	137;"	d	file:
SM501_CURRENT_SDRAM_CLOCK	./sm501.c	183;"	d	file:
SM501_DC	./sm501.c	225;"	d	file:
SM501_DC_ALPHA_BR_LOC	./sm501.c	334;"	d	file:
SM501_DC_ALPHA_CHROMA_KEY	./sm501.c	335;"	d	file:
SM501_DC_ALPHA_COLOR_LOOKUP	./sm501.c	336;"	d	file:
SM501_DC_ALPHA_CONTROL	./sm501.c	330;"	d	file:
SM501_DC_ALPHA_FB_ADDR	./sm501.c	331;"	d	file:
SM501_DC_ALPHA_FB_OFFSET	./sm501.c	332;"	d	file:
SM501_DC_ALPHA_TL_LOC	./sm501.c	333;"	d	file:
SM501_DC_CRT_CONTROL	./sm501.c	338;"	d	file:
SM501_DC_CRT_CONTROL_16BPP	./sm501.c	353;"	d	file:
SM501_DC_CRT_CONTROL_32BPP	./sm501.c	354;"	d	file:
SM501_DC_CRT_CONTROL_8BPP	./sm501.c	352;"	d	file:
SM501_DC_CRT_CONTROL_BLANK	./sm501.c	345;"	d	file:
SM501_DC_CRT_CONTROL_CP	./sm501.c	341;"	d	file:
SM501_DC_CRT_CONTROL_ENABLE	./sm501.c	350;"	d	file:
SM501_DC_CRT_CONTROL_GAMMA	./sm501.c	349;"	d	file:
SM501_DC_CRT_CONTROL_HSP	./sm501.c	343;"	d	file:
SM501_DC_CRT_CONTROL_PIXEL_MASK	./sm501.c	348;"	d	file:
SM501_DC_CRT_CONTROL_SEL	./sm501.c	346;"	d	file:
SM501_DC_CRT_CONTROL_TE	./sm501.c	347;"	d	file:
SM501_DC_CRT_CONTROL_TVP	./sm501.c	340;"	d	file:
SM501_DC_CRT_CONTROL_VS	./sm501.c	344;"	d	file:
SM501_DC_CRT_CONTROL_VSP	./sm501.c	342;"	d	file:
SM501_DC_CRT_CUR_LINE	./sm501.c	363;"	d	file:
SM501_DC_CRT_FB_ADDR	./sm501.c	356;"	d	file:
SM501_DC_CRT_FB_OFFSET	./sm501.c	357;"	d	file:
SM501_DC_CRT_HWC_ADDR	./sm501.c	367;"	d	file:
SM501_DC_CRT_HWC_BASE	./sm501.c	366;"	d	file:
SM501_DC_CRT_HWC_COLOR_1_2	./sm501.c	369;"	d	file:
SM501_DC_CRT_HWC_COLOR_3	./sm501.c	370;"	d	file:
SM501_DC_CRT_HWC_LOC	./sm501.c	368;"	d	file:
SM501_DC_CRT_H_SYNC	./sm501.c	359;"	d	file:
SM501_DC_CRT_H_TOT	./sm501.c	358;"	d	file:
SM501_DC_CRT_MONITOR_DETECT	./sm501.c	364;"	d	file:
SM501_DC_CRT_PALETTE	./sm501.c	376;"	d	file:
SM501_DC_CRT_SIGNATURE_ANALYZER	./sm501.c	362;"	d	file:
SM501_DC_CRT_V_SYNC	./sm501.c	361;"	d	file:
SM501_DC_CRT_V_TOT	./sm501.c	360;"	d	file:
SM501_DC_PANEL_BR_LOC	./sm501.c	287;"	d	file:
SM501_DC_PANEL_COLOR_KEY	./sm501.c	281;"	d	file:
SM501_DC_PANEL_CONTROL	./sm501.c	245;"	d	file:
SM501_DC_PANEL_CONTROL_16BPP	./sm501.c	276;"	d	file:
SM501_DC_PANEL_CONTROL_32BPP	./sm501.c	277;"	d	file:
SM501_DC_PANEL_CONTROL_8BPP	./sm501.c	275;"	d	file:
SM501_DC_PANEL_CONTROL_BIAS	./sm501.c	248;"	d	file:
SM501_DC_PANEL_CONTROL_CK	./sm501.c	266;"	d	file:
SM501_DC_PANEL_CONTROL_CP	./sm501.c	263;"	d	file:
SM501_DC_PANEL_CONTROL_DATA	./sm501.c	249;"	d	file:
SM501_DC_PANEL_CONTROL_DE	./sm501.c	257;"	d	file:
SM501_DC_PANEL_CONTROL_DP	./sm501.c	251;"	d	file:
SM501_DC_PANEL_CONTROL_EN	./sm501.c	273;"	d	file:
SM501_DC_PANEL_CONTROL_FPEN	./sm501.c	247;"	d	file:
SM501_DC_PANEL_CONTROL_GAMMA	./sm501.c	272;"	d	file:
SM501_DC_PANEL_CONTROL_HP	./sm501.c	271;"	d	file:
SM501_DC_PANEL_CONTROL_HPD	./sm501.c	270;"	d	file:
SM501_DC_PANEL_CONTROL_HSP	./sm501.c	265;"	d	file:
SM501_DC_PANEL_CONTROL_LCD_STN12	./sm501.c	261;"	d	file:
SM501_DC_PANEL_CONTROL_LCD_STN8	./sm501.c	260;"	d	file:
SM501_DC_PANEL_CONTROL_LCD_TFT	./sm501.c	259;"	d	file:
SM501_DC_PANEL_CONTROL_TE	./sm501.c	267;"	d	file:
SM501_DC_PANEL_CONTROL_TFT_333	./sm501.c	254;"	d	file:
SM501_DC_PANEL_CONTROL_TFT_444	./sm501.c	255;"	d	file:
SM501_DC_PANEL_CONTROL_TFT_888	./sm501.c	253;"	d	file:
SM501_DC_PANEL_CONTROL_VDD	./sm501.c	250;"	d	file:
SM501_DC_PANEL_CONTROL_VP	./sm501.c	269;"	d	file:
SM501_DC_PANEL_CONTROL_VPD	./sm501.c	268;"	d	file:
SM501_DC_PANEL_CONTROL_VSP	./sm501.c	264;"	d	file:
SM501_DC_PANEL_CUR_LINE	./sm501.c	292;"	d	file:
SM501_DC_PANEL_FB_ADDR	./sm501.c	282;"	d	file:
SM501_DC_PANEL_FB_HEIGHT	./sm501.c	285;"	d	file:
SM501_DC_PANEL_FB_OFFSET	./sm501.c	283;"	d	file:
SM501_DC_PANEL_FB_WIDTH	./sm501.c	284;"	d	file:
SM501_DC_PANEL_HWC_ADDR	./sm501.c	318;"	d	file:
SM501_DC_PANEL_HWC_BASE	./sm501.c	317;"	d	file:
SM501_DC_PANEL_HWC_COLOR_1_2	./sm501.c	320;"	d	file:
SM501_DC_PANEL_HWC_COLOR_3	./sm501.c	321;"	d	file:
SM501_DC_PANEL_HWC_LOC	./sm501.c	319;"	d	file:
SM501_DC_PANEL_H_SYNC	./sm501.c	289;"	d	file:
SM501_DC_PANEL_H_TOT	./sm501.c	288;"	d	file:
SM501_DC_PANEL_PALETTE	./sm501.c	372;"	d	file:
SM501_DC_PANEL_PANNING_CONTROL	./sm501.c	280;"	d	file:
SM501_DC_PANEL_TL_LOC	./sm501.c	286;"	d	file:
SM501_DC_PANEL_V_SYNC	./sm501.c	291;"	d	file:
SM501_DC_PANEL_V_TOT	./sm501.c	290;"	d	file:
SM501_DC_VIDEO_ALPHA_BR_LOC	./sm501.c	311;"	d	file:
SM501_DC_VIDEO_ALPHA_CHROMA_KEY	./sm501.c	314;"	d	file:
SM501_DC_VIDEO_ALPHA_COLOR_LOOKUP	./sm501.c	315;"	d	file:
SM501_DC_VIDEO_ALPHA_CONTROL	./sm501.c	306;"	d	file:
SM501_DC_VIDEO_ALPHA_FB_ADDR	./sm501.c	307;"	d	file:
SM501_DC_VIDEO_ALPHA_FB_LAST_ADDR	./sm501.c	309;"	d	file:
SM501_DC_VIDEO_ALPHA_FB_OFFSET	./sm501.c	308;"	d	file:
SM501_DC_VIDEO_ALPHA_INIT_SCALE	./sm501.c	313;"	d	file:
SM501_DC_VIDEO_ALPHA_SCALE	./sm501.c	312;"	d	file:
SM501_DC_VIDEO_ALPHA_TL_LOC	./sm501.c	310;"	d	file:
SM501_DC_VIDEO_BR_LOC	./sm501.c	299;"	d	file:
SM501_DC_VIDEO_CONTROL	./sm501.c	294;"	d	file:
SM501_DC_VIDEO_FB0_ADDR	./sm501.c	295;"	d	file:
SM501_DC_VIDEO_FB0_LAST_ADDR	./sm501.c	297;"	d	file:
SM501_DC_VIDEO_FB1_ADDR	./sm501.c	303;"	d	file:
SM501_DC_VIDEO_FB1_LAST_ADDR	./sm501.c	304;"	d	file:
SM501_DC_VIDEO_FB_WIDTH	./sm501.c	296;"	d	file:
SM501_DC_VIDEO_INIT_SCALE	./sm501.c	301;"	d	file:
SM501_DC_VIDEO_PALETTE	./sm501.c	374;"	d	file:
SM501_DC_VIDEO_SCALE	./sm501.c	300;"	d	file:
SM501_DC_VIDEO_TL_LOC	./sm501.c	298;"	d	file:
SM501_DC_VIDEO_YUV_CONSTANTS	./sm501.c	302;"	d	file:
SM501_DEBUG_CONTROL	./sm501.c	129;"	d	file:
SM501_DEVICEID	./sm501.c	174;"	d	file:
SM501_DEVICEID_IDMASK	./sm501.c	178;"	d	file:
SM501_DEVICEID_REVMASK	./sm501.c	179;"	d	file:
SM501_DEVICEID_SM501	./sm501.c	177;"	d	file:
SM501_DMA	./sm501.c	391;"	d	file:
SM501_DPRINTF	./sm501.c	49;"	d	file:
SM501_DPRINTF	./sm501.c	51;"	d	file:
SM501_DRAM_CONTROL	./sm501.c	116;"	d	file:
SM501_ENDIAN_CONTROL	./sm501.c	173;"	d	file:
SM501_FIFO_1	./sm501.c	234;"	d	file:
SM501_FIFO_11	./sm501.c	237;"	d	file:
SM501_FIFO_3	./sm501.c	235;"	d	file:
SM501_FIFO_7	./sm501.c	236;"	d	file:
SM501_FIFO_MASK	./sm501.c	233;"	d	file:
SM501_GATE_2D_ENGINE	./sm501.c	150;"	d	file:
SM501_GATE_AC97	./sm501.c	160;"	d	file:
SM501_GATE_CSC	./sm501.c	151;"	d	file:
SM501_GATE_DISPLAY	./sm501.c	149;"	d	file:
SM501_GATE_GPIO	./sm501.c	153;"	d	file:
SM501_GATE_HOST	./sm501.c	147;"	d	file:
SM501_GATE_MEMORY	./sm501.c	148;"	d	file:
SM501_GATE_SSP	./sm501.c	156;"	d	file:
SM501_GATE_UART0	./sm501.c	154;"	d	file:
SM501_GATE_UART1	./sm501.c	155;"	d	file:
SM501_GATE_UCONTROLLER	./sm501.c	159;"	d	file:
SM501_GATE_USB_GADGET	./sm501.c	158;"	d	file:
SM501_GATE_USB_HOST	./sm501.c	157;"	d	file:
SM501_GATE_ZVPORT	./sm501.c	152;"	d	file:
SM501_GPIO	./sm501.c	188;"	d	file:
SM501_GPIO31_0_CONTROL	./sm501.c	114;"	d	file:
SM501_GPIO63_32_CONTROL	./sm501.c	115;"	d	file:
SM501_GPIO_DATA_HIGH	./sm501.c	190;"	d	file:
SM501_GPIO_DATA_LOW	./sm501.c	189;"	d	file:
SM501_GPIO_DDR_HIGH	./sm501.c	192;"	d	file:
SM501_GPIO_DDR_LOW	./sm501.c	191;"	d	file:
SM501_GPIO_IRQ_RESET	./sm501.c	195;"	d	file:
SM501_GPIO_IRQ_SETUP	./sm501.c	193;"	d	file:
SM501_GPIO_IRQ_STATUS	./sm501.c	194;"	d	file:
SM501_HWC_EN	./sm501.c	323;"	d	file:
SM501_I2C	./sm501.c	198;"	d	file:
SM501_I2C_BYTE_COUNT	./sm501.c	199;"	d	file:
SM501_I2C_CONTROL	./sm501.c	200;"	d	file:
SM501_I2C_DATA	./sm501.c	204;"	d	file:
SM501_I2C_RESET	./sm501.c	202;"	d	file:
SM501_I2C_SLAVE_ADDRESS	./sm501.c	203;"	d	file:
SM501_I2C_STATUS	./sm501.c	201;"	d	file:
SM501_IRQ_MASK	./sm501.c	128;"	d	file:
SM501_IRQ_STATUS	./sm501.c	127;"	d	file:
SM501_MISC_8051_LE	./sm501.c	110;"	d	file:
SM501_MISC_BL_1	./sm501.c	95;"	d	file:
SM501_MISC_BUS_MASK	./sm501.c	89;"	d	file:
SM501_MISC_BUS_NEC	./sm501.c	88;"	d	file:
SM501_MISC_BUS_PCI	./sm501.c	86;"	d	file:
SM501_MISC_BUS_SH	./sm501.c	85;"	d	file:
SM501_MISC_BUS_XSCALE	./sm501.c	87;"	d	file:
SM501_MISC_CDR_RESET	./sm501.c	92;"	d	file:
SM501_MISC_CONTROL	./sm501.c	83;"	d	file:
SM501_MISC_DAC_POWER	./sm501.c	97;"	d	file:
SM501_MISC_FREQ_12	./sm501.c	108;"	d	file:
SM501_MISC_HOLD_16	./sm501.c	103;"	d	file:
SM501_MISC_HOLD_24	./sm501.c	104;"	d	file:
SM501_MISC_HOLD_32	./sm501.c	105;"	d	file:
SM501_MISC_HOLD_8	./sm501.c	102;"	d	file:
SM501_MISC_HOLD_EMPTY	./sm501.c	101;"	d	file:
SM501_MISC_HOLD_MASK	./sm501.c	106;"	d	file:
SM501_MISC_IRQ_INVERT	./sm501.c	98;"	d	file:
SM501_MISC_MC	./sm501.c	96;"	d	file:
SM501_MISC_PNL_24BIT	./sm501.c	109;"	d	file:
SM501_MISC_SH	./sm501.c	99;"	d	file:
SM501_MISC_TIMING	./sm501.c	182;"	d	file:
SM501_MISC_USB_LB	./sm501.c	93;"	d	file:
SM501_MISC_USB_SLAVE	./sm501.c	94;"	d	file:
SM501_MISC_VR_62MB	./sm501.c	91;"	d	file:
SM501_OFF_DC_H_SYNC	./sm501.c	242;"	d	file:
SM501_OFF_DC_H_TOT	./sm501.c	240;"	d	file:
SM501_OFF_DC_V_SYNC	./sm501.c	243;"	d	file:
SM501_OFF_DC_V_TOT	./sm501.c	241;"	d	file:
SM501_OFF_HWC_ADDR	./sm501.c	325;"	d	file:
SM501_OFF_HWC_COLOR_1_2	./sm501.c	327;"	d	file:
SM501_OFF_HWC_COLOR_3	./sm501.c	328;"	d	file:
SM501_OFF_HWC_LOC	./sm501.c	326;"	d	file:
SM501_PCI_MASTER_BASE	./sm501.c	172;"	d	file:
SM501_PLLCLOCK_COUNT	./sm501.c	181;"	d	file:
SM501_POWERMODE_M1_SRC	./sm501.c	135;"	d	file:
SM501_POWERMODE_M_SRC	./sm501.c	134;"	d	file:
SM501_POWERMODE_P2X_SRC	./sm501.c	132;"	d	file:
SM501_POWERMODE_V2X_SRC	./sm501.c	133;"	d	file:
SM501_POWER_MODE_0_CLOCK	./sm501.c	140;"	d	file:
SM501_POWER_MODE_0_GATE	./sm501.c	139;"	d	file:
SM501_POWER_MODE_1_CLOCK	./sm501.c	142;"	d	file:
SM501_POWER_MODE_1_GATE	./sm501.c	141;"	d	file:
SM501_POWER_MODE_CONTROL	./sm501.c	144;"	d	file:
SM501_PROGRAMMABLE_PLL_CONTROL	./sm501.c	185;"	d	file:
SM501_RAW_IRQ_CLEAR	./sm501.c	126;"	d	file:
SM501_RAW_IRQ_STATUS	./sm501.c	125;"	d	file:
SM501_SLEEP_MODE_GATE	./sm501.c	143;"	d	file:
SM501_SSP	./sm501.c	207;"	d	file:
SM501_SYSCTRL_CRT_TRISTATE	./sm501.c	68;"	d	file:
SM501_SYSCTRL_MEM_TRISTATE	./sm501.c	67;"	d	file:
SM501_SYSCTRL_PANEL_TRISTATE	./sm501.c	66;"	d	file:
SM501_SYSCTRL_PCI_BURST_READ_EN	./sm501.c	79;"	d	file:
SM501_SYSCTRL_PCI_CLOCK_RUN_EN	./sm501.c	76;"	d	file:
SM501_SYSCTRL_PCI_RETRY_DISABLE	./sm501.c	77;"	d	file:
SM501_SYSCTRL_PCI_SLAVE_BURST_1	./sm501.c	71;"	d	file:
SM501_SYSCTRL_PCI_SLAVE_BURST_2	./sm501.c	72;"	d	file:
SM501_SYSCTRL_PCI_SLAVE_BURST_4	./sm501.c	73;"	d	file:
SM501_SYSCTRL_PCI_SLAVE_BURST_8	./sm501.c	74;"	d	file:
SM501_SYSCTRL_PCI_SLAVE_BURST_MASK	./sm501.c	70;"	d	file:
SM501_SYSCTRL_PCI_SUBSYS_LOCK	./sm501.c	78;"	d	file:
SM501_SYSTEM_CONTROL	./sm501.c	64;"	d	file:
SM501_SYS_CONFIG	./sm501.c	61;"	d	file:
SM501_UART0	./sm501.c	210;"	d	file:
SM501_UART1	./sm501.c	213;"	d	file:
SM501_UCONTROLLER	./sm501.c	385;"	d	file:
SM501_UCONTROLLER_SRAM	./sm501.c	388;"	d	file:
SM501_USB_GADGET	./sm501.c	219;"	d	file:
SM501_USB_GADGET_DATA	./sm501.c	222;"	d	file:
SM501_USB_HOST	./sm501.c	216;"	d	file:
SM501_VRAM_SIZE	./r2d.c	38;"	d	file:
SM501_ZVPORT	./sm501.c	379;"	d	file:
SMBBLKDAT	./acpi.c	77;"	d	file:
SMBHSTADD	./acpi.c	74;"	d	file:
SMBHSTCMD	./acpi.c	73;"	d	file:
SMBHSTCNT	./acpi.c	72;"	d	file:
SMBHSTDAT0	./acpi.c	75;"	d	file:
SMBHSTDAT1	./acpi.c	76;"	d	file:
SMBHSTSTS	./acpi.c	71;"	d	file:
SMBIOS_FIELD_ENTRY	./smbios.c	37;"	d	file:
SMBIOS_TABLE_ENTRY	./smbios.c	38;"	d	file:
SMBUS_CONFUSED	./smbus.c	/^    SMBUS_CONFUSED = -1$/;"	e	enum:__anon393	file:
SMBUS_DONE	./smbus.c	/^    SMBUS_DONE,$/;"	e	enum:__anon393	file:
SMBUS_IDLE	./smbus.c	/^    SMBUS_IDLE,$/;"	e	enum:__anon393	file:
SMBUS_READ_DATA	./smbus.c	/^    SMBUS_READ_DATA,$/;"	e	enum:__anon393	file:
SMBUS_RECV_BYTE	./smbus.c	/^    SMBUS_RECV_BYTE,$/;"	e	enum:__anon393	file:
SMBUS_WRITE_DATA	./smbus.c	/^    SMBUS_WRITE_DATA,$/;"	e	enum:__anon393	file:
SMBusDevice	./smbus.h	/^struct SMBusDevice {$/;"	s
SMBusDeviceInfo	./smbus.h	/^} SMBusDeviceInfo;$/;"	t	typeref:struct:__anon394
SMBusEEPROMDevice	./smbus_eeprom.c	/^typedef struct SMBusEEPROMDevice {$/;"	s	file:
SMBusEEPROMDevice	./smbus_eeprom.c	/^} SMBusEEPROMDevice;$/;"	t	typeref:struct:SMBusEEPROMDevice	file:
SNIFF_MODE_CP_SIZE	./bt.h	685;"	d
SNIFF_SUBRATE_CP_SIZE	./bt.h	780;"	d
SOF	./etraxfs_eth.c	/^		SOF,$/;"	e	enum:qemu_mdio::__anon248	file:
SOFT_VOLUME	./ac97.c	57;"	d	file:
SONIC_CALCULATE_RXCRC	./dp8393x.c	28;"	d	file:
SONIC_CAP0	./dp8393x.c	86;"	d	file:
SONIC_CAP1	./dp8393x.c	85;"	d	file:
SONIC_CAP2	./dp8393x.c	84;"	d	file:
SONIC_CDC	./dp8393x.c	89;"	d	file:
SONIC_CDP	./dp8393x.c	88;"	d	file:
SONIC_CE	./dp8393x.c	87;"	d	file:
SONIC_CEP	./dp8393x.c	83;"	d	file:
SONIC_CR	./dp8393x.c	54;"	d	file:
SONIC_CRBA0	./dp8393x.c	69;"	d	file:
SONIC_CRBA1	./dp8393x.c	70;"	d	file:
SONIC_CRCT	./dp8393x.c	94;"	d	file:
SONIC_CRDA	./dp8393x.c	68;"	d	file:
SONIC_CR_HTX	./dp8393x.c	100;"	d	file:
SONIC_CR_LCAM	./dp8393x.c	108;"	d	file:
SONIC_CR_MASK	./dp8393x.c	109;"	d	file:
SONIC_CR_RRRA	./dp8393x.c	107;"	d	file:
SONIC_CR_RST	./dp8393x.c	106;"	d	file:
SONIC_CR_RXDIS	./dp8393x.c	102;"	d	file:
SONIC_CR_RXEN	./dp8393x.c	103;"	d	file:
SONIC_CR_ST	./dp8393x.c	105;"	d	file:
SONIC_CR_STP	./dp8393x.c	104;"	d	file:
SONIC_CR_TXP	./dp8393x.c	101;"	d	file:
SONIC_CTDA	./dp8393x.c	61;"	d	file:
SONIC_DCR	./dp8393x.c	55;"	d	file:
SONIC_DCR2	./dp8393x.c	98;"	d	file:
SONIC_DCR_DW	./dp8393x.c	111;"	d	file:
SONIC_DCR_EXBUS	./dp8393x.c	113;"	d	file:
SONIC_DCR_LBR	./dp8393x.c	112;"	d	file:
SONIC_EOBC	./dp8393x.c	73;"	d	file:
SONIC_ERROR	./dp8393x.c	51;"	d	file:
SONIC_FAET	./dp8393x.c	95;"	d	file:
SONIC_IMR	./dp8393x.c	58;"	d	file:
SONIC_ISR	./dp8393x.c	59;"	d	file:
SONIC_ISR_LCD	./dp8393x.c	146;"	d	file:
SONIC_ISR_PINT	./dp8393x.c	145;"	d	file:
SONIC_ISR_PKTRX	./dp8393x.c	144;"	d	file:
SONIC_ISR_RBE	./dp8393x.c	140;"	d	file:
SONIC_ISR_RDE	./dp8393x.c	141;"	d	file:
SONIC_ISR_TC	./dp8393x.c	142;"	d	file:
SONIC_ISR_TXDN	./dp8393x.c	143;"	d	file:
SONIC_LLFA	./dp8393x.c	81;"	d	file:
SONIC_MDT	./dp8393x.c	97;"	d	file:
SONIC_MPT	./dp8393x.c	96;"	d	file:
SONIC_RBWC0	./dp8393x.c	71;"	d	file:
SONIC_RBWC1	./dp8393x.c	72;"	d	file:
SONIC_RCR	./dp8393x.c	56;"	d	file:
SONIC_RCR_AMC	./dp8393x.c	125;"	d	file:
SONIC_RCR_BC	./dp8393x.c	121;"	d	file:
SONIC_RCR_BRD	./dp8393x.c	127;"	d	file:
SONIC_RCR_CRCR	./dp8393x.c	118;"	d	file:
SONIC_RCR_CRS	./dp8393x.c	119;"	d	file:
SONIC_RCR_FAER	./dp8393x.c	117;"	d	file:
SONIC_RCR_LB0	./dp8393x.c	123;"	d	file:
SONIC_RCR_LB1	./dp8393x.c	124;"	d	file:
SONIC_RCR_LBK	./dp8393x.c	116;"	d	file:
SONIC_RCR_LPKT	./dp8393x.c	120;"	d	file:
SONIC_RCR_MC	./dp8393x.c	122;"	d	file:
SONIC_RCR_PRO	./dp8393x.c	126;"	d	file:
SONIC_RCR_PRX	./dp8393x.c	115;"	d	file:
SONIC_RCR_RNT	./dp8393x.c	128;"	d	file:
SONIC_REA	./dp8393x.c	76;"	d	file:
SONIC_RRP	./dp8393x.c	77;"	d	file:
SONIC_RSA	./dp8393x.c	75;"	d	file:
SONIC_RSC	./dp8393x.c	93;"	d	file:
SONIC_RWP	./dp8393x.c	78;"	d	file:
SONIC_SR	./dp8393x.c	90;"	d	file:
SONIC_TCR	./dp8393x.c	57;"	d	file:
SONIC_TCR_BCM	./dp8393x.c	131;"	d	file:
SONIC_TCR_CRCI	./dp8393x.c	137;"	d	file:
SONIC_TCR_CRSL	./dp8393x.c	134;"	d	file:
SONIC_TCR_EXC	./dp8393x.c	133;"	d	file:
SONIC_TCR_EXD	./dp8393x.c	136;"	d	file:
SONIC_TCR_FU	./dp8393x.c	132;"	d	file:
SONIC_TCR_NCRS	./dp8393x.c	135;"	d	file:
SONIC_TCR_PINT	./dp8393x.c	138;"	d	file:
SONIC_TCR_PTX	./dp8393x.c	130;"	d	file:
SONIC_TFC	./dp8393x.c	63;"	d	file:
SONIC_TFS	./dp8393x.c	66;"	d	file:
SONIC_TPS	./dp8393x.c	62;"	d	file:
SONIC_TRBA0	./dp8393x.c	79;"	d	file:
SONIC_TRBA1	./dp8393x.c	80;"	d	file:
SONIC_TSA0	./dp8393x.c	64;"	d	file:
SONIC_TSA1	./dp8393x.c	65;"	d	file:
SONIC_TTDA	./dp8393x.c	82;"	d	file:
SONIC_URDA	./dp8393x.c	67;"	d	file:
SONIC_URRA	./dp8393x.c	74;"	d	file:
SONIC_UTDA	./dp8393x.c	60;"	d	file:
SONIC_WT0	./dp8393x.c	91;"	d	file:
SONIC_WT1	./dp8393x.c	92;"	d	file:
SPARC32_DMA_H	./sparc32_dma.h	2;"	d
SPEC_ALLSENT	./escc.c	197;"	d	file:
SPEC_BITS8	./escc.c	198;"	d	file:
SPITZ_BATTERY_TEMP	./spitz.c	661;"	d	file:
SPITZ_BATTERY_VOLT	./spitz.c	662;"	d	file:
SPITZ_CHARGEON_ACIN	./spitz.c	663;"	d	file:
SPITZ_GPIO_ADS7846_CS	./spitz.c	624;"	d	file:
SPITZ_GPIO_AK_INT	./spitz.c	209;"	d	file:
SPITZ_GPIO_BAT_COVER	./spitz.c	874;"	d	file:
SPITZ_GPIO_CF1_CD	./spitz.c	876;"	d	file:
SPITZ_GPIO_CF1_IRQ	./spitz.c	875;"	d	file:
SPITZ_GPIO_CF2_CD	./spitz.c	878;"	d	file:
SPITZ_GPIO_CF2_IRQ	./spitz.c	877;"	d	file:
SPITZ_GPIO_HSYNC	./spitz.c	870;"	d	file:
SPITZ_GPIO_LCDCON_CS	./spitz.c	623;"	d	file:
SPITZ_GPIO_MAX1111_CS	./spitz.c	625;"	d	file:
SPITZ_GPIO_ON_KEY	./spitz.c	211;"	d	file:
SPITZ_GPIO_ON_RESET	./spitz.c	873;"	d	file:
SPITZ_GPIO_SD_DETECT	./spitz.c	871;"	d	file:
SPITZ_GPIO_SD_WP	./spitz.c	872;"	d	file:
SPITZ_GPIO_SWA	./spitz.c	212;"	d	file:
SPITZ_GPIO_SWB	./spitz.c	213;"	d	file:
SPITZ_GPIO_SYNC	./spitz.c	210;"	d	file:
SPITZ_GPIO_TP_INT	./spitz.c	626;"	d	file:
SPITZ_GPIO_WM	./spitz.c	766;"	d	file:
SPITZ_KEY_SENSE_NUM	./spitz.c	187;"	d	file:
SPITZ_KEY_STROBE_NUM	./spitz.c	186;"	d	file:
SPITZ_RAM	./spitz.c	940;"	d	file:
SPITZ_ROM	./spitz.c	941;"	d	file:
SPITZ_SCP2_AKIN_PULLUP	./spitz.c	847;"	d	file:
SPITZ_SCP2_BACKLIGHT_CONT	./spitz.c	848;"	d	file:
SPITZ_SCP2_BACKLIGHT_ON	./spitz.c	849;"	d	file:
SPITZ_SCP2_IR_ON	./spitz.c	846;"	d	file:
SPITZ_SCP2_MIC_BIAS	./spitz.c	850;"	d	file:
SPITZ_SCP_ADC_TEMP_ON	./spitz.c	845;"	d	file:
SPITZ_SCP_CF_POWER	./spitz.c	842;"	d	file:
SPITZ_SCP_CHRG_ON	./spitz.c	839;"	d	file:
SPITZ_SCP_JK_A	./spitz.c	844;"	d	file:
SPITZ_SCP_JK_B	./spitz.c	838;"	d	file:
SPITZ_SCP_LED_GREEN	./spitz.c	837;"	d	file:
SPITZ_SCP_LED_ORANGE	./spitz.c	843;"	d	file:
SPITZ_SCP_MUTE_L	./spitz.c	840;"	d	file:
SPITZ_SCP_MUTE_R	./spitz.c	841;"	d	file:
SPITZ_WM_ADDRH	./spitz.c	764;"	d	file:
SPITZ_WM_ADDRL	./spitz.c	763;"	d	file:
SPI_SPI_MODE	./pxa2xx_mmci.c	77;"	d	file:
SRV_STAT	./ide.c	57;"	d	file:
SR_BCIS	./ac97.c	59;"	d	file:
SR_CELV	./ac97.c	61;"	d	file:
SR_CTRL	./cuda.c	51;"	d	file:
SR_DCH	./ac97.c	62;"	d	file:
SR_EXT	./cuda.c	52;"	d	file:
SR_FIFOE	./ac97.c	58;"	d	file:
SR_INT	./cuda.c	58;"	d	file:
SR_INT_MASK	./ac97.c	66;"	d	file:
SR_LVBCI	./ac97.c	60;"	d	file:
SR_OUT	./cuda.c	53;"	d	file:
SR_RO_MASK	./ac97.c	65;"	d	file:
SR_VALID_MASK	./ac97.c	63;"	d	file:
SR_WCLEAR_MASK	./ac97.c	64;"	d	file:
SSACD	./pxa2xx.c	581;"	d	file:
SSCR0	./pxa2xx.c	571;"	d	file:
SSCR0_DSS	./pxa2xx.c	592;"	d	file:
SSCR0_MOD	./pxa2xx.c	591;"	d	file:
SSCR0_PSP	./pxa2xx.c	587;"	d	file:
SSCR0_RIM	./pxa2xx.c	589;"	d	file:
SSCR0_SPI	./pxa2xx.c	584;"	d	file:
SSCR0_SSE	./pxa2xx.c	588;"	d	file:
SSCR0_SSP	./pxa2xx.c	585;"	d	file:
SSCR0_TIM	./pxa2xx.c	590;"	d	file:
SSCR0_UWIRE	./pxa2xx.c	586;"	d	file:
SSCR1	./pxa2xx.c	572;"	d	file:
SSCR1_EBCEI	./pxa2xx.c	604;"	d	file:
SSCR1_EFWR	./pxa2xx.c	599;"	d	file:
SSCR1_LBM	./pxa2xx.c	595;"	d	file:
SSCR1_MWDS	./pxa2xx.c	596;"	d	file:
SSCR1_PINTE	./pxa2xx.c	600;"	d	file:
SSCR1_RFT	./pxa2xx.c	598;"	d	file:
SSCR1_RIE	./pxa2xx.c	593;"	d	file:
SSCR1_RSRE	./pxa2xx.c	602;"	d	file:
SSCR1_TFT	./pxa2xx.c	597;"	d	file:
SSCR1_TIE	./pxa2xx.c	594;"	d	file:
SSCR1_TINTE	./pxa2xx.c	601;"	d	file:
SSCR1_TSRE	./pxa2xx.c	603;"	d	file:
SSD0303_CMD	./ssd0303.c	/^    SSD0303_CMD$/;"	e	enum:ssd0303_mode	file:
SSD0303_CMD_NONE	./ssd0303.c	/^    SSD0303_CMD_NONE,$/;"	e	enum:ssd0303_cmd	file:
SSD0303_CMD_SKIP1	./ssd0303.c	/^    SSD0303_CMD_SKIP1$/;"	e	enum:ssd0303_cmd	file:
SSD0303_DATA	./ssd0303.c	/^    SSD0303_DATA,$/;"	e	enum:ssd0303_mode	file:
SSD0303_IDLE	./ssd0303.c	/^    SSD0303_IDLE,$/;"	e	enum:ssd0303_mode	file:
SSD0323_CMD	./ssd0323.c	/^    SSD0323_CMD,$/;"	e	enum:ssd0323_mode	file:
SSD0323_DATA	./ssd0323.c	/^    SSD0323_DATA$/;"	e	enum:ssd0323_mode	file:
SSDR	./pxa2xx.c	575;"	d	file:
SSD_BLOCK_ERASE	./ssd_io_manager.c	/^int SSD_BLOCK_ERASE(unsigned int flash_nb, unsigned int block_nb)$/;"	f
SSD_BLOCK_ERASE_DELAY	./ssd_io_manager.c	/^int SSD_BLOCK_ERASE_DELAY(int reg)$/;"	f
SSD_CELL_READ_DELAY	./ssd_io_manager.c	/^int SSD_CELL_READ_DELAY(int reg)$/;"	f
SSD_CELL_RECORD	./ssd_io_manager.c	/^int SSD_CELL_RECORD(int reg, int cmd)$/;"	f
SSD_CELL_WRITE_DELAY	./ssd_io_manager.c	/^int SSD_CELL_WRITE_DELAY(int reg)$/;"	f
SSD_CH_ACCESS	./ssd_io_manager.c	/^int SSD_CH_ACCESS(int channel)$/;"	f
SSD_CH_ENABLE	./ssd_io_manager.c	/^int SSD_CH_ENABLE(int channel)$/;"	f
SSD_CH_RECORD	./ssd_io_manager.c	/^int SSD_CH_RECORD(int channel, int cmd, int offset, int ret)$/;"	f
SSD_CH_SWITCH_DELAY	./ssd_io_manager.c	/^int64_t SSD_CH_SWITCH_DELAY(int channel)$/;"	f
SSD_DSM_TRIM	./ssd.c	/^void SSD_DSM_TRIM(unsigned int length, void* trim_data)$/;"	f
SSD_FLASH_ACCESS	./ssd_io_manager.c	/^int SSD_FLASH_ACCESS(unsigned int flash_nb, int reg)$/;"	f
SSD_GET_CH_ACCESS_TIME_FOR_READ	./ssd_io_manager.c	/^int64_t SSD_GET_CH_ACCESS_TIME_FOR_READ(int channel, int reg)$/;"	f
SSD_INIT	./ssd.c	/^void SSD_INIT(void)$/;"	f
SSD_IO_INIT	./ssd_io_manager.c	/^int SSD_IO_INIT(void){$/;"	f
SSD_IS_SUPPORT_TRIM	./ssd.c	/^int SSD_IS_SUPPORT_TRIM(void)$/;"	f
SSD_PAGE_READ	./ssd_io_manager.c	/^int SSD_PAGE_READ(unsigned int flash_nb, unsigned int block_nb, unsigned int page_nb, int offset, int type, int io_page_nb)$/;"	f
SSD_PAGE_WRITE	./ssd_io_manager.c	/^int SSD_PAGE_WRITE(unsigned int flash_nb, unsigned int block_nb, unsigned int page_nb, int offset, int type, int io_page_nb)$/;"	f
SSD_PRINT_STAMP	./ssd_io_manager.c	/^void SSD_PRINT_STAMP(void)$/;"	f
SSD_READ	./ssd.c	/^void SSD_READ(unsigned int length, int32_t sector_nb)$/;"	f
SSD_REG_ACCESS	./ssd_io_manager.c	/^int SSD_REG_ACCESS(int reg)$/;"	f
SSD_REG_READ_DELAY	./ssd_io_manager.c	/^int SSD_REG_READ_DELAY(int reg)$/;"	f
SSD_REG_RECORD	./ssd_io_manager.c	/^int SSD_REG_RECORD(int reg, int cmd, int type, int offset, int channel)$/;"	f
SSD_REG_WRITE_DELAY	./ssd_io_manager.c	/^int SSD_REG_WRITE_DELAY(int reg)$/;"	f
SSD_REMAIN_IO_DELAY	./ssd_io_manager.c	/^void SSD_REMAIN_IO_DELAY(int reg)$/;"	f
SSD_TERM	./ssd.c	/^void SSD_TERM(void)$/;"	f
SSD_UPDATE_CH_ACCESS_TIME	./ssd_io_manager.c	/^void SSD_UPDATE_CH_ACCESS_TIME(int channel, int64_t current_time)$/;"	f
SSD_UPDATE_IO_OVERHEAD	./ssd_io_manager.c	/^void SSD_UPDATE_IO_OVERHEAD(int reg, int64_t overhead_time)$/;"	f
SSD_UPDATE_IO_REQUEST	./ssd_io_manager.c	/^void SSD_UPDATE_IO_REQUEST(int reg)$/;"	f
SSD_UPDATE_QEMU_OVERHEAD	./ssd_io_manager.c	/^void SSD_UPDATE_QEMU_OVERHEAD(int64_t delay)$/;"	f
SSD_WRITE	./ssd.c	/^void SSD_WRITE(unsigned int length, int32_t sector_nb)$/;"	f
SSIBus	./ssi.c	/^struct SSIBus {$/;"	s	file:
SSISlave	./ssi.h	/^struct SSISlave {$/;"	s
SSISlave	./ssi.h	/^typedef struct SSISlave SSISlave;$/;"	t	typeref:struct:SSISlave
SSISlaveInfo	./ssi.h	/^} SSISlaveInfo;$/;"	t	typeref:struct:__anon408
SSITR	./pxa2xx.c	574;"	d	file:
SSITR_INT	./pxa2xx.c	605;"	d	file:
SSI_SDR_ADDRESS_ERROR	./ssi-sd.c	61;"	d	file:
SSI_SDR_CC_ERROR	./ssi-sd.c	51;"	d	file:
SSI_SDR_COM_CRC_ERROR	./ssi-sd.c	59;"	d	file:
SSI_SDR_ECC_FAILED	./ssi-sd.c	52;"	d	file:
SSI_SDR_ERASE_PARAM	./ssi-sd.c	54;"	d	file:
SSI_SDR_ERASE_RESET	./ssi-sd.c	57;"	d	file:
SSI_SDR_ERASE_SEQ_ERROR	./ssi-sd.c	60;"	d	file:
SSI_SDR_ERROR	./ssi-sd.c	50;"	d	file:
SSI_SDR_IDLE	./ssi-sd.c	56;"	d	file:
SSI_SDR_ILLEGAL_COMMAND	./ssi-sd.c	58;"	d	file:
SSI_SDR_LOCKED	./ssi-sd.c	48;"	d	file:
SSI_SDR_OUT_OF_RANGE	./ssi-sd.c	55;"	d	file:
SSI_SDR_PARAMETER_ERROR	./ssi-sd.c	62;"	d	file:
SSI_SDR_WP_ERASE	./ssi-sd.c	49;"	d	file:
SSI_SDR_WP_VIOLATION	./ssi-sd.c	53;"	d	file:
SSI_SD_CMD	./ssi-sd.c	/^    SSI_SD_CMD,$/;"	e	enum:__anon406	file:
SSI_SD_CMDARG	./ssi-sd.c	/^    SSI_SD_CMDARG,$/;"	e	enum:__anon406	file:
SSI_SD_DATA_READ	./ssi-sd.c	/^    SSI_SD_DATA_READ,$/;"	e	enum:__anon406	file:
SSI_SD_DATA_START	./ssi-sd.c	/^    SSI_SD_DATA_START,$/;"	e	enum:__anon406	file:
SSI_SD_RESPONSE	./ssi-sd.c	/^    SSI_SD_RESPONSE,$/;"	e	enum:__anon406	file:
SSI_SLAVE_FROM_QDEV	./ssi.h	30;"	d
SSPSP	./pxa2xx.c	577;"	d	file:
SSRSA	./pxa2xx.c	579;"	d	file:
SSSR	./pxa2xx.c	573;"	d	file:
SSSR_BCE	./pxa2xx.c	615;"	d	file:
SSSR_EOC	./pxa2xx.c	613;"	d	file:
SSSR_PINT	./pxa2xx.c	611;"	d	file:
SSSR_RFS	./pxa2xx.c	609;"	d	file:
SSSR_RNE	./pxa2xx.c	607;"	d	file:
SSSR_ROR	./pxa2xx.c	610;"	d	file:
SSSR_RW	./pxa2xx.c	616;"	d	file:
SSSR_TFS	./pxa2xx.c	608;"	d	file:
SSSR_TINT	./pxa2xx.c	612;"	d	file:
SSSR_TNF	./pxa2xx.c	606;"	d	file:
SSSR_TUR	./pxa2xx.c	614;"	d	file:
SSTO	./pxa2xx.c	576;"	d	file:
SSTSA	./pxa2xx.c	578;"	d	file:
SSTSS	./pxa2xx.c	580;"	d	file:
ST01_DISP_ENABLE	./vga_int.h	28;"	d
ST01_V_RETRACE	./vga_int.h	27;"	d
STATE_HARDFILE	./ppc_prep.c	/^    STATE_HARDFILE = 0x01,$/;"	e	enum:__anon356	file:
STATUS_BDADDR_RP_SIZE	./bt.h	456;"	d
STATUS_BRK	./escc.c	195;"	d	file:
STATUS_BYTECOUNT	./usb-net.c	92;"	d	file:
STATUS_CHECK_CONDITION	./scsi-disk.c	40;"	d	file:
STATUS_CTS	./escc.c	193;"	d	file:
STATUS_DCD	./escc.c	191;"	d	file:
STATUS_FRAME	./xilinx_uartlite.c	42;"	d	file:
STATUS_GOOD	./scsi-disk.c	39;"	d	file:
STATUS_IE	./xilinx_uartlite.c	40;"	d	file:
STATUS_OVERRUN	./xilinx_uartlite.c	41;"	d	file:
STATUS_PARITY	./xilinx_uartlite.c	43;"	d	file:
STATUS_RXAV	./escc.c	188;"	d	file:
STATUS_RXFULL	./xilinx_uartlite.c	37;"	d	file:
STATUS_RXVALID	./xilinx_uartlite.c	36;"	d	file:
STATUS_SYNC	./escc.c	192;"	d	file:
STATUS_TXEMPTY	./escc.c	190;"	d	file:
STATUS_TXEMPTY	./xilinx_uartlite.c	38;"	d	file:
STATUS_TXFULL	./xilinx_uartlite.c	39;"	d	file:
STATUS_TXUNDRN	./escc.c	194;"	d	file:
STATUS_ZERO	./escc.c	189;"	d	file:
STAT_ADC	./es1370.c	112;"	d	file:
STAT_CBUSY	./es1370.c	104;"	d	file:
STAT_CD	./esp.c	125;"	d	file:
STAT_CHANGED	./ide.c	/^    STAT_CHANGED	= 0x80,$/;"	e	enum:md_cstat	file:
STAT_CLK_EN	./pxa2xx_mmci.c	73;"	d	file:
STAT_CSTAT	./es1370.c	103;"	d	file:
STAT_CWRIP	./es1370.c	105;"	d	file:
STAT_DAC1	./es1370.c	110;"	d	file:
STAT_DAC2	./es1370.c	111;"	d	file:
STAT_DATA_DONE	./pxa2xx_mmci.c	74;"	d	file:
STAT_DAV	./etraxfs_ser.c	42;"	d	file:
STAT_DI	./esp.c	124;"	d	file:
STAT_DO	./esp.c	123;"	d	file:
STAT_END_CMDRES	./pxa2xx_mmci.c	76;"	d	file:
STAT_GE	./esp.c	133;"	d	file:
STAT_INT	./esp.c	134;"	d	file:
STAT_INT	./ide.c	/^    STAT_INT		= 0x02,$/;"	e	enum:md_cstat	file:
STAT_INTR	./es1370.c	102;"	d	file:
STAT_IOIS8	./ide.c	/^    STAT_IOIS8		= 0x20,$/;"	e	enum:md_cstat	file:
STAT_MCCB	./es1370.c	108;"	d	file:
STAT_MI	./esp.c	128;"	d	file:
STAT_MO	./esp.c	127;"	d	file:
STAT_PE	./esp.c	132;"	d	file:
STAT_PIO_MASK	./esp.c	129;"	d	file:
STAT_PRG_DONE	./pxa2xx_mmci.c	75;"	d	file:
STAT_PWRDWN	./ide.c	/^    STAT_PWRDWN		= 0x04,$/;"	e	enum:md_cstat	file:
STAT_SH_VC	./es1370.c	107;"	d	file:
STAT_SIGCHG	./ide.c	/^    STAT_SIGCHG		= 0x40,$/;"	e	enum:md_cstat	file:
STAT_ST	./esp.c	126;"	d	file:
STAT_TC	./esp.c	131;"	d	file:
STAT_TOUT_RES	./pxa2xx_mmci.c	72;"	d	file:
STAT_TR_IDLE	./etraxfs_ser.c	43;"	d	file:
STAT_TR_RDY	./etraxfs_ser.c	44;"	d	file:
STAT_UART	./es1370.c	109;"	d	file:
STAT_VC	./es1370.c	106;"	d	file:
STAT_XE	./ide.c	/^    STAT_XE		= 0x10,$/;"	e	enum:md_cstat	file:
STELLARIS_ADC_EM_COMP	./stellaris.c	896;"	d	file:
STELLARIS_ADC_EM_CONTROLLER	./stellaris.c	895;"	d	file:
STELLARIS_ADC_EM_EXTERNAL	./stellaris.c	897;"	d	file:
STELLARIS_ADC_EM_PWM0	./stellaris.c	899;"	d	file:
STELLARIS_ADC_EM_PWM1	./stellaris.c	900;"	d	file:
STELLARIS_ADC_EM_PWM2	./stellaris.c	901;"	d	file:
STELLARIS_ADC_EM_TIMER	./stellaris.c	898;"	d	file:
STELLARIS_ADC_FIFO_EMPTY	./stellaris.c	903;"	d	file:
STELLARIS_ADC_FIFO_FULL	./stellaris.c	904;"	d	file:
STELLARIS_I2C_MCS_ADRACK	./stellaris.c	696;"	d	file:
STELLARIS_I2C_MCS_ARBLST	./stellaris.c	698;"	d	file:
STELLARIS_I2C_MCS_BUSBSY	./stellaris.c	700;"	d	file:
STELLARIS_I2C_MCS_BUSY	./stellaris.c	694;"	d	file:
STELLARIS_I2C_MCS_DATACK	./stellaris.c	697;"	d	file:
STELLARIS_I2C_MCS_ERROR	./stellaris.c	695;"	d	file:
STELLARIS_I2C_MCS_IDLE	./stellaris.c	699;"	d	file:
STI_TRACE_CONSOLE_CHANNEL	./omap2.c	1998;"	d	file:
STI_TRACE_CONTROL_CHANNEL	./omap2.c	1999;"	d	file:
STOPPED	./etraxfs_dma.c	/^	STOPPED = 2,$/;"	e	enum:dma_ch_state	file:
STOPPED	./musicpal.c	/^    STOPPED = 0,$/;"	e	enum:i2c_state	file:
STORE_WORD	./mac_dbdma.c	116;"	d	file:
STRING	./bt-sdp.c	797;"	d	file:
STRING_CDC	./usb-net.c	/^    STRING_CDC,$/;"	e	enum:usbstring_idx	file:
STRING_CONTROL	./usb-net.c	/^    STRING_CONTROL,$/;"	e	enum:usbstring_idx	file:
STRING_DATA	./usb-net.c	/^    STRING_DATA,$/;"	e	enum:usbstring_idx	file:
STRING_ETHADDR	./usb-net.c	/^    STRING_ETHADDR,$/;"	e	enum:usbstring_idx	file:
STRING_MANUFACTURER	./usb-net.c	/^    STRING_MANUFACTURER		= 1,$/;"	e	enum:usbstring_idx	file:
STRING_PRODUCT	./usb-net.c	/^    STRING_PRODUCT,$/;"	e	enum:usbstring_idx	file:
STRING_RNDIS	./usb-net.c	/^    STRING_RNDIS,$/;"	e	enum:usbstring_idx	file:
STRING_RNDIS_CONTROL	./usb-net.c	/^    STRING_RNDIS_CONTROL,$/;"	e	enum:usbstring_idx	file:
STRING_SERIALNUMBER	./usb-net.c	/^    STRING_SERIALNUMBER,$/;"	e	enum:usbstring_idx	file:
STRING_SUBSET	./usb-net.c	/^    STRING_SUBSET,$/;"	e	enum:usbstring_idx	file:
STRPCL_STOP_CLK	./pxa2xx_mmci.c	70;"	d	file:
STRPCL_STRT_CLK	./pxa2xx_mmci.c	71;"	d	file:
ST_IN	./axis_dev88.c	/^        ST_OUT, ST_IN, ST_Z$/;"	e	enum:tempsensor_t::__anon16	file:
ST_OUT	./axis_dev88.c	/^        ST_OUT, ST_IN, ST_Z$/;"	e	enum:tempsensor_t::__anon16	file:
ST_Z	./axis_dev88.c	/^        ST_OUT, ST_IN, ST_Z$/;"	e	enum:tempsensor_t::__anon16	file:
SUCCESS	./common.h	66;"	d
SUN4M_H	./sun4m.h	2;"	d
SUS_EN	./acpi.c	66;"	d	file:
SVGA_BIOS_PORT	./vmware_vga.c	112;"	d	file:
SVGA_BITMAP_SIZE	./vmware_vga.c	477;"	d	file:
SVGA_CAP_3D	./vmware_vga.c	190;"	d	file:
SVGA_CAP_8BIT_EMULATION	./vmware_vga.c	184;"	d	file:
SVGA_CAP_ALPHA_BLEND	./vmware_vga.c	189;"	d	file:
SVGA_CAP_ALPHA_CURSOR	./vmware_vga.c	185;"	d	file:
SVGA_CAP_CURSOR	./vmware_vga.c	181;"	d	file:
SVGA_CAP_CURSOR_BYPASS	./vmware_vga.c	182;"	d	file:
SVGA_CAP_CURSOR_BYPASS_2	./vmware_vga.c	183;"	d	file:
SVGA_CAP_EXTENDED_FIFO	./vmware_vga.c	191;"	d	file:
SVGA_CAP_GLYPH	./vmware_vga.c	186;"	d	file:
SVGA_CAP_GLYPH_CLIPPING	./vmware_vga.c	187;"	d	file:
SVGA_CAP_LEGACY_OFFSCREEN	./vmware_vga.c	179;"	d	file:
SVGA_CAP_MULTIMON	./vmware_vga.c	192;"	d	file:
SVGA_CAP_NONE	./vmware_vga.c	175;"	d	file:
SVGA_CAP_OFFSCREEN_1	./vmware_vga.c	188;"	d	file:
SVGA_CAP_PITCHLOCK	./vmware_vga.c	193;"	d	file:
SVGA_CAP_RASTER_OP	./vmware_vga.c	180;"	d	file:
SVGA_CAP_RECT_COPY	./vmware_vga.c	177;"	d	file:
SVGA_CAP_RECT_FILL	./vmware_vga.c	176;"	d	file:
SVGA_CAP_RECT_PAT_FILL	./vmware_vga.c	178;"	d	file:
SVGA_CMD_DEFINE_ALPHA_CURSOR	./vmware_vga.c	/^    SVGA_CMD_DEFINE_ALPHA_CURSOR = 22,$/;"	e	enum:__anon478	file:
SVGA_CMD_DEFINE_BITMAP	./vmware_vga.c	/^    SVGA_CMD_DEFINE_BITMAP = 4,$/;"	e	enum:__anon478	file:
SVGA_CMD_DEFINE_BITMAP_SCANLINE	./vmware_vga.c	/^    SVGA_CMD_DEFINE_BITMAP_SCANLINE = 5,$/;"	e	enum:__anon478	file:
SVGA_CMD_DEFINE_CURSOR	./vmware_vga.c	/^    SVGA_CMD_DEFINE_CURSOR = 19,$/;"	e	enum:__anon478	file:
SVGA_CMD_DEFINE_PIXMAP	./vmware_vga.c	/^    SVGA_CMD_DEFINE_PIXMAP = 6,$/;"	e	enum:__anon478	file:
SVGA_CMD_DEFINE_PIXMAP_SCANLINE	./vmware_vga.c	/^    SVGA_CMD_DEFINE_PIXMAP_SCANLINE = 7,$/;"	e	enum:__anon478	file:
SVGA_CMD_DISPLAY_CURSOR	./vmware_vga.c	/^    SVGA_CMD_DISPLAY_CURSOR = 20,$/;"	e	enum:__anon478	file:
SVGA_CMD_DRAW_GLYPH	./vmware_vga.c	/^    SVGA_CMD_DRAW_GLYPH = 23,$/;"	e	enum:__anon478	file:
SVGA_CMD_DRAW_GLYPH_CLIPPED	./vmware_vga.c	/^    SVGA_CMD_DRAW_GLYPH_CLIPPED = 24,$/;"	e	enum:__anon478	file:
SVGA_CMD_FENCE	./vmware_vga.c	/^    SVGA_CMD_FENCE = 30,$/;"	e	enum:__anon478	file:
SVGA_CMD_FREE_OBJECT	./vmware_vga.c	/^    SVGA_CMD_FREE_OBJECT = 12,$/;"	e	enum:__anon478	file:
SVGA_CMD_FRONT_ROP_FILL	./vmware_vga.c	/^    SVGA_CMD_FRONT_ROP_FILL = 29,$/;"	e	enum:__anon478	file:
SVGA_CMD_INVALID_CMD	./vmware_vga.c	/^    SVGA_CMD_INVALID_CMD = 0,$/;"	e	enum:__anon478	file:
SVGA_CMD_MOVE_CURSOR	./vmware_vga.c	/^    SVGA_CMD_MOVE_CURSOR = 21,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_BITMAP_COPY	./vmware_vga.c	/^    SVGA_CMD_RECT_BITMAP_COPY = 10,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_BITMAP_FILL	./vmware_vga.c	/^    SVGA_CMD_RECT_BITMAP_FILL = 8,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_COPY	./vmware_vga.c	/^    SVGA_CMD_RECT_COPY = 3,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_FILL	./vmware_vga.c	/^    SVGA_CMD_RECT_FILL = 2,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_PIXMAP_COPY	./vmware_vga.c	/^    SVGA_CMD_RECT_PIXMAP_COPY = 11,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_PIXMAP_FILL	./vmware_vga.c	/^    SVGA_CMD_RECT_PIXMAP_FILL = 9,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_ROP_BITMAP_COPY	./vmware_vga.c	/^    SVGA_CMD_RECT_ROP_BITMAP_COPY = 17,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_ROP_BITMAP_FILL	./vmware_vga.c	/^    SVGA_CMD_RECT_ROP_BITMAP_FILL = 15,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_ROP_COPY	./vmware_vga.c	/^    SVGA_CMD_RECT_ROP_COPY = 14,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_ROP_FILL	./vmware_vga.c	/^    SVGA_CMD_RECT_ROP_FILL = 13,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_ROP_PIXMAP_COPY	./vmware_vga.c	/^    SVGA_CMD_RECT_ROP_PIXMAP_COPY = 18,$/;"	e	enum:__anon478	file:
SVGA_CMD_RECT_ROP_PIXMAP_FILL	./vmware_vga.c	/^    SVGA_CMD_RECT_ROP_PIXMAP_FILL = 16,$/;"	e	enum:__anon478	file:
SVGA_CMD_SURFACE_ALPHA_BLEND	./vmware_vga.c	/^    SVGA_CMD_SURFACE_ALPHA_BLEND = 28,$/;"	e	enum:__anon478	file:
SVGA_CMD_SURFACE_COPY	./vmware_vga.c	/^    SVGA_CMD_SURFACE_COPY = 27,$/;"	e	enum:__anon478	file:
SVGA_CMD_SURFACE_FILL	./vmware_vga.c	/^    SVGA_CMD_SURFACE_FILL = 26,$/;"	e	enum:__anon478	file:
SVGA_CMD_UPDATE	./vmware_vga.c	/^    SVGA_CMD_UPDATE = 1,$/;"	e	enum:__anon478	file:
SVGA_CMD_UPDATE_VERBOSE	./vmware_vga.c	/^    SVGA_CMD_UPDATE_VERBOSE = 25,$/;"	e	enum:__anon478	file:
SVGA_CURSOR_ON_HIDE	./vmware_vga.c	/^    SVGA_CURSOR_ON_HIDE = 0,$/;"	e	enum:__anon479	file:
SVGA_CURSOR_ON_REMOVE_FROM_FB	./vmware_vga.c	/^    SVGA_CURSOR_ON_REMOVE_FROM_FB = 2,$/;"	e	enum:__anon479	file:
SVGA_CURSOR_ON_RESTORE_TO_FB	./vmware_vga.c	/^    SVGA_CURSOR_ON_RESTORE_TO_FB = 3,$/;"	e	enum:__anon479	file:
SVGA_CURSOR_ON_SHOW	./vmware_vga.c	/^    SVGA_CURSOR_ON_SHOW = 1,$/;"	e	enum:__anon479	file:
SVGA_FIFO_3D_HWVERSION	./vmware_vga.c	/^    SVGA_FIFO_3D_HWVERSION,$/;"	e	enum:__anon477	file:
SVGA_FIFO_CAPABILITIES	./vmware_vga.c	/^    SVGA_FIFO_CAPABILITIES = 4,$/;"	e	enum:__anon477	file:
SVGA_FIFO_CAP_ACCELFRONT	./vmware_vga.c	219;"	d	file:
SVGA_FIFO_CAP_FENCE	./vmware_vga.c	218;"	d	file:
SVGA_FIFO_CAP_NONE	./vmware_vga.c	217;"	d	file:
SVGA_FIFO_CAP_PITCHLOCK	./vmware_vga.c	220;"	d	file:
SVGA_FIFO_FENCE	./vmware_vga.c	/^    SVGA_FIFO_FENCE,$/;"	e	enum:__anon477	file:
SVGA_FIFO_FLAGS	./vmware_vga.c	/^    SVGA_FIFO_FLAGS,$/;"	e	enum:__anon477	file:
SVGA_FIFO_FLAG_ACCELFRONT	./vmware_vga.c	223;"	d	file:
SVGA_FIFO_FLAG_NONE	./vmware_vga.c	222;"	d	file:
SVGA_FIFO_MAX	./vmware_vga.c	/^    SVGA_FIFO_MAX,	\/* The distance from MIN to MAX must be at least 10K *\/$/;"	e	enum:__anon477	file:
SVGA_FIFO_MIN	./vmware_vga.c	/^    SVGA_FIFO_MIN = 0,$/;"	e	enum:__anon477	file:
SVGA_FIFO_NEXT_CMD	./vmware_vga.c	/^    SVGA_FIFO_NEXT_CMD,$/;"	e	enum:__anon477	file:
SVGA_FIFO_PITCHLOCK	./vmware_vga.c	/^    SVGA_FIFO_PITCHLOCK,$/;"	e	enum:__anon477	file:
SVGA_FIFO_SIZE	./vmware_vga.c	120;"	d	file:
SVGA_FIFO_SIZE	./vmware_vga.c	127;"	d	file:
SVGA_FIFO_STOP	./vmware_vga.c	/^    SVGA_FIFO_STOP,$/;"	e	enum:__anon477	file:
SVGA_ID	./vmware_vga.c	117;"	d	file:
SVGA_ID	./vmware_vga.c	124;"	d	file:
SVGA_ID_0	./vmware_vga.c	105;"	d	file:
SVGA_ID_1	./vmware_vga.c	106;"	d	file:
SVGA_ID_2	./vmware_vga.c	107;"	d	file:
SVGA_INDEX_PORT	./vmware_vga.c	110;"	d	file:
SVGA_IO_BASE	./vmware_vga.c	118;"	d	file:
SVGA_IO_BASE	./vmware_vga.c	125;"	d	file:
SVGA_IO_MUL	./vmware_vga.c	119;"	d	file:
SVGA_IO_MUL	./vmware_vga.c	126;"	d	file:
SVGA_LEGACY_BASE_PORT	./vmware_vga.c	109;"	d	file:
SVGA_MAGIC	./vmware_vga.c	103;"	d	file:
SVGA_MAKE_ID	./vmware_vga.c	104;"	d	file:
SVGA_MAX_HEIGHT	./vmware_vga.c	228;"	d	file:
SVGA_MAX_WIDTH	./vmware_vga.c	227;"	d	file:
SVGA_MEM_BASE	./vmware_vga.c	121;"	d	file:
SVGA_MEM_BASE	./vmware_vga.c	128;"	d	file:
SVGA_PALETTE_BASE	./vmware_vga.c	/^    SVGA_PALETTE_BASE = 1024,		\/* Base of SVGA color map *\/$/;"	e	enum:__anon476	file:
SVGA_PALETTE_END	./vmware_vga.c	/^    SVGA_PALETTE_END  = SVGA_PALETTE_BASE + 767,$/;"	e	enum:__anon476	file:
SVGA_PCI_DEVICE_ID	./vmware_vga.c	122;"	d	file:
SVGA_PCI_DEVICE_ID	./vmware_vga.c	129;"	d	file:
SVGA_PIXMAP_SIZE	./vmware_vga.c	478;"	d	file:
SVGA_REG_BITS_PER_PIXEL	./vmware_vga.c	/^    SVGA_REG_BITS_PER_PIXEL = 7,	\/* Current bpp in the guest *\/$/;"	e	enum:__anon476	file:
SVGA_REG_BLUE_MASK	./vmware_vga.c	/^    SVGA_REG_BLUE_MASK = 11,$/;"	e	enum:__anon476	file:
SVGA_REG_BUSY	./vmware_vga.c	/^    SVGA_REG_BUSY = 22,			\/* Read to check if sync is done *\/$/;"	e	enum:__anon476	file:
SVGA_REG_BYTES_PER_LINE	./vmware_vga.c	/^    SVGA_REG_BYTES_PER_LINE = 12,$/;"	e	enum:__anon476	file:
SVGA_REG_CAPABILITIES	./vmware_vga.c	/^    SVGA_REG_CAPABILITIES = 17,$/;"	e	enum:__anon476	file:
SVGA_REG_CONFIG_DONE	./vmware_vga.c	/^    SVGA_REG_CONFIG_DONE = 20,		\/* Set when memory area configured *\/$/;"	e	enum:__anon476	file:
SVGA_REG_CURSOR_ID	./vmware_vga.c	/^    SVGA_REG_CURSOR_ID = 24,		\/* ID of cursor *\/$/;"	e	enum:__anon476	file:
SVGA_REG_CURSOR_ON	./vmware_vga.c	/^    SVGA_REG_CURSOR_ON = 27,		\/* Turn cursor on\/off *\/$/;"	e	enum:__anon476	file:
SVGA_REG_CURSOR_X	./vmware_vga.c	/^    SVGA_REG_CURSOR_X = 25,		\/* Set cursor X position *\/$/;"	e	enum:__anon476	file:
SVGA_REG_CURSOR_Y	./vmware_vga.c	/^    SVGA_REG_CURSOR_Y = 26,		\/* Set cursor Y position *\/$/;"	e	enum:__anon476	file:
SVGA_REG_DEPTH	./vmware_vga.c	/^    SVGA_REG_DEPTH = 6,$/;"	e	enum:__anon476	file:
SVGA_REG_ENABLE	./vmware_vga.c	/^    SVGA_REG_ENABLE = 1,$/;"	e	enum:__anon476	file:
SVGA_REG_FB_OFFSET	./vmware_vga.c	/^    SVGA_REG_FB_OFFSET = 14,$/;"	e	enum:__anon476	file:
SVGA_REG_FB_SIZE	./vmware_vga.c	/^    SVGA_REG_FB_SIZE = 16,$/;"	e	enum:__anon476	file:
SVGA_REG_FB_START	./vmware_vga.c	/^    SVGA_REG_FB_START = 13,$/;"	e	enum:__anon476	file:
SVGA_REG_GREEN_MASK	./vmware_vga.c	/^    SVGA_REG_GREEN_MASK = 10,$/;"	e	enum:__anon476	file:
SVGA_REG_GUEST_ID	./vmware_vga.c	/^    SVGA_REG_GUEST_ID = 23,		\/* Set guest OS identifier *\/$/;"	e	enum:__anon476	file:
SVGA_REG_HEIGHT	./vmware_vga.c	/^    SVGA_REG_HEIGHT = 3,$/;"	e	enum:__anon476	file:
SVGA_REG_HOST_BITS_PER_PIXEL	./vmware_vga.c	/^    SVGA_REG_HOST_BITS_PER_PIXEL = 28,	\/* Current bpp in the host *\/$/;"	e	enum:__anon476	file:
SVGA_REG_ID	./vmware_vga.c	/^    SVGA_REG_ID = 0,$/;"	e	enum:__anon476	file:
SVGA_REG_MAX_HEIGHT	./vmware_vga.c	/^    SVGA_REG_MAX_HEIGHT = 5,$/;"	e	enum:__anon476	file:
SVGA_REG_MAX_WIDTH	./vmware_vga.c	/^    SVGA_REG_MAX_WIDTH = 4,$/;"	e	enum:__anon476	file:
SVGA_REG_MEM_REGS	./vmware_vga.c	/^    SVGA_REG_MEM_REGS = 30,		\/* Number of FIFO registers *\/$/;"	e	enum:__anon476	file:
SVGA_REG_MEM_SIZE	./vmware_vga.c	/^    SVGA_REG_MEM_SIZE = 19,$/;"	e	enum:__anon476	file:
SVGA_REG_MEM_START	./vmware_vga.c	/^    SVGA_REG_MEM_START = 18,		\/* Memory for command FIFO *\/$/;"	e	enum:__anon476	file:
SVGA_REG_NUM_DISPLAYS	./vmware_vga.c	/^    SVGA_REG_NUM_DISPLAYS = 31,		\/* Number of guest displays *\/$/;"	e	enum:__anon476	file:
SVGA_REG_PITCHLOCK	./vmware_vga.c	/^    SVGA_REG_PITCHLOCK = 32,		\/* Fixed pitch for all modes *\/$/;"	e	enum:__anon476	file:
SVGA_REG_PSEUDOCOLOR	./vmware_vga.c	/^    SVGA_REG_PSEUDOCOLOR = 8,$/;"	e	enum:__anon476	file:
SVGA_REG_RED_MASK	./vmware_vga.c	/^    SVGA_REG_RED_MASK = 9,$/;"	e	enum:__anon476	file:
SVGA_REG_SCRATCH_SIZE	./vmware_vga.c	/^    SVGA_REG_SCRATCH_SIZE = 29,		\/* Number of scratch registers *\/$/;"	e	enum:__anon476	file:
SVGA_REG_SYNC	./vmware_vga.c	/^    SVGA_REG_SYNC = 21,			\/* Write to force synchronization *\/$/;"	e	enum:__anon476	file:
SVGA_REG_VRAM_SIZE	./vmware_vga.c	/^    SVGA_REG_VRAM_SIZE = 15,$/;"	e	enum:__anon476	file:
SVGA_REG_WIDTH	./vmware_vga.c	/^    SVGA_REG_WIDTH = 2,$/;"	e	enum:__anon476	file:
SVGA_SCRATCH_BASE	./vmware_vga.c	/^    SVGA_SCRATCH_BASE = SVGA_PALETTE_BASE + 768,$/;"	e	enum:__anon476	file:
SVGA_SCRATCH_SIZE	./vmware_vga.c	226;"	d	file:
SVGA_VALUE_PORT	./vmware_vga.c	111;"	d	file:
SVGA_VERSION_2	./vmware_vga.c	114;"	d	file:
SWAP_PIXELS	./pl110_template.h	107;"	d
SWAP_PIXELS	./pl110_template.h	302;"	d
SWAP_WORDS	./blizzard_template.h	136;"	d
SWAP_WORDS	./blizzard_template.h	45;"	d
SWAP_WORDS	./pl110_template.h	104;"	d
SWAP_WORDS	./pl110_template.h	110;"	d
SWAP_WORDS	./pl110_template.h	304;"	d
SWAP_WORDS	./pl110_template.h	99;"	d
SWAP_WORDS	./pxa2xx_template.h	27;"	d
SWAP_WORDS	./pxa2xx_template.h	434;"	d
SWAR1	./pxa2xx.c	881;"	d	file:
SWAR2	./pxa2xx.c	882;"	d	file:
SWCR	./pxa2xx.c	880;"	d	file:
SWITCH_ROLE_CP_SIZE	./bt.h	740;"	d
SXCNFG	./pxa2xx.c	466;"	d	file:
SYBORG_ID_FRAMEBUFFER	./syborg.h	12;"	d
SYBORG_ID_HOSTFS	./syborg.h	13;"	d
SYBORG_ID_INT	./syborg.h	5;"	d
SYBORG_ID_KEYBOARD	./syborg.h	7;"	d
SYBORG_ID_MOUSE	./syborg.h	10;"	d
SYBORG_ID_NAND	./syborg.h	16;"	d
SYBORG_ID_PLATFORM	./syborg.h	4;"	d
SYBORG_ID_RTC	./syborg.h	9;"	d
SYBORG_ID_SERIAL	./syborg.h	6;"	d
SYBORG_ID_SNAPSHOT	./syborg.h	14;"	d
SYBORG_ID_TIMER	./syborg.h	8;"	d
SYBORG_ID_TOUCHSCREEN	./syborg.h	11;"	d
SYBORG_ID_VIRTIO	./syborg.h	15;"	d
SYBORG_VIRTIO_CONFIG	./syborg_virtio.c	58;"	d	file:
SYBORG_VIRTIO_DEVTYPE	./syborg_virtio.c	/^    SYBORG_VIRTIO_DEVTYPE        = 1,$/;"	e	enum:__anon438	file:
SYBORG_VIRTIO_GUEST_FEATURES	./syborg_virtio.c	/^    SYBORG_VIRTIO_GUEST_FEATURES = 3,$/;"	e	enum:__anon438	file:
SYBORG_VIRTIO_HOST_FEATURES	./syborg_virtio.c	/^    SYBORG_VIRTIO_HOST_FEATURES  = 2,$/;"	e	enum:__anon438	file:
SYBORG_VIRTIO_ID	./syborg_virtio.c	/^    SYBORG_VIRTIO_ID             = 0,$/;"	e	enum:__anon438	file:
SYBORG_VIRTIO_INT_ENABLE	./syborg_virtio.c	/^    SYBORG_VIRTIO_INT_ENABLE     = 9,$/;"	e	enum:__anon438	file:
SYBORG_VIRTIO_INT_STATUS	./syborg_virtio.c	/^    SYBORG_VIRTIO_INT_STATUS     = 10$/;"	e	enum:__anon438	file:
SYBORG_VIRTIO_QUEUE_BASE	./syborg_virtio.c	/^    SYBORG_VIRTIO_QUEUE_BASE     = 4,$/;"	e	enum:__anon438	file:
SYBORG_VIRTIO_QUEUE_NOTIFY	./syborg_virtio.c	/^    SYBORG_VIRTIO_QUEUE_NOTIFY   = 7,$/;"	e	enum:__anon438	file:
SYBORG_VIRTIO_QUEUE_NUM	./syborg_virtio.c	/^    SYBORG_VIRTIO_QUEUE_NUM      = 5,$/;"	e	enum:__anon438	file:
SYBORG_VIRTIO_QUEUE_SEL	./syborg_virtio.c	/^    SYBORG_VIRTIO_QUEUE_SEL      = 6,$/;"	e	enum:__anon438	file:
SYBORG_VIRTIO_STATUS	./syborg_virtio.c	/^    SYBORG_VIRTIO_STATUS         = 8,$/;"	e	enum:__anon438	file:
SYNC	./omap_dma.c	131;"	d	file:
SYSCTRL_SIZE	./slavio_misc.c	64;"	d	file:
SYSTICK_CLKSOURCE	./armv7m_nvic.c	50;"	d	file:
SYSTICK_COUNTFLAG	./armv7m_nvic.c	51;"	d	file:
SYSTICK_ENABLE	./armv7m_nvic.c	48;"	d	file:
SYSTICK_SCALE	./armv7m_nvic.c	46;"	d	file:
SYSTICK_TICKINT	./armv7m_nvic.c	49;"	d	file:
SYS_FREQ	./mcf5208.c	15;"	d	file:
SYS_RESET	./slavio_misc.c	80;"	d	file:
SYS_RESETSTAT	./slavio_misc.c	81;"	d	file:
SYS_TIMER_OFFSET	./slavio_timer.c	74;"	d	file:
SYS_TIMER_SIZE	./slavio_timer.c	71;"	d	file:
S_CH	./fmopl.c	/^static OPL_CH *S_CH;$/;"	v	file:
SaveLiveStateHandler	./hw.h	/^typedef int SaveLiveStateHandler(QEMUFile *f, int stage, void *opaque);$/;"	t
SaveStateHandler	./hw.h	/^typedef void SaveStateHandler(QEMUFile *f, void *opaque);$/;"	t
ScoopInfo	./sharpsl.h	/^typedef struct ScoopInfo ScoopInfo;$/;"	t	typeref:struct:ScoopInfo
ScoopInfo	./zaurus.c	/^struct ScoopInfo {$/;"	s	file:
SerialFIFO	./serial.c	/^struct SerialFIFO {$/;"	s	file:
SerialFIFO	./serial.c	/^} typedef SerialFIFO;$/;"	t	file:
SerialState	./escc.c	/^struct SerialState {$/;"	s	file:
SerialState	./serial.c	/^struct SerialState {$/;"	s	file:
SetHubFeature	./usb-hub.c	48;"	d	file:
SetIRQFunc	./irq.h	/^typedef void SetIRQFunc(void *opaque, int irq_num, int level);$/;"	t
SetPortFeature	./usb-hub.c	49;"	d	file:
SpitzKeyboardState	./spitz.c	/^} SpitzKeyboardState;$/;"	t	typeref:struct:__anon401	file:
SpitzLCDTG	./spitz.c	/^} SpitzLCDTG;$/;"	t	typeref:struct:__anon402	file:
StatRead_2xF	./gustate.h	105;"	d
Status	./cs4231a.c	/^    Status,$/;"	e	enum:__anon200	file:
Status	./usb-net.c	/^    le32 Status;$/;"	m	struct:rndis_indicate_status_msg_type	file:
Status	./usb-net.c	/^    le32 Status;$/;"	m	struct:rndis_init_cmplt_type	file:
Status	./usb-net.c	/^    le32 Status;$/;"	m	struct:rndis_keepalive_cmplt_type	file:
Status	./usb-net.c	/^    le32 Status;$/;"	m	struct:rndis_query_cmplt_type	file:
Status	./usb-net.c	/^    le32 Status;$/;"	m	struct:rndis_reset_cmplt_type	file:
Status	./usb-net.c	/^    le32 Status;$/;"	m	struct:rndis_set_cmplt_type	file:
StatusBufferLength	./usb-net.c	/^    le32 StatusBufferLength;$/;"	m	struct:rndis_indicate_status_msg_type	file:
StatusBufferOffset	./usb-net.c	/^    le32 StatusBufferOffset;$/;"	m	struct:rndis_indicate_status_msg_type	file:
Sun4c_INTCTLState	./sun4c_intctl.c	/^typedef struct Sun4c_INTCTLState {$/;"	s	file:
Sun4c_INTCTLState	./sun4c_intctl.c	/^} Sun4c_INTCTLState;$/;"	t	typeref:struct:Sun4c_INTCTLState	file:
Sun_init_header	./firmware_abi.h	/^Sun_init_header(struct Sun_nvram *header, const uint8_t *macaddr, int machine_id)$/;"	f
Sun_nvram	./firmware_abi.h	/^struct Sun_nvram {$/;"	s
SyborgFBState	./syborg_fb.c	/^} SyborgFBState;$/;"	t	typeref:struct:__anon422	file:
SyborgIntState	./syborg_interrupt.c	/^} SyborgIntState;$/;"	t	typeref:struct:__anon426	file:
SyborgKeyboardState	./syborg_keyboard.c	/^} SyborgKeyboardState;$/;"	t	typeref:struct:__anon428	file:
SyborgPointerState	./syborg_pointer.c	/^} SyborgPointerState;$/;"	t	typeref:struct:__anon431	file:
SyborgRTCState	./syborg_rtc.c	/^} SyborgRTCState;$/;"	t	typeref:struct:__anon433	file:
SyborgSerialState	./syborg_serial.c	/^} SyborgSerialState;$/;"	t	typeref:struct:__anon435	file:
SyborgTimerState	./syborg_timer.c	/^} SyborgTimerState;$/;"	t	typeref:struct:__anon437	file:
SyborgVirtIOProxy	./syborg_virtio.c	/^} SyborgVirtIOProxy;$/;"	t	typeref:struct:__anon439	file:
SynVoiceIRQ8f	./gustate.h	125;"	d
SysBusDevice	./sysbus.h	/^struct SysBusDevice {$/;"	s
SysBusDevice	./sysbus.h	/^typedef struct SysBusDevice SysBusDevice;$/;"	t	typeref:struct:SysBusDevice
SysBusDeviceInfo	./sysbus.h	/^} SysBusDeviceInfo;$/;"	t	typeref:struct:__anon441
SysBusPCNetState	./pcnet.c	/^} SysBusPCNetState;$/;"	t	typeref:struct:__anon330	file:
T	./fmopl.h	/^	int T[2];			\/* timer counter                     *\/$/;"	m	struct:fm_opl_f
T1MODE	./cuda.c	63;"	d	file:
T1MODE_CONT	./cuda.c	64;"	d	file:
T1_INT	./cuda.c	59;"	d	file:
T2_INT	./cuda.c	60;"	d	file:
TACK	./cuda.c	47;"	d	file:
TAG_MASK	./ide.c	77;"	d	file:
TAHVO_REG_ASICR	./cbus.c	487;"	d	file:
TAHVO_REG_CCR1	./cbus.c	495;"	d	file:
TAHVO_REG_CCR2	./cbus.c	496;"	d	file:
TAHVO_REG_CHAPWMR	./cbus.c	491;"	d	file:
TAHVO_REG_FRR	./cbus.c	500;"	d	file:
TAHVO_REG_IDR	./cbus.c	488;"	d	file:
TAHVO_REG_IDSR	./cbus.c	489;"	d	file:
TAHVO_REG_IMR	./cbus.c	490;"	d	file:
TAHVO_REG_LEDPWMR	./cbus.c	492;"	d	file:
TAHVO_REG_NOPR	./cbus.c	499;"	d	file:
TAHVO_REG_RCR	./cbus.c	494;"	d	file:
TAHVO_REG_TESTR1	./cbus.c	497;"	d	file:
TAHVO_REG_TESTR2	./cbus.c	498;"	d	file:
TAHVO_REG_USBR	./cbus.c	493;"	d	file:
TAP_VNET_HDR	./virtio-net.c	22;"	d	file:
TC6393XB_GPIOS	./tc6393xb.c	25;"	d	file:
TC6393XB_NR_IRQS	./tc6393xb.c	23;"	d	file:
TC6393XB_RAM	./devices.h	56;"	d
TC6393xbState	./devices.h	/^typedef struct TC6393xbState TC6393xbState;$/;"	t	typeref:struct:TC6393xbState
TC6393xbState	./tc6393xb.c	/^struct TC6393xbState {$/;"	s	file:
TCHI_FAS100A	./esp.c	148;"	d	file:
TCMI_VERBOSE	./omap.h	1019;"	d
TCP_FLAGS_ONLY	./rtl8139.c	1864;"	d	file:
TCP_FLAG_FIN	./rtl8139.c	1869;"	d	file:
TCP_FLAG_PUSH	./rtl8139.c	1870;"	d	file:
TCP_HEADER_CLEAR_FLAGS	./rtl8139.c	1867;"	d	file:
TCP_HEADER_DATA_OFFSET	./rtl8139.c	1863;"	d	file:
TCP_HEADER_FLAGS	./rtl8139.c	1865;"	d	file:
TCP_UUID	./bt.h	/^    TCP_UUID		= 0x0004,$/;"	e	enum:sdp_proto_uuid
TCR	./pxa2xx_lcd.c	98;"	d	file:
TCR_EPH_LOOP	./smc91c111.c	53;"	d	file:
TCR_FORCOL	./smc91c111.c	56;"	d	file:
TCR_LOOP	./smc91c111.c	57;"	d	file:
TCR_NOCRC	./smc91c111.c	54;"	d	file:
TCR_PAD_EN	./smc91c111.c	55;"	d	file:
TCR_TXEN	./smc91c111.c	58;"	d	file:
TCSR_ARHT	./xilinx_timer.c	40;"	d	file:
TCSR_CAPT	./xilinx_timer.c	39;"	d	file:
TCSR_ENALL	./xilinx_timer.c	46;"	d	file:
TCSR_ENIT	./xilinx_timer.c	42;"	d	file:
TCSR_ENT	./xilinx_timer.c	43;"	d	file:
TCSR_GENT	./xilinx_timer.c	38;"	d	file:
TCSR_LOAD	./xilinx_timer.c	41;"	d	file:
TCSR_MDT	./xilinx_timer.c	36;"	d	file:
TCSR_PWMA	./xilinx_timer.c	45;"	d	file:
TCSR_TINT	./xilinx_timer.c	44;"	d	file:
TCSR_UDT	./xilinx_timer.c	37;"	d	file:
TCS_AT_UUID	./bt.h	/^    TCS_AT_UUID		= 0x0006,$/;"	e	enum:sdp_proto_uuid
TCS_BIN_UUID	./bt.h	/^    TCS_BIN_UUID	= 0x0005,$/;"	e	enum:sdp_proto_uuid
TCTR	./rtl8139.c	/^    uint32_t   TCTR;$/;"	m	struct:RTL8139State	file:
TCTR_base	./rtl8139.c	/^    int64_t    TCTR_base;$/;"	m	struct:RTL8139State	file:
TCXState	./tcx.c	/^typedef struct TCXState {$/;"	s	file:
TCXState	./tcx.c	/^} TCXState;$/;"	t	typeref:struct:TCXState	file:
TCX_DAC_NREGS	./tcx.c	33;"	d	file:
TCX_TEC_NREGS	./tcx.c	36;"	d	file:
TCX_THC_NREGS_24	./tcx.c	35;"	d	file:
TCX_THC_NREGS_8	./tcx.c	34;"	d	file:
TD_CTRL_ACTIVE	./usb-uhci.c	53;"	d	file:
TD_CTRL_BABBLE	./usb-uhci.c	55;"	d	file:
TD_CTRL_ERROR_SHIFT	./usb-uhci.c	50;"	d	file:
TD_CTRL_IOC	./usb-uhci.c	52;"	d	file:
TD_CTRL_IOS	./usb-uhci.c	51;"	d	file:
TD_CTRL_NAK	./usb-uhci.c	56;"	d	file:
TD_CTRL_SPD	./usb-uhci.c	49;"	d	file:
TD_CTRL_STALL	./usb-uhci.c	54;"	d	file:
TD_CTRL_TIMEOUT	./usb-uhci.c	57;"	d	file:
TE	./cs4231a.c	90;"	d	file:
TEMP1_VAL	./tsc2005.c	107;"	d	file:
TEMP1_VAL	./tsc210x.c	148;"	d	file:
TEMP2_VAL	./tsc2005.c	108;"	d	file:
TEMP2_VAL	./tsc210x.c	149;"	d	file:
TERM_EMPTY_BLOCK_LIST	./ftl_inverse_mapping_manager.c	/^void TERM_EMPTY_BLOCK_LIST(void)$/;"	f
TERM_FTL_BUFFER	./firm_buffer_manager.c	/^void TERM_FTL_BUFFER(void)$/;"	f
TERM_INVERSE_BLOCK_MAPPING	./ftl_inverse_mapping_manager.c	/^void TERM_INVERSE_BLOCK_MAPPING(void)$/;"	f
TERM_INVERSE_PAGE_MAPPING	./ftl_inverse_mapping_manager.c	/^void TERM_INVERSE_PAGE_MAPPING(void)$/;"	f
TERM_IO_BUFFER	./firm_buffer_manager.c	/^void TERM_IO_BUFFER(void)$/;"	f
TERM_LOG_MANAGER	./ssd_log_manager.c	/^void TERM_LOG_MANAGER(void)$/;"	f
TERM_MAPPING_TABLE	./ftl_mapping_manager.c	/^void TERM_MAPPING_TABLE(void)$/;"	f
TERM_PERF_CHECKER	./ftl_perf_manager.c	/^void TERM_PERF_CHECKER(void){$/;"	f
TERM_TRIM	./ssd_trim_manager.c	/^void TERM_TRIM(void)$/;"	f
TERM_VALID_ARRAY	./ftl_inverse_mapping_manager.c	/^void TERM_VALID_ARRAY(void)$/;"	f
TERM_VICTIM_BLOCK_LIST	./ftl_inverse_mapping_manager.c	/^void TERM_VICTIM_BLOCK_LIST(void)$/;"	f
TER_CAP	./mcf5206.c	31;"	d	file:
TER_REF	./mcf5206.c	32;"	d	file:
TEXTMODE_X	./vga.c	1953;"	d	file:
TEXTMODE_Y	./vga.c	1954;"	d	file:
THREAD_CLIENT	./ssd_log_manager.c	/^void THREAD_CLIENT(void* arg)$/;"	f
THREAD_SERVER	./ssd_log_manager.c	/^void THREAD_SERVER(void* arg)$/;"	f
TI	./cs4231a.c	97;"	d	file:
TICK_INT_DIS	./sun4u.c	60;"	d	file:
TICK_MAX	./sun4u.c	61;"	d	file:
TIMEOUT_INTR	./omap_dma.c	125;"	d	file:
TIMER_COUNTER	./slavio_timer.c	78;"	d	file:
TIMER_COUNTER_NORST	./slavio_timer.c	79;"	d	file:
TIMER_COUNT_MASK32	./slavio_timer.c	83;"	d	file:
TIMER_CTRL_32BIT	./arm_timer.c	16;"	d	file:
TIMER_CTRL_DIV1	./arm_timer.c	17;"	d	file:
TIMER_CTRL_DIV16	./arm_timer.c	18;"	d	file:
TIMER_CTRL_DIV256	./arm_timer.c	19;"	d	file:
TIMER_CTRL_ENABLE	./arm_timer.c	22;"	d	file:
TIMER_CTRL_IE	./arm_timer.c	20;"	d	file:
TIMER_CTRL_ONESHOT	./arm_timer.c	15;"	d	file:
TIMER_CTRL_PERIODIC	./arm_timer.c	21;"	d	file:
TIMER_FEAT_CAPT	./sh_timer.c	25;"	d	file:
TIMER_FEAT_EXTCLK	./sh_timer.c	26;"	d	file:
TIMER_FREQ	./mips_timer.c	5;"	d	file:
TIMER_FREQ	./syborg_timer.c	/^    TIMER_FREQ        = 7$/;"	e	enum:__anon436	file:
TIMER_ID	./syborg_timer.c	/^    TIMER_ID          = 0,$/;"	e	enum:__anon436	file:
TIMER_INT_ENABLE	./syborg_timer.c	/^    TIMER_INT_ENABLE  = 5,$/;"	e	enum:__anon436	file:
TIMER_INT_STATUS	./syborg_timer.c	/^    TIMER_INT_STATUS  = 6,$/;"	e	enum:__anon436	file:
TIMER_LIMIT	./slavio_timer.c	77;"	d	file:
TIMER_LIMIT	./syborg_timer.c	/^    TIMER_LIMIT       = 3,$/;"	e	enum:__anon436	file:
TIMER_LIMIT_MASK32	./slavio_timer.c	84;"	d	file:
TIMER_MAX_COUNT32	./slavio_timer.c	86;"	d	file:
TIMER_MAX_COUNT64	./slavio_timer.c	85;"	d	file:
TIMER_MODE	./slavio_timer.c	81;"	d	file:
TIMER_ONESHOT	./syborg_timer.c	/^    TIMER_ONESHOT     = 2,$/;"	e	enum:__anon436	file:
TIMER_PACKET	./cuda.c	70;"	d	file:
TIMER_PERIOD	./slavio_timer.c	88;"	d	file:
TIMER_REACHED	./slavio_timer.c	87;"	d	file:
TIMER_RUNNING	./syborg_timer.c	/^    TIMER_RUNNING     = 1,$/;"	e	enum:__anon436	file:
TIMER_SLOWDOWN	./etraxfs_timer.c	103;"	d	file:
TIMER_STATUS	./slavio_timer.c	80;"	d	file:
TIMER_TCR_CKEG	./sh_timer.c	18;"	d	file:
TIMER_TCR_ICPE	./sh_timer.c	20;"	d	file:
TIMER_TCR_ICPF	./sh_timer.c	22;"	d	file:
TIMER_TCR_RESERVED	./sh_timer.c	23;"	d	file:
TIMER_TCR_TPSC	./sh_timer.c	17;"	d	file:
TIMER_TCR_UNF	./sh_timer.c	21;"	d	file:
TIMER_TCR_UNIE	./sh_timer.c	19;"	d	file:
TIMER_VALUE	./syborg_timer.c	/^    TIMER_VALUE       = 4,$/;"	e	enum:__anon436	file:
TIP	./cuda.c	48;"	d	file:
TI_BUFSZ	./esp.c	51;"	d	file:
TL	./fmopl.h	/^	INT32 TL;		\/* total level     :TL << 8            *\/$/;"	m	struct:fm_opl_slot
TLL	./fmopl.h	/^	INT32 TLL;		\/* adjusted now TL                     *\/$/;"	m	struct:fm_opl_slot
TL_BITS	./fmopl.c	67;"	d	file:
TL_MAX	./fmopl.c	181;"	d	file:
TL_TABLE	./fmopl.c	/^static INT32 *TL_TABLE;$/;"	v	file:
TMDLOAD	./pcnet.c	485;"	d	file:
TMDL_BCNT_MASK	./pcnet.c	201;"	d	file:
TMDL_BCNT_SH	./pcnet.c	202;"	d	file:
TMDL_ONES_MASK	./pcnet.c	203;"	d	file:
TMDL_ONES_SH	./pcnet.c	204;"	d	file:
TMDM_BUFF_MASK	./pcnet.c	241;"	d	file:
TMDM_BUFF_SH	./pcnet.c	242;"	d	file:
TMDM_EXDEF_MASK	./pcnet.c	237;"	d	file:
TMDM_EXDEF_SH	./pcnet.c	238;"	d	file:
TMDM_LCAR_MASK	./pcnet.c	233;"	d	file:
TMDM_LCAR_SH	./pcnet.c	234;"	d	file:
TMDM_LCOL_MASK	./pcnet.c	235;"	d	file:
TMDM_LCOL_SH	./pcnet.c	236;"	d	file:
TMDM_RTRY_MASK	./pcnet.c	231;"	d	file:
TMDM_RTRY_SH	./pcnet.c	232;"	d	file:
TMDM_TDR_MASK	./pcnet.c	229;"	d	file:
TMDM_TDR_SH	./pcnet.c	230;"	d	file:
TMDM_TRC_MASK	./pcnet.c	227;"	d	file:
TMDM_TRC_SH	./pcnet.c	228;"	d	file:
TMDM_UFLO_MASK	./pcnet.c	239;"	d	file:
TMDM_UFLO_SH	./pcnet.c	240;"	d	file:
TMDSTORE	./pcnet.c	487;"	d	file:
TMDS_ADDFCS_MASK	./pcnet.c	220;"	d	file:
TMDS_ADDFCS_SH	./pcnet.c	221;"	d	file:
TMDS_BPE_MASK	./pcnet.c	206;"	d	file:
TMDS_BPE_SH	./pcnet.c	207;"	d	file:
TMDS_DEF_MASK	./pcnet.c	212;"	d	file:
TMDS_DEF_SH	./pcnet.c	213;"	d	file:
TMDS_ENP_MASK	./pcnet.c	208;"	d	file:
TMDS_ENP_SH	./pcnet.c	209;"	d	file:
TMDS_ERR_MASK	./pcnet.c	222;"	d	file:
TMDS_ERR_SH	./pcnet.c	223;"	d	file:
TMDS_LTINT_MASK	./pcnet.c	216;"	d	file:
TMDS_LTINT_SH	./pcnet.c	217;"	d	file:
TMDS_NOFCS_MASK	./pcnet.c	218;"	d	file:
TMDS_NOFCS_SH	./pcnet.c	219;"	d	file:
TMDS_ONE_MASK	./pcnet.c	214;"	d	file:
TMDS_ONE_SH	./pcnet.c	215;"	d	file:
TMDS_OWN_MASK	./pcnet.c	224;"	d	file:
TMDS_OWN_SH	./pcnet.c	225;"	d	file:
TMDS_STP_MASK	./pcnet.c	210;"	d	file:
TMDS_STP_SH	./pcnet.c	211;"	d	file:
TMP105State	./tmp105.c	/^} TMP105State;$/;"	t	typeref:struct:__anon446	file:
TMROF_EN	./acpi.c	62;"	d	file:
TMR_CE	./mcf5206.c	29;"	d	file:
TMR_CLK	./mcf5206.c	25;"	d	file:
TMR_FRR	./mcf5206.c	26;"	d	file:
TMR_OM	./mcf5206.c	28;"	d	file:
TMR_ORI	./mcf5206.c	27;"	d	file:
TMR_RST	./mcf5206.c	24;"	d	file:
TMU0	./sh7750.c	/^	TMU3, TMU4, TMU0, TMU1, TMU2_TUNI, TMU2_TICPI,$/;"	e	enum:__anon386	file:
TMU012_FEAT_3CHAN	./sh.h	31;"	d
TMU012_FEAT_EXTCLK	./sh.h	32;"	d
TMU012_FEAT_TOCR	./sh.h	30;"	d
TMU1	./sh7750.c	/^	TMU3, TMU4, TMU0, TMU1, TMU2_TUNI, TMU2_TICPI,$/;"	e	enum:__anon386	file:
TMU2	./sh7750.c	/^	DMAC, PCIC1, TMU2, RTC, SCI1, SCIF, REF,$/;"	e	enum:__anon386	file:
TMU2_TICPI	./sh7750.c	/^	TMU3, TMU4, TMU0, TMU1, TMU2_TUNI, TMU2_TICPI,$/;"	e	enum:__anon386	file:
TMU2_TUNI	./sh7750.c	/^	TMU3, TMU4, TMU0, TMU1, TMU2_TUNI, TMU2_TICPI,$/;"	e	enum:__anon386	file:
TMU3	./sh7750.c	/^	TMU3, TMU4, TMU0, TMU1, TMU2_TUNI, TMU2_TICPI,$/;"	e	enum:__anon386	file:
TMU4	./sh7750.c	/^	TMU3, TMU4, TMU0, TMU1, TMU2_TUNI, TMU2_TICPI,$/;"	e	enum:__anon386	file:
TOSA_GPIO_BT_LED	./tosa.c	39;"	d	file:
TOSA_GPIO_CF_CD	./tosa.c	29;"	d	file:
TOSA_GPIO_CF_IRQ	./tosa.c	28;"	d	file:
TOSA_GPIO_CHRG_ERR_LED	./tosa.c	41;"	d	file:
TOSA_GPIO_IR_POWERDWN	./tosa.c	34;"	d	file:
TOSA_GPIO_JC_CF_IRQ	./tosa.c	31;"	d	file:
TOSA_GPIO_NOTE_LED	./tosa.c	40;"	d	file:
TOSA_GPIO_ON_RESET	./tosa.c	27;"	d	file:
TOSA_GPIO_PWR_ON	./tosa.c	36;"	d	file:
TOSA_GPIO_SD_WP	./tosa.c	35;"	d	file:
TOSA_GPIO_TC6393XB_INT	./tosa.c	30;"	d	file:
TOSA_GPIO_TC6393XB_L3V_ON	./tosa.c	42;"	d	file:
TOSA_GPIO_WLAN_LED	./tosa.c	43;"	d	file:
TOSA_GPIO_nSD_DETECT	./tosa.c	26;"	d	file:
TOSA_RAM	./tosa.c	23;"	d	file:
TOSA_ROM	./tosa.c	24;"	d	file:
TOSA_SCOOP_GPIO_BASE	./tosa.c	33;"	d	file:
TOSA_SCOOP_JC_GPIO_BASE	./tosa.c	38;"	d	file:
TP	./r2d.c	/^    SDCARD, PCI_INTA, PCI_INTB, EXT, TP,$/;"	e	enum:r2d_fpga_irq	file:
TRACE	./eepro100.c	69;"	d	file:
TRANSP_NOP	./cirrus_vga.c	424;"	d	file:
TRANSP_ROP	./cirrus_vga.c	420;"	d	file:
TRANS_ERR_INTR	./omap_dma.c	133;"	d	file:
TREQ	./cuda.c	46;"	d	file:
TRGBR	./pxa2xx_lcd.c	97;"	d	file:
TRK0_ERR	./ide.c	64;"	d	file:
TRUE	./bt-sdp.c	789;"	d	file:
TSAD_OWN0	./rtl8139.c	/^ TSAD_OWN0 = 1<<00, \/\/ OWN bit of Descriptor 0$/;"	e	enum:TSAD_bits	file:
TSAD_OWN1	./rtl8139.c	/^ TSAD_OWN1 = 1<<01, \/\/ OWN bit of Descriptor 1$/;"	e	enum:TSAD_bits	file:
TSAD_OWN2	./rtl8139.c	/^ TSAD_OWN2 = 1<<02, \/\/ OWN bit of Descriptor 2$/;"	e	enum:TSAD_bits	file:
TSAD_OWN3	./rtl8139.c	/^ TSAD_OWN3 = 1<<03, \/\/ OWN bit of Descriptor 3$/;"	e	enum:TSAD_bits	file:
TSAD_TABT0	./rtl8139.c	/^ TSAD_TABT0 = 1<<04, \/\/ TABT bit of Descriptor 0$/;"	e	enum:TSAD_bits	file:
TSAD_TABT1	./rtl8139.c	/^ TSAD_TABT1 = 1<<05, \/\/ TABT bit of Descriptor 1$/;"	e	enum:TSAD_bits	file:
TSAD_TABT2	./rtl8139.c	/^ TSAD_TABT2 = 1<<06, \/\/ TABT bit of Descriptor 2$/;"	e	enum:TSAD_bits	file:
TSAD_TABT3	./rtl8139.c	/^ TSAD_TABT3 = 1<<07, \/\/ TABT bit of Descriptor 3$/;"	e	enum:TSAD_bits	file:
TSAD_TOK0	./rtl8139.c	/^ TSAD_TOK0 = 1<<12, \/\/ TOK bit of Descriptor 0$/;"	e	enum:TSAD_bits	file:
TSAD_TOK1	./rtl8139.c	/^ TSAD_TOK1 = 1<<13, \/\/ TOK bit of Descriptor 1$/;"	e	enum:TSAD_bits	file:
TSAD_TOK2	./rtl8139.c	/^ TSAD_TOK2 = 1<<14, \/\/ TOK bit of Descriptor 2$/;"	e	enum:TSAD_bits	file:
TSAD_TOK3	./rtl8139.c	/^ TSAD_TOK3 = 1<<15, \/\/ TOK bit of Descriptor 3$/;"	e	enum:TSAD_bits	file:
TSAD_TUN0	./rtl8139.c	/^ TSAD_TUN0 = 1<<8, \/\/ TUN bit of Descriptor 0$/;"	e	enum:TSAD_bits	file:
TSAD_TUN1	./rtl8139.c	/^ TSAD_TUN1 = 1<<9, \/\/ TUN bit of Descriptor 1$/;"	e	enum:TSAD_bits	file:
TSAD_TUN2	./rtl8139.c	/^ TSAD_TUN2 = 1<<10, \/\/ TUN bit of Descriptor 2$/;"	e	enum:TSAD_bits	file:
TSAD_TUN3	./rtl8139.c	/^ TSAD_TUN3 = 1<<11, \/\/ TUN bit of Descriptor 3$/;"	e	enum:TSAD_bits	file:
TSAD_bits	./rtl8139.c	/^enum TSAD_bits {$/;"	g	file:
TSC2005State	./tsc2005.c	/^} TSC2005State;$/;"	t	typeref:struct:__anon448	file:
TSC210xRateInfo	./tsc210x.c	/^} TSC210xRateInfo;$/;"	t	typeref:struct:__anon452	file:
TSC210xState	./tsc210x.c	/^} TSC210xState;$/;"	t	typeref:struct:__anon450	file:
TSC_AUDIO_REGISTERS_PAGE	./tsc210x.c	31;"	d	file:
TSC_CONTROL_REGISTERS_PAGE	./tsc210x.c	30;"	d	file:
TSC_CUT_RESOLUTION	./tsc2005.c	26;"	d	file:
TSC_CUT_RESOLUTION	./tsc210x.c	35;"	d	file:
TSC_DATA_REGISTERS_PAGE	./tsc210x.c	29;"	d	file:
TSC_MODE_AUX	./tsc2005.c	/^    TSC_MODE_AUX,$/;"	e	enum:__anon449	file:
TSC_MODE_AUX	./tsc210x.c	107;"	d	file:
TSC_MODE_AUX_SCAN	./tsc2005.c	/^    TSC_MODE_AUX_SCAN,$/;"	e	enum:__anon449	file:
TSC_MODE_AUX_SCAN	./tsc210x.c	108;"	d	file:
TSC_MODE_BAT1	./tsc210x.c	105;"	d	file:
TSC_MODE_BAT2	./tsc210x.c	106;"	d	file:
TSC_MODE_NO_SCAN	./tsc210x.c	99;"	d	file:
TSC_MODE_PORT_SCAN	./tsc210x.c	110;"	d	file:
TSC_MODE_RESERVED	./tsc2005.c	/^    TSC_MODE_RESERVED,$/;"	e	enum:__anon449	file:
TSC_MODE_TEMP1	./tsc2005.c	/^    TSC_MODE_TEMP1,$/;"	e	enum:__anon449	file:
TSC_MODE_TEMP1	./tsc210x.c	109;"	d	file:
TSC_MODE_TEMP2	./tsc2005.c	/^    TSC_MODE_TEMP2,$/;"	e	enum:__anon449	file:
TSC_MODE_TEMP2	./tsc210x.c	111;"	d	file:
TSC_MODE_TS_TEST	./tsc2005.c	/^    TSC_MODE_TS_TEST,$/;"	e	enum:__anon449	file:
TSC_MODE_X	./tsc2005.c	/^    TSC_MODE_X,$/;"	e	enum:__anon449	file:
TSC_MODE_X	./tsc210x.c	102;"	d	file:
TSC_MODE_XX_DRV	./tsc2005.c	/^    TSC_MODE_XX_DRV,$/;"	e	enum:__anon449	file:
TSC_MODE_XX_DRV	./tsc210x.c	112;"	d	file:
TSC_MODE_XYZ_SCAN	./tsc2005.c	/^    TSC_MODE_XYZ_SCAN	= 0x0,$/;"	e	enum:__anon449	file:
TSC_MODE_XYZ_SCAN	./tsc210x.c	101;"	d	file:
TSC_MODE_XY_SCAN	./tsc2005.c	/^    TSC_MODE_XY_SCAN,$/;"	e	enum:__anon449	file:
TSC_MODE_XY_SCAN	./tsc210x.c	100;"	d	file:
TSC_MODE_X_TEST	./tsc2005.c	/^    TSC_MODE_X_TEST,$/;"	e	enum:__anon449	file:
TSC_MODE_Y	./tsc2005.c	/^    TSC_MODE_Y,$/;"	e	enum:__anon449	file:
TSC_MODE_Y	./tsc210x.c	103;"	d	file:
TSC_MODE_YX_DRV	./tsc2005.c	/^    TSC_MODE_YX_DRV,$/;"	e	enum:__anon449	file:
TSC_MODE_YX_DRV	./tsc210x.c	114;"	d	file:
TSC_MODE_YY_DRV	./tsc2005.c	/^    TSC_MODE_YY_DRV,$/;"	e	enum:__anon449	file:
TSC_MODE_YY_DRV	./tsc210x.c	113;"	d	file:
TSC_MODE_Y_TEST	./tsc2005.c	/^    TSC_MODE_Y_TEST,$/;"	e	enum:__anon449	file:
TSC_MODE_Z	./tsc2005.c	/^    TSC_MODE_Z,$/;"	e	enum:__anon449	file:
TSC_MODE_Z	./tsc210x.c	104;"	d	file:
TSC_POWEROFF_DELAY	./tsc210x.c	151;"	d	file:
TSC_SOFTSTEP_DELAY	./tsc210x.c	152;"	d	file:
TSC_VERBOSE	./tsc210x.c	33;"	d	file:
TURNAROUND	./etraxfs_eth.c	/^		TURNAROUND,$/;"	e	enum:qemu_mdio::__anon248	file:
TUSBState	./devices.h	/^typedef struct TUSBState TUSBState;$/;"	t	typeref:struct:TUSBState
TUSBState	./tusb6010.c	/^struct TUSBState {$/;"	s	file:
TUSB_BASE_OFFSET	./tusb6010.c	69;"	d	file:
TUSB_DEVCLOCK	./tusb6010.c	64;"	d	file:
TUSB_DEV_CONF	./tusb6010.c	77;"	d	file:
TUSB_DEV_CONF_ID_SEL	./tusb6010.c	81;"	d	file:
TUSB_DEV_CONF_PROD_TEST_MODE	./tusb6010.c	79;"	d	file:
TUSB_DEV_CONF_SOFT_ID	./tusb6010.c	80;"	d	file:
TUSB_DEV_CONF_USB_HOST_MODE	./tusb6010.c	78;"	d	file:
TUSB_DEV_OTG_STAT	./tusb6010.c	108;"	d	file:
TUSB_DEV_OTG_STAT_DM_ENABLE	./tusb6010.c	118;"	d	file:
TUSB_DEV_OTG_STAT_DP_ENABLE	./tusb6010.c	117;"	d	file:
TUSB_DEV_OTG_STAT_HOST_DISCON	./tusb6010.c	115;"	d	file:
TUSB_DEV_OTG_STAT_ID_STATUS	./tusb6010.c	114;"	d	file:
TUSB_DEV_OTG_STAT_LINE_STATE	./tusb6010.c	116;"	d	file:
TUSB_DEV_OTG_STAT_PWR_CLK_GOOD	./tusb6010.c	109;"	d	file:
TUSB_DEV_OTG_STAT_SESS_END	./tusb6010.c	110;"	d	file:
TUSB_DEV_OTG_STAT_SESS_VALID	./tusb6010.c	111;"	d	file:
TUSB_DEV_OTG_STAT_VBUS_SENSE	./tusb6010.c	113;"	d	file:
TUSB_DEV_OTG_STAT_VBUS_VALID	./tusb6010.c	112;"	d	file:
TUSB_DEV_OTG_TIMER	./tusb6010.c	120;"	d	file:
TUSB_DEV_OTG_TIMER_ENABLE	./tusb6010.c	121;"	d	file:
TUSB_DEV_OTG_TIMER_VAL	./tusb6010.c	122;"	d	file:
TUSB_DIDR1_HI	./tusb6010.c	220;"	d	file:
TUSB_DIDR1_LO	./tusb6010.c	219;"	d	file:
TUSB_DMA_CTRL_REV	./tusb6010.c	208;"	d	file:
TUSB_DMA_EP_MAP	./tusb6010.c	212;"	d	file:
TUSB_DMA_INT_CLEAR	./tusb6010.c	176;"	d	file:
TUSB_DMA_INT_MASK	./tusb6010.c	177;"	d	file:
TUSB_DMA_INT_SET	./tusb6010.c	175;"	d	file:
TUSB_DMA_INT_SRC	./tusb6010.c	174;"	d	file:
TUSB_DMA_REQ_CONF	./tusb6010.c	209;"	d	file:
TUSB_DMA_REQ_CONF_BURST_SIZE	./tusb6010.c	227;"	d	file:
TUSB_DMA_REQ_CONF_DMA_RQ_ASR	./tusb6010.c	229;"	d	file:
TUSB_DMA_REQ_CONF_DMA_RQ_EN	./tusb6010.c	228;"	d	file:
TUSB_EP0_CONF	./tusb6010.c	210;"	d	file:
TUSB_EP0_CONFIG_DIR_TX	./tusb6010.c	231;"	d	file:
TUSB_EP0_CONFIG_SW_EN	./tusb6010.c	230;"	d	file:
TUSB_EP0_CONFIG_XFR_SIZE	./tusb6010.c	232;"	d	file:
TUSB_EP_CONFIG_SW_EN	./tusb6010.c	233;"	d	file:
TUSB_EP_CONFIG_XFR_SIZE	./tusb6010.c	234;"	d	file:
TUSB_EP_IN_SIZE	./tusb6010.c	211;"	d	file:
TUSB_EP_MAX_PACKET_SIZE_OFFSET	./tusb6010.c	214;"	d	file:
TUSB_EP_OUT_SIZE	./tusb6010.c	213;"	d	file:
TUSB_FIFO_BASE	./tusb6010.c	72;"	d	file:
TUSB_GPIO_CONF	./tusb6010.c	207;"	d	file:
TUSB_GPIO_CONF_DMAREQ	./tusb6010.c	226;"	d	file:
TUSB_GPIO_INT_CLEAR	./tusb6010.c	180;"	d	file:
TUSB_GPIO_INT_MASK	./tusb6010.c	181;"	d	file:
TUSB_GPIO_INT_SET	./tusb6010.c	179;"	d	file:
TUSB_GPIO_INT_SRC	./tusb6010.c	178;"	d	file:
TUSB_GPIO_REV	./tusb6010.c	206;"	d	file:
TUSB_INT_CTRL_CONF	./tusb6010.c	169;"	d	file:
TUSB_INT_CTRL_CONF_INT_MODE	./tusb6010.c	225;"	d	file:
TUSB_INT_CTRL_CONF_INT_POLARITY	./tusb6010.c	224;"	d	file:
TUSB_INT_CTRL_CONF_INT_RLCYC	./tusb6010.c	223;"	d	file:
TUSB_INT_CTRL_REV	./tusb6010.c	168;"	d	file:
TUSB_INT_MASK	./tusb6010.c	187;"	d	file:
TUSB_INT_SRC	./tusb6010.c	184;"	d	file:
TUSB_INT_SRC_CLEAR	./tusb6010.c	186;"	d	file:
TUSB_INT_SRC_DEV_READY	./tusb6010.c	194;"	d	file:
TUSB_INT_SRC_DEV_WAKEUP	./tusb6010.c	193;"	d	file:
TUSB_INT_SRC_ID_STATUS_CHNG	./tusb6010.c	192;"	d	file:
TUSB_INT_SRC_OTG_TIMEOUT	./tusb6010.c	190;"	d	file:
TUSB_INT_SRC_SET	./tusb6010.c	185;"	d	file:
TUSB_INT_SRC_TXRX_DMA_DONE	./tusb6010.c	188;"	d	file:
TUSB_INT_SRC_USB_IP_CONN	./tusb6010.c	200;"	d	file:
TUSB_INT_SRC_USB_IP_CORE	./tusb6010.c	189;"	d	file:
TUSB_INT_SRC_USB_IP_DISCON	./tusb6010.c	199;"	d	file:
TUSB_INT_SRC_USB_IP_RESUME	./tusb6010.c	203;"	d	file:
TUSB_INT_SRC_USB_IP_RST_BABBLE	./tusb6010.c	202;"	d	file:
TUSB_INT_SRC_USB_IP_RX	./tusb6010.c	196;"	d	file:
TUSB_INT_SRC_USB_IP_SOF	./tusb6010.c	201;"	d	file:
TUSB_INT_SRC_USB_IP_SUSPEND	./tusb6010.c	204;"	d	file:
TUSB_INT_SRC_USB_IP_TX	./tusb6010.c	195;"	d	file:
TUSB_INT_SRC_USB_IP_VBUS_ERR	./tusb6010.c	197;"	d	file:
TUSB_INT_SRC_USB_IP_VBUS_REQ	./tusb6010.c	198;"	d	file:
TUSB_INT_SRC_VBUS_SENSE_CHNG	./tusb6010.c	191;"	d	file:
TUSB_PHY_OTG_CTRL	./tusb6010.c	84;"	d	file:
TUSB_PHY_OTG_CTRL_CLK_MODE	./tusb6010.c	105;"	d	file:
TUSB_PHY_OTG_CTRL_DM_PULLDOWN	./tusb6010.c	95;"	d	file:
TUSB_PHY_OTG_CTRL_DP_PULLDOWN	./tusb6010.c	96;"	d	file:
TUSB_PHY_OTG_CTRL_ENABLE	./tusb6010.c	83;"	d	file:
TUSB_PHY_OTG_CTRL_EXT_RPU	./tusb6010.c	101;"	d	file:
TUSB_PHY_OTG_CTRL_OSC_EN	./tusb6010.c	97;"	d	file:
TUSB_PHY_OTG_CTRL_O_ID_PULLUP	./tusb6010.c	86;"	d	file:
TUSB_PHY_OTG_CTRL_O_SESS_END_EN	./tusb6010.c	88;"	d	file:
TUSB_PHY_OTG_CTRL_O_VBUS_DET_EN	./tusb6010.c	87;"	d	file:
TUSB_PHY_OTG_CTRL_PD	./tusb6010.c	99;"	d	file:
TUSB_PHY_OTG_CTRL_PHYREF_CLK	./tusb6010.c	98;"	d	file:
TUSB_PHY_OTG_CTRL_PLL_ON	./tusb6010.c	100;"	d	file:
TUSB_PHY_OTG_CTRL_PWR_GOOD	./tusb6010.c	102;"	d	file:
TUSB_PHY_OTG_CTRL_RESET	./tusb6010.c	103;"	d	file:
TUSB_PHY_OTG_CTRL_SUSPENDM	./tusb6010.c	104;"	d	file:
TUSB_PHY_OTG_CTRL_TESTM0	./tusb6010.c	91;"	d	file:
TUSB_PHY_OTG_CTRL_TESTM1	./tusb6010.c	90;"	d	file:
TUSB_PHY_OTG_CTRL_TESTM2	./tusb6010.c	89;"	d	file:
TUSB_PHY_OTG_CTRL_TX_DATA2	./tusb6010.c	92;"	d	file:
TUSB_PHY_OTG_CTRL_TX_ENABLE2	./tusb6010.c	94;"	d	file:
TUSB_PHY_OTG_CTRL_TX_GZ2	./tusb6010.c	93;"	d	file:
TUSB_PHY_OTG_CTRL_WRPROTECT	./tusb6010.c	85;"	d	file:
TUSB_PRCM_CONF	./tusb6010.c	126;"	d	file:
TUSB_PRCM_CONF_SFW_CPEN	./tusb6010.c	127;"	d	file:
TUSB_PRCM_CONF_SYS_CLKSEL	./tusb6010.c	128;"	d	file:
TUSB_PRCM_MNGMT	./tusb6010.c	131;"	d	file:
TUSB_PRCM_MNGMT_15_SW_EN	./tusb6010.c	141;"	d	file:
TUSB_PRCM_MNGMT_33_SW_EN	./tusb6010.c	142;"	d	file:
TUSB_PRCM_MNGMT_5V_CPEN	./tusb6010.c	143;"	d	file:
TUSB_PRCM_MNGMT_DEV_IDLE	./tusb6010.c	145;"	d	file:
TUSB_PRCM_MNGMT_DFT_CLK_DIS	./tusb6010.c	136;"	d	file:
TUSB_PRCM_MNGMT_OTG_ID_PULLUP	./tusb6010.c	140;"	d	file:
TUSB_PRCM_MNGMT_OTG_SESS_END_EN	./tusb6010.c	138;"	d	file:
TUSB_PRCM_MNGMT_OTG_VBUS_DET_EN	./tusb6010.c	139;"	d	file:
TUSB_PRCM_MNGMT_PM_IDLE	./tusb6010.c	144;"	d	file:
TUSB_PRCM_MNGMT_SRP_FIX_EN	./tusb6010.c	133;"	d	file:
TUSB_PRCM_MNGMT_SRP_FIX_TMR	./tusb6010.c	132;"	d	file:
TUSB_PRCM_MNGMT_VBUS_VAL_FLT_EN	./tusb6010.c	135;"	d	file:
TUSB_PRCM_MNGMT_VBUS_VAL_TMR	./tusb6010.c	134;"	d	file:
TUSB_PRCM_MNGMT_VLYNQ_CLK_DIS	./tusb6010.c	137;"	d	file:
TUSB_PRCM_REV	./tusb6010.c	123;"	d	file:
TUSB_PRCM_WAKEUP_CLEAR	./tusb6010.c	149;"	d	file:
TUSB_PRCM_WAKEUP_MASK	./tusb6010.c	150;"	d	file:
TUSB_PRCM_WAKEUP_RESERVED_BITS	./tusb6010.c	151;"	d	file:
TUSB_PRCM_WAKEUP_SOURCE	./tusb6010.c	148;"	d	file:
TUSB_PRCM_WBUS	./tusb6010.c	161;"	d	file:
TUSB_PRCM_WGPIO_0	./tusb6010.c	159;"	d	file:
TUSB_PRCM_WGPIO_1	./tusb6010.c	158;"	d	file:
TUSB_PRCM_WGPIO_2	./tusb6010.c	157;"	d	file:
TUSB_PRCM_WGPIO_3	./tusb6010.c	156;"	d	file:
TUSB_PRCM_WGPIO_4	./tusb6010.c	155;"	d	file:
TUSB_PRCM_WGPIO_5	./tusb6010.c	154;"	d	file:
TUSB_PRCM_WGPIO_6	./tusb6010.c	153;"	d	file:
TUSB_PRCM_WGPIO_7	./tusb6010.c	152;"	d	file:
TUSB_PRCM_WHOSTDISCON	./tusb6010.c	160;"	d	file:
TUSB_PRCM_WID	./tusb6010.c	164;"	d	file:
TUSB_PRCM_WNORCS	./tusb6010.c	162;"	d	file:
TUSB_PRCM_WVBUS	./tusb6010.c	163;"	d	file:
TUSB_PROD_TEST_RESET	./tusb6010.c	217;"	d	file:
TUSB_PROD_TEST_RESET_VAL	./tusb6010.c	235;"	d	file:
TUSB_PULLUP_1_CTRL	./tusb6010.c	166;"	d	file:
TUSB_PULLUP_2_CTRL	./tusb6010.c	167;"	d	file:
TUSB_SCRATCH_PAD	./tusb6010.c	215;"	d	file:
TUSB_SYS_REG_BASE	./tusb6010.c	75;"	d	file:
TUSB_USBIP_INT_CLEAR	./tusb6010.c	172;"	d	file:
TUSB_USBIP_INT_MASK	./tusb6010.c	173;"	d	file:
TUSB_USBIP_INT_SET	./tusb6010.c	171;"	d	file:
TUSB_USBIP_INT_SRC	./tusb6010.c	170;"	d	file:
TUSB_VLYNQ_CTRL	./tusb6010.c	66;"	d	file:
TUSB_WAIT_COUNT	./tusb6010.c	216;"	d	file:
TXCTRL1_1HSTOP	./escc.c	149;"	d	file:
TXCTRL1_1STOP	./escc.c	148;"	d	file:
TXCTRL1_2STOP	./escc.c	150;"	d	file:
TXCTRL1_CLK16X	./escc.c	153;"	d	file:
TXCTRL1_CLK1X	./escc.c	152;"	d	file:
TXCTRL1_CLK32X	./escc.c	154;"	d	file:
TXCTRL1_CLK64X	./escc.c	155;"	d	file:
TXCTRL1_CLKMSK	./escc.c	156;"	d	file:
TXCTRL1_PAREN	./escc.c	146;"	d	file:
TXCTRL1_PAREV	./escc.c	147;"	d	file:
TXCTRL1_STPMSK	./escc.c	151;"	d	file:
TXCTRL2_5BITS	./escc.c	160;"	d	file:
TXCTRL2_6BITS	./escc.c	162;"	d	file:
TXCTRL2_7BITS	./escc.c	161;"	d	file:
TXCTRL2_8BITS	./escc.c	163;"	d	file:
TXCTRL2_BITMSK	./escc.c	159;"	d	file:
TXCTRL2_TXEN	./escc.c	158;"	d	file:
TX_TIMER_INTERVAL	./virtio-net.h	50;"	d
Timer	./rtl8139.c	/^    Timer = 0x48,        \/* A general-purpose counter. *\/$/;"	e	enum:RTL8139_registers	file:
TimerBase	./fmopl.h	/^	double TimerBase;	\/* Timer base time (==sampling time) *\/$/;"	m	struct:fm_opl_f
TimerDataReg2x9	./gustate.h	99;"	d
TimerHandler	./fmopl.h	/^	OPL_TIMERHANDLER  TimerHandler;		\/* TIMER handler   *\/$/;"	m	struct:fm_opl_f
TimerIRQs	./gustate.h	117;"	d
TimerInt	./rtl8139.c	/^    uint32_t   TimerInt;$/;"	m	struct:RTL8139State	file:
TimerParam	./fmopl.h	/^	int TimerParam;						\/* TIMER parameter *\/$/;"	m	struct:fm_opl_f
TimerStatus2x8	./gustate.h	98;"	d
Timer_High_Base	./cs4231a.c	/^    Timer_High_Base,$/;"	e	enum:__anon201	file:
Timer_Low_Base	./cs4231a.c	/^    Timer_Low_Base,$/;"	e	enum:__anon201	file:
TosaDACState	./tosa.c	/^} TosaDACState;$/;"	t	typeref:struct:__anon447	file:
Tx1Col	./rtl8139.c	/^    uint32_t   Tx1Col;$/;"	m	struct:RTL8139TallyCounters	file:
TxAborted	./rtl8139.c	/^    TxAborted = 0x40000000,$/;"	e	enum:TxStatusBits	file:
TxAbt	./rtl8139.c	/^    uint16_t   TxAbt;$/;"	m	struct:RTL8139TallyCounters	file:
TxAddr	./rtl8139.c	/^    uint32_t TxAddr[4];   \/* TxAddr0 *\/$/;"	m	struct:RTL8139State	file:
TxAddr0	./rtl8139.c	/^    TxAddr0 = 0x20,  \/* Tx descriptors (also four 32bit). *\/$/;"	e	enum:RTL8139_registers	file:
TxCRC	./rtl8139.c	/^    TxCRC = (1 << 16),    \/* DISABLE appending CRC to end of Tx packets *\/$/;"	e	enum:tx_config_bits	file:
TxCarrierLost	./rtl8139.c	/^    TxCarrierLost = 0x80000000,$/;"	e	enum:TxStatusBits	file:
TxClearAbt	./rtl8139.c	/^    TxClearAbt = (1 << 0),    \/* Clear abort (WO) *\/$/;"	e	enum:tx_config_bits	file:
TxConfig	./rtl8139.c	/^    TxConfig = 0x40,$/;"	e	enum:RTL8139_registers	file:
TxConfig	./rtl8139.c	/^    uint32_t TxConfig;$/;"	m	struct:RTL8139State	file:
TxDMAShift	./rtl8139.c	/^    TxDMAShift = 8,        \/* DMA burst value (0-7) is shifted this many bits *\/$/;"	e	enum:tx_config_bits	file:
TxERR	./rtl8139.c	/^    uint64_t   TxERR;$/;"	m	struct:RTL8139TallyCounters	file:
TxErr	./rtl8139.c	/^    TxErr = 0x08,$/;"	e	enum:IntrStatusBits	file:
TxHostOwns	./rtl8139.c	/^    TxHostOwns = 0x2000,$/;"	e	enum:TxStatusBits	file:
TxIFG84	./rtl8139.c	/^        TxIFG84 = (0 << TxIFGShift),    \/* 8.4us \/ 840ns (10 \/ 100Mbps) *\/$/;"	e	enum:tx_config_bits	file:
TxIFG88	./rtl8139.c	/^        TxIFG88 = (1 << TxIFGShift),    \/* 8.8us \/ 880ns (10 \/ 100Mbps) *\/$/;"	e	enum:tx_config_bits	file:
TxIFG92	./rtl8139.c	/^        TxIFG92 = (2 << TxIFGShift),    \/* 9.2us \/ 920ns (10 \/ 100Mbps) *\/$/;"	e	enum:tx_config_bits	file:
TxIFG96	./rtl8139.c	/^        TxIFG96 = (3 << TxIFGShift),    \/* 9.6us \/ 960ns (10 \/ 100Mbps) *\/$/;"	e	enum:tx_config_bits	file:
TxIFGShift	./rtl8139.c	/^        TxIFGShift = 24,$/;"	e	enum:tx_config_bits	file:
TxLoopBack	./rtl8139.c	/^    TxLoopBack = (1 << 18) | (1 << 17), \/* enable loopback test mode *\/$/;"	e	enum:tx_config_bits	file:
TxMCol	./rtl8139.c	/^    uint32_t   TxMCol;$/;"	m	struct:RTL8139TallyCounters	file:
TxOK	./rtl8139.c	/^    TxOK = 0x04,$/;"	e	enum:IntrStatusBits	file:
TxOk	./rtl8139.c	/^    uint64_t   TxOk;$/;"	m	struct:RTL8139TallyCounters	file:
TxOutOfWindow	./rtl8139.c	/^    TxOutOfWindow = 0x20000000,$/;"	e	enum:TxStatusBits	file:
TxPoll	./rtl8139.c	/^    TxPoll        = 0xD9,    \/* Tell chip to check Tx descriptors for work *\/$/;"	e	enum:RTL8139_registers	file:
TxRetryShift	./rtl8139.c	/^    TxRetryShift = 4,    \/* TXRR value (0-15) is shifted this many bits *\/$/;"	e	enum:tx_config_bits	file:
TxStatOK	./rtl8139.c	/^    TxStatOK = 0x8000,$/;"	e	enum:TxStatusBits	file:
TxStatus	./rtl8139.c	/^    uint32_t TxStatus[4]; \/* TxStatus0 in C mode*\/ \/* also DTCCR[0] and DTCCR[1] in C+ mode *\/$/;"	m	struct:RTL8139State	file:
TxStatus0	./rtl8139.c	/^    TxStatus0 = 0x10,\/* Transmit status (Four 32bit registers). C mode only *\/$/;"	e	enum:RTL8139_registers	file:
TxStatusBits	./rtl8139.c	/^enum TxStatusBits {$/;"	g	file:
TxSummary	./rtl8139.c	/^    TxSummary = 0x60, \/* TSAD register. Transmit Status of All Descriptors*\/$/;"	e	enum:RTL8139_registers	file:
TxThresh	./rtl8139.c	/^    TxThresh    = 0xEC, \/* Early Tx threshold *\/$/;"	e	enum:RTL8139_registers	file:
TxThresh	./rtl8139.c	/^    uint8_t  TxThresh;$/;"	m	struct:RTL8139State	file:
TxUnderrun	./rtl8139.c	/^    TxUnderrun = 0x4000,$/;"	e	enum:TxStatusBits	file:
TxUndrn	./rtl8139.c	/^    uint16_t   TxUndrn;$/;"	m	struct:RTL8139TallyCounters	file:
TxVersionMask	./rtl8139.c	/^    TxVersionMask = 0x7C800000, \/* mask out version bits 30-26, 23 *\/$/;"	e	enum:tx_config_bits	file:
UART_FCR_DMS	./serial.c	90;"	d	file:
UART_FCR_FE	./serial.c	93;"	d	file:
UART_FCR_ITL_1	./serial.c	85;"	d	file:
UART_FCR_ITL_2	./serial.c	86;"	d	file:
UART_FCR_ITL_3	./serial.c	87;"	d	file:
UART_FCR_ITL_4	./serial.c	88;"	d	file:
UART_FCR_RFR	./serial.c	92;"	d	file:
UART_FCR_XFR	./serial.c	91;"	d	file:
UART_FIFO_LENGTH	./serial.c	95;"	d	file:
UART_IER_MSI	./serial.c	35;"	d	file:
UART_IER_RDI	./serial.c	38;"	d	file:
UART_IER_RLSI	./serial.c	36;"	d	file:
UART_IER_THRI	./serial.c	37;"	d	file:
UART_IIR_CTI	./serial.c	47;"	d	file:
UART_IIR_FE	./serial.c	50;"	d	file:
UART_IIR_FENF	./serial.c	49;"	d	file:
UART_IIR_ID	./serial.c	41;"	d	file:
UART_IIR_MSI	./serial.c	43;"	d	file:
UART_IIR_NO_INT	./serial.c	40;"	d	file:
UART_IIR_RDI	./serial.c	45;"	d	file:
UART_IIR_RLSI	./serial.c	46;"	d	file:
UART_IIR_THRI	./serial.c	44;"	d	file:
UART_LCR_DLAB	./serial.c	33;"	d	file:
UART_LSR_BI	./serial.c	76;"	d	file:
UART_LSR_DR	./serial.c	80;"	d	file:
UART_LSR_FE	./serial.c	77;"	d	file:
UART_LSR_INT_ANY	./serial.c	81;"	d	file:
UART_LSR_OE	./serial.c	79;"	d	file:
UART_LSR_PE	./serial.c	78;"	d	file:
UART_LSR_TEMT	./serial.c	74;"	d	file:
UART_LSR_THRE	./serial.c	75;"	d	file:
UART_MCR_DTR	./serial.c	59;"	d	file:
UART_MCR_LOOP	./serial.c	55;"	d	file:
UART_MCR_OUT1	./serial.c	57;"	d	file:
UART_MCR_OUT2	./serial.c	56;"	d	file:
UART_MCR_RTS	./serial.c	58;"	d	file:
UART_MSR_ANY_DELTA	./serial.c	72;"	d	file:
UART_MSR_CTS	./serial.c	67;"	d	file:
UART_MSR_DCD	./serial.c	64;"	d	file:
UART_MSR_DCTS	./serial.c	71;"	d	file:
UART_MSR_DDCD	./serial.c	68;"	d	file:
UART_MSR_DDSR	./serial.c	70;"	d	file:
UART_MSR_DSR	./serial.c	66;"	d	file:
UART_MSR_RI	./serial.c	65;"	d	file:
UART_MSR_TERI	./serial.c	69;"	d	file:
UCTRL_CNTRL	./es1370.c	122;"	d	file:
UCTRL_CNTRL_SWR	./es1370.c	123;"	d	file:
UCTRL_ENA_TXINT	./es1370.c	121;"	d	file:
UCTRL_RXINTEN	./es1370.c	119;"	d	file:
UCTRL_TXINTEN	./es1370.c	120;"	d	file:
UDIDETCR0	./ide.c	493;"	d	file:
UDIDETCR1	./ide.c	494;"	d	file:
UDI_MT_PROFILE_ID	./bt.h	2030;"	d
UDI_MT_SVCLASS_ID	./bt.h	/^    UDI_MT_SVCLASS_ID			= 0x112a,$/;"	e	enum:service_class_id
UDI_TA_PROFILE_ID	./bt.h	2031;"	d
UDI_TA_SVCLASS_ID	./bt.h	/^    UDI_TA_SVCLASS_ID			= 0x112b,$/;"	e	enum:service_class_id
UDI_UUID	./bt.h	/^    UDI_UUID		= 0x001d,$/;"	e	enum:sdp_proto_uuid
UDP_UUID	./bt.h	/^    UDP_UUID		= 0x0002,$/;"	e	enum:sdp_proto_uuid
UHCIAsync	./usb-uhci.c	/^typedef struct UHCIAsync {$/;"	s	file:
UHCIAsync	./usb-uhci.c	/^} UHCIAsync;$/;"	t	typeref:struct:UHCIAsync	file:
UHCIPort	./usb-uhci.c	/^typedef struct UHCIPort {$/;"	s	file:
UHCIPort	./usb-uhci.c	/^} UHCIPort;$/;"	t	typeref:struct:UHCIPort	file:
UHCIState	./usb-uhci.c	/^typedef struct UHCIState {$/;"	s	file:
UHCIState	./usb-uhci.c	/^} UHCIState;$/;"	t	typeref:struct:UHCIState	file:
UHCI_CMD_EGSM	./usb-uhci.c	37;"	d	file:
UHCI_CMD_FGR	./usb-uhci.c	36;"	d	file:
UHCI_CMD_GRESET	./usb-uhci.c	38;"	d	file:
UHCI_CMD_HCRESET	./usb-uhci.c	39;"	d	file:
UHCI_CMD_RS	./usb-uhci.c	40;"	d	file:
UHCI_MAX_QUEUES	./usb-uhci.c	875;"	d	file:
UHCI_PORT_CCS	./usb-uhci.c	64;"	d	file:
UHCI_PORT_CSC	./usb-uhci.c	63;"	d	file:
UHCI_PORT_EN	./usb-uhci.c	62;"	d	file:
UHCI_PORT_ENC	./usb-uhci.c	61;"	d	file:
UHCI_PORT_LSDA	./usb-uhci.c	60;"	d	file:
UHCI_PORT_RESET	./usb-uhci.c	59;"	d	file:
UHCI_QH	./usb-uhci.c	/^typedef struct UHCI_QH {$/;"	s	file:
UHCI_QH	./usb-uhci.c	/^} UHCI_QH;$/;"	t	typeref:struct:UHCI_QH	file:
UHCI_STS_HCHALTED	./usb-uhci.c	42;"	d	file:
UHCI_STS_HCPERR	./usb-uhci.c	43;"	d	file:
UHCI_STS_HSERR	./usb-uhci.c	44;"	d	file:
UHCI_STS_RD	./usb-uhci.c	45;"	d	file:
UHCI_STS_USBERR	./usb-uhci.c	46;"	d	file:
UHCI_STS_USBINT	./usb-uhci.c	47;"	d	file:
UHCI_TD	./usb-uhci.c	/^typedef struct UHCI_TD {$/;"	s	file:
UHCI_TD	./usb-uhci.c	/^} UHCI_TD;$/;"	t	typeref:struct:UHCI_TD	file:
UIC_MAX_IRQ	./ppc4xx_devs.c	278;"	d	file:
UIMAGE_LOAD_BASE	./ppce500_mpc8544ds.c	35;"	d	file:
UINT16	./bt-sdp.c	777;"	d	file:
UINT16	./fmopl.h	/^typedef unsigned short	UINT16;  \/* unsigned 16bit *\/$/;"	t
UINT32	./bt-sdp.c	781;"	d	file:
UINT32	./fmopl.h	/^typedef unsigned int	UINT32;  \/* unsigned 32bit *\/$/;"	t
UINT8	./bt-sdp.c	773;"	d	file:
UINT8	./fmopl.h	/^typedef unsigned char	UINT8;   \/* unsigned  8bit *\/$/;"	t
UNINState	./unin_pci.c	/^typedef PCIHostState UNINState;$/;"	t	file:
UNIN_DPRINTF	./ppc_newworld.c	47;"	d	file:
UNIN_DPRINTF	./ppc_newworld.c	50;"	d	file:
UNIN_DPRINTF	./unin_pci.c	32;"	d	file:
UNIN_DPRINTF	./unin_pci.c	35;"	d	file:
UNUSED	./sh7750.c	/^	UNUSED = 0,$/;"	e	enum:__anon386	file:
UPDATE_END_TIME	./common.h	150;"	d
UPDATE_GC_END_TIME	./common.h	152;"	d
UPDATE_GC_START_TIME	./common.h	151;"	d
UPDATE_INVERSE_BLOCK_MAPPING	./ftl_inverse_mapping_manager.c	/^int UPDATE_INVERSE_BLOCK_MAPPING(unsigned int phy_flash_nb, unsigned int phy_block_nb, int type)$/;"	f
UPDATE_INVERSE_BLOCK_VALIDITY	./ftl_inverse_mapping_manager.c	/^int UPDATE_INVERSE_BLOCK_VALIDITY(unsigned int phy_flash_nb, unsigned int phy_block_nb, unsigned int phy_page_nb, int valid)$/;"	f
UPDATE_INVERSE_PAGE_MAPPING	./ftl_inverse_mapping_manager.c	/^int UPDATE_INVERSE_PAGE_MAPPING(int32_t ppn,  int32_t lpn)$/;"	f
UPDATE_IO_REQUEST	./ftl_perf_manager.c	/^int64_t UPDATE_IO_REQUEST(int request_nb, int offset, int64_t time, int type)$/;"	f
UPDATE_NEW_PAGE_MAPPING	./ftl_mapping_manager.c	/^int UPDATE_NEW_PAGE_MAPPING(int32_t lpn, int32_t ppn)$/;"	f
UPDATE_OLD_PAGE_MAPPING	./ftl_mapping_manager.c	/^int UPDATE_OLD_PAGE_MAPPING(int32_t lpn)$/;"	f
UPDATE_START_TIME	./common.h	149;"	d
UPDATE_WB_VALID_ARRAY	./firm_buffer_manager.c	/^void UPDATE_WB_VALID_ARRAY(event_queue_entry* e_q_entry, char new_value)$/;"	f
UPDATE_WB_VALID_ARRAY_ENTRY	./firm_buffer_manager.c	/^void UPDATE_WB_VALID_ARRAY_ENTRY(void* buffer_pointer, char new_value)$/;"	f
UPDATE_WB_VALID_ARRAY_PARTIAL	./firm_buffer_manager.c	/^void UPDATE_WB_VALID_ARRAY_PARTIAL(event_queue_entry* e_q_entry, char new_value, int length, int mode)$/;"	f
UPNP_IP_PROFILE_ID	./bt.h	2043;"	d
UPNP_IP_SVCLASS_ID	./bt.h	/^    UPNP_IP_SVCLASS_ID			= 0x1206,$/;"	e	enum:service_class_id
UPNP_L2CAP_PROFILE_ID	./bt.h	2046;"	d
UPNP_L2CAP_SVCLASS_ID	./bt.h	/^    UPNP_L2CAP_SVCLASS_ID		= 0x1302,$/;"	e	enum:service_class_id
UPNP_LAP_PROFILE_ID	./bt.h	2045;"	d
UPNP_LAP_SVCLASS_ID	./bt.h	/^    UPNP_LAP_SVCLASS_ID			= 0x1301,$/;"	e	enum:service_class_id
UPNP_PAN_PROFILE_ID	./bt.h	2044;"	d
UPNP_PAN_SVCLASS_ID	./bt.h	/^    UPNP_PAN_SVCLASS_ID			= 0x1300,$/;"	e	enum:service_class_id
UPNP_PROFILE_ID	./bt.h	2042;"	d
UPNP_SVCLASS_ID	./bt.h	/^    UPNP_SVCLASS_ID			= 0x1205,$/;"	e	enum:service_class_id
UPNP_UUID	./bt.h	/^    UPNP_UUID		= 0x0010,$/;"	e	enum:sdp_proto_uuid
UP_QUEUE	./xenfb.c	73;"	d	file:
URL	./bt-sdp.c	805;"	d	file:
USBBtState	./usb-bt.c	/^struct USBBtState {$/;"	s	file:
USBC_IRQ	./mainstone.h	22;"	d
USBCallback	./usb.h	/^typedef void USBCallback(USBPacket * packet, void *opaque);$/;"	t
USBDevice	./usb.h	/^struct USBDevice {$/;"	s
USBDevice	./usb.h	/^typedef struct USBDevice USBDevice;$/;"	t	typeref:struct:USBDevice
USBHIDState	./usb-hid.c	/^typedef struct USBHIDState {$/;"	s	file:
USBHIDState	./usb-hid.c	/^} USBHIDState;$/;"	t	typeref:struct:USBHIDState	file:
USBHubPort	./usb-hub.c	/^typedef struct USBHubPort {$/;"	s	file:
USBHubPort	./usb-hub.c	/^} USBHubPort;$/;"	t	typeref:struct:USBHubPort	file:
USBHubState	./usb-hub.c	/^typedef struct USBHubState {$/;"	s	file:
USBHubState	./usb-hub.c	/^} USBHubState;$/;"	t	typeref:struct:USBHubState	file:
USBKeyboardState	./usb-hid.c	/^typedef struct USBKeyboardState {$/;"	s	file:
USBKeyboardState	./usb-hid.c	/^} USBKeyboardState;$/;"	t	typeref:struct:USBKeyboardState	file:
USBMSDMode	./usb-msd.c	/^enum USBMSDMode {$/;"	g	file:
USBMouseState	./usb-hid.c	/^typedef struct USBMouseState {$/;"	s	file:
USBMouseState	./usb-hid.c	/^} USBMouseState;$/;"	t	typeref:struct:USBMouseState	file:
USBNetState	./usb-net.c	/^typedef struct USBNetState {$/;"	s	file:
USBNetState	./usb-net.c	/^} USBNetState;$/;"	t	typeref:struct:USBNetState	file:
USBPacket	./usb.h	/^struct USBPacket {$/;"	s
USBPacket	./usb.h	/^typedef struct USBPacket USBPacket;$/;"	t	typeref:struct:USBPacket
USBPort	./usb.h	/^struct USBPort {$/;"	s
USBPort	./usb.h	/^typedef struct USBPort USBPort;$/;"	t	typeref:struct:USBPort
USBSerialState	./usb-serial.c	/^} USBSerialState;$/;"	t	typeref:struct:__anon464	file:
USBWacomState	./usb-wacom.c	/^typedef struct USBWacomState {$/;"	s	file:
USBWacomState	./usb-wacom.c	/^} USBWacomState;$/;"	t	typeref:struct:USBWacomState	file:
USB_ACL_EP	./usb-bt.c	51;"	d	file:
USB_CDC_ACM_PROTO_VENDOR	./usb-net.c	63;"	d	file:
USB_CDC_ACM_TYPE	./usb-net.c	67;"	d	file:
USB_CDC_CALL_MANAGEMENT_TYPE	./usb-net.c	66;"	d	file:
USB_CDC_ETHERNET_TYPE	./usb-net.c	69;"	d	file:
USB_CDC_GET_ENCAPSULATED_RESPONSE	./usb-net.c	80;"	d	file:
USB_CDC_GET_ETHERNET_PM_PATTERN_FILTER	./usb-net.c	87;"	d	file:
USB_CDC_GET_ETHERNET_STATISTIC	./usb-net.c	89;"	d	file:
USB_CDC_HEADER_TYPE	./usb-net.c	65;"	d	file:
USB_CDC_PROTO_NONE	./usb-net.c	62;"	d	file:
USB_CDC_REQ_GET_LINE_CODING	./usb-net.c	82;"	d	file:
USB_CDC_REQ_SEND_BREAK	./usb-net.c	84;"	d	file:
USB_CDC_REQ_SET_CONTROL_LINE_STATE	./usb-net.c	83;"	d	file:
USB_CDC_REQ_SET_LINE_CODING	./usb-net.c	81;"	d	file:
USB_CDC_SEND_ENCAPSULATED_COMMAND	./usb-net.c	79;"	d	file:
USB_CDC_SET_ETHERNET_MULTICAST_FILTERS	./usb-net.c	85;"	d	file:
USB_CDC_SET_ETHERNET_PACKET_FILTER	./usb-net.c	88;"	d	file:
USB_CDC_SET_ETHERNET_PM_PATTERN_FILTER	./usb-net.c	86;"	d	file:
USB_CDC_SUBCLASS_ACM	./usb-net.c	59;"	d	file:
USB_CDC_SUBCLASS_ETHERNET	./usb-net.c	60;"	d	file:
USB_CDC_UNION_TYPE	./usb-net.c	68;"	d	file:
USB_CLASS_APP_SPEC	./usb.h	65;"	d
USB_CLASS_AUDIO	./usb.h	54;"	d
USB_CLASS_CDC_DATA	./usb.h	62;"	d
USB_CLASS_COMM	./usb.h	55;"	d
USB_CLASS_CONTENT_SEC	./usb.h	64;"	d
USB_CLASS_CSCID	./usb.h	63;"	d
USB_CLASS_HID	./usb.h	56;"	d
USB_CLASS_HUB	./usb.h	61;"	d
USB_CLASS_MASS_STORAGE	./usb.h	60;"	d
USB_CLASS_PHYSICAL	./usb.h	57;"	d
USB_CLASS_PRINTER	./usb.h	59;"	d
USB_CLASS_STILL_IMAGE	./usb.h	58;"	d
USB_CLASS_VENDOR_SPEC	./usb.h	66;"	d
USB_DEVICE_REMOTE_WAKEUP	./usb.h	106;"	d
USB_DEVICE_SELF_POWERED	./usb.h	105;"	d
USB_DIR_IN	./usb.h	69;"	d
USB_DIR_OUT	./usb.h	68;"	d
USB_DT_CONFIG	./usb.h	109;"	d
USB_DT_CS_ENDPOINT	./usb-net.c	72;"	d	file:
USB_DT_CS_INTERFACE	./usb-net.c	71;"	d	file:
USB_DT_DEVICE	./usb.h	108;"	d
USB_DT_ENDPOINT	./usb.h	112;"	d
USB_DT_HID	./usb-hid.c	38;"	d	file:
USB_DT_INTERFACE	./usb.h	111;"	d
USB_DT_PHY	./usb-hid.c	40;"	d	file:
USB_DT_REPORT	./usb-hid.c	39;"	d	file:
USB_DT_STRING	./usb.h	110;"	d
USB_ENDPOINT_XFER_BULK	./usb.h	116;"	d
USB_ENDPOINT_XFER_CONTROL	./usb.h	114;"	d
USB_ENDPOINT_XFER_INT	./usb.h	117;"	d
USB_ENDPOINT_XFER_ISOC	./usb.h	115;"	d
USB_EVT_EP	./usb-bt.c	50;"	d	file:
USB_HID_USAGE_ERROR_ROLLOVER	./usb-hid.c	365;"	d	file:
USB_HID_USAGE_ERROR_UNDEFINED	./usb-hid.c	367;"	d	file:
USB_HID_USAGE_POSTFAIL	./usb-hid.c	366;"	d	file:
USB_HZ	./usb-ohci.c	214;"	d	file:
USB_KEYBOARD	./usb-hid.c	44;"	d	file:
USB_MOUSE	./usb-hid.c	42;"	d	file:
USB_MSDM_CBW	./usb-msd.c	/^    USB_MSDM_CBW, \/* Command Block.  *\/$/;"	e	enum:USBMSDMode	file:
USB_MSDM_CSW	./usb-msd.c	/^    USB_MSDM_CSW \/* Command Status.  *\/$/;"	e	enum:USBMSDMode	file:
USB_MSDM_DATAIN	./usb-msd.c	/^    USB_MSDM_DATAIN, \/* Transfer data from device.  *\/$/;"	e	enum:USBMSDMode	file:
USB_MSDM_DATAOUT	./usb-msd.c	/^    USB_MSDM_DATAOUT, \/* Tranfer data to device.  *\/$/;"	e	enum:USBMSDMode	file:
USB_MSG_ATTACH	./usb.h	32;"	d
USB_MSG_DETACH	./usb.h	33;"	d
USB_MSG_RESET	./usb.h	34;"	d
USB_RECIP_DEVICE	./usb.h	78;"	d
USB_RECIP_ENDPOINT	./usb.h	80;"	d
USB_RECIP_INTERFACE	./usb.h	79;"	d
USB_RECIP_MASK	./usb.h	77;"	d
USB_RECIP_OTHER	./usb.h	81;"	d
USB_REQ_CLEAR_FEATURE	./usb.h	94;"	d
USB_REQ_GET_CONFIGURATION	./usb.h	99;"	d
USB_REQ_GET_DESCRIPTOR	./usb.h	97;"	d
USB_REQ_GET_INTERFACE	./usb.h	101;"	d
USB_REQ_GET_STATUS	./usb.h	93;"	d
USB_REQ_SET_ADDRESS	./usb.h	96;"	d
USB_REQ_SET_CONFIGURATION	./usb.h	100;"	d
USB_REQ_SET_DESCRIPTOR	./usb.h	98;"	d
USB_REQ_SET_FEATURE	./usb.h	95;"	d
USB_REQ_SET_INTERFACE	./usb.h	102;"	d
USB_REQ_SYNCH_FRAME	./usb.h	103;"	d
USB_RET_ASYNC	./usb.h	40;"	d
USB_RET_BABBLE	./usb.h	39;"	d
USB_RET_NAK	./usb.h	37;"	d
USB_RET_NODEV	./usb.h	36;"	d
USB_RET_STALL	./usb.h	38;"	d
USB_SCO_EP	./usb-bt.c	52;"	d	file:
USB_SPEED_FULL	./usb.h	43;"	d
USB_SPEED_HIGH	./usb.h	44;"	d
USB_SPEED_LOW	./usb.h	42;"	d
USB_STATE_ATTACHED	./usb.h	47;"	d
USB_STATE_DEFAULT	./usb.h	49;"	d
USB_STATE_NOTATTACHED	./usb.h	46;"	d
USB_STATE_SUSPENDED	./usb.h	52;"	d
USB_TABLET	./usb-hid.c	43;"	d	file:
USB_TOKEN_IN	./usb.h	28;"	d
USB_TOKEN_OUT	./usb.h	29;"	d
USB_TOKEN_SETUP	./usb.h	27;"	d
USB_TYPE_CLASS	./usb.h	73;"	d
USB_TYPE_MASK	./usb.h	71;"	d
USB_TYPE_RESERVED	./usb.h	75;"	d
USB_TYPE_STANDARD	./usb.h	72;"	d
USB_TYPE_VENDOR	./usb.h	74;"	d
USE_DMA_CDROM	./ide.c	49;"	d	file:
USE_FLASH_BIOS	./ppc405_boards.c	40;"	d	file:
USE_HYPERCALL	./ipf.c	550;"	d	file:
USE_MPCxxx	./openpic.c	48;"	d	file:
USIM_IRQ	./mainstone.h	21;"	d
USTAT_RXINT	./es1370.c	114;"	d	file:
USTAT_RXRDY	./es1370.c	117;"	d	file:
USTAT_TXINT	./es1370.c	115;"	d	file:
USTAT_TXRDY	./es1370.c	116;"	d	file:
USUB	./usb-ohci.c	600;"	d	file:
UUID128	./bt-sdp.c	785;"	d	file:
UpdateHandler	./fmopl.h	/^	OPL_UPDATEHANDLER UpdateHandler;	\/* stream update handler   *\/$/;"	m	struct:fm_opl_f
UpdateParam	./fmopl.h	/^	int UpdateParam;					\/* stream update parameter *\/$/;"	m	struct:fm_opl_f
VALID	./common.h	97;"	d
VBE_DISPI_8BIT_DAC	./vga_int.h	58;"	d
VBE_DISPI_DISABLED	./vga_int.h	55;"	d
VBE_DISPI_ENABLED	./vga_int.h	56;"	d
VBE_DISPI_GETCAPS	./vga_int.h	57;"	d
VBE_DISPI_ID0	./vga_int.h	49;"	d
VBE_DISPI_ID1	./vga_int.h	50;"	d
VBE_DISPI_ID2	./vga_int.h	51;"	d
VBE_DISPI_ID3	./vga_int.h	52;"	d
VBE_DISPI_ID4	./vga_int.h	53;"	d
VBE_DISPI_INDEX_BANK	./vga_int.h	42;"	d
VBE_DISPI_INDEX_BPP	./vga_int.h	40;"	d
VBE_DISPI_INDEX_ENABLE	./vga_int.h	41;"	d
VBE_DISPI_INDEX_ID	./vga_int.h	37;"	d
VBE_DISPI_INDEX_NB	./vga_int.h	47;"	d
VBE_DISPI_INDEX_VIRT_HEIGHT	./vga_int.h	44;"	d
VBE_DISPI_INDEX_VIRT_WIDTH	./vga_int.h	43;"	d
VBE_DISPI_INDEX_XRES	./vga_int.h	38;"	d
VBE_DISPI_INDEX_X_OFFSET	./vga_int.h	45;"	d
VBE_DISPI_INDEX_YRES	./vga_int.h	39;"	d
VBE_DISPI_INDEX_Y_OFFSET	./vga_int.h	46;"	d
VBE_DISPI_LFB_ENABLED	./vga_int.h	59;"	d
VBE_DISPI_LFB_PHYSICAL_ADDRESS	./vga_int.h	62;"	d
VBE_DISPI_MAX_BPP	./vga_int.h	35;"	d
VBE_DISPI_MAX_XRES	./vga_int.h	33;"	d
VBE_DISPI_MAX_YRES	./vga_int.h	34;"	d
VBE_DISPI_NOCLEARMEM	./vga_int.h	60;"	d
VECTOR_BITS	./openpic.c	58;"	d	file:
VECTOR_BITS	./openpic.c	70;"	d	file:
VENI	./openpic.c	73;"	d	file:
VERBOSE	./twl92230.c	28;"	d	file:
VERBOSE	./vmware_vga.c	28;"	d	file:
VGABIOS_CIRRUS_FILENAME	./pc.c	51;"	d	file:
VGABIOS_FILENAME	./pc.c	50;"	d	file:
VGABIOS_FILENAME	./ppc_mac.h	33;"	d
VGACommonState	./vga_int.h	/^typedef struct VGACommonState {$/;"	s
VGACommonState	./vga_int.h	/^} VGACommonState;$/;"	t	typeref:struct:VGACommonState
VGAState	./vga_int.h	/^typedef VGACommonState VGAState;$/;"	t
VGA_BASE	./sun4u.c	52;"	d	file:
VGA_BIOS_SIZE	./ppc_newworld.c	40;"	d	file:
VGA_BIOS_SIZE	./ppc_oldworld.c	40;"	d	file:
VGA_DRAW_LINE15	./vga.c	/^    VGA_DRAW_LINE15,$/;"	e	enum:__anon468	file:
VGA_DRAW_LINE16	./vga.c	/^    VGA_DRAW_LINE16,$/;"	e	enum:__anon468	file:
VGA_DRAW_LINE2	./vga.c	/^    VGA_DRAW_LINE2,$/;"	e	enum:__anon468	file:
VGA_DRAW_LINE24	./vga.c	/^    VGA_DRAW_LINE24,$/;"	e	enum:__anon468	file:
VGA_DRAW_LINE2D2	./vga.c	/^    VGA_DRAW_LINE2D2,$/;"	e	enum:__anon468	file:
VGA_DRAW_LINE32	./vga.c	/^    VGA_DRAW_LINE32,$/;"	e	enum:__anon468	file:
VGA_DRAW_LINE4	./vga.c	/^    VGA_DRAW_LINE4,$/;"	e	enum:__anon468	file:
VGA_DRAW_LINE4D2	./vga.c	/^    VGA_DRAW_LINE4D2,$/;"	e	enum:__anon468	file:
VGA_DRAW_LINE8	./vga.c	/^    VGA_DRAW_LINE8,$/;"	e	enum:__anon468	file:
VGA_DRAW_LINE8D2	./vga.c	/^    VGA_DRAW_LINE8D2,$/;"	e	enum:__anon468	file:
VGA_DRAW_LINE_NB	./vga.c	/^    VGA_DRAW_LINE_NB,$/;"	e	enum:__anon468	file:
VGA_MAX_HEIGHT	./vga_int.h	80;"	d
VGA_RAM_SIZE	./vga_int.h	221;"	d
VGA_RETRACE_DUMB	./pc.h	/^    VGA_RETRACE_DUMB,$/;"	e	enum:vga_retrace_method
VGA_RETRACE_PRECISE	./pc.h	/^    VGA_RETRACE_PRECISE$/;"	e	enum:vga_retrace_method
VGA_STATE_COMMON_BOCHS_VBE	./vga_int.h	66;"	d
VGA_STATE_COMMON_BOCHS_VBE	./vga_int.h	75;"	d
VIB_ENT	./fmopl.c	97;"	d	file:
VIB_RATE	./fmopl.c	102;"	d	file:
VIB_SHIFT	./fmopl.c	98;"	d	file:
VIB_TABLE	./fmopl.c	/^static INT32 *VIB_TABLE;$/;"	v	file:
VICTIM_INCHIP	./common.h	93;"	d
VICTIM_NOPARAL	./common.h	94;"	d
VICTIM_OVERALL	./common.h	92;"	d
VICTIM_TABLE_ENTRY_NB	./vssim_config_manager.c	/^int VICTIM_TABLE_ENTRY_NB;		\/\/ added by js$/;"	v
VID	./openpic.c	61;"	d	file:
VID	./openpic.c	72;"	d	file:
VIDEO_CONF_GW_PROFILE_ID	./bt.h	2029;"	d
VIDEO_CONF_GW_SVCLASS_ID	./bt.h	/^    VIDEO_CONF_GW_SVCLASS_ID		= 0x1129,$/;"	e	enum:service_class_id
VIDEO_CONF_PROFILE_ID	./bt.h	2003;"	d
VIDEO_CONF_SVCLASS_ID	./bt.h	/^    VIDEO_CONF_SVCLASS_ID		= 0x110f,$/;"	e	enum:service_class_id
VIDEO_DISTRIBUTION_PROFILE_ID	./bt.h	2049;"	d
VIDEO_DISTRIBUTION_SVCLASS_ID	./bt.h	/^    VIDEO_DISTRIBUTION_SVCLASS_ID	= 0x1305,$/;"	e	enum:service_class_id
VIDEO_SINK_PROFILE_ID	./bt.h	2048;"	d
VIDEO_SINK_SVCLASS_ID	./bt.h	/^    VIDEO_SINK_SVCLASS_ID		= 0x1304,$/;"	e	enum:service_class_id
VIDEO_SOURCE_PROFILE_ID	./bt.h	2047;"	d
VIDEO_SOURCE_SVCLASS_ID	./bt.h	/^    VIDEO_SOURCE_SVCLASS_ID		= 0x1303,$/;"	e	enum:service_class_id
VIRTIO_BALLOON_F_MUST_TELL_HOST	./virtio-balloon.h	27;"	d
VIRTIO_BALLOON_PFN_SHIFT	./virtio-balloon.h	30;"	d
VIRTIO_BLK_F_BARRIER	./virtio-blk.h	26;"	d
VIRTIO_BLK_F_BLK_SIZE	./virtio-blk.h	31;"	d
VIRTIO_BLK_F_GEOMETRY	./virtio-blk.h	29;"	d
VIRTIO_BLK_F_IDENTIFY	./virtio-blk.h	33;"	d
VIRTIO_BLK_F_RO	./virtio-blk.h	30;"	d
VIRTIO_BLK_F_SCSI	./virtio-blk.h	32;"	d
VIRTIO_BLK_F_SEG_MAX	./virtio-blk.h	28;"	d
VIRTIO_BLK_F_SIZE_MAX	./virtio-blk.h	27;"	d
VIRTIO_BLK_ID_LEN	./virtio-blk.h	35;"	d
VIRTIO_BLK_ID_SN	./virtio-blk.h	36;"	d
VIRTIO_BLK_ID_SN_BYTES	./virtio-blk.h	37;"	d
VIRTIO_BLK_S_IOERR	./virtio-blk.h	73;"	d
VIRTIO_BLK_S_OK	./virtio-blk.h	72;"	d
VIRTIO_BLK_S_UNSUPP	./virtio-blk.h	74;"	d
VIRTIO_BLK_T_BARRIER	./virtio-blk.h	59;"	d
VIRTIO_BLK_T_IN	./virtio-blk.h	52;"	d
VIRTIO_BLK_T_OUT	./virtio-blk.h	53;"	d
VIRTIO_BLK_T_SCSI_CMD	./virtio-blk.h	56;"	d
VIRTIO_CONFIG_S_ACKNOWLEDGE	./virtio.h	24;"	d
VIRTIO_CONFIG_S_DRIVER	./virtio.h	26;"	d
VIRTIO_CONFIG_S_DRIVER_OK	./virtio.h	28;"	d
VIRTIO_CONFIG_S_FAILED	./virtio.h	30;"	d
VIRTIO_F_BAD_FEATURE	./virtio.h	38;"	d
VIRTIO_F_NOTIFY_ON_EMPTY	./virtio.h	34;"	d
VIRTIO_ID_BALLOON	./virtio-balloon.h	24;"	d
VIRTIO_ID_BLOCK	./virtio-blk.h	23;"	d
VIRTIO_ID_CONSOLE	./virtio-console.h	17;"	d
VIRTIO_ID_NET	./virtio-net.h	26;"	d
VIRTIO_MSI_CONFIG_VECTOR	./virtio-pci.c	54;"	d	file:
VIRTIO_MSI_QUEUE_VECTOR	./virtio-pci.c	56;"	d	file:
VIRTIO_NET_CTRL_MAC	./virtio-net.h	140;"	d
VIRTIO_NET_CTRL_MAC_TABLE_SET	./virtio-net.h	141;"	d
VIRTIO_NET_CTRL_RX_MODE	./virtio-net.h	113;"	d
VIRTIO_NET_CTRL_RX_MODE_ALLMULTI	./virtio-net.h	115;"	d
VIRTIO_NET_CTRL_RX_MODE_ALLUNI	./virtio-net.h	116;"	d
VIRTIO_NET_CTRL_RX_MODE_NOBCAST	./virtio-net.h	119;"	d
VIRTIO_NET_CTRL_RX_MODE_NOMULTI	./virtio-net.h	117;"	d
VIRTIO_NET_CTRL_RX_MODE_NOUNI	./virtio-net.h	118;"	d
VIRTIO_NET_CTRL_RX_MODE_PROMISC	./virtio-net.h	114;"	d
VIRTIO_NET_CTRL_VLAN	./virtio-net.h	152;"	d
VIRTIO_NET_CTRL_VLAN_ADD	./virtio-net.h	153;"	d
VIRTIO_NET_CTRL_VLAN_DEL	./virtio-net.h	154;"	d
VIRTIO_NET_ERR	./virtio-net.h	104;"	d
VIRTIO_NET_F_CSUM	./virtio-net.h	29;"	d
VIRTIO_NET_F_CTRL_RX	./virtio-net.h	44;"	d
VIRTIO_NET_F_CTRL_RX_EXTRA	./virtio-net.h	46;"	d
VIRTIO_NET_F_CTRL_VLAN	./virtio-net.h	45;"	d
VIRTIO_NET_F_CTRL_VQ	./virtio-net.h	43;"	d
VIRTIO_NET_F_GSO	./virtio-net.h	32;"	d
VIRTIO_NET_F_GUEST_CSUM	./virtio-net.h	30;"	d
VIRTIO_NET_F_GUEST_ECN	./virtio-net.h	35;"	d
VIRTIO_NET_F_GUEST_TSO4	./virtio-net.h	33;"	d
VIRTIO_NET_F_GUEST_TSO6	./virtio-net.h	34;"	d
VIRTIO_NET_F_GUEST_UFO	./virtio-net.h	36;"	d
VIRTIO_NET_F_HOST_ECN	./virtio-net.h	39;"	d
VIRTIO_NET_F_HOST_TSO4	./virtio-net.h	37;"	d
VIRTIO_NET_F_HOST_TSO6	./virtio-net.h	38;"	d
VIRTIO_NET_F_HOST_UFO	./virtio-net.h	40;"	d
VIRTIO_NET_F_MAC	./virtio-net.h	31;"	d
VIRTIO_NET_F_MRG_RXBUF	./virtio-net.h	41;"	d
VIRTIO_NET_F_STATUS	./virtio-net.h	42;"	d
VIRTIO_NET_HDR_F_NEEDS_CSUM	./virtio-net.h	67;"	d
VIRTIO_NET_HDR_GSO_ECN	./virtio-net.h	73;"	d
VIRTIO_NET_HDR_GSO_NONE	./virtio-net.h	69;"	d
VIRTIO_NET_HDR_GSO_TCPV4	./virtio-net.h	70;"	d
VIRTIO_NET_HDR_GSO_TCPV6	./virtio-net.h	72;"	d
VIRTIO_NET_HDR_GSO_UDP	./virtio-net.h	71;"	d
VIRTIO_NET_MAX_BUFSIZE	./virtio-net.h	53;"	d
VIRTIO_NET_OK	./virtio-net.h	103;"	d
VIRTIO_NET_S_LINK_UP	./virtio-net.h	48;"	d
VIRTIO_NET_VM_VERSION	./virtio-net.c	24;"	d	file:
VIRTIO_NO_VECTOR	./virtio.h	87;"	d
VIRTIO_PCI_ABI_VERSION	./virtio-pci.c	72;"	d	file:
VIRTIO_PCI_CONFIG	./virtio-pci.c	67;"	d	file:
VIRTIO_PCI_CONFIG_MSI	./virtio-pci.c	60;"	d	file:
VIRTIO_PCI_CONFIG_NOMSI	./virtio-pci.c	59;"	d	file:
VIRTIO_PCI_GUEST_FEATURES	./virtio-pci.c	30;"	d	file:
VIRTIO_PCI_HOST_FEATURES	./virtio-pci.c	27;"	d	file:
VIRTIO_PCI_ISR	./virtio-pci.c	50;"	d	file:
VIRTIO_PCI_QUEUE_ADDR_SHIFT	./virtio-pci.c	76;"	d	file:
VIRTIO_PCI_QUEUE_MAX	./virtio.c	75;"	d	file:
VIRTIO_PCI_QUEUE_MAX	./virtio.h	85;"	d
VIRTIO_PCI_QUEUE_NOTIFY	./virtio-pci.c	42;"	d	file:
VIRTIO_PCI_QUEUE_NUM	./virtio-pci.c	36;"	d	file:
VIRTIO_PCI_QUEUE_PFN	./virtio-pci.c	33;"	d	file:
VIRTIO_PCI_QUEUE_SEL	./virtio-pci.c	39;"	d	file:
VIRTIO_PCI_REGION_SIZE	./virtio-pci.c	61;"	d	file:
VIRTIO_PCI_STATUS	./virtio-pci.c	45;"	d	file:
VIRTIO_PCI_VRING_ALIGN	./virtio.c	21;"	d	file:
VIRTIO_RING_F_INDIRECT_DESC	./virtio.h	36;"	d
VIRTQUEUE_MAX_SIZE	./virtio.h	65;"	d
VIRT_TO_PHYS_ADDEND	./mips_malta.c	51;"	d	file:
VIRT_TO_PHYS_ADDEND	./mips_mipssim.c	42;"	d	file:
VIRT_TO_PHYS_ADDEND	./mips_r4k.c	23;"	d	file:
VMEM2CHTYPE	./vga.c	1955;"	d	file:
VMMOUSE_COMMAND	./vmmouse.c	36;"	d	file:
VMMOUSE_DATA	./vmmouse.c	34;"	d	file:
VMMOUSE_DISABLE	./vmmouse.c	39;"	d	file:
VMMOUSE_GETVERSION	./vmmouse.c	33;"	d	file:
VMMOUSE_QUEUE_SIZE	./vmmouse.c	43;"	d	file:
VMMOUSE_READ_ID	./vmmouse.c	38;"	d	file:
VMMOUSE_REQUEST_ABSOLUTE	./vmmouse.c	41;"	d	file:
VMMOUSE_REQUEST_RELATIVE	./vmmouse.c	40;"	d	file:
VMMOUSE_STATUS	./vmmouse.c	35;"	d	file:
VMMOUSE_VERSION	./vmmouse.c	45;"	d	file:
VMMouseState	./vmmouse.c	/^} VMMouseState;$/;"	t	typeref:struct:_VMMouseState	file:
VMPORT_CMD_GETRAMSIZE	./vmport.c	34;"	d	file:
VMPORT_CMD_GETVERSION	./vmport.c	33;"	d	file:
VMPORT_ENTRIES	./vmport.c	36;"	d	file:
VMPORT_MAGIC	./vmport.c	37;"	d	file:
VMPortState	./vmport.c	/^} VMPortState;$/;"	t	typeref:struct:_VMPortState	file:
VM_USB_HUB_SIZE	./usb.h	276;"	d
VOL_MASK	./ac97.c	117;"	d	file:
VRING_AVAIL_F_NO_INTERRUPT	./virtio.h	52;"	d
VRING_DESC_F_INDIRECT	./virtio.h	47;"	d
VRING_DESC_F_NEXT	./virtio.h	43;"	d
VRING_DESC_F_WRITE	./virtio.h	45;"	d
VRING_USED_F_NO_NOTIFY	./virtio.h	50;"	d
VRing	./virtio.c	/^typedef struct VRing$/;"	s	file:
VRing	./virtio.c	/^} VRing;$/;"	t	typeref:struct:VRing	file:
VRingAvail	./virtio.c	/^typedef struct VRingAvail$/;"	s	file:
VRingAvail	./virtio.c	/^} VRingAvail;$/;"	t	typeref:struct:VRingAvail	file:
VRingDesc	./virtio.c	/^typedef struct VRingDesc$/;"	s	file:
VRingDesc	./virtio.c	/^} VRingDesc;$/;"	t	typeref:struct:VRingDesc	file:
VRingUsed	./virtio.c	/^typedef struct VRingUsed$/;"	s	file:
VRingUsed	./virtio.c	/^} VRingUsed;$/;"	t	typeref:struct:VRingUsed	file:
VRingUsedElem	./virtio.c	/^typedef struct VRingUsedElem$/;"	s	file:
VRingUsedElem	./virtio.c	/^} VRingUsedElem;$/;"	t	typeref:struct:VRingUsedElem	file:
VSRControl	./gustate.h	42;"	d
VSRCurrPosHi	./gustate.h	53;"	d
VSRCurrPosLo	./gustate.h	54;"	d
VSRCurrVol	./gustate.h	52;"	d
VSRFreq	./gustate.h	44;"	d
VSRLoopEndHi	./gustate.h	47;"	d
VSRLoopEndLo	./gustate.h	48;"	d
VSRLoopStartHi	./gustate.h	45;"	d
VSRLoopStartLo	./gustate.h	46;"	d
VSRPanning	./gustate.h	55;"	d
VSRVolRampControl	./gustate.h	56;"	d
VSRVolRampEndVol	./gustate.h	51;"	d
VSRVolRampRate	./gustate.h	49;"	d
VSRVolRampStartVol	./gustate.h	50;"	d
VSRegs	./gustate.h	41;"	d
VSRegsEnd	./gustate.h	43;"	d
V_	./ac97.c	1256;"	d	file:
V_	./ac97.c	1260;"	d	file:
VcHandle	./usb-net.c	/^    le32 VcHandle;$/;"	m	struct:rndis_packet_msg_type	file:
Version_Chip_ID	./cs4231a.c	/^    Version_Chip_ID,$/;"	e	enum:__anon201	file:
VirtIOBalloon	./virtio-balloon.c	/^typedef struct VirtIOBalloon$/;"	s	file:
VirtIOBalloon	./virtio-balloon.c	/^} VirtIOBalloon;$/;"	t	typeref:struct:VirtIOBalloon	file:
VirtIOBindings	./virtio.h	/^} VirtIOBindings;$/;"	t	typeref:struct:__anon472
VirtIOBlock	./virtio-blk.c	/^typedef struct VirtIOBlock$/;"	s	file:
VirtIOBlock	./virtio-blk.c	/^} VirtIOBlock;$/;"	t	typeref:struct:VirtIOBlock	file:
VirtIOBlockReq	./virtio-blk.c	/^typedef struct VirtIOBlockReq$/;"	s	file:
VirtIOBlockReq	./virtio-blk.c	/^} VirtIOBlockReq;$/;"	t	typeref:struct:VirtIOBlockReq	file:
VirtIOConsole	./virtio-console.c	/^typedef struct VirtIOConsole$/;"	s	file:
VirtIOConsole	./virtio-console.c	/^} VirtIOConsole;$/;"	t	typeref:struct:VirtIOConsole	file:
VirtIODevice	./virtio.h	/^struct VirtIODevice$/;"	s
VirtIODevice	./virtio.h	/^typedef struct VirtIODevice VirtIODevice;$/;"	t	typeref:struct:VirtIODevice
VirtIONet	./virtio-net.c	/^typedef struct VirtIONet$/;"	s	file:
VirtIONet	./virtio-net.c	/^} VirtIONet;$/;"	t	typeref:struct:VirtIONet	file:
VirtIOPCIProxy	./virtio-pci.c	/^} VirtIOPCIProxy;$/;"	t	typeref:struct:__anon471	file:
VirtQueue	./virtio.c	/^struct VirtQueue$/;"	s	file:
VirtQueue	./virtio.h	/^typedef struct VirtQueue VirtQueue;$/;"	t	typeref:struct:VirtQueue
VirtQueueElement	./virtio.h	/^typedef struct VirtQueueElement$/;"	s
VirtQueueElement	./virtio.h	/^} VirtQueueElement;$/;"	t	typeref:struct:VirtQueueElement
VoiceSelReg3x2	./gustate.h	102;"	d
WACOM_GET_REPORT	./usb-wacom.c	33;"	d	file:
WACOM_MODE_HID	./usb-wacom.c	/^        WACOM_MODE_HID = 1,$/;"	e	enum:USBWacomState::__anon466	file:
WACOM_MODE_WACOM	./usb-wacom.c	/^        WACOM_MODE_WACOM = 2,$/;"	e	enum:USBWacomState::__anon466	file:
WACOM_SET_REPORT	./usb-wacom.c	34;"	d	file:
WAIT	./tc58128.c	/^typedef enum { WAIT, READ1, READ2, READ3 } state_t;$/;"	e	enum:__anon442	file:
WAITING_FOR_ACK	./musicpal.c	/^    WAITING_FOR_ACK,$/;"	e	enum:i2c_state	file:
WAIT_ALWAYS	./mac_dbdma.c	155;"	d	file:
WAIT_IFCLR	./mac_dbdma.c	154;"	d	file:
WAIT_IFSET	./mac_dbdma.c	153;"	d	file:
WAIT_MASK	./mac_dbdma.c	151;"	d	file:
WAIT_NEVER	./mac_dbdma.c	152;"	d	file:
WAKE	./mac_dbdma.c	90;"	d	file:
WAP_CLIENT_PROFILE_ID	./bt.h	2008;"	d
WAP_CLIENT_SVCLASS_ID	./bt.h	/^    WAP_CLIENT_SVCLASS_ID		= 0x1114,$/;"	e	enum:service_class_id
WAP_PROFILE_ID	./bt.h	2007;"	d
WAP_SVCLASS_ID	./bt.h	/^    WAP_SVCLASS_ID			= 0x1113,$/;"	e	enum:service_class_id
WAY_NB	./vssim_config_manager.c	/^int WAY_NB;$/;"	v
WDT	./sh7750.c	/^	WDT,$/;"	e	enum:__anon386	file:
WDT_DEBUG	./watchdog.h	33;"	d
WDT_NONE	./watchdog.h	34;"	d
WDT_PAUSE	./watchdog.h	32;"	d
WDT_POWEROFF	./watchdog.h	31;"	d
WDT_RESET	./watchdog.h	29;"	d
WDT_SHUTDOWN	./watchdog.h	30;"	d
WE	./tc58128.c	8;"	d	file:
WHITE_NOISE_db	./fmopl.c	498;"	d	file:
WIN_ACKMEDIACHANGE	./ide.c	178;"	d	file:
WIN_CHECKPOWERMODE1	./ide.c	188;"	d	file:
WIN_CHECKPOWERMODE2	./ide.c	156;"	d	file:
WIN_DEVICE_RESET	./ide.c	92;"	d	file:
WIN_DIAGNOSE	./ide.c	149;"	d	file:
WIN_DOORLOCK	./ide.c	181;"	d	file:
WIN_DOORUNLOCK	./ide.c	182;"	d	file:
WIN_DOWNLOAD_MICROCODE	./ide.c	151;"	d	file:
WIN_FLUSH_CACHE	./ide.c	190;"	d	file:
WIN_FLUSH_CACHE_EXT	./ide.c	194;"	d	file:
WIN_FORMAT	./ide.c	139;"	d	file:
WIN_GETMEDIASTATUS	./ide.c	177;"	d	file:
WIN_IDENTIFY	./ide.c	195;"	d	file:
WIN_IDENTIFY_DMA	./ide.c	197;"	d	file:
WIN_IDLEIMMEDIATE	./ide.c	184;"	d	file:
WIN_INIT	./ide.c	143;"	d	file:
WIN_MEDIAEJECT	./ide.c	196;"	d	file:
WIN_MULTREAD	./ide.c	167;"	d	file:
WIN_MULTREAD_EXT	./ide.c	112;"	d	file:
WIN_MULTWRITE	./ide.c	168;"	d	file:
WIN_MULTWRITE_EXT	./ide.c	125;"	d	file:
WIN_NOP	./ide.c	83;"	d	file:
WIN_PACKETCMD	./ide.c	161;"	d	file:
WIN_PIDENTIFY	./ide.c	162;"	d	file:
WIN_POSTBOOT	./ide.c	179;"	d	file:
WIN_PREBOOT	./ide.c	180;"	d	file:
WIN_QUEUED_SERVICE	./ide.c	163;"	d	file:
WIN_READ	./ide.c	101;"	d	file:
WIN_READDMA	./ide.c	171;"	d	file:
WIN_READDMA_EXT	./ide.c	106;"	d	file:
WIN_READDMA_ONCE	./ide.c	172;"	d	file:
WIN_READDMA_QUEUED	./ide.c	170;"	d	file:
WIN_READDMA_QUEUED_EXT	./ide.c	107;"	d	file:
WIN_READ_BUFFER	./ide.c	187;"	d	file:
WIN_READ_EXT	./ide.c	105;"	d	file:
WIN_READ_LONG	./ide.c	103;"	d	file:
WIN_READ_LONG_ONCE	./ide.c	104;"	d	file:
WIN_READ_NATIVE_MAX	./ide.c	208;"	d	file:
WIN_READ_NATIVE_MAX_EXT	./ide.c	108;"	d	file:
WIN_READ_ONCE	./ide.c	102;"	d	file:
WIN_RECAL	./ide.c	96;"	d	file:
WIN_RESTORE	./ide.c	97;"	d	file:
WIN_SECURITY_DISABLE	./ide.c	207;"	d	file:
WIN_SECURITY_ERASE_PREPARE	./ide.c	203;"	d	file:
WIN_SECURITY_ERASE_UNIT	./ide.c	204;"	d	file:
WIN_SECURITY_FREEZE_LOCK	./ide.c	205;"	d	file:
WIN_SECURITY_SET_PASS	./ide.c	201;"	d	file:
WIN_SECURITY_UNLOCK	./ide.c	202;"	d	file:
WIN_SEEK	./ide.c	147;"	d	file:
WIN_SETFEATURES	./ide.c	198;"	d	file:
WIN_SETIDLE1	./ide.c	186;"	d	file:
WIN_SETIDLE2	./ide.c	155;"	d	file:
WIN_SETMULT	./ide.c	169;"	d	file:
WIN_SET_MAX	./ide.c	209;"	d	file:
WIN_SET_MAX_EXT	./ide.c	123;"	d	file:
WIN_SLEEPNOW1	./ide.c	189;"	d	file:
WIN_SLEEPNOW2	./ide.c	157;"	d	file:
WIN_SMART	./ide.c	164;"	d	file:
WIN_SPECIFY	./ide.c	150;"	d	file:
WIN_SRST	./ide.c	91;"	d	file:
WIN_STANDBY	./ide.c	185;"	d	file:
WIN_STANDBY2	./ide.c	154;"	d	file:
WIN_STANDBYNOW1	./ide.c	183;"	d	file:
WIN_STANDBYNOW2	./ide.c	152;"	d	file:
WIN_VERIFY	./ide.c	133;"	d	file:
WIN_VERIFY_EXT	./ide.c	135;"	d	file:
WIN_VERIFY_ONCE	./ide.c	134;"	d	file:
WIN_WRITE	./ide.c	116;"	d	file:
WIN_WRITEDMA	./ide.c	173;"	d	file:
WIN_WRITEDMA_EXT	./ide.c	121;"	d	file:
WIN_WRITEDMA_ONCE	./ide.c	174;"	d	file:
WIN_WRITEDMA_QUEUED	./ide.c	175;"	d	file:
WIN_WRITEDMA_QUEUED_EXT	./ide.c	122;"	d	file:
WIN_WRITE_BUFFER	./ide.c	191;"	d	file:
WIN_WRITE_EXT	./ide.c	120;"	d	file:
WIN_WRITE_LONG	./ide.c	118;"	d	file:
WIN_WRITE_LONG_ONCE	./ide.c	119;"	d	file:
WIN_WRITE_ONCE	./ide.c	117;"	d	file:
WIN_WRITE_SAME	./ide.c	192;"	d	file:
WIN_WRITE_VERIFY	./ide.c	129;"	d	file:
WM8750State	./wm8750.c	/^} WM8750State;$/;"	t	typeref:struct:__anon481	file:
WM8750_3D	./wm8750.c	337;"	d	file:
WM8750_ADCDAC	./wm8750.c	329;"	d	file:
WM8750_ADCIN	./wm8750.c	349;"	d	file:
WM8750_ADCTL1	./wm8750.c	344;"	d	file:
WM8750_ADCTL2	./wm8750.c	345;"	d	file:
WM8750_ADCTL3	./wm8750.c	348;"	d	file:
WM8750_ALC1	./wm8750.c	338;"	d	file:
WM8750_ALC2	./wm8750.c	339;"	d	file:
WM8750_ALC3	./wm8750.c	340;"	d	file:
WM8750_BASS	./wm8750.c	334;"	d	file:
WM8750_IFACE	./wm8750.c	330;"	d	file:
WM8750_INVOL_TRANSFORM	./wm8750.c	60;"	d	file:
WM8750_LADC	./wm8750.c	342;"	d	file:
WM8750_LADCIN	./wm8750.c	350;"	d	file:
WM8750_LDAC	./wm8750.c	332;"	d	file:
WM8750_LINVOL	./wm8750.c	325;"	d	file:
WM8750_LOUT1V	./wm8750.c	327;"	d	file:
WM8750_LOUT2V	./wm8750.c	358;"	d	file:
WM8750_LOUTM1	./wm8750.c	352;"	d	file:
WM8750_LOUTM2	./wm8750.c	353;"	d	file:
WM8750_MOUTM1	./wm8750.c	356;"	d	file:
WM8750_MOUTM2	./wm8750.c	357;"	d	file:
WM8750_MOUTV	./wm8750.c	360;"	d	file:
WM8750_NGATE	./wm8750.c	341;"	d	file:
WM8750_OUTVOL_TRANSFORM	./wm8750.c	59;"	d	file:
WM8750_PWR1	./wm8750.c	346;"	d	file:
WM8750_PWR2	./wm8750.c	347;"	d	file:
WM8750_RADC	./wm8750.c	343;"	d	file:
WM8750_RADCIN	./wm8750.c	351;"	d	file:
WM8750_RDAC	./wm8750.c	333;"	d	file:
WM8750_RESET	./wm8750.c	336;"	d	file:
WM8750_RINVOL	./wm8750.c	326;"	d	file:
WM8750_ROUT1V	./wm8750.c	328;"	d	file:
WM8750_ROUT2V	./wm8750.c	359;"	d	file:
WM8750_ROUTM1	./wm8750.c	354;"	d	file:
WM8750_ROUTM2	./wm8750.c	355;"	d	file:
WM8750_SRATE	./wm8750.c	331;"	d	file:
WM8750_TREBLE	./wm8750.c	335;"	d	file:
WMRate	./wm8750.c	/^} WMRate;$/;"	t	typeref:struct:__anon480	file:
WPGROUP_SHIFT	./sd.c	243;"	d	file:
WPGROUP_SIZE	./sd.c	245;"	d	file:
WP_ERASE_SKIP	./sd.h	46;"	d
WP_VIOLATION	./sd.h	37;"	d
WRERR_STAT	./ide.c	58;"	d	file:
WRITE	./common.h	130;"	d
WRITE_AFH_MODE_CP_SIZE	./bt.h	1155;"	d
WRITE_AFH_MODE_RP_SIZE	./bt.h	1159;"	d
WRITE_BUFFER_FRAME_NB	./vssim_config_manager.c	/^uint32_t WRITE_BUFFER_FRAME_NB;		\/\/ 8192 for 4MB with 512B Sector size$/;"	v
WRITE_CLASS_OF_DEV_CP_SIZE	./bt.h	999;"	d
WRITE_CONN_ACCEPT_TIMEOUT_CP_SIZE	./bt.h	909;"	d
WRITE_CURRENT_IAC_LAP_CP_SIZE	./bt.h	1086;"	d
WRITE_DATA_TO_BUFFER	./firm_buffer_manager.c	/^void* WRITE_DATA_TO_BUFFER(unsigned int length)$/;"	f
WRITE_EXT_INQUIRY_RESPONSE_CP_SIZE	./bt.h	1174;"	d
WRITE_EXT_INQUIRY_RESPONSE_RP_SIZE	./bt.h	1178;"	d
WRITE_INQUIRY_MODE_CP_SIZE	./bt.h	1134;"	d
WRITE_INQUIRY_MODE_RP_SIZE	./bt.h	1138;"	d
WRITE_INQUIRY_SCAN_TYPE_CP_SIZE	./bt.h	1117;"	d
WRITE_INQUIRY_SCAN_TYPE_RP_SIZE	./bt.h	1121;"	d
WRITE_INQ_ACTIVITY_CP_SIZE	./bt.h	971;"	d
WRITE_LINK_POLICY_CP_SIZE	./bt.h	759;"	d
WRITE_LINK_POLICY_RP_SIZE	./bt.h	764;"	d
WRITE_LINK_SUPERVISION_TIMEOUT_CP_SIZE	./bt.h	1063;"	d
WRITE_LINK_SUPERVISION_TIMEOUT_RP_SIZE	./bt.h	1068;"	d
WRITE_LOG	./ssd_log_manager.c	/^void WRITE_LOG(char* szLog)$/;"	f
WRITE_MAP	./ftl_cache.c	/^int WRITE_MAP(uint32_t page_nb, void* buf)$/;"	f
WRITE_PAGE_ACTIVITY_CP_SIZE	./bt.h	956;"	d
WRITE_PAGE_TIMEOUT_CP_SIZE	./bt.h	922;"	d
WRITE_PIN_TYPE_CP_SIZE	./bt.h	844;"	d
WRITE_SCAN_ENABLE_CP_SIZE	./bt.h	935;"	d
WRITE_STORED_LINK_KEY_CP_SIZE	./bt.h	866;"	d
WRITE_VOICE_SETTING_CP_SIZE	./bt.h	1012;"	d
WRITE_WORD	./arm_boot.c	56;"	d	file:
WSP_UUID	./bt.h	/^    WSP_UUID		= 0x000e,$/;"	e	enum:sdp_proto_uuid
W_BRGHI	./escc.c	177;"	d	file:
W_BRGLO	./escc.c	176;"	d	file:
W_CLOCK	./escc.c	174;"	d	file:
W_CMD	./escc.c	130;"	d	file:
W_EXTINT	./escc.c	180;"	d	file:
W_INTR	./escc.c	136;"	d	file:
W_IVEC	./escc.c	142;"	d	file:
W_MINTR	./escc.c	167;"	d	file:
W_MISC1	./escc.c	173;"	d	file:
W_MISC2	./escc.c	178;"	d	file:
W_RXCTRL	./escc.c	143;"	d	file:
W_SYNC1	./escc.c	164;"	d	file:
W_SYNC2	./escc.c	165;"	d	file:
W_TXBUF	./escc.c	166;"	d	file:
W_TXCTRL1	./escc.c	145;"	d	file:
W_TXCTRL2	./escc.c	157;"	d	file:
WatchdogTimerModel	./watchdog.h	/^struct WatchdogTimerModel {$/;"	s
WatchdogTimerModel	./watchdog.h	/^typedef struct WatchdogTimerModel WatchdogTimerModel;$/;"	t	typeref:struct:WatchdogTimerModel
XEN_ATTACH	./xen.h	/^    XEN_ATTACH        \/\/ attach to xen domain created by xend$/;"	e	enum:xen_mode
XEN_BUFSIZE	./xen_backend.h	11;"	d
XEN_CREATE	./xen.h	/^    XEN_CREATE,       \/\/ create xen domain$/;"	e	enum:xen_mode
XEN_EMULATE	./xen.h	/^    XEN_EMULATE = 0,  \/\/ xen emulation, using xenner (default)$/;"	e	enum:xen_mode
XLDR_LL_UART	./nseries.c	105;"	d	file:
XMIT_FIFO	./serial.c	97;"	d	file:
X_AXIS_DMAX	./ads7846.c	35;"	d	file:
X_AXIS_MIN	./ads7846.c	36;"	d	file:
X_TRANSFORM	./tsc2005.c	97;"	d	file:
X_TRANSFORM	./tsc210x.c	135;"	d	file:
XenBlkDev	./xen_disk.c	/^struct XenBlkDev {$/;"	s	file:
XenConsole	./xen_console.c	/^struct XenConsole {$/;"	s	file:
XenDevOps	./xen_backend.h	/^struct XenDevOps {$/;"	s
XenDevice	./xen_backend.h	/^struct XenDevice {$/;"	s
XenFB	./xenfb.c	/^struct XenFB {$/;"	s	file:
XenInput	./xenfb.c	/^struct XenInput {$/;"	s	file:
XenNetDev	./xen_nic.c	/^struct XenNetDev {$/;"	s	file:
Y8950UpdateOne	./fmopl.c	/^void Y8950UpdateOne(FM_OPL *OPL, INT16 *buffer, int length)$/;"	f
YM3812UpdateOne	./fmopl.c	/^void YM3812UpdateOne(FM_OPL *OPL, INT16 *buffer, int length)$/;"	f
Y_AXIS_DMAX	./ads7846.c	37;"	d	file:
Y_AXIS_MIN	./ads7846.c	38;"	d	file:
Y_TRANSFORM	./tsc2005.c	99;"	d	file:
Y_TRANSFORM	./tsc210x.c	137;"	d	file:
Z1_TRANSFORM	./tsc2005.c	101;"	d	file:
Z1_TRANSFORM	./tsc210x.c	139;"	d	file:
Z2_TRANSFORM	./tsc2005.c	103;"	d	file:
Z2_TRANSFORM	./tsc210x.c	141;"	d	file:
_16	./cirrus_vga_rop.h	/^glue(glue(cirrus_bitblt_rop_bkwd_transp_, ROP_NAME),_16)(CirrusVGAState *s,$/;"	f
_16	./cirrus_vga_rop.h	/^glue(glue(cirrus_bitblt_rop_fwd_transp_, ROP_NAME),_16)(CirrusVGAState *s,$/;"	f
_8	./cirrus_vga_rop.h	/^glue(glue(cirrus_bitblt_rop_bkwd_transp_, ROP_NAME),_8)(CirrusVGAState *s,$/;"	f
_8	./cirrus_vga_rop.h	/^glue(glue(cirrus_bitblt_rop_fwd_transp_, ROP_NAME),_8)(CirrusVGAState *s,$/;"	f
_COMMON_H_	./common.h	8;"	d
_CONFIG_MANAGER_H_	./vssim_config_manager.h	2;"	d
_E1000_HW_H_	./e1000_hw.h	33;"	d
_FTL_BUFFER_H_	./ftl_buffer.h	2;"	d
_FTL_H_	./ftl.h	7;"	d
_FTL_READ	./ftl.c	/^int _FTL_READ(int32_t sector_nb, unsigned int length)$/;"	f
_FTL_TYPE_H_	./ftl_type.h	7;"	d
_FTL_WRITE	./ftl.c	/^int _FTL_WRITE(int32_t sector_nb, unsigned int length)$/;"	f
_FWCfgEntry	./fw_cfg.c	/^typedef struct _FWCfgEntry {$/;"	s	file:
_FWCfgState	./fw_cfg.c	/^typedef struct _FWCfgState {$/;"	s	file:
_GC_MANAGER_H_	./ftl_gc_manager.h	7;"	d
_GUSEmuState	./gusemu.h	/^typedef struct _GUSEmuState$/;"	s
_INTC_ARRAY	./sh_intc.h	35;"	d
_INVERSE_MAPPING_MANAGER_H_	./ftl_inverse_mapping_manager.h	7;"	d
_LOG_MANAGER_H_	./ssd_log_manager.h	2;"	d
_MAPPING_MANAGER_H_	./ftl_mapping_manager.h	7;"	d
_PERF_MANAGER_H_	./ftl_perf_manager.h	7;"	d
_PPC_intack_read	./ppc_prep.c	/^static always_inline uint32_t _PPC_intack_read (target_phys_addr_t addr)$/;"	f	file:
_PPC_intack_write	./ppc_prep.c	/^static void _PPC_intack_write (void *opaque,$/;"	f	file:
_QEMU_VIRTIO_BALLOON_H	./virtio-balloon.h	16;"	d
_QEMU_VIRTIO_BLK_H	./virtio-blk.h	15;"	d
_QEMU_VIRTIO_CONSOLE_H	./virtio-console.h	14;"	d
_QEMU_VIRTIO_H	./virtio.h	15;"	d
_QEMU_VIRTIO_NET_H	./virtio-net.h	15;"	d
_SH7750_REGNAMES_H	./sh7750_regnames.h	2;"	d
_SSD_BUFFER_MANAGER_H_	./firm_buffer_manager.h	7;"	d
_SSD_H_	./ssd.h	11;"	d
_SSD_IO_MANAGER_H	./ssd_io_manager.h	2;"	d
_SSD_UTIL_H_	./ssd_util.h	2;"	d
_SYBORG_H	./syborg.h	2;"	d
_TRIM_MANAGER_H_	./ssd_trim_manager.h	2;"	d
_VMMouseState	./vmmouse.c	/^typedef struct _VMMouseState$/;"	s	file:
_VMPortState	./vmport.c	/^typedef struct _VMPortState$/;"	s	file:
_VSSIM_CACHE_H_	./ftl_cache.h	7;"	d
__DEVICE_ASSIGNMENT_H__	./device-assignment.h	29;"	d
__FMOPL_H_	./fmopl.h	2;"	d
__MAINSTONE_H__	./mainstone.h	11;"	d
__OPENPIC_H__	./openpic.h	2;"	d
__PPC_MAC_H__	./ppc_mac.h	26;"	d
__SH7750_REGS_H__	./sh7750_regs.h	20;"	d
__SH_INTC_H__	./sh_intc.h	2;"	d
__XEN_BLKIF_H__	./xen_blkif.h	2;"	d
__cpu_ppc_store_decr	./ppc.c	/^static void __cpu_ppc_store_decr (CPUState *env, uint64_t *nextp,$/;"	f	file:
__csrhci_pins	./bt.h	/^    __csrhci_pins,$/;"	e	enum:__anon28
__hw_sd_h	./sd.h	30;"	d
__musb_irq_max	./usb.h	/^    __musb_irq_max,$/;"	e	enum:musb_irq_source_e
__omap_dma_intr_last	./omap_dma.c	/^    __omap_dma_intr_last,$/;"	e	enum:__anon306	file:
__omap_dma_port_last	./omap.h	/^    __omap_dma_port_last,$/;"	e	enum:omap_dma_port
_blk_size	./virtio-blk.h	/^    uint32_t _blk_size;    \/* structure pad, currently unused *\/$/;"	m	struct:virtio_blk_config
_cpu_ppc_load_decr	./ppc.c	/^static always_inline uint32_t _cpu_ppc_load_decr (CPUState *env,$/;"	f	file:
_cpu_ppc_load_tbu	./ppc.c	/^static always_inline uint32_t _cpu_ppc_load_tbu (CPUState *env)$/;"	f	file:
_cpu_ppc_store_decr	./ppc.c	/^static always_inline void _cpu_ppc_store_decr (CPUState *env, uint32_t decr,$/;"	f	file:
_cpu_ppc_store_hdecr	./ppc.c	/^static always_inline void _cpu_ppc_store_hdecr (CPUState *env, uint32_t hdecr,$/;"	f	file:
_cpu_ppc_store_tbu	./ppc.c	/^static always_inline void _cpu_ppc_store_tbu (CPUState *env, uint32_t value)$/;"	f	file:
_eeprom24c0x_t	./mips_malta.c	/^struct _eeprom24c0x_t {$/;"	s	file:
_eeprom_t	./eeprom93xx.c	/^struct _eeprom_t {$/;"	s	file:
_fd_sector	./fdc.c	/^static int _fd_sector (uint8_t head, uint8_t track,$/;"	f	file:
_loaderparams	./mips_malta.c	/^static struct _loaderparams {$/;"	s	file:
_loaderparams	./mips_mipssim.c	/^static struct _loaderparams {$/;"	s	file:
_loaderparams	./mips_r4k.c	/^static struct _loaderparams {$/;"	s	file:
_res	./pcnet.c	/^    uint16_t _res;$/;"	m	struct:pcnet_initblk32	file:
a	./cuda.c	/^    uint8_t a;      \/* A-side data *\/$/;"	m	struct:CUDAState	file:
a	./es1370.c	177;"	d	file:
a	./es1370.c	195;"	d	file:
a	./es1370.c	210;"	d	file:
a	./es1370.c	230;"	d	file:
abort	./omap1.c	/^    qemu_irq abort;$/;"	m	struct:omap_tipb_bridge_s	file:
abs_pointer_wanted	./xenfb.c	/^    int abs_pointer_wanted; \/* Whether guest supports absolute pointer *\/$/;"	m	struct:XenInput	file:
absolute	./syborg_pointer.c	/^    uint32_t absolute;$/;"	m	struct:__anon431	file:
absolute	./vmmouse.c	/^    uint8_t absolute;$/;"	m	struct:_VMMouseState	file:
ac97	./ac97.c	/^    AC97LinkState ac97;$/;"	m	struct:PCIAC97LinkState	file:
ac97_info	./ac97.c	/^static PCIDeviceInfo ac97_info = {$/;"	v	file:
ac97_init	./ac97.c	/^int ac97_init (PCIBus *bus)$/;"	f
ac97_initfn	./ac97.c	/^static void ac97_initfn (PCIDevice *dev)$/;"	f	file:
ac97_load	./ac97.c	/^static int ac97_load (QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
ac97_map	./ac97.c	/^static void ac97_map (PCIDevice *pci_dev, int region_num,$/;"	f	file:
ac97_on_reset	./ac97.c	/^static void ac97_on_reset (void *opaque)$/;"	f	file:
ac97_register	./ac97.c	/^device_init (ac97_register);$/;"	v
ac97_register	./ac97.c	/^static void ac97_register (void)$/;"	f	file:
ac97_save	./ac97.c	/^static void ac97_save (QEMUFile *f, void *opaque)$/;"	f	file:
ac97_to_aud_record_source	./ac97.c	/^static audrecsource_t ac97_to_aud_record_source (uint8_t i)$/;"	f	file:
ac_width	./pxa2xx_mmci.c	/^    int ac_width;$/;"	m	struct:PXA2xxMMCIState	file:
accept_conn_req_cp	./bt.h	/^} __attribute__ ((packed)) accept_conn_req_cp;$/;"	t	typeref:struct:__anon37
accept_sync_conn_req_cp	./bt.h	/^} __attribute__ ((packed)) accept_sync_conn_req_cp;$/;"	t	typeref:struct:__anon56
access	./omap2.c	/^    int access;$/;"	m	struct:omap_l4_region_s	file:
access_nb	./ssd_io_manager.c	/^int** access_nb;$/;"	v
accuracy	./bt.h	/^    uint16_t	accuracy;$/;"	m	struct:__anon138
aci_counter	./cs4231a.c	/^    int aci_counter;$/;"	m	struct:CSState	file:
aci_counter	./cs4231a.c	/^    int aci_counter;$/;"	m	struct:__anon199	file:
ack	./mips_malta.c	/^  uint8_t ack;$/;"	m	struct:_eeprom24c0x_t	file:
acl	./usb-bt.c	/^    } evt, acl, sco;$/;"	m	struct:USBBtState	typeref:struct:USBBtState::usb_hci_in_fifo_s	file:
acl_active	./bt.h	/^        acl_active,$/;"	e	enum:bt_link_s::__anon27
acl_buf	./bt-hci.c	/^    uint8_t acl_buf[4096];$/;"	m	struct:bt_hci_s	file:
acl_flag_bits	./bt.h	/^enum acl_flag_bits {$/;"	g
acl_flags	./bt.h	1648;"	d
acl_handle	./bt.h	1647;"	d
acl_handle_pack	./bt.h	1646;"	d
acl_hold	./bt.h	/^        acl_hold,$/;"	e	enum:bt_link_s::__anon27
acl_interval	./bt.h	/^    uint16_t acl_interval;$/;"	m	struct:bt_link_s
acl_len	./bt-hci.c	/^    int acl_len;$/;"	m	struct:bt_hci_s	file:
acl_max_pkt	./bt.h	/^    uint16_t	acl_max_pkt;$/;"	m	struct:__anon103
acl_max_pkt	./bt.h	/^    uint16_t	acl_max_pkt;$/;"	m	struct:__anon128
acl_mode	./bt.h	/^    } acl_mode;$/;"	m	struct:bt_link_s	typeref:enum:bt_link_s::__anon27
acl_mode_timer	./bt-hci.c	/^            QEMUTimer *acl_mode_timer;$/;"	m	struct:bt_hci_s::__anon22::bt_hci_master_link_s	file:
acl_mtu	./bt.h	/^    uint16_t	acl_mtu;$/;"	m	struct:__anon103
acl_mtu	./bt.h	/^    uint16_t	acl_mtu;$/;"	m	struct:__anon128
acl_parked	./bt.h	/^        acl_parked,$/;"	e	enum:bt_link_s::__anon27
acl_sniff	./bt.h	/^        acl_sniff,$/;"	e	enum:bt_link_s::__anon27
acpi_checksum	./acpi.c	/^static int acpi_checksum(const uint8_t *data, int len)$/;"	f	file:
acpi_dbg_writel	./acpi.c	/^static void acpi_dbg_writel(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
acpi_table_add	./acpi.c	/^int acpi_table_add(const char *t)$/;"	f
acpi_table_header	./acpi.c	/^struct acpi_table_header$/;"	s	file:
acpi_tables	./acpi.c	/^char *acpi_tables;$/;"	v
acpi_tables_len	./acpi.c	/^size_t acpi_tables_len;$/;"	v
acr	./cuda.c	/^    uint8_t acr;    \/* Auxiliary control register *\/$/;"	m	struct:CUDAState	file:
acr	./ppc405_uc.c	/^    uint32_t acr;$/;"	m	struct:ppc4xx_plb_t	file:
activating_bit	./hpet.c	/^static int activating_bit(uint64_t old, uint64_t new, uint64_t mask)$/;"	f	file:
active	./adlib.c	/^    int active;$/;"	m	struct:__anon7	file:
active	./arm_gic.c	/^    unsigned active:NCPU;$/;"	m	struct:gic_irq_state	file:
active	./omap_dma.c	/^    int active;$/;"	m	struct:omap_dma_channel_s	file:
active	./pxa2xx_mmci.c	/^    int active;$/;"	m	struct:PXA2xxMMCIState	file:
active_commands	./lsi53c895a.c	/^    int active_commands;$/;"	m	struct:__anon281	file:
active_set	./omap_dma.c	/^    } active_set;$/;"	m	struct:omap_dma_channel_s	typeref:struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
active_vector	./mcf_intc.c	/^    int active_vector;$/;"	m	struct:__anon289	file:
actss	./stellaris.c	/^    uint32_t actss;$/;"	m	struct:__anon412	file:
acttime	./lm832x.c	/^    uint8_t acttime;$/;"	m	struct:__anon274	file:
actual	./virtio-balloon.c	/^    uint32_t actual;$/;"	m	struct:VirtIOBalloon	file:
actual	./virtio-balloon.h	/^    uint32_t actual;$/;"	m	struct:virtio_balloon_config
adadj	./zaurus.c	/^    int32_t adadj;$/;"	m	struct:sl_param_info	file:
adadj_keyword	./zaurus.c	/^    uint32_t adadj_keyword;$/;"	m	struct:sl_param_info	file:
adb_bus	./cuda.c	/^ADBBusState adb_bus;$/;"	v
adb_kbd_init	./adb.c	/^void adb_kbd_init(ADBBusState *bus)$/;"	f
adb_kbd_load	./adb.c	/^static int adb_kbd_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
adb_kbd_poll	./adb.c	/^static int adb_kbd_poll(ADBDevice *d, uint8_t *obuf)$/;"	f	file:
adb_kbd_put_keycode	./adb.c	/^static void adb_kbd_put_keycode(void *opaque, int keycode)$/;"	f	file:
adb_kbd_request	./adb.c	/^static int adb_kbd_request(ADBDevice *d, uint8_t *obuf,$/;"	f	file:
adb_kbd_reset	./adb.c	/^static int adb_kbd_reset(ADBDevice *d)$/;"	f	file:
adb_kbd_save	./adb.c	/^static void adb_kbd_save(QEMUFile *f, void *opaque)$/;"	f	file:
adb_mouse_event	./adb.c	/^static void adb_mouse_event(void *opaque,$/;"	f	file:
adb_mouse_init	./adb.c	/^void adb_mouse_init(ADBBusState *bus)$/;"	f
adb_mouse_load	./adb.c	/^static int adb_mouse_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
adb_mouse_poll	./adb.c	/^static int adb_mouse_poll(ADBDevice *d, uint8_t *obuf)$/;"	f	file:
adb_mouse_request	./adb.c	/^static int adb_mouse_request(ADBDevice *d, uint8_t *obuf,$/;"	f	file:
adb_mouse_reset	./adb.c	/^static int adb_mouse_reset(ADBDevice *d)$/;"	f	file:
adb_mouse_save	./adb.c	/^static void adb_mouse_save(QEMUFile *f, void *opaque)$/;"	f	file:
adb_poll	./adb.c	/^int adb_poll(ADBBusState *s, uint8_t *obuf)$/;"	f
adb_poll_timer	./cuda.c	/^    QEMUTimer *adb_poll_timer;$/;"	m	struct:CUDAState	file:
adb_register_device	./adb.c	/^ADBDevice *adb_register_device(ADBBusState *s, int devaddr,$/;"	f
adb_request	./adb.c	/^int adb_request(ADBBusState *s, uint8_t *obuf, const uint8_t *buf, int len)$/;"	f
adc	./wm8750.c	/^    int adc;$/;"	m	struct:__anon480	file:
adc_hz	./wm8750.c	/^    int adc_hz, dac_hz, ext_adc_hz, ext_dac_hz, master;$/;"	m	struct:__anon481	file:
adc_hz	./wm8750.c	/^    int adc_hz;$/;"	m	struct:__anon480	file:
adc_voice	./es1370.c	/^    SWVoiceIn *adc_voice;$/;"	m	struct:ES1370State	file:
adc_voice	./tsc210x.c	/^    SWVoiceIn *adc_voice[1];$/;"	m	struct:__anon450	file:
adc_voice	./wm8750.c	/^    SWVoiceIn *adc_voice[IN_PORT_N];$/;"	m	struct:__anon481	file:
add_assigned_device	./device-assignment.c	/^AssignedDevInfo *add_assigned_device(const char *arg)$/;"	f
add_assigned_devices	./device-assignment.c	/^void add_assigned_devices(PCIBus *bus, const char **devices, int n_devices)$/;"	f
add_init_drive	./device-hotplug.c	/^int add_init_drive(const char *opts)$/;"	f
add_sco_cp	./bt.h	/^} __attribute__ ((packed)) add_sco_cp;$/;"	t	typeref:struct:__anon34
add_sector_list	./ssd_trim_manager.c	/^void add_sector_list(sector_entry* pList, sector_entry* pSE)$/;"	f
addr	./ac97.c	/^    uint32_t addr;$/;"	m	struct:BD	file:
addr	./blizzard.c	/^    uint32_t addr;$/;"	m	struct:__anon18	file:
addr	./cbus.c	/^    int addr;$/;"	m	struct:__anon191	file:
addr	./cbus.c	/^    int addr;$/;"	m	struct:__anon192	file:
addr	./etraxfs_eth.c	/^	unsigned int addr;$/;"	m	struct:qemu_mdio	file:
addr	./ide.c	/^    uint32_t addr;$/;"	m	struct:BMDMAState	file:
addr	./lm832x.c	/^        uint8_t addr[3];$/;"	m	struct:__anon274::__anon278	file:
addr	./m48t59.c	/^    uint16_t addr;$/;"	m	struct:m48t59_t	file:
addr	./mac_dbdma.h	/^    target_phys_addr_t addr;$/;"	m	struct:DBDMA_io
addr	./nand.c	/^    uint32_t cmd, addr;$/;"	m	struct:NANDFlashState	file:
addr	./omap_dma.c	/^    target_phys_addr_t addr[2];$/;"	m	struct:omap_dma_channel_s	file:
addr	./omap_dss.c	/^            target_phys_addr_t addr[3];$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
addr	./omap_i2c.c	/^    uint16_t addr[2];$/;"	m	struct:omap_i2c_s	file:
addr	./onenand.c	/^    uint16_t addr[8];$/;"	m	struct:__anon310	file:
addr	./pc.c	/^    target_phys_addr_t addr;$/;"	m	struct:rom_reset_data	file:
addr	./pci.h	/^    uint32_t addr; \/* current PCI mapping address. -1 means not mapped *\/$/;"	m	struct:PCIIORegion
addr	./ppc405_uc.c	/^    uint32_t addr;$/;"	m	struct:ppc4xx_ebc_t	file:
addr	./ppc4xx_devs.c	/^    uint32_t addr;$/;"	m	struct:ppc4xx_sdram_t	file:
addr	./soc_dma.c	/^        target_phys_addr_t addr;$/;"	m	struct:dma_s::memmap_entry_s	file:
addr	./sysbus.h	/^        target_phys_addr_t addr;$/;"	m	struct:SysBusDevice::__anon440
addr	./tcx.c	/^    target_phys_addr_t addr;$/;"	m	struct:TCXState	file:
addr	./usb-uhci.c	/^    uint32_t addr[UHCI_MAX_QUEUES];$/;"	m	struct:__anon465	file:
addr	./usb.h	/^    uint8_t addr;$/;"	m	struct:USBDevice
addr	./virtio-pci.c	/^    uint32_t addr;$/;"	m	struct:__anon471	file:
addr	./virtio.c	/^    uint64_t addr;$/;"	m	struct:VRingDesc	file:
addr_shift	./nand.c	/^    int page_shift, oob_shift, erase_shift, addr_shift;$/;"	m	struct:NANDFlashState	file:
addr_valid	./omap.h	/^        int (*addr_valid)(struct omap_mpu_state_s *s,$/;"	m	struct:omap_mpu_state_s::omap_dma_port_if_s
addrbits	./eeprom93xx.c	/^    uint8_t  addrbits;$/;"	m	struct:_eeprom_t	file:
address	./eeprom93xx.c	/^    uint8_t  address;$/;"	m	struct:_eeprom_t	file:
address	./fmopl.h	/^	UINT8 address;		\/* address register                  *\/$/;"	m	struct:fm_opl_f
address	./i2c.h	/^    uint32_t address;$/;"	m	struct:i2c_slave
address	./mips_malta.c	/^  uint8_t address;$/;"	m	struct:_eeprom24c0x_t	file:
address	./omap2.c	/^    uint8_t address;$/;"	m	struct:omap_eac_s	file:
address	./rtl8139.c	/^    uint8_t  address;$/;"	m	struct:EEprom9346	file:
address	./tc58128.c	/^    uint32_t address;$/;"	m	struct:__anon443	file:
address_cycle	./tc58128.c	/^    uint8_t address_cycle;$/;"	m	struct:__anon443	file:
addrlen	./nand.c	/^    int addrlen;$/;"	m	struct:NANDFlashState	file:
adlib_callback	./adlib.c	/^static void adlib_callback (void *opaque, int free)$/;"	f	file:
adlib_kill_timers	./adlib.c	/^static void adlib_kill_timers (AdlibState *s)$/;"	f	file:
adlib_stop_opl_timer	./adlib.c	/^static void adlib_stop_opl_timer (AdlibState *s, size_t n)$/;"	f	file:
admrts	./r2d.c	/^    uint16_t admrts;$/;"	m	struct:__anon375	file:
ads7846_info	./ads7846.c	/^static SSISlaveInfo ads7846_info = {$/;"	v	file:
ads7846_init	./ads7846.c	/^static void ads7846_init(SSISlave *dev)$/;"	f	file:
ads7846_int_update	./ads7846.c	/^static void ads7846_int_update(ADS7846State *s)$/;"	f	file:
ads7846_load	./ads7846.c	/^static int ads7846_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
ads7846_register_devices	./ads7846.c	/^static void ads7846_register_devices(void)$/;"	f	file:
ads7846_save	./ads7846.c	/^static void ads7846_save(QEMUFile *f, void *opaque)$/;"	f	file:
ads7846_transfer	./ads7846.c	/^static uint32_t ads7846_transfer(SSISlave *dev, uint32_t value)$/;"	f	file:
ads7846_ts_event	./ads7846.c	/^static void ads7846_ts_event(void *opaque,$/;"	f	file:
ae_level	./omap_mmc.c	/^    int ae_level;$/;"	m	struct:omap_mmc_s	file:
af_level	./omap_mmc.c	/^    int af_level;$/;"	m	struct:omap_mmc_s	file:
afsel	./pl061.c	/^    uint8_t afsel;$/;"	m	struct:__anon336	file:
after	./etraxfs_dma.c	/^  uint32_t                      after;$/;"	m	struct:dma_descr_data	file:
aio_errors	./xen_disk.c	/^    int                 aio_errors;$/;"	m	struct:ioreq	file:
aio_inflight	./xen_disk.c	/^    int                 aio_inflight;$/;"	m	struct:ioreq	file:
aiocb	./ide.c	/^    BlockDriverAIOCB *aiocb;$/;"	m	struct:BMDMAState	file:
aiocb	./ide.c	/^    BlockDriverAIOCB *aiocb;$/;"	m	struct:MACIOIDEState	file:
aiocb	./scsi-disk.c	/^    BlockDriverAIOCB *aiocb;$/;"	m	struct:SCSIRequest	file:
aiocb	./scsi-generic.c	/^    BlockDriverAIOCB *aiocb;$/;"	m	struct:SCSIRequest	file:
air_mode	./bt.h	/^    uint8_t	air_mode;$/;"	m	struct:__anon173
akita	./spitz.c	/^enum spitz_model_e { spitz, akita, borzoi, terrier };$/;"	e	enum:spitz_model_e	file:
akita_init	./spitz.c	/^static void akita_init(ram_addr_t ram_size,$/;"	f	file:
akitapda_machine	./spitz.c	/^static QEMUMachine akitapda_machine = {$/;"	v	file:
alarm	./m48t59.c	/^    struct tm alarm;$/;"	m	struct:m48t59_t	typeref:struct:m48t59_t::tm	file:
alarm	./omap1.c	/^    qemu_irq alarm;$/;"	m	struct:omap_rtc_s	file:
alarm	./tmp105.c	/^    int alarm;$/;"	m	struct:__anon446	file:
alarm_cb	./m48t59.c	/^static void alarm_cb (void *opaque)$/;"	f	file:
alarm_ti	./omap1.c	/^    time_t alarm_ti;$/;"	m	struct:omap_rtc_s	file:
alarm_tm	./omap1.c	/^    struct tm alarm_tm;$/;"	m	struct:omap_rtc_s	typeref:struct:omap_rtc_s::tm	file:
alc	./wm8750.c	/^    uint8_t diff[2], pol, ds, monomix[2], alc, mute;$/;"	m	struct:__anon481	file:
ale	./axis_dev88.c	/^    unsigned int ale:1;$/;"	m	struct:nand_state_t	file:
ale	./nand.c	/^    int cle, ale, ce, wp, gnd;$/;"	m	struct:NANDFlashState	file:
alias	./boards.h	/^    const char *alias;$/;"	m	struct:QEMUMachine
alias	./omap_clk.c	/^    const char *alias;$/;"	m	struct:clk	file:
alias	./qdev.h	/^    const char *alias;$/;"	m	struct:DeviceInfo
align	./pxa2xx_dma.c	/^    uint32_t align;$/;"	m	struct:PXA2xxDMAState	file:
align	./sb16.c	/^    int align;$/;"	m	struct:SB16State	file:
allmulti	./virtio-net.c	/^    uint8_t allmulti;$/;"	m	struct:VirtIONet	file:
alloc	./omap1.c	/^    uint16_t alloc;$/;"	m	struct:omap_tipb_bridge_s	file:
alloc	./xen_backend.h	/^    void      (*alloc)(struct XenDevice *xendev);$/;"	m	struct:XenDevOps
allocated	./smc91c111.c	/^    int allocated;$/;"	m	struct:__anon395	file:
alluni	./virtio-net.c	/^    uint8_t alluni;$/;"	m	struct:VirtIONet	file:
alm	./twl92230.c	/^        struct tm alm;$/;"	m	struct:__anon453::__anon454	typeref:struct:__anon453::__anon454::tm	file:
alm_sec	./twl92230.c	/^        int alm_sec;$/;"	m	struct:__anon453::__anon454	file:
alrm_timer	./m48t59.c	/^    struct QEMUTimer *alrm_timer;$/;"	m	struct:m48t59_t	typeref:struct:m48t59_t::QEMUTimer	file:
alt_irq_func	./i8259.c	/^    SetIRQFunc *alt_irq_func;$/;"	m	struct:PicState2	file:
alt_irq_opaque	./i8259.c	/^    void *alt_irq_opaque;$/;"	m	struct:PicState2	file:
altsetting	./usb-bt.c	/^    int altsetting;$/;"	m	struct:USBBtState	file:
ams	./fmopl.c	/^static INT32 ams;$/;"	v	file:
ams	./fmopl.h	/^	UINT8 ams;		\/* ams flag                            *\/$/;"	m	struct:fm_opl_slot
amsCnt	./fmopl.h	/^	INT32 amsCnt;$/;"	m	struct:fm_opl_f
amsIncr	./fmopl.c	/^static INT32 amsIncr;$/;"	v	file:
amsIncr	./fmopl.h	/^	INT32 amsIncr;$/;"	m	struct:fm_opl_f
ams_table	./fmopl.c	/^INT32  *ams_table;$/;"	v
ams_table	./fmopl.h	/^	INT32 *ams_table;$/;"	m	struct:fm_opl_f
an5206_init	./an5206.c	/^static void an5206_init(ram_addr_t ram_size,$/;"	f	file:
an5206_machine	./an5206.c	/^static QEMUMachine an5206_machine = {$/;"	v	file:
an5206_machine_init	./an5206.c	/^machine_init(an5206_machine_init);$/;"	v
an5206_machine_init	./an5206.c	/^static void an5206_machine_init(void)$/;"	f	file:
angle	./blizzard.c	/^        int angle;$/;"	m	struct:__anon18::__anon19	file:
anh	./cuda.c	/^    uint8_t anh;    \/* A-side data, no handshake *\/$/;"	m	struct:CUDAState	file:
apb_config_read	./apb_pci.c	/^static CPUReadMemoryFunc *apb_config_read[] = {$/;"	v	file:
apb_config_readl	./apb_pci.c	/^static uint32_t apb_config_readl (void *opaque,$/;"	f	file:
apb_config_write	./apb_pci.c	/^static CPUWriteMemoryFunc *apb_config_write[] = {$/;"	v	file:
apb_config_writel	./apb_pci.c	/^static void apb_config_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
apc_base	./sun4m.c	/^    target_phys_addr_t tcx_base, cs_base, apc_base, aux1_base, aux2_base;$/;"	m	struct:sun4m_hwdef	file:
apc_info	./slavio_misc.c	/^static SysBusDeviceInfo apc_info = {$/;"	v	file:
apc_init	./slavio_misc.c	/^void apc_init(target_phys_addr_t power_base, qemu_irq cpu_halt)$/;"	f
apc_init1	./slavio_misc.c	/^static void apc_init1(SysBusDevice *dev)$/;"	f	file:
apc_mem_read	./slavio_misc.c	/^static CPUReadMemoryFunc *apc_mem_read[3] = {$/;"	v	file:
apc_mem_readb	./slavio_misc.c	/^static uint32_t apc_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
apc_mem_write	./slavio_misc.c	/^static CPUWriteMemoryFunc *apc_mem_write[3] = {$/;"	v	file:
apc_mem_writeb	./slavio_misc.c	/^static void apc_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
api_ck	./omap_clk.c	/^static struct clk api_ck = {$/;"	v	typeref:struct:clk	file:
apic_accept_pic_intr	./apic.c	/^int apic_accept_pic_intr(CPUState *env)$/;"	f
apic_bus_deliver	./apic.c	/^static void apic_bus_deliver(const uint32_t *deliver_bitmask,$/;"	f	file:
apic_deliver	./apic.c	/^static void apic_deliver(APICState *s, uint8_t dest, uint8_t dest_mode,$/;"	f	file:
apic_deliver_irq	./apic.c	/^void apic_deliver_irq(uint8_t dest, uint8_t dest_mode,$/;"	f
apic_deliver_pic_intr	./apic.c	/^void apic_deliver_pic_intr(CPUState *env, int level)$/;"	f
apic_eoi	./apic.c	/^static void apic_eoi(APICState *s)$/;"	f	file:
apic_find_dest	./apic.c	/^static int apic_find_dest(uint8_t dest)$/;"	f	file:
apic_get_arb_pri	./apic.c	/^static int apic_get_arb_pri(APICState *s)$/;"	f	file:
apic_get_current_count	./apic.c	/^static uint32_t apic_get_current_count(APICState *s)$/;"	f	file:
apic_get_delivery_bitmask	./apic.c	/^static void apic_get_delivery_bitmask(uint32_t *deliver_bitmask,$/;"	f	file:
apic_get_interrupt	./apic.c	/^int apic_get_interrupt(CPUState *env)$/;"	f
apic_get_irq_delivered	./apic.c	/^int apic_get_irq_delivered(void)$/;"	f
apic_get_ppr	./apic.c	/^static int apic_get_ppr(APICState *s)$/;"	f	file:
apic_init	./apic.c	/^int apic_init(CPUState *env)$/;"	f
apic_init_reset	./apic.c	/^void apic_init_reset(CPUState *env)$/;"	f
apic_io_memory	./apic.c	/^static int apic_io_memory;$/;"	v	file:
apic_irq_delivered	./apic.c	/^static int apic_irq_delivered;$/;"	v	file:
apic_load	./apic.c	/^static int apic_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
apic_local_deliver	./apic.c	/^static void apic_local_deliver(CPUState *env, int vector)$/;"	f	file:
apic_mem_read	./apic.c	/^static CPUReadMemoryFunc *apic_mem_read[3] = {$/;"	v	file:
apic_mem_readb	./apic.c	/^static uint32_t apic_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
apic_mem_readl	./apic.c	/^static uint32_t apic_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
apic_mem_readw	./apic.c	/^static uint32_t apic_mem_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
apic_mem_write	./apic.c	/^static CPUWriteMemoryFunc *apic_mem_write[3] = {$/;"	v	file:
apic_mem_writeb	./apic.c	/^static void apic_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
apic_mem_writel	./apic.c	/^static void apic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
apic_mem_writew	./apic.c	/^static void apic_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
apic_reset	./apic.c	/^static void apic_reset(void *opaque)$/;"	f	file:
apic_reset_irq_delivered	./apic.c	/^void apic_reset_irq_delivered(void)$/;"	f
apic_save	./apic.c	/^static void apic_save(QEMUFile *f, void *opaque)$/;"	f	file:
apic_send_msi	./apic.c	/^static void apic_send_msi(target_phys_addr_t addr, uint32 data)$/;"	f	file:
apic_set_irq	./apic.c	/^static void apic_set_irq(APICState *s, int vector_num, int trigger_mode)$/;"	f	file:
apic_set_irq_delivered	./apic.c	/^void apic_set_irq_delivered(void)$/;"	f
apic_set_irq_delivered	./ipf.c	/^void apic_set_irq_delivered(void) {$/;"	f
apic_sipi	./apic.c	/^void apic_sipi(CPUState *env)$/;"	f
apic_startup	./apic.c	/^static void apic_startup(APICState *s, int vector_num)$/;"	f	file:
apic_timer	./apic.c	/^static void apic_timer(void *opaque)$/;"	f	file:
apic_timer_update	./apic.c	/^static void apic_timer_update(APICState *s, int64_t current_time)$/;"	f	file:
apic_update_irq	./apic.c	/^static void apic_update_irq(APICState *s)$/;"	f	file:
apicbase	./apic.c	/^    uint32_t apicbase;$/;"	m	struct:APICState	file:
apll	./omap_clk.c	/^static struct clk apll = {$/;"	v	typeref:struct:clk	file:
apll_54m	./omap_clk.c	/^static struct clk apll_54m = {$/;"	v	typeref:struct:clk	file:
apll_96m	./omap_clk.c	/^static struct clk apll_96m = {$/;"	v	typeref:struct:clk	file:
apll_lock	./omap2.c	/^    int dpll_lock, apll_lock[2];$/;"	m	struct:omap_prcm_s	file:
apmc	./acpi.c	/^    uint8_t apmc;$/;"	m	struct:PIIX4PMState	file:
apms	./acpi.c	/^    uint8_t apms;$/;"	m	struct:PIIX4PMState	file:
ar	./omap1.c	/^    int ar;$/;"	m	struct:omap_mpu_timer_s	file:
ar	./omap2.c	/^    int ar;$/;"	m	struct:omap_gp_timer_s	file:
ar	./vga_int.h	/^    uint8_t ar[21];$/;"	m	struct:VGACommonState
ar_flip_flop	./vga_int.h	/^    int ar_flip_flop;$/;"	m	struct:VGACommonState
ar_index	./vga_int.h	/^    uint8_t ar_index;$/;"	m	struct:VGACommonState
arb_id	./apic.c	/^    uint8_t arb_id;$/;"	m	struct:APICState	file:
arg	./omap_mmc.c	/^    uint32_t arg;$/;"	m	struct:omap_mmc_s	file:
arg	./pxa2xx_mmci.c	/^    uint32_t arg;$/;"	m	struct:PXA2xxMMCIState	file:
arg	./sd.h	/^    uint32_t arg;$/;"	m	struct:__anon384
arglen	./ssi-sd.c	/^    int arglen;$/;"	m	struct:__anon407	file:
arm_boot_info	./arm-misc.h	/^struct arm_boot_info {$/;"	s
arm_ck	./omap_clk.c	/^static struct clk arm_ck = {$/;"	v	typeref:struct:clk	file:
arm_ckctl	./omap.h	/^        uint16_t arm_ckctl;$/;"	m	struct:omap_mpu_state_s::__anon299
arm_ckout1	./omap.h	/^        uint16_t arm_ckout1;$/;"	m	struct:omap_mpu_state_s::__anon299
arm_ewupct	./omap.h	/^        uint16_t arm_ewupct;$/;"	m	struct:omap_mpu_state_s::__anon299
arm_gpio_ck	./omap_clk.c	/^static struct clk arm_gpio_ck = {$/;"	v	typeref:struct:clk	file:
arm_idlect1	./omap.h	/^        uint16_t arm_idlect1;$/;"	m	struct:omap_mpu_state_s::__anon299
arm_idlect2	./omap.h	/^        uint16_t arm_idlect2;$/;"	m	struct:omap_mpu_state_s::__anon299
arm_load_kernel	./arm_boot.c	/^void arm_load_kernel(CPUState *env, struct arm_boot_info *info)$/;"	f
arm_pic_cpu_handler	./arm_pic.c	/^static void arm_pic_cpu_handler(void *opaque, int irq, int level)$/;"	f	file:
arm_pic_init_cpu	./arm_pic.c	/^qemu_irq *arm_pic_init_cpu(CPUState *env)$/;"	f
arm_rstct1	./omap.h	/^        uint16_t arm_rstct1;$/;"	m	struct:omap_mpu_state_s::__anon299
arm_rstct2	./omap.h	/^        uint16_t arm_rstct2;$/;"	m	struct:omap_mpu_state_s::__anon299
arm_sysctl_info	./arm_sysctl.c	/^static SysBusDeviceInfo arm_sysctl_info = {$/;"	v	file:
arm_sysctl_init	./arm_sysctl.c	/^void arm_sysctl_init(uint32_t base, uint32_t sys_id)$/;"	f
arm_sysctl_init1	./arm_sysctl.c	/^static void arm_sysctl_init1(SysBusDevice *dev)$/;"	f	file:
arm_sysctl_read	./arm_sysctl.c	/^static uint32_t arm_sysctl_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
arm_sysctl_readfn	./arm_sysctl.c	/^static CPUReadMemoryFunc *arm_sysctl_readfn[] = {$/;"	v	file:
arm_sysctl_register_devices	./arm_sysctl.c	/^static void arm_sysctl_register_devices(void)$/;"	f	file:
arm_sysctl_state	./arm_sysctl.c	/^} arm_sysctl_state;$/;"	t	typeref:struct:__anon9	file:
arm_sysctl_write	./arm_sysctl.c	/^static void arm_sysctl_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
arm_sysctl_writefn	./arm_sysctl.c	/^static CPUWriteMemoryFunc *arm_sysctl_writefn[] = {$/;"	v	file:
arm_timer_init	./arm_timer.c	/^static arm_timer_state *arm_timer_init(uint32_t freq)$/;"	f	file:
arm_timer_load	./arm_timer.c	/^static int arm_timer_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
arm_timer_read	./arm_timer.c	/^static uint32_t arm_timer_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
arm_timer_recalibrate	./arm_timer.c	/^static void arm_timer_recalibrate(arm_timer_state *s, int reload)$/;"	f	file:
arm_timer_register_devices	./arm_timer.c	/^static void arm_timer_register_devices(void)$/;"	f	file:
arm_timer_save	./arm_timer.c	/^static void arm_timer_save(QEMUFile *f, void *opaque)$/;"	f	file:
arm_timer_state	./arm_timer.c	/^} arm_timer_state;$/;"	t	typeref:struct:__anon10	file:
arm_timer_tick	./arm_timer.c	/^static void arm_timer_tick(void *opaque)$/;"	f	file:
arm_timer_update	./arm_timer.c	/^static void arm_timer_update(arm_timer_state *s)$/;"	f	file:
arm_timer_write	./arm_timer.c	/^static void arm_timer_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
arminth_ck15xx	./omap_clk.c	/^static struct clk arminth_ck15xx = {$/;"	v	typeref:struct:clk	file:
arminth_ck16xx	./omap_clk.c	/^static struct clk arminth_ck16xx = {$/;"	v	typeref:struct:clk	file:
armper_ck	./omap_clk.c	/^static struct clk armper_ck = {$/;"	v	typeref:struct:clk	file:
armtim_ck	./omap_clk.c	/^static struct clk armtim_ck = {$/;"	v	typeref:struct:clk	file:
armv7m_bitband_init	./armv7m.c	/^static void armv7m_bitband_init(void)$/;"	f	file:
armv7m_init	./armv7m.c	/^qemu_irq *armv7m_init(int flash_size, int sram_size,$/;"	f
armv7m_nvic_acknowledge_irq	./armv7m_nvic.c	/^int armv7m_nvic_acknowledge_irq(void *opaque)$/;"	f
armv7m_nvic_complete_irq	./armv7m_nvic.c	/^void armv7m_nvic_complete_irq(void *opaque, int irq)$/;"	f
armv7m_nvic_init	./armv7m_nvic.c	/^static void armv7m_nvic_init(SysBusDevice *dev)$/;"	f	file:
armv7m_nvic_register_devices	./armv7m_nvic.c	/^static void armv7m_nvic_register_devices(void)$/;"	f	file:
armv7m_nvic_set_pending	./armv7m_nvic.c	/^void armv7m_nvic_set_pending(void *opaque, int irq)$/;"	f
armv7m_register_devices	./armv7m.c	/^static void armv7m_register_devices(void)$/;"	f	file:
armwdt_ck	./omap_clk.c	/^static struct clk armwdt_ck = {$/;"	v	typeref:struct:clk	file:
armxor_ck	./omap_clk.c	/^static struct clk armxor_ck = {$/;"	v	typeref:struct:clk	file:
array0	./e1000.c	/^    int array0;$/;"	m	struct:__anon219	file:
asb_handle	./bt-hci.c	/^    uint16_t asb_handle;$/;"	m	struct:bt_hci_s	file:
asc	./ide.c	/^    uint8_t asc;$/;"	m	struct:IDEState	file:
asl_compiler_id	./acpi.c	/^    char asl_compiler_id [4]; \/* ASL compiler vendor ID *\/$/;"	m	struct:acpi_table_header	file:
asl_compiler_revision	./acpi.c	/^    uint32_t asl_compiler_revision; \/* ASL compiler revision number *\/$/;"	m	struct:acpi_table_header	file:
asserted	./sh_intc.h	/^    int asserted; \/* emulates the interrupt signal line from device to intc *\/$/;"	m	struct:intc_source
asset_tag_number_str	./smbios.h	/^    uint8_t asset_tag_number_str;$/;"	m	struct:smbios_type_3
assign_device	./device-assignment.c	/^static int assign_device(AssignedDevInfo *adev)$/;"	f	file:
assign_irq	./device-assignment.c	/^static int assign_irq(AssignedDevInfo *adev)$/;"	f	file:
assigned_dev	./device-assignment.h	/^    AssignedDevice *assigned_dev;$/;"	m	struct:AssignedDevInfo
assigned_dev_iomem_map	./device-assignment.c	/^static void assigned_dev_iomem_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
assigned_dev_ioport_map	./device-assignment.c	/^static void assigned_dev_ioport_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
assigned_dev_ioport_readb	./device-assignment.c	/^static uint32_t assigned_dev_ioport_readb(void *opaque, uint32_t addr)$/;"	f	file:
assigned_dev_ioport_readl	./device-assignment.c	/^static uint32_t assigned_dev_ioport_readl(void *opaque, uint32_t addr)$/;"	f	file:
assigned_dev_ioport_readw	./device-assignment.c	/^static uint32_t assigned_dev_ioport_readw(void *opaque, uint32_t addr)$/;"	f	file:
assigned_dev_ioport_writeb	./device-assignment.c	/^static void assigned_dev_ioport_writeb(void *opaque, uint32_t addr,$/;"	f	file:
assigned_dev_ioport_writel	./device-assignment.c	/^static void assigned_dev_ioport_writel(void *opaque, uint32_t addr,$/;"	f	file:
assigned_dev_ioport_writew	./device-assignment.c	/^static void assigned_dev_ioport_writew(void *opaque, uint32_t addr,$/;"	f	file:
assigned_dev_load_option_roms	./device-assignment.c	/^ram_addr_t assigned_dev_load_option_roms(ram_addr_t rom_base_offset)$/;"	f
assigned_dev_pci_read_config	./device-assignment.c	/^static uint32_t assigned_dev_pci_read_config(PCIDevice *d, uint32_t address,$/;"	f	file:
assigned_dev_pci_write_config	./device-assignment.c	/^static void assigned_dev_pci_write_config(PCIDevice *d, uint32_t address,$/;"	f	file:
assigned_dev_register_msix_mmio	./device-assignment.c	/^static int assigned_dev_register_msix_mmio(AssignedDevice *dev)$/;"	f	file:
assigned_dev_register_regions	./device-assignment.c	/^static int assigned_dev_register_regions(PCIRegion *io_regions,$/;"	f	file:
assigned_dev_update_irqs	./device-assignment.c	/^void assigned_dev_update_irqs()$/;"	f
assigned_dev_update_msi	./device-assignment.c	/^static void assigned_dev_update_msi(PCIDevice *pci_dev, unsigned int ctrl_pos)$/;"	f	file:
assigned_dev_update_msix	./device-assignment.c	/^static void assigned_dev_update_msix(PCIDevice *pci_dev, unsigned int ctrl_pos)$/;"	f	file:
assigned_dev_update_msix_mmio	./device-assignment.c	/^static int assigned_dev_update_msix_mmio(PCIDevice *pci_dev)$/;"	f	file:
assigned_device_pci_cap_init	./device-assignment.c	/^static int assigned_device_pci_cap_init(PCIDevice *pci_dev)$/;"	f	file:
assigned_device_pci_cap_write_config	./device-assignment.c	/^static void assigned_device_pci_cap_write_config(PCIDevice *pci_dev, uint32_t address,$/;"	f	file:
async_buf	./esp.c	/^    uint8_t *async_buf;$/;"	m	struct:ESPState	file:
async_complete	./usb-ohci.c	/^    int async_complete;$/;"	m	struct:__anon462	file:
async_len	./esp.c	/^    uint32_t async_len;$/;"	m	struct:ESPState	file:
async_pending	./usb-uhci.c	/^    UHCIAsync *async_pending;$/;"	m	struct:UHCIState	file:
async_pool	./usb-uhci.c	/^    UHCIAsync *async_pool;$/;"	m	struct:UHCIState	file:
async_td	./usb-ohci.c	/^    uint32_t async_td;$/;"	m	struct:__anon462	file:
async_tx	./virtio-net.c	/^    } async_tx;$/;"	m	struct:VirtIONet	typeref:struct:VirtIONet::__anon469	file:
atag_board	./arm-misc.h	/^    int (*atag_board)(struct arm_boot_info *info, void *p);$/;"	m	struct:arm_boot_info
atapi_dma	./ide.c	/^    int atapi_dma; \/* true if dma is requested for the packet cmd *\/$/;"	m	struct:IDEState	file:
atb_offset	./ppc.c	/^    int64_t  atb_offset;   \/* Compensation                    *\/$/;"	m	struct:ppc_tb_t	file:
ats	./adlib.c	/^    QEMUAudioTimeStamp ats;$/;"	m	struct:__anon7	file:
att	./omap2.c	/^    uint8_t att;$/;"	m	struct:omap_eac_s	file:
attach	./pcmcia.h	/^    int (*attach)(void *state);$/;"	m	struct:PCMCIACardState
attach	./usb.h	/^    usb_attachfn attach;$/;"	m	struct:USBPort
attached	./pcmcia.h	/^    int attached;$/;"	m	struct:__anon328
attempt	./bt.h	/^    uint16_t	attempt;$/;"	m	struct:__anon59
attr	./omap_dss.c	/^            uint32_t attr;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
attr_base	./ide.c	/^    uint32_t attr_base;$/;"	m	struct:__anon271	file:
attr_read	./pcmcia.h	/^    uint8_t (*attr_read)(void *state, uint32_t address);$/;"	m	struct:PCMCIACardState
attr_write	./pcmcia.h	/^    void (*attr_write)(void *state, uint32_t address, uint8_t value);$/;"	m	struct:PCMCIACardState
attribute_id	./bt-sdp.c	/^            int attribute_id;$/;"	m	struct:bt_l2cap_sdp_state_s::sdp_service_record_s::sdp_service_attribute_s	file:
attribute_list	./bt-sdp.c	/^        } *attribute_list;$/;"	m	struct:bt_l2cap_sdp_state_s::sdp_service_record_s	typeref:struct:bt_l2cap_sdp_state_s::sdp_service_record_s::sdp_service_attribute_s	file:
attributes	./bt-sdp.c	/^        int attributes;$/;"	m	struct:bt_l2cap_sdp_state_s::sdp_service_record_s	file:
attributes	./bt-sdp.c	/^    } attributes[];$/;"	m	struct:sdp_def_service_s	typeref:struct:sdp_def_service_s::sdp_def_attribute_s	file:
aud_to_ac97_record_source	./ac97.c	/^static uint8_t aud_to_ac97_record_source (audrecsource_t rs)$/;"	f	file:
audio_callback	./musicpal.c	/^static void audio_callback(void *opaque, int free_out, int free_in)$/;"	f	file:
audio_ctrl1	./tsc210x.c	/^    uint16_t audio_ctrl1;$/;"	m	struct:__anon450	file:
audio_ctrl2	./tsc210x.c	/^    uint16_t audio_ctrl2;$/;"	m	struct:__anon450	file:
audio_ctrl3	./tsc210x.c	/^    uint16_t audio_ctrl3;$/;"	m	struct:__anon450	file:
audio_free	./cs4231a.c	/^    int audio_free;$/;"	m	struct:CSState	file:
audio_free	./sb16.c	/^    int audio_free;$/;"	m	struct:SB16State	file:
audio_init	./ipf.c	/^static void audio_init (PCIBus *pci_bus, qemu_irq *pic)$/;"	f	file:
audio_init	./mips_jazz.c	/^static void audio_init(qemu_irq *pic)$/;"	f	file:
audio_init	./mips_malta.c	/^static void audio_init (PCIBus *pci_bus)$/;"	f	file:
audio_init	./pc.c	/^static void audio_init (PCIBus *pci_bus, qemu_irq *pic)$/;"	f	file:
audio_name	./musicpal.c	/^static const char audio_name[] = "mv88w8618";$/;"	v	file:
auth_requested_cp	./bt.h	/^} __attribute__ ((packed)) auth_requested_cp;$/;"	t	typeref:struct:__anon42
auto_comp	./omap1.c	/^    int auto_comp;$/;"	m	struct:omap_rtc_s	file:
auto_eoi	./i8259.c	/^    uint8_t auto_eoi;$/;"	m	struct:PicState	file:
auto_init	./omap.h	/^    unsigned char auto_init;$/;"	m	struct:omap_dma_lcd_channel_s
auto_init	./omap_dma.c	/^    int auto_init;$/;"	m	struct:omap_dma_channel_s	file:
autoidle	./omap1.c	/^    int autoidle;$/;"	m	struct:omap_intr_handler_s	file:
autoidle	./omap2.c	/^    int autoidle;$/;"	m	struct:omap_gpif_s	file:
autoidle	./omap_dss.c	/^    int autoidle;$/;"	m	struct:omap_dss_s	file:
autopoll	./cuda.c	/^    uint8_t autopoll;$/;"	m	struct:CUDAState	file:
aux1	./slavio_misc.c	/^    uint8_t aux1, aux2;$/;"	m	struct:MiscState	file:
aux1_base	./sun4m.c	/^    target_phys_addr_t tcx_base, aux1_base;$/;"	m	struct:sun4c_hwdef	file:
aux1_base	./sun4m.c	/^    target_phys_addr_t tcx_base, cs_base, apc_base, aux1_base, aux2_base;$/;"	m	struct:sun4m_hwdef	file:
aux2	./slavio_misc.c	/^    uint8_t aux1, aux2;$/;"	m	struct:MiscState	file:
aux2_base	./sun4m.c	/^    target_phys_addr_t tcx_base, cs_base, apc_base, aux1_base, aux2_base;$/;"	m	struct:sun4m_hwdef	file:
aux_thr	./tsc2005.c	/^    uint16_t aux_thr[2];$/;"	m	struct:__anon448	file:
aux_timer	./sb16.c	/^static void aux_timer (void *opaque)$/;"	f	file:
aux_ts	./sb16.c	/^    QEMUTimer *aux_ts;$/;"	m	struct:SB16State	file:
avail	./virtio.c	/^    target_phys_addr_t avail;$/;"	m	struct:VRing	file:
available	./device-assignment.h	/^        uint32_t available;$/;"	m	struct:__anon206::__anon207
avg_gc_read_delay	./ftl_perf_manager.c	/^double avg_gc_read_delay;$/;"	v
avg_gc_write_delay	./ftl_perf_manager.c	/^double avg_gc_write_delay;$/;"	v
avg_ran_cold_merge_write_delay	./ftl_perf_manager.c	/^double avg_ran_cold_merge_write_delay;$/;"	v
avg_ran_cold_write_delay	./ftl_perf_manager.c	/^double avg_ran_cold_write_delay;$/;"	v
avg_ran_hot_merge_write_delay	./ftl_perf_manager.c	/^double avg_ran_hot_merge_write_delay;$/;"	v
avg_ran_hot_write_delay	./ftl_perf_manager.c	/^double avg_ran_hot_write_delay;$/;"	v
avg_ran_merge_read_delay	./ftl_perf_manager.c	/^double avg_ran_merge_read_delay;$/;"	v
avg_ran_merge_write_delay	./ftl_perf_manager.c	/^double avg_ran_merge_write_delay;$/;"	v
avg_ran_write_delay	./ftl_perf_manager.c	/^double avg_ran_write_delay;$/;"	v
avg_read_delay	./ftl_perf_manager.c	/^double avg_read_delay;$/;"	v
avg_read_latency	./ftl_perf_manager.c	/^double avg_read_latency;$/;"	v
avg_seq_merge_read_delay	./ftl_perf_manager.c	/^double avg_seq_merge_read_delay;$/;"	v
avg_seq_merge_write_delay	./ftl_perf_manager.c	/^double avg_seq_merge_write_delay;$/;"	v
avg_seq_write_delay	./ftl_perf_manager.c	/^double avg_seq_write_delay;$/;"	v
avg_write_delay	./ftl_perf_manager.c	/^double avg_write_delay;$/;"	v
avg_write_latency	./ftl_perf_manager.c	/^double avg_write_latency;$/;"	v
awaiting_bdaddr	./bt-hci.c	/^        bdaddr_t awaiting_bdaddr[HCI_HANDLES_MAX];$/;"	m	struct:bt_hci_s::__anon22	file:
axisdev88_init	./axis_dev88.c	/^void axisdev88_init (ram_addr_t ram_size,$/;"	f	file:
axisdev88_machine	./axis_dev88.c	/^static QEMUMachine axisdev88_machine = {$/;"	v	file:
axisdev88_machine_init	./axis_dev88.c	/^machine_init(axisdev88_machine_init);$/;"	v
axisdev88_machine_init	./axis_dev88.c	/^static void axisdev88_machine_init(void)$/;"	f	file:
b	./bt.h	/^    uint8_t b[6];$/;"	m	struct:__anon26
b	./cuda.c	/^    uint8_t b;      \/* B-side data *\/$/;"	m	struct:CUDAState	file:
b	./es1370.c	211;"	d	file:
b	./es1370.c	229;"	d	file:
b	./tcx.c	/^    uint8_t r[256], g[256], b[256];$/;"	m	struct:TCXState	file:
bChipCmdState	./rtl8139.c	/^    uint8_t  bChipCmdState;$/;"	m	struct:RTL8139State	file:
backend_changed	./xen_backend.h	/^    void      (*backend_changed)(struct XenDevice *xendev, const char *node);$/;"	m	struct:XenDevOps
backlight	./cbus.c	/^    uint8_t backlight;$/;"	m	struct:__anon198	file:
backlog	./xen_console.c	/^    int               backlog;$/;"	m	struct:XenConsole	file:
bacmp	./bt.h	/^static inline int bacmp(const bdaddr_t *ba1, const bdaddr_t *ba2)$/;"	f
bacpy	./bt.h	/^static inline void bacpy(bdaddr_t *dst, const bdaddr_t *src)$/;"	f
bad_features	./virtio.h	/^    uint32_t (*bad_features)(VirtIODevice *vdev);$/;"	m	struct:VirtIODevice
balloon_page	./virtio-balloon.c	/^static void balloon_page(void *addr, int deflate)$/;"	f	file:
bamboo_init	./ppc440_bamboo.c	/^static void bamboo_init(ram_addr_t ram_size,$/;"	f	file:
bamboo_load_device_tree	./ppc440_bamboo.c	/^static void *bamboo_load_device_tree(target_phys_addr_t addr,$/;"	f	file:
bamboo_machine	./ppc440_bamboo.c	/^static QEMUMachine bamboo_machine = {$/;"	v	file:
bamboo_machine_init	./ppc440_bamboo.c	/^machine_init(bamboo_machine_init);$/;"	v
bamboo_machine_init	./ppc440_bamboo.c	/^static void bamboo_machine_init(void)$/;"	f	file:
bank	./omap1.c	/^    struct omap_intr_handler_bank_s bank[];$/;"	m	struct:omap_intr_handler_s	typeref:struct:omap_intr_handler_s::omap_intr_handler_bank_s	file:
bank	./pxa2xx_gpio.c	/^    int bank;$/;"	m	struct:__anon366	file:
bank	./smc91c111.c	/^    int bank;$/;"	m	struct:__anon395	file:
bank_locator_str	./smbios.h	/^    uint8_t bank_locator_str;$/;"	m	struct:smbios_type_17
bank_offset	./vga_int.h	/^    int32_t bank_offset;$/;"	m	struct:VGACommonState
bap	./ppc405_uc.c	/^    uint32_t bap[8];$/;"	m	struct:ppc4xx_ebc_t	file:
bareetraxfs_init	./etraxfs.c	/^void bareetraxfs_init (ram_addr_t ram_size,$/;"	f	file:
bareetraxfs_machine	./etraxfs.c	/^static QEMUMachine bareetraxfs_machine = {$/;"	v	file:
bareetraxfs_machine_init	./etraxfs.c	/^machine_init(bareetraxfs_machine_init);$/;"	v
bareetraxfs_machine_init	./etraxfs.c	/^static void bareetraxfs_machine_init(void)$/;"	f	file:
base	./ac97.c	/^    uint32_t base[2];$/;"	m	struct:AC97LinkState	file:
base	./armv7m.c	/^    uint32_t base;$/;"	m	struct:__anon13	file:
base	./dma.c	/^    uint16_t base[2];$/;"	m	struct:dma_regs	file:
base	./omap1.c	/^    target_phys_addr_t base;$/;"	m	struct:omap_uart_s	file:
base	./omap2.c	/^        target_phys_addr_t base;$/;"	m	struct:omap_gpmc_s::omap_gpmc_cs_file_s	file:
base	./omap2.c	/^    target_phys_addr_t base;$/;"	m	struct:omap_l4_s	file:
base	./omap2.c	/^    target_phys_addr_t base;$/;"	m	struct:omap_target_agent_s	file:
base	./onenand.c	/^    target_phys_addr_t base;$/;"	m	struct:__anon310	file:
base	./pflash_cfi01.c	/^    target_phys_addr_t base;$/;"	m	struct:pflash_t	file:
base	./pflash_cfi02.c	/^    target_phys_addr_t base;$/;"	m	struct:pflash_t	file:
base	./ppc405_uc.c	/^    target_phys_addr_t base;$/;"	m	struct:ppc405_gpio_t	file:
base	./ppc405_uc.c	/^    target_phys_addr_t base;$/;"	m	struct:ppc4xx_gpt_t	file:
base	./ppc405_uc.c	/^    target_phys_addr_t base;$/;"	m	struct:ppc4xx_i2c_t	file:
base	./ppc405_uc.c	/^    target_phys_addr_t base;$/;"	m	struct:ppc4xx_opba_t	file:
base	./ppc4xx_devs.c	/^    target_phys_addr_t base;$/;"	m	struct:ppc4xx_mmio_t	file:
base	./sm501.c	/^    target_phys_addr_t base;$/;"	m	struct:SM501State	file:
base	./soc_dma.c	/^               void *base;$/;"	m	struct:dma_s::memmap_entry_s::__anon396::__anon398	file:
base	./syborg_fb.c	/^    uint32_t base;$/;"	m	struct:__anon422	file:
base_addr	./device-assignment.h	/^    uint32_t base_addr;$/;"	m	struct:__anon202
base_address	./ioapic.c	/^    uint64_t base_address;$/;"	m	struct:IOAPICState	file:
base_update	./omap2.c	/^        void (*base_update)(void *opaque, target_phys_addr_t new);$/;"	m	struct:omap_gpmc_s::omap_gpmc_cs_file_s	file:
base_year	./mc146818rtc.c	/^    int base_year;$/;"	m	struct:RTCState	file:
baseband_link_type	./bt.h	/^enum baseband_link_type {$/;"	g
batch_maps	./xen_disk.c	/^static int batch_maps   = 0;$/;"	v	file:
baud_delay	./bt-hci-csr.c	/^    int64_t baud_delay;$/;"	m	struct:csrhci_s	file:
baudbase	./serial.c	/^    int baudbase;$/;"	m	struct:SerialState	file:
baum_accept_input	./baum.c	/^static void baum_accept_input(struct CharDriverState *chr)$/;"	f	file:
baum_cellCount_timer_cb	./baum.c	/^static void baum_cellCount_timer_cb(void *opaque)$/;"	f	file:
baum_chr_read	./baum.c	/^static void baum_chr_read(void *opaque)$/;"	f	file:
baum_eat_packet	./baum.c	/^static int baum_eat_packet(BaumDriverState *baum, const uint8_t *buf, int len)$/;"	f	file:
baum_send_event	./baum.c	/^static void baum_send_event(CharDriverState *chr, int event)$/;"	f	file:
baum_send_key	./baum.c	/^static void baum_send_key(BaumDriverState *baum, uint8_t type, uint8_t value) {$/;"	f	file:
baum_write	./baum.c	/^static int baum_write(CharDriverState *chr, const uint8_t *buf, int len)$/;"	f	file:
baum_write_packet	./baum.c	/^static void baum_write_packet(BaumDriverState *baum, const uint8_t *buf, int len)$/;"	f	file:
bbsms	./twl92230.c	/^    uint8_t bbsms;$/;"	m	struct:__anon453	file:
bcd	./i8254.h	/^    uint8_t bcd; \/* not supported *\/$/;"	m	struct:PITChannelState
bclk_1510	./omap_clk.c	/^static struct clk bclk_1510 = {$/;"	v	typeref:struct:clk	file:
bclk_16xx	./omap_clk.c	/^static struct clk bclk_16xx = {$/;"	v	typeref:struct:clk	file:
bclk_310	./omap_clk.c	/^static struct clk bclk_310 = {$/;"	v	typeref:struct:clk	file:
bcr	./pcnet.c	/^    uint16_t bcr[32];$/;"	m	struct:PCNetState_st	file:
bcr	./ppc405_uc.c	/^    uint32_t bcr[8];$/;"	m	struct:ppc4xx_ebc_t	file:
bcr	./ppc4xx_devs.c	/^    uint32_t bcr[4];$/;"	m	struct:ppc4xx_sdram_t	file:
bcr	./r2d.c	/^    uint16_t bcr;$/;"	m	struct:__anon375	file:
bcr1	./sh7750.c	/^    uint32_t bcr1;$/;"	m	struct:SH7750State	file:
bcr2	./sh7750.c	/^    uint16_t bcr2;$/;"	m	struct:SH7750State	file:
bcr3	./sh7750.c	/^    uint16_t bcr3;$/;"	m	struct:SH7750State	file:
bcr4	./sh7750.c	/^    uint32_t bcr4;$/;"	m	struct:SH7750State	file:
bd	./ac97.c	/^    BD bd;$/;"	m	struct:AC97BusMasterRegs	file:
bd_addr	./bt-hci-csr.c	/^    bdaddr_t bd_addr;$/;"	m	struct:csrhci_s	file:
bd_addr	./bt.h	/^    bdaddr_t bd_addr;$/;"	m	struct:bt_device_s
bd_valid	./ac97.c	/^    unsigned int bd_valid;$/;"	m	struct:AC97BusMasterRegs	file:
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon130
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon139
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon140
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon141
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon144
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon155
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon160
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon161
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon162
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon168
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon170
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon171
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon173
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon176
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon30
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon32
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon35
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon36
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon37
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon38
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon39
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon40
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon46
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon47
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon48
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon56
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon57
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon67
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon79
bdaddr	./bt.h	/^    bdaddr_t	bdaddr;$/;"	m	struct:__anon83
bdaddr_t	./bt.h	/^} __attribute__((packed)) bdaddr_t;$/;"	t	typeref:struct:__anon26
bdbar	./ac97.c	/^    uint32_t bdbar;             \/* rw 0 *\/$/;"	m	struct:AC97BusMasterRegs	file:
bdrv	./nand.c	/^    BlockDriverState *bdrv;$/;"	m	struct:NANDFlashState	file:
bdrv	./onenand.c	/^    BlockDriverState *bdrv;$/;"	m	struct:__anon310	file:
bdrv	./scsi-disk.c	/^    BlockDriverState *bdrv;$/;"	m	struct:SCSIDeviceState	file:
bdrv	./scsi-generic.c	/^    BlockDriverState *bdrv;$/;"	m	struct:SCSIDeviceState	file:
bdrv	./sd.c	/^    BlockDriverState *bdrv;$/;"	m	struct:SDState	file:
bdrv_cur	./onenand.c	/^    BlockDriverState *bdrv_cur;$/;"	m	struct:__anon310	file:
be	./omap_mmc.c	/^    int be;$/;"	m	struct:omap_mmc_s	file:
be	./usb-ohci.c	/^    uint32_t be;$/;"	m	struct:ohci_iso_td	file:
be	./usb-ohci.c	/^    uint32_t be;$/;"	m	struct:ohci_td	file:
be	./xen_backend.h	/^    char               be[XEN_BUFSIZE];$/;"	m	struct:XenDevice
be_state	./xen_backend.h	/^    enum xenbus_state  be_state;$/;"	m	struct:XenDevice	typeref:enum:XenDevice::xenbus_state
bear	./ppc405_uc.c	/^    uint32_t bear;$/;"	m	struct:ppc4xx_ebc_t	file:
bear	./ppc405_uc.c	/^    uint32_t bear;$/;"	m	struct:ppc4xx_plb_t	file:
bear	./ppc405_uc.c	/^    uint32_t bear;$/;"	m	struct:ppc4xx_pob_t	file:
bear	./ppc4xx_devs.c	/^    uint32_t bear;$/;"	m	struct:ppc4xx_sdram_t	file:
besr	./ppc405_uc.c	/^    uint32_t besr;$/;"	m	struct:ppc4xx_plb_t	file:
besr	./ppc405_uc.c	/^    uint32_t besr[2];$/;"	m	struct:ppc4xx_pob_t	file:
besr0	./ppc405_uc.c	/^    uint32_t besr0;$/;"	m	struct:ppc4xx_ebc_t	file:
besr0	./ppc4xx_devs.c	/^    uint32_t besr0;$/;"	m	struct:ppc4xx_sdram_t	file:
besr1	./ppc405_uc.c	/^    uint32_t besr1;$/;"	m	struct:ppc4xx_ebc_t	file:
besr1	./ppc4xx_devs.c	/^    uint32_t besr1;$/;"	m	struct:ppc4xx_sdram_t	file:
bg	./omap_dss.c	/^        uint32_t bg[2];$/;"	m	struct:omap_dss_s::__anon307	file:
bg1	./mcf_uart.c	/^    uint8_t bg1;$/;"	m	struct:__anon290	file:
bg2	./mcf_uart.c	/^    uint8_t bg2;$/;"	m	struct:__anon290	file:
bh	./etraxfs_dma.c	/^        QEMUBH *bh;$/;"	m	struct:fs_dma_ctrl	file:
bh	./ide.c	/^    QEMUBH *bh;$/;"	m	struct:BMDMAState	file:
bh	./ptimer.c	/^    QEMUBH *bh;$/;"	m	struct:ptimer_state	file:
bh	./scsi-disk.c	/^    QEMUBH *bh;$/;"	m	struct:SCSIDeviceState	file:
bh	./virtio-blk.c	/^    QEMUBH *bh;$/;"	m	struct:VirtIOBlock	file:
bh	./xen_disk.c	/^    QEMUBH              *bh;$/;"	m	struct:XenBlkDev	file:
bh	./xilinx_timer.c	/^    QEMUBH *bh;$/;"	m	struct:xlx_timer	file:
bh_t0	./etraxfs_timer.c	/^    QEMUBH *bh_t0;$/;"	m	struct:etrax_timer	file:
bh_t1	./etraxfs_timer.c	/^    QEMUBH *bh_t1;$/;"	m	struct:etrax_timer	file:
bh_wd	./etraxfs_timer.c	/^    QEMUBH *bh_wd;$/;"	m	struct:etrax_timer	file:
bi_baudrate	./ppc405.h	/^    uint32_t bi_baudrate;$/;"	m	struct:ppc4xx_bd_info_t
bi_bootflags	./ppc405.h	/^    uint32_t bi_bootflags;$/;"	m	struct:ppc4xx_bd_info_t
bi_busfreq	./ppc405.h	/^    uint32_t bi_busfreq; \/* 0x30 *\/$/;"	m	struct:ppc4xx_bd_info_t
bi_enetaddr	./ppc405.h	/^    uint8_t  bi_enetaddr[6];$/;"	m	struct:ppc4xx_bd_info_t
bi_ethspeed	./ppc405.h	/^    uint16_t bi_ethspeed;$/;"	m	struct:ppc4xx_bd_info_t
bi_flashoffset	./ppc405.h	/^    uint32_t bi_flashoffset; \/* 0x10 *\/$/;"	m	struct:ppc4xx_bd_info_t
bi_flashsize	./ppc405.h	/^    uint32_t bi_flashsize;$/;"	m	struct:ppc4xx_bd_info_t
bi_flashstart	./ppc405.h	/^    uint32_t bi_flashstart;$/;"	m	struct:ppc4xx_bd_info_t
bi_iic_fast	./ppc405.h	/^    uint32_t bi_iic_fast[2];$/;"	m	struct:ppc4xx_bd_info_t
bi_intfreq	./ppc405.h	/^    uint32_t bi_intfreq;$/;"	m	struct:ppc4xx_bd_info_t
bi_ipaddr	./ppc405.h	/^    uint32_t bi_ipaddr; \/* 0x20 *\/$/;"	m	struct:ppc4xx_bd_info_t
bi_memsize	./ppc405.h	/^    uint32_t bi_memsize;$/;"	m	struct:ppc4xx_bd_info_t
bi_memstart	./ppc405.h	/^    uint32_t bi_memstart;$/;"	m	struct:ppc4xx_bd_info_t
bi_opbfreq	./ppc405.h	/^    uint32_t bi_opbfreq;$/;"	m	struct:ppc4xx_bd_info_t
bi_pci_busfreq	./ppc405.h	/^    uint32_t bi_pci_busfreq;$/;"	m	struct:ppc4xx_bd_info_t
bi_pci_enetaddr	./ppc405.h	/^    uint8_t  bi_pci_enetaddr[6];$/;"	m	struct:ppc4xx_bd_info_t
bi_pci_enetaddr2	./ppc405.h	/^    uint32_t bi_pci_enetaddr2[6];$/;"	m	struct:ppc4xx_bd_info_t
bi_plb_busfreq	./ppc405.h	/^    uint32_t bi_plb_busfreq;$/;"	m	struct:ppc4xx_bd_info_t
bi_procfreq	./ppc405.h	/^    uint32_t bi_procfreq;$/;"	m	struct:ppc4xx_bd_info_t
bi_r_version	./ppc405.h	/^    uint8_t  bi_r_version[32];$/;"	m	struct:ppc4xx_bd_info_t
bi_s_version	./ppc405.h	/^    uint8_t  bi_s_version[4];$/;"	m	struct:ppc4xx_bd_info_t
bi_sramsize	./ppc405.h	/^    uint32_t bi_sramsize;$/;"	m	struct:ppc4xx_bd_info_t
bi_sramstart	./ppc405.h	/^    uint32_t bi_sramstart;$/;"	m	struct:ppc4xx_bd_info_t
binding	./virtio.h	/^    const VirtIOBindings *binding;$/;"	m	struct:VirtIODevice
binding_opaque	./virtio.h	/^    void *binding_opaque;$/;"	m	struct:VirtIODevice
bios_characteristics	./smbios.h	/^    uint8_t bios_characteristics[8];$/;"	m	struct:smbios_type_0
bios_characteristics_extension_bytes	./smbios.h	/^    uint8_t bios_characteristics_extension_bytes[2];$/;"	m	struct:smbios_type_0
bios_offset	./vga_int.h	/^    unsigned long bios_offset;$/;"	m	struct:VGACommonState
bios_release_date_str	./smbios.h	/^    uint8_t bios_release_date_str;$/;"	m	struct:smbios_type_0
bios_rom_size	./smbios.h	/^    uint8_t bios_rom_size;$/;"	m	struct:smbios_type_0
bios_size	./vga_int.h	/^    unsigned int bios_size;$/;"	m	struct:VGACommonState
bios_starting_address_segment	./smbios.h	/^    uint16_t bios_starting_address_segment;$/;"	m	struct:smbios_type_0
bios_version_str	./smbios.h	/^    uint8_t bios_version_str;$/;"	m	struct:smbios_type_0
bit	./cbus.c	/^    int bit;$/;"	m	struct:__anon192	file:
bitband_addr	./armv7m.c	/^static inline uint32_t bitband_addr(void * opaque, uint32_t addr)$/;"	f	file:
bitband_info	./armv7m.c	/^static SysBusDeviceInfo bitband_info = {$/;"	v	file:
bitband_init	./armv7m.c	/^static void bitband_init(SysBusDevice *dev)$/;"	f	file:
bitband_readb	./armv7m.c	/^static uint32_t bitband_readb(void *opaque, target_phys_addr_t offset)$/;"	f	file:
bitband_readfn	./armv7m.c	/^static CPUReadMemoryFunc *bitband_readfn[] = {$/;"	v	file:
bitband_readl	./armv7m.c	/^static uint32_t bitband_readl(void *opaque, target_phys_addr_t offset)$/;"	f	file:
bitband_readw	./armv7m.c	/^static uint32_t bitband_readw(void *opaque, target_phys_addr_t offset)$/;"	f	file:
bitband_writeb	./armv7m.c	/^static void bitband_writeb(void *opaque, target_phys_addr_t offset,$/;"	f	file:
bitband_writefn	./armv7m.c	/^static CPUWriteMemoryFunc *bitband_writefn[] = {$/;"	v	file:
bitband_writel	./armv7m.c	/^static void bitband_writel(void *opaque, target_phys_addr_t offset,$/;"	f	file:
bitband_writew	./armv7m.c	/^static void bitband_writew(void *opaque, target_phys_addr_t offset,$/;"	f	file:
bitmask	./pl022.c	/^    uint32_t bitmask;$/;"	m	struct:__anon333	file:
bitnum_in	./e1000.c	/^        uint16_t bitnum_in;$/;"	m	struct:E1000State_st::__anon213	file:
bitnum_out	./e1000.c	/^        uint16_t bitnum_out;$/;"	m	struct:E1000State_st::__anon213	file:
bl_intensity	./spitz.c	/^    int bl_intensity;$/;"	m	struct:__anon402	file:
bl_power	./spitz.c	/^    int bl_power;$/;"	m	struct:__anon402	file:
blank	./blizzard.c	/^    int blank;$/;"	m	struct:__anon18	file:
blank	./syborg_fb.c	/^    int blank;$/;"	m	struct:__anon422	file:
blank	./tc6393xb.c	/^    unsigned blank : 1,$/;"	m	struct:TC6393xbState	file:
blanked	./g364fb.c	/^    int blanked;$/;"	m	struct:G364State	file:
blanked	./tc6393xb.c	/^             blanked : 1;$/;"	m	struct:TC6393xbState	file:
blen	./omap_mmc.c	/^    uint16_t blen;$/;"	m	struct:omap_mmc_s	file:
blen_counter	./omap_mmc.c	/^    uint16_t blen_counter;$/;"	m	struct:omap_mmc_s	file:
blizzard	./nseries.c	/^    struct rfbi_chip_s blizzard;$/;"	m	struct:n800_s	typeref:struct:n800_s::rfbi_chip_s	file:
blizzard_fn_t	./blizzard.c	/^typedef void (*blizzard_fn_t)(uint8_t *, const uint8_t *, unsigned int);$/;"	t	file:
blizzard_iformat_bpp	./blizzard.c	/^static const int blizzard_iformat_bpp[0x10] = {$/;"	v	file:
blizzard_invalidate_display	./blizzard.c	/^static inline void blizzard_invalidate_display(void *opaque) {$/;"	f	file:
blizzard_reg_read	./blizzard.c	/^static uint16_t blizzard_reg_read(void *opaque, uint8_t reg)$/;"	f	file:
blizzard_reg_write	./blizzard.c	/^static void blizzard_reg_write(void *opaque, uint8_t reg, uint16_t value)$/;"	f	file:
blizzard_reset	./blizzard.c	/^static void blizzard_reset(BlizzardState *s)$/;"	f	file:
blizzard_rgb2yuv	./blizzard.c	/^static inline void blizzard_rgb2yuv(int r, int g, int b,$/;"	f	file:
blizzard_screen_dump	./blizzard.c	/^static void blizzard_screen_dump(void *opaque, const char *filename) {$/;"	f	file:
blizzard_transfer_setup	./blizzard.c	/^static int blizzard_transfer_setup(BlizzardState *s)$/;"	f	file:
blizzard_update_display	./blizzard.c	/^static void blizzard_update_display(void *opaque)$/;"	f	file:
blizzard_window	./blizzard.c	/^static void blizzard_window(BlizzardState *s)$/;"	f	file:
blk_alloc	./xen_disk.c	/^static void blk_alloc(struct XenDevice *xendev)$/;"	f	file:
blk_bh	./xen_disk.c	/^static void blk_bh(void *opaque)$/;"	f	file:
blk_connect	./xen_disk.c	/^static int blk_connect(struct XenDevice *xendev)$/;"	f	file:
blk_disconnect	./xen_disk.c	/^static void blk_disconnect(struct XenDevice *xendev)$/;"	f	file:
blk_erase	./nand.c	/^    void (*blk_erase)(NANDFlashState *s);$/;"	m	struct:NANDFlashState	file:
blk_event	./xen_disk.c	/^static void blk_event(struct XenDevice *xendev)$/;"	f	file:
blk_free	./xen_disk.c	/^static int blk_free(struct XenDevice *xendev)$/;"	f	file:
blk_get_request	./xen_disk.c	/^static int blk_get_request(struct XenBlkDev *blkdev, struct ioreq *ioreq, RING_IDX rc)$/;"	f	file:
blk_handle_requests	./xen_disk.c	/^static void blk_handle_requests(struct XenBlkDev *blkdev)$/;"	f	file:
blk_init	./xen_disk.c	/^static int blk_init(struct XenDevice *xendev)$/;"	f	file:
blk_len	./sd.c	/^    int blk_len;$/;"	m	struct:SDState	file:
blk_load	./nand.c	/^    void (*blk_load)(NANDFlashState *s, uint32_t addr, int offset);$/;"	m	struct:NANDFlashState	file:
blk_send_response_all	./xen_disk.c	/^static void blk_send_response_all(struct XenBlkDev *blkdev)$/;"	f	file:
blk_send_response_one	./xen_disk.c	/^static int blk_send_response_one(struct ioreq *ioreq)$/;"	f	file:
blk_write	./nand.c	/^    void (*blk_write)(NANDFlashState *s);$/;"	m	struct:NANDFlashState	file:
blk_written	./sd.c	/^    int blk_written;$/;"	m	struct:SDState	file:
blkdev	./xen_disk.c	/^    struct XenBlkDev    *blkdev;$/;"	m	struct:ioreq	typeref:struct:ioreq::XenBlkDev	file:
blkif_back_rings	./xen_blkif.h	/^union blkif_back_rings {$/;"	u
blkif_back_rings_t	./xen_blkif.h	/^typedef union blkif_back_rings blkif_back_rings_t;$/;"	t	typeref:union:blkif_back_rings
blkif_common_request	./xen_blkif.h	/^struct blkif_common_request {$/;"	s
blkif_common_response	./xen_blkif.h	/^struct blkif_common_response {$/;"	s
blkif_get_x86_32_req	./xen_blkif.h	/^static void inline blkif_get_x86_32_req(blkif_request_t *dst, blkif_x86_32_request_t *src)$/;"	f
blkif_get_x86_64_req	./xen_blkif.h	/^static void inline blkif_get_x86_64_req(blkif_request_t *dst, blkif_x86_64_request_t *src)$/;"	f
blkif_protocol	./xen_blkif.h	/^enum blkif_protocol {$/;"	g
blkif_x86_32_request	./xen_blkif.h	/^struct blkif_x86_32_request {$/;"	s
blkif_x86_32_request_t	./xen_blkif.h	/^typedef struct blkif_x86_32_request blkif_x86_32_request_t;$/;"	t	typeref:struct:blkif_x86_32_request
blkif_x86_32_response	./xen_blkif.h	/^struct blkif_x86_32_response {$/;"	s
blkif_x86_32_response_t	./xen_blkif.h	/^typedef struct blkif_x86_32_response blkif_x86_32_response_t;$/;"	t	typeref:struct:blkif_x86_32_response
blkif_x86_64_request	./xen_blkif.h	/^struct blkif_x86_64_request {$/;"	s
blkif_x86_64_request_t	./xen_blkif.h	/^typedef struct blkif_x86_64_request blkif_x86_64_request_t;$/;"	t	typeref:struct:blkif_x86_64_request
blkif_x86_64_response	./xen_blkif.h	/^struct blkif_x86_64_response {$/;"	s
blkif_x86_64_response_t	./xen_blkif.h	/^typedef struct blkif_x86_64_response blkif_x86_64_response_t;$/;"	t	typeref:struct:blkif_x86_64_response
blklen	./pxa2xx_mmci.c	/^    int blklen;$/;"	m	struct:PXA2xxMMCIState	file:
block	./omap.h	/^    void (*block)(void *opaque, int dc, void *buf, size_t len, int pitch);$/;"	m	struct:rfbi_chip_s
block_fnum	./fmopl.h	/^	UINT32  block_fnum;	\/* block+fnum      :                   *\/$/;"	m	struct:fm_opl_channel
block_size	./sb16.c	/^    int block_size;$/;"	m	struct:SB16State	file:
block_table_start	./ftl_mapping_manager.c	/^void* block_table_start;$/;"	v
blocks	./onenand.c	/^    int blocks;$/;"	m	struct:__anon310	file:
blocksize	./scsi-generic.c	/^    int blocksize;$/;"	m	struct:SCSIDeviceState	file:
blockwp	./onenand.c	/^    uint8_t *blockwp;$/;"	m	struct:__anon310	file:
bm_regs	./ac97.c	/^    AC97BusMasterRegs bm_regs[3];$/;"	m	struct:AC97LinkState	file:
bmdma	./ide.c	/^    BMDMAState bmdma[2];$/;"	m	struct:PCIIDEState	file:
bmdma	./ide.c	/^    struct BMDMAState *bmdma;$/;"	m	struct:IDEState	typeref:struct:IDEState::BMDMAState	file:
bmdma_addr_readb	./ide.c	/^static uint32_t bmdma_addr_readb(void *opaque, uint32_t addr)$/;"	f	file:
bmdma_addr_readl	./ide.c	/^static uint32_t bmdma_addr_readl(void *opaque, uint32_t addr)$/;"	f	file:
bmdma_addr_readw	./ide.c	/^static uint32_t bmdma_addr_readw(void *opaque, uint32_t addr)$/;"	f	file:
bmdma_addr_writeb	./ide.c	/^static void bmdma_addr_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
bmdma_addr_writel	./ide.c	/^static void bmdma_addr_writel(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
bmdma_addr_writew	./ide.c	/^static void bmdma_addr_writew(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
bmdma_cmd_writeb	./ide.c	/^static void bmdma_cmd_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
bmdma_map	./ide.c	/^static void bmdma_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
bmdma_readb	./ide.c	/^static uint32_t bmdma_readb(void *opaque, uint32_t addr)$/;"	f	file:
bmdma_writeb	./ide.c	/^static void bmdma_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
board	./stellaris.c	/^    stellaris_board_info *board;$/;"	m	struct:__anon410	file:
board_id	./arm-misc.h	/^    int board_id;$/;"	m	struct:arm_boot_info
bochs_bios_init	./pc.c	/^static void *bochs_bios_init(void)$/;"	f	file:
bochs_bios_write	./pc.c	/^static void bochs_bios_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
bol	./etraxfs_dma.c	/^  unsigned                      bol        : 1;$/;"	m	struct:dma_descr_group	file:
bool	./eepro100.c	/^typedef unsigned char bool;$/;"	t	file:
booster	./nseries.c	/^    int booster;$/;"	m	struct:mipid_s	file:
boot	./onenand.c	/^    uint8_t *boot[2];$/;"	m	struct:__anon310	file:
boot	./ppc405_uc.c	/^    uint32_t boot;$/;"	m	struct:ppc405ep_cpc_t	file:
boot_device2nibble	./ipf.c	/^static int boot_device2nibble(char boot_device)$/;"	f	file:
boot_device2nibble	./pc.c	/^static int boot_device2nibble(char boot_device)$/;"	f	file:
boot_status	./smbios.h	/^    uint8_t boot_status;$/;"	m	struct:smbios_type_32
boot_up_state	./smbios.h	/^    uint8_t boot_up_state;$/;"	m	struct:smbios_type_3
bootloader	./arm_boot.c	/^static uint32_t bootloader[] = {$/;"	v	file:
bootstrap_pc	./axis_dev88.c	/^static uint32_t bootstrap_pc;$/;"	v	file:
bootstrap_pc	./etraxfs.c	/^static uint32_t bootstrap_pc;$/;"	v	file:
bootstrap_pc	./petalogix_s3adsp1800_mmu.c	/^static uint32_t bootstrap_pc;$/;"	v	file:
border_b	./blizzard.c	/^    uint8_t border_b;$/;"	m	struct:__anon18	file:
border_g	./blizzard.c	/^    uint8_t border_g;$/;"	m	struct:__anon18	file:
border_r	./blizzard.c	/^    uint8_t border_r;$/;"	m	struct:__anon18	file:
borzoi	./spitz.c	/^enum spitz_model_e { spitz, akita, borzoi, terrier };$/;"	e	enum:spitz_model_e	file:
borzoi_init	./spitz.c	/^static void borzoi_init(ram_addr_t ram_size,$/;"	f	file:
borzoipda_machine	./spitz.c	/^static QEMUMachine borzoipda_machine = {$/;"	v	file:
bound	./device-assignment.h	/^    int bound;$/;"	m	struct:__anon206
boundary	./eepro100.c	/^    uint8_t boundary;$/;"	m	struct:__anon240	file:
boundary	./ne2000.c	/^    uint8_t boundary;$/;"	m	struct:NE2000State	file:
bp	./usb-ohci.c	/^    uint32_t bp;$/;"	m	struct:ohci_iso_td	file:
bpp	./blizzard.c	/^    int bpp;$/;"	m	struct:__anon18	file:
bpp	./omap_dss.c	/^            int bpp;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
bpp	./pl110.c	/^    enum pl110_bppmode bpp;$/;"	m	struct:__anon339	typeref:enum:__anon339::pl110_bppmode	file:
bpp	./pxa2xx_lcd.c	/^    } bpp;$/;"	m	struct:PXA2xxLCDState	typeref:enum:PXA2xxLCDState::__anon368	file:
bpp	./syborg_fb.c	/^    int bpp;$/;"	m	struct:__anon422	file:
bpp	./vmware_vga.c	/^    int bpp;$/;"	m	struct:vmsvga_cursor_definition_s	file:
bps	./fdc.c	/^    uint16_t bps;             \/* Bytes per sector       *\/$/;"	m	struct:fdrive_t	file:
branch	./mac_dbdma.c	/^static void branch(DBDMA_channel *ch)$/;"	f	file:
branch	./pxa2xx_lcd.c	/^        target_phys_addr_t branch;$/;"	m	struct:PXA2xxLCDState::__anon369	file:
bri	./sh_serial.c	/^    qemu_irq bri;$/;"	m	struct:__anon390	file:
brk	./mips_malta.c	/^    uint32_t brk;$/;"	m	struct:__anon291	file:
brlapi	./baum.c	/^    brlapi_handle_t *brlapi;$/;"	m	struct:__anon17	file:
brlapi_fd	./baum.c	/^    int brlapi_fd;$/;"	m	struct:__anon17	file:
brr	./sh_serial.c	/^    uint8_t brr;$/;"	m	struct:__anon390	file:
brust_f1	./omap.h	/^    unsigned char brust_f1;$/;"	m	struct:omap_dma_lcd_channel_s
brust_f2	./omap.h	/^    unsigned char brust_f2;$/;"	m	struct:omap_dma_lcd_channel_s
bs	./fdc.c	/^    BlockDriverState *bs;$/;"	m	struct:fdrive_t	file:
bs	./ide.c	/^    BlockDriverState *bs;$/;"	m	struct:IDEState	file:
bs	./omap.h	/^    unsigned char bs;$/;"	m	struct:omap_dma_lcd_channel_s
bs	./omap_dma.c	/^    int bs;$/;"	m	struct:omap_dma_channel_s	file:
bs	./pflash_cfi01.c	/^    BlockDriverState *bs;$/;"	m	struct:pflash_t	file:
bs	./pflash_cfi02.c	/^    BlockDriverState *bs;$/;"	m	struct:pflash_t	file:
bs	./usb-msd.c	/^    BlockDriverState *bs;$/;"	m	struct:__anon457	file:
bs	./virtio-blk.c	/^    BlockDriverState *bs;$/;"	m	struct:VirtIOBlock	file:
bs	./xen_disk.c	/^    BlockDriverState    *bs;$/;"	m	struct:XenBlkDev	file:
bscntr	./pxa2xx_lcd.c	/^    uint8_t bscntr;$/;"	m	struct:PXA2xxLCDState	file:
bt	./omap2.c	/^    } modem, bt;$/;"	m	struct:omap_eac_s	typeref:struct:omap_eac_s::__anon304	file:
bt_base_uuid	./bt-sdp.c	/^static const uint8_t bt_base_uuid[12] = {$/;"	v	file:
bt_dev_idx	./bt.c	/^static int bt_dev_idx = 0;$/;"	v	file:
bt_device_done	./bt.c	/^void bt_device_done(struct bt_device_s *dev)$/;"	f
bt_device_init	./bt.c	/^void bt_device_init(struct bt_device_s *dev, struct bt_scatternet_s *net)$/;"	f
bt_device_s	./bt.h	/^struct bt_device_s {$/;"	s
bt_dummy_destroy	./bt.c	/^static void bt_dummy_destroy(struct bt_device_s *device)$/;"	f	file:
bt_dummy_lmp_acl_resp	./bt.c	/^static void bt_dummy_lmp_acl_resp(struct bt_link_s *link,$/;"	f	file:
bt_dummy_lmp_connection_complete	./bt.c	/^static void bt_dummy_lmp_connection_complete(struct bt_link_s *link)$/;"	f	file:
bt_dummy_lmp_connection_request	./bt.c	/^static void bt_dummy_lmp_connection_request(struct bt_link_s *req)$/;"	f	file:
bt_dummy_lmp_disconnect_master	./bt.c	/^static void bt_dummy_lmp_disconnect_master(struct bt_link_s *link)$/;"	f	file:
bt_dummy_lmp_disconnect_slave	./bt.c	/^static void bt_dummy_lmp_disconnect_slave(struct bt_link_s *link)$/;"	f	file:
bt_dummy_lmp_mode_change	./bt.c	/^static void bt_dummy_lmp_mode_change(struct bt_link_s *link)$/;"	f	file:
bt_event_reserved_mask	./bt-hci.c	/^static const uint8_t bt_event_reserved_mask[8] = {$/;"	v	file:
bt_filter_type	./bt.h	/^enum bt_filter_type {$/;"	g
bt_hci_bdaddr_set	./bt-hci.c	/^static int bt_hci_bdaddr_set(struct HCIInfo *info, const uint8_t *bd_addr)$/;"	f	file:
bt_hci_clkoffset_req	./bt-hci.c	/^static int bt_hci_clkoffset_req(struct bt_hci_s *hci, uint16_t handle)$/;"	f	file:
bt_hci_conn_accept_timeout	./bt-hci.c	/^static void bt_hci_conn_accept_timeout(void *opaque)$/;"	f	file:
bt_hci_connect	./bt-hci.c	/^static int bt_hci_connect(struct bt_hci_s *hci, bdaddr_t *bdaddr)$/;"	f	file:
bt_hci_connection_accept	./bt-hci.c	/^static void bt_hci_connection_accept(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_connection_reject	./bt-hci.c	/^static void bt_hci_connection_reject(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_connection_reject_event	./bt-hci.c	/^static void bt_hci_connection_reject_event(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_destroy	./bt-hci.c	/^static void bt_hci_destroy(struct bt_device_s *dev)$/;"	f	file:
bt_hci_disconnect	./bt-hci.c	/^static void bt_hci_disconnect(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_done	./bt-hci.c	/^static void bt_hci_done(struct HCIInfo *info)$/;"	f	file:
bt_hci_event	./bt-hci.c	/^static inline void bt_hci_event(struct bt_hci_s *hci, int evt,$/;"	f	file:
bt_hci_event_auth_complete	./bt-hci.c	/^static inline void bt_hci_event_auth_complete(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_complete	./bt-hci.c	/^static inline void bt_hci_event_complete(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_complete_conn_cancel	./bt-hci.c	/^static inline void bt_hci_event_complete_conn_cancel(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_complete_flush	./bt-hci.c	/^static inline void bt_hci_event_complete_flush(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_complete_lmp_handle	./bt-hci.c	/^static inline void bt_hci_event_complete_lmp_handle(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_complete_name_cancel	./bt-hci.c	/^static inline void bt_hci_event_complete_name_cancel(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_complete_read_conn_accept_timeout	./bt-hci.c	/^static inline void bt_hci_event_complete_read_conn_accept_timeout($/;"	f	file:
bt_hci_event_complete_read_inquiry_mode	./bt-hci.c	/^static inline void bt_hci_event_complete_read_inquiry_mode($/;"	f	file:
bt_hci_event_complete_read_local_class	./bt-hci.c	/^static inline void bt_hci_event_complete_read_local_class(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_event_complete_read_local_name	./bt-hci.c	/^static inline void bt_hci_event_complete_read_local_name(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_event_complete_read_scan_enable	./bt-hci.c	/^static inline void bt_hci_event_complete_read_scan_enable(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_event_complete_role_discovery	./bt-hci.c	/^static inline void bt_hci_event_complete_role_discovery(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_complete_status	./bt-hci.c	/^static inline void bt_hci_event_complete_status(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_complete_voice_setting	./bt-hci.c	/^static inline void bt_hci_event_complete_voice_setting(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_event_encrypt_change	./bt-hci.c	/^static inline void bt_hci_event_encrypt_change(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_mode	./bt-hci.c	/^static void bt_hci_event_mode(struct bt_hci_s *hci, struct bt_link_s *link,$/;"	f	file:
bt_hci_event_num_comp_pkts	./bt-hci.c	/^static inline void bt_hci_event_num_comp_pkts(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_read_remote_ext_features	./bt-hci.c	/^static inline void bt_hci_event_read_remote_ext_features(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_start	./bt-hci.c	/^static inline uint8_t *bt_hci_event_start(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_event_status	./bt-hci.c	/^static inline void bt_hci_event_status(struct bt_hci_s *hci, int status)$/;"	f	file:
bt_hci_evt_packet	./bt-hci.c	/^static uint8_t *bt_hci_evt_packet(void *opaque)$/;"	f	file:
bt_hci_evt_submit	./bt-hci.c	/^static void bt_hci_evt_submit(void *opaque, int len)$/;"	f	file:
bt_hci_features_req	./bt-hci.c	/^static int bt_hci_features_req(struct bt_hci_s *hci, uint16_t handle)$/;"	f	file:
bt_hci_handle_bad	./bt-hci.c	/^static inline int bt_hci_handle_bad(struct bt_hci_s *hci, uint16_t handle)$/;"	f	file:
bt_hci_inquiry_done	./bt-hci.c	/^static void bt_hci_inquiry_done(void *opaque)$/;"	f	file:
bt_hci_inquiry_next	./bt-hci.c	/^static void bt_hci_inquiry_next(void *opaque)$/;"	f	file:
bt_hci_inquiry_result	./bt-hci.c	/^static void bt_hci_inquiry_result(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_inquiry_result_standard	./bt-hci.c	/^static void bt_hci_inquiry_result_standard(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_inquiry_result_with_rssi	./bt-hci.c	/^static void bt_hci_inquiry_result_with_rssi(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_inquiry_start	./bt-hci.c	/^static void bt_hci_inquiry_start(struct bt_hci_s *hci, int length)$/;"	f	file:
bt_hci_link_quality_rp	./bt-hci.c	/^static int bt_hci_link_quality_rp(struct bt_hci_s *hci, uint16_t handle)$/;"	f	file:
bt_hci_link_s	./bt-hci.c	/^struct bt_hci_link_s {$/;"	s	file:
bt_hci_lmp_acl_data	./bt-hci.c	/^static inline void bt_hci_lmp_acl_data(struct bt_hci_s *hci, uint16_t handle,$/;"	f	file:
bt_hci_lmp_acl_data_host	./bt-hci.c	/^static void bt_hci_lmp_acl_data_host(struct bt_link_s *link,$/;"	f	file:
bt_hci_lmp_acl_data_slave	./bt-hci.c	/^static void bt_hci_lmp_acl_data_slave(struct bt_link_s *btlink,$/;"	f	file:
bt_hci_lmp_connection_complete	./bt-hci.c	/^static void bt_hci_lmp_connection_complete(struct bt_link_s *link)$/;"	f	file:
bt_hci_lmp_connection_ready	./bt-hci.c	/^static int bt_hci_lmp_connection_ready(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_lmp_connection_request	./bt-hci.c	/^static void bt_hci_lmp_connection_request(struct bt_link_s *link)$/;"	f	file:
bt_hci_lmp_disconnect_host	./bt-hci.c	/^static void bt_hci_lmp_disconnect_host(struct bt_link_s *link)$/;"	f	file:
bt_hci_lmp_disconnect_slave	./bt-hci.c	/^static void bt_hci_lmp_disconnect_slave(struct bt_link_s *btlink)$/;"	f	file:
bt_hci_lmp_link_establish	./bt-hci.c	/^static void bt_hci_lmp_link_establish(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_lmp_link_teardown	./bt-hci.c	/^static void bt_hci_lmp_link_teardown(struct bt_hci_s *hci, uint16_t handle)$/;"	f	file:
bt_hci_lmp_mode_change_master	./bt-hci.c	/^static void bt_hci_lmp_mode_change_master(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_lmp_mode_change_slave	./bt-hci.c	/^static void bt_hci_lmp_mode_change_slave(struct bt_link_s *btlink)$/;"	f	file:
bt_hci_master_link_s	./bt-hci.c	/^        struct bt_hci_master_link_s {$/;"	s	struct:bt_hci_s::__anon22	file:
bt_hci_mod_timer_1280ms	./bt-hci.c	/^static void bt_hci_mod_timer_1280ms(QEMUTimer *timer, int period)$/;"	f	file:
bt_hci_mode_cancel	./bt-hci.c	/^static int bt_hci_mode_cancel(struct bt_hci_s *hci, uint16_t handle, int mode)$/;"	f	file:
bt_hci_mode_change	./bt-hci.c	/^static int bt_hci_mode_change(struct bt_hci_s *hci, uint16_t handle,$/;"	f	file:
bt_hci_mode_tick	./bt-hci.c	/^static void bt_hci_mode_tick(void *opaque)$/;"	f	file:
bt_hci_name_req	./bt-hci.c	/^static int bt_hci_name_req(struct bt_hci_s *hci, bdaddr_t *bdaddr)$/;"	f	file:
bt_hci_read_bd_addr_rp	./bt-hci.c	/^static void bt_hci_read_bd_addr_rp(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_read_buffer_size_rp	./bt-hci.c	/^static void bt_hci_read_buffer_size_rp(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_read_country_code_rp	./bt-hci.c	/^static void bt_hci_read_country_code_rp(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_read_local_commands_rp	./bt-hci.c	/^static void bt_hci_read_local_commands_rp(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_read_local_ext_features_rp	./bt-hci.c	/^static void bt_hci_read_local_ext_features_rp(struct bt_hci_s *hci, int page)$/;"	f	file:
bt_hci_read_local_features_rp	./bt-hci.c	/^static void bt_hci_read_local_features_rp(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_read_local_version_rp	./bt-hci.c	/^static void bt_hci_read_local_version_rp(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_remote_dev	./bt-hci.c	/^static inline struct bt_device_s *bt_hci_remote_dev(struct bt_hci_s *hci,$/;"	f	file:
bt_hci_reset	./bt-hci.c	/^static void bt_hci_reset(struct bt_hci_s *hci)$/;"	f	file:
bt_hci_role_master	./bt-hci.c	/^static inline int bt_hci_role_master(struct bt_hci_s *hci, uint16_t handle)$/;"	f	file:
bt_hci_s	./bt-hci.c	/^struct bt_hci_s {$/;"	s	file:
bt_hci_version_req	./bt-hci.c	/^static int bt_hci_version_req(struct bt_hci_s *hci, uint16_t handle)$/;"	f	file:
bt_hid_close_control	./bt-hid.c	/^static void bt_hid_close_control(void *opaque)$/;"	f	file:
bt_hid_close_interrupt	./bt-hid.c	/^static void bt_hid_close_interrupt(void *opaque)$/;"	f	file:
bt_hid_connected_update	./bt-hid.c	/^static void bt_hid_connected_update(struct bt_hid_device_s *hid)$/;"	f	file:
bt_hid_control_sdu	./bt-hid.c	/^static void bt_hid_control_sdu(void *opaque, const uint8_t *data, int len)$/;"	f	file:
bt_hid_control_transaction	./bt-hid.c	/^static void bt_hid_control_transaction(struct bt_hid_device_s *s,$/;"	f	file:
bt_hid_datain	./bt-hid.c	/^static void bt_hid_datain(void *opaque)$/;"	f	file:
bt_hid_destroy	./bt-hid.c	/^static void bt_hid_destroy(struct bt_device_s *dev)$/;"	f	file:
bt_hid_device_s	./bt-hid.c	/^struct bt_hid_device_s {$/;"	s	file:
bt_hid_disconnect	./bt-hid.c	/^static void bt_hid_disconnect(struct bt_hid_device_s *s)$/;"	f	file:
bt_hid_in	./bt-hid.c	/^static int bt_hid_in(struct bt_hid_device_s *s)$/;"	f	file:
bt_hid_init	./bt-hid.c	/^static struct bt_device_s *bt_hid_init(struct bt_scatternet_s *net,$/;"	f	file:
bt_hid_interrupt_sdu	./bt-hid.c	/^static void bt_hid_interrupt_sdu(void *opaque, const uint8_t *data, int len)$/;"	f	file:
bt_hid_new_control_ch	./bt-hid.c	/^static int bt_hid_new_control_ch(struct bt_l2cap_device_s *dev,$/;"	f	file:
bt_hid_new_interrupt_ch	./bt-hid.c	/^static int bt_hid_new_interrupt_ch(struct bt_l2cap_device_s *dev,$/;"	f	file:
bt_hid_out	./bt-hid.c	/^static int bt_hid_out(struct bt_hid_device_s *s)$/;"	f	file:
bt_hid_reset	./bt-hid.c	/^static void bt_hid_reset(struct bt_hid_device_s *s)$/;"	f	file:
bt_hid_send_control	./bt-hid.c	/^static void bt_hid_send_control(struct bt_hid_device_s *s, int operation)$/;"	f	file:
bt_hid_send_data	./bt-hid.c	/^static void bt_hid_send_data(struct bt_l2cap_conn_params_s *ch, int type,$/;"	f	file:
bt_hid_send_handshake	./bt-hid.c	/^static void bt_hid_send_handshake(struct bt_hid_device_s *s, int result)$/;"	f	file:
bt_keyboard_init	./bt-hid.c	/^struct bt_device_s *bt_keyboard_init(struct bt_scatternet_s *net)$/;"	f
bt_l2cap_cid_predef	./bt.h	/^enum bt_l2cap_cid_predef {$/;"	g
bt_l2cap_cmd	./bt.h	/^enum bt_l2cap_cmd {$/;"	g
bt_l2cap_conf_opt_qos_st	./bt.h	/^enum bt_l2cap_conf_opt_qos_st {$/;"	g
bt_l2cap_conf_res	./bt.h	/^enum bt_l2cap_conf_res {$/;"	g
bt_l2cap_conf_val	./bt.h	/^enum bt_l2cap_conf_val {$/;"	g
bt_l2cap_conn_params_s	./bt.h	/^struct bt_l2cap_conn_params_s {$/;"	s
bt_l2cap_conn_res	./bt.h	/^enum bt_l2cap_conn_res {$/;"	g
bt_l2cap_conn_stat	./bt.h	/^enum bt_l2cap_conn_stat {$/;"	g
bt_l2cap_device_done	./bt-l2cap.c	/^void bt_l2cap_device_done(struct bt_l2cap_device_s *dev)$/;"	f
bt_l2cap_device_init	./bt-l2cap.c	/^void bt_l2cap_device_init(struct bt_l2cap_device_s *dev,$/;"	f
bt_l2cap_device_s	./bt.h	/^struct bt_l2cap_device_s {$/;"	s
bt_l2cap_info_result	./bt.h	/^enum bt_l2cap_info_result {$/;"	g
bt_l2cap_info_type	./bt.h	/^enum bt_l2cap_info_type {$/;"	g
bt_l2cap_lm_bits	./bt.h	/^enum bt_l2cap_lm_bits {$/;"	g
bt_l2cap_mode	./bt.h	/^enum bt_l2cap_mode {$/;"	g
bt_l2cap_psm_predef	./bt.h	/^enum bt_l2cap_psm_predef {$/;"	g
bt_l2cap_psm_register	./bt-l2cap.c	/^void bt_l2cap_psm_register(struct bt_l2cap_device_s *dev, int psm, int min_mtu,$/;"	f
bt_l2cap_psm_s	./bt-l2cap.c	/^struct bt_l2cap_psm_s {$/;"	s	file:
bt_l2cap_rej_reason	./bt.h	/^enum bt_l2cap_rej_reason {$/;"	g
bt_l2cap_sar_bits	./bt.h	/^enum bt_l2cap_sar_bits {$/;"	g
bt_l2cap_sdp_close_ch	./bt-sdp.c	/^static void bt_l2cap_sdp_close_ch(void *opaque)$/;"	f	file:
bt_l2cap_sdp_init	./bt-sdp.c	/^void bt_l2cap_sdp_init(struct bt_l2cap_device_s *dev)$/;"	f
bt_l2cap_sdp_new_ch	./bt-sdp.c	/^static int bt_l2cap_sdp_new_ch(struct bt_l2cap_device_s *dev,$/;"	f	file:
bt_l2cap_sdp_sdu_in	./bt-sdp.c	/^static void bt_l2cap_sdp_sdu_in(void *opaque, const uint8_t *data, int len)$/;"	f	file:
bt_l2cap_sdp_state_s	./bt-sdp.c	/^struct bt_l2cap_sdp_state_s {$/;"	s	file:
bt_link_s	./bt.h	/^struct bt_link_s {$/;"	s
bt_new_hci	./bt-hci.c	/^struct HCIInfo *bt_new_hci(struct bt_scatternet_s *net)$/;"	f
bt_packet_type	./bt.h	/^enum bt_packet_type {$/;"	g
bt_scatternet_s	./bt.h	/^struct bt_scatternet_s {$/;"	s
bt_sdp_attribute_id	./bt.h	/^enum bt_sdp_attribute_id {$/;"	g
bt_sdp_cmd	./bt.h	/^enum bt_sdp_cmd {$/;"	g
bt_sdp_data_size	./bt.h	/^enum bt_sdp_data_size {$/;"	g
bt_sdp_data_type	./bt.h	/^enum bt_sdp_data_type {$/;"	g
bt_sdp_errorcode	./bt.h	/^enum bt_sdp_errorcode {$/;"	g
bt_state_ready	./bt-hid.c	/^        bt_state_ready,$/;"	e	enum:bt_hid_device_s::__anon24	file:
bt_state_suspend	./bt-hid.c	/^        bt_state_suspend,$/;"	e	enum:bt_hid_device_s::__anon24	file:
bt_state_transaction	./bt-hid.c	/^        bt_state_transaction,$/;"	e	enum:bt_hid_device_s::__anon24	file:
bt_submit_acl	./bt-hci.c	/^static void bt_submit_acl(struct HCIInfo *info,$/;"	f	file:
bt_submit_hci	./bt-hci.c	/^static void bt_submit_hci(struct HCIInfo *info,$/;"	f	file:
bt_submit_sco	./bt-hci.c	/^static void bt_submit_sco(struct HCIInfo *info,$/;"	f	file:
btdev	./bt-hid.c	/^    struct bt_l2cap_device_s btdev;$/;"	m	struct:bt_hid_device_s	typeref:struct:bt_hid_device_s::bt_l2cap_device_s	file:
btlink	./bt-hci.c	/^    struct bt_link_s btlink;$/;"	m	struct:bt_hci_link_s	typeref:struct:bt_hci_link_s::bt_link_s	file:
buf	./blizzard.c	/^        void *buf;$/;"	m	struct:__anon18::__anon19	file:
buf	./etraxfs_dma.c	/^  uint32_t                      buf;$/;"	m	struct:dma_descr_data	file:
buf	./firm_buffer_manager.h	/^	void* buf;$/;"	m	struct:event_queue_entry
buf	./scsi-generic.c	/^    uint8_t *buf;$/;"	m	struct:SCSIRequest	file:
buf	./sd.c	/^    uint8_t *buf;$/;"	m	struct:SDState	file:
buf	./tmp105.c	/^    uint8_t buf[2];$/;"	m	struct:__anon446	file:
buf	./tosa.c	/^    char buf[3];$/;"	m	struct:__anon447	file:
buf	./usb-musb.c	/^    uint32_t *buf[2];$/;"	m	struct:__anon458	file:
buf	./usb-musb.c	/^    uint32_t buf[0x2000];$/;"	m	struct:MUSBState	file:
buf	./usb-net.c	/^    uint8_t buf[0];$/;"	m	struct:rndis_response	file:
buf_disable	./omap_dma.c	/^    int buf_disable;$/;"	m	struct:omap_dma_channel_s	file:
buf_length	./pcnet.c	/^    int16_t buf_length;$/;"	m	struct:pcnet_RMD	file:
bufaddr	./onenand.c	/^    int bufaddr;$/;"	m	struct:__anon310	file:
buffer	./bt-hid.c	/^        uint8_t buffer[1024];$/;"	m	struct:bt_hid_device_s::__anon23	file:
buffer	./m48t59.c	/^    uint8_t *buffer;$/;"	m	struct:m48t59_t	file:
buffer	./musicpal.c	/^    uint32_t buffer;$/;"	m	struct:mv88w8618_rx_desc	file:
buffer	./musicpal.c	/^    uint32_t buffer;$/;"	m	struct:mv88w8618_tx_desc	file:
buffer	./musicpal.c	/^    uint8_t buffer;$/;"	m	struct:i2c_interface	file:
buffer	./omap1.c	/^    uint16_t buffer;$/;"	m	struct:omap_tipb_bridge_s	file:
buffer	./pcnet.c	/^    uint8_t buffer[4096];$/;"	m	struct:PCNetState_st	file:
buffer	./usb-uhci.c	/^    uint32_t buffer;$/;"	m	struct:UHCI_TD	file:
buffer	./usb-uhci.c	/^    uint8_t   buffer[2048];$/;"	m	struct:UHCIAsync	file:
buffer	./xen_console.c	/^    struct buffer     buffer;$/;"	m	struct:XenConsole	typeref:struct:XenConsole::buffer	file:
buffer	./xen_console.c	/^struct buffer {$/;"	s	file:
buffer_addr	./e1000_hw.h	/^    uint64_t buffer_addr;       \/* Address of the descriptor's buffer address *\/$/;"	m	struct:e1000_data_desc
buffer_addr	./e1000_hw.h	/^    uint64_t buffer_addr;       \/* Address of the descriptor's data buffer *\/$/;"	m	struct:e1000_tx_desc
buffer_addr	./e1000_hw.h	/^    uint64_t buffer_addr; \/* Address of the descriptor's data buffer *\/$/;"	m	struct:e1000_rx_desc
buffer_advance	./xen_console.c	/^static void buffer_advance(struct buffer *buffer, size_t len)$/;"	f	file:
buffer_append	./xen_console.c	/^static void buffer_append(struct XenConsole *con)$/;"	f	file:
buffer_size	./musicpal.c	/^    uint16_t buffer_size;$/;"	m	struct:mv88w8618_rx_desc	file:
buffer_unit_size	./ftl_buffer.c	/^int buffer_unit_size = sizeof(ftl_buff);$/;"	v
buflen	./blizzard.c	/^        int buflen;$/;"	m	struct:__anon18::__anon19	file:
buflen	./scsi-generic.c	/^    int buflen;$/;"	m	struct:SCSIRequest	file:
bufpos	./adlib.c	/^    int bufpos;$/;"	m	struct:__anon7	file:
bug_trigger	./xenfb.c	/^    int               bug_trigger;$/;"	m	struct:XenFB	file:
bulk_cur	./usb-ohci.c	/^    uint32_t bulk_head, bulk_cur;$/;"	m	struct:__anon462	file:
bulk_head	./usb-ohci.c	/^    uint32_t bulk_head, bulk_cur;$/;"	m	struct:__anon462	file:
bup_flag	./ac97.c	/^    int bup_flag;$/;"	m	struct:AC97LinkState	file:
burst	./omap_dma.c	/^    int burst[2];$/;"	m	struct:omap_dma_channel_s	file:
bus	./device-assignment.h	/^    int bus;$/;"	m	struct:AssignedDevInfo
bus	./device-assignment.h	/^    uint8_t bus, dev, func; \/* Bus inside domain, device and function *\/$/;"	m	struct:__anon203
bus	./musicpal.c	/^    i2c_bus *bus;$/;"	m	struct:i2c_interface	file:
bus	./omap2.c	/^    struct omap_l4_s *bus;$/;"	m	struct:omap_target_agent_s	typeref:struct:omap_target_agent_s::omap_l4_s	file:
bus	./omap_i2c.c	/^    i2c_bus *bus;$/;"	m	struct:omap_i2c_s	file:
bus	./pci.c	/^    PCIBus *bus;$/;"	m	struct:__anon323	file:
bus	./pci.h	/^    PCIBus *bus;$/;"	m	struct:PCIDevice
bus	./pci_host.h	/^    PCIBus *bus;$/;"	m	struct:__anon327
bus	./ppc_mac.h	/^    struct ADBBusState *bus;$/;"	m	struct:ADBDevice	typeref:struct:ADBDevice::ADBBusState
bus	./pxa2xx.c	/^    SSIBus *bus;$/;"	m	struct:__anon363	file:
bus	./pxa2xx.c	/^    i2c_bus *bus;$/;"	m	struct:PXA2xxI2CState	file:
bus	./sh_pci.c	/^    PCIBus *bus;$/;"	m	struct:__anon388	file:
bus	./spitz.c	/^    SSIBus *bus[3];$/;"	m	struct:__anon403	file:
bus	./stellaris.c	/^    SSIBus *bus[2];$/;"	m	struct:__anon414	file:
bus	./stellaris.c	/^    i2c_bus *bus;$/;"	m	struct:__anon411	file:
bus_dev_printfn	./qdev.h	/^typedef void (*bus_dev_printfn)(Monitor *mon, DeviceState *dev, int indent);$/;"	t
bus_info	./qdev.h	/^    BusInfo *bus_info;$/;"	m	struct:DeviceInfo
bus_num	./pci.c	/^    int bus_num;$/;"	m	struct:PCIBus	file:
busdev	./arm_gic.c	/^    SysBusDevice busdev;$/;"	m	struct:gic_state	file:
busdev	./arm_sysctl.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon9	file:
busdev	./arm_timer.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon11	file:
busdev	./arm_timer.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon12	file:
busdev	./armv7m.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon13	file:
busdev	./cs4231.c	/^    SysBusDevice busdev;$/;"	m	struct:CSState	file:
busdev	./eccmemctl.c	/^    SysBusDevice busdev;$/;"	m	struct:ECCState	file:
busdev	./escc.c	/^    SysBusDevice busdev;$/;"	m	struct:SerialState	file:
busdev	./esp.c	/^    SysBusDevice busdev;$/;"	m	struct:ESPState	file:
busdev	./etraxfs_pic.c	/^    SysBusDevice busdev;$/;"	m	struct:etrax_pic	file:
busdev	./etraxfs_ser.c	/^    SysBusDevice busdev;$/;"	m	struct:etrax_serial	file:
busdev	./etraxfs_timer.c	/^    SysBusDevice busdev;$/;"	m	struct:etrax_timer	file:
busdev	./fdc.c	/^    SysBusDevice busdev;$/;"	m	struct:fdctrl_t	file:
busdev	./integratorcp.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon272	file:
busdev	./integratorcp.c	/^  SysBusDevice busdev;$/;"	m	struct:icp_pic_state	file:
busdev	./iommu.c	/^    SysBusDevice busdev;$/;"	m	struct:IOMMUState	file:
busdev	./m48t59.c	/^    SysBusDevice busdev;$/;"	m	struct:m48t59_t	file:
busdev	./mpcore.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon293	file:
busdev	./musicpal.c	/^    SysBusDevice busdev;$/;"	m	struct:musicpal_lcd_state	file:
busdev	./musicpal.c	/^    SysBusDevice busdev;$/;"	m	struct:mv88w8618_eth_state	file:
busdev	./musicpal.c	/^    SysBusDevice busdev;$/;"	m	struct:mv88w8618_flashcfg_state	file:
busdev	./musicpal.c	/^    SysBusDevice busdev;$/;"	m	struct:mv88w8618_pic_state	file:
busdev	./musicpal.c	/^    SysBusDevice busdev;$/;"	m	struct:mv88w8618_pit_state	file:
busdev	./pcnet.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon330	file:
busdev	./pl011.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon332	file:
busdev	./pl022.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon333	file:
busdev	./pl031.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon334	file:
busdev	./pl050.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon335	file:
busdev	./pl061.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon336	file:
busdev	./pl080.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon338	file:
busdev	./pl110.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon339	file:
busdev	./pl181.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon340	file:
busdev	./pl190.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon341	file:
busdev	./pxa2xx.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon363	file:
busdev	./slavio_intctl.c	/^    SysBusDevice busdev;$/;"	m	struct:SLAVIO_INTCTLState	file:
busdev	./slavio_misc.c	/^    SysBusDevice busdev;$/;"	m	struct:APCState	file:
busdev	./slavio_misc.c	/^    SysBusDevice busdev;$/;"	m	struct:MiscState	file:
busdev	./slavio_timer.c	/^    SysBusDevice busdev;$/;"	m	struct:SLAVIO_TIMERState	file:
busdev	./smc91c111.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon395	file:
busdev	./sparc32_dma.c	/^    SysBusDevice busdev;$/;"	m	struct:DMAState	file:
busdev	./stellaris.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon411	file:
busdev	./stellaris.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon412	file:
busdev	./stellaris.c	/^    SysBusDevice busdev;$/;"	m	struct:gptm_state	file:
busdev	./stellaris_enet.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon415	file:
busdev	./sun4m.c	/^    SysBusDevice busdev;$/;"	m	struct:RamDevice	file:
busdev	./syborg_fb.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon422	file:
busdev	./syborg_interrupt.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon426	file:
busdev	./syborg_keyboard.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon428	file:
busdev	./syborg_pointer.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon431	file:
busdev	./syborg_rtc.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon433	file:
busdev	./syborg_serial.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon435	file:
busdev	./syborg_timer.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon437	file:
busdev	./syborg_virtio.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon439	file:
busdev	./tcx.c	/^    SysBusDevice busdev;$/;"	m	struct:TCXState	file:
busdev	./versatile_pci.c	/^    SysBusDevice busdev;$/;"	m	struct:__anon467	file:
busdev	./versatilepb.c	/^  SysBusDevice busdev;$/;"	m	struct:vpb_sic_state	file:
busdev	./xilinx_ethlite.c	/^    SysBusDevice busdev;$/;"	m	struct:xlx_ethlite	file:
busdev	./xilinx_intc.c	/^    SysBusDevice busdev;$/;"	m	struct:xlx_pic	file:
busdev	./xilinx_timer.c	/^    SysBusDevice busdev;$/;"	m	struct:timerblock	file:
busdev	./xilinx_uartlite.c	/^    SysBusDevice busdev;$/;"	m	struct:xlx_uartlite	file:
bustype	./cirrus_vga.c	/^    int bustype;$/;"	m	struct:CirrusVGAState	file:
busy	./mipsnet.c	/^    uint32_t busy;$/;"	m	struct:MIPSnetState	file:
busy	./omap_dss.c	/^        int busy;$/;"	m	struct:omap_dss_s::__anon308	file:
busy	./tsc2005.c	/^    int busy;$/;"	m	struct:__anon448	file:
busy	./tsc210x.c	/^    int busy;$/;"	m	struct:__anon450	file:
button_state	./xenfb.c	/^    int button_state;       \/* Last seen pointer button state *\/$/;"	m	struct:XenInput	file:
buttons	./omap1.c	/^    uint8_t buttons[5];$/;"	m	struct:omap_mpuio_s	file:
buttons	./stellaris_input.c	/^    gamepad_button *buttons;$/;"	m	struct:__anon418	file:
buttons_state	./adb.c	/^    int buttons_state, last_buttons_state;$/;"	m	struct:MouseState	file:
buttons_state	./usb-hid.c	/^    int dx, dy, dz, buttons_state;$/;"	m	struct:USBMouseState	file:
buttons_state	./usb-wacom.c	/^    int dx, dy, dz, buttons_state;$/;"	m	struct:USBWacomState	file:
bverreg	./r2d.c	/^    uint16_t bverreg;$/;"	m	struct:__anon375	file:
bypass	./pflash_cfi01.c	/^    int bypass;$/;"	m	struct:pflash_t	file:
bypass	./pflash_cfi02.c	/^    int bypass;$/;"	m	struct:pflash_t	file:
bypp	./vmware_vga.c	/^    int bypp;$/;"	m	struct:vmsvga_state_s	file:
bytes	./musicpal.c	/^    uint16_t bytes;$/;"	m	struct:mv88w8618_rx_desc	file:
bytes	./musicpal.c	/^    uint16_t bytes;$/;"	m	struct:mv88w8618_tx_desc	file:
bytes	./soc_dma.h	/^    int bytes;$/;"	m	struct:soc_dma_ch_s
bytes_per_second	./sb16.c	/^    int bytes_per_second;$/;"	m	struct:SB16State	file:
bytesleft	./pxa2xx_mmci.c	/^    int bytesleft;$/;"	m	struct:PXA2xxMMCIState	file:
c	./xenfb.c	/^    struct common     c;$/;"	m	struct:XenFB	typeref:struct:XenFB::common	file:
c	./xenfb.c	/^    struct common c;$/;"	m	struct:XenInput	typeref:struct:XenInput::common	file:
c6_to_8	./vga_int.h	/^static inline int c6_to_8(int v)$/;"	f
c_e_queue	./firm_buffer_manager.c	/^event_queue* c_e_queue;$/;"	v
c_kind_of_intr	./xilinx_intc.c	/^    uint32_t c_kind_of_intr;$/;"	m	struct:xlx_pic	file:
c_rx_pingpong	./xilinx_ethlite.c	/^    uint32_t c_rx_pingpong;$/;"	m	struct:xlx_ethlite	file:
c_tx_pingpong	./xilinx_ethlite.c	/^    uint32_t c_tx_pingpong;$/;"	m	struct:xlx_ethlite	file:
cache_bmask	./rc4030.c	/^    uint32_t cache_bmask; \/* 0x0058: I\/O Cache Byte Mask *\/$/;"	m	struct:rc4030State	file:
cache_entry	./ftl_cache.h	/^	cache_idx_entry* cache_entry;$/;"	m	struct:map_state_entry
cache_idx_entry	./ftl_cache.h	/^typedef struct cache_idx_entry$/;"	s
cache_idx_entry	./ftl_cache.h	/^}cache_idx_entry;$/;"	t	typeref:struct:cache_idx_entry
cache_idx_table	./ftl_cache.c	/^cache_idx_entry* cache_idx_table;$/;"	v
cache_ltag	./rc4030.c	/^    uint32_t cache_ltag; \/* 0x0050: I\/O Cache Logical Tag *\/$/;"	m	struct:rc4030State	file:
cache_maint	./rc4030.c	/^    uint32_t cache_maint; \/* 0x0030: Cache Maintenance *\/$/;"	m	struct:rc4030State	file:
cache_map_data_end	./ftl_cache.c	/^struct map_data* cache_map_data_end;$/;"	v	typeref:struct:map_data
cache_map_data_nb	./ftl_cache.c	/^uint32_t cache_map_data_nb;$/;"	v
cache_map_data_start	./ftl_cache.c	/^struct map_data* cache_map_data_start;$/;"	v	typeref:struct:map_data
cache_ptag	./rc4030.c	/^    uint32_t cache_ptag; \/* 0x0048: I\/O Cache Physical Tag *\/$/;"	m	struct:rc4030State	file:
cal	./cbus.c	/^        uint16_t cal;$/;"	m	struct:__anon194::__anon195	file:
calc_assigned_dev_id	./device-assignment.c	/^static uint32_t calc_assigned_dev_id(uint8_t bus, uint8_t devfn)$/;"	f	file:
calc_freq	./es1370.c	/^    void (*calc_freq) (ES1370State *s, uint32_t ctl,$/;"	m	struct:chan_bits	file:
call_pal	./alpha_palcode.c	/^void call_pal (CPUState *env)$/;"	f
call_pal	./alpha_palcode.c	/^void call_pal (CPUState *env, int palcode)$/;"	f
callback	./fw_cfg.c	/^    FWCfgCallback callback;$/;"	m	struct:_FWCfgEntry	file:
callback_opaque	./fw_cfg.c	/^    void *callback_opaque;$/;"	m	struct:_FWCfgEntry	file:
cam	./dp8393x.c	/^    uint8_t cam[16][6];$/;"	m	struct:dp8393xState	file:
cam_exclk	./omap_clk.c	/^static struct clk cam_exclk = {$/;"	v	typeref:struct:clk	file:
cam_lclk	./omap_clk.c	/^static struct clk cam_lclk = {$/;"	v	typeref:struct:clk	file:
cam_mclk	./omap_clk.c	/^static struct clk cam_mclk = {$/;"	v	typeref:struct:clk	file:
can_write	./sb16.c	/^    int can_write;$/;"	m	struct:SB16State	file:
cancel_cb	./usb.h	/^    USBCallback *cancel_cb;$/;"	m	struct:USBPacket
cancel_io	./scsi-disk.h	/^    void (*cancel_io)(SCSIDevice *s, uint32_t tag);$/;"	m	struct:SCSIDevice
cancel_opaque	./usb.h	/^    void *cancel_opaque;$/;"	m	struct:USBPacket
cap	./device-assignment.h	/^    } cap;$/;"	m	struct:__anon206	typeref:struct:__anon206::__anon207
cap	./pci.h	/^    } cap;$/;"	m	struct:PCIDevice	typeref:struct:PCIDevice::__anon325
cap_present	./pci.h	/^    uint32_t cap_present;$/;"	m	struct:PCIDevice
capability	./hpet_emul.h	/^    uint64_t capability;        \/* capabilities *\/$/;"	m	struct:HPETState
capable	./omap_dss.c	/^        uint32_t capable;$/;"	m	struct:omap_dss_s::__anon307	file:
capacity	./virtio-blk.h	/^    uint64_t capacity;$/;"	m	struct:virtio_blk_config
capacity	./xen_console.c	/^    size_t capacity;$/;"	m	struct:buffer	file:
caps	./omap_dma.c	/^    uint32_t caps[5];$/;"	m	struct:omap_dma_s	file:
caps_lock_mode	./escc.c	/^    int e0_mode, led_mode, caps_lock_mode, num_lock_mode;$/;"	m	struct:ChannelState	file:
capt2	./omap2.c	/^    int capt2;$/;"	m	struct:omap_gp_timer_s	file:
capt_num	./omap2.c	/^    int capt_num;$/;"	m	struct:omap_gp_timer_s	file:
capture	./omap2.c	/^    } capture;$/;"	m	struct:omap_gp_timer_s	typeref:enum:omap_gp_timer_s::__anon302	file:
capture_val	./omap2.c	/^    uint32_t capture_val[2];$/;"	m	struct:omap_gp_timer_s	file:
card	./ac97.c	/^    QEMUSoundCard card;$/;"	m	struct:AC97LinkState	file:
card	./adlib.c	/^    QEMUSoundCard card;$/;"	m	struct:__anon7	file:
card	./cs4231a.c	/^    QEMUSoundCard card;$/;"	m	struct:CSState	file:
card	./es1370.c	/^    QEMUSoundCard card;$/;"	m	struct:ES1370State	file:
card	./gus.c	/^    QEMUSoundCard card;$/;"	m	struct:GUSState	file:
card	./ide.c	/^    PCMCIACardState card;$/;"	m	struct:__anon271	file:
card	./omap2.c	/^        QEMUSoundCard card;$/;"	m	struct:omap_eac_s::__anon303	file:
card	./omap_mmc.c	/^    SDState *card;$/;"	m	struct:omap_mmc_s	file:
card	./pcspk.c	/^    QEMUSoundCard card;$/;"	m	struct:__anon331	file:
card	./pl181.c	/^    SDState *card;$/;"	m	struct:__anon340	file:
card	./pxa2xx_mmci.c	/^    SDState *card;$/;"	m	struct:PXA2xxMMCIState	file:
card	./pxa2xx_pcmcia.c	/^    PCMCIACardState *card;$/;"	m	struct:PXA2xxPCMCIAState	file:
card	./sb16.c	/^    QEMUSoundCard card;$/;"	m	struct:SB16State	file:
card	./tsc210x.c	/^    QEMUSoundCard card;$/;"	m	struct:__anon450	file:
card	./vmware_vga.c	/^    PCIDevice card;$/;"	m	struct:pci_vmsvga_state_s	file:
card	./wm8750.c	/^    QEMUSoundCard card;$/;"	m	struct:__anon481	file:
card_status	./sd.c	/^    uint32_t card_status;$/;"	m	struct:SDState	file:
card_string	./pcmcia.h	/^    const char *card_string;$/;"	m	struct:__anon328
carry	./lsi53c895a.c	/^    int carry; \/* ??? Should this be an a visible register somewhere?  *\/$/;"	m	struct:__anon281	file:
cas	./ac97.c	/^    uint32_t cas;$/;"	m	struct:AC97LinkState	file:
cb	./ppc.h	/^    clk_setup_cb cb;$/;"	m	struct:clk_setup_t
cb	./sysbus.h	/^        mmio_mapfunc cb;$/;"	m	struct:SysBusDevice::__anon440
cbp	./usb-ohci.c	/^    uint32_t cbp;$/;"	m	struct:ohci_td	file:
cbswap_32	./vga.c	71;"	d	file:
cbus	./cbus.c	/^    CBus cbus;$/;"	m	struct:__anon192	file:
cbus	./cbus.c	/^    CBusSlave cbus;$/;"	m	struct:__anon194	file:
cbus	./cbus.c	/^    CBusSlave cbus;$/;"	m	struct:__anon198	file:
cbus_address	./cbus.c	/^        cbus_address,$/;"	e	enum:__anon192::__anon193	file:
cbus_attach	./cbus.c	/^void cbus_attach(CBus *bus, void *slave_opaque)$/;"	f
cbus_clk	./cbus.c	/^static void cbus_clk(void *opaque, int line, int level)$/;"	f	file:
cbus_cycle	./cbus.c	/^static void cbus_cycle(CBusPriv *s)$/;"	f	file:
cbus_dat	./cbus.c	/^static void cbus_dat(void *opaque, int line, int level)$/;"	f	file:
cbus_init	./cbus.c	/^CBus *cbus_init(qemu_irq dat)$/;"	f
cbus_io	./cbus.c	/^static void cbus_io(CBusPriv *s)$/;"	f	file:
cbus_sel	./cbus.c	/^static void cbus_sel(void *opaque, int line, int level)$/;"	f	file:
cbus_value	./cbus.c	/^        cbus_value,$/;"	e	enum:__anon192::__anon193	file:
cc	./cbus.c	/^    uint16_t cc[2];$/;"	m	struct:__anon194	file:
ccntl0	./lsi53c895a.c	/^    uint8_t ccntl0;$/;"	m	struct:__anon281	file:
ccntl1	./lsi53c895a.c	/^    uint8_t ccntl1;$/;"	m	struct:__anon281	file:
ccr	./pxa2xx_lcd.c	/^    uint32_t ccr;$/;"	m	struct:PXA2xxLCDState	file:
ccr	./sh7750.c	/^    uint32_t ccr;$/;"	m	struct:SH7750State	file:
ccr	./zaurus.c	/^    uint16_t ccr;$/;"	m	struct:ScoopInfo	file:
cd_data_to_raw	./ide.c	/^static void cd_data_to_raw(uint8_t *buf, int lba)$/;"	f	file:
cd_irq	./pxa2xx_pcmcia.c	/^    qemu_irq cd_irq;$/;"	m	struct:PXA2xxPCMCIAState	file:
cd_read_sector	./ide.c	/^static int cd_read_sector(BlockDriverState *bs, int lba, uint8_t *buf,$/;"	f	file:
cd_sector_size	./ide.c	/^    int cd_sector_size;$/;"	m	struct:IDEState	file:
cdet	./omap_mmc.c	/^    qemu_irq cdet;$/;"	m	struct:omap_mmc_s	file:
cdet_enable	./omap_mmc.c	/^    int cdet_enable;$/;"	m	struct:omap_mmc_s	file:
cdet_state	./omap_mmc.c	/^    int cdet_state;$/;"	m	struct:omap_mmc_s	file:
cdet_wakeup	./omap_mmc.c	/^    int cdet_wakeup;$/;"	m	struct:omap_mmc_s	file:
cdr	./zaurus.c	/^    uint16_t cdr;$/;"	m	struct:ScoopInfo	file:
cdrom_change_cb	./ide.c	/^static void cdrom_change_cb(void *opaque)$/;"	f	file:
cdrom_changed	./ide.c	/^    uint8_t cdrom_changed;$/;"	m	struct:IDEState	file:
cdrom_read_toc	./cdrom.c	/^int cdrom_read_toc(int nb_sectors, uint8_t *buf, int msf, int start_track)$/;"	f
cdrom_read_toc_raw	./cdrom.c	/^int cdrom_read_toc_raw(int nb_sectors, uint8_t *buf, int msf, int session_num)$/;"	f
ce	./axis_dev88.c	/^    unsigned int ce:1;$/;"	m	struct:nand_state_t	file:
ce	./nand.c	/^    int cle, ale, ce, wp, gnd;$/;"	m	struct:NANDFlashState	file:
ce	./omap2.c	/^    int ce;$/;"	m	struct:omap_gp_timer_s	file:
cellCount_timer	./baum.c	/^    QEMUTimer *cellCount_timer;$/;"	m	struct:__anon17	file:
cell_io_time	./ssd_io_manager.c	/^int64_t* cell_io_time;$/;"	v
cfcdintclr	./r2d.c	/^    uint16_t cfcdintclr;$/;"	m	struct:__anon375	file:
cfctl	./r2d.c	/^    uint16_t cfctl;$/;"	m	struct:__anon375	file:
cfg	./ppc405_uc.c	/^    uint32_t cfg;$/;"	m	struct:ppc40x_mal_t	file:
cfg	./ppc405_uc.c	/^    uint32_t cfg;$/;"	m	struct:ppc4xx_ebc_t	file:
cfg	./ppc4xx_devs.c	/^    uint32_t cfg;$/;"	m	struct:ppc4xx_sdram_t	file:
cfgdata1	./arm_sysctl.c	/^    uint32_t cfgdata1;$/;"	m	struct:__anon9	file:
cfgdata2	./arm_sysctl.c	/^    uint32_t cfgdata2;$/;"	m	struct:__anon9	file:
cfgr0	./musicpal.c	/^    uint32_t cfgr0;$/;"	m	struct:mv88w8618_flashcfg_state	file:
cfi_len	./pflash_cfi01.c	/^    uint8_t cfi_len;$/;"	m	struct:pflash_t	file:
cfi_len	./pflash_cfi02.c	/^    uint8_t cfi_len;$/;"	m	struct:pflash_t	file:
cfi_table	./pflash_cfi01.c	/^    uint8_t cfi_table[0x52];$/;"	m	struct:pflash_t	file:
cfi_table	./pflash_cfi02.c	/^    uint8_t cfi_table[0x52];$/;"	m	struct:pflash_t	file:
cfpow	./r2d.c	/^    uint16_t cfpow;$/;"	m	struct:__anon375	file:
cfps	./omap1.c	/^    uint8_t cfps;$/;"	m	struct:omap_uart_s	file:
cfrst	./r2d.c	/^    uint16_t cfrst;$/;"	m	struct:__anon375	file:
ch	./omap2.c	/^    } ch[4];$/;"	m	struct:omap_mcspi_s	typeref:struct:omap_mcspi_s::omap_mcspi_ch_s	file:
ch	./omap_dma.c	/^    struct omap_dma_channel_s ch[32];$/;"	m	struct:omap_dma_s	typeref:struct:omap_dma_s::omap_dma_channel_s	file:
ch	./soc_dma.c	/^    struct soc_dma_ch_s ch[0];$/;"	m	struct:dma_s	typeref:struct:dma_s::soc_dma_ch_s	file:
ch	./soc_dma.h	/^    struct soc_dma_ch_s *ch;$/;"	m	struct:soc_dma_s	typeref:struct:soc_dma_s::soc_dma_ch_s
ch_enable_mask	./soc_dma.c	/^    uint64_t ch_enable_mask;$/;"	m	struct:dma_s	file:
chan	./es1370.c	/^    struct chan chan[NB_CHANNELS];$/;"	m	struct:ES1370State	typeref:struct:ES1370State::chan	file:
chan	./es1370.c	/^struct chan {$/;"	s	file:
chan	./pl080.c	/^    pl080_channel chan[PL080_MAX_CHANNELS];$/;"	m	struct:__anon338	file:
chan	./pxa2xx_dma.c	/^    PXA2xxDMAChannel *chan;$/;"	m	struct:PXA2xxDMAState	file:
chan_bits	./es1370.c	/^struct chan_bits {$/;"	s	file:
change_conn_link_key_cp	./bt.h	/^} __attribute__ ((packed)) change_conn_link_key_cp;$/;"	t	typeref:struct:__anon44
change_local_name_cp	./bt.h	/^} __attribute__ ((packed)) change_local_name_cp;$/;"	t	typeref:struct:__anon85
changed	./usb-hid.c	/^    int changed;$/;"	m	struct:USBHIDState	file:
channel	./bt-sdp.c	/^    struct bt_l2cap_conn_params_s *channel;$/;"	m	struct:bt_l2cap_sdp_state_s	typeref:struct:bt_l2cap_sdp_state_s::bt_l2cap_conn_params_s	file:
channel	./cbus.c	/^    int channel;$/;"	m	struct:__anon194	file:
channel	./etraxfs_dma.h	/^	int channel;$/;"	m	struct:etraxfs_dma_client
channel	./mac_dbdma.c	/^    int channel;$/;"	m	struct:DBDMA_channel	file:
channel	./mac_dbdma.h	/^    void *channel;$/;"	m	struct:DBDMA_io
channel_continue	./etraxfs_dma.c	/^static void channel_continue(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_en	./etraxfs_dma.c	/^static inline int channel_en(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_freq	./soc_dma.c	/^    int64_t channel_freq;$/;"	m	struct:dma_s	file:
channel_in_process	./etraxfs_dma.c	/^static int channel_in_process(struct fs_dma_ctrl *ctrl, int c, $/;"	f	file:
channel_in_run	./etraxfs_dma.c	/^static inline int channel_in_run(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_load_c	./etraxfs_dma.c	/^static void channel_load_c(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_load_d	./etraxfs_dma.c	/^static void channel_load_d(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_load_g	./etraxfs_dma.c	/^static void channel_load_g(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_out_run	./etraxfs_dma.c	/^static int channel_out_run(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_reg	./etraxfs_dma.c	/^static inline uint32_t channel_reg(struct fs_dma_ctrl *ctrl, int c, int reg)$/;"	f	file:
channel_run	./dma.c	/^static void channel_run (int ncont, int ichan)$/;"	f	file:
channel_run	./mac_dbdma.c	/^static void channel_run(DBDMA_channel *ch)$/;"	f	file:
channel_start	./etraxfs_dma.c	/^static inline void channel_start(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_stop	./etraxfs_dma.c	/^static inline void channel_stop(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_stopped	./etraxfs_dma.c	/^static inline int channel_stopped(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_store_c	./etraxfs_dma.c	/^static void channel_store_c(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_store_d	./etraxfs_dma.c	/^static void channel_store_d(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channel_stream_cmd	./etraxfs_dma.c	/^static void channel_stream_cmd(struct fs_dma_ctrl *ctrl, int c, uint32_t v)$/;"	f	file:
channel_update_irq	./etraxfs_dma.c	/^static void channel_update_irq(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
channels	./dma.c	/^static int channels[8] = {-1, 2, 3, 1, -1, -1, -1, 0};$/;"	v	file:
channels	./etraxfs_dma.c	/^	struct fs_dma_channel *channels;$/;"	m	struct:fs_dma_ctrl	typeref:struct:fs_dma_ctrl::fs_dma_channel	file:
channels	./i8254.h	/^    PITChannelState channels[3];$/;"	m	struct:PITState
channels	./pxa2xx_dma.c	/^    int channels;$/;"	m	struct:PXA2xxDMAState	file:
chans	./omap_dma.c	/^    int chans;$/;"	m	struct:omap_dma_s	file:
char_transmit_time	./serial.c	/^    uint64_t char_transmit_time;               \/* time to transmit a char in ticks*\/$/;"	m	struct:SerialState	file:
charger	./cbus.c	/^    uint8_t charger;$/;"	m	struct:__anon198	file:
check_dirty	./g364fb.c	/^static inline int check_dirty(ram_addr_t page)$/;"	f	file:
check_dirty	./tcx.c	/^static inline int check_dirty(ram_addr_t page, ram_addr_t page24,$/;"	f	file:
check_irq	./heathrow_pic.c	/^static inline int check_irq(HeathrowPIC *pic)$/;"	f	file:
check_reserved_space	./gt64xxx.c	/^static void check_reserved_space (target_phys_addr_t *start,$/;"	f	file:
check_rxov	./e1000.c	/^    int check_rxov;$/;"	m	struct:E1000State_st	file:
checksum	./acpi.c	/^    uint8_t checksum;         \/* To make sum of entire table == 0 *\/$/;"	m	struct:acpi_table_header	file:
checksum	./firmware_abi.h	/^    uint8_t checksum;   \/* bitwise xor of previous bytes *\/$/;"	m	struct:Sun_nvram
checksum	./firmware_abi.h	/^    uint8_t checksum;$/;"	m	struct:OpenBIOS_nvpart_v1
child1	./omap_clk.c	/^    struct clk *child1;$/;"	m	struct:clk	typeref:struct:clk::clk	file:
child_bus	./qdev.h	/^    LIST_HEAD(, BusState) child_bus;$/;"	m	struct:DeviceState
children	./qdev.h	/^    LIST_HEAD(, DeviceState) children;$/;"	m	struct:BusState
chip	./nseries.c	/^        uWireSlave *chip;$/;"	m	struct:n800_s::__anon295	file:
chip	./omap1.c	/^    uWireSlave *chip[4];$/;"	m	struct:omap_uwire_s	file:
chip	./omap_dss.c	/^        struct rfbi_chip_s *chip[2];$/;"	m	struct:omap_dss_s::__anon308	typeref:struct:omap_dss_s::__anon308::rfbi_chip_s	file:
chip	./tsc210x.c	/^    uWireSlave chip;$/;"	m	struct:__anon450	file:
chip	./vmware_vga.c	/^    struct vmsvga_state_s chip;$/;"	m	struct:pci_vmsvga_state_s	typeref:struct:pci_vmsvga_state_s::vmsvga_state_s	file:
chip_flags	./rtl8139.c	/^enum chip_flags {$/;"	g	file:
chip_id	./nand.c	/^    uint8_t manf_id, chip_id;$/;"	m	struct:NANDFlashState	file:
chip_len	./pflash_cfi02.c	/^    uint32_t chip_len;$/;"	m	struct:pflash_t	file:
chip_size	./ds1225y.c	/^    uint32_t chip_size;$/;"	m	struct:ds1225y_t	file:
chip_t	./rtl8139.c	/^} chip_t;$/;"	t	typeref:enum:__anon378	file:
chn	./escc.c	/^    chn_id_t chn; \/\/ this channel, A (base+4) or B (base+0)$/;"	m	struct:ChannelState	file:
chn	./escc.c	/^    struct ChannelState chn[2];$/;"	m	struct:SerialState	typeref:struct:SerialState::ChannelState	file:
chn_a	./escc.c	/^    chn_a, chn_b,$/;"	e	enum:__anon242	file:
chn_b	./escc.c	/^    chn_a, chn_b,$/;"	e	enum:__anon242	file:
chn_id_t	./escc.c	/^} chn_id_t;$/;"	t	typeref:enum:__anon242	file:
chn_type_t	./escc.c	/^} chn_type_t;$/;"	t	typeref:enum:__anon243	file:
chnum	./omap2.c	/^    int chnum;$/;"	m	struct:omap_mcspi_s	file:
chnum	./soc_dma.c	/^    int chnum;$/;"	m	struct:dma_s	file:
chr	./baum.c	/^    CharDriverState *chr;$/;"	m	struct:__anon17	file:
chr	./bt-hci-csr.c	/^    CharDriverState chr;$/;"	m	struct:csrhci_s	file:
chr	./escc.c	/^    CharDriverState *chr;$/;"	m	struct:ChannelState	file:
chr	./etraxfs_ser.c	/^    CharDriverState *chr;$/;"	m	struct:etrax_serial	file:
chr	./mcf_uart.c	/^    CharDriverState *chr;$/;"	m	struct:__anon290	file:
chr	./omap2.c	/^    CharDriverState *chr;$/;"	m	struct:omap_sti_s	file:
chr	./parallel.c	/^    CharDriverState *chr;$/;"	m	struct:ParallelState	file:
chr	./pl011.c	/^    CharDriverState *chr;$/;"	m	struct:__anon332	file:
chr	./pxa2xx.c	/^    CharDriverState *chr;$/;"	m	struct:PXA2xxFIrState	file:
chr	./serial.c	/^    CharDriverState *chr;$/;"	m	struct:SerialState	file:
chr	./sh_serial.c	/^    CharDriverState *chr;$/;"	m	struct:__anon390	file:
chr	./syborg_serial.c	/^    CharDriverState *chr;$/;"	m	struct:__anon435	file:
chr	./virtio-console.c	/^    CharDriverState *chr;$/;"	m	struct:VirtIOConsole	file:
chr	./xen_console.c	/^    CharDriverState   *chr;$/;"	m	struct:XenConsole	file:
chr	./xilinx_uartlite.c	/^    CharDriverState *chr;$/;"	m	struct:xlx_uartlite	file:
chr_baum_init	./baum.c	/^CharDriverState *chr_baum_init(void)$/;"	f
cid	./bt-l2cap.c	/^    } *cid[L2CAP_CID_MAX];$/;"	m	struct:l2cap_instance_s	typeref:struct:l2cap_instance_s::l2cap_chan_s	file:
cid	./bt.h	/^    uint16_t	cid;$/;"	m	struct:__anon177
cid	./sd.c	/^    uint8_t cid[16];$/;"	m	struct:SDState	file:
cirrus_addr_mask	./cirrus_vga.c	/^    uint32_t cirrus_addr_mask;$/;"	m	struct:CirrusVGAState	file:
cirrus_bank_base	./cirrus_vga.c	/^    uint32_t cirrus_bank_base[2];$/;"	m	struct:CirrusVGAState	file:
cirrus_bank_limit	./cirrus_vga.c	/^    uint32_t cirrus_bank_limit[2];$/;"	m	struct:CirrusVGAState	file:
cirrus_bitblt_bgcol	./cirrus_vga.c	/^static inline void cirrus_bitblt_bgcol(CirrusVGAState *s)$/;"	f	file:
cirrus_bitblt_common_patterncopy	./cirrus_vga.c	/^static int cirrus_bitblt_common_patterncopy(CirrusVGAState * s,$/;"	f	file:
cirrus_bitblt_cputovideo	./cirrus_vga.c	/^static int cirrus_bitblt_cputovideo(CirrusVGAState * s)$/;"	f	file:
cirrus_bitblt_cputovideo_next	./cirrus_vga.c	/^static void cirrus_bitblt_cputovideo_next(CirrusVGAState * s)$/;"	f	file:
cirrus_bitblt_fgcol	./cirrus_vga.c	/^static inline void cirrus_bitblt_fgcol(CirrusVGAState *s)$/;"	f	file:
cirrus_bitblt_fill_nop	./cirrus_vga.c	/^static void cirrus_bitblt_fill_nop(CirrusVGAState *s,$/;"	f	file:
cirrus_bitblt_reset	./cirrus_vga.c	/^static void cirrus_bitblt_reset(CirrusVGAState * s)$/;"	f	file:
cirrus_bitblt_rop_nop	./cirrus_vga.c	/^static void cirrus_bitblt_rop_nop(CirrusVGAState *s,$/;"	f	file:
cirrus_bitblt_rop_t	./cirrus_vga.c	/^typedef void (*cirrus_bitblt_rop_t) (struct CirrusVGAState *s,$/;"	t	file:
cirrus_bitblt_solidfill	./cirrus_vga.c	/^static int cirrus_bitblt_solidfill(CirrusVGAState *s, int blt_rop)$/;"	f	file:
cirrus_bitblt_start	./cirrus_vga.c	/^static void cirrus_bitblt_start(CirrusVGAState * s)$/;"	f	file:
cirrus_bitblt_videotocpu	./cirrus_vga.c	/^static int cirrus_bitblt_videotocpu(CirrusVGAState * s)$/;"	f	file:
cirrus_bitblt_videotovideo	./cirrus_vga.c	/^static int cirrus_bitblt_videotovideo(CirrusVGAState * s)$/;"	f	file:
cirrus_bitblt_videotovideo_copy	./cirrus_vga.c	/^static int cirrus_bitblt_videotovideo_copy(CirrusVGAState * s)$/;"	f	file:
cirrus_bitblt_videotovideo_patterncopy	./cirrus_vga.c	/^static int cirrus_bitblt_videotovideo_patterncopy(CirrusVGAState * s)$/;"	f	file:
cirrus_bkwd_rop	./cirrus_vga.c	/^static const cirrus_bitblt_rop_t cirrus_bkwd_rop[16] = {$/;"	v	file:
cirrus_bkwd_transp_rop	./cirrus_vga.c	/^static const cirrus_bitblt_rop_t cirrus_bkwd_transp_rop[16][2] = {$/;"	v	file:
cirrus_blt_bgcol	./cirrus_vga.c	/^    uint32_t cirrus_blt_bgcol;$/;"	m	struct:CirrusVGAState	file:
cirrus_blt_dstaddr	./cirrus_vga.c	/^    uint32_t cirrus_blt_dstaddr;$/;"	m	struct:CirrusVGAState	file:
cirrus_blt_dstpitch	./cirrus_vga.c	/^    int cirrus_blt_dstpitch;$/;"	m	struct:CirrusVGAState	file:
cirrus_blt_fgcol	./cirrus_vga.c	/^    uint32_t cirrus_blt_fgcol;$/;"	m	struct:CirrusVGAState	file:
cirrus_blt_height	./cirrus_vga.c	/^    int cirrus_blt_height;$/;"	m	struct:CirrusVGAState	file:
cirrus_blt_mode	./cirrus_vga.c	/^    uint8_t cirrus_blt_mode;$/;"	m	struct:CirrusVGAState	file:
cirrus_blt_modeext	./cirrus_vga.c	/^    uint8_t cirrus_blt_modeext;$/;"	m	struct:CirrusVGAState	file:
cirrus_blt_pixelwidth	./cirrus_vga.c	/^    int cirrus_blt_pixelwidth;$/;"	m	struct:CirrusVGAState	file:
cirrus_blt_srcaddr	./cirrus_vga.c	/^    uint32_t cirrus_blt_srcaddr;$/;"	m	struct:CirrusVGAState	file:
cirrus_blt_srcpitch	./cirrus_vga.c	/^    int cirrus_blt_srcpitch;$/;"	m	struct:CirrusVGAState	file:
cirrus_blt_width	./cirrus_vga.c	/^    int cirrus_blt_width;$/;"	m	struct:CirrusVGAState	file:
cirrus_bltbuf	./cirrus_vga.c	/^    uint8_t cirrus_bltbuf[CIRRUS_BLTBUFSIZE];$/;"	m	struct:CirrusVGAState	file:
cirrus_colorexpand	./cirrus_vga.c	/^static const cirrus_bitblt_rop_t cirrus_colorexpand[16][4] = {$/;"	v	file:
cirrus_colorexpand_pattern	./cirrus_vga.c	/^static const cirrus_bitblt_rop_t cirrus_colorexpand_pattern[16][4] = {$/;"	v	file:
cirrus_colorexpand_pattern_transp	./cirrus_vga.c	/^static const cirrus_bitblt_rop_t cirrus_colorexpand_pattern_transp[16][4] = {$/;"	v	file:
cirrus_colorexpand_transp	./cirrus_vga.c	/^static const cirrus_bitblt_rop_t cirrus_colorexpand_transp[16][4] = {$/;"	v	file:
cirrus_cursor_compute_yrange	./cirrus_vga.c	/^static inline void cirrus_cursor_compute_yrange(CirrusVGAState *s)$/;"	f	file:
cirrus_cursor_draw_line	./cirrus_vga.c	/^static void cirrus_cursor_draw_line(VGAState *s1, uint8_t *d1, int scr_y)$/;"	f	file:
cirrus_cursor_invalidate	./cirrus_vga.c	/^static void cirrus_cursor_invalidate(VGAState *s1)$/;"	f	file:
cirrus_do_copy	./cirrus_vga.c	/^static void cirrus_do_copy(CirrusVGAState *s, int dst, int src, int w, int h)$/;"	f	file:
cirrus_fill	./cirrus_vga.c	/^static const cirrus_fill_t cirrus_fill[16][4] = {$/;"	v	file:
cirrus_fill_t	./cirrus_vga.c	/^typedef void (*cirrus_fill_t)(struct CirrusVGAState *s,$/;"	t	file:
cirrus_fwd_rop	./cirrus_vga.c	/^static const cirrus_bitblt_rop_t cirrus_fwd_rop[16] = {$/;"	v	file:
cirrus_fwd_transp_rop	./cirrus_vga.c	/^static const cirrus_bitblt_rop_t cirrus_fwd_transp_rop[16][2] = {$/;"	v	file:
cirrus_get_bpp	./cirrus_vga.c	/^static int cirrus_get_bpp(VGAState *s1)$/;"	f	file:
cirrus_get_bpp16_depth	./cirrus_vga.c	/^static uint32_t cirrus_get_bpp16_depth(CirrusVGAState * s)$/;"	f	file:
cirrus_get_offsets	./cirrus_vga.c	/^static void cirrus_get_offsets(VGAState *s1,$/;"	f	file:
cirrus_get_resolution	./cirrus_vga.c	/^static void cirrus_get_resolution(VGAState *s, int *pwidth, int *pheight)$/;"	f	file:
cirrus_hidden_dac_data	./cirrus_vga.c	/^    uint8_t cirrus_hidden_dac_data;$/;"	m	struct:CirrusVGAState	file:
cirrus_hidden_dac_lockindex	./cirrus_vga.c	/^    uint8_t cirrus_hidden_dac_lockindex;$/;"	m	struct:CirrusVGAState	file:
cirrus_hidden_palette	./cirrus_vga.c	/^    uint8_t cirrus_hidden_palette[48];$/;"	m	struct:CirrusVGAState	file:
cirrus_hook_read_cr	./cirrus_vga.c	/^cirrus_hook_read_cr(CirrusVGAState * s, unsigned reg_index, int *reg_value)$/;"	f	file:
cirrus_hook_read_gr	./cirrus_vga.c	/^cirrus_hook_read_gr(CirrusVGAState * s, unsigned reg_index, int *reg_value)$/;"	f	file:
cirrus_hook_read_palette	./cirrus_vga.c	/^static int cirrus_hook_read_palette(CirrusVGAState * s, int *reg_value)$/;"	f	file:
cirrus_hook_read_sr	./cirrus_vga.c	/^cirrus_hook_read_sr(CirrusVGAState * s, unsigned reg_index, int *reg_value)$/;"	f	file:
cirrus_hook_write_cr	./cirrus_vga.c	/^cirrus_hook_write_cr(CirrusVGAState * s, unsigned reg_index, int reg_value)$/;"	f	file:
cirrus_hook_write_gr	./cirrus_vga.c	/^cirrus_hook_write_gr(CirrusVGAState * s, unsigned reg_index, int reg_value)$/;"	f	file:
cirrus_hook_write_palette	./cirrus_vga.c	/^static int cirrus_hook_write_palette(CirrusVGAState * s, int reg_value)$/;"	f	file:
cirrus_hook_write_sr	./cirrus_vga.c	/^cirrus_hook_write_sr(CirrusVGAState * s, unsigned reg_index, int reg_value)$/;"	f	file:
cirrus_init_common	./cirrus_vga.c	/^static void cirrus_init_common(CirrusVGAState * s, int device_id, int is_pci)$/;"	f	file:
cirrus_invalidate_region	./cirrus_vga.c	/^static void cirrus_invalidate_region(CirrusVGAState * s, int off_begin,$/;"	f	file:
cirrus_linear_bitblt_io_addr	./cirrus_vga.c	/^    int cirrus_linear_bitblt_io_addr;$/;"	m	struct:CirrusVGAState	file:
cirrus_linear_bitblt_read	./cirrus_vga.c	/^static CPUReadMemoryFunc *cirrus_linear_bitblt_read[3] = {$/;"	v	file:
cirrus_linear_bitblt_readb	./cirrus_vga.c	/^static uint32_t cirrus_linear_bitblt_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_linear_bitblt_readl	./cirrus_vga.c	/^static uint32_t cirrus_linear_bitblt_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_linear_bitblt_readw	./cirrus_vga.c	/^static uint32_t cirrus_linear_bitblt_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_linear_bitblt_write	./cirrus_vga.c	/^static CPUWriteMemoryFunc *cirrus_linear_bitblt_write[3] = {$/;"	v	file:
cirrus_linear_bitblt_writeb	./cirrus_vga.c	/^static void cirrus_linear_bitblt_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
cirrus_linear_bitblt_writel	./cirrus_vga.c	/^static void cirrus_linear_bitblt_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
cirrus_linear_bitblt_writew	./cirrus_vga.c	/^static void cirrus_linear_bitblt_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
cirrus_linear_io_addr	./cirrus_vga.c	/^    int cirrus_linear_io_addr;$/;"	m	struct:CirrusVGAState	file:
cirrus_linear_read	./cirrus_vga.c	/^static CPUReadMemoryFunc *cirrus_linear_read[3] = {$/;"	v	file:
cirrus_linear_readb	./cirrus_vga.c	/^static uint32_t cirrus_linear_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_linear_readl	./cirrus_vga.c	/^static uint32_t cirrus_linear_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_linear_readw	./cirrus_vga.c	/^static uint32_t cirrus_linear_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_linear_write	./cirrus_vga.c	/^static CPUWriteMemoryFunc *cirrus_linear_write[3] = {$/;"	v	file:
cirrus_linear_writeb	./cirrus_vga.c	/^static void cirrus_linear_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
cirrus_linear_writel	./cirrus_vga.c	/^static void cirrus_linear_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
cirrus_linear_writew	./cirrus_vga.c	/^static void cirrus_linear_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
cirrus_mem_writeb_mode4and5_16bpp	./cirrus_vga.c	/^static void cirrus_mem_writeb_mode4and5_16bpp(CirrusVGAState * s,$/;"	f	file:
cirrus_mem_writeb_mode4and5_8bpp	./cirrus_vga.c	/^static void cirrus_mem_writeb_mode4and5_8bpp(CirrusVGAState * s,$/;"	f	file:
cirrus_mmio_blt_read	./cirrus_vga.c	/^static uint8_t cirrus_mmio_blt_read(CirrusVGAState * s, unsigned address)$/;"	f	file:
cirrus_mmio_blt_write	./cirrus_vga.c	/^static void cirrus_mmio_blt_write(CirrusVGAState * s, unsigned address,$/;"	f	file:
cirrus_mmio_io_addr	./cirrus_vga.c	/^    int cirrus_mmio_io_addr;$/;"	m	struct:CirrusVGAState	file:
cirrus_mmio_read	./cirrus_vga.c	/^static CPUReadMemoryFunc *cirrus_mmio_read[3] = {$/;"	v	file:
cirrus_mmio_readb	./cirrus_vga.c	/^static uint32_t cirrus_mmio_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_mmio_readl	./cirrus_vga.c	/^static uint32_t cirrus_mmio_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_mmio_readw	./cirrus_vga.c	/^static uint32_t cirrus_mmio_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_mmio_write	./cirrus_vga.c	/^static CPUWriteMemoryFunc *cirrus_mmio_write[3] = {$/;"	v	file:
cirrus_mmio_writeb	./cirrus_vga.c	/^static void cirrus_mmio_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
cirrus_mmio_writel	./cirrus_vga.c	/^static void cirrus_mmio_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
cirrus_mmio_writew	./cirrus_vga.c	/^static void cirrus_mmio_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
cirrus_patternfill	./cirrus_vga.c	/^static const cirrus_bitblt_rop_t cirrus_patternfill[16][4] = {$/;"	v	file:
cirrus_pci_lfb_map	./cirrus_vga.c	/^static void cirrus_pci_lfb_map(PCIDevice *d, int region_num,$/;"	f	file:
cirrus_pci_mmio_map	./cirrus_vga.c	/^static void cirrus_pci_mmio_map(PCIDevice *d, int region_num,$/;"	f	file:
cirrus_read_hidden_dac	./cirrus_vga.c	/^static void cirrus_read_hidden_dac(CirrusVGAState * s, int *reg_value)$/;"	f	file:
cirrus_reset	./cirrus_vga.c	/^static void cirrus_reset(void *opaque)$/;"	f	file:
cirrus_rop	./cirrus_vga.c	/^    cirrus_bitblt_rop_t cirrus_rop;$/;"	m	struct:CirrusVGAState	file:
cirrus_shadow_gr0	./cirrus_vga.c	/^    uint8_t cirrus_shadow_gr0;$/;"	m	struct:CirrusVGAState	file:
cirrus_shadow_gr1	./cirrus_vga.c	/^    uint8_t cirrus_shadow_gr1;$/;"	m	struct:CirrusVGAState	file:
cirrus_srccounter	./cirrus_vga.c	/^    uint32_t cirrus_srccounter;$/;"	m	struct:CirrusVGAState	file:
cirrus_srcptr	./cirrus_vga.c	/^    uint8_t *cirrus_srcptr;$/;"	m	struct:CirrusVGAState	file:
cirrus_srcptr_end	./cirrus_vga.c	/^    uint8_t *cirrus_srcptr_end;$/;"	m	struct:CirrusVGAState	file:
cirrus_update_bank_ptr	./cirrus_vga.c	/^static void cirrus_update_bank_ptr(CirrusVGAState * s, unsigned bank_index)$/;"	f	file:
cirrus_update_memory_access	./cirrus_vga.c	/^static void cirrus_update_memory_access(CirrusVGAState *s)$/;"	f	file:
cirrus_vga	./cirrus_vga.c	/^    CirrusVGAState cirrus_vga;$/;"	m	struct:PCICirrusVGAState	file:
cirrus_vga_load	./cirrus_vga.c	/^static int cirrus_vga_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
cirrus_vga_mem_read	./cirrus_vga.c	/^static CPUReadMemoryFunc *cirrus_vga_mem_read[3] = {$/;"	v	file:
cirrus_vga_mem_readb	./cirrus_vga.c	/^static uint32_t cirrus_vga_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_vga_mem_readl	./cirrus_vga.c	/^static uint32_t cirrus_vga_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_vga_mem_readw	./cirrus_vga.c	/^static uint32_t cirrus_vga_mem_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cirrus_vga_mem_write	./cirrus_vga.c	/^static CPUWriteMemoryFunc *cirrus_vga_mem_write[3] = {$/;"	v	file:
cirrus_vga_mem_writeb	./cirrus_vga.c	/^static void cirrus_vga_mem_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
cirrus_vga_mem_writel	./cirrus_vga.c	/^static void cirrus_vga_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
cirrus_vga_mem_writew	./cirrus_vga.c	/^static void cirrus_vga_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
cirrus_vga_save	./cirrus_vga.c	/^static void cirrus_vga_save(QEMUFile *f, void *opaque)$/;"	f	file:
cirrus_write_bitblt	./cirrus_vga.c	/^static void cirrus_write_bitblt(CirrusVGAState * s, unsigned reg_value)$/;"	f	file:
cirrus_write_hidden_dac	./cirrus_vga.c	/^static void cirrus_write_hidden_dac(CirrusVGAState * s, int reg_value)$/;"	f	file:
cis	./pcmcia.h	/^    const uint8_t *cis;$/;"	m	struct:PCMCIACardState
cis_len	./pcmcia.h	/^    int cis_len;$/;"	m	struct:PCMCIACardState
civ	./ac97.c	/^    uint8_t civ;                \/* ro 0 *\/$/;"	m	struct:AC97BusMasterRegs	file:
ck_48m	./omap_clk.c	/^static struct clk ck_48m = {$/;"	v	typeref:struct:clk	file:
ck_dpll1out	./omap_clk.c	/^static struct clk ck_dpll1out = {$/;"	v	typeref:struct:clk	file:
ck_ref	./omap_clk.c	/^static struct clk ck_ref = {$/;"	v	typeref:struct:clk	file:
class	./pci.c	/^    uint16_t class;$/;"	m	struct:__anon322	file:
class_code	./device-assignment.c	/^    uint8_t class_code[3];$/;"	m	struct:option_rom_pci_header	file:
class_code	./virtio-pci.c	/^    uint32_t class_code;$/;"	m	struct:__anon471	file:
class_combo	./bt-hid.c	/^    class_combo		= 3 << 4,$/;"	e	enum:peripheral_minor_class	file:
class_keyboard	./bt-hid.c	/^    class_keyboard	= 1 << 4,$/;"	e	enum:peripheral_minor_class	file:
class_other	./bt-hid.c	/^    class_other		= 0 << 4,$/;"	e	enum:peripheral_minor_class	file:
class_pointing	./bt-hid.c	/^    class_pointing	= 2 << 4,$/;"	e	enum:peripheral_minor_class	file:
class_uuid	./bt-sdp.c	/^    uint16_t class_uuid;$/;"	m	struct:sdp_def_service_s	file:
cle	./axis_dev88.c	/^    unsigned int cle:1;$/;"	m	struct:nand_state_t	file:
cle	./nand.c	/^    int cle, ale, ce, wp, gnd;$/;"	m	struct:NANDFlashState	file:
clear_queue	./escc.c	/^static void clear_queue(void *opaque)$/;"	f	file:
client	./etraxfs_dma.c	/^	struct etraxfs_dma_client *client;$/;"	m	struct:fs_dma_channel	typeref:struct:fs_dma_channel::etraxfs_dma_client	file:
client	./etraxfs_dma.h	/^	} client;$/;"	m	struct:etraxfs_dma_client	typeref:struct:etraxfs_dma_client::__anon247
clientSock	./ssd_log_manager.c	/^int clientSock;$/;"	v
clk	./cbus.c	/^    int clk;$/;"	m	struct:__anon192	file:
clk	./devices.h	/^    qemu_irq clk;$/;"	m	struct:__anon208
clk	./omap.h	/^        int clk;$/;"	m	struct:omap_mpu_state_s::__anon297
clk	./omap.h	/^        omap_clk clk;$/;"	m	struct:omap_mpu_state_s::__anon298
clk	./omap1.c	/^    QEMUTimer *clk;$/;"	m	struct:omap_rtc_s	file:
clk	./omap1.c	/^    int clk;$/;"	m	struct:omap_lpg_s	file:
clk	./omap1.c	/^    int clk;$/;"	m	struct:omap_mpuio_s	file:
clk	./omap1.c	/^    omap_clk clk;$/;"	m	struct:omap_mpu_timer_s	file:
clk	./omap2.c	/^    omap_clk clk;$/;"	m	struct:omap_gp_timer_s	file:
clk	./omap_clk.c	/^struct clk {$/;"	s	file:
clk	./omap_dma.c	/^    omap_clk clk;$/;"	m	struct:omap_dma_s	file:
clk	./omap_mmc.c	/^    omap_clk clk;$/;"	m	struct:omap_mmc_s	file:
clk	./pl050.c	/^    uint32_t clk;$/;"	m	struct:__anon335	file:
clk	./pxa.h	/^    uint32_t clk;$/;"	m	struct:PXA2xxI2SState
clk32k	./omap_clk.c	/^static struct clk clk32k = {$/;"	v	typeref:struct:clk	file:
clk_setup	./ppc.h	/^static inline void clk_setup (clk_setup_t *clk, uint32_t freq)$/;"	f
clk_setup	./ppc405_uc.c	/^    clk_setup_t clk_setup[PPC405CR_CLK_NB];$/;"	m	struct:ppc405cr_cpc_t	file:
clk_setup	./ppc405_uc.c	/^    clk_setup_t clk_setup[PPC405EP_CLK_NB];$/;"	m	struct:ppc405ep_cpc_t	file:
clk_setup_cb	./ppc.h	/^typedef void (*clk_setup_cb)(void *opaque, uint32_t freq);$/;"	t
clk_setup_t	./ppc.h	/^struct clk_setup_t {$/;"	s
clk_setup_t	./ppc.h	/^typedef struct clk_setup_t clk_setup_t;$/;"	t	typeref:struct:clk_setup_t
clkcfg	./pxa.h	/^    uint32_t clkcfg;$/;"	m	struct:__anon361
clkcontrol	./omap2.c	/^    uint32_t clkcontrol;$/;"	m	struct:omap_sti_s	file:
clkctrl	./omap2.c	/^    uint32_t clkctrl[4];$/;"	m	struct:omap_prcm_s	file:
clkdiv	./omap_mmc.c	/^    int clkdiv;$/;"	m	struct:omap_mmc_s	file:
clkdiv	./ppc405_uc.c	/^    uint8_t clkdiv;$/;"	m	struct:ppc4xx_i2c_t	file:
clkemul	./omap2.c	/^    uint32_t clkemul[1];$/;"	m	struct:omap_prcm_s	file:
clken	./omap2.c	/^    uint32_t clken[12];$/;"	m	struct:omap_prcm_s	file:
clkidle	./omap2.c	/^    uint32_t clkidle[7];$/;"	m	struct:omap_prcm_s	file:
clkm	./omap.h	/^    } clkm;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::__anon299
clkm1	./omap_clk.c	/^static struct clk clkm1 = {$/;"	v	typeref:struct:clk	file:
clkm2	./omap_clk.c	/^static struct clk clkm2 = {$/;"	v	typeref:struct:clk	file:
clkm3	./omap_clk.c	/^static struct clk clkm3 = {$/;"	v	typeref:struct:clk	file:
clkoff	./bt.h	/^    uint16_t clkoff;	\/* Note: Always little-endian *\/$/;"	m	struct:bt_device_s
clkout	./omap2.c	/^    uint32_t clkout[1];$/;"	m	struct:omap_prcm_s	file:
clkpol	./omap2.c	/^    uint32_t clkpol[1];$/;"	m	struct:omap_prcm_s	file:
clkrt	./pxa2xx_mmci.c	/^    uint32_t clkrt;$/;"	m	struct:PXA2xxMMCIState	file:
clks	./omap.h	/^    omap_clk clks;$/;"	m	struct:omap_mpu_state_s
clksel	./blizzard.c	/^    uint8_t clksel;$/;"	m	struct:__anon18	file:
clksel	./omap1.c	/^    uint8_t clksel;$/;"	m	struct:omap_uart_s	file:
clksel	./omap2.c	/^    uint32_t clksel[8];$/;"	m	struct:omap_prcm_s	file:
clksrc	./omap2.c	/^    uint32_t clksrc[1];$/;"	m	struct:omap_prcm_s	file:
clkvclr	./stellaris.c	/^    uint32_t clkvclr;$/;"	m	struct:__anon410	file:
clock	./bt.h	/^    uint32_t	clock;$/;"	m	struct:__anon138
clock	./escc.c	/^    int clock;$/;"	m	struct:ChannelState	file:
clock	./fmopl.h	/^	int clock;			\/* master clock  (Hz)                *\/$/;"	m	struct:fm_opl_f
clock	./lm832x.c	/^    uint8_t clock;$/;"	m	struct:__anon274	file:
clock	./pl181.c	/^    uint32_t clock;$/;"	m	struct:__anon340	file:
clock	./pxa2xx_timer.c	/^    int32_t clock;$/;"	m	struct:__anon373	file:
clock	./pxa2xx_timer.c	/^    int32_t clock;$/;"	m	struct:__anon374	file:
clock1_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4c_hwdef	file:
clock1_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4d_hwdef	file:
clock1_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4m_hwdef	file:
clock_bit	./ftl_cache.h	/^	uint32_t clock_bit	:1;$/;"	m	struct:cache_idx_entry
clock_div	./musicpal.c	/^    uint32_t clock_div;$/;"	m	struct:musicpal_audio_state	file:
clock_enabled	./rtl8139.c	/^    uint8_t  clock_enabled;$/;"	m	struct:RTL8139State	file:
clock_hand	./ftl_cache.c	/^static uint32_t clock_hand;$/;"	v	file:
clock_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4c_hwdef	file:
clock_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4d_hwdef	file:
clock_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4m_hwdef	file:
clock_offset	./bt.h	/^    uint16_t	clock_offset;$/;"	m	struct:__anon139
clock_offset	./bt.h	/^    uint16_t	clock_offset;$/;"	m	struct:__anon165
clock_offset	./bt.h	/^    uint16_t	clock_offset;$/;"	m	struct:__anon170
clock_offset	./bt.h	/^    uint16_t	clock_offset;$/;"	m	struct:__anon171
clock_offset	./bt.h	/^    uint16_t	clock_offset;$/;"	m	struct:__anon176
clock_offset	./bt.h	/^    uint16_t	clock_offset;$/;"	m	struct:__anon32
clock_offset	./bt.h	/^    uint16_t	clock_offset;$/;"	m	struct:__anon46
clock_scale	./wdt_i6300esb.c	/^    int clock_scale;            \/* Clock scale. *\/$/;"	m	struct:I6300State	file:
clocking_scheme	./omap.h	/^        int clocking_scheme;$/;"	m	struct:omap_mpu_state_s::__anon299
close	./bt.h	/^    void (*close)(void *opaque);$/;"	m	struct:bt_l2cap_conn_params_s
clr_reg	./sh_intc.h	/^    unsigned long set_reg, clr_reg, reg_width, field_width;$/;"	m	struct:intc_prio_reg
clr_reg	./sh_intc.h	/^    unsigned long set_reg, clr_reg, reg_width;$/;"	m	struct:intc_mask_reg
clr_rxint	./escc.c	/^static inline void clr_rxint(ChannelState *s)$/;"	f	file:
clr_txint	./escc.c	/^static inline void clr_txint(ChannelState *s)$/;"	f	file:
cluster_size	./scsi-disk.c	/^    int cluster_size;$/;"	m	struct:SCSIDeviceState	file:
cm_auxosc	./integratorcp.c	/^    uint32_t cm_auxosc;$/;"	m	struct:__anon272	file:
cm_base	./pxa.h	/^    target_phys_addr_t cm_base;$/;"	m	struct:__anon361
cm_ctrl	./integratorcp.c	/^    uint32_t cm_ctrl;$/;"	m	struct:__anon272	file:
cm_flags	./integratorcp.c	/^    uint32_t cm_flags;$/;"	m	struct:__anon272	file:
cm_init	./integratorcp.c	/^    uint32_t cm_init;$/;"	m	struct:__anon272	file:
cm_lock	./integratorcp.c	/^    uint32_t cm_lock;$/;"	m	struct:__anon272	file:
cm_nvflags	./integratorcp.c	/^    uint32_t cm_nvflags;$/;"	m	struct:__anon272	file:
cm_osc	./integratorcp.c	/^    uint32_t cm_osc;$/;"	m	struct:__anon272	file:
cm_regs	./pxa.h	/^    uint32_t cm_regs[4];$/;"	m	struct:__anon361
cm_sdram	./integratorcp.c	/^    uint32_t cm_sdram;$/;"	m	struct:__anon272	file:
cmask	./pci.h	/^    uint8_t cmask[PCI_CONFIG_SPACE_SIZE];$/;"	m	struct:PCIDevice
cmd	./e1000_hw.h	/^            uint8_t cmd;        \/* *\/$/;"	m	struct:e1000_data_desc::__anon231::__anon232
cmd	./e1000_hw.h	/^            uint8_t cmd;        \/* Descriptor control *\/$/;"	m	struct:e1000_tx_desc::__anon221::__anon222
cmd	./eepro100.c	/^    uint8_t cmd;$/;"	m	struct:__anon240	file:
cmd	./ide.c	/^    uint8_t cmd;$/;"	m	struct:BMDMAState	file:
cmd	./ide.c	/^    uint8_t cmd;$/;"	m	struct:IDEState	file:
cmd	./nand.c	/^    uint32_t cmd, addr;$/;"	m	struct:NANDFlashState	file:
cmd	./ne2000.c	/^    uint8_t cmd;$/;"	m	struct:NE2000State	file:
cmd	./nseries.c	/^    int cmd;$/;"	m	struct:mipid_s	file:
cmd	./pflash_cfi01.c	/^    uint8_t cmd;$/;"	m	struct:pflash_t	file:
cmd	./pflash_cfi02.c	/^    uint8_t cmd;$/;"	m	struct:pflash_t	file:
cmd	./pl181.c	/^    uint32_t cmd;$/;"	m	struct:__anon340	file:
cmd	./pxa2xx_dma.c	/^    uint32_t cmd;$/;"	m	struct:__anon365	file:
cmd	./pxa2xx_mmci.c	/^    int cmd;$/;"	m	struct:PXA2xxMMCIState	file:
cmd	./sb16.c	/^    int cmd;$/;"	m	struct:SB16State	file:
cmd	./scsi-generic.c	/^    uint8_t cmd[SCSI_CMD_BUF_SIZE];$/;"	m	struct:SCSIRequest	file:
cmd	./sd.h	/^    uint8_t cmd;$/;"	m	struct:__anon384
cmd	./ssd0323.c	/^    int cmd;$/;"	m	struct:__anon405	file:
cmd	./ssi-sd.c	/^    int cmd;$/;"	m	struct:__anon407	file:
cmd	./usb-msd.c	/^    uint8_t cmd[16];$/;"	m	struct:usb_msd_cbw	file:
cmd	./usb-uhci.c	/^    uint16_t cmd; \/* cmd register *\/$/;"	m	struct:UHCIState	file:
cmd	./virtio-net.h	/^    uint8_t cmd;$/;"	m	struct:virtio_net_ctrl_hdr
cmd	./vmware_vga.c	/^        } *cmd;$/;"	m	union:vmsvga_state_s::__anon474	typeref:struct:vmsvga_state_s::__anon474::__anon475	file:
cmd646_reset	./ide.c	/^static void cmd646_reset(void *opaque)$/;"	f	file:
cmd646_set_irq	./ide.c	/^static void cmd646_set_irq(void *opaque, int channel, int level)$/;"	f	file:
cmd646_update_irq	./ide.c	/^static void cmd646_update_irq(PCIIDEState *d)$/;"	f	file:
cmd_and_length	./e1000_hw.h	/^    uint32_t cmd_and_length;    \/* *\/$/;"	m	struct:e1000_context_desc
cmd_data	./ssd0323.c	/^    int cmd_data[8];$/;"	m	struct:__anon405	file:
cmd_dep	./mac_dbdma.c	/^    uint32_t cmd_dep;	  \/* command-dependent field *\/$/;"	m	struct:dbdma_cmd	file:
cmd_len	./ssd0323.c	/^    int cmd_len;$/;"	m	struct:__anon405	file:
cmd_len	./usb-msd.c	/^    uint8_t cmd_len;$/;"	m	struct:usb_msd_cbw	file:
cmd_opcode_ocf	./bt.h	1643;"	d
cmd_opcode_ogf	./bt.h	1642;"	d
cmd_opcode_pack	./bt.h	1641;"	d
cmd_state	./ssd0303.c	/^    enum ssd0303_cmd cmd_state;$/;"	m	struct:__anon404	typeref:enum:__anon404::ssd0303_cmd	file:
cmdarg	./pl181.c	/^    uint32_t cmdarg;$/;"	m	struct:__anon340	file:
cmdarg	./ssi-sd.c	/^    uint8_t cmdarg[4];$/;"	m	struct:__anon407	file:
cmdat	./pxa2xx_mmci.c	/^    uint32_t cmdat;$/;"	m	struct:PXA2xxMMCIState	file:
cmdbuf	./esp.c	/^    uint8_t cmdbuf[TI_BUFSZ];$/;"	m	struct:ESPState	file:
cmdcr	./pxa2xx_lcd.c	/^    uint32_t cmdcr;$/;"	m	struct:PXA2xxLCDState	file:
cmdlen	./esp.c	/^    uint32_t cmdlen;$/;"	m	struct:ESPState	file:
cmdlen	./scsi-generic.c	/^    int cmdlen;$/;"	m	struct:SCSIRequest	file:
cmdreq	./pxa2xx_mmci.c	/^    int cmdreq;$/;"	m	struct:PXA2xxMMCIState	file:
cmdstat	./musicpal.c	/^    uint32_t cmdstat;$/;"	m	struct:mv88w8618_rx_desc	file:
cmdstat	./musicpal.c	/^    uint32_t cmdstat;$/;"	m	struct:mv88w8618_tx_desc	file:
cmos_data	./mc146818rtc.c	/^    uint8_t cmos_data[128];$/;"	m	struct:RTCState	file:
cmos_get_fd_drive_type	./ipf.c	/^static int cmos_get_fd_drive_type(int fd0)$/;"	f	file:
cmos_get_fd_drive_type	./pc.c	/^static int cmos_get_fd_drive_type(int fd0)$/;"	f	file:
cmos_index	./mc146818rtc.c	/^    uint8_t cmos_index;$/;"	m	struct:RTCState	file:
cmos_init	./ipf.c	/^static void cmos_init(ram_addr_t ram_size, ram_addr_t above_4g_mem_size,$/;"	f	file:
cmos_init	./pc.c	/^static void cmos_init(ram_addr_t ram_size, ram_addr_t above_4g_mem_size,$/;"	f	file:
cmos_init_hd	./ipf.c	/^static void cmos_init_hd(int type_ofs, int info_ofs, BlockDriverState *hd)$/;"	f	file:
cmos_init_hd	./pc.c	/^static void cmos_init_hd(int type_ofs, int info_ofs, BlockDriverState *hd)$/;"	f	file:
cmos_ioport_read	./mc146818rtc.c	/^static uint32_t cmos_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
cmos_ioport_write	./mc146818rtc.c	/^static void cmos_ioport_write(void *opaque, uint32_t addr, uint32_t data)$/;"	f	file:
cmos_mm_readb	./mc146818rtc.c	/^static uint32_t cmos_mm_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
cmos_mm_readl	./mc146818rtc.c	/^static uint32_t cmos_mm_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
cmos_mm_readw	./mc146818rtc.c	/^static uint32_t cmos_mm_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
cmos_mm_writeb	./mc146818rtc.c	/^static void cmos_mm_writeb (void *opaque,$/;"	f	file:
cmos_mm_writel	./mc146818rtc.c	/^static void cmos_mm_writel (void *opaque,$/;"	f	file:
cmos_mm_writew	./mc146818rtc.c	/^static void cmos_mm_writew (void *opaque,$/;"	f	file:
cmos_set_s3_resume	./pc.c	/^void cmos_set_s3_resume(void)$/;"	f
cmp	./hpet_emul.h	/^    uint64_t cmp;           \/* comparator *\/$/;"	m	struct:HPETTimer
cnt	./etraxfs_eth.c	/^	unsigned int cnt;$/;"	m	struct:qemu_mdio	file:
cnt_map	./xen_disk.c	/^    int                 cnt_map;$/;"	m	struct:XenBlkDev	file:
cntl	./ppc405_uc.c	/^    uint8_t cntl;$/;"	m	struct:ppc4xx_i2c_t	file:
coalesced_timer	./mc146818rtc.c	/^    QEMUTimer *coalesced_timer;$/;"	m	struct:RTCState	file:
code	./bt.h	/^    uint8_t	code;$/;"	m	struct:__anon153
code	./bt.h	/^    uint8_t	code;$/;"	m	struct:__anon178
code_type	./device-assignment.c	/^    uint8_t code_type;$/;"	m	struct:option_rom_pci_header	file:
codec	./es1370.c	/^    uint32_t codec;$/;"	m	struct:ES1370State	file:
codec	./omap1.c	/^    I2SCodec *codec;$/;"	m	struct:omap_mcbsp_s	file:
codec	./omap2.c	/^    } codec;$/;"	m	struct:omap_eac_s	typeref:struct:omap_eac_s::__anon303	file:
codec	./tsc210x.c	/^    I2SCodec codec;$/;"	m	struct:__anon450	file:
codec_in	./pxa.h	/^    uint32_t (*codec_in)(void *);$/;"	m	struct:PXA2xxI2SState
codec_out	./pxa.h	/^    void (*codec_out)(void *, uint32_t);$/;"	m	struct:PXA2xxI2SState
col	./ssd0303.c	/^    int col;$/;"	m	struct:__anon404	file:
col	./ssd0323.c	/^    int col;$/;"	m	struct:__anon405	file:
col_end	./ssd0323.c	/^    int col_end;$/;"	m	struct:__anon405	file:
col_start	./ssd0323.c	/^    int col_start;$/;"	m	struct:__anon405	file:
cold_reset	./ac97.c	/^static void cold_reset (AC97LinkState * s)$/;"	f	file:
cold_start	./omap.h	/^        int cold_start;$/;"	m	struct:omap_mpu_state_s::__anon299
colinc	./omap_dss.c	/^            int colinc;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
color	./omap_dma.c	/^    uint32_t color;$/;"	m	struct:omap_dma_channel_s	file:
color_palette	./g364fb.c	/^    uint8_t color_palette[256][3];$/;"	m	struct:G364State	file:
cols	./omap1.c	/^    uint8_t cols;$/;"	m	struct:omap_mpuio_s	file:
cols	./pl110.c	/^    int cols;$/;"	m	struct:__anon339	file:
cols	./syborg_fb.c	/^    uint32_t cols;$/;"	m	struct:__anon422	file:
column	./palm.c	/^    int column;$/;"	m	struct:__anon321	file:
column	./pxa.h	/^    int column;$/;"	m	struct:keymap
com	./max111x.c	/^    int inputs, com;$/;"	m	struct:__anon282	file:
comadj	./zaurus.c	/^    int32_t comadj;$/;"	m	struct:sl_param_info	file:
comadj_keyword	./zaurus.c	/^    uint32_t comadj_keyword;$/;"	m	struct:sl_param_info	file:
command	./dma.c	/^    uint8_t command;$/;"	m	struct:dma_cont	file:
command	./eepro100.c	/^    uint16_t command;$/;"	m	struct:__anon235	file:
command	./eepro100.c	/^    uint16_t command;$/;"	m	struct:__anon236	file:
command	./eeprom93xx.c	/^    uint8_t  command;$/;"	m	struct:_eeprom_t	file:
command	./mac_dbdma.c	/^    uint16_t command;	  \/* command word (has bit-fields) *\/$/;"	m	struct:dbdma_cmd	file:
command	./max7310.c	/^    uint8_t command;$/;"	m	struct:__anon283	file:
command	./mips_malta.c	/^  uint8_t command;$/;"	m	struct:_eeprom24c0x_t	file:
command	./onenand.c	/^    uint16_t command;$/;"	m	struct:__anon310	file:
command	./pxa2xx_lcd.c	/^        uint32_t command;$/;"	m	struct:PXA2xxLCDState::__anon369	file:
command	./sb16.c	/^static void command (SB16State *s, uint8_t cmd)$/;"	f	file:
command	./smbus.h	/^    uint8_t command;$/;"	m	struct:SMBusDevice
command	./tsc2005.c	/^    int state, reg, irq, command;$/;"	m	struct:__anon448	file:
command	./tsc210x.c	/^    uint16_t command, dav;$/;"	m	struct:__anon450	file:
command_complete	./lsi53c895a.c	/^    int command_complete;$/;"	m	struct:__anon281	file:
command_to_handler	./fdc.c	/^static uint8_t command_to_handler[256];$/;"	v	file:
commands	./bt.h	/^    uint8_t	commands[64];$/;"	m	struct:__anon124
commands	./eepro100.c	/^enum commands {$/;"	g	file:
common	./ps2.c	/^    PS2State common;$/;"	m	struct:__anon359	file:
common	./ps2.c	/^    PS2State common;$/;"	m	struct:__anon360	file:
common	./xen_blkif.h	/^	blkif_common_back_ring_t common;$/;"	m	union:blkif_back_rings
common	./xenfb.c	/^struct common {$/;"	s	file:
common_bind	./xenfb.c	/^static int common_bind(struct common *c)$/;"	f	file:
common_read	./pcmcia.h	/^    uint16_t (*common_read)(void *state, uint32_t address);$/;"	m	struct:PCMCIACardState
common_unbind	./xenfb.c	/^static void common_unbind(struct common *c)$/;"	f	file:
common_write	./pcmcia.h	/^    void (*common_write)(void *state, uint32_t address, uint16_t value);$/;"	m	struct:PCMCIACardState
comp	./ppc405_uc.c	/^    uint32_t comp[5];$/;"	m	struct:ppc4xx_gpt_t	file:
comp	./twl92230.c	/^        uint16_t comp;$/;"	m	struct:__anon453::__anon454	file:
comp_mode_ctrl	./omap.h	/^    uint32_t comp_mode_ctrl[1];$/;"	m	struct:omap_mpu_state_s
comp_reg	./omap1.c	/^    int16_t comp_reg;$/;"	m	struct:omap_rtc_s	file:
compat1509	./omap.h	/^    int compat1509;$/;"	m	struct:omap_mpu_state_s
compat_props	./boards.h	/^    CompatProperty *compat_props;$/;"	m	struct:QEMUMachine
compat_props	./qdev-properties.c	/^static CompatProperty *compat_props;$/;"	v	file:
complete	./eepro100.c	/^    uint32_t complete;$/;"	m	struct:__anon237	file:
complete	./sb16.c	/^static void complete (SB16State *s)$/;"	f	file:
complete_cb	./usb.h	/^    USBCallback *complete_cb;$/;"	m	struct:USBPacket
complete_opaque	./usb.h	/^    void *complete_opaque;$/;"	m	struct:USBPacket
completion	./scsi-disk.c	/^    scsi_completionfn completion;$/;"	m	struct:SCSIDeviceState	file:
completion	./scsi-generic.c	/^    scsi_completionfn completion;$/;"	m	struct:SCSIDeviceState	file:
component	./omap2.c	/^    uint32_t component;$/;"	m	struct:omap_target_agent_s	file:
compute_mcast_idx	./eepro100.c	/^static int compute_mcast_idx(const uint8_t * ep)$/;"	f	file:
compute_mcast_idx	./ne2000.c	/^static int compute_mcast_idx(const uint8_t *ep)$/;"	f	file:
compute_mcast_idx	./rtl8139.c	/^static int compute_mcast_idx(const uint8_t *ep)$/;"	f	file:
con_connect	./xen_console.c	/^static int con_connect(struct XenDevice *xendev)$/;"	f	file:
con_disconnect	./xen_console.c	/^static void con_disconnect(struct XenDevice *xendev)$/;"	f	file:
con_event	./xen_console.c	/^static void con_event(struct XenDevice *xendev)$/;"	f	file:
con_init	./xen_console.c	/^static int con_init(struct XenDevice *xendev)$/;"	f	file:
cond_type	./bt.h	/^    uint8_t	cond_type;$/;"	m	struct:__anon74
condition	./bt.h	/^    uint8_t	condition[0];$/;"	m	struct:__anon74
condition	./omap.h	/^    int condition;$/;"	m	struct:omap_dma_lcd_channel_s
conditional_branch	./mac_dbdma.c	/^static void conditional_branch(DBDMA_channel *ch)$/;"	f	file:
conditional_interrupt	./mac_dbdma.c	/^static void conditional_interrupt(DBDMA_channel *ch)$/;"	f	file:
conditional_wait	./mac_dbdma.c	/^static int conditional_wait(DBDMA_channel *ch)$/;"	f	file:
conf	./adlib.c	/^} conf = {0x220, 44100};$/;"	v	typeref:struct:__anon6	file:
conf	./cs4231a.c	/^} conf = {9, 3, 0x534, 1};$/;"	v	typeref:struct:__anon199	file:
conf	./gus.c	/^} conf = {0x240, 7, 3, 44100};$/;"	v	typeref:struct:__anon268	file:
conf	./pl080.c	/^    uint32_t conf;$/;"	m	struct:__anon337	file:
conf	./pl080.c	/^    uint32_t conf;$/;"	m	struct:__anon338	file:
conf	./sb16.c	/^} conf = {5, 4, 5, 1, 5, 0x220};$/;"	v	typeref:struct:__anon379	file:
config	./bt-l2cap.c	/^        int config;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
config	./fdc.c	/^    uint8_t config;$/;"	m	struct:fdctrl_t	file:
config	./hpet_emul.h	/^    uint64_t config;            \/* configuration *\/$/;"	m	struct:HPETState
config	./hpet_emul.h	/^    uint64_t config;        \/* configuration\/cap *\/$/;"	m	struct:HPETTimer
config	./lm832x.c	/^    uint8_t config;$/;"	m	struct:__anon274	file:
config	./omap2.c	/^        uint16_t config;$/;"	m	struct:omap_eac_s::__anon304	file:
config	./omap2.c	/^        uint16_t config[4];$/;"	m	struct:omap_eac_s::__anon303	file:
config	./omap2.c	/^        uint32_t config;$/;"	m	struct:omap_mcspi_s::omap_mcspi_ch_s	file:
config	./omap2.c	/^        uint32_t config[7];$/;"	m	struct:omap_gpmc_s::omap_gpmc_cs_file_s	file:
config	./omap2.c	/^    int16_t config;$/;"	m	struct:omap_gp_timer_s	file:
config	./omap2.c	/^    uint16_t config;$/;"	m	struct:omap_gpmc_s	file:
config	./omap2.c	/^    uint8_t config;$/;"	m	struct:omap_sdrc_s	file:
config	./omap2.c	/^    uint8_t config[2];$/;"	m	struct:omap2_gpio_s	file:
config	./omap2.c	/^    uint8_t config[4];$/;"	m	struct:omap_eac_s	file:
config	./omap_dss.c	/^        uint32_t config;$/;"	m	struct:omap_dss_s::__anon307	file:
config	./omap_dss.c	/^        uint32_t config[2];$/;"	m	struct:omap_dss_s::__anon308	file:
config	./onenand.c	/^    uint16_t config[2];$/;"	m	struct:__anon310	file:
config	./pci.h	/^    uint8_t config[PCI_CONFIG_SPACE_SIZE];$/;"	m	struct:PCIDevice
config	./rc4030.c	/^    uint32_t config; \/* 0x0000: RC4030 config register *\/$/;"	m	struct:rc4030State	file:
config	./slavio_misc.c	/^    uint8_t config;$/;"	m	struct:MiscState	file:
config	./stellaris.c	/^    uint32_t config;$/;"	m	struct:gptm_state	file:
config	./tmp105.c	/^    uint8_t config;$/;"	m	struct:__anon446	file:
config	./usb-bt.c	/^    int config;$/;"	m	struct:USBBtState	file:
config	./usb-musb.c	/^    uint8_t config;$/;"	m	struct:__anon458	file:
config	./virtio.h	/^    void *config;$/;"	m	struct:VirtIODevice
config	./vmware_vga.c	/^    int config;$/;"	m	struct:vmsvga_state_s	file:
config_fd	./device-assignment.h	/^    int config_fd;$/;"	m	struct:__anon203
config_len	./virtio.h	/^    size_t config_len;$/;"	m	struct:VirtIODevice
config_read	./pci.h	/^        PCICapConfigReadFunc *config_read;$/;"	m	struct:PCIDevice::__anon325
config_read	./pci.h	/^    PCIConfigReadFunc *config_read;$/;"	m	struct:PCIDevice
config_read	./pci.h	/^    PCIConfigReadFunc *config_read;$/;"	m	struct:__anon326
config_reg	./pci.c	/^    uint32_t config_reg; \/* XXX: suppress *\/$/;"	m	struct:PCIBus	file:
config_reg	./pci_host.h	/^    uint32_t config_reg;$/;"	m	struct:__anon327
config_req_id	./bt-l2cap.c	/^        int config_req_id; \/* TODO: handle outgoing requests generically *\/$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
config_vector	./virtio.h	/^    uint16_t config_vector;$/;"	m	struct:VirtIODevice
config_write	./pci.h	/^        PCICapConfigWriteFunc *config_write;$/;"	m	struct:PCIDevice::__anon325
config_write	./pci.h	/^    PCIConfigWriteFunc *config_write;$/;"	m	struct:PCIDevice
config_write	./pci.h	/^    PCIConfigWriteFunc *config_write;$/;"	m	struct:__anon326
configuration	./eepro100.c	/^    uint8_t configuration[22];$/;"	m	struct:__anon240	file:
conn_accept_timer	./bt-hci.c	/^    QEMUTimer *conn_accept_timer;$/;"	m	struct:bt_hci_s	file:
conn_accept_tout	./bt-hci.c	/^    uint16_t conn_accept_tout;$/;"	m	struct:bt_hci_s	file:
conn_req_host	./bt-hci.c	/^    struct bt_device_s *conn_req_host;$/;"	m	struct:bt_hci_s	typeref:struct:bt_hci_s::bt_device_s	file:
conn_setup_cond	./bt.h	/^enum conn_setup_cond {$/;"	g
conn_setup_cond_type	./bt.h	/^enum conn_setup_cond_type {$/;"	g
connect	./xen_backend.h	/^    int       (*connect)(struct XenDevice *xendev);$/;"	m	struct:XenDevOps
connect1	./fmopl.h	/^	INT32 *connect1;	\/* slot1 output pointer                *\/$/;"	m	struct:fm_opl_channel
connect2	./fmopl.h	/^	INT32 *connect2;	\/* slot2 output pointer                *\/$/;"	m	struct:fm_opl_channel
connected	./bt-hid.c	/^    int connected;$/;"	m	struct:bt_hid_device_s	file:
connecting	./bt-hci.c	/^        int connecting;$/;"	m	struct:bt_hci_s::__anon22	file:
connection	./bt.h	/^    } connection[0];$/;"	m	struct:__anon156	typeref:struct:__anon156::__anon157
connex_init	./gumstix.c	/^static void connex_init(ram_addr_t ram_size,$/;"	f	file:
connex_machine	./gumstix.c	/^static QEMUMachine connex_machine = {$/;"	v	file:
console	./xen_console.c	/^    char              console[XEN_BUFSIZE];$/;"	m	struct:XenConsole	file:
console_serial_base	./sun4u.c	/^    uint64_t console_serial_base;$/;"	m	struct:hwdef	file:
constant	./omap.h	/^    constant = 0,$/;"	e	enum:__anon296
constant_fill	./omap_dma.c	/^    int constant_fill;$/;"	m	struct:omap_dma_channel_s	file:
consumed	./xen_console.c	/^    size_t consumed;$/;"	m	struct:buffer	file:
contained_element_count	./smbios.h	/^    uint8_t contained_element_count;$/;"	m	struct:smbios_type_3
contents	./ds1225y.c	/^    uint8_t *contents;$/;"	m	struct:ds1225y_t	file:
contents	./eeprom93xx.c	/^    uint16_t contents[0];$/;"	m	struct:_eeprom_t	file:
contents	./mips_malta.c	/^  uint8_t contents[256];$/;"	m	struct:_eeprom24c0x_t	file:
contents	./rtl8139.c	/^    uint16_t contents[EEPROM_9346_SIZE];$/;"	m	struct:EEprom9346	file:
context	./etraxfs_dma.c	/^    struct dma_descr_context   *context;$/;"	m	union:dma_descr_group::__anon245	typeref:struct:dma_descr_group::__anon245::dma_descr_context	file:
contiguous_map	./ppc_prep.c	/^    int contiguous_map;$/;"	m	struct:sysctrl_t	file:
continue_dma8	./sb16.c	/^static void continue_dma8 (SB16State *s)$/;"	f	file:
control	./arm_timer.c	/^    uint32_t control;$/;"	m	struct:__anon10	file:
control	./armv7m_nvic.c	/^        uint32_t control;$/;"	m	struct:__anon14::__anon15	file:
control	./bt-hid.c	/^    struct bt_l2cap_conn_params_s *control;$/;"	m	struct:bt_hid_device_s	typeref:struct:bt_hid_device_s::bt_l2cap_conn_params_s	file:
control	./mpcore.c	/^    uint32_t control;$/;"	m	struct:__anon292	file:
control	./musicpal.c	/^    uint32_t control;$/;"	m	struct:mv88w8618_pit_state	file:
control	./omap1.c	/^    uint16_t control;$/;"	m	struct:omap_tipb_bridge_s	file:
control	./omap1.c	/^    uint16_t control;$/;"	m	struct:omap_uwire_s	file:
control	./omap1.c	/^    uint8_t control;$/;"	m	struct:omap_lpg_s	file:
control	./omap2.c	/^        uint32_t control;$/;"	m	struct:omap_mcspi_s::omap_mcspi_ch_s	file:
control	./omap2.c	/^        uint8_t control;$/;"	m	struct:omap_eac_s::__anon304	file:
control	./omap2.c	/^    uint32_t control;$/;"	m	struct:omap_mcspi_s	file:
control	./omap2.c	/^    uint32_t control;$/;"	m	struct:omap_target_agent_s	file:
control	./omap2.c	/^    uint8_t control;$/;"	m	struct:omap_eac_s	file:
control	./omap_dss.c	/^        uint32_t control;$/;"	m	struct:omap_dss_s::__anon307	file:
control	./omap_dss.c	/^        uint32_t control;$/;"	m	struct:omap_dss_s::__anon308	file:
control	./omap_dss.c	/^    int control;$/;"	m	struct:omap_dss_s	file:
control	./omap_i2c.c	/^    uint16_t control;$/;"	m	struct:omap_i2c_s	file:
control	./parallel.c	/^    uint8_t control;$/;"	m	struct:ParallelState	file:
control	./pxa.h	/^    uint32_t control[2];$/;"	m	struct:PXA2xxI2SState
control	./pxa2xx.c	/^    uint16_t control;$/;"	m	struct:PXA2xxI2CState	file:
control	./pxa2xx.c	/^    uint8_t control[3];$/;"	m	struct:PXA2xxFIrState	file:
control	./pxa2xx_lcd.c	/^    uint32_t control[6];$/;"	m	struct:PXA2xxLCDState	file:
control	./pxa2xx_timer.c	/^    uint32_t control;$/;"	m	struct:__anon373	file:
control	./sb16.c	/^static void control (SB16State *s, int hold)$/;"	f	file:
control	./stellaris.c	/^    uint32_t control;$/;"	m	struct:gptm_state	file:
control_config	./tusb6010.c	/^    uint32_t control_config;$/;"	m	struct:TUSBState	file:
core99_machine	./ppc_newworld.c	/^static QEMUMachine core99_machine = {$/;"	v	file:
core99_machine_init	./ppc_newworld.c	/^machine_init(core99_machine_init);$/;"	v
core99_machine_init	./ppc_newworld.c	/^static void core99_machine_init(void)$/;"	f	file:
core_clk	./omap_clk.c	/^static struct clk core_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt10_clk	./omap_clk.c	/^static struct clk core_gpt10_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt11_clk	./omap_clk.c	/^static struct clk core_gpt11_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt12_clk	./omap_clk.c	/^static struct clk core_gpt12_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt2_clk	./omap_clk.c	/^static struct clk core_gpt2_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt3_clk	./omap_clk.c	/^static struct clk core_gpt3_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt4_clk	./omap_clk.c	/^static struct clk core_gpt4_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt5_clk	./omap_clk.c	/^static struct clk core_gpt5_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt6_clk	./omap_clk.c	/^static struct clk core_gpt6_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt7_clk	./omap_clk.c	/^static struct clk core_gpt7_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt8_clk	./omap_clk.c	/^static struct clk core_gpt8_clk = {$/;"	v	typeref:struct:clk	file:
core_gpt9_clk	./omap_clk.c	/^static struct clk core_gpt9_clk = {$/;"	v	typeref:struct:clk	file:
core_info	./integratorcp.c	/^static SysBusDeviceInfo core_info = {$/;"	v	file:
core_l3_iclk	./omap_clk.c	/^static struct clk core_l3_iclk = {$/;"	v	typeref:struct:clk	file:
core_l4_iclk	./omap_clk.c	/^static struct clk core_l4_iclk = {$/;"	v	typeref:struct:clk	file:
core_l4_usb_clk	./omap_clk.c	/^static struct clk core_l4_usb_clk = {$/;"	v	typeref:struct:clk	file:
corgi_ssp_gpio_cs	./spitz.c	/^static void corgi_ssp_gpio_cs(void *opaque, int line, int level)$/;"	f	file:
corgi_ssp_info	./spitz.c	/^static SSISlaveInfo corgi_ssp_info = {$/;"	v	file:
corgi_ssp_init	./spitz.c	/^static void corgi_ssp_init(SSISlave *dev)$/;"	f	file:
corgi_ssp_transfer	./spitz.c	/^static uint32_t corgi_ssp_transfer(SSISlave *dev, uint32_t value)$/;"	f	file:
count	./adb.c	/^    int rptr, wptr, count;$/;"	m	struct:KBDState	file:
count	./axis_dev88.c	/^    unsigned int count;$/;"	m	struct:tempsensor_t	file:
count	./eepro100.c	/^    uint16_t count;$/;"	m	struct:__anon236	file:
count	./escc.c	/^    int rptr, wptr, count;$/;"	m	struct:__anon244	file:
count	./flash.h	/^    uint16_t count;$/;"	m	struct:__anon267
count	./i8254.h	/^    int count; \/* can be 65536 *\/$/;"	m	struct:PITChannelState
count	./mpcore.c	/^    uint32_t count;$/;"	m	struct:__anon292	file:
count	./omap_i2c.c	/^    uint16_t count;$/;"	m	struct:omap_i2c_s	file:
count	./onenand.c	/^    int count;$/;"	m	struct:__anon310	file:
count	./ps2.c	/^    int rptr, wptr, count;$/;"	m	struct:__anon357	file:
count	./serial.c	/^    uint8_t count;$/;"	m	struct:SerialFIFO	file:
count	./slavio_timer.c	/^    uint32_t count, counthigh, reached;$/;"	m	struct:SLAVIO_TIMERState	file:
count	./usb-uhci.c	/^    int      count;$/;"	m	struct:__anon465	file:
count_cur	./omap_i2c.c	/^    int count_cur;$/;"	m	struct:omap_i2c_s	file:
count_latched	./i8254.h	/^    uint8_t count_latched;$/;"	m	struct:PITChannelState
count_load_time	./i8254.h	/^    int64_t count_load_time;$/;"	m	struct:PITChannelState
count_shift	./apic.c	/^    int count_shift;$/;"	m	struct:APICState	file:
counter	./bt.h	/^    uint8_t	counter;$/;"	m	struct:__anon131
counter	./pflash_cfi01.c	/^    target_phys_addr_t counter;$/;"	m	struct:pflash_t	file:
counter_base	./sun4m.c	/^    target_phys_addr_t counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4d_hwdef	file:
counter_base	./sun4m.c	/^    target_phys_addr_t intctl_base, counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4c_hwdef	file:
counter_base	./sun4m.c	/^    target_phys_addr_t intctl_base, counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4m_hwdef	file:
counter_value	./cuda.c	/^    uint16_t counter_value; \/* counter value at load time *\/$/;"	m	struct:CUDATimer	file:
counthigh	./slavio_timer.c	/^    uint32_t count, counthigh, reached;$/;"	m	struct:SLAVIO_TIMERState	file:
country_code	./bt.h	/^    uint8_t	country_code;$/;"	m	struct:__anon129
coverswitch	./omap_mmc.c	/^    qemu_irq coverswitch;$/;"	m	struct:omap_mmc_s	file:
cp	./flash.h	/^    uint8_t cp;		\/* Column parity *\/$/;"	m	struct:__anon267
cpc	./omap_dma.c	/^    uint16_t cpc;$/;"	m	struct:omap_dma_channel_s	file:
cplane	./tcx.c	/^    uint32_t *vram24, *cplane;$/;"	m	struct:TCXState	file:
cplane_offset	./tcx.c	/^    ram_addr_t vram_offset, vram24_offset, cplane_offset;$/;"	m	struct:TCXState	file:
cplus_enabled	./rtl8139.c	/^    uint32_t   cplus_enabled;$/;"	m	struct:RTL8139State	file:
cplus_txbuffer	./rtl8139.c	/^    uint8_t   *cplus_txbuffer;$/;"	m	struct:RTL8139State	file:
cplus_txbuffer_len	./rtl8139.c	/^    int        cplus_txbuffer_len;$/;"	m	struct:RTL8139State	file:
cplus_txbuffer_offset	./rtl8139.c	/^    int        cplus_txbuffer_offset;$/;"	m	struct:RTL8139State	file:
cpsr	./pl022.c	/^    uint32_t cpsr;$/;"	m	struct:__anon333	file:
cptse	./e1000.c	/^        char cptse;     \/\/ current packet tse bit$/;"	m	struct:E1000State_st::e1000_tx	file:
cpu	./nseries.c	/^    struct omap_mpu_state_s *cpu;$/;"	m	struct:n800_s	typeref:struct:n800_s::omap_mpu_state_s	file:
cpu	./sh7750.c	/^    CPUSH4State *cpu;$/;"	m	struct:SH7750State	file:
cpu	./slavio_intctl.c	/^    uint32_t cpu;$/;"	m	struct:SLAVIO_CPUINTCTLState	file:
cpu_4xx_fit_cb	./ppc.c	/^static void cpu_4xx_fit_cb (void *opaque)$/;"	f	file:
cpu_4xx_pit_cb	./ppc.c	/^static void cpu_4xx_pit_cb (void *opaque)$/;"	f	file:
cpu_4xx_wdt_cb	./ppc.c	/^static void cpu_4xx_wdt_cb (void *opaque)$/;"	f	file:
cpu_check_irqs	./sun4m.c	/^void cpu_check_irqs(CPUState *env)$/;"	f
cpu_check_irqs	./sun4u.c	/^void cpu_check_irqs(CPUState *env)$/;"	f
cpu_class_omap1	./omap.h	804;"	d
cpu_class_omap2	./omap.h	806;"	d
cpu_class_omap3	./omap.h	807;"	d
cpu_devinit	./sun4m.c	/^static CPUState *cpu_devinit(const char *cpu_model, unsigned int id,$/;"	f	file:
cpu_enabled	./arm_gic.c	/^    int cpu_enabled[NCPU];$/;"	m	struct:gic_state	file:
cpu_env	./apic.c	/^    CPUState *cpu_env;$/;"	m	struct:APICState	file:
cpu_env	./pxa2xx_gpio.c	/^    CPUState *cpu_env;$/;"	m	struct:PXA2xxGPIOInfo	file:
cpu_env	./pxa2xx_pic.c	/^    CPUState *cpu_env;$/;"	m	struct:__anon371	file:
cpu_get_apic_base	./apic.c	/^uint64_t cpu_get_apic_base(CPUState *env)$/;"	f
cpu_get_apic_tpr	./apic.c	/^uint8_t cpu_get_apic_tpr(CPUX86State *env)$/;"	f
cpu_get_pic_interrupt	./pc.c	/^int cpu_get_pic_interrupt(CPUState *env)$/;"	f
cpu_get_tsc	./pc.c	/^uint64_t cpu_get_tsc(CPUX86State *env)$/;"	f
cpu_halt	./slavio_misc.c	/^    qemu_irq cpu_halt;$/;"	m	struct:APCState	file:
cpu_halt_signal	./sun4m.c	/^static void cpu_halt_signal(void *opaque, int irq, int level)$/;"	f	file:
cpu_irqs	./sbi.c	/^    qemu_irq *cpu_irqs[MAX_CPUS];$/;"	m	struct:SBIState	file:
cpu_irqs	./slavio_intctl.c	/^    qemu_irq cpu_irqs[MAX_CPUS][MAX_PILS];$/;"	m	struct:SLAVIO_INTCTLState	file:
cpu_irqs	./sun4c_intctl.c	/^    qemu_irq *cpu_irqs;$/;"	m	struct:Sun4c_INTCTLState	file:
cpu_is_bsp	./pc.c	/^int cpu_is_bsp(CPUState *env)$/;"	f
cpu_is_omap1510	./omap.h	789;"	d
cpu_is_omap15xx	./omap.h	797;"	d
cpu_is_omap1610	./omap.h	790;"	d
cpu_is_omap16xx	./omap.h	799;"	d
cpu_is_omap1710	./omap.h	791;"	d
cpu_is_omap2410	./omap.h	792;"	d
cpu_is_omap2420	./omap.h	793;"	d
cpu_is_omap2430	./omap.h	794;"	d
cpu_is_omap24xx	./omap.h	801;"	d
cpu_is_omap310	./omap.h	788;"	d
cpu_is_omap3430	./omap.h	795;"	d
cpu_mips_clock_init	./mips_timer.c	/^void cpu_mips_clock_init (CPUState *env)$/;"	f
cpu_mips_get_count	./mips_timer.c	/^uint32_t cpu_mips_get_count (CPUState *env)$/;"	f
cpu_mips_get_random	./mips_timer.c	/^uint32_t cpu_mips_get_random (CPUState *env)$/;"	f
cpu_mips_irq_init_cpu	./mips_int.c	/^void cpu_mips_irq_init_cpu(CPUState *env)$/;"	f
cpu_mips_irq_request	./mips_int.c	/^static void cpu_mips_irq_request(void *opaque, int irq, int level)$/;"	f	file:
cpu_mips_start_count	./mips_timer.c	/^void cpu_mips_start_count(CPUState *env)$/;"	f
cpu_mips_stop_count	./mips_timer.c	/^void cpu_mips_stop_count(CPUState *env)$/;"	f
cpu_mips_store_compare	./mips_timer.c	/^void cpu_mips_store_compare (CPUState *env, uint32_t value)$/;"	f
cpu_mips_store_count	./mips_timer.c	/^void cpu_mips_store_count (CPUState *env, uint32_t count)$/;"	f
cpu_mips_timer_update	./mips_timer.c	/^static void cpu_mips_timer_update(CPUState *env)$/;"	f	file:
cpu_mips_update_irq	./mips_int.c	/^void cpu_mips_update_irq(CPUState *env)$/;"	f
cpu_ppc601_load_rtcl	./ppc.c	/^uint32_t cpu_ppc601_load_rtcl (CPUState *env)$/;"	f
cpu_ppc601_load_rtcu	./ppc.c	/^uint32_t cpu_ppc601_load_rtcu (CPUState *env)$/;"	f
cpu_ppc601_store_rtcl	./ppc.c	/^void cpu_ppc601_store_rtcl (CPUState *env, uint32_t value)$/;"	f
cpu_ppc601_store_rtcu	./ppc.c	/^void cpu_ppc601_store_rtcu (CPUState *env, uint32_t value)$/;"	f
cpu_ppc_decr_cb	./ppc.c	/^static void cpu_ppc_decr_cb (void *opaque)$/;"	f	file:
cpu_ppc_decr_excp	./ppc.c	/^static always_inline void cpu_ppc_decr_excp (CPUState *env)$/;"	f	file:
cpu_ppc_get_tb	./ppc.c	/^static always_inline uint64_t cpu_ppc_get_tb (ppc_tb_t *tb_env, uint64_t vmclk,$/;"	f	file:
cpu_ppc_hdecr_cb	./ppc.c	/^static void cpu_ppc_hdecr_cb (void *opaque)$/;"	f	file:
cpu_ppc_hdecr_excp	./ppc.c	/^static always_inline void cpu_ppc_hdecr_excp (CPUState *env)$/;"	f	file:
cpu_ppc_load_atbl	./ppc.c	/^uint32_t cpu_ppc_load_atbl (CPUState *env)$/;"	f
cpu_ppc_load_atbu	./ppc.c	/^uint32_t cpu_ppc_load_atbu (CPUState *env)$/;"	f
cpu_ppc_load_decr	./ppc.c	/^uint32_t cpu_ppc_load_decr (CPUState *env)$/;"	f
cpu_ppc_load_hdecr	./ppc.c	/^uint32_t cpu_ppc_load_hdecr (CPUState *env)$/;"	f
cpu_ppc_load_purr	./ppc.c	/^uint64_t cpu_ppc_load_purr (CPUState *env)$/;"	f
cpu_ppc_load_tbl	./ppc.c	/^uint32_t cpu_ppc_load_tbl (CPUState *env)$/;"	f
cpu_ppc_load_tbu	./ppc.c	/^uint32_t cpu_ppc_load_tbu (CPUState *env)$/;"	f
cpu_ppc_set_tb_clk	./ppc.c	/^static void cpu_ppc_set_tb_clk (void *opaque, uint32_t freq)$/;"	f	file:
cpu_ppc_store_atbl	./ppc.c	/^void cpu_ppc_store_atbl (CPUState *env, uint32_t value)$/;"	f
cpu_ppc_store_atbu	./ppc.c	/^void cpu_ppc_store_atbu (CPUState *env, uint32_t value)$/;"	f
cpu_ppc_store_decr	./ppc.c	/^void cpu_ppc_store_decr (CPUState *env, uint32_t value)$/;"	f
cpu_ppc_store_hdecr	./ppc.c	/^void cpu_ppc_store_hdecr (CPUState *env, uint32_t value)$/;"	f
cpu_ppc_store_purr	./ppc.c	/^void cpu_ppc_store_purr (CPUState *env, uint64_t value)$/;"	f
cpu_ppc_store_tb	./ppc.c	/^static always_inline void cpu_ppc_store_tb (ppc_tb_t *tb_env, uint64_t vmclk,$/;"	f	file:
cpu_ppc_store_tbl	./ppc.c	/^void cpu_ppc_store_tbl (CPUState *env, uint32_t value)$/;"	f
cpu_ppc_store_tbu	./ppc.c	/^void cpu_ppc_store_tbu (CPUState *env, uint32_t value)$/;"	f
cpu_ppc_tb_init	./ppc.c	/^clk_setup_cb cpu_ppc_tb_init (CPUState *env, uint32_t freq)$/;"	f
cpu_ppc_tb_start	./ppc.c	/^static void cpu_ppc_tb_start (CPUState *env)$/;"	f	file:
cpu_ppc_tb_stop	./ppc.c	/^static void cpu_ppc_tb_stop (CPUState *env)$/;"	f	file:
cpu_register_io_memory	./omap.h	1130;"	d
cpu_set_apic_base	./apic.c	/^void cpu_set_apic_base(CPUState *env, uint64_t val)$/;"	f
cpu_set_apic_tpr	./apic.c	/^void cpu_set_apic_tpr(CPUX86State *env, uint8_t val)$/;"	f
cpu_set_ferr	./pc.c	/^void cpu_set_ferr(CPUX86State *s)$/;"	f
cpu_set_irq	./sun4m.c	/^static void cpu_set_irq(void *opaque, int irq, int level)$/;"	f	file:
cpu_set_irq	./sun4u.c	/^static void cpu_set_irq(void *opaque, int irq, int level)$/;"	f	file:
cpu_smm_update	./pc.c	/^void cpu_smm_update(CPUState *env)$/;"	f
cpu_tick_get_count	./sun4u.c	/^uint64_t cpu_tick_get_count(void *opaque)$/;"	f
cpu_tick_set_count	./sun4u.c	/^void cpu_tick_set_count(void *opaque, uint64_t count)$/;"	f
cpu_tick_set_limit	./sun4u.c	/^void cpu_tick_set_limit(void *opaque, uint64_t limit)$/;"	f
cpu_to_ube16	./ide.c	/^static inline void cpu_to_ube16(uint8_t *buf, int val)$/;"	f	file:
cpu_to_ube32	./ide.c	/^static inline void cpu_to_ube32(uint8_t *buf, unsigned int val)$/;"	f	file:
cpuic	./mpcore.c	/^    qemu_irq cpuic[32];$/;"	m	struct:__anon293	file:
cpus_sts	./acpi.c	/^    uint8_t cpus_sts[32];$/;"	m	struct:gpe_regs	file:
cputimer_bit	./slavio_intctl.c	/^    uint32_t cputimer_bit;$/;"	m	struct:SLAVIO_INTCTLState	file:
cputimer_lbit	./slavio_intctl.c	/^    uint32_t cputimer_lbit, cputimer_mbit;$/;"	m	struct:SLAVIO_INTCTLState	file:
cputimer_mbit	./slavio_intctl.c	/^    uint32_t cputimer_lbit, cputimer_mbit;$/;"	m	struct:SLAVIO_INTCTLState	file:
cr	./ac97.c	/^    uint8_t cr;                 \/* rw 0 *\/$/;"	m	struct:AC97BusMasterRegs	file:
cr	./pl011.c	/^    uint32_t cr;$/;"	m	struct:__anon332	file:
cr	./pl031.c	/^    uint32_t cr;$/;"	m	struct:__anon334	file:
cr	./pl050.c	/^    uint32_t cr;$/;"	m	struct:__anon335	file:
cr	./pl061.c	/^    uint8_t cr;$/;"	m	struct:__anon336	file:
cr	./pl110.c	/^    uint32_t cr;$/;"	m	struct:__anon339	file:
cr	./ppc405_uc.c	/^    uint32_t cr[4];$/;"	m	struct:ppc405_dma_t	file:
cr	./ppc405_uc.c	/^    uint8_t cr;$/;"	m	struct:ppc4xx_opba_t	file:
cr	./smc91c111.c	/^    uint16_t cr;$/;"	m	struct:__anon395	file:
cr	./vga_int.h	/^    uint8_t cr[256]; \/* CRT registers *\/$/;"	m	struct:VGACommonState
cr0	./pl022.c	/^    uint32_t cr0;$/;"	m	struct:__anon333	file:
cr0	./ppc405_uc.c	/^    uint32_t cr0;$/;"	m	struct:ppc405cr_cpc_t	file:
cr1	./pl022.c	/^    uint32_t cr1;$/;"	m	struct:__anon333	file:
cr1	./ppc405_uc.c	/^    uint32_t cr1;$/;"	m	struct:ppc405cr_cpc_t	file:
cr_index	./vga_int.h	/^    uint8_t cr_index;$/;"	m	struct:VGACommonState
crc	./sd.h	/^    uint8_t crc;$/;"	m	struct:__anon384
crctab	./pcnet.c	/^static const uint32_t crctab[256] = {$/;"	v	file:
create_conn_cancel_cp	./bt.h	/^} __attribute__ ((packed)) create_conn_cancel_cp;$/;"	t	typeref:struct:__anon35
create_conn_cancel_rp	./bt.h	/^} __attribute__ ((packed)) create_conn_cancel_rp;$/;"	t	typeref:struct:__anon36
create_conn_cp	./bt.h	/^} __attribute__ ((packed)) create_conn_cp;$/;"	t	typeref:struct:__anon32
cris_pic_cpu_handler	./cris_pic_cpu.c	/^static void cris_pic_cpu_handler(void *opaque, int irq, int level)$/;"	f	file:
cris_pic_init_cpu	./cris_pic_cpu.c	/^qemu_irq *cris_pic_init_cpu(CPUState *env)$/;"	f
cs	./usb-serial.c	/^    CharDriverState *cs;$/;"	m	struct:__anon464	file:
cs4231_info	./cs4231.c	/^static SysBusDeviceInfo cs4231_info = {$/;"	v	file:
cs4231_init1	./cs4231.c	/^static void cs4231_init1(SysBusDevice *dev)$/;"	f	file:
cs4231_register_devices	./cs4231.c	/^static void cs4231_register_devices(void)$/;"	f	file:
cs4231a_init	./cs4231a.c	/^int cs4231a_init (qemu_irq *pic)$/;"	f
cs_audio_callback	./cs4231a.c	/^static void cs_audio_callback (void *opaque, int free)$/;"	f	file:
cs_base	./sun4m.c	/^    target_phys_addr_t tcx_base, cs_base, apc_base, aux1_base, aux2_base;$/;"	m	struct:sun4m_hwdef	file:
cs_dma_read	./cs4231a.c	/^static int cs_dma_read (void *opaque, int nchan, int dma_pos, int dma_len)$/;"	f	file:
cs_file	./omap2.c	/^    } cs_file[8];$/;"	m	struct:omap_gpmc_s	typeref:struct:omap_gpmc_s::omap_gpmc_cs_file_s	file:
cs_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, fd_irq, me_irq, cs_irq, ecc_irq;$/;"	m	struct:sun4m_hwdef	file:
cs_load	./cs4231.c	/^static int cs_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
cs_load	./cs4231a.c	/^static int cs_load (QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
cs_mem_read	./cs4231.c	/^static CPUReadMemoryFunc *cs_mem_read[3] = {$/;"	v	file:
cs_mem_readl	./cs4231.c	/^static uint32_t cs_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cs_mem_write	./cs4231.c	/^static CPUWriteMemoryFunc *cs_mem_write[3] = {$/;"	v	file:
cs_mem_writel	./cs4231.c	/^static void cs_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
cs_reset	./cs4231.c	/^static void cs_reset(void *opaque)$/;"	f	file:
cs_reset	./cs4231a.c	/^static void cs_reset (void *opaque)$/;"	f	file:
cs_reset_voices	./cs4231a.c	/^static void cs_reset_voices (CSState *s, uint32_t val)$/;"	f	file:
cs_save	./cs4231.c	/^static void cs_save(QEMUFile *f, void *opaque)$/;"	f	file:
cs_save	./cs4231a.c	/^static void cs_save (QEMUFile *f, void *opaque)$/;"	f	file:
cs_write_audio	./cs4231a.c	/^static int cs_write_audio (CSState *s, int nchan, int dma_pos,$/;"	f	file:
csbc	./lsi53c895a.c	/^    uint32_t csbc;$/;"	m	struct:__anon281	file:
csd	./sd.c	/^    uint8_t csd[16];$/;"	m	struct:SDState	file:
cso	./e1000_hw.h	/^            uint8_t cso;        \/* Checksum offset *\/$/;"	m	struct:e1000_tx_desc::__anon221::__anon222
csp_index	./sb16.c	/^    uint8_t csp_index;$/;"	m	struct:SB16State	file:
csp_mode	./sb16.c	/^    uint8_t csp_mode;$/;"	m	struct:SB16State	file:
csp_param	./sb16.c	/^    uint8_t csp_param;$/;"	m	struct:SB16State	file:
csp_reg83	./sb16.c	/^    uint8_t csp_reg83[4];$/;"	m	struct:SB16State	file:
csp_reg83r	./sb16.c	/^    int csp_reg83r;$/;"	m	struct:SB16State	file:
csp_reg83w	./sb16.c	/^    int csp_reg83w;$/;"	m	struct:SB16State	file:
csp_regs	./sb16.c	/^    uint8_t csp_regs[256];$/;"	m	struct:SB16State	file:
csp_value	./sb16.c	/^    uint8_t csp_value;$/;"	m	struct:SB16State	file:
csr	./pcnet.c	/^    uint16_t csr[128];$/;"	m	struct:PCNetState_st	file:
csr	./usb-musb.c	/^    uint16_t csr[2];$/;"	m	struct:__anon458	file:
csrhci_data_len	./bt-hci-csr.c	/^static int csrhci_data_len(const uint8_t *pkt)$/;"	f	file:
csrhci_fifo_wake	./bt-hci-csr.c	/^static inline void csrhci_fifo_wake(struct csrhci_s *s)$/;"	f	file:
csrhci_header_len	./bt-hci-csr.c	/^static int csrhci_header_len(const uint8_t *pkt)$/;"	f	file:
csrhci_in_packet	./bt-hci-csr.c	/^static void csrhci_in_packet(struct csrhci_s *s, uint8_t *pkt)$/;"	f	file:
csrhci_in_packet_vendor	./bt-hci-csr.c	/^static void csrhci_in_packet_vendor(struct csrhci_s *s, int ocf,$/;"	f	file:
csrhci_ioctl	./bt-hci-csr.c	/^static int csrhci_ioctl(struct CharDriverState *chr, int cmd, void *arg)$/;"	f	file:
csrhci_neg_packet	./bt-hci-csr.c	/^static const uint8_t csrhci_neg_packet[] = {$/;"	v	file:
csrhci_out_hci_packet_acl	./bt-hci-csr.c	/^static void csrhci_out_hci_packet_acl(void *opaque,$/;"	f	file:
csrhci_out_hci_packet_event	./bt-hci-csr.c	/^static void csrhci_out_hci_packet_event(void *opaque,$/;"	f	file:
csrhci_out_packet	./bt-hci-csr.c	/^static uint8_t *csrhci_out_packet(struct csrhci_s *s, int len)$/;"	f	file:
csrhci_out_packet_csr	./bt-hci-csr.c	/^static inline uint8_t *csrhci_out_packet_csr(struct csrhci_s *s,$/;"	f	file:
csrhci_out_packet_event	./bt-hci-csr.c	/^static inline uint8_t *csrhci_out_packet_event(struct csrhci_s *s,$/;"	f	file:
csrhci_out_packetz	./bt-hci-csr.c	94;"	d	file:
csrhci_out_tick	./bt-hci-csr.c	/^static void csrhci_out_tick(void *opaque)$/;"	f	file:
csrhci_pin_reset	./bt.h	/^    csrhci_pin_reset,$/;"	e	enum:__anon28
csrhci_pin_wakeup	./bt.h	/^    csrhci_pin_wakeup,$/;"	e	enum:__anon28
csrhci_pins	./bt-hci-csr.c	/^static void csrhci_pins(void *opaque, int line, int level)$/;"	f	file:
csrhci_pins_get	./bt-hci-csr.c	/^qemu_irq *csrhci_pins_get(CharDriverState *chr)$/;"	f
csrhci_reset	./bt-hci-csr.c	/^static void csrhci_reset(struct csrhci_s *s)$/;"	f	file:
csrhci_s	./bt-hci-csr.c	/^struct csrhci_s {$/;"	s	file:
csrhci_write	./bt-hci-csr.c	/^static int csrhci_write(struct CharDriverState *chr,$/;"	f	file:
css	./e1000_hw.h	/^            uint8_t css;        \/* Checksum start *\/$/;"	m	struct:e1000_tx_desc::__anon223::__anon224
cstatus	./omap_dma.c	/^    int cstatus;$/;"	m	struct:omap_dma_channel_s	file:
csum	./e1000_hw.h	/^    uint16_t csum;       \/* Packet checksum *\/$/;"	m	struct:e1000_rx_desc
csum_offset	./virtio-net.h	/^    uint16_t csum_offset;$/;"	m	struct:virtio_net_hdr
csum_start	./virtio-net.h	/^    uint16_t csum_start;$/;"	m	struct:virtio_net_hdr
ct	./ppc405_uc.c	/^    uint32_t ct[4];$/;"	m	struct:ppc405_dma_t	file:
ctest2	./lsi53c895a.c	/^    uint8_t ctest2;$/;"	m	struct:__anon281	file:
ctest3	./lsi53c895a.c	/^    uint8_t ctest3;$/;"	m	struct:__anon281	file:
ctest4	./lsi53c895a.c	/^    uint8_t ctest4;$/;"	m	struct:__anon281	file:
ctest5	./lsi53c895a.c	/^    uint8_t ctest5;$/;"	m	struct:__anon281	file:
ctl	./es1370.c	/^    uint32_t ctl;$/;"	m	struct:ES1370State	file:
ctl	./spitz.c	/^    uint8_t ctl;$/;"	m	struct:__anon399	file:
ctl	./usb-ohci.c	/^    uint32_t ctl, status;$/;"	m	struct:__anon462	file:
ctl_en	./es1370.c	/^    uint32_t ctl_en;$/;"	m	struct:chan_bits	file:
ctl_len	./ac97.c	/^    uint32_t ctl_len;$/;"	m	struct:BD	file:
ctla	./g364fb.c	/^    uint32_t ctla;$/;"	m	struct:G364State	file:
cto	./omap_mmc.c	/^    uint8_t cto;$/;"	m	struct:omap_mmc_s	file:
ctr	./smc91c111.c	/^    uint16_t ctr;$/;"	m	struct:__anon395	file:
ctrl	./etraxfs_dma.h	/^	void *ctrl;$/;"	m	struct:etraxfs_dma_client
ctrl	./ide.c	/^    uint8_t ctrl;$/;"	m	struct:__anon271	file:
ctrl	./omap_lcdc.c	/^    uint32_t ctrl;$/;"	m	struct:omap_lcd_panel_s	file:
ctrl	./pl080.c	/^    uint32_t ctrl;$/;"	m	struct:__anon337	file:
ctrl	./twl92230.c	/^        uint8_t ctrl;$/;"	m	struct:__anon453::__anon454	file:
ctrl	./usb-ohci.c	/^    uint32_t ctrl;$/;"	m	struct:OHCIPort	file:
ctrl	./usb-uhci.c	/^    uint16_t ctrl;$/;"	m	struct:UHCIPort	file:
ctrl	./usb-uhci.c	/^    uint32_t ctrl; \/* see TD_CTRL_xxx *\/$/;"	m	struct:UHCI_TD	file:
ctrl_cur	./usb-ohci.c	/^    uint32_t ctrl_head, ctrl_cur;$/;"	m	struct:__anon462	file:
ctrl_head	./usb-ohci.c	/^    uint32_t ctrl_head, ctrl_cur;$/;"	m	struct:__anon462	file:
ctrl_vq	./virtio-net.c	/^    VirtQueue *ctrl_vq;$/;"	m	struct:VirtIONet	file:
cts	./omap.h	/^    int cts;$/;"	m	struct:I2SCodec
ctz32	./pflash_cfi01.c	/^static int ctz32 (uint32_t n)$/;"	f	file:
ctz32	./pflash_cfi02.c	/^static int ctz32 (uint32_t n)$/;"	f	file:
cu_active	./eepro100.c	/^    cu_active = 2,$/;"	e	enum:__anon238	file:
cu_base	./eepro100.c	/^    uint32_t cu_base;           \/* CU base address *\/$/;"	m	struct:__anon240	file:
cu_hqp_active	./eepro100.c	/^    cu_hqp_active = 3$/;"	e	enum:__anon238	file:
cu_idle	./eepro100.c	/^    cu_idle = 0,$/;"	e	enum:__anon238	file:
cu_lpq_active	./eepro100.c	/^    cu_lpq_active = 2,$/;"	e	enum:__anon238	file:
cu_offset	./eepro100.c	/^    uint32_t cu_offset;         \/* CU address offset *\/$/;"	m	struct:__anon240	file:
cu_state_t	./eepro100.c	/^} cu_state_t;$/;"	t	typeref:enum:__anon238	file:
cu_suspended	./eepro100.c	/^    cu_suspended = 1,$/;"	e	enum:__anon238	file:
cuda_adb_poll	./cuda.c	/^static void cuda_adb_poll(void *opaque)$/;"	f	file:
cuda_init	./cuda.c	/^void cuda_init (int *cuda_mem_index, qemu_irq irq)$/;"	f
cuda_load	./cuda.c	/^static int cuda_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
cuda_load_timer	./cuda.c	/^static void cuda_load_timer(QEMUFile *f, CUDATimer *s)$/;"	f	file:
cuda_mem_index	./macio.c	/^    int cuda_mem_index;$/;"	m	struct:macio_state_t	file:
cuda_read	./cuda.c	/^static CPUReadMemoryFunc *cuda_read[] = {$/;"	v	file:
cuda_readb	./cuda.c	/^static uint32_t cuda_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
cuda_readl	./cuda.c	/^static uint32_t cuda_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
cuda_readw	./cuda.c	/^static uint32_t cuda_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
cuda_receive_packet	./cuda.c	/^static void cuda_receive_packet(CUDAState *s,$/;"	f	file:
cuda_receive_packet_from_host	./cuda.c	/^static void cuda_receive_packet_from_host(CUDAState *s,$/;"	f	file:
cuda_reset	./cuda.c	/^static void cuda_reset(void *opaque)$/;"	f	file:
cuda_save	./cuda.c	/^static void cuda_save(QEMUFile *f, void *opaque)$/;"	f	file:
cuda_save_timer	./cuda.c	/^static void cuda_save_timer(QEMUFile *f, CUDATimer *s)$/;"	f	file:
cuda_send_packet_to_host	./cuda.c	/^static void cuda_send_packet_to_host(CUDAState *s,$/;"	f	file:
cuda_state	./cuda.c	/^static CUDAState cuda_state;$/;"	v	file:
cuda_timer1	./cuda.c	/^static void cuda_timer1(void *opaque)$/;"	f	file:
cuda_timer_update	./cuda.c	/^static void cuda_timer_update(CUDAState *s, CUDATimer *ti,$/;"	f	file:
cuda_update	./cuda.c	/^static void cuda_update(CUDAState *s)$/;"	f	file:
cuda_update_irq	./cuda.c	/^static void cuda_update_irq(CUDAState *s)$/;"	f	file:
cuda_write	./cuda.c	/^static CPUWriteMemoryFunc *cuda_write[] = {$/;"	v	file:
cuda_writeb	./cuda.c	/^static void cuda_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
cuda_writel	./cuda.c	/^static void cuda_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
cuda_writew	./cuda.c	/^static void cuda_writew (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
cur_addr	./ide.c	/^    uint32_t cur_addr;$/;"	m	struct:BMDMAState	file:
cur_chip	./fmopl.c	/^static void *cur_chip = NULL;	\/* current chip point *\/$/;"	v	file:
cur_drive	./ide.c	/^    struct IDEState *cur_drive;$/;"	m	struct:IDEState	typeref:struct:IDEState::IDEState	file:
cur_drv	./fdc.c	/^    uint8_t cur_drv;$/;"	m	struct:fdctrl_t	file:
cur_entry	./fw_cfg.c	/^    uint16_t cur_entry;$/;"	m	struct:_FWCfgState	file:
cur_offset	./fw_cfg.c	/^    uint16_t cur_offset;$/;"	m	struct:_FWCfgState	file:
cur_prd_addr	./ide.c	/^    uint32_t cur_prd_addr;$/;"	m	struct:BMDMAState	file:
cur_prd_last	./ide.c	/^    uint32_t cur_prd_last;$/;"	m	struct:BMDMAState	file:
cur_prd_len	./ide.c	/^    uint32_t cur_prd_len;$/;"	m	struct:BMDMAState	file:
cur_rx	./musicpal.c	/^    uint32_t cur_rx[4];$/;"	m	struct:mv88w8618_eth_state	file:
curpag	./eepro100.c	/^    uint8_t curpag;$/;"	m	struct:__anon240	file:
curpag	./ne2000.c	/^    uint8_t curpag;$/;"	m	struct:NE2000State	file:
currCPlusRxDesc	./rtl8139.c	/^    uint32_t   currCPlusRxDesc;$/;"	m	struct:RTL8139State	file:
currCPlusTxDesc	./rtl8139.c	/^    uint32_t   currCPlusTxDesc;$/;"	m	struct:RTL8139State	file:
currTxDesc	./rtl8139.c	/^    uint32_t   currTxDesc;$/;"	m	struct:RTL8139State	file:
curr_ftl_buffer_entry	./firm_buffer_manager.c	/^void* curr_ftl_buffer_entry;$/;"	v
curr_phy_page_nb	./ftl_inverse_mapping_manager.h	/^	unsigned int curr_phy_page_nb;$/;"	m	struct:empty_block_entry
current	./mac_dbdma.c	/^    dbdma_cmd current;$/;"	m	struct:DBDMA_channel	file:
current	./onenand.c	/^    uint8_t *current;$/;"	m	struct:__anon310	file:
current_addr	./musicpal.c	/^    int current_addr;$/;"	m	struct:i2c_interface	file:
current_c	./etraxfs_dma.c	/^	struct dma_descr_context current_c;$/;"	m	struct:fs_dma_channel	typeref:struct:fs_dma_channel::dma_descr_context	file:
current_cmd	./sd.c	/^    int current_cmd;$/;"	m	struct:SDState	file:
current_d	./etraxfs_dma.c	/^	struct dma_descr_data current_d;$/;"	m	struct:fs_dma_channel	typeref:struct:fs_dma_channel::dma_descr_data	file:
current_dev	./esp.c	/^    SCSIDevice *current_dev;$/;"	m	struct:ESPState	file:
current_dev	./i2c.c	/^    i2c_slave *current_dev;$/;"	m	struct:i2c_bus	file:
current_dev	./lsi53c895a.c	/^    SCSIDevice *current_dev;$/;"	m	struct:__anon281	file:
current_dev	./stellaris.c	/^    int current_dev;$/;"	m	struct:__anon414	file:
current_dma_len	./lsi53c895a.c	/^    uint32_t current_dma_len;$/;"	m	struct:__anon281	file:
current_frame	./omap.h	/^    int current_frame;$/;"	m	struct:omap_dma_lcd_channel_s
current_g	./etraxfs_dma.c	/^	struct dma_descr_group current_g;$/;"	m	struct:fs_dma_channel	typeref:struct:fs_dma_channel::dma_descr_group	file:
current_lun	./lsi53c895a.c	/^    int current_lun;$/;"	m	struct:__anon281	file:
current_mr	./mcf_uart.c	/^    int current_mr;$/;"	m	struct:__anon290	file:
current_pending	./arm_gic.c	/^    int current_pending[NCPU];$/;"	m	struct:gic_state	file:
current_speed	./smbios.h	/^    uint16_t current_speed;$/;"	m	struct:smbios_type_4
current_tag	./lsi53c895a.c	/^    uint32_t current_tag;$/;"	m	struct:__anon281	file:
current_tm	./mc146818rtc.c	/^    struct tm current_tm;$/;"	m	struct:RTCState	typeref:struct:RTCState::tm	file:
current_tm	./omap1.c	/^    struct tm current_tm;$/;"	m	struct:omap_rtc_s	typeref:struct:omap_rtc_s::tm	file:
cursor	./g364fb.c	/^    uint16_t cursor[512];$/;"	m	struct:G364State	file:
cursor	./vmware_vga.c	/^    } cursor;$/;"	m	struct:vmsvga_state_s	typeref:struct:vmsvga_state_s::__anon473	file:
cursor_draw_line	./vga_int.h	/^    void (*cursor_draw_line)(struct VGACommonState *s, uint8_t *d, int y);$/;"	m	struct:VGACommonState
cursor_end	./vga_int.h	/^    uint8_t cursor_start, cursor_end;$/;"	m	struct:VGACommonState
cursor_glyph	./vga.c	/^static const uint8_t cursor_glyph[32 * 4] = {$/;"	v	file:
cursor_invalidate	./vga_int.h	/^    void (*cursor_invalidate)(struct VGACommonState *s);$/;"	m	struct:VGACommonState
cursor_offset	./vga_int.h	/^    uint32_t cursor_offset;$/;"	m	struct:VGACommonState
cursor_palette	./g364fb.c	/^    uint8_t cursor_palette[3][3];$/;"	m	struct:G364State	file:
cursor_position	./g364fb.c	/^    uint32_t cursor_position;$/;"	m	struct:G364State	file:
cursor_start	./vga_int.h	/^    uint8_t cursor_start, cursor_end;$/;"	m	struct:VGACommonState
cycle	./ads7846.c	/^    int cycle;$/;"	m	struct:__anon8	file:
cycle	./cbus.c	/^    } cycle;$/;"	m	struct:__anon192	typeref:enum:__anon192::__anon193	file:
cycle	./ide.c	/^    int cycle;$/;"	m	struct:__anon271	file:
cycle	./max111x.c	/^    int cycle;$/;"	m	struct:__anon282	file:
cycle	./omap1.c	/^    int cycle;$/;"	m	struct:omap_lpg_s	file:
cycle	./onenand.c	/^    int cycle;$/;"	m	struct:__anon310	file:
cylinders	./extboot.c	/^	uint16_t cylinders;$/;"	m	struct:extboot_cmd::__anon249	file:
cylinders	./ide.c	/^    int cylinders, heads, sectors;$/;"	m	struct:IDEState	file:
cylinders	./virtio-blk.h	/^    uint16_t cylinders;$/;"	m	struct:virtio_blk_config
da	./ppc405_uc.c	/^    uint32_t da[4];$/;"	m	struct:ppc405_dma_t	file:
dac	./wm8750.c	/^    int dac;$/;"	m	struct:__anon480	file:
dac1_samplerate	./es1370.c	/^static const unsigned dac1_samplerate[] = { 5512, 11025, 22050, 44100 };$/;"	v	file:
dac_8bit	./vga_int.h	/^    int dac_8bit;$/;"	m	struct:VGACommonState
dac_cache	./vga_int.h	/^    uint8_t dac_cache[3]; \/* used when writing *\/$/;"	m	struct:VGACommonState
dac_hz	./wm8750.c	/^    int adc_hz, dac_hz, ext_adc_hz, ext_dac_hz, master;$/;"	m	struct:__anon481	file:
dac_hz	./wm8750.c	/^    int dac_hz;$/;"	m	struct:__anon480	file:
dac_index	./tcx.c	/^    uint8_t dac_index, dac_state;$/;"	m	struct:TCXState	file:
dac_power	./tsc210x.c	/^    uint16_t dac_power;$/;"	m	struct:__anon450	file:
dac_read_index	./vga_int.h	/^    uint8_t dac_read_index;$/;"	m	struct:VGACommonState
dac_state	./tcx.c	/^    uint8_t dac_index, dac_state;$/;"	m	struct:TCXState	file:
dac_state	./vga_int.h	/^    uint8_t dac_state;$/;"	m	struct:VGACommonState
dac_sub_index	./vga_int.h	/^    uint8_t dac_sub_index;$/;"	m	struct:VGACommonState
dac_voice	./es1370.c	/^    SWVoiceOut *dac_voice[2];$/;"	m	struct:ES1370State	file:
dac_voice	./tsc210x.c	/^    SWVoiceOut *dac_voice[1];$/;"	m	struct:__anon450	file:
dac_voice	./wm8750.c	/^    SWVoiceOut *dac_voice[OUT_PORT_N];$/;"	m	struct:__anon481	file:
dac_write_index	./vga_int.h	/^    uint8_t dac_write_index;$/;"	m	struct:VGACommonState
dack	./dma.c	/^    uint8_t dack;$/;"	m	struct:dma_regs	file:
dar	./openpic.c	/^    uint32_t dar;        \/* Doorbell activate register *\/$/;"	m	struct:openpic_t	file:
dat	./cbus.c	/^    int dat;$/;"	m	struct:__anon192	file:
dat	./devices.h	/^    qemu_irq dat;$/;"	m	struct:__anon208
dat_out	./cbus.c	/^    qemu_irq dat_out;$/;"	m	struct:__anon192	file:
data	./adb.c	/^    uint8_t data[128];$/;"	m	struct:KBDState	file:
data	./blizzard.c	/^        void *data;$/;"	m	struct:__anon18::__anon19	file:
data	./blizzard.c	/^    } data;$/;"	m	struct:__anon18	typeref:struct:__anon18::__anon19	file:
data	./bt-sdp.c	/^        } data;$/;"	m	struct:sdp_def_service_s::sdp_def_attribute_s	typeref:struct:sdp_def_service_s::sdp_def_attribute_s::sdp_def_data_element_s	file:
data	./bt.h	/^    uint8_t	data[0];$/;"	m	struct:__anon177
data	./bt.h	/^    uint8_t	data[0];$/;"	m	struct:__anon183
data	./bt.h	/^    uint8_t	data[0];$/;"	m	struct:__anon184
data	./bt.h	/^    uint8_t	data[0];$/;"	m	struct:__anon190
data	./bt.h	/^    uint8_t	data[240];$/;"	m	struct:__anon120
data	./bt.h	/^    uint8_t	data[240];$/;"	m	struct:__anon121
data	./bt.h	/^    uint8_t	data[240];$/;"	m	struct:__anon176
data	./e1000.c	/^        unsigned char data[0x10000];$/;"	m	struct:E1000State_st::e1000_tx	file:
data	./e1000_hw.h	/^        uint32_t data;$/;"	m	union:e1000_context_desc::__anon229
data	./e1000_hw.h	/^        uint32_t data;$/;"	m	union:e1000_data_desc::__anon231
data	./e1000_hw.h	/^        uint32_t data;$/;"	m	union:e1000_data_desc::__anon233
data	./e1000_hw.h	/^        uint32_t data;$/;"	m	union:e1000_tx_desc::__anon221
data	./e1000_hw.h	/^        uint32_t data;$/;"	m	union:e1000_tx_desc::__anon223
data	./eeprom93xx.c	/^    uint16_t data;$/;"	m	struct:_eeprom_t	file:
data	./escc.c	/^    uint8_t data[SERIO_QUEUE_SIZE];$/;"	m	struct:__anon244	file:
data	./etraxfs_eth.c	/^	unsigned int data;$/;"	m	struct:qemu_mdio	file:
data	./ftl_cache.h	/^	void* data;$/;"	m	struct:cache_idx_entry
data	./ftl_cache.h	/^	void* data;$/;"	m	struct:map_data
data	./fw_cfg.c	/^    uint8_t *data;$/;"	m	struct:_FWCfgEntry	file:
data	./mac_nvram.c	/^    uint8_t *data;$/;"	m	struct:MacIONVRAMState	file:
data	./mcf_fec.c	/^    uint32_t data;$/;"	m	struct:__anon288	file:
data	./mips_malta.c	/^  uint8_t data;$/;"	m	struct:_eeprom24c0x_t	file:
data	./omap2.c	/^    uint16_t data;$/;"	m	struct:omap_eac_s	file:
data	./omap_dss.c	/^        uint32_t data[6];$/;"	m	struct:omap_dss_s::__anon308	file:
data	./onenand.c	/^    uint8_t *data[2][2];$/;"	m	struct:__anon310	file:
data	./pc.c	/^    uint8_t *data;$/;"	m	struct:rom_reset_data	file:
data	./pl061.c	/^    uint8_t data;$/;"	m	struct:__anon336	file:
data	./ps2.c	/^    uint8_t data[PS2_QUEUE_SIZE];$/;"	m	struct:__anon357	file:
data	./pxa2xx.c	/^    uint8_t data;$/;"	m	struct:PXA2xxI2CState	file:
data	./sd.c	/^    uint8_t data[512];$/;"	m	struct:SDState	file:
data	./serial.c	/^    uint8_t data[UART_FIFO_LENGTH];$/;"	m	struct:SerialFIFO	file:
data	./smbios.c	/^    uint8_t data[];$/;"	m	struct:smbios_field	file:
data	./smbios.c	/^    uint8_t data[];$/;"	m	struct:smbios_table	file:
data	./smbus_eeprom.c	/^    uint8_t *data;$/;"	m	struct:SMBusEEPROMDevice	file:
data	./smc91c111.c	/^    uint8_t data[NUM_PACKETS][2048];$/;"	m	struct:__anon395	file:
data	./stellaris.c	/^        uint32_t data[16];$/;"	m	struct:__anon412::__anon413	file:
data	./stellaris_enet.c	/^        uint8_t data[2048];$/;"	m	struct:__anon415::__anon416	file:
data	./syborg_rtc.c	/^    int64_t data;$/;"	m	struct:__anon433	file:
data	./tsc2005.c	/^    uint16_t data, dav;$/;"	m	struct:__anon448	file:
data	./usb-bt.c	/^            uint8_t *data;$/;"	m	struct:USBBtState::usb_hci_in_fifo_s::__anon455	file:
data	./usb-bt.c	/^        uint8_t data[(DFIFO_LEN_MASK + 1) * 2];$/;"	m	struct:USBBtState::usb_hci_in_fifo_s	file:
data	./usb-bt.c	/^        uint8_t data[4096];$/;"	m	struct:USBBtState::usb_hci_out_fifo_s	file:
data	./usb.h	/^    uint8_t *data;$/;"	m	struct:USBPacket
data	./xen_console.c	/^    uint8_t *data;$/;"	m	struct:buffer	file:
data_buf	./smbus.h	/^    uint8_t data_buf[34]; \/* command + len + 32 bytes of data.  *\/$/;"	m	struct:SMBusDevice
data_buf	./usb.h	/^    uint8_t data_buf[1024];$/;"	m	struct:USBDevice
data_dir	./fdc.c	/^    uint8_t data_dir;$/;"	m	struct:fdctrl_t	file:
data_end	./ide.c	/^    uint8_t *data_end;$/;"	m	struct:IDEState	file:
data_in	./cuda.c	/^    uint8_t data_in[128];$/;"	m	struct:CUDAState	file:
data_in	./wm8750.c	/^    uint8_t data_in[4096];$/;"	m	struct:__anon481	file:
data_in_index	./cuda.c	/^    int data_in_index;$/;"	m	struct:CUDAState	file:
data_in_size	./cuda.c	/^    int data_in_size;$/;"	m	struct:CUDAState	file:
data_len	./fdc.c	/^    uint32_t data_len;$/;"	m	struct:fdctrl_t	file:
data_len	./smbus.h	/^    int data_len;$/;"	m	struct:SMBusDevice
data_len	./usb-msd.c	/^    uint32_t data_len;$/;"	m	struct:__anon457	file:
data_len	./usb-msd.c	/^    uint32_t data_len;$/;"	m	struct:usb_msd_cbw	file:
data_len	./virtio-blk.h	/^    uint32_t data_len;$/;"	m	struct:virtio_scsi_inhdr
data_offset	./sd.c	/^    uint32_t data_offset;$/;"	m	struct:SDState	file:
data_on	./pcspk.c	/^    int data_on;$/;"	m	struct:__anon331	file:
data_out	./cuda.c	/^    uint8_t data_out[16];$/;"	m	struct:CUDAState	file:
data_out	./wm8750.c	/^    uint8_t data_out[4096];$/;"	m	struct:__anon481	file:
data_out_index	./cuda.c	/^    int data_out_index;$/;"	m	struct:CUDAState	file:
data_pos	./fdc.c	/^    uint32_t data_pos;$/;"	m	struct:fdctrl_t	file:
data_ptr	./ide.c	/^    uint8_t *data_ptr;$/;"	m	struct:IDEState	file:
data_req	./pxa.h	/^    void (*data_req)(void *, int, int);$/;"	m	struct:PXA2xxI2SState
data_req	./wm8750.c	/^    void (*data_req)(void *, int, int);$/;"	m	struct:__anon481	file:
data_start	./sd.c	/^    uint32_t data_start;$/;"	m	struct:SDState	file:
data_state	./fdc.c	/^    uint8_t data_state;$/;"	m	struct:fdctrl_t	file:
data_type	./bt-hid.c	/^    int data_type;$/;"	m	struct:bt_hid_device_s	file:
data_type	./omap_dma.c	/^    int data_type;$/;"	m	struct:omap_dma_channel_s	file:
data_type_f1	./omap.h	/^    unsigned char data_type_f1;$/;"	m	struct:omap_dma_lcd_channel_s
data_type_f2	./omap.h	/^    unsigned char data_type_f2;$/;"	m	struct:omap_dma_lcd_channel_s
data_width	./smbios.h	/^    uint16_t data_width;$/;"	m	struct:smbios_type_17
datacnt	./pl181.c	/^    uint32_t datacnt;$/;"	m	struct:__anon340	file:
datactrl	./pl181.c	/^    uint32_t datactrl;$/;"	m	struct:__anon340	file:
datain	./bt-hid.c	/^    } dataother, datain, dataout, feature, intrdataout;$/;"	m	struct:bt_hid_device_s	typeref:struct:bt_hid_device_s::__anon23	file:
datain	./usb-hid.c	/^    void (*datain)(void *);$/;"	m	struct:USBHIDState	file:
datain_opaque	./usb-hid.c	/^    void *datain_opaque;$/;"	m	struct:USBHIDState	file:
datalength	./pl181.c	/^    uint32_t datalength;$/;"	m	struct:__anon340	file:
dataother	./bt-hid.c	/^    } dataother, datain, dataout, feature, intrdataout;$/;"	m	struct:bt_hid_device_s	typeref:struct:bt_hid_device_s::__anon23	file:
dataout	./bt-hid.c	/^    } dataother, datain, dataout, feature, intrdataout;$/;"	m	struct:bt_hid_device_s	typeref:struct:bt_hid_device_s::__anon23	file:
datar	./parallel.c	/^    uint8_t datar;$/;"	m	struct:ParallelState	file:
datatimer	./pl181.c	/^    uint32_t datatimer;$/;"	m	struct:__anon340	file:
dataw	./parallel.c	/^    uint8_t dataw;$/;"	m	struct:ParallelState	file:
date	./firmware_abi.h	/^    uint8_t date[4];    \/* date of manufacture *\/$/;"	m	struct:Sun_nvram
dav	./tsc2005.c	/^    uint16_t data, dav;$/;"	m	struct:__anon448	file:
dav	./tsc210x.c	/^    uint16_t command, dav;$/;"	m	struct:__anon450	file:
davint	./tsc210x.c	/^    qemu_irq davint;$/;"	m	struct:__anon450	file:
dbc	./lsi53c895a.c	/^    uint32_t dbc;$/;"	m	struct:__anon281	file:
dbdma_bh	./mac_dbdma.c	/^static QEMUBH *dbdma_bh;$/;"	v	file:
dbdma_cmd	./mac_dbdma.c	/^typedef struct dbdma_cmd {$/;"	s	file:
dbdma_cmd	./mac_dbdma.c	/^} dbdma_cmd;$/;"	t	typeref:struct:dbdma_cmd	file:
dbdma_cmdptr_load	./mac_dbdma.c	/^static void dbdma_cmdptr_load(DBDMA_channel *ch)$/;"	f	file:
dbdma_cmdptr_save	./mac_dbdma.c	/^static void dbdma_cmdptr_save(DBDMA_channel *ch)$/;"	f	file:
dbdma_control_write	./mac_dbdma.c	/^dbdma_control_write(DBDMA_channel *ch)$/;"	f	file:
dbdma_end	./mac_dbdma.c	/^static void dbdma_end(DBDMA_io *io)$/;"	f	file:
dbdma_load	./mac_dbdma.c	/^static int dbdma_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
dbdma_mem_index	./macio.c	/^    int dbdma_mem_index;$/;"	m	struct:macio_state_t	file:
dbdma_read	./mac_dbdma.c	/^static CPUReadMemoryFunc *dbdma_read[] = {$/;"	v	file:
dbdma_readl	./mac_dbdma.c	/^static uint32_t dbdma_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
dbdma_reset	./mac_dbdma.c	/^static void dbdma_reset(void *opaque)$/;"	f	file:
dbdma_save	./mac_dbdma.c	/^static void dbdma_save(QEMUFile *f, void *opaque)$/;"	f	file:
dbdma_write	./mac_dbdma.c	/^static CPUWriteMemoryFunc *dbdma_write[] = {$/;"	v	file:
dbdma_writel	./mac_dbdma.c	/^static void dbdma_writel (void *opaque,$/;"	f	file:
dbms	./lsi53c895a.c	/^    uint32_t dbms;$/;"	m	struct:__anon281	file:
dbnctime	./lm832x.c	/^        uint8_t dbnctime;$/;"	m	struct:__anon274::__anon277	file:
dc0	./stellaris.c	/^    uint32_t dc0;$/;"	m	struct:__anon409	file:
dc1	./stellaris.c	/^    uint32_t dc1;$/;"	m	struct:__anon409	file:
dc2	./stellaris.c	/^    uint32_t dc2;$/;"	m	struct:__anon409	file:
dc3	./stellaris.c	/^    uint32_t dc3;$/;"	m	struct:__anon409	file:
dc4	./stellaris.c	/^    uint32_t dc4;$/;"	m	struct:__anon409	file:
dc_crt_control	./sm501.c	/^    uint32_t dc_crt_control;$/;"	m	struct:SM501State	file:
dc_crt_fb_addr	./sm501.c	/^    uint32_t dc_crt_fb_addr;$/;"	m	struct:SM501State	file:
dc_crt_fb_offset	./sm501.c	/^    uint32_t dc_crt_fb_offset;$/;"	m	struct:SM501State	file:
dc_crt_h_sync	./sm501.c	/^    uint32_t dc_crt_h_sync;$/;"	m	struct:SM501State	file:
dc_crt_h_total	./sm501.c	/^    uint32_t dc_crt_h_total;$/;"	m	struct:SM501State	file:
dc_crt_hwc_addr	./sm501.c	/^    uint32_t dc_crt_hwc_addr;$/;"	m	struct:SM501State	file:
dc_crt_hwc_color_1_2	./sm501.c	/^    uint32_t dc_crt_hwc_color_1_2;$/;"	m	struct:SM501State	file:
dc_crt_hwc_color_3	./sm501.c	/^    uint32_t dc_crt_hwc_color_3;$/;"	m	struct:SM501State	file:
dc_crt_hwc_location	./sm501.c	/^    uint32_t dc_crt_hwc_location;$/;"	m	struct:SM501State	file:
dc_crt_v_sync	./sm501.c	/^    uint32_t dc_crt_v_sync;$/;"	m	struct:SM501State	file:
dc_crt_v_total	./sm501.c	/^    uint32_t dc_crt_v_total;$/;"	m	struct:SM501State	file:
dc_palette	./sm501.c	/^    uint8_t dc_palette[0x400 * 3];$/;"	m	struct:SM501State	file:
dc_panel_br_location	./sm501.c	/^    uint32_t dc_panel_br_location;$/;"	m	struct:SM501State	file:
dc_panel_control	./sm501.c	/^    uint32_t dc_panel_control;$/;"	m	struct:SM501State	file:
dc_panel_fb_addr	./sm501.c	/^    uint32_t dc_panel_fb_addr;$/;"	m	struct:SM501State	file:
dc_panel_fb_height	./sm501.c	/^    uint32_t dc_panel_fb_height;$/;"	m	struct:SM501State	file:
dc_panel_fb_offset	./sm501.c	/^    uint32_t dc_panel_fb_offset;$/;"	m	struct:SM501State	file:
dc_panel_fb_width	./sm501.c	/^    uint32_t dc_panel_fb_width;$/;"	m	struct:SM501State	file:
dc_panel_h_sync	./sm501.c	/^    uint32_t dc_panel_h_sync;$/;"	m	struct:SM501State	file:
dc_panel_h_total	./sm501.c	/^    uint32_t dc_panel_h_total;$/;"	m	struct:SM501State	file:
dc_panel_hwc_addr	./sm501.c	/^    uint32_t dc_panel_hwc_addr;$/;"	m	struct:SM501State	file:
dc_panel_hwc_color_1_2	./sm501.c	/^    uint32_t dc_panel_hwc_color_1_2;$/;"	m	struct:SM501State	file:
dc_panel_hwc_color_3	./sm501.c	/^    uint32_t dc_panel_hwc_color_3;$/;"	m	struct:SM501State	file:
dc_panel_hwc_location	./sm501.c	/^    uint32_t dc_panel_hwc_location;$/;"	m	struct:SM501State	file:
dc_panel_panning_control	./sm501.c	/^    uint32_t dc_panel_panning_control;$/;"	m	struct:SM501State	file:
dc_panel_tl_location	./sm501.c	/^    uint32_t dc_panel_tl_location;$/;"	m	struct:SM501State	file:
dc_panel_v_sync	./sm501.c	/^    uint32_t dc_panel_v_sync;$/;"	m	struct:SM501State	file:
dc_panel_v_total	./sm501.c	/^    uint32_t dc_panel_v_total;$/;"	m	struct:SM501State	file:
dcdc	./twl92230.c	/^    uint8_t dcdc[3];$/;"	m	struct:__anon453	file:
dcfg	./eepro100.c	/^    uint8_t dcfg;$/;"	m	struct:__anon240	file:
dcfg	./ne2000.c	/^    uint8_t dcfg;$/;"	m	struct:NE2000State	file:
dcgc	./stellaris.c	/^    uint32_t dcgc[3];$/;"	m	struct:__anon410	file:
dcid	./bt.h	/^    uint16_t	dcid;$/;"	m	struct:__anon180
dcid	./bt.h	/^    uint16_t	dcid;$/;"	m	struct:__anon182
dcid	./bt.h	/^    uint16_t	dcid;$/;"	m	struct:__anon183
dcid	./bt.h	/^    uint16_t	dcid;$/;"	m	struct:__anon187
dcid	./bt.h	/^    uint16_t	dcid;$/;"	m	struct:__anon188
dcmd	./lsi53c895a.c	/^    uint8_t dcmd;$/;"	m	struct:__anon281	file:
dcntl	./lsi53c895a.c	/^    uint8_t dcntl;$/;"	m	struct:__anon281	file:
dcr_base	./ppc4xx_devs.c	/^    uint32_t dcr_base;$/;"	m	struct:ppcuic_t	file:
dcr_read	./ppc.c	/^    dcr_read_cb dcr_read;$/;"	m	struct:ppc_dcrn_t	file:
dcr_read_cb	./ppc.h	/^typedef target_ulong (*dcr_read_cb)(void *opaque, int dcrn);$/;"	t
dcr_read_crcpc	./ppc405_uc.c	/^static target_ulong dcr_read_crcpc (void *opaque, int dcrn)$/;"	f	file:
dcr_read_dma	./ppc405_uc.c	/^static target_ulong dcr_read_dma (void *opaque, int dcrn)$/;"	f	file:
dcr_read_ebc	./ppc405_uc.c	/^static target_ulong dcr_read_ebc (void *opaque, int dcrn)$/;"	f	file:
dcr_read_epcpc	./ppc405_uc.c	/^static target_ulong dcr_read_epcpc (void *opaque, int dcrn)$/;"	f	file:
dcr_read_mal	./ppc405_uc.c	/^static target_ulong dcr_read_mal (void *opaque, int dcrn)$/;"	f	file:
dcr_read_ocm	./ppc405_uc.c	/^static target_ulong dcr_read_ocm (void *opaque, int dcrn)$/;"	f	file:
dcr_read_plb	./ppc405_uc.c	/^static target_ulong dcr_read_plb (void *opaque, int dcrn)$/;"	f	file:
dcr_read_pob	./ppc405_uc.c	/^static target_ulong dcr_read_pob (void *opaque, int dcrn)$/;"	f	file:
dcr_read_sdram	./ppc4xx_devs.c	/^static target_ulong dcr_read_sdram (void *opaque, int dcrn)$/;"	f	file:
dcr_read_uic	./ppc4xx_devs.c	/^static target_ulong dcr_read_uic (void *opaque, int dcrn)$/;"	f	file:
dcr_write	./ppc.c	/^    dcr_write_cb dcr_write;$/;"	m	struct:ppc_dcrn_t	file:
dcr_write_cb	./ppc.h	/^typedef void (*dcr_write_cb)(void *opaque, int dcrn, target_ulong val);$/;"	t
dcr_write_crcpc	./ppc405_uc.c	/^static void dcr_write_crcpc (void *opaque, int dcrn, target_ulong val)$/;"	f	file:
dcr_write_dma	./ppc405_uc.c	/^static void dcr_write_dma (void *opaque, int dcrn, target_ulong val)$/;"	f	file:
dcr_write_ebc	./ppc405_uc.c	/^static void dcr_write_ebc (void *opaque, int dcrn, target_ulong val)$/;"	f	file:
dcr_write_epcpc	./ppc405_uc.c	/^static void dcr_write_epcpc (void *opaque, int dcrn, target_ulong val)$/;"	f	file:
dcr_write_mal	./ppc405_uc.c	/^static void dcr_write_mal (void *opaque, int dcrn, target_ulong val)$/;"	f	file:
dcr_write_ocm	./ppc405_uc.c	/^static void dcr_write_ocm (void *opaque, int dcrn, target_ulong val)$/;"	f	file:
dcr_write_plb	./ppc405_uc.c	/^static void dcr_write_plb (void *opaque, int dcrn, target_ulong val)$/;"	f	file:
dcr_write_pob	./ppc405_uc.c	/^static void dcr_write_pob (void *opaque, int dcrn, target_ulong val)$/;"	f	file:
dcr_write_sdram	./ppc4xx_devs.c	/^static void dcr_write_sdram (void *opaque, int dcrn, target_ulong val)$/;"	f	file:
dcr_write_uic	./ppc4xx_devs.c	/^static void dcr_write_uic (void *opaque, int dcrn, target_ulong val)$/;"	f	file:
dcrn	./ppc.c	/^    ppc_dcrn_t dcrn[DCRN_NB];$/;"	m	struct:ppc_dcr_t	file:
ddir	./omap_mmc.c	/^    int ddir;$/;"	m	struct:omap_mmc_s	file:
deactivating_bit	./hpet.c	/^static int deactivating_bit(uint64_t old, uint64_t new, uint64_t mask)$/;"	f	file:
deassign_device	./device-assignment.c	/^static void deassign_device(AssignedDevInfo *adev)$/;"	f	file:
debounce	./omap1.c	/^    uint16_t debounce;$/;"	m	struct:omap_mpuio_s	file:
debounce	./omap2.c	/^    uint32_t debounce;$/;"	m	struct:omap2_gpio_s	file:
debounce	./tsc210x.c	/^        int debounce;$/;"	m	struct:__anon450::__anon451	file:
debug	./xen_backend.c	/^static int debug = 0;$/;"	v	file:
debug	./xen_backend.h	/^    int                debug;$/;"	m	struct:XenDevice
debug_flags	./device-assignment.h	/^    uint8_t debug_flags;$/;"	m	struct:__anon206
debug_register_io_memory	./omap.h	/^inline static int debug_register_io_memory($/;"	f
debugflags	./e1000.c	/^static int debugflags = DBGBIT(TXERR) | DBGBIT(GENERAL);$/;"	v	file:
decr_freq	./ppc.c	/^    uint32_t decr_freq;    \/* decrementer frequency           *\/$/;"	m	struct:ppc_tb_t	file:
decr_next	./ppc.c	/^    uint64_t decr_next;    \/* Tick for next decr interrupt    *\/$/;"	m	struct:ppc_tb_t	file:
decr_timer	./ppc.c	/^    struct QEMUTimer *decr_timer;$/;"	m	struct:ppc_tb_t	typeref:struct:ppc_tb_t::QEMUTimer	file:
default_addr	./pl190.c	/^    uint32_t default_addr;$/;"	m	struct:__anon341	file:
default_cpu_model	./sun4m.c	/^    const char * const default_cpu_model;$/;"	m	struct:sun4c_hwdef	file:
default_cpu_model	./sun4m.c	/^    const char * const default_cpu_model;$/;"	m	struct:sun4d_hwdef	file:
default_cpu_model	./sun4m.c	/^    const char * const default_cpu_model;$/;"	m	struct:sun4m_hwdef	file:
default_cpu_model	./sun4u.c	/^    const char * const default_cpu_model;$/;"	m	struct:hwdef	file:
defreg	./e1000.c	/^    defreg(CTRL),	defreg(EECD),	defreg(EERD),	defreg(GPRC),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	/^    defreg(GPTC),	defreg(ICR),	defreg(ICS),	defreg(IMC),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	/^    defreg(IMS),	defreg(LEDCTL),	defreg(MANC),	defreg(MDIC),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	/^    defreg(MPC),	defreg(PBA),	defreg(RCTL),	defreg(RDBAH),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	/^    defreg(RA),		defreg(MTA),	defreg(CRCERRS),defreg(VFTA),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	/^    defreg(RDBAL),	defreg(RDH),	defreg(RDLEN),	defreg(RDT),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	/^    defreg(STATUS),	defreg(SWSM),	defreg(TCTL),	defreg(TDBAH),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	/^    defreg(TDBAL),	defreg(TDH),	defreg(TDLEN),	defreg(TDT),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	/^    defreg(TORH),	defreg(TORL),	defreg(TOTH),	defreg(TOTL),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	/^    defreg(TPR),	defreg(TPT),	defreg(TXDCTL),	defreg(WUFC),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	/^    defreg(VET),$/;"	e	enum:__anon214	file:
defreg	./e1000.c	119;"	d	file:
defval	./qdev.h	/^    void         *defval;$/;"	m	struct:Property
delay	./omap2.c	/^    uint8_t delay;$/;"	m	struct:omap2_gpio_s	file:
delay_variation	./bt.h	/^    uint32_t	delay_variation;	\/* Microseconds *\/$/;"	m	struct:__anon63
delay_variation	./bt.h	/^    uint32_t	delay_variation;$/;"	m	struct:__anon186
delayed_cb	./usb-musb.c	/^    USBCallback *delayed_cb[2];$/;"	m	struct:__anon458	file:
delete_all	./bt.h	/^    uint8_t	delete_all;$/;"	m	struct:__anon83
delete_stored_link_key_cp	./bt.h	/^} __attribute__ ((packed)) delete_stored_link_key_cp;$/;"	t	typeref:struct:__anon83
delete_stored_link_key_rp	./bt.h	/^} __attribute__ ((packed)) delete_stored_link_key_rp;$/;"	t	typeref:struct:__anon84
delta	./ptimer.c	/^    uint64_t delta;$/;"	m	struct:ptimer_state	file:
deltat	./fmopl.h	/^	YM_DELTAT *deltat;			\/* DELTA-T ADPCM       *\/$/;"	m	struct:fm_opl_f
den	./pl061.c	/^    uint8_t den;$/;"	m	struct:__anon336	file:
density_mask	./onenand.c	/^    int density_mask;$/;"	m	struct:__anon310	file:
depth	./g364fb.c	/^    int depth;$/;"	m	struct:G364State	file:
depth	./tcx.c	/^    uint16_t width, height, depth;$/;"	m	struct:TCXState	file:
depth	./vmware_vga.c	/^    int depth;$/;"	m	struct:vmsvga_state_s	file:
depth	./xenfb.c	/^    int               depth;$/;"	m	struct:XenFB	file:
depth_first	./usb-uhci.c	/^static int depth_first(uint32_t link)$/;"	f	file:
desc	./boards.h	/^    const char *desc;$/;"	m	struct:QEMUMachine
desc	./pci.c	/^    const char *desc;$/;"	m	struct:__anon322	file:
desc	./qdev.h	/^    const char *desc;$/;"	m	struct:DeviceInfo
desc	./virtio.c	/^    target_phys_addr_t desc;$/;"	m	struct:VRing	file:
descr	./pxa2xx_dma.c	/^    target_phys_addr_t descr;$/;"	m	struct:__anon365	file:
descriptor	./pxa2xx_lcd.c	/^        target_phys_addr_t descriptor;$/;"	m	struct:PXA2xxLCDState::__anon369	file:
dest	./omap_dma.c	/^        target_phys_addr_t src, dest;$/;"	m	struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
dest	./pl080.c	/^    uint32_t dest;$/;"	m	struct:__anon337	file:
dest	./pxa2xx_dma.c	/^    target_phys_addr_t dest;$/;"	m	struct:__anon365	file:
dest_mode	./apic.c	/^    uint8_t dest_mode;$/;"	m	struct:APICState	file:
dest_width	./pxa2xx_lcd.c	/^    int dest_width;$/;"	m	struct:PXA2xxLCDState	file:
destroy	./scsi-disk.h	/^    void (*destroy)(SCSIDevice *s);$/;"	m	struct:SCSIDevice
destroy_bdrvs	./device-hotplug.c	/^void destroy_bdrvs(dev_match_fn *match_fn, void *arg)$/;"	f
destroy_nic	./device-hotplug.c	/^void destroy_nic(dev_match_fn *match_fn, void *arg)$/;"	f
detach	./pcmcia.h	/^    int (*detach)(void *state);$/;"	m	struct:PCMCIACardState
detect	./twl92230.c	/^    uint8_t detect;$/;"	m	struct:__anon453	file:
dev	./ac97.c	/^    PCIDevice dev;$/;"	m	struct:PCIAC97LinkState	file:
dev	./acpi.c	/^    PCIDevice dev;$/;"	m	struct:PIIX4PMState	file:
dev	./bt-l2cap.c	/^    struct bt_l2cap_device_s *dev;$/;"	m	struct:l2cap_instance_s	typeref:struct:l2cap_instance_s::bt_l2cap_device_s	file:
dev	./cirrus_vga.c	/^    PCIDevice dev;$/;"	m	struct:PCICirrusVGAState	file:
dev	./device-assignment.h	/^    PCIDevice dev;$/;"	m	struct:__anon206
dev	./device-assignment.h	/^    int dev;$/;"	m	struct:AssignedDevInfo
dev	./device-assignment.h	/^    uint8_t bus, dev, func; \/* Bus inside domain, device and function *\/$/;"	m	struct:__anon203
dev	./e1000.c	/^    PCIDevice dev;$/;"	m	struct:E1000State_st	file:
dev	./eepro100.c	/^    PCIDevice dev;$/;"	m	struct:PCIEEPRO100State	file:
dev	./es1370.c	/^    PCIDevice dev;$/;"	m	struct:PCIES1370State	file:
dev	./i2c.c	/^    i2c_slave *dev;$/;"	m	struct:i2c_bus	file:
dev	./ide.c	/^    PCIDevice dev;$/;"	m	struct:PCIIDEState	file:
dev	./ide.c	/^    void *dev;$/;"	m	struct:__anon270	file:
dev	./ne2000.c	/^    PCIDevice dev;$/;"	m	struct:PCINE2000State	file:
dev	./pci.c	/^    PCIDevice dev;$/;"	m	struct:__anon323	file:
dev	./pl050.c	/^    void *dev;$/;"	m	struct:__anon335	file:
dev	./rtl8139.c	/^    PCIDevice dev;$/;"	m	struct:PCIRTL8139State	file:
dev	./scsi-disk.c	/^    SCSIDeviceState *dev;$/;"	m	struct:SCSIRequest	file:
dev	./scsi-generic.c	/^    SCSIDeviceState *dev;$/;"	m	struct:SCSIRequest	file:
dev	./sh_pci.c	/^    PCIDevice *dev;$/;"	m	struct:__anon388	file:
dev	./usb-bt.c	/^    USBDevice dev;$/;"	m	struct:USBBtState	file:
dev	./usb-hid.c	/^    USBDevice dev;$/;"	m	struct:USBHIDState	file:
dev	./usb-hub.c	/^    USBDevice dev;$/;"	m	struct:USBHubState	file:
dev	./usb-msd.c	/^    USBDevice dev;$/;"	m	struct:__anon457	file:
dev	./usb-net.c	/^    USBDevice dev;$/;"	m	struct:USBNetState	file:
dev	./usb-serial.c	/^    USBDevice dev;$/;"	m	struct:__anon464	file:
dev	./usb-uhci.c	/^    PCIDevice dev;$/;"	m	struct:UHCIState	file:
dev	./usb-wacom.c	/^    USBDevice dev;$/;"	m	struct:USBWacomState	file:
dev	./usb.h	/^    USBDevice *dev;$/;"	m	struct:USBPort
dev	./vga.c	/^    PCIDevice dev;$/;"	m	struct:PCIVGAState	file:
dev	./virtio-blk.c	/^    VirtIOBlock *dev;$/;"	m	struct:VirtIOBlockReq	file:
dev	./wdt_i6300esb.c	/^    PCIDevice dev;              \/* PCI device state, must be first field. *\/$/;"	m	struct:I6300State	file:
dev	./xen_backend.h	/^    int                dev;$/;"	m	struct:XenDevice
dev	./xen_disk.c	/^    char                *dev;$/;"	m	struct:XenBlkDev	file:
dev_class	./bt.h	/^    uint8_t	dev_class[3];$/;"	m	struct:__anon139
dev_class	./bt.h	/^    uint8_t	dev_class[3];$/;"	m	struct:__anon141
dev_class	./bt.h	/^    uint8_t	dev_class[3];$/;"	m	struct:__anon170
dev_class	./bt.h	/^    uint8_t	dev_class[3];$/;"	m	struct:__anon171
dev_class	./bt.h	/^    uint8_t	dev_class[3];$/;"	m	struct:__anon176
dev_class	./bt.h	/^    uint8_t	dev_class[3];$/;"	m	struct:__anon97
dev_class	./bt.h	/^    uint8_t	dev_class[3];$/;"	m	struct:__anon98
dev_config	./tusb6010.c	/^    uint32_t dev_config;$/;"	m	struct:TUSBState	file:
dev_reset	./sparc32_dma.c	/^    qemu_irq dev_reset;$/;"	m	struct:DMAState	file:
devaddr	./ppc_mac.h	/^    int devaddr;$/;"	m	struct:ADBDevice
devaddr	./usb.h	/^    uint8_t devaddr;$/;"	m	struct:USBPacket
devconfig	./omap2.c	/^    uint32_t devconfig;$/;"	m	struct:omap_sysctl_s	file:
devctl	./usb-musb.c	/^    uint8_t devctl;$/;"	m	struct:MUSBState	file:
devep	./usb.h	/^    uint8_t devep;$/;"	m	struct:USBPacket
devfn	./pci.h	/^    int devfn;$/;"	m	struct:PCIDevice
devfn_min	./pci.c	/^    int devfn_min;$/;"	m	struct:PCIBus	file:
device	./bt-hci.c	/^    struct bt_device_s device;$/;"	m	struct:bt_hci_s	typeref:struct:bt_hci_s::bt_device_s	file:
device	./bt.h	/^    struct bt_device_s device;$/;"	m	struct:bt_l2cap_device_s	typeref:struct:bt_l2cap_device_s::bt_device_s
device	./eepro100.c	/^    uint32_t device;            \/* device variant *\/$/;"	m	struct:__anon240	file:
device_hot_add_callback	./acpi.c	/^static qemu_system_device_hot_add_t device_hot_add_callback;$/;"	v	file:
device_id	./cirrus_vga.c	/^    int device_id;$/;"	m	struct:CirrusVGAState	file:
device_id	./device-assignment.c	/^    uint16_t device_id;$/;"	m	struct:option_rom_pci_header	file:
device_id	./virtio.h	/^    uint16_t device_id;$/;"	m	struct:VirtIODevice
device_info_list	./qdev.c	/^static DeviceInfo *device_info_list;$/;"	v	file:
device_locator_str	./smbios.h	/^    uint8_t device_locator_str;$/;"	m	struct:smbios_type_17
device_set	./smbios.h	/^    uint8_t device_set;$/;"	m	struct:smbios_type_17
devices	./pci.c	/^    PCIDevice *devices[256];$/;"	m	struct:PCIBus	file:
devices	./ppc_mac.h	/^    ADBDevice devices[MAX_ADB_DEVICES];$/;"	m	struct:ADBBusState
devices	./sh7750.c	/^    sh7750_io_device *devices[NB_DEVICES];	\/* External peripherals *\/$/;"	m	struct:SH7750State	file:
devname	./usb.h	/^    char devname[32];$/;"	m	struct:USBDevice
devreq	./ppc_mac.h	/^    ADBDeviceRequest *devreq;$/;"	m	struct:ADBDevice
devreset	./ppc_mac.h	/^    ADBDeviceReset *devreset;$/;"	m	struct:ADBDevice
devs	./etraxfs_eth.c	/^	struct qemu_phy *devs[32];$/;"	m	struct:qemu_mdio	typeref:struct:qemu_mdio::qemu_phy	file:
devtype	./xen_disk.c	/^    char                *devtype;$/;"	m	struct:XenBlkDev	file:
dexp	./adlib.c	/^    uint64_t dexp[2];$/;"	m	struct:__anon7	file:
dfifo	./lsi53c895a.c	/^    uint8_t dfifo;$/;"	m	struct:__anon281	file:
diag	./eccmemctl.c	/^    uint8_t diag[ECC_DIAG_SIZE];$/;"	m	struct:ECCState	file:
diag	./slavio_misc.c	/^    uint8_t diag, mctrl;$/;"	m	struct:MiscState	file:
did0	./stellaris.c	/^    uint32_t did0;$/;"	m	struct:__anon409	file:
did1	./stellaris.c	/^    uint32_t did1;$/;"	m	struct:__anon409	file:
dien	./lsi53c895a.c	/^    uint8_t dien;$/;"	m	struct:__anon281	file:
diff	./wm8750.c	/^    uint8_t diff[2], pol, ds, monomix[2], alc, mute;$/;"	m	struct:__anon481	file:
dig	./omap_dss.c	/^    } dig, lcd;$/;"	m	struct:omap_dss_s	typeref:struct:omap_dss_s::omap_dss_panel_s	file:
dir	./cbus.c	/^    int dir;$/;"	m	struct:__anon192	file:
dir	./lm832x.c	/^        uint16_t dir;$/;"	m	struct:__anon274::__anon276	file:
dir	./omap1.c	/^    uint16_t dir;$/;"	m	struct:omap_gpio_s	file:
dir	./omap1.c	/^    uint16_t dir;$/;"	m	struct:omap_mpuio_s	file:
dir	./omap2.c	/^    uint32_t dir;$/;"	m	struct:omap2_gpio_s	file:
dir	./pl061.c	/^    uint8_t dir;$/;"	m	struct:__anon336	file:
dir	./pxa2xx_gpio.c	/^    uint32_t dir[PXA2XX_GPIO_BANKS];$/;"	m	struct:PXA2xxGPIOInfo	file:
dir	./twl92230.c	/^    uint8_t dir;$/;"	m	struct:__anon453	file:
dira	./cuda.c	/^    uint8_t dira;   \/* A-side direction (1=output) *\/$/;"	m	struct:CUDAState	file:
dirb	./cuda.c	/^    uint8_t dirb;   \/* B-side direction (1=output) *\/$/;"	m	struct:CUDAState	file:
directcntl	./ppc405_uc.c	/^    uint8_t directcntl;$/;"	m	struct:ppc4xx_i2c_t	file:
direction	./bt.h	/^    uint8_t	direction;$/;"	m	struct:__anon169
direction	./fdc.c	/^    int direction;$/;"	m	struct:__anon266	file:
direction	./max7310.c	/^    uint8_t direction;$/;"	m	struct:__anon283	file:
dis	./etraxfs_dma.c	/^  unsigned                      dis        : 1;$/;"	m	struct:dma_descr_context	file:
dis	./etraxfs_dma.c	/^  unsigned                      dis        : 1;$/;"	m	struct:dma_descr_group	file:
disable_device	./acpi.c	/^static void disable_device(struct pci_status *p, struct gpe_regs *g, int slot)$/;"	f	file:
disable_interrupt	./eepro100.c	/^static void disable_interrupt(EEPRO100State * s)$/;"	f	file:
disable_iommu	./device-assignment.h	/^    int disable_iommu;$/;"	m	struct:AssignedDevInfo
disable_processor	./acpi.c	/^static void disable_processor(struct gpe_regs *g, int cpu)$/;"	f	file:
disabled	./escc.c	/^    int disabled;$/;"	m	struct:ChannelState	file:
disabled	./escc.c	/^    uint32_t disabled;$/;"	m	struct:SerialState	file:
disconnect	./xen_backend.h	/^    void      (*disconnect)(struct XenDevice *xendev);$/;"	m	struct:XenDevOps
disconnect_cp	./bt.h	/^} __attribute__ ((packed)) disconnect_cp;$/;"	t	typeref:struct:__anon33
disk	./fdc.c	/^    fdisk_type_t  disk;$/;"	m	struct:fd_format_t	file:
dispc	./omap_dss.c	/^    } dispc;$/;"	m	struct:omap_dss_s	typeref:struct:omap_dss_s::__anon307	file:
dispctl	./r2d.c	/^    uint16_t dispctl;$/;"	m	struct:__anon375	file:
display	./mips_malta.c	/^    CharDriverState *display;$/;"	m	struct:__anon291	file:
display_text	./mips_malta.c	/^    char display_text[9];$/;"	m	struct:__anon291	file:
divide_conf	./apic.c	/^    uint32_t divide_conf;$/;"	m	struct:APICState	file:
divider	./omap_i2c.c	/^    uint8_t divider;$/;"	m	struct:omap_i2c_s	file:
divider	./serial.c	/^    uint16_t divider;$/;"	m	struct:SerialState	file:
divisor	./omap_clk.c	/^    unsigned int divisor;	\/* Rate relative to input (if .enabled) *\/$/;"	m	struct:clk	file:
dlen	./bt.h	/^    uint16_t	dlen;$/;"	m	struct:hci_acl_hdr
dlen	./bt.h	/^    uint8_t	dlen;$/;"	m	struct:hci_sco_hdr
dlen	./usb-bt.c	/^        int dstart, dlen, dsize, start, len;$/;"	m	struct:USBBtState::usb_hci_in_fifo_s	file:
dma	./cs4231a.c	/^    int dma;$/;"	m	struct:CSState	file:
dma	./cs4231a.c	/^    int dma;$/;"	m	struct:__anon199	file:
dma	./esp.c	/^    uint32_t dma;$/;"	m	struct:ESPState	file:
dma	./gus.c	/^    int dma;$/;"	m	struct:__anon268	file:
dma	./omap.h	/^    struct soc_dma_s *dma;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::soc_dma_s
dma	./omap_dma.c	/^    struct soc_dma_ch_s *dma;$/;"	m	struct:omap_dma_channel_s	typeref:struct:omap_dma_channel_s::soc_dma_ch_s	file:
dma	./omap_dma.c	/^    struct soc_dma_s *dma;$/;"	m	struct:omap_dma_s	typeref:struct:omap_dma_s::soc_dma_s	file:
dma	./omap_i2c.c	/^    uint16_t dma;$/;"	m	struct:omap_i2c_s	file:
dma	./omap_lcdc.c	/^    struct omap_dma_lcd_channel_s *dma;$/;"	m	struct:omap_lcd_panel_s	typeref:struct:omap_lcd_panel_s::omap_dma_lcd_channel_s	file:
dma	./omap_mmc.c	/^    qemu_irq *dma;$/;"	m	struct:omap_mmc_s	file:
dma	./pxa.h	/^    PXA2xxDMAState *dma;$/;"	m	struct:PXA2xxI2SState
dma	./pxa.h	/^    PXA2xxDMAState *dma;$/;"	m	struct:__anon361
dma	./pxa2xx.c	/^    PXA2xxDMAState *dma;$/;"	m	struct:PXA2xxFIrState	file:
dma	./pxa2xx_mmci.c	/^    void *dma;$/;"	m	struct:PXA2xxMMCIState	file:
dma	./sb16.c	/^    int dma;$/;"	m	struct:SB16State	file:
dma	./sb16.c	/^    int dma;$/;"	m	struct:__anon379	file:
dma	./soc_dma.h	/^    struct soc_dma_s *dma;$/;"	m	struct:soc_dma_ch_s	typeref:struct:soc_dma_ch_s::soc_dma_s
dma_auto	./sb16.c	/^    int dma_auto;$/;"	m	struct:SB16State	file:
dma_base	./sun4m.c	/^    target_phys_addr_t idreg_base, dma_base, esp_base, le_base;$/;"	m	struct:sun4c_hwdef	file:
dma_base	./sun4m.c	/^    target_phys_addr_t idreg_base, dma_base, esp_base, le_base;$/;"	m	struct:sun4m_hwdef	file:
dma_bh	./dma.c	/^static QEMUBH *dma_bh;$/;"	v	file:
dma_buf	./lsi53c895a.c	/^    uint8_t *dma_buf;$/;"	m	struct:__anon281	file:
dma_buf_commit	./ide.c	/^static void dma_buf_commit(IDEState *s, int is_write)$/;"	f	file:
dma_buf_prepare	./ide.c	/^static int dma_buf_prepare(BMDMAState *bm, int is_write)$/;"	f	file:
dma_buf_rw	./ide.c	/^static int dma_buf_rw(BMDMAState *bm, int is_write)$/;"	f	file:
dma_cb	./ide.c	/^    BlockDriverCompletionFunc *dma_cb;$/;"	m	struct:BMDMAState	file:
dma_ch	./pxa2xx_lcd.c	/^    } dma_ch[7];$/;"	m	struct:PXA2xxLCDState	typeref:struct:PXA2xxLCDState::__anon369	file:
dma_ch_state	./etraxfs_dma.c	/^enum dma_ch_state$/;"	g	file:
dma_chann	./fdc.c	/^    int dma_chann;$/;"	m	struct:fdctrl_t	file:
dma_ck	./omap_clk.c	/^static struct clk dma_ck = {$/;"	v	typeref:struct:clk	file:
dma_cmd	./sb16.c	/^static void dma_cmd (SB16State *s, uint8_t cmd, uint8_t d0, int dma_len)$/;"	f	file:
dma_cmd8	./sb16.c	/^static void dma_cmd8 (SB16State *s, int mask, int dma_len)$/;"	f	file:
dma_config	./tusb6010.c	/^    uint32_t dma_config;$/;"	m	struct:TUSBState	file:
dma_cont	./dma.c	/^static struct dma_cont {$/;"	s	file:
dma_controllers	./dma.c	/^} dma_controllers[2];$/;"	v	typeref:struct:dma_cont	file:
dma_counter	./esp.c	/^    uint32_t dma_counter;$/;"	m	struct:ESPState	file:
dma_descr_context	./etraxfs_dma.c	/^typedef struct dma_descr_context {$/;"	s	file:
dma_descr_context	./etraxfs_dma.c	/^} dma_descr_context;$/;"	t	typeref:struct:dma_descr_context	file:
dma_descr_data	./etraxfs_dma.c	/^typedef struct dma_descr_data {$/;"	s	file:
dma_descr_data	./etraxfs_dma.c	/^} dma_descr_data;$/;"	t	typeref:struct:dma_descr_data	file:
dma_descr_group	./etraxfs_dma.c	/^typedef struct dma_descr_group {$/;"	s	file:
dma_descr_group	./etraxfs_dma.c	/^} dma_descr_group;$/;"	t	typeref:struct:dma_descr_group	file:
dma_dummy_read	./mips_jazz.c	/^static CPUReadMemoryFunc *dma_dummy_read[3] = {$/;"	v	file:
dma_dummy_write	./mips_jazz.c	/^static CPUWriteMemoryFunc *dma_dummy_write[3] = {$/;"	v	file:
dma_dummy_writeb	./mips_jazz.c	/^static void dma_dummy_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
dma_end	./mac_dbdma.h	/^    DBDMA_end dma_end;$/;"	m	struct:DBDMA_io
dma_in	./etraxfs_eth.c	/^	struct etraxfs_dma_client *dma_in;$/;"	m	struct:fs_eth	typeref:struct:fs_eth::etraxfs_dma_client	file:
dma_init2	./dma.c	/^static void dma_init2(struct dma_cont *d, int base, int dshift,$/;"	f	file:
dma_intr	./tusb6010.c	/^    uint32_t dma_intr;$/;"	m	struct:TUSBState	file:
dma_irq_map	./omap.h	/^struct dma_irq_map {$/;"	s
dma_lcdfree_ck	./omap_clk.c	/^static struct clk dma_lcdfree_ck = {$/;"	v	typeref:struct:clk	file:
dma_left	./esp.c	/^    uint32_t dma_left;$/;"	m	struct:ESPState	file:
dma_load	./dma.c	/^static int dma_load (QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
dma_load	./sparc32_dma.c	/^static int dma_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
dma_map	./tusb6010.c	/^    uint32_t dma_map;$/;"	m	struct:TUSBState	file:
dma_mask	./tusb6010.c	/^    uint32_t dma_mask;$/;"	m	struct:TUSBState	file:
dma_mem_read	./sparc32_dma.c	/^static CPUReadMemoryFunc *dma_mem_read[3] = {$/;"	v	file:
dma_mem_readl	./sparc32_dma.c	/^static uint32_t dma_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
dma_mem_write	./sparc32_dma.c	/^static CPUWriteMemoryFunc *dma_mem_write[3] = {$/;"	v	file:
dma_mem_writel	./sparc32_dma.c	/^static void dma_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
dma_memory_read	./esp.c	/^    espdma_memory_read_write dma_memory_read;$/;"	m	struct:ESPState	file:
dma_memory_write	./esp.c	/^    espdma_memory_read_write dma_memory_write;$/;"	m	struct:ESPState	file:
dma_opaque	./esp.c	/^    void *dma_opaque;$/;"	m	struct:ESPState	file:
dma_opaque	./pcnet.c	/^    void *dma_opaque;$/;"	m	struct:PCNetState_st	file:
dma_out	./etraxfs_eth.c	/^	struct etraxfs_dma_client *dma_out;$/;"	m	struct:fs_eth	typeref:struct:fs_eth::etraxfs_dma_client	file:
dma_pagetable_entry	./rc4030.c	/^typedef struct dma_pagetable_entry {$/;"	s	file:
dma_pagetable_entry	./rc4030.c	/^} __attribute__((packed)) dma_pagetable_entry;$/;"	t	typeref:struct:dma_pagetable_entry	file:
dma_phony_handler	./dma.c	/^static int dma_phony_handler (void *opaque, int nchan, int dma_pos, int dma_len)$/;"	f	file:
dma_read	./etraxfs_dma.c	/^static CPUReadMemoryFunc *dma_read[] = {$/;"	v	file:
dma_readl	./etraxfs_dma.c	/^dma_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
dma_regs	./dma.c	/^struct dma_regs {$/;"	s	file:
dma_regs	./rc4030.c	/^    uint32_t dma_regs[8][4];$/;"	m	struct:rc4030State	file:
dma_reset	./dma.c	/^static void dma_reset(void *opaque)$/;"	f	file:
dma_reset	./sparc32_dma.c	/^static void dma_reset(void *opaque)$/;"	f	file:
dma_rinvalid	./etraxfs_dma.c	/^static uint32_t dma_rinvalid (void *opaque, target_phys_addr_t addr)$/;"	f	file:
dma_running	./cs4231a.c	/^    int dma_running;$/;"	m	struct:CSState	file:
dma_running	./sb16.c	/^    int dma_running;$/;"	m	struct:SB16State	file:
dma_rx_ptr	./syborg_serial.c	/^    uint32_t dma_rx_ptr;$/;"	m	struct:__anon435	file:
dma_rx_size	./syborg_serial.c	/^    uint32_t dma_rx_size;$/;"	m	struct:__anon435	file:
dma_rx_start	./syborg_serial.c	/^static void dma_rx_start(SyborgSerialState *s, uint32_t len)$/;"	f	file:
dma_s	./soc_dma.c	/^struct dma_s {$/;"	s	file:
dma_save	./dma.c	/^static void dma_save (QEMUFile *f, void *opaque)$/;"	f	file:
dma_save	./sparc32_dma.c	/^static void dma_save(QEMUFile *f, void *opaque)$/;"	f	file:
dma_set_irq	./sparc32_dma.c	/^static void dma_set_irq(void *opaque, int irq, int level)$/;"	f	file:
dma_tl_base	./rc4030.c	/^    uint32_t dma_tl_base; \/* 0x0018: DMA transl. table base *\/$/;"	m	struct:rc4030State	file:
dma_tl_limit	./rc4030.c	/^    uint32_t dma_tl_limit; \/* 0x0020: DMA transl. table limit *\/$/;"	m	struct:rc4030State	file:
dma_tx_ptr	./syborg_serial.c	/^    uint32_t dma_tx_ptr;$/;"	m	struct:__anon435	file:
dma_update_state	./etraxfs_dma.c	/^dma_update_state(struct fs_dma_ctrl *ctrl, int c)$/;"	f	file:
dma_winvalid	./etraxfs_dma.c	/^dma_winvalid (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
dma_write	./etraxfs_dma.c	/^static CPUWriteMemoryFunc *dma_write[] = {$/;"	v	file:
dma_writel	./etraxfs_dma.c	/^dma_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
dmacr	./pl011.c	/^    uint32_t dmacr;$/;"	m	struct:__anon332	file:
dmaregs	./sparc32_dma.c	/^    uint32_t dmaregs[DMA_REGS];$/;"	m	struct:DMAState	file:
dmask16	./vga.c	/^static const uint32_t dmask16[16] = {$/;"	v	file:
dmask4	./vga.c	/^static const uint32_t dmask4[4] = {$/;"	v	file:
dmode	./lsi53c895a.c	/^    uint8_t dmode;$/;"	m	struct:__anon281	file:
dmr	./openpic.c	/^	uint32_t dmr;    \/* Doorbell messaging register *\/$/;"	m	struct:openpic_t::__anon318	file:
dnad	./lsi53c895a.c	/^    uint32_t dnad;$/;"	m	struct:__anon281	file:
dnad64	./lsi53c895a.c	/^    uint32_t dnad64;$/;"	m	struct:__anon281	file:
do_cmd	./esp.c	/^    uint32_t do_cmd;$/;"	m	struct:ESPState	file:
do_cmd	./esp.c	/^static void do_cmd(ESPState *s, uint8_t *buf)$/;"	f	file:
do_command	./dp8393x.c	/^static void do_command(dp8393xState *s, uint16_t command)$/;"	f	file:
do_dma_tx	./syborg_serial.c	/^static void do_dma_tx(SyborgSerialState *s, uint32_t count)$/;"	f	file:
do_halt_transmission	./dp8393x.c	/^static void do_halt_transmission(dp8393xState *s)$/;"	f	file:
do_info_qtree	./qdev.c	/^void do_info_qtree(Monitor *mon)$/;"	f
do_load_cam	./dp8393x.c	/^static void do_load_cam(dp8393xState *s)$/;"	f	file:
do_pci_register_device	./pci.c	/^static PCIDevice *do_pci_register_device(PCIDevice *pci_dev, PCIBus *bus,$/;"	f	file:
do_read_rra	./dp8393x.c	/^static void do_read_rra(dp8393xState *s)$/;"	f	file:
do_receiver_disable	./dp8393x.c	/^static void do_receiver_disable(dp8393xState *s)$/;"	f	file:
do_receiver_enable	./dp8393x.c	/^static void do_receiver_enable(dp8393xState *s)$/;"	f	file:
do_resize	./xenfb.c	/^    int               do_resize;$/;"	m	struct:XenFB	file:
do_software_reset	./dp8393x.c	/^static void do_software_reset(dp8393xState *s)$/;"	f	file:
do_start_timer	./dp8393x.c	/^static void do_start_timer(dp8393xState *s)$/;"	f	file:
do_stop_timer	./dp8393x.c	/^static void do_stop_timer(dp8393xState *s)$/;"	f	file:
do_swappal	./alpha_palcode.c	/^static void do_swappal (CPUState *env, uint64_t palid)$/;"	f	file:
do_token_in	./usb.c	/^static int do_token_in(USBDevice *s, USBPacket *p)$/;"	f	file:
do_token_out	./usb.c	/^static int do_token_out(USBDevice *s, USBPacket *p)$/;"	f	file:
do_token_setup	./usb.c	/^static int do_token_setup(USBDevice *s, USBPacket *p)$/;"	f	file:
do_transmit_packets	./dp8393x.c	/^static void do_transmit_packets(dp8393xState *s)$/;"	f	file:
do_virtio_net_can_receive	./virtio-net.c	/^static int do_virtio_net_can_receive(VirtIONet *n, int bufsize)$/;"	f	file:
dolog	./ac97.c	173;"	d	file:
dolog	./ac97.c	175;"	d	file:
dolog	./adlib.c	38;"	d	file:
dolog	./cs4231a.c	50;"	d	file:
dolog	./cs4231a.c	52;"	d	file:
dolog	./dma.c	29;"	d	file:
dolog	./es1370.c	249;"	d	file:
dolog	./es1370.c	251;"	d	file:
dolog	./gus.c	31;"	d	file:
dolog	./sb16.c	30;"	d	file:
dom	./xen_backend.h	/^    int                dom;$/;"	m	struct:XenDevice
domids	./xen_disk.c	/^    uint32_t            domids[BLKIF_MAX_SEGMENTS_PER_REQUEST];$/;"	m	struct:ioreq	file:
done	./usb-ohci.c	/^    uint32_t done;$/;"	m	struct:__anon462	file:
done	./usb-ohci.c	/^    uint32_t done;$/;"	m	struct:ohci_hcca	file:
done	./usb-uhci.c	/^    uint8_t   done;$/;"	m	struct:UHCIAsync	file:
done_count	./usb-ohci.c	/^    int done_count;$/;"	m	struct:__anon462	file:
doorbells	./openpic.c	/^    } doorbells[MAX_DBL];$/;"	m	struct:openpic_t	typeref:struct:openpic_t::__anon318	file:
dor	./fdc.c	/^    uint8_t dor;$/;"	m	struct:fdctrl_t	file:
double_index	./omap.h	/^    double_index,$/;"	e	enum:__anon296
double_scan	./vga_int.h	/^    uint8_t double_scan;$/;"	m	struct:VGACommonState
down	./acpi.c	/^    uint32_t down;$/;"	m	struct:pci_status	file:
down	./etraxfs_dma.c	/^  }                             down;$/;"	m	struct:dma_descr_group	typeref:union:dma_descr_group::__anon245	file:
down	./tsc210x.c	/^        uint16_t down;$/;"	m	struct:__anon450::__anon451	file:
dp83932_init	./dp8393x.c	/^void dp83932_init(NICInfo *nd, target_phys_addr_t base, int it_shift,$/;"	f
dp8393xState	./dp8393x.c	/^typedef struct dp8393xState {$/;"	s	file:
dp8393xState	./dp8393x.c	/^} dp8393xState;$/;"	t	typeref:struct:dp8393xState	file:
dp8393x_read	./dp8393x.c	/^static CPUReadMemoryFunc *dp8393x_read[3] = {$/;"	v	file:
dp8393x_readb	./dp8393x.c	/^static uint32_t dp8393x_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
dp8393x_readl	./dp8393x.c	/^static uint32_t dp8393x_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
dp8393x_readw	./dp8393x.c	/^static uint32_t dp8393x_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
dp8393x_update_irq	./dp8393x.c	/^static void dp8393x_update_irq(dp8393xState *s)$/;"	f	file:
dp8393x_watchdog	./dp8393x.c	/^static void dp8393x_watchdog(void *opaque)$/;"	f	file:
dp8393x_write	./dp8393x.c	/^static CPUWriteMemoryFunc *dp8393x_write[3] = {$/;"	v	file:
dp8393x_writeb	./dp8393x.c	/^static void dp8393x_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
dp8393x_writel	./dp8393x.c	/^static void dp8393x_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
dp8393x_writew	./dp8393x.c	/^static void dp8393x_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
dpll	./omap.h	/^        omap_clk dpll;$/;"	m	struct:omap_mpu_state_s::dpll_ctl_s
dpll	./omap.h	/^    } dpll[3];$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::dpll_ctl_s
dpll1	./omap_clk.c	/^static struct clk dpll1 = {$/;"	v	typeref:struct:clk	file:
dpll1_mode	./omap.h	/^        int dpll1_mode;$/;"	m	struct:omap_mpu_state_s::__anon299
dpll2	./omap_clk.c	/^static struct clk dpll2 = {$/;"	v	typeref:struct:clk	file:
dpll3	./omap_clk.c	/^static struct clk dpll3 = {$/;"	v	typeref:struct:clk	file:
dpll4	./omap_clk.c	/^static struct clk dpll4 = {$/;"	v	typeref:struct:clk	file:
dpll_ck	./omap_clk.c	/^static struct clk dpll_ck = {$/;"	v	typeref:struct:clk	file:
dpll_ctl_s	./omap.h	/^    struct dpll_ctl_s {$/;"	s	struct:omap_mpu_state_s
dpll_lock	./omap2.c	/^    int dpll_lock, apll_lock[2];$/;"	m	struct:omap_prcm_s	file:
dpll_x2_ck	./omap_clk.c	/^static struct clk dpll_x2_ck = {$/;"	v	typeref:struct:clk	file:
dprintf	./gt64xxx.c	36;"	d	file:
dprintf	./gt64xxx.c	38;"	d	file:
dprintf	./hpet.c	35;"	d	file:
dprintf	./hpet.c	37;"	d	file:
dprintf	./usb-ohci.c	44;"	d	file:
dprintf	./usb-ohci.c	46;"	d	file:
dprintf	./usb-uhci.c	73;"	d	file:
dprintf	./usb-uhci.c	86;"	d	file:
dr	./sh_serial.c	/^    uint8_t dr; \/* ftdr \/ tdr *\/$/;"	m	struct:__anon390	file:
dr2r	./pl061.c	/^    uint8_t dr2r;$/;"	m	struct:__anon336	file:
dr4r	./pl061.c	/^    uint8_t dr4r;$/;"	m	struct:__anon336	file:
dr8r	./pl061.c	/^    uint8_t dr8r;$/;"	m	struct:__anon336	file:
dram_control	./sm501.c	/^    uint32_t dram_control;$/;"	m	struct:SM501State	file:
draw_horizontal_line	./jazz_led.c	/^static void draw_horizontal_line(DisplayState *ds, int posy, int posx1, int posx2, uint32_t color)$/;"	f	file:
draw_line16_funcs	./sm501.c	/^static draw_line_func * draw_line16_funcs[] = {$/;"	v	file:
draw_line32_funcs	./sm501.c	/^static draw_line_func * draw_line32_funcs[] = {$/;"	v	file:
draw_line8_funcs	./sm501.c	/^static draw_line_func * draw_line8_funcs[] = {$/;"	v	file:
draw_line_func	./omap_lcdc.c	71;"	d	file:
draw_line_func	./sm501.c	/^typedef void draw_line_func(uint8_t *d, const uint8_t *s,$/;"	t	file:
draw_line_table12	./omap_lcdc.c	/^}, draw_line_table12[33] = {$/;"	v	file:
draw_line_table16	./omap_lcdc.c	/^}, draw_line_table16[33] = {$/;"	v	file:
draw_line_table2	./omap_lcdc.c	/^static draw_line_func draw_line_table2[33] = {$/;"	v	file:
draw_line_table4	./omap_lcdc.c	/^}, draw_line_table4[33] = {$/;"	v	file:
draw_line_table8	./omap_lcdc.c	/^}, draw_line_table8[33] = {$/;"	v	file:
draw_vertical_line	./jazz_led.c	/^static void draw_vertical_line(DisplayState *ds, int posx, int posy1, int posy2, uint32_t color)$/;"	f	file:
drawfn	./framebuffer.h	/^typedef void (*drawfn)(void *, uint8_t *, const uint8_t *, int, int);$/;"	t
dregs	./cs4231.c	/^    uint8_t dregs[CS_DREGS];$/;"	m	struct:CSState	file:
dregs	./cs4231a.c	/^    uint8_t dregs[CS_DREGS];$/;"	m	struct:CSState	file:
drive	./etraxfs_eth.c	/^	unsigned int drive;$/;"	m	struct:qemu_mdio	file:
drive	./fdc.c	/^    fdrive_type_t drive;$/;"	m	struct:fd_format_t	file:
drive	./fdc.c	/^    fdrive_type_t drive;$/;"	m	struct:fdrive_t	file:
drive_hot_add	./pci-hotplug.c	/^void drive_hot_add(Monitor *mon, const char *pci_addr, const char *opts)$/;"	f
drive_serial	./ide.c	/^    int drive_serial;$/;"	m	struct:IDEState	file:
drive_serial_str	./ide.c	/^    char drive_serial_str[21];$/;"	m	struct:IDEState	file:
drive_serial_str	./scsi-disk.c	/^    char drive_serial_str[21];$/;"	m	struct:SCSIDeviceState	file:
driver	./qdev.h	/^    const char *driver;$/;"	m	struct:CompatProperty
driver_status	./scsi-generic.c	/^    int driver_status;$/;"	m	struct:SCSIDeviceState	file:
drives	./fdc.c	/^    fdrive_t drives[MAX_FD];$/;"	m	struct:fdctrl_t	file:
drq	./omap.h	/^    qemu_irq *drq;$/;"	m	struct:omap_mpu_state_s
drq	./omap_dss.c	/^    qemu_irq drq;$/;"	m	struct:omap_dss_s	file:
drq	./omap_i2c.c	/^    qemu_irq drq[2];$/;"	m	struct:omap_i2c_s	file:
drq	./soc_dma.h	/^    qemu_irq *drq;$/;"	m	struct:soc_dma_s
drqbmp	./soc_dma.h	/^    uint64_t drqbmp;	\/* Is zeroed by soc_dma_reset() *\/$/;"	m	struct:soc_dma_s
drs	./lsi53c895a.c	/^    uint32_t drs;$/;"	m	struct:__anon281	file:
drv0	./fdc.c	/^static inline fdrive_t *drv0 (fdctrl_t *fdctrl)$/;"	f	file:
drv1	./fdc.c	/^static inline fdrive_t *drv1 (fdctrl_t *fdctrl)$/;"	f	file:
drv2	./fdc.c	/^static inline fdrive_t *drv2 (fdctrl_t *fdctrl)$/;"	f	file:
drv3	./fdc.c	/^static inline fdrive_t *drv3 (fdctrl_t *fdctrl)$/;"	f	file:
ds	./g364fb.c	/^    DisplayState *ds;$/;"	m	struct:G364State	file:
ds	./jazz_led.c	/^    DisplayState *ds;$/;"	m	struct:LedState	file:
ds	./musicpal.c	/^    DisplayState *ds;$/;"	m	struct:musicpal_lcd_state	file:
ds	./pl110.c	/^    DisplayState *ds;$/;"	m	struct:__anon339	file:
ds	./pxa2xx_lcd.c	/^    DisplayState *ds;$/;"	m	struct:PXA2xxLCDState	file:
ds	./sm501.c	/^    DisplayState *ds;$/;"	m	struct:SM501State	file:
ds	./ssd0303.c	/^    DisplayState *ds;$/;"	m	struct:__anon404	file:
ds	./ssd0323.c	/^    DisplayState *ds;$/;"	m	struct:__anon405	file:
ds	./syborg_fb.c	/^    DisplayState *ds;$/;"	m	struct:__anon422	file:
ds	./tc6393xb.c	/^    DisplayState *ds;$/;"	m	struct:TC6393xbState	file:
ds	./tcx.c	/^    DisplayState *ds;$/;"	m	struct:TCXState	file:
ds	./vga_int.h	/^    DisplayState *ds;$/;"	m	struct:VGACommonState
ds	./vmware_vga.c	/^    DisplayState *ds;$/;"	m	struct:vmsvga_state_s	file:
ds	./wm8750.c	/^    uint8_t diff[2], pol, ds, monomix[2], alc, mute;$/;"	m	struct:__anon481	file:
ds	./xenfb.c	/^    DisplayState      *ds;$/;"	m	struct:common	file:
ds1225y_init	./ds1225y.c	/^void *ds1225y_init(target_phys_addr_t mem_base, const char *filename)$/;"	f
ds1225y_t	./ds1225y.c	/^typedef struct ds1225y_t$/;"	s	file:
ds1225y_t	./ds1225y.c	/^} ds1225y_t;$/;"	t	typeref:struct:ds1225y_t	file:
dsa	./lsi53c895a.c	/^    uint32_t dsa;$/;"	m	struct:__anon281	file:
dsacntl	./ppc405_uc.c	/^    uint32_t dsacntl;$/;"	m	struct:ppc405_ocm_t	file:
dsarc	./ppc405_uc.c	/^    uint32_t dsarc;$/;"	m	struct:ppc405_ocm_t	file:
dscm1xxxx_attach	./ide.c	/^static int dscm1xxxx_attach(void *opaque)$/;"	f	file:
dscm1xxxx_cis	./ide.c	/^static const uint8_t dscm1xxxx_cis[0x14a] = {$/;"	v	file:
dscm1xxxx_detach	./ide.c	/^static int dscm1xxxx_detach(void *opaque)$/;"	f	file:
dscm1xxxx_init	./ide.c	/^PCMCIACardState *dscm1xxxx_init(BlockDriverState *bdrv)$/;"	f
dshift	./dma.c	/^    int dshift;$/;"	m	struct:dma_cont	file:
dsize	./usb-bt.c	/^        int dstart, dlen, dsize, start, len;$/;"	m	struct:USBBtState::usb_hci_in_fifo_s	file:
dsor	./tsc210x.c	/^    int dsor;$/;"	m	struct:__anon452	file:
dsp	./lsi53c895a.c	/^    uint32_t dsp;$/;"	m	struct:__anon281	file:
dsp_ck	./omap_clk.c	/^static struct clk dsp_ck = {$/;"	v	typeref:struct:clk	file:
dsp_get_data	./sb16.c	/^static inline uint8_t dsp_get_data (SB16State *s)$/;"	f	file:
dsp_get_hilo	./sb16.c	/^static uint16_t dsp_get_hilo (SB16State *s)$/;"	f	file:
dsp_get_lohi	./sb16.c	/^static uint16_t dsp_get_lohi (SB16State *s)$/;"	f	file:
dsp_idlect1	./omap.h	/^        uint16_t dsp_idlect1;$/;"	m	struct:omap_mpu_state_s::__anon299
dsp_idlect2	./omap.h	/^        uint16_t dsp_idlect2;$/;"	m	struct:omap_mpu_state_s::__anon299
dsp_out_data	./sb16.c	/^static inline void dsp_out_data (SB16State *s, uint8_t val)$/;"	f	file:
dsp_rstct2	./omap.h	/^        uint16_t dsp_rstct2;$/;"	m	struct:omap_mpu_state_s::__anon299
dspmmu_ck	./omap_clk.c	/^static struct clk dspmmu_ck = {$/;"	v	typeref:struct:clk	file:
dspper_ck	./omap_clk.c	/^static struct clk dspper_ck = {$/;"	v	typeref:struct:clk	file:
dsps	./lsi53c895a.c	/^    uint32_t dsps;$/;"	m	struct:__anon281	file:
dsptim_ck	./omap_clk.c	/^static struct clk dsptim_ck = {$/;"	v	typeref:struct:clk	file:
dspxor_ck	./omap_clk.c	/^static struct clk dspxor_ck = {$/;"	v	typeref:struct:clk	file:
dsr	./fdc.c	/^    uint8_t dsr;$/;"	m	struct:fdctrl_t	file:
dss	./omap.h	/^    struct omap_dss_s *dss;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_dss_s
dss_54m_clk	./omap_clk.c	/^static struct clk dss_54m_clk = {$/;"	v	typeref:struct:clk	file:
dss_clk	./omap_clk.c	/^static struct clk dss_clk[2] = {$/;"	v	typeref:struct:clk	file:
dss_l3_iclk	./omap_clk.c	/^static struct clk dss_l3_iclk = {$/;"	v	typeref:struct:clk	file:
dss_l4_iclk	./omap_clk.c	/^static struct clk dss_l4_iclk = {$/;"	v	typeref:struct:clk	file:
dst	./omap.h	/^    unsigned char dst;$/;"	m	struct:omap_dma_lcd_channel_s
dst	./openpic.c	/^    IRQ_dst_t dst[MAX_CPU];$/;"	m	struct:openpic_t	file:
dstart	./usb-bt.c	/^        int dstart, dlen, dsize, start, len;$/;"	m	struct:USBBtState::usb_hci_in_fifo_s	file:
dstat	./lsi53c895a.c	/^    uint8_t dstat;$/;"	m	struct:__anon281	file:
dto	./omap_mmc.c	/^    uint16_t dto;$/;"	m	struct:omap_mmc_s	file:
dual	./omap.h	/^    int dual;$/;"	m	struct:omap_dma_lcd_channel_s
dummy	./xen_blkif.h	/^	char dummy;$/;"	m	struct:blkif_common_request
dummy	./xen_blkif.h	/^	char dummy;$/;"	m	struct:blkif_common_response
dummy_cpu_set_irq	./sun4m.c	/^static void dummy_cpu_set_irq(void *opaque, int irq, int level)$/;"	f	file:
dummy_m68k_init	./dummy_m68k.c	/^static void dummy_m68k_init(ram_addr_t ram_size,$/;"	f	file:
dummy_m68k_machine	./dummy_m68k.c	/^static QEMUMachine dummy_m68k_machine = {$/;"	v	file:
dummy_m68k_machine_init	./dummy_m68k.c	/^machine_init(dummy_m68k_machine_init);$/;"	v
dummy_m68k_machine_init	./dummy_m68k.c	/^static void dummy_m68k_machine_init(void)$/;"	f	file:
dummy_refresh_clock	./pcspk.c	/^    int dummy_refresh_clock;$/;"	m	struct:__anon331	file:
dump_c	./etraxfs_dma.c	/^static void dump_c(int ch, struct dma_descr_context *c)$/;"	f	file:
dump_d	./etraxfs_dma.c	/^static void dump_d(int ch, struct dma_descr_data *d)$/;"	f	file:
dump_data	./usb-uhci.c	/^static void dump_data(const uint8_t *data, int len) {}$/;"	f	file:
dump_data	./usb-uhci.c	/^static void dump_data(const uint8_t *data, int len)$/;"	f	file:
dump_dbdma_cmd	./mac_dbdma.c	/^static void dump_dbdma_cmd(dbdma_cmd *cmd)$/;"	f	file:
dump_statistics	./eepro100.c	/^static void dump_statistics(EEPRO100State * s)$/;"	f	file:
duplex_mismatch	./etraxfs_eth.c	/^	int duplex_mismatch;$/;"	m	struct:fs_eth	file:
dvq	./virtio-balloon.c	/^    VirtQueue *ivq, *dvq;$/;"	m	struct:VirtIOBalloon	file:
dvq	./virtio-console.c	/^    VirtQueue *ivq, *dvq;$/;"	m	struct:VirtIOConsole	file:
dw	./omap_mmc.c	/^    int dw;$/;"	m	struct:omap_mmc_s	file:
dx	./adb.c	/^    int dx, dy, dz;$/;"	m	struct:MouseState	file:
dx	./blizzard.c	/^        int dx;$/;"	m	struct:__anon18::__anon19	file:
dx	./usb-hid.c	/^    int dx, dy, dz, buttons_state;$/;"	m	struct:USBMouseState	file:
dx	./usb-wacom.c	/^    int dx, dy, dz, buttons_state;$/;"	m	struct:USBWacomState	file:
dy	./adb.c	/^    int dx, dy, dz;$/;"	m	struct:MouseState	file:
dy	./blizzard.c	/^        int dy;$/;"	m	struct:__anon18::__anon19	file:
dy	./usb-hid.c	/^    int dx, dy, dz, buttons_state;$/;"	m	struct:USBMouseState	file:
dy	./usb-wacom.c	/^    int dx, dy, dz, buttons_state;$/;"	m	struct:USBWacomState	file:
dz	./adb.c	/^    int dx, dy, dz;$/;"	m	struct:MouseState	file:
dz	./usb-hid.c	/^    int dx, dy, dz, buttons_state;$/;"	m	struct:USBMouseState	file:
dz	./usb-wacom.c	/^    int dx, dy, dz, buttons_state;$/;"	m	struct:USBWacomState	file:
e0_keycodes	./escc.c	/^static const uint8_t e0_keycodes[128] = {$/;"	v	file:
e0_mode	./escc.c	/^    int e0_mode, led_mode, caps_lock_mode, num_lock_mode;$/;"	m	struct:ChannelState	file:
e1000_can_receive	./e1000.c	/^e1000_can_receive(VLANClientState *vc)$/;"	f	file:
e1000_cleanup	./e1000.c	/^e1000_cleanup(VLANClientState *vc)$/;"	f	file:
e1000_context_desc	./e1000_hw.h	/^struct e1000_context_desc {$/;"	s
e1000_data_desc	./e1000_hw.h	/^struct e1000_data_desc {$/;"	s
e1000_eeprom_template	./e1000.c	/^static const uint16_t e1000_eeprom_template[64] = {$/;"	v	file:
e1000_info	./e1000.c	/^static PCIDeviceInfo e1000_info = {$/;"	v	file:
e1000_mmio_map	./e1000.c	/^e1000_mmio_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
e1000_mmio_read	./e1000.c	/^static CPUReadMemoryFunc *e1000_mmio_read[] = {$/;"	v	file:
e1000_mmio_readb	./e1000.c	/^e1000_mmio_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
e1000_mmio_readl	./e1000.c	/^e1000_mmio_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
e1000_mmio_readw	./e1000.c	/^e1000_mmio_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
e1000_mmio_write	./e1000.c	/^static CPUWriteMemoryFunc *e1000_mmio_write[] = {$/;"	v	file:
e1000_mmio_writeb	./e1000.c	/^e1000_mmio_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
e1000_mmio_writel	./e1000.c	/^e1000_mmio_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
e1000_mmio_writew	./e1000.c	/^e1000_mmio_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
e1000_receive	./e1000.c	/^e1000_receive(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
e1000_register_devices	./e1000.c	/^static void e1000_register_devices(void)$/;"	f	file:
e1000_reset	./e1000.c	/^static void e1000_reset(void *opaque)$/;"	f	file:
e1000_rx_desc	./e1000_hw.h	/^struct e1000_rx_desc {$/;"	s
e1000_set_link_status	./e1000.c	/^e1000_set_link_status(VLANClientState *vc)$/;"	f	file:
e1000_tx	./e1000.c	/^    struct e1000_tx {$/;"	s	struct:E1000State_st	file:
e1000_tx_desc	./e1000_hw.h	/^struct e1000_tx_desc {$/;"	s
e3	./sb16.c	/^static const char e3[] = "COPYRIGHT (C) CREATIVE TECHNOLOGY LTD, 1992.";$/;"	v	file:
e500_pci_reg_read	./ppce500_pci.c	/^static CPUReadMemoryFunc *e500_pci_reg_read[] = {$/;"	v	file:
e500_pci_reg_write	./ppce500_pci.c	/^static CPUWriteMemoryFunc *e500_pci_reg_write[] = {$/;"	v	file:
e_physbase	./device-assignment.h	/^    target_phys_addr_t e_physbase;$/;"	m	struct:__anon204
e_queue	./firm_buffer_manager.c	/^event_queue* e_queue;$/;"	v
e_size	./device-assignment.h	/^    uint32_t e_size;    \/* emulated size of region in bytes *\/$/;"	m	struct:__anon204
eac	./omap.h	/^    struct omap_eac_s *eac;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_eac_s
ebc_reset	./ppc405_uc.c	/^static void ebc_reset (void *opaque)$/;"	f	file:
eblr	./omap1.c	/^    uint8_t eblr;$/;"	m	struct:omap_uart_s	file:
ebus_info	./sun4u.c	/^static PCIDeviceInfo ebus_info = {$/;"	v	file:
ebus_mmio_mapfunc	./sun4u.c	/^static void ebus_mmio_mapfunc(PCIDevice *pci_dev, int region_num,$/;"	f	file:
ecc	./omap2.c	/^    ECCState ecc[9];$/;"	m	struct:omap_gpmc_s	file:
ecc	./onenand.c	/^    ECCState ecc;$/;"	m	struct:__anon310	file:
ecc	./spitz.c	/^    ECCState ecc;$/;"	m	struct:__anon399	file:
ecc	./tc6393xb.c	/^    ECCState ecc;$/;"	m	struct:TC6393xbState	file:
ecc_base	./sun4m.c	/^    target_phys_addr_t ecc_base;$/;"	m	struct:sun4m_hwdef	file:
ecc_cfg	./omap2.c	/^    uint32_t ecc_cfg;$/;"	m	struct:omap_gpmc_s	file:
ecc_cs	./omap2.c	/^    int ecc_cs;$/;"	m	struct:omap_gpmc_s	file:
ecc_diag_mem_read	./eccmemctl.c	/^static CPUReadMemoryFunc *ecc_diag_mem_read[3] = {$/;"	v	file:
ecc_diag_mem_readb	./eccmemctl.c	/^static uint32_t ecc_diag_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
ecc_diag_mem_write	./eccmemctl.c	/^static CPUWriteMemoryFunc *ecc_diag_mem_write[3] = {$/;"	v	file:
ecc_diag_mem_writeb	./eccmemctl.c	/^static void ecc_diag_mem_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
ecc_digest	./ecc.c	/^uint8_t ecc_digest(ECCState *s, uint8_t sample)$/;"	f
ecc_get	./ecc.c	/^void ecc_get(QEMUFile *f, ECCState *s)$/;"	f
ecc_info	./eccmemctl.c	/^static SysBusDeviceInfo ecc_info = {$/;"	v	file:
ecc_init	./eccmemctl.c	/^void ecc_init(target_phys_addr_t base, qemu_irq irq, uint32_t version)$/;"	f
ecc_init1	./eccmemctl.c	/^static void ecc_init1(SysBusDevice *dev)$/;"	f	file:
ecc_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, fd_irq, me_irq, cs_irq, ecc_irq;$/;"	m	struct:sun4m_hwdef	file:
ecc_load	./eccmemctl.c	/^static int ecc_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
ecc_mem_read	./eccmemctl.c	/^static CPUReadMemoryFunc *ecc_mem_read[3] = {$/;"	v	file:
ecc_mem_readl	./eccmemctl.c	/^static uint32_t ecc_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
ecc_mem_write	./eccmemctl.c	/^static CPUWriteMemoryFunc *ecc_mem_write[3] = {$/;"	v	file:
ecc_mem_writel	./eccmemctl.c	/^static void ecc_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
ecc_ptr	./omap2.c	/^    int ecc_ptr;$/;"	m	struct:omap_gpmc_s	file:
ecc_put	./ecc.c	/^void ecc_put(QEMUFile *f, ECCState *s)$/;"	f
ecc_register_devices	./eccmemctl.c	/^static void ecc_register_devices(void)$/;"	f	file:
ecc_reset	./ecc.c	/^void ecc_reset(ECCState *s)$/;"	f
ecc_reset	./eccmemctl.c	/^static void ecc_reset(void *opaque)$/;"	f	file:
ecc_save	./eccmemctl.c	/^static void ecc_save(QEMUFile *f, void *opaque)$/;"	f	file:
ecc_version	./sun4m.c	/^    uint32_t ecc_version;$/;"	m	struct:sun4m_hwdef	file:
ecccfg	./ppc4xx_devs.c	/^    uint32_t ecccfg;$/;"	m	struct:ppc4xx_sdram_t	file:
eccesr	./ppc4xx_devs.c	/^    uint32_t eccesr;$/;"	m	struct:ppc4xx_sdram_t	file:
ecr	./mcf_fec.c	/^    uint32_t ecr;$/;"	m	struct:__anon287	file:
edge	./omap1.c	/^    uint16_t edge;$/;"	m	struct:omap_gpio_s	file:
edge	./omap1.c	/^    uint16_t edge;$/;"	m	struct:omap_mpuio_s	file:
edge	./omap2.c	/^    uint32_t edge[2];$/;"	m	struct:omap2_gpio_s	file:
eecd_state	./e1000.c	/^    } eecd_state;$/;"	m	struct:E1000State_st	typeref:struct:E1000State_st::__anon213	file:
eecs	./eeprom93xx.c	/^    uint8_t eecs;$/;"	m	struct:_eeprom_t	file:
eecs	./rtl8139.c	/^    uint8_t eecs;$/;"	m	struct:EEprom9346	file:
eedi	./rtl8139.c	/^    uint8_t eedi;$/;"	m	struct:EEprom9346	file:
eedo	./eeprom93xx.c	/^    uint8_t eedo;$/;"	m	struct:_eeprom_t	file:
eedo	./rtl8139.c	/^    uint8_t eedo;$/;"	m	struct:EEprom9346	file:
eepro100	./eepro100.c	/^    EEPRO100State eepro100;$/;"	m	struct:PCIEEPRO100State	file:
eepro100_acknowledge	./eepro100.c	/^static void eepro100_acknowledge(EEPRO100State * s)$/;"	f	file:
eepro100_cna_interrupt	./eepro100.c	/^static void eepro100_cna_interrupt(EEPRO100State * s)$/;"	f	file:
eepro100_cu_command	./eepro100.c	/^static void eepro100_cu_command(EEPRO100State * s, uint8_t val)$/;"	f	file:
eepro100_cx_interrupt	./eepro100.c	/^static void eepro100_cx_interrupt(EEPRO100State * s)$/;"	f	file:
eepro100_fr_interrupt	./eepro100.c	/^static void eepro100_fr_interrupt(EEPRO100State * s)$/;"	f	file:
eepro100_info	./eepro100.c	/^static PCIDeviceInfo eepro100_info[] = {$/;"	v	file:
eepro100_interrupt	./eepro100.c	/^static void eepro100_interrupt(EEPRO100State * s, uint8_t stat)$/;"	f	file:
eepro100_mdi_default	./eepro100.c	/^static const uint16_t eepro100_mdi_default[] = {$/;"	v	file:
eepro100_mdi_interrupt	./eepro100.c	/^static void eepro100_mdi_interrupt(EEPRO100State * s)$/;"	f	file:
eepro100_mdi_mask	./eepro100.c	/^static const uint16_t eepro100_mdi_mask[] = {$/;"	v	file:
eepro100_read1	./eepro100.c	/^static uint8_t eepro100_read1(EEPRO100State * s, uint32_t addr)$/;"	f	file:
eepro100_read2	./eepro100.c	/^static uint16_t eepro100_read2(EEPRO100State * s, uint32_t addr)$/;"	f	file:
eepro100_read4	./eepro100.c	/^static uint32_t eepro100_read4(EEPRO100State * s, uint32_t addr)$/;"	f	file:
eepro100_read_eeprom	./eepro100.c	/^static uint16_t eepro100_read_eeprom(EEPRO100State * s)$/;"	f	file:
eepro100_read_mdi	./eepro100.c	/^static uint32_t eepro100_read_mdi(EEPRO100State * s)$/;"	f	file:
eepro100_read_port	./eepro100.c	/^static uint32_t eepro100_read_port(EEPRO100State * s)$/;"	f	file:
eepro100_register_devices	./eepro100.c	/^static void eepro100_register_devices(void)$/;"	f	file:
eepro100_ru_command	./eepro100.c	/^static void eepro100_ru_command(EEPRO100State * s, uint8_t val)$/;"	f	file:
eepro100_rx_t	./eepro100.c	/^} eepro100_rx_t;$/;"	t	typeref:struct:__anon236	file:
eepro100_selftest_t	./eepro100.c	/^} eepro100_selftest_t;$/;"	t	typeref:struct:__anon241	file:
eepro100_stats_t	./eepro100.c	/^} eepro100_stats_t;$/;"	t	typeref:struct:__anon237	file:
eepro100_swi_interrupt	./eepro100.c	/^static void eepro100_swi_interrupt(EEPRO100State * s)$/;"	f	file:
eepro100_tx_t	./eepro100.c	/^} eepro100_tx_t;$/;"	t	typeref:struct:__anon235	file:
eepro100_write1	./eepro100.c	/^static void eepro100_write1(EEPRO100State * s, uint32_t addr, uint8_t val)$/;"	f	file:
eepro100_write2	./eepro100.c	/^static void eepro100_write2(EEPRO100State * s, uint32_t addr, uint16_t val)$/;"	f	file:
eepro100_write4	./eepro100.c	/^static void eepro100_write4(EEPRO100State * s, uint32_t addr, uint32_t val)$/;"	f	file:
eepro100_write_command	./eepro100.c	/^static void eepro100_write_command(EEPRO100State * s, uint8_t val)$/;"	f	file:
eepro100_write_eeprom	./eepro100.c	/^static void eepro100_write_eeprom(eeprom_t * eeprom, uint8_t val)$/;"	f	file:
eepro100_write_mdi	./eepro100.c	/^static void eepro100_write_mdi(EEPRO100State * s, uint32_t val)$/;"	f	file:
eepro100_write_pointer	./eepro100.c	/^static void eepro100_write_pointer(EEPRO100State * s, uint32_t val)$/;"	f	file:
eepro100_write_port	./eepro100.c	/^static void eepro100_write_port(EEPRO100State * s, uint32_t val)$/;"	f	file:
eeprom	./eepro100.c	/^    eeprom_t *eeprom;$/;"	m	struct:__anon240	file:
eeprom	./mips_malta.c	/^static eeprom24c0x_t eeprom = {$/;"	v	file:
eeprom	./rtl8139.c	/^    EEprom9346 eeprom;$/;"	m	struct:RTL8139State	file:
eeprom24c0x_read	./mips_malta.c	/^static uint8_t eeprom24c0x_read(void)$/;"	f	file:
eeprom24c0x_t	./mips_malta.c	/^typedef struct _eeprom24c0x_t eeprom24c0x_t;$/;"	t	typeref:struct:_eeprom24c0x_t	file:
eeprom24c0x_write	./mips_malta.c	/^static void eeprom24c0x_write(int scl, int sda)$/;"	f	file:
eeprom93xx_data	./eeprom93xx.c	/^uint16_t *eeprom93xx_data(eeprom_t *eeprom)$/;"	f
eeprom93xx_free	./eeprom93xx.c	/^void eeprom93xx_free(eeprom_t *eeprom)$/;"	f
eeprom93xx_new	./eeprom93xx.c	/^eeprom_t *eeprom93xx_new(uint16_t nwords)$/;"	f
eeprom93xx_read	./eeprom93xx.c	/^uint16_t eeprom93xx_read(eeprom_t *eeprom)$/;"	f
eeprom93xx_write	./eeprom93xx.c	/^void eeprom93xx_write(eeprom_t *eeprom, int eecs, int eesk, int eedi)$/;"	f
eeprom_data	./e1000.c	/^    uint16_t eeprom_data[64];$/;"	m	struct:E1000State_st	file:
eeprom_load	./eeprom93xx.c	/^static int eeprom_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
eeprom_quick_cmd	./smbus_eeprom.c	/^static void eeprom_quick_cmd(SMBusDevice *dev, uint8_t read)$/;"	f	file:
eeprom_read_data	./smbus_eeprom.c	/^static uint8_t eeprom_read_data(SMBusDevice *dev, uint8_t cmd, int n)$/;"	f	file:
eeprom_receive_byte	./smbus_eeprom.c	/^static uint8_t eeprom_receive_byte(SMBusDevice *dev)$/;"	f	file:
eeprom_save	./eeprom93xx.c	/^static void eeprom_save(QEMUFile *f, void *opaque)$/;"	f	file:
eeprom_send_byte	./smbus_eeprom.c	/^static void eeprom_send_byte(SMBusDevice *dev, uint8_t val)$/;"	f	file:
eeprom_t	./eeprom93xx.h	/^typedef struct _eeprom_t eeprom_t;$/;"	t	typeref:struct:_eeprom_t
eeprom_write_data	./smbus_eeprom.c	/^static void eeprom_write_data(SMBusDevice *dev, uint8_t cmd, uint8_t *buf, int len)$/;"	f	file:
eesk	./eeprom93xx.c	/^    uint8_t eesk;$/;"	m	struct:_eeprom_t	file:
eesk	./rtl8139.c	/^    uint8_t eesk;$/;"	m	struct:EEprom9346	file:
effect	./blizzard.c	/^    uint8_t effect;$/;"	m	struct:__anon18	file:
eg_typ	./fmopl.h	/^	UINT8 eg_typ;	\/* envelope type flag                  *\/$/;"	m	struct:fm_opl_slot
eh_entry	./usb-hid.c	/^    QEMUPutMouseEntry *eh_entry;$/;"	m	struct:USBMouseState	file:
eh_entry	./usb-wacom.c	/^    QEMUPutMouseEntry *eh_entry;$/;"	m	struct:USBWacomState	file:
eimr	./mcf_fec.c	/^    uint32_t eimr;$/;"	m	struct:__anon287	file:
eir	./mcf_fec.c	/^    uint32_t eir;$/;"	m	struct:__anon287	file:
el_link	./usb-uhci.c	/^    uint32_t el_link;$/;"	m	struct:UHCI_QH	file:
elcr	./i8259.c	/^    uint8_t elcr; \/* PIIX edge\/trigger selection*\/$/;"	m	struct:PicState	file:
elcr_ioport_read	./i8259.c	/^static uint32_t elcr_ioport_read(void *opaque, uint32_t addr1)$/;"	f	file:
elcr_ioport_write	./i8259.c	/^static void elcr_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
elcr_mask	./i8259.c	/^    uint8_t elcr_mask;$/;"	m	struct:PicState	file:
elem	./virtio-blk.c	/^    VirtQueueElement elem;$/;"	m	struct:VirtIOBlockReq	file:
elem	./virtio-net.c	/^        VirtQueueElement elem;$/;"	m	struct:VirtIONet::__anon469	file:
elem_delta	./omap_dma.c	/^        int elem_delta[2];$/;"	m	struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
element	./omap_dma.c	/^        int element;$/;"	m	struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
element_index	./omap_dma.c	/^    int16_t element_index[2];$/;"	m	struct:omap_dma_channel_s	file:
element_index_f1	./omap.h	/^    int16_t element_index_f1;$/;"	m	struct:omap_dma_lcd_channel_s
element_index_f2	./omap.h	/^    int16_t element_index_f2;$/;"	m	struct:omap_dma_lcd_channel_s
elementary_transfer_size	./ide.c	/^    int elementary_transfer_size;$/;"	m	struct:IDEState	file:
elements	./omap_dma.c	/^        int elements;$/;"	m	struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
elements	./omap_dma.c	/^    uint32_t elements;$/;"	m	struct:omap_dma_channel_s	file:
elements_f1	./omap.h	/^    uint16_t elements_f1;$/;"	m	struct:omap_dma_lcd_channel_s
elements_f2	./omap.h	/^    uint16_t elements_f2;$/;"	m	struct:omap_dma_lcd_channel_s
embedded_controller_major_release	./smbios.h	/^    uint8_t embedded_controller_major_release;$/;"	m	struct:smbios_type_0
embedded_controller_minor_release	./smbios.h	/^    uint8_t embedded_controller_minor_release;$/;"	m	struct:smbios_type_0
emiff	./omap.h	/^    emiff = 0,$/;"	e	enum:omap_dma_port
emiff_base	./omap_lcdc.c	/^    ram_addr_t emiff_base;$/;"	m	struct:omap_lcd_panel_s	file:
emifs	./omap.h	/^    emifs,$/;"	e	enum:omap_dma_port
empty_block_entry	./ftl_inverse_mapping_manager.h	/^typedef struct empty_block_entry$/;"	s
empty_block_entry	./ftl_inverse_mapping_manager.h	/^}empty_block_entry;$/;"	t	typeref:struct:empty_block_entry
empty_block_nb	./ftl_inverse_mapping_manager.h	/^	unsigned int empty_block_nb;$/;"	m	struct:empty_block_root
empty_block_root	./ftl_inverse_mapping_manager.h	/^typedef struct empty_block_root$/;"	s
empty_block_root	./ftl_inverse_mapping_manager.h	/^}empty_block_root;$/;"	t	typeref:struct:empty_block_root
empty_block_table_index	./ftl_inverse_mapping_manager.c	/^unsigned int empty_block_table_index;$/;"	v
empty_block_table_start	./ftl_inverse_mapping_manager.c	/^void* empty_block_table_start;$/;"	v
empty_read_buffer_frame	./firm_buffer_manager.c	/^int empty_read_buffer_frame;$/;"	v
empty_write_buffer_frame	./firm_buffer_manager.c	/^int empty_write_buffer_frame;$/;"	v
emrbr	./mcf_fec.c	/^    uint32_t emrbr;$/;"	m	struct:__anon287	file:
emu	./gus.c	/^    GUSEmuState emu;$/;"	m	struct:GUSState	file:
emul_clk	./omap_clk.c	/^static struct clk emul_clk = {$/;"	v	typeref:struct:clk	file:
emux	./stellaris.c	/^    uint32_t emux;$/;"	m	struct:__anon412	file:
en	./acpi.c	/^    uint16_t en;  \/* enabled *\/$/;"	m	struct:gpe_regs	file:
en	./etraxfs_dma.c	/^  unsigned                      en         : 1;$/;"	m	struct:dma_descr_context	file:
en	./etraxfs_dma.c	/^  unsigned                      en         : 1;$/;"	m	struct:dma_descr_group	file:
enable	./blizzard.c	/^    int enable;$/;"	m	struct:__anon18	file:
enable	./bt-hci-csr.c	/^    int enable;$/;"	m	struct:csrhci_s	file:
enable	./bt.h	/^    uint8_t	enable;$/;"	m	struct:__anon91
enable	./omap.h	/^        uint8_t enable;$/;"	m	struct:omap_mpu_state_s::__anon297
enable	./omap1.c	/^    int enable;$/;"	m	struct:omap_mpu_timer_s	file:
enable	./omap2.c	/^        int enable;$/;"	m	struct:omap_eac_s::__anon303	file:
enable	./omap2.c	/^    int enable;$/;"	m	struct:omap_gp_timer_s	file:
enable	./omap_dma.c	/^    int enable;$/;"	m	struct:omap_dma_channel_s	file:
enable	./omap_dss.c	/^            int enable;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
enable	./omap_dss.c	/^        int enable;$/;"	m	struct:omap_dss_s::__anon308	file:
enable	./omap_dss.c	/^        int enable;$/;"	m	struct:omap_dss_s::omap_dss_panel_s	file:
enable	./omap_dss.c	/^    int enable;$/;"	m	struct:omap_dss_s	file:
enable	./omap_lcdc.c	/^    int enable;$/;"	m	struct:omap_lcd_panel_s	file:
enable	./omap_mmc.c	/^    int enable;$/;"	m	struct:omap_mmc_s	file:
enable	./pxa.h	/^    int enable;$/;"	m	struct:PXA2xxI2SState
enable	./pxa2xx.c	/^    int enable;$/;"	m	struct:PXA2xxFIrState	file:
enable	./pxa2xx.c	/^    int enable;$/;"	m	struct:__anon363	file:
enable	./sd.c	/^    int enable;$/;"	m	struct:SDState	file:
enable	./soc_dma.h	/^    int enable;$/;"	m	struct:soc_dma_ch_s
enable	./spitz.c	/^    int enable[3];$/;"	m	struct:__anon403	file:
enable	./vmware_vga.c	/^    int enable;$/;"	m	struct:vmsvga_state_s	file:
enable	./wm8750.c	/^    int enable;$/;"	m	struct:__anon481	file:
enable_count	./sh_intc.h	/^    int enable_count;$/;"	m	struct:intc_source
enable_device	./acpi.c	/^static void enable_device(struct pci_status *p, struct gpe_regs *g, int slot)$/;"	f	file:
enable_interrupt	./eepro100.c	/^static void enable_interrupt(EEPRO100State * s)$/;"	f	file:
enable_max	./sh_intc.h	/^    int enable_max;$/;"	m	struct:intc_source
enable_processor	./acpi.c	/^static void enable_processor(struct gpe_regs *g, int cpu)$/;"	f	file:
enabled	./adlib.c	/^    int enabled;$/;"	m	struct:__anon7	file:
enabled	./arm_gic.c	/^    int enabled;$/;"	m	struct:gic_state	file:
enabled	./arm_gic.c	/^    unsigned enabled:1;$/;"	m	struct:gic_irq_state	file:
enabled	./mcf_intc.c	/^    uint64_t enabled;$/;"	m	struct:__anon289	file:
enabled	./musicpal.c	/^    uint32_t enabled;$/;"	m	struct:mv88w8618_pic_state	file:
enabled	./omap_clk.c	/^    int enabled;		\/* Is enabled, regardless of its input clk *\/$/;"	m	struct:clk	file:
enabled	./ptimer.c	/^    int enabled; \/* 0 = disabled, 1 = periodic, 2 = oneshot.  *\/$/;"	m	struct:ptimer_state	file:
enabled	./sh_timer.c	/^    int enabled;$/;"	m	struct:__anon391	file:
enabled	./ssd0303.c	/^    int enabled;$/;"	m	struct:__anon404	file:
enabled	./syborg_fb.c	/^    uint32_t enabled : 1;$/;"	m	struct:__anon422	file:
enabled	./syborg_interrupt.c	/^    unsigned enabled:1;$/;"	m	struct:__anon425	file:
enabled	./tsc2005.c	/^    int enabled;$/;"	m	struct:__anon448	file:
enabled	./tsc210x.c	/^    int enabled;$/;"	m	struct:__anon450	file:
enabled	./wdt_i6300esb.c	/^    int enabled;                \/* If true, watchdog is enabled. *\/$/;"	m	struct:I6300State	file:
enabled_count	./soc_dma.c	/^    int enabled_count;$/;"	m	struct:dma_s	file:
encr_mode	./bt.h	/^    uint8_t	encr_mode;$/;"	m	struct:__anon140
encrypt	./bt.h	/^    uint8_t	encrypt;$/;"	m	struct:__anon145
encrypt	./bt.h	/^    uint8_t	encrypt;$/;"	m	struct:__anon43
end_count	./ftl_perf_manager.h	/^	int	end_count	: 16;$/;"	m	struct:io_request
end_prog	./omap.h	/^    unsigned char end_prog;$/;"	m	struct:omap_dma_lcd_channel_s
end_prog	./omap_dma.c	/^    int end_prog;$/;"	m	struct:omap_dma_channel_s	file:
end_time	./ftl_perf_manager.h	/^	int64_t* 	end_time;$/;"	m	struct:io_request
end_transfer_func	./ide.c	/^    EndTransferFunc *end_transfer_func;$/;"	m	struct:IDEState	file:
endian	./omap_dma.c	/^    int endian[2];$/;"	m	struct:omap_dma_channel_s	file:
endian	./ppc_prep.c	/^    int endian;$/;"	m	struct:sysctrl_t	file:
endian	./syborg_fb.c	/^    int endian; \/* 0 = Little, 1 = Big *\/$/;"	m	struct:__anon422	file:
endian_lock	./omap_dma.c	/^    int endian_lock[2];$/;"	m	struct:omap_dma_channel_s	file:
ending_address	./smbios.h	/^    uint32_t ending_address;$/;"	m	struct:smbios_type_19
ending_address	./smbios.h	/^    uint32_t ending_address;$/;"	m	struct:smbios_type_20
endintr	./pxa2xx_dma.c	/^    uint32_t endintr;$/;"	m	struct:PXA2xxDMAState	file:
enh_control	./omap1.c	/^    uint16_t enh_control;$/;"	m	struct:omap_tipb_bridge_s	file:
entries	./fw_cfg.c	/^    FWCfgEntry entries[2][FW_CFG_MAX_ENTRY];$/;"	m	struct:_FWCfgState	file:
entries	./virtio-net.h	/^    uint32_t entries;$/;"	m	struct:virtio_net_ctrl_mac
entry	./device-assignment.h	/^    struct kvm_irq_routing_entry *entry;$/;"	m	struct:__anon206	typeref:struct:__anon206::kvm_irq_routing_entry
entry	./vmmouse.c	/^    QEMUPutMouseEntry *entry;$/;"	m	struct:_VMMouseState	file:
entry	./watchdog.h	/^    LIST_ENTRY(WatchdogTimerModel) entry;$/;"	m	struct:WatchdogTimerModel
entry_nb	./firm_buffer_manager.h	/^	int entry_nb;$/;"	m	struct:event_queue
entry_point	./device-assignment.c	/^    uint32_t entry_point;$/;"	m	struct:option_rom_header	file:
enum_id	./sh_intc.h	/^    intc_enum enum_id;$/;"	m	struct:intc_group
enum_id	./sh_intc.h	/^    intc_enum enum_id;$/;"	m	struct:intc_vect
enum_ids	./sh_intc.h	/^    intc_enum enum_ids[16];$/;"	m	struct:intc_prio_reg
enum_ids	./sh_intc.h	/^    intc_enum enum_ids[32];$/;"	m	struct:intc_group
enum_ids	./sh_intc.h	/^    intc_enum enum_ids[32];$/;"	m	struct:intc_mask_reg
env	./mcf5206.c	/^    CPUState *env;$/;"	m	struct:__anon285	file:
env	./mcf_intc.c	/^    CPUState *env;$/;"	m	struct:__anon289	file:
env	./omap.h	/^    CPUState *env;$/;"	m	struct:omap_mpu_state_s
env	./pxa.h	/^    CPUState *env;$/;"	m	struct:__anon361
env	./sun4u.c	/^    CPUState *env;$/;"	m	struct:ResetData	file:
eof_timer	./usb-ohci.c	/^    QEMUTimer *eof_timer;$/;"	m	struct:__anon462	file:
eol	./etraxfs_dma.c	/^	unsigned int eol : 1;$/;"	m	struct:fs_dma_channel	file:
eol	./etraxfs_dma.c	/^  unsigned                      eol        : 1;$/;"	m	struct:dma_descr_context	file:
eol	./etraxfs_dma.c	/^  unsigned                      eol        : 1;$/;"	m	struct:dma_descr_data	file:
eol	./etraxfs_dma.c	/^  unsigned                      eol        : 1;$/;"	m	struct:dma_descr_group	file:
eop	./dma.c	/^    uint8_t eop;$/;"	m	struct:dma_regs	file:
eorintr	./pxa2xx_dma.c	/^    uint32_t eorintr;$/;"	m	struct:PXA2xxDMAState	file:
eot	./fdc.c	/^    uint8_t eot; \/* last wanted sector *\/$/;"	m	struct:fdctrl_t	file:
ep	./usb-musb.c	/^    MUSBEndPoint ep[16];$/;"	m	struct:MUSBState	file:
ep0_config	./tusb6010.c	/^    uint32_t ep0_config;$/;"	m	struct:TUSBState	file:
epctl	./ppc405_uc.c	/^    uint32_t epctl;$/;"	m	struct:ppc405ep_cpc_t	file:
epnum	./usb-musb.c	/^    int epnum;$/;"	m	struct:__anon458	file:
epp_timeout	./parallel.c	/^    int epp_timeout;$/;"	m	struct:ParallelState	file:
er	./ppc405_uc.c	/^    uint32_t er;$/;"	m	struct:ppc405cr_cpc_t	file:
er	./ppc405_uc.c	/^    uint32_t er;$/;"	m	struct:ppc405ep_cpc_t	file:
erase_count	./ftl_inverse_mapping_manager.h	/^	unsigned int erase_count;$/;"	m	struct:inverse_block_mapping_entry
erase_end	./sd.c	/^    uint32_t erase_end;$/;"	m	struct:SDState	file:
erase_shift	./nand.c	/^    int erase_shift;$/;"	m	struct:__anon294	file:
erase_shift	./nand.c	/^    int page_shift, oob_shift, erase_shift, addr_shift;$/;"	m	struct:NANDFlashState	file:
erase_start	./sd.c	/^    uint32_t erase_start;$/;"	m	struct:SDState	file:
ercv	./smc91c111.c	/^    uint16_t ercv;$/;"	m	struct:__anon395	file:
erdsr	./mcf_fec.c	/^    uint32_t erdsr;$/;"	m	struct:__anon287	file:
eri	./sh_serial.c	/^    qemu_irq eri;$/;"	m	struct:__anon390	file:
err_int	./pl080.c	/^    uint8_t err_int;$/;"	m	struct:__anon338	file:
err_mask	./pl080.c	/^    uint8_t err_mask;$/;"	m	struct:__anon338	file:
error	./ide.c	/^    uint8_t error;$/;"	m	struct:IDEState	file:
error	./lm832x.c	/^    uint8_t error;$/;"	m	struct:__anon274	file:
error_access	./sh7750.c	/^static void error_access(const char *kind, target_phys_addr_t addr)$/;"	f	file:
error_chr	./usb-serial.c	/^    uint8_t error_chr;$/;"	m	struct:__anon464	file:
error_correction	./smbios.h	/^    uint8_t error_correction;$/;"	m	struct:smbios_type_16
errors	./e1000_hw.h	/^    uint8_t errors;      \/* Descriptor Errors *\/$/;"	m	struct:e1000_rx_desc
errors	./virtio-blk.h	/^    uint32_t errors;$/;"	m	struct:virtio_scsi_inhdr
ertx	./bt-l2cap.c	/^    QEMUTimer *ertx;$/;"	m	struct:l2cap_instance_s	file:
es1370	./es1370.c	/^    ES1370State es1370;$/;"	m	struct:PCIES1370State	file:
es1370_adc_callback	./es1370.c	/^static void es1370_adc_callback (void *opaque, int avail)$/;"	f	file:
es1370_chan_bits	./es1370.c	/^static const struct chan_bits es1370_chan_bits[] = {$/;"	v	typeref:struct:chan_bits	file:
es1370_dac1_calc_freq	./es1370.c	/^static void es1370_dac1_calc_freq (ES1370State *s, uint32_t ctl,$/;"	f	file:
es1370_dac1_callback	./es1370.c	/^static void es1370_dac1_callback (void *opaque, int free)$/;"	f	file:
es1370_dac2_and_adc_calc_freq	./es1370.c	/^static void es1370_dac2_and_adc_calc_freq (ES1370State *s, uint32_t ctl,$/;"	f	file:
es1370_dac2_callback	./es1370.c	/^static void es1370_dac2_callback (void *opaque, int free)$/;"	f	file:
es1370_fixup	./es1370.c	/^static inline uint32_t es1370_fixup (ES1370State *s, uint32_t addr)$/;"	f	file:
es1370_info	./es1370.c	/^static PCIDeviceInfo es1370_info = {$/;"	v	file:
es1370_init	./es1370.c	/^int es1370_init (PCIBus *bus)$/;"	f
es1370_initfn	./es1370.c	/^static void es1370_initfn(PCIDevice *dev)$/;"	f	file:
es1370_load	./es1370.c	/^static int es1370_load (QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
es1370_map	./es1370.c	/^static void es1370_map (PCIDevice *pci_dev, int region_num,$/;"	f	file:
es1370_maybe_lower_irq	./es1370.c	/^static void es1370_maybe_lower_irq (ES1370State *s, uint32_t sctl)$/;"	f	file:
es1370_on_reset	./es1370.c	/^static void es1370_on_reset (void *opaque)$/;"	f	file:
es1370_register	./es1370.c	/^device_init (es1370_register);$/;"	v
es1370_register	./es1370.c	/^static void es1370_register(void)$/;"	f	file:
es1370_reset	./es1370.c	/^static void es1370_reset (ES1370State *s)$/;"	f	file:
es1370_run_channel	./es1370.c	/^static void es1370_run_channel (ES1370State *s, size_t chan, int free_or_avail)$/;"	f	file:
es1370_save	./es1370.c	/^static void es1370_save (QEMUFile *f, void *opaque)$/;"	f	file:
es1370_transfer_audio	./es1370.c	/^static void es1370_transfer_audio (ES1370State *s, struct chan *d, int loop_sel,$/;"	f	file:
es1370_update_status	./es1370.c	/^static void es1370_update_status (ES1370State *s, uint32_t new_status)$/;"	f	file:
es1370_update_voices	./es1370.c	/^static void es1370_update_voices (ES1370State *s, uint32_t ctl, uint32_t sctl)$/;"	f	file:
escc_info	./escc.c	/^static SysBusDeviceInfo escc_info = {$/;"	v	file:
escc_init	./escc.c	/^int escc_init(target_phys_addr_t base, qemu_irq irqA, qemu_irq irqB,$/;"	f
escc_init1	./escc.c	/^static void escc_init1(SysBusDevice *dev)$/;"	f	file:
escc_load	./escc.c	/^static int escc_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
escc_load_chn	./escc.c	/^static int escc_load_chn(QEMUFile *f, ChannelState *s, int version_id)$/;"	f	file:
escc_mem_index	./macio.c	/^    int escc_mem_index;$/;"	m	struct:macio_state_t	file:
escc_mem_read	./escc.c	/^static CPUReadMemoryFunc *escc_mem_read[3] = {$/;"	v	file:
escc_mem_readb	./escc.c	/^static uint32_t escc_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
escc_mem_write	./escc.c	/^static CPUWriteMemoryFunc *escc_mem_write[3] = {$/;"	v	file:
escc_mem_writeb	./escc.c	/^static void escc_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
escc_register_devices	./escc.c	/^static void escc_register_devices(void)$/;"	f	file:
escc_reset	./escc.c	/^static void escc_reset(void *opaque)$/;"	f	file:
escc_reset_chn	./escc.c	/^static void escc_reset_chn(ChannelState *s)$/;"	f	file:
escc_save	./escc.c	/^static void escc_save(QEMUFile *f, void *opaque)$/;"	f	file:
escc_save_chn	./escc.c	/^static void escc_save_chn(QEMUFile *f, ChannelState *s)$/;"	f	file:
escc_update_irq	./escc.c	/^static void escc_update_irq(ChannelState *s)$/;"	f	file:
escc_update_irq_chn	./escc.c	/^static int escc_update_irq_chn(ChannelState *s)$/;"	f	file:
escc_update_parameters	./escc.c	/^static void escc_update_parameters(ChannelState *s)$/;"	f	file:
esp_base	./sun4m.c	/^    target_phys_addr_t espdma_base, esp_base;$/;"	m	struct:sun4d_hwdef	file:
esp_base	./sun4m.c	/^    target_phys_addr_t idreg_base, dma_base, esp_base, le_base;$/;"	m	struct:sun4c_hwdef	file:
esp_base	./sun4m.c	/^    target_phys_addr_t idreg_base, dma_base, esp_base, le_base;$/;"	m	struct:sun4m_hwdef	file:
esp_command_complete	./esp.c	/^static void esp_command_complete(void *opaque, int reason, uint32_t tag,$/;"	f	file:
esp_dma_done	./esp.c	/^static void esp_dma_done(ESPState *s)$/;"	f	file:
esp_do_dma	./esp.c	/^static void esp_do_dma(ESPState *s)$/;"	f	file:
esp_init	./esp.c	/^void esp_init(target_phys_addr_t espaddr, int it_shift,$/;"	f
esp_init1	./esp.c	/^static void esp_init1(SysBusDevice *dev)$/;"	f	file:
esp_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4c_hwdef	file:
esp_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4d_hwdef	file:
esp_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4m_hwdef	file:
esp_load	./esp.c	/^static int esp_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
esp_lower_irq	./esp.c	/^static void esp_lower_irq(ESPState *s)$/;"	f	file:
esp_mem_read	./esp.c	/^static CPUReadMemoryFunc *esp_mem_read[3] = {$/;"	v	file:
esp_mem_readb	./esp.c	/^static uint32_t esp_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
esp_mem_write	./esp.c	/^static CPUWriteMemoryFunc *esp_mem_write[3] = {$/;"	v	file:
esp_mem_writeb	./esp.c	/^static void esp_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
esp_raise_irq	./esp.c	/^static void esp_raise_irq(ESPState *s)$/;"	f	file:
esp_register_devices	./esp.c	/^static void esp_register_devices(void)$/;"	f	file:
esp_reset	./esp.c	/^static void esp_reset(void *opaque)$/;"	f	file:
esp_save	./esp.c	/^static void esp_save(QEMUFile *f, void *opaque)$/;"	f	file:
esp_scsi_attach	./esp.c	/^static void esp_scsi_attach(DeviceState *host, BlockDriverState *bd, int id)$/;"	f	file:
espdma_base	./sun4m.c	/^    target_phys_addr_t espdma_base, esp_base;$/;"	m	struct:sun4d_hwdef	file:
espdma_memory_read	./sparc32_dma.c	/^void espdma_memory_read(void *opaque, uint8_t *buf, int len)$/;"	f
espdma_memory_read_write	./scsi.h	/^typedef void (*espdma_memory_read_write)(void *opaque, uint8_t *buf, int len);$/;"	t
espdma_memory_write	./sparc32_dma.c	/^void espdma_memory_write(void *opaque, uint8_t *buf, int len)$/;"	f
esr	./apic.c	/^    uint32_t esr; \/* error register *\/$/;"	m	struct:APICState	file:
esr	./ppc405_uc.c	/^    uint32_t esr;$/;"	m	struct:ppc40x_mal_t	file:
etdsr	./mcf_fec.c	/^    uint32_t etdsr;$/;"	m	struct:__anon287	file:
eth_can_receive	./etraxfs_eth.c	/^static int eth_can_receive(VLANClientState *vc)$/;"	f	file:
eth_can_receive	./musicpal.c	/^static int eth_can_receive(VLANClientState *vc)$/;"	f	file:
eth_can_rx	./xilinx_ethlite.c	/^static int eth_can_rx(VLANClientState *vc)$/;"	f	file:
eth_cleanup	./etraxfs_eth.c	/^static void eth_cleanup(VLANClientState *vc)$/;"	f	file:
eth_cleanup	./musicpal.c	/^static void eth_cleanup(VLANClientState *vc)$/;"	f	file:
eth_cleanup	./xilinx_ethlite.c	/^static void eth_cleanup(VLANClientState *vc)$/;"	f	file:
eth_match_groupaddr	./etraxfs_eth.c	/^static int eth_match_groupaddr(struct fs_eth *eth, const unsigned char *sa)$/;"	f	file:
eth_pulse_irq	./xilinx_ethlite.c	/^static inline void eth_pulse_irq(struct xlx_ethlite *s)$/;"	f	file:
eth_read	./etraxfs_eth.c	/^static CPUReadMemoryFunc *eth_read[] = {$/;"	v	file:
eth_read	./xilinx_ethlite.c	/^static CPUReadMemoryFunc *eth_read[] = {$/;"	v	file:
eth_readl	./etraxfs_eth.c	/^static uint32_t eth_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
eth_readl	./xilinx_ethlite.c	/^static uint32_t eth_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
eth_receive	./etraxfs_eth.c	/^static ssize_t eth_receive(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
eth_receive	./musicpal.c	/^static ssize_t eth_receive(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
eth_rx	./xilinx_ethlite.c	/^static ssize_t eth_rx(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
eth_rx_desc_get	./musicpal.c	/^static void eth_rx_desc_get(uint32_t addr, mv88w8618_rx_desc *desc)$/;"	f	file:
eth_rx_desc_put	./musicpal.c	/^static void eth_rx_desc_put(uint32_t addr, mv88w8618_rx_desc *desc)$/;"	f	file:
eth_send	./musicpal.c	/^static void eth_send(mv88w8618_eth_state *s, int queue_index)$/;"	f	file:
eth_set_link	./etraxfs_eth.c	/^static void eth_set_link(VLANClientState *vc)$/;"	f	file:
eth_tx_desc_get	./musicpal.c	/^static void eth_tx_desc_get(uint32_t addr, mv88w8618_tx_desc *desc)$/;"	f	file:
eth_tx_desc_put	./musicpal.c	/^static void eth_tx_desc_put(uint32_t addr, mv88w8618_tx_desc *desc)$/;"	f	file:
eth_tx_push	./etraxfs_eth.c	/^static int eth_tx_push(void *opaque, unsigned char *buf, int len)$/;"	f	file:
eth_update_ma	./etraxfs_eth.c	/^static void eth_update_ma(struct fs_eth *eth, int ma)$/;"	f	file:
eth_validate_duplex	./etraxfs_eth.c	/^static void eth_validate_duplex(struct fs_eth *eth)$/;"	f	file:
eth_write	./etraxfs_eth.c	/^static CPUWriteMemoryFunc *eth_write[] = {$/;"	v	file:
eth_write	./xilinx_ethlite.c	/^static CPUWriteMemoryFunc *eth_write[] = {$/;"	v	file:
eth_writel	./etraxfs_eth.c	/^eth_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
eth_writel	./xilinx_ethlite.c	/^eth_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
ether_dhost	./pcnet.c	/^    uint8_t ether_dhost[6];$/;"	m	struct:qemu_ether_header	file:
ether_shost	./pcnet.c	/^    uint8_t ether_shost[6];$/;"	m	struct:qemu_ether_header	file:
ether_type	./pcnet.c	/^    uint16_t ether_type;$/;"	m	struct:qemu_ether_header	file:
ethregs	./etraxfs_eth.c	/^	int ethregs;$/;"	m	struct:fs_eth	file:
etrax_pic	./etraxfs_pic.c	/^struct etrax_pic$/;"	s	file:
etrax_serial	./etraxfs_ser.c	/^struct etrax_serial$/;"	s	file:
etrax_timer	./etraxfs_timer.c	/^struct etrax_timer {$/;"	s	file:
etraxfs_dma_client	./etraxfs_dma.h	/^struct etraxfs_dma_client$/;"	s
etraxfs_dmac_connect	./etraxfs_dma.c	/^void etraxfs_dmac_connect(void *opaque, int c, qemu_irq *line, int input)$/;"	f
etraxfs_dmac_connect_client	./etraxfs_dma.c	/^void etraxfs_dmac_connect_client(void *opaque, int c, $/;"	f
etraxfs_dmac_init	./etraxfs_dma.c	/^void *etraxfs_dmac_init(target_phys_addr_t base, int nr_channels)$/;"	f
etraxfs_dmac_input	./etraxfs_dma.c	/^int etraxfs_dmac_input(struct etraxfs_dma_client *client, $/;"	f
etraxfs_dmac_run	./etraxfs_dma.c	/^static int etraxfs_dmac_run(void *opaque)$/;"	f	file:
etraxfs_eth_init	./etraxfs_eth.c	/^void *etraxfs_eth_init(NICInfo *nd, target_phys_addr_t base, int phyaddr)$/;"	f
etraxfs_pic_info	./etraxfs_pic.c	/^static SysBusDeviceInfo etraxfs_pic_info = {$/;"	v	file:
etraxfs_pic_init	./etraxfs_pic.c	/^static void etraxfs_pic_init(SysBusDevice *dev)$/;"	f	file:
etraxfs_pic_register	./etraxfs_pic.c	/^static void etraxfs_pic_register(void)$/;"	f	file:
etraxfs_ser_init	./etraxfs_ser.c	/^static void etraxfs_ser_init(SysBusDevice *dev)$/;"	f	file:
etraxfs_serial_register	./etraxfs_ser.c	/^static void etraxfs_serial_register(void)$/;"	f	file:
etraxfs_timer_init	./etraxfs_timer.c	/^static void etraxfs_timer_init(SysBusDevice *dev)$/;"	f	file:
etraxfs_timer_register	./etraxfs_timer.c	/^static void etraxfs_timer_register(void)$/;"	f	file:
etraxfs_timer_reset	./etraxfs_timer.c	/^static void etraxfs_timer_reset(void *opaque)$/;"	f	file:
ev	./omap2.c	/^    uint32_t ev;$/;"	m	struct:omap_prcm_s	file:
ev_packet_type	./bt.h	/^enum ev_packet_type {$/;"	g
evc	./fmopl.h	/^	INT32 evc;		\/* envelope counter                    *\/$/;"	m	struct:fm_opl_slot
eve	./fmopl.h	/^	INT32 eve;		\/* envelope counter end point          *\/$/;"	m	struct:fm_opl_slot
event	./i2c.h	/^    i2c_event_cb event;$/;"	m	struct:__anon269
event	./omap1.c	/^    uint8_t event;$/;"	m	struct:omap_mpuio_s	file:
event	./xen_backend.h	/^    void      (*event)(struct XenDevice *xendev);$/;"	m	struct:XenDevOps
event_chr	./usb-serial.c	/^    uint8_t event_chr;$/;"	m	struct:__anon464	file:
event_data	./syborg_pointer.c	/^} event_data;$/;"	t	typeref:struct:__anon430	file:
event_fifo	./syborg_pointer.c	/^    event_data *event_fifo;$/;"	m	struct:__anon431	file:
event_mask	./bt-hci.c	/^    uint8_t event_mask[8];$/;"	m	struct:bt_hci_s	file:
event_queue	./firm_buffer_manager.h	/^typedef struct event_queue$/;"	s
event_queue	./firm_buffer_manager.h	/^}event_queue;$/;"	t	typeref:struct:event_queue
event_queue_entry	./firm_buffer_manager.h	/^typedef struct event_queue_entry$/;"	s
event_queue_entry	./firm_buffer_manager.h	/^}event_queue_entry;$/;"	t	typeref:struct:event_queue_entry
event_trigger	./usb-serial.c	/^    uint8_t event_trigger;$/;"	m	struct:__anon464	file:
events	./heathrow_pic.c	/^    uint32_t events;$/;"	m	struct:HeathrowPIC	file:
events	./pxa2xx_timer.c	/^    uint32_t events;$/;"	m	struct:__anon374	file:
evm	./fmopl.h	/^	UINT8 evm;		\/* envelope phase                      *\/$/;"	m	struct:fm_opl_slot
evs	./fmopl.h	/^	INT32 evs;		\/* envelope counter step               *\/$/;"	m	struct:fm_opl_slot
evsa	./fmopl.h	/^	INT32 evsa;	\/* envelope step for AR :AR[ksr]           *\/$/;"	m	struct:fm_opl_slot
evsd	./fmopl.h	/^	INT32 evsd;	\/* envelope step for DR :DR[ksr]           *\/$/;"	m	struct:fm_opl_slot
evsr	./fmopl.h	/^	INT32 evsr;	\/* envelope step for RR :RR[ksr]           *\/$/;"	m	struct:fm_opl_slot
evt	./bt.h	/^    uint8_t	evt;$/;"	m	struct:hci_event_hdr
evt	./usb-bt.c	/^    } evt, acl, sco;$/;"	m	struct:USBBtState	typeref:struct:USBBtState::usb_hci_in_fifo_s	file:
evt_auth_complete	./bt.h	/^} __attribute__ ((packed)) evt_auth_complete;$/;"	t	typeref:struct:__anon143
evt_buf	./bt-hci.c	/^    uint8_t evt_buf[256];$/;"	m	struct:bt_hci_s	file:
evt_change_conn_link_key_complete	./bt.h	/^}  __attribute__ ((packed)) evt_change_conn_link_key_complete;$/;"	t	typeref:struct:__anon146
evt_cmd_complete	./bt.h	/^} __attribute__ ((packed)) evt_cmd_complete;$/;"	t	typeref:struct:__anon151
evt_cmd_status	./bt.h	/^} __attribute__ ((packed)) evt_cmd_status;$/;"	t	typeref:struct:__anon152
evt_conn_complete	./bt.h	/^} __attribute__ ((packed)) evt_conn_complete;$/;"	t	typeref:struct:__anon140
evt_conn_ptype_changed	./bt.h	/^} __attribute__ ((packed)) evt_conn_ptype_changed;$/;"	t	typeref:struct:__anon166
evt_conn_request	./bt.h	/^} __attribute__ ((packed)) evt_conn_request;$/;"	t	typeref:struct:__anon141
evt_data_buffer_overflow	./bt.h	/^} __attribute__ ((packed)) evt_data_buffer_overflow;$/;"	t	typeref:struct:__anon163
evt_disconn_complete	./bt.h	/^} __attribute__ ((packed)) evt_disconn_complete;$/;"	t	typeref:struct:__anon142
evt_encrypt_change	./bt.h	/^} __attribute__ ((packed)) evt_encrypt_change;$/;"	t	typeref:struct:__anon145
evt_flow_spec_complete	./bt.h	/^} __attribute__ ((packed)) evt_flow_spec_complete;$/;"	t	typeref:struct:__anon169
evt_flush_occured	./bt.h	/^} __attribute__ ((packed)) evt_flush_occured;$/;"	t	typeref:struct:__anon154
evt_hardware_error	./bt.h	/^} __attribute__ ((packed)) evt_hardware_error;$/;"	t	typeref:struct:__anon153
evt_link_key_notify	./bt.h	/^} __attribute__ ((packed)) evt_link_key_notify;$/;"	t	typeref:struct:__anon162
evt_link_key_req	./bt.h	/^} __attribute__ ((packed)) evt_link_key_req;$/;"	t	typeref:struct:__anon161
evt_master_link_key_complete	./bt.h	/^} __attribute__ ((packed)) evt_master_link_key_complete;$/;"	t	typeref:struct:__anon147
evt_max_slots_change	./bt.h	/^} __attribute__ ((packed)) evt_max_slots_change;$/;"	t	typeref:struct:__anon164
evt_mode_change	./bt.h	/^} __attribute__ ((packed)) evt_mode_change;$/;"	t	typeref:struct:__anon158
evt_num_comp_pkts	./bt.h	/^} __attribute__ ((packed)) evt_num_comp_pkts;$/;"	t	typeref:struct:__anon156
evt_packet	./bt-hci.c	/^    uint8_t *(*evt_packet)(void *opaque);$/;"	m	struct:bt_hci_s	file:
evt_pin_code_req	./bt.h	/^} __attribute__ ((packed)) evt_pin_code_req;$/;"	t	typeref:struct:__anon160
evt_pscan_rep_mode_change	./bt.h	/^} __attribute__ ((packed)) evt_pscan_rep_mode_change;$/;"	t	typeref:struct:__anon168
evt_qos_setup_complete	./bt.h	/^} __attribute__ ((packed)) evt_qos_setup_complete;$/;"	t	typeref:struct:__anon150
evt_qos_violation	./bt.h	/^} __attribute__ ((packed)) evt_qos_violation;$/;"	t	typeref:struct:__anon167
evt_read_clock_offset_complete	./bt.h	/^} __attribute__ ((packed)) evt_read_clock_offset_complete;$/;"	t	typeref:struct:__anon165
evt_read_remote_ext_features_complete	./bt.h	/^} __attribute__ ((packed)) evt_read_remote_ext_features_complete;$/;"	t	typeref:struct:__anon172
evt_read_remote_features_complete	./bt.h	/^} __attribute__ ((packed)) evt_read_remote_features_complete;$/;"	t	typeref:struct:__anon148
evt_read_remote_version_complete	./bt.h	/^} __attribute__ ((packed)) evt_read_remote_version_complete;$/;"	t	typeref:struct:__anon149
evt_remote_name_req_complete	./bt.h	/^} __attribute__ ((packed)) evt_remote_name_req_complete;$/;"	t	typeref:struct:__anon144
evt_return_link_keys	./bt.h	/^} __attribute__ ((packed)) evt_return_link_keys;$/;"	t	typeref:struct:__anon159
evt_role_change	./bt.h	/^} __attribute__ ((packed)) evt_role_change;$/;"	t	typeref:struct:__anon155
evt_sniff_subrate	./bt.h	/^} __attribute__ ((packed)) evt_sniff_subrate;$/;"	t	typeref:struct:__anon175
evt_submit	./bt-hci.c	/^    void (*evt_submit)(void *opaque, int len);$/;"	m	struct:bt_hci_s	file:
evt_sync_conn_changed	./bt.h	/^} __attribute__ ((packed)) evt_sync_conn_changed;$/;"	t	typeref:struct:__anon174
evt_sync_conn_complete	./bt.h	/^} __attribute__ ((packed)) evt_sync_conn_complete;$/;"	t	typeref:struct:__anon173
evtchn_port_or_error_t	./xen_common.h	23;"	d
evtchndev	./xen_backend.h	/^    int                evtchndev;$/;"	m	struct:XenDevice
evtime	./omap2.c	/^    uint32_t evtime[2];$/;"	m	struct:omap_prcm_s	file:
execute_command	./scsi-generic.c	/^static int execute_command(BlockDriverState *bdrv,$/;"	f	file:
exit_park_mode_cp	./bt.h	/^} __attribute__ ((packed)) exit_park_mode_cp;$/;"	t	typeref:struct:__anon62
exit_sniff_mode_cp	./bt.h	/^} __attribute__ ((packed)) exit_sniff_mode_cp;$/;"	t	typeref:struct:__anon60
exp	./adlib.c	/^    int64_t exp[2];$/;"	m	struct:__anon7	file:
expand2	./vga.c	/^static uint16_t expand2[256];$/;"	v	file:
expand4	./vga.c	/^static uint32_t expand4[256];$/;"	v	file:
expand4to8	./vga.c	/^static uint8_t expand4to8[16];$/;"	v	file:
expansion_header_offset	./device-assignment.c	/^    uint16_t expansion_header_offset;$/;"	m	struct:option_rom_header	file:
ext_adc_hz	./wm8750.c	/^    int adc_hz, dac_hz, ext_adc_hz, ext_dac_hz, master;$/;"	m	struct:__anon481	file:
ext_dac_hz	./wm8750.c	/^    int adc_hz, dac_hz, ext_adc_hz, ext_dac_hz, master;$/;"	m	struct:__anon481	file:
ext_error	./ide.c	/^    uint8_t ext_error;$/;"	m	struct:IDEState	file:
ext_size	./usb-musb.c	/^    int ext_size[2];$/;"	m	struct:__anon458	file:
extboot_cmd	./extboot.c	/^union extboot_cmd$/;"	u	file:
extboot_init	./extboot.c	/^void extboot_init(BlockDriverState *bs, int cmd)$/;"	f
extboot_read	./extboot.c	/^static uint32_t extboot_read(void *opaque, uint32_t addr)$/;"	f	file:
extboot_write_cmd	./extboot.c	/^static void extboot_write_cmd(void *opaque, uint32_t addr, uint32_t value)$/;"	f	file:
extended	./xenfb.c	/^    int extended;$/;"	m	struct:XenInput	file:
extended_inquiry_info	./bt.h	/^} __attribute__ ((packed)) extended_inquiry_info;$/;"	t	typeref:struct:__anon176
extension	./stellaris_input.c	/^    int extension;$/;"	m	struct:__anon418	file:
extension_bit	./syborg_keyboard.c	/^    int extension_bit;$/;"	m	struct:__anon428	file:
external_clock	./smbios.h	/^    uint16_t external_clock;$/;"	m	struct:smbios_type_4
extrst	./r2d.c	/^    uint16_t extrst;$/;"	m	struct:__anon375	file:
extsts	./ppc405_uc.c	/^    uint8_t extsts;$/;"	m	struct:ppc4xx_i2c_t	file:
faddr	./lm832x.c	/^	uint8_t faddr;$/;"	m	struct:__anon274::__anon278	file:
faddr	./usb-musb.c	/^    uint16_t faddr[2];$/;"	m	struct:__anon458	file:
faddr	./usb-musb.c	/^    uint8_t faddr;$/;"	m	struct:MUSBState	file:
fail_cnt	./ftl_gc_manager.c	/^int fail_cnt = 0;$/;"	v
fake_io	./ppc_prep.c	/^    uint8_t fake_io[2];$/;"	m	struct:sysctrl_t	file:
falling	./pxa2xx_gpio.c	/^    uint32_t falling[PXA2XX_GPIO_BANKS];$/;"	m	struct:PXA2xxGPIOInfo	file:
family_str	./smbios.h	/^    uint8_t family_str;$/;"	m	struct:smbios_type_1
faults	./tmp105.c	/^    int faults;$/;"	m	struct:__anon446	file:
fb	./blizzard.c	/^    void *fb;$/;"	m	struct:__anon18	file:
fb_connect	./xenfb.c	/^static int fb_connect(struct XenDevice *xendev)$/;"	f	file:
fb_disconnect	./xenfb.c	/^static void fb_disconnect(struct XenDevice *xendev)$/;"	f	file:
fb_event	./xenfb.c	/^static void fb_event(struct XenDevice *xendev)$/;"	f	file:
fb_frontend_changed	./xenfb.c	/^static void fb_frontend_changed(struct XenDevice *xendev, const char *node)$/;"	f	file:
fb_init	./xenfb.c	/^static int fb_init(struct XenDevice *xendev)$/;"	f	file:
fb_len	./xenfb.c	/^    size_t            fb_len;$/;"	m	struct:XenFB	file:
fb_size	./vmware_vga.c	/^    int fb_size;$/;"	m	struct:vmsvga_state_s	file:
fbpages	./xenfb.c	/^    int               fbpages;$/;"	m	struct:XenFB	file:
fbrd	./pl011.c	/^    uint32_t fbrd;$/;"	m	struct:__anon332	file:
fc	./fmopl.h	/^	UINT32  fc;			\/* Freq. Increment base                *\/$/;"	m	struct:fm_opl_channel
fc_rcv_pause	./eepro100.c	/^    uint32_t fc_xmt_pause, fc_rcv_pause, fc_rcv_unsupported;$/;"	m	struct:__anon237	file:
fc_rcv_unsupported	./eepro100.c	/^    uint32_t fc_xmt_pause, fc_rcv_pause, fc_rcv_unsupported;$/;"	m	struct:__anon237	file:
fc_xmt_pause	./eepro100.c	/^    uint32_t fc_xmt_pause, fc_rcv_pause, fc_rcv_unsupported;$/;"	m	struct:__anon237	file:
fclk	./omap1.c	/^    omap_clk fclk;$/;"	m	struct:omap_uart_s	file:
fcr	./serial.c	/^    uint8_t fcr;$/;"	m	struct:SerialState	file:
fcr	./sh_serial.c	/^    uint16_t fcr;$/;"	m	struct:__anon390	file:
fcr	./vga_int.h	/^    uint8_t fcr; \/* Feature Control Register *\/$/;"	m	struct:VGACommonState
fd_base	./sun4m.c	/^    target_phys_addr_t serial_base, fd_base;$/;"	m	struct:sun4c_hwdef	file:
fd_base	./sun4m.c	/^    target_phys_addr_t serial_base, fd_base;$/;"	m	struct:sun4m_hwdef	file:
fd_format_t	./fdc.c	/^typedef struct fd_format_t {$/;"	s	file:
fd_format_t	./fdc.c	/^} fd_format_t;$/;"	t	typeref:struct:fd_format_t	file:
fd_formats	./fdc.c	/^static const fd_format_t fd_formats[] = {$/;"	v	file:
fd_init	./fdc.c	/^static void fd_init (fdrive_t *drv, BlockDriverState *bs)$/;"	f	file:
fd_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, fd_irq, me_irq, cs_irq, ecc_irq;$/;"	m	struct:sun4m_hwdef	file:
fd_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, fd_irq, me_irq;$/;"	m	struct:sun4c_hwdef	file:
fd_load	./fdc.c	/^static int fd_load (QEMUFile *f, fdrive_t *fd)$/;"	f	file:
fd_recalibrate	./fdc.c	/^static void fd_recalibrate (fdrive_t *drv)$/;"	f	file:
fd_revalidate	./fdc.c	/^static void fd_revalidate (fdrive_t *drv)$/;"	f	file:
fd_save	./fdc.c	/^static void fd_save (QEMUFile *f, fdrive_t *fd)$/;"	f	file:
fd_sector	./fdc.c	/^static int fd_sector (fdrive_t *drv)$/;"	f	file:
fd_seek	./fdc.c	/^static int fd_seek (fdrive_t *drv, uint8_t head, uint8_t track, uint8_t sect,$/;"	f	file:
fdaddr	./pxa2xx_lcd.c	/^    uint32_t fdaddr;$/;"	m	struct:__anon370	file:
fdc_info	./fdc.c	/^static SysBusDeviceInfo fdc_info = {$/;"	v	file:
fdc_init1	./fdc.c	/^static void fdc_init1(SysBusDevice *dev)$/;"	f	file:
fdc_load	./fdc.c	/^static int fdc_load (QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
fdc_register_devices	./fdc.c	/^static void fdc_register_devices(void)$/;"	f	file:
fdc_save	./fdc.c	/^static void fdc_save (QEMUFile *f, void *opaque)$/;"	f	file:
fdc_tc	./slavio_misc.c	/^    qemu_irq fdc_tc;$/;"	m	struct:MiscState	file:
fdctrl_external_reset	./fdc.c	/^static void fdctrl_external_reset(void *opaque)$/;"	f	file:
fdctrl_format_sector	./fdc.c	/^static void fdctrl_format_sector (fdctrl_t *fdctrl)$/;"	f	file:
fdctrl_get_drive_type	./fdc.c	/^int fdctrl_get_drive_type(fdctrl_t *fdctrl, int drive_num)$/;"	f
fdctrl_handle_configure	./fdc.c	/^static void fdctrl_handle_configure (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_drive_specification_command	./fdc.c	/^static void fdctrl_handle_drive_specification_command (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_dumpreg	./fdc.c	/^static void fdctrl_handle_dumpreg (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_format_track	./fdc.c	/^static void fdctrl_handle_format_track (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_lock	./fdc.c	/^static void fdctrl_handle_lock (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_option	./fdc.c	/^static void fdctrl_handle_option (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_partid	./fdc.c	/^static void fdctrl_handle_partid (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_perpendicular_mode	./fdc.c	/^static void fdctrl_handle_perpendicular_mode (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_powerdown_mode	./fdc.c	/^static void fdctrl_handle_powerdown_mode (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_readid	./fdc.c	/^static void fdctrl_handle_readid (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_recalibrate	./fdc.c	/^static void fdctrl_handle_recalibrate (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_relative_seek_in	./fdc.c	/^static void fdctrl_handle_relative_seek_in (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_relative_seek_out	./fdc.c	/^static void fdctrl_handle_relative_seek_out (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_restore	./fdc.c	/^static void fdctrl_handle_restore (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_save	./fdc.c	/^static void fdctrl_handle_save (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_seek	./fdc.c	/^static void fdctrl_handle_seek (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_sense_drive_status	./fdc.c	/^static void fdctrl_handle_sense_drive_status (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_sense_interrupt_status	./fdc.c	/^static void fdctrl_handle_sense_interrupt_status (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_specify	./fdc.c	/^static void fdctrl_handle_specify (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_handle_tc	./fdc.c	/^static void fdctrl_handle_tc(void *opaque, int irq, int level)$/;"	f	file:
fdctrl_handle_version	./fdc.c	/^static void fdctrl_handle_version (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_init	./fdc.c	/^fdctrl_t *fdctrl_init (qemu_irq irq, int dma_chann, int mem_mapped,$/;"	f
fdctrl_init_common	./fdc.c	/^static void fdctrl_init_common (fdctrl_t *fdctrl, int dma_chann,$/;"	f	file:
fdctrl_media_changed	./fdc.c	/^static int fdctrl_media_changed(fdrive_t *drv)$/;"	f	file:
fdctrl_mem_read	./fdc.c	/^static CPUReadMemoryFunc *fdctrl_mem_read[3] = {$/;"	v	file:
fdctrl_mem_read_strict	./fdc.c	/^static CPUReadMemoryFunc *fdctrl_mem_read_strict[3] = {$/;"	v	file:
fdctrl_mem_write	./fdc.c	/^static CPUWriteMemoryFunc *fdctrl_mem_write[3] = {$/;"	v	file:
fdctrl_mem_write_strict	./fdc.c	/^static CPUWriteMemoryFunc *fdctrl_mem_write_strict[3] = {$/;"	v	file:
fdctrl_raise_irq	./fdc.c	/^static void fdctrl_raise_irq (fdctrl_t *fdctrl, uint8_t status0)$/;"	f	file:
fdctrl_read	./fdc.c	/^static uint32_t fdctrl_read (void *opaque, uint32_t reg)$/;"	f	file:
fdctrl_read_data	./fdc.c	/^static uint32_t fdctrl_read_data (fdctrl_t *fdctrl)$/;"	f	file:
fdctrl_read_dir	./fdc.c	/^static uint32_t fdctrl_read_dir (fdctrl_t *fdctrl)$/;"	f	file:
fdctrl_read_dor	./fdc.c	/^static uint32_t fdctrl_read_dor (fdctrl_t *fdctrl)$/;"	f	file:
fdctrl_read_main_status	./fdc.c	/^static uint32_t fdctrl_read_main_status (fdctrl_t *fdctrl)$/;"	f	file:
fdctrl_read_mem	./fdc.c	/^static uint32_t fdctrl_read_mem (void *opaque, target_phys_addr_t reg)$/;"	f	file:
fdctrl_read_port	./fdc.c	/^static uint32_t fdctrl_read_port (void *opaque, uint32_t reg)$/;"	f	file:
fdctrl_read_statusA	./fdc.c	/^static uint32_t fdctrl_read_statusA (fdctrl_t *fdctrl)$/;"	f	file:
fdctrl_read_statusB	./fdc.c	/^static uint32_t fdctrl_read_statusB (fdctrl_t *fdctrl)$/;"	f	file:
fdctrl_read_tape	./fdc.c	/^static uint32_t fdctrl_read_tape (fdctrl_t *fdctrl)$/;"	f	file:
fdctrl_reset	./fdc.c	/^static void fdctrl_reset (fdctrl_t *fdctrl, int do_irq)$/;"	f	file:
fdctrl_reset_fifo	./fdc.c	/^static void fdctrl_reset_fifo (fdctrl_t *fdctrl)$/;"	f	file:
fdctrl_reset_irq	./fdc.c	/^static void fdctrl_reset_irq (fdctrl_t *fdctrl)$/;"	f	file:
fdctrl_result_timer	./fdc.c	/^static void fdctrl_result_timer(void *opaque)$/;"	f	file:
fdctrl_seek_to_next_sect	./fdc.c	/^static int fdctrl_seek_to_next_sect (fdctrl_t *fdctrl, fdrive_t *cur_drv)$/;"	f	file:
fdctrl_set_fifo	./fdc.c	/^static void fdctrl_set_fifo (fdctrl_t *fdctrl, int fifo_len, int do_irq)$/;"	f	file:
fdctrl_start_transfer	./fdc.c	/^static void fdctrl_start_transfer (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_start_transfer_del	./fdc.c	/^static void fdctrl_start_transfer_del (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_stop_transfer	./fdc.c	/^static void fdctrl_stop_transfer (fdctrl_t *fdctrl, uint8_t status0,$/;"	f	file:
fdctrl_t	./fdc.c	/^struct fdctrl_t {$/;"	s	file:
fdctrl_t	./fdc.h	/^typedef struct fdctrl_t fdctrl_t;$/;"	t	typeref:struct:fdctrl_t
fdctrl_transfer_handler	./fdc.c	/^static int fdctrl_transfer_handler (void *opaque, int nchan,$/;"	f	file:
fdctrl_unimplemented	./fdc.c	/^static void fdctrl_unimplemented (fdctrl_t *fdctrl, int direction)$/;"	f	file:
fdctrl_write	./fdc.c	/^static void fdctrl_write (void *opaque, uint32_t reg, uint32_t value)$/;"	f	file:
fdctrl_write_data	./fdc.c	/^static void fdctrl_write_data (fdctrl_t *fdctrl, uint32_t value)$/;"	f	file:
fdctrl_write_dor	./fdc.c	/^static void fdctrl_write_dor (fdctrl_t *fdctrl, uint32_t value)$/;"	f	file:
fdctrl_write_mem	./fdc.c	/^static void fdctrl_write_mem (void *opaque,$/;"	f	file:
fdctrl_write_port	./fdc.c	/^static void fdctrl_write_port (void *opaque, uint32_t reg, uint32_t value)$/;"	f	file:
fdctrl_write_rate	./fdc.c	/^static void fdctrl_write_rate (fdctrl_t *fdctrl, uint32_t value)$/;"	f	file:
fdctrl_write_tape	./fdc.c	/^static void fdctrl_write_tape (fdctrl_t *fdctrl, uint32_t value)$/;"	f	file:
fdisk_flags_t	./fdc.c	/^typedef enum fdisk_flags_t {$/;"	g	file:
fdisk_flags_t	./fdc.c	/^} fdisk_flags_t;$/;"	t	typeref:enum:fdisk_flags_t	file:
fdisk_type_t	./fdc.c	/^typedef enum fdisk_type_t {$/;"	g	file:
fdisk_type_t	./fdc.c	/^} fdisk_type_t;$/;"	t	typeref:enum:fdisk_type_t	file:
fdrive_t	./fdc.c	/^typedef struct fdrive_t {$/;"	s	file:
fdrive_t	./fdc.c	/^} fdrive_t;$/;"	t	typeref:struct:fdrive_t	file:
fdrive_type_t	./fdc.c	/^typedef enum fdrive_type_t {$/;"	g	file:
fdrive_type_t	./fdc.c	/^} fdrive_type_t;$/;"	t	typeref:enum:fdrive_type_t	file:
fe	./xen_backend.h	/^    char               *fe;$/;"	m	struct:XenDevice
fe_state	./xen_backend.h	/^    enum xenbus_state  fe_state;$/;"	m	struct:XenDevice	typeref:enum:XenDevice::xenbus_state
feat	./sh_serial.c	/^    int feat;$/;"	m	struct:__anon390	file:
feat	./sh_timer.c	/^    int feat;$/;"	m	struct:__anon391	file:
feat	./sh_timer.c	/^    int feat;$/;"	m	struct:__anon392	file:
feature	./bt-hid.c	/^    } dataother, datain, dataout, feature, intrdataout;$/;"	m	struct:bt_hid_device_s	typeref:struct:bt_hid_device_s::__anon23	file:
feature	./ide.c	/^    uint8_t feature;$/;"	m	struct:IDEState	file:
feature_update	./xenfb.c	/^    int               feature_update;$/;"	m	struct:XenFB	file:
features	./bt.h	/^    uint8_t	features[8];$/;"	m	struct:__anon125
features	./bt.h	/^    uint8_t	features[8];$/;"	m	struct:__anon127
features	./bt.h	/^    uint8_t	features[8];$/;"	m	struct:__anon148
features	./bt.h	/^    uint8_t	features[8];$/;"	m	struct:__anon172
features	./virtio.h	/^    uint32_t features;$/;"	m	struct:VirtIODevice
fec	./bt.h	/^    uint8_t	fec;$/;"	m	struct:__anon120
fec	./bt.h	/^    uint8_t	fec;$/;"	m	struct:__anon121
feedback2	./fmopl.c	/^static INT32 feedback2;		\/* connect for SLOT 2 *\/$/;"	v	file:
ferr_irq	./pc.c	/^static qemu_irq ferr_irq;$/;"	v	file:
fetch_bd	./ac97.c	/^static void fetch_bd (AC97LinkState *s, AC97BusMasterRegs *r)$/;"	f	file:
ffs_bit	./apic.c	/^static int ffs_bit(uint32_t value)$/;"	f	file:
fi	./usb-ohci.c	/^    uint32_t fi:14;$/;"	m	struct:__anon462	file:
fidr	./pxa2xx_lcd.c	/^    uint32_t fidr;$/;"	m	struct:__anon370	file:
field_width	./sh_intc.h	/^    unsigned long set_reg, clr_reg, reg_width, field_width;$/;"	m	struct:intc_prio_reg
fields	./e1000_hw.h	/^        } fields;$/;"	m	union:e1000_context_desc::__anon229	typeref:struct:e1000_context_desc::__anon229::__anon230
fields	./e1000_hw.h	/^        } fields;$/;"	m	union:e1000_data_desc::__anon233	typeref:struct:e1000_data_desc::__anon233::__anon234
fields	./e1000_hw.h	/^        } fields;$/;"	m	union:e1000_tx_desc::__anon223	typeref:struct:e1000_tx_desc::__anon223::__anon224
fifo	./fdc.c	/^    uint8_t *fifo;$/;"	m	struct:fdctrl_t	file:
fifo	./lm832x.c	/^        uint8_t fifo[16];$/;"	m	struct:__anon274::__anon277	file:
fifo	./mcf_uart.c	/^    uint8_t fifo[4];$/;"	m	struct:__anon290	file:
fifo	./omap.h	/^        uint8_t *fifo;$/;"	m	struct:I2SCodec::i2s_fifo_s
fifo	./omap_i2c.c	/^    uint32_t fifo;$/;"	m	struct:omap_i2c_s	file:
fifo	./omap_mmc.c	/^    uint16_t fifo[32];$/;"	m	struct:omap_mmc_s	file:
fifo	./pl181.c	/^    uint32_t fifo[PL181_FIFO_LEN];$/;"	m	struct:__anon340	file:
fifo	./pxa.h	/^    uint32_t fifo[16];$/;"	m	struct:PXA2xxI2SState
fifo	./sb16.c	/^    int fifo;$/;"	m	struct:SB16State	file:
fifo	./soc_dma.c	/^           } fifo;$/;"	m	union:dma_s::memmap_entry_s::__anon396	typeref:struct:dma_s::memmap_entry_s::__anon396::__anon397	file:
fifo	./spitz.c	/^    uint8_t fifo[16];$/;"	m	struct:__anon401	file:
fifo	./stellaris.c	/^    } fifo[4];$/;"	m	struct:__anon412	typeref:struct:__anon412::__anon413	file:
fifo	./usb-bt.c	/^        } fifo[CFIFO_LEN_MASK + 1];$/;"	m	struct:USBBtState::usb_hci_in_fifo_s	typeref:struct:USBBtState::usb_hci_in_fifo_s::__anon455	file:
fifo	./vmware_vga.c	/^            uint32_t fifo[0];$/;"	m	struct:vmsvga_state_s::__anon474::__anon475	file:
fifo	./vmware_vga.c	/^        uint32_t *fifo;$/;"	m	union:vmsvga_state_s::__anon474	file:
fifo_buf	./soc_dma.c	/^static void *fifo_buf;$/;"	v	file:
fifo_clear	./serial.c	/^static void fifo_clear(SerialState *s, int fifo)$/;"	f	file:
fifo_get	./serial.c	/^static uint8_t fifo_get(SerialState *s, int fifo)$/;"	f	file:
fifo_len	./mcf_uart.c	/^    int fifo_len;$/;"	m	struct:__anon290	file:
fifo_len	./omap_mmc.c	/^    int fifo_len;$/;"	m	struct:omap_mmc_s	file:
fifo_len	./pl181.c	/^    int fifo_len;$/;"	m	struct:__anon340	file:
fifo_len	./pxa.h	/^    int fifo_len;$/;"	m	struct:PXA2xxI2SState
fifo_pop	./syborg_serial.c	/^static uint32_t fifo_pop(SyborgSerialState *s)$/;"	f	file:
fifo_pos	./pl181.c	/^    int fifo_pos;$/;"	m	struct:__anon340	file:
fifo_push	./syborg_serial.c	/^static void fifo_push(SyborgSerialState *s, uint32_t new_value)$/;"	f	file:
fifo_put	./serial.c	/^static int fifo_put(SerialState *s, int fifo, uint8_t chr)$/;"	f	file:
fifo_size	./soc_dma.c	/^static int fifo_size;$/;"	v	file:
fifo_size	./syborg_keyboard.c	/^    uint32_t fifo_size;$/;"	m	struct:__anon428	file:
fifo_size	./syborg_pointer.c	/^    uint32_t fifo_size;$/;"	m	struct:__anon431	file:
fifo_size	./syborg_serial.c	/^    uint32_t fifo_size;$/;"	m	struct:__anon435	file:
fifo_start	./omap_mmc.c	/^    int fifo_start;$/;"	m	struct:omap_mmc_s	file:
fifo_timeout_int	./serial.c	/^static void fifo_timeout_int (void *opaque) {$/;"	f	file:
fifo_timeout_timer	./serial.c	/^    struct QEMUTimer *fifo_timeout_timer;$/;"	m	struct:SerialState	typeref:struct:SerialState::QEMUTimer	file:
fifoaddr	./usb-musb.c	/^    int fifoaddr[2];$/;"	m	struct:__anon458	file:
fifolen	./spitz.c	/^    int fifopos, fifolen;$/;"	m	struct:__anon401	file:
fifolen	./usb-musb.c	/^    int fifolen[2];$/;"	m	struct:__anon458	file:
fifopos	./spitz.c	/^    int fifopos, fifolen;$/;"	m	struct:__anon401	file:
fifosize	./usb-musb.c	/^    uint8_t fifosize;$/;"	m	struct:__anon458	file:
fifostart	./usb-musb.c	/^    int fifostart[2];$/;"	m	struct:__anon458	file:
file	./ds1225y.c	/^    QEMUFile *file;$/;"	m	struct:ds1225y_t	file:
file	./lm832x.c	/^        uint16_t file[256];$/;"	m	struct:__anon274::__anon278	file:
file_blk	./xen_disk.c	/^    int64_t             file_blk;$/;"	m	struct:XenBlkDev	file:
file_size	./xen_disk.c	/^    int64_t             file_size;$/;"	m	struct:XenBlkDev	file:
filename	./xen_disk.c	/^    const char          *filename;$/;"	m	struct:XenBlkDev	file:
fileproto	./xen_disk.c	/^    const char          *fileproto;$/;"	m	struct:XenBlkDev	file:
filter	./tsc2005.c	/^    int filter;$/;"	m	struct:__anon448	file:
filter	./tsc210x.c	/^    int filter;$/;"	m	struct:__anon450	file:
filter	./usb-net.c	/^    uint16_t filter;$/;"	m	struct:USBNetState	file:
filter_data	./tsc210x.c	/^    uint16_t filter_data[0x14];$/;"	m	struct:__anon450	file:
fiq	./omap1.c	/^    uint32_t fiq;$/;"	m	struct:omap_intr_handler_bank_s	file:
fiq	./pl190.c	/^    qemu_irq fiq;$/;"	m	struct:__anon341	file:
fiq_enabled	./integratorcp.c	/^    uint32_t fiq_enabled;$/;"	m	struct:__anon272	file:
fiq_enabled	./integratorcp.c	/^  uint32_t fiq_enabled;$/;"	m	struct:icp_pic_state	file:
fiq_select	./pl190.c	/^    uint32_t fiq_select;$/;"	m	struct:__anon341	file:
fir	./pxa.h	/^    PXA2xxFIrState *fir;$/;"	m	struct:__anon361
first_bus	./pci.c	/^static PCIBus *first_bus;$/;"	v	file:
first_multi	./virtio-net.c	/^        int first_multi;$/;"	m	struct:VirtIONet::__anon470	file:
first_psm	./bt.h	/^    struct bt_l2cap_psm_s *first_psm;$/;"	m	struct:bt_l2cap_device_s	typeref:struct:bt_l2cap_device_s::bt_l2cap_psm_s
firstbyte	./twl92230.c	/^    int firstbyte;$/;"	m	struct:__anon453	file:
fit	./usb-ohci.c	/^    uint32_t fit:1;$/;"	m	struct:__anon462	file:
fit_next	./ppc.c	/^    uint64_t fit_next;    \/* Tick for next FIT interrupt  *\/$/;"	m	struct:ppcemb_timer_t	file:
fit_timer	./ppc.c	/^    struct QEMUTimer *fit_timer;$/;"	m	struct:ppcemb_timer_t	typeref:struct:ppcemb_timer_t::QEMUTimer	file:
fl_base_addr	./usb-uhci.c	/^    uint32_t fl_base_addr; \/* frame list base address *\/$/;"	m	struct:UHCIState	file:
fl_mem	./pflash_cfi01.c	/^    int fl_mem;$/;"	m	struct:pflash_t	file:
fl_mem	./pflash_cfi02.c	/^    int fl_mem;$/;"	m	struct:pflash_t	file:
flag_seq_write	./firm_buffer_manager.c	/^int flag_seq_write;$/;"	v
flags	./arm_sysctl.c	/^    uint32_t flags;$/;"	m	struct:__anon9	file:
flags	./bt.h	/^    uint16_t	flags;$/;"	m	struct:__anon183
flags	./bt.h	/^    uint16_t	flags;$/;"	m	struct:__anon184
flags	./bt.h	/^    uint8_t	flags;			\/* Reserved *\/$/;"	m	struct:__anon150
flags	./bt.h	/^    uint8_t	flags;$/;"	m	struct:__anon169
flags	./bt.h	/^    uint8_t	flags;$/;"	m	struct:__anon186
flags	./bt.h	/^    uint8_t 	flags;			\/* Reserved *\/$/;"	m	struct:__anon64
flags	./e1000_hw.h	/^        } flags;$/;"	m	union:e1000_data_desc::__anon231	typeref:struct:e1000_data_desc::__anon231::__anon232
flags	./e1000_hw.h	/^        } flags;$/;"	m	union:e1000_tx_desc::__anon221	typeref:struct:e1000_tx_desc::__anon221::__anon222
flags	./fdc.c	/^    fdisk_flags_t flags;$/;"	m	struct:fdrive_t	file:
flags	./i8254.h	/^    uint32_t flags;$/;"	m	struct:PITState
flags	./mcf_fec.c	/^    uint16_t flags;$/;"	m	struct:__anon288	file:
flags	./omap_clk.c	/^    uint32_t flags;$/;"	m	struct:clk	file:
flags	./pl011.c	/^    uint32_t flags;$/;"	m	struct:__anon332	file:
flags	./sh_serial.c	/^    int flags;$/;"	m	struct:__anon390	file:
flags	./syborg_interrupt.c	/^    syborg_int_flags *flags;$/;"	m	struct:__anon426	file:
flags	./usb-msd.c	/^    uint8_t flags;$/;"	m	struct:usb_msd_cbw	file:
flags	./usb-ohci.c	/^    uint32_t flags;$/;"	m	struct:ohci_ed	file:
flags	./usb-ohci.c	/^    uint32_t flags;$/;"	m	struct:ohci_iso_td	file:
flags	./usb-ohci.c	/^    uint32_t flags;$/;"	m	struct:ohci_td	file:
flags	./virtio-net.h	/^    uint8_t flags;$/;"	m	struct:virtio_net_hdr
flags	./virtio.c	/^    uint16_t flags;$/;"	m	struct:VRingAvail	file:
flags	./virtio.c	/^    uint16_t flags;$/;"	m	struct:VRingDesc	file:
flags	./virtio.c	/^    uint16_t flags;$/;"	m	struct:VRingUsed	file:
flags	./xen_backend.h	/^    uint32_t  flags;$/;"	m	struct:XenDevOps
flash	./ssd0303.c	/^    int flash;$/;"	m	struct:__anon404	file:
flash	./tc6393xb.c	/^    NANDFlashState *flash;$/;"	m	struct:TC6393xbState	file:
flash0_size	./omap_sx1.c	105;"	d	file:
flash1_size	./omap_sx1.c	106;"	d	file:
flash2_size	./omap_sx1.c	107;"	d	file:
flash_contents	./tc58128.c	/^    uint8_t *flash_contents;$/;"	m	struct:__anon443	file:
flash_eerd_read	./e1000.c	/^flash_eerd_read(E1000State *s, int x)$/;"	f	file:
flash_offset	./integratorcp.c	/^    uint32_t flash_offset;$/;"	m	struct:__anon272	file:
flip_flop	./dma.c	/^    uint8_t flip_flop;$/;"	m	struct:dma_cont	file:
float_high	./pl061.c	/^    uint8_t float_high;$/;"	m	struct:__anon336	file:
floppy_controller	./ipf.c	/^static fdctrl_t *floppy_controller;$/;"	v	file:
floppy_controller	./pc.c	/^static fdctrl_t *floppy_controller;$/;"	v	file:
floppy_controller	./sun4u.c	/^static fdctrl_t *floppy_controller;$/;"	v	file:
fls_bit	./apic.c	/^static int fls_bit(uint32_t value)$/;"	f	file:
flt_type	./bt.h	/^    uint8_t	flt_type;$/;"	m	struct:__anon74
flush	./mac_dbdma.c	/^    DBDMA_flush flush;$/;"	m	struct:DBDMA_channel	file:
flush_cp	./bt.h	/^} __attribute__ ((packed)) flush_cp;$/;"	t	typeref:struct:__anon75
flush_rp	./bt.h	/^} __attribute__ ((packed)) flush_rp;$/;"	t	typeref:struct:__anon76
fm_opl_channel	./fmopl.h	/^typedef struct fm_opl_channel {$/;"	s
fm_opl_f	./fmopl.h	/^typedef struct fm_opl_f {$/;"	s
fm_opl_slot	./fmopl.h	/^typedef struct fm_opl_slot {$/;"	s
fmt	./sb16.c	/^    audfmt_e fmt;$/;"	m	struct:SB16State	file:
fmt_bits	./sb16.c	/^    int fmt_bits;$/;"	m	struct:SB16State	file:
fmt_signed	./sb16.c	/^    int fmt_signed;$/;"	m	struct:SB16State	file:
fmt_stereo	./sb16.c	/^    int fmt_stereo;$/;"	m	struct:SB16State	file:
fn	./soc_dma.c	/^               soc_dma_io_t fn;$/;"	m	struct:dma_s::memmap_entry_s::__anon396::__anon397	file:
font_offsets	./vga_int.h	/^    uint32_t font_offsets[2];$/;"	m	struct:VGACommonState
foreach_apic	./apic.c	208;"	d	file:
form_factor	./smbios.h	/^    uint8_t form_factor;$/;"	m	struct:smbios_type_17
format	./wm8750.c	/^    uint8_t path[4], mpath[2], power, format;$/;"	m	struct:__anon481	file:
fp_dbg1_r	./ftl.c	/^FILE* fp_dbg1_r;$/;"	v
fp_dbg1_w	./ftl.c	/^FILE* fp_dbg1_w;$/;"	v
fp_dbg9_gc	./ftl.c	/^FILE* fp_dbg9_gc;$/;"	v
fp_perf1_w	./ftl_perf_manager.c	/^FILE* fp_perf1_w;$/;"	v
fp_perf2_r	./ftl_perf_manager.c	/^FILE* fp_perf2_r;$/;"	v
fp_perf2_w	./ftl_perf_manager.c	/^FILE* fp_perf2_w;$/;"	v
fp_perf3_al	./ftl_perf_manager.c	/^FILE* fp_perf3_al;$/;"	v
fp_perf3_up	./ftl_perf_manager.c	/^FILE* fp_perf3_up;$/;"	v
fp_write_workload	./ftl.c	/^FILE* fp_write_workload;$/;"	v
fr	./ppc405_uc.c	/^    uint32_t fr;$/;"	m	struct:ppc405cr_cpc_t	file:
fr	./ppc405_uc.c	/^    uint32_t fr;$/;"	m	struct:ppc405ep_cpc_t	file:
frame	./omap_dma.c	/^        int frame;$/;"	m	struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
frame	./rc4030.c	/^    int32_t frame;$/;"	m	struct:dma_pagetable_entry	file:
frame	./usb-ohci.c	/^    uint16_t frame, pad;$/;"	m	struct:ohci_hcca	file:
frame_addr	./es1370.c	/^    uint32_t frame_addr;$/;"	m	struct:chan	file:
frame_cnt	./es1370.c	/^    uint32_t frame_cnt;$/;"	m	struct:chan	file:
frame_delta	./omap_dma.c	/^        int frame_delta[2];$/;"	m	struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
frame_done	./omap_lcdc.c	/^    int frame_done;$/;"	m	struct:omap_lcd_panel_s	file:
frame_in	./bt-l2cap.c	/^        void (*frame_in)(struct l2cap_chan_s *chan, uint16_t cid,$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
frame_in	./bt-l2cap.c	/^    uint8_t frame_in[65535 + L2CAP_HDR_SIZE] __attribute__ ((aligned (4)));$/;"	m	struct:l2cap_instance_s	file:
frame_in_len	./bt-l2cap.c	/^    int frame_in_len;$/;"	m	struct:l2cap_instance_s	file:
frame_index	./omap_dma.c	/^    int32_t frame_index[2];$/;"	m	struct:omap_dma_channel_s	file:
frame_index_f1	./omap.h	/^    int32_t frame_index_f1;$/;"	m	struct:omap_dma_lcd_channel_s
frame_index_f2	./omap.h	/^    int32_t frame_index_f2;$/;"	m	struct:omap_dma_lcd_channel_s
frame_number	./usb-ohci.c	/^    uint16_t frame_number;$/;"	m	struct:__anon462	file:
frame_out	./bt-l2cap.c	/^    uint8_t frame_out[65535 + L2CAP_HDR_SIZE] __attribute__ ((aligned (4)));$/;"	m	struct:l2cap_instance_s	file:
frame_out_len	./bt-l2cap.c	/^    int frame_out_len;$/;"	m	struct:l2cap_instance_s	file:
frame_timer	./usb-uhci.c	/^    QEMUTimer *frame_timer;$/;"	m	struct:UHCIState	file:
framebuffer	./ssd0303.c	/^    uint8_t framebuffer[132*8];$/;"	m	struct:__anon404	file:
framebuffer	./ssd0323.c	/^    uint8_t framebuffer[128 * 80 \/ 2];$/;"	m	struct:__anon405	file:
framebuffer_update_display	./framebuffer.c	/^void framebuffer_update_display($/;"	f
frames	./omap_dma.c	/^        int frames;$/;"	m	struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
frames	./omap_dma.c	/^    uint16_t frames;$/;"	m	struct:omap_dma_channel_s	file:
frames_f1	./omap.h	/^    uint16_t frames_f1;$/;"	m	struct:omap_dma_lcd_channel_s
frames_f2	./omap.h	/^    uint16_t frames_f2;$/;"	m	struct:omap_dma_lcd_channel_s
frc	./omap.h	/^        uint8_t frc;$/;"	m	struct:omap_mpu_state_s::__anon298
free	./omap1.c	/^    int free;$/;"	m	struct:omap_watchdog_timer_s	file:
free	./xen_backend.h	/^    int       (*free)(struct XenDevice *xendev);$/;"	m	struct:XenDevOps
free_assigned_device	./device-assignment.c	/^static void free_assigned_device(AssignedDevInfo *adev)$/;"	f	file:
free_dev_irq_entries	./device-assignment.c	/^static void free_dev_irq_entries(AssignedDevice *dev)$/;"	f	file:
free_requests	./scsi-disk.c	/^static SCSIRequest *free_requests = NULL;$/;"	v	file:
free_requests	./scsi-generic.c	/^static SCSIRequest *free_requests = NULL;$/;"	v	file:
free_run	./wdt_i6300esb.c	/^    int free_run;               \/* If true, reload timer on expiry. *\/$/;"	m	struct:I6300State	file:
free_trimmed_sector_entry	./ssd_trim_manager.c	/^void free_trimmed_sector_entry(trimmed_sector_entry* pTSE)$/;"	f
frep	./openpic.c	/^    uint32_t frep; \/* Feature reporting register *\/$/;"	m	struct:openpic_t	file:
freq	./adlib.c	/^    int freq;$/;"	m	struct:__anon6	file:
freq	./arm_timer.c	/^    int freq;$/;"	m	struct:__anon10	file:
freq	./gus.c	/^    int freq;$/;"	m	struct:GUSState	file:
freq	./gus.c	/^    int freq;$/;"	m	struct:__anon268	file:
freq	./musicpal.c	/^    int freq;$/;"	m	struct:mv88w8618_timer_state	file:
freq	./pxa2xx_timer.c	/^    uint32_t freq;$/;"	m	struct:__anon373	file:
freq	./pxa2xx_timer.c	/^    uint32_t freq;$/;"	m	struct:__anon374	file:
freq	./sb16.c	/^    int freq;$/;"	m	struct:SB16State	file:
freq	./sh_serial.c	/^    int freq;$/;"	m	struct:__anon390	file:
freq	./sh_timer.c	/^    int freq;$/;"	m	struct:__anon391	file:
freq	./soc_dma.h	/^    int64_t freq;$/;"	m	struct:soc_dma_s
freq	./syborg_timer.c	/^    uint32_t freq;$/;"	m	struct:__anon437	file:
freq	./vga_int.h	/^    int freq;$/;"	m	struct:vga_precise_retrace
freq_hz	./xilinx_timer.c	/^    uint32_t freq_hz;$/;"	m	struct:timerblock	file:
freqbase	./fmopl.h	/^	double freqbase;	\/* frequency base                    *\/$/;"	m	struct:fm_opl_f
freqs	./cs4231a.c	/^static int freqs[2][8] = {$/;"	v	file:
frequency	./escc.c	/^    uint32_t frequency;$/;"	m	struct:SerialState	file:
frnum	./usb-uhci.c	/^    uint16_t frnum; \/* frame number *\/$/;"	m	struct:UHCIState	file:
fromBCD	./m48t59.c	/^static inline uint8_t fromBCD (uint8_t BCD)$/;"	f	file:
from_bcd	./mc146818rtc.c	/^static inline int from_bcd(RTCState *s, int a)$/;"	f	file:
from_bcd	./twl92230.c	/^static inline int from_bcd(uint8_t val)$/;"	f	file:
frontend_changed	./xen_backend.h	/^    void      (*frontend_changed)(struct XenDevice *xendev, const char *node);$/;"	m	struct:XenDevOps
frt	./usb-ohci.c	/^    uint32_t frt:1;$/;"	m	struct:__anon462	file:
frx_queue	./musicpal.c	/^    uint32_t frx_queue[4];$/;"	m	struct:mv88w8618_eth_state	file:
fs	./omap.h	/^    unsigned char fs;$/;"	m	struct:omap_dma_lcd_channel_s
fs	./omap_dma.c	/^    int fs;$/;"	m	struct:omap_dma_channel_s	file:
fs_channel	./etraxfs_dma.c	/^static inline int fs_channel(target_phys_addr_t addr)$/;"	f	file:
fs_dma_channel	./etraxfs_dma.c	/^struct fs_dma_channel$/;"	s	file:
fs_dma_ctrl	./etraxfs_dma.c	/^struct fs_dma_ctrl$/;"	s	file:
fs_eth	./etraxfs_eth.c	/^struct fs_eth$/;"	s	file:
fsaddr	./pxa2xx_lcd.c	/^    uint32_t fsaddr;$/;"	m	struct:__anon370	file:
fsb	./hpet_emul.h	/^    uint64_t fsb;           \/* FSB route, not supported now *\/$/;"	m	struct:HPETTimer
fsmps	./usb-ohci.c	/^    uint32_t fsmps:15;$/;"	m	struct:__anon462	file:
fsref	./tsc210x.c	/^    int fsref;$/;"	m	struct:__anon452	file:
ftl_buff	./ftl_buffer.h	/^}ftl_buff;$/;"	t	typeref:struct:st_ftl_buff
ftl_buffer	./firm_buffer_manager.c	/^void* ftl_buffer;$/;"	v
ftl_buffer_end	./firm_buffer_manager.c	/^void* ftl_buffer_end;$/;"	v
ftl_buffer_entry	./firm_buffer_manager.c	/^event_queue_entry ftl_buffer_entry;$/;"	v
ftl_buffer_remain_entry	./firm_buffer_manager.c	/^unsigned int ftl_buffer_remain_entry;$/;"	v
ftl_read_ptr	./firm_buffer_manager.c	/^void* ftl_read_ptr;$/;"	v
ftl_write_ptr	./firm_buffer_manager.c	/^void* ftl_write_ptr;$/;"	v
full_update	./vga_int.h	/^    uint8_t full_update;$/;"	m	struct:VGACommonState
func	./device-assignment.h	/^    int func;$/;"	m	struct:AssignedDevInfo
func	./device-assignment.h	/^    uint8_t bus, dev, func; \/* Bus inside domain, device and function *\/$/;"	m	struct:__anon203
func	./vmport.c	/^    IOPortReadFunc *func[VMPORT_ENTRIES];$/;"	m	struct:_VMPortState	file:
func_12m_clk	./omap_clk.c	/^static struct clk func_12m_clk = {$/;"	v	typeref:struct:clk	file:
func_48m_clk	./omap_clk.c	/^static struct clk func_48m_clk = {$/;"	v	typeref:struct:clk	file:
func_54m_clk	./omap_clk.c	/^static struct clk func_54m_clk = {$/;"	v	typeref:struct:clk	file:
func_96m_clk	./omap_clk.c	/^static struct clk func_96m_clk = {$/;"	v	typeref:struct:clk	file:
func_mux_ctrl	./omap.h	/^    uint32_t func_mux_ctrl[14];$/;"	m	struct:omap_mpu_state_s
function	./tsc2005.c	/^    int function;$/;"	m	struct:__anon448	file:
function	./tsc210x.c	/^    int function;$/;"	m	struct:__anon450	file:
function_group	./sd.c	/^    int function_group[6];$/;"	m	struct:SDState	file:
fw_cfg_add_bytes	./fw_cfg.c	/^int fw_cfg_add_bytes(void *opaque, uint16_t key, uint8_t *data, uint16_t len)$/;"	f
fw_cfg_add_callback	./fw_cfg.c	/^int fw_cfg_add_callback(void *opaque, uint16_t key, FWCfgCallback callback,$/;"	f
fw_cfg_add_i16	./fw_cfg.c	/^int fw_cfg_add_i16(void *opaque, uint16_t key, uint16_t value)$/;"	f
fw_cfg_add_i32	./fw_cfg.c	/^int fw_cfg_add_i32(void *opaque, uint16_t key, uint32_t value)$/;"	f
fw_cfg_add_i64	./fw_cfg.c	/^int fw_cfg_add_i64(void *opaque, uint16_t key, uint64_t value)$/;"	f
fw_cfg_boot_set	./ppc_newworld.c	/^static int fw_cfg_boot_set(void *opaque, const char *boot_device)$/;"	f	file:
fw_cfg_boot_set	./ppc_oldworld.c	/^static int fw_cfg_boot_set(void *opaque, const char *boot_device)$/;"	f	file:
fw_cfg_boot_set	./sun4m.c	/^static int fw_cfg_boot_set(void *opaque, const char *boot_device)$/;"	f	file:
fw_cfg_boot_set	./sun4u.c	/^static int fw_cfg_boot_set(void *opaque, const char *boot_device)$/;"	f	file:
fw_cfg_ctl_mem_read	./fw_cfg.c	/^static CPUReadMemoryFunc *fw_cfg_ctl_mem_read[3] = {$/;"	v	file:
fw_cfg_ctl_mem_write	./fw_cfg.c	/^static CPUWriteMemoryFunc *fw_cfg_ctl_mem_write[3] = {$/;"	v	file:
fw_cfg_data_mem_read	./fw_cfg.c	/^static CPUReadMemoryFunc *fw_cfg_data_mem_read[3] = {$/;"	v	file:
fw_cfg_data_mem_write	./fw_cfg.c	/^static CPUWriteMemoryFunc *fw_cfg_data_mem_write[3] = {$/;"	v	file:
fw_cfg_init	./fw_cfg.c	/^void *fw_cfg_init(uint32_t ctl_port, uint32_t data_port,$/;"	f
fw_cfg_io_readb	./fw_cfg.c	/^static uint32_t fw_cfg_io_readb(void *opaque, uint32_t addr)$/;"	f	file:
fw_cfg_io_writeb	./fw_cfg.c	/^static void fw_cfg_io_writeb(void *opaque, uint32_t addr, uint32_t value)$/;"	f	file:
fw_cfg_io_writew	./fw_cfg.c	/^static void fw_cfg_io_writew(void *opaque, uint32_t addr, uint32_t value)$/;"	f	file:
fw_cfg_load	./fw_cfg.c	/^static int fw_cfg_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
fw_cfg_mem_readb	./fw_cfg.c	/^static uint32_t fw_cfg_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
fw_cfg_mem_writeb	./fw_cfg.c	/^static void fw_cfg_mem_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
fw_cfg_mem_writew	./fw_cfg.c	/^static void fw_cfg_mem_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
fw_cfg_read	./fw_cfg.c	/^static uint8_t fw_cfg_read(FWCfgState *s)$/;"	f	file:
fw_cfg_reset	./fw_cfg.c	/^static void fw_cfg_reset(void *opaque)$/;"	f	file:
fw_cfg_save	./fw_cfg.c	/^static void fw_cfg_save(QEMUFile *f, void *opaque)$/;"	f	file:
fw_cfg_select	./fw_cfg.c	/^static int fw_cfg_select(FWCfgState *s, uint16_t key)$/;"	f	file:
fw_cfg_write	./fw_cfg.c	/^static void fw_cfg_write(FWCfgState *s, uint8_t value)$/;"	f	file:
g	./tcx.c	/^    uint8_t r[256], g[256], b[256];$/;"	m	struct:TCXState	file:
g364_invalidate_cursor_position	./g364fb.c	/^static void g364_invalidate_cursor_position(G364State *s)$/;"	f	file:
g364fb_ctrl_read	./g364fb.c	/^static CPUReadMemoryFunc *g364fb_ctrl_read[3] = {$/;"	v	file:
g364fb_ctrl_readb	./g364fb.c	/^static uint32_t g364fb_ctrl_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
g364fb_ctrl_readl	./g364fb.c	/^static uint32_t g364fb_ctrl_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
g364fb_ctrl_readw	./g364fb.c	/^static uint32_t g364fb_ctrl_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
g364fb_ctrl_write	./g364fb.c	/^static CPUWriteMemoryFunc *g364fb_ctrl_write[3] = {$/;"	v	file:
g364fb_ctrl_writeb	./g364fb.c	/^static void g364fb_ctrl_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
g364fb_ctrl_writel	./g364fb.c	/^static void g364fb_ctrl_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
g364fb_ctrl_writew	./g364fb.c	/^static void g364fb_ctrl_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
g364fb_draw_blank	./g364fb.c	/^static void g364fb_draw_blank(G364State *s)$/;"	f	file:
g364fb_draw_graphic8	./g364fb.c	/^static void g364fb_draw_graphic8(G364State *s)$/;"	f	file:
g364fb_invalidate_display	./g364fb.c	/^static void inline g364fb_invalidate_display(void *opaque)$/;"	f	file:
g364fb_load	./g364fb.c	/^static int g364fb_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
g364fb_mm_init	./g364fb.c	/^int g364fb_mm_init(target_phys_addr_t vram_base,$/;"	f
g364fb_reset	./g364fb.c	/^static void g364fb_reset(void *opaque)$/;"	f	file:
g364fb_save	./g364fb.c	/^static void g364fb_save(QEMUFile *f, void *opaque)$/;"	f	file:
g364fb_screen_dump	./g364fb.c	/^static void g364fb_screen_dump(void *opaque, const char *filename)$/;"	f	file:
g364fb_update_depth	./g364fb.c	/^static void g364fb_update_depth(G364State *s)$/;"	f	file:
g364fb_update_display	./g364fb.c	/^static void g364fb_update_display(void *opaque)$/;"	f	file:
gFile_Name	./vssim_config_manager.c	/^char gFile_Name[1024] = {0,};$/;"	v
g_TSEI	./ssd_trim_manager.c	/^trimmed_sector_entry_index*			g_TSEI = NULL;$/;"	v
g_ftl_buff_limit	./ftl_buffer.c	/^unsigned int g_ftl_buff_limit = 0;$/;"	v
g_init	./ftl.c	/^int g_init = 0;$/;"	v
g_init_log_server	./ssd_log_manager.c	/^int g_init_log_server = 0;$/;"	v
g_pHead	./ftl_buffer.c	/^ftl_buff* g_pHead = NULL;$/;"	v
g_pTail	./ftl_buffer.c	/^ftl_buff* g_pTail = NULL;$/;"	v
g_server_create	./ssd_log_manager.c	/^int g_server_create = 0;$/;"	v
gafr	./pxa2xx_gpio.c	/^    uint32_t gafr[PXA2XX_GPIO_BANKS * 2];$/;"	m	struct:PXA2xxGPIOInfo	file:
gain	./omap2.c	/^    uint16_t gain[4];$/;"	m	struct:omap_eac_s	file:
gamepad_button	./stellaris_input.c	/^} gamepad_button;$/;"	t	typeref:struct:__anon417	file:
gamepad_state	./stellaris_input.c	/^} gamepad_state;$/;"	t	typeref:struct:__anon418	file:
gamma	./nseries.c	/^    int gamma;$/;"	m	struct:mipid_s	file:
gamma_config	./blizzard.c	/^    uint8_t gamma_config;$/;"	m	struct:__anon18	file:
gamma_idx	./blizzard.c	/^    uint8_t gamma_idx;$/;"	m	struct:__anon18	file:
gamma_lut	./blizzard.c	/^    uint8_t gamma_lut[0x100];$/;"	m	struct:__anon18	file:
gasket_time	./ppce500_pci.c	/^    uint32_t gasket_time;$/;"	m	struct:PPCE500PCIState	file:
gate	./i8254.h	/^    uint8_t gate; \/* timer start *\/$/;"	m	struct:PITChannelState
gate_inh_ctrl	./omap.h	/^    uint32_t gate_inh_ctrl[1];$/;"	m	struct:omap_mpu_state_s
gc_count	./ftl_gc_manager.c	/^unsigned int gc_count = 0;$/;"	v
gcr	./omap.h	/^        uint8_t gcr;$/;"	m	struct:omap_mpu_state_s::__anon298
gcr	./omap_dma.c	/^    uint32_t gcr;$/;"	m	struct:omap_dma_s	file:
gen_port_interrupts	./sh7750.c	/^static void gen_port_interrupts(SH7750State * s)$/;"	f	file:
generate_bootsect	./pc.c	/^static void generate_bootsect(target_phys_addr_t option_rom,$/;"	f	file:
generate_samples	./pcspk.c	/^static inline void generate_samples(PCSpkState *s)$/;"	f	file:
get_assigned_device	./device-assignment.c	/^AssignedDevInfo *get_assigned_device(int pcibus, int slot)$/;"	f
get_bit	./apic.c	/^static inline int get_bit(uint32_t *tab, int index)$/;"	f	file:
get_blocksize	./scsi-generic.c	/^static int get_blocksize(BlockDriverState *bdrv)$/;"	f	file:
get_bpp	./vga_int.h	/^    int (*get_bpp)(struct VGACommonState *s);$/;"	m	struct:VGACommonState
get_buf	./scsi-disk.h	/^    uint8_t *(*get_buf)(SCSIDevice *s, uint32_t tag);$/;"	m	struct:SCSIDevice
get_cmd	./esp.c	/^static uint32_t get_cmd(ESPState *s, uint8_t *buf)$/;"	f	file:
get_config	./virtio.h	/^    void (*get_config)(VirtIODevice *vdev, uint8_t *config);$/;"	m	struct:VirtIODevice
get_counter	./cuda.c	/^static unsigned int get_counter(CUDATimer *s)$/;"	f	file:
get_cu_state	./eepro100.c	/^static cu_state_t get_cu_state(EEPRO100State * s)$/;"	f	file:
get_cur_drv	./fdc.c	/^static fdrive_t *get_cur_drv (fdctrl_t *fdctrl)$/;"	f	file:
get_days_in_month	./mc146818rtc.c	/^static int get_days_in_month(int month, int year)$/;"	f	file:
get_depth_index	./sm501.c	/^static inline int get_depth_index(DisplayState *s)$/;"	f	file:
get_depth_index	./vga.c	/^static inline int get_depth_index(DisplayState *s)$/;"	f	file:
get_dwords	./usb-ohci.c	/^static inline int get_dwords(OHCIState *ohci,$/;"	f	file:
get_eecd	./e1000.c	/^get_eecd(E1000State *s, int index)$/;"	f	file:
get_features	./virtio.h	/^    uint32_t (*get_features)(VirtIODevice *vdev);$/;"	m	struct:VirtIODevice
get_file_size	./pc.c	/^static long get_file_size(FILE *f)$/;"	f	file:
get_highest_priority_int	./apic.c	/^static int get_highest_priority_int(uint32_t *tab)$/;"	f	file:
get_local_mem_size	./sm501.c	447;"	d	file:
get_local_mem_size_index	./sm501.c	/^static uint32_t get_local_mem_size_index(uint32_t size)$/;"	f	file:
get_next_irq_time	./cuda.c	/^static int64_t get_next_irq_time(CUDATimer *s, int64_t current_time)$/;"	f	file:
get_offsets	./vga_int.h	/^    void (*get_offsets)(struct VGACommonState *s,$/;"	m	struct:VGACommonState
get_pmsts	./acpi.c	/^static int get_pmsts(PIIX4PMState *s)$/;"	f	file:
get_pmtmr	./acpi.c	/^static uint32_t get_pmtmr(PIIX4PMState *s)$/;"	f	file:
get_priority	./i8259.c	/^static inline int get_priority(PicState *s, int mask)$/;"	f	file:
get_queue	./escc.c	/^static uint32_t get_queue(void *opaque)$/;"	f	file:
get_real_device	./device-assignment.c	/^static int get_real_device(AssignedDevice *pci_dev, uint8_t r_bus,$/;"	f	file:
get_resolution	./vga_int.h	/^    void (*get_resolution)(struct VGACommonState *s,$/;"	m	struct:VGACommonState
get_ru_state	./eepro100.c	/^static ru_state_t get_ru_state(EEPRO100State * s)$/;"	f	file:
get_stream_blocksize	./scsi-generic.c	/^static int get_stream_blocksize(BlockDriverState *bdrv)$/;"	f	file:
get_time	./m48t59.c	/^static inline void get_time (m48t59_t *NVRAM, struct tm *tm)$/;"	f	file:
get_translated_chs	./extboot.c	/^static void get_translated_chs(BlockDriverState *bs, int *c, int *h, int *s)$/;"	f	file:
get_trimmed_sector_entry	./ssd_trim_manager.c	/^trimmed_sector_entry* get_trimmed_sector_entry(sector_entry* pSE)$/;"	f
get_trimmed_sector_entry_index	./ssd_trim_manager.c	/^trimmed_sector_entry_index* get_trimmed_sector_entry_index(trimmed_sector_entry* pTSE)$/;"	f
get_usec	./ssd_io_manager.c	/^int64_t get_usec(void)$/;"	f
get_words	./usb-ohci.c	/^static inline int get_words(OHCIState *ohci,$/;"	f	file:
getff	./dma.c	/^static inline int getff (struct dma_cont *d)$/;"	f	file:
getreg	./e1000.c	782;"	d	file:
gic	./armv7m_nvic.c	/^    gic_state gic;$/;"	m	struct:__anon14	file:
gic	./mpcore.c	/^    gic_state gic;$/;"	m	struct:mpcore_priv_state	file:
gic	./realview_gic.c	/^    gic_state gic;$/;"	m	struct:__anon377	file:
gic_acknowledge_irq	./arm_gic.c	/^static uint32_t gic_acknowledge_irq(gic_state *s, int cpu)$/;"	f	file:
gic_complete_irq	./arm_gic.c	/^static void gic_complete_irq(gic_state * s, int cpu, int irq)$/;"	f	file:
gic_cpu_read	./arm_gic.c	/^static uint32_t gic_cpu_read(gic_state *s, int cpu, int offset)$/;"	f	file:
gic_cpu_write	./arm_gic.c	/^static void gic_cpu_write(gic_state *s, int cpu, int offset, uint32_t value)$/;"	f	file:
gic_dist_readb	./arm_gic.c	/^static uint32_t gic_dist_readb(void *opaque, target_phys_addr_t offset)$/;"	f	file:
gic_dist_readfn	./arm_gic.c	/^static CPUReadMemoryFunc *gic_dist_readfn[] = {$/;"	v	file:
gic_dist_readl	./arm_gic.c	/^static uint32_t gic_dist_readl(void *opaque, target_phys_addr_t offset)$/;"	f	file:
gic_dist_readw	./arm_gic.c	/^static uint32_t gic_dist_readw(void *opaque, target_phys_addr_t offset)$/;"	f	file:
gic_dist_writeb	./arm_gic.c	/^static void gic_dist_writeb(void *opaque, target_phys_addr_t offset,$/;"	f	file:
gic_dist_writefn	./arm_gic.c	/^static CPUWriteMemoryFunc *gic_dist_writefn[] = {$/;"	v	file:
gic_dist_writel	./arm_gic.c	/^static void gic_dist_writel(void *opaque, target_phys_addr_t offset,$/;"	f	file:
gic_dist_writew	./arm_gic.c	/^static void gic_dist_writew(void *opaque, target_phys_addr_t offset,$/;"	f	file:
gic_get_current_cpu	./armv7m_nvic.c	/^gic_get_current_cpu(void)$/;"	f	file:
gic_get_current_cpu	./mpcore.c	/^gic_get_current_cpu(void)$/;"	f	file:
gic_get_current_cpu	./realview_gic.c	/^gic_get_current_cpu(void)$/;"	f	file:
gic_id	./arm_gic.c	/^static const uint8_t gic_id[] =$/;"	v	file:
gic_init	./arm_gic.c	/^static void gic_init(gic_state *s)$/;"	f	file:
gic_irq_state	./arm_gic.c	/^typedef struct gic_irq_state$/;"	s	file:
gic_irq_state	./arm_gic.c	/^} gic_irq_state;$/;"	t	typeref:struct:gic_irq_state	file:
gic_load	./arm_gic.c	/^static int gic_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
gic_reset	./arm_gic.c	/^static void gic_reset(gic_state *s)$/;"	f	file:
gic_save	./arm_gic.c	/^static void gic_save(QEMUFile *f, void *opaque)$/;"	f	file:
gic_set_irq	./arm_gic.c	/^static void gic_set_irq(void *opaque, int irq, int level)$/;"	f	file:
gic_set_pending_private	./arm_gic.c	/^gic_set_pending_private(gic_state *s, int cpu, int irq)$/;"	f	file:
gic_set_running_irq	./arm_gic.c	/^static void gic_set_running_irq(gic_state *s, int cpu, int irq)$/;"	f	file:
gic_state	./arm_gic.c	/^typedef struct gic_state$/;"	s	file:
gic_state	./arm_gic.c	/^} gic_state;$/;"	t	typeref:struct:gic_state	file:
gic_update	./arm_gic.c	/^static void gic_update(gic_state *s)$/;"	f	file:
girq	./device-assignment.h	/^    int girq;$/;"	m	struct:__anon206
glbc	./openpic.c	/^    uint32_t glbc; \/* Global configuration register  *\/$/;"	m	struct:openpic_t	file:
glob_adlib	./adlib.c	/^static AdlibState glob_adlib;$/;"	v	file:
glob_cnt	./ac97.c	/^    uint32_t glob_cnt;$/;"	m	struct:AC97LinkState	file:
glob_sta	./ac97.c	/^    uint32_t glob_sta;$/;"	m	struct:AC97LinkState	file:
glue	./blizzard_template.h	/^static void glue(blizzard_draw_line16_, DEPTH)(PIXEL_TYPE *dest,$/;"	f
glue	./blizzard_template.h	/^static void glue(blizzard_draw_line24mode1_, DEPTH)(PIXEL_TYPE *dest,$/;"	f
glue	./blizzard_template.h	/^static void glue(blizzard_draw_line24mode2_, DEPTH)(PIXEL_TYPE *dest,$/;"	f
glue	./cirrus_vga_rop.h	/^glue(cirrus_bitblt_rop_bkwd_, ROP_NAME)(CirrusVGAState *s,$/;"	f
glue	./cirrus_vga_rop.h	/^glue(cirrus_bitblt_rop_fwd_, ROP_NAME)(CirrusVGAState *s,$/;"	f
glue	./nand.c	/^static void glue(nand_blk_erase_, PAGE_SIZE)(NANDFlashState *s)$/;"	f	file:
glue	./nand.c	/^static void glue(nand_blk_load_, PAGE_SIZE)(NANDFlashState *s,$/;"	f	file:
glue	./nand.c	/^static void glue(nand_blk_write_, PAGE_SIZE)(NANDFlashState *s)$/;"	f	file:
glue	./nand.c	/^static void glue(nand_init_, PAGE_SIZE)(NANDFlashState *s)$/;"	f	file:
glue	./omap_lcd_template.h	/^static void glue(draw_line12_, DEPTH)(void *opaque,$/;"	f
glue	./omap_lcd_template.h	/^static void glue(draw_line16_, DEPTH)(void *opaque,$/;"	f
glue	./omap_lcd_template.h	/^static void glue(draw_line2_, DEPTH)(void *opaque,$/;"	f
glue	./omap_lcd_template.h	/^static void glue(draw_line4_, DEPTH)(void *opaque,$/;"	f
glue	./omap_lcd_template.h	/^static void glue(draw_line8_, DEPTH)(void *opaque,$/;"	f
glue	./pl110_template.h	/^static void glue(pl110_draw_line16_,NAME)(void *opaque, uint8_t *d, const uint8_t *src, int width, int deststep)$/;"	f
glue	./pl110_template.h	/^static void glue(pl110_draw_line1_,NAME)(void *opaque, uint8_t *d, const uint8_t *src, int width, int deststep)$/;"	f
glue	./pl110_template.h	/^static void glue(pl110_draw_line2_,NAME)(void *opaque, uint8_t *d, const uint8_t *src, int width, int deststep)$/;"	f
glue	./pl110_template.h	/^static void glue(pl110_draw_line32_,NAME)(void *opaque, uint8_t *d, const uint8_t *src, int width, int deststep)$/;"	f
glue	./pl110_template.h	/^static void glue(pl110_draw_line4_,NAME)(void *opaque, uint8_t *d, const uint8_t *src, int width, int deststep)$/;"	f
glue	./pl110_template.h	/^static void glue(pl110_draw_line8_,NAME)(void *opaque, uint8_t *d, const uint8_t *src, int width, int deststep)$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line16_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line16t_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line18_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line18p_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line19_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line19p_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line24_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line24t_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line25_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line2_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line4_, BITS)(void *opaque,$/;"	f
glue	./pxa2xx_template.h	/^static void glue(pxa2xx_draw_line8_, BITS)(void *opaque,$/;"	f
glue	./sm501_template.h	/^static void glue(draw_line16_, PIXEL_NAME)($/;"	f
glue	./sm501_template.h	/^static void glue(draw_line32_, PIXEL_NAME)($/;"	f
glue	./sm501_template.h	/^static void glue(draw_line8_, PIXEL_NAME)($/;"	f
glue	./tc6393xb_template.h	/^static void glue(tc6393xb_draw_graphic, BITS)(TC6393xbState *s)$/;"	f
glue	./vga_template.h	/^static inline void glue(vga_draw_glyph_line_, DEPTH)(uint8_t *d,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_glyph16_, DEPTH)(uint8_t *d, int linesize,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_glyph8_, DEPTH)(uint8_t *d, int linesize,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_glyph9_, DEPTH)(uint8_t *d, int linesize,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_line15_, PIXEL_NAME)(VGAState *s1, uint8_t *d,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_line16_, PIXEL_NAME)(VGAState *s1, uint8_t *d,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_line24_, PIXEL_NAME)(VGAState *s1, uint8_t *d,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_line2_, DEPTH)(VGAState *s1, uint8_t *d,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_line2d2_, DEPTH)(VGAState *s1, uint8_t *d,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_line32_, PIXEL_NAME)(VGAState *s1, uint8_t *d,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_line4_, DEPTH)(VGAState *s1, uint8_t *d,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_line4d2_, DEPTH)(VGAState *s1, uint8_t *d,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_line8_, DEPTH)(VGAState *s1, uint8_t *d,$/;"	f
glue	./vga_template.h	/^static void glue(vga_draw_line8d2_, DEPTH)(VGAState *s1, uint8_t *d,$/;"	f
glue	./vga_template.h	/^void glue(vga_draw_cursor_line_, DEPTH)(uint8_t *d1,$/;"	f
gnd	./nand.c	/^    int cle, ale, ce, wp, gnd;$/;"	m	struct:NANDFlashState	file:
gnttabdev	./xen_backend.h	/^    int                gnttabdev;$/;"	m	struct:XenDevice
gpe	./acpi.c	/^static struct gpe_regs gpe;$/;"	v	typeref:struct:gpe_regs	file:
gpe_read_val	./acpi.c	/^static uint32_t gpe_read_val(uint16_t val, uint32_t addr)$/;"	f	file:
gpe_readb	./acpi.c	/^static uint32_t gpe_readb(void *opaque, uint32_t addr)$/;"	f	file:
gpe_regs	./acpi.c	/^struct gpe_regs {$/;"	s	file:
gpe_reset_val	./acpi.c	/^static void gpe_reset_val(uint16_t *cur, int addr, uint32_t val)$/;"	f	file:
gpe_write_val	./acpi.c	/^static void gpe_write_val(uint16_t *cur, int addr, uint32_t val)$/;"	f	file:
gpe_writeb	./acpi.c	/^static void gpe_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
gpif	./omap.h	/^    struct omap_gpif_s *gpif;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_gpif_s
gpio	./blizzard.c	/^    uint8_t gpio;$/;"	m	struct:__anon18	file:
gpio	./lm832x.c	/^    } gpio;$/;"	m	struct:__anon274	typeref:struct:__anon274::__anon276	file:
gpio	./omap.h	/^    struct omap_gpio_s *gpio;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_gpio_s
gpio	./pxa.h	/^    PXA2xxGPIOInfo *gpio;$/;"	m	struct:__anon361
gpio_31_0_control	./sm501.c	/^    uint32_t gpio_31_0_control;$/;"	m	struct:SM501State	file:
gpio_63_32_control	./sm501.c	/^    uint32_t gpio_63_32_control;$/;"	m	struct:SM501State	file:
gpio_config	./tusb6010.c	/^    uint32_t gpio_config;$/;"	m	struct:TUSBState	file:
gpio_dbclk	./omap_clk.c	/^static struct clk gpio_dbclk[4] = {$/;"	v	typeref:struct:clk	file:
gpio_dir	./blizzard.c	/^    uint8_t gpio_dir;$/;"	m	struct:__anon18	file:
gpio_dir	./tc6393xb.c	/^    uint32_t gpio_dir;$/;"	m	struct:TC6393xbState	file:
gpio_dir	./zaurus.c	/^    uint32_t gpio_dir;$/;"	m	struct:ScoopInfo	file:
gpio_edge	./blizzard.c	/^    uint8_t gpio_edge[2];$/;"	m	struct:__anon18	file:
gpio_iclk	./omap_clk.c	/^static struct clk gpio_iclk = {$/;"	v	typeref:struct:clk	file:
gpio_in	./max7310.c	/^    qemu_irq *gpio_in;$/;"	m	struct:__anon283	file:
gpio_in	./qdev.h	/^    qemu_irq *gpio_in;$/;"	m	struct:DeviceState
gpio_in	./tc6393xb.c	/^    qemu_irq *gpio_in;$/;"	m	struct:TC6393xbState	file:
gpio_in_state	./musicpal.c	/^static uint32_t gpio_in_state = 0xffffffff;$/;"	v	file:
gpio_intr	./tusb6010.c	/^    uint32_t gpio_intr;$/;"	m	struct:TUSBState	file:
gpio_irq	./blizzard.c	/^    uint8_t gpio_irq;$/;"	m	struct:__anon18	file:
gpio_isr	./musicpal.c	/^static uint32_t gpio_isr;$/;"	v	file:
gpio_level	./tc6393xb.c	/^    uint32_t gpio_level;$/;"	m	struct:TC6393xbState	file:
gpio_level	./zaurus.c	/^    uint32_t gpio_level;$/;"	m	struct:ScoopInfo	file:
gpio_mask	./tusb6010.c	/^    uint32_t gpio_mask;$/;"	m	struct:TUSBState	file:
gpio_out	./qdev.h	/^    qemu_irq *gpio_out;$/;"	m	struct:DeviceState
gpio_out_state	./musicpal.c	/^static uint32_t gpio_out_state;$/;"	v	file:
gpio_pdown	./blizzard.c	/^    uint8_t gpio_pdown;$/;"	m	struct:__anon18	file:
gpio_read	./axis_dev88.c	/^static CPUReadMemoryFunc *gpio_read[] = {$/;"	v	file:
gpio_readl	./axis_dev88.c	/^static uint32_t gpio_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
gpio_state	./axis_dev88.c	/^} gpio_state;$/;"	v	typeref:struct:gpio_state_t	file:
gpio_state_t	./axis_dev88.c	/^static struct gpio_state_t$/;"	s	file:
gpio_write	./axis_dev88.c	/^static CPUWriteMemoryFunc *gpio_write[] = {$/;"	v	file:
gpio_writel	./axis_dev88.c	/^static void gpio_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
gpioic	./sh7750.c	/^    uint16_t gpioic;$/;"	m	struct:SH7750State	file:
gpiomap	./spitz.c	/^    qemu_irq gpiomap[5];$/;"	m	struct:__anon401	file:
gpmc	./omap.h	/^    struct omap_gpmc_s *gpmc;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_gpmc_s
gpo	./omap2.c	/^    int gpo;$/;"	m	struct:omap_gpif_s	file:
gpout	./mips_malta.c	/^    uint32_t gpout;$/;"	m	struct:__anon291	file:
gpr	./smc91c111.c	/^    uint16_t gpr;$/;"	m	struct:__anon395	file:
gpsr	./pxa2xx_gpio.c	/^    uint32_t gpsr[PXA2XX_GPIO_BANKS];$/;"	m	struct:PXA2xxGPIOInfo	file:
gpswr	./mst_fpga.c	/^	uint32_t gpswr;$/;"	m	struct:mst_irq_state	file:
gpt_capture_both	./omap2.c	/^        gpt_capture_falling, gpt_capture_both$/;"	e	enum:omap_gp_timer_s::__anon302	file:
gpt_capture_falling	./omap2.c	/^        gpt_capture_falling, gpt_capture_both$/;"	e	enum:omap_gp_timer_s::__anon302	file:
gpt_capture_none	./omap2.c	/^        gpt_capture_none, gpt_capture_rising,$/;"	e	enum:omap_gp_timer_s::__anon302	file:
gpt_capture_rising	./omap2.c	/^        gpt_capture_none, gpt_capture_rising,$/;"	e	enum:omap_gp_timer_s::__anon302	file:
gpt_read	./ppc405_uc.c	/^static CPUReadMemoryFunc *gpt_read[] = {$/;"	v	file:
gpt_trigger_both	./omap2.c	/^        gpt_trigger_none, gpt_trigger_overflow, gpt_trigger_both$/;"	e	enum:omap_gp_timer_s::__anon301	file:
gpt_trigger_none	./omap2.c	/^        gpt_trigger_none, gpt_trigger_overflow, gpt_trigger_both$/;"	e	enum:omap_gp_timer_s::__anon301	file:
gpt_trigger_overflow	./omap2.c	/^        gpt_trigger_none, gpt_trigger_overflow, gpt_trigger_both$/;"	e	enum:omap_gp_timer_s::__anon301	file:
gpt_write	./ppc405_uc.c	/^static CPUWriteMemoryFunc *gpt_write[] = {$/;"	v	file:
gptimer	./omap.h	/^    struct omap_gp_timer_s *gptimer[12];$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_gp_timer_s
gptm_load	./stellaris.c	/^static int gptm_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
gptm_read	./stellaris.c	/^static uint32_t gptm_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
gptm_readfn	./stellaris.c	/^static CPUReadMemoryFunc *gptm_readfn[] = {$/;"	v	file:
gptm_reload	./stellaris.c	/^static void gptm_reload(gptm_state *s, int n, int reset)$/;"	f	file:
gptm_save	./stellaris.c	/^static void gptm_save(QEMUFile *f, void *opaque)$/;"	f	file:
gptm_state	./stellaris.c	/^typedef struct gptm_state {$/;"	s	file:
gptm_state	./stellaris.c	/^} gptm_state;$/;"	t	typeref:struct:gptm_state	file:
gptm_stop	./stellaris.c	/^static void gptm_stop(gptm_state *s, int n)$/;"	f	file:
gptm_tick	./stellaris.c	/^static void gptm_tick(void *opaque)$/;"	f	file:
gptm_update_irq	./stellaris.c	/^static void gptm_update_irq(gptm_state *s)$/;"	f	file:
gptm_write	./stellaris.c	/^static void gptm_write(void *opaque, target_phys_addr_t offset, uint32_t value)$/;"	f	file:
gptm_writefn	./stellaris.c	/^static CPUWriteMemoryFunc *gptm_writefn[] = {$/;"	v	file:
gr	./vga_int.h	/^    uint8_t gr[256];$/;"	m	struct:VGACommonState
gr_index	./vga_int.h	/^    uint8_t gr_index;$/;"	m	struct:VGACommonState
gr_mask	./vga.c	/^const uint8_t gr_mask[16] = {$/;"	v
graphic_mode	./vga_int.h	/^    int graphic_mode;$/;"	m	struct:VGACommonState
group	./etraxfs_dma.c	/^    struct dma_descr_group     *group;$/;"	m	union:dma_descr_group::__anon245	typeref:struct:dma_descr_group::__anon245::dma_descr_group	file:
group_ch	./bt-l2cap.c	/^    struct l2cap_chan_s group_ch;$/;"	m	struct:l2cap_instance_s	typeref:struct:l2cap_instance_s::l2cap_chan_s	file:
groups	./sh7750.c	/^static struct intc_group groups[] = {$/;"	v	typeref:struct:intc_group	file:
groups_dma4	./sh7750.c	/^static struct intc_group groups_dma4[] = {$/;"	v	typeref:struct:intc_group	file:
groups_dma8	./sh7750.c	/^static struct intc_group groups_dma8[] = {$/;"	v	typeref:struct:intc_group	file:
groups_irl	./sh7750.c	/^static struct intc_group groups_irl[] = {$/;"	v	typeref:struct:intc_group	file:
groups_pci	./sh7750.c	/^static struct intc_group groups_pci[] = {$/;"	v	typeref:struct:intc_group	file:
gso_size	./virtio-net.h	/^    uint16_t gso_size;$/;"	m	struct:virtio_net_hdr
gso_type	./virtio-net.h	/^    uint8_t gso_type;$/;"	m	struct:virtio_net_hdr
gt64120_isd_mapping	./gt64xxx.c	/^static void gt64120_isd_mapping(GT64120State *s)$/;"	f	file:
gt64120_load	./gt64xxx.c	/^static int gt64120_load(QEMUFile* f, void *opaque, int version_id)$/;"	f	file:
gt64120_pci_mapping	./gt64xxx.c	/^static void gt64120_pci_mapping(GT64120State *s)$/;"	f	file:
gt64120_read	./gt64xxx.c	/^static CPUReadMemoryFunc *gt64120_read[] = {$/;"	v	file:
gt64120_read_config	./gt64xxx.c	/^static uint32_t gt64120_read_config(PCIDevice *d, uint32_t address, int len)$/;"	f	file:
gt64120_readl	./gt64xxx.c	/^static uint32_t gt64120_readl (void *opaque,$/;"	f	file:
gt64120_reset	./gt64xxx.c	/^static void gt64120_reset(void *opaque)$/;"	f	file:
gt64120_save	./gt64xxx.c	/^static void gt64120_save(QEMUFile* f, void *opaque)$/;"	f	file:
gt64120_write	./gt64xxx.c	/^static CPUWriteMemoryFunc *gt64120_write[] = {$/;"	v	file:
gt64120_write_config	./gt64xxx.c	/^static void gt64120_write_config(PCIDevice *d, uint32_t address, uint32_t val,$/;"	f	file:
gt64120_writel	./gt64xxx.c	/^static void gt64120_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
guest	./vmware_vga.c	/^    uint32_t guest;$/;"	m	struct:vmsvga_state_s	file:
guest_to_host_ioport	./device-assignment.c	/^static uint32_t guest_to_host_ioport(AssignedDevRegion *region, uint32_t addr)$/;"	f	file:
gumstix_machine_init	./gumstix.c	/^machine_init(gumstix_machine_init);$/;"	v
gumstix_machine_init	./gumstix.c	/^static void gumstix_machine_init(void)$/;"	f	file:
gus_dma_transferdata	./gusemu_hal.c	/^void gus_dma_transferdata(GUSEmuState * state, char *dma_addr, unsigned int count, int TC)$/;"	f
gus_irqgen	./gusemu_mixer.c	/^void gus_irqgen(GUSEmuState * state, unsigned int elapsed_time)$/;"	f
gus_mixvoices	./gusemu_mixer.c	/^void gus_mixvoices(GUSEmuState * state, unsigned int playback_freq, unsigned int numsamples,$/;"	f
gus_read	./gusemu_hal.c	/^unsigned int gus_read(GUSEmuState * state, int port, int size)$/;"	f
gus_write	./gusemu_hal.c	/^void gus_write(GUSEmuState * state, int port, int size, unsigned int data)$/;"	f
gusdata	./gustate.h	29;"	d
gusdataend	./gustate.h	130;"	d
gusdatapos	./gusemu.h	/^ GUSbyte *gusdatapos; \/* (gusdataend-gusdata) bytes used for storing emulated GF1\/mixer register states (32*32+4 bytes in initial GUSemu32 version) *\/$/;"	m	struct:_GUSEmuState
gusdma	./gusemu.h	/^ int gusdma;$/;"	m	struct:_GUSEmuState
gusirq	./gusemu.h	/^ int gusirq;$/;"	m	struct:_GUSEmuState
h	./vmware_vga.c	/^        int x, y, w, h;$/;"	m	struct:vmsvga_state_s::vmsvga_rect_s	file:
h	./xenfb.c	/^	int x,y,w,h;$/;"	m	struct:XenFB::__anon482	file:
h_busnr	./device-assignment.h	/^    unsigned char h_busnr;$/;"	m	struct:__anon206
h_devfn	./device-assignment.h	/^    unsigned int h_devfn;$/;"	m	struct:__anon206
haddr	./usb-musb.c	/^    uint8_t haddr[2];$/;"	m	struct:__anon458	file:
handle	./bt-hci.c	/^        } handle[HCI_HANDLES_MAX];$/;"	m	struct:bt_hci_s::__anon22	typeref:struct:bt_hci_s::__anon22::bt_hci_master_link_s	file:
handle	./bt-hci.c	/^    uint16_t handle;	\/* Local *\/$/;"	m	struct:bt_hci_link_s	file:
handle	./bt.h	/^        uint16_t handle;$/;"	m	struct:__anon156::__anon157
handle	./bt.h	/^    uint16_t	 handle;$/;"	m	struct:__anon41
handle	./bt.h	/^    uint16_t	 handle;$/;"	m	struct:__anon42
handle	./bt.h	/^    uint16_t	handle;		\/* Handle & Flags(PB, BC) *\/$/;"	m	struct:hci_acl_hdr
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon101
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon102
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon104
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon105
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon106
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon131
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon132
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon133
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon134
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon135
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon136
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon137
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon138
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon140
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon142
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon143
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon145
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon146
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon147
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon148
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon149
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon150
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon154
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon158
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon164
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon165
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon166
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon167
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon169
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon172
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon173
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon174
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon175
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon33
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon34
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon43
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon44
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon49
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon50
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon51
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon52
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon53
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon54
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon55
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon58
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon59
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon60
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon61
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon62
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon65
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon66
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon68
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon69
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon70
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon71
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon72
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon75
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:__anon76
handle	./bt.h	/^    uint16_t	handle;$/;"	m	struct:hci_sco_hdr
handle	./bt.h	/^    uint16_t 	handle;$/;"	m	struct:__anon64
handle	./bt.h	/^    uint16_t handle;		\/* Master (host) side handle *\/$/;"	m	struct:bt_link_s
handle	./smbios.h	/^    uint16_t handle;$/;"	m	struct:smbios_structure_header
handle	./xen_blkif.h	/^	blkif_vdev_t   handle;       \/* only for read\/write requests         *\/$/;"	m	struct:blkif_x86_32_request
handle	./xen_blkif.h	/^	blkif_vdev_t   handle;       \/* only for read\/write requests         *\/$/;"	m	struct:blkif_x86_64_request
handle_address	./tc58128.c	/^static void handle_address(tc58128_dev * dev, uint8_t data)$/;"	f	file:
handle_command	./tc58128.c	/^static void handle_command(tc58128_dev * dev, uint8_t command)$/;"	f	file:
handle_control	./usb.h	/^    int (*handle_control)(USBDevice *dev, int request, int value,$/;"	m	struct:USBDevice
handle_data	./usb.h	/^    int (*handle_data)(USBDevice *dev, USBPacket *p);$/;"	m	struct:USBDevice
handle_destroy	./bt.h	/^    void (*handle_destroy)(struct bt_device_s *device);$/;"	m	struct:bt_device_s
handle_destroy	./usb.h	/^    void (*handle_destroy)(USBDevice *dev);$/;"	m	struct:USBDevice
handle_kbd_command	./escc.c	/^static void handle_kbd_command(ChannelState *s, int val)$/;"	f	file:
handle_output	./virtio.c	/^    void (*handle_output)(VirtIODevice *vdev, VirtQueue *vq);$/;"	m	struct:VirtQueue	file:
handle_packet	./usb.h	/^    int (*handle_packet)(USBDevice *dev, USBPacket *p);$/;"	m	struct:USBDevice
handle_read	./tc58128.c	/^static uint8_t handle_read(tc58128_dev * dev)$/;"	f	file:
handle_reset	./usb.h	/^    void (*handle_reset)(USBDevice *dev);$/;"	m	struct:USBDevice
handle_satn	./esp.c	/^static void handle_satn(ESPState *s)$/;"	f	file:
handle_satn_stop	./esp.c	/^static void handle_satn_stop(ESPState *s)$/;"	f	file:
handle_ti	./esp.c	/^static void handle_ti(ESPState *s)$/;"	f	file:
handler	./fdc.c	/^    void (*handler)(fdctrl_t *fdctrl, int direction);$/;"	m	struct:__anon266	file:
handler	./irq.c	/^    qemu_irq_handler handler;$/;"	m	struct:IRQState	file:
handler	./max7310.c	/^    qemu_irq handler[8];$/;"	m	struct:__anon283	file:
handler	./omap1.c	/^    qemu_irq handler[16];$/;"	m	struct:omap_gpio_s	file:
handler	./omap1.c	/^    qemu_irq handler[16];$/;"	m	struct:omap_mpuio_s	file:
handler	./omap2.c	/^    qemu_irq handler[32];$/;"	m	struct:omap2_gpio_s	file:
handler	./ppc_mac.h	/^    int handler;$/;"	m	struct:ADBDevice
handler	./pxa2xx_dma.c	/^    pxa2xx_dma_handler_t handler;$/;"	m	struct:PXA2xxDMAState	file:
handler	./pxa2xx_gpio.c	/^    qemu_irq handler[PXA2XX_GPIO_BANKS * 32];$/;"	m	struct:PXA2xxGPIOInfo	file:
handler	./tc6393xb.c	/^    qemu_irq handler[TC6393XB_GPIOS];$/;"	m	struct:TC6393xbState	file:
handler	./zaurus.c	/^    qemu_irq handler[16];$/;"	m	struct:ScoopInfo	file:
handlers	./fdc.c	/^} handlers[] = {$/;"	v	typeref:struct:__anon266	file:
has_bcr3_and_bcr4	./sh7750.c	/^static int inline has_bcr3_and_bcr4(SH7750State * s)$/;"	f	file:
have_console	./xenfb.c	/^    int               have_console;$/;"	m	struct:XenFB	file:
hcca	./usb-ohci.c	/^    uint32_t hcca;$/;"	m	struct:__anon462	file:
hci	./bt-hci-csr.c	/^    struct HCIInfo *hci;$/;"	m	struct:csrhci_s	typeref:struct:csrhci_s::HCIInfo	file:
hci	./usb-bt.c	/^    struct HCIInfo *hci;$/;"	m	struct:USBBtState	typeref:struct:USBBtState::HCIInfo	file:
hci_acl_hdr	./bt.h	/^struct hci_acl_hdr {$/;"	s
hci_command_hdr	./bt.h	/^struct hci_command_hdr {$/;"	s
hci_error_code	./bt.h	/^enum hci_error_code {$/;"	g
hci_event_hdr	./bt.h	/^struct hci_event_hdr {$/;"	s
hci_from_device	./bt-hci.c	80;"	d	file:
hci_from_info	./bt-hci.c	79;"	d	file:
hci_link_mode	./bt.h	/^enum hci_link_mode {$/;"	g
hci_link_policy	./bt.h	/^enum hci_link_policy {$/;"	g
hci_packet_type	./bt.h	/^enum hci_packet_type {$/;"	g
hci_qos	./bt.h	/^} __attribute__ ((packed)) hci_qos;$/;"	t	typeref:struct:__anon63
hci_rev	./bt.h	/^    uint16_t	hci_rev;$/;"	m	struct:__anon123
hci_sco_hdr	./bt.h	/^struct hci_sco_hdr {$/;"	s
hci_ver	./bt.h	/^    uint8_t	hci_ver;$/;"	m	struct:__anon123
hcyl	./ide.c	/^    uint8_t hcyl;$/;"	m	struct:IDEState	file:
hdecr_next	./ppc.c	/^    uint64_t hdecr_next;    \/* Tick for next hdecr interrupt  *\/$/;"	m	struct:ppc_tb_t	file:
hdecr_timer	./ppc.c	/^    struct QEMUTimer *hdecr_timer;$/;"	m	struct:ppc_tb_t	typeref:struct:ppc_tb_t::QEMUTimer	file:
hdma	./sb16.c	/^    int hdma;$/;"	m	struct:SB16State	file:
hdma	./sb16.c	/^    int hdma;$/;"	m	struct:__anon379	file:
hdr	./virtio-net.h	/^    struct virtio_net_hdr hdr;$/;"	m	struct:virtio_net_hdr_mrg_rxbuf	typeref:struct:virtio_net_hdr_mrg_rxbuf::virtio_net_hdr
hdr_len	./e1000.c	/^        uint8_t hdr_len;$/;"	m	struct:E1000State_st::e1000_tx	file:
hdr_len	./e1000_hw.h	/^            uint8_t hdr_len;    \/* Header length *\/$/;"	m	struct:e1000_context_desc::__anon229::__anon230
hdr_len	./virtio-net.h	/^    uint16_t hdr_len;$/;"	m	struct:virtio_net_hdr
head	./fdc.c	/^    uint8_t head;$/;"	m	struct:fdrive_t	file:
head	./firm_buffer_manager.h	/^	event_queue_entry* head;$/;"	m	struct:event_queue
head	./serial.c	/^    uint8_t head;$/;"	m	struct:SerialFIFO	file:
head	./usb-ohci.c	/^    uint32_t head;$/;"	m	struct:ohci_ed	file:
header	./e1000.c	/^        unsigned char header[256];$/;"	m	struct:E1000State_st::e1000_tx	file:
header	./smbios.c	/^    struct smbios_header header;$/;"	m	struct:smbios_field	typeref:struct:smbios_field::smbios_header	file:
header	./smbios.c	/^    struct smbios_header header;$/;"	m	struct:smbios_table	typeref:struct:smbios_table::smbios_header	file:
header	./smbios.h	/^    struct smbios_structure_header header;$/;"	m	struct:smbios_type_0	typeref:struct:smbios_type_0::smbios_structure_header
header	./smbios.h	/^    struct smbios_structure_header header;$/;"	m	struct:smbios_type_1	typeref:struct:smbios_type_1::smbios_structure_header
header	./smbios.h	/^    struct smbios_structure_header header;$/;"	m	struct:smbios_type_127	typeref:struct:smbios_type_127::smbios_structure_header
header	./smbios.h	/^    struct smbios_structure_header header;$/;"	m	struct:smbios_type_16	typeref:struct:smbios_type_16::smbios_structure_header
header	./smbios.h	/^    struct smbios_structure_header header;$/;"	m	struct:smbios_type_17	typeref:struct:smbios_type_17::smbios_structure_header
header	./smbios.h	/^    struct smbios_structure_header header;$/;"	m	struct:smbios_type_19	typeref:struct:smbios_type_19::smbios_structure_header
header	./smbios.h	/^    struct smbios_structure_header header;$/;"	m	struct:smbios_type_20	typeref:struct:smbios_type_20::smbios_structure_header
header	./smbios.h	/^    struct smbios_structure_header header;$/;"	m	struct:smbios_type_3	typeref:struct:smbios_type_3::smbios_structure_header
header	./smbios.h	/^    struct smbios_structure_header header;$/;"	m	struct:smbios_type_32	typeref:struct:smbios_type_32::smbios_structure_header
header	./smbios.h	/^    struct smbios_structure_header header;$/;"	m	struct:smbios_type_4	typeref:struct:smbios_type_4::smbios_structure_header
heads	./extboot.c	/^	uint16_t heads;$/;"	m	struct:extboot_cmd::__anon249	file:
heads	./ide.c	/^    int cylinders, heads, sectors;$/;"	m	struct:IDEState	file:
heads	./virtio-blk.h	/^    uint8_t heads;$/;"	m	struct:virtio_blk_config
heathrow_machine	./ppc_oldworld.c	/^static QEMUMachine heathrow_machine = {$/;"	v	file:
heathrow_machine_init	./ppc_oldworld.c	/^machine_init(heathrow_machine_init);$/;"	v
heathrow_machine_init	./ppc_oldworld.c	/^static void heathrow_machine_init(void)$/;"	f	file:
heathrow_pic_init	./heathrow_pic.c	/^qemu_irq *heathrow_pic_init(int *pmem_index,$/;"	f
heathrow_pic_load	./heathrow_pic.c	/^static int heathrow_pic_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
heathrow_pic_load_one	./heathrow_pic.c	/^static void heathrow_pic_load_one(QEMUFile *f, HeathrowPIC *s)$/;"	f	file:
heathrow_pic_reset	./heathrow_pic.c	/^static void heathrow_pic_reset(void *opaque)$/;"	f	file:
heathrow_pic_reset_one	./heathrow_pic.c	/^static void heathrow_pic_reset_one(HeathrowPIC *s)$/;"	f	file:
heathrow_pic_save	./heathrow_pic.c	/^static void heathrow_pic_save(QEMUFile *f, void *opaque)$/;"	f	file:
heathrow_pic_save_one	./heathrow_pic.c	/^static void heathrow_pic_save_one(QEMUFile *f, HeathrowPIC *s)$/;"	f	file:
heathrow_pic_set_irq	./heathrow_pic.c	/^static void heathrow_pic_set_irq(void *opaque, int num, int level)$/;"	f	file:
heathrow_pic_update	./heathrow_pic.c	/^static void heathrow_pic_update(HeathrowPICS *s)$/;"	f	file:
height	./g364fb.c	/^    uint32_t width, height; \/* in pixels *\/$/;"	m	struct:G364State	file:
height	./omap_lcdc.c	/^    int height;$/;"	m	struct:omap_lcd_panel_s	file:
height	./smbios.h	/^    uint8_t height;$/;"	m	struct:smbios_type_3
height	./tcx.c	/^    uint16_t width, height, depth;$/;"	m	struct:TCXState	file:
height	./vmware_vga.c	/^    int height;$/;"	m	struct:vmsvga_cursor_definition_s	file:
height	./vmware_vga.c	/^    int height;$/;"	m	struct:vmsvga_state_s	file:
height	./xenfb.c	/^    int               height;$/;"	m	struct:XenFB	file:
hend	./vga_int.h	/^    int hend;$/;"	m	struct:vga_precise_retrace
hid_boot_reportid	./bt-hid.c	/^enum hid_boot_reportid {$/;"	g	file:
hid_data_pkt	./bt-hid.c	/^enum hid_data_pkt {$/;"	g	file:
hid_protocol	./bt-hid.c	/^enum hid_protocol {$/;"	g	file:
hid_transaction_control	./bt-hid.c	/^enum hid_transaction_control {$/;"	g	file:
hid_transaction_handshake	./bt-hid.c	/^enum hid_transaction_handshake {$/;"	g	file:
hid_transaction_req	./bt-hid.c	/^enum hid_transaction_req {$/;"	g	file:
highspeed	./sb16.c	/^    int highspeed;$/;"	m	struct:SB16State	file:
himem	./gus.c	/^    uint8_t himem[1024 * 1024 + 32 + 4096];$/;"	m	struct:GUSState	file:
himemaddr	./gusemu.h	/^ GUSbyte *himemaddr; \/* 1024*1024 bytes used for storing uploaded samples (+32 additional bytes for read padding) *\/$/;"	m	struct:_GUSEmuState
hmadr	./ppc405_uc.c	/^    uint8_t hmadr;$/;"	m	struct:ppc4xx_i2c_t	file:
hmask	./usb-ohci.c	/^    uint32_t hmask;$/;"	m	struct:__anon462	file:
hndp	./blizzard.c	/^    uint8_t hndp;$/;"	m	struct:__anon18	file:
hob_feature	./ide.c	/^    uint8_t hob_feature;$/;"	m	struct:IDEState	file:
hob_hcyl	./ide.c	/^    uint8_t hob_hcyl;$/;"	m	struct:IDEState	file:
hob_lcyl	./ide.c	/^    uint8_t hob_lcyl;$/;"	m	struct:IDEState	file:
hob_nsector	./ide.c	/^    uint8_t hob_nsector;$/;"	m	struct:IDEState	file:
hob_sector	./ide.c	/^    uint8_t hob_sector;$/;"	m	struct:IDEState	file:
hold_mode_cp	./bt.h	/^} __attribute__ ((packed)) hold_mode_cp;$/;"	t	typeref:struct:__anon58
host	./bt.h	/^    struct bt_device_s *slave, *host;$/;"	m	struct:bt_link_s	typeref:struct:bt_link_s::
host	./pxa2xx.c	/^    PXA2xxI2CState *host;$/;"	m	struct:__anon364	file:
host_buffer_size_cp	./bt.h	/^} __attribute__ ((packed)) host_buffer_size_cp;$/;"	t	typeref:struct:__anon103
host_mode	./tsc2005.c	/^    int host_mode;$/;"	m	struct:__anon448	file:
host_mode	./tsc210x.c	/^    int host_mode;$/;"	m	struct:__anon450	file:
host_mode	./tusb6010.c	/^    int host_mode;$/;"	m	struct:TUSBState	file:
hostid	./firmware_abi.h	/^    uint8_t hostid[3];  \/* remaining 3 bytes of host id (serial number) *\/$/;"	m	struct:Sun_nvram
hot_x	./vmware_vga.c	/^    int hot_x;$/;"	m	struct:vmsvga_cursor_definition_s	file:
hot_y	./vmware_vga.c	/^    int hot_y;$/;"	m	struct:vmsvga_cursor_definition_s	file:
hpet_calculate_diff	./hpet.c	/^static inline uint64_t hpet_calculate_diff(HPETTimer *t, uint64_t current)$/;"	f	file:
hpet_counter	./hpet_emul.h	/^    uint64_t hpet_counter;      \/* main counter *\/$/;"	m	struct:HPETState
hpet_del_timer	./hpet.c	/^static void hpet_del_timer(HPETTimer *t)$/;"	f	file:
hpet_disable_pit	./i8254.c	/^void hpet_disable_pit(void)$/;"	f
hpet_enable_pit	./i8254.c	/^void hpet_enable_pit(void)$/;"	f
hpet_enabled	./hpet.c	/^static uint32_t hpet_enabled(void)$/;"	f	file:
hpet_fixup_reg	./hpet.c	/^static uint64_t hpet_fixup_reg(uint64_t new, uint64_t old, uint64_t mask)$/;"	f	file:
hpet_get_ticks	./hpet.c	/^static uint64_t hpet_get_ticks(void)$/;"	f	file:
hpet_in_legacy_mode	./hpet.c	/^uint32_t hpet_in_legacy_mode(void)$/;"	f
hpet_init	./hpet.c	/^void hpet_init(qemu_irq *irq) {$/;"	f
hpet_load	./hpet.c	/^static int hpet_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
hpet_offset	./hpet_emul.h	/^    uint64_t hpet_offset;$/;"	m	struct:HPETState
hpet_ram_read	./hpet.c	/^static CPUReadMemoryFunc *hpet_ram_read[] = {$/;"	v	file:
hpet_ram_readb	./hpet.c	/^static uint32_t hpet_ram_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
hpet_ram_readl	./hpet.c	/^static uint32_t hpet_ram_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
hpet_ram_readw	./hpet.c	/^static uint32_t hpet_ram_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
hpet_ram_write	./hpet.c	/^static CPUWriteMemoryFunc *hpet_ram_write[] = {$/;"	v	file:
hpet_ram_writeb	./hpet.c	/^static void hpet_ram_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
hpet_ram_writel	./hpet.c	/^static void hpet_ram_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
hpet_ram_writew	./hpet.c	/^static void hpet_ram_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
hpet_reset	./hpet.c	/^static void hpet_reset(void *opaque) {$/;"	f	file:
hpet_save	./hpet.c	/^static void hpet_save(QEMUFile *f, void *opaque)$/;"	f	file:
hpet_set_timer	./hpet.c	/^static void hpet_set_timer(HPETTimer *t)$/;"	f	file:
hpet_statep	./hpet.c	/^static HPETState *hpet_statep;$/;"	v	file:
hpet_time_after	./hpet.c	/^static uint32_t hpet_time_after(uint64_t a, uint64_t b)$/;"	f	file:
hpet_time_after64	./hpet.c	/^static uint32_t hpet_time_after64(uint64_t a, uint64_t b)$/;"	f	file:
hpet_timer	./hpet.c	/^static void hpet_timer(void *opaque)$/;"	f	file:
hport	./usb-musb.c	/^    uint8_t hport[2];$/;"	m	struct:__anon458	file:
hreset	./usb-ohci.c	/^    uint32_t hreset;$/;"	m	struct:__anon462	file:
hsab_ck	./omap_clk.c	/^static struct clk hsab_ck = {$/;"	v	typeref:struct:clk	file:
hsadr	./ppc405_uc.c	/^    uint8_t hsadr;$/;"	m	struct:ppc4xx_i2c_t	file:
hssi_config	./blizzard.c	/^    uint8_t hssi_config[3];$/;"	m	struct:__anon18	file:
hstart	./vga_int.h	/^    int hstart;$/;"	m	struct:vga_precise_retrace
hstatus	./usb-ohci.c	/^    uint32_t hstatus;$/;"	m	struct:__anon462	file:
hstick_irq	./sun4u.c	/^static void hstick_irq(void *opaque)$/;"	f	file:
hsync	./blizzard.c	/^    uint8_t hsync;$/;"	m	struct:__anon18	file:
hsync	./omap_dss.c	/^        uint16_t hsync;$/;"	m	struct:omap_dss_s::__anon308	file:
htest	./usb-ohci.c	/^    uint32_t htest;$/;"	m	struct:__anon462	file:
htotal	./vga_int.h	/^    int htotal;$/;"	m	struct:vga_precise_retrace
hw_cursor_x	./cirrus_vga.c	/^    uint32_t hw_cursor_x;$/;"	m	struct:CirrusVGAState	file:
hw_cursor_y	./cirrus_vga.c	/^    uint32_t hw_cursor_y;$/;"	m	struct:CirrusVGAState	file:
hw_driver	./parallel.c	/^    int hw_driver;$/;"	m	struct:ParallelState	file:
hw_enable	./omap2.c	/^        int hw_enable;$/;"	m	struct:omap_eac_s::__anon303	file:
hw_omap_h	./omap.h	20;"	d
hwdef	./sun4u.c	/^struct hwdef {$/;"	s	file:
hwdefs	./sun4u.c	/^static const struct hwdef hwdefs[] = {$/;"	v	typeref:struct:hwdef	file:
hz_tm	./twl92230.c	/^        QEMUTimer *hz_tm;$/;"	m	struct:__anon453::__anon454	file:
i2c	./lm832x.c	/^    i2c_slave i2c;$/;"	m	struct:__anon274	file:
i2c	./max7310.c	/^    i2c_slave i2c;$/;"	m	struct:__anon283	file:
i2c	./nseries.c	/^    i2c_bus *i2c;$/;"	m	struct:n800_s	file:
i2c	./omap.h	/^    struct omap_i2c_s *i2c[2];$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_i2c_s
i2c	./pxa.h	/^    PXA2xxI2CState *i2c[2];$/;"	m	struct:__anon361
i2c	./pxa2xx.c	/^    i2c_slave i2c;$/;"	m	struct:__anon364	file:
i2c	./smbus.h	/^    I2CSlaveInfo i2c;$/;"	m	struct:__anon394
i2c	./smbus.h	/^    i2c_slave i2c;$/;"	m	struct:SMBusDevice
i2c	./ssd0303.c	/^    i2c_slave i2c;$/;"	m	struct:__anon404	file:
i2c	./tmp105.c	/^    i2c_slave i2c;$/;"	m	struct:__anon446	file:
i2c	./tosa.c	/^    i2c_slave i2c;$/;"	m	struct:__anon447	file:
i2c	./twl92230.c	/^    i2c_slave i2c;$/;"	m	struct:__anon453	file:
i2c	./wm8750.c	/^    i2c_slave i2c;$/;"	m	struct:__anon481	file:
i2c1_fclk	./omap_clk.c	/^static struct clk i2c1_fclk = {$/;"	v	typeref:struct:clk	file:
i2c1_iclk	./omap_clk.c	/^static struct clk i2c1_iclk = {$/;"	v	typeref:struct:clk	file:
i2c2_fclk	./omap_clk.c	/^static struct clk i2c2_fclk = {$/;"	v	typeref:struct:clk	file:
i2c2_iclk	./omap_clk.c	/^static struct clk i2c2_iclk = {$/;"	v	typeref:struct:clk	file:
i2c_bus	./i2c.c	/^struct i2c_bus$/;"	s	file:
i2c_bus_busy	./i2c.c	/^int i2c_bus_busy(i2c_bus *bus)$/;"	f
i2c_bus_info	./i2c.c	/^static struct BusInfo i2c_bus_info = {$/;"	v	typeref:struct:BusInfo	file:
i2c_bus_load	./i2c.c	/^static int i2c_bus_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
i2c_bus_save	./i2c.c	/^static void i2c_bus_save(QEMUFile *f, void *opaque)$/;"	f	file:
i2c_command_byte	./max7310.c	/^    int i2c_command_byte;$/;"	m	struct:__anon283	file:
i2c_create_slave	./i2c.c	/^DeviceState *i2c_create_slave(i2c_bus *bus, const char *name, int addr)$/;"	f
i2c_cycle	./lm832x.c	/^    int i2c_cycle;$/;"	m	struct:__anon274	file:
i2c_data	./wm8750.c	/^    uint8_t i2c_data[2];$/;"	m	struct:__anon481	file:
i2c_dir	./lm832x.c	/^    int i2c_dir;$/;"	m	struct:__anon274	file:
i2c_end_transfer	./i2c.c	/^void i2c_end_transfer(i2c_bus *bus)$/;"	f
i2c_enter_stop	./musicpal.c	/^static void i2c_enter_stop(i2c_interface *i2c)$/;"	f	file:
i2c_event	./i2c.h	/^enum i2c_event {$/;"	g
i2c_event_cb	./i2c.h	/^typedef void (*i2c_event_cb)(i2c_slave *s, enum i2c_event event);$/;"	t
i2c_fck	./omap_clk.c	/^static struct clk i2c_fck = {$/;"	v	typeref:struct:clk	file:
i2c_get_data	./musicpal.c	/^static int i2c_get_data(i2c_interface *i2c)$/;"	f	file:
i2c_ick	./omap_clk.c	/^static struct clk i2c_ick = {$/;"	v	typeref:struct:clk	file:
i2c_init_bus	./i2c.c	/^i2c_bus *i2c_init_bus(DeviceState *parent, const char *name)$/;"	f
i2c_interface	./musicpal.c	/^typedef struct i2c_interface {$/;"	s	file:
i2c_interface	./musicpal.c	/^} i2c_interface;$/;"	t	typeref:struct:i2c_interface	file:
i2c_len	./wm8750.c	/^    int i2c_len;$/;"	m	struct:__anon481	file:
i2c_nack	./i2c.c	/^void i2c_nack(i2c_bus *bus)$/;"	f
i2c_read	./ppc405_uc.c	/^static CPUReadMemoryFunc *i2c_read[] = {$/;"	v	file:
i2c_recv	./i2c.c	/^int i2c_recv(i2c_bus *bus)$/;"	f
i2c_recv_cb	./i2c.h	/^typedef int (*i2c_recv_cb)(i2c_slave *s);$/;"	t
i2c_register_slave	./i2c.c	/^void i2c_register_slave(I2CSlaveInfo *info)$/;"	f
i2c_send	./i2c.c	/^int i2c_send(i2c_bus *bus, uint8_t data)$/;"	f
i2c_send_cb	./i2c.h	/^typedef int (*i2c_send_cb)(i2c_slave *s, uint8_t data);$/;"	t
i2c_set_slave_address	./i2c.c	/^void i2c_set_slave_address(i2c_slave *dev, int address)$/;"	f
i2c_slave	./i2c.h	/^struct i2c_slave$/;"	s
i2c_slave_initfn	./i2c.h	/^typedef void (*i2c_slave_initfn)(i2c_slave *dev);$/;"	t
i2c_slave_load	./i2c.c	/^void i2c_slave_load(QEMUFile *f, i2c_slave *dev)$/;"	f
i2c_slave_qdev_init	./i2c.c	/^static void i2c_slave_qdev_init(DeviceState *dev, DeviceInfo *base)$/;"	f	file:
i2c_slave_save	./i2c.c	/^void i2c_slave_save(QEMUFile *f, i2c_slave *dev)$/;"	f
i2c_start_transfer	./i2c.c	/^int i2c_start_transfer(i2c_bus *bus, int address, int recv)$/;"	f
i2c_state	./musicpal.c	/^typedef enum i2c_state {$/;"	g	file:
i2c_state	./musicpal.c	/^} i2c_state;$/;"	t	typeref:enum:i2c_state	file:
i2c_state_update	./musicpal.c	/^static void i2c_state_update(i2c_interface *i2c, int data, int clock)$/;"	f	file:
i2c_write	./ppc405_uc.c	/^static CPUWriteMemoryFunc *i2c_write[] = {$/;"	v	file:
i2cin	./mips_malta.c	/^    uint32_t i2cin;$/;"	m	struct:__anon291	file:
i2coe	./mips_malta.c	/^    uint32_t i2coe;$/;"	m	struct:__anon291	file:
i2cout	./mips_malta.c	/^    uint32_t i2cout;$/;"	m	struct:__anon291	file:
i2csel	./mips_malta.c	/^    uint32_t i2csel;$/;"	m	struct:__anon291	file:
i2s	./pxa.h	/^    PXA2xxI2SState *i2s;$/;"	m	struct:__anon361
i2s_fifo_s	./omap.h	/^    struct i2s_fifo_s {$/;"	s	struct:I2SCodec
i2s_rx_rate	./tsc210x.c	/^    int i2s_rx_rate;$/;"	m	struct:__anon450	file:
i2s_tx_rate	./tsc210x.c	/^    int i2s_tx_rate;$/;"	m	struct:__anon450	file:
i440fx_addr_readl	./piix_pci.c	/^static uint32_t i440fx_addr_readl(void* opaque, uint32_t addr)$/;"	f	file:
i440fx_addr_writel	./piix_pci.c	/^static void i440fx_addr_writel(void* opaque, uint32_t addr, uint32_t val)$/;"	f	file:
i440fx_init	./piix_pci.c	/^PCIBus *i440fx_init(PCIDevice **pi440fx_state, qemu_irq *pic)$/;"	f
i440fx_init_memory_mappings	./piix_pci.c	/^void i440fx_init_memory_mappings(PCIDevice *d)$/;"	f
i440fx_load	./piix_pci.c	/^static int i440fx_load(QEMUFile* f, void *opaque, int version_id)$/;"	f	file:
i440fx_save	./piix_pci.c	/^static void i440fx_save(QEMUFile* f, void *opaque)$/;"	f	file:
i440fx_set_smm	./piix_pci.c	/^void i440fx_set_smm(PCIDevice *d, int val)$/;"	f
i440fx_state	./ipf.c	/^static PCIDevice *i440fx_state;$/;"	v	file:
i440fx_state	./pc.c	/^static PCIDevice *i440fx_state;$/;"	v	file:
i440fx_update_memory_mappings	./piix_pci.c	/^static void i440fx_update_memory_mappings(PCIDevice *d)$/;"	f	file:
i440fx_write_config	./piix_pci.c	/^static void i440fx_write_config(PCIDevice *d,$/;"	f	file:
i6300esb_config_read	./wdt_i6300esb.c	/^static uint32_t i6300esb_config_read(PCIDevice *dev, uint32_t addr, int len)$/;"	f	file:
i6300esb_config_write	./wdt_i6300esb.c	/^static void i6300esb_config_write(PCIDevice *dev, uint32_t addr,$/;"	f	file:
i6300esb_debug	./wdt_i6300esb.c	35;"	d	file:
i6300esb_debug	./wdt_i6300esb.c	38;"	d	file:
i6300esb_disable_timer	./wdt_i6300esb.c	/^static void i6300esb_disable_timer(I6300State *d)$/;"	f	file:
i6300esb_load	./wdt_i6300esb.c	/^static int i6300esb_load(QEMUFile *f, void *vp, int version)$/;"	f	file:
i6300esb_map	./wdt_i6300esb.c	/^static void i6300esb_map(PCIDevice *dev, int region_num,$/;"	f	file:
i6300esb_mem_readb	./wdt_i6300esb.c	/^static uint32_t i6300esb_mem_readb(void *vp, target_phys_addr_t addr)$/;"	f	file:
i6300esb_mem_readl	./wdt_i6300esb.c	/^static uint32_t i6300esb_mem_readl(void *vp, target_phys_addr_t addr)$/;"	f	file:
i6300esb_mem_readw	./wdt_i6300esb.c	/^static uint32_t i6300esb_mem_readw(void *vp, target_phys_addr_t addr)$/;"	f	file:
i6300esb_mem_writeb	./wdt_i6300esb.c	/^static void i6300esb_mem_writeb(void *vp, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
i6300esb_mem_writel	./wdt_i6300esb.c	/^static void i6300esb_mem_writel(void *vp, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
i6300esb_mem_writew	./wdt_i6300esb.c	/^static void i6300esb_mem_writew(void *vp, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
i6300esb_pc_init	./wdt_i6300esb.c	/^static void i6300esb_pc_init(PCIBus *pci_bus)$/;"	f	file:
i6300esb_reset	./wdt_i6300esb.c	/^static void i6300esb_reset(I6300State *d)$/;"	f	file:
i6300esb_restart_timer	./wdt_i6300esb.c	/^static void i6300esb_restart_timer(I6300State *d, int stage)$/;"	f	file:
i6300esb_save	./wdt_i6300esb.c	/^static void i6300esb_save(QEMUFile *f, void *vp)$/;"	f	file:
i6300esb_timer_expired	./wdt_i6300esb.c	/^static void i6300esb_timer_expired(void *vp)$/;"	f	file:
i8042_init	./pckbd.c	/^void i8042_init(qemu_irq kbd_irq, qemu_irq mouse_irq, uint32_t io_base)$/;"	f
i8042_mm_init	./pckbd.c	/^void i8042_mm_init(qemu_irq kbd_irq, qemu_irq mouse_irq,$/;"	f
i82551	./eepro100.c	76;"	d	file:
i82557B	./eepro100.c	77;"	d	file:
i82557C	./eepro100.c	78;"	d	file:
i82558B	./eepro100.c	79;"	d	file:
i82559C	./eepro100.c	80;"	d	file:
i82559ER	./eepro100.c	81;"	d	file:
i82562	./eepro100.c	82;"	d	file:
i8259_init	./i8259.c	/^qemu_irq *i8259_init(qemu_irq parent_irq)$/;"	f
i8259_set_irq	./i8259.c	/^static void i8259_set_irq(void *opaque, int irq, int level)$/;"	f	file:
ia	./lsi53c895a.c	/^    uint32_t ia;$/;"	m	struct:__anon281	file:
ib700_debug	./wdt_ib700.c	32;"	d	file:
ib700_debug	./wdt_ib700.c	35;"	d	file:
ib700_load	./wdt_ib700.c	/^static int ib700_load(QEMUFile *f, void *vp, int version)$/;"	f	file:
ib700_pc_init	./wdt_ib700.c	/^static void ib700_pc_init(PCIBus *unused)$/;"	f	file:
ib700_save	./wdt_ib700.c	/^static void ib700_save(QEMUFile *f, void *vp)$/;"	f	file:
ib700_timer_expired	./wdt_ib700.c	/^static void ib700_timer_expired(void *vp)$/;"	f	file:
ib700_write_disable_reg	./wdt_ib700.c	/^static void ib700_write_disable_reg(void *vp, uint32_t addr, uint32_t data)$/;"	f	file:
ib700_write_enable_reg	./wdt_ib700.c	/^static void ib700_write_enable_reg(void *vp, uint32_t addr, uint32_t data)$/;"	f	file:
ibe	./pl061.c	/^    uint8_t ibe;$/;"	m	struct:__anon336	file:
ibmr	./pxa2xx.c	/^    uint8_t ibmr;$/;"	m	struct:PXA2xxI2CState	file:
ibrd	./pl011.c	/^    uint32_t ibrd;$/;"	m	struct:__anon332	file:
icp_control_init	./integratorcp.c	/^static void icp_control_init(uint32_t base)$/;"	f	file:
icp_control_read	./integratorcp.c	/^static uint32_t icp_control_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
icp_control_readfn	./integratorcp.c	/^static CPUReadMemoryFunc *icp_control_readfn[] = {$/;"	v	file:
icp_control_write	./integratorcp.c	/^static void icp_control_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
icp_control_writefn	./integratorcp.c	/^static CPUWriteMemoryFunc *icp_control_writefn[] = {$/;"	v	file:
icp_pic_init	./integratorcp.c	/^static void icp_pic_init(SysBusDevice *dev)$/;"	f	file:
icp_pic_read	./integratorcp.c	/^static uint32_t icp_pic_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
icp_pic_readfn	./integratorcp.c	/^static CPUReadMemoryFunc *icp_pic_readfn[] = {$/;"	v	file:
icp_pic_set_irq	./integratorcp.c	/^static void icp_pic_set_irq(void *opaque, int irq, int level)$/;"	f	file:
icp_pic_state	./integratorcp.c	/^typedef struct icp_pic_state$/;"	s	file:
icp_pic_state	./integratorcp.c	/^} icp_pic_state;$/;"	t	typeref:struct:icp_pic_state	file:
icp_pic_update	./integratorcp.c	/^static void icp_pic_update(icp_pic_state *s)$/;"	f	file:
icp_pic_write	./integratorcp.c	/^static void icp_pic_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
icp_pic_writefn	./integratorcp.c	/^static CPUWriteMemoryFunc *icp_pic_writefn[] = {$/;"	v	file:
icp_pit_init	./arm_timer.c	/^static void icp_pit_init(SysBusDevice *dev)$/;"	f	file:
icp_pit_read	./arm_timer.c	/^static uint32_t icp_pit_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
icp_pit_readfn	./arm_timer.c	/^static CPUReadMemoryFunc *icp_pit_readfn[] = {$/;"	v	file:
icp_pit_state	./arm_timer.c	/^} icp_pit_state;$/;"	t	typeref:struct:__anon12	file:
icp_pit_write	./arm_timer.c	/^static void icp_pit_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
icp_pit_writefn	./arm_timer.c	/^static CPUWriteMemoryFunc *icp_pit_writefn[] = {$/;"	v	file:
icr	./apic.c	/^    uint32_t icr[2];$/;"	m	struct:APICState	file:
icr	./mcf5206.c	/^    uint8_t icr[14];$/;"	m	struct:__anon285	file:
icr	./mcf_intc.c	/^    uint8_t icr[64];$/;"	m	struct:__anon289	file:
icr	./musicpal.c	/^    uint32_t icr;$/;"	m	struct:mv88w8618_eth_state	file:
id	./apic.c	/^    uint8_t id;$/;"	m	struct:APICState	file:
id	./bt-sdp.c	/^        uint16_t id;$/;"	m	struct:sdp_def_service_s::sdp_def_attribute_s	file:
id	./ioapic.c	/^    uint8_t id;$/;"	m	struct:IOAPICState	file:
id	./mpcore.c	/^    int id; \/* Encodes both timer\/watchdog and CPU.  *\/$/;"	m	struct:__anon292	file:
id	./nseries.c	/^    uint32_t id;$/;"	m	struct:mipid_s	file:
id	./omap_clk.c	/^    int id;$/;"	m	struct:clk	file:
id	./onenand.c	/^    uint32_t id;$/;"	m	struct:__anon310	file:
id	./pl011.c	/^    const unsigned char *id;$/;"	m	struct:__anon332	file:
id	./pxa2xx_lcd.c	/^        uint32_t id;$/;"	m	struct:PXA2xxLCDState::__anon369	file:
id	./qdev.h	/^    char *id;$/;"	m	struct:DeviceState
id	./syborg_virtio.c	/^    uint32_t id;$/;"	m	struct:__anon439	file:
id	./virtio.c	/^    uint32_t id;$/;"	m	struct:VRingUsedElem	file:
id	./vmware_vga.c	/^        int id;$/;"	m	struct:vmsvga_state_s::__anon473	file:
id	./vmware_vga.c	/^    int id;$/;"	m	struct:vmsvga_cursor_definition_s	file:
id	./xen_blkif.h	/^	uint64_t        id;              \/* copied from request *\/$/;"	m	struct:blkif_x86_32_response
id	./xen_blkif.h	/^	uint64_t       __attribute__((__aligned__(8))) id;$/;"	m	struct:blkif_x86_64_request
id	./xen_blkif.h	/^	uint64_t       __attribute__((__aligned__(8))) id;$/;"	m	struct:blkif_x86_64_response
id	./xen_blkif.h	/^	uint64_t       id;           \/* private guest value, echoed in resp  *\/$/;"	m	struct:blkif_x86_32_request
ide	./ide.c	/^    IDEState ide[2];$/;"	m	struct:__anon271	file:
ide	./openpic.c	/^    uint32_t ide;   \/* IRQ destination register *\/$/;"	m	struct:IRQ_src_t	file:
ide_abort_command	./ide.c	/^static inline void ide_abort_command(IDEState *s)$/;"	f	file:
ide_atapi_cmd	./ide.c	/^static void ide_atapi_cmd(IDEState *s)$/;"	f	file:
ide_atapi_cmd_check_status	./ide.c	/^static void ide_atapi_cmd_check_status(IDEState *s)$/;"	f	file:
ide_atapi_cmd_error	./ide.c	/^static void ide_atapi_cmd_error(IDEState *s, int sense_key, int asc)$/;"	f	file:
ide_atapi_cmd_ok	./ide.c	/^static void ide_atapi_cmd_ok(IDEState *s)$/;"	f	file:
ide_atapi_cmd_read	./ide.c	/^static void ide_atapi_cmd_read(IDEState *s, int lba, int nb_sectors,$/;"	f	file:
ide_atapi_cmd_read_dma	./ide.c	/^static void ide_atapi_cmd_read_dma(IDEState *s, int lba, int nb_sectors,$/;"	f	file:
ide_atapi_cmd_read_dma_cb	./ide.c	/^static void ide_atapi_cmd_read_dma_cb(void *opaque, int ret)$/;"	f	file:
ide_atapi_cmd_read_pio	./ide.c	/^static void ide_atapi_cmd_read_pio(IDEState *s, int lba, int nb_sectors,$/;"	f	file:
ide_atapi_cmd_reply	./ide.c	/^static void ide_atapi_cmd_reply(IDEState *s, int size, int max_size)$/;"	f	file:
ide_atapi_cmd_reply_end	./ide.c	/^static void ide_atapi_cmd_reply_end(IDEState *s)$/;"	f	file:
ide_atapi_identify	./ide.c	/^static void ide_atapi_identify(IDEState *s)$/;"	f	file:
ide_atapi_io_error	./ide.c	/^static void ide_atapi_io_error(IDEState *s, int ret)$/;"	f	file:
ide_atapi_set_profile	./ide.c	/^static inline uint8_t ide_atapi_set_profile(uint8_t *buf, uint8_t *index,$/;"	f	file:
ide_cfata_identify	./ide.c	/^static void ide_cfata_identify(IDEState *s)$/;"	f	file:
ide_cfata_metadata_inquiry	./ide.c	/^static void ide_cfata_metadata_inquiry(IDEState *s)$/;"	f	file:
ide_cfata_metadata_read	./ide.c	/^static void ide_cfata_metadata_read(IDEState *s)$/;"	f	file:
ide_cfata_metadata_write	./ide.c	/^static void ide_cfata_metadata_write(IDEState *s)$/;"	f	file:
ide_clear_hob	./ide.c	/^static void ide_clear_hob(IDEState *ide_if)$/;"	f	file:
ide_cmd_lba48_transform	./ide.c	/^static void ide_cmd_lba48_transform(IDEState *s, int lba48)$/;"	f	file:
ide_cmd_write	./ide.c	/^static void ide_cmd_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ide_data_readl	./ide.c	/^static uint32_t ide_data_readl(void *opaque, uint32_t addr)$/;"	f	file:
ide_data_readw	./ide.c	/^static uint32_t ide_data_readw(void *opaque, uint32_t addr)$/;"	f	file:
ide_data_writel	./ide.c	/^static void ide_data_writel(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ide_data_writew	./ide.c	/^static void ide_data_writew(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ide_dma_cancel	./ide.c	/^static void ide_dma_cancel(BMDMAState *bm)$/;"	f	file:
ide_dma_error	./ide.c	/^static void ide_dma_error(IDEState *s)$/;"	f	file:
ide_dma_restart	./ide.c	/^static void ide_dma_restart(IDEState *s)$/;"	f	file:
ide_dma_restart_bh	./ide.c	/^static void ide_dma_restart_bh(void *opaque)$/;"	f	file:
ide_dma_restart_cb	./ide.c	/^static void ide_dma_restart_cb(void *opaque, int running, int reason)$/;"	f	file:
ide_dma_start	./ide.c	/^static void ide_dma_start(IDEState *s, BlockDriverCompletionFunc *dma_cb)$/;"	f	file:
ide_dma_submit_check	./ide.c	/^static inline void ide_dma_submit_check(IDEState *s,$/;"	f	file:
ide_dummy_transfer_stop	./ide.c	/^static void ide_dummy_transfer_stop(IDEState *s)$/;"	f	file:
ide_dvd_read_structure	./ide.c	/^static int ide_dvd_read_structure(IDEState *s, int format,$/;"	f	file:
ide_get_sector	./ide.c	/^static int64_t ide_get_sector(IDEState *s)$/;"	f	file:
ide_handle_write_error	./ide.c	/^static int ide_handle_write_error(IDEState *s, int error, int op)$/;"	f	file:
ide_identify	./ide.c	/^static void ide_identify(IDEState *s)$/;"	f	file:
ide_if	./ide.c	/^    IDEState *ide_if;$/;"	m	struct:BMDMAState	file:
ide_if	./ide.c	/^    IDEState ide_if[2];$/;"	m	struct:MACIOIDEState	file:
ide_if	./ide.c	/^    IDEState ide_if[4];$/;"	m	struct:PCIIDEState	file:
ide_init2	./ide.c	/^static void ide_init2(IDEState *ide_state,$/;"	f	file:
ide_init_ioport	./ide.c	/^static void ide_init_ioport(IDEState *ide_state, int iobase, int iobase2)$/;"	f	file:
ide_iobase	./ipf.c	/^static const int ide_iobase[2] = { 0x1f0, 0x170 };$/;"	v	file:
ide_iobase	./mips_r4k.c	/^static const int ide_iobase[2] = { 0x1f0, 0x170 };$/;"	v	file:
ide_iobase	./pc.c	/^static const int ide_iobase[2] = { 0x1f0, 0x170 };$/;"	v	file:
ide_iobase	./ppc_prep.c	/^static const int ide_iobase[2] = { 0x1f0, 0x170 };$/;"	v	file:
ide_iobase	./sun4u.c	/^static const int ide_iobase[2] = { 0x1f0, 0x170 };$/;"	v	file:
ide_iobase2	./ipf.c	/^static const int ide_iobase2[2] = { 0x3f6, 0x376 };$/;"	v	file:
ide_iobase2	./mips_r4k.c	/^static const int ide_iobase2[2] = { 0x3f6, 0x376 };$/;"	v	file:
ide_iobase2	./pc.c	/^static const int ide_iobase2[2] = { 0x3f6, 0x376 };$/;"	v	file:
ide_iobase2	./ppc_prep.c	/^static const int ide_iobase2[2] = { 0x3f6, 0x376 };$/;"	v	file:
ide_iobase2	./sun4u.c	/^static const int ide_iobase2[2] = { 0x3f6, 0x376 };$/;"	v	file:
ide_ioport_read	./ide.c	/^static uint32_t ide_ioport_read(void *opaque, uint32_t addr1)$/;"	f	file:
ide_ioport_write	./ide.c	/^static void ide_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ide_irq	./ipf.c	/^static const int ide_irq[2] = { 14, 15 };$/;"	v	file:
ide_irq	./mips_r4k.c	/^static const int ide_irq[2] = { 14, 15 };$/;"	v	file:
ide_irq	./pc.c	/^static const int ide_irq[2] = { 14, 15 };$/;"	v	file:
ide_irq	./ppc_prep.c	/^static const int ide_irq[2] = { 13, 13 };$/;"	v	file:
ide_irq	./sun4u.c	/^static const int ide_irq[2] = { 14, 15 };$/;"	v	file:
ide_load	./ide.c	/^static void ide_load(QEMUFile* f, IDEState *s, int version_id)$/;"	f	file:
ide_map	./ide.c	/^static void ide_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
ide_mem_index	./macio.c	/^    int ide_mem_index[4];$/;"	m	struct:macio_state_t	file:
ide_read_dma_cb	./ide.c	/^static void ide_read_dma_cb(void *opaque, int ret)$/;"	f	file:
ide_reset	./ide.c	/^static void ide_reset(IDEState *s)$/;"	f	file:
ide_rw_error	./ide.c	/^static void ide_rw_error(IDEState *s) {$/;"	f	file:
ide_save	./ide.c	/^static void ide_save(QEMUFile* f, IDEState *s)$/;"	f	file:
ide_sector_read	./ide.c	/^static void ide_sector_read(IDEState *s)$/;"	f	file:
ide_sector_read_dma	./ide.c	/^static void ide_sector_read_dma(IDEState *s)$/;"	f	file:
ide_sector_write	./ide.c	/^static void ide_sector_write(IDEState *s)$/;"	f	file:
ide_sector_write_dma	./ide.c	/^static void ide_sector_write_dma(IDEState *s)$/;"	f	file:
ide_sector_write_timer_cb	./ide.c	/^static void ide_sector_write_timer_cb(void *opaque)$/;"	f	file:
ide_set_irq	./ide.c	/^static inline void ide_set_irq(IDEState *s)$/;"	f	file:
ide_set_sector	./ide.c	/^static void ide_set_sector(IDEState *s, int64_t sector_num)$/;"	f	file:
ide_set_signature	./ide.c	/^static void ide_set_signature(IDEState *s)$/;"	f	file:
ide_status_read	./ide.c	/^static uint32_t ide_status_read(void *opaque, uint32_t addr)$/;"	f	file:
ide_transfer_start	./ide.c	/^static void ide_transfer_start(IDEState *s, uint8_t *buf, int size,$/;"	f	file:
ide_transfer_stop	./ide.c	/^static void ide_transfer_stop(IDEState *s)$/;"	f	file:
ide_write_dma_cb	./ide.c	/^static void ide_write_dma_cb(void *opaque, int ret)$/;"	f	file:
ident	./bt.h	/^    uint8_t	ident;$/;"	m	struct:__anon178
ident	./pflash_cfi01.c	/^    uint16_t ident[4];$/;"	m	struct:pflash_t	file:
ident	./pflash_cfi02.c	/^    uint16_t ident[4];$/;"	m	struct:pflash_t	file:
identify	./virtio-blk.h	/^    uint16_t identify[VIRTIO_BLK_ID_LEN];$/;"	m	struct:virtio_blk_config
identify_data	./ide.c	/^    uint16_t identify_data[256];$/;"	m	struct:IDEState	file:
identify_set	./ide.c	/^    int identify_set;$/;"	m	struct:IDEState	file:
idle	./usb-hid.c	/^    uint8_t idle;$/;"	m	struct:USBHIDState	file:
idlemode	./omap_dss.c	/^        int idlemode;$/;"	m	struct:omap_dss_s::__anon308	file:
idlemode	./omap_dss.c	/^        uint32_t idlemode;$/;"	m	struct:omap_dss_s::__anon307	file:
idreg_base	./sun4m.c	/^    target_phys_addr_t idreg_base, dma_base, esp_base, le_base;$/;"	m	struct:sun4c_hwdef	file:
idreg_base	./sun4m.c	/^    target_phys_addr_t idreg_base, dma_base, esp_base, le_base;$/;"	m	struct:sun4m_hwdef	file:
idreg_data	./sun4m.c	/^static const uint8_t idreg_data[] = { 0xfe, 0x81, 0x01, 0x03 };$/;"	v	file:
idreg_info	./sun4m.c	/^static SysBusDeviceInfo idreg_info = {$/;"	v	file:
idreg_init	./sun4m.c	/^static void idreg_init(target_phys_addr_t addr)$/;"	f	file:
idreg_init1	./sun4m.c	/^static void idreg_init1(SysBusDevice *dev)$/;"	f	file:
idreg_register_devices	./sun4m.c	/^device_init(idreg_register_devices);$/;"	v
idreg_register_devices	./sun4m.c	/^static void idreg_register_devices(void)$/;"	f	file:
idx	./apic.c	/^    uint32_t idx;$/;"	m	struct:APICState	file:
idx	./usb-musb.c	/^    int idx;$/;"	m	struct:MUSBState	file:
idx	./virtio.c	/^    uint16_t idx;$/;"	m	struct:VRingAvail	file:
idx	./virtio.c	/^    uint16_t idx;$/;"	m	struct:VRingUsed	file:
idx_in	./wm8750.c	/^    int idx_in, req_in;$/;"	m	struct:__anon481	file:
idx_out	./wm8750.c	/^    int idx_out, req_out;$/;"	m	struct:__anon481	file:
ie	./ppc405_uc.c	/^    uint32_t ie;$/;"	m	struct:ppc4xx_gpt_t	file:
ier	./cuda.c	/^    uint8_t ier;    \/* Interrupt enable register *\/$/;"	m	struct:CUDAState	file:
ier	./ppc405_uc.c	/^    uint32_t ier;$/;"	m	struct:ppc40x_mal_t	file:
ier	./serial.c	/^    uint8_t ier;$/;"	m	struct:SerialState	file:
iev	./pl061.c	/^    uint8_t iev;$/;"	m	struct:__anon336	file:
ifl	./pl011.c	/^    uint32_t ifl;$/;"	m	struct:__anon332	file:
iformat	./blizzard.c	/^    uint8_t iformat;$/;"	m	struct:__anon18	file:
ifr	./cuda.c	/^    uint8_t ifr;    \/* Interrupt flag register *\/$/;"	m	struct:CUDAState	file:
ifr	./mcf_intc.c	/^    uint64_t ifr;$/;"	m	struct:__anon289	file:
ignore_access	./sh7750.c	/^static void ignore_access(const char *kind, target_phys_addr_t addr)$/;"	f	file:
ih	./omap.h	/^    int ih;$/;"	m	struct:dma_irq_map
ih	./omap.h	/^    struct omap_intr_handler_s *ih[2];$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_intr_handler_s
iir	./serial.c	/^    uint8_t iir; \/* read only *\/$/;"	m	struct:SerialState	file:
ilevel	./pxa2xx_gpio.c	/^    uint32_t ilevel[PXA2XX_GPIO_BANKS];$/;"	m	struct:PXA2xxGPIOInfo	file:
ilpr	./pl011.c	/^    uint32_t ilpr;$/;"	m	struct:__anon332	file:
im	./pl022.c	/^    uint32_t im;$/;"	m	struct:__anon333	file:
im	./pl031.c	/^    uint32_t im;$/;"	m	struct:__anon334	file:
im	./pl061.c	/^    uint8_t im;$/;"	m	struct:__anon336	file:
im	./ppc405_uc.c	/^    uint32_t im;$/;"	m	struct:ppc4xx_gpt_t	file:
im	./stellaris.c	/^    uint32_t im;$/;"	m	struct:__anon412	file:
im	./stellaris_enet.c	/^    uint32_t im;$/;"	m	struct:__anon415	file:
image	./onenand.c	/^    uint8_t *image;$/;"	m	struct:__anon310	file:
image	./vmware_vga.c	/^    uint32_t image[1024];$/;"	m	struct:vmsvga_cursor_definition_s	file:
image_length	./device-assignment.c	/^    uint16_t image_length;$/;"	m	struct:option_rom_pci_header	file:
image_revision	./device-assignment.c	/^    uint16_t image_revision;$/;"	m	struct:option_rom_pci_header	file:
imif	./omap.h	/^    imif,	\/* omap16xx: ocp_t1 *\/$/;"	e	enum:omap_dma_port
imif_base	./omap_lcdc.c	/^    ram_addr_t imif_base;$/;"	m	struct:omap_lcd_panel_s	file:
imodifiers	./spitz.c	/^    uint16_t imodifiers;$/;"	m	struct:__anon401	file:
imr	./eepro100.c	/^    uint8_t imr;$/;"	m	struct:__anon240	file:
imr	./i8259.c	/^    uint8_t imr; \/* interrupt mask register *\/$/;"	m	struct:PicState	file:
imr	./mcf5206.c	/^    uint16_t imr; \/* 1 == interrupt is masked.  *\/$/;"	m	struct:__anon285	file:
imr	./mcf_intc.c	/^    uint64_t imr;$/;"	m	struct:__anon289	file:
imr	./mcf_uart.c	/^    uint8_t imr;$/;"	m	struct:__anon290	file:
imr	./musicpal.c	/^    uint32_t imr;$/;"	m	struct:mv88w8618_eth_state	file:
imr	./ne2000.c	/^    uint8_t imr;$/;"	m	struct:NE2000State	file:
imr	./tc6393xb.c	/^        uint8_t imr;$/;"	m	struct:TC6393xbState::__anon445	file:
imr	./zaurus.c	/^    uint16_t imr;$/;"	m	struct:ScoopInfo	file:
imr_jazz	./rc4030.c	/^    uint32_t imr_jazz; \/* Local bus int enable mask *\/$/;"	m	struct:rc4030State	file:
in	./lm832x.c	/^        int in[2][2];$/;"	m	struct:__anon274::__anon275	file:
in	./omap.h	/^    int in;$/;"	m	struct:io_fn
in	./omap.h	/^    } in, out;$/;"	m	struct:I2SCodec	typeref:struct:I2SCodec::i2s_fifo_s
in	./omap1.c	/^    qemu_irq *in;$/;"	m	struct:omap_gpio_s	file:
in	./omap1.c	/^    qemu_irq *in;$/;"	m	struct:omap_mpuio_s	file:
in	./omap2.c	/^    qemu_irq *in;$/;"	m	struct:omap2_gpio_s	file:
in	./omap2.c	/^    qemu_irq in;$/;"	m	struct:omap_gp_timer_s	file:
in	./pxa2xx_gpio.c	/^    qemu_irq *in;$/;"	m	struct:PXA2xxGPIOInfo	file:
in	./twl92230.c	/^    qemu_irq *in;$/;"	m	struct:__anon453	file:
in	./virtio-blk.c	/^    struct virtio_blk_inhdr *in;$/;"	m	struct:VirtIOBlockReq	typeref:struct:VirtIOBlockReq::virtio_blk_inhdr	file:
in	./wm8750.c	/^    SWVoiceIn **in[2];$/;"	m	struct:__anon481	file:
in	./zaurus.c	/^    qemu_irq *in;$/;"	m	struct:ScoopInfo	file:
in2_data	./sb16.c	/^    uint8_t in2_data[10];$/;"	m	struct:SB16State	file:
in_addr	./virtio.h	/^    target_phys_addr_t in_addr[VIRTQUEUE_MAX_SIZE];$/;"	m	struct:VirtQueueElement
in_buf	./baum.c	/^    uint8_t in_buf[BUF_SIZE];$/;"	m	struct:__anon17	file:
in_buf	./usb-net.c	/^    uint8_t in_buf[2048];$/;"	m	struct:USBNetState	file:
in_buf_used	./baum.c	/^    uint8_t in_buf_used;$/;"	m	struct:__anon17	file:
in_data	./bt-hci-csr.c	/^    int in_data;$/;"	m	struct:csrhci_s	file:
in_eop	./etraxfs_dma.c	/^  unsigned                      in_eop     : 1;$/;"	m	struct:dma_descr_data	file:
in_fifo	./tsc210x.c	/^    uint8_t in_fifo[16384];$/;"	m	struct:__anon450	file:
in_hdr	./bt-hci-csr.c	/^    int in_hdr;$/;"	m	struct:csrhci_s	file:
in_index	./sb16.c	/^    int in_index;$/;"	m	struct:SB16State	file:
in_len	./bt-hci-csr.c	/^    int in_len;$/;"	m	struct:csrhci_s	file:
in_len	./usb-net.c	/^    unsigned int in_ptr, in_len;$/;"	m	struct:USBNetState	file:
in_num	./virtio.h	/^    unsigned int in_num;$/;"	m	struct:VirtQueueElement
in_ptr	./usb-net.c	/^    unsigned int in_ptr, in_len;$/;"	m	struct:USBNetState	file:
in_sg	./virtio.h	/^    struct iovec in_sg[VIRTQUEUE_MAX_SIZE];$/;"	m	struct:VirtQueueElement	typeref:struct:VirtQueueElement::iovec
in_use	./virtio-net.c	/^        int in_use;$/;"	m	struct:VirtIONet::__anon470	file:
in_val	./omap2.c	/^    int in_val;$/;"	m	struct:omap_gp_timer_s	file:
in_voice	./omap2.c	/^        SWVoiceIn *in_voice;$/;"	m	struct:omap_eac_s::__anon303	file:
index	./cuda.c	/^    int index;$/;"	m	struct:CUDATimer	file:
index	./ssd_trim_manager.c	/^	int		index;$/;"	m	struct:trimmed_sector_entry_index	file:
index	./usb.h	/^    int index; \/* internal port index, may be used with the opaque *\/$/;"	m	struct:USBPort
index	./virtio.h	/^    unsigned int index;$/;"	m	struct:VirtQueueElement
index	./vmware_vga.c	/^    int index;$/;"	m	struct:vmsvga_state_s	file:
index	./xen_disk.c	/^    int                 index;$/;"	m	struct:XenBlkDev	file:
indicator	./device-assignment.c	/^    uint8_t indicator;$/;"	m	struct:option_rom_pci_header	file:
info	./bt-hci.c	/^    struct HCIInfo info;$/;"	m	struct:bt_hci_s	typeref:struct:bt_hci_s::HCIInfo	file:
info	./i2c.h	/^    I2CSlaveInfo *info;$/;"	m	struct:i2c_slave
info	./pxa2xx_timer.c	/^    void *info;$/;"	m	struct:__anon372	file:
info	./qdev.h	/^    BusInfo *info;$/;"	m	struct:BusState
info	./qdev.h	/^    DeviceInfo *info;$/;"	m	struct:DeviceState
info	./qdev.h	/^    PropertyInfo *info;$/;"	m	struct:Property
info	./ssi.h	/^    SSISlaveInfo *info;$/;"	m	struct:SSISlave
init	./boards.h	/^    QEMUMachineInitFunc *init;$/;"	m	struct:QEMUMachine
init	./i2c.h	/^    i2c_slave_initfn init;$/;"	m	struct:__anon269
init	./pci.h	/^    pci_qdev_initfn init;$/;"	m	struct:__anon326
init	./qdev.h	/^    qdev_initfn init;$/;"	m	struct:DeviceInfo
init	./smbus.h	/^    void (*init)(SMBusDevice *dev);$/;"	m	struct:__anon394
init	./ssi.h	/^    void (*init)(SSISlave *dev);$/;"	m	struct:__anon408
init	./sysbus.h	/^    sysbus_initfn init;$/;"	m	struct:__anon441
init	./xen_backend.h	/^    int       (*init)(struct XenDevice *xendev);$/;"	m	struct:XenDevOps
init4	./i8259.c	/^    uint8_t init4; \/* true if 4 byte init *\/$/;"	m	struct:PicState	file:
init_assigned_device	./device-assignment.c	/^struct PCIDevice *init_assigned_device(AssignedDevInfo *adev,$/;"	f
init_chan	./dma.c	/^static inline void init_chan (struct dma_cont *d, int ichan)$/;"	f	file:
init_dev	./tc58128.c	/^static void init_dev(tc58128_dev * dev, const char *filename)$/;"	f	file:
init_diff_reg	./ssd_io_manager.c	/^int64_t init_diff_reg=0;$/;"	v
init_state	./i8259.c	/^    uint8_t init_state;$/;"	m	struct:PicState	file:
init_timetables	./fmopl.c	/^static void init_timetables( FM_OPL *OPL , int ARRATE , int DRRATE )$/;"	f	file:
initial_count	./apic.c	/^    uint32_t initial_count;$/;"	m	struct:APICState	file:
initial_count_load_time	./apic.c	/^    int64_t initial_count_load_time, next_time;$/;"	m	struct:APICState	file:
initrd_filename	./arm-misc.h	/^    const char *initrd_filename;$/;"	m	struct:arm_boot_info
initrd_filename	./mips_malta.c	/^    const char *initrd_filename;$/;"	m	struct:_loaderparams	file:
initrd_filename	./mips_mipssim.c	/^    const char *initrd_filename;$/;"	m	struct:_loaderparams	file:
initrd_filename	./mips_r4k.c	/^    const char *initrd_filename;$/;"	m	struct:_loaderparams	file:
inmute	./wm8750.c	/^    uint8_t invol[4], inmute[2];$/;"	m	struct:__anon481	file:
inout	./omap2.c	/^    int inout;$/;"	m	struct:omap_gp_timer_s	file:
inpkt	./bt-hci-csr.c	/^    uint8_t inpkt[FIFO_LEN];$/;"	m	struct:csrhci_s	file:
inpkt	./usb-net.c	/^    USBPacket *inpkt;$/;"	m	struct:USBNetState	file:
inport	./r2d.c	/^    uint16_t inport;$/;"	m	struct:__anon375	file:
input	./ads7846.c	/^    int input[8];$/;"	m	struct:__anon8	file:
input	./etraxfs_dma.c	/^	unsigned int input : 1;$/;"	m	struct:fs_dma_channel	file:
input	./max111x.c	/^    int input[8];$/;"	m	struct:__anon282	file:
input	./rtl8139.c	/^    uint16_t input;$/;"	m	struct:EEprom9346	file:
input_connect	./xenfb.c	/^static int input_connect(struct XenDevice *xendev)$/;"	f	file:
input_disconnect	./xenfb.c	/^static void input_disconnect(struct XenDevice *xendev)$/;"	f	file:
input_event	./xenfb.c	/^static void input_event(struct XenDevice *xendev)$/;"	f	file:
input_init	./xenfb.c	/^static int input_init(struct XenDevice *xendev)$/;"	f	file:
inputs	./max111x.c	/^    int inputs, com;$/;"	m	struct:__anon282	file:
inputs	./omap1.c	/^    uint16_t inputs;$/;"	m	struct:omap_gpio_s	file:
inputs	./omap1.c	/^    uint16_t inputs;$/;"	m	struct:omap_mpuio_s	file:
inputs	./omap1.c	/^    uint32_t inputs;$/;"	m	struct:omap_intr_handler_bank_s	file:
inputs	./omap2.c	/^    uint32_t inputs;$/;"	m	struct:omap2_gpio_s	file:
inputs	./twl92230.c	/^    uint8_t inputs;$/;"	m	struct:__anon453	file:
inq_result_cond_type	./bt.h	/^enum inq_result_cond_type {$/;"	g
inquire	./bt-hci.c	/^        int inquire;$/;"	m	struct:bt_hci_s::__anon22	file:
inquiry_cp	./bt.h	/^} __attribute__ ((packed)) inquiry_cp;$/;"	t	typeref:struct:__anon29
inquiry_done	./bt-hci.c	/^        QEMUTimer *inquiry_done;$/;"	m	struct:bt_hci_s::__anon22	file:
inquiry_info	./bt.h	/^} __attribute__ ((packed)) inquiry_info;$/;"	t	typeref:struct:__anon139
inquiry_info_with_rssi	./bt.h	/^} __attribute__ ((packed)) inquiry_info_with_rssi;$/;"	t	typeref:struct:__anon170
inquiry_info_with_rssi_and_pscan_mode	./bt.h	/^} __attribute__ ((packed)) inquiry_info_with_rssi_and_pscan_mode;$/;"	t	typeref:struct:__anon171
inquiry_length	./bt-hci.c	/^        int inquiry_length;$/;"	m	struct:bt_hci_s::__anon22	file:
inquiry_mode	./bt-hci.c	/^        int inquiry_mode;$/;"	m	struct:bt_hci_s::__anon22	file:
inquiry_next	./bt-hci.c	/^        QEMUTimer *inquiry_next;$/;"	m	struct:bt_hci_s::__anon22	file:
inquiry_period	./bt-hci.c	/^        int inquiry_period;$/;"	m	struct:bt_hci_s::__anon22	file:
inquiry_scan	./bt.h	/^    int inquiry_scan;$/;"	m	struct:bt_device_s
inserted_cb	./sd.c	/^    qemu_irq inserted_cb;$/;"	m	struct:SDState	file:
int64_t	./ssd_util.h	/^	typedef signed long long int64_t;$/;"	t
int_clamp	./usb-hid.c	/^static inline int int_clamp(int val, int vmin, int vmax)$/;"	f	file:
int_clamp	./usb-wacom.c	/^static inline int int_clamp(int val, int vmin, int vmax)$/;"	f	file:
int_enable	./syborg_fb.c	/^    uint32_t int_enable;$/;"	m	struct:__anon422	file:
int_enable	./syborg_serial.c	/^    uint32_t int_enable;$/;"	m	struct:__anon435	file:
int_enable	./syborg_virtio.c	/^    uint32_t int_enable;$/;"	m	struct:__anon439	file:
int_enabled	./pl011.c	/^    uint32_t int_enabled;$/;"	m	struct:__anon332	file:
int_enabled	./pxa2xx_pic.c	/^    uint32_t int_enabled[2];$/;"	m	struct:__anon371	file:
int_enabled	./syborg_keyboard.c	/^    int int_enabled;$/;"	m	struct:__anon428	file:
int_enabled	./syborg_pointer.c	/^    int int_enabled;$/;"	m	struct:__anon431	file:
int_enabled	./syborg_timer.c	/^    uint32_t int_enabled;$/;"	m	struct:__anon437	file:
int_idle	./pxa2xx_pic.c	/^    uint32_t int_idle;$/;"	m	struct:__anon371	file:
int_level	./arm_timer.c	/^    int int_level;$/;"	m	struct:__anon10	file:
int_level	./integratorcp.c	/^    uint32_t int_level;$/;"	m	struct:__anon272	file:
int_level	./pl011.c	/^    uint32_t int_level;$/;"	m	struct:__anon332	file:
int_level	./sh_timer.c	/^    int int_level;$/;"	m	struct:__anon391	file:
int_level	./smc91c111.c	/^    uint8_t int_level;$/;"	m	struct:__anon395	file:
int_level	./syborg_timer.c	/^    uint32_t int_level;$/;"	m	struct:__anon437	file:
int_m_fclk	./omap_clk.c	/^static struct clk int_m_fclk = {$/;"	v	typeref:struct:clk	file:
int_m_iclk	./omap_clk.c	/^static struct clk int_m_iclk = {$/;"	v	typeref:struct:clk	file:
int_mask	./pl110.c	/^    uint32_t int_mask;$/;"	m	struct:__anon339	file:
int_mask	./smc91c111.c	/^    uint8_t int_mask;$/;"	m	struct:__anon395	file:
int_mask	./stellaris.c	/^    uint32_t int_mask;$/;"	m	struct:__anon410	file:
int_pending	./pxa2xx_pic.c	/^    uint32_t int_pending[2];$/;"	m	struct:__anon371	file:
int_stat	./eepro100.c	/^    uint8_t int_stat;           \/* PCI interrupt status *\/$/;"	m	struct:__anon240	file:
int_status	./pl110.c	/^    uint32_t int_status;$/;"	m	struct:__anon339	file:
int_status	./stellaris.c	/^    uint32_t int_status;$/;"	m	struct:__anon410	file:
int_status	./syborg_fb.c	/^    uint32_t int_status;$/;"	m	struct:__anon422	file:
int_type	./wdt_i6300esb.c	/^    int int_type;               \/* Interrupt type generated. *\/$/;"	m	struct:I6300State	file:
intbit_to_level	./slavio_intctl.c	/^    const uint32_t *intbit_to_level;$/;"	m	struct:SLAVIO_INTCTLState	file:
intbit_to_level	./sun4c_intctl.c	/^    const uint32_t *intbit_to_level;$/;"	m	struct:Sun4c_INTCTLState	file:
intbit_to_level	./sun4c_intctl.c	/^static const uint32_t intbit_to_level[] = { 0, 1, 4, 6, 8, 10, 0, 14, };$/;"	v	file:
intbit_to_level	./sun4m.c	/^    uint32_t intbit_to_level[32];$/;"	m	struct:sun4c_hwdef	file:
intbit_to_level	./sun4m.c	/^    uint32_t intbit_to_level[32];$/;"	m	struct:sun4m_hwdef	file:
intc	./sh7750.c	/^    struct intc_desc intc;$/;"	m	struct:SH7750State	typeref:struct:SH7750State::intc_desc	file:
intc_desc	./sh_intc.h	/^struct intc_desc {$/;"	s
intc_enum	./sh_intc.h	/^typedef unsigned char intc_enum;$/;"	t
intc_group	./sh_intc.h	/^struct intc_group {$/;"	s
intc_mask_reg	./sh_intc.h	/^struct intc_mask_reg {$/;"	s
intc_prio_reg	./sh_intc.h	/^struct intc_prio_reg {$/;"	s
intc_source	./sh_intc.h	/^struct intc_source {$/;"	s
intc_vect	./sh_intc.h	/^struct intc_vect {$/;"	s
intctl	./mipsnet.c	/^    uint32_t intctl;$/;"	m	struct:MIPSnetState	file:
intctl_base	./sun4m.c	/^    target_phys_addr_t intctl_base, counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4c_hwdef	file:
intctl_base	./sun4m.c	/^    target_phys_addr_t intctl_base, counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4m_hwdef	file:
integrator_binfo	./integratorcp.c	/^static struct arm_boot_info integrator_binfo = {$/;"	v	typeref:struct:arm_boot_info	file:
integrator_spd	./integratorcp.c	/^static uint8_t integrator_spd[128] = {$/;"	v	file:
integratorcm_do_remap	./integratorcp.c	/^static void integratorcm_do_remap(integratorcm_state *s, int flash)$/;"	f	file:
integratorcm_init	./integratorcp.c	/^static void integratorcm_init(SysBusDevice *dev)$/;"	f	file:
integratorcm_read	./integratorcp.c	/^static uint32_t integratorcm_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
integratorcm_readfn	./integratorcp.c	/^static CPUReadMemoryFunc *integratorcm_readfn[] = {$/;"	v	file:
integratorcm_set_ctrl	./integratorcp.c	/^static void integratorcm_set_ctrl(integratorcm_state *s, uint32_t value)$/;"	f	file:
integratorcm_state	./integratorcp.c	/^} integratorcm_state;$/;"	t	typeref:struct:__anon272	file:
integratorcm_update	./integratorcp.c	/^static void integratorcm_update(integratorcm_state *s)$/;"	f	file:
integratorcm_write	./integratorcp.c	/^static void integratorcm_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
integratorcm_writefn	./integratorcp.c	/^static CPUWriteMemoryFunc *integratorcm_writefn[] = {$/;"	v	file:
integratorcp_init	./integratorcp.c	/^static void integratorcp_init(ram_addr_t ram_size,$/;"	f	file:
integratorcp_machine	./integratorcp.c	/^static QEMUMachine integratorcp_machine = {$/;"	v	file:
integratorcp_machine_init	./integratorcp.c	/^machine_init(integratorcp_machine_init);$/;"	v
integratorcp_machine_init	./integratorcp.c	/^static void integratorcp_machine_init(void)$/;"	f	file:
integratorcp_register_devices	./integratorcp.c	/^static void integratorcp_register_devices(void)$/;"	f	file:
interleave_disabled	./omap_dma.c	/^    int interleave_disabled;$/;"	m	struct:omap_dma_channel_s	file:
interleave_position	./smbios.h	/^    uint8_t interleave_position;$/;"	m	struct:smbios_type_20
interleaved_data_depth	./smbios.h	/^    uint8_t interleaved_data_depth;$/;"	m	struct:smbios_type_20
interrupt	./ads7846.c	/^    qemu_irq interrupt;$/;"	m	struct:__anon8	file:
interrupt	./bt-hid.c	/^    struct bt_l2cap_conn_params_s *interrupt;$/;"	m	struct:bt_hid_device_s	typeref:struct:bt_hid_device_s::bt_l2cap_conn_params_s	file:
interrupt	./max111x.c	/^    qemu_irq interrupt;$/;"	m	struct:__anon282	file:
interrupt	./usb-musb.c	/^    int interrupt[2];$/;"	m	struct:__anon458	file:
interrupt_vector	./etraxfs_pic.c	/^    uint32_t *interrupt_vector;$/;"	m	struct:etrax_pic	file:
interrupts	./omap.h	/^    int interrupts;$/;"	m	struct:omap_dma_lcd_channel_s
interrupts	./omap1.c	/^    uint8_t interrupts;$/;"	m	struct:omap_rtc_s	file:
interrupts	./omap_dma.c	/^    int interrupts;$/;"	m	struct:omap_dma_channel_s	file:
interrupts	./omap_lcdc.c	/^    int interrupts;$/;"	m	struct:omap_lcd_panel_s	file:
interval	./bt.h	/^    uint16_t	interval;$/;"	m	struct:__anon158
interval	./bt.h	/^    uint16_t	interval;$/;"	m	struct:__anon93
interval	./bt.h	/^    uint16_t	interval;$/;"	m	struct:__anon94
interval	./bt.h	/^    uint16_t	interval;$/;"	m	struct:__anon95
interval	./bt.h	/^    uint16_t	interval;$/;"	m	struct:__anon96
interval	./usb-musb.c	/^    uint8_t interval[2];$/;"	m	struct:__anon458	file:
intmask	./pxa2xx_mmci.c	/^    uint32_t intmask;$/;"	m	struct:PXA2xxMMCIState	file:
intmskena	./mst_fpga.c	/^	uint32_t intmskena;$/;"	m	struct:mst_irq_state	file:
intpin	./device-assignment.h	/^    int intpin;$/;"	m	struct:__anon206
intr	./etraxfs_dma.c	/^  unsigned                      intr       : 1;$/;"	m	struct:dma_descr_context	file:
intr	./etraxfs_dma.c	/^  unsigned                      intr       : 1;$/;"	m	struct:dma_descr_data	file:
intr	./etraxfs_dma.c	/^  unsigned                      intr       : 1;$/;"	m	struct:dma_descr_group	file:
intr	./omap.h	/^    int intr;$/;"	m	struct:dma_irq_map
intr	./onenand.c	/^    qemu_irq intr;$/;"	m	struct:__anon310	file:
intr	./tsc210x.c	/^        int intr;$/;"	m	struct:__anon450::__anon451	file:
intr	./tusb6010.c	/^    uint32_t intr;$/;"	m	struct:TUSBState	file:
intr	./usb-musb.c	/^    uint8_t intr;$/;"	m	struct:MUSBState	file:
intr	./usb-ohci.c	/^    uint32_t intr;$/;"	m	struct:__anon462	file:
intr	./usb-ohci.c	/^    uint32_t intr[32];$/;"	m	struct:ohci_hcca	file:
intr	./usb-uhci.c	/^    uint16_t intr; \/* interrupt enable register *\/$/;"	m	struct:UHCIState	file:
intr_ok	./tusb6010.c	/^    uint32_t intr_ok;$/;"	m	struct:TUSBState	file:
intr_state	./bt-hid.c	/^    int intr_state;$/;"	m	struct:bt_hid_device_s	file:
intr_status	./usb-ohci.c	/^    uint32_t intr_status;$/;"	m	struct:__anon462	file:
intr_update	./omap_dma.c	/^    void (*intr_update)(struct omap_dma_s *s);$/;"	m	struct:omap_dma_s	file:
intrdataout	./bt-hid.c	/^    } dataother, datain, dataout, feature, intrdataout;$/;"	m	struct:bt_hid_device_s	typeref:struct:bt_hid_device_s::__anon23	file:
intreg_pending	./sbi.c	/^    uint32_t intreg_pending[MAX_CPUS];$/;"	m	struct:SBIState	file:
intreg_pending	./slavio_intctl.c	/^    uint32_t intreg_pending;$/;"	m	struct:SLAVIO_CPUINTCTLState	file:
intregm_disabled	./slavio_intctl.c	/^    uint32_t intregm_disabled;$/;"	m	struct:SLAVIO_INTCTLState	file:
intregm_pending	./slavio_intctl.c	/^    uint32_t intregm_pending;$/;"	m	struct:SLAVIO_INTCTLState	file:
intreq	./pxa2xx_mmci.c	/^    uint32_t intreq;$/;"	m	struct:PXA2xxMMCIState	file:
intrmsk	./ppc405_uc.c	/^    uint8_t intrmsk;$/;"	m	struct:ppc4xx_i2c_t	file:
ints	./omap1.c	/^    uint16_t ints;$/;"	m	struct:omap_gpio_s	file:
ints	./omap1.c	/^    uint16_t ints;$/;"	m	struct:omap_mpuio_s	file:
ints	./omap2.c	/^    uint32_t ints[2];$/;"	m	struct:omap2_gpio_s	file:
intsetclr	./mst_fpga.c	/^	uint32_t intsetclr;$/;"	m	struct:mst_irq_state	file:
intstatus	./onenand.c	/^    uint16_t intstatus;$/;"	m	struct:__anon310	file:
intv_timer	./usb-musb.c	/^    QEMUTimer *intv_timer[2];$/;"	m	struct:__anon458	file:
inuse	./virtio.c	/^    int inuse;$/;"	m	struct:VirtQueue	file:
invalid_address_register	./rc4030.c	/^    uint32_t invalid_address_register; \/* 0x0010: Invalid Address register *\/$/;"	m	struct:rc4030State	file:
invalid_freq	./ac97.c	/^    int invalid_freq[3];$/;"	m	struct:AC97LinkState	file:
invalid_read	./sh7750.c	/^static uint32_t invalid_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
invalid_write	./sh7750.c	/^static void invalid_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
invalidate	./blizzard.c	/^    int invalidate;$/;"	m	struct:__anon18	file:
invalidate	./omap_dss.c	/^        int invalidate;$/;"	m	struct:omap_dss_s::__anon307	file:
invalidate	./omap_lcdc.c	/^    int invalidate;$/;"	m	struct:omap_lcd_panel_s	file:
invalidate	./pl110.c	/^    int invalidate;$/;"	m	struct:__anon339	file:
invalidate	./vga_int.h	/^    vga_hw_invalidate_ptr invalidate;$/;"	m	struct:VGACommonState
invalidate_cursor1	./cirrus_vga.c	/^static inline void invalidate_cursor1(CirrusVGAState *s)$/;"	f	file:
invalidated	./pxa2xx_lcd.c	/^    int invalidated;$/;"	m	struct:PXA2xxLCDState	file:
invalidated	./vmware_vga.c	/^    int invalidated;$/;"	m	struct:vmsvga_state_s	file:
invalidated_y_table	./vga_int.h	/^    uint32_t invalidated_y_table[VGA_MAX_HEIGHT \/ 32];$/;"	m	struct:VGACommonState
inverse	./ssd0303.c	/^    int inverse;$/;"	m	struct:__anon404	file:
inverse_block_mapping_entry	./ftl_inverse_mapping_manager.h	/^typedef struct inverse_block_mapping_entry$/;"	s
inverse_block_mapping_entry	./ftl_inverse_mapping_manager.h	/^}inverse_block_mapping_entry;$/;"	t	typeref:struct:inverse_block_mapping_entry
inverse_block_mapping_table_start	./ftl_inverse_mapping_manager.c	/^void* inverse_block_mapping_table_start;$/;"	v
inverse_page_mapping_table	./ftl_inverse_mapping_manager.c	/^int32_t* inverse_page_mapping_table;$/;"	v
invert	./nseries.c	/^    int invert;$/;"	m	struct:mipid_s	file:
invol	./wm8750.c	/^    uint8_t invol[4], inmute[2];$/;"	m	struct:__anon481	file:
io	./cbus.c	/^    void (*io)(void *opaque, int rw, int reg, uint16_t *val);$/;"	m	struct:__anon191	file:
io	./ide.c	/^    uint16_t io;$/;"	m	struct:__anon271	file:
io	./mac_dbdma.c	/^    DBDMA_io io;$/;"	m	struct:DBDMA_channel	file:
io	./nand.c	/^    uint8_t io[MAX_PAGE + MAX_OOB + 0x400];$/;"	m	struct:NANDFlashState	file:
io_alloc_overhead	./ssd_io_manager.c	/^int64_t io_alloc_overhead=0;$/;"	v
io_base	./fdc.c	/^    target_phys_addr_t io_base;$/;"	m	struct:fdctrl_t	file:
io_base	./ide.c	/^    uint32_t io_base;$/;"	m	struct:__anon271	file:
io_base	./m48t59.c	/^    uint32_t io_base;$/;"	m	struct:m48t59_t	file:
io_base	./mipsnet.c	/^    int io_base;$/;"	m	struct:MIPSnetState	file:
io_base	./pxa2xx.c	/^    target_phys_addr_t io_base;$/;"	m	struct:PXASSPDef	file:
io_base	./pxa2xx.c	/^    target_phys_addr_t io_base;$/;"	m	struct:__anon362	file:
io_buffer	./ide.c	/^    uint8_t *io_buffer;$/;"	m	struct:IDEState	file:
io_buffer_index	./ide.c	/^    int io_buffer_index;$/;"	m	struct:IDEState	file:
io_buffer_size	./ide.c	/^    int io_buffer_size;$/;"	m	struct:IDEState	file:
io_fn	./omap.h	/^struct io_fn {$/;"	s
io_fn	./soc_dma.h	/^    soc_dma_io_t io_fn[2];$/;"	m	struct:soc_dma_ch_s
io_header	./scsi-generic.c	/^    sg_io_hdr_t io_header;$/;"	m	struct:SCSIRequest	file:
io_opaque	./soc_dma.h	/^    void *io_opaque[2];$/;"	m	struct:soc_dma_ch_s
io_overhead	./ssd_io_manager.c	/^int64_t* io_overhead;$/;"	v
io_read	./pcmcia.h	/^    uint16_t (*io_read)(void *state, uint32_t address);$/;"	m	struct:PCMCIACardState
io_readb	./omap.h	/^static uint32_t io_readb(void *opaque, target_phys_addr_t addr)$/;"	f
io_readfn	./omap.h	/^static CPUReadMemoryFunc *io_readfn[] = { io_readb, io_readh, io_readw, };$/;"	v
io_readh	./omap.h	/^static uint32_t io_readh(void *opaque, target_phys_addr_t addr)$/;"	f
io_readw	./omap.h	/^static uint32_t io_readw(void *opaque, target_phys_addr_t addr)$/;"	f
io_regions	./pci.h	/^    PCIIORegion io_regions[PCI_NUM_REGIONS];$/;"	m	struct:PCIDevice
io_request	./ftl_perf_manager.h	/^typedef struct io_request$/;"	s
io_request	./ftl_perf_manager.h	/^}io_request;$/;"	t	typeref:struct:io_request
io_request_end	./ftl_perf_manager.c	/^struct io_request* io_request_end;$/;"	v	typeref:struct:io_request
io_request_nb	./ftl_perf_manager.c	/^unsigned int io_request_nb;$/;"	v
io_request_seq_nb	./ftl_perf_manager.c	/^unsigned int io_request_seq_nb;$/;"	v
io_request_start	./ftl_perf_manager.c	/^struct io_request* io_request_start;$/;"	v	typeref:struct:io_request
io_type	./firm_buffer_manager.h	/^	int io_type;$/;"	m	struct:event_queue_entry
io_update_overhead	./ssd_io_manager.c	/^int64_t io_update_overhead=0;$/;"	v
io_write	./pcmcia.h	/^    void (*io_write)(void *state, uint32_t address, uint16_t value);$/;"	m	struct:PCMCIACardState
io_writeb	./omap.h	/^static void io_writeb(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f
io_writefn	./omap.h	/^static CPUWriteMemoryFunc *io_writefn[] = { io_writeb, io_writeh, io_writew, };$/;"	v
io_writeh	./omap.h	/^static void io_writeh(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f
io_writew	./omap.h	/^static void io_writew(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f
ioaddr	./nand.c	/^    uint8_t *ioaddr;$/;"	m	struct:NANDFlashState	file:
ioapic	./pc.c	/^static IOAPICState *ioapic;$/;"	v	file:
ioapic_init	./ioapic.c	/^IOAPICState *ioapic_init(void)$/;"	f
ioapic_irq_count	./ipf.c	/^static int ioapic_irq_count[IOAPIC_NUM_PINS];$/;"	v	file:
ioapic_load	./ioapic.c	/^static int ioapic_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
ioapic_map_irq	./ipf.c	/^static int ioapic_map_irq(int devfn, int irq_num)$/;"	f	file:
ioapic_mem_read	./ioapic.c	/^static CPUReadMemoryFunc *ioapic_mem_read[3] = {$/;"	v	file:
ioapic_mem_readl	./ioapic.c	/^static uint32_t ioapic_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
ioapic_mem_write	./ioapic.c	/^static CPUWriteMemoryFunc *ioapic_mem_write[3] = {$/;"	v	file:
ioapic_mem_writel	./ioapic.c	/^static void ioapic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
ioapic_reset	./ioapic.c	/^static void ioapic_reset(void *opaque)$/;"	f	file:
ioapic_save	./ioapic.c	/^static void ioapic_save(QEMUFile *f, void *opaque)$/;"	f	file:
ioapic_service	./ioapic.c	/^static void ioapic_service(IOAPICState *s)$/;"	f	file:
ioapic_set_irq	./ioapic.c	/^void ioapic_set_irq(void *opaque, int vector, int level)$/;"	f
ioapic_set_irq	./ipf.c	/^void ioapic_set_irq(void *opaque, int irq_num, int level)$/;"	f
iobr	./sh_pci.c	/^    uint32_t iobr;$/;"	m	struct:__anon388	file:
iofunc	./sysbus.h	/^        int iofunc;$/;"	m	struct:SysBusDevice::__anon440
iolen	./nand.c	/^    int iolen;$/;"	m	struct:NANDFlashState	file:
iomemtype	./arm_gic.c	/^    int iomemtype;$/;"	m	struct:gic_state	file:
iomemtype	./mpcore.c	/^    int iomemtype;$/;"	m	struct:mpcore_priv_state	file:
iomemtype	./omap2.c	/^        int iomemtype;$/;"	m	struct:omap_gpmc_s::omap_gpmc_cs_file_s	file:
iomemtype	./onenand.c	/^    int iomemtype;$/;"	m	struct:__anon310	file:
iomemtype	./realview_gic.c	/^    int iomemtype;$/;"	m	struct:__anon377	file:
iomemtype	./sh_intc.h	/^    int iomemtype;$/;"	m	struct:intc_desc
iomemtype	./tusb6010.c	/^    int iomemtype[2];$/;"	m	struct:TUSBState	file:
iommu	./sparc32_dma.c	/^    void *iommu;$/;"	m	struct:DMAState	file:
iommu_bad_addr	./iommu.c	/^static void iommu_bad_addr(IOMMUState *s, target_phys_addr_t addr,$/;"	f	file:
iommu_base	./sun4m.c	/^    target_phys_addr_t iommu_base, slavio_base;$/;"	m	struct:sun4c_hwdef	file:
iommu_base	./sun4m.c	/^    target_phys_addr_t iommu_base, slavio_base;$/;"	m	struct:sun4m_hwdef	file:
iommu_info	./iommu.c	/^static SysBusDeviceInfo iommu_info = {$/;"	v	file:
iommu_init	./iommu.c	/^void *iommu_init(target_phys_addr_t addr, uint32_t version, qemu_irq irq)$/;"	f
iommu_init1	./iommu.c	/^static void iommu_init1(SysBusDevice *dev)$/;"	f	file:
iommu_load	./iommu.c	/^static int iommu_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
iommu_mem_read	./iommu.c	/^static CPUReadMemoryFunc *iommu_mem_read[3] = {$/;"	v	file:
iommu_mem_readl	./iommu.c	/^static uint32_t iommu_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
iommu_mem_write	./iommu.c	/^static CPUWriteMemoryFunc *iommu_mem_write[3] = {$/;"	v	file:
iommu_mem_writel	./iommu.c	/^static void iommu_mem_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
iommu_page_get_flags	./iommu.c	/^static uint32_t iommu_page_get_flags(IOMMUState *s, target_phys_addr_t addr)$/;"	f	file:
iommu_register_devices	./iommu.c	/^static void iommu_register_devices(void)$/;"	f	file:
iommu_reset	./iommu.c	/^static void iommu_reset(void *opaque)$/;"	f	file:
iommu_save	./iommu.c	/^static void iommu_save(QEMUFile *f, void *opaque)$/;"	f	file:
iommu_translate_pa	./iommu.c	/^static target_phys_addr_t iommu_translate_pa(target_phys_addr_t addr,$/;"	f	file:
iommu_version	./sun4m.c	/^    uint32_t iommu_version;$/;"	m	struct:sun4c_hwdef	file:
iommu_version	./sun4m.c	/^    uint32_t iommu_version;$/;"	m	struct:sun4m_hwdef	file:
ioport80_write	./pc.c	/^static void ioport80_write(void *opaque, uint32_t addr, uint32_t data)$/;"	f	file:
ioport92_read	./pc.c	/^static uint32_t ioport92_read(void *opaque, uint32_t addr)$/;"	f	file:
ioport92_write	./pc.c	/^static void ioport92_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ioportF0_write	./pc.c	/^static void ioportF0_write(void *opaque, uint32_t addr, uint32_t data)$/;"	f	file:
ioport_get_a20	./pc.c	/^int ioport_get_a20(void)$/;"	f
ioport_map	./e1000.c	/^ioport_map(PCIDevice *pci_dev, int region_num, uint32_t addr,$/;"	f	file:
ioport_read1	./eepro100.c	/^static uint32_t ioport_read1(void *opaque, uint32_t addr)$/;"	f	file:
ioport_read2	./eepro100.c	/^static uint32_t ioport_read2(void *opaque, uint32_t addr)$/;"	f	file:
ioport_read4	./eepro100.c	/^static uint32_t ioport_read4(void *opaque, uint32_t addr)$/;"	f	file:
ioport_set_a20	./pc.c	/^void ioport_set_a20(int enable)$/;"	f
ioport_write1	./eepro100.c	/^static void ioport_write1(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ioport_write2	./eepro100.c	/^static void ioport_write2(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ioport_write4	./eepro100.c	/^static void ioport_write4(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ioprio	./virtio-blk.h	/^    uint32_t ioprio;$/;"	m	struct:virtio_blk_outhdr
ioredtbl	./ioapic.c	/^    uint64_t ioredtbl[IOAPIC_NUM_PINS];$/;"	m	struct:IOAPICState	file:
ioregsel	./ioapic.c	/^    uint8_t ioregsel;$/;"	m	struct:IOAPICState	file:
ioreq	./xen_disk.c	/^struct ioreq {$/;"	s	file:
ioreq_finish	./xen_disk.c	/^static void ioreq_finish(struct ioreq *ioreq)$/;"	f	file:
ioreq_map	./xen_disk.c	/^static int ioreq_map(struct ioreq *ioreq)$/;"	f	file:
ioreq_parse	./xen_disk.c	/^static int ioreq_parse(struct ioreq *ioreq)$/;"	f	file:
ioreq_release	./xen_disk.c	/^static void ioreq_release(struct ioreq *ioreq)$/;"	f	file:
ioreq_runio_qemu_aio	./xen_disk.c	/^static int ioreq_runio_qemu_aio(struct ioreq *ioreq)$/;"	f	file:
ioreq_runio_qemu_sync	./xen_disk.c	/^static int ioreq_runio_qemu_sync(struct ioreq *ioreq)$/;"	f	file:
ioreq_start	./xen_disk.c	/^static struct ioreq *ioreq_start(struct XenBlkDev *blkdev)$/;"	f	file:
ioreq_unmap	./xen_disk.c	/^static void ioreq_unmap(struct ioreq *ioreq)$/;"	f	file:
iostart	./iommu.c	/^    target_phys_addr_t iostart;$/;"	m	struct:IOMMUState	file:
iounit_bases	./sun4m.c	/^    target_phys_addr_t iounit_bases[MAX_IOUNITS], slavio_base;$/;"	m	struct:sun4d_hwdef	file:
iounit_version	./sun4m.c	/^    uint32_t iounit_version;$/;"	m	struct:sun4d_hwdef	file:
iov	./ide.c	/^    struct iovec iov;$/;"	m	struct:BMDMAState	typeref:struct:BMDMAState::iovec	file:
iov	./scsi-disk.c	/^    struct iovec iov;$/;"	m	struct:SCSIRequest	typeref:struct:SCSIRequest::iovec	file:
iov_fill	./virtio-net.c	/^static int iov_fill(struct iovec *iov, int iovcnt, const void *buf, int count)$/;"	f	file:
ip	./e1000.c	/^        int8_t ip;$/;"	m	struct:E1000State_st::e1000_tx	file:
ip_checksum	./rtl8139.c	/^static uint16_t ip_checksum(void *data, size_t len)$/;"	f	file:
ip_config	./e1000_hw.h	/^        uint32_t ip_config;$/;"	m	union:e1000_context_desc::__anon225
ip_dst	./rtl8139.c	/^    uint32_t ip_dst;$/;"	m	struct:ip_pseudo_header	file:
ip_dst	./rtl8139.c	/^    uint32_t ip_src,ip_dst; \/* source and dest address *\/$/;"	m	struct:ip_header	file:
ip_fields	./e1000_hw.h	/^        } ip_fields;$/;"	m	union:e1000_context_desc::__anon225	typeref:struct:e1000_context_desc::__anon225::__anon226
ip_header	./rtl8139.c	/^typedef struct ip_header$/;"	s	file:
ip_header	./rtl8139.c	/^} ip_header;$/;"	t	typeref:struct:ip_header	file:
ip_id	./rtl8139.c	/^    uint16_t ip_id;         \/* identification *\/$/;"	m	struct:ip_header	file:
ip_len	./rtl8139.c	/^    uint16_t ip_len;        \/* total length *\/$/;"	m	struct:ip_header	file:
ip_off	./rtl8139.c	/^    uint16_t ip_off;        \/* fragment offset field *\/$/;"	m	struct:ip_header	file:
ip_p	./rtl8139.c	/^    uint8_t  ip_p;          \/* protocol *\/$/;"	m	struct:ip_header	file:
ip_payload	./rtl8139.c	/^    uint16_t ip_payload;$/;"	m	struct:ip_pseudo_header	file:
ip_proto	./rtl8139.c	/^    uint8_t  ip_proto;$/;"	m	struct:ip_pseudo_header	file:
ip_pseudo_header	./rtl8139.c	/^typedef struct ip_pseudo_header$/;"	s	file:
ip_pseudo_header	./rtl8139.c	/^} ip_pseudo_header;$/;"	t	typeref:struct:ip_pseudo_header	file:
ip_src	./rtl8139.c	/^    uint32_t ip_src,ip_dst; \/* source and dest address *\/$/;"	m	struct:ip_header	file:
ip_src	./rtl8139.c	/^    uint32_t ip_src;$/;"	m	struct:ip_pseudo_header	file:
ip_sum	./rtl8139.c	/^    uint16_t ip_sum;        \/* checksum *\/$/;"	m	struct:ip_header	file:
ip_tos	./rtl8139.c	/^    uint8_t  ip_tos;        \/* type of service *\/$/;"	m	struct:ip_header	file:
ip_ttl	./rtl8139.c	/^    uint8_t  ip_ttl;        \/* time to live *\/$/;"	m	struct:ip_header	file:
ip_ver_len	./rtl8139.c	/^    uint8_t  ip_ver_len;    \/* version and header length *\/$/;"	m	struct:ip_header	file:
ipcse	./e1000.c	/^        uint16_t ipcse;$/;"	m	struct:E1000State_st::e1000_tx	file:
ipcse	./e1000_hw.h	/^            uint16_t ipcse;     \/* IP checksum end *\/$/;"	m	struct:e1000_context_desc::__anon225::__anon226
ipcso	./e1000.c	/^        uint8_t ipcso;$/;"	m	struct:E1000State_st::e1000_tx	file:
ipcso	./e1000_hw.h	/^            uint8_t ipcso;      \/* IP checksum offset *\/$/;"	m	struct:e1000_context_desc::__anon225::__anon226
ipcss	./e1000.c	/^        uint8_t ipcss;$/;"	m	struct:E1000State_st::e1000_tx	file:
ipcss	./e1000_hw.h	/^            uint8_t ipcss;      \/* IP checksum start *\/$/;"	m	struct:e1000_context_desc::__anon225::__anon226
ipf_init1	./ipf.c	/^static void ipf_init1(ram_addr_t ram_size,$/;"	f	file:
ipf_init_pci	./ipf.c	/^static void ipf_init_pci(ram_addr_t ram_size,$/;"	f	file:
ipf_legacy_io_read	./ipf.c	/^static CPUReadMemoryFunc *ipf_legacy_io_read[3] = {$/;"	v	file:
ipf_legacy_io_readb	./ipf.c	/^static uint32_t ipf_legacy_io_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
ipf_legacy_io_readl	./ipf.c	/^static uint32_t ipf_legacy_io_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
ipf_legacy_io_readw	./ipf.c	/^static uint32_t ipf_legacy_io_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
ipf_legacy_io_write	./ipf.c	/^static CPUWriteMemoryFunc *ipf_legacy_io_write[3] = {$/;"	v	file:
ipf_legacy_io_writeb	./ipf.c	/^static void ipf_legacy_io_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
ipf_legacy_io_writel	./ipf.c	/^static void ipf_legacy_io_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
ipf_legacy_io_writew	./ipf.c	/^static void ipf_legacy_io_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
ipf_machine	./ipf.c	/^QEMUMachine ipf_machine = {$/;"	v
ipf_machine_init	./ipf.c	/^machine_init(ipf_machine_init);$/;"	v
ipf_machine_init	./ipf.c	/^static void ipf_machine_init(void)$/;"	f	file:
ipf_map_irq	./ipf.c	/^int ipf_map_irq(PCIDevice *pci_dev, int irq_num)$/;"	f
ipf_to_legacy_io	./ipf.c	/^static uint32_t ipf_to_legacy_io(target_phys_addr_t addr)$/;"	f	file:
ipr	./mcf5206.c	/^    uint16_t ipr;$/;"	m	struct:__anon285	file:
ipr	./mcf_intc.c	/^    uint64_t ipr;$/;"	m	struct:__anon289	file:
ipvp	./openpic.c	/^    uint32_t ipvp;  \/* IRQ vector\/priority register *\/$/;"	m	struct:IRQ_src_t	file:
ir	./ppc405_uc.c	/^    uint32_t ir;$/;"	m	struct:ppc405_gpio_t	file:
irl	./r2d.c	/^    qemu_irq irl;$/;"	m	struct:__anon375	file:
irl	./r2d.c	/^static const struct { short irl; uint16_t msk; } irqtab[NR_IRQS] = {$/;"	m	struct:__anon376	file:
irlmon	./r2d.c	/^    uint16_t irlmon;$/;"	m	struct:__anon375	file:
irlmsk	./r2d.c	/^    uint16_t irlmsk;$/;"	m	struct:__anon375	file:
irq	./acpi.c	/^    qemu_irq irq;$/;"	m	struct:PIIX4PMState	file:
irq	./arm_timer.c	/^    qemu_irq irq;$/;"	m	struct:__anon10	file:
irq	./arm_timer.c	/^    qemu_irq irq;$/;"	m	struct:__anon11	file:
irq	./cbus.c	/^    qemu_irq irq;$/;"	m	struct:__anon194	file:
irq	./cbus.c	/^    qemu_irq irq;$/;"	m	struct:__anon198	file:
irq	./cs4231.c	/^    qemu_irq irq;$/;"	m	struct:CSState	file:
irq	./cs4231a.c	/^    int irq;$/;"	m	struct:CSState	file:
irq	./cs4231a.c	/^    int irq;$/;"	m	struct:__anon199	file:
irq	./cuda.c	/^    qemu_irq irq;$/;"	m	struct:CUDAState	file:
irq	./device-assignment.h	/^    int irq;                \/* IRQ number *\/$/;"	m	struct:__anon203
irq	./dp8393x.c	/^    qemu_irq irq;$/;"	m	struct:dp8393xState	file:
irq	./eccmemctl.c	/^    qemu_irq irq;$/;"	m	struct:ECCState	file:
irq	./escc.c	/^    qemu_irq irq;$/;"	m	struct:ChannelState	file:
irq	./esp.c	/^    qemu_irq irq;$/;"	m	struct:ESPState	file:
irq	./etraxfs_dma.c	/^	qemu_irq irq;$/;"	m	struct:fs_dma_channel	file:
irq	./etraxfs_ser.c	/^    qemu_irq irq;$/;"	m	struct:etrax_serial	file:
irq	./etraxfs_timer.c	/^    qemu_irq irq;$/;"	m	struct:etrax_timer	file:
irq	./fdc.c	/^    qemu_irq irq;$/;"	m	struct:fdctrl_t	file:
irq	./g364fb.c	/^    qemu_irq irq;$/;"	m	struct:G364State	file:
irq	./gus.c	/^    int irq;$/;"	m	struct:__anon268	file:
irq	./i8254.h	/^    qemu_irq irq;$/;"	m	struct:PITChannelState
irq	./ide.c	/^    qemu_irq irq;$/;"	m	struct:IDEState	file:
irq	./iommu.c	/^    qemu_irq irq;$/;"	m	struct:IOMMUState	file:
irq	./mac_dbdma.c	/^    qemu_irq irq;$/;"	m	struct:DBDMA_channel	file:
irq	./mc146818rtc.c	/^    qemu_irq irq;$/;"	m	struct:RTCState	file:
irq	./mcf5206.c	/^    qemu_irq irq;$/;"	m	struct:__anon284	file:
irq	./mcf5208.c	/^    qemu_irq irq;$/;"	m	struct:__anon286	file:
irq	./mcf_fec.c	/^    qemu_irq *irq;$/;"	m	struct:__anon287	file:
irq	./mcf_uart.c	/^    qemu_irq irq;$/;"	m	struct:__anon290	file:
irq	./mipsnet.c	/^    qemu_irq irq;$/;"	m	struct:MIPSnetState	file:
irq	./musicpal.c	/^    qemu_irq irq;$/;"	m	struct:musicpal_audio_state	file:
irq	./musicpal.c	/^    qemu_irq irq;$/;"	m	struct:mv88w8618_eth_state	file:
irq	./musicpal.c	/^    qemu_irq irq;$/;"	m	struct:mv88w8618_timer_state	file:
irq	./ne2000.c	/^    qemu_irq irq;$/;"	m	struct:NE2000State	file:
irq	./omap.h	/^    qemu_irq *irq[2];$/;"	m	struct:omap_mpu_state_s
irq	./omap.h	/^    qemu_irq irq;$/;"	m	struct:omap_dma_lcd_channel_s
irq	./omap1.c	/^    qemu_irq irq;$/;"	m	struct:omap_gpio_s	file:
irq	./omap1.c	/^    qemu_irq irq;$/;"	m	struct:omap_mpu_timer_s	file:
irq	./omap1.c	/^    qemu_irq irq;$/;"	m	struct:omap_mpuio_s	file:
irq	./omap1.c	/^    qemu_irq irq;$/;"	m	struct:omap_rtc_s	file:
irq	./omap1.c	/^    qemu_irq irq;$/;"	m	struct:omap_uart_s	file:
irq	./omap2.c	/^    qemu_irq irq;$/;"	m	struct:omap_eac_s	file:
irq	./omap2.c	/^    qemu_irq irq;$/;"	m	struct:omap_gp_timer_s	file:
irq	./omap2.c	/^    qemu_irq irq;$/;"	m	struct:omap_gpmc_s	file:
irq	./omap2.c	/^    qemu_irq irq;$/;"	m	struct:omap_mcspi_s	file:
irq	./omap2.c	/^    qemu_irq irq;$/;"	m	struct:omap_sti_s	file:
irq	./omap2.c	/^    qemu_irq irq[2];$/;"	m	struct:omap2_gpio_s	file:
irq	./omap2.c	/^    qemu_irq irq[3];$/;"	m	struct:omap_prcm_s	file:
irq	./omap_dma.c	/^    qemu_irq irq;$/;"	m	struct:omap_dma_channel_s	file:
irq	./omap_dma.c	/^    qemu_irq irq[4];$/;"	m	struct:omap_dma_s	file:
irq	./omap_dss.c	/^    qemu_irq irq;$/;"	m	struct:omap_dss_s	file:
irq	./omap_i2c.c	/^    qemu_irq irq;$/;"	m	struct:omap_i2c_s	file:
irq	./omap_lcdc.c	/^    qemu_irq irq;$/;"	m	struct:omap_lcd_panel_s	file:
irq	./omap_mmc.c	/^    qemu_irq irq;$/;"	m	struct:omap_mmc_s	file:
irq	./parallel.c	/^    qemu_irq irq;$/;"	m	struct:ParallelState	file:
irq	./pci.h	/^    qemu_irq *irq;$/;"	m	struct:PCIDevice
irq	./pcmcia.h	/^    qemu_irq irq;$/;"	m	struct:__anon328
irq	./pcnet.c	/^    qemu_irq irq;$/;"	m	struct:PCNetState_st	file:
irq	./pl011.c	/^    qemu_irq irq;$/;"	m	struct:__anon332	file:
irq	./pl022.c	/^    qemu_irq irq;$/;"	m	struct:__anon333	file:
irq	./pl031.c	/^    qemu_irq irq;$/;"	m	struct:__anon334	file:
irq	./pl050.c	/^    qemu_irq irq;$/;"	m	struct:__anon335	file:
irq	./pl061.c	/^    qemu_irq irq;$/;"	m	struct:__anon336	file:
irq	./pl080.c	/^    qemu_irq irq;$/;"	m	struct:__anon338	file:
irq	./pl110.c	/^    qemu_irq irq;$/;"	m	struct:__anon339	file:
irq	./pl181.c	/^    qemu_irq irq[2];$/;"	m	struct:__anon340	file:
irq	./pl190.c	/^    qemu_irq irq;$/;"	m	struct:__anon341	file:
irq	./ppc405_uc.c	/^    qemu_irq irq;$/;"	m	struct:ppc4xx_i2c_t	file:
irq	./ppc4xx_devs.c	/^    qemu_irq irq;$/;"	m	struct:ppc4xx_sdram_t	file:
irq	./pxa.h	/^    qemu_irq irq;$/;"	m	struct:PXA2xxI2SState
irq	./pxa2xx.c	/^    qemu_irq irq;$/;"	m	struct:PXA2xxFIrState	file:
irq	./pxa2xx.c	/^    qemu_irq irq;$/;"	m	struct:PXA2xxI2CState	file:
irq	./pxa2xx.c	/^    qemu_irq irq;$/;"	m	struct:__anon363	file:
irq	./pxa2xx_dma.c	/^    qemu_irq irq;$/;"	m	struct:PXA2xxDMAState	file:
irq	./pxa2xx_keypad.c	/^    qemu_irq    irq;$/;"	m	struct:PXA2xxKeyPadState	file:
irq	./pxa2xx_lcd.c	/^    qemu_irq irq;$/;"	m	struct:PXA2xxLCDState	file:
irq	./pxa2xx_mmci.c	/^    qemu_irq irq;$/;"	m	struct:PXA2xxMMCIState	file:
irq	./pxa2xx_pcmcia.c	/^    qemu_irq irq;$/;"	m	struct:PXA2xxPCMCIAState	file:
irq	./pxa2xx_timer.c	/^    qemu_irq irq;$/;"	m	struct:__anon372	file:
irq	./sb16.c	/^    int irq;$/;"	m	struct:SB16State	file:
irq	./sb16.c	/^    int irq;$/;"	m	struct:__anon379	file:
irq	./serial.c	/^    qemu_irq irq;$/;"	m	struct:SerialState	file:
irq	./sh_timer.c	/^    qemu_irq irq;$/;"	m	struct:__anon391	file:
irq	./slavio_misc.c	/^    qemu_irq irq;$/;"	m	struct:MiscState	file:
irq	./slavio_timer.c	/^    qemu_irq irq;$/;"	m	struct:SLAVIO_TIMERState	file:
irq	./smc91c111.c	/^    qemu_irq irq;$/;"	m	struct:__anon395	file:
irq	./sparc32_dma.c	/^    qemu_irq irq;$/;"	m	struct:DMAState	file:
irq	./stellaris.c	/^    qemu_irq irq;$/;"	m	struct:__anon410	file:
irq	./stellaris.c	/^    qemu_irq irq;$/;"	m	struct:__anon411	file:
irq	./stellaris.c	/^    qemu_irq irq;$/;"	m	struct:__anon414	file:
irq	./stellaris.c	/^    qemu_irq irq;$/;"	m	struct:gptm_state	file:
irq	./stellaris.c	/^    qemu_irq irq[4];$/;"	m	struct:__anon412	file:
irq	./stellaris_enet.c	/^    qemu_irq irq;$/;"	m	struct:__anon415	file:
irq	./stellaris_input.c	/^    qemu_irq irq;$/;"	m	struct:__anon417	file:
irq	./syborg_fb.c	/^    qemu_irq irq;$/;"	m	struct:__anon422	file:
irq	./syborg_keyboard.c	/^    qemu_irq irq;$/;"	m	struct:__anon428	file:
irq	./syborg_pointer.c	/^    qemu_irq irq;$/;"	m	struct:__anon431	file:
irq	./syborg_rtc.c	/^    qemu_irq irq;$/;"	m	struct:__anon433	file:
irq	./syborg_serial.c	/^    qemu_irq irq;$/;"	m	struct:__anon435	file:
irq	./syborg_timer.c	/^    qemu_irq irq;$/;"	m	struct:__anon437	file:
irq	./syborg_virtio.c	/^    qemu_irq irq;$/;"	m	struct:__anon439	file:
irq	./tc6393xb.c	/^    qemu_irq irq;$/;"	m	struct:TC6393xbState	file:
irq	./tsc2005.c	/^    int state, reg, irq, command;$/;"	m	struct:__anon448	file:
irq	./tsc210x.c	/^    int state, page, offset, irq;$/;"	m	struct:__anon450	file:
irq	./tusb6010.c	/^    qemu_irq irq;$/;"	m	struct:TUSBState	file:
irq	./usb-ohci.c	/^    qemu_irq irq;$/;"	m	struct:__anon462	file:
irq	./versatile_pci.c	/^    qemu_irq irq[4];$/;"	m	struct:__anon467	file:
irq	./versatilepb.c	/^  int irq;$/;"	m	struct:vpb_sic_state	file:
irq	./xilinx_ethlite.c	/^    qemu_irq irq;$/;"	m	struct:xlx_ethlite	file:
irq	./xilinx_timer.c	/^    qemu_irq irq;$/;"	m	struct:timerblock	file:
irq	./xilinx_uartlite.c	/^    qemu_irq irq;$/;"	m	struct:xlx_uartlite	file:
irq_base	./i8259.c	/^    uint8_t irq_base;$/;"	m	struct:PicState	file:
irq_coalesced	./mc146818rtc.c	/^    uint32_t irq_coalesced;$/;"	m	struct:RTCState	file:
irq_count	./i8259.c	/^static uint64_t irq_count[16];$/;"	v	file:
irq_count	./ide.c	/^    uint32_t irq_count; \/* counts IRQs when using win2k install hack *\/$/;"	m	struct:IDEState	file:
irq_count	./pci.c	/^    int *irq_count;$/;"	m	struct:PCIBus	file:
irq_count	./slavio_intctl.c	/^    uint64_t irq_count[32];$/;"	m	struct:SLAVIO_INTCTLState	file:
irq_count	./sun4c_intctl.c	/^    uint64_t irq_count;$/;"	m	struct:Sun4c_INTCTLState	file:
irq_enable	./musicpal.c	/^    uint32_t irq_enable;$/;"	m	struct:musicpal_audio_state	file:
irq_enable	./pl190.c	/^    uint32_t irq_enable;$/;"	m	struct:__anon341	file:
irq_enabled	./integratorcp.c	/^    uint32_t irq_enabled;$/;"	m	struct:__anon272	file:
irq_enabled	./integratorcp.c	/^  uint32_t irq_enabled;$/;"	m	struct:icp_pic_state	file:
irq_enabled	./pxa2xx_timer.c	/^    uint32_t irq_enabled;$/;"	m	struct:__anon374	file:
irq_entries_nr	./device-assignment.h	/^    int irq_entries_nr;$/;"	m	struct:__anon206
irq_handler	./etraxfs_pic.c	/^static void irq_handler(void *opaque, int irq, int level)$/;"	f	file:
irq_handler	./xilinx_intc.c	/^static void irq_handler(void *opaque, int irq, int level)$/;"	f	file:
irq_info	./an5206.c	/^void irq_info(Monitor *mon)$/;"	f
irq_info	./arm_pic.c	/^void irq_info(Monitor *mon)$/;"	f
irq_info	./cris_pic_cpu.c	/^void irq_info(Monitor *mon)$/;"	f
irq_info	./i8259.c	/^void irq_info(Monitor *mon)$/;"	f
irq_info	./microblaze_pic_cpu.c	/^void irq_info(Monitor *mon)$/;"	f
irq_info	./shix.c	/^void irq_info(Monitor *mon)$/;"	f
irq_info	./sun4m.c	/^void irq_info(Monitor *mon)$/;"	f
irq_info	./sun4u.c	/^void irq_info(Monitor *mon)$/;"	f
irq_ipi0	./openpic.c	/^    int irq_ipi0;$/;"	m	struct:openpic_t	file:
irq_kbd	./pckbd.c	/^    qemu_irq irq_kbd;$/;"	m	struct:KBDState	file:
irq_level	./dp8393x.c	/^    int irq_level;$/;"	m	struct:dp8393xState	file:
irq_level	./i8259.c	/^static int irq_level[16];$/;"	v	file:
irq_mask	./sm501.c	/^    uint32_t irq_mask;$/;"	m	struct:SM501State	file:
irq_mouse	./pckbd.c	/^    qemu_irq irq_mouse;$/;"	m	struct:KBDState	file:
irq_names	./rc4030.c	/^static const char* irq_names[] = { "parallel", "floppy", "sound", "video",$/;"	v	file:
irq_of_magic	./sb16.c	/^static int irq_of_magic (int magic)$/;"	f	file:
irq_opaque	./pci.c	/^    qemu_irq *irq_opaque;$/;"	m	struct:PCIBus	file:
irq_out	./openpic.c	/^    qemu_irq irq_out;$/;"	m	struct:openpic_t	file:
irq_pending	./parallel.c	/^    int irq_pending;$/;"	m	struct:ParallelState	file:
irq_raise	./openpic.c	/^    void (*irq_raise) (struct openpic_t *, int, IRQ_src_t *);$/;"	m	struct:openpic_t	file:
irq_request_opaque	./i8259.c	/^    void *irq_request_opaque;$/;"	m	struct:PicState2	file:
irq_requested_type	./device-assignment.h	/^    int irq_requested_type;$/;"	m	struct:__anon206
irq_state	./arm_gic.c	/^    gic_irq_state irq_state[GIC_NIRQ];$/;"	m	struct:gic_state	file:
irq_state	./mcf5206.c	/^    int irq_state;$/;"	m	struct:__anon284	file:
irq_state	./mcf_fec.c	/^    uint32_t irq_state;$/;"	m	struct:__anon287	file:
irq_state	./pci.h	/^    int irq_state[4];$/;"	m	struct:PCIDevice
irq_target	./arm_gic.c	/^    int irq_target[GIC_NIRQ];$/;"	m	struct:gic_state	file:
irq_tim0	./openpic.c	/^    int irq_tim0;$/;"	m	struct:openpic_t	file:
irq_time	./i8259.c	/^int64_t irq_time[16];$/;"	v
irq_timer	./i8254.h	/^    QEMUTimer *irq_timer;$/;"	m	struct:PITChannelState
irqctrl	./musicpal.c	/^    uint32_t irqctrl;$/;"	m	struct:musicpal_lcd_state	file:
irqen	./cbus.c	/^    uint16_t irqen;$/;"	m	struct:__anon194	file:
irqen	./cbus.c	/^    uint16_t irqen;$/;"	m	struct:__anon198	file:
irqen	./omap2.c	/^    uint16_t irqen;$/;"	m	struct:omap_gpmc_s	file:
irqen	./omap2.c	/^    uint32_t irqen;$/;"	m	struct:omap_mcspi_s	file:
irqen	./omap2.c	/^    uint32_t irqen;$/;"	m	struct:omap_sti_s	file:
irqen	./omap2.c	/^    uint32_t irqen[3];$/;"	m	struct:omap_prcm_s	file:
irqen	./omap_dma.c	/^    uint32_t irqen[4];$/;"	m	struct:omap_dma_s	file:
irqen	./omap_dss.c	/^        uint32_t irqen;$/;"	m	struct:omap_dss_s::__anon307	file:
irqlevel	./pxa2xx_lcd.c	/^    int irqlevel;$/;"	m	struct:PXA2xxLCDState	file:
irqn	./pxa2xx.c	/^    int irqn;$/;"	m	struct:PXASSPDef	file:
irqn	./pxa2xx.c	/^    int irqn;$/;"	m	struct:__anon362	file:
irqp	./sysbus.h	/^    qemu_irq *irqp[QDEV_MAX_IRQ];$/;"	m	struct:SysBusDevice
irqs	./gus.c	/^    int pos, left, shift, irqs;$/;"	m	struct:GUSState	file:
irqs	./heathrow_pic.c	/^    qemu_irq *irqs;$/;"	m	struct:HeathrowPICS	file:
irqs	./hpet_emul.h	/^    qemu_irq *irqs;$/;"	m	struct:HPETState
irqs	./omap1.c	/^    uint32_t irqs;$/;"	m	struct:omap_intr_handler_bank_s	file:
irqs	./openpic.c	/^    qemu_irq *irqs;$/;"	m	struct:IRQ_dst_t	file:
irqs	./ppc405_uc.c	/^    qemu_irq irqs[4];$/;"	m	struct:ppc405_dma_t	file:
irqs	./ppc405_uc.c	/^    qemu_irq irqs[4];$/;"	m	struct:ppc40x_mal_t	file:
irqs	./ppc405_uc.c	/^    qemu_irq irqs[5];$/;"	m	struct:ppc4xx_gpt_t	file:
irqs	./ppc4xx_devs.c	/^    qemu_irq *irqs;$/;"	m	struct:ppcuic_t	file:
irqs	./sh_intc.h	/^    qemu_irq *irqs;$/;"	m	struct:intc_desc
irqs	./sysbus.h	/^    qemu_irq irqs[QDEV_MAX_IRQ];$/;"	m	struct:SysBusDevice
irqs	./usb-musb.c	/^    qemu_irq *irqs;$/;"	m	struct:MUSBState	file:
irqst	./cbus.c	/^    uint16_t irqst;$/;"	m	struct:__anon194	file:
irqst	./cbus.c	/^    uint16_t irqst;$/;"	m	struct:__anon198	file:
irqst	./omap2.c	/^    uint16_t irqst;$/;"	m	struct:omap_gpmc_s	file:
irqst	./omap2.c	/^    uint32_t irqst;$/;"	m	struct:omap_mcspi_s	file:
irqst	./omap2.c	/^    uint32_t irqst;$/;"	m	struct:omap_sti_s	file:
irqst	./omap2.c	/^    uint32_t irqst[3];$/;"	m	struct:omap_prcm_s	file:
irqst	./omap_dss.c	/^        uint32_t irqst;$/;"	m	struct:omap_dss_s::__anon307	file:
irqstat	./omap_dma.c	/^    uint32_t irqstat[4];$/;"	m	struct:omap_dma_s	file:
irqtab	./r2d.c	/^static const struct { short irl; uint16_t msk; } irqtab[NR_IRQS] = {$/;"	v	typeref:struct:__anon376	file:
irr	./apic.c	/^    uint32_t irr[8]; \/* interrupt request register *\/$/;"	m	struct:APICState	file:
irr	./i8259.c	/^    uint8_t irr; \/* interrupt request register *\/$/;"	m	struct:PicState	file:
irr	./ioapic.c	/^    uint32_t irr;$/;"	m	struct:IOAPICState	file:
irr	./zaurus.c	/^    uint16_t irr;$/;"	m	struct:ScoopInfo	file:
is	./pl022.c	/^    uint32_t is;$/;"	m	struct:__anon333	file:
is	./pl031.c	/^    uint32_t is;$/;"	m	struct:__anon334	file:
is	./ppc405_uc.c	/^    uint32_t is;$/;"	m	struct:ppc4xx_gpt_t	file:
is_betty	./cbus.c	/^    int is_betty;$/;"	m	struct:__anon198	file:
is_cached	./ftl_cache.h	/^	uint32_t is_cached; \/\/ cached (1) not cached(0)$/;"	m	struct:map_state_entry
is_cdrom	./ide.c	/^    int is_cdrom;$/;"	m	struct:IDEState	file:
is_cf	./ide.c	/^    int is_cf;$/;"	m	struct:IDEState	file:
is_default	./boards.h	/^    int is_default;$/;"	m	struct:QEMUMachine
is_dma_out	./mac_dbdma.h	/^    int is_dma_out;$/;"	m	struct:DBDMA_io
is_fiq	./pxa2xx_pic.c	/^    uint32_t is_fiq[2];$/;"	m	struct:__anon371	file:
is_in_sdrmx	./sh7750.c	294;"	d	file:
is_last	./mac_dbdma.h	/^    int is_last;$/;"	m	struct:DBDMA_io
is_mouse	./pl050.c	/^    int is_mouse;$/;"	m	struct:__anon335	file:
is_oldworld	./macio.c	/^    int is_oldworld;$/;"	m	struct:macio_state_t	file:
is_qh	./usb-uhci.c	/^static int is_qh(uint32_t link)$/;"	f	file:
is_read	./ide.c	/^    int is_read;$/;"	m	struct:IDEState	file:
is_valid	./usb-uhci.c	/^static int is_valid(uint32_t link)$/;"	f	file:
is_vilma	./cbus.c	/^    int is_vilma;$/;"	m	struct:__anon194	file:
is_vlan_packet	./e1000.c	/^is_vlan_packet(E1000State *s, const uint8_t *buf)$/;"	f	file:
is_vlan_txd	./e1000.c	/^is_vlan_txd(uint32_t txd_lower)$/;"	f	file:
is_write	./scsi-generic.c	/^static int is_write(int command)$/;"	f	file:
isa_cirrus_vga_init	./cirrus_vga.c	/^void isa_cirrus_vga_init(void)$/;"	f
isa_ide_init	./ide.c	/^void isa_ide_init(int iobase, int iobase2, qemu_irq irq,$/;"	f
isa_io_base	./ne2000.c	/^    int isa_io_base;$/;"	m	struct:NE2000State	file:
isa_mmio_init	./isa_mmio.c	/^void isa_mmio_init(target_phys_addr_t base, target_phys_addr_t size)$/;"	f
isa_mmio_iomemtype	./isa_mmio.c	/^static int isa_mmio_iomemtype = 0;$/;"	v	file:
isa_mmio_read	./isa_mmio.c	/^static CPUReadMemoryFunc *isa_mmio_read[] = {$/;"	v	file:
isa_mmio_readb	./isa_mmio.c	/^static uint32_t isa_mmio_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
isa_mmio_readl	./isa_mmio.c	/^static uint32_t isa_mmio_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
isa_mmio_readw	./isa_mmio.c	/^static uint32_t isa_mmio_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
isa_mmio_write	./isa_mmio.c	/^static CPUWriteMemoryFunc *isa_mmio_write[] = {$/;"	v	file:
isa_mmio_writeb	./isa_mmio.c	/^static void isa_mmio_writeb (void *opaque, target_phys_addr_t addr,$/;"	f	file:
isa_mmio_writel	./isa_mmio.c	/^static void isa_mmio_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
isa_mmio_writew	./isa_mmio.c	/^static void isa_mmio_writew (void *opaque, target_phys_addr_t addr,$/;"	f	file:
isa_ne2000_cleanup	./ne2000.c	/^static void isa_ne2000_cleanup(VLANClientState *vc)$/;"	f	file:
isa_ne2000_init	./ne2000.c	/^void isa_ne2000_init(int base, qemu_irq irq, NICInfo *nd)$/;"	f
isa_page_descs	./piix_pci.c	/^static target_phys_addr_t isa_page_descs[384 \/ 4];$/;"	v	file:
isa_vga_init	./vga.c	/^int isa_vga_init(void)$/;"	f
isa_vga_mm_init	./vga.c	/^int isa_vga_mm_init(target_phys_addr_t vram_base,$/;"	f
isacntl	./ppc405_uc.c	/^    uint32_t isacntl;$/;"	m	struct:ppc405_ocm_t	file:
isapc_machine	./pc.c	/^static QEMUMachine isapc_machine = {$/;"	v	file:
isarc	./ppc405_uc.c	/^    uint32_t isarc;$/;"	m	struct:ppc405_ocm_t	file:
isense	./pl061.c	/^    uint8_t isense;$/;"	m	struct:__anon336	file:
isr	./apic.c	/^    uint32_t isr[8];  \/* in service register *\/$/;"	m	struct:APICState	file:
isr	./eepro100.c	/^    uint8_t isr;$/;"	m	struct:__anon240	file:
isr	./hpet_emul.h	/^    uint64_t isr;               \/* interrupt status reg *\/$/;"	m	struct:HPETState
isr	./i8259.c	/^    uint8_t isr; \/* interrupt service register *\/$/;"	m	struct:PicState	file:
isr	./mcf_uart.c	/^    uint8_t isr;$/;"	m	struct:__anon290	file:
isr	./ne2000.c	/^    uint8_t isr;$/;"	m	struct:NE2000State	file:
isr	./pcnet.c	/^    int rap, isr, lnkst;$/;"	m	struct:PCNetState_st	file:
isr	./tc6393xb.c	/^        uint8_t isr;$/;"	m	struct:TC6393xbState::__anon445	file:
isr	./virtio.h	/^    uint8_t isr;$/;"	m	struct:VirtIODevice
isr	./zaurus.c	/^    uint16_t isr;$/;"	m	struct:ScoopInfo	file:
isr1h	./ppc405_uc.c	/^    uint32_t isr1h;$/;"	m	struct:ppc405_gpio_t	file:
isr1l	./ppc405_uc.c	/^    uint32_t isr1l;$/;"	m	struct:ppc405_gpio_t	file:
isr_jazz	./rc4030.c	/^    uint32_t isr_jazz; \/* Local bus int source *\/$/;"	m	struct:rc4030State	file:
istat0	./lsi53c895a.c	/^    uint8_t istat0;$/;"	m	struct:__anon281	file:
istat1	./lsi53c895a.c	/^    uint8_t istat1;$/;"	m	struct:__anon281	file:
istate	./pl061.c	/^    uint8_t istate;$/;"	m	struct:__anon336	file:
it_ena	./omap1.c	/^    int it_ena;$/;"	m	struct:omap_mpu_timer_s	file:
it_ena	./omap2.c	/^    int it_ena;$/;"	m	struct:omap_gp_timer_s	file:
it_shift	./dp8393x.c	/^    int it_shift;$/;"	m	struct:dp8393xState	file:
it_shift	./escc.c	/^    int it_shift;$/;"	m	struct:SerialState	file:
it_shift	./esp.c	/^    uint32_t it_shift;$/;"	m	struct:ESPState	file:
it_shift	./mac_nvram.c	/^    unsigned int it_shift;$/;"	m	struct:MacIONVRAMState	file:
it_shift	./mc146818rtc.c	/^    int it_shift;$/;"	m	struct:RTCState	file:
it_shift	./parallel.c	/^    int it_shift;$/;"	m	struct:ParallelState	file:
it_shift	./serial.c	/^    int it_shift;$/;"	m	struct:SerialState	file:
it_shift	./vga_int.h	/^    int it_shift;$/;"	m	struct:VGACommonState
itl	./serial.c	/^    uint8_t itl;                        \/* Interrupt Trigger Level *\/$/;"	m	struct:SerialFIFO	file:
itr	./rc4030.c	/^    uint32_t itr; \/* Interval timer reload *\/$/;"	m	struct:rc4030State	file:
ivq	./virtio-balloon.c	/^    VirtQueue *ivq, *dvq;$/;"	m	struct:VirtIOBalloon	file:
ivq	./virtio-console.c	/^    VirtQueue *ivq, *dvq;$/;"	m	struct:VirtIOConsole	file:
ix	./blizzard.c	/^    int ix[2];$/;"	m	struct:__anon18	file:
iy	./blizzard.c	/^    int iy[2];$/;"	m	struct:__anon18	file:
jazz_bus_irq	./rc4030.c	/^    qemu_irq jazz_bus_irq;$/;"	m	struct:rc4030State	file:
jazz_led_init	./jazz_led.c	/^void jazz_led_init(target_phys_addr_t base)$/;"	f
jazz_led_invalidate_display	./jazz_led.c	/^static void jazz_led_invalidate_display(void *opaque)$/;"	f	file:
jazz_led_screen_dump	./jazz_led.c	/^static void jazz_led_screen_dump(void *opaque, const char *filename)$/;"	f	file:
jazz_led_text_update	./jazz_led.c	/^static void jazz_led_text_update(void *opaque, console_ch_t *chardata)$/;"	f	file:
jazz_led_update_display	./jazz_led.c	/^static void jazz_led_update_display(void *opaque)$/;"	f	file:
jazz_model_e	./mips_jazz.c	/^enum jazz_model_e$/;"	g	file:
jazzio_read	./rc4030.c	/^static CPUReadMemoryFunc *jazzio_read[3] = {$/;"	v	file:
jazzio_readb	./rc4030.c	/^static uint32_t jazzio_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
jazzio_readl	./rc4030.c	/^static uint32_t jazzio_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
jazzio_readw	./rc4030.c	/^static uint32_t jazzio_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
jazzio_write	./rc4030.c	/^static CPUWriteMemoryFunc *jazzio_write[3] = {$/;"	v	file:
jazzio_writeb	./rc4030.c	/^static void jazzio_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
jazzio_writel	./rc4030.c	/^static void jazzio_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
jazzio_writew	./rc4030.c	/^static void jazzio_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
jtagid	./ppc405_uc.c	/^    uint32_t jtagid;$/;"	m	struct:ppc405cr_cpc_t	file:
jtagid	./ppc405_uc.c	/^    uint32_t jtagid;$/;"	m	struct:ppc405ep_cpc_t	file:
kapic_reg	./apic.c	/^static inline uint32_t kapic_reg(struct kvm_lapic_state *kapic, int reg_id)$/;"	f	file:
kapic_set_reg	./apic.c	/^static inline void kapic_set_reg(struct kvm_lapic_state *kapic,$/;"	f	file:
kb	./tsc210x.c	/^    } kb;$/;"	m	struct:__anon450	typeref:struct:__anon450::__anon451	file:
kbd	./escc.c	/^    ser, kbd, mouse,$/;"	e	enum:__anon243	file:
kbd	./lm832x.c	/^    } kbd;$/;"	m	struct:__anon274	typeref:struct:__anon274::__anon277	file:
kbd	./nseries.c	/^    i2c_slave *kbd;$/;"	m	struct:n800_s	file:
kbd	./pckbd.c	/^    void *kbd;$/;"	m	struct:KBDState	file:
kbd	./usb-hid.c	/^        USBKeyboardState kbd;$/;"	m	union:USBHIDState::__anon456	file:
kbd_irq	./omap1.c	/^    qemu_irq kbd_irq;$/;"	m	struct:omap_mpuio_s	file:
kbd_load	./pckbd.c	/^static int kbd_load(QEMUFile* f, void* opaque, int version_id)$/;"	f	file:
kbd_mask	./omap1.c	/^    int kbd_mask;$/;"	m	struct:omap_mpuio_s	file:
kbd_mm_read	./pckbd.c	/^static CPUReadMemoryFunc *kbd_mm_read[] = {$/;"	v	file:
kbd_mm_readb	./pckbd.c	/^static uint32_t kbd_mm_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
kbd_mm_write	./pckbd.c	/^static CPUWriteMemoryFunc *kbd_mm_write[] = {$/;"	v	file:
kbd_mm_writeb	./pckbd.c	/^static void kbd_mm_writeb (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
kbd_queue	./pckbd.c	/^static void kbd_queue(KBDState *s, int b, int aux)$/;"	f	file:
kbd_read_data	./pckbd.c	/^static uint32_t kbd_read_data(void *opaque, uint32_t addr)$/;"	f	file:
kbd_read_status	./pckbd.c	/^static uint32_t kbd_read_status(void *opaque, uint32_t addr)$/;"	f	file:
kbd_reset	./pckbd.c	/^static void kbd_reset(void *opaque)$/;"	f	file:
kbd_save	./pckbd.c	/^static void kbd_save(QEMUFile* f, void* opaque)$/;"	f	file:
kbd_state	./pckbd.c	/^static KBDState kbd_state;$/;"	v	file:
kbd_update_aux_irq	./pckbd.c	/^static void kbd_update_aux_irq(void *opaque, int level)$/;"	f	file:
kbd_update_irq	./pckbd.c	/^static void kbd_update_irq(KBDState *s)$/;"	f	file:
kbd_update_kbd_irq	./pckbd.c	/^static void kbd_update_kbd_irq(void *opaque, int level)$/;"	f	file:
kbd_write_command	./pckbd.c	/^static void kbd_write_command(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
kbd_write_data	./pckbd.c	/^static void kbd_write_data(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
kbdtimer	./spitz.c	/^    QEMUTimer *kbdtimer;$/;"	m	struct:__anon401	file:
kbint	./tsc210x.c	/^    qemu_irq kbint;$/;"	m	struct:__anon450	file:
kcode	./fmopl.h	/^	UINT8 kcode;		\/* key code        : KeyScaleCode      *\/$/;"	m	struct:fm_opl_channel
kernel_cmdline	./arm-misc.h	/^    const char *kernel_cmdline;$/;"	m	struct:arm_boot_info
kernel_cmdline	./mips_malta.c	/^    const char *kernel_cmdline;$/;"	m	struct:_loaderparams	file:
kernel_cmdline	./mips_mipssim.c	/^    const char *kernel_cmdline;$/;"	m	struct:_loaderparams	file:
kernel_cmdline	./mips_r4k.c	/^    const char *kernel_cmdline;$/;"	m	struct:_loaderparams	file:
kernel_filename	./arm-misc.h	/^    const char *kernel_filename;$/;"	m	struct:arm_boot_info
kernel_filename	./mips_malta.c	/^    const char *kernel_filename;$/;"	m	struct:_loaderparams	file:
kernel_filename	./mips_mipssim.c	/^    const char *kernel_filename;$/;"	m	struct:_loaderparams	file:
kernel_filename	./mips_r4k.c	/^    const char *kernel_filename;$/;"	m	struct:_loaderparams	file:
key	./bt.h	/^    uint8_t key[16];$/;"	m	struct:bt_device_s
key	./usb-hid.c	/^    uint8_t key[16];$/;"	m	struct:USBKeyboardState	file:
key_fifo	./syborg_keyboard.c	/^    uint32_t *key_fifo;$/;"	m	struct:__anon428	file:
key_flag	./bt.h	/^    uint8_t	key_flag;$/;"	m	struct:__anon147
key_flag	./bt.h	/^    uint8_t	key_flag;$/;"	m	struct:__anon45
key_present	./bt.h	/^    int key_present;$/;"	m	struct:bt_device_s
key_type	./bt.h	/^    uint8_t	key_type;$/;"	m	struct:__anon162
keyboard_param	./fmopl.h	/^	int keyboard_param;$/;"	m	struct:fm_opl_f
keyboardhandler_r	./fmopl.h	/^	OPL_PORTHANDLER_R keyboardhandler_r;$/;"	m	struct:fm_opl_f
keyboardhandler_w	./fmopl.h	/^	OPL_PORTHANDLER_W keyboardhandler_w;$/;"	m	struct:fm_opl_f
keycode	./stellaris_input.c	/^    int keycode;$/;"	m	struct:__anon417	file:
keycodes	./escc.c	/^static const uint8_t keycodes[128] = {$/;"	v	file:
keyctlclr	./r2d.c	/^    uint16_t keyctlclr;$/;"	m	struct:__anon375	file:
keymap	./nseries.c	/^    int keymap[0x80];$/;"	m	struct:n800_s	file:
keymap	./pxa.h	/^struct  keymap {$/;"	s
keymap	./spitz.c	/^    int keymap[0x80];$/;"	m	struct:__anon401	file:
keyon	./fmopl.h	/^	UINT8 keyon;		\/* key on\/off flag                     *\/$/;"	m	struct:fm_opl_channel
keyrow	./spitz.c	/^    uint16_t keyrow[SPITZ_KEY_SENSE_NUM];$/;"	m	struct:__anon401	file:
keys	./usb-hid.c	/^    int keys;$/;"	m	struct:USBKeyboardState	file:
kill_channel	./mac_dbdma.c	/^static void kill_channel(DBDMA_channel *ch)$/;"	f	file:
kind	./usb-hid.c	/^    int kind;$/;"	m	struct:USBHIDState	file:
kp	./pxa.h	/^    PXA2xxKeyPadState *kp;$/;"	m	struct:__anon361
kpas	./pxa2xx_keypad.c	/^    uint32_t    kpas;$/;"	m	struct:PXA2xxKeyPadState	file:
kpasmkp0	./pxa2xx_keypad.c	/^    uint32_t    kpasmkp0;$/;"	m	struct:PXA2xxKeyPadState	file:
kpasmkp1	./pxa2xx_keypad.c	/^    uint32_t    kpasmkp1;$/;"	m	struct:PXA2xxKeyPadState	file:
kpasmkp2	./pxa2xx_keypad.c	/^    uint32_t    kpasmkp2;$/;"	m	struct:PXA2xxKeyPadState	file:
kpasmkp3	./pxa2xx_keypad.c	/^    uint32_t    kpasmkp3;$/;"	m	struct:PXA2xxKeyPadState	file:
kpc	./pxa2xx_keypad.c	/^    uint32_t    kpc;$/;"	m	struct:PXA2xxKeyPadState	file:
kpdk	./pxa2xx_keypad.c	/^    uint32_t    kpdk;$/;"	m	struct:PXA2xxKeyPadState	file:
kpkdi	./pxa2xx_keypad.c	/^    uint32_t    kpkdi;$/;"	m	struct:PXA2xxKeyPadState	file:
kpmk	./pxa2xx_keypad.c	/^    uint32_t    kpmk;$/;"	m	struct:PXA2xxKeyPadState	file:
kprec	./pxa2xx_keypad.c	/^    uint32_t    kprec;$/;"	m	struct:PXA2xxKeyPadState	file:
ksl	./fmopl.h	/^	UINT8 ksl;		\/* keyscale level  :(shift down bits)  *\/$/;"	m	struct:fm_opl_slot
ksl_base	./fmopl.h	/^	UINT32  ksl_base;	\/* KeyScaleLevel Base step             *\/$/;"	m	struct:fm_opl_channel
ksr	./fmopl.h	/^	UINT8 ksr;		\/* key scale rate  :kcode>>KSR         *\/$/;"	m	struct:fm_opl_slot
kvm_get_pit_ch2	./pcspk.c	/^static inline void kvm_get_pit_ch2(PITState *pit,$/;"	f	file:
kvm_get_pit_ch2	./pcspk.c	/^static void kvm_get_pit_ch2(PITState *pit,$/;"	f	file:
kvm_i8259_init	./i8259.c	/^qemu_irq *kvm_i8259_init(qemu_irq parent_irq)$/;"	f
kvm_i8259_set_irq	./i8259.c	/^static void kvm_i8259_set_irq(void *opaque, int irq, int level)$/;"	f	file:
kvm_kernel_ioapic_load_from_user	./ioapic.c	/^static void kvm_kernel_ioapic_load_from_user(IOAPICState *s)$/;"	f	file:
kvm_kernel_ioapic_save_to_user	./ioapic.c	/^static void kvm_kernel_ioapic_save_to_user(IOAPICState *s)$/;"	f	file:
kvm_kernel_lapic_load_from_user	./apic.c	/^static void kvm_kernel_lapic_load_from_user(APICState *s)$/;"	f	file:
kvm_kernel_lapic_save_to_user	./apic.c	/^static void kvm_kernel_lapic_save_to_user(APICState *s)$/;"	f	file:
kvm_kernel_pic_load_from_user	./i8259.c	/^static void kvm_kernel_pic_load_from_user(PicState *s)$/;"	f	file:
kvm_kernel_pic_save_to_user	./i8259.c	/^static void kvm_kernel_pic_save_to_user(PicState *s)$/;"	f	file:
kvm_msix_add	./msix.c	/^static int kvm_msix_add(PCIDevice *dev, unsigned vector) { return -1; }$/;"	f	file:
kvm_msix_add	./msix.c	/^static int kvm_msix_add(PCIDevice *dev, unsigned vector)$/;"	f	file:
kvm_msix_del	./msix.c	/^static void kvm_msix_del(PCIDevice *dev, unsigned vector) {}$/;"	f	file:
kvm_msix_del	./msix.c	/^static void kvm_msix_del(PCIDevice *dev, unsigned vector)$/;"	f	file:
kvm_msix_free	./msix.c	/^static void kvm_msix_free(PCIDevice *dev) {}$/;"	f	file:
kvm_msix_free	./msix.c	/^static void kvm_msix_free(PCIDevice *dev)$/;"	f	file:
kvm_msix_routing_entry	./msix.c	/^static void kvm_msix_routing_entry(PCIDevice *dev, unsigned vector,$/;"	f	file:
kvm_msix_update	./msix.c	/^static void kvm_msix_update(PCIDevice *dev, int vector,$/;"	f	file:
kvm_pic_init1	./i8259.c	/^static void kvm_pic_init1(int io_addr, PicState *s)$/;"	f	file:
kvm_pic_load	./i8259.c	/^static int kvm_pic_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
kvm_pic_save	./i8259.c	/^static void kvm_pic_save(QEMUFile *f, void *opaque)$/;"	f	file:
kvm_pit_init	./i8254-kvm.c	/^PITState *kvm_pit_init(int base, qemu_irq irq)$/;"	f
kvm_pit_load	./i8254-kvm.c	/^static int kvm_pit_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
kvm_pit_save	./i8254-kvm.c	/^static void kvm_pit_save(QEMUFile *f, void *opaque)$/;"	f	file:
kvm_set_pit_ch2	./pcspk.c	/^static inline void kvm_set_pit_ch2(PITState *pit,$/;"	f	file:
kvm_set_pit_ch2	./pcspk.c	/^static void kvm_set_pit_ch2(PITState *pit,$/;"	f	file:
l	./omap_dss.c	/^        } l[3];$/;"	m	struct:omap_dss_s::__anon307	typeref:struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
l1_cache_handle	./smbios.h	/^    uint16_t l1_cache_handle;$/;"	m	struct:smbios_type_4
l2_cache_handle	./smbios.h	/^    uint16_t l2_cache_handle;$/;"	m	struct:smbios_type_4
l2cap	./bt-l2cap.c	/^        struct l2cap_instance_s *l2cap;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	typeref:struct:l2cap_instance_s::l2cap_chan_s::l2cap_instance_s	file:
l2cap	./bt-l2cap.c	/^    struct l2cap_instance_s l2cap;$/;"	m	struct:slave_l2cap_instance_s	typeref:struct:slave_l2cap_instance_s::l2cap_instance_s	file:
l2cap_bframe_in	./bt-l2cap.c	/^static void l2cap_bframe_in(struct l2cap_chan_s *ch, uint16_t cid,$/;"	f	file:
l2cap_bframe_out	./bt-l2cap.c	/^static uint8_t *l2cap_bframe_out(struct bt_l2cap_conn_params_s *parm, int len)$/;"	f	file:
l2cap_bframe_submit	./bt-l2cap.c	/^static void l2cap_bframe_submit(struct bt_l2cap_conn_params_s *parms)$/;"	f	file:
l2cap_cframe_in	./bt-l2cap.c	/^static void l2cap_cframe_in(void *opaque, const uint8_t *data, int len)$/;"	f	file:
l2cap_chan_s	./bt-l2cap.c	/^    struct l2cap_chan_s {$/;"	s	struct:l2cap_instance_s	file:
l2cap_channel_close	./bt-l2cap.c	/^static void l2cap_channel_close(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_channel_config	./bt-l2cap.c	/^static int l2cap_channel_config(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_channel_config_null	./bt-l2cap.c	/^static void l2cap_channel_config_null(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_channel_config_req_event	./bt-l2cap.c	/^static void l2cap_channel_config_req_event(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_channel_config_req_msg	./bt-l2cap.c	/^static void l2cap_channel_config_req_msg(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_channel_config_rsp_msg	./bt-l2cap.c	/^static int l2cap_channel_config_rsp_msg(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_channel_open	./bt-l2cap.c	/^static struct l2cap_chan_s *l2cap_channel_open(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_channel_open_req_msg	./bt-l2cap.c	/^static void l2cap_channel_open_req_msg(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_cid_new	./bt-l2cap.c	/^static int l2cap_cid_new(struct l2cap_instance_s *l2cap)$/;"	f	file:
l2cap_cmd_hdr	./bt.h	/^} __attribute__ ((packed)) l2cap_cmd_hdr;$/;"	t	typeref:struct:__anon178
l2cap_cmd_rej	./bt.h	/^} __attribute__ ((packed)) l2cap_cmd_rej;$/;"	t	typeref:struct:__anon179
l2cap_cmd_rej_cid	./bt.h	/^} __attribute__ ((packed)) l2cap_cmd_rej_cid;$/;"	t	typeref:struct:__anon180
l2cap_command	./bt-l2cap.c	/^static void l2cap_command(struct l2cap_instance_s *l2cap, int code, int id,$/;"	f	file:
l2cap_command_reject	./bt-l2cap.c	/^static void l2cap_command_reject(struct l2cap_instance_s *l2cap, int id,$/;"	f	file:
l2cap_command_reject_cid	./bt-l2cap.c	/^static void l2cap_command_reject_cid(struct l2cap_instance_s *l2cap, int id,$/;"	f	file:
l2cap_conf_opt	./bt.h	/^} __attribute__ ((packed)) l2cap_conf_opt;$/;"	t	typeref:struct:__anon185
l2cap_conf_opt_qos	./bt.h	/^} __attribute__ ((packed)) l2cap_conf_opt_qos;$/;"	t	typeref:struct:__anon186
l2cap_conf_req	./bt.h	/^} __attribute__ ((packed)) l2cap_conf_req;$/;"	t	typeref:struct:__anon183
l2cap_conf_rsp	./bt.h	/^} __attribute__ ((packed)) l2cap_conf_rsp;$/;"	t	typeref:struct:__anon184
l2cap_configuration_request	./bt-l2cap.c	/^static void l2cap_configuration_request(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_configuration_response	./bt-l2cap.c	/^static void l2cap_configuration_response(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_conn_req	./bt.h	/^} __attribute__ ((packed)) l2cap_conn_req;$/;"	t	typeref:struct:__anon181
l2cap_conn_rsp	./bt.h	/^} __attribute__ ((packed)) l2cap_conn_rsp;$/;"	t	typeref:struct:__anon182
l2cap_connection_response	./bt-l2cap.c	/^static void l2cap_connection_response(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_disconn_req	./bt.h	/^} __attribute__ ((packed)) l2cap_disconn_req;$/;"	t	typeref:struct:__anon187
l2cap_disconn_rsp	./bt.h	/^} __attribute__ ((packed)) l2cap_disconn_rsp;$/;"	t	typeref:struct:__anon188
l2cap_disconnection_response	./bt-l2cap.c	/^static void l2cap_disconnection_response(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_dummy_destroy	./bt-l2cap.c	/^static void l2cap_dummy_destroy(struct bt_device_s *dev)$/;"	f	file:
l2cap_echo_response	./bt-l2cap.c	/^static void l2cap_echo_response(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_fcs16	./bt-l2cap.c	/^static uint16_t l2cap_fcs16(const uint8_t *message, int len)$/;"	f	file:
l2cap_fcs16_table	./bt-l2cap.c	/^static const uint16_t l2cap_fcs16_table[256] = {$/;"	v	file:
l2cap_frame_in	./bt-l2cap.c	/^static void l2cap_frame_in(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_gframe_in	./bt-l2cap.c	/^static void l2cap_gframe_in(void *opaque, const uint8_t *data, int len)$/;"	f	file:
l2cap_hdr	./bt.h	/^} __attribute__ ((packed)) l2cap_hdr;$/;"	t	typeref:struct:__anon177
l2cap_iframe_in	./bt-l2cap.c	/^static void l2cap_iframe_in(struct l2cap_chan_s *ch, uint16_t cid,$/;"	f	file:
l2cap_info	./bt-l2cap.c	/^static void l2cap_info(struct l2cap_instance_s *l2cap, int type)$/;"	f	file:
l2cap_info_req	./bt.h	/^} __attribute__ ((packed)) l2cap_info_req;$/;"	t	typeref:struct:__anon189
l2cap_info_response	./bt-l2cap.c	/^static void l2cap_info_response(struct l2cap_instance_s *l2cap, int type,$/;"	f	file:
l2cap_info_rsp	./bt.h	/^} __attribute__ ((packed)) l2cap_info_rsp;$/;"	t	typeref:struct:__anon190
l2cap_init	./bt-l2cap.c	/^static void l2cap_init(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_instance_s	./bt-l2cap.c	/^struct l2cap_instance_s {$/;"	s	file:
l2cap_lmp_acl_data_host	./bt-l2cap.c	/^static void l2cap_lmp_acl_data_host(struct bt_link_s *link,$/;"	f	file:
l2cap_lmp_acl_data_slave	./bt-l2cap.c	/^static void l2cap_lmp_acl_data_slave(struct bt_link_s *link,$/;"	f	file:
l2cap_lmp_connection_complete	./bt-l2cap.c	/^static void l2cap_lmp_connection_complete(struct bt_link_s *link)$/;"	f	file:
l2cap_lmp_connection_request	./bt-l2cap.c	/^static void l2cap_lmp_connection_request(struct bt_link_s *link)$/;"	f	file:
l2cap_lmp_disconnect_host	./bt-l2cap.c	/^static void l2cap_lmp_disconnect_host(struct bt_link_s *link)$/;"	f	file:
l2cap_lmp_disconnect_slave	./bt-l2cap.c	/^static void l2cap_lmp_disconnect_slave(struct bt_link_s *link)$/;"	f	file:
l2cap_monitor_timer_update	./bt-l2cap.c	/^static void l2cap_monitor_timer_update(struct l2cap_chan_s *ch)$/;"	f	file:
l2cap_pdu_in	./bt-l2cap.c	/^static void l2cap_pdu_in(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_pdu_out	./bt-l2cap.c	/^static inline uint8_t *l2cap_pdu_out(struct l2cap_instance_s *l2cap,$/;"	f	file:
l2cap_pdu_submit	./bt-l2cap.c	/^static inline void l2cap_pdu_submit(struct l2cap_instance_s *l2cap)$/;"	f	file:
l2cap_psm	./bt-l2cap.c	/^static inline struct bt_l2cap_psm_s *l2cap_psm($/;"	f	file:
l2cap_retransmission_timer_update	./bt-l2cap.c	/^static void l2cap_retransmission_timer_update(struct l2cap_chan_s *ch)$/;"	f	file:
l2cap_rexmit_enable	./bt-l2cap.c	/^static void l2cap_rexmit_enable(struct l2cap_chan_s *ch, int enable)$/;"	f	file:
l2cap_sframe_in	./bt-l2cap.c	/^static void l2cap_sframe_in(struct l2cap_chan_s *ch, uint16_t ctrl)$/;"	f	file:
l2cap_teardown	./bt-l2cap.c	/^static void l2cap_teardown(struct l2cap_instance_s *l2cap, int send_disconnect)$/;"	f	file:
l3_cache_handle	./smbios.h	/^    uint16_t l3_cache_handle;$/;"	m	struct:smbios_type_4
l3_clk	./omap_clk.c	/^static struct clk l3_clk = {$/;"	v	typeref:struct:clk	file:
l3_ocpi_ck	./omap_clk.c	/^static struct clk l3_ocpi_ck = {$/;"	v	typeref:struct:clk	file:
l3v	./tc6393xb.c	/^    qemu_irq l3v;$/;"	m	struct:TC6393xbState	file:
l4	./omap.h	/^    struct omap_l4_s *l4;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_l4_s
l4_register_io_memory	./omap.h	1137;"	d
l4_register_io_memory	./omap.h	72;"	d
l4_register_io_memory	./omap2.c	/^int l4_register_io_memory(CPUReadMemoryFunc **mem_read,$/;"	f
la	./ppc4xx_pci.c	/^    uint32_t la;$/;"	m	struct:PCIMasterMap	file:
la	./ppc4xx_pci.c	/^    uint32_t la;$/;"	m	struct:PCITargetMap	file:
ladr_match	./pcnet.c	/^static inline int ladr_match(PCNetState *s, const uint8_t *buf, int size)$/;"	f	file:
ladrf	./pcnet.c	/^    uint16_t ladrf[4];$/;"	m	struct:pcnet_initblk16	file:
ladrf	./pcnet.c	/^    uint16_t ladrf[4];$/;"	m	struct:pcnet_initblk32	file:
lance_cleanup	./pcnet.c	/^static void lance_cleanup(VLANClientState *vc)$/;"	f	file:
lance_info	./pcnet.c	/^static SysBusDeviceInfo lance_info = {$/;"	v	file:
lance_init	./pcnet.c	/^static void lance_init(SysBusDevice *dev)$/;"	f	file:
lance_init	./sun4m.c	/^static void lance_init(NICInfo *nd, target_phys_addr_t leaddr,$/;"	f	file:
lance_mem_read	./pcnet.c	/^static CPUReadMemoryFunc *lance_mem_read[3] = {$/;"	v	file:
lance_mem_readw	./pcnet.c	/^static uint32_t lance_mem_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
lance_mem_write	./pcnet.c	/^static CPUWriteMemoryFunc *lance_mem_write[3] = {$/;"	v	file:
lance_mem_writew	./pcnet.c	/^static void lance_mem_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
lap	./bt.h	/^    uint8_t	lap[3];$/;"	m	struct:__anon29
lap	./bt.h	/^    uint8_t	lap[3];$/;"	m	struct:__anon31
lap	./bt.h	/^    uint8_t	lap[MAX_IAC_LAP][3];$/;"	m	struct:__anon107
lap	./bt.h	/^    uint8_t	lap[MAX_IAC_LAP][3];$/;"	m	struct:__anon108
last	./pl050.c	/^    uint32_t last;$/;"	m	struct:__anon335	file:
last_acr	./cuda.c	/^    uint8_t last_acr; \/* last value of B register *\/$/;"	m	struct:CUDAState	file:
last_active	./arm_gic.c	/^    int last_active[GIC_NIRQ][NCPU];$/;"	m	struct:gic_state	file:
last_apic_idx	./apic.c	/^static int last_apic_idx = 0;$/;"	v	file:
last_avail_idx	./virtio.c	/^    uint16_t last_avail_idx;$/;"	m	struct:VirtQueue	file:
last_b	./cuda.c	/^    uint8_t last_b; \/* last value of B register *\/$/;"	m	struct:CUDAState	file:
last_break_enable	./serial.c	/^    int last_break_enable;$/;"	m	struct:SerialState	file:
last_buttons_state	./adb.c	/^    int buttons_state, last_buttons_state;$/;"	m	struct:MouseState	file:
last_ch	./vga_int.h	/^    uint8_t last_cw, last_ch;$/;"	m	struct:VGACommonState
last_ch_attr	./vga_int.h	/^    uint32_t last_ch_attr[CH_ATTR_SIZE]; \/* XXX: make it dynamic *\/$/;"	m	struct:VGACommonState
last_clock	./musicpal.c	/^    int last_clock;$/;"	m	struct:i2c_interface	file:
last_cmd	./bt-hci.c	/^    int last_cmd;	\/* Note: Always little-endian *\/$/;"	m	struct:bt_hci_s	file:
last_cmd	./omap_mmc.c	/^    uint16_t last_cmd;$/;"	m	struct:omap_mmc_s	file:
last_cpu	./openpic.c	/^    int last_cpu;$/;"	m	struct:IRQ_src_t	file:
last_cw	./vga_int.h	/^    uint8_t last_cw, last_ch;$/;"	m	struct:VGACommonState
last_data	./musicpal.c	/^    int last_data;$/;"	m	struct:i2c_interface	file:
last_depth	./vga_int.h	/^    uint32_t last_depth; \/* in bits *\/$/;"	m	struct:VGACommonState
last_event	./ptimer.c	/^    int64_t last_event;$/;"	m	struct:ptimer_state	file:
last_free	./musicpal.c	/^    unsigned int last_free;$/;"	m	struct:musicpal_audio_state	file:
last_handle	./bt-hci.c	/^        int last_handle;$/;"	m	struct:bt_hci_s::__anon22	file:
last_height	./sm501.c	/^    uint32_t last_height;$/;"	m	struct:SM501State	file:
last_height	./vga_int.h	/^    uint32_t last_width, last_height; \/* in chars or pixels *\/$/;"	m	struct:VGACommonState
last_hw_cursor_size	./cirrus_vga.c	/^    int last_hw_cursor_size;$/;"	m	struct:CirrusVGAState	file:
last_hw_cursor_x	./cirrus_vga.c	/^    int last_hw_cursor_x;$/;"	m	struct:CirrusVGAState	file:
last_hw_cursor_y	./cirrus_vga.c	/^    int last_hw_cursor_y;$/;"	m	struct:CirrusVGAState	file:
last_hw_cursor_y_end	./cirrus_vga.c	/^    int last_hw_cursor_y_end;$/;"	m	struct:CirrusVGAState	file:
last_hw_cursor_y_start	./cirrus_vga.c	/^    int last_hw_cursor_y_start;$/;"	m	struct:CirrusVGAState	file:
last_hz	./pxa.h	/^    int64_t last_hz;$/;"	m	struct:__anon361
last_id	./bt-l2cap.c	/^    int last_id;$/;"	m	struct:l2cap_instance_s	file:
last_irr	./i8259.c	/^    uint8_t last_irr; \/* edge detection *\/$/;"	m	struct:PicState	file:
last_line_offset	./vga_int.h	/^    uint32_t last_line_offset;$/;"	m	struct:VGACommonState
last_palette	./vga_int.h	/^    uint32_t last_palette[256];$/;"	m	struct:VGACommonState
last_pi	./pxa.h	/^    int64_t last_pi;$/;"	m	struct:__anon361
last_rcnr	./pxa.h	/^    uint32_t last_rcnr;$/;"	m	struct:__anon361
last_rdcr	./pxa.h	/^    uint32_t last_rdcr;$/;"	m	struct:__anon361
last_read_byte	./sb16.c	/^    uint8_t last_read_byte;$/;"	m	struct:SB16State	file:
last_read_entry	./firm_buffer_manager.c	/^event_queue_entry* last_read_entry;$/;"	v
last_read_offset	./parallel.c	/^    uint32_t last_read_offset; \/* For debugging *\/$/;"	m	struct:ParallelState	file:
last_rtcpicr	./pxa.h	/^    uint32_t last_rtcpicr;$/;"	m	struct:__anon361
last_rycr	./pxa.h	/^    uint32_t last_rycr;$/;"	m	struct:__anon361
last_samp	./ac97.c	/^    uint32_t last_samp;$/;"	m	struct:AC97LinkState	file:
last_scr_height	./vga_int.h	/^    uint32_t last_scr_width, last_scr_height; \/* in pixels *\/$/;"	m	struct:VGACommonState
last_scr_width	./vga_int.h	/^    uint32_t last_scr_width, last_scr_height; \/* in pixels *\/$/;"	m	struct:VGACommonState
last_sect	./fdc.c	/^    uint8_t last_sect;        \/* Nb sector per track    *\/$/;"	m	struct:fdrive_t	file:
last_sect	./fdc.c	/^    uint8_t last_sect;$/;"	m	struct:fd_format_t	file:
last_sw	./pxa.h	/^    int64_t last_sw;$/;"	m	struct:__anon361
last_swcr	./pxa.h	/^    uint32_t last_swcr;$/;"	m	struct:__anon361
last_ticks	./gus.c	/^    int64_t last_ticks;$/;"	m	struct:GUSState	file:
last_width	./sm501.c	/^    uint32_t last_width;$/;"	m	struct:SM501State	file:
last_width	./vga_int.h	/^    uint32_t last_width, last_height; \/* in chars or pixels *\/$/;"	m	struct:VGACommonState
last_wr	./omap1.c	/^    uint8_t last_wr;$/;"	m	struct:omap_watchdog_timer_s	file:
last_xmit_ts	./serial.c	/^    uint64_t last_xmit_ts;              \/* Time when the last byte was successfully sent out of the tsr *\/$/;"	m	struct:SerialState	file:
lastload	./pxa2xx_timer.c	/^    uint64_t lastload;$/;"	m	struct:__anon373	file:
lastload	./pxa2xx_timer.c	/^    uint64_t lastload;$/;"	m	struct:__anon374	file:
latch	./cuda.c	/^    uint16_t latch;$/;"	m	struct:CUDATimer	file:
latch	./omap1.c	/^    uint16_t latch;$/;"	m	struct:omap_mpuio_s	file:
latch	./vga_int.h	/^    uint32_t latch;$/;"	m	struct:VGACommonState
latched_count	./i8254.h	/^    uint16_t latched_count;$/;"	m	struct:PITChannelState
latency	./bt.h	/^    uint32_t	latency;		\/* Microseconds *\/$/;"	m	struct:__anon63
latency	./bt.h	/^    uint32_t	latency;$/;"	m	struct:__anon186
latency	./usb-serial.c	/^    int latency;        \/* ms *\/$/;"	m	struct:__anon464	file:
lb_ck	./omap_clk.c	/^static struct clk lb_ck = {$/;"	v	typeref:struct:clk	file:
lba	./ide.c	/^    int lba;$/;"	m	struct:IDEState	file:
lba48	./ide.c	/^    uint8_t lba48;$/;"	m	struct:IDEState	file:
lba_to_msf	./cdrom.c	/^static void lba_to_msf(uint8_t *buf, int lba)$/;"	f	file:
lba_to_msf	./ide.c	/^static void lba_to_msf(uint8_t *buf, int lba)$/;"	f	file:
lbfree_ck	./omap_clk.c	/^static struct clk lbfree_ck = {$/;"	v	typeref:struct:clk	file:
lcd	./omap.h	/^    struct omap_lcd_panel_s *lcd;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_lcd_panel_s
lcd	./omap_dss.c	/^    } dig, lcd;$/;"	m	struct:omap_dss_s	typeref:struct:omap_dss_s::omap_dss_panel_s	file:
lcd	./pxa.h	/^    PXA2xxLCDState *lcd;$/;"	m	struct:__anon361
lcd_brightness	./musicpal.c	/^static uint32_t lcd_brightness;$/;"	v	file:
lcd_ch	./omap_dma.c	/^    struct omap_dma_lcd_channel_s lcd_ch;$/;"	m	struct:omap_dma_s	typeref:struct:omap_dma_s::omap_dma_lcd_channel_s	file:
lcd_ck_1510	./omap_clk.c	/^static struct clk lcd_ck_1510 = {$/;"	v	typeref:struct:clk	file:
lcd_ck_16xx	./omap_clk.c	/^static struct clk lcd_ck_16xx = {$/;"	v	typeref:struct:clk	file:
lcd_config	./blizzard.c	/^    uint8_t lcd_config;$/;"	m	struct:__anon18	file:
lcd_invalidate	./musicpal.c	/^static void lcd_invalidate(void *opaque)$/;"	f	file:
lcd_refresh	./musicpal.c	/^static void lcd_refresh(void *opaque)$/;"	f	file:
lch_type	./omap.h	/^    unsigned char lch_type;$/;"	m	struct:omap_dma_lcd_channel_s
lcr	./pl011.c	/^    uint32_t lcr;$/;"	m	struct:__anon332	file:
lcr	./serial.c	/^    uint8_t lcr;$/;"	m	struct:SerialState	file:
lcyl	./ide.c	/^    uint8_t lcyl;$/;"	m	struct:IDEState	file:
ldcmd	./pxa2xx_lcd.c	/^    uint32_t ldcmd;$/;"	m	struct:__anon370	file:
ldebug	./adlib.c	40;"	d	file:
ldebug	./adlib.c	42;"	d	file:
ldebug	./dma.c	32;"	d	file:
ldebug	./dma.c	35;"	d	file:
ldebug	./es1370.c	170;"	d	file:
ldebug	./es1370.c	243;"	d	file:
ldebug	./gus.c	33;"	d	file:
ldebug	./gus.c	35;"	d	file:
ldebug	./sb16.c	36;"	d	file:
ldebug	./sb16.c	38;"	d	file:
ldo	./twl92230.c	/^    uint8_t ldo[8];$/;"	m	struct:__anon453	file:
ldoarst	./stellaris.c	/^    uint32_t ldoarst;$/;"	m	struct:__anon410	file:
ldopctl	./stellaris.c	/^    uint32_t ldopctl;$/;"	m	struct:__anon410	file:
le32	./usb-net.c	/^typedef uint32_t le32;$/;"	t	file:
le_base	./sun4m.c	/^    target_phys_addr_t idreg_base, dma_base, esp_base, le_base;$/;"	m	struct:sun4c_hwdef	file:
le_base	./sun4m.c	/^    target_phys_addr_t idreg_base, dma_base, esp_base, le_base;$/;"	m	struct:sun4m_hwdef	file:
le_base	./sun4m.c	/^    target_phys_addr_t ledma_base, le_base;$/;"	m	struct:sun4d_hwdef	file:
le_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4c_hwdef	file:
le_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4d_hwdef	file:
le_irq	./sun4m.c	/^    int esp_irq, le_irq, clock_irq, clock1_irq;$/;"	m	struct:sun4m_hwdef	file:
led	./omap.h	/^    struct omap_lpg_s *led[2];$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_lpg_s
led_mode	./escc.c	/^    int e0_mode, led_mode, caps_lock_mode, num_lock_mode;$/;"	m	struct:ChannelState	file:
led_read	./jazz_led.c	/^static CPUReadMemoryFunc *led_read[3] = {$/;"	v	file:
led_readb	./jazz_led.c	/^static uint32_t led_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
led_readl	./jazz_led.c	/^static uint32_t led_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
led_readw	./jazz_led.c	/^static uint32_t led_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
led_write	./jazz_led.c	/^static CPUWriteMemoryFunc *led_write[3] = {$/;"	v	file:
led_writeb	./jazz_led.c	/^static void led_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
led_writel	./jazz_led.c	/^static void led_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
led_writew	./jazz_led.c	/^static void led_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
ledctrl	./mst_fpga.c	/^	uint32_t ledctrl;$/;"	m	struct:mst_irq_state	file:
leddat1	./mst_fpga.c	/^	uint32_t leddat1;$/;"	m	struct:mst_irq_state	file:
leddat2	./mst_fpga.c	/^	uint32_t leddat2;$/;"	m	struct:mst_irq_state	file:
ledma_base	./sun4m.c	/^    target_phys_addr_t ledma_base, le_base;$/;"	m	struct:sun4d_hwdef	file:
ledma_memory_read	./sparc32_dma.c	/^void ledma_memory_read(void *opaque, target_phys_addr_t addr,$/;"	f
ledma_memory_write	./sparc32_dma.c	/^void ledma_memory_write(void *opaque, target_phys_addr_t addr,$/;"	f
leds	./arm_sysctl.c	/^    uint32_t leds;$/;"	m	struct:__anon9	file:
leds	./mips_malta.c	/^    uint32_t leds;$/;"	m	struct:__anon291	file:
leds	./slavio_misc.c	/^    uint16_t leds;$/;"	m	struct:MiscState	file:
leds	./usb-hid.c	/^    uint8_t leds;$/;"	m	struct:USBKeyboardState	file:
left	./adlib.c	/^    int left, pos, samples;$/;"	m	struct:__anon7	file:
left	./gus.c	/^    int pos, left, shift, irqs;$/;"	m	struct:GUSState	file:
left_till_irq	./sb16.c	/^    int left_till_irq;$/;"	m	struct:SB16State	file:
leftover	./es1370.c	/^    uint32_t leftover;$/;"	m	struct:chan	file:
legacy_reset	./sb16.c	/^static void legacy_reset (SB16State *s)$/;"	f	file:
len	./blizzard.c	/^        int len;$/;"	m	struct:__anon18::__anon19	file:
len	./bt-hid.c	/^        int len;$/;"	m	struct:bt_hid_device_s::__anon23	file:
len	./bt-sdp.c	/^            int len;$/;"	m	struct:bt_l2cap_sdp_state_s::sdp_service_record_s::sdp_service_attribute_s	file:
len	./bt.h	/^    uint16_t	len;$/;"	m	struct:__anon177
len	./bt.h	/^    uint16_t	len;$/;"	m	struct:__anon178
len	./bt.h	/^    uint8_t	len;$/;"	m	struct:__anon185
len	./firmware_abi.h	/^    uint16_t len; \/\/ BE, length divided by 16$/;"	m	struct:OpenBIOS_nvpart_v1
len	./fw_cfg.c	/^    uint16_t len;$/;"	m	struct:_FWCfgEntry	file:
len	./lm832x.c	/^        int len;$/;"	m	struct:__anon274::__anon277	file:
len	./mac_dbdma.h	/^    int len;$/;"	m	struct:DBDMA_io
len	./max7310.c	/^    int len;$/;"	m	struct:__anon283	file:
len	./omap.h	/^        int len;$/;"	m	struct:I2SCodec::i2s_fifo_s
len	./scsi-generic.c	/^    int len;$/;"	m	struct:SCSIRequest	file:
len	./stellaris_enet.c	/^        int len;$/;"	m	struct:__anon415::__anon416	file:
len	./tmp105.c	/^    int len;$/;"	m	struct:__anon446	file:
len	./tosa.c	/^    int len;$/;"	m	struct:__anon447	file:
len	./usb-bt.c	/^	int len;$/;"	m	struct:USBBtState::usb_hci_out_fifo_s	file:
len	./usb-bt.c	/^            int len;$/;"	m	struct:USBBtState::usb_hci_in_fifo_s::__anon455	file:
len	./usb-bt.c	/^        int dstart, dlen, dsize, start, len;$/;"	m	struct:USBBtState::usb_hci_in_fifo_s	file:
len	./usb.h	/^    int len;$/;"	m	struct:USBPacket
len	./virtio-net.c	/^        ssize_t len;$/;"	m	struct:VirtIONet::__anon469	file:
len	./virtio.c	/^    uint32_t len;$/;"	m	struct:VRingDesc	file:
len	./virtio.c	/^    uint32_t len;$/;"	m	struct:VRingUsedElem	file:
len_cur	./bt-l2cap.c	/^        int len_cur, len_total;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
len_total	./bt-l2cap.c	/^        int len_cur, len_total;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
length	./acpi.c	/^    uint32_t length;          \/* Length of table, in bytes, including header *\/$/;"	m	struct:acpi_table_header	file:
length	./bt.h	/^    uint8_t	length;		\/* 1.28s units *\/$/;"	m	struct:__anon29
length	./bt.h	/^    uint8_t	length;		\/* 1.28s units *\/$/;"	m	struct:__anon31
length	./e1000_hw.h	/^            uint16_t length;    \/* Data buffer length *\/$/;"	m	struct:e1000_data_desc::__anon231::__anon232
length	./e1000_hw.h	/^            uint16_t length;    \/* Data buffer length *\/$/;"	m	struct:e1000_tx_desc::__anon221::__anon222
length	./e1000_hw.h	/^    uint16_t length;     \/* Length of data DMAed into data buffer *\/$/;"	m	struct:e1000_rx_desc
length	./firm_buffer_manager.h	/^	unsigned int length;$/;"	m	struct:event_queue_entry
length	./ftl_buffer.h	/^	unsigned int length;$/;"	m	struct:st_ftl_buff
length	./mcf_fec.c	/^    uint16_t length;$/;"	m	struct:__anon288	file:
length	./pci.h	/^        unsigned int start, length;$/;"	m	struct:PCIDevice::__anon325
length	./pcnet.c	/^    int16_t length;$/;"	m	struct:pcnet_TMD	file:
length	./smbios.c	/^    uint16_t length;$/;"	m	struct:smbios_header	file:
length	./smbios.h	/^    uint8_t length;$/;"	m	struct:smbios_structure_header
length	./ssd_trim_manager.c	/^	unsigned int length;$/;"	m	struct:trim_test	file:
length	./ssd_trim_manager.c	/^	unsigned int length;$/;"	m	struct:trimmed_sector_entry	file:
length	./ssd_trim_manager.h	/^	unsigned long long int length;$/;"	m	struct:sector_entry
length	./usb-net.c	/^    uint32_t length;$/;"	m	struct:rndis_response	file:
lerr	./cs4231a.c	56;"	d	file:
level	./arm_gic.c	/^    unsigned level:NCPU;$/;"	m	struct:gic_irq_state	file:
level	./arm_timer.c	/^    int level[2];$/;"	m	struct:__anon11	file:
level	./bt.h	/^    int8_t	level;$/;"	m	struct:__anon102
level	./integratorcp.c	/^  uint32_t level;$/;"	m	struct:icp_pic_state	file:
level	./lm832x.c	/^        uint16_t level;$/;"	m	struct:__anon274::__anon276	file:
level	./max7310.c	/^    uint8_t level;$/;"	m	struct:__anon283	file:
level	./musicpal.c	/^    uint32_t level;$/;"	m	struct:mv88w8618_pic_state	file:
level	./omap.h	/^        uint8_t level;$/;"	m	struct:omap_mpu_state_s::__anon297
level	./omap2.c	/^    uint32_t level[2];$/;"	m	struct:omap2_gpio_s	file:
level	./pl190.c	/^    uint32_t level;$/;"	m	struct:__anon341	file:
level	./ppc4xx_devs.c	/^    uint32_t level;  \/* Remembers the state of level-triggered interrupts. *\/$/;"	m	struct:ppcuic_t	file:
level	./pxa2xx_timer.c	/^    int level;$/;"	m	struct:__anon372	file:
level	./sh_timer.c	/^    int level[3];$/;"	m	struct:__anon392	file:
level	./syborg_interrupt.c	/^    unsigned level:1;$/;"	m	struct:__anon425	file:
level	./versatilepb.c	/^  uint32_t level;$/;"	m	struct:vpb_sic_state	file:
level_only	./omap1.c	/^    int level_only;$/;"	m	struct:omap_intr_handler_s	file:
level_triggered	./heathrow_pic.c	/^    uint32_t level_triggered;$/;"	m	struct:HeathrowPIC	file:
levels	./heathrow_pic.c	/^    uint32_t levels;$/;"	m	struct:HeathrowPIC	file:
lfb_addr	./vga_int.h	/^    uint32_t lfb_addr;$/;"	m	struct:VGACommonState
lfb_end	./vga_int.h	/^    uint32_t lfb_end;$/;"	m	struct:VGACommonState
lfb_vram_mapped	./vga_int.h	/^    uint32_t lfb_vram_mapped; \/* whether 0xa0000 is mapped as ram *\/$/;"	m	struct:VGACommonState
liidr	./pxa2xx_lcd.c	/^    uint32_t liidr;$/;"	m	struct:PXA2xxLCDState	file:
limit	./arm_timer.c	/^    uint32_t limit;$/;"	m	struct:__anon10	file:
limit	./musicpal.c	/^    uint32_t limit;$/;"	m	struct:mv88w8618_timer_state	file:
limit	./ptimer.c	/^    uint64_t limit;$/;"	m	struct:ptimer_state	file:
limit	./slavio_timer.c	/^    uint64_t limit;$/;"	m	struct:SLAVIO_TIMERState	file:
limit	./syborg_timer.c	/^    uint32_t limit;$/;"	m	struct:__anon437	file:
limit	./tmp105.c	/^    int16_t limit[2];$/;"	m	struct:__anon446	file:
line	./nseries.c	/^    int line;$/;"	m	struct:omap_gpiosw_info_s	file:
line	./omap_dss.c	/^        int line;$/;"	m	struct:omap_dss_s::__anon307	file:
line_compare	./vga_int.h	/^    uint32_t line_compare;$/;"	m	struct:VGACommonState
line_fn	./blizzard.c	/^        blizzard_fn_t line_fn;$/;"	m	struct:__anon18::__anon19	file:
line_fn	./pxa2xx_lcd.c	/^    drawfn *line_fn[2];$/;"	m	struct:PXA2xxLCDState	file:
line_fn_tab	./blizzard.c	/^    blizzard_fn_t *line_fn_tab[2];$/;"	m	struct:__anon18	file:
line_offset	./vga_int.h	/^    uint32_t line_offset;$/;"	m	struct:VGACommonState
linear_mmio_mask	./cirrus_vga.c	/^    uint32_t linear_mmio_mask;$/;"	m	struct:CirrusVGAState	file:
lines	./omap_mmc.c	/^    int lines;$/;"	m	struct:omap_mmc_s	file:
lines	./pxa2xx_gpio.c	/^    int lines;$/;"	m	struct:PXA2xxGPIOInfo	file:
linfo	./dma.c	31;"	d	file:
linfo	./dma.c	34;"	d	file:
link	./bt-hci.c	/^            struct bt_link_s *link;$/;"	m	struct:bt_hci_s::__anon22::bt_hci_master_link_s	typeref:struct:bt_hci_s::__anon22::bt_hci_master_link_s::bt_link_s	file:
link	./bt-l2cap.c	/^    struct bt_link_s *link;$/;"	m	struct:l2cap_instance_s	typeref:struct:l2cap_instance_s::bt_link_s	file:
link	./bt-l2cap.c	/^    struct bt_link_s link;	\/* Underlying logical link (ACL) *\/$/;"	m	struct:slave_l2cap_instance_s	typeref:struct:slave_l2cap_instance_s::bt_link_s	file:
link	./eepro100.c	/^    uint32_t link;              \/* struct RxFD * *\/$/;"	m	struct:__anon236	file:
link	./eepro100.c	/^    uint32_t link;              \/* void * *\/$/;"	m	struct:__anon235	file:
link	./etraxfs_eth.c	/^	int link;$/;"	m	struct:qemu_phy	file:
link	./usb-uhci.c	/^    uint32_t link;$/;"	m	struct:UHCI_QH	file:
link	./usb-uhci.c	/^    uint32_t link;$/;"	m	struct:UHCI_TD	file:
link_enabled	./omap_dma.c	/^    int link_enabled;$/;"	m	struct:omap_dma_channel_s	file:
link_key	./bt.h	/^    uint8_t	link_key[16];$/;"	m	struct:__anon162
link_key	./bt.h	/^    uint8_t	link_key[16];$/;"	m	struct:__anon39
link_key_reply_cp	./bt.h	/^} __attribute__ ((packed)) link_key_reply_cp;$/;"	t	typeref:struct:__anon39
link_next_ch	./omap_dma.c	/^    int link_next_ch;$/;"	m	struct:omap_dma_channel_s	file:
link_quality	./bt.h	/^    uint8_t	link_quality;$/;"	m	struct:__anon134
link_sup_to	./bt.h	/^    uint16_t	link_sup_to;$/;"	m	struct:__anon104
link_sup_to	./bt.h	/^    uint16_t	link_sup_to;$/;"	m	struct:__anon105
link_type	./bt.h	/^    uint8_t	link_type;$/;"	m	struct:__anon140
link_type	./bt.h	/^    uint8_t	link_type;$/;"	m	struct:__anon141
link_type	./bt.h	/^    uint8_t	link_type;$/;"	m	struct:__anon163
link_type	./bt.h	/^    uint8_t	link_type;$/;"	m	struct:__anon173
linux_hack	./pl181.c	/^    int linux_hack;$/;"	m	struct:__anon340	file:
list	./bt-sdp.c	/^                struct sdp_def_data_element_s *list;$/;"	m	union:sdp_def_service_s::sdp_def_attribute_s::sdp_def_data_element_s::__anon25	typeref:struct:sdp_def_service_s::sdp_def_attribute_s::sdp_def_data_element_s::__anon25::sdp_def_data_element_s	file:
lli	./pl080.c	/^    uint32_t lli;$/;"	m	struct:__anon337	file:
lm	./bt-hci.c	/^    } lm;$/;"	m	struct:bt_hci_s	typeref:struct:bt_hci_s::__anon22	file:
lm3s6965evb_init	./stellaris.c	/^static void lm3s6965evb_init(ram_addr_t ram_size,$/;"	f	file:
lm3s6965evb_machine	./stellaris.c	/^static QEMUMachine lm3s6965evb_machine = {$/;"	v	file:
lm3s811evb_init	./stellaris.c	/^static void lm3s811evb_init(ram_addr_t ram_size,$/;"	f	file:
lm3s811evb_machine	./stellaris.c	/^static QEMUMachine lm3s811evb_machine = {$/;"	v	file:
lm8323_info	./lm832x.c	/^static I2CSlaveInfo lm8323_info = {$/;"	v	file:
lm8323_init	./lm832x.c	/^static void lm8323_init(i2c_slave *i2c)$/;"	f	file:
lm832x_key_event	./lm832x.c	/^void lm832x_key_event(struct i2c_slave *i2c, int key, int state)$/;"	f
lm832x_register_devices	./lm832x.c	/^static void lm832x_register_devices(void)$/;"	f	file:
lm_i2c_event	./lm832x.c	/^static void lm_i2c_event(i2c_slave *i2c, enum i2c_event event)$/;"	f	file:
lm_i2c_rx	./lm832x.c	/^static int lm_i2c_rx(i2c_slave *i2c)$/;"	f	file:
lm_i2c_tx	./lm832x.c	/^static int lm_i2c_tx(i2c_slave *i2c, uint8_t data)$/;"	f	file:
lm_kbd_error	./lm832x.c	/^static void lm_kbd_error(LM823KbdState *s, int err)$/;"	f	file:
lm_kbd_gpio_update	./lm832x.c	/^static void lm_kbd_gpio_update(LM823KbdState *s)$/;"	f	file:
lm_kbd_irq_update	./lm832x.c	/^static void lm_kbd_irq_update(LM823KbdState *s)$/;"	f	file:
lm_kbd_load	./lm832x.c	/^static int lm_kbd_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
lm_kbd_pwm0_tick	./lm832x.c	/^static void lm_kbd_pwm0_tick(void *opaque)$/;"	f	file:
lm_kbd_pwm1_tick	./lm832x.c	/^static void lm_kbd_pwm1_tick(void *opaque)$/;"	f	file:
lm_kbd_pwm2_tick	./lm832x.c	/^static void lm_kbd_pwm2_tick(void *opaque)$/;"	f	file:
lm_kbd_pwm_start	./lm832x.c	/^static void lm_kbd_pwm_start(LM823KbdState *s, int line)$/;"	f	file:
lm_kbd_pwm_tick	./lm832x.c	/^static void lm_kbd_pwm_tick(LM823KbdState *s, int line)$/;"	f	file:
lm_kbd_read	./lm832x.c	/^static uint8_t lm_kbd_read(LM823KbdState *s, int reg, int byte)$/;"	f	file:
lm_kbd_reset	./lm832x.c	/^static void lm_kbd_reset(LM823KbdState *s)$/;"	f	file:
lm_kbd_save	./lm832x.c	/^static void lm_kbd_save(QEMUFile *f, void *opaque)$/;"	f	file:
lm_kbd_write	./lm832x.c	/^static void lm_kbd_write(LM823KbdState *s, int reg, int byte, uint8_t value)$/;"	f	file:
lmadr	./ppc405_uc.c	/^    uint8_t lmadr;$/;"	m	struct:ppc4xx_i2c_t	file:
lmp_acl_data	./bt-hci.c	/^            void (*lmp_acl_data)(struct bt_link_s *link,$/;"	m	struct:bt_hci_s::__anon22::bt_hci_master_link_s	file:
lmp_acl_data	./bt.h	/^    void (*lmp_acl_data)(struct bt_link_s *link, const uint8_t *data,$/;"	m	struct:bt_device_s
lmp_acl_resp	./bt.h	/^    void (*lmp_acl_resp)(struct bt_link_s *link, const uint8_t *data,$/;"	m	struct:bt_device_s
lmp_caps	./bt.h	/^    uint64_t lmp_caps;$/;"	m	struct:bt_device_s
lmp_connection_complete	./bt.h	/^    void (*lmp_connection_complete)(struct bt_link_s *link);$/;"	m	struct:bt_device_s
lmp_connection_request	./bt.h	/^    void (*lmp_connection_request)(struct bt_link_s *link);$/;"	m	struct:bt_device_s
lmp_disconnect_master	./bt.h	/^    void (*lmp_disconnect_master)(struct bt_link_s *link);$/;"	m	struct:bt_device_s
lmp_disconnect_slave	./bt.h	/^    void (*lmp_disconnect_slave)(struct bt_link_s *link);$/;"	m	struct:bt_device_s
lmp_feature_bits0	./bt.h	/^enum lmp_feature_bits0 {$/;"	g
lmp_feature_bits1	./bt.h	/^enum lmp_feature_bits1 {$/;"	g
lmp_feature_bits2	./bt.h	/^enum lmp_feature_bits2 {$/;"	g
lmp_feature_bits3	./bt.h	/^enum lmp_feature_bits3 {$/;"	g
lmp_feature_bits4	./bt.h	/^enum lmp_feature_bits4 {$/;"	g
lmp_feature_bits5	./bt.h	/^enum lmp_feature_bits5 {$/;"	g
lmp_feature_bits6	./bt.h	/^enum lmp_feature_bits6 {$/;"	g
lmp_feature_bits7	./bt.h	/^enum lmp_feature_bits7 {$/;"	g
lmp_handle	./bt.h	/^    uint8_t	lmp_handle;$/;"	m	struct:__anon54
lmp_mode_change	./bt.h	/^    void (*lmp_mode_change)(struct bt_link_s *link);$/;"	m	struct:bt_device_s
lmp_name	./bt.h	/^    const char *lmp_name;$/;"	m	struct:bt_device_s
lmp_pdu_type	./bt.h	/^enum lmp_pdu_type {$/;"	g
lmp_subver	./bt.h	/^    uint16_t	lmp_subver;$/;"	m	struct:__anon123
lmp_subver	./bt.h	/^    uint16_t	lmp_subver;$/;"	m	struct:__anon149
lmp_ver	./bt.h	/^    uint8_t	lmp_ver;$/;"	m	struct:__anon123
lmp_ver	./bt.h	/^    uint8_t	lmp_ver;$/;"	m	struct:__anon149
lnc_mchash	./pcnet.c	/^static inline uint32_t lnc_mchash(const uint8_t *ether_addr)$/;"	f	file:
lnkst	./pcnet.c	/^    int rap, isr, lnkst;$/;"	m	struct:PCNetState_st	file:
load	./mpcore.c	/^    uint32_t load;$/;"	m	struct:__anon292	file:
load	./stellaris.c	/^    uint32_t load[2];$/;"	m	struct:gptm_state	file:
load_40x_pit	./ppc.c	/^target_ulong load_40x_pit (CPUState *env)$/;"	f
load_config	./virtio.h	/^    int (*load_config)(void * opaque, QEMUFile *f);$/;"	m	struct:__anon472
load_kernel	./mips_malta.c	/^static int64_t load_kernel (CPUState *env)$/;"	f	file:
load_kernel	./mips_mipssim.c	/^static void load_kernel (CPUState *env)$/;"	f	file:
load_kernel	./mips_r4k.c	/^static void load_kernel (CPUState *env)$/;"	f	file:
load_linux	./pc.c	/^static void load_linux(void *fw_cfg,$/;"	f	file:
load_multiboot	./pc.c	/^static int load_multiboot(void *fw_cfg,$/;"	f	file:
load_option_rom	./pc.c	/^static int load_option_rom(const char *oprom, target_phys_addr_t start,$/;"	f	file:
load_queue	./virtio.h	/^    int (*load_queue)(void * opaque, int n, QEMUFile *f);$/;"	m	struct:__anon472
load_time	./cuda.c	/^    int64_t load_time;$/;"	m	struct:CUDATimer	file:
load_val	./omap2.c	/^    uint32_t load_val;$/;"	m	struct:omap_gp_timer_s	file:
load_word	./mac_dbdma.c	/^static void load_word(DBDMA_channel *ch, int key, uint32_t addr,$/;"	f	file:
loader_start	./arm-misc.h	/^    target_phys_addr_t loader_start;$/;"	m	struct:arm_boot_info
loaderparams	./mips_malta.c	/^} loaderparams;$/;"	v	typeref:struct:_loaderparams	file:
loaderparams	./mips_mipssim.c	/^} loaderparams;$/;"	v	typeref:struct:_loaderparams	file:
loaderparams	./mips_r4k.c	/^} loaderparams;$/;"	v	typeref:struct:_loaderparams	file:
local	./omap.h	/^    local,	\/* omap16xx: ocp_t2 *\/$/;"	e	enum:omap_dma_port
local_apics	./apic.c	/^static APICState *local_apics[MAX_APICS + 1];$/;"	v	file:
local_mem	./sm501.c	/^    uint8_t * local_mem;$/;"	m	struct:SM501State	file:
local_mem_offset	./sm501.c	/^    ram_addr_t local_mem_offset;$/;"	m	struct:SM501State	file:
local_mem_size_index	./sm501.c	/^    uint32_t local_mem_size_index;$/;"	m	struct:SM501State	file:
local_port	./xen_backend.h	/^    int                local_port;$/;"	m	struct:XenDevice
localmem_base	./usb-ohci.c	/^    target_phys_addr_t localmem_base;$/;"	m	struct:__anon462	file:
location	./smbios.h	/^    uint8_t location;$/;"	m	struct:smbios_type_16
lock	./fdc.c	/^    uint8_t lock;$/;"	m	struct:fdctrl_t	file:
lock	./m48t59.c	/^    uint8_t  lock;$/;"	m	struct:m48t59_t	file:
locked	./pl061.c	/^    int locked;$/;"	m	struct:__anon336	file:
locked	./wdt_i6300esb.c	/^    int locked;                 \/* If true, enabled field cannot be changed. *\/$/;"	m	struct:I6300State	file:
lockval	./arm_sysctl.c	/^    uint16_t lockval;$/;"	m	struct:__anon9	file:
log_dest	./apic.c	/^    uint8_t log_dest;$/;"	m	struct:APICState	file:
logout	./eepro100.c	61;"	d	file:
logout	./eepro100.c	63;"	d	file:
logout	./eeprom93xx.c	45;"	d	file:
logout	./eeprom93xx.c	47;"	d	file:
logout	./mips_malta.c	112;"	d	file:
logout	./mips_malta.c	114;"	d	file:
loopback_packet	./dp8393x.c	/^    int loopback_packet;$/;"	m	struct:dp8393xState	file:
looptest	./pcnet.c	/^    int looptest;$/;"	m	struct:PCNetState_st	file:
low_set_irq	./pci.c	/^    SetIRQFunc *low_set_irq;$/;"	m	struct:PCIBus	file:
lower	./e1000_hw.h	/^    } lower;$/;"	m	struct:e1000_data_desc	typeref:union:e1000_data_desc::__anon231
lower	./e1000_hw.h	/^    } lower;$/;"	m	struct:e1000_tx_desc	typeref:union:e1000_tx_desc::__anon221
lower_setup	./e1000_hw.h	/^    } lower_setup;$/;"	m	struct:e1000_context_desc	typeref:union:e1000_context_desc::__anon225
lp	./flash.h	/^    uint16_t lp[2];	\/* Line parity *\/$/;"	m	struct:__anon267
lpbase	./pl110.c	/^    uint32_t lpbase;$/;"	m	struct:__anon339	file:
lr	./pl031.c	/^    uint32_t lr;$/;"	m	struct:__anon334	file:
lsadr	./ppc405_uc.c	/^    uint8_t lsadr;$/;"	m	struct:ppc4xx_i2c_t	file:
lsi53c895a_register_devices	./lsi53c895a.c	/^device_init(lsi53c895a_register_devices);$/;"	v
lsi53c895a_register_devices	./lsi53c895a.c	/^static void lsi53c895a_register_devices(void)$/;"	f	file:
lsi_add_msg_byte	./lsi53c895a.c	/^static void lsi_add_msg_byte(LSIState *s, uint8_t data)$/;"	f	file:
lsi_bad_phase	./lsi53c895a.c	/^static void lsi_bad_phase(LSIState *s, int out, int new_phase)$/;"	f	file:
lsi_command_complete	./lsi53c895a.c	/^static void lsi_command_complete(void *opaque, int reason, uint32_t tag,$/;"	f	file:
lsi_disconnect	./lsi53c895a.c	/^static void lsi_disconnect(LSIState *s)$/;"	f	file:
lsi_dma_40bit	./lsi53c895a.c	/^static int lsi_dma_40bit(LSIState *s)$/;"	f	file:
lsi_dma_64bit	./lsi53c895a.c	/^static int lsi_dma_64bit(LSIState *s)$/;"	f	file:
lsi_dma_ti64bit	./lsi53c895a.c	/^static int lsi_dma_ti64bit(LSIState *s)$/;"	f	file:
lsi_do_command	./lsi53c895a.c	/^static void lsi_do_command(LSIState *s)$/;"	f	file:
lsi_do_dma	./lsi53c895a.c	/^static void lsi_do_dma(LSIState *s, int out)$/;"	f	file:
lsi_do_msgin	./lsi53c895a.c	/^static void lsi_do_msgin(LSIState *s)$/;"	f	file:
lsi_do_msgout	./lsi53c895a.c	/^static void lsi_do_msgout(LSIState *s)$/;"	f	file:
lsi_do_status	./lsi53c895a.c	/^static void lsi_do_status(LSIState *s)$/;"	f	file:
lsi_execute_script	./lsi53c895a.c	/^static void lsi_execute_script(LSIState *s)$/;"	f	file:
lsi_get_msgbyte	./lsi53c895a.c	/^static uint8_t lsi_get_msgbyte(LSIState *s)$/;"	f	file:
lsi_info	./lsi53c895a.c	/^static PCIDeviceInfo lsi_info = {$/;"	v	file:
lsi_io_mapfunc	./lsi53c895a.c	/^static void lsi_io_mapfunc(PCIDevice *pci_dev, int region_num,$/;"	f	file:
lsi_io_readb	./lsi53c895a.c	/^static uint32_t lsi_io_readb(void *opaque, uint32_t addr)$/;"	f	file:
lsi_io_readl	./lsi53c895a.c	/^static uint32_t lsi_io_readl(void *opaque, uint32_t addr)$/;"	f	file:
lsi_io_readw	./lsi53c895a.c	/^static uint32_t lsi_io_readw(void *opaque, uint32_t addr)$/;"	f	file:
lsi_io_writeb	./lsi53c895a.c	/^static void lsi_io_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
lsi_io_writel	./lsi53c895a.c	/^static void lsi_io_writel(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
lsi_io_writew	./lsi53c895a.c	/^static void lsi_io_writew(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
lsi_memcpy	./lsi53c895a.c	/^static void lsi_memcpy(LSIState *s, uint32_t dest, uint32_t src, int count)$/;"	f	file:
lsi_mmio_mapfunc	./lsi53c895a.c	/^static void lsi_mmio_mapfunc(PCIDevice *pci_dev, int region_num,$/;"	f	file:
lsi_mmio_readb	./lsi53c895a.c	/^static uint32_t lsi_mmio_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
lsi_mmio_readfn	./lsi53c895a.c	/^static CPUReadMemoryFunc *lsi_mmio_readfn[3] = {$/;"	v	file:
lsi_mmio_readl	./lsi53c895a.c	/^static uint32_t lsi_mmio_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
lsi_mmio_readw	./lsi53c895a.c	/^static uint32_t lsi_mmio_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
lsi_mmio_writeb	./lsi53c895a.c	/^static void lsi_mmio_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
lsi_mmio_writefn	./lsi53c895a.c	/^static CPUWriteMemoryFunc *lsi_mmio_writefn[3] = {$/;"	v	file:
lsi_mmio_writel	./lsi53c895a.c	/^static void lsi_mmio_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
lsi_mmio_writew	./lsi53c895a.c	/^static void lsi_mmio_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
lsi_queue	./lsi53c895a.c	/^} lsi_queue;$/;"	t	typeref:struct:__anon280	file:
lsi_queue_command	./lsi53c895a.c	/^static void lsi_queue_command(LSIState *s)$/;"	f	file:
lsi_queue_tag	./lsi53c895a.c	/^static int lsi_queue_tag(LSIState *s, uint32_t tag, uint32_t arg)$/;"	f	file:
lsi_ram_mapfunc	./lsi53c895a.c	/^static void lsi_ram_mapfunc(PCIDevice *pci_dev, int region_num,$/;"	f	file:
lsi_ram_readb	./lsi53c895a.c	/^static uint32_t lsi_ram_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
lsi_ram_readfn	./lsi53c895a.c	/^static CPUReadMemoryFunc *lsi_ram_readfn[3] = {$/;"	v	file:
lsi_ram_readl	./lsi53c895a.c	/^static uint32_t lsi_ram_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
lsi_ram_readw	./lsi53c895a.c	/^static uint32_t lsi_ram_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
lsi_ram_writeb	./lsi53c895a.c	/^static void lsi_ram_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
lsi_ram_writefn	./lsi53c895a.c	/^static CPUWriteMemoryFunc *lsi_ram_writefn[3] = {$/;"	v	file:
lsi_ram_writel	./lsi53c895a.c	/^static void lsi_ram_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
lsi_ram_writew	./lsi53c895a.c	/^static void lsi_ram_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
lsi_reg_readb	./lsi53c895a.c	/^static uint8_t lsi_reg_readb(LSIState *s, int offset)$/;"	f	file:
lsi_reg_writeb	./lsi53c895a.c	/^static void lsi_reg_writeb(LSIState *s, int offset, uint8_t val)$/;"	f	file:
lsi_reselect	./lsi53c895a.c	/^static void lsi_reselect(LSIState *s, uint32_t tag)$/;"	f	file:
lsi_resume_script	./lsi53c895a.c	/^static void lsi_resume_script(LSIState *s)$/;"	f	file:
lsi_script_dma_interrupt	./lsi53c895a.c	/^static void lsi_script_dma_interrupt(LSIState *s, int stat)$/;"	f	file:
lsi_script_scsi_interrupt	./lsi53c895a.c	/^static void lsi_script_scsi_interrupt(LSIState *s, int stat0, int stat1)$/;"	f	file:
lsi_scsi_attach	./lsi53c895a.c	/^void lsi_scsi_attach(DeviceState *host, BlockDriverState *bd, int id)$/;"	f
lsi_scsi_init	./lsi53c895a.c	/^static void lsi_scsi_init(PCIDevice *dev)$/;"	f	file:
lsi_scsi_load	./lsi53c895a.c	/^static int lsi_scsi_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
lsi_scsi_save	./lsi53c895a.c	/^static void lsi_scsi_save(QEMUFile *f, void *opaque)$/;"	f	file:
lsi_scsi_uninit	./lsi53c895a.c	/^static int lsi_scsi_uninit(PCIDevice *d)$/;"	f	file:
lsi_set_phase	./lsi53c895a.c	/^static inline void lsi_set_phase(LSIState *s, int phase)$/;"	f	file:
lsi_soft_reset	./lsi53c895a.c	/^static void lsi_soft_reset(LSIState *s)$/;"	f	file:
lsi_stop_script	./lsi53c895a.c	/^static void lsi_stop_script(LSIState *s)$/;"	f	file:
lsi_update_irq	./lsi53c895a.c	/^static void lsi_update_irq(LSIState *s)$/;"	f	file:
lsi_wait_reselect	./lsi53c895a.c	/^static void lsi_wait_reselect(LSIState *s)$/;"	f	file:
lsr	./serial.c	/^    uint8_t lsr; \/* read only *\/$/;"	m	struct:SerialState	file:
lst	./usb-ohci.c	/^    uint32_t lst;$/;"	m	struct:__anon462	file:
lt_addr	./bt.h	/^    int lt_addr;$/;"	m	struct:bt_device_s
lun	./scsi-generic.c	/^    int lun;$/;"	m	struct:SCSIDeviceState	file:
lun	./usb-msd.c	/^    uint8_t lun;$/;"	m	struct:usb_msd_cbw	file:
lvi	./ac97.c	/^    uint8_t lvi;                \/* rw 0 *\/$/;"	m	struct:AC97BusMasterRegs	file:
lvt	./apic.c	/^    uint32_t lvt[APIC_LVT_NB];$/;"	m	struct:APICState	file:
lwarn	./cs4231a.c	55;"	d	file:
lwarn	./es1370.c	255;"	d	file:
lwarn	./es1370.c	257;"	d	file:
lx_id	./sun4m.c	/^    lx_id,$/;"	e	enum:__anon419	file:
m48t59_info	./m48t59.c	/^static SysBusDeviceInfo m48t59_info = {$/;"	v	file:
m48t59_init	./m48t59.c	/^m48t59_t *m48t59_init (qemu_irq IRQ, target_phys_addr_t mem_base,$/;"	f
m48t59_init1	./m48t59.c	/^static void m48t59_init1(SysBusDevice *dev)$/;"	f	file:
m48t59_load	./m48t59.c	/^static int m48t59_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
m48t59_read	./m48t59.c	/^uint32_t m48t59_read (void *opaque, uint32_t addr)$/;"	f
m48t59_register_devices	./m48t59.c	/^static void m48t59_register_devices(void)$/;"	f	file:
m48t59_reset	./m48t59.c	/^static void m48t59_reset(void *opaque)$/;"	f	file:
m48t59_save	./m48t59.c	/^static void m48t59_save(QEMUFile *f, void *opaque)$/;"	f	file:
m48t59_set_addr	./m48t59.c	/^void m48t59_set_addr (void *opaque, uint32_t addr)$/;"	f
m48t59_t	./m48t59.c	/^struct m48t59_t {$/;"	s	file:
m48t59_t	./nvram.h	/^typedef struct m48t59_t m48t59_t;$/;"	t	typeref:struct:m48t59_t
m48t59_toggle_lock	./m48t59.c	/^void m48t59_toggle_lock (void *opaque, int lock)$/;"	f
m48t59_write	./m48t59.c	/^void m48t59_write (void *opaque, uint32_t addr, uint32_t val)$/;"	f
m5206_find_pending_irq	./mcf5206.c	/^static int m5206_find_pending_irq(m5206_mbar_state *s)$/;"	f	file:
m5206_mbar_read	./mcf5206.c	/^static uint32_t m5206_mbar_read(m5206_mbar_state *s, uint32_t offset)$/;"	f	file:
m5206_mbar_readb	./mcf5206.c	/^static uint32_t m5206_mbar_readb(void *opaque, target_phys_addr_t offset)$/;"	f	file:
m5206_mbar_readfn	./mcf5206.c	/^static CPUReadMemoryFunc *m5206_mbar_readfn[] = {$/;"	v	file:
m5206_mbar_readl	./mcf5206.c	/^static uint32_t m5206_mbar_readl(void *opaque, target_phys_addr_t offset)$/;"	f	file:
m5206_mbar_readw	./mcf5206.c	/^static uint32_t m5206_mbar_readw(void *opaque, target_phys_addr_t offset)$/;"	f	file:
m5206_mbar_reset	./mcf5206.c	/^static void m5206_mbar_reset(m5206_mbar_state *s)$/;"	f	file:
m5206_mbar_set_irq	./mcf5206.c	/^static void m5206_mbar_set_irq(void *opaque, int irq, int level)$/;"	f	file:
m5206_mbar_state	./mcf5206.c	/^} m5206_mbar_state;$/;"	t	typeref:struct:__anon285	file:
m5206_mbar_update	./mcf5206.c	/^static void m5206_mbar_update(m5206_mbar_state *s)$/;"	f	file:
m5206_mbar_width	./mcf5206.c	/^static const int m5206_mbar_width[] =$/;"	v	file:
m5206_mbar_write	./mcf5206.c	/^static void m5206_mbar_write(m5206_mbar_state *s, uint32_t offset,$/;"	f	file:
m5206_mbar_writeb	./mcf5206.c	/^static void m5206_mbar_writeb(void *opaque, target_phys_addr_t offset,$/;"	f	file:
m5206_mbar_writefn	./mcf5206.c	/^static CPUWriteMemoryFunc *m5206_mbar_writefn[] = {$/;"	v	file:
m5206_mbar_writel	./mcf5206.c	/^static void m5206_mbar_writel(void *opaque, target_phys_addr_t offset,$/;"	f	file:
m5206_mbar_writew	./mcf5206.c	/^static void m5206_mbar_writew(void *opaque, target_phys_addr_t offset,$/;"	f	file:
m5206_timer_init	./mcf5206.c	/^static m5206_timer_state *m5206_timer_init(qemu_irq irq)$/;"	f	file:
m5206_timer_read	./mcf5206.c	/^static uint32_t m5206_timer_read(m5206_timer_state *s, uint32_t addr)$/;"	f	file:
m5206_timer_recalibrate	./mcf5206.c	/^static void m5206_timer_recalibrate(m5206_timer_state *s)$/;"	f	file:
m5206_timer_reset	./mcf5206.c	/^static void m5206_timer_reset(m5206_timer_state *s)$/;"	f	file:
m5206_timer_state	./mcf5206.c	/^} m5206_timer_state;$/;"	t	typeref:struct:__anon284	file:
m5206_timer_trigger	./mcf5206.c	/^static void m5206_timer_trigger(void *opaque)$/;"	f	file:
m5206_timer_update	./mcf5206.c	/^static void m5206_timer_update(m5206_timer_state *s)$/;"	f	file:
m5206_timer_write	./mcf5206.c	/^static void m5206_timer_write(m5206_timer_state *s, uint32_t addr, uint32_t val)$/;"	f	file:
m5208_sys_read	./mcf5208.c	/^static uint32_t m5208_sys_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
m5208_sys_readfn	./mcf5208.c	/^static CPUReadMemoryFunc *m5208_sys_readfn[] = {$/;"	v	file:
m5208_sys_write	./mcf5208.c	/^static void m5208_sys_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
m5208_sys_writefn	./mcf5208.c	/^static CPUWriteMemoryFunc *m5208_sys_writefn[] = {$/;"	v	file:
m5208_timer_read	./mcf5208.c	/^static uint32_t m5208_timer_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
m5208_timer_readfn	./mcf5208.c	/^static CPUReadMemoryFunc *m5208_timer_readfn[] = {$/;"	v	file:
m5208_timer_state	./mcf5208.c	/^} m5208_timer_state;$/;"	t	typeref:struct:__anon286	file:
m5208_timer_trigger	./mcf5208.c	/^static void m5208_timer_trigger(void *opaque)$/;"	f	file:
m5208_timer_update	./mcf5208.c	/^static void m5208_timer_update(m5208_timer_state *s)$/;"	f	file:
m5208_timer_write	./mcf5208.c	/^static void m5208_timer_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
m5208_timer_writefn	./mcf5208.c	/^static CPUWriteMemoryFunc *m5208_timer_writefn[] = {$/;"	v	file:
ma	./ppc4xx_pci.c	/^    uint32_t ma;$/;"	m	struct:PCIMasterMap	file:
mac	./usb-net.c	/^    uint8_t mac[6];$/;"	m	struct:USBNetState	file:
mac	./virtio-net.c	/^    uint8_t mac[ETH_ALEN];$/;"	m	struct:VirtIONet	file:
mac	./virtio-net.h	/^    uint8_t mac[6];$/;"	m	struct:virtio_net_config
mac	./xen_nic.c	/^    char                  *mac;$/;"	m	struct:XenNetDev	file:
mac_icr_read	./e1000.c	/^mac_icr_read(E1000State *s, int index)$/;"	f	file:
mac_read_clr4	./e1000.c	/^mac_read_clr4(E1000State *s, int index)$/;"	f	file:
mac_read_clr8	./e1000.c	/^mac_read_clr8(E1000State *s, int index)$/;"	f	file:
mac_readreg	./e1000.c	/^mac_readreg(E1000State *s, int index)$/;"	f	file:
mac_reg	./e1000.c	/^    uint32_t mac_reg[0x8000];$/;"	m	struct:E1000State_st	file:
mac_reg_init	./e1000.c	/^static const uint32_t mac_reg_init[] = {$/;"	v	file:
mac_regarraystosave	./e1000.c	/^} mac_regarraystosave[] = { {32, RA}, {128, MTA}, {128, VFTA} };$/;"	v	typeref:struct:__anon219	file:
mac_regtosave	./e1000.c	/^static const int mac_regtosave[] = {$/;"	v	file:
mac_table	./virtio-net.c	/^    } mac_table;$/;"	m	struct:VirtIONet	typeref:struct:VirtIONet::__anon470	file:
mac_writereg	./e1000.c	/^mac_writereg(E1000State *s, int index, uint32_t val)$/;"	f	file:
macaddr	./eepro100.c	/^    uint8_t macaddr[6];$/;"	m	struct:__anon240	file:
macaddr	./etraxfs_eth.c	/^	uint8_t macaddr[2][6];$/;"	m	struct:fs_eth	file:
macaddr	./firmware_abi.h	/^    uint8_t macaddr[6]; \/* 6 byte ethernet address (first 3 bytes 08, 00, 20) *\/$/;"	m	struct:Sun_nvram
macaddr	./mcf_fec.c	/^    uint8_t macaddr[6];$/;"	m	struct:__anon287	file:
macaddr	./ne2000.c	/^    uint8_t macaddr[6];$/;"	m	struct:NE2000State	file:
macaddr	./pcnet.c	/^    uint8_t macaddr[6];$/;"	m	struct:PCNetState_st	file:
macaddr	./rtl8139.c	/^    uint8_t macaddr[6];$/;"	m	struct:RTL8139State	file:
macaddr	./smc91c111.c	/^    uint8_t macaddr[6];$/;"	m	struct:__anon395	file:
macaddr	./stellaris_enet.c	/^    uint8_t macaddr[6];$/;"	m	struct:__anon415	file:
macaddr	./xilinx_ethlite.c	/^    uint8_t macaddr[6];$/;"	m	struct:xlx_ethlite	file:
machine_id	./firmware_abi.h	/^    uint8_t machine_id; \/* first byte of host id (machine type) *\/$/;"	m	struct:Sun_nvram
machine_id	./sun4m.c	/^    uint16_t machine_id;$/;"	m	struct:sun4c_hwdef	file:
machine_id	./sun4m.c	/^    uint16_t machine_id;$/;"	m	struct:sun4d_hwdef	file:
machine_id	./sun4m.c	/^    uint16_t machine_id;$/;"	m	struct:sun4m_hwdef	file:
machine_id	./sun4u.c	/^    uint16_t machine_id;$/;"	m	struct:hwdef	file:
macio_init	./macio.c	/^void macio_init (PCIBus *bus, int device_id, int is_oldworld, int pic_mem_index,$/;"	f
macio_map	./macio.c	/^static void macio_map (PCIDevice *pci_dev, int region_num,$/;"	f	file:
macio_nvram_init	./mac_nvram.c	/^MacIONVRAMState *macio_nvram_init (int *mem_index, target_phys_addr_t size,$/;"	f
macio_nvram_load	./mac_nvram.c	/^static int macio_nvram_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
macio_nvram_map	./mac_nvram.c	/^void macio_nvram_map (void *opaque, target_phys_addr_t mem_base)$/;"	f
macio_nvram_read	./mac_nvram.c	/^uint32_t macio_nvram_read (void *opaque, uint32_t addr)$/;"	f
macio_nvram_readb	./mac_nvram.c	/^static uint32_t macio_nvram_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
macio_nvram_reset	./mac_nvram.c	/^static void macio_nvram_reset(void *opaque)$/;"	f	file:
macio_nvram_save	./mac_nvram.c	/^static void macio_nvram_save(QEMUFile *f, void *opaque)$/;"	f	file:
macio_nvram_write	./mac_nvram.c	/^void macio_nvram_write (void *opaque, uint32_t addr, uint32_t val)$/;"	f
macio_nvram_writeb	./mac_nvram.c	/^static void macio_nvram_writeb (void *opaque,$/;"	f	file:
macio_state_t	./macio.c	/^struct macio_state_t {$/;"	s	file:
macio_state_t	./macio.c	/^typedef struct macio_state_t macio_state_t;$/;"	t	typeref:struct:macio_state_t	file:
macreg_readops	./e1000.c	/^static uint32_t (*macreg_readops[])(E1000State *, int) = {$/;"	v	file:
macreg_writeops	./e1000.c	/^static void (*macreg_writeops[])(E1000State *, int, uint32_t) = {$/;"	v	file:
macs	./virtio-net.c	/^        uint8_t *macs;$/;"	m	struct:VirtIONet::__anon470	file:
macs	./virtio-net.h	/^    uint8_t macs[][ETH_ALEN];$/;"	m	struct:virtio_net_ctrl_mac
magic_of_irq	./sb16.c	/^static int magic_of_irq (int irq)$/;"	f	file:
mailboxes	./openpic.c	/^    } mailboxes[MAX_MAILBOXES];$/;"	m	struct:openpic_t	typeref:struct:openpic_t::__anon319	file:
main_cpu_reset	./arm_boot.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_cpu_reset	./axis_dev88.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_cpu_reset	./etraxfs.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_cpu_reset	./ipf.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_cpu_reset	./mips_jazz.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_cpu_reset	./mips_malta.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_cpu_reset	./mips_mipssim.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_cpu_reset	./mips_r4k.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_cpu_reset	./petalogix_s3adsp1800_mmu.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_cpu_reset	./sun4m.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_cpu_reset	./sun4u.c	/^static void main_cpu_reset(void *opaque)$/;"	f	file:
main_system_bus	./qdev.c	/^static BusState *main_system_bus;$/;"	v	file:
mainstone	./mainstone.c	/^enum mainstone_model_e { mainstone };$/;"	e	enum:mainstone_model_e	file:
mainstone2_machine	./mainstone.c	/^static QEMUMachine mainstone2_machine = {$/;"	v	file:
mainstone_binfo	./mainstone.c	/^static struct arm_boot_info mainstone_binfo = {$/;"	v	typeref:struct:arm_boot_info	file:
mainstone_common_init	./mainstone.c	/^static void mainstone_common_init(ram_addr_t ram_size,$/;"	f	file:
mainstone_init	./mainstone.c	/^static void mainstone_init(ram_addr_t ram_size,$/;"	f	file:
mainstone_machine_init	./mainstone.c	/^machine_init(mainstone_machine_init);$/;"	v
mainstone_machine_init	./mainstone.c	/^static void mainstone_machine_init(void)$/;"	f	file:
mainstone_model_e	./mainstone.c	/^enum mainstone_model_e { mainstone };$/;"	g	file:
malta_fpga_init	./mips_malta.c	/^static MaltaFPGAState *malta_fpga_init(target_phys_addr_t base, qemu_irq uart_irq, CharDriverState *uart_chr)$/;"	f	file:
malta_fpga_led_init	./mips_malta.c	/^static void malta_fpga_led_init(CharDriverState *chr)$/;"	f	file:
malta_fpga_read	./mips_malta.c	/^static CPUReadMemoryFunc *malta_fpga_read[] = {$/;"	v	file:
malta_fpga_readl	./mips_malta.c	/^static uint32_t malta_fpga_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
malta_fpga_reset	./mips_malta.c	/^static void malta_fpga_reset(void *opaque)$/;"	f	file:
malta_fpga_update_display	./mips_malta.c	/^static void malta_fpga_update_display(void *opaque)$/;"	f	file:
malta_fpga_write	./mips_malta.c	/^static CPUWriteMemoryFunc *malta_fpga_write[] = {$/;"	v	file:
malta_fpga_writel	./mips_malta.c	/^static void malta_fpga_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
manf_id	./nand.c	/^    uint8_t manf_id, chip_id;$/;"	m	struct:NANDFlashState	file:
manufacturer	./bt.h	/^    uint16_t	manufacturer;$/;"	m	struct:__anon123
manufacturer	./bt.h	/^    uint16_t	manufacturer;$/;"	m	struct:__anon149
manufacturer_str	./smbios.h	/^    uint8_t manufacturer_str;$/;"	m	struct:smbios_type_1
manufacturer_str	./smbios.h	/^    uint8_t manufacturer_str;$/;"	m	struct:smbios_type_3
map	./bt.h	/^    uint8_t	map[10];$/;"	m	struct:__anon109
map	./bt.h	/^    uint8_t	map[10];$/;"	m	struct:__anon136
map	./etraxfs_dma.c	/^	int map;$/;"	m	struct:fs_dma_ctrl	file:
map	./mainstone.c	/^static struct keymap map[0xE0] = {$/;"	v	typeref:struct:keymap	file:
map	./pxa2xx_keypad.c	/^    struct  keymap *map;$/;"	m	struct:PXA2xxKeyPadState	typeref:struct:PXA2xxKeyPadState::keymap	file:
map_addr	./vga_int.h	/^    uint32_t map_addr;$/;"	m	struct:VGACommonState
map_data	./ftl_cache.h	/^typedef struct map_data$/;"	s
map_data	./ftl_cache.h	/^}map_data;$/;"	t	typeref:struct:map_data
map_end	./vga_int.h	/^    uint32_t map_end;$/;"	m	struct:VGACommonState
map_func	./pci.h	/^    PCIMapIORegionFunc *map_func;$/;"	m	struct:PCIIORegion
map_irq	./pci.c	/^    pci_map_irq_fn map_irq;$/;"	m	struct:PCIBus	file:
map_linear_vram	./cirrus_vga.c	/^static void map_linear_vram(CirrusVGAState *s)$/;"	f	file:
map_num	./ftl_cache.h	/^	uint32_t map_num	:29;$/;"	m	struct:cache_idx_entry
map_state_entry	./ftl_cache.h	/^typedef struct map_state_entry$/;"	s
map_state_entry	./ftl_cache.h	/^}map_state_entry;$/;"	t	typeref:struct:map_state_entry
map_state_table	./ftl_cache.c	/^map_state_entry* map_state_table;$/;"	v
map_type	./ftl_cache.h	/^	uint32_t map_type	:1;	\/\/ map (0), inv_map(1)$/;"	m	struct:cache_idx_entry
mapping_table	./ftl_mapping_manager.c	/^int32_t* mapping_table;$/;"	v
mappings	./pflash_cfi02.c	/^    int mappings;$/;"	m	struct:pflash_t	file:
mark_dirty	./vga.c	/^static void mark_dirty(target_phys_addr_t start, target_phys_addr_t len)$/;"	f	file:
mask	./bt.h	/^    uint8_t	mask[8];$/;"	m	struct:__anon73
mask	./dma.c	/^    uint8_t mask;$/;"	m	struct:dma_cont	file:
mask	./fdc.c	/^    uint8_t mask;$/;"	m	struct:__anon266	file:
mask	./heathrow_pic.c	/^    uint32_t mask;$/;"	m	struct:HeathrowPIC	file:
mask	./lm832x.c	/^        uint16_t mask;$/;"	m	struct:__anon274::__anon276	file:
mask	./nseries.c	/^    int mask;$/;"	m	struct:omap_partition_info_s	file:
mask	./omap1.c	/^    uint16_t mask;$/;"	m	struct:omap_gpio_s	file:
mask	./omap1.c	/^    uint16_t mask;$/;"	m	struct:omap_mpuio_s	file:
mask	./omap1.c	/^    uint32_t mask;$/;"	m	struct:omap_intr_handler_bank_s	file:
mask	./omap1.c	/^    uint32_t mask;$/;"	m	struct:omap_intr_handler_s	file:
mask	./omap2.c	/^    uint32_t mask[2];$/;"	m	struct:omap2_gpio_s	file:
mask	./omap_i2c.c	/^    uint8_t mask;$/;"	m	struct:omap_i2c_s	file:
mask	./omap_mmc.c	/^    uint16_t mask;$/;"	m	struct:omap_mmc_s	file:
mask	./pckbd.c	/^    target_phys_addr_t mask;$/;"	m	struct:KBDState	file:
mask	./pl181.c	/^    uint32_t mask[2];$/;"	m	struct:__anon340	file:
mask	./ppc405_uc.c	/^    uint32_t mask[5];$/;"	m	struct:ppc4xx_gpt_t	file:
mask	./pxa.h	/^    uint32_t mask;$/;"	m	struct:PXA2xxI2SState
mask	./stellaris.c	/^    uint32_t mask;$/;"	m	struct:gptm_state	file:
mask	./tsc210x.c	/^        uint16_t mask;$/;"	m	struct:__anon450::__anon451	file:
mask	./tusb6010.c	/^    uint32_t mask;$/;"	m	struct:TUSBState	file:
mask	./twl92230.c	/^    uint16_t mask;$/;"	m	struct:__anon453	file:
mask	./usb-musb.c	/^    uint8_t mask;$/;"	m	struct:MUSBState	file:
mask	./versatilepb.c	/^  uint32_t mask;$/;"	m	struct:vpb_sic_state	file:
mask	./vmware_vga.c	/^    uint32_t mask[1024];$/;"	m	struct:vmsvga_cursor_definition_s	file:
mask16	./vga.c	/^static const uint32_t mask16[16] = {$/;"	v	file:
mask_registers	./sh7750.c	/^static struct intc_mask_reg mask_registers[] = {$/;"	v	typeref:struct:intc_mask_reg	file:
mask_regs	./sh_intc.h	/^    struct intc_mask_reg *mask_regs;$/;"	m	struct:intc_desc	typeref:struct:intc_desc::intc_mask_reg
master	./slavio_intctl.c	/^    struct SLAVIO_INTCTLState *master;$/;"	m	struct:SLAVIO_CPUINTCTLState	typeref:struct:SLAVIO_CPUINTCTLState::SLAVIO_INTCTLState	file:
master	./slavio_timer.c	/^    struct SLAVIO_TIMERState *master;$/;"	m	struct:SLAVIO_TIMERState	typeref:struct:SLAVIO_TIMERState::SLAVIO_TIMERState	file:
master	./wm8750.c	/^    int adc_hz, dac_hz, ext_adc_hz, ext_dac_hz, master;$/;"	m	struct:__anon481	file:
master_link_key_cp	./bt.h	/^} __attribute__ ((packed)) master_link_key_cp;$/;"	t	typeref:struct:__anon45
match	./bt-sdp.c	/^            int match;$/;"	m	struct:bt_l2cap_sdp_state_s::sdp_service_record_s::sdp_service_attribute_s	file:
match	./bt-sdp.c	/^        int match;$/;"	m	struct:bt_l2cap_sdp_state_s::sdp_service_record_s	file:
match	./omap2.c	/^    QEMUTimer *match;$/;"	m	struct:omap_gp_timer_s	file:
match	./stellaris.c	/^    uint32_t match[2];$/;"	m	struct:gptm_state	file:
match_prescale	./stellaris.c	/^    uint32_t match_prescale[2];$/;"	m	struct:gptm_state	file:
match_val	./omap2.c	/^    uint32_t match_val;$/;"	m	struct:omap_gp_timer_s	file:
matrix_b	./blizzard.c	/^    uint8_t matrix_b;$/;"	m	struct:__anon18	file:
matrix_coeff	./blizzard.c	/^    uint8_t matrix_coeff[0x12];$/;"	m	struct:__anon18	file:
matrix_ena	./blizzard.c	/^    uint8_t matrix_ena;$/;"	m	struct:__anon18	file:
matrix_g	./blizzard.c	/^    uint8_t matrix_g;$/;"	m	struct:__anon18	file:
matrix_r	./blizzard.c	/^    uint8_t matrix_r;$/;"	m	struct:__anon18	file:
max	./omap2.c	/^    uint16_t max[7];$/;"	m	struct:omap_eac_s	file:
max	./vmware_vga.c	/^            uint32_t max;$/;"	m	struct:vmsvga_state_s::__anon474::__anon475	file:
max1110_info	./max111x.c	/^static SSISlaveInfo max1110_info = {$/;"	v	file:
max1110_init	./max111x.c	/^static void max1110_init(SSISlave *dev)$/;"	f	file:
max1111	./spitz.c	/^static DeviceState *max1111;$/;"	v	file:
max1111_info	./max111x.c	/^static SSISlaveInfo max1111_info = {$/;"	v	file:
max1111_init	./max111x.c	/^static void max1111_init(SSISlave *dev)$/;"	f	file:
max111x_init	./max111x.c	/^static void max111x_init(SSISlave *dev, int inputs)$/;"	f	file:
max111x_load	./max111x.c	/^static int max111x_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
max111x_read	./max111x.c	/^static uint32_t max111x_read(MAX111xState *s)$/;"	f	file:
max111x_register_devices	./max111x.c	/^static void max111x_register_devices(void)$/;"	f	file:
max111x_save	./max111x.c	/^static void max111x_save(QEMUFile *f, void *opaque)$/;"	f	file:
max111x_set_input	./max111x.c	/^void max111x_set_input(DeviceState *dev, int line, uint8_t value)$/;"	f
max111x_transfer	./max111x.c	/^static uint32_t max111x_transfer(SSISlave *dev, uint32_t value)$/;"	f	file:
max111x_write	./max111x.c	/^static void max111x_write(MAX111xState *s, uint32_t value)$/;"	f	file:
max7310_event	./max7310.c	/^static void max7310_event(i2c_slave *i2c, enum i2c_event event)$/;"	f	file:
max7310_gpio_in_get	./max7310.c	/^qemu_irq *max7310_gpio_in_get(i2c_slave *i2c)$/;"	f
max7310_gpio_out_set	./max7310.c	/^void max7310_gpio_out_set(i2c_slave *i2c, int line, qemu_irq handler)$/;"	f
max7310_gpio_set	./max7310.c	/^static void max7310_gpio_set(void *opaque, int line, int level)$/;"	f	file:
max7310_info	./max7310.c	/^static I2CSlaveInfo max7310_info = {$/;"	v	file:
max7310_init	./max7310.c	/^static void max7310_init(i2c_slave *i2c)$/;"	f	file:
max7310_load	./max7310.c	/^static int max7310_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
max7310_register_devices	./max7310.c	/^static void max7310_register_devices(void)$/;"	f	file:
max7310_reset	./max7310.c	/^void max7310_reset(i2c_slave *i2c)$/;"	f
max7310_rx	./max7310.c	/^static int max7310_rx(i2c_slave *i2c)$/;"	f	file:
max7310_save	./max7310.c	/^static void max7310_save(QEMUFile *f, void *opaque)$/;"	f	file:
max7310_tx	./max7310.c	/^static int max7310_tx(i2c_slave *i2c, uint8_t data)$/;"	f	file:
max_capacity	./xen_console.c	/^    size_t max_capacity;$/;"	m	struct:buffer	file:
max_ch	./fmopl.h	/^	int	max_ch;			\/* maximum channel                   *\/$/;"	m	struct:fm_opl_f
max_cpus	./boards.h	/^    int max_cpus;$/;"	m	struct:QEMUMachine
max_head	./fdc.c	/^    uint8_t max_head;$/;"	m	struct:fd_format_t	file:
max_interval	./bt.h	/^    uint16_t	max_interval;$/;"	m	struct:__anon58
max_interval	./bt.h	/^    uint16_t	max_interval;$/;"	m	struct:__anon59
max_interval	./bt.h	/^    uint16_t	max_interval;$/;"	m	struct:__anon61
max_irq	./openpic.c	/^    int max_irq;$/;"	m	struct:openpic_t	file:
max_keys	./bt.h	/^    uint16_t	max_keys;$/;"	m	struct:__anon80
max_latency	./bt.h	/^    uint16_t	max_latency;$/;"	m	struct:__anon55
max_latency	./bt.h	/^    uint16_t	max_latency;$/;"	m	struct:__anon56
max_lba	./scsi-disk.c	/^    uint64_t max_lba;$/;"	m	struct:SCSIDeviceState	file:
max_local_latency	./bt.h	/^    uint16_t	max_local_latency;$/;"	m	struct:__anon175
max_local_latency	./bt.h	/^    uint16_t	max_local_latency;$/;"	m	struct:__anon72
max_mem	./sun4m.c	/^    uint64_t max_mem;$/;"	m	struct:sun4c_hwdef	file:
max_mem	./sun4m.c	/^    uint64_t max_mem;$/;"	m	struct:sun4d_hwdef	file:
max_mem	./sun4m.c	/^    uint64_t max_mem;$/;"	m	struct:sun4m_hwdef	file:
max_page_num	./bt.h	/^    uint8_t	max_page_num;$/;"	m	struct:__anon127
max_page_num	./bt.h	/^    uint8_t	max_page_num;$/;"	m	struct:__anon172
max_period	./bt.h	/^    uint16_t	max_period;	\/* 1.28s units *\/$/;"	m	struct:__anon31
max_remote_latency	./bt.h	/^    uint16_t	max_remote_latency;$/;"	m	struct:__anon175
max_remote_latency	./bt.h	/^    uint16_t	max_remote_latency;$/;"	m	struct:__anon72
max_requests	./xen_disk.c	/^static int max_requests = 32;$/;"	v	file:
max_slots	./bt.h	/^    uint8_t	max_slots;$/;"	m	struct:__anon164
max_speed	./smbios.h	/^    uint16_t max_speed;$/;"	m	struct:smbios_type_4
max_track	./fdc.c	/^    uint8_t max_track;        \/* Nb of tracks           *\/$/;"	m	struct:fdrive_t	file:
max_track	./fdc.c	/^    uint8_t max_track;$/;"	m	struct:fd_format_t	file:
maximum_capacity	./smbios.h	/^    uint32_t maximum_capacity;$/;"	m	struct:smbios_type_16
maxp	./usb-musb.c	/^    uint16_t maxp[2];$/;"	m	struct:__anon458	file:
mbox0	./lsi53c895a.c	/^    uint8_t mbox0;$/;"	m	struct:__anon281	file:
mbox1	./lsi53c895a.c	/^    uint8_t mbox1;$/;"	m	struct:__anon281	file:
mbr	./openpic.c	/^	uint32_t mbr;    \/* Mailbox register *\/$/;"	m	struct:openpic_t::__anon319	file:
mbr	./sh_pci.c	/^    uint32_t mbr;$/;"	m	struct:__anon388	file:
mc_callback	./ac97.c	/^static void mc_callback (void *opaque, int avail)$/;"	f	file:
mcbsp1	./omap.h	/^    struct omap_mcbsp_s *mcbsp1;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_mcbsp_s
mcbsp1_clk	./omap_clk.c	/^static struct clk mcbsp1_clk = {$/;"	v	typeref:struct:clk	file:
mcbsp2	./omap.h	/^    struct omap_mcbsp_s *mcbsp2;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_mcbsp_s
mcbsp2_clk	./omap_clk.c	/^static struct clk mcbsp2_clk = {$/;"	v	typeref:struct:clk	file:
mcbsp3	./omap.h	/^    struct omap_mcbsp_s *mcbsp3;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_mcbsp_s
mcf5206_init	./mcf5206.c	/^qemu_irq *mcf5206_init(uint32_t base, CPUState *env)$/;"	f
mcf5208_sys_init	./mcf5208.c	/^static void mcf5208_sys_init(qemu_irq *pic)$/;"	f	file:
mcf5208evb_init	./mcf5208.c	/^static void mcf5208evb_init(ram_addr_t ram_size,$/;"	f	file:
mcf5208evb_machine	./mcf5208.c	/^static QEMUMachine mcf5208evb_machine = {$/;"	v	file:
mcf5208evb_machine_init	./mcf5208.c	/^machine_init(mcf5208evb_machine_init);$/;"	v
mcf5208evb_machine_init	./mcf5208.c	/^static void mcf5208evb_machine_init(void)$/;"	f	file:
mcf_do_command	./mcf_uart.c	/^static void mcf_do_command(mcf_uart_state *s, uint8_t cmd)$/;"	f	file:
mcf_fec_bd	./mcf_fec.c	/^} mcf_fec_bd;$/;"	t	typeref:struct:__anon288	file:
mcf_fec_can_receive	./mcf_fec.c	/^static int mcf_fec_can_receive(VLANClientState *vc)$/;"	f	file:
mcf_fec_cleanup	./mcf_fec.c	/^static void mcf_fec_cleanup(VLANClientState *vc)$/;"	f	file:
mcf_fec_do_tx	./mcf_fec.c	/^static void mcf_fec_do_tx(mcf_fec_state *s)$/;"	f	file:
mcf_fec_enable_rx	./mcf_fec.c	/^static void mcf_fec_enable_rx(mcf_fec_state *s)$/;"	f	file:
mcf_fec_init	./mcf_fec.c	/^void mcf_fec_init(NICInfo *nd, target_phys_addr_t base, qemu_irq *irq)$/;"	f
mcf_fec_irq_map	./mcf_fec.c	/^static const uint32_t mcf_fec_irq_map[FEC_NUM_IRQ] = {$/;"	v	file:
mcf_fec_read	./mcf_fec.c	/^static uint32_t mcf_fec_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
mcf_fec_read_bd	./mcf_fec.c	/^static void mcf_fec_read_bd(mcf_fec_bd *bd, uint32_t addr)$/;"	f	file:
mcf_fec_readfn	./mcf_fec.c	/^static CPUReadMemoryFunc *mcf_fec_readfn[] = {$/;"	v	file:
mcf_fec_receive	./mcf_fec.c	/^static ssize_t mcf_fec_receive(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
mcf_fec_reset	./mcf_fec.c	/^static void mcf_fec_reset(mcf_fec_state *s)$/;"	f	file:
mcf_fec_state	./mcf_fec.c	/^} mcf_fec_state;$/;"	t	typeref:struct:__anon287	file:
mcf_fec_update	./mcf_fec.c	/^static void mcf_fec_update(mcf_fec_state *s)$/;"	f	file:
mcf_fec_write	./mcf_fec.c	/^static void mcf_fec_write(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
mcf_fec_write_bd	./mcf_fec.c	/^static void mcf_fec_write_bd(mcf_fec_bd *bd, uint32_t addr)$/;"	f	file:
mcf_fec_writefn	./mcf_fec.c	/^static CPUWriteMemoryFunc *mcf_fec_writefn[] = {$/;"	v	file:
mcf_intc_init	./mcf_intc.c	/^qemu_irq *mcf_intc_init(target_phys_addr_t base, CPUState *env)$/;"	f
mcf_intc_read	./mcf_intc.c	/^static uint32_t mcf_intc_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
mcf_intc_readfn	./mcf_intc.c	/^static CPUReadMemoryFunc *mcf_intc_readfn[] = {$/;"	v	file:
mcf_intc_reset	./mcf_intc.c	/^static void mcf_intc_reset(mcf_intc_state *s)$/;"	f	file:
mcf_intc_set_irq	./mcf_intc.c	/^static void mcf_intc_set_irq(void *opaque, int irq, int level)$/;"	f	file:
mcf_intc_state	./mcf_intc.c	/^} mcf_intc_state;$/;"	t	typeref:struct:__anon289	file:
mcf_intc_update	./mcf_intc.c	/^static void mcf_intc_update(mcf_intc_state *s)$/;"	f	file:
mcf_intc_write	./mcf_intc.c	/^static void mcf_intc_write(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
mcf_intc_writefn	./mcf_intc.c	/^static CPUWriteMemoryFunc *mcf_intc_writefn[] = {$/;"	v	file:
mcf_uart_can_receive	./mcf_uart.c	/^static int mcf_uart_can_receive(void *opaque)$/;"	f	file:
mcf_uart_do_tx	./mcf_uart.c	/^static void mcf_uart_do_tx(mcf_uart_state *s)$/;"	f	file:
mcf_uart_event	./mcf_uart.c	/^static void mcf_uart_event(void *opaque, int event)$/;"	f	file:
mcf_uart_init	./mcf_uart.c	/^void *mcf_uart_init(qemu_irq irq, CharDriverState *chr)$/;"	f
mcf_uart_mm_init	./mcf_uart.c	/^void mcf_uart_mm_init(target_phys_addr_t base, qemu_irq irq,$/;"	f
mcf_uart_push_byte	./mcf_uart.c	/^static void mcf_uart_push_byte(mcf_uart_state *s, uint8_t data)$/;"	f	file:
mcf_uart_read	./mcf_uart.c	/^uint32_t mcf_uart_read(void *opaque, target_phys_addr_t addr)$/;"	f
mcf_uart_readfn	./mcf_uart.c	/^static CPUReadMemoryFunc *mcf_uart_readfn[] = {$/;"	v	file:
mcf_uart_receive	./mcf_uart.c	/^static void mcf_uart_receive(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
mcf_uart_reset	./mcf_uart.c	/^static void mcf_uart_reset(mcf_uart_state *s)$/;"	f	file:
mcf_uart_state	./mcf_uart.c	/^} mcf_uart_state;$/;"	t	typeref:struct:__anon290	file:
mcf_uart_update	./mcf_uart.c	/^static void mcf_uart_update(mcf_uart_state *s)$/;"	f	file:
mcf_uart_write	./mcf_uart.c	/^void mcf_uart_write(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f
mcf_uart_writefn	./mcf_uart.c	/^static CPUWriteMemoryFunc *mcf_uart_writefn[] = {$/;"	v	file:
mclk_1510	./omap_clk.c	/^static struct clk mclk_1510 = {$/;"	v	typeref:struct:clk	file:
mclk_16xx	./omap_clk.c	/^static struct clk mclk_16xx = {$/;"	v	typeref:struct:clk	file:
mclk_310	./omap_clk.c	/^static struct clk mclk_310 = {$/;"	v	typeref:struct:clk	file:
mcr	./omap1.c	/^    uint16_t mcr[2];$/;"	m	struct:omap_mcbsp_s	file:
mcr	./serial.c	/^    uint8_t mcr;$/;"	m	struct:SerialState	file:
mcr	./stellaris.c	/^    uint32_t mcr;$/;"	m	struct:__anon411	file:
mcr	./zaurus.c	/^    uint16_t mcr;$/;"	m	struct:ScoopInfo	file:
mcs	./stellaris.c	/^    uint32_t mcs;$/;"	m	struct:__anon411	file:
mcspi	./omap.h	/^    struct omap_mcspi_s *mcspi[2];$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_mcspi_s
mctl	./stellaris_enet.c	/^    uint32_t mctl;$/;"	m	struct:__anon415	file:
mctrl	./slavio_misc.c	/^    uint8_t diag, mctrl;$/;"	m	struct:MiscState	file:
md	./etraxfs_dma.c	/^  unsigned                      md         : 16;$/;"	m	struct:dma_descr_data	file:
md	./etraxfs_dma.c	/^  unsigned                      md         : 16;$/;"	m	struct:dma_descr_group	file:
md0	./etraxfs_dma.c	/^  unsigned                      md0        : 16;$/;"	m	struct:dma_descr_context	file:
md1	./etraxfs_dma.c	/^  unsigned                      md1;$/;"	m	struct:dma_descr_context	file:
md2	./etraxfs_dma.c	/^  unsigned                      md2;$/;"	m	struct:dma_descr_context	file:
md3	./etraxfs_dma.c	/^  unsigned                      md3;$/;"	m	struct:dma_descr_context	file:
md4	./etraxfs_dma.c	/^  unsigned                      md4;$/;"	m	struct:dma_descr_context	file:
md_attr_read	./ide.c	/^static uint8_t md_attr_read(void *opaque, uint32_t at)$/;"	f	file:
md_attr_write	./ide.c	/^static void md_attr_write(void *opaque, uint32_t at, uint8_t value)$/;"	f	file:
md_common_read	./ide.c	/^static uint16_t md_common_read(void *opaque, uint32_t at)$/;"	f	file:
md_common_write	./ide.c	/^static void md_common_write(void *opaque, uint32_t at, uint16_t value)$/;"	f	file:
md_cstat	./ide.c	/^enum md_cstat {$/;"	g	file:
md_ctrl	./ide.c	/^enum md_ctrl {$/;"	g	file:
md_interrupt_update	./ide.c	/^static inline void md_interrupt_update(MicroDriveState *s)$/;"	f	file:
md_load	./ide.c	/^static int md_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
md_opt	./ide.c	/^enum md_opt {$/;"	g	file:
md_pins	./ide.c	/^enum md_pins {$/;"	g	file:
md_reset	./ide.c	/^static void md_reset(MicroDriveState *s)$/;"	f	file:
md_save	./ide.c	/^static void md_save(QEMUFile *f, void *opaque)$/;"	f	file:
md_set_irq	./ide.c	/^static void md_set_irq(void *opaque, int irq, int level)$/;"	f	file:
mdata	./ppc405_uc.c	/^    uint8_t mdata;$/;"	m	struct:ppc4xx_i2c_t	file:
mdata_size	./ide.c	/^    uint32_t mdata_size;$/;"	m	struct:IDEState	file:
mdata_storage	./ide.c	/^    uint8_t *mdata_storage;$/;"	m	struct:IDEState	file:
mdc	./etraxfs_eth.c	/^	int mdc;$/;"	m	struct:qemu_mdio	file:
mdcntl	./ppc405_uc.c	/^    uint8_t mdcntl;$/;"	m	struct:ppc4xx_i2c_t	file:
mdi_op_name	./eepro100.c	/^static const char *mdi_op_name[] = {$/;"	v	file:
mdi_reg_name	./eepro100.c	/^static const char *mdi_reg_name[] = {$/;"	v	file:
mdimem	./eepro100.c	/^    uint16_t mdimem[32];$/;"	m	struct:__anon240	file:
mdio	./etraxfs_eth.c	/^	int mdio;$/;"	m	struct:qemu_mdio	file:
mdio_attach	./etraxfs_eth.c	/^mdio_attach(struct qemu_mdio *bus, struct qemu_phy *phy, unsigned int addr)$/;"	f	file:
mdio_bus	./etraxfs_eth.c	/^	struct qemu_mdio mdio_bus;$/;"	m	struct:fs_eth	typeref:struct:fs_eth::qemu_mdio	file:
mdio_cycle	./etraxfs_eth.c	/^static void mdio_cycle(struct qemu_mdio *bus)$/;"	f	file:
mdio_detach	./etraxfs_eth.c	/^mdio_detach(struct qemu_mdio *bus, struct qemu_phy *phy, unsigned int addr)$/;"	f	file:
mdio_read_req	./etraxfs_eth.c	/^static void mdio_read_req(struct qemu_mdio *bus)$/;"	f	file:
mdio_write_req	./etraxfs_eth.c	/^static void mdio_write_req(struct qemu_mdio *bus)$/;"	f	file:
mdr	./omap1.c	/^    uint8_t mdr[2];$/;"	m	struct:omap_uart_s	file:
mdr	./stellaris.c	/^    uint32_t mdr;$/;"	m	struct:__anon411	file:
mdv	./stellaris_enet.c	/^    uint32_t mdv;$/;"	m	struct:__anon415	file:
me_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, fd_irq, me_irq, cs_irq, ecc_irq;$/;"	m	struct:sun4m_hwdef	file:
me_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, fd_irq, me_irq;$/;"	m	struct:sun4c_hwdef	file:
me_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, me_irq;$/;"	m	struct:sun4d_hwdef	file:
media_changed	./ide.c	/^    int media_changed;$/;"	m	struct:IDEState	file:
media_is_cd	./ide.c	/^static inline int media_is_cd(IDEState *s)$/;"	f	file:
media_is_dvd	./ide.c	/^static inline int media_is_dvd(IDEState *s)$/;"	f	file:
media_present	./ide.c	/^static inline int media_present(IDEState *s)$/;"	f	file:
media_state	./usb-net.c	/^    uint32_t media_state;$/;"	m	struct:USBNetState	file:
medium	./usb-net.c	/^    uint32_t medium;$/;"	m	struct:USBNetState	file:
mem	./eepro100.c	/^    uint8_t mem[PCI_MEM_SIZE];$/;"	m	struct:__anon240	file:
mem	./ne2000.c	/^    uint8_t mem[NE2000_MEM_SIZE];$/;"	m	struct:NE2000State	file:
mem	./soc_dma.c	/^           } mem;$/;"	m	union:dma_s::memmap_entry_s::__anon396	typeref:struct:dma_s::memmap_entry_s::__anon396::__anon398	file:
mem	./usb-ohci.c	/^    int mem;$/;"	m	struct:__anon462	file:
mem_config	./versatile_pci.c	/^    int mem_config;$/;"	m	struct:__anon467	file:
mem_index	./mac_nvram.c	/^    int mem_index;$/;"	m	struct:MacIONVRAMState	file:
mem_index	./openpic.c	/^    int mem_index;$/;"	m	struct:openpic_t	file:
mem_mapped	./fdc.c	/^    uint32_t mem_mapped;$/;"	m	struct:fdctrl_t	file:
mem_oob	./nand.c	/^    int mem_oob;$/;"	m	struct:NANDFlashState	file:
mem_opaque	./dp8393x.c	/^    void* mem_opaque;$/;"	m	struct:dp8393xState	file:
mem_read	./omap.h	/^    CPUReadMemoryFunc **mem_read;$/;"	m	struct:io_fn
mem_read	./omap2.c	/^        CPUReadMemoryFunc **mem_read;$/;"	m	struct:omap_l4_entry	file:
mem_read	./ppc4xx_devs.c	/^    CPUReadMemoryFunc **mem_read[MMIO_AREA_NB];$/;"	m	struct:ppc4xx_mmio_t	file:
mem_write	./omap.h	/^    CPUWriteMemoryFunc **mem_write;$/;"	m	struct:io_fn
mem_write	./omap2.c	/^        CPUWriteMemoryFunc **mem_write;$/;"	m	struct:omap_l4_entry	file:
mem_write	./ppc4xx_devs.c	/^    CPUWriteMemoryFunc **mem_write[MMIO_AREA_NB];$/;"	m	struct:ppc4xx_mmio_t	file:
memcpy_from_iovector	./virtio-balloon.c	/^static size_t memcpy_from_iovector(void *data, size_t offset, size_t size,$/;"	f	file:
memenable	./blizzard.c	/^    int memenable;$/;"	m	struct:__anon18	file:
memmap	./soc_dma.c	/^    } *memmap;$/;"	m	struct:dma_s	typeref:struct:dma_s::memmap_entry_s	file:
memmap_entry_s	./soc_dma.c	/^    struct memmap_entry_s {$/;"	s	struct:dma_s	file:
memmap_size	./soc_dma.c	/^    int memmap_size;$/;"	m	struct:dma_s	file:
memory_array_handle	./smbios.h	/^    uint16_t memory_array_handle;$/;"	m	struct:smbios_type_19
memory_array_mapped_address_handle	./smbios.h	/^    uint16_t memory_array_mapped_address_handle;$/;"	m	struct:smbios_type_20
memory_device_handle	./smbios.h	/^    uint16_t memory_device_handle;$/;"	m	struct:smbios_type_20
memory_error_information_handle	./smbios.h	/^    uint16_t memory_error_information_handle;$/;"	m	struct:smbios_type_16
memory_error_information_handle	./smbios.h	/^    uint16_t memory_error_information_handle;$/;"	m	struct:smbios_type_17
memory_failed_address	./rc4030.c	/^    uint32_t memory_failed_address; \/* 0x0040: Memory Failed Address *\/$/;"	m	struct:rc4030State	file:
memory_index	./device-assignment.h	/^    uint32_t memory_index;$/;"	m	struct:__anon204
memory_rw	./dp8393x.c	/^    void (*memory_rw)(void *opaque, target_phys_addr_t addr, uint8_t *buf, int len, int is_write);$/;"	m	struct:dp8393xState	file:
memory_type	./smbios.h	/^    uint8_t memory_type;$/;"	m	struct:smbios_type_17
mempage	./es1370.c	/^    uint32_t mempage;$/;"	m	struct:ES1370State	file:
memrefresh	./blizzard.c	/^    int memrefresh;$/;"	m	struct:__anon18	file:
memsz	./integratorcp.c	/^    uint32_t memsz;$/;"	m	struct:__anon272	file:
menelaus_alm_update	./twl92230.c	/^static void menelaus_alm_update(MenelausState *s)$/;"	f	file:
menelaus_event	./twl92230.c	/^static void menelaus_event(i2c_slave *i2c, enum i2c_event event)$/;"	f	file:
menelaus_gpio_set	./twl92230.c	/^static void menelaus_gpio_set(void *opaque, int line, int level)$/;"	f	file:
menelaus_load	./twl92230.c	/^static int menelaus_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
menelaus_pwrbtn_set	./twl92230.c	/^static void menelaus_pwrbtn_set(void *opaque, int line, int level)$/;"	f	file:
menelaus_read	./twl92230.c	/^static uint8_t menelaus_read(void *opaque, uint8_t addr)$/;"	f	file:
menelaus_reset	./twl92230.c	/^static void menelaus_reset(i2c_slave *i2c)$/;"	f	file:
menelaus_rtc_hz	./twl92230.c	/^static void menelaus_rtc_hz(void *opaque)$/;"	f	file:
menelaus_rtc_start	./twl92230.c	/^static inline void menelaus_rtc_start(MenelausState *s)$/;"	f	file:
menelaus_rtc_stop	./twl92230.c	/^static inline void menelaus_rtc_stop(MenelausState *s)$/;"	f	file:
menelaus_rtc_update	./twl92230.c	/^static void menelaus_rtc_update(MenelausState *s)$/;"	f	file:
menelaus_rx	./twl92230.c	/^static int menelaus_rx(i2c_slave *i2c)$/;"	f	file:
menelaus_save	./twl92230.c	/^static void menelaus_save(QEMUFile *f, void *opaque)$/;"	f	file:
menelaus_tx	./twl92230.c	/^static int menelaus_tx(i2c_slave *i2c, uint8_t data)$/;"	f	file:
menelaus_update	./twl92230.c	/^static inline void menelaus_update(MenelausState *s)$/;"	f	file:
menelaus_write	./twl92230.c	/^static void menelaus_write(void *opaque, uint8_t addr, uint8_t value)$/;"	f	file:
mergeable_rx_bufs	./virtio-net.c	/^    int mergeable_rx_bufs;$/;"	m	struct:VirtIONet	file:
micr	./openpic.c	/^    uint32_t micr; \/* MPIC interrupt configuration register *\/$/;"	m	struct:openpic_t	file:
microblaze_pic_cpu_handler	./microblaze_pic_cpu.c	/^static void microblaze_pic_cpu_handler(void *opaque, int irq, int level)$/;"	f	file:
microblaze_pic_init_cpu	./microblaze_pic_cpu.c	/^qemu_irq *microblaze_pic_init_cpu(CPUState *env)$/;"	f
microwire	./omap.h	/^    struct omap_uwire_s *microwire;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_uwire_s
mimr	./stellaris.c	/^    uint32_t mimr;$/;"	m	struct:__anon411	file:
min	./vmware_vga.c	/^            uint32_t min;$/;"	m	struct:vmsvga_state_s::__anon474::__anon475	file:
min_interval	./bt.h	/^    uint16_t	min_interval;$/;"	m	struct:__anon58
min_interval	./bt.h	/^    uint16_t	min_interval;$/;"	m	struct:__anon59
min_interval	./bt.h	/^    uint16_t	min_interval;$/;"	m	struct:__anon61
min_local_timeout	./bt.h	/^    uint16_t	min_local_timeout;$/;"	m	struct:__anon175
min_local_timeout	./bt.h	/^    uint16_t	min_local_timeout;$/;"	m	struct:__anon72
min_mtu	./bt-l2cap.c	/^        int min_mtu;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
min_mtu	./bt-l2cap.c	/^    int min_mtu;$/;"	m	struct:bt_l2cap_psm_s	file:
min_period	./bt.h	/^    uint16_t	min_period;	\/* 1.28s units *\/$/;"	m	struct:__anon31
min_remote_timeout	./bt.h	/^    uint16_t	min_remote_timeout;$/;"	m	struct:__anon175
min_remote_timeout	./bt.h	/^    uint16_t	min_remote_timeout;$/;"	m	struct:__anon72
mipid_init	./nseries.c	/^static void *mipid_init(void)$/;"	f	file:
mipid_reset	./nseries.c	/^static void mipid_reset(struct mipid_s *s)$/;"	f	file:
mipid_s	./nseries.c	/^struct mipid_s {$/;"	s	file:
mipid_txrx	./nseries.c	/^static uint32_t mipid_txrx(void *opaque, uint32_t cmd, int len)$/;"	f	file:
mips_jazz_init	./mips_jazz.c	/^void mips_jazz_init (ram_addr_t ram_size,$/;"	f	file:
mips_jazz_machine_init	./mips_jazz.c	/^machine_init(mips_jazz_machine_init);$/;"	v
mips_jazz_machine_init	./mips_jazz.c	/^static void mips_jazz_machine_init(void)$/;"	f	file:
mips_machine	./mips_r4k.c	/^static QEMUMachine mips_machine = {$/;"	v	file:
mips_machine_init	./mips_r4k.c	/^machine_init(mips_machine_init);$/;"	v
mips_machine_init	./mips_r4k.c	/^static void mips_machine_init(void)$/;"	f	file:
mips_magnum_init	./mips_jazz.c	/^void mips_magnum_init (ram_addr_t ram_size,$/;"	f	file:
mips_magnum_machine	./mips_jazz.c	/^static QEMUMachine mips_magnum_machine = {$/;"	v	file:
mips_malta_init	./mips_malta.c	/^void mips_malta_init (ram_addr_t ram_size,$/;"	f	file:
mips_malta_machine	./mips_malta.c	/^static QEMUMachine mips_malta_machine = {$/;"	v	file:
mips_malta_machine_init	./mips_malta.c	/^machine_init(mips_malta_machine_init);$/;"	v
mips_malta_machine_init	./mips_malta.c	/^static void mips_malta_machine_init(void)$/;"	f	file:
mips_mipssim_init	./mips_mipssim.c	/^mips_mipssim_init (ram_addr_t ram_size,$/;"	f	file:
mips_mipssim_machine	./mips_mipssim.c	/^static QEMUMachine mips_mipssim_machine = {$/;"	v	file:
mips_mipssim_machine_init	./mips_mipssim.c	/^machine_init(mips_mipssim_machine_init);$/;"	v
mips_mipssim_machine_init	./mips_mipssim.c	/^static void mips_mipssim_machine_init(void)$/;"	f	file:
mips_pica61_init	./mips_jazz.c	/^void mips_pica61_init (ram_addr_t ram_size,$/;"	f	file:
mips_pica61_machine	./mips_jazz.c	/^static QEMUMachine mips_pica61_machine = {$/;"	v	file:
mips_qemu_iomemtype	./mips_r4k.c	/^static int mips_qemu_iomemtype = 0;$/;"	v	file:
mips_qemu_read	./mips_r4k.c	/^static CPUReadMemoryFunc *mips_qemu_read[] = {$/;"	v	file:
mips_qemu_readl	./mips_r4k.c	/^static uint32_t mips_qemu_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mips_qemu_write	./mips_r4k.c	/^static CPUWriteMemoryFunc *mips_qemu_write[] = {$/;"	v	file:
mips_qemu_writel	./mips_r4k.c	/^static void mips_qemu_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
mips_r4k_init	./mips_r4k.c	/^void mips_r4k_init (ram_addr_t ram_size,$/;"	f	file:
mips_timer_cb	./mips_timer.c	/^static void mips_timer_cb (void *opaque)$/;"	f	file:
mipsnet_buffer_full	./mipsnet.c	/^static int mipsnet_buffer_full(MIPSnetState *s)$/;"	f	file:
mipsnet_can_receive	./mipsnet.c	/^static int mipsnet_can_receive(VLANClientState *vc)$/;"	f	file:
mipsnet_cleanup	./mipsnet.c	/^static void mipsnet_cleanup(VLANClientState *vc)$/;"	f	file:
mipsnet_init	./mipsnet.c	/^void mipsnet_init (int base, qemu_irq irq, NICInfo *nd)$/;"	f
mipsnet_ioport_read	./mipsnet.c	/^static uint32_t mipsnet_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
mipsnet_ioport_write	./mipsnet.c	/^static void mipsnet_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
mipsnet_load	./mipsnet.c	/^static int mipsnet_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
mipsnet_receive	./mipsnet.c	/^static ssize_t mipsnet_receive(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
mipsnet_reset	./mipsnet.c	/^static void mipsnet_reset(MIPSnetState *s)$/;"	f	file:
mipsnet_save	./mipsnet.c	/^static void mipsnet_save(QEMUFile *f, void *opaque)$/;"	f	file:
mipsnet_update_irq	./mipsnet.c	/^static void mipsnet_update_irq(MIPSnetState *s)$/;"	f	file:
mirror	./ssd0303.c	/^    int mirror;$/;"	m	struct:__anon404	file:
misc	./pcnet.c	/^    uint32_t misc;$/;"	m	struct:pcnet_TMD	file:
misc_control	./sm501.c	/^    uint32_t misc_control;$/;"	m	struct:SM501State	file:
misc_timing	./sm501.c	/^    uint32_t misc_timing;$/;"	m	struct:SM501State	file:
missing	./eepro100.c	71;"	d	file:
mixbuf	./adlib.c	/^    int16_t *mixbuf;$/;"	m	struct:__anon7	file:
mixbuf	./gus.c	/^    GUSsample *mixbuf;$/;"	m	struct:GUSState	file:
mixer	./omap2.c	/^    uint16_t mixer;$/;"	m	struct:omap_eac_s	file:
mixer_data	./ac97.c	/^    uint8_t mixer_data[256];$/;"	m	struct:AC97LinkState	file:
mixer_i2c	./musicpal.c	/^static i2c_interface *mixer_i2c;$/;"	v	file:
mixer_load	./ac97.c	/^static uint16_t mixer_load (AC97LinkState *s, uint32_t i)$/;"	f	file:
mixer_nreg	./sb16.c	/^    int mixer_nreg;$/;"	m	struct:SB16State	file:
mixer_regs	./sb16.c	/^    uint8_t mixer_regs[256];$/;"	m	struct:SB16State	file:
mixer_reset	./ac97.c	/^static void mixer_reset (AC97LinkState *s)$/;"	f	file:
mixer_store	./ac97.c	/^static void mixer_store (AC97LinkState *s, uint32_t i, uint16_t v)$/;"	f	file:
mm_base	./pxa.h	/^    target_phys_addr_t mm_base;$/;"	m	struct:__anon361
mm_regs	./pxa.h	/^    uint32_t mm_regs[0x1a];$/;"	m	struct:__anon361
mmc	./omap.h	/^    struct omap_mmc_s *mmc;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_mmc_s
mmc	./pxa.h	/^    PXA2xxMMCIState *mmc;$/;"	m	struct:__anon361
mmc1_ck	./omap_clk.c	/^static struct clk mmc1_ck = {$/;"	v	typeref:struct:clk	file:
mmc2_ck	./omap_clk.c	/^static struct clk mmc2_ck = {$/;"	v	typeref:struct:clk	file:
mmc_ctrl	./twl92230.c	/^    uint8_t mmc_ctrl[3];$/;"	m	struct:__anon453	file:
mmc_debounce	./twl92230.c	/^    uint8_t mmc_debounce;$/;"	m	struct:__anon453	file:
mmc_fck	./omap_clk.c	/^static struct clk mmc_fck = {$/;"	v	typeref:struct:clk	file:
mmc_ick	./omap_clk.c	/^static struct clk mmc_ick = {$/;"	v	typeref:struct:clk	file:
mmfr	./mcf_fec.c	/^    uint32_t mmfr;$/;"	m	struct:__anon287	file:
mmio	./sysbus.h	/^    } mmio[QDEV_MAX_MMIO];$/;"	m	struct:SysBusDevice	typeref:struct:SysBusDevice::__anon440
mmio_ide_cmd	./ide.c	/^static CPUWriteMemoryFunc *mmio_ide_cmd[] = {$/;"	v	file:
mmio_ide_cmd_write	./ide.c	/^static void mmio_ide_cmd_write (void *opaque, target_phys_addr_t addr,$/;"	f	file:
mmio_ide_init	./ide.c	/^void mmio_ide_init (target_phys_addr_t membase, target_phys_addr_t membase2,$/;"	f
mmio_ide_read	./ide.c	/^static uint32_t mmio_ide_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mmio_ide_reads	./ide.c	/^static CPUReadMemoryFunc *mmio_ide_reads[] = {$/;"	v	file:
mmio_ide_status	./ide.c	/^static CPUReadMemoryFunc *mmio_ide_status[] = {$/;"	v	file:
mmio_ide_status_read	./ide.c	/^static uint32_t mmio_ide_status_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mmio_ide_write	./ide.c	/^static void mmio_ide_write (void *opaque, target_phys_addr_t addr,$/;"	f	file:
mmio_ide_writes	./ide.c	/^static CPUWriteMemoryFunc *mmio_ide_writes[] = {$/;"	v	file:
mmio_index	./device-assignment.h	/^    int mmio_index;$/;"	m	struct:__anon206
mmio_index	./dp8393x.c	/^    int mmio_index;$/;"	m	struct:dp8393xState	file:
mmio_index	./e1000.c	/^    int mmio_index;$/;"	m	struct:E1000State_st	file:
mmio_index	./eepro100.c	/^    int mmio_index;$/;"	m	struct:__anon240	file:
mmio_index	./escc.c	/^    int mmio_index;$/;"	m	struct:SerialState	file:
mmio_index	./mcf_fec.c	/^    int mmio_index;$/;"	m	struct:__anon287	file:
mmio_index	./musicpal.c	/^    int mmio_index;$/;"	m	struct:mv88w8618_eth_state	file:
mmio_index	./pcnet.c	/^    int mmio_index, xmit_pos, recv_pos;$/;"	m	struct:PCNetState_st	file:
mmio_index	./smc91c111.c	/^    int mmio_index;$/;"	m	struct:__anon395	file:
mmio_index	./stellaris_enet.c	/^    int mmio_index;$/;"	m	struct:__anon415	file:
mmio_io_addr	./lsi53c895a.c	/^    int mmio_io_addr;$/;"	m	struct:__anon281	file:
mmio_mapfunc	./sysbus.h	/^typedef void (*mmio_mapfunc)(SysBusDevice *dev, target_phys_addr_t addr);$/;"	t
mmio_read	./ppc4xx_devs.c	/^static CPUReadMemoryFunc *mmio_read[] = {$/;"	v	file:
mmio_readb	./ppc4xx_devs.c	/^static uint32_t mmio_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mmio_readl	./ppc4xx_devs.c	/^static uint32_t mmio_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mmio_readlen	./ppc4xx_devs.c	/^static uint32_t mmio_readlen (ppc4xx_mmio_t *mmio,$/;"	f	file:
mmio_readw	./ppc4xx_devs.c	/^static uint32_t mmio_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mmio_write	./ppc4xx_devs.c	/^static CPUWriteMemoryFunc *mmio_write[] = {$/;"	v	file:
mmio_writeb	./ppc4xx_devs.c	/^static void mmio_writeb (void *opaque,$/;"	f	file:
mmio_writel	./ppc4xx_devs.c	/^static void mmio_writel (void *opaque,$/;"	f	file:
mmio_writelen	./ppc4xx_devs.c	/^static void mmio_writelen (ppc4xx_mmio_t *mmio,$/;"	f	file:
mmio_writew	./ppc4xx_devs.c	/^static void mmio_writew (void *opaque,$/;"	f	file:
mmrs	./lsi53c895a.c	/^    uint32_t mmrs;$/;"	m	struct:__anon281	file:
mmws	./lsi53c895a.c	/^    uint32_t mmws;$/;"	m	struct:__anon281	file:
mod_conf_ctrl	./omap.h	/^    uint32_t mod_conf_ctrl[1];$/;"	m	struct:omap_mpu_state_s
mode	./blizzard.c	/^    uint8_t mode;$/;"	m	struct:__anon18	file:
mode	./bt-l2cap.c	/^        int mode;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
mode	./bt.h	/^    uint8_t	mode;$/;"	m	struct:__anon114
mode	./bt.h	/^    uint8_t	mode;$/;"	m	struct:__anon115
mode	./bt.h	/^    uint8_t	mode;$/;"	m	struct:__anon117
mode	./bt.h	/^    uint8_t	mode;$/;"	m	struct:__anon118
mode	./bt.h	/^    uint8_t	mode;$/;"	m	struct:__anon136
mode	./bt.h	/^    uint8_t	mode;$/;"	m	struct:__anon158
mode	./dma.c	/^    uint8_t mode;$/;"	m	struct:dma_regs	file:
mode	./fmopl.h	/^	UINT32 mode;		\/* Reg.08 : CSM , notesel,etc.       *\/$/;"	m	struct:fm_opl_f
mode	./i8254.h	/^    uint8_t mode;$/;"	m	struct:PITChannelState
mode	./musicpal.c	/^    uint32_t mode;$/;"	m	struct:musicpal_lcd_state	file:
mode	./omap.h	/^        uint16_t mode;$/;"	m	struct:omap_mpu_state_s::dpll_ctl_s
mode	./omap1.c	/^    int mode;$/;"	m	struct:omap_watchdog_timer_s	file:
mode	./omap_dma.c	/^    omap_dma_addressing_t mode[2];$/;"	m	struct:omap_dma_channel_s	file:
mode	./omap_mmc.c	/^    int mode;$/;"	m	struct:omap_mmc_s	file:
mode	./pckbd.c	/^    uint8_t mode;$/;"	m	struct:KBDState	file:
mode	./pcnet.c	/^    uint16_t mode;$/;"	m	struct:pcnet_initblk16	file:
mode	./pcnet.c	/^    uint16_t mode;$/;"	m	struct:pcnet_initblk32	file:
mode	./rtl8139.c	/^    int      mode;$/;"	m	struct:EEprom9346	file:
mode	./sd.c	/^    } mode;$/;"	m	struct:SDState	typeref:enum:SDState::__anon381	file:
mode	./smbus.h	/^    int mode;$/;"	m	struct:SMBusDevice
mode	./ssd0303.c	/^    enum ssd0303_mode mode;$/;"	m	struct:__anon404	typeref:enum:__anon404::ssd0303_mode	file:
mode	./ssd0323.c	/^    enum ssd0323_mode mode;$/;"	m	struct:__anon405	typeref:enum:__anon405::ssd0323_mode	file:
mode	./ssi-sd.c	/^    ssi_sd_mode mode;$/;"	m	struct:__anon407	file:
mode	./stellaris.c	/^    uint32_t mode[2];$/;"	m	struct:gptm_state	file:
mode	./tc6393xb.c	/^        uint8_t mode;$/;"	m	struct:TC6393xbState::__anon445	file:
mode	./tsc210x.c	/^        int mode;$/;"	m	struct:__anon450::__anon451	file:
mode	./usb-msd.c	/^    enum USBMSDMode mode;$/;"	m	struct:__anon457	typeref:enum:__anon457::USBMSDMode	file:
mode	./usb-wacom.c	/^    } mode;$/;"	m	struct:USBWacomState	typeref:enum:USBWacomState::__anon466	file:
mode	./xen_disk.c	/^    char                *mode;$/;"	m	struct:XenBlkDev	file:
mode_f1	./omap.h	/^    omap_dma_addressing_t mode_f1;$/;"	m	struct:omap_dma_lcd_channel_s
mode_f2	./omap.h	/^    omap_dma_addressing_t mode_f2;$/;"	m	struct:omap_dma_lcd_channel_s
mode_regs	./tsc2005.c	/^static const uint16_t mode_regs[16] = {$/;"	v	file:
mode_regs	./tsc210x.c	/^static const uint16_t mode_regs[16] = {$/;"	v	file:
model	./acpi.c	/^static const char *model;$/;"	v	file:
model	./arm_gic.c	/^    unsigned model:1; \/* 0 = N:N, 1 = 1:N *\/$/;"	m	struct:gic_irq_state	file:
model	./lm832x.c	/^    uint16_t model;$/;"	m	struct:__anon274	file:
model	./omap_dma.c	/^    enum omap_dma_model model;$/;"	m	struct:omap_dma_s	typeref:enum:omap_dma_s::omap_dma_model	file:
model	./tsc2005.c	/^    uint16_t model;$/;"	m	struct:__anon448	file:
model	./tsc210x.c	/^    uint16_t model;$/;"	m	struct:__anon450	file:
model	./wdt_i6300esb.c	/^static WatchdogTimerModel model = {$/;"	v	file:
model	./wdt_ib700.c	/^static WatchdogTimerModel model = {$/;"	v	file:
modem	./omap2.c	/^    } modem, bt;$/;"	m	struct:omap_eac_s	typeref:struct:omap_eac_s::__anon304	file:
modem_state	./bt-hci-csr.c	/^    int modem_state;$/;"	m	struct:csrhci_s	file:
modem_status_poll	./serial.c	/^    struct QEMUTimer *modem_status_poll;$/;"	m	struct:SerialState	typeref:struct:SerialState::QEMUTimer	file:
modifiers	./spitz.c	/^    uint16_t modifiers;$/;"	m	struct:__anon401	file:
modifiers	./usb-hid.c	/^    uint16_t modifiers;$/;"	m	struct:USBKeyboardState	file:
module	./omap2.c	/^    struct omap2_gpio_s module[5];$/;"	m	struct:omap_gpif_s	typeref:struct:omap_gpif_s::omap2_gpio_s	file:
modules	./omap2.c	/^    int modules;$/;"	m	struct:omap_gpif_s	file:
monitor_timeout	./bt-l2cap.c	/^        int monitor_timeout;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
monitor_timer	./bt-l2cap.c	/^        QEMUTimer *monitor_timer;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
mono	./omap_lcdc.c	/^    int mono;$/;"	m	struct:omap_lcd_panel_s	file:
monomix	./wm8750.c	/^    uint8_t diff[2], pol, ds, monomix[2], alc, mute;$/;"	m	struct:__anon481	file:
more_work	./xen_disk.c	/^    int                 more_work;$/;"	m	struct:XenBlkDev	file:
mouse	./escc.c	/^    ser, kbd, mouse,$/;"	e	enum:__anon243	file:
mouse	./pckbd.c	/^    void *mouse;$/;"	m	struct:KBDState	file:
mouse_buttons	./ps2.c	/^    uint8_t mouse_buttons;$/;"	m	struct:__anon360	file:
mouse_detect_state	./ps2.c	/^    uint8_t mouse_detect_state;$/;"	m	struct:__anon360	file:
mouse_dx	./ps2.c	/^    int mouse_dx; \/* current values, needed for 'poll' mode *\/$/;"	m	struct:__anon360	file:
mouse_dy	./ps2.c	/^    int mouse_dy;$/;"	m	struct:__anon360	file:
mouse_dz	./ps2.c	/^    int mouse_dz;$/;"	m	struct:__anon360	file:
mouse_grabbed	./usb-hid.c	/^    int mouse_grabbed;$/;"	m	struct:USBMouseState	file:
mouse_grabbed	./usb-wacom.c	/^    int mouse_grabbed;$/;"	m	struct:USBWacomState	file:
mouse_resolution	./ps2.c	/^    uint8_t mouse_resolution;$/;"	m	struct:__anon360	file:
mouse_sample_rate	./ps2.c	/^    uint8_t mouse_sample_rate;$/;"	m	struct:__anon360	file:
mouse_status	./ps2.c	/^    uint8_t mouse_status;$/;"	m	struct:__anon360	file:
mouse_type	./ps2.c	/^    uint8_t mouse_type; \/* 0 = PS2, 3 = IMPS\/2, 4 = IMEX *\/$/;"	m	struct:__anon360	file:
mouse_wrap	./ps2.c	/^    uint8_t mouse_wrap;$/;"	m	struct:__anon360	file:
mpath	./wm8750.c	/^    uint8_t path[4], mpath[2], power, format;$/;"	m	struct:__anon481	file:
mpc8544_copy_soc_cell	./ppce500_mpc8544ds.c	/^static int mpc8544_copy_soc_cell(void *fdt, const char *node, const char *prop)$/;"	f	file:
mpc8544_load_device_tree	./ppce500_mpc8544ds.c	/^static void *mpc8544_load_device_tree(target_phys_addr_t addr,$/;"	f	file:
mpc8544ds_init	./ppce500_mpc8544ds.c	/^static void mpc8544ds_init(ram_addr_t ram_size,$/;"	f	file:
mpc8544ds_machine	./ppce500_mpc8544ds.c	/^static QEMUMachine mpc8544ds_machine = {$/;"	v	file:
mpc8544ds_machine_init	./ppce500_mpc8544ds.c	/^machine_init(mpc8544ds_machine_init);$/;"	v
mpc8544ds_machine_init	./ppce500_mpc8544ds.c	/^static void mpc8544ds_machine_init(void)$/;"	f	file:
mpc85xx_pci_map_irq	./ppce500_pci.c	/^static int mpc85xx_pci_map_irq(PCIDevice *pci_dev, int irq_num)$/;"	f	file:
mpc85xx_pci_set_irq	./ppce500_pci.c	/^static void mpc85xx_pci_set_irq(qemu_irq *pic, int irq_num, int level)$/;"	f	file:
mpcore	./mpcore.c	/^    struct mpcore_priv_state *mpcore;$/;"	m	struct:__anon292	typeref:struct:__anon292::mpcore_priv_state	file:
mpcore_irq_map	./mpcore.c	/^static const int mpcore_irq_map[32] = {$/;"	v	file:
mpcore_priv_init	./mpcore.c	/^static void mpcore_priv_init(SysBusDevice *dev)$/;"	f	file:
mpcore_priv_map	./mpcore.c	/^static void mpcore_priv_map(SysBusDevice *dev, target_phys_addr_t base)$/;"	f	file:
mpcore_priv_read	./mpcore.c	/^static uint32_t mpcore_priv_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
mpcore_priv_readfn	./mpcore.c	/^static CPUReadMemoryFunc *mpcore_priv_readfn[] = {$/;"	v	file:
mpcore_priv_state	./mpcore.c	/^typedef struct mpcore_priv_state {$/;"	s	file:
mpcore_priv_state	./mpcore.c	/^} mpcore_priv_state;$/;"	t	typeref:struct:mpcore_priv_state	file:
mpcore_priv_write	./mpcore.c	/^static void mpcore_priv_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
mpcore_priv_writefn	./mpcore.c	/^static CPUWriteMemoryFunc *mpcore_priv_writefn[] = {$/;"	v	file:
mpcore_register_devices	./mpcore.c	/^static void mpcore_register_devices(void)$/;"	f	file:
mpcore_rirq_set_irq	./mpcore.c	/^static void mpcore_rirq_set_irq(void *opaque, int irq, int level)$/;"	f	file:
mpcore_rirq_state	./mpcore.c	/^} mpcore_rirq_state;$/;"	t	typeref:struct:__anon293	file:
mpcore_timer_init	./mpcore.c	/^static void mpcore_timer_init(mpcore_priv_state *mpcore,$/;"	f	file:
mpcore_timer_read	./mpcore.c	/^static uint32_t mpcore_timer_read(mpcore_timer_state *s, int offset)$/;"	f	file:
mpcore_timer_reload	./mpcore.c	/^static void mpcore_timer_reload(mpcore_timer_state *s, int restart)$/;"	f	file:
mpcore_timer_scale	./mpcore.c	/^static inline uint32_t mpcore_timer_scale(mpcore_timer_state *s)$/;"	f	file:
mpcore_timer_state	./mpcore.c	/^} mpcore_timer_state;$/;"	t	typeref:struct:__anon292	file:
mpcore_timer_tick	./mpcore.c	/^static void mpcore_timer_tick(void *opaque)$/;"	f	file:
mpcore_timer_update_irq	./mpcore.c	/^static inline void mpcore_timer_update_irq(mpcore_timer_state *s)$/;"	f	file:
mpcore_timer_write	./mpcore.c	/^static void mpcore_timer_write(mpcore_timer_state *s, int offset,$/;"	f	file:
mpic_cpu_read	./openpic.c	/^static CPUReadMemoryFunc *mpic_cpu_read[] = {$/;"	v	file:
mpic_cpu_write	./openpic.c	/^static CPUWriteMemoryFunc *mpic_cpu_write[] = {$/;"	v	file:
mpic_ext_read	./openpic.c	/^static CPUReadMemoryFunc *mpic_ext_read[] = {$/;"	v	file:
mpic_ext_write	./openpic.c	/^static CPUWriteMemoryFunc *mpic_ext_write[] = {$/;"	v	file:
mpic_glb_read	./openpic.c	/^static CPUReadMemoryFunc *mpic_glb_read[] = {$/;"	v	file:
mpic_glb_write	./openpic.c	/^static CPUWriteMemoryFunc *mpic_glb_write[] = {$/;"	v	file:
mpic_ide_bits	./openpic.c	/^enum mpic_ide_bits {$/;"	g	file:
mpic_init	./openpic.c	/^qemu_irq *mpic_init (target_phys_addr_t base, int nb_cpus,$/;"	f
mpic_int_read	./openpic.c	/^static CPUReadMemoryFunc *mpic_int_read[] = {$/;"	v	file:
mpic_int_write	./openpic.c	/^static CPUWriteMemoryFunc *mpic_int_write[] = {$/;"	v	file:
mpic_irq_raise	./openpic.c	/^static void mpic_irq_raise(openpic_t *mpp, int n_CPU, IRQ_src_t *src)$/;"	f	file:
mpic_msg_read	./openpic.c	/^static CPUReadMemoryFunc *mpic_msg_read[] = {$/;"	v	file:
mpic_msg_write	./openpic.c	/^static CPUWriteMemoryFunc *mpic_msg_write[] = {$/;"	v	file:
mpic_msi_read	./openpic.c	/^static CPUReadMemoryFunc *mpic_msi_read[] = {$/;"	v	file:
mpic_msi_write	./openpic.c	/^static CPUWriteMemoryFunc *mpic_msi_write[] = {$/;"	v	file:
mpic_reset	./openpic.c	/^static void mpic_reset (void *opaque)$/;"	f	file:
mpic_src_ext_read	./openpic.c	/^static uint32_t mpic_src_ext_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mpic_src_ext_write	./openpic.c	/^static void mpic_src_ext_write (void *opaque, target_phys_addr_t addr,$/;"	f	file:
mpic_src_int_read	./openpic.c	/^static uint32_t mpic_src_int_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mpic_src_int_write	./openpic.c	/^static void mpic_src_int_write (void *opaque, target_phys_addr_t addr,$/;"	f	file:
mpic_src_msg_read	./openpic.c	/^static uint32_t mpic_src_msg_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mpic_src_msg_write	./openpic.c	/^static void mpic_src_msg_write (void *opaque, target_phys_addr_t addr,$/;"	f	file:
mpic_src_msi_read	./openpic.c	/^static uint32_t mpic_src_msi_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mpic_src_msi_write	./openpic.c	/^static void mpic_src_msi_write (void *opaque, target_phys_addr_t addr,$/;"	f	file:
mpic_timer_read	./openpic.c	/^static uint32_t mpic_timer_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
mpic_timer_write	./openpic.c	/^static void mpic_timer_write (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
mpic_tmr_read	./openpic.c	/^static CPUReadMemoryFunc *mpic_tmr_read[] = {$/;"	v	file:
mpic_tmr_write	./openpic.c	/^static CPUWriteMemoryFunc *mpic_tmr_write[] = {$/;"	v	file:
mps	./bt-l2cap.c	/^        int mps;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
mpu	./omap.h	/^    struct omap_mpu_state_s *mpu;$/;"	m	struct:omap_dma_lcd_channel_s	typeref:struct:omap_dma_lcd_channel_s::omap_mpu_state_s
mpu	./omap2.c	/^    struct omap_mpu_state_s *mpu;$/;"	m	struct:omap_prcm_s	typeref:struct:omap_prcm_s::omap_mpu_state_s	file:
mpu	./omap2.c	/^    struct omap_mpu_state_s *mpu;$/;"	m	struct:omap_sysctl_s	typeref:struct:omap_sysctl_s::omap_mpu_state_s	file:
mpu	./omap_dma.c	/^    struct omap_mpu_state_s *mpu;$/;"	m	struct:omap_dma_s	typeref:struct:omap_dma_s::omap_mpu_state_s	file:
mpu_fclk	./omap_clk.c	/^static struct clk mpu_fclk = {$/;"	v	typeref:struct:clk	file:
mpu_iclk	./omap_clk.c	/^static struct clk mpu_iclk = {$/;"	v	typeref:struct:clk	file:
mpu_model	./omap.h	/^    } mpu_model;$/;"	m	struct:omap_mpu_state_s	typeref:enum:omap_mpu_state_s::omap_mpu_model
mpui_ctrl	./omap.h	/^    uint32_t mpui_ctrl;$/;"	m	struct:omap_mpu_state_s
mpuio	./omap.h	/^    struct omap_mpuio_s *mpuio;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_mpuio_s
mr	./mcf_uart.c	/^    uint8_t mr[2];$/;"	m	struct:__anon290	file:
mr	./pl031.c	/^    uint32_t mr;$/;"	m	struct:__anon334	file:
mris	./stellaris.c	/^    uint32_t mris;$/;"	m	struct:__anon411	file:
mrxd	./stellaris_enet.c	/^    uint32_t mrxd;$/;"	m	struct:__anon415	file:
ms	./ppc4xx_pci.c	/^    uint32_t ms;$/;"	m	struct:PCITargetMap	file:
ms_kb_base	./sun4m.c	/^    target_phys_addr_t counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4d_hwdef	file:
ms_kb_base	./sun4m.c	/^    target_phys_addr_t intctl_base, counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4c_hwdef	file:
ms_kb_base	./sun4m.c	/^    target_phys_addr_t intctl_base, counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4m_hwdef	file:
ms_kb_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, fd_irq, me_irq, cs_irq, ecc_irq;$/;"	m	struct:sun4m_hwdef	file:
ms_kb_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, fd_irq, me_irq;$/;"	m	struct:sun4c_hwdef	file:
ms_kb_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, me_irq;$/;"	m	struct:sun4d_hwdef	file:
msa	./stellaris.c	/^    uint32_t msa;$/;"	m	struct:__anon411	file:
mscr	./mcf_fec.c	/^    uint32_t mscr;$/;"	m	struct:__anon287	file:
mscrd	./mst_fpga.c	/^	uint32_t mscrd;$/;"	m	struct:mst_irq_state	file:
mscwr1	./mst_fpga.c	/^	uint32_t mscwr1;$/;"	m	struct:mst_irq_state	file:
mscwr2	./mst_fpga.c	/^	uint32_t mscwr2;$/;"	m	struct:mst_irq_state	file:
mscwr3	./mst_fpga.c	/^	uint32_t mscwr3;$/;"	m	struct:mst_irq_state	file:
msg	./lsi53c895a.c	/^    uint8_t msg[LSI_MAX_MSGIN_LEN];$/;"	m	struct:__anon281	file:
msg_action	./lsi53c895a.c	/^    int msg_action;$/;"	m	struct:__anon281	file:
msg_len	./lsi53c895a.c	/^    int msg_len;$/;"	m	struct:__anon281	file:
msg_length	./pcnet.c	/^    uint32_t msg_length;$/;"	m	struct:pcnet_RMD	file:
msix_add_config	./msix.c	/^static int msix_add_config(struct PCIDevice *pdev, unsigned short nentries,$/;"	f	file:
msix_bar_size	./msix.c	/^uint32_t msix_bar_size(PCIDevice *dev)$/;"	f
msix_bar_size	./pci.h	/^    uint32_t msix_bar_size;$/;"	m	struct:PCIDevice
msix_cap	./pci.h	/^    uint8_t msix_cap;$/;"	m	struct:PCIDevice
msix_clr_pending	./msix.c	/^static void msix_clr_pending(PCIDevice *dev, int vector)$/;"	f	file:
msix_enabled	./msix.c	/^int msix_enabled(PCIDevice *dev)$/;"	f
msix_entries_nr	./pci.h	/^    int msix_entries_nr;$/;"	m	struct:PCIDevice
msix_entry_used	./pci.h	/^    unsigned *msix_entry_used;$/;"	m	struct:PCIDevice
msix_free_irq_entries	./msix.c	/^static void msix_free_irq_entries(PCIDevice *dev)$/;"	f	file:
msix_init	./msix.c	/^int msix_init(struct PCIDevice *dev, unsigned short nentries,$/;"	f
msix_irq_entries	./pci.h	/^    struct kvm_irq_routing_entry *msix_irq_entries;$/;"	m	struct:PCIDevice	typeref:struct:PCIDevice::kvm_irq_routing_entry
msix_is_masked	./msix.c	/^static int msix_is_masked(PCIDevice *dev, int vector)$/;"	f	file:
msix_is_pending	./msix.c	/^static int msix_is_pending(PCIDevice *dev, int vector)$/;"	f	file:
msix_load	./msix.c	/^void msix_load(PCIDevice *dev, QEMUFile *f)$/;"	f
msix_mmio_index	./pci.h	/^    int msix_mmio_index;$/;"	m	struct:PCIDevice
msix_mmio_map	./msix.c	/^void msix_mmio_map(PCIDevice *d, int region_num,$/;"	f
msix_mmio_read	./device-assignment.c	/^static CPUReadMemoryFunc *msix_mmio_read[] = {$/;"	v	file:
msix_mmio_read	./msix.c	/^static CPUReadMemoryFunc *msix_mmio_read[] = {$/;"	v	file:
msix_mmio_read_unallowed	./msix.c	/^static uint32_t msix_mmio_read_unallowed(void *opaque, target_phys_addr_t addr)$/;"	f	file:
msix_mmio_readb	./device-assignment.c	/^static uint32_t msix_mmio_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
msix_mmio_readl	./device-assignment.c	/^static uint32_t msix_mmio_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
msix_mmio_readl	./msix.c	/^static uint32_t msix_mmio_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
msix_mmio_readw	./device-assignment.c	/^static uint32_t msix_mmio_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
msix_mmio_write	./device-assignment.c	/^static CPUWriteMemoryFunc *msix_mmio_write[] = {$/;"	v	file:
msix_mmio_write	./msix.c	/^static CPUWriteMemoryFunc *msix_mmio_write[] = {$/;"	v	file:
msix_mmio_write_unallowed	./msix.c	/^static void msix_mmio_write_unallowed(void *opaque, target_phys_addr_t addr,$/;"	f	file:
msix_mmio_writeb	./device-assignment.c	/^static void msix_mmio_writeb(void *opaque,$/;"	f	file:
msix_mmio_writel	./device-assignment.c	/^static void msix_mmio_writel(void *opaque,$/;"	f	file:
msix_mmio_writel	./msix.c	/^static void msix_mmio_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
msix_mmio_writew	./device-assignment.c	/^static void msix_mmio_writew(void *opaque,$/;"	f	file:
msix_notify	./msix.c	/^void msix_notify(PCIDevice *dev, unsigned vector)$/;"	f
msix_pending_byte	./msix.c	/^static uint8_t *msix_pending_byte(PCIDevice *dev, int vector)$/;"	f	file:
msix_pending_mask	./msix.c	/^static uint8_t msix_pending_mask(int vector)$/;"	f	file:
msix_present	./msix.c	/^int msix_present(PCIDevice *dev)$/;"	f
msix_reset	./msix.c	/^void msix_reset(PCIDevice *dev)$/;"	f
msix_save	./msix.c	/^void msix_save(PCIDevice *dev, QEMUFile *f)$/;"	f
msix_set_pending	./msix.c	/^static void msix_set_pending(PCIDevice *dev, int vector)$/;"	f	file:
msix_supported	./msix.c	/^int msix_supported;$/;"	v
msix_table_addr	./device-assignment.h	/^    target_phys_addr_t msix_table_addr;$/;"	m	struct:__anon206
msix_table_page	./device-assignment.h	/^    void *msix_table_page;$/;"	m	struct:__anon206
msix_table_page	./pci.h	/^    uint8_t *msix_table_page;$/;"	m	struct:PCIDevice
msix_uninit	./msix.c	/^int msix_uninit(PCIDevice *dev)$/;"	f
msix_vector_unuse	./msix.c	/^void msix_vector_unuse(PCIDevice *dev, unsigned vector)$/;"	f
msix_vector_use	./msix.c	/^int msix_vector_use(PCIDevice *dev, unsigned vector)$/;"	f
msix_write_config	./msix.c	/^void msix_write_config(PCIDevice *dev, uint32_t addr,$/;"	f
msk	./r2d.c	/^static const struct { short irl; uint16_t msk; } irqtab[NR_IRQS] = {$/;"	m	struct:__anon376	file:
msmouse_chr_close	./msmouse.c	/^static void msmouse_chr_close (struct CharDriverState *chr)$/;"	f	file:
msmouse_chr_write	./msmouse.c	/^static int msmouse_chr_write (struct CharDriverState *s, const uint8_t *buf, int len)$/;"	f	file:
msmouse_event	./msmouse.c	/^static void msmouse_event(void *opaque,$/;"	f	file:
msr	./fdc.c	/^    uint8_t msr;$/;"	m	struct:fdctrl_t	file:
msr	./serial.c	/^    uint8_t msr; \/* read only *\/$/;"	m	struct:SerialState	file:
msr	./vga_int.h	/^    uint8_t msr; \/* Misc Output Register *\/$/;"	m	struct:VGACommonState
mss	./e1000.c	/^        uint16_t mss;$/;"	m	struct:E1000State_st::e1000_tx	file:
mss	./e1000_hw.h	/^            uint16_t mss;       \/* Maximum segment size *\/$/;"	m	struct:e1000_context_desc::__anon229::__anon230
mst_fpga_load	./mst_fpga.c	/^mst_fpga_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
mst_fpga_readb	./mst_fpga.c	/^mst_fpga_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
mst_fpga_readfn	./mst_fpga.c	/^static CPUReadMemoryFunc *mst_fpga_readfn[] = {$/;"	v	file:
mst_fpga_save	./mst_fpga.c	/^mst_fpga_save(QEMUFile *f, void *opaque)$/;"	f	file:
mst_fpga_set_irq	./mst_fpga.c	/^mst_fpga_set_irq(void *opaque, int irq, int level)$/;"	f	file:
mst_fpga_update_gpio	./mst_fpga.c	/^mst_fpga_update_gpio(mst_irq_state *s)$/;"	f	file:
mst_fpga_writeb	./mst_fpga.c	/^mst_fpga_writeb(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
mst_fpga_writefn	./mst_fpga.c	/^static CPUWriteMemoryFunc *mst_fpga_writefn[] = {$/;"	v	file:
mst_irq_init	./mst_fpga.c	/^qemu_irq *mst_irq_init(PXA2xxState *cpu, uint32_t base, int irq)$/;"	f
mst_irq_state	./mst_fpga.c	/^typedef struct mst_irq_state{$/;"	s	file:
mst_irq_state	./mst_fpga.c	/^}mst_irq_state;$/;"	t	typeref:struct:mst_irq_state	file:
msuspendmux	./omap2.c	/^    uint32_t msuspendmux[5];$/;"	m	struct:omap_sysctl_s	file:
mtpr	./stellaris.c	/^    uint32_t mtpr;$/;"	m	struct:__anon411	file:
mtu	./bt.h	/^    int mtu;$/;"	m	struct:bt_device_s
mtxd	./stellaris_enet.c	/^    uint32_t mtxd;$/;"	m	struct:__anon415	file:
mul	./fmopl.h	/^	UINT32 mul;		\/* multiple        :ML_TABLE[ML]       *\/$/;"	m	struct:fm_opl_slot
mult	./eepro100.c	/^    uint8_t mult[8];            \/* multicast mask array *\/$/;"	m	struct:__anon240	file:
mult	./ne2000.c	/^    uint8_t mult[8]; \/* multicast mask array *\/$/;"	m	struct:NE2000State	file:
mult	./rtl8139.c	/^    uint8_t mult[8]; \/* multicast mask array *\/$/;"	m	struct:RTL8139State	file:
mult_sectors	./ide.c	/^    int mult_sectors;$/;"	m	struct:IDEState	file:
multi_overflow	./virtio-net.c	/^        uint8_t multi_overflow;$/;"	m	struct:VirtIONet::__anon470	file:
multiplier	./omap_clk.c	/^    unsigned int multiplier;	\/* Rate relative to input (if .enabled) *\/$/;"	m	struct:clk	file:
musb	./tusb6010.c	/^    MUSBState *musb;$/;"	m	struct:TUSBState	file:
musb	./usb-musb.c	/^    MUSBState *musb;$/;"	m	struct:__anon458	file:
musb_attach	./usb-musb.c	/^static void musb_attach(USBPort *port, USBDevice *dev)$/;"	f	file:
musb_busctl_readb	./usb-musb.c	/^static uint8_t musb_busctl_readb(void *opaque, int ep, int addr)$/;"	f	file:
musb_busctl_readh	./usb-musb.c	/^static uint16_t musb_busctl_readh(void *opaque, int ep, int addr)$/;"	f	file:
musb_busctl_writeb	./usb-musb.c	/^static void musb_busctl_writeb(void *opaque, int ep, int addr, uint8_t value)$/;"	f	file:
musb_busctl_writeh	./usb-musb.c	/^static void musb_busctl_writeh(void *opaque, int ep, int addr, uint16_t value)$/;"	f	file:
musb_cb_tick	./usb-musb.c	494;"	d	file:
musb_cb_tick0	./usb-musb.c	/^static inline void musb_cb_tick0(void *opaque)$/;"	f	file:
musb_cb_tick1	./usb-musb.c	/^static inline void musb_cb_tick1(void *opaque)$/;"	f	file:
musb_core_intr_clear	./usb-musb.c	/^void musb_core_intr_clear(MUSBState *s, uint32_t mask)$/;"	f
musb_core_intr_get	./usb-musb.c	/^uint32_t musb_core_intr_get(MUSBState *s)$/;"	f
musb_ep_frame_cancel	./usb-musb.c	/^static void musb_ep_frame_cancel(MUSBEndPoint *ep, int dir)$/;"	f	file:
musb_ep_readb	./usb-musb.c	/^static uint8_t musb_ep_readb(void *opaque, int ep, int addr)$/;"	f	file:
musb_ep_readh	./usb-musb.c	/^static uint16_t musb_ep_readh(void *opaque, int ep, int addr)$/;"	f	file:
musb_ep_writeb	./usb-musb.c	/^static void musb_ep_writeb(void *opaque, int ep, int addr, uint8_t value)$/;"	f	file:
musb_ep_writeh	./usb-musb.c	/^static void musb_ep_writeh(void *opaque, int ep, int addr, uint16_t value)$/;"	f	file:
musb_init	./usb-musb.c	/^} *musb_init(qemu_irq *irqs)$/;"	f
musb_intr_set	./usb-musb.c	/^static void musb_intr_set(MUSBState *s, int line, int level)$/;"	f	file:
musb_irq_connect	./usb.h	/^    musb_irq_connect,$/;"	e	enum:musb_irq_source_e
musb_irq_disconnect	./usb.h	/^    musb_irq_disconnect,$/;"	e	enum:musb_irq_source_e
musb_irq_resume	./usb.h	/^    musb_irq_resume,$/;"	e	enum:musb_irq_source_e
musb_irq_rst_babble	./usb.h	/^    musb_irq_rst_babble,$/;"	e	enum:musb_irq_source_e
musb_irq_rx	./usb.h	/^    musb_irq_rx,$/;"	e	enum:musb_irq_source_e
musb_irq_sof	./usb.h	/^    musb_irq_sof,$/;"	e	enum:musb_irq_source_e
musb_irq_source_e	./usb.h	/^enum musb_irq_source_e {$/;"	g
musb_irq_suspend	./usb.h	/^    musb_irq_suspend = 0,$/;"	e	enum:musb_irq_source_e
musb_irq_tx	./usb.h	/^    musb_irq_tx,$/;"	e	enum:musb_irq_source_e
musb_irq_vbus_error	./usb.h	/^    musb_irq_vbus_error,$/;"	e	enum:musb_irq_source_e
musb_irq_vbus_request	./usb.h	/^    musb_irq_vbus_request,$/;"	e	enum:musb_irq_source_e
musb_packet	./usb-musb.c	/^static inline void musb_packet(MUSBState *s, MUSBEndPoint *ep,$/;"	f	file:
musb_read	./usb-musb.c	/^CPUReadMemoryFunc *musb_read[] = {$/;"	v
musb_readb	./usb-musb.c	/^static uint32_t musb_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
musb_readh	./usb-musb.c	/^static uint32_t musb_readh(void *opaque, target_phys_addr_t addr)$/;"	f	file:
musb_readw	./usb-musb.c	/^static uint32_t musb_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
musb_rx_intr_set	./usb-musb.c	/^static void musb_rx_intr_set(MUSBState *s, int line, int level)$/;"	f	file:
musb_rx_packet_complete	./usb-musb.c	/^static void musb_rx_packet_complete(USBPacket *packey, void *opaque)$/;"	f	file:
musb_rx_req	./usb-musb.c	/^static void musb_rx_req(MUSBState *s, int epnum)$/;"	f	file:
musb_schedule0_cb	./usb-musb.c	/^static void musb_schedule0_cb(USBPacket *packey, void *opaque)$/;"	f	file:
musb_schedule1_cb	./usb-musb.c	/^static void musb_schedule1_cb(USBPacket *packey, void *opaque)$/;"	f	file:
musb_schedule_cb	./usb-musb.c	/^static inline void musb_schedule_cb(USBPacket *packey, void *opaque, int dir)$/;"	f	file:
musb_session_update	./usb-musb.c	/^static void musb_session_update(MUSBState *s, int prev_dev, int prev_sess)$/;"	f	file:
musb_set_session	./usb.h	/^    musb_set_session,$/;"	e	enum:musb_irq_source_e
musb_set_size	./usb-musb.c	/^void musb_set_size(MUSBState *s, int epnum, int size, int is_tx)$/;"	f
musb_set_vbus	./usb.h	/^    musb_set_vbus,$/;"	e	enum:musb_irq_source_e
musb_timeout	./usb-musb.c	/^static int musb_timeout(int ttype, int speed, int val)$/;"	f	file:
musb_tx_intr_set	./usb-musb.c	/^static void musb_tx_intr_set(MUSBState *s, int line, int level)$/;"	f	file:
musb_tx_packet_complete	./usb-musb.c	/^static void musb_tx_packet_complete(USBPacket *packey, void *opaque)$/;"	f	file:
musb_tx_rdy	./usb-musb.c	/^static void musb_tx_rdy(MUSBState *s, int epnum)$/;"	f	file:
musb_vbus_set	./usb-musb.c	/^static void musb_vbus_set(MUSBState *s, int level)$/;"	f	file:
musb_write	./usb-musb.c	/^CPUWriteMemoryFunc *musb_write[] = {$/;"	v
musb_writeb	./usb-musb.c	/^static void musb_writeb(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
musb_writeh	./usb-musb.c	/^static void musb_writeh(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
musb_writew	./usb-musb.c	/^static void musb_writew(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
musicpal_audio_clock_update	./musicpal.c	/^static void musicpal_audio_clock_update(musicpal_audio_state *s)$/;"	f	file:
musicpal_audio_init	./musicpal.c	/^static i2c_interface *musicpal_audio_init(qemu_irq irq)$/;"	f	file:
musicpal_audio_read	./musicpal.c	/^static uint32_t musicpal_audio_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
musicpal_audio_readfn	./musicpal.c	/^static CPUReadMemoryFunc *musicpal_audio_readfn[] = {$/;"	v	file:
musicpal_audio_reset	./musicpal.c	/^static void musicpal_audio_reset(void *opaque)$/;"	f	file:
musicpal_audio_state	./musicpal.c	/^typedef struct musicpal_audio_state {$/;"	s	file:
musicpal_audio_state	./musicpal.c	/^} musicpal_audio_state;$/;"	t	typeref:struct:musicpal_audio_state	file:
musicpal_audio_write	./musicpal.c	/^static void musicpal_audio_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
musicpal_audio_writefn	./musicpal.c	/^static CPUWriteMemoryFunc *musicpal_audio_writefn[] = {$/;"	v	file:
musicpal_binfo	./musicpal.c	/^static struct arm_boot_info musicpal_binfo = {$/;"	v	typeref:struct:arm_boot_info	file:
musicpal_gpio_init	./musicpal.c	/^static void musicpal_gpio_init(void)$/;"	f	file:
musicpal_gpio_read	./musicpal.c	/^static uint32_t musicpal_gpio_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
musicpal_gpio_readfn	./musicpal.c	/^static CPUReadMemoryFunc *musicpal_gpio_readfn[] = {$/;"	v	file:
musicpal_gpio_write	./musicpal.c	/^static void musicpal_gpio_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
musicpal_gpio_writefn	./musicpal.c	/^static CPUWriteMemoryFunc *musicpal_gpio_writefn[] = {$/;"	v	file:
musicpal_init	./musicpal.c	/^static void musicpal_init(ram_addr_t ram_size,$/;"	f	file:
musicpal_key_event	./musicpal.c	/^static void musicpal_key_event(void *opaque, int keycode)$/;"	f	file:
musicpal_lcd_init	./musicpal.c	/^static void musicpal_lcd_init(SysBusDevice *dev)$/;"	f	file:
musicpal_lcd_read	./musicpal.c	/^static uint32_t musicpal_lcd_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
musicpal_lcd_readfn	./musicpal.c	/^static CPUReadMemoryFunc *musicpal_lcd_readfn[] = {$/;"	v	file:
musicpal_lcd_state	./musicpal.c	/^typedef struct musicpal_lcd_state {$/;"	s	file:
musicpal_lcd_state	./musicpal.c	/^} musicpal_lcd_state;$/;"	t	typeref:struct:musicpal_lcd_state	file:
musicpal_lcd_write	./musicpal.c	/^static void musicpal_lcd_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
musicpal_lcd_writefn	./musicpal.c	/^static CPUWriteMemoryFunc *musicpal_lcd_writefn[] = {$/;"	v	file:
musicpal_machine	./musicpal.c	/^static QEMUMachine musicpal_machine = {$/;"	v	file:
musicpal_machine_init	./musicpal.c	/^machine_init(musicpal_machine_init);$/;"	v
musicpal_machine_init	./musicpal.c	/^static void musicpal_machine_init(void)$/;"	f	file:
musicpal_misc_init	./musicpal.c	/^static void musicpal_misc_init(void)$/;"	f	file:
musicpal_misc_read	./musicpal.c	/^static uint32_t musicpal_misc_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
musicpal_misc_readfn	./musicpal.c	/^static CPUReadMemoryFunc *musicpal_misc_readfn[] = {$/;"	v	file:
musicpal_misc_write	./musicpal.c	/^static void musicpal_misc_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
musicpal_misc_writefn	./musicpal.c	/^static CPUWriteMemoryFunc *musicpal_misc_writefn[] = {$/;"	v	file:
musicpal_register_devices	./musicpal.c	/^static void musicpal_register_devices(void)$/;"	f	file:
mute	./wm8750.c	/^    uint8_t diff[2], pol, ds, monomix[2], alc, mute;$/;"	m	struct:__anon481	file:
mux	./lm832x.c	/^    } mux;$/;"	m	struct:__anon274	typeref:struct:__anon274::__anon275	file:
mv88w8618_eth_init	./musicpal.c	/^static void mv88w8618_eth_init(SysBusDevice *dev)$/;"	f	file:
mv88w8618_eth_read	./musicpal.c	/^static uint32_t mv88w8618_eth_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
mv88w8618_eth_readfn	./musicpal.c	/^static CPUReadMemoryFunc *mv88w8618_eth_readfn[] = {$/;"	v	file:
mv88w8618_eth_state	./musicpal.c	/^typedef struct mv88w8618_eth_state {$/;"	s	file:
mv88w8618_eth_state	./musicpal.c	/^} mv88w8618_eth_state;$/;"	t	typeref:struct:mv88w8618_eth_state	file:
mv88w8618_eth_write	./musicpal.c	/^static void mv88w8618_eth_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
mv88w8618_eth_writefn	./musicpal.c	/^static CPUWriteMemoryFunc *mv88w8618_eth_writefn[] = {$/;"	v	file:
mv88w8618_flashcfg_init	./musicpal.c	/^static void mv88w8618_flashcfg_init(SysBusDevice *dev)$/;"	f	file:
mv88w8618_flashcfg_read	./musicpal.c	/^static uint32_t mv88w8618_flashcfg_read(void *opaque,$/;"	f	file:
mv88w8618_flashcfg_readfn	./musicpal.c	/^static CPUReadMemoryFunc *mv88w8618_flashcfg_readfn[] = {$/;"	v	file:
mv88w8618_flashcfg_state	./musicpal.c	/^typedef struct mv88w8618_flashcfg_state {$/;"	s	file:
mv88w8618_flashcfg_state	./musicpal.c	/^} mv88w8618_flashcfg_state;$/;"	t	typeref:struct:mv88w8618_flashcfg_state	file:
mv88w8618_flashcfg_write	./musicpal.c	/^static void mv88w8618_flashcfg_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
mv88w8618_flashcfg_writefn	./musicpal.c	/^static CPUWriteMemoryFunc *mv88w8618_flashcfg_writefn[] = {$/;"	v	file:
mv88w8618_pic_init	./musicpal.c	/^static void mv88w8618_pic_init(SysBusDevice *dev)$/;"	f	file:
mv88w8618_pic_read	./musicpal.c	/^static uint32_t mv88w8618_pic_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
mv88w8618_pic_readfn	./musicpal.c	/^static CPUReadMemoryFunc *mv88w8618_pic_readfn[] = {$/;"	v	file:
mv88w8618_pic_reset	./musicpal.c	/^static void mv88w8618_pic_reset(void *opaque)$/;"	f	file:
mv88w8618_pic_set_irq	./musicpal.c	/^static void mv88w8618_pic_set_irq(void *opaque, int irq, int level)$/;"	f	file:
mv88w8618_pic_state	./musicpal.c	/^typedef struct mv88w8618_pic_state$/;"	s	file:
mv88w8618_pic_state	./musicpal.c	/^} mv88w8618_pic_state;$/;"	t	typeref:struct:mv88w8618_pic_state	file:
mv88w8618_pic_update	./musicpal.c	/^static void mv88w8618_pic_update(mv88w8618_pic_state *s)$/;"	f	file:
mv88w8618_pic_write	./musicpal.c	/^static void mv88w8618_pic_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
mv88w8618_pic_writefn	./musicpal.c	/^static CPUWriteMemoryFunc *mv88w8618_pic_writefn[] = {$/;"	v	file:
mv88w8618_pit_init	./musicpal.c	/^static void mv88w8618_pit_init(SysBusDevice *dev)$/;"	f	file:
mv88w8618_pit_read	./musicpal.c	/^static uint32_t mv88w8618_pit_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
mv88w8618_pit_readfn	./musicpal.c	/^static CPUReadMemoryFunc *mv88w8618_pit_readfn[] = {$/;"	v	file:
mv88w8618_pit_state	./musicpal.c	/^typedef struct mv88w8618_pit_state {$/;"	s	file:
mv88w8618_pit_state	./musicpal.c	/^} mv88w8618_pit_state;$/;"	t	typeref:struct:mv88w8618_pit_state	file:
mv88w8618_pit_write	./musicpal.c	/^static void mv88w8618_pit_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
mv88w8618_pit_writefn	./musicpal.c	/^static CPUWriteMemoryFunc *mv88w8618_pit_writefn[] = {$/;"	v	file:
mv88w8618_rx_desc	./musicpal.c	/^typedef struct mv88w8618_rx_desc {$/;"	s	file:
mv88w8618_rx_desc	./musicpal.c	/^} mv88w8618_rx_desc;$/;"	t	typeref:struct:mv88w8618_rx_desc	file:
mv88w8618_timer_init	./musicpal.c	/^static void mv88w8618_timer_init(SysBusDevice *dev, mv88w8618_timer_state *s,$/;"	f	file:
mv88w8618_timer_state	./musicpal.c	/^typedef struct mv88w8618_timer_state {$/;"	s	file:
mv88w8618_timer_state	./musicpal.c	/^} mv88w8618_timer_state;$/;"	t	typeref:struct:mv88w8618_timer_state	file:
mv88w8618_timer_tick	./musicpal.c	/^static void mv88w8618_timer_tick(void *opaque)$/;"	f	file:
mv88w8618_tx_desc	./musicpal.c	/^typedef struct mv88w8618_tx_desc {$/;"	s	file:
mv88w8618_tx_desc	./musicpal.c	/^} mv88w8618_tx_desc;$/;"	t	typeref:struct:mv88w8618_tx_desc	file:
mv88w8618_wlan_init	./musicpal.c	/^static void mv88w8618_wlan_init(SysBusDevice *dev)$/;"	f	file:
mv88w8618_wlan_read	./musicpal.c	/^static uint32_t mv88w8618_wlan_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
mv88w8618_wlan_readfn	./musicpal.c	/^static CPUReadMemoryFunc *mv88w8618_wlan_readfn[] = {$/;"	v	file:
mv88w8618_wlan_write	./musicpal.c	/^static void mv88w8618_wlan_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
mv88w8618_wlan_writefn	./musicpal.c	/^static CPUWriteMemoryFunc *mv88w8618_wlan_writefn[] = {$/;"	v	file:
mx	./blizzard.c	/^    int mx[2];$/;"	m	struct:__anon18	file:
my	./blizzard.c	/^    int my[2];$/;"	m	struct:__anon18	file:
n	./irq.c	/^    int n;$/;"	m	struct:IRQState	file:
n	./rc4030.c	/^    int n;$/;"	m	struct:rc4030DMAState	file:
n800_atag_setup	./nseries.c	/^static int n800_atag_setup(struct arm_boot_info *info, void *p)$/;"	f	file:
n800_binfo	./nseries.c	/^static struct arm_boot_info n800_binfo = {$/;"	v	typeref:struct:arm_boot_info	file:
n800_dss_init	./nseries.c	/^static void n800_dss_init(struct rfbi_chip_s *chip)$/;"	f	file:
n800_gpiosw_info	./nseries.c	/^} n800_gpiosw_info[] = {$/;"	v	typeref:struct:omap_gpiosw_info_s	file:
n800_gpmc_init	./nseries.c	/^static void n800_gpmc_init(struct n800_s *s)$/;"	f	file:
n800_init	./nseries.c	/^static void n800_init(ram_addr_t ram_size,$/;"	f	file:
n800_key_event	./nseries.c	/^static void n800_key_event(void *opaque, int keycode)$/;"	f	file:
n800_keys	./nseries.c	/^static const int n800_keys[16] = {$/;"	v	file:
n800_machine	./nseries.c	/^static QEMUMachine n800_machine = {$/;"	v	file:
n800_mmc_cs_cb	./nseries.c	/^static void n800_mmc_cs_cb(void *opaque, int line, int level)$/;"	f	file:
n800_part_info	./nseries.c	/^} n800_part_info[] = {$/;"	v	typeref:struct:omap_partition_info_s	file:
n800_pinout	./nseries.c	/^static uint32_t n800_pinout[104] = {$/;"	v	file:
n800_pointercal	./nseries.c	/^static MouseTransformInfo n800_pointercal = {$/;"	v	file:
n800_s	./nseries.c	/^struct n800_s {$/;"	s	file:
n800_setup_nolo_tags	./nseries.c	/^static void n800_setup_nolo_tags(void *sram_base)$/;"	f	file:
n800_tsc_kbd_setup	./nseries.c	/^static void n800_tsc_kbd_setup(struct n800_s *s)$/;"	f	file:
n810_atag_setup	./nseries.c	/^static int n810_atag_setup(struct arm_boot_info *info, void *p)$/;"	f	file:
n810_binfo	./nseries.c	/^static struct arm_boot_info n810_binfo = {$/;"	v	typeref:struct:arm_boot_info	file:
n810_gpiosw_info	./nseries.c	/^}, n810_gpiosw_info[] = {$/;"	v	typeref:struct:omap_gpiosw_info_s	file:
n810_init	./nseries.c	/^static void n810_init(ram_addr_t ram_size,$/;"	f	file:
n810_kbd_setup	./nseries.c	/^static void n810_kbd_setup(struct n800_s *s)$/;"	f	file:
n810_key_event	./nseries.c	/^static void n810_key_event(void *opaque, int keycode)$/;"	f	file:
n810_keys	./nseries.c	/^static int n810_keys[0x80] = {$/;"	v	file:
n810_machine	./nseries.c	/^static QEMUMachine n810_machine = {$/;"	v	file:
n810_part_info	./nseries.c	/^}, n810_part_info[] = {$/;"	v	typeref:struct:omap_partition_info_s	file:
n810_pointercal	./nseries.c	/^static MouseTransformInfo n810_pointercal = {$/;"	v	file:
n810_tsc_setup	./nseries.c	/^static void n810_tsc_setup(struct n800_s *s)$/;"	f	file:
n8x0_atag_setup	./nseries.c	/^static int n8x0_atag_setup(void *p, int model)$/;"	f	file:
n8x0_bd_addr	./nseries.c	/^static bdaddr_t n8x0_bd_addr = {{ N8X0_BD_ADDR }};$/;"	v	file:
n8x0_boot_init	./nseries.c	/^static void n8x0_boot_init(void *opaque)$/;"	f	file:
n8x0_cal_bt_id	./nseries.c	/^static const uint8_t n8x0_cal_bt_id[] = {$/;"	v	file:
n8x0_cal_wlan_mac	./nseries.c	/^static const uint8_t n8x0_cal_wlan_mac[] = {$/;"	v	file:
n8x0_cbus_setup	./nseries.c	/^static void n8x0_cbus_setup(struct n800_s *s)$/;"	f	file:
n8x0_dss_setup	./nseries.c	/^static void n8x0_dss_setup(struct n800_s *s)$/;"	f	file:
n8x0_gpio_setup	./nseries.c	/^static void n8x0_gpio_setup(struct n800_s *s)$/;"	f	file:
n8x0_i2c_setup	./nseries.c	/^static void n8x0_i2c_setup(struct n800_s *s)$/;"	f	file:
n8x0_init	./nseries.c	/^static void n8x0_init(ram_addr_t ram_size, const char *boot_device,$/;"	f	file:
n8x0_nand_setup	./nseries.c	/^static void n8x0_nand_setup(struct n800_s *s)$/;"	f	file:
n8x0_spi_setup	./nseries.c	/^static void n8x0_spi_setup(struct n800_s *s)$/;"	f	file:
n8x0_uart_setup	./nseries.c	/^static void n8x0_uart_setup(struct n800_s *s)$/;"	f	file:
n8x0_usb_power_cb	./nseries.c	/^static void n8x0_usb_power_cb(void *opaque, int line, int level)$/;"	f	file:
n8x0_usb_setup	./nseries.c	/^static void n8x0_usb_setup(struct n800_s *s)$/;"	f	file:
nabcc_translation	./baum.c	/^static const uint8_t nabcc_translation[256] = {$/;"	v	file:
nabm_readb	./ac97.c	/^static uint32_t nabm_readb (void *opaque, uint32_t addr)$/;"	f	file:
nabm_readl	./ac97.c	/^static uint32_t nabm_readl (void *opaque, uint32_t addr)$/;"	f	file:
nabm_readw	./ac97.c	/^static uint32_t nabm_readw (void *opaque, uint32_t addr)$/;"	f	file:
nabm_writeb	./ac97.c	/^static void nabm_writeb (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
nabm_writel	./ac97.c	/^static void nabm_writel (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
nabm_writew	./ac97.c	/^static void nabm_writew (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
nam_readb	./ac97.c	/^static uint32_t nam_readb (void *opaque, uint32_t addr)$/;"	f	file:
nam_readl	./ac97.c	/^static uint32_t nam_readl (void *opaque, uint32_t addr)$/;"	f	file:
nam_readw	./ac97.c	/^static uint32_t nam_readw (void *opaque, uint32_t addr)$/;"	f	file:
nam_writeb	./ac97.c	/^static void nam_writeb (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
nam_writel	./ac97.c	/^static void nam_writel (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
nam_writew	./ac97.c	/^static void nam_writew (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
name	./boards.h	/^    const char *name;$/;"	m	struct:QEMUMachine
name	./bt.h	/^    char	name[248];$/;"	m	struct:__anon144
name	./bt.h	/^    char	name[248];$/;"	m	struct:__anon85
name	./bt.h	/^    char	name[248];$/;"	m	struct:__anon86
name	./device-assignment.h	/^    char name[15];$/;"	m	struct:AssignedDevInfo
name	./fdc.c	/^    const char* name;$/;"	m	struct:__anon266	file:
name	./firmware_abi.h	/^    char name[12];$/;"	m	struct:OpenBIOS_nvpart_v1
name	./nseries.c	/^    const char *name;$/;"	m	struct:omap_gpiosw_info_s	file:
name	./nseries.c	/^    const char *name;$/;"	m	struct:omap_partition_info_s	file:
name	./omap1.c	/^    const char *name;$/;"	m	struct:omap_map_s	file:
name	./omap_clk.c	/^    const char *name;$/;"	m	struct:clk	file:
name	./pci.h	/^    char name[64];$/;"	m	struct:PCIDevice
name	./qdev.h	/^    const char   *name;$/;"	m	struct:Property
name	./qdev.h	/^    const char *name;$/;"	m	struct:BusInfo
name	./qdev.h	/^    const char *name;$/;"	m	struct:BusState
name	./qdev.h	/^    const char *name;$/;"	m	struct:DeviceInfo
name	./qdev.h	/^    const char *name;$/;"	m	struct:PropertyInfo
name	./stellaris.c	/^    const char *name;$/;"	m	struct:__anon409	file:
name	./tsc210x.c	/^    const char *name;$/;"	m	struct:__anon450	file:
name	./usb-ohci.c	/^    const char *name;$/;"	m	struct:__anon462	file:
name	./virtio.h	/^    const char *name;$/;"	m	struct:VirtIODevice
name	./xen_backend.h	/^    char               name[64];$/;"	m	struct:XenDevice
nand	./axis_dev88.c	/^    NANDFlashState *nand;$/;"	m	struct:nand_state_t	file:
nand	./axis_dev88.c	/^    struct nand_state_t *nand;$/;"	m	struct:gpio_state_t	typeref:struct:gpio_state_t::nand_state_t	file:
nand	./nseries.c	/^    void *nand;$/;"	m	struct:n800_s	file:
nand	./spitz.c	/^    NANDFlashState *nand;$/;"	m	struct:__anon399	file:
nand	./tc6393xb.c	/^    } nand;$/;"	m	struct:TC6393xbState	typeref:struct:TC6393xbState::__anon445	file:
nand_command	./nand.c	/^static void nand_command(NANDFlashState *s)$/;"	f	file:
nand_done	./nand.c	/^void nand_done(NANDFlashState *s)$/;"	f
nand_ecc_precalc_table	./ecc.c	/^static const uint8_t nand_ecc_precalc_table[] = {$/;"	v	file:
nand_enable	./tc6393xb.c	/^    int nand_enable;$/;"	m	struct:TC6393xbState	file:
nand_flash_ids	./nand.c	/^} nand_flash_ids[0x100] = {$/;"	v	typeref:struct:__anon294	file:
nand_getio	./nand.c	/^uint8_t nand_getio(NANDFlashState *s)$/;"	f
nand_getpins	./nand.c	/^void nand_getpins(NANDFlashState *s, int *rb)$/;"	f
nand_init	./nand.c	/^NANDFlashState *nand_init(int manf_id, int chip_id)$/;"	f
nand_load	./nand.c	/^static int nand_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
nand_phys	./tc6393xb.c	/^    uint32_t nand_phys;$/;"	m	struct:TC6393xbState	file:
nand_read	./axis_dev88.c	/^static CPUReadMemoryFunc *nand_read[] = {$/;"	v	file:
nand_readl	./axis_dev88.c	/^static uint32_t nand_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
nand_reset	./nand.c	/^static void nand_reset(NANDFlashState *s)$/;"	f	file:
nand_save	./nand.c	/^static void nand_save(QEMUFile *f, void *opaque)$/;"	f	file:
nand_setio	./nand.c	/^void nand_setio(NANDFlashState *s, uint8_t value)$/;"	f
nand_setpins	./nand.c	/^void nand_setpins(NANDFlashState *s,$/;"	f
nand_state	./axis_dev88.c	/^static struct nand_state_t nand_state;$/;"	v	typeref:struct:nand_state_t	file:
nand_state_t	./axis_dev88.c	/^struct nand_state_t$/;"	s	file:
nand_write	./axis_dev88.c	/^static CPUWriteMemoryFunc *nand_write[] = {$/;"	v	file:
nand_writel	./axis_dev88.c	/^nand_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
native	./xen_blkif.h	/^	blkif_back_ring_t        native;$/;"	m	union:blkif_back_rings
nb_cpus	./arm-misc.h	/^    int nb_cpus;$/;"	m	struct:arm_boot_info
nb_cpus	./openpic.c	/^    int nb_cpus;$/;"	m	struct:openpic_t	file:
nb_devices	./ppc_mac.h	/^    int nb_devices;$/;"	m	struct:ADBBusState
nb_ide	./macio.c	/^    int nb_ide;$/;"	m	struct:macio_state_t	file:
nb_ports	./usb-hub.c	/^    int nb_ports;$/;"	m	struct:USBHubState	file:
nb_queue	./vmmouse.c	/^    uint16_t nb_queue;$/;"	m	struct:_VMMouseState	file:
nb_sectors	./extboot.c	/^	uint16_t nb_sectors;$/;"	m	struct:extboot_cmd::__anon250	file:
nb_sectors	./extboot.c	/^	uint64_t nb_sectors;$/;"	m	struct:extboot_cmd::__anon249	file:
nb_sectors	./ide.c	/^    int64_t nb_sectors;$/;"	m	struct:IDEState	file:
nbanks	./omap1.c	/^    unsigned char nbanks;$/;"	m	struct:omap_intr_handler_s	file:
nbanks	./ppc4xx_devs.c	/^    int nbanks;$/;"	m	struct:ppc4xx_sdram_t	file:
nblk	./omap_mmc.c	/^    uint16_t nblk;$/;"	m	struct:omap_mmc_s	file:
nblk_counter	./omap_mmc.c	/^    uint16_t nblk_counter;$/;"	m	struct:omap_mmc_s	file:
nchannels	./pl080.c	/^    int nchannels;$/;"	m	struct:__anon338	file:
ncmd	./bt.h	/^    uint8_t	ncmd;$/;"	m	struct:__anon151
ncmd	./bt.h	/^    uint8_t	ncmd;$/;"	m	struct:__anon152
nd	./qdev.h	/^    NICInfo *nd;$/;"	m	struct:DeviceState
ndis_oid	./usb-net.c	/^enum ndis_oid {$/;"	g	file:
ndis_query	./usb-net.c	/^static int ndis_query(USBNetState *s, uint32_t oid,$/;"	f	file:
ndis_set	./usb-net.c	/^static int ndis_set(USBNetState *s, uint32_t oid,$/;"	f	file:
ne2000	./ne2000.c	/^    NE2000State ne2000;$/;"	m	struct:PCINE2000State	file:
ne2000_asic_ioport_read	./ne2000.c	/^static uint32_t ne2000_asic_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
ne2000_asic_ioport_readl	./ne2000.c	/^static uint32_t ne2000_asic_ioport_readl(void *opaque, uint32_t addr)$/;"	f	file:
ne2000_asic_ioport_write	./ne2000.c	/^static void ne2000_asic_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ne2000_asic_ioport_writel	./ne2000.c	/^static void ne2000_asic_ioport_writel(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ne2000_buffer_full	./ne2000.c	/^static int ne2000_buffer_full(NE2000State *s)$/;"	f	file:
ne2000_can_receive	./ne2000.c	/^static int ne2000_can_receive(VLANClientState *vc)$/;"	f	file:
ne2000_cleanup	./ne2000.c	/^static void ne2000_cleanup(VLANClientState *vc)$/;"	f	file:
ne2000_dma_update	./ne2000.c	/^static inline void ne2000_dma_update(NE2000State *s, int len)$/;"	f	file:
ne2000_info	./ne2000.c	/^static PCIDeviceInfo ne2000_info = {$/;"	v	file:
ne2000_io	./ipf.c	/^static int ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340,$/;"	v	file:
ne2000_io	./pc.c	/^static int ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 };$/;"	v	file:
ne2000_io	./ppc_prep.c	/^static uint32_t ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 };$/;"	v	file:
ne2000_ioport_read	./ne2000.c	/^static uint32_t ne2000_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
ne2000_ioport_write	./ne2000.c	/^static void ne2000_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ne2000_irq	./ipf.c	/^static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 };$/;"	v	file:
ne2000_irq	./pc.c	/^static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 };$/;"	v	file:
ne2000_irq	./ppc_prep.c	/^static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 };$/;"	v	file:
ne2000_load	./ne2000.c	/^static int ne2000_load(QEMUFile* f,void* opaque,int version_id)$/;"	f	file:
ne2000_map	./ne2000.c	/^static void ne2000_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
ne2000_mem_readb	./ne2000.c	/^static inline uint32_t ne2000_mem_readb(NE2000State *s, uint32_t addr)$/;"	f	file:
ne2000_mem_readl	./ne2000.c	/^static inline uint32_t ne2000_mem_readl(NE2000State *s, uint32_t addr)$/;"	f	file:
ne2000_mem_readw	./ne2000.c	/^static inline uint32_t ne2000_mem_readw(NE2000State *s, uint32_t addr)$/;"	f	file:
ne2000_mem_writeb	./ne2000.c	/^static inline void ne2000_mem_writeb(NE2000State *s, uint32_t addr,$/;"	f	file:
ne2000_mem_writel	./ne2000.c	/^static inline void ne2000_mem_writel(NE2000State *s, uint32_t addr,$/;"	f	file:
ne2000_mem_writew	./ne2000.c	/^static inline void ne2000_mem_writew(NE2000State *s, uint32_t addr,$/;"	f	file:
ne2000_receive	./ne2000.c	/^static ssize_t ne2000_receive(VLANClientState *vc, const uint8_t *buf, size_t size_)$/;"	f	file:
ne2000_register_devices	./ne2000.c	/^static void ne2000_register_devices(void)$/;"	f	file:
ne2000_reset	./ne2000.c	/^static void ne2000_reset(NE2000State *s)$/;"	f	file:
ne2000_reset_ioport_read	./ne2000.c	/^static uint32_t ne2000_reset_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
ne2000_reset_ioport_write	./ne2000.c	/^static void ne2000_reset_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
ne2000_save	./ne2000.c	/^static void ne2000_save(QEMUFile* f,void* opaque)$/;"	f	file:
ne2000_update_irq	./ne2000.c	/^static void ne2000_update_irq(NE2000State *s)$/;"	f	file:
need_emulate_cmd	./device-assignment.h	/^    int need_emulate_cmd;$/;"	m	struct:__anon206
need_int	./syborg_fb.c	/^    uint32_t need_int : 1;$/;"	m	struct:__anon422	file:
need_swap	./openpic.c	/^    int need_swap;$/;"	m	struct:openpic_t	file:
need_update	./syborg_fb.c	/^    uint32_t need_update : 1;$/;"	m	struct:__anon422	file:
needed_bytes	./sb16.c	/^    int needed_bytes;$/;"	m	struct:SB16State	file:
net	./bt.h	/^    struct bt_scatternet_s *net;$/;"	m	struct:bt_device_s	typeref:struct:bt_device_s::bt_scatternet_s
net_connect	./xen_nic.c	/^static int net_connect(struct XenDevice *xendev)$/;"	f	file:
net_disconnect	./xen_nic.c	/^static void net_disconnect(struct XenDevice *xendev)$/;"	f	file:
net_event	./xen_nic.c	/^static void net_event(struct XenDevice *xendev)$/;"	f	file:
net_free	./xen_nic.c	/^static int net_free(struct XenDevice *xendev)$/;"	f	file:
net_init	./xen_nic.c	/^static int net_init(struct XenDevice *xendev)$/;"	f	file:
net_rx_ok	./xen_nic.c	/^static int net_rx_ok(VLANClientState *vc)$/;"	f	file:
net_rx_packet	./xen_nic.c	/^static ssize_t net_rx_packet(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
net_rx_response	./xen_nic.c	/^static void net_rx_response(struct XenNetDev *netdev,$/;"	f	file:
net_tx_error	./xen_nic.c	/^static void net_tx_error(struct XenNetDev *netdev, netif_tx_request_t *txp, RING_IDX end)$/;"	f	file:
net_tx_packets	./xen_nic.c	/^static void net_tx_packets(struct XenNetDev *netdev)$/;"	f	file:
net_tx_response	./xen_nic.c	/^static void net_tx_response(struct XenNetDev *netdev, netif_tx_request_t *txp, int8_t st)$/;"	f	file:
network_init	./mips_malta.c	/^static void network_init(void)$/;"	f	file:
new	./twl92230.c	/^        struct tm new;$/;"	m	struct:__anon453::__anon454	typeref:struct:__anon453::__anon454::tm	file:
new_agr	./omap1.c	/^    uint32_t new_agr[2];$/;"	m	struct:omap_intr_handler_s	file:
new_channel	./bt-l2cap.c	/^    int (*new_channel)(struct bt_l2cap_device_s *device,$/;"	m	struct:bt_l2cap_psm_s	file:
new_height	./vmware_vga.c	/^    int new_height;$/;"	m	struct:vmsvga_state_s	file:
new_sector_entry	./ssd_trim_manager.c	/^sector_entry* new_sector_entry(void)$/;"	f
new_width	./vmware_vga.c	/^    int new_width;$/;"	m	struct:vmsvga_state_s	file:
next	./boards.h	/^    struct QEMUMachine *next;$/;"	m	struct:QEMUMachine	typeref:struct:QEMUMachine::QEMUMachine
next	./bt-l2cap.c	/^    struct bt_l2cap_psm_s *next;$/;"	m	struct:bt_l2cap_psm_s	typeref:struct:bt_l2cap_psm_s::bt_l2cap_psm_s	file:
next	./bt.h	/^    struct bt_device_s *next;	\/* Next in the piconet\/scatternet *\/$/;"	m	struct:bt_device_s	typeref:struct:bt_device_s::bt_device_s
next	./device-assignment.h	/^    LIST_ENTRY(AssignedDevInfo) next;$/;"	m	struct:AssignedDevInfo
next	./etraxfs_dma.c	/^  uint32_t                      next;$/;"	m	struct:dma_descr_context	file:
next	./etraxfs_dma.c	/^  uint32_t                      next;$/;"	m	struct:dma_descr_data	file:
next	./etraxfs_dma.c	/^  uint32_t                      next;$/;"	m	struct:dma_descr_group	file:
next	./firm_buffer_manager.h	/^	struct event_queue_entry* next;$/;"	m	struct:event_queue_entry	typeref:struct:event_queue_entry::event_queue_entry
next	./ftl_buffer.h	/^	struct st_ftl_buff* next;$/;"	m	struct:st_ftl_buff	typeref:struct:st_ftl_buff::st_ftl_buff
next	./ftl_cache.h	/^	struct map_data* next;$/;"	m	struct:map_data	typeref:struct:map_data::map_data
next	./ftl_inverse_mapping_manager.h	/^	struct empty_block_entry* next;$/;"	m	struct:empty_block_entry	typeref:struct:empty_block_entry::empty_block_entry
next	./ftl_inverse_mapping_manager.h	/^	struct empty_block_entry* next;$/;"	m	struct:empty_block_root	typeref:struct:empty_block_root::empty_block_entry
next	./ftl_inverse_mapping_manager.h	/^	struct victim_block_entry* next;$/;"	m	struct:victim_block_entry	typeref:struct:victim_block_entry::victim_block_entry
next	./ftl_inverse_mapping_manager.h	/^	struct victim_block_entry* next;$/;"	m	struct:victim_block_root	typeref:struct:victim_block_root::victim_block_entry
next	./ftl_perf_manager.h	/^	struct io_request* next;$/;"	m	struct:io_request	typeref:struct:io_request::io_request
next	./mac_dbdma.c	/^static void next(DBDMA_channel *ch)$/;"	f	file:
next	./musicpal.c	/^    uint32_t next;$/;"	m	struct:mv88w8618_rx_desc	file:
next	./musicpal.c	/^    uint32_t next;$/;"	m	struct:mv88w8618_tx_desc	file:
next	./openpic.c	/^    int next;$/;"	m	struct:IRQ_queue_t	file:
next	./pci.c	/^    PCIBus *next;$/;"	m	struct:PCIBus	file:
next	./qdev.h	/^    struct DeviceInfo *next;$/;"	m	struct:DeviceInfo	typeref:struct:DeviceInfo::DeviceInfo
next	./scsi-disk.c	/^    struct SCSIRequest *next;$/;"	m	struct:SCSIRequest	typeref:struct:SCSIRequest::SCSIRequest	file:
next	./scsi-generic.c	/^    struct SCSIRequest *next;$/;"	m	struct:SCSIRequest	typeref:struct:SCSIRequest::SCSIRequest	file:
next	./ssd_trim_manager.c	/^	struct trim_test* next;$/;"	m	struct:trim_test	typeref:struct:trim_test::trim_test	file:
next	./ssd_trim_manager.c	/^	struct trimmed_sector_entry* next;$/;"	m	struct:trimmed_sector_entry	typeref:struct:trimmed_sector_entry::trimmed_sector_entry	file:
next	./ssd_trim_manager.c	/^	struct trimmed_sector_entry_index* next;$/;"	m	struct:trimmed_sector_entry_index	typeref:struct:trimmed_sector_entry_index::trimmed_sector_entry_index	file:
next	./ssd_trim_manager.h	/^	struct sector_entry* next;	$/;"	m	struct:sector_entry	typeref:struct:sector_entry::sector_entry
next	./twl92230.c	/^        int64_t next;$/;"	m	struct:__anon453::__anon454	file:
next	./usb-ohci.c	/^    uint32_t next;$/;"	m	struct:ohci_ed	file:
next	./usb-ohci.c	/^    uint32_t next;$/;"	m	struct:ohci_iso_td	file:
next	./usb-ohci.c	/^    uint32_t next;$/;"	m	struct:ohci_td	file:
next	./usb-uhci.c	/^    struct UHCIAsync *next;$/;"	m	struct:UHCIAsync	typeref:struct:UHCIAsync::UHCIAsync	file:
next	./usb.h	/^    struct USBPort *next; \/* Used internally by qemu.  *\/$/;"	m	struct:USBPort	typeref:struct:USBPort::USBPort
next	./virtio-blk.c	/^    struct VirtIOBlockReq *next;$/;"	m	struct:VirtIOBlockReq	typeref:struct:VirtIOBlockReq::VirtIOBlockReq	file:
next	./virtio.c	/^    uint16_t next;$/;"	m	struct:VRingDesc	file:
next	./xen_backend.h	/^    TAILQ_ENTRY(XenDevice) next;$/;"	m	struct:XenDevice
next_block_unit	./qdev.c	/^static int next_block_unit[IF_COUNT];$/;"	v	file:
next_cmd	./vmware_vga.c	/^            uint32_t next_cmd;$/;"	m	struct:vmsvga_state_s::__anon474::__anon475	file:
next_comp	./twl92230.c	/^        int next_comp;$/;"	m	struct:__anon453::__anon454	file:
next_enum_id	./sh_intc.h	/^    intc_enum next_enum_id;$/;"	m	struct:intc_source
next_event	./ptimer.c	/^    int64_t next_event;$/;"	m	struct:ptimer_state	file:
next_id	./bt-l2cap.c	/^    int next_id;$/;"	m	struct:l2cap_instance_s	file:
next_irq_time	./cuda.c	/^    int64_t next_irq_time;$/;"	m	struct:CUDATimer	file:
next_packet	./stellaris_enet.c	/^    int next_packet;$/;"	m	struct:__anon415	file:
next_periodic_time	./mc146818rtc.c	/^    int64_t next_periodic_time;$/;"	m	struct:RTCState	file:
next_scsi_bus	./qdev.c	/^static int next_scsi_bus;$/;"	v	file:
next_second_time	./mc146818rtc.c	/^    int64_t next_second_time;$/;"	m	struct:RTCState	file:
next_time	./apic.c	/^    int64_t initial_count_load_time, next_time;$/;"	m	struct:APICState	file:
next_transition_time	./i8254.h	/^    int64_t next_transition_time;$/;"	m	struct:PITChannelState
nextfunction	./tsc2005.c	/^    int nextfunction;$/;"	m	struct:__anon448	file:
nextfunction	./tsc210x.c	/^    int nextfunction;$/;"	m	struct:__anon450	file:
nextprecision	./tsc2005.c	/^    int nextprecision;$/;"	m	struct:__anon448	file:
nextprecision	./tsc210x.c	/^    int nextprecision;$/;"	m	struct:__anon450	file:
niagara_id	./sun4u.c	/^    niagara_id,$/;"	e	enum:__anon420	file:
niagara_init	./sun4u.c	/^static void niagara_init(ram_addr_t RAM_size,$/;"	f	file:
niagara_machine	./sun4u.c	/^static QEMUMachine niagara_machine = {$/;"	v	file:
nic_can_receive	./dp8393x.c	/^static int nic_can_receive(VLANClientState *vc)$/;"	f	file:
nic_can_receive	./eepro100.c	/^static int nic_can_receive(VLANClientState *vc)$/;"	f	file:
nic_cleanup	./dp8393x.c	/^static void nic_cleanup(VLANClientState *vc)$/;"	f	file:
nic_cleanup	./eepro100.c	/^static void nic_cleanup(VLANClientState *vc)$/;"	f	file:
nic_dump	./eepro100.c	/^static const char *nic_dump(const uint8_t * buf, unsigned size)$/;"	f	file:
nic_init	./eepro100.c	/^static void nic_init(PCIDevice *pci_dev, uint32_t device)$/;"	f	file:
nic_load	./e1000.c	/^nic_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
nic_load	./eepro100.c	/^static int nic_load(QEMUFile * f, void *opaque, int version_id)$/;"	f	file:
nic_receive	./dp8393x.c	/^static ssize_t nic_receive(VLANClientState *vc, const uint8_t * buf, size_t size)$/;"	f	file:
nic_receive	./eepro100.c	/^static ssize_t nic_receive(VLANClientState *vc, const uint8_t * buf, size_t size)$/;"	f	file:
nic_reset	./dp8393x.c	/^static void nic_reset(void *opaque)$/;"	f	file:
nic_reset	./eepro100.c	/^static void nic_reset(void *opaque)$/;"	f	file:
nic_save	./e1000.c	/^nic_save(QEMUFile *f, void *opaque)$/;"	f	file:
nic_save	./eepro100.c	/^static void nic_save(QEMUFile * f, void *opaque)$/;"	f	file:
nic_selective_reset	./eepro100.c	/^static void nic_selective_reset(EEPRO100State * s)$/;"	f	file:
nirq	./lm832x.c	/^    qemu_irq nirq;$/;"	m	struct:__anon274	file:
nirq	./pci.c	/^    int nirq;$/;"	m	struct:PCIBus	file:
nmi	./etraxfs_timer.c	/^    qemu_irq nmi;$/;"	m	struct:etrax_timer	file:
nmi_handler	./etraxfs_pic.c	/^static void nmi_handler(void *opaque, int irq, int level)$/;"	f	file:
nmi_interrupt	./rc4030.c	/^    uint32_t nmi_interrupt; \/* 0x0200: interrupt source *\/$/;"	m	struct:rc4030State	file:
no_user	./qdev.h	/^    int no_user;$/;"	m	struct:DeviceInfo
nobcast	./virtio-net.c	/^    uint8_t nobcast;$/;"	m	struct:VirtIONet	file:
noise	./ads7846.c	/^    int noise;$/;"	m	struct:__anon8	file:
noise	./stellaris.c	/^    uint32_t noise;$/;"	m	struct:__anon412	file:
noise	./tsc2005.c	/^    int noise;$/;"	m	struct:__anon448	file:
noise	./tsc210x.c	/^    int noise;$/;"	m	struct:__anon450	file:
nomulti	./virtio-net.c	/^    uint8_t nomulti;$/;"	m	struct:VirtIONet	file:
nop	./mac_dbdma.c	/^static void nop(DBDMA_channel *ch)$/;"	f	file:
normal	./nseries.c	/^    int normal;$/;"	m	struct:mipid_s	file:
notify	./virtio.h	/^    void (*notify)(void * opaque, uint16_t vector);$/;"	m	struct:__anon472
nouni	./virtio-net.c	/^    uint8_t nouni;$/;"	m	struct:VirtIONet	file:
now	./dma.c	/^    int now[2];$/;"	m	struct:dma_regs	file:
np	./stellaris_enet.c	/^    uint32_t np;$/;"	m	struct:__anon415	file:
nr	./xilinx_timer.c	/^    int nr; \/* for debug.  *\/$/;"	m	struct:xlx_timer	file:
nr_channels	./etraxfs_dma.c	/^	int nr_channels;$/;"	m	struct:fs_dma_ctrl	file:
nr_mask_regs	./sh_intc.h	/^    int nr_mask_regs;$/;"	m	struct:intc_desc
nr_prio_regs	./sh_intc.h	/^    int nr_prio_regs;$/;"	m	struct:intc_desc
nr_segments	./xen_blkif.h	/^	uint8_t        nr_segments;  \/* number of segments                   *\/$/;"	m	struct:blkif_x86_32_request
nr_segments	./xen_blkif.h	/^	uint8_t        nr_segments;  \/* number of segments                   *\/$/;"	m	struct:blkif_x86_64_request
nr_sources	./sh_intc.h	/^    int nr_sources;$/;"	m	struct:intc_desc
nr_timers	./xilinx_timer.c	/^    uint32_t nr_timers;$/;"	m	struct:timerblock	file:
ns_to_ticks	./hpet.c	/^static uint64_t ns_to_ticks(uint64_t value)$/;"	f	file:
nsector	./ide.c	/^    uint32_t nsector;$/;"	m	struct:BMDMAState	file:
nsector	./ide.c	/^    uint32_t nsector;$/;"	m	struct:IDEState	file:
nseries_machine_init	./nseries.c	/^machine_init(nseries_machine_init);$/;"	v
nseries_machine_init	./nseries.c	/^static void nseries_machine_init(void)$/;"	f	file:
num	./device-assignment.h	/^    int num;            \/* our index within v_addrs[] *\/$/;"	m	struct:__anon204
num	./pxa2xx_timer.c	/^    int num;$/;"	m	struct:__anon372	file:
num	./soc_dma.h	/^    int num;$/;"	m	struct:soc_dma_ch_s
num	./virtio.c	/^    unsigned int num;$/;"	m	struct:VRing	file:
num_buffers	./virtio-net.h	/^    uint16_t num_buffers;   \/* Number of merged rx buffers *\/$/;"	m	struct:virtio_net_hdr_mrg_rxbuf
num_buttons	./stellaris_input.c	/^    int num_buttons;$/;"	m	struct:__anon418	file:
num_current_iac	./bt.h	/^    uint8_t	num_current_iac;$/;"	m	struct:__anon107
num_current_iac	./bt.h	/^    uint8_t	num_current_iac;$/;"	m	struct:__anon108
num_gpio_in	./qdev.h	/^    int num_gpio_in;$/;"	m	struct:DeviceState
num_gpio_out	./qdev.h	/^    int num_gpio_out;$/;"	m	struct:DeviceState
num_hndl	./bt.h	/^    uint8_t	num_hndl;$/;"	m	struct:__anon156
num_irq	./sysbus.h	/^    int num_irq;$/;"	m	struct:SysBusDevice
num_irqs	./syborg_interrupt.c	/^    uint32_t num_irqs;$/;"	m	struct:__anon426	file:
num_keys	./bt.h	/^    uint16_t	num_keys;$/;"	m	struct:__anon80
num_keys	./bt.h	/^    uint16_t	num_keys;$/;"	m	struct:__anon84
num_keys	./bt.h	/^    uint8_t	num_keys;$/;"	m	struct:__anon159
num_keys	./bt.h	/^    uint8_t	num_keys;$/;"	m	struct:__anon81
num_keys	./bt.h	/^    uint8_t	num_keys;$/;"	m	struct:__anon82
num_lock	./fmopl.c	/^static int num_lock = 0;$/;"	v	file:
num_lock_mode	./escc.c	/^    int e0_mode, led_mode, caps_lock_mode, num_lock_mode;$/;"	m	struct:ChannelState	file:
num_mmio	./sysbus.h	/^    int num_mmio;$/;"	m	struct:SysBusDevice
num_packets	./bt.h	/^        uint16_t num_packets;$/;"	m	struct:__anon156::__anon157
num_pages	./virtio-balloon.c	/^    uint32_t num_pages;$/;"	m	struct:VirtIOBalloon	file:
num_pages	./virtio-balloon.h	/^    uint32_t num_pages;$/;"	m	struct:virtio_balloon_config
num_ports	./usb-ohci.c	/^    int num_ports;$/;"	m	struct:__anon462	file:
num_responses	./bt.h	/^    uint8_t	num_responses;$/;"	m	struct:__anon139
num_responses	./bt.h	/^    uint8_t	num_responses;$/;"	m	struct:__anon170
num_responses	./bt.h	/^    uint8_t	num_responses;$/;"	m	struct:__anon171
num_rsp	./bt.h	/^    uint8_t	num_rsp;$/;"	m	struct:__anon29
num_rsp	./bt.h	/^    uint8_t	num_rsp;$/;"	m	struct:__anon31
num_slaves	./slavio_timer.c	/^    uint32_t num_slaves;$/;"	m	struct:SLAVIO_TIMERState	file:
number_of_memory_devices	./smbios.h	/^    uint16_t number_of_memory_devices;$/;"	m	struct:smbios_type_16
number_of_power_cords	./smbios.h	/^    uint8_t number_of_power_cords;$/;"	m	struct:smbios_type_3
numblk	./pxa2xx_mmci.c	/^    int numblk;$/;"	m	struct:PXA2xxMMCIState	file:
nvectors	./virtio-pci.c	/^    uint32_t nvectors;$/;"	m	struct:__anon471	file:
nvectors	./virtio.h	/^    int nvectors;$/;"	m	struct:VirtIODevice
nvflags	./arm_sysctl.c	/^    uint32_t nvflags;$/;"	m	struct:__anon9	file:
nvic_load	./armv7m_nvic.c	/^static int nvic_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
nvic_readl	./armv7m_nvic.c	/^static uint32_t nvic_readl(void *opaque, uint32_t offset)$/;"	f	file:
nvic_save	./armv7m_nvic.c	/^static void nvic_save(QEMUFile *f, void *opaque)$/;"	f	file:
nvic_state	./armv7m_nvic.c	/^} nvic_state;$/;"	t	typeref:struct:__anon14	file:
nvic_writel	./armv7m_nvic.c	/^static void nvic_writel(void *opaque, uint32_t offset, uint32_t value)$/;"	f	file:
nvram	./macio.c	/^    void *nvram;$/;"	m	struct:macio_state_t	file:
nvram	./ppc_prep.c	/^    m48t59_t *nvram;$/;"	m	struct:sysctrl_t	file:
nvram_base	./sun4m.c	/^    target_phys_addr_t counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4d_hwdef	file:
nvram_base	./sun4m.c	/^    target_phys_addr_t intctl_base, counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4c_hwdef	file:
nvram_base	./sun4m.c	/^    target_phys_addr_t intctl_base, counter_base, nvram_base, ms_kb_base;$/;"	m	struct:sun4m_hwdef	file:
nvram_init	./sun4m.c	/^static void nvram_init(m48t59_t *nvram, uint8_t *macaddr, const char *cmdline,$/;"	f	file:
nvram_machine_id	./sun4m.c	/^    uint8_t nvram_machine_id;$/;"	m	struct:sun4c_hwdef	file:
nvram_machine_id	./sun4m.c	/^    uint8_t nvram_machine_id;$/;"	m	struct:sun4d_hwdef	file:
nvram_machine_id	./sun4m.c	/^    uint8_t nvram_machine_id;$/;"	m	struct:sun4m_hwdef	file:
nvram_protect	./rc4030.c	/^    uint32_t nvram_protect; \/* 0x0220: NV ram protect register *\/$/;"	m	struct:rc4030State	file:
nvram_read	./ds1225y.c	/^static CPUReadMemoryFunc *nvram_read[] = {$/;"	v	file:
nvram_read	./m48t59.c	/^static CPUReadMemoryFunc *nvram_read[] = {$/;"	v	file:
nvram_read	./mac_nvram.c	/^static CPUReadMemoryFunc *nvram_read[] = {$/;"	v	file:
nvram_read	./ppc.c	/^static inline uint32_t nvram_read (nvram_t *nvram, uint32_t addr)$/;"	f	file:
nvram_read_t	./nvram.h	/^typedef uint32_t (*nvram_read_t)(void *private, uint32_t addr);$/;"	t
nvram_readb	./ds1225y.c	/^static uint32_t nvram_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
nvram_readb	./m48t59.c	/^static uint32_t nvram_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
nvram_readl	./ds1225y.c	/^static uint32_t nvram_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
nvram_readl	./m48t59.c	/^static uint32_t nvram_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
nvram_readw	./ds1225y.c	/^static uint32_t nvram_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
nvram_readw	./m48t59.c	/^static uint32_t nvram_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
nvram_size	./sun4m.c	/^    long vram_size, nvram_size;$/;"	m	struct:sun4c_hwdef	file:
nvram_size	./sun4m.c	/^    long vram_size, nvram_size;$/;"	m	struct:sun4m_hwdef	file:
nvram_size	./sun4m.c	/^    unsigned long vram_size, nvram_size;$/;"	m	struct:sun4d_hwdef	file:
nvram_t	./nvram.h	/^typedef struct nvram_t {$/;"	s
nvram_t	./nvram.h	/^} nvram_t;$/;"	t	typeref:struct:nvram_t
nvram_write	./ds1225y.c	/^static CPUWriteMemoryFunc *nvram_write[] = {$/;"	v	file:
nvram_write	./m48t59.c	/^static CPUWriteMemoryFunc *nvram_write[] = {$/;"	v	file:
nvram_write	./mac_nvram.c	/^static CPUWriteMemoryFunc *nvram_write[] = {$/;"	v	file:
nvram_write	./ppc.c	/^static inline void nvram_write (nvram_t *nvram, uint32_t addr, uint32_t val)$/;"	f	file:
nvram_write_protected	./ds1225y.c	/^static CPUWriteMemoryFunc *nvram_write_protected[] = {$/;"	v	file:
nvram_write_t	./nvram.h	/^typedef void (*nvram_write_t)(void *private, uint32_t addr, uint32_t val);$/;"	t
nvram_writeb	./ds1225y.c	/^static void nvram_writeb (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
nvram_writeb	./m48t59.c	/^static void nvram_writeb (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
nvram_writeb_protected	./ds1225y.c	/^static void nvram_writeb_protected (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
nvram_writel	./ds1225y.c	/^static void nvram_writel (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
nvram_writel	./m48t59.c	/^static void nvram_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
nvram_writel_protected	./ds1225y.c	/^static void nvram_writel_protected (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
nvram_writew	./ds1225y.c	/^static void nvram_writew (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
nvram_writew	./m48t59.c	/^static void nvram_writew (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
nvram_writew_protected	./ds1225y.c	/^static void nvram_writew_protected (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
nx	./omap_dss.c	/^            int nx;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
nx	./omap_dss.c	/^        int nx;$/;"	m	struct:omap_dss_s::omap_dss_panel_s	file:
ny	./omap_dss.c	/^            int ny;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
ny	./omap_dss.c	/^        int ny;$/;"	m	struct:omap_dss_s::omap_dss_panel_s	file:
nzero	./sb16.c	/^    int nzero;$/;"	m	struct:SB16State	file:
obs	./omap2.c	/^    uint8_t obs;$/;"	m	struct:omap_sysctl_s	file:
ocm_reset	./ppc405_uc.c	/^static void ocm_reset (void *opaque)$/;"	f	file:
ocm_update_mappings	./ppc405_uc.c	/^static void ocm_update_mappings (ppc405_ocm_t *ocm,$/;"	f	file:
ocp	./omap_dma.c	/^    uint32_t ocp;$/;"	m	struct:omap_dma_s	file:
ocr	./sd.c	/^    uint32_t ocr;$/;"	m	struct:SDState	file:
odr	./pl061.c	/^    uint8_t odr;$/;"	m	struct:__anon336	file:
odr	./ppc405_uc.c	/^    uint32_t odr;$/;"	m	struct:ppc405_gpio_t	file:
oe	./ppc405_uc.c	/^    uint32_t oe;$/;"	m	struct:ppc4xx_gpt_t	file:
oem_defined	./smbios.h	/^    uint32_t oem_defined;$/;"	m	struct:smbios_type_3
oem_id	./acpi.c	/^    char oem_id [6];       \/* OEM identification *\/$/;"	m	struct:acpi_table_header	file:
oem_revision	./acpi.c	/^    uint32_t oem_revision;    \/* OEM revision number *\/$/;"	m	struct:acpi_table_header	file:
oem_table_id	./acpi.c	/^    char oem_table_id [8]; \/* OEM table identification *\/$/;"	m	struct:acpi_table_header	file:
off	./pflash_cfi01.c	/^    ram_addr_t off;$/;"	m	struct:pflash_t	file:
off	./pflash_cfi02.c	/^    ram_addr_t off;$/;"	m	struct:pflash_t	file:
offset	./extboot.c	/^	uint16_t offset;$/;"	m	struct:extboot_cmd::__anon250	file:
offset	./nand.c	/^    int offset;$/;"	m	struct:NANDFlashState	file:
offset	./nseries.c	/^    uint32_t offset;$/;"	m	struct:omap_partition_info_s	file:
offset	./omap2.c	/^    target_phys_addr_t offset;$/;"	m	struct:omap_l4_region_s	file:
offset	./ppc405_uc.c	/^    target_ulong offset;$/;"	m	struct:ppc405_ocm_t	file:
offset	./pxa2xx.c	/^    target_phys_addr_t offset;$/;"	m	struct:PXA2xxI2CState	file:
offset	./qdev.h	/^    int          offset;$/;"	m	struct:Property
offset	./smbios.c	/^    uint16_t offset;$/;"	m	struct:smbios_field	file:
offset	./smbus_eeprom.c	/^    uint8_t offset;$/;"	m	struct:SMBusEEPROMDevice	file:
offset	./syborg_rtc.c	/^    int64_t offset;$/;"	m	struct:__anon433	file:
offset	./tsc210x.c	/^    int state, page, offset, irq;$/;"	m	struct:__anon450	file:
offset	./usb-ohci.c	/^    uint16_t offset[8];$/;"	m	struct:ohci_iso_td	file:
offset	./xenfb.c	/^    int               offset;$/;"	m	struct:XenFB	file:
offset210	./rc4030.c	/^    uint32_t offset210;$/;"	m	struct:rc4030State	file:
ohci_async_complete_packet	./usb-ohci.c	/^static void ohci_async_complete_packet(USBPacket *packet, void *opaque)$/;"	f	file:
ohci_attach	./usb-ohci.c	/^static void ohci_attach(USBPort *port1, USBDevice *dev)$/;"	f	file:
ohci_bus_start	./usb-ohci.c	/^static int ohci_bus_start(OHCIState *ohci)$/;"	f	file:
ohci_bus_stop	./usb-ohci.c	/^static void ohci_bus_stop(OHCIState *ohci)$/;"	f	file:
ohci_copy_iso_td	./usb-ohci.c	/^static void ohci_copy_iso_td(OHCIState *ohci,$/;"	f	file:
ohci_copy_td	./usb-ohci.c	/^static void ohci_copy_td(OHCIState *ohci, struct ohci_td *td,$/;"	f	file:
ohci_ed	./usb-ohci.c	/^struct ohci_ed {$/;"	s	file:
ohci_frame_boundary	./usb-ohci.c	/^static void ohci_frame_boundary(void *opaque)$/;"	f	file:
ohci_get_frame_remaining	./usb-ohci.c	/^static uint32_t ohci_get_frame_remaining(OHCIState *ohci)$/;"	f	file:
ohci_hcca	./usb-ohci.c	/^struct ohci_hcca {$/;"	s	file:
ohci_intr_update	./usb-ohci.c	/^static inline void ohci_intr_update(OHCIState *ohci)$/;"	f	file:
ohci_iso_td	./usb-ohci.c	/^struct ohci_iso_td {$/;"	s	file:
ohci_mapfunc	./usb-ohci.c	/^static void ohci_mapfunc(PCIDevice *pci_dev, int i,$/;"	f	file:
ohci_mem_read	./usb-ohci.c	/^static uint32_t ohci_mem_read(void *ptr, target_phys_addr_t addr)$/;"	f	file:
ohci_mem_write	./usb-ohci.c	/^static void ohci_mem_write(void *ptr, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
ohci_port_power	./usb-ohci.c	/^static void ohci_port_power(OHCIState *ohci, int i, int p)$/;"	f	file:
ohci_port_set_if_connected	./usb-ohci.c	/^static int ohci_port_set_if_connected(OHCIState *ohci, int i, uint32_t val)$/;"	f	file:
ohci_port_set_status	./usb-ohci.c	/^static void ohci_port_set_status(OHCIState *ohci, int portnum, uint32_t val)$/;"	f	file:
ohci_process_lists	./usb-ohci.c	/^static void ohci_process_lists(OHCIState *ohci, int completion)$/;"	f	file:
ohci_put_ed	./usb-ohci.c	/^static inline int ohci_put_ed(OHCIState *ohci,$/;"	f	file:
ohci_put_hcca	./usb-ohci.c	/^static inline int ohci_put_hcca(OHCIState *ohci,$/;"	f	file:
ohci_put_iso_td	./usb-ohci.c	/^static inline int ohci_put_iso_td(OHCIState *ohci,$/;"	f	file:
ohci_put_td	./usb-ohci.c	/^static inline int ohci_put_td(OHCIState *ohci,$/;"	f	file:
ohci_read_ed	./usb-ohci.c	/^static inline int ohci_read_ed(OHCIState *ohci,$/;"	f	file:
ohci_read_hcca	./usb-ohci.c	/^static inline int ohci_read_hcca(OHCIState *ohci,$/;"	f	file:
ohci_read_iso_td	./usb-ohci.c	/^static inline int ohci_read_iso_td(OHCIState *ohci,$/;"	f	file:
ohci_read_td	./usb-ohci.c	/^static inline int ohci_read_td(OHCIState *ohci,$/;"	f	file:
ohci_readfn	./usb-ohci.c	/^static CPUReadMemoryFunc *ohci_readfn[3]={$/;"	v	file:
ohci_reset	./usb-ohci.c	/^static void ohci_reset(void *opaque)$/;"	f	file:
ohci_service_ed_list	./usb-ohci.c	/^static int ohci_service_ed_list(OHCIState *ohci, uint32_t head, int completion)$/;"	f	file:
ohci_service_iso_td	./usb-ohci.c	/^static int ohci_service_iso_td(OHCIState *ohci, struct ohci_ed *ed,$/;"	f	file:
ohci_service_td	./usb-ohci.c	/^static int ohci_service_td(OHCIState *ohci, struct ohci_ed *ed)$/;"	f	file:
ohci_set_ctl	./usb-ohci.c	/^static void ohci_set_ctl(OHCIState *ohci, uint32_t val)$/;"	f	file:
ohci_set_frame_interval	./usb-ohci.c	/^static void ohci_set_frame_interval(OHCIState *ohci, uint16_t val)$/;"	f	file:
ohci_set_hub_status	./usb-ohci.c	/^static void ohci_set_hub_status(OHCIState *ohci, uint32_t val)$/;"	f	file:
ohci_set_interrupt	./usb-ohci.c	/^static inline void ohci_set_interrupt(OHCIState *ohci, uint32_t intr)$/;"	f	file:
ohci_sof	./usb-ohci.c	/^static void ohci_sof(OHCIState *ohci)$/;"	f	file:
ohci_td	./usb-ohci.c	/^struct ohci_td {$/;"	s	file:
ohci_type	./usb-ohci.c	/^enum ohci_type {$/;"	g	file:
ohci_writefn	./usb-ohci.c	/^static CPUWriteMemoryFunc *ohci_writefn[3]={$/;"	v	file:
oid_supported_list	./usb-net.c	/^static const uint32_t oid_supported_list[] =$/;"	v	file:
ol	./ppc405_uc.c	/^    uint32_t ol;$/;"	m	struct:ppc4xx_gpt_t	file:
old_channel_cmd	./ssd_io_manager.c	/^int old_channel_cmd;$/;"	v
old_channel_nb	./ssd_io_manager.c	/^int old_channel_nb;$/;"	v
old_channel_time	./ssd_io_manager.c	/^int64_t old_channel_time;$/;"	v
old_ctl	./usb-ohci.c	/^    uint32_t old_ctl;$/;"	m	struct:__anon462	file:
old_data	./pl061.c	/^    uint8_t old_data;$/;"	m	struct:__anon336	file:
old_eecd	./e1000.c	/^        uint32_t old_eecd;$/;"	m	struct:E1000State_st::__anon213	file:
old_level	./sh_timer.c	/^    int old_level;$/;"	m	struct:__anon391	file:
old_status	./mpcore.c	/^    uint32_t old_status;$/;"	m	struct:__anon292	file:
oldclock	./pxa2xx_timer.c	/^    int32_t oldclock;$/;"	m	struct:__anon373	file:
oldclock	./pxa2xx_timer.c	/^    int32_t oldclock;$/;"	m	struct:__anon374	file:
olevel	./pxa2xx_gpio.c	/^    uint32_t olevel[PXA2XX_GPIO_BANKS];$/;"	m	struct:PXA2xxGPIOInfo	file:
omap1510	./omap.h	/^        omap1510,$/;"	e	enum:omap_mpu_state_s::omap_mpu_model
omap15xx_dsp_mm	./omap1.c	/^} omap15xx_dsp_mm[] = {$/;"	v	typeref:struct:omap_map_s	file:
omap1610	./omap.h	/^        omap1610,$/;"	e	enum:omap_mpu_state_s::omap_mpu_model
omap1710	./omap.h	/^        omap1710,$/;"	e	enum:omap_mpu_state_s::omap_mpu_model
omap1_dma_irq_map	./omap1.c	/^static const struct dma_irq_map omap1_dma_irq_map[] = {$/;"	v	typeref:struct:dma_irq_map	file:
omap1_mpu_reset	./omap1.c	/^static void omap1_mpu_reset(void *opaque)$/;"	f	file:
omap2410	./omap.h	/^        omap2410,$/;"	e	enum:omap_mpu_state_s::omap_mpu_model
omap2420	./omap.h	/^        omap2420,$/;"	e	enum:omap_mpu_state_s::omap_mpu_model
omap2420_mpu_init	./omap2.c	/^struct omap_mpu_state_s *omap2420_mpu_init(unsigned long sdram_size,$/;"	f
omap2422	./omap.h	/^        omap2422,$/;"	e	enum:omap_mpu_state_s::omap_mpu_model
omap2423	./omap.h	/^        omap2423,$/;"	e	enum:omap_mpu_state_s::omap_mpu_model
omap2430	./omap.h	/^        omap2430,$/;"	e	enum:omap_mpu_state_s::omap_mpu_model
omap2_dma_irq_map	./omap2.c	/^static const struct dma_irq_map omap2_dma_irq_map[] = {$/;"	v	typeref:struct:dma_irq_map	file:
omap2_gpio_in_get	./omap2.c	/^qemu_irq *omap2_gpio_in_get(struct omap_gpif_s *s, int start)$/;"	f
omap2_gpio_init	./omap2.c	/^struct omap_gpif_s *omap2_gpio_init(struct omap_target_agent_s *ta,$/;"	f
omap2_gpio_out_set	./omap2.c	/^void omap2_gpio_out_set(struct omap_gpif_s *s, int line, qemu_irq handler)$/;"	f
omap2_gpio_s	./omap2.c	/^struct omap2_gpio_s {$/;"	s	file:
omap2_i2c_init	./omap_i2c.c	/^struct omap_i2c_s *omap2_i2c_init(struct omap_target_agent_s *ta,$/;"	f
omap2_inth_init	./omap1.c	/^struct omap_intr_handler_s *omap2_inth_init(target_phys_addr_t base,$/;"	f
omap2_inth_read	./omap1.c	/^static uint32_t omap2_inth_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap2_inth_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap2_inth_readfn[] = {$/;"	v	file:
omap2_inth_write	./omap1.c	/^static void omap2_inth_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap2_inth_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap2_inth_writefn[] = {$/;"	v	file:
omap2_mmc_init	./omap_mmc.c	/^struct omap_mmc_s *omap2_mmc_init(struct omap_target_agent_s *ta,$/;"	f
omap2_mpu_reset	./omap2.c	/^static void omap2_mpu_reset(void *opaque)$/;"	f	file:
omap2_uart_init	./omap1.c	/^struct omap_uart_s *omap2_uart_init(struct omap_target_agent_s *ta,$/;"	f
omap2_validate_addr	./omap2.c	/^static int omap2_validate_addr(struct omap_mpu_state_s *s,$/;"	f	file:
omap310	./omap.h	/^        omap310,$/;"	e	enum:omap_mpu_state_s::omap_mpu_model
omap310_mpu_init	./omap1.c	/^struct omap_mpu_state_s *omap310_mpu_init(unsigned long sdram_size,$/;"	f
omap3430	./omap.h	/^        omap3430,$/;"	e	enum:omap_mpu_state_s::omap_mpu_model
omap_32khz_timer_s	./omap1.c	/^struct omap_32khz_timer_s {$/;"	s	file:
omap_3_1_compatible_disable	./omap.h	/^    unsigned char omap_3_1_compatible_disable;$/;"	m	struct:omap_dma_lcd_channel_s
omap_3_1_compatible_disable	./omap_dma.c	/^    int omap_3_1_compatible_disable;$/;"	m	struct:omap_dma_channel_s	file:
omap_3_1_mapping_disabled	./omap_dma.c	/^    int omap_3_1_mapping_disabled;$/;"	m	struct:omap_dma_s	file:
omap_badwidth_read16	./omap1.c	/^uint32_t omap_badwidth_read16(void *opaque, target_phys_addr_t addr)$/;"	f
omap_badwidth_read32	./omap1.c	/^uint32_t omap_badwidth_read32(void *opaque, target_phys_addr_t addr)$/;"	f
omap_badwidth_read8	./omap1.c	/^uint32_t omap_badwidth_read8(void *opaque, target_phys_addr_t addr)$/;"	f
omap_badwidth_write16	./omap1.c	/^void omap_badwidth_write16(void *opaque, target_phys_addr_t addr,$/;"	f
omap_badwidth_write32	./omap1.c	/^void omap_badwidth_write32(void *opaque, target_phys_addr_t addr,$/;"	f
omap_badwidth_write8	./omap1.c	/^void omap_badwidth_write8(void *opaque, target_phys_addr_t addr,$/;"	f
omap_clk	./omap.h	/^typedef struct clk *omap_clk;$/;"	t	typeref:struct:clk
omap_clk_adduser	./omap_clk.c	/^void omap_clk_adduser(struct clk *clk, qemu_irq user)$/;"	f
omap_clk_canidle	./omap_clk.c	/^void omap_clk_canidle(struct clk *clk, int can)$/;"	f
omap_clk_get	./omap_clk.c	/^void omap_clk_get(struct clk *clk)$/;"	f
omap_clk_getrate	./omap_clk.c	/^int64_t omap_clk_getrate(omap_clk clk)$/;"	f
omap_clk_init	./omap_clk.c	/^void omap_clk_init(struct omap_mpu_state_s *mpu)$/;"	f
omap_clk_onoff	./omap_clk.c	/^void omap_clk_onoff(struct clk *clk, int on)$/;"	f
omap_clk_put	./omap_clk.c	/^void omap_clk_put(struct clk *clk)$/;"	f
omap_clk_rate_update	./omap_clk.c	/^static void omap_clk_rate_update(struct clk *clk)$/;"	f	file:
omap_clk_rate_update_full	./omap_clk.c	/^static void omap_clk_rate_update_full(struct clk *clk, unsigned long int rate,$/;"	f	file:
omap_clk_reparent	./omap_clk.c	/^void omap_clk_reparent(struct clk *clk, struct clk *parent)$/;"	f
omap_clk_setrate	./omap_clk.c	/^void omap_clk_setrate(struct clk *clk, int divide, int multiply)$/;"	f
omap_clk_update	./omap_clk.c	/^static void omap_clk_update(struct clk *clk)$/;"	f	file:
omap_clkdsp_idlect1_update	./omap1.c	/^static inline void omap_clkdsp_idlect1_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_clkdsp_idlect2_update	./omap1.c	/^static inline void omap_clkdsp_idlect2_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_clkdsp_read	./omap1.c	/^static uint32_t omap_clkdsp_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_clkdsp_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_clkdsp_readfn[] = {$/;"	v	file:
omap_clkdsp_write	./omap1.c	/^static void omap_clkdsp_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_clkdsp_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_clkdsp_writefn[] = {$/;"	v	file:
omap_clkm_ckctl_update	./omap1.c	/^static inline void omap_clkm_ckctl_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_clkm_ckout1_update	./omap1.c	/^static inline void omap_clkm_ckout1_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_clkm_idlect1_update	./omap1.c	/^static inline void omap_clkm_idlect1_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_clkm_idlect2_update	./omap1.c	/^static inline void omap_clkm_idlect2_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_clkm_init	./omap1.c	/^static void omap_clkm_init(target_phys_addr_t mpu_base,$/;"	f	file:
omap_clkm_read	./omap1.c	/^static uint32_t omap_clkm_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_clkm_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_clkm_readfn[] = {$/;"	v	file:
omap_clkm_reset	./omap1.c	/^static void omap_clkm_reset(struct omap_mpu_state_s *s)$/;"	f	file:
omap_clkm_write	./omap1.c	/^static void omap_clkm_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_clkm_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_clkm_writefn[] = {$/;"	v	file:
omap_cpu_io_entry	./omap2.c	/^static int omap_cpu_io_entry;$/;"	v	file:
omap_disc1_readfn	./omap_dss.c	/^static CPUReadMemoryFunc *omap_disc1_readfn[] = {$/;"	v	file:
omap_disc1_writefn	./omap_dss.c	/^static CPUWriteMemoryFunc *omap_disc1_writefn[] = {$/;"	v	file:
omap_disc_read	./omap_dss.c	/^static uint32_t omap_disc_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_disc_write	./omap_dss.c	/^static void omap_disc_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_dispc_interrupt_update	./omap_dss.c	/^static void omap_dispc_interrupt_update(struct omap_dss_s *s)$/;"	f	file:
omap_diss1_readfn	./omap_dss.c	/^static CPUReadMemoryFunc *omap_diss1_readfn[] = {$/;"	v	file:
omap_diss1_writefn	./omap_dss.c	/^static CPUWriteMemoryFunc *omap_diss1_writefn[] = {$/;"	v	file:
omap_diss_read	./omap_dss.c	/^static uint32_t omap_diss_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_diss_write	./omap_dss.c	/^static void omap_diss_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_dma4_init	./omap_dma.c	/^struct soc_dma_s *omap_dma4_init(target_phys_addr_t base, qemu_irq *irqs,$/;"	f
omap_dma4_read	./omap_dma.c	/^static uint32_t omap_dma4_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_dma4_readfn	./omap_dma.c	/^static CPUReadMemoryFunc *omap_dma4_readfn[] = {$/;"	v	file:
omap_dma4_write	./omap_dma.c	/^static void omap_dma4_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_dma4_writefn	./omap_dma.c	/^static CPUWriteMemoryFunc *omap_dma4_writefn[] = {$/;"	v	file:
omap_dma_3_0	./omap.h	/^    omap_dma_3_0,$/;"	e	enum:omap_dma_model
omap_dma_3_1	./omap.h	/^    omap_dma_3_1,$/;"	e	enum:omap_dma_model
omap_dma_3_1_lcd_read	./omap_dma.c	/^static int omap_dma_3_1_lcd_read(struct omap_dma_lcd_channel_s *s, int offset,$/;"	f	file:
omap_dma_3_1_lcd_write	./omap_dma.c	/^static int omap_dma_3_1_lcd_write(struct omap_dma_lcd_channel_s *s, int offset,$/;"	f	file:
omap_dma_3_2	./omap.h	/^    omap_dma_3_2,$/;"	e	enum:omap_dma_model
omap_dma_3_2_lcd_read	./omap_dma.c	/^static int omap_dma_3_2_lcd_read(struct omap_dma_lcd_channel_s *s, int offset,$/;"	f	file:
omap_dma_3_2_lcd_write	./omap_dma.c	/^static int omap_dma_3_2_lcd_write(struct omap_dma_lcd_channel_s *s, int offset,$/;"	f	file:
omap_dma_4	./omap.h	/^    omap_dma_4,$/;"	e	enum:omap_dma_model
omap_dma_activate_channel	./omap_dma.c	/^static void omap_dma_activate_channel(struct omap_dma_s *s,$/;"	f	file:
omap_dma_addressing_t	./omap.h	/^} omap_dma_addressing_t;$/;"	t	typeref:enum:__anon296
omap_dma_ch_reg_read	./omap_dma.c	/^static int omap_dma_ch_reg_read(struct omap_dma_s *s,$/;"	f	file:
omap_dma_ch_reg_write	./omap_dma.c	/^static int omap_dma_ch_reg_write(struct omap_dma_s *s,$/;"	f	file:
omap_dma_channel_end_prog	./omap_dma.c	/^static void omap_dma_channel_end_prog(struct omap_dma_s *s,$/;"	f	file:
omap_dma_channel_load	./omap_dma.c	/^static void omap_dma_channel_load(struct omap_dma_channel_s *ch)$/;"	f	file:
omap_dma_channel_s	./omap_dma.c	/^struct omap_dma_channel_s {$/;"	s	file:
omap_dma_clk_update	./omap_dma.c	/^static void omap_dma_clk_update(void *opaque, int line, int on)$/;"	f	file:
omap_dma_deactivate_channel	./omap_dma.c	/^static void omap_dma_deactivate_channel(struct omap_dma_s *s,$/;"	f	file:
omap_dma_disable_3_1_mapping	./omap_dma.c	/^static void omap_dma_disable_3_1_mapping(struct omap_dma_s *s)$/;"	f	file:
omap_dma_disable_channel	./omap_dma.c	/^static void omap_dma_disable_channel(struct omap_dma_s *s,$/;"	f	file:
omap_dma_enable_3_1_mapping	./omap_dma.c	/^static void omap_dma_enable_3_1_mapping(struct omap_dma_s *s)$/;"	f	file:
omap_dma_enable_channel	./omap_dma.c	/^static void omap_dma_enable_channel(struct omap_dma_s *s,$/;"	f	file:
omap_dma_get_lcdch	./omap_dma.c	/^struct omap_dma_lcd_channel_s *omap_dma_get_lcdch(struct soc_dma_s *dma)$/;"	f
omap_dma_init	./omap_dma.c	/^struct soc_dma_s *omap_dma_init(target_phys_addr_t base, qemu_irq *irqs,$/;"	f
omap_dma_interrupts_3_1_update	./omap_dma.c	/^static void omap_dma_interrupts_3_1_update(struct omap_dma_s *s)$/;"	f	file:
omap_dma_interrupts_3_2_update	./omap_dma.c	/^static void omap_dma_interrupts_3_2_update(struct omap_dma_s *s)$/;"	f	file:
omap_dma_interrupts_4_update	./omap_dma.c	/^static void omap_dma_interrupts_4_update(struct omap_dma_s *s)$/;"	f	file:
omap_dma_interrupts_update	./omap_dma.c	/^static inline void omap_dma_interrupts_update(struct omap_dma_s *s)$/;"	f	file:
omap_dma_intr_block	./omap_dma.c	/^    omap_dma_intr_block,$/;"	e	enum:__anon306	file:
omap_dma_intr_element_sync	./omap_dma.c	/^    omap_dma_intr_element_sync,$/;"	e	enum:__anon306	file:
omap_dma_intr_frame	./omap_dma.c	/^    omap_dma_intr_frame,$/;"	e	enum:__anon306	file:
omap_dma_intr_frame_sync	./omap_dma.c	/^    omap_dma_intr_frame_sync,$/;"	e	enum:__anon306	file:
omap_dma_intr_half_frame	./omap_dma.c	/^    omap_dma_intr_half_frame,$/;"	e	enum:__anon306	file:
omap_dma_intr_last_frame	./omap_dma.c	/^    omap_dma_intr_last_frame,$/;"	e	enum:__anon306	file:
omap_dma_intr_packet	./omap_dma.c	/^    omap_dma_intr_packet,$/;"	e	enum:__anon306	file:
omap_dma_intr_packet_sync	./omap_dma.c	/^    omap_dma_intr_packet_sync,$/;"	e	enum:__anon306	file:
omap_dma_lcd_channel_s	./omap.h	/^struct omap_dma_lcd_channel_s {$/;"	s
omap_dma_model	./omap.h	/^enum omap_dma_model {$/;"	g
omap_dma_port	./omap.h	/^enum omap_dma_port {$/;"	g
omap_dma_port_if_s	./omap.h	/^    struct omap_dma_port_if_s {$/;"	s	struct:omap_mpu_state_s
omap_dma_process_request	./omap_dma.c	/^static void omap_dma_process_request(struct omap_dma_s *s, int request)$/;"	f	file:
omap_dma_read	./omap_dma.c	/^static uint32_t omap_dma_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_dma_readfn	./omap_dma.c	/^static CPUReadMemoryFunc *omap_dma_readfn[] = {$/;"	v	file:
omap_dma_reg_set_s	./omap_dma.c	/^    struct omap_dma_reg_set_s {$/;"	s	struct:omap_dma_channel_s	file:
omap_dma_request	./omap_dma.c	/^static void omap_dma_request(void *opaque, int drq, int req)$/;"	f	file:
omap_dma_reset	./omap_dma.c	/^void omap_dma_reset(struct soc_dma_s *dma)$/;"	f
omap_dma_s	./omap_dma.c	/^struct omap_dma_s {$/;"	s	file:
omap_dma_setcaps	./omap_dma.c	/^static void omap_dma_setcaps(struct omap_dma_s *s)$/;"	f	file:
omap_dma_sys_read	./omap_dma.c	/^static int omap_dma_sys_read(struct omap_dma_s *s, int offset,$/;"	f	file:
omap_dma_sys_write	./omap_dma.c	/^static int omap_dma_sys_write(struct omap_dma_s *s, int offset, uint16_t value)$/;"	f	file:
omap_dma_transfer_generic	./omap_dma.c	/^static void omap_dma_transfer_generic(struct soc_dma_ch_s *dma)$/;"	f	file:
omap_dma_transfer_setup	./omap_dma.c	/^static void omap_dma_transfer_setup(struct soc_dma_ch_s *dma)$/;"	f	file:
omap_dma_write	./omap_dma.c	/^static void omap_dma_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_dma_writefn	./omap_dma.c	/^static CPUWriteMemoryFunc *omap_dma_writefn[] = {$/;"	v	file:
omap_dpll_init	./omap1.c	/^static void omap_dpll_init(struct dpll_ctl_s *s, target_phys_addr_t base,$/;"	f	file:
omap_dpll_read	./omap1.c	/^static uint32_t omap_dpll_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_dpll_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_dpll_readfn[] = {$/;"	v	file:
omap_dpll_reset	./omap1.c	/^static void omap_dpll_reset(struct dpll_ctl_s *s)$/;"	f	file:
omap_dpll_write	./omap1.c	/^static void omap_dpll_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_dpll_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_dpll_writefn[] = {$/;"	v	file:
omap_dss_init	./omap_dss.c	/^struct omap_dss_s *omap_dss_init(struct omap_target_agent_s *ta,$/;"	f
omap_dss_panel_s	./omap_dss.c	/^    struct omap_dss_panel_s {$/;"	s	struct:omap_dss_s	file:
omap_dss_plane_s	./omap_dss.c	/^        struct omap_dss_plane_s {$/;"	s	struct:omap_dss_s::__anon307	file:
omap_dss_reset	./omap_dss.c	/^void omap_dss_reset(struct omap_dss_s *s)$/;"	f
omap_dss_s	./omap_dss.c	/^struct omap_dss_s {$/;"	s	file:
omap_eac_enable_update	./omap2.c	/^static void omap_eac_enable_update(struct omap_eac_s *s)$/;"	f	file:
omap_eac_format_update	./omap2.c	/^static void omap_eac_format_update(struct omap_eac_s *s)$/;"	f	file:
omap_eac_fsint	./omap2.c	/^static const int omap_eac_fsint[4] = {$/;"	v	file:
omap_eac_fsint2	./omap2.c	/^static const int omap_eac_fsint2[8] = {$/;"	v	file:
omap_eac_fsint3	./omap2.c	/^static const int omap_eac_fsint3[16] = {$/;"	v	file:
omap_eac_in_cb	./omap2.c	/^static void omap_eac_in_cb(void *opaque, int avail_b)$/;"	f	file:
omap_eac_in_dmarequest_update	./omap2.c	/^static inline void omap_eac_in_dmarequest_update(struct omap_eac_s *s)$/;"	f	file:
omap_eac_in_refill	./omap2.c	/^static inline void omap_eac_in_refill(struct omap_eac_s *s)$/;"	f	file:
omap_eac_init	./omap2.c	/^struct omap_eac_s *omap_eac_init(struct omap_target_agent_s *ta,$/;"	f
omap_eac_interrupt_update	./omap2.c	/^static inline void omap_eac_interrupt_update(struct omap_eac_s *s)$/;"	f	file:
omap_eac_out_cb	./omap2.c	/^static void omap_eac_out_cb(void *opaque, int free_b)$/;"	f	file:
omap_eac_out_dmarequest_update	./omap2.c	/^static inline void omap_eac_out_dmarequest_update(struct omap_eac_s *s)$/;"	f	file:
omap_eac_out_empty	./omap2.c	/^static inline void omap_eac_out_empty(struct omap_eac_s *s)$/;"	f	file:
omap_eac_rate_update	./omap2.c	/^static void omap_eac_rate_update(struct omap_eac_s *s)$/;"	f	file:
omap_eac_read	./omap2.c	/^static uint32_t omap_eac_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_eac_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_eac_readfn[] = {$/;"	v	file:
omap_eac_reset	./omap2.c	/^static void omap_eac_reset(struct omap_eac_s *s)$/;"	f	file:
omap_eac_s	./omap2.c	/^struct omap_eac_s {$/;"	s	file:
omap_eac_volume_update	./omap2.c	/^static void omap_eac_volume_update(struct omap_eac_s *s)$/;"	f	file:
omap_eac_write	./omap2.c	/^static void omap_eac_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_eac_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_eac_writefn[] = {$/;"	v	file:
omap_findclk	./omap_clk.c	/^struct clk *omap_findclk(struct omap_mpu_state_s *mpu, const char *name)$/;"	f
omap_gp_timer_clk_setup	./omap2.c	/^static void omap_gp_timer_clk_setup(struct omap_gp_timer_s *timer)$/;"	f	file:
omap_gp_timer_clk_update	./omap2.c	/^static void omap_gp_timer_clk_update(void *opaque, int line, int on)$/;"	f	file:
omap_gp_timer_init	./omap2.c	/^struct omap_gp_timer_s *omap_gp_timer_init(struct omap_target_agent_s *ta,$/;"	f
omap_gp_timer_input	./omap2.c	/^static void omap_gp_timer_input(void *opaque, int line, int on)$/;"	f	file:
omap_gp_timer_intr	./omap2.c	/^static inline void omap_gp_timer_intr(struct omap_gp_timer_s *timer, int it)$/;"	f	file:
omap_gp_timer_match	./omap2.c	/^static void omap_gp_timer_match(void *opaque)$/;"	f	file:
omap_gp_timer_out	./omap2.c	/^static inline void omap_gp_timer_out(struct omap_gp_timer_s *timer, int level)$/;"	f	file:
omap_gp_timer_read	./omap2.c	/^static inline uint32_t omap_gp_timer_read(struct omap_gp_timer_s *timer)$/;"	f	file:
omap_gp_timer_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_gp_timer_readfn[] = {$/;"	v	file:
omap_gp_timer_readh	./omap2.c	/^static uint32_t omap_gp_timer_readh(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_gp_timer_readw	./omap2.c	/^static uint32_t omap_gp_timer_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_gp_timer_reset	./omap2.c	/^static void omap_gp_timer_reset(struct omap_gp_timer_s *s)$/;"	f	file:
omap_gp_timer_s	./omap2.c	/^struct omap_gp_timer_s {$/;"	s	file:
omap_gp_timer_sync	./omap2.c	/^static inline void omap_gp_timer_sync(struct omap_gp_timer_s *timer)$/;"	f	file:
omap_gp_timer_tick	./omap2.c	/^static void omap_gp_timer_tick(void *opaque)$/;"	f	file:
omap_gp_timer_trigger	./omap2.c	/^static inline void omap_gp_timer_trigger(struct omap_gp_timer_s *timer)$/;"	f	file:
omap_gp_timer_update	./omap2.c	/^static inline void omap_gp_timer_update(struct omap_gp_timer_s *timer)$/;"	f	file:
omap_gp_timer_write	./omap2.c	/^static void omap_gp_timer_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_gp_timer_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_gp_timer_writefn[] = {$/;"	v	file:
omap_gp_timer_writeh	./omap2.c	/^static void omap_gp_timer_writeh(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_gpif_reset	./omap2.c	/^static void omap_gpif_reset(struct omap_gpif_s *s)$/;"	f	file:
omap_gpif_s	./omap2.c	/^struct omap_gpif_s {$/;"	s	file:
omap_gpif_top_read	./omap2.c	/^static uint32_t omap_gpif_top_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_gpif_top_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_gpif_top_readfn[] = {$/;"	v	file:
omap_gpif_top_write	./omap2.c	/^static void omap_gpif_top_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_gpif_top_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_gpif_top_writefn[] = {$/;"	v	file:
omap_gpio_in_get	./omap1.c	/^qemu_irq *omap_gpio_in_get(struct omap_gpio_s *s)$/;"	f
omap_gpio_init	./omap1.c	/^struct omap_gpio_s *omap_gpio_init(target_phys_addr_t base,$/;"	f
omap_gpio_module_init	./omap2.c	/^static void omap_gpio_module_init(struct omap2_gpio_s *s,$/;"	f	file:
omap_gpio_module_int	./omap2.c	/^static inline void omap_gpio_module_int(struct omap2_gpio_s *s, int line)$/;"	f	file:
omap_gpio_module_int_update	./omap2.c	/^static inline void omap_gpio_module_int_update(struct omap2_gpio_s *s,$/;"	f	file:
omap_gpio_module_level_update	./omap2.c	/^static void omap_gpio_module_level_update(struct omap2_gpio_s *s, int line)$/;"	f	file:
omap_gpio_module_out_update	./omap2.c	/^static inline void omap_gpio_module_out_update(struct omap2_gpio_s *s,$/;"	f	file:
omap_gpio_module_read	./omap2.c	/^static uint32_t omap_gpio_module_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_gpio_module_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_gpio_module_readfn[] = {$/;"	v	file:
omap_gpio_module_readp	./omap2.c	/^static uint32_t omap_gpio_module_readp(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_gpio_module_reset	./omap2.c	/^static void omap_gpio_module_reset(struct omap2_gpio_s *s)$/;"	f	file:
omap_gpio_module_set	./omap2.c	/^static void omap_gpio_module_set(void *opaque, int line, int level)$/;"	f	file:
omap_gpio_module_wake	./omap2.c	/^static void omap_gpio_module_wake(struct omap2_gpio_s *s, int line)$/;"	f	file:
omap_gpio_module_write	./omap2.c	/^static void omap_gpio_module_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_gpio_module_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_gpio_module_writefn[] = {$/;"	v	file:
omap_gpio_module_writep	./omap2.c	/^static void omap_gpio_module_writep(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_gpio_out_set	./omap1.c	/^void omap_gpio_out_set(struct omap_gpio_s *s, int line, qemu_irq handler)$/;"	f
omap_gpio_read	./omap1.c	/^static uint32_t omap_gpio_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_gpio_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_gpio_readfn[] = {$/;"	v	file:
omap_gpio_reset	./omap1.c	/^static void omap_gpio_reset(struct omap_gpio_s *s)$/;"	f	file:
omap_gpio_s	./omap1.c	/^struct omap_gpio_s {$/;"	s	file:
omap_gpio_set	./omap1.c	/^static void omap_gpio_set(void *opaque, int line, int level)$/;"	f	file:
omap_gpio_write	./omap1.c	/^static void omap_gpio_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_gpio_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_gpio_writefn[] = {$/;"	v	file:
omap_gpiosw_info_s	./nseries.c	/^static struct omap_gpiosw_info_s {$/;"	s	file:
omap_gpmc_attach	./omap2.c	/^void omap_gpmc_attach(struct omap_gpmc_s *s, int cs, int iomemtype,$/;"	f
omap_gpmc_cs_file_s	./omap2.c	/^    struct omap_gpmc_cs_file_s {$/;"	s	struct:omap_gpmc_s	file:
omap_gpmc_cs_map	./omap2.c	/^static void omap_gpmc_cs_map(struct omap_gpmc_cs_file_s *f, int base, int mask)$/;"	f	file:
omap_gpmc_cs_unmap	./omap2.c	/^static void omap_gpmc_cs_unmap(struct omap_gpmc_cs_file_s *f)$/;"	f	file:
omap_gpmc_init	./omap2.c	/^struct omap_gpmc_s *omap_gpmc_init(target_phys_addr_t base, qemu_irq irq)$/;"	f
omap_gpmc_int_update	./omap2.c	/^static void omap_gpmc_int_update(struct omap_gpmc_s *s)$/;"	f	file:
omap_gpmc_read	./omap2.c	/^static uint32_t omap_gpmc_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_gpmc_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_gpmc_readfn[] = {$/;"	v	file:
omap_gpmc_reset	./omap2.c	/^static void omap_gpmc_reset(struct omap_gpmc_s *s)$/;"	f	file:
omap_gpmc_s	./omap2.c	/^struct omap_gpmc_s {$/;"	s	file:
omap_gpmc_write	./omap2.c	/^static void omap_gpmc_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_gpmc_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_gpmc_writefn[] = {$/;"	v	file:
omap_i2c_bus	./omap_i2c.c	/^i2c_bus *omap_i2c_bus(struct omap_i2c_s *s)$/;"	f
omap_i2c_fifo_run	./omap_i2c.c	/^static void omap_i2c_fifo_run(struct omap_i2c_s *s)$/;"	f	file:
omap_i2c_init	./omap_i2c.c	/^struct omap_i2c_s *omap_i2c_init(target_phys_addr_t base,$/;"	f
omap_i2c_interrupts_update	./omap_i2c.c	/^static void omap_i2c_interrupts_update(struct omap_i2c_s *s)$/;"	f	file:
omap_i2c_read	./omap_i2c.c	/^static uint32_t omap_i2c_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_i2c_readfn	./omap_i2c.c	/^static CPUReadMemoryFunc *omap_i2c_readfn[] = {$/;"	v	file:
omap_i2c_reset	./omap_i2c.c	/^void omap_i2c_reset(struct omap_i2c_s *s)$/;"	f
omap_i2c_s	./omap_i2c.c	/^struct omap_i2c_s {$/;"	s	file:
omap_i2c_write	./omap_i2c.c	/^static void omap_i2c_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_i2c_writeb	./omap_i2c.c	/^static void omap_i2c_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_i2c_writefn	./omap_i2c.c	/^static CPUWriteMemoryFunc *omap_i2c_writefn[] = {$/;"	v	file:
omap_id_init	./omap1.c	/^static void omap_id_init(struct omap_mpu_state_s *mpu)$/;"	f	file:
omap_id_read	./omap1.c	/^static uint32_t omap_id_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_id_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_id_readfn[] = {$/;"	v	file:
omap_id_write	./omap1.c	/^static void omap_id_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_id_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_id_writefn[] = {$/;"	v	file:
omap_im3_read	./omap_dss.c	/^static uint32_t omap_im3_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_im3_readfn	./omap_dss.c	/^static CPUReadMemoryFunc *omap_im3_readfn[] = {$/;"	v	file:
omap_im3_write	./omap_dss.c	/^static void omap_im3_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_im3_writefn	./omap_dss.c	/^static CPUWriteMemoryFunc *omap_im3_writefn[] = {$/;"	v	file:
omap_inth_init	./omap1.c	/^struct omap_intr_handler_s *omap_inth_init(target_phys_addr_t base,$/;"	f
omap_inth_read	./omap1.c	/^static uint32_t omap_inth_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_inth_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_inth_readfn[] = {$/;"	v	file:
omap_inth_reset	./omap1.c	/^void omap_inth_reset(struct omap_intr_handler_s *s)$/;"	f
omap_inth_sir_update	./omap1.c	/^static void omap_inth_sir_update(struct omap_intr_handler_s *s, int is_fiq)$/;"	f	file:
omap_inth_update	./omap1.c	/^static inline void omap_inth_update(struct omap_intr_handler_s *s, int is_fiq)$/;"	f	file:
omap_inth_write	./omap1.c	/^static void omap_inth_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_inth_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_inth_writefn[] = {$/;"	v	file:
omap_intr_handler_bank_s	./omap1.c	/^struct omap_intr_handler_bank_s {$/;"	s	file:
omap_intr_handler_s	./omap1.c	/^struct omap_intr_handler_s {$/;"	s	file:
omap_invalidate_display	./omap_lcdc.c	/^static void omap_invalidate_display(void *opaque) {$/;"	f	file:
omap_l4_agent_info	./omap2.c	/^} omap_l4_agent_info[54] = {$/;"	v	typeref:struct:omap_l4_agent_info_s	file:
omap_l4_agent_info_s	./omap2.c	/^static struct omap_l4_agent_info_s {$/;"	s	file:
omap_l4_attach	./omap2.c	/^target_phys_addr_t omap_l4_attach(struct omap_target_agent_s *ta, int region,$/;"	f
omap_l4_entry	./omap2.c	/^static struct omap_l4_entry {$/;"	s	file:
omap_l4_init	./omap2.c	/^struct omap_l4_s *omap_l4_init(target_phys_addr_t base, int ta_num)$/;"	f
omap_l4_io_entries	./omap2.c	/^static int omap_l4_io_entries;$/;"	v	file:
omap_l4_io_entry	./omap2.c	/^} *omap_l4_io_entry;$/;"	v	typeref:struct:omap_l4_entry	file:
omap_l4_io_opaque	./omap2.c	/^static void **omap_l4_io_opaque;$/;"	v	file:
omap_l4_io_readb	./omap2.c	/^static uint32_t omap_l4_io_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_l4_io_readb_fn	./omap2.c	/^static CPUReadMemoryFunc **omap_l4_io_readb_fn;$/;"	v	file:
omap_l4_io_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_l4_io_readfn[] = {$/;"	v	file:
omap_l4_io_readh	./omap2.c	/^static uint32_t omap_l4_io_readh(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_l4_io_readh_fn	./omap2.c	/^static CPUReadMemoryFunc **omap_l4_io_readh_fn;$/;"	v	file:
omap_l4_io_readw	./omap2.c	/^static uint32_t omap_l4_io_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_l4_io_readw_fn	./omap2.c	/^static CPUReadMemoryFunc **omap_l4_io_readw_fn;$/;"	v	file:
omap_l4_io_writeb	./omap2.c	/^static void omap_l4_io_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_l4_io_writeb_fn	./omap2.c	/^static CPUWriteMemoryFunc **omap_l4_io_writeb_fn;$/;"	v	file:
omap_l4_io_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_l4_io_writefn[] = {$/;"	v	file:
omap_l4_io_writeh	./omap2.c	/^static void omap_l4_io_writeh(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_l4_io_writeh_fn	./omap2.c	/^static CPUWriteMemoryFunc **omap_l4_io_writeh_fn;$/;"	v	file:
omap_l4_io_writew	./omap2.c	/^static void omap_l4_io_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_l4_io_writew_fn	./omap2.c	/^static CPUWriteMemoryFunc **omap_l4_io_writew_fn;$/;"	v	file:
omap_l4_region	./omap2.c	/^} omap_l4_region[125] = {$/;"	v	typeref:struct:omap_l4_region_s	file:
omap_l4_region_s	./omap2.c	/^static struct omap_l4_region_s {$/;"	s	file:
omap_l4_s	./omap2.c	/^struct omap_l4_s {$/;"	s	file:
omap_l4ta	./omap2.c	2552;"	d	file:
omap_l4ta_get	./omap2.c	/^struct omap_target_agent_s *omap_l4ta_get(struct omap_l4_s *bus, int cs)$/;"	f
omap_l4ta_read	./omap2.c	/^static uint32_t omap_l4ta_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_l4ta_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_l4ta_readfn[] = {$/;"	v	file:
omap_l4ta_write	./omap2.c	/^static void omap_l4ta_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_l4ta_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_l4ta_writefn[] = {$/;"	v	file:
omap_l4tao	./omap2.c	2553;"	d	file:
omap_lcd_interrupts	./omap_lcdc.c	/^static void omap_lcd_interrupts(struct omap_lcd_panel_s *s)$/;"	f	file:
omap_lcd_panel_s	./omap_lcdc.c	/^struct omap_lcd_panel_s {$/;"	s	file:
omap_lcd_update	./omap_lcdc.c	/^static void omap_lcd_update(struct omap_lcd_panel_s *s) {$/;"	f	file:
omap_lcdc_init	./omap_lcdc.c	/^struct omap_lcd_panel_s *omap_lcdc_init(target_phys_addr_t base, qemu_irq irq,$/;"	f
omap_lcdc_read	./omap_lcdc.c	/^static uint32_t omap_lcdc_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_lcdc_readfn	./omap_lcdc.c	/^static CPUReadMemoryFunc *omap_lcdc_readfn[] = {$/;"	v	file:
omap_lcdc_reset	./omap_lcdc.c	/^void omap_lcdc_reset(struct omap_lcd_panel_s *s)$/;"	f
omap_lcdc_write	./omap_lcdc.c	/^static void omap_lcdc_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_lcdc_writefn	./omap_lcdc.c	/^static CPUWriteMemoryFunc *omap_lcdc_writefn[] = {$/;"	v	file:
omap_lpg_clk_update	./omap1.c	/^static void omap_lpg_clk_update(void *opaque, int line, int on)$/;"	f	file:
omap_lpg_init	./omap1.c	/^struct omap_lpg_s *omap_lpg_init(target_phys_addr_t base, omap_clk clk)$/;"	f
omap_lpg_read	./omap1.c	/^static uint32_t omap_lpg_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_lpg_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_lpg_readfn[] = {$/;"	v	file:
omap_lpg_reset	./omap1.c	/^static void omap_lpg_reset(struct omap_lpg_s *s)$/;"	f	file:
omap_lpg_s	./omap1.c	/^struct omap_lpg_s {$/;"	s	file:
omap_lpg_tick	./omap1.c	/^static void omap_lpg_tick(void *opaque)$/;"	f	file:
omap_lpg_update	./omap1.c	/^static void omap_lpg_update(struct omap_lpg_s *s)$/;"	f	file:
omap_lpg_write	./omap1.c	/^static void omap_lpg_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_lpg_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_lpg_writefn[] = {$/;"	v	file:
omap_map_s	./omap1.c	/^static const struct omap_map_s {$/;"	s	file:
omap_mcbsp_i2s_attach	./omap1.c	/^void omap_mcbsp_i2s_attach(struct omap_mcbsp_s *s, I2SCodec *slave)$/;"	f
omap_mcbsp_i2s_start	./omap1.c	/^static void omap_mcbsp_i2s_start(void *opaque, int line, int level)$/;"	f	file:
omap_mcbsp_i2s_swallow	./omap1.c	/^static void omap_mcbsp_i2s_swallow(void *opaque, int line, int level)$/;"	f	file:
omap_mcbsp_init	./omap1.c	/^struct omap_mcbsp_s *omap_mcbsp_init(target_phys_addr_t base,$/;"	f
omap_mcbsp_intr_update	./omap1.c	/^static void omap_mcbsp_intr_update(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_read	./omap1.c	/^static uint32_t omap_mcbsp_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_mcbsp_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_mcbsp_readfn[] = {$/;"	v	file:
omap_mcbsp_req_update	./omap1.c	/^static void omap_mcbsp_req_update(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_reset	./omap1.c	/^static void omap_mcbsp_reset(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_rx_done	./omap1.c	/^static void omap_mcbsp_rx_done(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_rx_newdata	./omap1.c	/^static void omap_mcbsp_rx_newdata(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_rx_start	./omap1.c	/^static void omap_mcbsp_rx_start(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_rx_stop	./omap1.c	/^static void omap_mcbsp_rx_stop(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_s	./omap1.c	/^struct omap_mcbsp_s {$/;"	s	file:
omap_mcbsp_sink_tick	./omap1.c	/^static void omap_mcbsp_sink_tick(void *opaque)$/;"	f	file:
omap_mcbsp_source_tick	./omap1.c	/^static void omap_mcbsp_source_tick(void *opaque)$/;"	f	file:
omap_mcbsp_tx_done	./omap1.c	/^static void omap_mcbsp_tx_done(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_tx_newdata	./omap1.c	/^static void omap_mcbsp_tx_newdata(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_tx_start	./omap1.c	/^static void omap_mcbsp_tx_start(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_tx_stop	./omap1.c	/^static void omap_mcbsp_tx_stop(struct omap_mcbsp_s *s)$/;"	f	file:
omap_mcbsp_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_mcbsp_writefn[] = {$/;"	v	file:
omap_mcbsp_writeh	./omap1.c	/^static void omap_mcbsp_writeh(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_mcbsp_writew	./omap1.c	/^static void omap_mcbsp_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_mcspi_attach	./omap2.c	/^void omap_mcspi_attach(struct omap_mcspi_s *s,$/;"	f
omap_mcspi_ch_s	./omap2.c	/^    struct omap_mcspi_ch_s {$/;"	s	struct:omap_mcspi_s	file:
omap_mcspi_dmarequest_update	./omap2.c	/^static inline void omap_mcspi_dmarequest_update(struct omap_mcspi_ch_s *ch)$/;"	f	file:
omap_mcspi_init	./omap2.c	/^struct omap_mcspi_s *omap_mcspi_init(struct omap_target_agent_s *ta, int chnum,$/;"	f
omap_mcspi_interrupt_update	./omap2.c	/^static inline void omap_mcspi_interrupt_update(struct omap_mcspi_s *s)$/;"	f	file:
omap_mcspi_read	./omap2.c	/^static uint32_t omap_mcspi_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_mcspi_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_mcspi_readfn[] = {$/;"	v	file:
omap_mcspi_reset	./omap2.c	/^static void omap_mcspi_reset(struct omap_mcspi_s *s)$/;"	f	file:
omap_mcspi_s	./omap2.c	/^struct omap_mcspi_s {$/;"	s	file:
omap_mcspi_transfer_run	./omap2.c	/^static void omap_mcspi_transfer_run(struct omap_mcspi_s *s, int chnum)$/;"	f	file:
omap_mcspi_write	./omap2.c	/^static void omap_mcspi_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_mcspi_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_mcspi_writefn[] = {$/;"	v	file:
omap_mmc_command	./omap_mmc.c	/^static void omap_mmc_command(struct omap_mmc_s *host, int cmd, int dir,$/;"	f	file:
omap_mmc_cover_cb	./omap_mmc.c	/^static void omap_mmc_cover_cb(void *opaque, int line, int level)$/;"	f	file:
omap_mmc_enable	./omap_mmc.c	/^void omap_mmc_enable(struct omap_mmc_s *s, int enable)$/;"	f
omap_mmc_fifolevel_update	./omap_mmc.c	/^static void omap_mmc_fifolevel_update(struct omap_mmc_s *host)$/;"	f	file:
omap_mmc_handlers	./omap_mmc.c	/^void omap_mmc_handlers(struct omap_mmc_s *s, qemu_irq ro, qemu_irq cover)$/;"	f
omap_mmc_init	./omap_mmc.c	/^struct omap_mmc_s *omap_mmc_init(target_phys_addr_t base,$/;"	f
omap_mmc_interrupts_update	./omap_mmc.c	/^static void omap_mmc_interrupts_update(struct omap_mmc_s *s)$/;"	f	file:
omap_mmc_read	./omap_mmc.c	/^static uint32_t omap_mmc_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
omap_mmc_readfn	./omap_mmc.c	/^static CPUReadMemoryFunc *omap_mmc_readfn[] = {$/;"	v	file:
omap_mmc_reset	./omap_mmc.c	/^void omap_mmc_reset(struct omap_mmc_s *host)$/;"	f
omap_mmc_s	./omap_mmc.c	/^struct omap_mmc_s {$/;"	s	file:
omap_mmc_transfer	./omap_mmc.c	/^static void omap_mmc_transfer(struct omap_mmc_s *host)$/;"	f	file:
omap_mmc_update	./omap_mmc.c	/^static void omap_mmc_update(void *opaque)$/;"	f	file:
omap_mmc_write	./omap_mmc.c	/^static void omap_mmc_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
omap_mmc_writefn	./omap_mmc.c	/^static CPUWriteMemoryFunc *omap_mmc_writefn[] = {$/;"	v	file:
omap_mpu_model	./omap.h	/^    enum omap_mpu_model {$/;"	g	struct:omap_mpu_state_s
omap_mpu_state_s	./omap.h	/^struct omap_mpu_state_s {$/;"	s
omap_mpu_timer_init	./omap1.c	/^struct omap_mpu_timer_s *omap_mpu_timer_init(target_phys_addr_t base,$/;"	f
omap_mpu_timer_read	./omap1.c	/^static uint32_t omap_mpu_timer_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_mpu_timer_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_mpu_timer_readfn[] = {$/;"	v	file:
omap_mpu_timer_reset	./omap1.c	/^static void omap_mpu_timer_reset(struct omap_mpu_timer_s *s)$/;"	f	file:
omap_mpu_timer_s	./omap1.c	/^struct omap_mpu_timer_s {$/;"	s	file:
omap_mpu_timer_write	./omap1.c	/^static void omap_mpu_timer_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_mpu_timer_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_mpu_timer_writefn[] = {$/;"	v	file:
omap_mpu_wakeup	./omap1.c	/^void omap_mpu_wakeup(void *opaque, int irq, int req)$/;"	f
omap_mpui_init	./omap1.c	/^static void omap_mpui_init(target_phys_addr_t base,$/;"	f	file:
omap_mpui_io_read	./omap1.c	/^static uint32_t omap_mpui_io_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_mpui_io_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_mpui_io_readfn[] = {$/;"	v	file:
omap_mpui_io_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_mpui_io_writefn[] = {$/;"	v	file:
omap_mpui_read	./omap1.c	/^static uint32_t omap_mpui_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_mpui_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_mpui_readfn[] = {$/;"	v	file:
omap_mpui_reset	./omap1.c	/^static void omap_mpui_reset(struct omap_mpu_state_s *s)$/;"	f	file:
omap_mpui_write	./omap1.c	/^static void omap_mpui_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_mpui_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_mpui_writefn[] = {$/;"	v	file:
omap_mpuio_in_get	./omap1.c	/^qemu_irq *omap_mpuio_in_get(struct omap_mpuio_s *s)$/;"	f
omap_mpuio_init	./omap1.c	/^struct omap_mpuio_s *omap_mpuio_init(target_phys_addr_t base,$/;"	f
omap_mpuio_kbd_update	./omap1.c	/^static void omap_mpuio_kbd_update(struct omap_mpuio_s *s)$/;"	f	file:
omap_mpuio_key	./omap1.c	/^void omap_mpuio_key(struct omap_mpuio_s *s, int row, int col, int down)$/;"	f
omap_mpuio_onoff	./omap1.c	/^static void omap_mpuio_onoff(void *opaque, int line, int on)$/;"	f	file:
omap_mpuio_out_set	./omap1.c	/^void omap_mpuio_out_set(struct omap_mpuio_s *s, int line, qemu_irq handler)$/;"	f
omap_mpuio_read	./omap1.c	/^static uint32_t omap_mpuio_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_mpuio_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_mpuio_readfn[] = {$/;"	v	file:
omap_mpuio_reset	./omap1.c	/^static void omap_mpuio_reset(struct omap_mpuio_s *s)$/;"	f	file:
omap_mpuio_s	./omap1.c	/^struct omap_mpuio_s {$/;"	s	file:
omap_mpuio_set	./omap1.c	/^static void omap_mpuio_set(void *opaque, int line, int level)$/;"	f	file:
omap_mpuio_write	./omap1.c	/^static void omap_mpuio_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_mpuio_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_mpuio_writefn[] = {$/;"	v	file:
omap_os_timer_init	./omap1.c	/^struct omap_32khz_timer_s *omap_os_timer_init(target_phys_addr_t base,$/;"	f
omap_os_timer_read	./omap1.c	/^static uint32_t omap_os_timer_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_os_timer_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_os_timer_readfn[] = {$/;"	v	file:
omap_os_timer_reset	./omap1.c	/^static void omap_os_timer_reset(struct omap_32khz_timer_s *s)$/;"	f	file:
omap_os_timer_write	./omap1.c	/^static void omap_os_timer_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_os_timer_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_os_timer_writefn[] = {$/;"	v	file:
omap_partition_info_s	./nseries.c	/^static struct omap_partition_info_s {$/;"	s	file:
omap_pin_cfg_init	./omap1.c	/^static void omap_pin_cfg_init(target_phys_addr_t base,$/;"	f	file:
omap_pin_cfg_read	./omap1.c	/^static uint32_t omap_pin_cfg_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_pin_cfg_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_pin_cfg_readfn[] = {$/;"	v	file:
omap_pin_cfg_reset	./omap1.c	/^static void omap_pin_cfg_reset(struct omap_mpu_state_s *mpu)$/;"	f	file:
omap_pin_cfg_write	./omap1.c	/^static void omap_pin_cfg_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_pin_cfg_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_pin_cfg_writefn[] = {$/;"	v	file:
omap_pin_funcmux0_update	./omap1.c	/^static inline void omap_pin_funcmux0_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_pin_funcmux1_update	./omap1.c	/^static inline void omap_pin_funcmux1_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_pin_modconf1_update	./omap1.c	/^static inline void omap_pin_modconf1_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_prcm_apll_update	./omap2.c	/^static void omap_prcm_apll_update(struct omap_prcm_s *s)$/;"	f	file:
omap_prcm_coldreset	./omap2.c	/^static void omap_prcm_coldreset(struct omap_prcm_s *s)$/;"	f	file:
omap_prcm_dpll_update	./omap2.c	/^static void omap_prcm_dpll_update(struct omap_prcm_s *s)$/;"	f	file:
omap_prcm_init	./omap2.c	/^struct omap_prcm_s *omap_prcm_init(struct omap_target_agent_s *ta,$/;"	f
omap_prcm_int_update	./omap2.c	/^static void omap_prcm_int_update(struct omap_prcm_s *s, int dom)$/;"	f	file:
omap_prcm_read	./omap2.c	/^static uint32_t omap_prcm_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_prcm_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_prcm_readfn[] = {$/;"	v	file:
omap_prcm_reset	./omap2.c	/^static void omap_prcm_reset(struct omap_prcm_s *s)$/;"	f	file:
omap_prcm_s	./omap2.c	/^struct omap_prcm_s {$/;"	s	file:
omap_prcm_write	./omap2.c	/^static void omap_prcm_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_prcm_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_prcm_writefn[] = {$/;"	v	file:
omap_pwl_clk_update	./omap1.c	/^static void omap_pwl_clk_update(void *opaque, int line, int on)$/;"	f	file:
omap_pwl_init	./omap1.c	/^static void omap_pwl_init(target_phys_addr_t base, struct omap_mpu_state_s *s,$/;"	f	file:
omap_pwl_read	./omap1.c	/^static uint32_t omap_pwl_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_pwl_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_pwl_readfn[] = {$/;"	v	file:
omap_pwl_reset	./omap1.c	/^static void omap_pwl_reset(struct omap_mpu_state_s *s)$/;"	f	file:
omap_pwl_update	./omap1.c	/^static void omap_pwl_update(struct omap_mpu_state_s *s)$/;"	f	file:
omap_pwl_write	./omap1.c	/^static void omap_pwl_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_pwl_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_pwl_writefn[] = {$/;"	v	file:
omap_pwt_init	./omap1.c	/^static void omap_pwt_init(target_phys_addr_t base, struct omap_mpu_state_s *s,$/;"	f	file:
omap_pwt_read	./omap1.c	/^static uint32_t omap_pwt_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_pwt_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_pwt_readfn[] = {$/;"	v	file:
omap_pwt_reset	./omap1.c	/^static void omap_pwt_reset(struct omap_mpu_state_s *s)$/;"	f	file:
omap_pwt_write	./omap1.c	/^static void omap_pwt_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_pwt_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_pwt_writefn[] = {$/;"	v	file:
omap_rfbi1_readfn	./omap_dss.c	/^static CPUReadMemoryFunc *omap_rfbi1_readfn[] = {$/;"	v	file:
omap_rfbi1_writefn	./omap_dss.c	/^static CPUWriteMemoryFunc *omap_rfbi1_writefn[] = {$/;"	v	file:
omap_rfbi_attach	./omap_dss.c	/^void omap_rfbi_attach(struct omap_dss_s *s, int cs, struct rfbi_chip_s *chip)$/;"	f
omap_rfbi_read	./omap_dss.c	/^static uint32_t omap_rfbi_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_rfbi_reset	./omap_dss.c	/^static void omap_rfbi_reset(struct omap_dss_s *s)$/;"	f	file:
omap_rfbi_transfer_start	./omap_dss.c	/^static void omap_rfbi_transfer_start(struct omap_dss_s *s)$/;"	f	file:
omap_rfbi_transfer_stop	./omap_dss.c	/^static void omap_rfbi_transfer_stop(struct omap_dss_s *s)$/;"	f	file:
omap_rfbi_write	./omap_dss.c	/^static void omap_rfbi_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_rtc_alarm_update	./omap1.c	/^static void omap_rtc_alarm_update(struct omap_rtc_s *s)$/;"	f	file:
omap_rtc_bcd	./omap1.c	/^static inline uint8_t omap_rtc_bcd(int num)$/;"	f	file:
omap_rtc_bin	./omap1.c	/^static inline int omap_rtc_bin(uint8_t num)$/;"	f	file:
omap_rtc_init	./omap1.c	/^struct omap_rtc_s *omap_rtc_init(target_phys_addr_t base,$/;"	f
omap_rtc_interrupts_update	./omap1.c	/^static void omap_rtc_interrupts_update(struct omap_rtc_s *s)$/;"	f	file:
omap_rtc_read	./omap1.c	/^static uint32_t omap_rtc_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_rtc_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_rtc_readfn[] = {$/;"	v	file:
omap_rtc_reset	./omap1.c	/^static void omap_rtc_reset(struct omap_rtc_s *s)$/;"	f	file:
omap_rtc_s	./omap1.c	/^struct omap_rtc_s {$/;"	s	file:
omap_rtc_tick	./omap1.c	/^static void omap_rtc_tick(void *opaque)$/;"	f	file:
omap_rtc_write	./omap1.c	/^static void omap_rtc_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_rtc_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_rtc_writefn[] = {$/;"	v	file:
omap_screen_dump	./omap_lcdc.c	/^static void omap_screen_dump(void *opaque, const char *filename) {$/;"	f	file:
omap_sdrc_init	./omap2.c	/^struct omap_sdrc_s *omap_sdrc_init(target_phys_addr_t base)$/;"	f
omap_sdrc_read	./omap2.c	/^static uint32_t omap_sdrc_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_sdrc_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_sdrc_readfn[] = {$/;"	v	file:
omap_sdrc_reset	./omap2.c	/^static void omap_sdrc_reset(struct omap_sdrc_s *s)$/;"	f	file:
omap_sdrc_s	./omap2.c	/^struct omap_sdrc_s {$/;"	s	file:
omap_sdrc_write	./omap2.c	/^static void omap_sdrc_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_sdrc_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_sdrc_writefn[] = {$/;"	v	file:
omap_set_intr	./omap1.c	/^static void omap_set_intr(void *opaque, int irq, int req)$/;"	f	file:
omap_set_intr_noedge	./omap1.c	/^static void omap_set_intr_noedge(void *opaque, int irq, int req)$/;"	f	file:
omap_setup_dsp_mapping	./omap1.c	/^static void omap_setup_dsp_mapping(const struct omap_map_s *map)$/;"	f	file:
omap_setup_mpui_io	./omap1.c	/^static void omap_setup_mpui_io(struct omap_mpu_state_s *mpu)$/;"	f	file:
omap_sti_fifo_read	./omap2.c	/^static uint32_t omap_sti_fifo_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_sti_fifo_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_sti_fifo_readfn[] = {$/;"	v	file:
omap_sti_fifo_write	./omap2.c	/^static void omap_sti_fifo_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_sti_fifo_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_sti_fifo_writefn[] = {$/;"	v	file:
omap_sti_init	./omap2.c	/^static struct omap_sti_s *omap_sti_init(struct omap_target_agent_s *ta,$/;"	f	file:
omap_sti_interrupt_update	./omap2.c	/^static inline void omap_sti_interrupt_update(struct omap_sti_s *s)$/;"	f	file:
omap_sti_read	./omap2.c	/^static uint32_t omap_sti_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_sti_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_sti_readfn[] = {$/;"	v	file:
omap_sti_reset	./omap2.c	/^static void omap_sti_reset(struct omap_sti_s *s)$/;"	f	file:
omap_sti_s	./omap2.c	/^struct omap_sti_s {$/;"	s	file:
omap_sti_write	./omap2.c	/^static void omap_sti_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_sti_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_sti_writefn[] = {$/;"	v	file:
omap_synctimer_init	./omap2.c	/^void omap_synctimer_init(struct omap_target_agent_s *ta,$/;"	f
omap_synctimer_read	./omap2.c	/^static uint32_t omap_synctimer_read(struct omap_synctimer_s *s) {$/;"	f	file:
omap_synctimer_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_synctimer_readfn[] = {$/;"	v	file:
omap_synctimer_readh	./omap2.c	/^static uint32_t omap_synctimer_readh(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_synctimer_readw	./omap2.c	/^static uint32_t omap_synctimer_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_synctimer_reset	./omap2.c	/^static void omap_synctimer_reset(struct omap_synctimer_s *s)$/;"	f	file:
omap_synctimer_s	./omap.h	/^    struct omap_synctimer_s {$/;"	s	struct:omap_mpu_state_s
omap_synctimer_write	./omap2.c	/^static void omap_synctimer_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_synctimer_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_synctimer_writefn[] = {$/;"	v	file:
omap_sysctl_init	./omap2.c	/^struct omap_sysctl_s *omap_sysctl_init(struct omap_target_agent_s *ta,$/;"	f
omap_sysctl_read	./omap2.c	/^static uint32_t omap_sysctl_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_sysctl_read8	./omap2.c	/^static uint32_t omap_sysctl_read8(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_sysctl_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_sysctl_readfn[] = {$/;"	v	file:
omap_sysctl_reset	./omap2.c	/^static void omap_sysctl_reset(struct omap_sysctl_s *s)$/;"	f	file:
omap_sysctl_s	./omap2.c	/^struct omap_sysctl_s {$/;"	s	file:
omap_sysctl_write	./omap2.c	/^static void omap_sysctl_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_sysctl_write8	./omap2.c	/^static void omap_sysctl_write8(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_sysctl_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_sysctl_writefn[] = {$/;"	v	file:
omap_tap_init	./omap2.c	/^void omap_tap_init(struct omap_target_agent_s *ta,$/;"	f
omap_tap_read	./omap2.c	/^static uint32_t omap_tap_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_tap_readfn	./omap2.c	/^static CPUReadMemoryFunc *omap_tap_readfn[] = {$/;"	v	file:
omap_tap_write	./omap2.c	/^static void omap_tap_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_tap_writefn	./omap2.c	/^static CPUWriteMemoryFunc *omap_tap_writefn[] = {$/;"	v	file:
omap_target_agent_s	./omap2.c	/^struct omap_target_agent_s {$/;"	s	file:
omap_tcmi_init	./omap1.c	/^static void omap_tcmi_init(target_phys_addr_t base,$/;"	f	file:
omap_tcmi_read	./omap1.c	/^static uint32_t omap_tcmi_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_tcmi_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_tcmi_readfn[] = {$/;"	v	file:
omap_tcmi_reset	./omap1.c	/^static void omap_tcmi_reset(struct omap_mpu_state_s *mpu)$/;"	f	file:
omap_tcmi_write	./omap1.c	/^static void omap_tcmi_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_tcmi_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_tcmi_writefn[] = {$/;"	v	file:
omap_timer_clk_setup	./omap1.c	/^static void omap_timer_clk_setup(struct omap_mpu_timer_s *timer)$/;"	f	file:
omap_timer_clk_update	./omap1.c	/^static void omap_timer_clk_update(void *opaque, int line, int on)$/;"	f	file:
omap_timer_fire	./omap1.c	/^static void omap_timer_fire(void *opaque)$/;"	f	file:
omap_timer_read	./omap1.c	/^static inline uint32_t omap_timer_read(struct omap_mpu_timer_s *timer)$/;"	f	file:
omap_timer_sync	./omap1.c	/^static inline void omap_timer_sync(struct omap_mpu_timer_s *timer)$/;"	f	file:
omap_timer_tick	./omap1.c	/^static void omap_timer_tick(void *opaque)$/;"	f	file:
omap_timer_update	./omap1.c	/^static inline void omap_timer_update(struct omap_mpu_timer_s *timer)$/;"	f	file:
omap_tipb_bridge_init	./omap1.c	/^struct omap_tipb_bridge_s *omap_tipb_bridge_init(target_phys_addr_t base,$/;"	f
omap_tipb_bridge_read	./omap1.c	/^static uint32_t omap_tipb_bridge_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_tipb_bridge_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_tipb_bridge_readfn[] = {$/;"	v	file:
omap_tipb_bridge_reset	./omap1.c	/^static void omap_tipb_bridge_reset(struct omap_tipb_bridge_s *s)$/;"	f	file:
omap_tipb_bridge_s	./omap1.c	/^struct omap_tipb_bridge_s {$/;"	s	file:
omap_tipb_bridge_write	./omap1.c	/^static void omap_tipb_bridge_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_tipb_bridge_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_tipb_bridge_writefn[] = {$/;"	v	file:
omap_uart_attach	./omap1.c	/^void omap_uart_attach(struct omap_uart_s *s, CharDriverState *chr)$/;"	f
omap_uart_init	./omap1.c	/^struct omap_uart_s *omap_uart_init(target_phys_addr_t base,$/;"	f
omap_uart_read	./omap1.c	/^static uint32_t omap_uart_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_uart_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_uart_readfn[] = {$/;"	v	file:
omap_uart_reset	./omap1.c	/^void omap_uart_reset(struct omap_uart_s *s)$/;"	f
omap_uart_s	./omap1.c	/^struct omap_uart_s {$/;"	s	file:
omap_uart_write	./omap1.c	/^static void omap_uart_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_uart_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_uart_writefn[] = {$/;"	v	file:
omap_ulpd_clk_update	./omap1.c	/^static inline void omap_ulpd_clk_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_ulpd_pm_init	./omap1.c	/^static void omap_ulpd_pm_init(target_phys_addr_t base,$/;"	f	file:
omap_ulpd_pm_read	./omap1.c	/^static uint32_t omap_ulpd_pm_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_ulpd_pm_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_ulpd_pm_readfn[] = {$/;"	v	file:
omap_ulpd_pm_reset	./omap1.c	/^static void omap_ulpd_pm_reset(struct omap_mpu_state_s *mpu)$/;"	f	file:
omap_ulpd_pm_write	./omap1.c	/^static void omap_ulpd_pm_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_ulpd_pm_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_ulpd_pm_writefn[] = {$/;"	v	file:
omap_ulpd_req_update	./omap1.c	/^static inline void omap_ulpd_req_update(struct omap_mpu_state_s *s,$/;"	f	file:
omap_update_display	./omap_lcdc.c	/^static void omap_update_display(void *opaque)$/;"	f	file:
omap_uwire_attach	./omap1.c	/^void omap_uwire_attach(struct omap_uwire_s *s,$/;"	f
omap_uwire_init	./omap1.c	/^struct omap_uwire_s *omap_uwire_init(target_phys_addr_t base,$/;"	f
omap_uwire_read	./omap1.c	/^static uint32_t omap_uwire_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_uwire_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_uwire_readfn[] = {$/;"	v	file:
omap_uwire_reset	./omap1.c	/^static void omap_uwire_reset(struct omap_uwire_s *s)$/;"	f	file:
omap_uwire_s	./omap1.c	/^struct omap_uwire_s {$/;"	s	file:
omap_uwire_transfer_start	./omap1.c	/^static void omap_uwire_transfer_start(struct omap_uwire_s *s)$/;"	f	file:
omap_uwire_write	./omap1.c	/^static void omap_uwire_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_uwire_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_uwire_writefn[] = {$/;"	v	file:
omap_validate_emiff_addr	./omap1.c	/^static int omap_validate_emiff_addr(struct omap_mpu_state_s *s,$/;"	f	file:
omap_validate_emifs_addr	./omap1.c	/^static int omap_validate_emifs_addr(struct omap_mpu_state_s *s,$/;"	f	file:
omap_validate_imif_addr	./omap1.c	/^static int omap_validate_imif_addr(struct omap_mpu_state_s *s,$/;"	f	file:
omap_validate_local_addr	./omap1.c	/^static int omap_validate_local_addr(struct omap_mpu_state_s *s,$/;"	f	file:
omap_validate_tipb_addr	./omap1.c	/^static int omap_validate_tipb_addr(struct omap_mpu_state_s *s,$/;"	f	file:
omap_validate_tipb_mpui_addr	./omap1.c	/^static int omap_validate_tipb_mpui_addr(struct omap_mpu_state_s *s,$/;"	f	file:
omap_venc1_readfn	./omap_dss.c	/^static CPUReadMemoryFunc *omap_venc1_readfn[] = {$/;"	v	file:
omap_venc1_writefn	./omap_dss.c	/^static CPUWriteMemoryFunc *omap_venc1_writefn[] = {$/;"	v	file:
omap_venc_read	./omap_dss.c	/^static uint32_t omap_venc_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_venc_write	./omap_dss.c	/^static void omap_venc_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_watchdog_timer_s	./omap1.c	/^struct omap_watchdog_timer_s {$/;"	s	file:
omap_wd_timer_init	./omap1.c	/^struct omap_watchdog_timer_s *omap_wd_timer_init(target_phys_addr_t base,$/;"	f
omap_wd_timer_read	./omap1.c	/^static uint32_t omap_wd_timer_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
omap_wd_timer_readfn	./omap1.c	/^static CPUReadMemoryFunc *omap_wd_timer_readfn[] = {$/;"	v	file:
omap_wd_timer_reset	./omap1.c	/^static void omap_wd_timer_reset(struct omap_watchdog_timer_s *s)$/;"	f	file:
omap_wd_timer_write	./omap1.c	/^static void omap_wd_timer_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
omap_wd_timer_writefn	./omap1.c	/^static CPUWriteMemoryFunc *omap_wd_timer_writefn[] = {$/;"	v	file:
omap_writel	./nseries.c	969;"	d	file:
omapctrl_clk	./omap_clk.c	/^static struct clk omapctrl_clk = {$/;"	v	typeref:struct:clk	file:
on	./omap1.c	/^    int64_t on;$/;"	m	struct:omap_lpg_s	file:
on	./vmware_vga.c	/^        int on;$/;"	m	struct:vmsvga_state_s::__anon473	file:
onchip_clks	./omap_clk.c	/^static struct clk *onchip_clks[] = {$/;"	v	typeref:struct:clk	file:
onenand_base_unmap	./onenand.c	/^void onenand_base_unmap(void *opaque)$/;"	f
onenand_base_update	./onenand.c	/^void onenand_base_update(void *opaque, target_phys_addr_t new)$/;"	f
onenand_command	./onenand.c	/^static void onenand_command(OneNANDState *s, int cmd)$/;"	f	file:
onenand_erase	./onenand.c	/^static inline int onenand_erase(OneNANDState *s, int sec, int num)$/;"	f	file:
onenand_init	./onenand.c	/^void *onenand_init(uint32_t id, int regshift, qemu_irq irq)$/;"	f
onenand_intr_update	./onenand.c	/^static void onenand_intr_update(OneNANDState *s)$/;"	f	file:
onenand_load_main	./onenand.c	/^static inline int onenand_load_main(OneNANDState *s, int sec, int secn,$/;"	f	file:
onenand_load_spare	./onenand.c	/^static inline int onenand_load_spare(OneNANDState *s, int sec, int secn,$/;"	f	file:
onenand_prog_main	./onenand.c	/^static inline int onenand_prog_main(OneNANDState *s, int sec, int secn,$/;"	f	file:
onenand_prog_spare	./onenand.c	/^static inline int onenand_prog_spare(OneNANDState *s, int sec, int secn,$/;"	f	file:
onenand_raw_otp	./onenand.c	/^void *onenand_raw_otp(void *opaque)$/;"	f
onenand_read	./onenand.c	/^static uint32_t onenand_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
onenand_readfn	./onenand.c	/^static CPUReadMemoryFunc *onenand_readfn[] = {$/;"	v	file:
onenand_reset	./onenand.c	/^static void onenand_reset(OneNANDState *s, int cold)$/;"	f	file:
onenand_write	./onenand.c	/^static void onenand_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
onenand_writefn	./onenand.c	/^static CPUWriteMemoryFunc *onenand_writefn[] = {$/;"	v	file:
ones_complement_sum	./rtl8139.c	/^static uint16_t ones_complement_sum(uint8_t *data, size_t len)$/;"	f	file:
oneshot	./syborg_timer.c	/^    int oneshot;$/;"	m	struct:__anon437	file:
online	./xen_backend.h	/^    int                online;$/;"	m	struct:XenDevice
onoff	./nseries.c	/^    int onoff;$/;"	m	struct:mipid_s	file:
oob_shift	./nand.c	/^    int page_shift, oob_shift, erase_shift, addr_shift;$/;"	m	struct:NANDFlashState	file:
op1_out	./fmopl.h	/^	INT32 op1_out[2];	\/* slot1 output for selfeedback        *\/$/;"	m	struct:fm_opl_channel
opaque	./bt-hci.c	/^    void *opaque;$/;"	m	struct:bt_hci_s	file:
opaque	./bt.h	/^    void *opaque;$/;"	m	struct:bt_l2cap_conn_params_s
opaque	./cbus.c	/^    void *opaque;$/;"	m	struct:__anon191	file:
opaque	./dma.c	/^    void *opaque;$/;"	m	struct:dma_regs	file:
opaque	./etraxfs_dma.h	/^		void *opaque;$/;"	m	struct:etraxfs_dma_client::__anon247
opaque	./gusemu.h	/^ void *opaque;$/;"	m	struct:_GUSEmuState
opaque	./irq.c	/^    void *opaque;$/;"	m	struct:IRQState	file:
opaque	./mac_dbdma.h	/^    void *opaque;$/;"	m	struct:DBDMA_io
opaque	./nseries.c	/^        void *opaque;$/;"	m	struct:n800_s::__anon295	file:
opaque	./nvram.h	/^    void *opaque;$/;"	m	struct:nvram_t
opaque	./omap.h	/^    void *opaque;$/;"	m	struct:I2SCodec
opaque	./omap.h	/^    void *opaque;$/;"	m	struct:io_fn
opaque	./omap.h	/^    void *opaque;$/;"	m	struct:rfbi_chip_s
opaque	./omap.h	/^    void *opaque;$/;"	m	struct:uWireSlave
opaque	./omap2.c	/^        void *opaque;$/;"	m	struct:omap_eac_s::__anon303	file:
opaque	./omap2.c	/^        void *opaque;$/;"	m	struct:omap_gpmc_s::omap_gpmc_cs_file_s	file:
opaque	./omap2.c	/^        void *opaque;$/;"	m	struct:omap_l4_entry	file:
opaque	./omap2.c	/^        void *opaque;$/;"	m	struct:omap_mcspi_s::omap_mcspi_ch_s	file:
opaque	./ppc.c	/^    void *opaque;$/;"	m	struct:ppc_dcrn_t	file:
opaque	./ppc.c	/^    void *opaque;$/;"	m	struct:ppc_tb_t	file:
opaque	./ppc.h	/^    void *opaque;$/;"	m	struct:clk_setup_t
opaque	./ppc4xx_devs.c	/^    void *opaque[MMIO_AREA_NB];$/;"	m	struct:ppc4xx_mmio_t	file:
opaque	./ppc_mac.h	/^    void *opaque;$/;"	m	struct:ADBDevice
opaque	./pxa.h	/^    void *opaque;$/;"	m	struct:PXA2xxI2SState
opaque	./rc4030.c	/^    void *opaque;$/;"	m	struct:rc4030DMAState	file:
opaque	./scsi-disk.c	/^    void *opaque;$/;"	m	struct:SCSIDeviceState	file:
opaque	./scsi-generic.c	/^    void *opaque;$/;"	m	struct:SCSIDeviceState	file:
opaque	./soc_dma.c	/^               void *opaque;$/;"	m	struct:dma_s::memmap_entry_s::__anon396::__anon397	file:
opaque	./soc_dma.h	/^    void *opaque;$/;"	m	struct:soc_dma_ch_s
opaque	./soc_dma.h	/^    void *opaque;$/;"	m	struct:soc_dma_s
opaque	./stellaris.c	/^    struct gptm_state *opaque[2];$/;"	m	struct:gptm_state	typeref:struct:gptm_state::gptm_state	file:
opaque	./usb.h	/^    void *opaque;$/;"	m	struct:USBDevice
opaque	./usb.h	/^    void *opaque;$/;"	m	struct:USBPort
opaque	./vmport.c	/^    void *opaque[VMPORT_ENTRIES];$/;"	m	struct:_VMPortState	file:
opaque	./wm8750.c	/^    void *opaque;$/;"	m	struct:__anon481	file:
opba_read	./ppc405_uc.c	/^static CPUReadMemoryFunc *opba_read[] = {$/;"	v	file:
opba_readb	./ppc405_uc.c	/^static uint32_t opba_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
opba_readl	./ppc405_uc.c	/^static uint32_t opba_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
opba_readw	./ppc405_uc.c	/^static uint32_t opba_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
opba_write	./ppc405_uc.c	/^static CPUWriteMemoryFunc *opba_write[] = {$/;"	v	file:
opba_writeb	./ppc405_uc.c	/^static void opba_writeb (void *opaque,$/;"	f	file:
opba_writel	./ppc405_uc.c	/^static void opba_writel (void *opaque,$/;"	f	file:
opba_writew	./ppc405_uc.c	/^static void opba_writew (void *opaque,$/;"	f	file:
opc	./etraxfs_eth.c	/^	unsigned int opc;$/;"	m	struct:qemu_mdio	file:
opcode	./bt.h	/^    uint16_t	opcode;$/;"	m	struct:__anon151
opcode	./bt.h	/^    uint16_t	opcode;$/;"	m	struct:__anon152
opcode	./bt.h	/^    uint16_t 	opcode;		\/* OCF & OGF *\/$/;"	m	struct:hci_command_hdr
open_voice	./ac97.c	/^static void open_voice (AC97LinkState *s, int index, int freq)$/;"	f	file:
openpic_buggy_read	./openpic.c	/^static uint32_t openpic_buggy_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
openpic_buggy_write	./openpic.c	/^static void openpic_buggy_write (void *opaque,$/;"	f	file:
openpic_cpu_read	./openpic.c	/^static uint32_t openpic_cpu_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
openpic_cpu_write	./openpic.c	/^static void openpic_cpu_write (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
openpic_gbl_read	./openpic.c	/^static uint32_t openpic_gbl_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
openpic_gbl_write	./openpic.c	/^static void openpic_gbl_write (void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
openpic_init	./openpic.c	/^qemu_irq *openpic_init (PCIBus *bus, int *pmem_index, int nb_cpus,$/;"	f
openpic_irq_raise	./openpic.c	/^static void openpic_irq_raise(openpic_t *opp, int n_CPU, IRQ_src_t *src)$/;"	f	file:
openpic_load	./openpic.c	/^static int openpic_load(QEMUFile* f, void *opaque, int version_id)$/;"	f	file:
openpic_load_IRQ_queue	./openpic.c	/^static void openpic_load_IRQ_queue(QEMUFile* f, IRQ_queue_t *q)$/;"	f	file:
openpic_map	./openpic.c	/^static void openpic_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
openpic_read	./openpic.c	/^static CPUReadMemoryFunc *openpic_read[] = {$/;"	v	file:
openpic_readl	./openpic.c	/^static uint32_t openpic_readl (void *opaque,target_phys_addr_t addr)$/;"	f	file:
openpic_reset	./openpic.c	/^static void openpic_reset (void *opaque)$/;"	f	file:
openpic_save	./openpic.c	/^static void openpic_save(QEMUFile* f, void *opaque)$/;"	f	file:
openpic_save_IRQ_queue	./openpic.c	/^static void openpic_save_IRQ_queue(QEMUFile* f, IRQ_queue_t *q)$/;"	f	file:
openpic_set_irq	./openpic.c	/^static void openpic_set_irq(void *opaque, int n_IRQ, int level)$/;"	f	file:
openpic_src_read	./openpic.c	/^static uint32_t openpic_src_read (void *opaque, uint32_t addr)$/;"	f	file:
openpic_src_write	./openpic.c	/^static void openpic_src_write (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
openpic_swap32	./openpic.c	/^static inline uint32_t openpic_swap32(openpic_t *opp, uint32_t val)$/;"	f	file:
openpic_t	./openpic.c	/^typedef struct openpic_t {$/;"	s	file:
openpic_t	./openpic.c	/^} openpic_t;$/;"	t	typeref:struct:openpic_t	file:
openpic_timer_read	./openpic.c	/^static uint32_t openpic_timer_read (void *opaque, uint32_t addr)$/;"	f	file:
openpic_timer_write	./openpic.c	/^static void openpic_timer_write (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
openpic_update_irq	./openpic.c	/^static void openpic_update_irq(openpic_t *opp, int n_IRQ)$/;"	f	file:
openpic_write	./openpic.c	/^static CPUWriteMemoryFunc *openpic_write[] = {$/;"	v	file:
openpic_writel	./openpic.c	/^static void openpic_writel (void *opaque,$/;"	f	file:
operation	./xen_blkif.h	/^	uint8_t         operation;       \/* copied from request *\/$/;"	m	struct:blkif_x86_32_response
operation	./xen_blkif.h	/^	uint8_t         operation;       \/* copied from request *\/$/;"	m	struct:blkif_x86_64_response
operation	./xen_blkif.h	/^	uint8_t        operation;    \/* BLKIF_OP_???                         *\/$/;"	m	struct:blkif_x86_32_request
operation	./xen_blkif.h	/^	uint8_t        operation;    \/* BLKIF_OP_???                         *\/$/;"	m	struct:blkif_x86_64_request
opl	./adlib.c	/^    FM_OPL *opl;$/;"	m	struct:__anon7	file:
opl_dbg_chip	./fmopl.c	/^static int opl_dbg_maxchip,opl_dbg_chip;$/;"	v	file:
opl_dbg_fp	./fmopl.c	/^static FILE *opl_dbg_fp = NULL;$/;"	v	file:
opl_dbg_maxchip	./fmopl.c	/^static int opl_dbg_maxchip,opl_dbg_chip;$/;"	v	file:
opl_dbg_opl	./fmopl.c	/^static FM_OPL *opl_dbg_opl[16];$/;"	v	file:
ops	./xen_backend.h	/^    struct XenDevOps   *ops;$/;"	m	struct:XenDevice	typeref:struct:XenDevice::XenDevOps
opstring	./eeprom93xx.c	/^static const char *opstring[] = {$/;"	v	file:
opt	./ide.c	/^    uint8_t opt;$/;"	m	struct:__anon271	file:
option_rom_header	./device-assignment.c	/^struct option_rom_header {$/;"	s	file:
option_rom_pci_header	./device-assignment.c	/^struct option_rom_pci_header {$/;"	s	file:
option_rom_reset	./pc.c	/^static void option_rom_reset(void *_rrd)$/;"	f	file:
option_rom_setup_reset	./pc.c	/^static void option_rom_setup_reset(target_phys_addr_t addr, unsigned size)$/;"	f	file:
options	./nand.c	/^    uint32_t options;$/;"	m	struct:__anon294	file:
or	./ppc405_uc.c	/^    uint32_t or;$/;"	m	struct:ppc405_gpio_t	file:
orientation	./pxa2xx_lcd.c	/^    int orientation;$/;"	m	struct:PXA2xxLCDState	file:
os_timer	./omap.h	/^    struct omap_32khz_timer_s *os_timer;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_32khz_timer_s
osc	./twl92230.c	/^    uint8_t osc;$/;"	m	struct:__anon453	file:
osrh	./ppc405_uc.c	/^    uint32_t osrh;$/;"	m	struct:ppc405_gpio_t	file:
osrl	./ppc405_uc.c	/^    uint32_t osrl;$/;"	m	struct:ppc405_gpio_t	file:
ostat	./stellaris.c	/^    uint32_t ostat;$/;"	m	struct:__anon412	file:
otg_status	./tusb6010.c	/^    uint16_t otg_status;$/;"	m	struct:TUSBState	file:
otg_timer	./tusb6010.c	/^    QEMUTimer *otg_timer;$/;"	m	struct:TUSBState	file:
otg_timer_val	./tusb6010.c	/^    uint32_t otg_timer_val;$/;"	m	struct:TUSBState	file:
otherchn	./escc.c	/^    struct ChannelState *otherchn;$/;"	m	struct:ChannelState	typeref:struct:ChannelState::ChannelState	file:
otp	./onenand.c	/^    uint8_t *otp;$/;"	m	struct:__anon310	file:
otpmode	./onenand.c	/^    int otpmode;$/;"	m	struct:__anon310	file:
out	./lm832x.c	/^        qemu_irq out[16];$/;"	m	struct:__anon274::__anon276	file:
out	./lm832x.c	/^        qemu_irq out[2];$/;"	m	struct:__anon274::__anon275	file:
out	./lsi53c895a.c	/^    int out;$/;"	m	struct:__anon280	file:
out	./omap.h	/^    } in, out;$/;"	m	struct:I2SCodec	typeref:struct:I2SCodec::i2s_fifo_s
out	./omap2.c	/^    qemu_irq out;$/;"	m	struct:omap_gp_timer_s	file:
out	./pl061.c	/^    qemu_irq out[8];$/;"	m	struct:__anon336	file:
out	./soc_dma.c	/^               int out;$/;"	m	struct:dma_s::memmap_entry_s::__anon396::__anon397	file:
out	./twl92230.c	/^    qemu_irq out[4];$/;"	m	struct:__anon453	file:
out	./virtio-blk.c	/^    struct virtio_blk_outhdr *out;$/;"	m	struct:VirtIOBlockReq	typeref:struct:VirtIOBlockReq::virtio_blk_outhdr	file:
out	./wm8750.c	/^    SWVoiceOut **out[2];$/;"	m	struct:__anon481	file:
out_buf	./baum.c	/^    uint8_t out_buf[BUF_SIZE];$/;"	m	struct:__anon17	file:
out_buf	./usb-net.c	/^    uint8_t out_buf[2048];$/;"	m	struct:USBNetState	file:
out_buf_ptr	./baum.c	/^    uint8_t out_buf_used, out_buf_ptr;$/;"	m	struct:__anon17	file:
out_buf_used	./baum.c	/^    uint8_t out_buf_used, out_buf_ptr;$/;"	m	struct:__anon17	file:
out_data	./sb16.c	/^    uint8_t out_data[50];$/;"	m	struct:SB16State	file:
out_data_len	./sb16.c	/^    int out_data_len;$/;"	m	struct:SB16State	file:
out_eop	./etraxfs_dma.c	/^  unsigned                      out_eop    : 1;$/;"	m	struct:dma_descr_data	file:
out_fifo	./tsc210x.c	/^    uint8_t out_fifo[16384];$/;"	m	struct:__anon450	file:
out_len	./bt-hci-csr.c	/^    int out_len;$/;"	m	struct:csrhci_s	file:
out_num	./virtio.h	/^    unsigned int out_num;$/;"	m	struct:VirtQueueElement
out_ptr	./usb-net.c	/^    unsigned int out_ptr;$/;"	m	struct:USBNetState	file:
out_sg	./virtio.h	/^    struct iovec out_sg[VIRTQUEUE_MAX_SIZE];$/;"	m	struct:VirtQueueElement	typeref:struct:VirtQueueElement::iovec
out_size	./bt-hci-csr.c	/^    int out_size;$/;"	m	struct:csrhci_s	file:
out_start	./bt-hci-csr.c	/^    int out_start;$/;"	m	struct:csrhci_s	file:
out_tm	./bt-hci-csr.c	/^    QEMUTimer *out_tm;$/;"	m	struct:csrhci_s	file:
out_val	./omap2.c	/^    int out_val;$/;"	m	struct:omap_gp_timer_s	file:
out_voice	./omap2.c	/^        SWVoiceOut *out_voice;$/;"	m	struct:omap_eac_s::__anon303	file:
outacl	./usb-bt.c	/^    } outcmd, outacl, outsco;$/;"	m	struct:USBBtState	typeref:struct:USBBtState::usb_hci_out_fifo_s	file:
outcmd	./usb-bt.c	/^    } outcmd, outacl, outsco;$/;"	m	struct:USBBtState	typeref:struct:USBBtState::usb_hci_out_fifo_s	file:
outd	./fmopl.c	/^static INT32 outd[1];$/;"	v	file:
outfifo	./bt-hci-csr.c	/^    uint8_t outfifo[FIFO_LEN * 2];$/;"	m	struct:csrhci_s	file:
outmute	./wm8750.c	/^    uint8_t outvol[7], outmute[2];$/;"	m	struct:__anon481	file:
outport	./r2d.c	/^    uint16_t outport;$/;"	m	struct:__anon375	file:
output	./ads7846.c	/^    int output;$/;"	m	struct:__anon8	file:
output	./omap.h	/^        uint8_t output;$/;"	m	struct:omap_mpu_state_s::__anon297
output	./rtl8139.c	/^    uint16_t output;$/;"	m	struct:EEprom9346	file:
outputs	./omap1.c	/^    uint16_t outputs;$/;"	m	struct:omap_gpio_s	file:
outputs	./omap1.c	/^    uint16_t outputs;$/;"	m	struct:omap_mpuio_s	file:
outputs	./omap2.c	/^    uint32_t outputs;$/;"	m	struct:omap2_gpio_s	file:
outputs	./twl92230.c	/^    uint8_t outputs;$/;"	m	struct:__anon453	file:
outsco	./usb-bt.c	/^    } outcmd, outacl, outsco;$/;"	m	struct:USBBtState	typeref:struct:USBBtState::usb_hci_out_fifo_s	file:
outvol	./wm8750.c	/^    uint8_t outvol[7], outmute[2];$/;"	m	struct:__anon481	file:
overlap_trimmed_sector	./ssd_trim_manager.c	/^int overlap_trimmed_sector(trimmed_sector_entry* pTSE1, trimmed_sector_entry* pTSE2)$/;"	f
ovl1c	./pxa2xx_lcd.c	/^    uint32_t ovl1c[2];$/;"	m	struct:PXA2xxLCDState	file:
ovl2c	./pxa2xx_lcd.c	/^    uint32_t ovl2c[2];$/;"	m	struct:PXA2xxLCDState	file:
owner	./rc4030.c	/^    int32_t owner;$/;"	m	struct:dma_pagetable_entry	file:
ox	./blizzard.c	/^    int ox[2];$/;"	m	struct:__anon18	file:
oy	./blizzard.c	/^    int oy[2];$/;"	m	struct:__anon18	file:
p	./nseries.c	/^    int p;$/;"	m	struct:mipid_s	file:
pTSE	./ssd_trim_manager.c	/^	trimmed_sector_entry* pTSE;$/;"	m	struct:trimmed_sector_entry_index	file:
pTSE_tail	./ssd_trim_manager.c	/^	trimmed_sector_entry* pTSE_tail;$/;"	m	struct:trimmed_sector_entry_index	file:
pa	./virtio.c	/^    target_phys_addr_t pa;$/;"	m	struct:VirtQueue	file:
pack	./omap_dma.c	/^    int pack[2];$/;"	m	struct:omap_dma_channel_s	file:
pack_f1	./omap.h	/^    unsigned char pack_f1;$/;"	m	struct:omap_dma_lcd_channel_s
pack_f2	./omap.h	/^    unsigned char pack_f2;$/;"	m	struct:omap_dma_lcd_channel_s
packet	./eepro100.c	/^    char packet[MAX_ETH_FRAME_SIZE + 4];$/;"	m	struct:__anon236	file:
packet	./usb-msd.c	/^    USBPacket *packet;$/;"	m	struct:__anon457	file:
packet	./usb-uhci.c	/^    USBPacket packet;$/;"	m	struct:UHCIAsync	file:
packet_num	./smc91c111.c	/^    int packet_num;$/;"	m	struct:__anon395	file:
packet_transfer_size	./ide.c	/^    int packet_transfer_size;$/;"	m	struct:IDEState	file:
packey	./usb-musb.c	/^    USBPacket packey[2];$/;"	m	struct:__anon458	file:
pad	./usb-ohci.c	/^    uint16_t frame, pad;$/;"	m	struct:ohci_hcca	file:
pad0	./r2d.c	/^    uint16_t pad0;$/;"	m	struct:__anon375	file:
pad1	./r2d.c	/^    uint16_t pad1;$/;"	m	struct:__anon375	file:
padconf	./omap2.c	/^    uint32_t padconf[0x45];$/;"	m	struct:omap_sysctl_s	file:
padding	./usb-ohci.c	/^    uint16_t padding;$/;"	m	struct:__anon462	file:
paddr	./soc_dma.h	/^    void *paddr[2];$/;"	m	struct:soc_dma_ch_s
padr	./pcnet.c	/^    uint16_t padr[3];$/;"	m	struct:pcnet_initblk16	file:
padr	./pcnet.c	/^    uint16_t padr[3];$/;"	m	struct:pcnet_initblk32	file:
padr_bcast	./pcnet.c	/^static inline int padr_bcast(PCNetState *s, const uint8_t *buf, int size)$/;"	f	file:
padr_match	./pcnet.c	/^static inline int padr_match(PCNetState *s, const uint8_t *buf, int size)$/;"	f	file:
padstr	./ide.c	/^static void padstr(char *str, const char *src, int len)$/;"	f	file:
padstr	./virtio-blk.c	/^static inline void padstr(char *dst, const char *src, int len)$/;"	f	file:
padstr8	./ide.c	/^static void padstr8(uint8_t *buf, int buf_size, const char *src)$/;"	f	file:
page	./dma.c	/^    uint8_t page;$/;"	m	struct:dma_regs	file:
page	./musicpal.c	/^    int page;$/;"	m	struct:musicpal_lcd_state	file:
page	./tsc210x.c	/^    int state, page, offset, irq;$/;"	m	struct:__anon450	file:
page	./xen_disk.c	/^    void                *page[BLKIF_MAX_SEGMENTS_PER_REQUEST];$/;"	m	struct:ioreq	file:
page	./xenfb.c	/^    void              *page;$/;"	m	struct:common	file:
page_num	./bt.h	/^    uint8_t	page_num;$/;"	m	struct:__anon126
page_num	./bt.h	/^    uint8_t	page_num;$/;"	m	struct:__anon127
page_num	./bt.h	/^    uint8_t	page_num;$/;"	m	struct:__anon172
page_num	./bt.h	/^    uint8_t	page_num;$/;"	m	struct:__anon50
page_off	./musicpal.c	/^    int page_off;$/;"	m	struct:musicpal_lcd_state	file:
page_scan	./bt.h	/^    int page_scan;$/;"	m	struct:bt_device_s
page_shift	./nand.c	/^    int page_shift, oob_shift, erase_shift, addr_shift;$/;"	m	struct:NANDFlashState	file:
page_shift	./nand.c	/^    int page_shift;$/;"	m	struct:__anon294	file:
pageh	./dma.c	/^    uint8_t pageh;$/;"	m	struct:dma_regs	file:
pages	./nand.c	/^    int size, pages;$/;"	m	struct:NANDFlashState	file:
pages	./xen_disk.c	/^    void                *pages;$/;"	m	struct:ioreq	file:
pair	./bt-sdp.c	/^            void *pair;$/;"	m	struct:bt_l2cap_sdp_state_s::sdp_service_record_s::sdp_service_attribute_s	file:
pal_console_call	./alpha_palcode.c	/^static void pal_console_call (CPUState *env, uint32_t palcode)$/;"	f	file:
pal_for	./pxa2xx_lcd.c	/^    int pal_for;$/;"	m	struct:PXA2xxLCDState	file:
pal_handlers	./alpha_palcode.c	/^pal_handler_t pal_handlers[] = {$/;"	v
pal_init	./alpha_palcode.c	/^void pal_init (CPUState *env)$/;"	f
pal_openvms_call	./alpha_palcode.c	/^static void pal_openvms_call (CPUState *env, uint32_t palcode)$/;"	f	file:
pal_reset	./alpha_palcode.c	/^static void pal_reset (CPUState *env)$/;"	f	file:
pal_unix_call	./alpha_palcode.c	/^static void pal_unix_call (CPUState *env, uint32_t palcode)$/;"	f	file:
palette	./omap_dss.c	/^        uint16_t palette[256];$/;"	m	struct:omap_dss_s::__anon307	file:
palette	./omap_lcdc.c	/^    uint16_t palette[256];$/;"	m	struct:omap_lcd_panel_s	file:
palette	./pxa2xx_lcd.c	/^        uint8_t palette[1024];$/;"	m	struct:PXA2xxLCDState::__anon369	file:
palette	./syborg_fb.c	/^    uint32_t palette[256];$/;"	m	struct:__anon422	file:
palette	./tcx.c	/^    uint32_t palette[256];$/;"	m	struct:TCXState	file:
palette	./vga_int.h	/^    uint8_t palette[768];$/;"	m	struct:VGACommonState
palette_done	./omap_lcdc.c	/^    int palette_done;$/;"	m	struct:omap_lcd_panel_s	file:
pallette	./pl110.c	/^    uint32_t pallette[256];$/;"	m	struct:__anon339	file:
palmte_binfo	./palm.c	/^static struct arm_boot_info palmte_binfo = {$/;"	v	typeref:struct:arm_boot_info	file:
palmte_button_event	./palm.c	/^static void palmte_button_event(void *opaque, int keycode)$/;"	f	file:
palmte_gpio_setup	./palm.c	/^static void palmte_gpio_setup(struct omap_mpu_state_s *cpu)$/;"	f	file:
palmte_init	./palm.c	/^static void palmte_init(ram_addr_t ram_size,$/;"	f	file:
palmte_keymap	./palm.c	/^} palmte_keymap[0x80] = {$/;"	v	typeref:struct:__anon321	file:
palmte_machine	./palm.c	/^static QEMUMachine palmte_machine = {$/;"	v	file:
palmte_machine_init	./palm.c	/^machine_init(palmte_machine_init);$/;"	v
palmte_machine_init	./palm.c	/^static void palmte_machine_init(void)$/;"	f	file:
palmte_microwire_setup	./palm.c	/^static void palmte_microwire_setup(struct omap_mpu_state_s *cpu)$/;"	f	file:
palmte_onoff_gpios	./palm.c	/^static void palmte_onoff_gpios(void *opaque, int line, int level)$/;"	f	file:
palmte_pointercal	./palm.c	/^static MouseTransformInfo palmte_pointercal = {$/;"	v	file:
par	./mcf5206.c	/^    uint8_t par;$/;"	m	struct:__anon285	file:
par	./sh_pci.c	/^    uint32_t par;$/;"	m	struct:__anon388	file:
parallel_init	./parallel.c	/^ParallelState *parallel_init(int base, qemu_irq irq, CharDriverState *chr)$/;"	f
parallel_io	./ipf.c	/^static int parallel_io[MAX_PARALLEL_PORTS] = { 0x378, 0x278, 0x3bc };$/;"	v	file:
parallel_io	./pc.c	/^static int parallel_io[MAX_PARALLEL_PORTS] = { 0x378, 0x278, 0x3bc };$/;"	v	file:
parallel_io	./sun4u.c	/^static const int parallel_io[MAX_PARALLEL_PORTS] = { 0x378, 0x278, 0x3bc };$/;"	v	file:
parallel_ioport_ecp_read	./parallel.c	/^static uint32_t parallel_ioport_ecp_read(void *opaque, uint32_t addr)$/;"	f	file:
parallel_ioport_ecp_write	./parallel.c	/^static void parallel_ioport_ecp_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
parallel_ioport_eppdata_read_hw2	./parallel.c	/^parallel_ioport_eppdata_read_hw2(void *opaque, uint32_t addr)$/;"	f	file:
parallel_ioport_eppdata_read_hw4	./parallel.c	/^parallel_ioport_eppdata_read_hw4(void *opaque, uint32_t addr)$/;"	f	file:
parallel_ioport_eppdata_write_hw2	./parallel.c	/^parallel_ioport_eppdata_write_hw2(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
parallel_ioport_eppdata_write_hw4	./parallel.c	/^parallel_ioport_eppdata_write_hw4(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
parallel_ioport_read_hw	./parallel.c	/^static uint32_t parallel_ioport_read_hw(void *opaque, uint32_t addr)$/;"	f	file:
parallel_ioport_read_sw	./parallel.c	/^static uint32_t parallel_ioport_read_sw(void *opaque, uint32_t addr)$/;"	f	file:
parallel_ioport_write_hw	./parallel.c	/^static void parallel_ioport_write_hw(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
parallel_ioport_write_sw	./parallel.c	/^parallel_ioport_write_sw(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
parallel_irq	./ipf.c	/^static int parallel_irq[MAX_PARALLEL_PORTS] = { 7, 7, 7 };$/;"	v	file:
parallel_irq	./pc.c	/^static int parallel_irq[MAX_PARALLEL_PORTS] = { 7, 7, 7 };$/;"	v	file:
parallel_irq	./sun4u.c	/^static const int parallel_irq[MAX_PARALLEL_PORTS] = { 7, 7, 7 };$/;"	v	file:
parallel_mm_init	./parallel.c	/^ParallelState *parallel_mm_init(target_phys_addr_t base, int it_shift, qemu_irq irq, CharDriverState *chr)$/;"	f
parallel_mm_read_sw	./parallel.c	/^static CPUReadMemoryFunc *parallel_mm_read_sw[] = {$/;"	v	file:
parallel_mm_readb	./parallel.c	/^static uint32_t parallel_mm_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
parallel_mm_readl	./parallel.c	/^static uint32_t parallel_mm_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
parallel_mm_readw	./parallel.c	/^static uint32_t parallel_mm_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
parallel_mm_write_sw	./parallel.c	/^static CPUWriteMemoryFunc *parallel_mm_write_sw[] = {$/;"	v	file:
parallel_mm_writeb	./parallel.c	/^static void parallel_mm_writeb (void *opaque,$/;"	f	file:
parallel_mm_writel	./parallel.c	/^static void parallel_mm_writel (void *opaque,$/;"	f	file:
parallel_mm_writew	./parallel.c	/^static void parallel_mm_writew (void *opaque,$/;"	f	file:
parallel_reset	./parallel.c	/^static void parallel_reset(void *opaque)$/;"	f	file:
parallel_update_irq	./parallel.c	/^static void parallel_update_irq(ParallelState *s)$/;"	f	file:
param	./nseries.c	/^    int param[4];$/;"	m	struct:mipid_s	file:
parameters	./fdc.c	/^    int parameters;$/;"	m	struct:__anon266	file:
params	./bt-l2cap.c	/^        struct bt_l2cap_conn_params_s params;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	typeref:struct:l2cap_instance_s::l2cap_chan_s::bt_l2cap_conn_params_s	file:
params	./usb-serial.c	/^    QEMUSerialSetParams params;$/;"	m	struct:__anon464	file:
params	./xen_disk.c	/^    char                *params;$/;"	m	struct:XenBlkDev	file:
parent	./mst_fpga.c	/^	qemu_irq *parent;$/;"	m	struct:mst_irq_state	file:
parent	./omap_clk.c	/^    struct clk *parent;$/;"	m	struct:clk	typeref:struct:clk::clk	file:
parent	./qdev.h	/^    DeviceState *parent;$/;"	m	struct:BusState
parent	./sh_intc.h	/^    struct intc_desc *parent;$/;"	m	struct:intc_source	typeref:struct:intc_source::intc_desc
parent	./versatilepb.c	/^  qemu_irq parent[32];$/;"	m	struct:vpb_sic_state	file:
parent	./xilinx_timer.c	/^    void *parent;$/;"	m	struct:xlx_timer	file:
parent_bus	./qdev.h	/^    BusState *parent_bus;$/;"	m	struct:DeviceState
parent_dev	./pci.c	/^    PCIDevice *parent_dev;$/;"	m	struct:PCIBus	file:
parent_esp_reset	./esp.c	/^static void parent_esp_reset(void *opaque, int irq, int level)$/;"	f	file:
parent_fiq	./integratorcp.c	/^  qemu_irq parent_fiq;$/;"	m	struct:icp_pic_state	file:
parent_intr	./omap1.c	/^    qemu_irq parent_intr[2];$/;"	m	struct:omap_intr_handler_s	file:
parent_irq	./arm_gic.c	/^    qemu_irq parent_irq[NCPU];$/;"	m	struct:gic_state	file:
parent_irq	./etraxfs_pic.c	/^    qemu_irq parent_irq;$/;"	m	struct:etrax_pic	file:
parent_irq	./i8259.c	/^    qemu_irq parent_irq;$/;"	m	struct:PicState2	file:
parent_irq	./integratorcp.c	/^  qemu_irq parent_irq;$/;"	m	struct:icp_pic_state	file:
parent_irq	./musicpal.c	/^    qemu_irq parent_irq;$/;"	m	struct:mv88w8618_pic_state	file:
parent_irq	./syborg_interrupt.c	/^    qemu_irq parent_irq;$/;"	m	struct:__anon426	file:
parent_irq	./xilinx_intc.c	/^    qemu_irq parent_irq;$/;"	m	struct:xlx_pic	file:
parent_lance_reset	./pcnet.c	/^static void parent_lance_reset(void *opaque, int irq, int level)$/;"	f	file:
parent_nmi	./etraxfs_pic.c	/^    qemu_irq parent_nmi;$/;"	m	struct:etrax_pic	file:
park_mode_cp	./bt.h	/^} __attribute__ ((packed)) park_mode_cp;$/;"	t	typeref:struct:__anon61
parse	./qdev.h	/^    int (*parse)(DeviceState *dev, Property *prop, const char *str);$/;"	m	struct:PropertyInfo
parse_hex32	./qdev-properties.c	/^static int parse_hex32(DeviceState *dev, Property *prop, const char *str)$/;"	f	file:
parse_mac	./qdev-properties.c	/^static int parse_mac(DeviceState *dev, Property *prop, const char *str)$/;"	f	file:
parse_taddr	./qdev-addr.c	/^static int parse_taddr(DeviceState *dev, Property *prop, const char *str)$/;"	f	file:
parse_uint16	./qdev-properties.c	/^static int parse_uint16(DeviceState *dev, Property *prop, const char *str)$/;"	f	file:
parse_uint32	./qdev-properties.c	/^static int parse_uint32(DeviceState *dev, Property *prop, const char *str)$/;"	f	file:
partial	./nseries.c	/^    int partial;$/;"	m	struct:mipid_s	file:
partition_row_position	./smbios.h	/^    uint8_t partition_row_position;$/;"	m	struct:smbios_type_20
partition_width	./smbios.h	/^    uint8_t partition_width;$/;"	m	struct:smbios_type_19
path	./wm8750.c	/^    uint8_t path[4], mpath[2], power, format;$/;"	m	struct:__anon481	file:
paylen	./e1000.c	/^        uint32_t paylen;$/;"	m	struct:E1000State_st::e1000_tx	file:
pborctl	./stellaris.c	/^    uint32_t pborctl;$/;"	m	struct:__anon410	file:
pbuffer	./pxa2xx_lcd.c	/^        uint8_t pbuffer[1024];$/;"	m	struct:PXA2xxLCDState::__anon369	file:
pc_boot_set	./pc.c	/^static int pc_boot_set(void *opaque, const char *boot_device)$/;"	f	file:
pc_init1	./pc.c	/^static void pc_init1(ram_addr_t ram_size,$/;"	f	file:
pc_init_isa	./pc.c	/^static void pc_init_isa(ram_addr_t ram_size,$/;"	f	file:
pc_init_ne2k_isa	./ipf.c	/^static void pc_init_ne2k_isa(NICInfo *nd, qemu_irq *pic)$/;"	f	file:
pc_init_ne2k_isa	./pc.c	/^static void pc_init_ne2k_isa(NICInfo *nd, qemu_irq *pic)$/;"	f	file:
pc_init_pci	./pc.c	/^static void pc_init_pci(ram_addr_t ram_size,$/;"	f	file:
pc_machine	./pc.c	/^static QEMUMachine pc_machine = {$/;"	v	file:
pc_machine_init	./pc.c	/^machine_init(pc_machine_init);$/;"	v
pc_machine_init	./pc.c	/^static void pc_machine_init(void)$/;"	f	file:
pc_machine_v0_10	./pc.c	/^static QEMUMachine pc_machine_v0_10 = {$/;"	v	file:
pc_new_cpu	./pc.c	/^CPUState *pc_new_cpu(const char *cpu_model)$/;"	f
pc_to_adb_keycode	./adb.c	/^static const uint8_t pc_to_adb_keycode[256] = {$/;"	v	file:
pci	./gt64xxx.c	/^    GT64120PCIState *pci;$/;"	m	struct:GT64120State	file:
pci	./ppc405_uc.c	/^    uint32_t pci;$/;"	m	struct:ppc405ep_cpc_t	file:
pci0_status	./acpi.c	/^static struct pci_status pci0_status;$/;"	v	typeref:struct:pci_status	file:
pci4xx_cfgaddr_read	./ppc4xx_pci.c	/^static CPUReadMemoryFunc *pci4xx_cfgaddr_read[] = {$/;"	v	file:
pci4xx_cfgaddr_readl	./ppc4xx_pci.c	/^static uint32_t pci4xx_cfgaddr_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci4xx_cfgaddr_write	./ppc4xx_pci.c	/^static CPUWriteMemoryFunc *pci4xx_cfgaddr_write[] = {$/;"	v	file:
pci4xx_cfgaddr_writel	./ppc4xx_pci.c	/^static void pci4xx_cfgaddr_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci4xx_cfgdata_read	./ppc4xx_pci.c	/^static CPUReadMemoryFunc *pci4xx_cfgdata_read[] = {$/;"	v	file:
pci4xx_cfgdata_write	./ppc4xx_pci.c	/^static CPUWriteMemoryFunc *pci4xx_cfgdata_write[] = {$/;"	v	file:
pci_access_cap_config	./pci.c	/^int pci_access_cap_config(PCIDevice *pci_dev, uint32_t address, int len)$/;"	f
pci_add_capability	./pci.c	/^int pci_add_capability(PCIDevice *pdev, uint8_t cap_id, uint8_t size)$/;"	f
pci_addr_t	./apb_pci.c	/^typedef target_phys_addr_t pci_addr_t;$/;"	t	file:
pci_addr_t	./grackle_pci.c	/^typedef target_phys_addr_t pci_addr_t;$/;"	t	file:
pci_addr_t	./gt64xxx.c	/^typedef target_phys_addr_t pci_addr_t;$/;"	t	file:
pci_addr_t	./piix_pci.c	/^typedef uint32_t pci_addr_t;$/;"	t	file:
pci_addr_t	./ppc4xx_pci.c	/^typedef target_phys_addr_t pci_addr_t;$/;"	t	file:
pci_addr_t	./ppce500_pci.c	/^typedef target_phys_addr_t pci_addr_t;$/;"	t	file:
pci_addr_t	./prep_pci.c	/^typedef uint32_t pci_addr_t;$/;"	t	file:
pci_addr_t	./unin_pci.c	/^typedef target_phys_addr_t pci_addr_t;$/;"	t	file:
pci_apb_config_read	./apb_pci.c	/^static CPUReadMemoryFunc *pci_apb_config_read[] = {$/;"	v	file:
pci_apb_config_readl	./apb_pci.c	/^static uint32_t pci_apb_config_readl (void *opaque,$/;"	f	file:
pci_apb_config_write	./apb_pci.c	/^static CPUWriteMemoryFunc *pci_apb_config_write[] = {$/;"	v	file:
pci_apb_config_writel	./apb_pci.c	/^static void pci_apb_config_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_apb_init	./apb_pci.c	/^PCIBus *pci_apb_init(target_phys_addr_t special_base,$/;"	f
pci_apb_ioread	./apb_pci.c	/^static CPUReadMemoryFunc *pci_apb_ioread[] = {$/;"	v	file:
pci_apb_ioreadb	./apb_pci.c	/^static uint32_t pci_apb_ioreadb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_apb_ioreadl	./apb_pci.c	/^static uint32_t pci_apb_ioreadl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_apb_ioreadw	./apb_pci.c	/^static uint32_t pci_apb_ioreadw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_apb_iowrite	./apb_pci.c	/^static CPUWriteMemoryFunc *pci_apb_iowrite[] = {$/;"	v	file:
pci_apb_iowriteb	./apb_pci.c	/^static void pci_apb_iowriteb (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_apb_iowritel	./apb_pci.c	/^static void pci_apb_iowritel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_apb_iowritew	./apb_pci.c	/^static void pci_apb_iowritew (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_apb_map_irq	./apb_pci.c	/^static int pci_apb_map_irq(PCIDevice *pci_dev, int irq_num)$/;"	f	file:
pci_apb_read	./apb_pci.c	/^static CPUReadMemoryFunc *pci_apb_read[] = {$/;"	v	file:
pci_apb_set_irq	./apb_pci.c	/^static void pci_apb_set_irq(qemu_irq *pic, int irq_num, int level)$/;"	f	file:
pci_apb_write	./apb_pci.c	/^static CPUWriteMemoryFunc *pci_apb_write[] = {$/;"	v	file:
pci_bridge_init	./pci.c	/^PCIBus *pci_bridge_init(PCIBus *bus, int devfn, uint16_t vid, uint16_t did,$/;"	f
pci_bridge_write_config	./pci.c	/^static void pci_bridge_write_config(PCIDevice *d,$/;"	f	file:
pci_bus_info	./pci.c	/^static struct BusInfo pci_bus_info = {$/;"	v	typeref:struct:BusInfo	file:
pci_bus_num	./pci.c	/^int pci_bus_num(PCIBus *s)$/;"	f
pci_bus_reset	./pci.c	/^static void pci_bus_reset(void *opaque)$/;"	f	file:
pci_cirrus_vga_init	./cirrus_vga.c	/^void pci_cirrus_vga_init(PCIBus *bus)$/;"	f
pci_cirrus_write_config	./cirrus_vga.c	/^static void pci_cirrus_write_config(PCIDevice *d,$/;"	f	file:
pci_class_desc	./pci.c	/^} pci_class_desc;$/;"	t	typeref:struct:__anon322	file:
pci_class_descriptions	./pci.c	/^static const pci_class_desc pci_class_descriptions[] =$/;"	v	file:
pci_cmd646_ide_init	./ide.c	/^void pci_cmd646_ide_init(PCIBus *bus, BlockDriverState **hd_table,$/;"	f
pci_config_set_class	./pci.h	/^pci_config_set_class(uint8_t *pci_config, uint16_t val)$/;"	f
pci_config_set_device_id	./pci.h	/^pci_config_set_device_id(uint8_t *pci_config, uint16_t val)$/;"	f
pci_config_set_vendor_id	./pci.h	/^pci_config_set_vendor_id(uint8_t *pci_config, uint16_t val)$/;"	f
pci_create	./pci.c	/^PCIDevice *pci_create(const char *name, const char *devaddr)$/;"	f
pci_create_simple	./pci.c	/^PCIDevice *pci_create_simple(PCIBus *bus, int devfn, const char *name)$/;"	f
pci_data_read	./pci.c	/^uint32_t pci_data_read(void *opaque, uint32_t addr, int len)$/;"	f
pci_data_write	./pci.c	/^void pci_data_write(void *opaque, uint32_t addr, uint32_t val, int len)$/;"	f
pci_debug	./ppce500_pci.c	27;"	d	file:
pci_debug	./ppce500_pci.c	29;"	d	file:
pci_default_cap_read_config	./pci.c	/^uint32_t pci_default_cap_read_config(PCIDevice *pci_dev,$/;"	f
pci_default_cap_write_config	./pci.c	/^void pci_default_cap_write_config(PCIDevice *pci_dev,$/;"	f
pci_default_read_config	./pci.c	/^uint32_t pci_default_read_config(PCIDevice *d,$/;"	f
pci_default_sub_device_id	./pci.c	/^static uint16_t pci_default_sub_device_id = PCI_SUBDEVICE_ID_QEMU;$/;"	v	file:
pci_default_sub_vendor_id	./pci.c	/^static uint16_t pci_default_sub_vendor_id = PCI_SUBVENDOR_ID_REDHAT_QUMRANET;$/;"	v	file:
pci_default_write_config	./pci.c	/^void pci_default_write_config(PCIDevice *d, uint32_t addr, uint32_t val, int l)$/;"	f
pci_del_capability	./pci.c	/^void pci_del_capability(PCIDevice *pdev, uint8_t cap_id, uint8_t size)$/;"	f
pci_dev	./ac97.c	/^    PCIDevice *pci_dev;$/;"	m	struct:AC97LinkState	file:
pci_dev	./eepro100.c	/^    PCIDevice *pci_dev;$/;"	m	struct:__anon240	file:
pci_dev	./es1370.c	/^    PCIDevice *pci_dev;$/;"	m	struct:ES1370State	file:
pci_dev	./ide.c	/^    PCIDevice *pci_dev;$/;"	m	struct:IDEState	file:
pci_dev	./ide.c	/^    struct PCIIDEState *pci_dev;$/;"	m	struct:BMDMAState	typeref:struct:BMDMAState::PCIIDEState	file:
pci_dev	./lsi53c895a.c	/^    PCIDevice pci_dev;$/;"	m	struct:__anon281	file:
pci_dev	./ne2000.c	/^    PCIDevice *pci_dev;$/;"	m	struct:NE2000State	file:
pci_dev	./openpic.c	/^    PCIDevice pci_dev;$/;"	m	struct:openpic_t	file:
pci_dev	./pcnet.c	/^    PCIDevice *pci_dev;$/;"	m	struct:PCNetState_st	file:
pci_dev	./pcnet.c	/^    PCIDevice pci_dev;$/;"	m	struct:__anon329	file:
pci_dev	./ppc4xx_pci.c	/^    PCIDevice *pci_dev;$/;"	m	struct:PPC4xxPCIState	file:
pci_dev	./ppce500_pci.c	/^    PCIDevice *pci_dev;$/;"	m	struct:PPCE500PCIState	file:
pci_dev	./rtl8139.c	/^    PCIDevice *pci_dev;$/;"	m	struct:RTL8139State	file:
pci_dev	./usb-ohci.c	/^    PCIDevice pci_dev;$/;"	m	struct:__anon463	file:
pci_dev	./vga_int.h	/^    PCIDevice *pci_dev;$/;"	m	struct:VGACommonState
pci_dev	./virtio-pci.c	/^    PCIDevice pci_dev;$/;"	m	struct:__anon471	file:
pci_device_hot_add	./pci-hotplug.c	/^void pci_device_hot_add(Monitor *mon, const char *pci_addr, const char *type,$/;"	f
pci_device_hot_remove	./pci-hotplug.c	/^void pci_device_hot_remove(Monitor *mon, const char *pci_addr)$/;"	f
pci_device_hot_remove_success	./pci-hotplug.c	/^void pci_device_hot_remove_success(int pcibus, int slot)$/;"	f
pci_device_load	./pci.c	/^int pci_device_load(PCIDevice *s, QEMUFile *f)$/;"	f
pci_device_save	./pci.c	/^void pci_device_save(PCIDevice *s, QEMUFile *f)$/;"	f
pci_e1000_init	./e1000.c	/^static void pci_e1000_init(PCIDevice *pci_dev)$/;"	f	file:
pci_e1000_uninit	./e1000.c	/^pci_e1000_uninit(PCIDevice *dev)$/;"	f	file:
pci_ebus_init	./sun4u.c	/^pci_ebus_init(PCIBus *bus, int devfn)$/;"	f	file:
pci_ebus_init1	./sun4u.c	/^pci_ebus_init1(PCIDevice *s)$/;"	f	file:
pci_ebus_register	./sun4u.c	/^device_init(pci_ebus_register);$/;"	v
pci_ebus_register	./sun4u.c	/^static void pci_ebus_register(void)$/;"	f	file:
pci_enable_capability_support	./pci.c	/^int pci_enable_capability_support(PCIDevice *pci_dev,$/;"	f
pci_find_bus	./pci.c	/^PCIBus *pci_find_bus(int bus_num)$/;"	f
pci_find_cap_offset	./device-assignment.c	/^static uint8_t pci_find_cap_offset(struct pci_dev *pci_dev, uint8_t cap)$/;"	f	file:
pci_find_capability	./pci.c	/^uint8_t pci_find_capability(PCIDevice *pdev, uint8_t cap_id)$/;"	f
pci_find_capability_list	./pci.c	/^static uint8_t pci_find_capability_list(PCIDevice *pdev, uint8_t cap_id,$/;"	f	file:
pci_find_device	./pci.c	/^PCIDevice *pci_find_device(int bus_num, int slot, int function)$/;"	f
pci_find_space	./pci.c	/^static int pci_find_space(PCIDevice *pdev, uint8_t size)$/;"	f	file:
pci_for_each_device	./pci.c	/^void pci_for_each_device(int bus_num, void (*fn)(PCIDevice *d))$/;"	f
pci_get_bus_devfn	./pci.c	/^PCIBus *pci_get_bus_devfn(int *devfnp, const char *devaddr)$/;"	f
pci_get_byte	./pci.h	/^pci_get_byte(uint8_t *config)$/;"	f
pci_get_long	./pci.h	/^pci_get_long(uint8_t *config)$/;"	f
pci_get_word	./pci.h	/^pci_get_word(uint8_t *config)$/;"	f
pci_grackle_config_read	./grackle_pci.c	/^static CPUReadMemoryFunc *pci_grackle_config_read[] = {$/;"	v	file:
pci_grackle_config_readl	./grackle_pci.c	/^static uint32_t pci_grackle_config_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_grackle_config_write	./grackle_pci.c	/^static CPUWriteMemoryFunc *pci_grackle_config_write[] = {$/;"	v	file:
pci_grackle_config_writel	./grackle_pci.c	/^static void pci_grackle_config_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_grackle_init	./grackle_pci.c	/^PCIBus *pci_grackle_init(uint32_t base, qemu_irq *pic)$/;"	f
pci_grackle_load	./grackle_pci.c	/^static int pci_grackle_load(QEMUFile* f, void *opaque, int version_id)$/;"	f	file:
pci_grackle_map_irq	./grackle_pci.c	/^static int pci_grackle_map_irq(PCIDevice *pci_dev, int irq_num)$/;"	f	file:
pci_grackle_read	./grackle_pci.c	/^static CPUReadMemoryFunc *pci_grackle_read[] = {$/;"	v	file:
pci_grackle_reset	./grackle_pci.c	/^static void pci_grackle_reset(void *opaque)$/;"	f	file:
pci_grackle_save	./grackle_pci.c	/^static void pci_grackle_save(QEMUFile* f, void *opaque)$/;"	f	file:
pci_grackle_set_irq	./grackle_pci.c	/^static void pci_grackle_set_irq(qemu_irq *pic, int irq_num, int level)$/;"	f	file:
pci_grackle_write	./grackle_pci.c	/^static CPUWriteMemoryFunc *pci_grackle_write[] = {$/;"	v	file:
pci_gt64120_init	./gt64xxx.c	/^PCIBus *pci_gt64120_init(qemu_irq *pic)$/;"	f
pci_gt64120_map_irq	./gt64xxx.c	/^static int pci_gt64120_map_irq(PCIDevice *pci_dev, int irq_num)$/;"	f	file:
pci_gt64120_set_irq	./gt64xxx.c	/^static void pci_gt64120_set_irq(qemu_irq *pic, int irq_num, int level)$/;"	f	file:
pci_header_offset	./device-assignment.c	/^    uint16_t pci_header_offset;$/;"	m	struct:option_rom_header	file:
pci_host_data_readb	./pci_host.h	/^static uint32_t pci_host_data_readb(void* opaque, pci_addr_t addr)$/;"	f
pci_host_data_readl	./pci_host.h	/^static uint32_t pci_host_data_readl(void* opaque, pci_addr_t addr)$/;"	f
pci_host_data_readw	./pci_host.h	/^static uint32_t pci_host_data_readw(void* opaque, pci_addr_t addr)$/;"	f
pci_host_data_writeb	./pci_host.h	/^static void pci_host_data_writeb(void* opaque, pci_addr_t addr, uint32_t val)$/;"	f
pci_host_data_writel	./pci_host.h	/^static void pci_host_data_writel(void* opaque, pci_addr_t addr, uint32_t val)$/;"	f
pci_host_data_writew	./pci_host.h	/^static void pci_host_data_writew(void* opaque, pci_addr_t addr, uint32_t val)$/;"	f
pci_i82551_init	./eepro100.c	/^static void pci_i82551_init(PCIDevice *dev)$/;"	f	file:
pci_i82557b_init	./eepro100.c	/^static void pci_i82557b_init(PCIDevice *dev)$/;"	f	file:
pci_i82559er_init	./eepro100.c	/^static void pci_i82559er_init(PCIDevice *dev)$/;"	f	file:
pci_ide_load	./ide.c	/^static int pci_ide_load(QEMUFile* f, void *opaque, int version_id)$/;"	f	file:
pci_ide_save	./ide.c	/^static void pci_ide_save(QEMUFile* f, void *opaque)$/;"	f	file:
pci_inbound	./ppce500_pci.c	/^struct pci_inbound {$/;"	s	file:
pci_info	./pci.c	/^void pci_info(Monitor *mon)$/;"	f
pci_info_device	./pci.c	/^static void pci_info_device(PCIDevice *d)$/;"	f	file:
pci_init_cmask	./pci.c	/^static void pci_init_cmask(PCIDevice *dev)$/;"	f	file:
pci_init_wmask	./pci.c	/^static void pci_init_wmask(PCIDevice *dev)$/;"	f	file:
pci_irq_levels	./gt64xxx.c	/^static int pci_irq_levels[4];$/;"	v	file:
pci_irq_levels	./piix_pci.c	/^static int pci_irq_levels[4];$/;"	v	file:
pci_map	./eepro100.c	/^static void pci_map(PCIDevice * pci_dev, int region_num,$/;"	f	file:
pci_map_irq	./pci.c	/^int pci_map_irq(PCIDevice *pci_dev, int pin)$/;"	f
pci_map_irq_fn	./pci.h	/^typedef int (*pci_map_irq_fn)(PCIDevice *pci_dev, int irq_num);$/;"	t
pci_match_fn	./pci-hotplug.c	/^static int pci_match_fn(void *dev_private, void *arg)$/;"	f	file:
pci_mem_base	./pci.c	/^target_phys_addr_t pci_mem_base;$/;"	v
pci_mmio_map	./eepro100.c	/^static void pci_mmio_map(PCIDevice * pci_dev, int region_num,$/;"	f	file:
pci_mmio_read	./eepro100.c	/^static CPUReadMemoryFunc *pci_mmio_read[] = {$/;"	v	file:
pci_mmio_readb	./eepro100.c	/^static uint32_t pci_mmio_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_mmio_readl	./eepro100.c	/^static uint32_t pci_mmio_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_mmio_readw	./eepro100.c	/^static uint32_t pci_mmio_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_mmio_write	./eepro100.c	/^static CPUWriteMemoryFunc *pci_mmio_write[] = {$/;"	v	file:
pci_mmio_writeb	./eepro100.c	/^static void pci_mmio_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
pci_mmio_writel	./eepro100.c	/^static void pci_mmio_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
pci_mmio_writew	./eepro100.c	/^static void pci_mmio_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
pci_ne2000_init	./ne2000.c	/^static void pci_ne2000_init(PCIDevice *pci_dev)$/;"	f	file:
pci_nic_init	./pci.c	/^PCIDevice *pci_nic_init(NICInfo *nd, const char *default_model,$/;"	f
pci_nic_models	./pci.c	/^static const char * const pci_nic_models[] = {$/;"	v	file:
pci_nic_names	./pci.c	/^static const char * const pci_nic_names[] = {$/;"	v	file:
pci_nic_uninit	./eepro100.c	/^static int pci_nic_uninit(PCIDevice *dev)$/;"	f	file:
pci_outbound	./ppce500_pci.c	/^struct  pci_outbound {$/;"	s	file:
pci_parse_devaddr	./pci.c	/^static int pci_parse_devaddr(const char *addr, int *domp, int *busp, unsigned *slotp)$/;"	f	file:
pci_parse_host_devaddr	./pci.c	/^int pci_parse_host_devaddr(const char *addr, int *busp,$/;"	f
pci_pbm_map_irq	./apb_pci.c	/^static int pci_pbm_map_irq(PCIDevice *pci_dev, int irq_num)$/;"	f	file:
pci_pcnet_cleanup	./pcnet.c	/^static void pci_pcnet_cleanup(VLANClientState *vc)$/;"	f	file:
pci_pcnet_init	./pcnet.c	/^static void pci_pcnet_init(PCIDevice *pci_dev)$/;"	f	file:
pci_pcnet_uninit	./pcnet.c	/^static int pci_pcnet_uninit(PCIDevice *dev)$/;"	f	file:
pci_physical_memory_read	./pcnet.c	/^static void pci_physical_memory_read(void *dma_opaque, target_phys_addr_t addr,$/;"	f	file:
pci_physical_memory_write	./pcnet.c	/^static void pci_physical_memory_write(void *dma_opaque, target_phys_addr_t addr,$/;"	f	file:
pci_piix3_ide_init	./ide.c	/^void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn,$/;"	f
pci_piix4_ide_init	./ide.c	/^void pci_piix4_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn,$/;"	f
pci_pmac_init	./unin_pci.c	/^PCIBus *pci_pmac_init(qemu_irq *pic)$/;"	f
pci_prep_addr_readl	./prep_pci.c	/^static uint32_t pci_prep_addr_readl(void* opaque, uint32_t addr)$/;"	f	file:
pci_prep_addr_writel	./prep_pci.c	/^static void pci_prep_addr_writel(void* opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pci_prep_init	./prep_pci.c	/^PCIBus *pci_prep_init(qemu_irq *pic)$/;"	f
pci_qdev_init	./pci.c	/^static void pci_qdev_init(DeviceState *qdev, DeviceInfo *base)$/;"	f	file:
pci_qdev_initfn	./pci.h	/^typedef void (*pci_qdev_initfn)(PCIDevice *dev);$/;"	t
pci_qdev_register	./pci.c	/^void pci_qdev_register(PCIDeviceInfo *info)$/;"	f
pci_qdev_register_many	./pci.c	/^void pci_qdev_register_many(PCIDeviceInfo *info)$/;"	f
pci_read_config	./pci.c	/^static uint32_t pci_read_config(PCIDevice *d,$/;"	f	file:
pci_read_devaddr	./pci.c	/^int pci_read_devaddr(Monitor *mon, const char *addr, int *domp, int *busp,$/;"	f
pci_realview_init	./versatile_pci.c	/^static void pci_realview_init(SysBusDevice *dev)$/;"	f	file:
pci_reg_read	./ppc4xx_pci.c	/^static CPUReadMemoryFunc *pci_reg_read[] = {$/;"	v	file:
pci_reg_read4	./ppce500_pci.c	/^static uint32_t pci_reg_read4(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_reg_write	./ppc4xx_pci.c	/^static CPUWriteMemoryFunc *pci_reg_write[] = {$/;"	v	file:
pci_reg_write4	./ppce500_pci.c	/^static void pci_reg_write4(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_register_bar	./pci.c	/^void pci_register_bar(PCIDevice *pci_dev, int region_num,$/;"	f
pci_register_bus	./pci.c	/^PCIBus *pci_register_bus(DeviceState *parent, const char *name,$/;"	f
pci_register_device	./pci.c	/^PCIDevice *pci_register_device(PCIBus *bus, const char *name,$/;"	f
pci_register_secondary_bus	./pci.c	/^static PCIBus *pci_register_secondary_bus(PCIDevice *dev, pci_map_irq_fn map_irq)$/;"	f	file:
pci_reserve_capability	./pci.c	/^void pci_reserve_capability(PCIDevice *pdev, uint8_t offset, uint8_t size)$/;"	f
pci_reset	./eepro100.c	/^static void pci_reset(EEPRO100State * s)$/;"	f	file:
pci_rtl8139_init	./rtl8139.c	/^static void pci_rtl8139_init(PCIDevice *dev)$/;"	f	file:
pci_rtl8139_uninit	./rtl8139.c	/^static int pci_rtl8139_uninit(PCIDevice *dev)$/;"	f	file:
pci_set_byte	./pci.h	/^pci_set_byte(uint8_t *config, uint8_t val)$/;"	f
pci_set_default_subsystem_id	./pci.c	/^static int pci_set_default_subsystem_id(PCIDevice *pci_dev)$/;"	f	file:
pci_set_irq	./pci.c	/^static void pci_set_irq(void *opaque, int irq_num, int level)$/;"	f	file:
pci_set_irq_fn	./pci.h	/^typedef void (*pci_set_irq_fn)(qemu_irq *pic, int irq_num, int level);$/;"	t
pci_set_long	./pci.h	/^pci_set_long(uint8_t *config, uint32_t val)$/;"	f
pci_set_word	./pci.h	/^pci_set_word(uint8_t *config, uint16_t val)$/;"	f
pci_slot_get_pirq	./piix_pci.c	/^static int pci_slot_get_pirq(PCIDevice *pci_dev, int irq_num)$/;"	f	file:
pci_state	./ppc4xx_pci.c	/^    PCIHostState pci_state;$/;"	m	struct:PPC4xxPCIState	file:
pci_state	./ppce500_pci.c	/^    PCIHostState pci_state;$/;"	m	struct:PPCE500PCIState	file:
pci_status	./acpi.c	/^struct pci_status {$/;"	s	file:
pci_to_cpu_addr	./pci.c	/^static target_phys_addr_t pci_to_cpu_addr(target_phys_addr_t addr)$/;"	f	file:
pci_unin_config_read	./unin_pci.c	/^static CPUReadMemoryFunc *pci_unin_config_read[] = {$/;"	v	file:
pci_unin_config_readl	./unin_pci.c	/^static uint32_t pci_unin_config_readl (void *opaque,$/;"	f	file:
pci_unin_config_write	./unin_pci.c	/^static CPUWriteMemoryFunc *pci_unin_config_write[] = {$/;"	v	file:
pci_unin_config_writel	./unin_pci.c	/^static void pci_unin_config_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_unin_load	./unin_pci.c	/^static int pci_unin_load(QEMUFile* f, void *opaque, int version_id)$/;"	f	file:
pci_unin_main_config_read	./unin_pci.c	/^static CPUReadMemoryFunc *pci_unin_main_config_read[] = {$/;"	v	file:
pci_unin_main_config_readl	./unin_pci.c	/^static uint32_t pci_unin_main_config_readl (void *opaque,$/;"	f	file:
pci_unin_main_config_write	./unin_pci.c	/^static CPUWriteMemoryFunc *pci_unin_main_config_write[] = {$/;"	v	file:
pci_unin_main_config_writel	./unin_pci.c	/^static void pci_unin_main_config_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_unin_main_read	./unin_pci.c	/^static CPUReadMemoryFunc *pci_unin_main_read[] = {$/;"	v	file:
pci_unin_main_write	./unin_pci.c	/^static CPUWriteMemoryFunc *pci_unin_main_write[] = {$/;"	v	file:
pci_unin_map_irq	./unin_pci.c	/^static int pci_unin_map_irq(PCIDevice *pci_dev, int irq_num)$/;"	f	file:
pci_unin_reset	./unin_pci.c	/^static void pci_unin_reset(void *opaque)$/;"	f	file:
pci_unin_save	./unin_pci.c	/^static void pci_unin_save(QEMUFile* f, void *opaque)$/;"	f	file:
pci_unin_set_irq	./unin_pci.c	/^static void pci_unin_set_irq(qemu_irq *pic, int irq_num, int level)$/;"	f	file:
pci_unregister_device	./pci.c	/^int pci_unregister_device(PCIDevice *pci_dev, int assigned)$/;"	f
pci_unregister_io_regions	./pci.c	/^static void pci_unregister_io_regions(PCIDevice *pci_dev)$/;"	f	file:
pci_update_mappings	./pci.c	/^static void pci_update_mappings(PCIDevice *d)$/;"	f	file:
pci_vga_init	./vga.c	/^int pci_vga_init(PCIBus *bus,$/;"	f
pci_vga_write_config	./vga.c	/^static void pci_vga_write_config(PCIDevice *d,$/;"	f	file:
pci_vmsvga_init	./vmware_vga.c	/^void pci_vmsvga_init(PCIBus *bus)$/;"	f
pci_vmsvga_load	./vmware_vga.c	/^static int pci_vmsvga_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pci_vmsvga_map_ioport	./vmware_vga.c	/^static void pci_vmsvga_map_ioport(PCIDevice *pci_dev, int region_num,$/;"	f	file:
pci_vmsvga_map_mem	./vmware_vga.c	/^static void pci_vmsvga_map_mem(PCIDevice *pci_dev, int region_num,$/;"	f	file:
pci_vmsvga_save	./vmware_vga.c	/^static void pci_vmsvga_save(QEMUFile *f, void *opaque)$/;"	f	file:
pci_vmsvga_state_s	./vmware_vga.c	/^struct pci_vmsvga_state_s {$/;"	s	file:
pci_vpb_config_read	./versatile_pci.c	/^static CPUReadMemoryFunc *pci_vpb_config_read[] = {$/;"	v	file:
pci_vpb_config_readb	./versatile_pci.c	/^static uint32_t pci_vpb_config_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_vpb_config_readl	./versatile_pci.c	/^static uint32_t pci_vpb_config_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_vpb_config_readw	./versatile_pci.c	/^static uint32_t pci_vpb_config_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pci_vpb_config_write	./versatile_pci.c	/^static CPUWriteMemoryFunc *pci_vpb_config_write[] = {$/;"	v	file:
pci_vpb_config_writeb	./versatile_pci.c	/^static void pci_vpb_config_writeb (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_vpb_config_writel	./versatile_pci.c	/^static void pci_vpb_config_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_vpb_config_writew	./versatile_pci.c	/^static void pci_vpb_config_writew (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pci_vpb_init	./versatile_pci.c	/^static void pci_vpb_init(SysBusDevice *dev)$/;"	f	file:
pci_vpb_map	./versatile_pci.c	/^static void pci_vpb_map(SysBusDevice *dev, target_phys_addr_t base)$/;"	f	file:
pci_vpb_map_irq	./versatile_pci.c	/^static int pci_vpb_map_irq(PCIDevice *d, int irq_num)$/;"	f	file:
pci_vpb_set_irq	./versatile_pci.c	/^static void pci_vpb_set_irq(qemu_irq *pic, int irq_num, int level)$/;"	f	file:
pci_write_config	./pci.c	/^static void pci_write_config(PCIDevice *pci_dev,$/;"	f	file:
pcibus_dev_print	./pci.c	/^static void pcibus_dev_print(Monitor *mon, DeviceState *dev, int indent)$/;"	f	file:
pcibus_load	./pci.c	/^static int  pcibus_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pcibus_save	./pci.c	/^static void pcibus_save(QEMUFile *f, void *opaque)$/;"	f	file:
pcicd	./r2d.c	/^    uint16_t pcicd;$/;"	m	struct:__anon375	file:
pcie500_cfgaddr_read	./ppce500_pci.c	/^static CPUReadMemoryFunc *pcie500_cfgaddr_read[] = {$/;"	v	file:
pcie500_cfgaddr_readl	./ppce500_pci.c	/^static uint32_t pcie500_cfgaddr_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pcie500_cfgaddr_write	./ppce500_pci.c	/^static CPUWriteMemoryFunc *pcie500_cfgaddr_write[] = {$/;"	v	file:
pcie500_cfgaddr_writel	./ppce500_pci.c	/^static void pcie500_cfgaddr_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pcie500_cfgdata_read	./ppce500_pci.c	/^static CPUReadMemoryFunc *pcie500_cfgdata_read[] = {$/;"	v	file:
pcie500_cfgdata_write	./ppce500_pci.c	/^static CPUWriteMemoryFunc *pcie500_cfgdata_write[] = {$/;"	v	file:
pciej_read	./acpi.c	/^static uint32_t pciej_read(void *opaque, uint32_t addr)$/;"	f	file:
pciej_write	./acpi.c	/^static void pciej_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pciha	./ppc4xx_pci.c	/^    uint32_t pciha;$/;"	m	struct:PCIMasterMap	file:
pcihotplug_read	./acpi.c	/^static uint32_t pcihotplug_read(void *opaque, uint32_t addr)$/;"	f	file:
pcihotplug_write	./acpi.c	/^static void pcihotplug_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pcila	./ppc4xx_pci.c	/^    uint32_t pcila;$/;"	m	struct:PCIMasterMap	file:
pck_element	./omap_dma.c	/^        int pck_element;$/;"	m	struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
pck_elements	./omap_dma.c	/^        int pck_elements;$/;"	m	struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
pclk	./blizzard.c	/^    uint8_t pclk;$/;"	m	struct:__anon18	file:
pcmcia	./pxa.h	/^    PXA2xxPCMCIAState *pcmcia[2];$/;"	m	struct:__anon361
pcmcia0	./mst_fpga.c	/^	uint32_t pcmcia0;$/;"	m	struct:mst_irq_state	file:
pcmcia1	./mst_fpga.c	/^	uint32_t pcmcia1;$/;"	m	struct:mst_irq_state	file:
pcnet_RMD	./pcnet.c	/^struct pcnet_RMD {$/;"	s	file:
pcnet_TMD	./pcnet.c	/^struct pcnet_TMD {$/;"	s	file:
pcnet_aprom_readb	./pcnet.c	/^static uint32_t pcnet_aprom_readb(void *opaque, uint32_t addr)$/;"	f	file:
pcnet_aprom_writeb	./pcnet.c	/^static void pcnet_aprom_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pcnet_bcr_readw	./pcnet.c	/^static uint32_t pcnet_bcr_readw(PCNetState *s, uint32_t rap)$/;"	f	file:
pcnet_bcr_writew	./pcnet.c	/^static void pcnet_bcr_writew(PCNetState *s, uint32_t rap, uint32_t val)$/;"	f	file:
pcnet_can_receive	./pcnet.c	/^static int pcnet_can_receive(VLANClientState *vc)$/;"	f	file:
pcnet_common_cleanup	./pcnet.c	/^static void pcnet_common_cleanup(PCNetState *d)$/;"	f	file:
pcnet_common_init	./pcnet.c	/^static void pcnet_common_init(DeviceState *dev, PCNetState *s,$/;"	f	file:
pcnet_csr_readw	./pcnet.c	/^static uint32_t pcnet_csr_readw(PCNetState *s, uint32_t rap)$/;"	f	file:
pcnet_csr_writew	./pcnet.c	/^static void pcnet_csr_writew(PCNetState *s, uint32_t rap, uint32_t new_value)$/;"	f	file:
pcnet_get_next_poll_time	./pcnet.c	/^static inline int64_t pcnet_get_next_poll_time(PCNetState *s, int64_t current_time)$/;"	f	file:
pcnet_h_reset	./pcnet.c	/^static void pcnet_h_reset(void *opaque)$/;"	f	file:
pcnet_info	./pcnet.c	/^static PCIDeviceInfo pcnet_info = {$/;"	v	file:
pcnet_init	./pcnet.c	/^static void pcnet_init(PCNetState *s)$/;"	f	file:
pcnet_initblk16	./pcnet.c	/^struct pcnet_initblk16 {$/;"	s	file:
pcnet_initblk32	./pcnet.c	/^struct pcnet_initblk32 {$/;"	s	file:
pcnet_ioport_map	./pcnet.c	/^static void pcnet_ioport_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
pcnet_ioport_readl	./pcnet.c	/^static uint32_t pcnet_ioport_readl(void *opaque, uint32_t addr)$/;"	f	file:
pcnet_ioport_readw	./pcnet.c	/^static uint32_t pcnet_ioport_readw(void *opaque, uint32_t addr)$/;"	f	file:
pcnet_ioport_writel	./pcnet.c	/^static void pcnet_ioport_writel(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pcnet_ioport_writew	./pcnet.c	/^static void pcnet_ioport_writew(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pcnet_load	./pcnet.c	/^static int pcnet_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pcnet_mmio_map	./pcnet.c	/^static void pcnet_mmio_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
pcnet_mmio_read	./pcnet.c	/^static CPUReadMemoryFunc *pcnet_mmio_read[] = {$/;"	v	file:
pcnet_mmio_readb	./pcnet.c	/^static uint32_t pcnet_mmio_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pcnet_mmio_readl	./pcnet.c	/^static uint32_t pcnet_mmio_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pcnet_mmio_readw	./pcnet.c	/^static uint32_t pcnet_mmio_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pcnet_mmio_write	./pcnet.c	/^static CPUWriteMemoryFunc *pcnet_mmio_write[] = {$/;"	v	file:
pcnet_mmio_writeb	./pcnet.c	/^static void pcnet_mmio_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
pcnet_mmio_writel	./pcnet.c	/^static void pcnet_mmio_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
pcnet_mmio_writew	./pcnet.c	/^static void pcnet_mmio_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
pcnet_poll	./pcnet.c	/^static void pcnet_poll(PCNetState *s)$/;"	f	file:
pcnet_poll_timer	./pcnet.c	/^static void pcnet_poll_timer(void *opaque)$/;"	f	file:
pcnet_rdra_addr	./pcnet.c	/^static inline target_phys_addr_t pcnet_rdra_addr(PCNetState *s, int idx)$/;"	f	file:
pcnet_rdte_poll	./pcnet.c	/^static void pcnet_rdte_poll(PCNetState *s)$/;"	f	file:
pcnet_receive	./pcnet.c	/^static ssize_t pcnet_receive(VLANClientState *vc, const uint8_t *buf, size_t size_)$/;"	f	file:
pcnet_register_devices	./pcnet.c	/^static void pcnet_register_devices(void)$/;"	f	file:
pcnet_rmd_load	./pcnet.c	/^static inline void pcnet_rmd_load(PCNetState *s, struct pcnet_RMD *rmd,$/;"	f	file:
pcnet_rmd_store	./pcnet.c	/^static inline void pcnet_rmd_store(PCNetState *s, struct pcnet_RMD *rmd,$/;"	f	file:
pcnet_s_reset	./pcnet.c	/^static void pcnet_s_reset(PCNetState *s)$/;"	f	file:
pcnet_save	./pcnet.c	/^static void pcnet_save(QEMUFile *f, void *opaque)$/;"	f	file:
pcnet_start	./pcnet.c	/^static void pcnet_start(PCNetState *s)$/;"	f	file:
pcnet_stop	./pcnet.c	/^static void pcnet_stop(PCNetState *s)$/;"	f	file:
pcnet_tdte_poll	./pcnet.c	/^static int pcnet_tdte_poll(PCNetState *s)$/;"	f	file:
pcnet_tmd_load	./pcnet.c	/^static inline void pcnet_tmd_load(PCNetState *s, struct pcnet_TMD *tmd,$/;"	f	file:
pcnet_tmd_store	./pcnet.c	/^static inline void pcnet_tmd_store(PCNetState *s, const struct pcnet_TMD *tmd,$/;"	f	file:
pcnet_transmit	./pcnet.c	/^static void pcnet_transmit(PCNetState *s)$/;"	f	file:
pcnet_update_irq	./pcnet.c	/^static void pcnet_update_irq(PCNetState *s)$/;"	f	file:
pcntr	./mcf5208.c	/^    uint16_t pcntr;$/;"	m	struct:__anon286	file:
pcr	./cuda.c	/^    uint8_t pcr;    \/* Peripheral control register *\/$/;"	m	struct:CUDAState	file:
pcr	./omap1.c	/^    uint16_t pcr;$/;"	m	struct:omap_mcbsp_s	file:
pcr	./sh7750.c	/^    uint16_t pcr;$/;"	m	struct:SH7750State	file:
pcspk_audio_init	./pcspk.c	/^int pcspk_audio_init(qemu_irq *pic)$/;"	f
pcspk_callback	./pcspk.c	/^static void pcspk_callback(void *opaque, int free)$/;"	f	file:
pcspk_init	./pcspk.c	/^void pcspk_init(PITState *pit)$/;"	f
pcspk_ioport_read	./pcspk.c	/^static uint32_t pcspk_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
pcspk_ioport_write	./pcspk.c	/^static void pcspk_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pcspk_state	./pcspk.c	/^static PCSpkState pcspk_state;$/;"	v	file:
pcsr	./mcf5208.c	/^    uint16_t pcsr;$/;"	m	struct:__anon286	file:
pcsr	./openpic.c	/^    uint32_t pcsr; \/* CPU sensitivity register *\/$/;"	m	struct:IRQ_dst_t	file:
pctp	./openpic.c	/^    uint32_t pctp; \/* CPU current task priority *\/$/;"	m	struct:IRQ_dst_t	file:
pctra	./sh7750.c	/^    uint32_t pctra;$/;"	m	struct:SH7750State	file:
pctrb	./sh7750.c	/^    uint32_t pctrb;$/;"	m	struct:SH7750State	file:
pdebug	./parallel.c	33;"	d	file:
pdebug	./parallel.c	35;"	d	file:
pdev	./device-assignment.h	/^    struct pci_dev *pdev;$/;"	m	struct:__anon206	typeref:struct:__anon206::pci_dev
pdr	./pl061.c	/^    uint8_t pdr;$/;"	m	struct:__anon336	file:
pdst	./tsc2005.c	/^    int pdst;$/;"	m	struct:__anon448	file:
pdtra	./sh7750.c	/^    uint16_t pdtra;$/;"	m	struct:SH7750State	file:
pdtrb	./sh7750.c	/^    uint16_t pdtrb;$/;"	m	struct:SH7750State	file:
peak_bandwidth	./bt.h	/^    uint32_t	peak_bandwidth;		\/* Byte per seconds *\/$/;"	m	struct:__anon63
peak_bandwidth	./bt.h	/^    uint32_t	peak_bandwidth;$/;"	m	struct:__anon186
pending	./arm_gic.c	/^    unsigned pending:NCPU;$/;"	m	struct:gic_irq_state	file:
pending	./lsi53c895a.c	/^    uint32_t pending;$/;"	m	struct:__anon280	file:
pending	./openpic.c	/^    int pending;    \/* TRUE if IRQ is pending *\/$/;"	m	struct:IRQ_src_t	file:
pending	./pckbd.c	/^    uint8_t pending;$/;"	m	struct:KBDState	file:
pending	./pl050.c	/^    int pending;$/;"	m	struct:__anon335	file:
pending	./sh_intc.h	/^    int pending; \/* emulates the result of signal and masking *\/$/;"	m	struct:intc_source
pending	./sh_intc.h	/^    int pending; \/* number of interrupt sources that has pending set *\/$/;"	m	struct:intc_desc
pending	./sun4c_intctl.c	/^    uint8_t pending;$/;"	m	struct:Sun4c_INTCTLState	file:
pending_count	./syborg_interrupt.c	/^    int pending_count;$/;"	m	struct:__anon426	file:
pending_int_mask	./usb-uhci.c	/^    uint32_t pending_int_mask;$/;"	m	struct:UHCIState	file:
pending_request	./omap_dma.c	/^    int pending_request;$/;"	m	struct:omap_dma_channel_s	file:
pending_tx	./etraxfs_ser.c	/^    int pending_tx;$/;"	m	struct:etrax_serial	file:
per_cur	./usb-ohci.c	/^    uint32_t per_cur;$/;"	m	struct:__anon462	file:
period	./hpet_emul.h	/^    uint64_t period;        \/* Last value written to comparator *\/$/;"	m	struct:HPETTimer
period	./mc146818rtc.c	/^    uint32_t period;$/;"	m	struct:RTCState	file:
period	./omap1.c	/^    int64_t period;$/;"	m	struct:omap_lpg_s	file:
period	./ptimer.c	/^    int64_t period;$/;"	m	struct:ptimer_state	file:
period_frac	./ptimer.c	/^    uint32_t period_frac;$/;"	m	struct:ptimer_state	file:
periodic	./bt-hci.c	/^        int periodic;$/;"	m	struct:bt_hci_s::__anon22	file:
periodic_inquiry_cp	./bt.h	/^} __attribute__ ((packed)) periodic_inquiry_cp;$/;"	t	typeref:struct:__anon31
periodic_timer	./mc146818rtc.c	/^    QEMUTimer *periodic_timer;$/;"	m	struct:RTCState	file:
periodic_timer	./rc4030.c	/^    QEMUTimer *periodic_timer;$/;"	m	struct:rc4030State	file:
periph_freq	./sh7750.c	/^    uint32_t periph_freq;$/;"	m	struct:SH7750State	file:
periph_pdtra	./sh7750.c	/^    uint16_t periph_pdtra;	\/* Imposed by the peripherals *\/$/;"	m	struct:SH7750State	file:
periph_pdtrb	./sh7750.c	/^    uint16_t periph_pdtrb;	\/* Imposed by the peripherals *\/$/;"	m	struct:SH7750State	file:
periph_portdira	./sh7750.c	/^    uint16_t periph_portdira;	\/* Direction seen from the peripherals *\/$/;"	m	struct:SH7750State	file:
periph_portdirb	./sh7750.c	/^    uint16_t periph_portdirb;	\/* Direction seen from the peripherals *\/$/;"	m	struct:SH7750State	file:
peripheral_minor_class	./bt-hid.c	/^enum peripheral_minor_class {$/;"	g	file:
peripherals	./stellaris.c	/^    uint32_t peripherals;$/;"	m	struct:__anon409	file:
perpendicular	./fdc.c	/^    uint8_t perpendicular;    \/* 2.88 MB access mode    *\/$/;"	m	struct:fdrive_t	file:
petalogix_load_device_tree	./petalogix_s3adsp1800_mmu.c	/^static int petalogix_load_device_tree(target_phys_addr_t addr,$/;"	f	file:
petalogix_s3adsp1800_init	./petalogix_s3adsp1800_mmu.c	/^petalogix_s3adsp1800_init(ram_addr_t ram_size,$/;"	f	file:
petalogix_s3adsp1800_machine	./petalogix_s3adsp1800_mmu.c	/^static QEMUMachine petalogix_s3adsp1800_machine = {$/;"	v	file:
petalogix_s3adsp1800_machine_init	./petalogix_s3adsp1800_mmu.c	/^machine_init(petalogix_s3adsp1800_machine_init);$/;"	v
petalogix_s3adsp1800_machine_init	./petalogix_s3adsp1800_mmu.c	/^static void petalogix_s3adsp1800_machine_init(void)$/;"	f	file:
pflash_cfi01_register	./pflash_cfi01.c	/^pflash_t *pflash_cfi01_register(target_phys_addr_t base, ram_addr_t off,$/;"	f
pflash_cfi02_register	./pflash_cfi02.c	/^pflash_t *pflash_cfi02_register(target_phys_addr_t base, ram_addr_t off,$/;"	f
pflash_data_write	./pflash_cfi01.c	/^static void inline pflash_data_write(pflash_t *pfl, target_phys_addr_t offset,$/;"	f	file:
pflash_read	./pflash_cfi01.c	/^static uint32_t pflash_read (pflash_t *pfl, target_phys_addr_t offset,$/;"	f	file:
pflash_read	./pflash_cfi02.c	/^static uint32_t pflash_read (pflash_t *pfl, uint32_t offset, int width)$/;"	f	file:
pflash_read_ops	./pflash_cfi01.c	/^static CPUReadMemoryFunc *pflash_read_ops[] = {$/;"	v	file:
pflash_read_ops	./pflash_cfi02.c	/^static CPUReadMemoryFunc *pflash_read_ops[] = {$/;"	v	file:
pflash_readb	./pflash_cfi01.c	/^static uint32_t pflash_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pflash_readb	./pflash_cfi02.c	/^static uint32_t pflash_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pflash_readl	./pflash_cfi01.c	/^static uint32_t pflash_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pflash_readl	./pflash_cfi02.c	/^static uint32_t pflash_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pflash_readw	./pflash_cfi01.c	/^static uint32_t pflash_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pflash_readw	./pflash_cfi02.c	/^static uint32_t pflash_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pflash_register_memory	./pflash_cfi02.c	/^static void pflash_register_memory(pflash_t *pfl, int rom_mode)$/;"	f	file:
pflash_t	./flash.h	/^typedef struct pflash_t pflash_t;$/;"	t	typeref:struct:pflash_t
pflash_t	./pflash_cfi01.c	/^struct pflash_t {$/;"	s	file:
pflash_t	./pflash_cfi02.c	/^struct pflash_t {$/;"	s	file:
pflash_timer	./pflash_cfi01.c	/^static void pflash_timer (void *opaque)$/;"	f	file:
pflash_timer	./pflash_cfi02.c	/^static void pflash_timer (void *opaque)$/;"	f	file:
pflash_update	./pflash_cfi01.c	/^static void pflash_update(pflash_t *pfl, int offset,$/;"	f	file:
pflash_update	./pflash_cfi02.c	/^static void pflash_update(pflash_t *pfl, int offset,$/;"	f	file:
pflash_write	./pflash_cfi01.c	/^static void pflash_write(pflash_t *pfl, target_phys_addr_t offset,$/;"	f	file:
pflash_write	./pflash_cfi02.c	/^static void pflash_write (pflash_t *pfl, uint32_t offset, uint32_t value,$/;"	f	file:
pflash_write_ops	./pflash_cfi01.c	/^static CPUWriteMemoryFunc *pflash_write_ops[] = {$/;"	v	file:
pflash_write_ops	./pflash_cfi02.c	/^static CPUWriteMemoryFunc *pflash_write_ops[] = {$/;"	v	file:
pflash_writeb	./pflash_cfi01.c	/^static void pflash_writeb (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pflash_writeb	./pflash_cfi02.c	/^static void pflash_writeb (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pflash_writel	./pflash_cfi01.c	/^static void pflash_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pflash_writel	./pflash_cfi02.c	/^static void pflash_writel (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pflash_writew	./pflash_cfi01.c	/^static void pflash_writew (void *opaque, target_phys_addr_t addr,$/;"	f	file:
pflash_writew	./pflash_cfi02.c	/^static void pflash_writew (void *opaque, target_phys_addr_t addr,$/;"	f	file:
phad_keyword	./zaurus.c	/^    uint32_t phad_keyword;$/;"	m	struct:sl_param_info	file:
phadadj	./zaurus.c	/^    int32_t phadadj;$/;"	m	struct:sl_param_info	file:
phy	./etraxfs_eth.c	/^	struct qemu_phy phy;$/;"	m	struct:fs_eth	typeref:struct:fs_eth::qemu_phy	file:
phy_addr	./mac_dbdma.c	/^    uint32_t phy_addr;	  \/* physical data address *\/$/;"	m	struct:dbdma_cmd	file:
phy_block_nb	./ftl_inverse_mapping_manager.h	/^	unsigned int phy_block_nb;$/;"	m	struct:empty_block_entry
phy_block_nb	./ftl_inverse_mapping_manager.h	/^	unsigned int phy_block_nb;$/;"	m	struct:victim_block_entry
phy_flash_nb	./ftl_inverse_mapping_manager.h	/^	unsigned int phy_flash_nb;$/;"	m	struct:empty_block_entry
phy_flash_nb	./ftl_inverse_mapping_manager.h	/^	unsigned int phy_flash_nb;$/;"	m	struct:victim_block_entry
phy_reg	./e1000.c	/^    uint16_t phy_reg[0x20];$/;"	m	struct:E1000State_st	file:
phy_reg_init	./e1000.c	/^static const uint16_t phy_reg_init[] = {$/;"	v	file:
phy_regcap	./e1000.c	/^static const char phy_regcap[0x20] = {$/;"	v	file:
phyaddr	./etraxfs_eth.c	/^	unsigned int phyaddr;$/;"	m	struct:fs_eth	file:
phys	./eepro100.c	/^    uint8_t phys[6];            \/* mac address *\/$/;"	m	struct:__anon240	file:
phys	./ne2000.c	/^    uint8_t phys[6]; \/* mac address *\/$/;"	m	struct:NE2000State	file:
phys	./rtl8139.c	/^    uint8_t phys[8]; \/* mac address *\/$/;"	m	struct:RTL8139State	file:
phys_buf	./musicpal.c	/^    unsigned long phys_buf;$/;"	m	struct:musicpal_audio_state	file:
phys_dsp	./omap1.c	/^    target_phys_addr_t phys_dsp;$/;"	m	struct:omap_map_s	file:
phys_framebuffer	./omap.h	/^    target_phys_addr_t phys_framebuffer[2];$/;"	m	struct:omap_dma_lcd_channel_s
phys_mem_read	./pcnet.c	/^    void (*phys_mem_read)(void *dma_opaque, target_phys_addr_t addr,$/;"	m	struct:PCNetState_st	file:
phys_mem_write	./pcnet.c	/^    void (*phys_mem_write)(void *dma_opaque, target_phys_addr_t addr,$/;"	m	struct:PCNetState_st	file:
phys_mpu	./omap1.c	/^    target_phys_addr_t phys_mpu;$/;"	m	struct:omap_map_s	file:
physical_memory_array_handle	./smbios.h	/^    uint16_t physical_memory_array_handle;$/;"	m	struct:smbios_type_17
pi_callback	./ac97.c	/^static void pi_callback (void *opaque, int avail)$/;"	f	file:
piar	./pxa.h	/^    uint32_t piar;$/;"	m	struct:__anon361
pib	./ppce500_pci.c	/^    struct pci_inbound pib[PPCE500_PCI_NR_PIBS];$/;"	m	struct:PPCE500PCIState	typeref:struct:PPCE500PCIState::pci_inbound	file:
pic	./cs4231a.c	/^    qemu_irq *pic;$/;"	m	struct:CSState	file:
pic	./gus.c	/^    qemu_irq *pic;$/;"	m	struct:GUSState	file:
pic	./pxa.h	/^    qemu_irq *pic;$/;"	m	struct:__anon361
pic	./pxa2xx_gpio.c	/^    qemu_irq *pic;$/;"	m	struct:PXA2xxGPIOInfo	file:
pic	./sb16.c	/^    qemu_irq *pic;$/;"	m	struct:SB16State	file:
pic_enable	./versatilepb.c	/^  uint32_t pic_enable;$/;"	m	struct:vpb_sic_state	file:
pic_get_irq	./i8259.c	/^static int pic_get_irq(PicState *s)$/;"	f	file:
pic_info	./an5206.c	/^void pic_info(Monitor *mon)$/;"	f
pic_info	./arm_pic.c	/^void pic_info(Monitor *mon)$/;"	f
pic_info	./cris_pic_cpu.c	/^void pic_info(Monitor *mon)$/;"	f
pic_info	./i8259.c	/^void pic_info(Monitor *mon)$/;"	f
pic_info	./microblaze_pic_cpu.c	/^void pic_info(Monitor *mon)$/;"	f
pic_info	./shix.c	/^void pic_info(Monitor *mon)$/;"	f
pic_info	./sun4m.c	/^void pic_info(Monitor *mon)$/;"	f
pic_info	./sun4u.c	/^void pic_info(Monitor *mon)$/;"	f
pic_init1	./i8259.c	/^static void pic_init1(int io_addr, int elcr_addr, PicState *s)$/;"	f	file:
pic_intack	./i8259.c	/^static inline void pic_intack(PicState *s, int irq)$/;"	f	file:
pic_intack_read	./i8259.c	/^uint32_t pic_intack_read(PicState2 *s)$/;"	f
pic_ioport_read	./i8259.c	/^static uint32_t pic_ioport_read(void *opaque, uint32_t addr1)$/;"	f	file:
pic_ioport_write	./i8259.c	/^static void pic_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pic_irq_request	./ipf.c	/^static void pic_irq_request(void *opaque, int irq, int level)$/;"	f	file:
pic_irq_request	./pc.c	/^static void pic_irq_request(void *opaque, int irq, int level)$/;"	f	file:
pic_load	./i8259.c	/^static int pic_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pic_load_common	./i8259.c	/^static int pic_load_common(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pic_mem_index	./macio.c	/^    int pic_mem_index;$/;"	m	struct:macio_state_t	file:
pic_poll_read	./i8259.c	/^static uint32_t pic_poll_read (PicState *s, uint32_t addr1)$/;"	f	file:
pic_read	./etraxfs_pic.c	/^static CPUReadMemoryFunc *pic_read[] = {$/;"	v	file:
pic_read	./heathrow_pic.c	/^static CPUReadMemoryFunc *pic_read[] = {$/;"	v	file:
pic_read	./xilinx_intc.c	/^static CPUReadMemoryFunc *pic_read[] = {$/;"	v	file:
pic_read_irq	./i8259.c	/^int pic_read_irq(PicState2 *s)$/;"	f
pic_readl	./etraxfs_pic.c	/^static uint32_t pic_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pic_readl	./heathrow_pic.c	/^static uint32_t pic_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pic_readl	./xilinx_intc.c	/^static uint32_t pic_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
pic_reset	./i8259.c	/^static void pic_reset(void *opaque)$/;"	f	file:
pic_save	./i8259.c	/^static void pic_save(QEMUFile *f, void *opaque)$/;"	f	file:
pic_save_common	./i8259.c	/^static void pic_save_common(QEMUFile *f, void *opaque)$/;"	f	file:
pic_set_alt_irq_func	./i8259.c	/^void pic_set_alt_irq_func(PicState2 *s, SetIRQFunc *alt_irq_func,$/;"	f
pic_set_irq1	./i8259.c	/^static inline void pic_set_irq1(PicState *s, int irq, int level)$/;"	f	file:
pic_update	./etraxfs_pic.c	/^static void pic_update(struct etrax_pic *fs)$/;"	f	file:
pic_update_irq	./i8259.c	/^void pic_update_irq(PicState2 *s)$/;"	f
pic_write	./etraxfs_pic.c	/^static CPUWriteMemoryFunc *pic_write[] = {$/;"	v	file:
pic_write	./heathrow_pic.c	/^static CPUWriteMemoryFunc *pic_write[] = {$/;"	v	file:
pic_write	./xilinx_intc.c	/^static CPUWriteMemoryFunc *pic_write[] = {$/;"	v	file:
pic_writel	./etraxfs_pic.c	/^pic_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
pic_writel	./heathrow_pic.c	/^static void pic_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
pic_writel	./xilinx_intc.c	/^pic_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
picb	./ac97.c	/^    uint16_t picb;              \/* ro 0 *\/$/;"	m	struct:AC97BusMasterRegs	file:
pics	./heathrow_pic.c	/^    HeathrowPIC pics[2];$/;"	m	struct:HeathrowPICS	file:
pics	./i8259.c	/^    PicState pics[2];$/;"	m	struct:PicState2	file:
pics_state	./i8259.c	/^    PicState2 *pics_state;$/;"	m	struct:PicState	file:
pid	./usb.h	/^    int pid;$/;"	m	struct:USBPacket
pid2str	./usb-uhci.c	/^static const char *pid2str(int pid)$/;"	f	file:
piix3_dev	./piix_pci.c	/^static PCIDevice *piix3_dev;$/;"	v	file:
piix3_init	./piix_pci.c	/^int piix3_init(PCIBus *bus, int devfn)$/;"	f
piix3_reset	./ide.c	/^static void piix3_reset(void *opaque)$/;"	f	file:
piix3_reset	./piix_pci.c	/^static void piix3_reset(void *opaque)$/;"	f	file:
piix3_set_irq	./piix_pci.c	/^static void piix3_set_irq(qemu_irq *pic, int irq_num, int level)$/;"	f	file:
piix4_acpi_system_hot_add_init	./acpi.c	/^void piix4_acpi_system_hot_add_init(const char *cpu_model)$/;"	f
piix4_dev	./piix_pci.c	/^PCIDevice *piix4_dev;$/;"	v
piix4_device_hot_add	./acpi.c	/^static void piix4_device_hot_add(int bus, int slot, int state)$/;"	f	file:
piix4_init	./piix_pci.c	/^int piix4_init(PCIBus *bus, int devfn)$/;"	f
piix4_pm_init	./acpi.c	/^i2c_bus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base,$/;"	f
piix4_reset	./acpi.c	/^static void piix4_reset(void *opaque)$/;"	f	file:
piix4_reset	./piix_pci.c	/^static void piix4_reset(void *opaque)$/;"	f	file:
piix_get_irq	./piix_pci.c	/^int piix_get_irq(int pin)$/;"	f
piix_load	./piix_pci.c	/^static int piix_load(QEMUFile* f, void *opaque, int version_id)$/;"	f	file:
piix_save	./piix_pci.c	/^static void piix_save(QEMUFile* f, void *opaque)$/;"	f	file:
pil_out	./sbi.c	/^    uint32_t pil_out[MAX_CPUS];$/;"	m	struct:SBIState	file:
pil_out	./slavio_intctl.c	/^    uint32_t pil_out[MAX_CPUS];$/;"	m	struct:SLAVIO_INTCTLState	file:
pil_out	./sun4c_intctl.c	/^    uint32_t pil_out;$/;"	m	struct:Sun4c_INTCTLState	file:
pin	./tmp105.c	/^    qemu_irq pin;$/;"	m	struct:__anon446	file:
pin_code	./bt.h	/^    uint8_t	pin_code[16];$/;"	m	struct:__anon40
pin_code_reply_cp	./bt.h	/^} __attribute__ ((packed)) pin_code_reply_cp;$/;"	t	typeref:struct:__anon40
pin_func	./tsc2005.c	/^    int pin_func;$/;"	m	struct:__anon448	file:
pin_func	./tsc210x.c	/^    int pin_func;$/;"	m	struct:__anon450	file:
pin_len	./bt.h	/^    uint8_t	pin_len;$/;"	m	struct:__anon40
pin_state	./bt-hci-csr.c	/^    int pin_state;$/;"	m	struct:csrhci_s	file:
pin_type	./bt.h	/^    uint8_t	pin_type;$/;"	m	struct:__anon77
pin_type	./bt.h	/^    uint8_t	pin_type;$/;"	m	struct:__anon78
pins	./bt-hci-csr.c	/^    qemu_irq *pins;$/;"	m	struct:csrhci_s	file:
pins	./ide.c	/^    uint8_t pins;$/;"	m	struct:__anon271	file:
pins	./mst_fpga.c	/^	qemu_irq *pins;$/;"	m	struct:mst_irq_state	file:
pins	./omap1.c	/^    qemu_irq *pins;$/;"	m	struct:omap_intr_handler_s	file:
pins	./omap1.c	/^    uint16_t pins;$/;"	m	struct:omap_gpio_s	file:
pint	./openpic.c	/^    uint32_t pint; \/* Processor initialization register *\/$/;"	m	struct:openpic_t	file:
pint	./tsc2005.c	/^    qemu_irq pint;	\/* Combination of the nPENIRQ and DAV signals *\/$/;"	m	struct:__anon448	file:
pint	./tsc210x.c	/^    qemu_irq pint;$/;"	m	struct:__anon450	file:
pio	./pxa2xx_dma.c	/^    uint32_t pio;$/;"	m	struct:PXA2xxDMAState	file:
pit	./mips_malta.c	/^static PITState *pit;$/;"	v	file:
pit	./mips_r4k.c	/^static PITState *pit; \/* PIT i8254 *\/$/;"	v	file:
pit	./pc.c	/^static PITState *pit;$/;"	v	file:
pit	./pcspk.c	/^    PITState *pit;$/;"	m	struct:__anon331	file:
pit_count	./pcspk.c	/^    unsigned int pit_count;$/;"	m	struct:__anon331	file:
pit_get_count	./i8254.c	/^static int pit_get_count(PITChannelState *s)$/;"	f	file:
pit_get_gate	./i8254.c	/^int pit_get_gate(PITState *pit, int channel)$/;"	f
pit_get_initial_count	./i8254.c	/^int pit_get_initial_count(PITState *pit, int channel)$/;"	f
pit_get_mode	./i8254.c	/^int pit_get_mode(PITState *pit, int channel)$/;"	f
pit_get_next_transition_time	./i8254.c	/^static int64_t pit_get_next_transition_time(PITChannelState *s,$/;"	f	file:
pit_get_out	./i8254.c	/^int pit_get_out(PITState *pit, int channel, int64_t current_time)$/;"	f
pit_get_out1	./i8254.c	/^static int pit_get_out1(PITChannelState *s, int64_t current_time)$/;"	f	file:
pit_init	./i8254.c	/^PITState *pit_init(int base, qemu_irq irq)$/;"	f
pit_ioport_read	./i8254.c	/^static uint32_t pit_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
pit_ioport_write	./i8254.c	/^static void pit_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pit_irq_timer	./i8254.c	/^static void pit_irq_timer(void *opaque)$/;"	f	file:
pit_irq_timer_update	./i8254.c	/^static void pit_irq_timer_update(PITChannelState *s, int64_t current_time)$/;"	f	file:
pit_latch_count	./i8254.c	/^static void pit_latch_count(PITChannelState *s)$/;"	f	file:
pit_load	./i8254.c	/^int pit_load(QEMUFile *f, void *opaque, int version_id)$/;"	f
pit_load_count	./i8254.c	/^static inline void pit_load_count(PITState *s, int val, int chan)$/;"	f	file:
pit_reload	./ppc.c	/^    uint64_t pit_reload;  \/* PIT auto-reload value        *\/$/;"	m	struct:ppcemb_timer_t	file:
pit_reset	./i8254.c	/^void pit_reset(void *opaque)$/;"	f
pit_save	./i8254.c	/^void pit_save(QEMUFile *f, void *opaque)$/;"	f
pit_set_gate	./i8254.c	/^void pit_set_gate(PITState *pit, int channel, int val)$/;"	f
pit_state	./i8254-kvm.c	/^static PITState pit_state;$/;"	v	file:
pit_state	./i8254.c	/^static PITState pit_state;$/;"	v	file:
pitar	./ppce500_pci.c	/^    uint32_t pitar;$/;"	m	struct:pci_inbound	file:
pitch	./blizzard.c	/^        int pitch;$/;"	m	struct:__anon18::__anon19	file:
pitch	./syborg_fb.c	/^    uint32_t pitch;$/;"	m	struct:__anon422	file:
piv	./ac97.c	/^    uint8_t piv;                \/* ro 0 *\/$/;"	m	struct:AC97BusMasterRegs	file:
piwar	./ppce500_pci.c	/^    uint32_t piwar;$/;"	m	struct:pci_inbound	file:
piwbar	./ppce500_pci.c	/^    uint32_t piwbar;$/;"	m	struct:pci_inbound	file:
piwbear	./ppce500_pci.c	/^    uint32_t piwbear;$/;"	m	struct:pci_inbound	file:
pixels	./omap_dss.c	/^        int pixels;$/;"	m	struct:omap_dss_s::__anon308	file:
pixels	./xenfb.c	/^    void              *pixels;$/;"	m	struct:XenFB	file:
pkt_type	./bt.h	/^    uint16_t	 pkt_type;$/;"	m	struct:__anon41
pkt_type	./bt.h	/^    uint16_t	pkt_type;$/;"	m	struct:__anon32
pkt_type	./bt.h	/^    uint16_t	pkt_type;$/;"	m	struct:__anon34
pkt_type	./bt.h	/^    uint16_t	pkt_type;$/;"	m	struct:__anon55
pkt_type	./bt.h	/^    uint16_t	pkt_type;$/;"	m	struct:__anon56
pl011_can_receive	./pl011.c	/^static int pl011_can_receive(void *opaque)$/;"	f	file:
pl011_event	./pl011.c	/^static void pl011_event(void *opaque, int event)$/;"	f	file:
pl011_id_arm	./pl011.c	/^static const unsigned char pl011_id_arm[8] =$/;"	v	file:
pl011_id_luminary	./pl011.c	/^static const unsigned char pl011_id_luminary[8] =$/;"	v	file:
pl011_init	./pl011.c	/^static void pl011_init(SysBusDevice *dev, const unsigned char *id)$/;"	f	file:
pl011_init_arm	./pl011.c	/^static void pl011_init_arm(SysBusDevice *dev)$/;"	f	file:
pl011_init_luminary	./pl011.c	/^static void pl011_init_luminary(SysBusDevice *dev)$/;"	f	file:
pl011_load	./pl011.c	/^static int pl011_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pl011_put_fifo	./pl011.c	/^static void pl011_put_fifo(void *opaque, uint32_t value)$/;"	f	file:
pl011_read	./pl011.c	/^static uint32_t pl011_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pl011_readfn	./pl011.c	/^static CPUReadMemoryFunc *pl011_readfn[] = {$/;"	v	file:
pl011_receive	./pl011.c	/^static void pl011_receive(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
pl011_register_devices	./pl011.c	/^static void pl011_register_devices(void)$/;"	f	file:
pl011_save	./pl011.c	/^static void pl011_save(QEMUFile *f, void *opaque)$/;"	f	file:
pl011_set_read_trigger	./pl011.c	/^static void pl011_set_read_trigger(pl011_state *s)$/;"	f	file:
pl011_state	./pl011.c	/^} pl011_state;$/;"	t	typeref:struct:__anon332	file:
pl011_update	./pl011.c	/^static void pl011_update(pl011_state *s)$/;"	f	file:
pl011_write	./pl011.c	/^static void pl011_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
pl011_writefn	./pl011.c	/^static CPUWriteMemoryFunc *pl011_writefn[] = {$/;"	v	file:
pl022_id	./pl022.c	/^static const unsigned char pl022_id[8] =$/;"	v	file:
pl022_init	./pl022.c	/^static void pl022_init(SysBusDevice *dev)$/;"	f	file:
pl022_load	./pl022.c	/^static int pl022_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pl022_read	./pl022.c	/^static uint32_t pl022_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pl022_readfn	./pl022.c	/^static CPUReadMemoryFunc *pl022_readfn[] = {$/;"	v	file:
pl022_register_devices	./pl022.c	/^static void pl022_register_devices(void)$/;"	f	file:
pl022_reset	./pl022.c	/^static void pl022_reset(pl022_state *s)$/;"	f	file:
pl022_save	./pl022.c	/^static void pl022_save(QEMUFile *f, void *opaque)$/;"	f	file:
pl022_state	./pl022.c	/^} pl022_state;$/;"	t	typeref:struct:__anon333	file:
pl022_update	./pl022.c	/^static void pl022_update(pl022_state *s)$/;"	f	file:
pl022_write	./pl022.c	/^static void pl022_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
pl022_writefn	./pl022.c	/^static CPUWriteMemoryFunc *pl022_writefn[] = {$/;"	v	file:
pl022_xfer	./pl022.c	/^static void pl022_xfer(pl022_state *s)$/;"	f	file:
pl031_get_count	./pl031.c	/^static uint32_t pl031_get_count(pl031_state *s)$/;"	f	file:
pl031_id	./pl031.c	/^static const unsigned char pl031_id[] = {$/;"	v	file:
pl031_init	./pl031.c	/^static void pl031_init(SysBusDevice *dev)$/;"	f	file:
pl031_interrupt	./pl031.c	/^static void pl031_interrupt(void * opaque)$/;"	f	file:
pl031_read	./pl031.c	/^static uint32_t pl031_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pl031_readfn	./pl031.c	/^static CPUReadMemoryFunc * pl031_readfn[] = {$/;"	v	file:
pl031_register_devices	./pl031.c	/^static void pl031_register_devices(void)$/;"	f	file:
pl031_set_alarm	./pl031.c	/^static void pl031_set_alarm(pl031_state *s)$/;"	f	file:
pl031_state	./pl031.c	/^} pl031_state;$/;"	t	typeref:struct:__anon334	file:
pl031_update	./pl031.c	/^static void pl031_update(pl031_state *s)$/;"	f	file:
pl031_write	./pl031.c	/^static void pl031_write(void * opaque, target_phys_addr_t offset,$/;"	f	file:
pl031_writefn	./pl031.c	/^static CPUWriteMemoryFunc * pl031_writefn[] = {$/;"	v	file:
pl050_id	./pl050.c	/^static const unsigned char pl050_id[] =$/;"	v	file:
pl050_init	./pl050.c	/^static void pl050_init(SysBusDevice *dev, int is_mouse)$/;"	f	file:
pl050_init_keyboard	./pl050.c	/^static void pl050_init_keyboard(SysBusDevice *dev)$/;"	f	file:
pl050_init_mouse	./pl050.c	/^static void pl050_init_mouse(SysBusDevice *dev)$/;"	f	file:
pl050_read	./pl050.c	/^static uint32_t pl050_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pl050_readfn	./pl050.c	/^static CPUReadMemoryFunc *pl050_readfn[] = {$/;"	v	file:
pl050_register_devices	./pl050.c	/^static void pl050_register_devices(void)$/;"	f	file:
pl050_state	./pl050.c	/^} pl050_state;$/;"	t	typeref:struct:__anon335	file:
pl050_update	./pl050.c	/^static void pl050_update(void *opaque, int level)$/;"	f	file:
pl050_write	./pl050.c	/^static void pl050_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
pl050_writefn	./pl050.c	/^static CPUWriteMemoryFunc *pl050_writefn[] = {$/;"	v	file:
pl061_id	./pl061.c	/^static const uint8_t pl061_id[12] =$/;"	v	file:
pl061_init	./pl061.c	/^static void pl061_init(SysBusDevice *dev)$/;"	f	file:
pl061_load	./pl061.c	/^static int pl061_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pl061_read	./pl061.c	/^static uint32_t pl061_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pl061_readfn	./pl061.c	/^static CPUReadMemoryFunc *pl061_readfn[] = {$/;"	v	file:
pl061_register_devices	./pl061.c	/^static void pl061_register_devices(void)$/;"	f	file:
pl061_reset	./pl061.c	/^static void pl061_reset(pl061_state *s)$/;"	f	file:
pl061_save	./pl061.c	/^static void pl061_save(QEMUFile *f, void *opaque)$/;"	f	file:
pl061_set_irq	./pl061.c	/^static void pl061_set_irq(void * opaque, int irq, int level)$/;"	f	file:
pl061_state	./pl061.c	/^} pl061_state;$/;"	t	typeref:struct:__anon336	file:
pl061_update	./pl061.c	/^static void pl061_update(pl061_state *s)$/;"	f	file:
pl061_write	./pl061.c	/^static void pl061_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
pl061_writefn	./pl061.c	/^static CPUWriteMemoryFunc *pl061_writefn[] = {$/;"	v	file:
pl080_channel	./pl080.c	/^} pl080_channel;$/;"	t	typeref:struct:__anon337	file:
pl080_id	./pl080.c	/^static const unsigned char pl080_id[] =$/;"	v	file:
pl080_init	./pl080.c	/^static void pl080_init(SysBusDevice *dev)$/;"	f	file:
pl080_read	./pl080.c	/^static uint32_t pl080_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pl080_readfn	./pl080.c	/^static CPUReadMemoryFunc *pl080_readfn[] = {$/;"	v	file:
pl080_register_devices	./pl080.c	/^static void pl080_register_devices(void)$/;"	f	file:
pl080_run	./pl080.c	/^static void pl080_run(pl080_state *s)$/;"	f	file:
pl080_state	./pl080.c	/^} pl080_state;$/;"	t	typeref:struct:__anon338	file:
pl080_update	./pl080.c	/^static void pl080_update(pl080_state *s)$/;"	f	file:
pl080_write	./pl080.c	/^static void pl080_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
pl080_writefn	./pl080.c	/^static CPUWriteMemoryFunc *pl080_writefn[] = {$/;"	v	file:
pl081_id	./pl080.c	/^static const unsigned char pl081_id[] =$/;"	v	file:
pl081_init	./pl080.c	/^static void pl081_init(SysBusDevice *dev)$/;"	f	file:
pl08x_init	./pl080.c	/^static void pl08x_init(SysBusDevice *dev, int nchannels)$/;"	f	file:
pl110_bppmode	./pl110.c	/^enum pl110_bppmode$/;"	g	file:
pl110_enabled	./pl110.c	/^static int pl110_enabled(pl110_state *s)$/;"	f	file:
pl110_id	./pl110.c	/^static const unsigned char pl110_id[] =$/;"	v	file:
pl110_init	./pl110.c	/^static void pl110_init(SysBusDevice *dev)$/;"	f	file:
pl110_invalidate_display	./pl110.c	/^static void pl110_invalidate_display(void * opaque)$/;"	f	file:
pl110_read	./pl110.c	/^static uint32_t pl110_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pl110_readfn	./pl110.c	/^static CPUReadMemoryFunc *pl110_readfn[] = {$/;"	v	file:
pl110_register_devices	./pl110.c	/^static void pl110_register_devices(void)$/;"	f	file:
pl110_resize	./pl110.c	/^static void pl110_resize(pl110_state *s, int width, int height)$/;"	f	file:
pl110_state	./pl110.c	/^} pl110_state;$/;"	t	typeref:struct:__anon339	file:
pl110_update	./pl110.c	/^static void pl110_update(pl110_state *s)$/;"	f	file:
pl110_update_display	./pl110.c	/^static void pl110_update_display(void *opaque)$/;"	f	file:
pl110_update_pallette	./pl110.c	/^static void pl110_update_pallette(pl110_state *s, int n)$/;"	f	file:
pl110_versatile_id	./pl110.c	60;"	d	file:
pl110_versatile_init	./pl110.c	/^static void pl110_versatile_init(SysBusDevice *dev)$/;"	f	file:
pl110_write	./pl110.c	/^static void pl110_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
pl110_writefn	./pl110.c	/^static CPUWriteMemoryFunc *pl110_writefn[] = {$/;"	v	file:
pl181_fifo_pop	./pl181.c	/^static uint32_t pl181_fifo_pop(pl181_state *s)$/;"	f	file:
pl181_fifo_push	./pl181.c	/^static void pl181_fifo_push(pl181_state *s, uint32_t value)$/;"	f	file:
pl181_fifo_run	./pl181.c	/^static void pl181_fifo_run(pl181_state *s)$/;"	f	file:
pl181_id	./pl181.c	/^static const unsigned char pl181_id[] =$/;"	v	file:
pl181_init	./pl181.c	/^static void pl181_init(SysBusDevice *dev)$/;"	f	file:
pl181_read	./pl181.c	/^static uint32_t pl181_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pl181_readfn	./pl181.c	/^static CPUReadMemoryFunc *pl181_readfn[] = {$/;"	v	file:
pl181_register_devices	./pl181.c	/^static void pl181_register_devices(void)$/;"	f	file:
pl181_reset	./pl181.c	/^static void pl181_reset(void *opaque)$/;"	f	file:
pl181_send_command	./pl181.c	/^static void pl181_send_command(pl181_state *s)$/;"	f	file:
pl181_state	./pl181.c	/^} pl181_state;$/;"	t	typeref:struct:__anon340	file:
pl181_update	./pl181.c	/^static void pl181_update(pl181_state *s)$/;"	f	file:
pl181_write	./pl181.c	/^static void pl181_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
pl181_writefn	./pl181.c	/^static CPUWriteMemoryFunc *pl181_writefn[] = {$/;"	v	file:
pl190_id	./pl190.c	/^static const unsigned char pl190_id[] =$/;"	v	file:
pl190_init	./pl190.c	/^static void pl190_init(SysBusDevice *dev)$/;"	f	file:
pl190_irq_level	./pl190.c	/^static inline uint32_t pl190_irq_level(pl190_state *s)$/;"	f	file:
pl190_read	./pl190.c	/^static uint32_t pl190_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pl190_readfn	./pl190.c	/^static CPUReadMemoryFunc *pl190_readfn[] = {$/;"	v	file:
pl190_register_devices	./pl190.c	/^static void pl190_register_devices(void)$/;"	f	file:
pl190_reset	./pl190.c	/^static void pl190_reset(pl190_state *s)$/;"	f	file:
pl190_set_irq	./pl190.c	/^static void pl190_set_irq(void *opaque, int irq, int level)$/;"	f	file:
pl190_state	./pl190.c	/^} pl190_state;$/;"	t	typeref:struct:__anon341	file:
pl190_update	./pl190.c	/^static void pl190_update(pl190_state *s)$/;"	f	file:
pl190_update_vectors	./pl190.c	/^static void pl190_update_vectors(pl190_state *s)$/;"	f	file:
pl190_write	./pl190.c	/^static void pl190_write(void *opaque, target_phys_addr_t offset, uint32_t val)$/;"	f	file:
pl190_writefn	./pl190.c	/^static CPUWriteMemoryFunc *pl190_writefn[] = {$/;"	v	file:
plane_updated	./vga_int.h	/^    uint32_t plane_updated;$/;"	m	struct:VGACommonState
play_pos	./musicpal.c	/^    unsigned int play_pos;$/;"	m	struct:musicpal_audio_state	file:
play_pos	./pcspk.c	/^    unsigned int play_pos;$/;"	m	struct:__anon331	file:
playback_mode	./musicpal.c	/^    uint32_t playback_mode;$/;"	m	struct:musicpal_audio_state	file:
plen	./bt.h	/^    uint8_t	plen;$/;"	m	struct:hci_command_hdr
plen	./bt.h	/^    uint8_t	plen;$/;"	m	struct:hci_event_hdr
pll	./blizzard.c	/^    int pll;$/;"	m	struct:__anon18	file:
pll	./tsc210x.c	/^    uint16_t pll[3];$/;"	m	struct:__anon450	file:
pll_ctrl	./blizzard.c	/^    int pll_ctrl;$/;"	m	struct:__anon18	file:
pll_mode	./blizzard.c	/^    uint8_t pll_mode;$/;"	m	struct:__anon18	file:
pll_range	./blizzard.c	/^    int pll_range;$/;"	m	struct:__anon18	file:
pllcfg_fury	./stellaris.c	/^static uint32_t pllcfg_fury[16] = {$/;"	v	file:
pllcfg_sandstorm	./stellaris.c	/^static uint32_t pllcfg_sandstorm[16] = {$/;"	v	file:
pllmr	./ppc405_uc.c	/^    uint32_t pllmr;$/;"	m	struct:ppc405cr_cpc_t	file:
pllmr	./ppc405_uc.c	/^    uint32_t pllmr[2];$/;"	m	struct:ppc405ep_cpc_t	file:
plm	./omap_lcdc.c	/^    int plm;$/;"	m	struct:omap_lcd_panel_s	file:
pm	./blizzard.c	/^    uint8_t pm;$/;"	m	struct:__anon18	file:
pm	./nseries.c	/^    int pm;$/;"	m	struct:mipid_s	file:
pm_am	./omap1.c	/^    int pm_am;$/;"	m	struct:omap_rtc_s	file:
pm_base	./pxa.h	/^    target_phys_addr_t pm_base;$/;"	m	struct:__anon361
pm_io_space_update	./acpi.c	/^static void pm_io_space_update(PIIX4PMState *s)$/;"	f	file:
pm_ioport_readl	./acpi.c	/^static uint32_t pm_ioport_readl(void *opaque, uint32_t addr)$/;"	f	file:
pm_ioport_readw	./acpi.c	/^static uint32_t pm_ioport_readw(void *opaque, uint32_t addr)$/;"	f	file:
pm_ioport_writel	./acpi.c	/^static void pm_ioport_writel(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pm_ioport_writew	./acpi.c	/^static void pm_ioport_writew(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pm_load	./acpi.c	/^static int pm_load(QEMUFile* f,void* opaque,int version_id)$/;"	f	file:
pm_regs	./pxa.h	/^    uint32_t pm_regs[0x40];$/;"	m	struct:__anon361
pm_save	./acpi.c	/^static void pm_save(QEMUFile* f,void *opaque)$/;"	f	file:
pm_smi_readb	./acpi.c	/^static uint32_t pm_smi_readb(void *opaque, uint32_t addr)$/;"	f	file:
pm_smi_writeb	./acpi.c	/^static void pm_smi_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
pm_state	./acpi.c	/^static PIIX4PMState *pm_state;$/;"	v	file:
pm_tmr_timer	./acpi.c	/^static void pm_tmr_timer(void *opaque)$/;"	f	file:
pm_update_sci	./acpi.c	/^static void pm_update_sci(PIIX4PMState *s)$/;"	f	file:
pm_write_config	./acpi.c	/^static void pm_write_config(PCIDevice *d,$/;"	f	file:
pmac_format_nvram_partition	./mac_nvram.c	/^void pmac_format_nvram_partition (MacIONVRAMState *nvr, int len)$/;"	f
pmac_ide_atapi_transfer_cb	./ide.c	/^static void pmac_ide_atapi_transfer_cb(void *opaque, int ret)$/;"	f	file:
pmac_ide_flush	./ide.c	/^static void pmac_ide_flush(DBDMA_io *io)$/;"	f	file:
pmac_ide_init	./ide.c	/^int pmac_ide_init (BlockDriverState **hd_table, qemu_irq irq,$/;"	f
pmac_ide_load	./ide.c	/^static int pmac_ide_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pmac_ide_read	./ide.c	/^static CPUReadMemoryFunc *pmac_ide_read[] = {$/;"	v	file:
pmac_ide_readb	./ide.c	/^static uint32_t pmac_ide_readb (void *opaque,target_phys_addr_t addr)$/;"	f	file:
pmac_ide_readl	./ide.c	/^static uint32_t pmac_ide_readl (void *opaque,target_phys_addr_t addr)$/;"	f	file:
pmac_ide_readw	./ide.c	/^static uint32_t pmac_ide_readw (void *opaque,target_phys_addr_t addr)$/;"	f	file:
pmac_ide_reset	./ide.c	/^static void pmac_ide_reset(void *opaque)$/;"	f	file:
pmac_ide_save	./ide.c	/^static void pmac_ide_save(QEMUFile *f, void *opaque)$/;"	f	file:
pmac_ide_transfer	./ide.c	/^static void pmac_ide_transfer(DBDMA_io *io)$/;"	f	file:
pmac_ide_transfer_cb	./ide.c	/^static void pmac_ide_transfer_cb(void *opaque, int ret)$/;"	f	file:
pmac_ide_write	./ide.c	/^static CPUWriteMemoryFunc *pmac_ide_write[] = {$/;"	v	file:
pmac_ide_writeb	./ide.c	/^static void pmac_ide_writeb (void *opaque,$/;"	f	file:
pmac_ide_writel	./ide.c	/^static void pmac_ide_writel (void *opaque,$/;"	f	file:
pmac_ide_writew	./ide.c	/^static void pmac_ide_writew (void *opaque,$/;"	f	file:
pmcntrl	./acpi.c	/^    uint16_t pmcntrl;$/;"	m	struct:PIIX4PMState	file:
pmen	./acpi.c	/^    uint16_t pmen;$/;"	m	struct:PIIX4PMState	file:
pmit	./ppc4xx_devs.c	/^    uint32_t pmit;$/;"	m	struct:ppc4xx_sdram_t	file:
pmjad1	./lsi53c895a.c	/^    uint32_t pmjad1;$/;"	m	struct:__anon281	file:
pmjad2	./lsi53c895a.c	/^    uint32_t pmjad2;$/;"	m	struct:__anon281	file:
pmm	./ppc4xx_pci.c	/^    struct PCIMasterMap pmm[PPC4xx_PCI_NR_PMMS];$/;"	m	struct:PPC4xxPCIState	typeref:struct:PPC4xxPCIState::PCIMasterMap	file:
pmnc	./pxa.h	/^    uint32_t pmnc;$/;"	m	struct:__anon361
pmr	./mcf5208.c	/^    uint16_t pmr;$/;"	m	struct:__anon286	file:
pmsts	./acpi.c	/^    uint16_t pmsts;$/;"	m	struct:PIIX4PMState	file:
pnd0	./tsc2005.c	/^    int pnd0;$/;"	m	struct:__anon448	file:
po_callback	./ac97.c	/^static void po_callback (void *opaque, int free)$/;"	f	file:
pob	./ppce500_pci.c	/^    struct pci_outbound pob[PPCE500_PCI_NR_POBS];$/;"	m	struct:PPCE500PCIState	typeref:struct:PPCE500PCIState::pci_outbound	file:
pointer	./eepro100.c	/^    uint32_t pointer;$/;"	m	struct:__anon240	file:
pointer	./tmp105.c	/^    uint8_t pointer;$/;"	m	struct:__anon446	file:
pointer_buttons	./syborg_pointer.c	/^    int x, y, z, pointer_buttons;$/;"	m	struct:__anon430	file:
pol	./ppc405_uc.c	/^    uint32_t pol;$/;"	m	struct:ppc405_dma_t	file:
pol	./wm8750.c	/^    uint8_t diff[2], pol, ds, monomix[2], alc, mute;$/;"	m	struct:__anon481	file:
polarity	./max7310.c	/^    uint8_t polarity;$/;"	m	struct:__anon283	file:
policy	./bt.h	/^    uint16_t	policy;$/;"	m	struct:__anon69
policy	./bt.h	/^    uint16_t	policy;$/;"	m	struct:__anon70
poll	./i8259.c	/^    uint8_t poll;$/;"	m	struct:PicState	file:
poll_index	./ppc_mac.h	/^    int poll_index;$/;"	m	struct:ADBBusState
poll_msl	./serial.c	/^    int poll_msl;$/;"	m	struct:SerialState	file:
poll_timer	./pcnet.c	/^    QEMUTimer *poll_timer;$/;"	m	struct:PCNetState_st	file:
popts	./e1000_hw.h	/^            uint8_t popts;      \/* Packet Options *\/$/;"	m	struct:e1000_data_desc::__anon233::__anon234
port	./adlib.c	/^    int port;$/;"	m	struct:__anon6	file:
port	./cs4231a.c	/^    int port;$/;"	m	struct:CSState	file:
port	./cs4231a.c	/^    int port;$/;"	m	struct:__anon199	file:
port	./gus.c	/^    int port;$/;"	m	struct:__anon268	file:
port	./omap.h	/^    } port[__omap_dma_port_last];$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_dma_port_if_s
port	./omap_dma.c	/^    enum omap_dma_port port[2];$/;"	m	struct:omap_dma_channel_s	typeref:enum:omap_dma_channel_s::omap_dma_port	file:
port	./sb16.c	/^    int port;$/;"	m	struct:SB16State	file:
port	./sb16.c	/^    int port;$/;"	m	struct:__anon379	file:
port	./usb-hub.c	/^    USBPort port;$/;"	m	struct:USBHubPort	file:
port	./usb-musb.c	/^    USBPort port;$/;"	m	struct:MUSBState	file:
port	./usb-ohci.c	/^    USBPort port;$/;"	m	struct:OHCIPort	file:
port	./usb-uhci.c	/^    USBPort port;$/;"	m	struct:UHCIPort	file:
portDirection	./fmopl.h	/^	UINT8 portDirection;$/;"	m	struct:fm_opl_f
portLatch	./fmopl.h	/^	UINT8 portLatch;$/;"	m	struct:fm_opl_f
port_change_cb	./sh.h	/^    int (*port_change_cb) (uint16_t porta, uint16_t portb,$/;"	m	struct:__anon385
port_param	./fmopl.h	/^	int port_param;$/;"	m	struct:fm_opl_f
port_state	./vmport.c	/^static VMPortState port_state;$/;"	v	file:
porta_changed	./sh7750.c	/^static void porta_changed(SH7750State * s, uint16_t prev)$/;"	f	file:
porta_lines	./sh7750.c	/^static uint16_t porta_lines(SH7750State * s)$/;"	f	file:
portaccesses	./gustate.h	128;"	d
portamask_trigger	./sh.h	/^    uint16_t portamask_trigger;$/;"	m	struct:__anon385
portb_changed	./sh7750.c	/^static void portb_changed(SH7750State * s, uint16_t prev)$/;"	f	file:
portb_lines	./sh7750.c	/^static uint16_t portb_lines(SH7750State * s)$/;"	f	file:
portbmask_trigger	./sh.h	/^    uint16_t portbmask_trigger;$/;"	m	struct:__anon385
portdir	./sh7750.c	/^static uint16_t portdir(uint32_t v)$/;"	f	file:
portdira	./sh7750.c	/^    uint16_t portdira;		\/* Cached *\/$/;"	m	struct:SH7750State	file:
portdirb	./sh7750.c	/^    uint16_t portdirb;		\/* Cached *\/$/;"	m	struct:SH7750State	file:
porthandler_r	./fmopl.h	/^	OPL_PORTHANDLER_R porthandler_r;$/;"	m	struct:fm_opl_f
porthandler_w	./fmopl.h	/^	OPL_PORTHANDLER_W porthandler_w;$/;"	m	struct:fm_opl_f
portpullup	./sh7750.c	/^static uint16_t portpullup(uint32_t v)$/;"	f	file:
portpullupa	./sh7750.c	/^    uint16_t portpullupa;	\/* Cached *\/$/;"	m	struct:SH7750State	file:
portpullupb	./sh7750.c	/^    uint16_t portpullupb;	\/* Cached *\/$/;"	m	struct:SH7750State	file:
ports	./usb-hub.c	/^    USBHubPort ports[MAX_PORTS];$/;"	m	struct:USBHubState	file:
ports	./usb-uhci.c	/^    UHCIPort ports[NB_PORTS];$/;"	m	struct:UHCIState	file:
pos	./adlib.c	/^    int left, pos, samples;$/;"	m	struct:__anon7	file:
pos	./gus.c	/^    int pos, left, shift, irqs;$/;"	m	struct:GUSState	file:
post_incremented	./omap.h	/^    post_incremented,$/;"	e	enum:__anon296
posted	./omap2.c	/^    int posted;$/;"	m	struct:omap_gp_timer_s	file:
postsync	./xen_disk.c	/^    int                 postsync;$/;"	m	struct:ioreq	file:
posx	./omap_dss.c	/^            int posx;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
posy	./omap_dss.c	/^            int posy;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
potar	./ppce500_pci.c	/^    uint32_t potar;$/;"	m	struct:pci_outbound	file:
potear	./ppce500_pci.c	/^    uint32_t potear;$/;"	m	struct:pci_outbound	file:
powar	./ppce500_pci.c	/^    uint32_t powar;$/;"	m	struct:pci_outbound	file:
powbar	./ppce500_pci.c	/^    uint32_t powbar;$/;"	m	struct:pci_outbound	file:
power	./cbus.c	/^    uint16_t power;$/;"	m	struct:__anon198	file:
power	./omap1.c	/^    uint8_t power;$/;"	m	struct:omap_lpg_s	file:
power	./omap2.c	/^    uint32_t power[4];$/;"	m	struct:omap_prcm_s	file:
power	./pl181.c	/^    uint32_t power;$/;"	m	struct:__anon340	file:
power	./tusb6010.c	/^    int power;$/;"	m	struct:TUSBState	file:
power	./usb-musb.c	/^    uint8_t power;$/;"	m	struct:MUSBState	file:
power	./wm8750.c	/^    uint8_t path[4], mpath[2], power, format;$/;"	m	struct:__anon481	file:
power	./zaurus.c	/^    uint16_t power;$/;"	m	struct:ScoopInfo	file:
power_mode_control	./sm501.c	/^    uint32_t power_mode_control;$/;"	m	struct:SM501State	file:
power_supply_state	./smbios.h	/^    uint8_t power_supply_state;$/;"	m	struct:smbios_type_3
powerdown	./tsc210x.c	/^    int64_t powerdown;$/;"	m	struct:__anon450	file:
powoff	./r2d.c	/^    uint16_t powoff;$/;"	m	struct:__anon375	file:
ppc405_dma_init	./ppc405_uc.c	/^void ppc405_dma_init (CPUState *env, qemu_irq irqs[4])$/;"	f
ppc405_dma_reset	./ppc405_uc.c	/^static void ppc405_dma_reset (void *opaque)$/;"	f	file:
ppc405_dma_t	./ppc405_uc.c	/^struct ppc405_dma_t {$/;"	s	file:
ppc405_dma_t	./ppc405_uc.c	/^typedef struct ppc405_dma_t ppc405_dma_t;$/;"	t	typeref:struct:ppc405_dma_t	file:
ppc405_ebc_init	./ppc405_uc.c	/^void ppc405_ebc_init (CPUState *env)$/;"	f
ppc405_gpio_init	./ppc405_uc.c	/^void ppc405_gpio_init (CPUState *env, ppc4xx_mmio_t *mmio,$/;"	f
ppc405_gpio_read	./ppc405_uc.c	/^static CPUReadMemoryFunc *ppc405_gpio_read[] = {$/;"	v	file:
ppc405_gpio_readb	./ppc405_uc.c	/^static uint32_t ppc405_gpio_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ppc405_gpio_readl	./ppc405_uc.c	/^static uint32_t ppc405_gpio_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ppc405_gpio_readw	./ppc405_uc.c	/^static uint32_t ppc405_gpio_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ppc405_gpio_reset	./ppc405_uc.c	/^static void ppc405_gpio_reset (void *opaque)$/;"	f	file:
ppc405_gpio_t	./ppc405_uc.c	/^struct ppc405_gpio_t {$/;"	s	file:
ppc405_gpio_t	./ppc405_uc.c	/^typedef struct ppc405_gpio_t ppc405_gpio_t;$/;"	t	typeref:struct:ppc405_gpio_t	file:
ppc405_gpio_write	./ppc405_uc.c	/^static CPUWriteMemoryFunc *ppc405_gpio_write[] = {$/;"	v	file:
ppc405_gpio_writeb	./ppc405_uc.c	/^static void ppc405_gpio_writeb (void *opaque,$/;"	f	file:
ppc405_gpio_writel	./ppc405_uc.c	/^static void ppc405_gpio_writel (void *opaque,$/;"	f	file:
ppc405_gpio_writew	./ppc405_uc.c	/^static void ppc405_gpio_writew (void *opaque,$/;"	f	file:
ppc405_i2c_init	./ppc405_uc.c	/^void ppc405_i2c_init (CPUState *env, ppc4xx_mmio_t *mmio,$/;"	f
ppc405_machine_init	./ppc405_boards.c	/^machine_init(ppc405_machine_init);$/;"	v
ppc405_machine_init	./ppc405_boards.c	/^static void ppc405_machine_init(void)$/;"	f	file:
ppc405_mal_init	./ppc405_uc.c	/^void ppc405_mal_init (CPUState *env, qemu_irq irqs[4])$/;"	f
ppc405_ocm_init	./ppc405_uc.c	/^void ppc405_ocm_init (CPUState *env)$/;"	f
ppc405_ocm_t	./ppc405_uc.c	/^struct ppc405_ocm_t {$/;"	s	file:
ppc405_ocm_t	./ppc405_uc.c	/^typedef struct ppc405_ocm_t ppc405_ocm_t;$/;"	t	typeref:struct:ppc405_ocm_t	file:
ppc405_serial_init	./ppc405_uc.c	/^void ppc405_serial_init (CPUState *env, ppc4xx_mmio_t *mmio,$/;"	f
ppc405_set_bootinfo	./ppc405_uc.c	/^ram_addr_t ppc405_set_bootinfo (CPUState *env, ppc4xx_bd_info_t *bd,$/;"	f
ppc405cr_clk_init	./ppc405_uc.c	/^static void ppc405cr_clk_init (ppc405cr_cpc_t *cpc)$/;"	f	file:
ppc405cr_clk_setup	./ppc405_uc.c	/^static void ppc405cr_clk_setup (ppc405cr_cpc_t *cpc)$/;"	f	file:
ppc405cr_cpc_init	./ppc405_uc.c	/^static void ppc405cr_cpc_init (CPUState *env, clk_setup_t clk_setup[7],$/;"	f	file:
ppc405cr_cpc_reset	./ppc405_uc.c	/^static void ppc405cr_cpc_reset (void *opaque)$/;"	f	file:
ppc405cr_cpc_t	./ppc405_uc.c	/^struct ppc405cr_cpc_t {$/;"	s	file:
ppc405cr_cpc_t	./ppc405_uc.c	/^typedef struct ppc405cr_cpc_t ppc405cr_cpc_t;$/;"	t	typeref:struct:ppc405cr_cpc_t	file:
ppc405cr_init	./ppc405_uc.c	/^CPUState *ppc405cr_init (target_phys_addr_t ram_bases[4],$/;"	f
ppc405ep_compute_clocks	./ppc405_uc.c	/^static void ppc405ep_compute_clocks (ppc405ep_cpc_t *cpc)$/;"	f	file:
ppc405ep_cpc_init	./ppc405_uc.c	/^static void ppc405ep_cpc_init (CPUState *env, clk_setup_t clk_setup[8],$/;"	f	file:
ppc405ep_cpc_reset	./ppc405_uc.c	/^static void ppc405ep_cpc_reset (void *opaque)$/;"	f	file:
ppc405ep_cpc_t	./ppc405_uc.c	/^struct ppc405ep_cpc_t {$/;"	s	file:
ppc405ep_cpc_t	./ppc405_uc.c	/^typedef struct ppc405ep_cpc_t ppc405ep_cpc_t;$/;"	t	typeref:struct:ppc405ep_cpc_t	file:
ppc405ep_init	./ppc405_uc.c	/^CPUState *ppc405ep_init (target_phys_addr_t ram_bases[2],$/;"	f
ppc40x_chip_reset	./ppc405_uc.c	/^void ppc40x_chip_reset (CPUState *env)$/;"	f
ppc40x_core_reset	./ppc405_uc.c	/^void ppc40x_core_reset (CPUState *env)$/;"	f
ppc40x_irq_init	./ppc.c	/^void ppc40x_irq_init (CPUState *env)$/;"	f
ppc40x_mal_reset	./ppc405_uc.c	/^static void ppc40x_mal_reset (void *opaque)$/;"	f	file:
ppc40x_mal_t	./ppc405_uc.c	/^struct ppc40x_mal_t {$/;"	s	file:
ppc40x_mal_t	./ppc405_uc.c	/^typedef struct ppc40x_mal_t ppc40x_mal_t;$/;"	t	typeref:struct:ppc40x_mal_t	file:
ppc40x_set_irq	./ppc.c	/^static void ppc40x_set_irq (void *opaque, int pin, int level)$/;"	f	file:
ppc40x_system_reset	./ppc405_uc.c	/^void ppc40x_system_reset (CPUState *env)$/;"	f
ppc440ep_init	./ppc440.c	/^CPUState *ppc440ep_init(ram_addr_t *ram_size, PCIBus **pcip,$/;"	f
ppc440ep_sdram_bank_sizes	./ppc440.c	/^static const unsigned int ppc440ep_sdram_bank_sizes[] = {$/;"	v	file:
ppc4xx_bd_info_t	./ppc405.h	/^struct ppc4xx_bd_info_t {$/;"	s
ppc4xx_bd_info_t	./ppc405.h	/^typedef struct ppc4xx_bd_info_t ppc4xx_bd_info_t;$/;"	t	typeref:struct:ppc4xx_bd_info_t
ppc4xx_ebc_t	./ppc405_uc.c	/^struct ppc4xx_ebc_t {$/;"	s	file:
ppc4xx_ebc_t	./ppc405_uc.c	/^typedef struct ppc4xx_ebc_t ppc4xx_ebc_t;$/;"	t	typeref:struct:ppc4xx_ebc_t	file:
ppc4xx_gpt_cb	./ppc405_uc.c	/^static void ppc4xx_gpt_cb (void *opaque)$/;"	f	file:
ppc4xx_gpt_compare	./ppc405_uc.c	/^static int ppc4xx_gpt_compare (ppc4xx_gpt_t *gpt, int n)$/;"	f	file:
ppc4xx_gpt_compute_timer	./ppc405_uc.c	/^static void ppc4xx_gpt_compute_timer (ppc4xx_gpt_t *gpt)$/;"	f	file:
ppc4xx_gpt_init	./ppc405_uc.c	/^void ppc4xx_gpt_init (CPUState *env, ppc4xx_mmio_t *mmio,$/;"	f
ppc4xx_gpt_readb	./ppc405_uc.c	/^static uint32_t ppc4xx_gpt_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ppc4xx_gpt_readl	./ppc405_uc.c	/^static uint32_t ppc4xx_gpt_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ppc4xx_gpt_readw	./ppc405_uc.c	/^static uint32_t ppc4xx_gpt_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ppc4xx_gpt_reset	./ppc405_uc.c	/^static void ppc4xx_gpt_reset (void *opaque)$/;"	f	file:
ppc4xx_gpt_set_irqs	./ppc405_uc.c	/^static void ppc4xx_gpt_set_irqs (ppc4xx_gpt_t *gpt)$/;"	f	file:
ppc4xx_gpt_set_output	./ppc405_uc.c	/^static void ppc4xx_gpt_set_output (ppc4xx_gpt_t *gpt, int n, int level)$/;"	f	file:
ppc4xx_gpt_set_outputs	./ppc405_uc.c	/^static void ppc4xx_gpt_set_outputs (ppc4xx_gpt_t *gpt)$/;"	f	file:
ppc4xx_gpt_t	./ppc405_uc.c	/^struct ppc4xx_gpt_t {$/;"	s	file:
ppc4xx_gpt_t	./ppc405_uc.c	/^typedef struct ppc4xx_gpt_t ppc4xx_gpt_t;$/;"	t	typeref:struct:ppc4xx_gpt_t	file:
ppc4xx_gpt_writeb	./ppc405_uc.c	/^static void ppc4xx_gpt_writeb (void *opaque,$/;"	f	file:
ppc4xx_gpt_writel	./ppc405_uc.c	/^static void ppc4xx_gpt_writel (void *opaque,$/;"	f	file:
ppc4xx_gpt_writew	./ppc405_uc.c	/^static void ppc4xx_gpt_writew (void *opaque,$/;"	f	file:
ppc4xx_i2c_readb	./ppc405_uc.c	/^static uint32_t ppc4xx_i2c_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ppc4xx_i2c_readl	./ppc405_uc.c	/^static uint32_t ppc4xx_i2c_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ppc4xx_i2c_readw	./ppc405_uc.c	/^static uint32_t ppc4xx_i2c_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ppc4xx_i2c_reset	./ppc405_uc.c	/^static void ppc4xx_i2c_reset (void *opaque)$/;"	f	file:
ppc4xx_i2c_t	./ppc405_uc.c	/^struct ppc4xx_i2c_t {$/;"	s	file:
ppc4xx_i2c_t	./ppc405_uc.c	/^typedef struct ppc4xx_i2c_t ppc4xx_i2c_t;$/;"	t	typeref:struct:ppc4xx_i2c_t	file:
ppc4xx_i2c_writeb	./ppc405_uc.c	/^static void ppc4xx_i2c_writeb (void *opaque,$/;"	f	file:
ppc4xx_i2c_writel	./ppc405_uc.c	/^static void ppc4xx_i2c_writel (void *opaque,$/;"	f	file:
ppc4xx_i2c_writew	./ppc405_uc.c	/^static void ppc4xx_i2c_writew (void *opaque,$/;"	f	file:
ppc4xx_init	./ppc4xx_devs.c	/^CPUState *ppc4xx_init (const char *cpu_model,$/;"	f
ppc4xx_mmio_init	./ppc4xx_devs.c	/^ppc4xx_mmio_t *ppc4xx_mmio_init (CPUState *env, target_phys_addr_t base)$/;"	f
ppc4xx_mmio_register	./ppc4xx_devs.c	/^int ppc4xx_mmio_register (CPUState *env, ppc4xx_mmio_t *mmio,$/;"	f
ppc4xx_mmio_t	./ppc4xx.h	/^typedef struct ppc4xx_mmio_t ppc4xx_mmio_t;$/;"	t	typeref:struct:ppc4xx_mmio_t
ppc4xx_mmio_t	./ppc4xx_devs.c	/^struct ppc4xx_mmio_t {$/;"	s	file:
ppc4xx_opba_init	./ppc405_uc.c	/^void ppc4xx_opba_init (CPUState *env, ppc4xx_mmio_t *mmio,$/;"	f
ppc4xx_opba_reset	./ppc405_uc.c	/^static void ppc4xx_opba_reset (void *opaque)$/;"	f	file:
ppc4xx_opba_t	./ppc405_uc.c	/^struct ppc4xx_opba_t {$/;"	s	file:
ppc4xx_opba_t	./ppc405_uc.c	/^typedef struct ppc4xx_opba_t ppc4xx_opba_t;$/;"	t	typeref:struct:ppc4xx_opba_t	file:
ppc4xx_pci_init	./ppc4xx_pci.c	/^PCIBus *ppc4xx_pci_init(CPUState *env, qemu_irq pci_irqs[4],$/;"	f
ppc4xx_pci_load	./ppc4xx_pci.c	/^static int ppc4xx_pci_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
ppc4xx_pci_map_irq	./ppc4xx_pci.c	/^static int ppc4xx_pci_map_irq(PCIDevice *pci_dev, int irq_num)$/;"	f	file:
ppc4xx_pci_reg_read4	./ppc4xx_pci.c	/^static uint32_t ppc4xx_pci_reg_read4(void *opaque, target_phys_addr_t offset)$/;"	f	file:
ppc4xx_pci_reg_write4	./ppc4xx_pci.c	/^static void ppc4xx_pci_reg_write4(void *opaque, target_phys_addr_t offset,$/;"	f	file:
ppc4xx_pci_reset	./ppc4xx_pci.c	/^static void ppc4xx_pci_reset(void *opaque)$/;"	f	file:
ppc4xx_pci_save	./ppc4xx_pci.c	/^static void ppc4xx_pci_save(QEMUFile *f, void *opaque)$/;"	f	file:
ppc4xx_pci_set_irq	./ppc4xx_pci.c	/^static void ppc4xx_pci_set_irq(qemu_irq *pci_irqs, int irq_num, int level)$/;"	f	file:
ppc4xx_plb_init	./ppc405_uc.c	/^void ppc4xx_plb_init (CPUState *env)$/;"	f
ppc4xx_plb_reset	./ppc405_uc.c	/^static void ppc4xx_plb_reset (void *opaque)$/;"	f	file:
ppc4xx_plb_t	./ppc405_uc.c	/^struct ppc4xx_plb_t {$/;"	s	file:
ppc4xx_plb_t	./ppc405_uc.c	/^typedef struct ppc4xx_plb_t ppc4xx_plb_t;$/;"	t	typeref:struct:ppc4xx_plb_t	file:
ppc4xx_pob_init	./ppc405_uc.c	/^void ppc4xx_pob_init (CPUState *env)$/;"	f
ppc4xx_pob_reset	./ppc405_uc.c	/^static void ppc4xx_pob_reset (void *opaque)$/;"	f	file:
ppc4xx_pob_t	./ppc405_uc.c	/^struct ppc4xx_pob_t {$/;"	s	file:
ppc4xx_pob_t	./ppc405_uc.c	/^typedef struct ppc4xx_pob_t ppc4xx_pob_t;$/;"	t	typeref:struct:ppc4xx_pob_t	file:
ppc4xx_sdram_adjust	./ppc4xx_devs.c	/^ram_addr_t ppc4xx_sdram_adjust(ram_addr_t ram_size, int nr_banks,$/;"	f
ppc4xx_sdram_init	./ppc4xx_devs.c	/^void ppc4xx_sdram_init (CPUState *env, qemu_irq irq, int nbanks,$/;"	f
ppc4xx_sdram_t	./ppc4xx_devs.c	/^struct ppc4xx_sdram_t {$/;"	s	file:
ppc4xx_sdram_t	./ppc4xx_devs.c	/^typedef struct ppc4xx_sdram_t ppc4xx_sdram_t;$/;"	t	typeref:struct:ppc4xx_sdram_t	file:
ppc6xx_irq_init	./ppc.c	/^void ppc6xx_irq_init (CPUState *env)$/;"	f
ppc6xx_set_irq	./ppc.c	/^static void ppc6xx_set_irq (void *opaque, int pin, int level)$/;"	f	file:
ppc970_irq_init	./ppc.c	/^void ppc970_irq_init (CPUState *env)$/;"	f
ppc970_set_irq	./ppc.c	/^static void ppc970_set_irq (void *opaque, int pin, int level)$/;"	f	file:
ppc_core99_init	./ppc_newworld.c	/^static void ppc_core99_init (ram_addr_t ram_size,$/;"	f	file:
ppc_dcr_init	./ppc.c	/^int ppc_dcr_init (CPUState *env, int (*read_error)(int dcrn),$/;"	f
ppc_dcr_read	./ppc.c	/^int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, target_ulong *valp)$/;"	f
ppc_dcr_register	./ppc.c	/^int ppc_dcr_register (CPUState *env, int dcrn, void *opaque,$/;"	f
ppc_dcr_t	./ppc.c	/^struct ppc_dcr_t {$/;"	s	file:
ppc_dcr_write	./ppc.c	/^int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, target_ulong val)$/;"	f
ppc_dcrn_t	./ppc.c	/^struct ppc_dcrn_t {$/;"	s	file:
ppc_dcrn_t	./ppc.c	/^typedef struct ppc_dcrn_t ppc_dcrn_t;$/;"	t	typeref:struct:ppc_dcrn_t	file:
ppc_emb_set_tb_clk	./ppc.c	/^static void ppc_emb_set_tb_clk (void *opaque, uint32_t freq)$/;"	f	file:
ppc_emb_timers_init	./ppc.c	/^clk_setup_cb ppc_emb_timers_init (CPUState *env, uint32_t freq)$/;"	f
ppc_heathrow_init	./ppc_oldworld.c	/^static void ppc_heathrow_init (ram_addr_t ram_size,$/;"	f	file:
ppc_prep_init	./ppc_prep.c	/^static void ppc_prep_init (ram_addr_t ram_size,$/;"	f	file:
ppc_set_irq	./ppc.c	/^static void ppc_set_irq (CPUState *env, int n_IRQ, int level)$/;"	f	file:
ppc_tb_t	./ppc.c	/^struct ppc_tb_t {$/;"	s	file:
ppce500_irq_init	./ppc.c	/^void ppce500_irq_init (CPUState *env)$/;"	f
ppce500_pci_init	./ppce500_pci.c	/^PCIBus *ppce500_pci_init(qemu_irq pci_irqs[4], target_phys_addr_t registers)$/;"	f
ppce500_pci_load	./ppce500_pci.c	/^static int ppce500_pci_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
ppce500_pci_save	./ppce500_pci.c	/^static void ppce500_pci_save(QEMUFile *f, void *opaque)$/;"	f	file:
ppce500_set_irq	./ppc.c	/^static void ppce500_set_irq (void *opaque, int pin, int level)$/;"	f	file:
ppcemb_timer_t	./ppc.c	/^struct ppcemb_timer_t {$/;"	s	file:
ppcemb_timer_t	./ppc.c	/^typedef struct ppcemb_timer_t ppcemb_timer_t;$/;"	t	typeref:struct:ppcemb_timer_t	file:
ppcuic_init	./ppc4xx_devs.c	/^qemu_irq *ppcuic_init (CPUState *env, qemu_irq *irqs,$/;"	f
ppcuic_reset	./ppc4xx_devs.c	/^static void ppcuic_reset (void *opaque)$/;"	f	file:
ppcuic_set_irq	./ppc4xx_devs.c	/^static void ppcuic_set_irq (void *opaque, int irq_num, int level)$/;"	f	file:
ppcuic_t	./ppc4xx_devs.c	/^struct ppcuic_t {$/;"	s	file:
ppcuic_t	./ppc4xx_devs.c	/^typedef struct ppcuic_t ppcuic_t;$/;"	t	typeref:struct:ppcuic_t	file:
ppcuic_trigger_irq	./ppc4xx_devs.c	/^static void ppcuic_trigger_irq (ppcuic_t *uic)$/;"	f	file:
ppm_save	./omap_lcdc.c	/^static int ppm_save(const char *filename, uint8_t *data,$/;"	f	file:
ppm_save	./vga.c	/^int ppm_save(const char *filename, struct DisplaySurface *ds)$/;"	f
ppn	./ftl_cache.h	/^	int32_t ppn;$/;"	m	struct:map_state_entry
ppn	./ftl_cache.h	/^	uint32_t ppn;$/;"	m	struct:map_data
pr	./ppc405_uc.c	/^    uint8_t pr;$/;"	m	struct:ppc4xx_opba_t	file:
prcm	./omap.h	/^    struct omap_prcm_s *prcm;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_prcm_s
prcm_config	./tusb6010.c	/^    uint32_t prcm_config;$/;"	m	struct:TUSBState	file:
prcm_mngmt	./tusb6010.c	/^    uint32_t prcm_mngmt;$/;"	m	struct:TUSBState	file:
pre	./omap2.c	/^    int pre;$/;"	m	struct:omap_gp_timer_s	file:
pre_map	./spitz.c	/^    uint16_t pre_map[0x100];$/;"	m	struct:__anon401	file:
precise	./vga_int.h	/^    struct vga_precise_retrace precise;$/;"	m	union:vga_retrace	typeref:struct:vga_retrace::vga_precise_retrace
precision	./tsc2005.c	/^    int precision;$/;"	m	struct:__anon448	file:
precision	./tsc210x.c	/^    int precision;$/;"	m	struct:__anon450	file:
precomp_trk	./fdc.c	/^    uint8_t precomp_trk;$/;"	m	struct:fdctrl_t	file:
prefconfig	./omap2.c	/^    uint32_t prefconfig[2];$/;"	m	struct:omap_gpmc_s	file:
prefcontrol	./omap2.c	/^    int prefcontrol;$/;"	m	struct:omap_gpmc_s	file:
prefcount	./omap2.c	/^    int prefcount;$/;"	m	struct:omap_gpmc_s	file:
prefetch	./omap_dma.c	/^    int prefetch;$/;"	m	struct:omap_dma_channel_s	file:
preffifo	./omap2.c	/^    int preffifo;$/;"	m	struct:omap_gpmc_s	file:
prep_IO_address	./ppc_prep.c	/^static always_inline target_phys_addr_t prep_IO_address (sysctrl_t *sysctrl,$/;"	f	file:
prep_machine	./ppc_prep.c	/^static QEMUMachine prep_machine = {$/;"	v	file:
prep_machine_init	./ppc_prep.c	/^machine_init(prep_machine_init);$/;"	v
prep_machine_init	./ppc_prep.c	/^static void prep_machine_init(void)$/;"	f	file:
prep_map_irq	./prep_pci.c	/^static int prep_map_irq(PCIDevice *pci_dev, int irq_num)$/;"	f	file:
prep_set_irq	./prep_pci.c	/^static void prep_set_irq(qemu_irq *pic, int irq_num, int level)$/;"	f	file:
prescale	./stellaris.c	/^    uint32_t prescale[2];$/;"	m	struct:gptm_state	file:
pressed	./stellaris_input.c	/^    int pressed;$/;"	m	struct:__anon417	file:
pressure	./ads7846.c	/^    int pressure;$/;"	m	struct:__anon8	file:
pressure	./tsc2005.c	/^    int pressure;$/;"	m	struct:__anon448	file:
pressure	./tsc210x.c	/^    int pressure;$/;"	m	struct:__anon450	file:
presync	./xen_disk.c	/^    int                 presync;$/;"	m	struct:ioreq	file:
prev	./ftl_cache.h	/^	struct map_data* prev;$/;"	m	struct:map_data	typeref:struct:map_data::map_data
prev	./ftl_inverse_mapping_manager.h	/^	struct victim_block_entry* prev;$/;"	m	struct:victim_block_entry	typeref:struct:victim_block_entry::victim_block_entry
prev	./ssd_trim_manager.c	/^	struct trim_test* prev;$/;"	m	struct:trim_test	typeref:struct:trim_test::trim_test	file:
prev	./ssd_trim_manager.c	/^	struct trimmed_sector_entry* prev;$/;"	m	struct:trimmed_sector_entry	typeref:struct:trimmed_sector_entry::trimmed_sector_entry	file:
prev	./ssd_trim_manager.c	/^	struct trimmed_sector_entry_index* prev;$/;"	m	struct:trimmed_sector_entry_index	typeref:struct:trimmed_sector_entry_index::trimmed_sector_entry_index	file:
prev	./ssd_trim_manager.h	/^	struct sector_entry* prev;$/;"	m	struct:sector_entry	typeref:struct:sector_entry::sector_entry
prev_level	./mst_fpga.c	/^	uint32_t prev_level;$/;"	m	struct:mst_irq_state	file:
prev_level	./pxa2xx_gpio.c	/^    uint32_t prev_level[PXA2XX_GPIO_BANKS];$/;"	m	struct:PXA2xxGPIOInfo	file:
prev_level	./tc6393xb.c	/^    uint32_t prev_level;$/;"	m	struct:TC6393xbState	file:
prev_level	./zaurus.c	/^    uint32_t prev_level;$/;"	m	struct:ScoopInfo	file:
prev_prio	./pl190.c	/^    int prev_prio[PL190_NUM_PRIO];$/;"	m	struct:__anon341	file:
previous_reboot_flag	./wdt_i6300esb.c	/^    int previous_reboot_flag;   \/* If the watchdog caused the previous$/;"	m	struct:I6300State	file:
print	./qdev.h	/^    int (*print)(DeviceState *dev, Property *prop, char *dest, size_t len);$/;"	m	struct:PropertyInfo
print_ctl	./es1370.c	/^static void print_ctl (uint32_t val)$/;"	f	file:
print_ctl	./es1370.c	244;"	d	file:
print_dev	./qdev.h	/^    bus_dev_printfn print_dev;$/;"	m	struct:BusInfo
print_hex32	./qdev-properties.c	/^static int print_hex32(DeviceState *dev, Property *prop, char *dest, size_t len)$/;"	f	file:
print_mac	./qdev-properties.c	/^static int print_mac(DeviceState *dev, Property *prop, char *dest, size_t len)$/;"	f	file:
print_ptr	./qdev-properties.c	/^static int print_ptr(DeviceState *dev, Property *prop, char *dest, size_t len)$/;"	f	file:
print_sctl	./es1370.c	/^static void print_sctl (uint32_t val)$/;"	f	file:
print_sctl	./es1370.c	245;"	d	file:
print_taddr	./qdev-addr.c	/^static int print_taddr(DeviceState *dev, Property *prop, char *dest, size_t len)$/;"	f	file:
print_uint16	./qdev-properties.c	/^static int print_uint16(DeviceState *dev, Property *prop, char *dest, size_t len)$/;"	f	file:
print_uint32	./qdev-properties.c	/^static int print_uint32(DeviceState *dev, Property *prop, char *dest, size_t len)$/;"	f	file:
prio_mask	./pl190.c	/^    uint32_t prio_mask[PL190_NUM_PRIO + 1];$/;"	m	struct:__anon341	file:
prio_registers	./sh7750.c	/^static struct intc_prio_reg prio_registers[] = {$/;"	v	typeref:struct:intc_prio_reg	file:
prio_regs	./sh_intc.h	/^    struct intc_prio_reg *prio_regs;$/;"	m	struct:intc_desc	typeref:struct:intc_desc::intc_prio_reg
priority	./blizzard.c	/^    int priority;$/;"	m	struct:__anon18	file:
priority	./omap.h	/^    unsigned char priority;$/;"	m	struct:omap_dma_lcd_channel_s
priority	./omap1.c	/^    unsigned char priority[32];$/;"	m	struct:omap_intr_handler_bank_s	file:
priority	./omap_dma.c	/^    int priority;$/;"	m	struct:omap_dma_channel_s	file:
priority	./openpic.c	/^    int priority;$/;"	m	struct:IRQ_queue_t	file:
priority	./pl190.c	/^    int priority;$/;"	m	struct:__anon341	file:
priority	./pxa2xx_pic.c	/^    uint32_t priority[PXA2XX_PIC_SRCS];$/;"	m	struct:__anon371	file:
priority1	./arm_gic.c	/^    int priority1[32][NCPU];$/;"	m	struct:gic_state	file:
priority2	./arm_gic.c	/^    int priority2[GIC_NIRQ - 32];$/;"	m	struct:gic_state	file:
priority_add	./i8259.c	/^    uint8_t priority_add; \/* highest irq priority *\/$/;"	m	struct:PicState	file:
priority_mask	./arm_gic.c	/^    int priority_mask[NCPU];$/;"	m	struct:gic_state	file:
private_tipb	./omap.h	/^    struct omap_tipb_bridge_s *private_tipb;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_tipb_bridge_s
process_tx_desc	./e1000.c	/^process_tx_desc(E1000State *s, struct e1000_tx_desc *dp)$/;"	f	file:
processing	./mac_dbdma.c	/^    int processing;$/;"	m	struct:DBDMA_channel	file:
processor_family	./smbios.h	/^    uint8_t processor_family;$/;"	m	struct:smbios_type_4
processor_id	./smbios.h	/^    uint32_t processor_id[2];$/;"	m	struct:smbios_type_4
processor_manufacturer_str	./smbios.h	/^    uint8_t processor_manufacturer_str;$/;"	m	struct:smbios_type_4
processor_type	./smbios.h	/^    uint8_t processor_type;$/;"	m	struct:smbios_type_4
processor_upgrade	./smbios.h	/^    uint8_t processor_upgrade;$/;"	m	struct:smbios_type_4
processor_version_str	./smbios.h	/^    uint8_t processor_version_str;$/;"	m	struct:smbios_type_4
product_name_str	./smbios.h	/^    uint8_t product_name_str;$/;"	m	struct:smbios_type_1
productid	./usb-serial.c	/^    uint16_t productid;$/;"	m	struct:__anon464	file:
prom	./pcnet.c	/^    uint8_t prom[16];$/;"	m	struct:PCNetState_st	file:
prom9346_decode_command	./rtl8139.c	/^static void prom9346_decode_command(EEprom9346 *eeprom, uint8_t command)$/;"	f	file:
prom9346_get_wire	./rtl8139.c	/^static int prom9346_get_wire(RTL8139State *s)$/;"	f	file:
prom9346_set_wire	./rtl8139.c	/^static void prom9346_set_wire(RTL8139State *s, int eecs, int eesk, int eedi)$/;"	f	file:
prom9346_shift_clock	./rtl8139.c	/^static void prom9346_shift_clock(EEprom9346 *eeprom)$/;"	f	file:
prom_addr	./sun4u.c	/^    uint64_t prom_addr;$/;"	m	struct:hwdef	file:
prom_info	./sun4m.c	/^static SysBusDeviceInfo prom_info = {$/;"	v	file:
prom_init	./sun4m.c	/^static void prom_init(target_phys_addr_t addr, const char *bios_name)$/;"	f	file:
prom_init1	./sun4m.c	/^static void prom_init1(SysBusDevice *dev)$/;"	f	file:
prom_register_devices	./sun4m.c	/^device_init(prom_register_devices);$/;"	v
prom_register_devices	./sun4m.c	/^static void prom_register_devices(void)$/;"	f	file:
prom_set	./mips_malta.c	/^static void prom_set(int index, const char *string, ...)$/;"	f	file:
promisc	./virtio-net.c	/^    uint8_t promisc;$/;"	m	struct:VirtIONet	file:
property	./qdev.h	/^    const char *property;$/;"	m	struct:CompatProperty
props	./qdev.h	/^    Property *props;$/;"	m	struct:BusInfo
props	./qdev.h	/^    Property *props;$/;"	m	struct:DeviceInfo
prot	./xen_disk.c	/^    int                 prot;$/;"	m	struct:ioreq	file:
protected	./pl190.c	/^    int protected;$/;"	m	struct:__anon341	file:
protection	./ds1225y.c	/^    uint8_t protection;$/;"	m	struct:ds1225y_t	file:
proto	./bt-hid.c	/^    int proto;$/;"	m	struct:bt_hid_device_s	file:
protocol	./usb-hid.c	/^    int protocol;$/;"	m	struct:USBHIDState	file:
protocol	./xen_backend.h	/^    char               *protocol;$/;"	m	struct:XenDevice
protocol	./xen_disk.c	/^    int                 protocol;$/;"	m	struct:XenBlkDev	file:
ps2_common_load	./ps2.c	/^static void ps2_common_load (QEMUFile *f, PS2State *s)$/;"	f	file:
ps2_common_reset	./ps2.c	/^static void ps2_common_reset(PS2State *s)$/;"	f	file:
ps2_common_save	./ps2.c	/^static void ps2_common_save (QEMUFile *f, PS2State *s)$/;"	f	file:
ps2_kbd_init	./ps2.c	/^void *ps2_kbd_init(void (*update_irq)(void *, int), void *update_arg)$/;"	f
ps2_kbd_load	./ps2.c	/^static int ps2_kbd_load(QEMUFile* f, void* opaque, int version_id)$/;"	f	file:
ps2_kbd_reset	./ps2.c	/^static void ps2_kbd_reset(void *opaque)$/;"	f	file:
ps2_kbd_save	./ps2.c	/^static void ps2_kbd_save(QEMUFile* f, void* opaque)$/;"	f	file:
ps2_keyboard_set_translation	./ps2.c	/^void ps2_keyboard_set_translation(void *opaque, int mode)$/;"	f
ps2_mouse	./vmmouse.c	/^    void *ps2_mouse;$/;"	m	struct:_VMMouseState	file:
ps2_mouse_event	./ps2.c	/^static void ps2_mouse_event(void *opaque,$/;"	f	file:
ps2_mouse_fake_event	./ps2.c	/^void ps2_mouse_fake_event(void *opaque)$/;"	f
ps2_mouse_init	./ps2.c	/^void *ps2_mouse_init(void (*update_irq)(void *, int), void *update_arg)$/;"	f
ps2_mouse_load	./ps2.c	/^static int ps2_mouse_load(QEMUFile* f, void* opaque, int version_id)$/;"	f	file:
ps2_mouse_reset	./ps2.c	/^static void ps2_mouse_reset(void *opaque)$/;"	f	file:
ps2_mouse_save	./ps2.c	/^static void ps2_mouse_save(QEMUFile* f, void* opaque)$/;"	f	file:
ps2_mouse_send_packet	./ps2.c	/^static void ps2_mouse_send_packet(PS2MouseState *s)$/;"	f	file:
ps2_put_keycode	./ps2.c	/^static void ps2_put_keycode(void *opaque, int keycode)$/;"	f	file:
ps2_queue	./ps2.c	/^void ps2_queue(void *opaque, int b)$/;"	f
ps2_raw_keycode	./ps2.c	/^static const unsigned char ps2_raw_keycode[128] = {$/;"	v	file:
ps2_read_data	./ps2.c	/^uint32_t ps2_read_data(void *opaque)$/;"	f
ps2_reset_keyboard	./ps2.c	/^static void ps2_reset_keyboard(PS2KbdState *s)$/;"	f	file:
ps2_write_keyboard	./ps2.c	/^void ps2_write_keyboard(void *opaque, int val)$/;"	f
ps2_write_mouse	./ps2.c	/^void ps2_write_mouse(void *opaque, int val)$/;"	f
psaconfig	./omap2.c	/^    uint32_t psaconfig;$/;"	m	struct:omap_sysctl_s	file:
psb_handle	./bt-hci.c	/^    uint16_t psb_handle;$/;"	m	struct:bt_hci_s	file:
pscan_mode	./bt.h	/^    uint8_t	pscan_mode;$/;"	m	struct:__anon139
pscan_mode	./bt.h	/^    uint8_t	pscan_mode;$/;"	m	struct:__anon171
pscan_mode	./bt.h	/^    uint8_t	pscan_mode;$/;"	m	struct:__anon32
pscan_mode	./bt.h	/^    uint8_t	pscan_mode;$/;"	m	struct:__anon46
pscan_period_mode	./bt.h	/^    uint8_t	pscan_period_mode;$/;"	m	struct:__anon139
pscan_period_mode	./bt.h	/^    uint8_t	pscan_period_mode;$/;"	m	struct:__anon170
pscan_period_mode	./bt.h	/^    uint8_t	pscan_period_mode;$/;"	m	struct:__anon171
pscan_period_mode	./bt.h	/^    uint8_t	pscan_period_mode;$/;"	m	struct:__anon176
pscan_rep_mode	./bt.h	/^    uint8_t	pscan_rep_mode;$/;"	m	struct:__anon139
pscan_rep_mode	./bt.h	/^    uint8_t	pscan_rep_mode;$/;"	m	struct:__anon168
pscan_rep_mode	./bt.h	/^    uint8_t	pscan_rep_mode;$/;"	m	struct:__anon170
pscan_rep_mode	./bt.h	/^    uint8_t	pscan_rep_mode;$/;"	m	struct:__anon171
pscan_rep_mode	./bt.h	/^    uint8_t	pscan_rep_mode;$/;"	m	struct:__anon176
pscan_rep_mode	./bt.h	/^    uint8_t	pscan_rep_mode;$/;"	m	struct:__anon32
pscan_rep_mode	./bt.h	/^    uint8_t	pscan_rep_mode;$/;"	m	struct:__anon46
psm	./bt-l2cap.c	/^    int psm;$/;"	m	struct:bt_l2cap_psm_s	file:
psm	./bt.h	/^    uint16_t	psm;$/;"	m	struct:__anon181
psr	./ppc405_uc.c	/^    uint32_t psr;$/;"	m	struct:ppc405cr_cpc_t	file:
pstart	./usb-ohci.c	/^    uint32_t pstart;$/;"	m	struct:__anon462	file:
pt	./omap2.c	/^    int pt;$/;"	m	struct:omap_gp_timer_s	file:
ptimer	./musicpal.c	/^    ptimer_state *ptimer;$/;"	m	struct:mv88w8618_timer_state	file:
ptimer	./xilinx_timer.c	/^    ptimer_state *ptimer;$/;"	m	struct:xlx_timer	file:
ptimer_get_count	./ptimer.c	/^uint64_t ptimer_get_count(ptimer_state *s)$/;"	f
ptimer_init	./ptimer.c	/^ptimer_state *ptimer_init(QEMUBH *bh)$/;"	f
ptimer_reload	./ptimer.c	/^static void ptimer_reload(ptimer_state *s)$/;"	f	file:
ptimer_run	./ptimer.c	/^void ptimer_run(ptimer_state *s, int oneshot)$/;"	f
ptimer_set_count	./ptimer.c	/^void ptimer_set_count(ptimer_state *s, uint64_t count)$/;"	f
ptimer_set_freq	./ptimer.c	/^void ptimer_set_freq(ptimer_state *s, uint32_t freq)$/;"	f
ptimer_set_limit	./ptimer.c	/^void ptimer_set_limit(ptimer_state *s, uint64_t limit, int reload)$/;"	f
ptimer_set_period	./ptimer.c	/^void ptimer_set_period(ptimer_state *s, int64_t period)$/;"	f
ptimer_state	./ptimer.c	/^struct ptimer_state$/;"	s	file:
ptimer_stop	./ptimer.c	/^void ptimer_stop(ptimer_state *s)$/;"	f
ptimer_t0	./etraxfs_timer.c	/^    ptimer_state *ptimer_t0;$/;"	m	struct:etrax_timer	file:
ptimer_t1	./etraxfs_timer.c	/^    ptimer_state *ptimer_t1;$/;"	m	struct:etrax_timer	file:
ptimer_tick	./ptimer.c	/^static void ptimer_tick(void *opaque)$/;"	f	file:
ptimer_trigger	./ptimer.c	/^static void ptimer_trigger(ptimer_state *s)$/;"	f	file:
ptimer_wd	./etraxfs_timer.c	/^    ptimer_state *ptimer_wd;$/;"	m	struct:etrax_timer	file:
ptm	./ppc4xx_pci.c	/^    struct PCITargetMap ptm[PPC4xx_PCI_NR_PTMS];$/;"	m	struct:PPC4xxPCIState	typeref:struct:PPC4xxPCIState::PCITargetMap	file:
ptr	./blizzard.c	/^        uint16_t *ptr;$/;"	m	struct:__anon18::__anon19	file:
ptr	./smc91c111.c	/^    uint16_t ptr;$/;"	m	struct:__anon395	file:
ptr	./usb-hid.c	/^        USBMouseState ptr;$/;"	m	union:USBHIDState::__anon456	file:
ptv	./omap1.c	/^    int ptv;$/;"	m	struct:omap_mpu_timer_s	file:
ptv	./omap2.c	/^    int ptv;$/;"	m	struct:omap_gp_timer_s	file:
ptype	./bt.h	/^    uint16_t	ptype;$/;"	m	struct:__anon166
public_tipb	./omap.h	/^    struct omap_tipb_bridge_s *public_tipb;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_tipb_bridge_s
pull	./etraxfs_dma.h	/^		void (*pull)(void *opaque);$/;"	m	struct:etraxfs_dma_client::__anon247
pull	./lm832x.c	/^        uint16_t pull;$/;"	m	struct:__anon274::__anon276	file:
pull	./twl92230.c	/^    uint8_t pull[4];$/;"	m	struct:__anon453	file:
pull_dwn_ctrl	./omap.h	/^    uint32_t pull_dwn_ctrl[4];$/;"	m	struct:omap_mpu_state_s
pullup	./tusb6010.c	/^    uint32_t pullup[2];$/;"	m	struct:TUSBState	file:
pur	./pl061.c	/^    uint8_t pur;$/;"	m	struct:__anon336	file:
purr_load	./ppc.c	/^    uint64_t purr_load;$/;"	m	struct:ppc_tb_t	file:
purr_start	./ppc.c	/^    uint64_t purr_start;$/;"	m	struct:ppc_tb_t	file:
push	./etraxfs_dma.h	/^		int (*push)(void *opaque, unsigned char *buf, int len);$/;"	m	struct:etraxfs_dma_client::__anon247
put_dwords	./usb-ohci.c	/^static inline int put_dwords(OHCIState *ohci,$/;"	f	file:
put_le16	./ide.c	/^static void put_le16(uint16_t *p, unsigned int v)$/;"	f	file:
put_le16	./virtio-blk.c	/^static inline void put_le16(uint16_t *p, unsigned int v)$/;"	f	file:
put_queue	./escc.c	/^static void put_queue(void *opaque, int b)$/;"	f	file:
put_words	./usb-ohci.c	/^static inline int put_words(OHCIState *ohci,$/;"	f	file:
putreg	./e1000.c	800;"	d	file:
putsum	./e1000.c	/^putsum(uint8_t *data, uint32_t n, uint32_t sloc, uint32_t css, uint32_t cse)$/;"	f	file:
pwd	./sd.c	/^    uint8_t pwd[16];$/;"	m	struct:SDState	file:
pwd_len	./sd.c	/^    int pwd_len;$/;"	m	struct:SDState	file:
pwl	./omap.h	/^    } pwl;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::__anon297
pwm	./lm832x.c	/^    } pwm;$/;"	m	struct:__anon274	typeref:struct:__anon274::__anon278	file:
pwr_timer	./tusb6010.c	/^    QEMUTimer *pwr_timer;$/;"	m	struct:TUSBState	file:
pwrbtn	./twl92230.c	/^    qemu_irq pwrbtn;$/;"	m	struct:__anon453	file:
pwrbtn_state	./twl92230.c	/^    int pwrbtn_state;$/;"	m	struct:__anon453	file:
pwrd	./fdc.c	/^    uint8_t pwrd;$/;"	m	struct:fdctrl_t	file:
pwt	./omap.h	/^    } pwt;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::__anon298
pxa255_dma_init	./pxa2xx_dma.c	/^PXA2xxDMAState *pxa255_dma_init(target_phys_addr_t base,$/;"	f
pxa255_init	./pxa2xx.c	/^PXA2xxState *pxa255_init(unsigned int sdram_size)$/;"	f
pxa255_serial	./pxa2xx.c	/^} pxa255_serial[] = {$/;"	v	typeref:struct:__anon362	file:
pxa255_ssp	./pxa2xx.c	/^static PXASSPDef pxa255_ssp[] = {$/;"	v	file:
pxa25x_timer_init	./pxa2xx_timer.c	/^void pxa25x_timer_init(target_phys_addr_t base, qemu_irq *irqs)$/;"	f
pxa270_init	./pxa2xx.c	/^PXA2xxState *pxa270_init(unsigned int sdram_size, const char *revision)$/;"	f
pxa270_serial	./pxa2xx.c	/^}, pxa270_serial[] = {$/;"	v	typeref:struct:__anon362	file:
pxa27x_dma_init	./pxa2xx_dma.c	/^PXA2xxDMAState *pxa27x_dma_init(target_phys_addr_t base,$/;"	f
pxa27x_keyboard_event	./pxa2xx_keypad.c	/^static void pxa27x_keyboard_event (PXA2xxKeyPadState *kp, int keycode)$/;"	f	file:
pxa27x_keypad_init	./pxa2xx_keypad.c	/^PXA2xxKeyPadState *pxa27x_keypad_init(target_phys_addr_t base,$/;"	f
pxa27x_register_keypad	./pxa2xx_keypad.c	/^void pxa27x_register_keypad(PXA2xxKeyPadState *kp, struct keymap *map,$/;"	f
pxa27x_ssp	./pxa2xx.c	/^static PXASSPDef pxa27x_ssp[] = {$/;"	v	file:
pxa27x_timer_init	./pxa2xx_timer.c	/^void pxa27x_timer_init(target_phys_addr_t base,$/;"	f
pxa2xx_clkpwr_read	./pxa2xx.c	/^static uint32_t pxa2xx_clkpwr_read(void *opaque, int op2, int reg, int crm)$/;"	f	file:
pxa2xx_clkpwr_write	./pxa2xx.c	/^static void pxa2xx_clkpwr_write(void *opaque, int op2, int reg, int crm,$/;"	f	file:
pxa2xx_cm_load	./pxa2xx.c	/^static int pxa2xx_cm_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_cm_read	./pxa2xx.c	/^static uint32_t pxa2xx_cm_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pxa2xx_cm_readfn	./pxa2xx.c	/^static CPUReadMemoryFunc *pxa2xx_cm_readfn[] = {$/;"	v	file:
pxa2xx_cm_save	./pxa2xx.c	/^static void pxa2xx_cm_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_cm_write	./pxa2xx.c	/^static void pxa2xx_cm_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pxa2xx_cm_writefn	./pxa2xx.c	/^static CPUWriteMemoryFunc *pxa2xx_cm_writefn[] = {$/;"	v	file:
pxa2xx_cp14_read	./pxa2xx.c	/^static uint32_t pxa2xx_cp14_read(void *opaque, int op2, int reg, int crm)$/;"	f	file:
pxa2xx_cp14_write	./pxa2xx.c	/^static void pxa2xx_cp14_write(void *opaque, int op2, int reg, int crm,$/;"	f	file:
pxa2xx_cp_reg_map	./pxa2xx_pic.c	/^static const int pxa2xx_cp_reg_map[0x10] = {$/;"	v	file:
pxa2xx_descriptor_load	./pxa2xx_lcd.c	/^static void pxa2xx_descriptor_load(PXA2xxLCDState *s)$/;"	f	file:
pxa2xx_dma_ber_set	./pxa2xx_lcd.c	/^static inline void pxa2xx_dma_ber_set(PXA2xxLCDState *s, int ch)$/;"	f	file:
pxa2xx_dma_bs_set	./pxa2xx_lcd.c	/^static inline void pxa2xx_dma_bs_set(PXA2xxLCDState *s, int ch)$/;"	f	file:
pxa2xx_dma_descriptor_fetch	./pxa2xx_dma.c	/^static inline void pxa2xx_dma_descriptor_fetch($/;"	f	file:
pxa2xx_dma_eof_set	./pxa2xx_lcd.c	/^static inline void pxa2xx_dma_eof_set(PXA2xxLCDState *s, int ch)$/;"	f	file:
pxa2xx_dma_handler_t	./pxa2xx_dma.c	/^typedef void (*pxa2xx_dma_handler_t)(void *opaque, int irq, int level);$/;"	t	file:
pxa2xx_dma_init	./pxa2xx_dma.c	/^static PXA2xxDMAState *pxa2xx_dma_init(target_phys_addr_t base,$/;"	f	file:
pxa2xx_dma_load	./pxa2xx_dma.c	/^static int pxa2xx_dma_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_dma_rdst_set	./pxa2xx_lcd.c	/^static inline void pxa2xx_dma_rdst_set(PXA2xxLCDState *s)$/;"	f	file:
pxa2xx_dma_read	./pxa2xx_dma.c	/^static uint32_t pxa2xx_dma_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_dma_readbad	./pxa2xx_dma.c	/^static uint32_t pxa2xx_dma_readbad(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_dma_readfn	./pxa2xx_dma.c	/^static CPUReadMemoryFunc *pxa2xx_dma_readfn[] = {$/;"	v	file:
pxa2xx_dma_request	./pxa2xx_dma.c	/^void pxa2xx_dma_request(PXA2xxDMAState *s, int req_num, int on)$/;"	f
pxa2xx_dma_run	./pxa2xx_dma.c	/^static void pxa2xx_dma_run(PXA2xxDMAState *s)$/;"	f	file:
pxa2xx_dma_save	./pxa2xx_dma.c	/^static void pxa2xx_dma_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_dma_sof_set	./pxa2xx_lcd.c	/^static inline void pxa2xx_dma_sof_set(PXA2xxLCDState *s, int ch)$/;"	f	file:
pxa2xx_dma_update	./pxa2xx_dma.c	/^static inline void pxa2xx_dma_update(PXA2xxDMAState *s, int ch)$/;"	f	file:
pxa2xx_dma_write	./pxa2xx_dma.c	/^static void pxa2xx_dma_write(void *opaque,$/;"	f	file:
pxa2xx_dma_writebad	./pxa2xx_dma.c	/^static void pxa2xx_dma_writebad(void *opaque,$/;"	f	file:
pxa2xx_dma_writefn	./pxa2xx_dma.c	/^static CPUWriteMemoryFunc *pxa2xx_dma_writefn[] = {$/;"	v	file:
pxa2xx_fir_event	./pxa2xx.c	/^static void pxa2xx_fir_event(void *opaque, int event)$/;"	f	file:
pxa2xx_fir_init	./pxa2xx.c	/^static PXA2xxFIrState *pxa2xx_fir_init(target_phys_addr_t base,$/;"	f	file:
pxa2xx_fir_is_empty	./pxa2xx.c	/^static int pxa2xx_fir_is_empty(void *opaque)$/;"	f	file:
pxa2xx_fir_load	./pxa2xx.c	/^static int pxa2xx_fir_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_fir_read	./pxa2xx.c	/^static uint32_t pxa2xx_fir_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pxa2xx_fir_readfn	./pxa2xx.c	/^static CPUReadMemoryFunc *pxa2xx_fir_readfn[] = {$/;"	v	file:
pxa2xx_fir_reset	./pxa2xx.c	/^static void pxa2xx_fir_reset(PXA2xxFIrState *s)$/;"	f	file:
pxa2xx_fir_rx	./pxa2xx.c	/^static void pxa2xx_fir_rx(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
pxa2xx_fir_save	./pxa2xx.c	/^static void pxa2xx_fir_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_fir_update	./pxa2xx.c	/^static inline void pxa2xx_fir_update(PXA2xxFIrState *s)$/;"	f	file:
pxa2xx_fir_write	./pxa2xx.c	/^static void pxa2xx_fir_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pxa2xx_fir_writefn	./pxa2xx.c	/^static CPUWriteMemoryFunc *pxa2xx_fir_writefn[] = {$/;"	v	file:
pxa2xx_gpio_handler_update	./pxa2xx_gpio.c	/^static void pxa2xx_gpio_handler_update(PXA2xxGPIOInfo *s) {$/;"	f	file:
pxa2xx_gpio_in_get	./pxa2xx_gpio.c	/^qemu_irq *pxa2xx_gpio_in_get(PXA2xxGPIOInfo *s)$/;"	f
pxa2xx_gpio_init	./pxa2xx_gpio.c	/^PXA2xxGPIOInfo *pxa2xx_gpio_init(target_phys_addr_t base,$/;"	f
pxa2xx_gpio_irq_update	./pxa2xx_gpio.c	/^static void pxa2xx_gpio_irq_update(PXA2xxGPIOInfo *s)$/;"	f	file:
pxa2xx_gpio_load	./pxa2xx_gpio.c	/^static int pxa2xx_gpio_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_gpio_out_set	./pxa2xx_gpio.c	/^void pxa2xx_gpio_out_set(PXA2xxGPIOInfo *s,$/;"	f
pxa2xx_gpio_read	./pxa2xx_gpio.c	/^static uint32_t pxa2xx_gpio_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_gpio_read_notifier	./pxa2xx_gpio.c	/^void pxa2xx_gpio_read_notifier(PXA2xxGPIOInfo *s, qemu_irq handler)$/;"	f
pxa2xx_gpio_readfn	./pxa2xx_gpio.c	/^static CPUReadMemoryFunc *pxa2xx_gpio_readfn[] = {$/;"	v	file:
pxa2xx_gpio_regs	./pxa2xx_gpio.c	/^} pxa2xx_gpio_regs[0x200] = {$/;"	v	typeref:struct:__anon366	file:
pxa2xx_gpio_save	./pxa2xx_gpio.c	/^static void pxa2xx_gpio_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_gpio_set	./pxa2xx_gpio.c	/^static void pxa2xx_gpio_set(void *opaque, int line, int level)$/;"	f	file:
pxa2xx_gpio_wake	./pxa2xx_gpio.c	/^static const int pxa2xx_gpio_wake[PXA2XX_GPIO_BANKS] = {$/;"	v	file:
pxa2xx_gpio_write	./pxa2xx_gpio.c	/^static void pxa2xx_gpio_write(void *opaque,$/;"	f	file:
pxa2xx_gpio_writefn	./pxa2xx_gpio.c	/^static CPUWriteMemoryFunc *pxa2xx_gpio_writefn[] = {$/;"	v	file:
pxa2xx_i2c_bus	./pxa2xx.c	/^i2c_bus *pxa2xx_i2c_bus(PXA2xxI2CState *s)$/;"	f
pxa2xx_i2c_event	./pxa2xx.c	/^static void pxa2xx_i2c_event(i2c_slave *i2c, enum i2c_event event)$/;"	f	file:
pxa2xx_i2c_init	./pxa2xx.c	/^PXA2xxI2CState *pxa2xx_i2c_init(target_phys_addr_t base,$/;"	f
pxa2xx_i2c_load	./pxa2xx.c	/^static int pxa2xx_i2c_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_i2c_read	./pxa2xx.c	/^static uint32_t pxa2xx_i2c_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pxa2xx_i2c_readfn	./pxa2xx.c	/^static CPUReadMemoryFunc *pxa2xx_i2c_readfn[] = {$/;"	v	file:
pxa2xx_i2c_rx	./pxa2xx.c	/^static int pxa2xx_i2c_rx(i2c_slave *i2c)$/;"	f	file:
pxa2xx_i2c_save	./pxa2xx.c	/^static void pxa2xx_i2c_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_i2c_slave_info	./pxa2xx.c	/^static I2CSlaveInfo pxa2xx_i2c_slave_info = {$/;"	v	file:
pxa2xx_i2c_slave_init	./pxa2xx.c	/^static void pxa2xx_i2c_slave_init(i2c_slave *i2c)$/;"	f	file:
pxa2xx_i2c_tx	./pxa2xx.c	/^static int pxa2xx_i2c_tx(i2c_slave *i2c, uint8_t data)$/;"	f	file:
pxa2xx_i2c_update	./pxa2xx.c	/^static void pxa2xx_i2c_update(PXA2xxI2CState *s)$/;"	f	file:
pxa2xx_i2c_write	./pxa2xx.c	/^static void pxa2xx_i2c_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pxa2xx_i2c_writefn	./pxa2xx.c	/^static CPUWriteMemoryFunc *pxa2xx_i2c_writefn[] = {$/;"	v	file:
pxa2xx_i2s_data_req	./pxa2xx.c	/^static void pxa2xx_i2s_data_req(void *opaque, int tx, int rx)$/;"	f	file:
pxa2xx_i2s_init	./pxa2xx.c	/^static PXA2xxI2SState *pxa2xx_i2s_init(target_phys_addr_t base,$/;"	f	file:
pxa2xx_i2s_load	./pxa2xx.c	/^static int pxa2xx_i2s_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_i2s_read	./pxa2xx.c	/^static uint32_t pxa2xx_i2s_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pxa2xx_i2s_readfn	./pxa2xx.c	/^static CPUReadMemoryFunc *pxa2xx_i2s_readfn[] = {$/;"	v	file:
pxa2xx_i2s_reset	./pxa2xx.c	/^static void pxa2xx_i2s_reset(PXA2xxI2SState *i2s)$/;"	f	file:
pxa2xx_i2s_save	./pxa2xx.c	/^static void pxa2xx_i2s_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_i2s_update	./pxa2xx.c	/^static inline void pxa2xx_i2s_update(PXA2xxI2SState *i2s)$/;"	f	file:
pxa2xx_i2s_write	./pxa2xx.c	/^static void pxa2xx_i2s_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pxa2xx_i2s_writefn	./pxa2xx.c	/^static CPUWriteMemoryFunc *pxa2xx_i2s_writefn[] = {$/;"	v	file:
pxa2xx_invalidate_display	./pxa2xx_lcd.c	/^static void pxa2xx_invalidate_display(void *opaque)$/;"	f	file:
pxa2xx_keypad_load	./pxa2xx_keypad.c	/^static int pxa2xx_keypad_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_keypad_read	./pxa2xx_keypad.c	/^static uint32_t pxa2xx_keypad_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_keypad_readfn	./pxa2xx_keypad.c	/^static CPUReadMemoryFunc *pxa2xx_keypad_readfn[] = {$/;"	v	file:
pxa2xx_keypad_save	./pxa2xx_keypad.c	/^static void pxa2xx_keypad_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_keypad_write	./pxa2xx_keypad.c	/^static void pxa2xx_keypad_write(void *opaque,$/;"	f	file:
pxa2xx_keypad_writefn	./pxa2xx_keypad.c	/^static CPUWriteMemoryFunc *pxa2xx_keypad_writefn[] = {$/;"	v	file:
pxa2xx_lcd_vsync_notifier	./pxa2xx_lcd.c	/^void pxa2xx_lcd_vsync_notifier(PXA2xxLCDState *s, qemu_irq handler)$/;"	f
pxa2xx_lcdc_dma0_redraw_horiz	./pxa2xx_lcd.c	/^static void pxa2xx_lcdc_dma0_redraw_horiz(PXA2xxLCDState *s,$/;"	f	file:
pxa2xx_lcdc_dma0_redraw_vert	./pxa2xx_lcd.c	/^static void pxa2xx_lcdc_dma0_redraw_vert(PXA2xxLCDState *s,$/;"	f	file:
pxa2xx_lcdc_init	./pxa2xx_lcd.c	/^PXA2xxLCDState *pxa2xx_lcdc_init(target_phys_addr_t base, qemu_irq irq)$/;"	f
pxa2xx_lcdc_int_update	./pxa2xx_lcd.c	/^static void pxa2xx_lcdc_int_update(PXA2xxLCDState *s)$/;"	f	file:
pxa2xx_lcdc_load	./pxa2xx_lcd.c	/^static int pxa2xx_lcdc_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_lcdc_orientation	./pxa2xx_lcd.c	/^static void pxa2xx_lcdc_orientation(void *opaque, int angle)$/;"	f	file:
pxa2xx_lcdc_read	./pxa2xx_lcd.c	/^static uint32_t pxa2xx_lcdc_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_lcdc_readfn	./pxa2xx_lcd.c	/^static CPUReadMemoryFunc *pxa2xx_lcdc_readfn[] = {$/;"	v	file:
pxa2xx_lcdc_resize	./pxa2xx_lcd.c	/^static void pxa2xx_lcdc_resize(PXA2xxLCDState *s)$/;"	f	file:
pxa2xx_lcdc_save	./pxa2xx_lcd.c	/^static void pxa2xx_lcdc_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_lcdc_write	./pxa2xx_lcd.c	/^static void pxa2xx_lcdc_write(void *opaque,$/;"	f	file:
pxa2xx_lcdc_writefn	./pxa2xx_lcd.c	/^static CPUWriteMemoryFunc *pxa2xx_lcdc_writefn[] = {$/;"	v	file:
pxa2xx_mm_load	./pxa2xx.c	/^static int pxa2xx_mm_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_mm_read	./pxa2xx.c	/^static uint32_t pxa2xx_mm_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pxa2xx_mm_readfn	./pxa2xx.c	/^static CPUReadMemoryFunc *pxa2xx_mm_readfn[] = {$/;"	v	file:
pxa2xx_mm_save	./pxa2xx.c	/^static void pxa2xx_mm_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_mm_write	./pxa2xx.c	/^static void pxa2xx_mm_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pxa2xx_mm_writefn	./pxa2xx.c	/^static CPUWriteMemoryFunc *pxa2xx_mm_writefn[] = {$/;"	v	file:
pxa2xx_mmci_fifo_update	./pxa2xx_mmci.c	/^static void pxa2xx_mmci_fifo_update(PXA2xxMMCIState *s)$/;"	f	file:
pxa2xx_mmci_handlers	./pxa2xx_mmci.c	/^void pxa2xx_mmci_handlers(PXA2xxMMCIState *s, qemu_irq readonly,$/;"	f
pxa2xx_mmci_init	./pxa2xx_mmci.c	/^PXA2xxMMCIState *pxa2xx_mmci_init(target_phys_addr_t base,$/;"	f
pxa2xx_mmci_int_update	./pxa2xx_mmci.c	/^static void pxa2xx_mmci_int_update(PXA2xxMMCIState *s)$/;"	f	file:
pxa2xx_mmci_load	./pxa2xx_mmci.c	/^static int pxa2xx_mmci_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_mmci_read	./pxa2xx_mmci.c	/^static uint32_t pxa2xx_mmci_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_mmci_readb	./pxa2xx_mmci.c	/^static uint32_t pxa2xx_mmci_readb(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_mmci_readfn	./pxa2xx_mmci.c	/^static CPUReadMemoryFunc *pxa2xx_mmci_readfn[] = {$/;"	v	file:
pxa2xx_mmci_readh	./pxa2xx_mmci.c	/^static uint32_t pxa2xx_mmci_readh(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_mmci_readw	./pxa2xx_mmci.c	/^static uint32_t pxa2xx_mmci_readw(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_mmci_save	./pxa2xx_mmci.c	/^static void pxa2xx_mmci_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_mmci_wakequeues	./pxa2xx_mmci.c	/^static void pxa2xx_mmci_wakequeues(PXA2xxMMCIState *s)$/;"	f	file:
pxa2xx_mmci_write	./pxa2xx_mmci.c	/^static void pxa2xx_mmci_write(void *opaque,$/;"	f	file:
pxa2xx_mmci_writeb	./pxa2xx_mmci.c	/^static void pxa2xx_mmci_writeb(void *opaque,$/;"	f	file:
pxa2xx_mmci_writefn	./pxa2xx_mmci.c	/^static CPUWriteMemoryFunc *pxa2xx_mmci_writefn[] = {$/;"	v	file:
pxa2xx_mmci_writeh	./pxa2xx_mmci.c	/^static void pxa2xx_mmci_writeh(void *opaque,$/;"	f	file:
pxa2xx_mmci_writew	./pxa2xx_mmci.c	/^static void pxa2xx_mmci_writew(void *opaque,$/;"	f	file:
pxa2xx_palette_parse	./pxa2xx_lcd.c	/^static void pxa2xx_palette_parse(PXA2xxLCDState *s, int ch, int bpp)$/;"	f	file:
pxa2xx_pcmcia_attach	./pxa2xx_pcmcia.c	/^int pxa2xx_pcmcia_attach(void *opaque, PCMCIACardState *card)$/;"	f
pxa2xx_pcmcia_attr_read	./pxa2xx_pcmcia.c	/^static uint32_t pxa2xx_pcmcia_attr_read(void *opaque,$/;"	f	file:
pxa2xx_pcmcia_attr_readfn	./pxa2xx_pcmcia.c	/^static CPUReadMemoryFunc *pxa2xx_pcmcia_attr_readfn[] = {$/;"	v	file:
pxa2xx_pcmcia_attr_write	./pxa2xx_pcmcia.c	/^static void pxa2xx_pcmcia_attr_write(void *opaque,$/;"	f	file:
pxa2xx_pcmcia_attr_writefn	./pxa2xx_pcmcia.c	/^static CPUWriteMemoryFunc *pxa2xx_pcmcia_attr_writefn[] = {$/;"	v	file:
pxa2xx_pcmcia_common_read	./pxa2xx_pcmcia.c	/^static uint32_t pxa2xx_pcmcia_common_read(void *opaque,$/;"	f	file:
pxa2xx_pcmcia_common_readfn	./pxa2xx_pcmcia.c	/^static CPUReadMemoryFunc *pxa2xx_pcmcia_common_readfn[] = {$/;"	v	file:
pxa2xx_pcmcia_common_write	./pxa2xx_pcmcia.c	/^static void pxa2xx_pcmcia_common_write(void *opaque,$/;"	f	file:
pxa2xx_pcmcia_common_writefn	./pxa2xx_pcmcia.c	/^static CPUWriteMemoryFunc *pxa2xx_pcmcia_common_writefn[] = {$/;"	v	file:
pxa2xx_pcmcia_dettach	./pxa2xx_pcmcia.c	/^int pxa2xx_pcmcia_dettach(void *opaque)$/;"	f
pxa2xx_pcmcia_init	./pxa2xx_pcmcia.c	/^PXA2xxPCMCIAState *pxa2xx_pcmcia_init(target_phys_addr_t base)$/;"	f
pxa2xx_pcmcia_io_read	./pxa2xx_pcmcia.c	/^static uint32_t pxa2xx_pcmcia_io_read(void *opaque,$/;"	f	file:
pxa2xx_pcmcia_io_readfn	./pxa2xx_pcmcia.c	/^static CPUReadMemoryFunc *pxa2xx_pcmcia_io_readfn[] = {$/;"	v	file:
pxa2xx_pcmcia_io_write	./pxa2xx_pcmcia.c	/^static void pxa2xx_pcmcia_io_write(void *opaque,$/;"	f	file:
pxa2xx_pcmcia_io_writefn	./pxa2xx_pcmcia.c	/^static CPUWriteMemoryFunc *pxa2xx_pcmcia_io_writefn[] = {$/;"	v	file:
pxa2xx_pcmcia_set_irq	./pxa2xx_pcmcia.c	/^static void pxa2xx_pcmcia_set_irq(void *opaque, int line, int level)$/;"	f	file:
pxa2xx_pcmcia_set_irq_cb	./pxa2xx_pcmcia.c	/^void pxa2xx_pcmcia_set_irq_cb(void *opaque, qemu_irq irq, qemu_irq cd_irq)$/;"	f
pxa2xx_perf_read	./pxa2xx.c	/^static uint32_t pxa2xx_perf_read(void *opaque, int op2, int reg, int crm)$/;"	f	file:
pxa2xx_perf_write	./pxa2xx.c	/^static void pxa2xx_perf_write(void *opaque, int op2, int reg, int crm,$/;"	f	file:
pxa2xx_pic_cp_read	./pxa2xx_pic.c	/^static uint32_t pxa2xx_pic_cp_read(void *opaque, int op2, int reg, int crm)$/;"	f	file:
pxa2xx_pic_cp_write	./pxa2xx_pic.c	/^static void pxa2xx_pic_cp_write(void *opaque, int op2, int reg, int crm,$/;"	f	file:
pxa2xx_pic_highest	./pxa2xx_pic.c	/^static inline uint32_t pxa2xx_pic_highest(PXA2xxPICState *s) {$/;"	f	file:
pxa2xx_pic_init	./pxa2xx_pic.c	/^qemu_irq *pxa2xx_pic_init(target_phys_addr_t base, CPUState *env)$/;"	f
pxa2xx_pic_load	./pxa2xx_pic.c	/^static int pxa2xx_pic_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_pic_mem_read	./pxa2xx_pic.c	/^static uint32_t pxa2xx_pic_mem_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_pic_mem_write	./pxa2xx_pic.c	/^static void pxa2xx_pic_mem_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
pxa2xx_pic_readfn	./pxa2xx_pic.c	/^static CPUReadMemoryFunc *pxa2xx_pic_readfn[] = {$/;"	v	file:
pxa2xx_pic_save	./pxa2xx_pic.c	/^static void pxa2xx_pic_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_pic_set_irq	./pxa2xx_pic.c	/^static void pxa2xx_pic_set_irq(void *opaque, int irq, int level)$/;"	f	file:
pxa2xx_pic_update	./pxa2xx_pic.c	/^static void pxa2xx_pic_update(void *opaque)$/;"	f	file:
pxa2xx_pic_writefn	./pxa2xx_pic.c	/^static CPUWriteMemoryFunc *pxa2xx_pic_writefn[] = {$/;"	v	file:
pxa2xx_pm_load	./pxa2xx.c	/^static int pxa2xx_pm_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_pm_read	./pxa2xx.c	/^static uint32_t pxa2xx_pm_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pxa2xx_pm_readfn	./pxa2xx.c	/^static CPUReadMemoryFunc *pxa2xx_pm_readfn[] = {$/;"	v	file:
pxa2xx_pm_save	./pxa2xx.c	/^static void pxa2xx_pm_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_pm_write	./pxa2xx.c	/^static void pxa2xx_pm_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pxa2xx_pm_writefn	./pxa2xx.c	/^static CPUWriteMemoryFunc *pxa2xx_pm_writefn[] = {$/;"	v	file:
pxa2xx_register_devices	./pxa2xx.c	/^static void pxa2xx_register_devices(void)$/;"	f	file:
pxa2xx_reset	./pxa2xx.c	/^static void pxa2xx_reset(void *opaque, int line, int level)$/;"	f	file:
pxa2xx_rtc_alarm_update	./pxa2xx.c	/^static inline void pxa2xx_rtc_alarm_update(PXA2xxState *s,$/;"	f	file:
pxa2xx_rtc_hz_tick	./pxa2xx.c	/^static inline void pxa2xx_rtc_hz_tick(void *opaque)$/;"	f	file:
pxa2xx_rtc_hzupdate	./pxa2xx.c	/^static void pxa2xx_rtc_hzupdate(PXA2xxState *s)$/;"	f	file:
pxa2xx_rtc_init	./pxa2xx.c	/^static void pxa2xx_rtc_init(PXA2xxState *s)$/;"	f	file:
pxa2xx_rtc_int_update	./pxa2xx.c	/^static inline void pxa2xx_rtc_int_update(PXA2xxState *s)$/;"	f	file:
pxa2xx_rtc_load	./pxa2xx.c	/^static int pxa2xx_rtc_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_rtc_pi_tick	./pxa2xx.c	/^static inline void pxa2xx_rtc_pi_tick(void *opaque)$/;"	f	file:
pxa2xx_rtc_piupdate	./pxa2xx.c	/^static void pxa2xx_rtc_piupdate(PXA2xxState *s)$/;"	f	file:
pxa2xx_rtc_rdal1_tick	./pxa2xx.c	/^static inline void pxa2xx_rtc_rdal1_tick(void *opaque)$/;"	f	file:
pxa2xx_rtc_rdal2_tick	./pxa2xx.c	/^static inline void pxa2xx_rtc_rdal2_tick(void *opaque)$/;"	f	file:
pxa2xx_rtc_read	./pxa2xx.c	/^static uint32_t pxa2xx_rtc_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pxa2xx_rtc_readfn	./pxa2xx.c	/^static CPUReadMemoryFunc *pxa2xx_rtc_readfn[] = {$/;"	v	file:
pxa2xx_rtc_save	./pxa2xx.c	/^static void pxa2xx_rtc_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_rtc_swal1_tick	./pxa2xx.c	/^static inline void pxa2xx_rtc_swal1_tick(void *opaque)$/;"	f	file:
pxa2xx_rtc_swal2_tick	./pxa2xx.c	/^static inline void pxa2xx_rtc_swal2_tick(void *opaque)$/;"	f	file:
pxa2xx_rtc_swupdate	./pxa2xx.c	/^static void pxa2xx_rtc_swupdate(PXA2xxState *s)$/;"	f	file:
pxa2xx_rtc_write	./pxa2xx.c	/^static void pxa2xx_rtc_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pxa2xx_rtc_writefn	./pxa2xx.c	/^static CPUWriteMemoryFunc *pxa2xx_rtc_writefn[] = {$/;"	v	file:
pxa2xx_screen_dump	./pxa2xx_lcd.c	/^static void pxa2xx_screen_dump(void *opaque, const char *filename)$/;"	f	file:
pxa2xx_ssp_fifo_update	./pxa2xx.c	/^static void pxa2xx_ssp_fifo_update(PXA2xxSSPState *s)$/;"	f	file:
pxa2xx_ssp_init	./pxa2xx.c	/^static void pxa2xx_ssp_init(SysBusDevice *dev)$/;"	f	file:
pxa2xx_ssp_int_update	./pxa2xx.c	/^static void pxa2xx_ssp_int_update(PXA2xxSSPState *s)$/;"	f	file:
pxa2xx_ssp_load	./pxa2xx.c	/^static int pxa2xx_ssp_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_ssp_read	./pxa2xx.c	/^static uint32_t pxa2xx_ssp_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
pxa2xx_ssp_readfn	./pxa2xx.c	/^static CPUReadMemoryFunc *pxa2xx_ssp_readfn[] = {$/;"	v	file:
pxa2xx_ssp_save	./pxa2xx.c	/^static void pxa2xx_ssp_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_ssp_write	./pxa2xx.c	/^static void pxa2xx_ssp_write(void *opaque, target_phys_addr_t addr,$/;"	f	file:
pxa2xx_ssp_writefn	./pxa2xx.c	/^static CPUWriteMemoryFunc *pxa2xx_ssp_writefn[] = {$/;"	v	file:
pxa2xx_timer4_freq	./pxa2xx_timer.c	/^static int pxa2xx_timer4_freq[8] = {$/;"	v	file:
pxa2xx_timer_info	./pxa2xx_timer.c	/^} pxa2xx_timer_info;$/;"	t	typeref:struct:__anon374	file:
pxa2xx_timer_init	./pxa2xx_timer.c	/^static pxa2xx_timer_info *pxa2xx_timer_init(target_phys_addr_t base,$/;"	f	file:
pxa2xx_timer_load	./pxa2xx_timer.c	/^static int pxa2xx_timer_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
pxa2xx_timer_read	./pxa2xx_timer.c	/^static uint32_t pxa2xx_timer_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
pxa2xx_timer_readfn	./pxa2xx_timer.c	/^static CPUReadMemoryFunc *pxa2xx_timer_readfn[] = {$/;"	v	file:
pxa2xx_timer_save	./pxa2xx_timer.c	/^static void pxa2xx_timer_save(QEMUFile *f, void *opaque)$/;"	f	file:
pxa2xx_timer_tick	./pxa2xx_timer.c	/^static void pxa2xx_timer_tick(void *opaque)$/;"	f	file:
pxa2xx_timer_tick4	./pxa2xx_timer.c	/^static void pxa2xx_timer_tick4(void *opaque)$/;"	f	file:
pxa2xx_timer_update	./pxa2xx_timer.c	/^static void pxa2xx_timer_update(void *opaque, uint64_t now_qemu)$/;"	f	file:
pxa2xx_timer_update4	./pxa2xx_timer.c	/^static void pxa2xx_timer_update4(void *opaque, uint64_t now_qemu, int n)$/;"	f	file:
pxa2xx_timer_write	./pxa2xx_timer.c	/^static void pxa2xx_timer_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
pxa2xx_timer_writefn	./pxa2xx_timer.c	/^static CPUWriteMemoryFunc *pxa2xx_timer_writefn[] = {$/;"	v	file:
pxa2xx_update_display	./pxa2xx_lcd.c	/^static void pxa2xx_update_display(void *opaque)$/;"	f	file:
pxa_lcdc_16bpp	./pxa2xx_lcd.c	/^        pxa_lcdc_16bpp = 4,$/;"	e	enum:PXA2xxLCDState::__anon368	file:
pxa_lcdc_18bpp	./pxa2xx_lcd.c	/^        pxa_lcdc_18bpp = 5,$/;"	e	enum:PXA2xxLCDState::__anon368	file:
pxa_lcdc_18pbpp	./pxa2xx_lcd.c	/^        pxa_lcdc_18pbpp = 6,$/;"	e	enum:PXA2xxLCDState::__anon368	file:
pxa_lcdc_19bpp	./pxa2xx_lcd.c	/^        pxa_lcdc_19bpp = 7,$/;"	e	enum:PXA2xxLCDState::__anon368	file:
pxa_lcdc_19pbpp	./pxa2xx_lcd.c	/^        pxa_lcdc_19pbpp = 8,$/;"	e	enum:PXA2xxLCDState::__anon368	file:
pxa_lcdc_24bpp	./pxa2xx_lcd.c	/^        pxa_lcdc_24bpp = 9,$/;"	e	enum:PXA2xxLCDState::__anon368	file:
pxa_lcdc_25bpp	./pxa2xx_lcd.c	/^        pxa_lcdc_25bpp = 10,$/;"	e	enum:PXA2xxLCDState::__anon368	file:
pxa_lcdc_2bpp	./pxa2xx_lcd.c	/^        pxa_lcdc_2bpp = 1,$/;"	e	enum:PXA2xxLCDState::__anon368	file:
pxa_lcdc_4bpp	./pxa2xx_lcd.c	/^        pxa_lcdc_4bpp = 2,$/;"	e	enum:PXA2xxLCDState::__anon368	file:
pxa_lcdc_8bpp	./pxa2xx_lcd.c	/^        pxa_lcdc_8bpp = 3,$/;"	e	enum:PXA2xxLCDState::__anon368	file:
qbus	./i2c.c	/^    BusState qbus;$/;"	m	struct:i2c_bus	file:
qbus	./pci.c	/^    BusState qbus;$/;"	m	struct:PCIBus	file:
qbus	./ssi.c	/^    BusState qbus;$/;"	m	struct:SSIBus	file:
qbus_create	./qdev.c	/^BusState *qbus_create(BusInfo *info, DeviceState *parent, const char *name)$/;"	f
qbus_print	./qdev.c	/^static void qbus_print(Monitor *mon, BusState *bus, int indent)$/;"	f	file:
qdev	./i2c.h	/^    DeviceInfo qdev;$/;"	m	struct:__anon269
qdev	./i2c.h	/^    DeviceState qdev;$/;"	m	struct:i2c_slave
qdev	./pci.h	/^    DeviceInfo qdev;$/;"	m	struct:__anon326
qdev	./pci.h	/^    DeviceState qdev;$/;"	m	struct:PCIDevice
qdev	./ssi.h	/^    DeviceInfo qdev;$/;"	m	struct:__anon408
qdev	./ssi.h	/^    DeviceState qdev;$/;"	m	struct:SSISlave
qdev	./sysbus.h	/^    DeviceInfo qdev;$/;"	m	struct:__anon441
qdev	./sysbus.h	/^    DeviceState qdev;$/;"	m	struct:SysBusDevice
qdev_connect_gpio_out	./qdev.c	/^void qdev_connect_gpio_out(DeviceState * dev, int n, qemu_irq pin)$/;"	f
qdev_create	./qdev.c	/^DeviceState *qdev_create(BusState *bus, const char *name)$/;"	f
qdev_find_info	./qdev.c	/^static DeviceInfo *qdev_find_info(BusInfo *bus_info, const char *name)$/;"	f	file:
qdev_free	./qdev.c	/^void qdev_free(DeviceState *dev)$/;"	f
qdev_get_child_bus	./qdev.c	/^BusState *qdev_get_child_bus(DeviceState *dev, const char *name)$/;"	f
qdev_get_gpio_in	./qdev.c	/^qemu_irq qdev_get_gpio_in(DeviceState *dev, int n)$/;"	f
qdev_get_macaddr	./qdev.c	/^void qdev_get_macaddr(DeviceState *dev, uint8_t *macaddr)$/;"	f
qdev_get_parent_bus	./qdev.c	/^BusState *qdev_get_parent_bus(DeviceState *dev)$/;"	f
qdev_get_prop_ptr	./qdev-properties.c	/^void *qdev_get_prop_ptr(DeviceState *dev, Property *prop)$/;"	f
qdev_get_vlan_client	./qdev.c	/^VLANClientState *qdev_get_vlan_client(DeviceState *dev,$/;"	f
qdev_init	./qdev.c	/^void qdev_init(DeviceState *dev)$/;"	f
qdev_init_bdrv	./qdev.c	/^BlockDriverState *qdev_init_bdrv(DeviceState *dev, BlockInterfaceType type)$/;"	f
qdev_init_chardev	./qdev.c	/^CharDriverState *qdev_init_chardev(DeviceState *dev)$/;"	f
qdev_init_gpio_in	./qdev.c	/^void qdev_init_gpio_in(DeviceState *dev, qemu_irq_handler handler, int n)$/;"	f
qdev_init_gpio_out	./qdev.c	/^void qdev_init_gpio_out(DeviceState *dev, qemu_irq *pins, int n)$/;"	f
qdev_initfn	./qdev.h	/^typedef void (*qdev_initfn)(DeviceState *dev, DeviceInfo *info);$/;"	t
qdev_print	./qdev.c	/^static void qdev_print(Monitor *mon, DeviceState *dev, int indent)$/;"	f	file:
qdev_print_props	./qdev.c	/^static void qdev_print_props(Monitor *mon, DeviceState *dev, Property *props,$/;"	f	file:
qdev_printf	./qdev.c	247;"	d	file:
qdev_printf	./qdev.c	298;"	d	file:
qdev_prop_find	./qdev-properties.c	/^static Property *qdev_prop_find(DeviceState *dev, const char *name)$/;"	f	file:
qdev_prop_hex32	./qdev-properties.c	/^PropertyInfo qdev_prop_hex32 = {$/;"	v
qdev_prop_macaddr	./qdev-properties.c	/^PropertyInfo qdev_prop_macaddr = {$/;"	v
qdev_prop_parse	./qdev-properties.c	/^int qdev_prop_parse(DeviceState *dev, const char *name, const char *value)$/;"	f
qdev_prop_ptr	./qdev-properties.c	/^PropertyInfo qdev_prop_ptr = {$/;"	v
qdev_prop_register_compat	./qdev-properties.c	/^void qdev_prop_register_compat(CompatProperty *props)$/;"	f
qdev_prop_set	./qdev-properties.c	/^void qdev_prop_set(DeviceState *dev, const char *name, void *src, enum PropertyType type)$/;"	f
qdev_prop_set_compat	./qdev-properties.c	/^void qdev_prop_set_compat(DeviceState *dev)$/;"	f
qdev_prop_set_defaults	./qdev-properties.c	/^void qdev_prop_set_defaults(DeviceState *dev, Property *props)$/;"	f
qdev_prop_set_ptr	./qdev-properties.c	/^void qdev_prop_set_ptr(DeviceState *dev, const char *name, void *value)$/;"	f
qdev_prop_set_taddr	./qdev-addr.c	/^void qdev_prop_set_taddr(DeviceState *dev, const char *name, target_phys_addr_t value)$/;"	f
qdev_prop_set_uint16	./qdev-properties.c	/^void qdev_prop_set_uint16(DeviceState *dev, const char *name, uint16_t value)$/;"	f
qdev_prop_set_uint32	./qdev-properties.c	/^void qdev_prop_set_uint32(DeviceState *dev, const char *name, uint32_t value)$/;"	f
qdev_prop_taddr	./qdev-addr.c	/^PropertyInfo qdev_prop_taddr = {$/;"	v
qdev_prop_uint16	./qdev-properties.c	/^PropertyInfo qdev_prop_uint16 = {$/;"	v
qdev_prop_uint32	./qdev-properties.c	/^PropertyInfo qdev_prop_uint32 = {$/;"	v
qdev_prop_walk	./qdev-properties.c	/^static Property *qdev_prop_walk(Property *props, const char *name)$/;"	f	file:
qdev_register	./qdev.c	/^void qdev_register(DeviceInfo *info)$/;"	f
qemu_aio_complete	./xen_disk.c	/^static void qemu_aio_complete(void *opaque, int ret)$/;"	f	file:
qemu_allocate_irqs	./irq.c	/^qemu_irq *qemu_allocate_irqs(qemu_irq_handler handler, void *opaque, int n)$/;"	f
qemu_bt_config_descriptor	./usb-bt.c	/^static const uint8_t qemu_bt_config_descriptor[] = {$/;"	v	file:
qemu_bt_dev_descriptor	./usb-bt.c	/^static const uint8_t qemu_bt_dev_descriptor[] = {$/;"	v	file:
qemu_chr_open_msmouse	./msmouse.c	/^CharDriverState *qemu_chr_open_msmouse(void)$/;"	f
qemu_ether_header	./pcnet.c	/^struct qemu_ether_header {$/;"	s	file:
qemu_free_irqs	./irq.c	/^void qemu_free_irqs(qemu_irq *s)$/;"	f
qemu_get_8s	./hw.h	/^static inline void qemu_get_8s(QEMUFile *f, uint8_t *pv)$/;"	f
qemu_get_be16s	./hw.h	/^static inline void qemu_get_be16s(QEMUFile *f, uint16_t *pv)$/;"	f
qemu_get_be32s	./hw.h	/^static inline void qemu_get_be32s(QEMUFile *f, uint32_t *pv)$/;"	f
qemu_get_be64s	./hw.h	/^static inline void qemu_get_be64s(QEMUFile *f, uint64_t *pv)$/;"	f
qemu_get_betl	./hw.h	218;"	d
qemu_get_betl	./hw.h	227;"	d
qemu_get_betls	./hw.h	220;"	d
qemu_get_betls	./hw.h	229;"	d
qemu_get_ptimer	./ptimer.c	/^void qemu_get_ptimer(QEMUFile *f, ptimer_state *s)$/;"	f
qemu_get_s8s	./hw.h	/^static inline void qemu_get_s8s(QEMUFile *f, int8_t *pv)$/;"	f
qemu_get_sbe16	./hw.h	/^static inline int qemu_get_sbe16(QEMUFile *f)$/;"	f
qemu_get_sbe16s	./hw.h	/^static inline void qemu_get_sbe16s(QEMUFile *f, int16_t *pv)$/;"	f
qemu_get_sbe32	./hw.h	/^static inline int qemu_get_sbe32(QEMUFile *f)$/;"	f
qemu_get_sbe32s	./hw.h	/^static inline void qemu_get_sbe32s(QEMUFile *f, int32_t *pv)$/;"	f
qemu_get_sbe64	./hw.h	/^static inline int64_t qemu_get_sbe64(QEMUFile *f)$/;"	f
qemu_get_sbe64s	./hw.h	/^static inline void qemu_get_sbe64s(QEMUFile *f, int64_t *pv)$/;"	f
qemu_get_sbetl	./hw.h	222;"	d
qemu_get_sbetl	./hw.h	231;"	d
qemu_get_sbetls	./hw.h	224;"	d
qemu_get_sbetls	./hw.h	233;"	d
qemu_get_sbuffer	./hw.h	/^static inline size_t qemu_get_sbuffer(QEMUFile *f, int8_t *buf, int size)$/;"	f
qemu_get_sbyte	./hw.h	79;"	d
qemu_get_ubyte	./hw.h	/^static inline unsigned int qemu_get_ubyte(QEMUFile *f)$/;"	f
qemu_hub_config_descriptor	./usb-hub.c	/^static const uint8_t qemu_hub_config_descriptor[] = {$/;"	v	file:
qemu_hub_dev_descriptor	./usb-hub.c	/^static const uint8_t qemu_hub_dev_descriptor[] = {$/;"	v	file:
qemu_hub_hub_descriptor	./usb-hub.c	/^static const uint8_t qemu_hub_hub_descriptor[] =$/;"	v	file:
qemu_irq_handler	./irq.h	/^typedef void (*qemu_irq_handler)(void *opaque, int n, int level);$/;"	t
qemu_irq_invert	./irq.c	/^qemu_irq qemu_irq_invert(qemu_irq irq)$/;"	f
qemu_irq_lower	./irq.h	/^static inline void qemu_irq_lower(qemu_irq irq)$/;"	f
qemu_irq_pulse	./irq.h	/^static inline void qemu_irq_pulse(qemu_irq irq)$/;"	f
qemu_irq_raise	./irq.h	/^static inline void qemu_irq_raise(qemu_irq irq)$/;"	f
qemu_keyboard_config_descriptor	./usb-hid.c	/^static const uint8_t qemu_keyboard_config_descriptor[] = {$/;"	v	file:
qemu_keyboard_hid_report_descriptor	./usb-hid.c	/^static const uint8_t qemu_keyboard_hid_report_descriptor[] = {$/;"	v	file:
qemu_kvm_load_lapic	./apic.c	/^void qemu_kvm_load_lapic(CPUState *env)$/;"	f
qemu_mdio	./etraxfs_eth.c	/^struct qemu_mdio$/;"	s	file:
qemu_mouse_config_descriptor	./usb-hid.c	/^static const uint8_t qemu_mouse_config_descriptor[] = {$/;"	v	file:
qemu_mouse_dev_descriptor	./usb-hid.c	/^static const uint8_t qemu_mouse_dev_descriptor[] = {$/;"	v	file:
qemu_mouse_hid_report_descriptor	./usb-hid.c	/^static const uint8_t qemu_mouse_hid_report_descriptor[] = {$/;"	v	file:
qemu_msd_config_descriptor	./usb-msd.c	/^static const uint8_t qemu_msd_config_descriptor[] = {$/;"	v	file:
qemu_msd_dev_descriptor	./usb-msd.c	/^static const uint8_t qemu_msd_dev_descriptor[] = {$/;"	v	file:
qemu_net_cdc_config_descriptor	./usb-net.c	/^static const uint8_t qemu_net_cdc_config_descriptor[] = {$/;"	v	file:
qemu_net_dev_descriptor	./usb-net.c	/^static const uint8_t qemu_net_dev_descriptor[] = {$/;"	v	file:
qemu_net_rndis_config_descriptor	./usb-net.c	/^static const uint8_t qemu_net_rndis_config_descriptor[] = {$/;"	v	file:
qemu_notirq	./irq.c	/^static void qemu_notirq(void *opaque, int line, int level)$/;"	f	file:
qemu_pci_hot_add_nic	./pci-hotplug.c	/^static PCIDevice *qemu_pci_hot_add_nic(Monitor *mon,$/;"	f	file:
qemu_pci_hot_add_storage	./pci-hotplug.c	/^static PCIDevice *qemu_pci_hot_add_storage(Monitor *mon,$/;"	f	file:
qemu_pci_hot_assign_device	./pci-hotplug.c	/^static PCIDevice *qemu_pci_hot_assign_device(Monitor *mon,$/;"	f	file:
qemu_pci_hot_deassign_device	./pci-hotplug.c	/^static void qemu_pci_hot_deassign_device(Monitor *mon, AssignedDevInfo *adev)$/;"	f	file:
qemu_phy	./etraxfs_eth.c	/^struct qemu_phy$/;"	s	file:
qemu_put_8s	./hw.h	/^static inline void qemu_put_8s(QEMUFile *f, const uint8_t *pv)$/;"	f
qemu_put_be16s	./hw.h	/^static inline void qemu_put_be16s(QEMUFile *f, const uint16_t *pv)$/;"	f
qemu_put_be32s	./hw.h	/^static inline void qemu_put_be32s(QEMUFile *f, const uint32_t *pv)$/;"	f
qemu_put_be64s	./hw.h	/^static inline void qemu_put_be64s(QEMUFile *f, const uint64_t *pv)$/;"	f
qemu_put_betl	./hw.h	217;"	d
qemu_put_betl	./hw.h	226;"	d
qemu_put_betls	./hw.h	219;"	d
qemu_put_betls	./hw.h	228;"	d
qemu_put_ptimer	./ptimer.c	/^void qemu_put_ptimer(QEMUFile *f, ptimer_state *s)$/;"	f
qemu_put_s8s	./hw.h	/^static inline void qemu_put_s8s(QEMUFile *f, const int8_t *pv)$/;"	f
qemu_put_sbe16	./hw.h	/^static inline void qemu_put_sbe16(QEMUFile *f, int v)$/;"	f
qemu_put_sbe16s	./hw.h	/^static inline void qemu_put_sbe16s(QEMUFile *f, const int16_t *pv)$/;"	f
qemu_put_sbe32	./hw.h	/^static inline void qemu_put_sbe32(QEMUFile *f, int v)$/;"	f
qemu_put_sbe32s	./hw.h	/^static inline void qemu_put_sbe32s(QEMUFile *f, const int32_t *pv)$/;"	f
qemu_put_sbe64	./hw.h	/^static inline void qemu_put_sbe64(QEMUFile *f, int64_t v)$/;"	f
qemu_put_sbe64s	./hw.h	/^static inline void qemu_put_sbe64s(QEMUFile *f, const int64_t *pv)$/;"	f
qemu_put_sbetl	./hw.h	221;"	d
qemu_put_sbetl	./hw.h	230;"	d
qemu_put_sbetls	./hw.h	223;"	d
qemu_put_sbetls	./hw.h	232;"	d
qemu_put_sbuffer	./hw.h	/^static inline void qemu_put_sbuffer(QEMUFile *f, const int8_t *buf, int size)$/;"	f
qemu_put_sbyte	./hw.h	66;"	d
qemu_put_ubyte	./hw.h	/^static inline void qemu_put_ubyte(QEMUFile *f, unsigned int v)$/;"	f
qemu_serial_config_descriptor	./usb-serial.c	/^static const uint8_t qemu_serial_config_descriptor[] = {$/;"	v	file:
qemu_serial_dev_descriptor	./usb-serial.c	/^static const uint8_t qemu_serial_dev_descriptor[] = {$/;"	v	file:
qemu_set_irq	./irq.c	/^void qemu_set_irq(qemu_irq irq, int level)$/;"	f
qemu_system_cpu_hot_add	./acpi.c	/^void qemu_system_cpu_hot_add(int cpu, int state)$/;"	f
qemu_system_device_hot_add	./acpi.c	/^void qemu_system_device_hot_add(int pcibus, int slot, int state)$/;"	f
qemu_system_device_hot_add_register	./acpi.c	/^void qemu_system_device_hot_add_register(qemu_system_device_hot_add_t callback)$/;"	f
qemu_system_powerdown	./acpi.c	/^void qemu_system_powerdown(void)$/;"	f
qemu_system_powerdown	./sun4m.c	/^void qemu_system_powerdown(void)$/;"	f
qemu_system_powerdown	./sun4u.c	/^void qemu_system_powerdown(void)$/;"	f
qemu_tablet_config_descriptor	./usb-hid.c	/^static const uint8_t qemu_tablet_config_descriptor[] = {$/;"	v	file:
qemu_tablet_hid_report_descriptor	./usb-hid.c	/^static const uint8_t qemu_tablet_hid_report_descriptor[] = {$/;"	v	file:
qemu_timer	./hpet_emul.h	/^    QEMUTimer *qemu_timer;$/;"	m	struct:HPETTimer
qemu_wacom_config_descriptor	./usb-wacom.c	/^static const uint8_t qemu_wacom_config_descriptor[] = {$/;"	v	file:
qemu_wacom_dev_descriptor	./usb-wacom.c	/^static const uint8_t qemu_wacom_dev_descriptor[] = {$/;"	v	file:
qhdb_insert	./usb-uhci.c	/^static int qhdb_insert(QhDb *db, uint32_t addr)$/;"	f	file:
qhdb_reset	./usb-uhci.c	/^static void qhdb_reset(QhDb *db)$/;"	f	file:
qiov	./ide.c	/^    QEMUIOVector qiov;$/;"	m	struct:BMDMAState	file:
qiov	./scsi-disk.c	/^    QEMUIOVector qiov;$/;"	m	struct:SCSIRequest	file:
qiov	./virtio-blk.c	/^    QEMUIOVector qiov;$/;"	m	struct:VirtIOBlockReq	file:
qmouse	./xenfb.c	/^    QEMUPutMouseEntry *qmouse;$/;"	m	struct:XenInput	file:
qos	./bt.h	/^    hci_qos	qos;$/;"	m	struct:__anon150
qos	./bt.h	/^    hci_qos	qos;$/;"	m	struct:__anon169
qos	./bt.h	/^    hci_qos 	qos;$/;"	m	struct:__anon64
qos_setup_cp	./bt.h	/^} __attribute__ ((packed)) qos_setup_cp;$/;"	t	typeref:struct:__anon64
qtimer	./pxa2xx_timer.c	/^    QEMUTimer *qtimer;$/;"	m	struct:__anon372	file:
query_geometry	./extboot.c	/^    } query_geometry;$/;"	m	union:extboot_cmd	typeref:struct:extboot_cmd::__anon249	file:
queue	./escc.c	/^    SERIOQueue queue;$/;"	m	struct:ChannelState	file:
queue	./lsi53c895a.c	/^    lsi_queue *queue;$/;"	m	struct:__anon281	file:
queue	./openpic.c	/^    uint32_t queue[BF_WIDTH(MAX_IRQ)];$/;"	m	struct:IRQ_queue_t	file:
queue	./ps2.c	/^    PS2Queue queue;$/;"	m	struct:__anon358	file:
queue	./vmmouse.c	/^    uint32_t queue[VMMOUSE_QUEUE_SIZE];$/;"	m	struct:_VMMouseState	file:
queue_len	./lsi53c895a.c	/^    int queue_len;$/;"	m	struct:__anon281	file:
queue_sel	./virtio.h	/^    uint16_t queue_sel;$/;"	m	struct:VirtIODevice
quick_cmd	./smbus.h	/^    void (*quick_cmd)(SMBusDevice *dev, uint8_t read);$/;"	m	struct:__anon394
r	./sh_pci.c	/^    CPUReadMemoryFunc *r[3];$/;"	m	struct:__anon389	file:
r	./tcx.c	/^    uint8_t r[256], g[256], b[256];$/;"	m	struct:TCXState	file:
r2d_fpga_init	./r2d.c	/^static qemu_irq *r2d_fpga_init(target_phys_addr_t base, qemu_irq irl)$/;"	f	file:
r2d_fpga_irq	./r2d.c	/^enum r2d_fpga_irq {$/;"	g	file:
r2d_fpga_irq_set	./r2d.c	/^static void r2d_fpga_irq_set(void *opaque, int n, int level)$/;"	f	file:
r2d_fpga_read	./r2d.c	/^static uint32_t r2d_fpga_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
r2d_fpga_readfn	./r2d.c	/^static CPUReadMemoryFunc *r2d_fpga_readfn[] = {$/;"	v	file:
r2d_fpga_t	./r2d.c	/^} r2d_fpga_t;$/;"	t	typeref:struct:__anon375	file:
r2d_fpga_write	./r2d.c	/^r2d_fpga_write(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
r2d_fpga_writefn	./r2d.c	/^static CPUWriteMemoryFunc *r2d_fpga_writefn[] = {$/;"	v	file:
r2d_init	./r2d.c	/^static void r2d_init(ram_addr_t ram_size,$/;"	f	file:
r2d_machine	./r2d.c	/^static QEMUMachine r2d_machine = {$/;"	v	file:
r2d_machine_init	./r2d.c	/^machine_init(r2d_machine_init);$/;"	v
r2d_machine_init	./r2d.c	/^static void r2d_machine_init(void)$/;"	f	file:
r2d_pci_map_irq	./r2d.c	/^static int r2d_pci_map_irq(PCIDevice *d, int irq_num)$/;"	f	file:
r2d_pci_set_irq	./r2d.c	/^static void r2d_pci_set_irq(qemu_irq *p, int n, int l)$/;"	f	file:
r_baseport	./device-assignment.h	/^        uint32_t r_baseport; \/* the base guest port for I\/O regions *\/$/;"	m	union:__anon204::__anon205
r_intr	./etraxfs_timer.c	/^    uint32_t r_intr;$/;"	m	struct:etrax_timer	file:
r_masked_intr	./etraxfs_timer.c	/^    uint32_t r_masked_intr;$/;"	m	struct:etrax_timer	file:
r_size	./device-assignment.h	/^    uint32_t r_size;    \/* real size of region in bytes *\/$/;"	m	struct:__anon204
r_tmr0_data	./etraxfs_timer.c	/^    uint32_t r_tmr0_data;$/;"	m	struct:etrax_timer	file:
r_tmr1_data	./etraxfs_timer.c	/^    uint32_t r_tmr1_data;$/;"	m	struct:etrax_timer	file:
r_virtbase	./device-assignment.h	/^        void *r_virtbase;    \/* mmapped access address for memory regions *\/$/;"	m	union:__anon204::__anon205
raised	./openpic.c	/^    IRQ_queue_t raised;$/;"	m	struct:IRQ_dst_t	file:
ram	./onenand.c	/^    ram_addr_t ram;$/;"	m	struct:__anon310	file:
ram_bases	./ppc4xx_devs.c	/^    target_phys_addr_t ram_bases[4];$/;"	m	struct:ppc4xx_sdram_t	file:
ram_info	./sun4m.c	/^static SysBusDeviceInfo ram_info = {$/;"	v	file:
ram_init	./sun4m.c	/^static void ram_init(target_phys_addr_t addr, ram_addr_t RAM_size,$/;"	f	file:
ram_init1	./sun4m.c	/^static void ram_init1(SysBusDevice *dev)$/;"	f	file:
ram_io_addr	./lsi53c895a.c	/^    int ram_io_addr;$/;"	m	struct:__anon281	file:
ram_register_devices	./sun4m.c	/^device_init(ram_register_devices);$/;"	v
ram_register_devices	./sun4m.c	/^static void ram_register_devices(void)$/;"	f	file:
ram_size	./arm-misc.h	/^    int ram_size;$/;"	m	struct:arm_boot_info
ram_size	./mips_malta.c	/^    int ram_size;$/;"	m	struct:_loaderparams	file:
ram_size	./mips_mipssim.c	/^    int ram_size;$/;"	m	struct:_loaderparams	file:
ram_size	./mips_r4k.c	/^    int ram_size;$/;"	m	struct:_loaderparams	file:
ram_sizes	./ppc4xx_devs.c	/^    target_phys_addr_t ram_sizes[4];$/;"	m	struct:ppc4xx_sdram_t	file:
rap	./pcnet.c	/^    int rap, isr, lnkst;$/;"	m	struct:PCNetState_st	file:
rasintr	./pxa2xx_dma.c	/^    uint32_t rasintr;$/;"	m	struct:PXA2xxDMAState	file:
rate	./fmopl.h	/^	int rate;			\/* sampling rate (Hz)                *\/$/;"	m	struct:fm_opl_f
rate	./omap1.c	/^    int64_t rate;$/;"	m	struct:omap_mpu_timer_s	file:
rate	./omap2.c	/^        int rate;$/;"	m	struct:omap_eac_s::__anon303	file:
rate	./omap2.c	/^    int64_t rate;$/;"	m	struct:omap_gp_timer_s	file:
rate	./omap_clk.c	/^    unsigned long rate;		\/* Current rate (if .running) *\/$/;"	m	struct:clk	file:
rate	./tsc210x.c	/^    int rate;$/;"	m	struct:__anon452	file:
rate	./wm8750.c	/^    const WMRate *rate;$/;"	m	struct:__anon481	file:
raw_palette	./syborg_fb.c	/^    uint32_t raw_palette[256];$/;"	m	struct:__anon422	file:
raw_pallette	./pl110.c	/^    uint32_t raw_pallette[128];$/;"	m	struct:__anon339	file:
rb2	./max111x.c	/^    uint8_t tb1, rb2, rb3;$/;"	m	struct:__anon282	file:
rb3	./max111x.c	/^    uint8_t tb1, rb2, rb3;$/;"	m	struct:__anon282	file:
rbadr	./pcnet.c	/^    uint32_t rbadr;$/;"	m	struct:pcnet_RMD	file:
rbc	./lsi53c895a.c	/^    uint32_t rbc;$/;"	m	struct:__anon281	file:
rbr	./serial.c	/^    uint8_t rbr; \/* receive register *\/$/;"	m	struct:SerialState	file:
rc4030DMAState	./rc4030.c	/^struct rc4030DMAState {$/;"	s	file:
rc4030State	./rc4030.c	/^typedef struct rc4030State$/;"	s	file:
rc4030State	./rc4030.c	/^} rc4030State;$/;"	t	typeref:struct:rc4030State	file:
rc4030_allocate_dmas	./rc4030.c	/^static rc4030_dma *rc4030_allocate_dmas(void *opaque, int n)$/;"	f	file:
rc4030_dma	./mips.h	/^typedef struct rc4030DMAState *rc4030_dma;$/;"	t	typeref:struct:rc4030DMAState
rc4030_dma_memory_rw	./rc4030.c	/^void rc4030_dma_memory_rw(void *opaque, target_phys_addr_t addr, uint8_t *buf, int len, int is_write)$/;"	f
rc4030_dma_read	./rc4030.c	/^void rc4030_dma_read(void *dma, uint8_t *buf, int len)$/;"	f
rc4030_dma_write	./rc4030.c	/^void rc4030_dma_write(void *dma, uint8_t *buf, int len)$/;"	f
rc4030_do_dma	./rc4030.c	/^static void rc4030_do_dma(void *opaque, int n, uint8_t *buf, int len, int is_write)$/;"	f	file:
rc4030_init	./rc4030.c	/^void *rc4030_init(qemu_irq timer, qemu_irq jazz_bus,$/;"	f
rc4030_irq_jazz_request	./rc4030.c	/^static void rc4030_irq_jazz_request(void *opaque, int irq, int level)$/;"	f	file:
rc4030_load	./rc4030.c	/^static int rc4030_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
rc4030_periodic_timer	./rc4030.c	/^static void rc4030_periodic_timer(void *opaque)$/;"	f	file:
rc4030_read	./rc4030.c	/^static CPUReadMemoryFunc *rc4030_read[3] = {$/;"	v	file:
rc4030_readb	./rc4030.c	/^static uint32_t rc4030_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
rc4030_readl	./rc4030.c	/^static uint32_t rc4030_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
rc4030_readw	./rc4030.c	/^static uint32_t rc4030_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
rc4030_reset	./rc4030.c	/^static void rc4030_reset(void *opaque)$/;"	f	file:
rc4030_save	./rc4030.c	/^static void rc4030_save(QEMUFile *f, void *opaque)$/;"	f	file:
rc4030_write	./rc4030.c	/^static CPUWriteMemoryFunc *rc4030_write[3] = {$/;"	v	file:
rc4030_writeb	./rc4030.c	/^static void rc4030_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
rc4030_writel	./rc4030.c	/^static void rc4030_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
rc4030_writew	./rc4030.c	/^static void rc4030_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
rca	./sd.c	/^    uint16_t rca;$/;"	m	struct:SDState	file:
rcbs	./ppc405_uc.c	/^    uint32_t rcbs[2];$/;"	m	struct:ppc40x_mal_t	file:
rcc	./stellaris.c	/^    uint32_t rcc;$/;"	m	struct:__anon410	file:
rcer	./omap1.c	/^    uint16_t rcer[8];$/;"	m	struct:omap_mcbsp_s	file:
rcgc	./stellaris.c	/^    uint32_t rcgc[3];$/;"	m	struct:__anon410	file:
rcnt	./eepro100.c	/^    uint16_t rcnt;$/;"	m	struct:__anon240	file:
rcnt	./ne2000.c	/^    uint16_t rcnt;$/;"	m	struct:NE2000State	file:
rcr	./mcf_fec.c	/^    uint32_t rcr;$/;"	m	struct:__anon287	file:
rcr	./omap1.c	/^    uint16_t rcr[2];$/;"	m	struct:omap_mcbsp_s	file:
rcr	./smc91c111.c	/^    uint16_t rcr;$/;"	m	struct:__anon395	file:
rctl	./stellaris_enet.c	/^    uint32_t rctl;$/;"	m	struct:__anon415	file:
rcv_tco_frames	./eepro100.c	/^    uint16_t xmt_tco_frames, rcv_tco_frames;$/;"	m	struct:__anon237	file:
rdar1	./pxa.h	/^    uint32_t rdar1;$/;"	m	struct:__anon361
rdar2	./pxa.h	/^    uint32_t rdar2;$/;"	m	struct:__anon361
rdra	./pcnet.c	/^    uint32_t rdra, tdra;$/;"	m	struct:PCNetState_st	file:
rdra	./pcnet.c	/^    uint32_t rdra;$/;"	m	struct:pcnet_initblk16	file:
rdra	./pcnet.c	/^    uint32_t rdra;$/;"	m	struct:pcnet_initblk32	file:
rdy	./axis_dev88.c	/^    unsigned int rdy:1;$/;"	m	struct:nand_state_t	file:
rdy	./onenand.c	/^    qemu_irq rdy;$/;"	m	struct:__anon310	file:
reached	./slavio_timer.c	/^    uint32_t count, counthigh, reached;$/;"	m	struct:SLAVIO_TIMERState	file:
read	./etraxfs_eth.c	/^	unsigned int (*read)(struct qemu_phy *phy, unsigned int req);$/;"	m	struct:qemu_phy	file:
read	./omap.h	/^        uint32_t (*read[3])(struct omap_mpu_state_s *s,$/;"	m	struct:omap_mpu_state_s::omap_dma_port_if_s
read	./omap.h	/^    uint16_t (*read)(void *opaque, int dc);$/;"	m	struct:rfbi_chip_s
read_IRQreg	./openpic.c	/^static inline uint32_t read_IRQreg (openpic_t *opp, int n_IRQ, uint32_t reg)$/;"	f	file:
read_afh_map_rp	./bt.h	/^} __attribute__ ((packed)) read_afh_map_rp;$/;"	t	typeref:struct:__anon136
read_afh_mode_rp	./bt.h	/^} __attribute__ ((packed)) read_afh_mode_rp;$/;"	t	typeref:struct:__anon117
read_all	./bt.h	/^    uint8_t	read_all;$/;"	m	struct:__anon79
read_audio	./ac97.c	/^static int read_audio (AC97LinkState *s, AC97BusMasterRegs *r,$/;"	f	file:
read_bd_addr_rp	./bt.h	/^} __attribute__ ((packed)) read_bd_addr_rp;$/;"	t	typeref:struct:__anon130
read_buffer	./firm_buffer_manager.c	/^void* read_buffer;$/;"	v
read_buffer_end	./firm_buffer_manager.c	/^void* read_buffer_end;$/;"	v
read_buffer_size_rp	./bt.h	/^} __attribute__ ((packed)) read_buffer_size_rp;$/;"	t	typeref:struct:__anon128
read_chan	./dma.c	/^static uint32_t read_chan (void *opaque, uint32_t nport)$/;"	f	file:
read_class_of_dev_rp	./bt.h	/^} __attribute__ ((packed)) read_class_of_dev_rp;$/;"	t	typeref:struct:__anon97
read_clock_cp	./bt.h	/^} __attribute__ ((packed)) read_clock_cp;$/;"	t	typeref:struct:__anon137
read_clock_offset_cp	./bt.h	/^} __attribute__ ((packed)) read_clock_offset_cp;$/;"	t	typeref:struct:__anon52
read_clock_rp	./bt.h	/^} __attribute__ ((packed)) read_clock_rp;$/;"	t	typeref:struct:__anon138
read_conn_accept_timeout_rp	./bt.h	/^} __attribute__ ((packed)) read_conn_accept_timeout_rp;$/;"	t	typeref:struct:__anon87
read_cont	./dma.c	/^static uint32_t read_cont (void *opaque, uint32_t nport)$/;"	f	file:
read_count	./pl011.c	/^    int read_count;$/;"	m	struct:__anon332	file:
read_count	./syborg_keyboard.c	/^    int read_pos, read_count;$/;"	m	struct:__anon428	file:
read_count	./syborg_pointer.c	/^    int read_pos, read_count;$/;"	m	struct:__anon431	file:
read_count	./syborg_serial.c	/^    int read_count;$/;"	m	struct:__anon435	file:
read_country_code_rp	./bt.h	/^} __attribute__ ((packed)) read_country_code_rp;$/;"	t	typeref:struct:__anon129
read_current_iac_lap_rp	./bt.h	/^} __attribute__ ((packed)) read_current_iac_lap_rp;$/;"	t	typeref:struct:__anon107
read_data	./scsi-disk.h	/^    void (*read_data)(SCSIDevice *s, uint32_t tag);$/;"	m	struct:SCSIDevice
read_data	./smbus.h	/^    uint8_t (*read_data)(SMBusDevice *dev, uint8_t cmd, int n);$/;"	m	struct:__anon394
read_dword	./lsi53c895a.c	/^static inline uint32_t read_dword(LSIState *s, uint32_t addr)$/;"	f	file:
read_error	./ppc.c	/^    int (*read_error)(int dcrn);$/;"	m	struct:ppc_dcr_t	file:
read_ext_inquiry_response_rp	./bt.h	/^} __attribute__ ((packed)) read_ext_inquiry_response_rp;$/;"	t	typeref:struct:__anon120
read_failed_contact_counter_rp	./bt.h	/^} __attribute__ ((packed)) read_failed_contact_counter_rp;$/;"	t	typeref:struct:__anon131
read_fifo	./pl011.c	/^    uint32_t read_fifo[16];$/;"	m	struct:__anon332	file:
read_fifo	./syborg_serial.c	/^    uint32_t *read_fifo;$/;"	m	struct:__anon435	file:
read_fn	./nvram.h	/^    nvram_read_t read_fn;$/;"	m	struct:nvram_t
read_inq_activity_rp	./bt.h	/^} __attribute__ ((packed)) read_inq_activity_rp;$/;"	t	typeref:struct:__anon95
read_inquiry_mode_rp	./bt.h	/^} __attribute__ ((packed)) read_inquiry_mode_rp;$/;"	t	typeref:struct:__anon114
read_inquiry_scan_type_rp	./bt.h	/^} __attribute__ ((packed)) read_inquiry_scan_type_rp;$/;"	t	typeref:struct:__anon111
read_latency_count	./ftl_perf_manager.c	/^double read_latency_count;$/;"	v
read_limit_ptr	./firm_buffer_manager.c	/^void* read_limit_ptr;$/;"	v
read_link_policy_cp	./bt.h	/^} __attribute__ ((packed)) read_link_policy_cp;$/;"	t	typeref:struct:__anon68
read_link_policy_rp	./bt.h	/^} __attribute__ ((packed)) read_link_policy_rp;$/;"	t	typeref:struct:__anon69
read_link_quality_cp	./bt.h	/^} __attribute__ ((packed)) read_link_quality_cp;$/;"	t	typeref:struct:__anon133
read_link_quality_rp	./bt.h	/^} __attribute__ ((packed)) read_link_quality_rp;$/;"	t	typeref:struct:__anon134
read_link_supervision_timeout_rp	./bt.h	/^} __attribute__ ((packed)) read_link_supervision_timeout_rp;$/;"	t	typeref:struct:__anon104
read_lmp_handle_cp	./bt.h	/^} __attribute__ ((packed)) read_lmp_handle_cp;$/;"	t	typeref:struct:__anon53
read_lmp_handle_rp	./bt.h	/^} __attribute__ ((packed)) read_lmp_handle_rp;$/;"	t	typeref:struct:__anon54
read_local_commands_rp	./bt.h	/^} __attribute__ ((packed)) read_local_commands_rp;$/;"	t	typeref:struct:__anon124
read_local_ext_features_cp	./bt.h	/^} __attribute__ ((packed)) read_local_ext_features_cp;$/;"	t	typeref:struct:__anon126
read_local_ext_features_rp	./bt.h	/^} __attribute__ ((packed)) read_local_ext_features_rp;$/;"	t	typeref:struct:__anon127
read_local_features_rp	./bt.h	/^} __attribute__ ((packed)) read_local_features_rp;$/;"	t	typeref:struct:__anon125
read_local_name_rp	./bt.h	/^} __attribute__ ((packed)) read_local_name_rp;$/;"	t	typeref:struct:__anon86
read_local_version_rp	./bt.h	/^} __attribute__ ((packed)) read_local_version_rp;$/;"	t	typeref:struct:__anon123
read_notify	./pxa2xx_gpio.c	/^    qemu_irq read_notify;$/;"	m	struct:PXA2xxGPIOInfo	file:
read_page	./dma.c	/^static uint32_t read_page (void *opaque, uint32_t nport)$/;"	f	file:
read_page_activity_rp	./bt.h	/^} __attribute__ ((packed)) read_page_activity_rp;$/;"	t	typeref:struct:__anon93
read_page_timeout_rp	./bt.h	/^} __attribute__ ((packed)) read_page_timeout_rp;$/;"	t	typeref:struct:__anon89
read_pageh	./dma.c	/^static uint32_t read_pageh (void *opaque, uint32_t nport)$/;"	f	file:
read_pin_type_rp	./bt.h	/^} __attribute__ ((packed)) read_pin_type_rp;$/;"	t	typeref:struct:__anon77
read_pos	./pl011.c	/^    int read_pos;$/;"	m	struct:__anon332	file:
read_pos	./syborg_keyboard.c	/^    int read_pos, read_count;$/;"	m	struct:__anon428	file:
read_pos	./syborg_pointer.c	/^    int read_pos, read_count;$/;"	m	struct:__anon431	file:
read_pos	./syborg_serial.c	/^    int read_pos;$/;"	m	struct:__anon435	file:
read_reg_select	./i8259.c	/^    uint8_t read_reg_select;$/;"	m	struct:PicState	file:
read_register	./dp8393x.c	/^static uint16_t read_register(dp8393xState *s, int reg)$/;"	f	file:
read_remote_ext_features_cp	./bt.h	/^} __attribute__ ((packed)) read_remote_ext_features_cp;$/;"	t	typeref:struct:__anon50
read_remote_features_cp	./bt.h	/^} __attribute__ ((packed)) read_remote_features_cp;$/;"	t	typeref:struct:__anon49
read_remote_version_cp	./bt.h	/^} __attribute__ ((packed)) read_remote_version_cp;$/;"	t	typeref:struct:__anon51
read_rssi_rp	./bt.h	/^} __attribute__ ((packed)) read_rssi_rp;$/;"	t	typeref:struct:__anon135
read_scan_enable_rp	./bt.h	/^} __attribute__ ((packed)) read_scan_enable_rp;$/;"	t	typeref:struct:__anon91
read_state	./i8254.h	/^    uint8_t read_state;$/;"	m	struct:PITChannelState
read_stored_link_key_cp	./bt.h	/^} __attribute__ ((packed)) read_stored_link_key_cp;$/;"	t	typeref:struct:__anon79
read_stored_link_key_rp	./bt.h	/^} __attribute__ ((packed)) read_stored_link_key_rp;$/;"	t	typeref:struct:__anon80
read_tout	./pxa2xx_mmci.c	/^    uint32_t read_tout;$/;"	m	struct:PXA2xxMMCIState	file:
read_transmit_power_level_cp	./bt.h	/^} __attribute__ ((packed)) read_transmit_power_level_cp;$/;"	t	typeref:struct:__anon101
read_transmit_power_level_rp	./bt.h	/^} __attribute__ ((packed)) read_transmit_power_level_rp;$/;"	t	typeref:struct:__anon102
read_trigger	./pl011.c	/^    int read_trigger;$/;"	m	struct:__anon332	file:
read_voice_setting_rp	./bt.h	/^} __attribute__ ((packed)) read_voice_setting_rp;$/;"	t	typeref:struct:__anon99
readbuff	./pl011.c	/^    uint32_t readbuff;$/;"	m	struct:__anon332	file:
readh	./omap.h	/^        uint16_t readh;$/;"	m	struct:omap_mpu_state_s::omap_synctimer_s
readh	./omap2.c	/^    uint16_t readh;	\/* MSB *\/$/;"	m	struct:omap_gp_timer_s	file:
reading	./e1000.c	/^        uint16_t reading;$/;"	m	struct:E1000State_st::__anon213	file:
readonly_cb	./sd.c	/^    qemu_irq readonly_cb;$/;"	m	struct:SDState	file:
real_device	./device-assignment.h	/^    PCIDevRegions real_device;$/;"	m	struct:__anon206
real_vram_size	./cirrus_vga.c	/^    int real_vram_size; \/* XXX: suppress that *\/$/;"	m	struct:CirrusVGAState	file:
realview	./versatile_pci.c	/^    int realview;$/;"	m	struct:__anon467	file:
realview_binfo	./realview.c	/^static struct arm_boot_info realview_binfo = {$/;"	v	typeref:struct:arm_boot_info	file:
realview_gic_cpu_read	./realview_gic.c	/^static uint32_t realview_gic_cpu_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
realview_gic_cpu_readfn	./realview_gic.c	/^static CPUReadMemoryFunc *realview_gic_cpu_readfn[] = {$/;"	v	file:
realview_gic_cpu_write	./realview_gic.c	/^static void realview_gic_cpu_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
realview_gic_cpu_writefn	./realview_gic.c	/^static CPUWriteMemoryFunc *realview_gic_cpu_writefn[] = {$/;"	v	file:
realview_gic_init	./realview_gic.c	/^static void realview_gic_init(SysBusDevice *dev)$/;"	f	file:
realview_gic_map	./realview_gic.c	/^static void realview_gic_map(SysBusDevice *dev, target_phys_addr_t base)$/;"	f	file:
realview_gic_register_devices	./realview_gic.c	/^static void realview_gic_register_devices(void)$/;"	f	file:
realview_init	./realview.c	/^static void realview_init(ram_addr_t ram_size,$/;"	f	file:
realview_machine	./realview.c	/^QEMUMachine realview_machine = {$/;"	v
realview_machine_init	./realview.c	/^machine_init(realview_machine_init);$/;"	v
realview_machine_init	./realview.c	/^static void realview_machine_init(void)$/;"	f	file:
realview_mpcore_init	./mpcore.c	/^static void realview_mpcore_init(SysBusDevice *dev)$/;"	f	file:
reason	./bt.h	/^    uint16_t	reason;$/;"	m	struct:__anon179
reason	./bt.h	/^    uint8_t	reason;$/;"	m	struct:__anon142
reason	./bt.h	/^    uint8_t	reason;$/;"	m	struct:__anon33
reason	./bt.h	/^    uint8_t	reason;$/;"	m	struct:__anon38
reason	./bt.h	/^    uint8_t	reason;$/;"	m	struct:__anon57
reboot_enabled	./wdt_i6300esb.c	/^    int reboot_enabled;         \/* "Reboot" on timer expiry.  The real action$/;"	m	struct:I6300State	file:
receive	./omap.h	/^    uint16_t (*receive)(void *opaque);$/;"	m	struct:uWireSlave
receive_byte	./smbus.h	/^    uint8_t (*receive_byte)(SMBusDevice *dev);$/;"	m	struct:__anon394
receive_filter	./dp8393x.c	/^static int receive_filter(dp8393xState *s, const uint8_t * buf, int size)$/;"	f	file:
receive_filter	./e1000.c	/^receive_filter(E1000State *s, const uint8_t *buf, int size)$/;"	f	file:
receive_filter	./virtio-net.c	/^static int receive_filter(VirtIONet *n, const uint8_t *buf, int size)$/;"	f	file:
receive_header	./virtio-net.c	/^static int receive_header(VirtIONet *n, struct iovec *iov, int iovcnt,$/;"	f	file:
record_select	./ac97.c	/^static void record_select (AC97LinkState *s, uint32_t val)$/;"	f	file:
recv	./i2c.h	/^    i2c_recv_cb recv;$/;"	m	struct:__anon269
recv_buf	./usb-serial.c	/^    uint8_t recv_buf[RECV_BUF];$/;"	m	struct:__anon464	file:
recv_fifo	./serial.c	/^    SerialFIFO recv_fifo;$/;"	m	struct:SerialState	file:
recv_pos	./pcnet.c	/^    int mmio_index, xmit_pos, recv_pos;$/;"	m	struct:PCNetState_st	file:
recv_ptr	./usb-serial.c	/^    uint16_t recv_ptr;$/;"	m	struct:__anon464	file:
recv_used	./usb-serial.c	/^    uint16_t recv_used;$/;"	m	struct:__anon464	file:
redraw	./pxa2xx_lcd.c	/^        void (*redraw)(PXA2xxLCDState *s, target_phys_addr_t addr,$/;"	m	struct:PXA2xxLCDState::__anon369	file:
redraw	./ssd0303.c	/^    int redraw;$/;"	m	struct:__anon404	file:
redraw	./ssd0323.c	/^    int redraw;$/;"	m	struct:__anon405	file:
redraw_fifo	./vmware_vga.c	/^    } redraw_fifo[REDRAW_FIFO_LEN];$/;"	m	struct:vmsvga_state_s	typeref:struct:vmsvga_state_s::vmsvga_rect_s	file:
redraw_fifo_first	./vmware_vga.c	/^    int redraw_fifo_first, redraw_fifo_last;$/;"	m	struct:vmsvga_state_s	file:
redraw_fifo_last	./vmware_vga.c	/^    int redraw_fifo_first, redraw_fifo_last;$/;"	m	struct:vmsvga_state_s	file:
ref	./tsc210x.c	/^    int ref;$/;"	m	struct:__anon450	file:
ref405ep_fpga_init	./ppc405_boards.c	/^static void ref405ep_fpga_init (uint32_t base)$/;"	f	file:
ref405ep_fpga_read	./ppc405_boards.c	/^static CPUReadMemoryFunc *ref405ep_fpga_read[] = {$/;"	v	file:
ref405ep_fpga_readb	./ppc405_boards.c	/^static uint32_t ref405ep_fpga_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ref405ep_fpga_readl	./ppc405_boards.c	/^static uint32_t ref405ep_fpga_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ref405ep_fpga_readw	./ppc405_boards.c	/^static uint32_t ref405ep_fpga_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ref405ep_fpga_reset	./ppc405_boards.c	/^static void ref405ep_fpga_reset (void *opaque)$/;"	f	file:
ref405ep_fpga_t	./ppc405_boards.c	/^struct ref405ep_fpga_t {$/;"	s	file:
ref405ep_fpga_t	./ppc405_boards.c	/^typedef struct ref405ep_fpga_t ref405ep_fpga_t;$/;"	t	typeref:struct:ref405ep_fpga_t	file:
ref405ep_fpga_write	./ppc405_boards.c	/^static CPUWriteMemoryFunc *ref405ep_fpga_write[] = {$/;"	v	file:
ref405ep_fpga_writeb	./ppc405_boards.c	/^static void ref405ep_fpga_writeb (void *opaque,$/;"	f	file:
ref405ep_fpga_writel	./ppc405_boards.c	/^static void ref405ep_fpga_writel (void *opaque,$/;"	f	file:
ref405ep_fpga_writew	./ppc405_boards.c	/^static void ref405ep_fpga_writew (void *opaque,$/;"	f	file:
ref405ep_init	./ppc405_boards.c	/^static void ref405ep_init (ram_addr_t ram_size,$/;"	f	file:
ref405ep_machine	./ppc405_boards.c	/^static QEMUMachine ref405ep_machine = {$/;"	v	file:
ref_clk	./omap_clk.c	/^static struct clk ref_clk = {$/;"	v	typeref:struct:clk	file:
refresh_period	./xenfb.c	/^    int               refresh_period;$/;"	m	struct:XenFB	file:
refs	./xen_disk.c	/^    uint32_t            refs[BLKIF_MAX_SEGMENTS_PER_REQUEST];$/;"	m	struct:ioreq	file:
reg	./blizzard.c	/^    uint8_t reg;$/;"	m	struct:__anon18	file:
reg	./cbus.c	/^    int reg;$/;"	m	struct:__anon192	file:
reg	./eepro100.c	/^static const char *reg[PCI_IO_SIZE \/ 4] = {$/;"	v	file:
reg	./escc.c	/^    uint32_t reg;$/;"	m	struct:ChannelState	file:
reg	./lm832x.c	/^    int reg;$/;"	m	struct:__anon274	file:
reg	./pxa2xx_gpio.c	/^    } reg;$/;"	m	struct:__anon366	typeref:enum:__anon366::__anon367	file:
reg	./sun4c_intctl.c	/^    uint8_t reg;$/;"	m	struct:Sun4c_INTCTLState	file:
reg	./tsc2005.c	/^    int state, reg, irq, command;$/;"	m	struct:__anon448	file:
reg	./twl92230.c	/^    uint8_t reg;$/;"	m	struct:__anon453	file:
reg0	./ppc405_boards.c	/^    uint8_t reg0;$/;"	m	struct:ref405ep_fpga_t	file:
reg0	./ppc405_boards.c	/^    uint8_t reg0;$/;"	m	struct:taihu_cpld_t	file:
reg1	./ppc405_boards.c	/^    uint8_t reg1;$/;"	m	struct:ref405ep_fpga_t	file:
reg1	./ppc405_boards.c	/^    uint8_t reg1;$/;"	m	struct:taihu_cpld_t	file:
reg_io_cmd	./ssd_io_manager.c	/^int* reg_io_cmd;	\/\/ READ, WRITE, ERASE$/;"	v
reg_io_time	./ssd_io_manager.c	/^int64_t* reg_io_time;$/;"	v
reg_io_type	./ssd_io_manager.c	/^int* reg_io_type;	\/\/ SEQ, RAN, MERGE, GC, etc..$/;"	v
reg_names	./dp8393x.c	/^static const char* reg_names[] = {$/;"	v	file:
reg_width	./sh_intc.h	/^    unsigned long set_reg, clr_reg, reg_width, field_width;$/;"	m	struct:intc_prio_reg
reg_width	./sh_intc.h	/^    unsigned long set_reg, clr_reg, reg_width;$/;"	m	struct:intc_mask_reg
regaddr	./sh7750_regnames.c	/^    uint32_t regaddr;$/;"	m	struct:__anon387	file:
region	./eepro100.c	/^    uint32_t region[3];         \/* PCI region addresses *\/$/;"	m	struct:__anon240	file:
region	./omap2.c	/^    int region;$/;"	m	struct:omap_l4_agent_info_s	file:
region_number	./device-assignment.h	/^    uint16_t region_number; \/* number of active regions *\/$/;"	m	struct:__anon203
regions	./device-assignment.h	/^    PCIRegion regions[PCI_NUM_REGIONS];$/;"	m	struct:__anon203
regions	./omap2.c	/^    int regions;$/;"	m	struct:omap_l4_agent_info_s	file:
regions	./omap2.c	/^    int regions;$/;"	m	struct:omap_target_agent_s	file:
register_watchdogs	./watchdog.c	/^void register_watchdogs(void)$/;"	f
regk_dma_ack_pkt	./etraxfs_dma.c	/^  regk_dma_ack_pkt                         = 0x00000100,$/;"	e	enum:__anon246	file:
regk_dma_anytime	./etraxfs_dma.c	/^  regk_dma_anytime                         = 0x00000001,$/;"	e	enum:__anon246	file:
regk_dma_array	./etraxfs_dma.c	/^  regk_dma_array                           = 0x00000008,$/;"	e	enum:__anon246	file:
regk_dma_burst	./etraxfs_dma.c	/^  regk_dma_burst                           = 0x00000020,$/;"	e	enum:__anon246	file:
regk_dma_client	./etraxfs_dma.c	/^  regk_dma_client                          = 0x00000002,$/;"	e	enum:__anon246	file:
regk_dma_copy_next	./etraxfs_dma.c	/^  regk_dma_copy_next                       = 0x00000010,$/;"	e	enum:__anon246	file:
regk_dma_copy_up	./etraxfs_dma.c	/^  regk_dma_copy_up                         = 0x00000020,$/;"	e	enum:__anon246	file:
regk_dma_data_at_eol	./etraxfs_dma.c	/^  regk_dma_data_at_eol                     = 0x00000001,$/;"	e	enum:__anon246	file:
regk_dma_dis_c	./etraxfs_dma.c	/^  regk_dma_dis_c                           = 0x00000010,$/;"	e	enum:__anon246	file:
regk_dma_dis_g	./etraxfs_dma.c	/^  regk_dma_dis_g                           = 0x00000020,$/;"	e	enum:__anon246	file:
regk_dma_idle	./etraxfs_dma.c	/^  regk_dma_idle                            = 0x00000001,$/;"	e	enum:__anon246	file:
regk_dma_intern	./etraxfs_dma.c	/^  regk_dma_intern                          = 0x00000004,$/;"	e	enum:__anon246	file:
regk_dma_load_c	./etraxfs_dma.c	/^  regk_dma_load_c                          = 0x00000200,$/;"	e	enum:__anon246	file:
regk_dma_load_c_n	./etraxfs_dma.c	/^  regk_dma_load_c_n                        = 0x00000280,$/;"	e	enum:__anon246	file:
regk_dma_load_c_next	./etraxfs_dma.c	/^  regk_dma_load_c_next                     = 0x00000240,$/;"	e	enum:__anon246	file:
regk_dma_load_d	./etraxfs_dma.c	/^  regk_dma_load_d                          = 0x00000140,$/;"	e	enum:__anon246	file:
regk_dma_load_g	./etraxfs_dma.c	/^  regk_dma_load_g                          = 0x00000300,$/;"	e	enum:__anon246	file:
regk_dma_load_g_down	./etraxfs_dma.c	/^  regk_dma_load_g_down                     = 0x000003c0,$/;"	e	enum:__anon246	file:
regk_dma_load_g_next	./etraxfs_dma.c	/^  regk_dma_load_g_next                     = 0x00000340,$/;"	e	enum:__anon246	file:
regk_dma_load_g_up	./etraxfs_dma.c	/^  regk_dma_load_g_up                       = 0x00000380,$/;"	e	enum:__anon246	file:
regk_dma_next_en	./etraxfs_dma.c	/^  regk_dma_next_en                         = 0x00000010,$/;"	e	enum:__anon246	file:
regk_dma_next_pkt	./etraxfs_dma.c	/^  regk_dma_next_pkt                        = 0x00000010,$/;"	e	enum:__anon246	file:
regk_dma_no	./etraxfs_dma.c	/^  regk_dma_no                              = 0x00000000,$/;"	e	enum:__anon246	file:
regk_dma_only_at_wait	./etraxfs_dma.c	/^  regk_dma_only_at_wait                    = 0x00000000,$/;"	e	enum:__anon246	file:
regk_dma_restore	./etraxfs_dma.c	/^  regk_dma_restore                         = 0x00000020,$/;"	e	enum:__anon246	file:
regk_dma_rst	./etraxfs_dma.c	/^  regk_dma_rst                             = 0x00000001,$/;"	e	enum:__anon246	file:
regk_dma_running	./etraxfs_dma.c	/^  regk_dma_running                         = 0x00000004,$/;"	e	enum:__anon246	file:
regk_dma_rw_cfg_default	./etraxfs_dma.c	/^  regk_dma_rw_cfg_default                  = 0x00000000,$/;"	e	enum:__anon246	file:
regk_dma_rw_cmd_default	./etraxfs_dma.c	/^  regk_dma_rw_cmd_default                  = 0x00000000,$/;"	e	enum:__anon246	file:
regk_dma_rw_intr_mask_default	./etraxfs_dma.c	/^  regk_dma_rw_intr_mask_default            = 0x00000000,$/;"	e	enum:__anon246	file:
regk_dma_rw_stat_default	./etraxfs_dma.c	/^  regk_dma_rw_stat_default                 = 0x00000101,$/;"	e	enum:__anon246	file:
regk_dma_rw_stream_cmd_default	./etraxfs_dma.c	/^  regk_dma_rw_stream_cmd_default           = 0x00000000,$/;"	e	enum:__anon246	file:
regk_dma_save_down	./etraxfs_dma.c	/^  regk_dma_save_down                       = 0x00000020,$/;"	e	enum:__anon246	file:
regk_dma_save_up	./etraxfs_dma.c	/^  regk_dma_save_up                         = 0x00000020,$/;"	e	enum:__anon246	file:
regk_dma_set_reg	./etraxfs_dma.c	/^  regk_dma_set_reg                         = 0x00000050,$/;"	e	enum:__anon246	file:
regk_dma_set_w_size1	./etraxfs_dma.c	/^  regk_dma_set_w_size1                     = 0x00000190,$/;"	e	enum:__anon246	file:
regk_dma_set_w_size2	./etraxfs_dma.c	/^  regk_dma_set_w_size2                     = 0x000001a0,$/;"	e	enum:__anon246	file:
regk_dma_set_w_size4	./etraxfs_dma.c	/^  regk_dma_set_w_size4                     = 0x000001c0,$/;"	e	enum:__anon246	file:
regk_dma_stopped	./etraxfs_dma.c	/^  regk_dma_stopped                         = 0x00000002,$/;"	e	enum:__anon246	file:
regk_dma_store_c	./etraxfs_dma.c	/^  regk_dma_store_c                         = 0x00000002,$/;"	e	enum:__anon246	file:
regk_dma_store_descr	./etraxfs_dma.c	/^  regk_dma_store_descr                     = 0x00000000,$/;"	e	enum:__anon246	file:
regk_dma_store_g	./etraxfs_dma.c	/^  regk_dma_store_g                         = 0x00000004,$/;"	e	enum:__anon246	file:
regk_dma_store_md	./etraxfs_dma.c	/^  regk_dma_store_md                        = 0x00000001,$/;"	e	enum:__anon246	file:
regk_dma_sw	./etraxfs_dma.c	/^  regk_dma_sw                              = 0x00000008,$/;"	e	enum:__anon246	file:
regk_dma_update_down	./etraxfs_dma.c	/^  regk_dma_update_down                     = 0x00000020,$/;"	e	enum:__anon246	file:
regk_dma_yes	./etraxfs_dma.c	/^  regk_dma_yes                             = 0x00000001$/;"	e	enum:__anon246	file:
regname	./eepro100.c	/^static char *regname(uint32_t addr)$/;"	f	file:
regname	./sh7750_regnames.c	/^    const char *regname;$/;"	m	struct:__anon387	file:
regname	./sh7750_regnames.c	/^const char *regname(uint32_t addr)$/;"	f
regname_t	./sh7750_regnames.c	/^} regname_t;$/;"	t	typeref:struct:__anon387	file:
regnames	./sh7750_regnames.c	/^static regname_t regnames[] = {$/;"	v	file:
regs	./axis_dev88.c	/^    uint16_t regs[3];$/;"	m	struct:tempsensor_t	file:
regs	./axis_dev88.c	/^    uint32_t regs[0x5c \/ 4];$/;"	m	struct:gpio_state_t	file:
regs	./cs4231.c	/^    uint32_t regs[CS_REGS];$/;"	m	struct:CSState	file:
regs	./cs4231a.c	/^    uint32_t regs[CS_REGS];$/;"	m	struct:CSState	file:
regs	./dma.c	/^    struct dma_regs regs[4];$/;"	m	struct:dma_cont	typeref:struct:dma_cont::dma_regs	file:
regs	./dp8393x.c	/^    uint16_t regs[0x40];$/;"	m	struct:dp8393xState	file:
regs	./eccmemctl.c	/^    uint32_t regs[ECC_NREGS];$/;"	m	struct:ECCState	file:
regs	./etraxfs_dma.c	/^	uint32_t regs[DMA_REG_MAX];$/;"	m	struct:fs_dma_channel	file:
regs	./etraxfs_eth.c	/^	uint32_t regs[32];$/;"	m	struct:qemu_phy	file:
regs	./etraxfs_eth.c	/^	uint32_t regs[FS_ETH_MAX_REGS];$/;"	m	struct:fs_eth	file:
regs	./etraxfs_pic.c	/^    uint32_t regs[R_MAX];$/;"	m	struct:etrax_pic	file:
regs	./etraxfs_ser.c	/^    uint32_t regs[R_MAX];$/;"	m	struct:etrax_serial	file:
regs	./gt64xxx.c	/^    uint32_t regs[GT_REGS];$/;"	m	struct:GT64120State	file:
regs	./iommu.c	/^    uint32_t regs[IOMMU_NREGS];$/;"	m	struct:IOMMUState	file:
regs	./mac_dbdma.c	/^    uint32_t regs[DBDMA_REGS];$/;"	m	struct:DBDMA_channel	file:
regs	./sbi.c	/^    uint32_t regs[SBI_NREGS];$/;"	m	struct:SBIState	file:
regs	./xilinx_ethlite.c	/^    uint32_t regs[R_MAX];$/;"	m	struct:xlx_ethlite	file:
regs	./xilinx_intc.c	/^    uint32_t regs[R_MAX];$/;"	m	struct:xlx_pic	file:
regs	./xilinx_timer.c	/^    uint32_t regs[R_MAX];$/;"	m	struct:xlx_timer	file:
regs	./xilinx_uartlite.c	/^    uint32_t regs[R_MAX];$/;"	m	struct:xlx_uartlite	file:
reject_conn_req_cp	./bt.h	/^} __attribute__ ((packed)) reject_conn_req_cp;$/;"	t	typeref:struct:__anon38
reject_reason	./bt.h	/^    uint8_t reject_reason;$/;"	m	struct:bt_device_s
reject_sync_conn_req_cp	./bt.h	/^} __attribute__ ((packed)) reject_sync_conn_req_cp;$/;"	t	typeref:struct:__anon57
release_sector_list	./ssd_trim_manager.c	/^void release_sector_list(sector_entry* pSE)$/;"	f
reload	./armv7m_nvic.c	/^        uint32_t reload;$/;"	m	struct:__anon14::__anon15	file:
rem_speed	./rc4030.c	/^    uint32_t rem_speed[16];$/;"	m	struct:rc4030State	file:
remap	./ssd0323.c	/^    int remap;$/;"	m	struct:__anon405	file:
remote_cid	./bt-l2cap.c	/^        uint16_t remote_cid;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
remote_failed_address	./rc4030.c	/^    uint32_t remote_failed_address; \/* 0x0038: Remote Failed Address *\/$/;"	m	struct:rc4030State	file:
remote_mtu	./bt.h	/^    int remote_mtu;$/;"	m	struct:bt_l2cap_conn_params_s
remote_name_req_cancel_cp	./bt.h	/^} __attribute__ ((packed)) remote_name_req_cancel_cp;$/;"	t	typeref:struct:__anon47
remote_name_req_cancel_rp	./bt.h	/^} __attribute__ ((packed)) remote_name_req_cancel_rp;$/;"	t	typeref:struct:__anon48
remote_name_req_cp	./bt.h	/^} __attribute__ ((packed)) remote_name_req_cp;$/;"	t	typeref:struct:__anon46
remote_port	./xen_backend.h	/^    int                remote_port;$/;"	m	struct:XenDevice
remote_wakeup	./usb.h	/^    int remote_wakeup;$/;"	m	struct:USBDevice
remove_assigned_device	./device-assignment.c	/^void remove_assigned_device(AssignedDevInfo *adev)$/;"	f
remove_sector_entry	./ssd_trim_manager.c	/^void remove_sector_entry(sector_entry* pSE)$/;"	f
repeat	./omap.h	/^    unsigned char repeat;$/;"	m	struct:omap_dma_lcd_channel_s
repeat	./omap_dma.c	/^    int repeat;$/;"	m	struct:omap_dma_channel_s	file:
req	./etraxfs_eth.c	/^	unsigned int req;$/;"	m	struct:qemu_mdio	file:
req	./pxa2xx_dma.c	/^    uint8_t *req;$/;"	m	struct:PXA2xxDMAState	file:
req	./xen_disk.c	/^    blkif_request_t     req;$/;"	m	struct:ioreq	file:
req_burst	./pl080.c	/^    uint32_t req_burst;$/;"	m	struct:__anon338	file:
req_count	./mac_dbdma.c	/^    uint16_t req_count;	  \/* requested byte transfer count *\/$/;"	m	struct:dbdma_cmd	file:
req_in	./wm8750.c	/^    int idx_in, req_in;$/;"	m	struct:__anon481	file:
req_nb_sectors	./ide.c	/^    int req_nb_sectors; \/* number of sectors per interrupt *\/$/;"	m	struct:IDEState	file:
req_out	./wm8750.c	/^    int idx_out, req_out;$/;"	m	struct:__anon481	file:
req_single	./pl080.c	/^    uint32_t req_single;$/;"	m	struct:__anon338	file:
request	./pxa2xx_dma.c	/^    int request;$/;"	m	struct:__anon365	file:
request_nb	./ftl_perf_manager.h	/^	unsigned int request_nb;$/;"	m	struct:io_request
request_size	./ftl_perf_manager.h	/^	int	request_size	: 16;$/;"	m	struct:io_request
request_type	./ftl_perf_manager.h	/^	int	request_type	: 16;$/;"	m	struct:io_request
requests	./scsi-disk.c	/^    SCSIRequest *requests;$/;"	m	struct:SCSIDeviceState	file:
requests	./scsi-generic.c	/^    SCSIRequest *requests;$/;"	m	struct:SCSIDeviceState	file:
requests_finished	./xen_disk.c	/^    int                 requests_finished;$/;"	m	struct:XenBlkDev	file:
requests_inflight	./xen_disk.c	/^    int                 requests_inflight;$/;"	m	struct:XenBlkDev	file:
requests_total	./xen_disk.c	/^    int                 requests_total;$/;"	m	struct:XenBlkDev	file:
res	./musicpal.c	/^    uint16_t res;$/;"	m	struct:mv88w8618_tx_desc	file:
res	./pcnet.c	/^    uint32_t res;$/;"	m	struct:pcnet_RMD	file:
res	./pcnet.c	/^    uint32_t res;$/;"	m	struct:pcnet_TMD	file:
res_count	./mac_dbdma.c	/^    uint16_t res_count;	  \/* residual count after completion *\/$/;"	m	struct:dbdma_cmd	file:
resc	./stellaris.c	/^    uint32_t resc;$/;"	m	struct:__anon410	file:
reserved	./bt.h	/^    uint32_t	reserved;$/;"	m	struct:__anon54
reserved	./device-assignment.c	/^    uint16_t reserved;$/;"	m	struct:option_rom_pci_header	file:
reserved	./device-assignment.c	/^    uint8_t reserved[17];$/;"	m	struct:option_rom_header	file:
reserved	./smbios.h	/^    uint8_t reserved[6];$/;"	m	struct:smbios_type_32
reset	./omap1.c	/^    int reset;$/;"	m	struct:omap_watchdog_timer_s	file:
reset	./openpic.c	/^    void (*reset) (void *);$/;"	m	struct:openpic_t	file:
reset	./pxa.h	/^    qemu_irq reset;$/;"	m	struct:__anon361
reset	./sb16.c	/^static void reset (SB16State *s)$/;"	f	file:
reset	./tsc2005.c	/^    int reset;$/;"	m	struct:__anon448	file:
reset	./virtio.h	/^    void (*reset)(VirtIODevice *vdev);$/;"	m	struct:VirtIODevice
reset3	./pxa2xx_timer.c	/^    uint32_t reset3;$/;"	m	struct:__anon374	file:
reset_addr	./sun4u.c	/^    uint64_t reset_addr;$/;"	m	struct:ResetData	file:
reset_bit	./apic.c	/^static inline void reset_bit(uint32_t *tab, int index)$/;"	f	file:
reset_bit	./openpic.c	/^static inline void reset_bit (uint32_t *field, int bit)$/;"	f	file:
reset_bm_regs	./ac97.c	/^static void reset_bm_regs (AC97LinkState *s, AC97BusMasterRegs *r)$/;"	f	file:
reset_dirty	./g364fb.c	/^static inline void reset_dirty(G364State *s,$/;"	f	file:
reset_dirty	./tcx.c	/^static inline void reset_dirty(TCXState *ts, ram_addr_t page_min,$/;"	f	file:
reset_failed_contact_counter_rp	./bt.h	/^} __attribute__ ((packed)) reset_failed_contact_counter_rp;$/;"	t	typeref:struct:__anon132
reset_irq	./ppc_prep.c	/^    qemu_irq reset_irq;$/;"	m	struct:sysctrl_t	file:
reset_mixer	./sb16.c	/^static void reset_mixer (SB16State *s)$/;"	f	file:
reset_sensei	./fdc.c	/^    int reset_sensei;$/;"	m	struct:fdctrl_t	file:
reset_val	./omap1.c	/^    uint32_t reset_val;$/;"	m	struct:omap_mpu_timer_s	file:
reset_voices	./ac97.c	/^static void reset_voices (AC97LinkState *s, uint8_t active[LAST_INDEX])$/;"	f	file:
resetlevel	./arm_sysctl.c	/^    uint32_t resetlevel;$/;"	m	struct:__anon9	file:
residual	./virtio-blk.h	/^    uint32_t residual;$/;"	m	struct:virtio_scsi_inhdr
residue	./usb-msd.c	/^    uint32_t residue;$/;"	m	struct:__anon457	file:
residue	./usb-msd.c	/^    uint32_t residue;$/;"	m	struct:usb_msd_csw	file:
resolution	./tsc210x.c	/^static const int resolution[4] = { 12, 8, 10, 12 };$/;"	v	file:
resource_fd	./device-assignment.h	/^    int resource_fd;$/;"	m	struct:__anon202
resp	./nseries.c	/^    int resp[4];$/;"	m	struct:mipid_s	file:
resp_fifo	./pxa2xx_mmci.c	/^    uint16_t resp_fifo[9];$/;"	m	struct:PXA2xxMMCIState	file:
resp_len	./pxa2xx_mmci.c	/^    int resp_len;$/;"	m	struct:PXA2xxMMCIState	file:
resp_tout	./pxa2xx_mmci.c	/^    uint32_t resp_tout;$/;"	m	struct:PXA2xxMMCIState	file:
respcmd	./pl181.c	/^    uint32_t respcmd;$/;"	m	struct:__anon340	file:
respid0	./lsi53c895a.c	/^    uint8_t respid0;$/;"	m	struct:__anon281	file:
respid1	./lsi53c895a.c	/^    uint8_t respid1;$/;"	m	struct:__anon281	file:
response	./pl181.c	/^    uint32_t response[4];$/;"	m	struct:__anon340	file:
response	./ssi-sd.c	/^    uint8_t response[5];$/;"	m	struct:__anon407	file:
response_pos	./ssi-sd.c	/^    int response_pos;$/;"	m	struct:__anon407	file:
responses	./bt-hci.c	/^        int responses;$/;"	m	struct:bt_hci_s::__anon22	file:
responses_left	./bt-hci.c	/^        int responses_left;$/;"	m	struct:bt_hci_s::__anon22	file:
result	./bt.h	/^    uint16_t	result;$/;"	m	struct:__anon182
result	./bt.h	/^    uint16_t	result;$/;"	m	struct:__anon184
result	./bt.h	/^    uint16_t	result;$/;"	m	struct:__anon190
result	./cbus.c	/^    uint16_t result[16];$/;"	m	struct:__anon194	file:
result	./usb-msd.c	/^    int result;$/;"	m	struct:__anon457	file:
result_timer	./fdc.c	/^    QEMUTimer *result_timer;$/;"	m	struct:fdctrl_t	file:
retrace	./vga_int.h	/^    vga_retrace_fn retrace;$/;"	m	struct:VGACommonState
retrace_info	./vga_int.h	/^    union vga_retrace retrace_info;$/;"	m	struct:VGACommonState	typeref:union:VGACommonState::vga_retrace
retrans_effort	./bt.h	/^    uint8_t	retrans_effort;$/;"	m	struct:__anon55
retrans_effort	./bt.h	/^    uint8_t	retrans_effort;$/;"	m	struct:__anon56
retrans_window	./bt.h	/^    uint8_t	retrans_window;$/;"	m	struct:__anon173
retrans_window	./bt.h	/^    uint8_t	retrans_window;$/;"	m	struct:__anon174
retransmission_timer	./bt-l2cap.c	/^        QEMUTimer *retransmission_timer;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
retu	./nseries.c	/^    void *retu;$/;"	m	struct:n800_s	file:
retu_adc_batt_temp	./cbus.c	/^    retu_adc_batt_temp	= 2,	\/* Battery temperature *\/$/;"	e	enum:__anon197	file:
retu_adc_batt_volt	./cbus.c	/^    retu_adc_batt_volt	= 8,	\/* Battery voltage *\/$/;"	e	enum:__anon197	file:
retu_adc_bbatt_volt	./cbus.c	/^    retu_adc_bbatt_volt	= 12,	\/* Backup battery voltage *\/$/;"	e	enum:__anon197	file:
retu_adc_bsi	./cbus.c	/^    retu_adc_bsi	= 1,	\/* BSI *\/$/;"	e	enum:__anon197	file:
retu_adc_chg_volt	./cbus.c	/^    retu_adc_chg_volt	= 3,	\/* Charger voltage *\/$/;"	e	enum:__anon197	file:
retu_adc_head_det	./cbus.c	/^    retu_adc_head_det	= 4,	\/* Headset detection *\/$/;"	e	enum:__anon197	file:
retu_adc_hook_det	./cbus.c	/^    retu_adc_hook_det	= 5,	\/* Hook detection *\/$/;"	e	enum:__anon197	file:
retu_adc_rf_gp	./cbus.c	/^    retu_adc_rf_gp	= 6,	\/* RF GP *\/$/;"	e	enum:__anon197	file:
retu_adc_self_temp	./cbus.c	/^    retu_adc_self_temp	= 13,	\/* RETU temperature *\/$/;"	e	enum:__anon197	file:
retu_adc_sens	./cbus.c	/^    retu_adc_sens	= 10,	\/* Light sensor *\/$/;"	e	enum:__anon197	file:
retu_adc_sens_temp	./cbus.c	/^    retu_adc_sens_temp	= 11,	\/* Light sensor temperature *\/$/;"	e	enum:__anon197	file:
retu_adc_tx_det	./cbus.c	/^    retu_adc_tx_det	= 7,	\/* Wideband Tx detection *\/$/;"	e	enum:__anon197	file:
retu_init	./cbus.c	/^void *retu_init(qemu_irq irq, int vilma)$/;"	f
retu_int_adcs	./cbus.c	/^    retu_int_adcs	= 8,	\/* ADC sample *\/$/;"	e	enum:__anon196	file:
retu_int_char	./cbus.c	/^    retu_int_char	= 1,	\/* Charger *\/$/;"	e	enum:__anon196	file:
retu_int_head	./cbus.c	/^    retu_int_head	= 7,	\/* Headset *\/$/;"	e	enum:__anon196	file:
retu_int_hook	./cbus.c	/^    retu_int_hook	= 6,	\/* Hook *\/$/;"	e	enum:__anon196	file:
retu_int_pwr	./cbus.c	/^    retu_int_pwr	= 0,	\/* Power button *\/$/;"	e	enum:__anon196	file:
retu_int_rtca	./cbus.c	/^    retu_int_rtca	= 5,	\/* Alarm *\/$/;"	e	enum:__anon196	file:
retu_int_rtcd	./cbus.c	/^    retu_int_rtcd	= 4,	\/* Days *\/$/;"	e	enum:__anon196	file:
retu_int_rtcm	./cbus.c	/^    retu_int_rtcm	= 3,	\/* Minutes *\/$/;"	e	enum:__anon196	file:
retu_int_rtcs	./cbus.c	/^    retu_int_rtcs	= 2,	\/* Seconds *\/$/;"	e	enum:__anon196	file:
retu_interrupt_update	./cbus.c	/^static void retu_interrupt_update(CBusRetu *s)$/;"	f	file:
retu_io	./cbus.c	/^static void retu_io(void *opaque, int rw, int reg, uint16_t *val)$/;"	f	file:
retu_key_event	./cbus.c	/^void retu_key_event(void *retu, int state)$/;"	f
retu_read	./cbus.c	/^static inline uint16_t retu_read(CBusRetu *s, int reg)$/;"	f	file:
retu_write	./cbus.c	/^static inline void retu_write(CBusRetu *s, int reg, uint16_t val)$/;"	f	file:
rev	./omap_mmc.c	/^    int rev;$/;"	m	struct:omap_mmc_s	file:
revision	./acpi.c	/^    uint8_t revision;         \/* ACPI Specification minor version # *\/$/;"	m	struct:acpi_table_header	file:
revision	./omap_i2c.c	/^    uint8_t revision;$/;"	m	struct:omap_i2c_s	file:
revision	./rc4030.c	/^    uint32_t revision; \/* 0x0008: RC4030 Revision register *\/$/;"	m	struct:rc4030State	file:
rexmit	./bt-l2cap.c	/^        int rexmit;$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
rfbi	./omap_dss.c	/^    } rfbi;$/;"	m	struct:omap_dss_s	typeref:struct:omap_dss_s::__anon308	file:
rfbi_chip_s	./omap.h	/^struct rfbi_chip_s {$/;"	s
rfcr	./sh7750.c	/^    uint16_t rfcr;$/;"	m	struct:SH7750State	file:
rfsr	./mcf_fec.c	/^    uint32_t rfsr;$/;"	m	struct:__anon287	file:
rgb	./syborg_fb.c	/^    int rgb; \/* 0 = BGR, 1 = RGB *\/$/;"	m	struct:__anon422	file:
rgb_to_pixel	./vga_int.h	/^    unsigned int (*rgb_to_pixel)(unsigned int r,$/;"	m	struct:VGACommonState
rgb_to_pixel15	./pixel_ops.h	/^static inline unsigned int rgb_to_pixel15(unsigned int r, unsigned int g,$/;"	f
rgb_to_pixel15_dup	./vga.c	/^static unsigned int rgb_to_pixel15_dup(unsigned int r, unsigned int g, unsigned b)$/;"	f	file:
rgb_to_pixel15bgr	./pixel_ops.h	/^static inline unsigned int rgb_to_pixel15bgr(unsigned int r, unsigned int g,$/;"	f
rgb_to_pixel15bgr_dup	./vga.c	/^static unsigned int rgb_to_pixel15bgr_dup(unsigned int r, unsigned int g,$/;"	f	file:
rgb_to_pixel16	./pixel_ops.h	/^static inline unsigned int rgb_to_pixel16(unsigned int r, unsigned int g,$/;"	f
rgb_to_pixel16_dup	./vga.c	/^static unsigned int rgb_to_pixel16_dup(unsigned int r, unsigned int g, unsigned b)$/;"	f	file:
rgb_to_pixel16bgr	./pixel_ops.h	/^static inline unsigned int rgb_to_pixel16bgr(unsigned int r, unsigned int g,$/;"	f
rgb_to_pixel16bgr_dup	./vga.c	/^static unsigned int rgb_to_pixel16bgr_dup(unsigned int r, unsigned int g,$/;"	f	file:
rgb_to_pixel24	./pixel_ops.h	/^static inline unsigned int rgb_to_pixel24(unsigned int r, unsigned int g,$/;"	f
rgb_to_pixel24bgr	./pixel_ops.h	/^static inline unsigned int rgb_to_pixel24bgr(unsigned int r, unsigned int g,$/;"	f
rgb_to_pixel32	./pixel_ops.h	/^static inline unsigned int rgb_to_pixel32(unsigned int r, unsigned int g,$/;"	f
rgb_to_pixel32_dup	./vga.c	/^static unsigned int rgb_to_pixel32_dup(unsigned int r, unsigned int g, unsigned b)$/;"	f	file:
rgb_to_pixel32bgr	./pixel_ops.h	/^static inline unsigned int rgb_to_pixel32bgr(unsigned int r, unsigned int g,$/;"	f
rgb_to_pixel32bgr_dup	./vga.c	/^static unsigned int rgb_to_pixel32bgr_dup(unsigned int r, unsigned int g, unsigned b)$/;"	f	file:
rgb_to_pixel8	./pixel_ops.h	/^static inline unsigned int rgb_to_pixel8(unsigned int r, unsigned int g,$/;"	f
rgb_to_pixel8_dup	./vga.c	/^static unsigned int rgb_to_pixel8_dup(unsigned int r, unsigned int g, unsigned b)$/;"	f	file:
rgb_to_pixel_dup_func	./vga.c	/^typedef unsigned int rgb_to_pixel_dup_func(unsigned int r, unsigned int g, unsigned b);$/;"	t	file:
rgb_to_pixel_dup_table	./vga.c	/^static rgb_to_pixel_dup_func *rgb_to_pixel_dup_table[NB_DEPTHS] = {$/;"	v	file:
rgbgpio	./blizzard.c	/^    uint8_t rgbgpio;$/;"	m	struct:__anon18	file:
rgbgpio_dir	./blizzard.c	/^    uint8_t rgbgpio_dir;$/;"	m	struct:__anon18	file:
rhdesc_a	./usb-ohci.c	/^    uint32_t rhdesc_a, rhdesc_b;$/;"	m	struct:__anon462	file:
rhdesc_b	./usb-ohci.c	/^    uint32_t rhdesc_a, rhdesc_b;$/;"	m	struct:__anon462	file:
rhea1_ck	./omap_clk.c	/^static struct clk rhea1_ck = {$/;"	v	typeref:struct:clk	file:
rhea2_ck	./omap_clk.c	/^static struct clk rhea2_ck = {$/;"	v	typeref:struct:clk	file:
rhport	./usb-ohci.c	/^    OHCIPort rhport[OHCI_MAX_PORTS];$/;"	m	struct:__anon462	file:
rhstatus	./usb-ohci.c	/^    uint32_t rhstatus;$/;"	m	struct:__anon462	file:
ring	./virtio.c	/^    VRingUsedElem ring[0];$/;"	m	struct:VRingUsed	file:
ring	./virtio.c	/^    uint16_t ring[0];$/;"	m	struct:VRingAvail	file:
ring_free_bytes	./xen_console.c	/^static int ring_free_bytes(struct XenConsole *con)$/;"	f	file:
ring_ref	./xen_console.c	/^    int               ring_ref;$/;"	m	struct:XenConsole	file:
ring_ref	./xen_disk.c	/^    int                 ring_ref;$/;"	m	struct:XenBlkDev	file:
rings	./xen_disk.c	/^    blkif_back_rings_t  rings;$/;"	m	struct:XenBlkDev	file:
ris	./stellaris.c	/^    uint32_t ris;$/;"	m	struct:__anon412	file:
ris	./stellaris_enet.c	/^    uint32_t ris;$/;"	m	struct:__anon415	file:
rising	./pxa2xx_gpio.c	/^    uint32_t rising[PXA2XX_GPIO_BANKS];$/;"	m	struct:PXA2xxGPIOInfo	file:
rlen	./pcnet.c	/^    uint8_t rlen;$/;"	m	struct:pcnet_initblk32	file:
rndis	./usb-net.c	/^    unsigned int rndis;$/;"	m	struct:USBNetState	file:
rndis_clear_responsequeue	./usb-net.c	/^static void rndis_clear_responsequeue(USBNetState *s)$/;"	f	file:
rndis_config_parameter	./usb-net.c	/^struct rndis_config_parameter {$/;"	s	file:
rndis_get_response	./usb-net.c	/^static int rndis_get_response(USBNetState *s, uint8_t *buf)$/;"	f	file:
rndis_halt_msg_type	./usb-net.c	/^typedef struct rndis_halt_msg_type {$/;"	s	file:
rndis_halt_msg_type	./usb-net.c	/^} rndis_halt_msg_type;$/;"	t	typeref:struct:rndis_halt_msg_type	file:
rndis_indicate_status_msg_type	./usb-net.c	/^typedef struct rndis_indicate_status_msg_type {$/;"	s	file:
rndis_indicate_status_msg_type	./usb-net.c	/^} rndis_indicate_status_msg_type;$/;"	t	typeref:struct:rndis_indicate_status_msg_type	file:
rndis_init_cmplt_type	./usb-net.c	/^typedef struct rndis_init_cmplt_type {$/;"	s	file:
rndis_init_cmplt_type	./usb-net.c	/^} rndis_init_cmplt_type;$/;"	t	typeref:struct:rndis_init_cmplt_type	file:
rndis_init_msg_type	./usb-net.c	/^typedef struct rndis_init_msg_type {$/;"	s	file:
rndis_init_msg_type	./usb-net.c	/^} rndis_init_msg_type;$/;"	t	typeref:struct:rndis_init_msg_type	file:
rndis_init_response	./usb-net.c	/^static int rndis_init_response(USBNetState *s, rndis_init_msg_type *buf)$/;"	f	file:
rndis_keepalive_cmplt_type	./usb-net.c	/^typedef struct rndis_keepalive_cmplt_type {$/;"	s	file:
rndis_keepalive_cmplt_type	./usb-net.c	/^} rndis_keepalive_cmplt_type;$/;"	t	typeref:struct:rndis_keepalive_cmplt_type	file:
rndis_keepalive_msg_type	./usb-net.c	/^typedef struct rndis_keepalive_msg_type {$/;"	s	file:
rndis_keepalive_msg_type	./usb-net.c	/^} rndis_keepalive_msg_type;$/;"	t	typeref:struct:rndis_keepalive_msg_type	file:
rndis_keepalive_response	./usb-net.c	/^static int rndis_keepalive_response(USBNetState *s,$/;"	f	file:
rndis_packet_msg_type	./usb-net.c	/^struct rndis_packet_msg_type {$/;"	s	file:
rndis_parse	./usb-net.c	/^static int rndis_parse(USBNetState *s, uint8_t *data, int length)$/;"	f	file:
rndis_query_cmplt_type	./usb-net.c	/^typedef struct rndis_query_cmplt_type {$/;"	s	file:
rndis_query_cmplt_type	./usb-net.c	/^} rndis_query_cmplt_type;$/;"	t	typeref:struct:rndis_query_cmplt_type	file:
rndis_query_msg_type	./usb-net.c	/^typedef struct rndis_query_msg_type {$/;"	s	file:
rndis_query_msg_type	./usb-net.c	/^} rndis_query_msg_type;$/;"	t	typeref:struct:rndis_query_msg_type	file:
rndis_query_response	./usb-net.c	/^static int rndis_query_response(USBNetState *s,$/;"	f	file:
rndis_queue_response	./usb-net.c	/^static void *rndis_queue_response(USBNetState *s, unsigned int length)$/;"	f	file:
rndis_reset_cmplt_type	./usb-net.c	/^typedef struct rndis_reset_cmplt_type {$/;"	s	file:
rndis_reset_cmplt_type	./usb-net.c	/^} rndis_reset_cmplt_type;$/;"	t	typeref:struct:rndis_reset_cmplt_type	file:
rndis_reset_msg_type	./usb-net.c	/^typedef struct rndis_reset_msg_type {$/;"	s	file:
rndis_reset_msg_type	./usb-net.c	/^} rndis_reset_msg_type;$/;"	t	typeref:struct:rndis_reset_msg_type	file:
rndis_reset_response	./usb-net.c	/^static int rndis_reset_response(USBNetState *s, rndis_reset_msg_type *buf)$/;"	f	file:
rndis_response	./usb-net.c	/^struct rndis_response {$/;"	s	file:
rndis_set_cmplt_type	./usb-net.c	/^typedef struct rndis_set_cmplt_type {$/;"	s	file:
rndis_set_cmplt_type	./usb-net.c	/^} rndis_set_cmplt_type;$/;"	t	typeref:struct:rndis_set_cmplt_type	file:
rndis_set_msg_type	./usb-net.c	/^typedef struct rndis_set_msg_type {$/;"	s	file:
rndis_set_msg_type	./usb-net.c	/^} rndis_set_msg_type;$/;"	t	typeref:struct:rndis_set_msg_type	file:
rndis_set_response	./usb-net.c	/^static int rndis_set_response(USBNetState *s,$/;"	f	file:
rndis_state	./usb-net.c	/^    enum rndis_state rndis_state;$/;"	m	struct:USBNetState	typeref:enum:USBNetState::rndis_state	file:
rndis_state	./usb-net.c	/^enum rndis_state$/;"	g	file:
ro	./fdc.c	/^    uint8_t ro;               \/* Is read-only           *\/$/;"	m	struct:fdrive_t	file:
ro	./pflash_cfi01.c	/^    int ro;$/;"	m	struct:pflash_t	file:
ro	./pflash_cfi02.c	/^    int ro;$/;"	m	struct:pflash_t	file:
role	./bt-l2cap.c	/^    int role;$/;"	m	struct:l2cap_instance_s	file:
role	./bt.h	/^    uint8_t	role;$/;"	m	struct:__anon155
role	./bt.h	/^    uint8_t	role;$/;"	m	struct:__anon37
role	./bt.h	/^    uint8_t	role;$/;"	m	struct:__anon66
role	./bt.h	/^    uint8_t	role;$/;"	m	struct:__anon67
role_bmp	./bt-hci.c	/^        uint32_t role_bmp;$/;"	m	struct:bt_hci_s::__anon22	file:
role_discovery_cp	./bt.h	/^} __attribute__ ((packed)) role_discovery_cp;$/;"	t	typeref:struct:__anon65
role_discovery_rp	./bt.h	/^} __attribute__ ((packed)) role_discovery_rp;$/;"	t	typeref:struct:__anon66
role_switch	./bt.h	/^    uint8_t	role_switch;$/;"	m	struct:__anon32
rom_mode	./pflash_cfi02.c	/^    int rom_mode;$/;"	m	struct:pflash_t	file:
rom_reset_data	./pc.c	/^typedef struct rom_reset_data {$/;"	s	file:
rom_size	./device-assignment.c	/^    uint8_t rom_size;$/;"	m	struct:option_rom_header	file:
rop_to_index	./cirrus_vga.c	/^static uint8_t rop_to_index[256];$/;"	v	file:
rotate_on_auto_eoi	./i8259.c	/^    uint8_t rotate_on_auto_eoi;$/;"	m	struct:PicState	file:
round	./omap1.c	/^    int round;$/;"	m	struct:omap_rtc_s	file:
row	./palm.c	/^    int row;$/;"	m	struct:__anon321	file:
row	./pxa.h	/^    int row;$/;"	m	struct:keymap
row	./ssd0303.c	/^    int row;$/;"	m	struct:__anon404	file:
row	./ssd0323.c	/^    int row;$/;"	m	struct:__anon405	file:
row_end	./ssd0323.c	/^    int row_end;$/;"	m	struct:__anon405	file:
row_latch	./omap1.c	/^    uint8_t row_latch;$/;"	m	struct:omap_mpuio_s	file:
row_start	./ssd0323.c	/^    int row_start;$/;"	m	struct:__anon405	file:
row_stride	./xenfb.c	/^    int               row_stride;$/;"	m	struct:XenFB	file:
rowinc	./omap_dss.c	/^            int rowinc;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
rows	./pl110.c	/^    int rows;$/;"	m	struct:__anon339	file:
rows	./syborg_fb.c	/^    uint32_t rows;$/;"	m	struct:__anon422	file:
rptr	./adb.c	/^    int rptr, wptr, count;$/;"	m	struct:KBDState	file:
rptr	./escc.c	/^    int rptr, wptr, count;$/;"	m	struct:__anon244	file:
rptr	./ps2.c	/^    int rptr, wptr, count;$/;"	m	struct:__anon357	file:
rq	./virtio-blk.c	/^    void *rq;$/;"	m	struct:VirtIOBlock	file:
rr1	./ppc405_uc.c	/^    uint32_t rr1;$/;"	m	struct:ppc405_gpio_t	file:
rregs	./escc.c	/^    uint8_t rx, tx, wregs[SERIAL_REGS], rregs[SERIAL_REGS];$/;"	m	struct:ChannelState	file:
rregs	./esp.c	/^    uint8_t rregs[ESP_REGS];$/;"	m	struct:ESPState	file:
rsar	./eepro100.c	/^    uint32_t rsar;$/;"	m	struct:__anon240	file:
rsar	./ne2000.c	/^    uint32_t rsar;$/;"	m	struct:NE2000State	file:
rsp	./omap_mmc.c	/^    uint16_t rsp[8];$/;"	m	struct:omap_mmc_s	file:
rsr	./eepro100.c	/^    uint8_t rsr;$/;"	m	struct:__anon240	file:
rsr	./mcf5206.c	/^    uint8_t rsr;$/;"	m	struct:__anon285	file:
rsr	./ne2000.c	/^    uint8_t rsr;$/;"	m	struct:NE2000State	file:
rssi	./bt.h	/^    int8_t	rssi;$/;"	m	struct:__anon135
rssi	./bt.h	/^    int8_t	rssi;$/;"	m	struct:__anon170
rssi	./bt.h	/^    int8_t	rssi;$/;"	m	struct:__anon171
rssi	./bt.h	/^    int8_t	rssi;$/;"	m	struct:__anon176
rst	./omap2.c	/^    uint32_t rst[4];$/;"	m	struct:omap_prcm_s	file:
rstctrl	./omap2.c	/^    uint32_t rstctrl[1];$/;"	m	struct:omap_prcm_s	file:
rsttime_wkup	./omap2.c	/^    uint32_t rsttime_wkup;$/;"	m	struct:omap_prcm_s	file:
rtar	./pxa.h	/^    uint32_t rtar;$/;"	m	struct:__anon361
rtc	./cbus.c	/^    } rtc;$/;"	m	struct:__anon194	typeref:struct:__anon194::__anon195	file:
rtc	./omap.h	/^    struct omap_rtc_s *rtc;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_rtc_s
rtc	./stellaris.c	/^    uint32_t rtc;$/;"	m	struct:gptm_state	file:
rtc	./twl92230.c	/^    } rtc;$/;"	m	struct:__anon453	typeref:struct:__anon453::__anon454	file:
rtc_base	./pxa.h	/^    target_phys_addr_t rtc_base;$/;"	m	struct:__anon361
rtc_coalesced_timer	./mc146818rtc.c	/^static void rtc_coalesced_timer(void *opaque)$/;"	f	file:
rtc_coalesced_timer_update	./mc146818rtc.c	/^static void rtc_coalesced_timer_update(RTCState *s)$/;"	f	file:
rtc_copy_date	./mc146818rtc.c	/^static void rtc_copy_date(RTCState *s)$/;"	f	file:
rtc_hz	./pxa.h	/^    QEMUTimer *rtc_hz;$/;"	m	struct:__anon361
rtc_init	./mc146818rtc.c	/^RTCState *rtc_init(int base, qemu_irq irq, int base_year)$/;"	f
rtc_init_sqw	./mc146818rtc.c	/^RTCState *rtc_init_sqw(int base, qemu_irq irq, qemu_irq sqw_irq, int base_year)$/;"	f
rtc_irq_raise	./mc146818rtc.c	/^static void rtc_irq_raise(qemu_irq irq) {$/;"	f	file:
rtc_load	./mc146818rtc.c	/^static int rtc_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
rtc_load_td	./mc146818rtc.c	/^static int rtc_load_td(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
rtc_mm_init	./mc146818rtc.c	/^RTCState *rtc_mm_init(target_phys_addr_t base, int it_shift, qemu_irq irq,$/;"	f
rtc_mm_read	./mc146818rtc.c	/^static CPUReadMemoryFunc *rtc_mm_read[] = {$/;"	v	file:
rtc_mm_write	./mc146818rtc.c	/^static CPUWriteMemoryFunc *rtc_mm_write[] = {$/;"	v	file:
rtc_next_second	./mc146818rtc.c	/^static void rtc_next_second(struct tm *tm)$/;"	f	file:
rtc_periodic_timer	./mc146818rtc.c	/^static void rtc_periodic_timer(void *opaque)$/;"	f	file:
rtc_pi	./pxa.h	/^    QEMUTimer *rtc_pi;$/;"	m	struct:__anon361
rtc_rdal1	./pxa.h	/^    QEMUTimer *rtc_rdal1;$/;"	m	struct:__anon361
rtc_rdal2	./pxa.h	/^    QEMUTimer *rtc_rdal2;$/;"	m	struct:__anon361
rtc_read	./mips_jazz.c	/^static CPUReadMemoryFunc *rtc_read[3] = {$/;"	v	file:
rtc_readb	./mips_jazz.c	/^static uint32_t rtc_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
rtc_reset	./mc146818rtc.c	/^static void rtc_reset(void *opaque)$/;"	f	file:
rtc_save	./mc146818rtc.c	/^static void rtc_save(QEMUFile *f, void *opaque)$/;"	f	file:
rtc_save_td	./mc146818rtc.c	/^static void rtc_save_td(QEMUFile *f, void *opaque)$/;"	f	file:
rtc_set_date	./mc146818rtc.c	/^void rtc_set_date(RTCState *s, const struct tm *tm)$/;"	f
rtc_set_date_from_host	./mc146818rtc.c	/^static void rtc_set_date_from_host(RTCState *s)$/;"	f	file:
rtc_set_memory	./mc146818rtc.c	/^void rtc_set_memory(RTCState *s, int addr, int val)$/;"	f
rtc_set_time	./mc146818rtc.c	/^static void rtc_set_time(RTCState *s)$/;"	f	file:
rtc_state	./ipf.c	/^static RTCState *rtc_state;$/;"	v	file:
rtc_state	./pc.c	/^static RTCState *rtc_state;$/;"	v	file:
rtc_swal1	./pxa.h	/^    QEMUTimer *rtc_swal1;$/;"	m	struct:__anon361
rtc_swal2	./pxa.h	/^    QEMUTimer *rtc_swal2;$/;"	m	struct:__anon361
rtc_timer_update	./mc146818rtc.c	/^static void rtc_timer_update(RTCState *s, int64_t current_time)$/;"	f	file:
rtc_update_second	./mc146818rtc.c	/^static void rtc_update_second(void *opaque)$/;"	f	file:
rtc_update_second2	./mc146818rtc.c	/^static void rtc_update_second2(void *opaque)$/;"	f	file:
rtc_write	./mips_jazz.c	/^static CPUWriteMemoryFunc *rtc_write[3] = {$/;"	v	file:
rtc_writeb	./mips_jazz.c	/^static void rtc_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
rtcce	./r2d.c	/^    uint16_t rtcce;$/;"	m	struct:__anon375	file:
rtl8139	./rtl8139.c	/^    RTL8139State rtl8139;$/;"	m	struct:PCIRTL8139State	file:
rtl8139_BasicModeCtrl_read	./rtl8139.c	/^static uint32_t rtl8139_BasicModeCtrl_read(RTL8139State *s)$/;"	f	file:
rtl8139_BasicModeCtrl_write	./rtl8139.c	/^static void rtl8139_BasicModeCtrl_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_BasicModeStatus_read	./rtl8139.c	/^static uint32_t rtl8139_BasicModeStatus_read(RTL8139State *s)$/;"	f	file:
rtl8139_BasicModeStatus_write	./rtl8139.c	/^static void rtl8139_BasicModeStatus_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_CSCR_read	./rtl8139.c	/^static uint16_t rtl8139_CSCR_read(RTL8139State *s)$/;"	f	file:
rtl8139_Cfg9346_read	./rtl8139.c	/^static uint32_t rtl8139_Cfg9346_read(RTL8139State *s)$/;"	f	file:
rtl8139_Cfg9346_write	./rtl8139.c	/^static void rtl8139_Cfg9346_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_ChipCmd_read	./rtl8139.c	/^static uint32_t rtl8139_ChipCmd_read(RTL8139State *s)$/;"	f	file:
rtl8139_ChipCmd_write	./rtl8139.c	/^static void rtl8139_ChipCmd_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_Config0_read	./rtl8139.c	/^static uint32_t rtl8139_Config0_read(RTL8139State *s)$/;"	f	file:
rtl8139_Config0_write	./rtl8139.c	/^static void rtl8139_Config0_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_Config1_read	./rtl8139.c	/^static uint32_t rtl8139_Config1_read(RTL8139State *s)$/;"	f	file:
rtl8139_Config1_write	./rtl8139.c	/^static void rtl8139_Config1_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_Config3_read	./rtl8139.c	/^static uint32_t rtl8139_Config3_read(RTL8139State *s)$/;"	f	file:
rtl8139_Config3_write	./rtl8139.c	/^static void rtl8139_Config3_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_Config4_read	./rtl8139.c	/^static uint32_t rtl8139_Config4_read(RTL8139State *s)$/;"	f	file:
rtl8139_Config4_write	./rtl8139.c	/^static void rtl8139_Config4_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_Config5_read	./rtl8139.c	/^static uint32_t rtl8139_Config5_read(RTL8139State *s)$/;"	f	file:
rtl8139_Config5_write	./rtl8139.c	/^static void rtl8139_Config5_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_CpCmd_read	./rtl8139.c	/^static uint32_t rtl8139_CpCmd_read(RTL8139State *s)$/;"	f	file:
rtl8139_CpCmd_write	./rtl8139.c	/^static void rtl8139_CpCmd_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_IntrMask_read	./rtl8139.c	/^static uint32_t rtl8139_IntrMask_read(RTL8139State *s)$/;"	f	file:
rtl8139_IntrMask_write	./rtl8139.c	/^static void rtl8139_IntrMask_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_IntrMitigate_read	./rtl8139.c	/^static uint32_t rtl8139_IntrMitigate_read(RTL8139State *s)$/;"	f	file:
rtl8139_IntrMitigate_write	./rtl8139.c	/^static void rtl8139_IntrMitigate_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_IntrStatus_read	./rtl8139.c	/^static uint32_t rtl8139_IntrStatus_read(RTL8139State *s)$/;"	f	file:
rtl8139_IntrStatus_write	./rtl8139.c	/^static void rtl8139_IntrStatus_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_MultiIntr_read	./rtl8139.c	/^static uint32_t rtl8139_MultiIntr_read(RTL8139State *s)$/;"	f	file:
rtl8139_MultiIntr_write	./rtl8139.c	/^static void rtl8139_MultiIntr_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_RxBufAddr_read	./rtl8139.c	/^static uint32_t rtl8139_RxBufAddr_read(RTL8139State *s)$/;"	f	file:
rtl8139_RxBufPtr_read	./rtl8139.c	/^static uint32_t rtl8139_RxBufPtr_read(RTL8139State *s)$/;"	f	file:
rtl8139_RxBufPtr_write	./rtl8139.c	/^static void rtl8139_RxBufPtr_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_RxBuf_read	./rtl8139.c	/^static uint32_t rtl8139_RxBuf_read(RTL8139State *s)$/;"	f	file:
rtl8139_RxBuf_write	./rtl8139.c	/^static void rtl8139_RxBuf_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_RxBufferEmpty	./rtl8139.c	/^static int rtl8139_RxBufferEmpty(RTL8139State *s)$/;"	f	file:
rtl8139_RxConfig_read	./rtl8139.c	/^static uint32_t rtl8139_RxConfig_read(RTL8139State *s)$/;"	f	file:
rtl8139_RxConfig_write	./rtl8139.c	/^static void rtl8139_RxConfig_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_RxWrap	./rtl8139.c	/^static int rtl8139_RxWrap(RTL8139State *s)$/;"	f	file:
rtl8139_TSAD_read	./rtl8139.c	/^static uint16_t rtl8139_TSAD_read(RTL8139State *s)$/;"	f	file:
rtl8139_TxAddr_read	./rtl8139.c	/^static uint32_t rtl8139_TxAddr_read(RTL8139State *s, uint32_t txAddrOffset)$/;"	f	file:
rtl8139_TxAddr_write	./rtl8139.c	/^static void rtl8139_TxAddr_write(RTL8139State *s, uint32_t txAddrOffset, uint32_t val)$/;"	f	file:
rtl8139_TxConfig_read	./rtl8139.c	/^static uint32_t rtl8139_TxConfig_read(RTL8139State *s)$/;"	f	file:
rtl8139_TxConfig_write	./rtl8139.c	/^static void rtl8139_TxConfig_write(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_TxConfig_writeb	./rtl8139.c	/^static void rtl8139_TxConfig_writeb(RTL8139State *s, uint32_t val)$/;"	f	file:
rtl8139_TxStatus_read	./rtl8139.c	/^static uint32_t rtl8139_TxStatus_read(RTL8139State *s, uint32_t txRegOffset)$/;"	f	file:
rtl8139_TxStatus_write	./rtl8139.c	/^static void rtl8139_TxStatus_write(RTL8139State *s, uint32_t txRegOffset, uint32_t val)$/;"	f	file:
rtl8139_addr64	./rtl8139.c	/^static inline target_phys_addr_t rtl8139_addr64(uint32_t low, uint32_t high)$/;"	f	file:
rtl8139_can_receive	./rtl8139.c	/^static int rtl8139_can_receive(VLANClientState *vc)$/;"	f	file:
rtl8139_cleanup	./rtl8139.c	/^static void rtl8139_cleanup(VLANClientState *vc)$/;"	f	file:
rtl8139_config_writeable	./rtl8139.c	/^static int rtl8139_config_writeable(RTL8139State *s)$/;"	f	file:
rtl8139_cp_receiver_enabled	./rtl8139.c	/^static int rtl8139_cp_receiver_enabled(RTL8139State *s)$/;"	f	file:
rtl8139_cp_transmitter_enabled	./rtl8139.c	/^static int rtl8139_cp_transmitter_enabled(RTL8139State *s)$/;"	f	file:
rtl8139_cplus_transmit	./rtl8139.c	/^static void rtl8139_cplus_transmit(RTL8139State *s)$/;"	f	file:
rtl8139_cplus_transmit_one	./rtl8139.c	/^static int rtl8139_cplus_transmit_one(RTL8139State *s)$/;"	f	file:
rtl8139_do_receive	./rtl8139.c	/^static ssize_t rtl8139_do_receive(VLANClientState *vc, const uint8_t *buf, size_t size_, int do_interrupt)$/;"	f	file:
rtl8139_get_next_tctr_time	./rtl8139.c	/^static inline int64_t rtl8139_get_next_tctr_time(RTL8139State *s, int64_t current_time)$/;"	f	file:
rtl8139_info	./rtl8139.c	/^static PCIDeviceInfo rtl8139_info = {$/;"	v	file:
rtl8139_io_readb	./rtl8139.c	/^static uint32_t rtl8139_io_readb(void *opaque, uint8_t addr)$/;"	f	file:
rtl8139_io_readl	./rtl8139.c	/^static uint32_t rtl8139_io_readl(void *opaque, uint8_t addr)$/;"	f	file:
rtl8139_io_readw	./rtl8139.c	/^static uint32_t rtl8139_io_readw(void *opaque, uint8_t addr)$/;"	f	file:
rtl8139_io_writeb	./rtl8139.c	/^static void rtl8139_io_writeb(void *opaque, uint8_t addr, uint32_t val)$/;"	f	file:
rtl8139_io_writel	./rtl8139.c	/^static void rtl8139_io_writel(void *opaque, uint8_t addr, uint32_t val)$/;"	f	file:
rtl8139_io_writew	./rtl8139.c	/^static void rtl8139_io_writew(void *opaque, uint8_t addr, uint32_t val)$/;"	f	file:
rtl8139_ioport_map	./rtl8139.c	/^static void rtl8139_ioport_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
rtl8139_ioport_readb	./rtl8139.c	/^static uint32_t rtl8139_ioport_readb(void *opaque, uint32_t addr)$/;"	f	file:
rtl8139_ioport_readl	./rtl8139.c	/^static uint32_t rtl8139_ioport_readl(void *opaque, uint32_t addr)$/;"	f	file:
rtl8139_ioport_readw	./rtl8139.c	/^static uint32_t rtl8139_ioport_readw(void *opaque, uint32_t addr)$/;"	f	file:
rtl8139_ioport_writeb	./rtl8139.c	/^static void rtl8139_ioport_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
rtl8139_ioport_writel	./rtl8139.c	/^static void rtl8139_ioport_writel(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
rtl8139_ioport_writew	./rtl8139.c	/^static void rtl8139_ioport_writew(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
rtl8139_load	./rtl8139.c	/^static int rtl8139_load(QEMUFile* f,void* opaque,int version_id)$/;"	f	file:
rtl8139_mmio_io_addr	./rtl8139.c	/^    int rtl8139_mmio_io_addr;$/;"	m	struct:RTL8139State	file:
rtl8139_mmio_map	./rtl8139.c	/^static void rtl8139_mmio_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
rtl8139_mmio_read	./rtl8139.c	/^static CPUReadMemoryFunc *rtl8139_mmio_read[3] = {$/;"	v	file:
rtl8139_mmio_readb	./rtl8139.c	/^static uint32_t rtl8139_mmio_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
rtl8139_mmio_readl	./rtl8139.c	/^static uint32_t rtl8139_mmio_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
rtl8139_mmio_readw	./rtl8139.c	/^static uint32_t rtl8139_mmio_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
rtl8139_mmio_write	./rtl8139.c	/^static CPUWriteMemoryFunc *rtl8139_mmio_write[3] = {$/;"	v	file:
rtl8139_mmio_writeb	./rtl8139.c	/^static void rtl8139_mmio_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
rtl8139_mmio_writel	./rtl8139.c	/^static void rtl8139_mmio_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
rtl8139_mmio_writew	./rtl8139.c	/^static void rtl8139_mmio_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
rtl8139_receive	./rtl8139.c	/^static ssize_t rtl8139_receive(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
rtl8139_receiver_enabled	./rtl8139.c	/^static int rtl8139_receiver_enabled(RTL8139State *s)$/;"	f	file:
rtl8139_register_devices	./rtl8139.c	/^static void rtl8139_register_devices(void)$/;"	f	file:
rtl8139_reset	./rtl8139.c	/^static void rtl8139_reset(void *opaque)$/;"	f	file:
rtl8139_reset_rxring	./rtl8139.c	/^static void rtl8139_reset_rxring(RTL8139State *s, uint32_t bufferSize)$/;"	f	file:
rtl8139_save	./rtl8139.c	/^static void rtl8139_save(QEMUFile* f,void* opaque)$/;"	f	file:
rtl8139_timer	./rtl8139.c	/^static void rtl8139_timer(void *opaque)$/;"	f	file:
rtl8139_transfer_frame	./rtl8139.c	/^static void rtl8139_transfer_frame(RTL8139State *s, const uint8_t *buf, int size, int do_interrupt)$/;"	f	file:
rtl8139_transmit	./rtl8139.c	/^static void rtl8139_transmit(RTL8139State *s)$/;"	f	file:
rtl8139_transmit_one	./rtl8139.c	/^static int rtl8139_transmit_one(RTL8139State *s, int descriptor)$/;"	f	file:
rtl8139_transmitter_enabled	./rtl8139.c	/^static int rtl8139_transmitter_enabled(RTL8139State *s)$/;"	f	file:
rtl8139_update_irq	./rtl8139.c	/^static void rtl8139_update_irq(RTL8139State *s)$/;"	f	file:
rtl8139_write_buffer	./rtl8139.c	/^static void rtl8139_write_buffer(RTL8139State *s, const void *buf, int size)$/;"	f	file:
rtr	./ppc4xx_devs.c	/^    uint32_t rtr;$/;"	m	struct:ppc4xx_sdram_t	file:
rtrg	./sh_serial.c	/^    int rtrg;$/;"	m	struct:__anon390	file:
rts	./omap.h	/^    int rts;$/;"	m	struct:I2SCodec
rtsr	./pxa.h	/^    uint32_t rtsr;$/;"	m	struct:__anon361
rttr	./pxa.h	/^    uint32_t rttr;$/;"	m	struct:__anon361
rtx	./bt-l2cap.c	/^    QEMUTimer *rtx;$/;"	m	struct:l2cap_instance_s	file:
ru_base	./eepro100.c	/^    uint32_t ru_base;           \/* RU base address *\/$/;"	m	struct:__anon240	file:
ru_idle	./eepro100.c	/^    ru_idle = 0,$/;"	e	enum:__anon239	file:
ru_no_resources	./eepro100.c	/^    ru_no_resources = 2,$/;"	e	enum:__anon239	file:
ru_offset	./eepro100.c	/^    uint32_t ru_offset;         \/* RU address offset *\/$/;"	m	struct:__anon240	file:
ru_ready	./eepro100.c	/^    ru_ready = 4$/;"	e	enum:__anon239	file:
ru_state_t	./eepro100.c	/^} ru_state_t;$/;"	t	typeref:enum:__anon239	file:
ru_suspended	./eepro100.c	/^    ru_suspended = 1,$/;"	e	enum:__anon239	file:
run	./device-assignment.h	/^    int run;$/;"	m	struct:__anon206
running	./omap.h	/^    unsigned char running;$/;"	m	struct:omap_dma_lcd_channel_s
running	./omap1.c	/^    int running;$/;"	m	struct:omap_rtc_s	file:
running	./omap_clk.c	/^    int running;		\/* Is currently ticking *\/$/;"	m	struct:clk	file:
running	./pl080.c	/^    int running;$/;"	m	struct:__anon338	file:
running	./pxa2xx_dma.c	/^    int running;$/;"	m	struct:PXA2xxDMAState	file:
running	./slavio_timer.c	/^    uint32_t running;$/;"	m	struct:SLAVIO_TIMERState	file:
running	./soc_dma.h	/^    int running;$/;"	m	struct:soc_dma_ch_s
running	./syborg_timer.c	/^    int running;$/;"	m	struct:__anon437	file:
running_irq	./arm_gic.c	/^    int running_irq[NCPU];$/;"	m	struct:gic_state	file:
running_priority	./arm_gic.c	/^    int running_priority[NCPU];$/;"	m	struct:gic_state	file:
rvic	./mpcore.c	/^    qemu_irq rvic[4][64];$/;"	m	struct:__anon293	file:
rw	./cbus.c	/^    int rw;$/;"	m	struct:__anon192	file:
rw	./mac_dbdma.c	/^    DBDMA_rw rw;$/;"	m	struct:DBDMA_channel	file:
rw_ack_intr	./etraxfs_timer.c	/^    uint32_t rw_ack_intr;$/;"	m	struct:etrax_timer	file:
rw_intr_mask	./etraxfs_timer.c	/^    uint32_t rw_intr_mask;$/;"	m	struct:etrax_timer	file:
rw_mode	./i8254.h	/^    uint8_t rw_mode;$/;"	m	struct:PITChannelState
rw_tmr0_ctrl	./etraxfs_timer.c	/^    uint32_t rw_tmr0_ctrl;$/;"	m	struct:etrax_timer	file:
rw_tmr0_div	./etraxfs_timer.c	/^    uint32_t rw_tmr0_div;$/;"	m	struct:etrax_timer	file:
rw_tmr1_ctrl	./etraxfs_timer.c	/^    uint32_t rw_tmr1_ctrl;$/;"	m	struct:etrax_timer	file:
rw_tmr1_div	./etraxfs_timer.c	/^    uint32_t rw_tmr1_div;$/;"	m	struct:etrax_timer	file:
rw_wd_ctrl	./etraxfs_timer.c	/^    uint32_t rw_wd_ctrl;$/;"	m	struct:etrax_timer	file:
rx	./escc.c	/^    uint8_t rx, tx, wregs[SERIAL_REGS], rregs[SERIAL_REGS];$/;"	m	struct:ChannelState	file:
rx	./omap2.c	/^        uint32_t rx;$/;"	m	struct:omap_mcspi_s::omap_mcspi_ch_s	file:
rx	./stellaris_enet.c	/^    } rx[31];$/;"	m	struct:__anon415	typeref:struct:__anon415::__anon416	file:
rx_alignment_errors	./eepro100.c	/^    uint32_t rx_good_frames, rx_crc_errors, rx_alignment_errors,$/;"	m	struct:__anon237	file:
rx_bandwith	./bt.h	/^    uint32_t	rx_bandwith;$/;"	m	struct:__anon55
rx_bandwith	./bt.h	/^    uint32_t	rx_bandwith;$/;"	m	struct:__anon56
rx_buf_addr	./eepro100.c	/^    uint32_t rx_buf_addr;       \/* void * *\/$/;"	m	struct:__anon236	file:
rx_buffer	./mipsnet.c	/^    uint8_t rx_buffer[MAX_ETH_FRAME_SIZE];$/;"	m	struct:MIPSnetState	file:
rx_cdt_errors	./eepro100.c	/^        rx_resource_errors, rx_overrun_errors, rx_cdt_errors,$/;"	m	struct:__anon237	file:
rx_cnt	./sh_serial.c	/^    uint8_t rx_cnt;$/;"	m	struct:__anon390	file:
rx_config	./tusb6010.c	/^    uint32_t rx_config[15];$/;"	m	struct:TUSBState	file:
rx_count	./mipsnet.c	/^    uint32_t rx_count;$/;"	m	struct:MIPSnetState	file:
rx_crc_errors	./eepro100.c	/^    uint32_t rx_good_frames, rx_crc_errors, rx_alignment_errors,$/;"	m	struct:__anon237	file:
rx_descriptor	./mcf_fec.c	/^    uint32_t rx_descriptor;$/;"	m	struct:__anon287	file:
rx_dma	./omap_mmc.c	/^    int rx_dma;$/;"	m	struct:omap_mmc_s	file:
rx_enabled	./mcf_fec.c	/^    int rx_enabled;$/;"	m	struct:__anon287	file:
rx_enabled	./mcf_uart.c	/^    int rx_enabled;$/;"	m	struct:__anon290	file:
rx_fifo	./pl022.c	/^    uint16_t rx_fifo[8];$/;"	m	struct:__anon333	file:
rx_fifo	./pxa2xx.c	/^    uint32_t rx_fifo[16];$/;"	m	struct:__anon363	file:
rx_fifo	./pxa2xx.c	/^    uint8_t rx_fifo[64];$/;"	m	struct:PXA2xxFIrState	file:
rx_fifo	./pxa2xx_mmci.c	/^    uint8_t rx_fifo[32];$/;"	m	struct:PXA2xxMMCIState	file:
rx_fifo	./sh_serial.c	/^    uint8_t rx_fifo[SH_RX_FIFO_LENGTH]; \/* frdr \/ rdr *\/$/;"	m	struct:__anon390	file:
rx_fifo	./smc91c111.c	/^    int rx_fifo[NUM_PACKETS];$/;"	m	struct:__anon395	file:
rx_fifo	./stellaris_enet.c	/^    uint8_t *rx_fifo;$/;"	m	struct:__anon415	file:
rx_fifo	./xilinx_uartlite.c	/^    uint8_t rx_fifo[8];$/;"	m	struct:xlx_uartlite	file:
rx_fifo_head	./pl022.c	/^    int rx_fifo_head;$/;"	m	struct:__anon333	file:
rx_fifo_len	./pl022.c	/^    int rx_fifo_len;$/;"	m	struct:__anon333	file:
rx_fifo_len	./smc91c111.c	/^    int rx_fifo_len;$/;"	m	struct:__anon395	file:
rx_fifo_len	./stellaris_enet.c	/^    int rx_fifo_len;$/;"	m	struct:__anon415	file:
rx_fifo_len	./xilinx_uartlite.c	/^    unsigned int rx_fifo_len;$/;"	m	struct:xlx_uartlite	file:
rx_fifo_pos	./xilinx_uartlite.c	/^    unsigned int rx_fifo_pos;$/;"	m	struct:xlx_uartlite	file:
rx_good_frames	./eepro100.c	/^    uint32_t rx_good_frames, rx_crc_errors, rx_alignment_errors,$/;"	m	struct:__anon237	file:
rx_head	./sh_serial.c	/^    uint8_t rx_head;$/;"	m	struct:__anon390	file:
rx_intr	./usb-musb.c	/^    uint16_t rx_intr;$/;"	m	struct:MUSBState	file:
rx_len	./pxa.h	/^    int rx_len;$/;"	m	struct:PXA2xxI2SState
rx_len	./pxa2xx.c	/^    int rx_len;$/;"	m	struct:PXA2xxFIrState	file:
rx_len	./pxa2xx_mmci.c	/^    int rx_len;$/;"	m	struct:PXA2xxMMCIState	file:
rx_level	./pxa2xx.c	/^    int rx_level;$/;"	m	struct:__anon363	file:
rx_mask	./usb-musb.c	/^    uint16_t rx_mask;$/;"	m	struct:MUSBState	file:
rx_mode_bits	./rtl8139.c	/^enum rx_mode_bits {$/;"	g	file:
rx_overrun_errors	./eepro100.c	/^        rx_resource_errors, rx_overrun_errors, rx_cdt_errors,$/;"	m	struct:__anon237	file:
rx_pkt_len	./bt.h	/^    uint16_t	rx_pkt_len;$/;"	m	struct:__anon173
rx_pkt_len	./bt.h	/^    uint16_t	rx_pkt_len;$/;"	m	struct:__anon174
rx_queue	./musicpal.c	/^    uint32_t rx_queue[4];$/;"	m	struct:mv88w8618_eth_state	file:
rx_rate	./omap.h	/^    int rx_rate;$/;"	m	struct:I2SCodec
rx_rate	./omap1.c	/^    int rx_rate;$/;"	m	struct:omap_mcbsp_s	file:
rx_read	./mipsnet.c	/^    uint32_t rx_read;$/;"	m	struct:MIPSnetState	file:
rx_req	./omap1.c	/^    int rx_req;$/;"	m	struct:omap_mcbsp_s	file:
rx_resource_errors	./eepro100.c	/^        rx_resource_errors, rx_overrun_errors, rx_cdt_errors,$/;"	m	struct:__anon237	file:
rx_ring	./xen_nic.c	/^    netif_rx_back_ring_t  rx_ring;$/;"	m	struct:XenNetDev	file:
rx_ring_ref	./xen_nic.c	/^    int                   rx_ring_ref;$/;"	m	struct:XenNetDev	file:
rx_short_frame_errors	./eepro100.c	/^        rx_short_frame_errors;$/;"	m	struct:__anon237	file:
rx_start	./pxa2xx.c	/^    int rx_start;$/;"	m	struct:PXA2xxFIrState	file:
rx_start	./pxa2xx.c	/^    int rx_start;$/;"	m	struct:__anon363	file:
rx_start	./pxa2xx_mmci.c	/^    int rx_start;$/;"	m	struct:PXA2xxMMCIState	file:
rx_swallow	./omap.h	/^    qemu_irq rx_swallow;$/;"	m	struct:I2SCodec
rx_tail	./sh_serial.c	/^    uint8_t rx_tail;$/;"	m	struct:__anon390	file:
rx_vq	./virtio-net.c	/^    VirtQueue *rx_vq;$/;"	m	struct:VirtIONet	file:
rxavail	./omap2.c	/^        int rxavail;$/;"	m	struct:omap_eac_s::__anon303	file:
rxbuf	./omap1.c	/^    uint16_t rxbuf;$/;"	m	struct:omap_uwire_s	file:
rxbuf	./omap2.c	/^        uint32_t rxbuf[EAC_BUF_LEN];$/;"	m	struct:omap_eac_s::__anon303	file:
rxbuf	./omap_dss.c	/^        uint16_t rxbuf;$/;"	m	struct:omap_dss_s::__anon308	file:
rxbuf	./xilinx_ethlite.c	/^    unsigned int rxbuf;$/;"	m	struct:xlx_ethlite	file:
rxbuf_min_shift	./e1000.c	/^    uint32_t rxbuf_min_shift;$/;"	m	struct:E1000State_st	file:
rxbuf_size	./e1000.c	/^    uint32_t rxbuf_size;$/;"	m	struct:E1000State_st	file:
rxbufsize	./e1000.c	/^rxbufsize(uint32_t v)$/;"	f	file:
rxcarr	./ppc405_uc.c	/^    uint32_t rxcarr;$/;"	m	struct:ppc40x_mal_t	file:
rxcasr	./ppc405_uc.c	/^    uint32_t rxcasr;$/;"	m	struct:ppc40x_mal_t	file:
rxcount	./usb-musb.c	/^    uint16_t rxcount;$/;"	m	struct:__anon458	file:
rxcr	./eepro100.c	/^    uint8_t rxcr;$/;"	m	struct:__anon240	file:
rxcr	./ne2000.c	/^    uint8_t rxcr;$/;"	m	struct:NE2000State	file:
rxctpr	./ppc405_uc.c	/^    uint32_t rxctpr[2];$/;"	m	struct:ppc40x_mal_t	file:
rxdeir	./ppc405_uc.c	/^    uint32_t rxdeir;$/;"	m	struct:ppc40x_mal_t	file:
rxdrq	./omap1.c	/^    qemu_irq rxdrq;$/;"	m	struct:omap_mcbsp_s	file:
rxdrq	./omap2.c	/^        qemu_irq rxdrq;$/;"	m	struct:omap_eac_s::__anon303	file:
rxdrq	./omap2.c	/^        qemu_irq rxdrq;$/;"	m	struct:omap_mcspi_s::omap_mcspi_ch_s	file:
rxeobisr	./ppc405_uc.c	/^    uint32_t rxeobisr;$/;"	m	struct:ppc40x_mal_t	file:
rxi	./sh_serial.c	/^    qemu_irq rxi;$/;"	m	struct:__anon390	file:
rxint	./escc.c	/^    uint32_t rxint, txint, rxint_under_svc, txint_under_svc;$/;"	m	struct:ChannelState	file:
rxint_under_svc	./escc.c	/^    uint32_t rxint, txint, rxint_under_svc, txint_under_svc;$/;"	m	struct:ChannelState	file:
rxirq	./omap1.c	/^    qemu_irq rxirq;$/;"	m	struct:omap_mcbsp_s	file:
rxirq	./omap1.c	/^    qemu_irq rxirq;$/;"	m	struct:omap_uwire_s	file:
rxlen	./omap2.c	/^        int rxlen;$/;"	m	struct:omap_eac_s::__anon303	file:
rxlen	./omap_i2c.c	/^    int rxlen;$/;"	m	struct:omap_i2c_s	file:
rxoff	./omap2.c	/^        int rxoff;$/;"	m	struct:omap_eac_s::__anon303	file:
rxs	./xen_nic.c	/^    struct netif_rx_sring *rxs;$/;"	m	struct:XenNetDev	typeref:struct:XenNetDev::netif_rx_sring	file:
ryar1	./pxa.h	/^    uint32_t ryar1;$/;"	m	struct:__anon361
ryar2	./pxa.h	/^    uint32_t ryar2;$/;"	m	struct:__anon361
rythm	./fmopl.h	/^	UINT8 rythm;		\/* Rythm mode , key flag *\/$/;"	m	struct:fm_opl_f
s1	./vga.c	/^static int s1, s2;$/;"	v	file:
s1d13745_init	./blizzard.c	/^void *s1d13745_init(qemu_irq gpio_int)$/;"	f
s1d13745_read	./blizzard.c	/^uint16_t s1d13745_read(void *opaque, int dc)$/;"	f
s1d13745_write	./blizzard.c	/^void s1d13745_write(void *opaque, int dc, uint16_t value)$/;"	f
s1d13745_write_block	./blizzard.c	/^void s1d13745_write_block(void *opaque, int dc,$/;"	f
s2	./vga.c	/^static int s1, s2;$/;"	v	file:
s_spk	./pcspk.c	/^static const char *s_spk = "pcspk";$/;"	v	file:
sa	./ppc405_uc.c	/^    uint32_t sa[4];$/;"	m	struct:ppc405_dma_t	file:
sac	./stellaris.c	/^    uint32_t sac;$/;"	m	struct:__anon412	file:
sample	./cbus.c	/^    uint16_t sample;$/;"	m	struct:__anon194	file:
sample_buf	./pcspk.c	/^    uint8_t sample_buf[PCSPK_BUF_LEN];$/;"	m	struct:__anon331	file:
samples	./adlib.c	/^    int left, pos, samples;$/;"	m	struct:__anon7	file:
samples	./gus.c	/^    int samples;$/;"	m	struct:GUSState	file:
samples	./pcspk.c	/^    unsigned int samples;$/;"	m	struct:__anon331	file:
sata_read_ptr	./firm_buffer_manager.c	/^void* sata_read_ptr;$/;"	v
sata_write_ptr	./firm_buffer_manager.c	/^void* sata_write_ptr;$/;"	v
save_config	./virtio.h	/^    void (*save_config)(void * opaque, QEMUFile *f);$/;"	m	struct:__anon472
save_queue	./virtio.h	/^    void (*save_queue)(void * opaque, int n, QEMUFile *f);$/;"	m	struct:__anon472
saved_address	./i2c.c	/^    int saved_address;$/;"	m	struct:i2c_bus	file:
saved_data	./etraxfs_dma.c	/^  uint32_t                      saved_data;$/;"	m	struct:dma_descr_context	file:
saved_data_buf	./etraxfs_dma.c	/^  uint32_t                      saved_data_buf;$/;"	m	struct:dma_descr_context	file:
sbc	./lsi53c895a.c	/^    uint32_t sbc;$/;"	m	struct:__anon281	file:
sbi_base	./sun4m.c	/^    target_phys_addr_t sbi_base;$/;"	m	struct:sun4d_hwdef	file:
sbi_init	./sbi.c	/^void *sbi_init(target_phys_addr_t addr, qemu_irq **irq, qemu_irq **cpu_irq,$/;"	f
sbi_load	./sbi.c	/^static int sbi_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
sbi_mem_read	./sbi.c	/^static CPUReadMemoryFunc *sbi_mem_read[3] = {$/;"	v	file:
sbi_mem_readl	./sbi.c	/^static uint32_t sbi_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sbi_mem_write	./sbi.c	/^static CPUWriteMemoryFunc *sbi_mem_write[3] = {$/;"	v	file:
sbi_mem_writel	./sbi.c	/^static void sbi_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
sbi_reset	./sbi.c	/^static void sbi_reset(void *opaque)$/;"	f	file:
sbi_save	./sbi.c	/^static void sbi_save(QEMUFile *f, void *opaque)$/;"	f	file:
sbi_set_irq	./sbi.c	/^static void sbi_set_irq(void *opaque, int irq, int level)$/;"	f	file:
sbi_set_timer_irq_cpu	./sbi.c	/^static void sbi_set_timer_irq_cpu(void *opaque, int cpu, int level)$/;"	f	file:
sbms	./lsi53c895a.c	/^    uint32_t sbms;$/;"	m	struct:__anon281	file:
sbook_id	./sun4m.c	/^    sbook_id,$/;"	e	enum:__anon419	file:
sbook_init	./sun4m.c	/^static void sbook_init(ram_addr_t RAM_size,$/;"	f	file:
sbook_machine	./sun4m.c	/^static QEMUMachine sbook_machine = {$/;"	v	file:
sbr	./lsi53c895a.c	/^    uint8_t sbr;$/;"	m	struct:__anon281	file:
scale_lcd_color	./musicpal.c	/^static uint8_t scale_lcd_color(uint8_t col)$/;"	f	file:
scan	./tsc210x.c	/^        int scan;$/;"	m	struct:__anon450::__anon451	file:
scan_enable	./bt.h	/^    uint8_t	scan_enable;$/;"	m	struct:__anon92
scan_enable_bits	./bt.h	/^enum scan_enable_bits {$/;"	g
scan_enabled	./ps2.c	/^    int scan_enabled;$/;"	m	struct:__anon359	file:
scan_option_rom	./device-assignment.c	/^static int scan_option_rom(uint8_t devfn, void *roms, ram_addr_t offset)$/;"	f	file:
scancode2linux	./xenfb.c	/^static const unsigned char scancode2linux[512] = {$/;"	v	file:
scancode_set	./ps2.c	/^    int scancode_set; \/* 1=XT, 2=AT, 3=PS\/2 *\/$/;"	m	struct:__anon359	file:
scb_stat	./eepro100.c	/^    uint8_t scb_stat;           \/* SCB stat\/ack byte *\/$/;"	m	struct:__anon240	file:
scb_stat_ack	./eepro100.c	/^enum scb_stat_ack {$/;"	g	file:
scgc	./stellaris.c	/^    uint32_t scgc[3];$/;"	m	struct:__anon410	file:
scid	./bt.h	/^    uint16_t	scid;$/;"	m	struct:__anon180
scid	./bt.h	/^    uint16_t	scid;$/;"	m	struct:__anon181
scid	./bt.h	/^    uint16_t	scid;$/;"	m	struct:__anon182
scid	./bt.h	/^    uint16_t	scid;$/;"	m	struct:__anon184
scid	./bt.h	/^    uint16_t	scid;$/;"	m	struct:__anon187
scid	./bt.h	/^    uint16_t	scid;$/;"	m	struct:__anon188
scid	./lsi53c895a.c	/^    uint8_t scid;$/;"	m	struct:__anon281	file:
scl	./mips_malta.c	/^  uint8_t scl;$/;"	m	struct:_eeprom24c0x_t	file:
scls_id	./sun4m.c	/^    scls_id,$/;"	e	enum:__anon419	file:
scls_init	./sun4m.c	/^static void scls_init(ram_addr_t RAM_size,$/;"	f	file:
scls_machine	./sun4m.c	/^static QEMUMachine scls_machine = {$/;"	v	file:
scntl0	./lsi53c895a.c	/^    uint8_t scntl0;$/;"	m	struct:__anon281	file:
scntl1	./lsi53c895a.c	/^    uint8_t scntl1;$/;"	m	struct:__anon281	file:
scntl2	./lsi53c895a.c	/^    uint8_t scntl2;$/;"	m	struct:__anon281	file:
scntl3	./lsi53c895a.c	/^    uint8_t scntl3;$/;"	m	struct:__anon281	file:
sco	./usb-bt.c	/^    } evt, acl, sco;$/;"	m	struct:USBBtState	typeref:struct:USBBtState::usb_hci_in_fifo_s	file:
sco_max_pkt	./bt.h	/^    uint16_t	sco_max_pkt;$/;"	m	struct:__anon103
sco_max_pkt	./bt.h	/^    uint16_t	sco_max_pkt;$/;"	m	struct:__anon128
sco_mtu	./bt.h	/^    uint8_t	sco_mtu;$/;"	m	struct:__anon103
sco_mtu	./bt.h	/^    uint8_t	sco_mtu;$/;"	m	struct:__anon128
sco_packet_type	./bt.h	/^enum sco_packet_type {$/;"	g
scoop_gpio_handler_update	./zaurus.c	/^static inline void scoop_gpio_handler_update(ScoopInfo *s) {$/;"	f	file:
scoop_gpio_in_get	./zaurus.c	/^qemu_irq *scoop_gpio_in_get(ScoopInfo *s)$/;"	f
scoop_gpio_out_set	./zaurus.c	/^void scoop_gpio_out_set(ScoopInfo *s, int line,$/;"	f
scoop_gpio_set	./zaurus.c	/^void scoop_gpio_set(void *opaque, int line, int level)$/;"	f
scoop_init	./zaurus.c	/^ScoopInfo *scoop_init(PXA2xxState *cpu,$/;"	f
scoop_load	./zaurus.c	/^static int scoop_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
scoop_readb	./zaurus.c	/^static uint32_t scoop_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
scoop_readfn	./zaurus.c	/^static CPUReadMemoryFunc *scoop_readfn[] = {$/;"	v	file:
scoop_save	./zaurus.c	/^static void scoop_save(QEMUFile *f, void *opaque)$/;"	f	file:
scoop_writeb	./zaurus.c	/^static void scoop_writeb(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
scoop_writefn	./zaurus.c	/^static CPUWriteMemoryFunc *scoop_writefn[] = {$/;"	v	file:
scount	./es1370.c	/^    uint32_t scount;$/;"	m	struct:chan	file:
scpwm	./omap2.c	/^    int scpwm;$/;"	m	struct:omap_gp_timer_s	file:
scr	./mcf5206.c	/^    uint8_t scr;$/;"	m	struct:__anon285	file:
scr	./omap1.c	/^    uint8_t scr;$/;"	m	struct:omap_uart_s	file:
scr	./sd.c	/^    uint8_t scr[8];$/;"	m	struct:SDState	file:
scr	./serial.c	/^    uint8_t scr;$/;"	m	struct:SerialState	file:
scr	./sh_serial.c	/^    uint8_t scr;$/;"	m	struct:__anon390	file:
scr	./tc6393xb.c	/^    } scr;$/;"	m	struct:TC6393xbState	typeref:struct:TC6393xbState::__anon444	file:
scr_height	./tc6393xb.c	/^    uint32_t scr_width, scr_height; \/* in pixels *\/$/;"	m	struct:TC6393xbState	file:
scr_width	./tc6393xb.c	/^    uint32_t scr_width, scr_height; \/* in pixels *\/$/;"	m	struct:TC6393xbState	file:
scratch	./lsi53c895a.c	/^    uint32_t scratch[18]; \/* SCRATCHA-SCRATCHR *\/$/;"	m	struct:__anon281	file:
scratch	./omap2.c	/^    uint32_t scratch[20];$/;"	m	struct:omap_prcm_s	file:
scratch	./tusb6010.c	/^    uint32_t scratch;$/;"	m	struct:TUSBState	file:
scratch	./vmware_vga.c	/^    uint32_t *scratch;$/;"	m	struct:vmsvga_state_s	file:
scratch_size	./vmware_vga.c	/^    int scratch_size;$/;"	m	struct:vmsvga_state_s	file:
screen_dump	./vga_int.h	/^    vga_hw_screen_dump_ptr screen_dump;$/;"	m	struct:VGACommonState
screen_dump_dcl	./vga.c	/^static DisplayChangeListener *screen_dump_dcl;$/;"	v	file:
screen_dump_filename	./vga.c	/^static char *screen_dump_filename;$/;"	v	file:
screen_state_t	./jazz_led.c	/^} screen_state_t;$/;"	t	typeref:enum:__anon273	file:
script_ram	./lsi53c895a.c	/^    uint32_t script_ram[2048];$/;"	m	struct:__anon281	file:
script_ram_base	./lsi53c895a.c	/^    uint32_t script_ram_base;$/;"	m	struct:__anon281	file:
scsi	./virtio-blk.c	/^    struct virtio_scsi_inhdr *scsi;$/;"	m	struct:VirtIOBlockReq	typeref:struct:VirtIOBlockReq::virtio_scsi_inhdr	file:
scsi_buf	./usb-msd.c	/^    uint8_t *scsi_buf;$/;"	m	struct:__anon457	file:
scsi_bus_new	./qdev.c	/^void scsi_bus_new(DeviceState *host, SCSIAttachFn attach)$/;"	f
scsi_cancel_io	./scsi-disk.c	/^static void scsi_cancel_io(SCSIDevice *d, uint32_t tag)$/;"	f	file:
scsi_cancel_io	./scsi-generic.c	/^static void scsi_cancel_io(SCSIDevice *d, uint32_t tag)$/;"	f	file:
scsi_command_complete	./scsi-disk.c	/^static void scsi_command_complete(SCSIRequest *r, int status, int sense)$/;"	f	file:
scsi_command_complete	./scsi-generic.c	/^static void scsi_command_complete(void *opaque, int ret)$/;"	f	file:
scsi_completionfn	./scsi-disk.h	/^typedef void (*scsi_completionfn)(void *opaque, int reason, uint32_t tag,$/;"	t
scsi_destroy	./scsi-disk.c	/^static void scsi_destroy(SCSIDevice *d)$/;"	f	file:
scsi_destroy	./scsi-generic.c	/^static void scsi_destroy(SCSIDevice *d)$/;"	f	file:
scsi_dev	./esp.c	/^    SCSIDevice *scsi_dev[ESP_MAX_DEVS];$/;"	m	struct:ESPState	file:
scsi_dev	./lsi53c895a.c	/^    SCSIDevice *scsi_dev[LSI_MAX_DEVS];$/;"	m	struct:__anon281	file:
scsi_dev	./usb-msd.c	/^    SCSIDevice *scsi_dev;$/;"	m	struct:__anon457	file:
scsi_disk_init	./scsi-disk.c	/^SCSIDevice *scsi_disk_init(BlockDriverState *bdrv, int tcq,$/;"	f
scsi_dma_restart_bh	./scsi-disk.c	/^static void scsi_dma_restart_bh(void *opaque)$/;"	f	file:
scsi_dma_restart_cb	./scsi-disk.c	/^static void scsi_dma_restart_cb(void *opaque, int running, int reason)$/;"	f	file:
scsi_find_request	./scsi-disk.c	/^static SCSIRequest *scsi_find_request(SCSIDeviceState *s, uint32_t tag)$/;"	f	file:
scsi_find_request	./scsi-generic.c	/^static SCSIRequest *scsi_find_request(SCSIDeviceState *s, uint32_t tag)$/;"	f	file:
scsi_generic_init	./scsi-generic.c	/^SCSIDevice *scsi_generic_init(BlockDriverState *bdrv, int tcq,$/;"	f
scsi_get_buf	./scsi-disk.c	/^static uint8_t *scsi_get_buf(SCSIDevice *d, uint32_t tag)$/;"	f	file:
scsi_get_buf	./scsi-generic.c	/^static uint8_t *scsi_get_buf(SCSIDevice *d, uint32_t tag)$/;"	f	file:
scsi_handle_write_error	./scsi-disk.c	/^static int scsi_handle_write_error(SCSIRequest *r, int error)$/;"	f	file:
scsi_len	./usb-msd.c	/^    uint32_t scsi_len;$/;"	m	struct:__anon457	file:
scsi_length	./scsi-generic.c	/^static int scsi_length(uint8_t *cmd, int blocksize, int *cmdlen, uint32_t *len)$/;"	f	file:
scsi_new_request	./scsi-disk.c	/^static SCSIRequest *scsi_new_request(SCSIDeviceState *s, uint32_t tag)$/;"	f	file:
scsi_new_request	./scsi-generic.c	/^static SCSIRequest *scsi_new_request(SCSIDeviceState *s, uint32_t tag)$/;"	f	file:
scsi_read_complete	./scsi-disk.c	/^static void scsi_read_complete(void * opaque, int ret)$/;"	f	file:
scsi_read_complete	./scsi-generic.c	/^static void scsi_read_complete(void * opaque, int ret)$/;"	f	file:
scsi_read_data	./scsi-disk.c	/^static void scsi_read_data(SCSIDevice *d, uint32_t tag)$/;"	f	file:
scsi_read_data	./scsi-generic.c	/^static void scsi_read_data(SCSIDevice *d, uint32_t tag)$/;"	f	file:
scsi_reason	./scsi-disk.h	/^enum scsi_reason {$/;"	g
scsi_remove_request	./scsi-disk.c	/^static void scsi_remove_request(SCSIRequest *r)$/;"	f	file:
scsi_remove_request	./scsi-generic.c	/^static void scsi_remove_request(SCSIRequest *r)$/;"	f	file:
scsi_send_command	./scsi-disk.c	/^static int32_t scsi_send_command(SCSIDevice *d, uint32_t tag,$/;"	f	file:
scsi_send_command	./scsi-generic.c	/^static int32_t scsi_send_command(SCSIDevice *d, uint32_t tag,$/;"	f	file:
scsi_stream_length	./scsi-generic.c	/^static int scsi_stream_length(uint8_t *cmd, int blocksize, int *cmdlen, uint32_t *len)$/;"	f	file:
scsi_write_complete	./scsi-disk.c	/^static void scsi_write_complete(void * opaque, int ret)$/;"	f	file:
scsi_write_complete	./scsi-generic.c	/^static void scsi_write_complete(void * opaque, int ret)$/;"	f	file:
scsi_write_data	./scsi-disk.c	/^static int scsi_write_data(SCSIDevice *d, uint32_t tag)$/;"	f	file:
scsi_write_data	./scsi-generic.c	/^static int scsi_write_data(SCSIDevice *d, uint32_t tag)$/;"	f	file:
scsi_write_request	./scsi-disk.c	/^static void scsi_write_request(SCSIRequest *r)$/;"	f	file:
sctl	./es1370.c	/^    uint32_t sctl;$/;"	m	struct:ES1370State	file:
sctl_fmt	./es1370.c	/^    uint32_t sctl_fmt;$/;"	m	struct:chan_bits	file:
sctl_inten	./es1370.c	/^    uint32_t sctl_inten;$/;"	m	struct:chan_bits	file:
sctl_loopsel	./es1370.c	/^    uint32_t sctl_loopsel;$/;"	m	struct:chan_bits	file:
sctl_pause	./es1370.c	/^    uint32_t sctl_pause;$/;"	m	struct:chan_bits	file:
sctl_sh_fmt	./es1370.c	/^    uint32_t sctl_sh_fmt;$/;"	m	struct:chan_bits	file:
scu_control	./mpcore.c	/^    uint32_t scu_control;$/;"	m	struct:mpcore_priv_state	file:
sd	./ssi-sd.c	/^    SDState *sd;$/;"	m	struct:__anon407	file:
sd_ac	./sd.h	/^    sd_ac,	\/* addressed -- no data transfer *\/$/;"	e	enum:__anon383
sd_acmd_type	./sd.c	/^static const sd_cmd_type_t sd_acmd_type[64] = {$/;"	v	file:
sd_adtc	./sd.h	/^    sd_adtc,	\/* addressed with data transfer *\/$/;"	e	enum:__anon383
sd_app_command	./sd.c	/^static sd_rsp_type_t sd_app_command(SDState *sd,$/;"	f	file:
sd_bc	./sd.h	/^    sd_bc = 0,	\/* broadcast -- no response *\/$/;"	e	enum:__anon383
sd_bcr	./sd.h	/^    sd_bcr,	\/* broadcast with response *\/$/;"	e	enum:__anon383
sd_blk_read	./sd.c	/^static void sd_blk_read(SDState *sd, uint32_t addr, uint32_t len)$/;"	f	file:
sd_blk_write	./sd.c	/^static void sd_blk_write(SDState *sd, uint32_t addr, uint32_t len)$/;"	f	file:
sd_card_identification_mode	./sd.c	/^        sd_card_identification_mode,$/;"	e	enum:SDState::__anon381	file:
sd_cardchange	./sd.c	/^static void sd_cardchange(void *opaque)$/;"	f	file:
sd_cmd_class	./sd.c	/^static const int sd_cmd_class[64] = {$/;"	v	file:
sd_cmd_type	./sd.c	/^static const sd_cmd_type_t sd_cmd_type[64] = {$/;"	v	file:
sd_cmd_type_t	./sd.h	/^} sd_cmd_type_t;$/;"	t	typeref:enum:__anon383
sd_crc16	./sd.c	/^static uint16_t sd_crc16(void *message, size_t width)$/;"	f	file:
sd_crc7	./sd.c	/^static uint8_t sd_crc7(void *message, size_t width)$/;"	f	file:
sd_csd_rw_mask	./sd.c	/^static const uint8_t sd_csd_rw_mask[16] = {$/;"	v	file:
sd_data_ready	./sd.c	/^int sd_data_ready(SDState *sd)$/;"	f
sd_data_transfer_mode	./sd.c	/^        sd_data_transfer_mode,$/;"	e	enum:SDState::__anon381	file:
sd_disconnect_state	./sd.c	/^        sd_disconnect_state,$/;"	e	enum:SDState::__anon382	file:
sd_do_command	./sd.c	/^int sd_do_command(SDState *sd, SDRequest *req,$/;"	f
sd_enable	./sd.c	/^void sd_enable(SDState *sd, int enable)$/;"	f
sd_erase	./sd.c	/^static void sd_erase(SDState *sd)$/;"	f	file:
sd_function_switch	./sd.c	/^static void sd_function_switch(SDState *sd, uint32_t arg)$/;"	f	file:
sd_identification_state	./sd.c	/^        sd_identification_state,$/;"	e	enum:SDState::__anon382	file:
sd_idle_state	./sd.c	/^        sd_idle_state = 0,$/;"	e	enum:SDState::__anon382	file:
sd_inactive	./sd.c	/^        sd_inactive,$/;"	e	enum:SDState::__anon381	file:
sd_inactive_state	./sd.c	/^        sd_inactive_state = -1,$/;"	e	enum:SDState::__anon382	file:
sd_init	./sd.c	/^SDState *sd_init(BlockDriverState *bs, int is_spi)$/;"	f
sd_lock_command	./sd.c	/^static void sd_lock_command(SDState *sd)$/;"	f	file:
sd_none	./sd.h	/^    sd_none = -1,$/;"	e	enum:__anon383
sd_nore	./omap_mmc.c	/^    sd_nore = 0,	\/* no response *\/$/;"	e	enum:__anon309	file:
sd_normal_command	./sd.c	/^static sd_rsp_type_t sd_normal_command(SDState *sd,$/;"	f	file:
sd_programming_state	./sd.c	/^        sd_programming_state,$/;"	e	enum:SDState::__anon382	file:
sd_r0	./sd.c	/^    sd_r0 = 0,    \/* no response *\/$/;"	e	enum:__anon380	file:
sd_r1	./omap_mmc.c	/^    sd_r1,		\/* normal response command *\/$/;"	e	enum:__anon309	file:
sd_r1	./sd.c	/^    sd_r1,        \/* normal response command *\/$/;"	e	enum:__anon380	file:
sd_r1b	./omap_mmc.c	/^    sd_r1b = -1,$/;"	e	enum:__anon309	file:
sd_r1b	./sd.c	/^    sd_r1b = -1,$/;"	e	enum:__anon380	file:
sd_r2	./omap_mmc.c	/^    sd_r2,		\/* CID, CSD registers *\/$/;"	e	enum:__anon309	file:
sd_r2_i	./sd.c	/^    sd_r2_i,      \/* CID register *\/$/;"	e	enum:__anon380	file:
sd_r2_s	./sd.c	/^    sd_r2_s,      \/* CSD register *\/$/;"	e	enum:__anon380	file:
sd_r3	./omap_mmc.c	/^    sd_r3,		\/* OCR register *\/$/;"	e	enum:__anon309	file:
sd_r3	./sd.c	/^    sd_r3,        \/* OCR register *\/$/;"	e	enum:__anon380	file:
sd_r6	./omap_mmc.c	/^    sd_r6 = 6,		\/* Published RCA response *\/$/;"	e	enum:__anon309	file:
sd_r6	./sd.c	/^    sd_r6 = 6,    \/* Published RCA response *\/$/;"	e	enum:__anon380	file:
sd_r7	./sd.c	/^    sd_r7,        \/* Operating voltage *\/$/;"	e	enum:__anon380	file:
sd_read_data	./sd.c	/^uint8_t sd_read_data(SDState *sd)$/;"	f
sd_ready_state	./sd.c	/^        sd_ready_state,$/;"	e	enum:SDState::__anon382	file:
sd_receivingdata_state	./sd.c	/^        sd_receivingdata_state,$/;"	e	enum:SDState::__anon382	file:
sd_req_crc_validate	./sd.c	/^static int sd_req_crc_validate(SDRequest *req)$/;"	f	file:
sd_reset	./sd.c	/^static void sd_reset(SDState *sd, BlockDriverState *bdrv)$/;"	f	file:
sd_response_r1_make	./sd.c	/^static void sd_response_r1_make(SDState *sd,$/;"	f	file:
sd_response_r3_make	./sd.c	/^static void sd_response_r3_make(SDState *sd, uint8_t *response)$/;"	f	file:
sd_response_r6_make	./sd.c	/^static void sd_response_r6_make(SDState *sd, uint8_t *response)$/;"	f	file:
sd_response_r7_make	./sd.c	/^static void sd_response_r7_make(SDState *sd, uint8_t *response)$/;"	f	file:
sd_rsp_type_t	./omap_mmc.c	/^} sd_rsp_type_t;$/;"	t	typeref:enum:__anon309	file:
sd_rsp_type_t	./sd.c	/^} sd_rsp_type_t;$/;"	t	typeref:enum:__anon380	file:
sd_sendingdata_state	./sd.c	/^        sd_sendingdata_state,$/;"	e	enum:SDState::__anon382	file:
sd_set_cardstatus	./sd.c	/^static void sd_set_cardstatus(SDState *sd)$/;"	f	file:
sd_set_cb	./sd.c	/^void sd_set_cb(SDState *sd, qemu_irq readonly, qemu_irq insert)$/;"	f
sd_set_cid	./sd.c	/^static void sd_set_cid(SDState *sd)$/;"	f	file:
sd_set_csd	./sd.c	/^static void sd_set_csd(SDState *sd, uint32_t size)$/;"	f	file:
sd_set_ocr	./sd.c	/^static void sd_set_ocr(SDState *sd)$/;"	f	file:
sd_set_rca	./sd.c	/^static void sd_set_rca(SDState *sd)$/;"	f	file:
sd_set_scr	./sd.c	/^static void sd_set_scr(SDState *sd)$/;"	f	file:
sd_set_sdstatus	./sd.c	/^static void sd_set_sdstatus(SDState *sd)$/;"	f	file:
sd_set_status	./sd.c	/^static void sd_set_status(SDState *sd)$/;"	f	file:
sd_standby_state	./sd.c	/^        sd_standby_state,$/;"	e	enum:SDState::__anon382	file:
sd_status	./sd.c	/^    uint8_t sd_status[64];$/;"	m	struct:SDState	file:
sd_transfer_state	./sd.c	/^        sd_transfer_state,$/;"	e	enum:SDState::__anon382	file:
sd_wp_addr	./sd.c	/^static inline int sd_wp_addr(SDState *sd, uint32_t addr)$/;"	f	file:
sd_wpbits	./sd.c	/^static uint32_t sd_wpbits(SDState *sd, uint32_t addr)$/;"	f	file:
sd_write_data	./sd.c	/^void sd_write_data(SDState *sd, uint8_t value)$/;"	f
sda	./mips_malta.c	/^  uint8_t sda;$/;"	m	struct:_eeprom24c0x_t	file:
sdata	./ppc405_uc.c	/^    uint8_t sdata;$/;"	m	struct:ppc4xx_i2c_t	file:
sdid	./lsi53c895a.c	/^    uint8_t sdid;$/;"	m	struct:__anon281	file:
sdio	./omap_mmc.c	/^    uint16_t sdio;$/;"	m	struct:omap_mmc_s	file:
sdma_fclk	./omap_clk.c	/^static struct clk sdma_fclk = {$/;"	v	typeref:struct:clk	file:
sdma_iclk	./omap_clk.c	/^static struct clk sdma_iclk = {$/;"	v	typeref:struct:clk	file:
sdmpow	./r2d.c	/^    uint16_t sdmpow;$/;"	m	struct:__anon375	file:
sdp_attr_get	./bt-sdp.c	/^static ssize_t sdp_attr_get(struct bt_l2cap_sdp_state_s *sdp,$/;"	f	file:
sdp_attr_match	./bt-sdp.c	/^static int sdp_attr_match(struct sdp_service_record_s *record,$/;"	f	file:
sdp_attr_max_size	./bt-sdp.c	/^static int sdp_attr_max_size(struct sdp_def_data_element_s *element,$/;"	f	file:
sdp_attr_write	./bt-sdp.c	/^static int sdp_attr_write(uint8_t *data,$/;"	f	file:
sdp_attributeid_compare	./bt-sdp.c	/^static int sdp_attributeid_compare(const struct sdp_service_attribute_s *a,$/;"	f	file:
sdp_datalen	./bt-sdp.c	/^static ssize_t sdp_datalen(const uint8_t **element, ssize_t *left)$/;"	f	file:
sdp_def_attribute_s	./bt-sdp.c	/^    struct sdp_def_attribute_s {$/;"	s	struct:sdp_def_service_s	file:
sdp_def_data_element_s	./bt-sdp.c	/^        struct sdp_def_data_element_s {$/;"	s	struct:sdp_def_service_s::sdp_def_attribute_s	file:
sdp_def_service_s	./bt-sdp.c	/^struct sdp_def_service_s {$/;"	s	file:
sdp_proto_uuid	./bt.h	/^enum sdp_proto_uuid {$/;"	g
sdp_service_attribute_s	./bt-sdp.c	/^        struct sdp_service_attribute_s {$/;"	s	struct:bt_l2cap_sdp_state_s::sdp_service_record_s	file:
sdp_service_db_build	./bt-sdp.c	/^static void sdp_service_db_build(struct bt_l2cap_sdp_state_s *sdp,$/;"	f	file:
sdp_service_record_build	./bt-sdp.c	/^static void sdp_service_record_build(struct sdp_service_record_s *record,$/;"	f	file:
sdp_service_record_s	./bt-sdp.c	/^    struct sdp_service_record_s {$/;"	s	struct:bt_l2cap_sdp_state_s	file:
sdp_svc_attr_match	./bt-sdp.c	/^static int sdp_svc_attr_match(struct bt_l2cap_sdp_state_s *sdp,$/;"	f	file:
sdp_svc_match	./bt-sdp.c	/^static int sdp_svc_match(struct bt_l2cap_sdp_state_s *sdp,$/;"	f	file:
sdp_svc_search	./bt-sdp.c	/^static ssize_t sdp_svc_search(struct bt_l2cap_sdp_state_s *sdp,$/;"	f	file:
sdp_svc_search_attr_get	./bt-sdp.c	/^static ssize_t sdp_svc_search_attr_get(struct bt_l2cap_sdp_state_s *sdp,$/;"	f	file:
sdp_uuid_compare	./bt-sdp.c	/^static int sdp_uuid_compare(const int *a, const int *b)$/;"	f	file:
sdp_uuid_match	./bt-sdp.c	/^static int sdp_uuid_match(struct sdp_service_record_s *record,$/;"	f	file:
sdram_base	./ppc4xx_devs.c	/^static always_inline target_phys_addr_t sdram_base (uint32_t bcr)$/;"	f	file:
sdram_bcr	./ppc4xx_devs.c	/^static uint32_t sdram_bcr (target_phys_addr_t ram_base,$/;"	f	file:
sdram_map_bcr	./ppc4xx_devs.c	/^static void sdram_map_bcr (ppc4xx_sdram_t *sdram)$/;"	f	file:
sdram_reset	./ppc4xx_devs.c	/^static void sdram_reset (void *opaque)$/;"	f	file:
sdram_set_bcr	./ppc4xx_devs.c	/^static void sdram_set_bcr (uint32_t *bcrp, uint32_t bcr, int enabled)$/;"	f	file:
sdram_size	./omap.h	/^    unsigned long sdram_size;$/;"	m	struct:omap_mpu_state_s
sdram_size	./omap_sx1.c	103;"	d	file:
sdram_size	./ppc4xx_devs.c	/^static target_ulong sdram_size (uint32_t bcr)$/;"	f	file:
sdram_unmap_bcr	./ppc4xx_devs.c	/^static void sdram_unmap_bcr (ppc4xx_sdram_t *sdram)$/;"	f	file:
sdrc	./omap.h	/^    struct omap_sdrc_s *sdrc;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_sdrc_s
sdu	./bt-l2cap.c	/^        uint8_t sdu[65536]; \/* TODO: dynamically allocate *\/$/;"	m	struct:l2cap_instance_s::l2cap_chan_s	file:
sdu_in	./bt.h	/^    void (*sdu_in)(void *opaque, const uint8_t *data, int len);$/;"	m	struct:bt_l2cap_conn_params_s
sdu_out	./bt.h	/^    uint8_t *(*sdu_out)(struct bt_l2cap_conn_params_s *chan, int len);$/;"	m	struct:bt_l2cap_conn_params_s
sdu_submit	./bt.h	/^    void (*sdu_submit)(struct bt_l2cap_conn_params_s *chan);$/;"	m	struct:bt_l2cap_conn_params_s
sec_offset	./twl92230.c	/^        int sec_offset;$/;"	m	struct:__anon453::__anon454	file:
second_timer	./mc146818rtc.c	/^    QEMUTimer *second_timer;$/;"	m	struct:RTCState	file:
second_timer2	./mc146818rtc.c	/^    QEMUTimer *second_timer2;$/;"	m	struct:RTCState	file:
secondary_cpu_reset	./sun4m.c	/^static void secondary_cpu_reset(void *opaque)$/;"	f	file:
secs	./onenand.c	/^    int secs;$/;"	m	struct:__anon310	file:
secs_cur	./onenand.c	/^    int secs_cur;$/;"	m	struct:__anon310	file:
sect	./fdc.c	/^    uint8_t sect;$/;"	m	struct:fdrive_t	file:
sector	./extboot.c	/^	uint64_t sector;$/;"	m	struct:extboot_cmd::__anon250	file:
sector	./ide.c	/^    uint8_t sector;$/;"	m	struct:IDEState	file:
sector	./scsi-disk.c	/^    uint64_t sector;$/;"	m	struct:SCSIRequest	file:
sector	./virtio-blk.h	/^    uint64_t sector;$/;"	m	struct:virtio_blk_outhdr
sector_count	./scsi-disk.c	/^    uint32_t sector_count;$/;"	m	struct:SCSIRequest	file:
sector_entry	./ssd_trim_manager.h	/^typedef struct sector_entry$/;"	s
sector_entry	./ssd_trim_manager.h	/^}sector_entry;$/;"	t	typeref:struct:sector_entry
sector_len	./gumstix.c	/^static const int sector_len = 128 * 1024;$/;"	v	file:
sector_len	./mips_r4k.c	/^static const int sector_len = 32 * 1024;$/;"	v	file:
sector_len	./pflash_cfi01.c	/^    target_phys_addr_t sector_len;$/;"	m	struct:pflash_t	file:
sector_len	./pflash_cfi02.c	/^    uint32_t sector_len;$/;"	m	struct:pflash_t	file:
sector_nb	./firm_buffer_manager.h	/^	int32_t sector_nb;$/;"	m	struct:event_queue_entry
sector_nb	./ftl_buffer.h	/^	int64_t sector_nb;$/;"	m	struct:st_ftl_buff
sector_nb	./ssd_trim_manager.c	/^	int64_t sector_nb;$/;"	m	struct:trim_test	file:
sector_nb	./ssd_trim_manager.c	/^	int64_t sector_nb;$/;"	m	struct:trimmed_sector_entry	file:
sector_nb	./ssd_trim_manager.h	/^	int64_t sector_nb;$/;"	m	struct:sector_entry
sector_num	./ide.c	/^    int64_t sector_num;$/;"	m	struct:BMDMAState	file:
sector_number	./xen_blkif.h	/^	blkif_sector_t sector_number;\/* start sector idx on disk (r\/w only)  *\/$/;"	m	struct:blkif_x86_32_request
sector_number	./xen_blkif.h	/^	blkif_sector_t sector_number;\/* start sector idx on disk (r\/w only)  *\/$/;"	m	struct:blkif_x86_64_request
sector_size	./omap_sx1.c	104;"	d	file:
sector_write_timer	./ide.c	/^    QEMUTimer *sector_write_timer; \/* only used for win2k install hack *\/$/;"	m	struct:IDEState	file:
sectors	./extboot.c	/^	uint16_t sectors;$/;"	m	struct:extboot_cmd::__anon249	file:
sectors	./ide.c	/^    int cylinders, heads, sectors;$/;"	m	struct:IDEState	file:
sectors	./virtio-blk.h	/^    uint8_t sectors;$/;"	m	struct:virtio_blk_config
security_status	./smbios.h	/^    uint8_t security_status;$/;"	m	struct:smbios_type_3
seg	./xen_blkif.h	/^	struct blkif_request_segment seg[BLKIF_MAX_SEGMENTS_PER_REQUEST];$/;"	m	struct:blkif_x86_32_request	typeref:struct:blkif_x86_32_request::blkif_request_segment
seg	./xen_blkif.h	/^	struct blkif_request_segment seg[BLKIF_MAX_SEGMENTS_PER_REQUEST];$/;"	m	struct:blkif_x86_64_request	typeref:struct:blkif_x86_64_request::blkif_request_segment
seg_max	./virtio-blk.h	/^    uint32_t seg_max;$/;"	m	struct:virtio_blk_config
segment	./extboot.c	/^	uint16_t segment;$/;"	m	struct:extboot_cmd::__anon250	file:
segments	./jazz_led.c	/^    uint8_t segments;$/;"	m	struct:LedState	file:
sel	./cbus.c	/^    int sel;$/;"	m	struct:__anon192	file:
sel	./devices.h	/^    qemu_irq sel;$/;"	m	struct:__anon208
select	./ide.c	/^    uint8_t select;$/;"	m	struct:IDEState	file:
select_watchdog	./watchdog.c	/^int select_watchdog(const char *p)$/;"	f
select_watchdog_action	./watchdog.c	/^int select_watchdog_action(const char *p)$/;"	f
selfcheck	./nseries.c	/^    int selfcheck;$/;"	m	struct:mipid_s	file:
send	./i2c.h	/^    i2c_send_cb send;$/;"	m	struct:__anon269
send	./omap.h	/^    void (*send)(void *opaque, uint16_t data);$/;"	m	struct:uWireSlave
send_byte	./smbus.h	/^    void (*send_byte)(SMBusDevice *dev, uint8_t val);$/;"	m	struct:__anon394
send_cnt	./ssd_log_manager.c	/^double send_cnt = 0;$/;"	v
send_command	./scsi-disk.h	/^    int32_t (*send_command)(SCSIDevice *s, uint32_t tag, uint8_t *buf,$/;"	m	struct:SCSIDevice
send_fail_cnt	./ssd_log_manager.c	/^int send_fail_cnt = 0;$/;"	v
sens_edge	./omap1.c	/^    uint32_t sens_edge;$/;"	m	struct:omap_intr_handler_bank_s	file:
sense	./esp.c	/^    uint32_t sense;$/;"	m	struct:ESPState	file:
sense	./lsi53c895a.c	/^    int sense;$/;"	m	struct:__anon281	file:
sense	./scsi-disk.c	/^    int sense;$/;"	m	struct:SCSIDeviceState	file:
sense	./spitz.c	/^    qemu_irq sense[SPITZ_KEY_SENSE_NUM];$/;"	m	struct:__anon401	file:
sense_key	./ide.c	/^    uint8_t sense_key;$/;"	m	struct:IDEState	file:
sense_len	./virtio-blk.h	/^    uint32_t sense_len;$/;"	m	struct:virtio_scsi_inhdr
sense_state	./spitz.c	/^    uint16_t sense_state;$/;"	m	struct:__anon401	file:
sensebuf	./scsi-generic.c	/^    uint8_t sensebuf[SCSI_SENSE_BUF_SIZE];$/;"	m	struct:SCSIDeviceState	file:
senselen	./scsi-generic.c	/^    uint8_t senselen;$/;"	m	struct:SCSIDeviceState	file:
ser	./escc.c	/^    ser, kbd, mouse,$/;"	e	enum:__anon243	file:
ser_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, fd_irq, me_irq, cs_irq, ecc_irq;$/;"	m	struct:sun4m_hwdef	file:
ser_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, fd_irq, me_irq;$/;"	m	struct:sun4c_hwdef	file:
ser_irq	./sun4m.c	/^    int ser_irq, ms_kb_irq, me_irq;$/;"	m	struct:sun4d_hwdef	file:
ser_read	./etraxfs_ser.c	/^static CPUReadMemoryFunc *ser_read[] = {$/;"	v	file:
ser_readl	./etraxfs_ser.c	/^static uint32_t ser_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
ser_update_irq	./etraxfs_ser.c	/^static void ser_update_irq(struct etrax_serial *s)$/;"	f	file:
ser_write	./etraxfs_ser.c	/^static CPUWriteMemoryFunc *ser_write[] = {$/;"	v	file:
ser_writel	./etraxfs_ser.c	/^ser_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
serial	./omap1.c	/^    SerialState *serial; \/* TODO *\/$/;"	m	struct:omap_uart_s	file:
serial_base	./sun4m.c	/^    target_phys_addr_t serial_base, fd_base;$/;"	m	struct:sun4c_hwdef	file:
serial_base	./sun4m.c	/^    target_phys_addr_t serial_base, fd_base;$/;"	m	struct:sun4m_hwdef	file:
serial_base	./sun4m.c	/^    target_phys_addr_t serial_base;$/;"	m	struct:sun4d_hwdef	file:
serial_can_receive	./escc.c	/^static int serial_can_receive(void *opaque)$/;"	f	file:
serial_can_receive	./etraxfs_ser.c	/^static int serial_can_receive(void *opaque)$/;"	f	file:
serial_can_receive	./serial.c	/^static int serial_can_receive(SerialState *s)$/;"	f	file:
serial_can_receive1	./serial.c	/^static int serial_can_receive1(void *opaque)$/;"	f	file:
serial_config	./omap2.c	/^    uint32_t serial_config;$/;"	m	struct:omap_sti_s	file:
serial_event	./escc.c	/^static void serial_event(void *opaque, int event)$/;"	f	file:
serial_event	./etraxfs_ser.c	/^static void serial_event(void *opaque, int event)$/;"	f	file:
serial_event	./serial.c	/^static void serial_event(void *opaque, int event)$/;"	f	file:
serial_init	./serial.c	/^SerialState *serial_init(int base, qemu_irq irq, int baudbase,$/;"	f
serial_init_core	./serial.c	/^static void serial_init_core(SerialState *s, qemu_irq irq, int baudbase,$/;"	f	file:
serial_io	./ipf.c	/^static int serial_io[MAX_SERIAL_PORTS] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 };$/;"	v	file:
serial_io	./mips_r4k.c	/^static int serial_io[MAX_SERIAL_PORTS] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 };$/;"	v	file:
serial_io	./pc.c	/^static int serial_io[MAX_SERIAL_PORTS] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 };$/;"	v	file:
serial_io	./sun4u.c	/^static const int serial_io[MAX_SERIAL_PORTS] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 };$/;"	v	file:
serial_ioport_read	./serial.c	/^static uint32_t serial_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
serial_ioport_write	./serial.c	/^static void serial_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
serial_irq	./ipf.c	/^static int serial_irq[MAX_SERIAL_PORTS] = { 4, 3, 4, 3 };$/;"	v	file:
serial_irq	./mips_r4k.c	/^static int serial_irq[MAX_SERIAL_PORTS] = { 4, 3, 4, 3 };$/;"	v	file:
serial_irq	./pc.c	/^static int serial_irq[MAX_SERIAL_PORTS] = { 4, 3, 4, 3 };$/;"	v	file:
serial_irq	./sun4u.c	/^static const int serial_irq[MAX_SERIAL_PORTS] = { 4, 3, 4, 3 };$/;"	v	file:
serial_load	./serial.c	/^static int serial_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
serial_mm_init	./serial.c	/^SerialState *serial_mm_init (target_phys_addr_t base, int it_shift,$/;"	f
serial_mm_read	./ppc405_uc.c	/^static CPUReadMemoryFunc *serial_mm_read[] = {$/;"	v	file:
serial_mm_read	./serial.c	/^static CPUReadMemoryFunc *serial_mm_read[] = {$/;"	v	file:
serial_mm_readb	./serial.c	/^uint32_t serial_mm_readb (void *opaque, target_phys_addr_t addr)$/;"	f
serial_mm_readl	./serial.c	/^uint32_t serial_mm_readl (void *opaque, target_phys_addr_t addr)$/;"	f
serial_mm_readw	./serial.c	/^uint32_t serial_mm_readw (void *opaque, target_phys_addr_t addr)$/;"	f
serial_mm_write	./ppc405_uc.c	/^static CPUWriteMemoryFunc *serial_mm_write[] = {$/;"	v	file:
serial_mm_write	./serial.c	/^static CPUWriteMemoryFunc *serial_mm_write[] = {$/;"	v	file:
serial_mm_writeb	./serial.c	/^void serial_mm_writeb (void *opaque,$/;"	f
serial_mm_writel	./serial.c	/^void serial_mm_writel (void *opaque,$/;"	f
serial_mm_writew	./serial.c	/^void serial_mm_writew (void *opaque,$/;"	f
serial_number_str	./smbios.h	/^    uint8_t serial_number_str;$/;"	m	struct:smbios_type_1
serial_number_str	./smbios.h	/^    uint8_t serial_number_str;$/;"	m	struct:smbios_type_3
serial_receive	./etraxfs_ser.c	/^static void serial_receive(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
serial_receive1	./escc.c	/^static void serial_receive1(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
serial_receive1	./serial.c	/^static void serial_receive1(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
serial_receive_break	./escc.c	/^static void serial_receive_break(ChannelState *s)$/;"	f	file:
serial_receive_break	./serial.c	/^static void serial_receive_break(SerialState *s)$/;"	f	file:
serial_receive_byte	./escc.c	/^static void serial_receive_byte(ChannelState *s, int ch)$/;"	f	file:
serial_reset	./serial.c	/^static void serial_reset(void *opaque)$/;"	f	file:
serial_save	./serial.c	/^static void serial_save(QEMUFile *f, void *opaque)$/;"	f	file:
serial_str	./virtio-blk.c	/^    char serial_str[BLOCK_SERIAL_STRLEN + 1];$/;"	m	struct:VirtIOBlock	file:
serial_update_irq	./serial.c	/^static void serial_update_irq(SerialState *s)$/;"	f	file:
serial_update_msl	./serial.c	/^static void serial_update_msl(SerialState *s)$/;"	f	file:
serial_update_parameters	./serial.c	/^static void serial_update_parameters(SerialState *s)$/;"	f	file:
serial_xmit	./serial.c	/^static void serial_xmit(void *opaque)$/;"	f	file:
servSock	./ssd_log_manager.c	/^int servSock;$/;"	v
service_class_id	./bt.h	/^enum service_class_id {$/;"	g
service_list	./bt-sdp.c	/^    } *service_list;$/;"	m	struct:bt_l2cap_sdp_state_s	typeref:struct:bt_l2cap_sdp_state_s::sdp_service_record_s	file:
service_type	./bt.h	/^    uint8_t	service_type;		\/* 1 = best effort *\/$/;"	m	struct:__anon63
service_type	./bt.h	/^    uint8_t	service_type;$/;"	m	struct:__anon186
services	./bt-sdp.c	/^    int services;$/;"	m	struct:bt_l2cap_sdp_state_s	file:
servicing	./openpic.c	/^    IRQ_queue_t servicing;$/;"	m	struct:IRQ_dst_t	file:
session	./usb-musb.c	/^    int session;$/;"	m	struct:MUSBState	file:
set_16bit	./e1000.c	/^set_16bit(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_afh_classification_cp	./bt.h	/^} __attribute__ ((packed)) set_afh_classification_cp;$/;"	t	typeref:struct:__anon109
set_afh_classification_rp	./bt.h	/^} __attribute__ ((packed)) set_afh_classification_rp;$/;"	t	typeref:struct:__anon110
set_alarm	./m48t59.c	/^static void set_alarm (m48t59_t *NVRAM)$/;"	f	file:
set_algorythm	./fmopl.c	/^static void set_algorythm( OPL_CH *CH)$/;"	f	file:
set_ar_dr	./fmopl.c	/^INLINE void set_ar_dr(FM_OPL *OPL,int slot,int v)$/;"	f
set_bit	./apic.c	/^static inline void set_bit(uint32_t *tab, int index)$/;"	f	file:
set_bit	./openpic.c	/^static inline void set_bit (uint32_t *field, int bit)$/;"	f	file:
set_config	./virtio.h	/^    void (*set_config)(VirtIODevice *vdev, const uint8_t *config);$/;"	m	struct:VirtIODevice
set_conn_encrypt_cp	./bt.h	/^} __attribute__ ((packed)) set_conn_encrypt_cp;$/;"	t	typeref:struct:__anon43
set_conn_ptype_cp	./bt.h	/^} __attribute__ ((packed)) set_conn_ptype_cp;$/;"	t	typeref:struct:__anon41
set_counter	./cuda.c	/^static void set_counter(CUDAState *s, CUDATimer *ti, unsigned int val)$/;"	f	file:
set_ctrl	./e1000.c	/^set_ctrl(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_cu_state	./eepro100.c	/^static void set_cu_state(EEPRO100State * s, cu_state_t state)$/;"	f	file:
set_dlen	./e1000.c	/^set_dlen(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_eecd	./e1000.c	/^set_eecd(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_event_flt_cp	./bt.h	/^} __attribute__ ((packed)) set_event_flt_cp;$/;"	t	typeref:struct:__anon74
set_event_mask_cp	./bt.h	/^} __attribute__ ((packed)) set_event_mask_cp;$/;"	t	typeref:struct:__anon73
set_features	./virtio.h	/^    void (*set_features)(VirtIODevice *vdev, uint32_t val);$/;"	m	struct:VirtIODevice
set_icr	./e1000.c	/^set_icr(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_ics	./e1000.c	/^set_ics(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_imc	./e1000.c	/^set_imc(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_ims	./e1000.c	/^set_ims(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_interrupt_cause	./e1000.c	/^set_interrupt_cause(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_irq	./pci.c	/^    pci_set_irq_fn set_irq;$/;"	m	struct:PCIBus	file:
set_kernel_args	./arm_boot.c	/^static void set_kernel_args(struct arm_boot_info *info,$/;"	f	file:
set_kernel_args_old	./arm_boot.c	/^static void set_kernel_args_old(struct arm_boot_info *info,$/;"	f	file:
set_ksl_tl	./fmopl.c	/^INLINE void set_ksl_tl(FM_OPL *OPL,int slot,int v)$/;"	f
set_mdic	./e1000.c	/^set_mdic(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_mul	./fmopl.c	/^INLINE void set_mul(FM_OPL *OPL,int slot,int v)$/;"	f
set_next_tick	./dp8393x.c	/^static void set_next_tick(dp8393xState *s)$/;"	f	file:
set_next_tick	./rc4030.c	/^static void set_next_tick(rc4030State *s)$/;"	f	file:
set_rate	./omap.h	/^    void (*set_rate)(void *opaque, int in, int out);$/;"	m	struct:I2SCodec
set_rdt	./e1000.c	/^set_rdt(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_reg	./sh_intc.h	/^    unsigned long set_reg, clr_reg, reg_width, field_width;$/;"	m	struct:intc_prio_reg
set_reg	./sh_intc.h	/^    unsigned long set_reg, clr_reg, reg_width;$/;"	m	struct:intc_mask_reg
set_ru_state	./eepro100.c	/^static void set_ru_state(EEPRO100State * s, ru_state_t state)$/;"	f	file:
set_rx_control	./e1000.c	/^set_rx_control(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_rxint	./escc.c	/^static inline void set_rxint(ChannelState *s)$/;"	f	file:
set_sl_rr	./fmopl.c	/^INLINE void set_sl_rr(FM_OPL *OPL,int slot,int v)$/;"	f
set_tctl	./e1000.c	/^set_tctl(E1000State *s, int index, uint32_t val)$/;"	f	file:
set_time	./m48t59.c	/^static void set_time (m48t59_t *NVRAM, struct tm *tm)$/;"	f	file:
set_txint	./escc.c	/^static inline void set_txint(ChannelState *s)$/;"	f	file:
set_up_watchdog	./m48t59.c	/^static void set_up_watchdog (m48t59_t *NVRAM, uint8_t value)$/;"	f	file:
set_update	./omap_dma.c	/^    int set_update;$/;"	m	struct:omap_dma_channel_s	file:
set_usb_string	./usb.c	/^int set_usb_string(uint8_t *buf, const char *str)$/;"	f
set_volume	./ac97.c	/^static void set_volume (AC97LinkState *s, int index,$/;"	f	file:
setup	./bt.h	/^    int setup;$/;"	m	struct:bt_device_s
setup	./omap1.c	/^    uint16_t setup[5];$/;"	m	struct:omap_uwire_s	file:
setup_buf	./usb.h	/^    uint8_t setup_buf[8];$/;"	m	struct:USBDevice
setup_fn	./soc_dma.h	/^    soc_dma_transfer_t setup_fn;$/;"	m	struct:soc_dma_s
setup_index	./usb.h	/^    int setup_index;$/;"	m	struct:USBDevice
setup_len	./usb-musb.c	/^    int setup_len;$/;"	m	struct:MUSBState	file:
setup_len	./usb.h	/^    int setup_len;$/;"	m	struct:USBDevice
setup_state	./usb.h	/^    int setup_state;$/;"	m	struct:USBDevice
setup_sync_conn_cp	./bt.h	/^} __attribute__ ((packed)) setup_sync_conn_cp;$/;"	t	typeref:struct:__anon55
setuptime	./omap2.c	/^    uint32_t setuptime[2];$/;"	m	struct:omap_prcm_s	file:
sfbr	./lsi53c895a.c	/^    uint8_t sfbr;$/;"	m	struct:__anon281	file:
sfs	./lsi53c895a.c	/^    uint32_t sfs;$/;"	m	struct:__anon281	file:
sg	./ide.c	/^    QEMUSGList sg;$/;"	m	struct:IDEState	file:
sg	./ppc405_uc.c	/^    uint32_t sg[4];$/;"	m	struct:ppc405_dma_t	file:
sgc	./ppc405_uc.c	/^    uint32_t sgc;$/;"	m	struct:ppc405_dma_t	file:
sh7750_init	./sh7750.c	/^SH7750State *sh7750_init(CPUSH4State * cpu)$/;"	f
sh7750_io_device	./sh.h	/^} sh7750_io_device;$/;"	t	typeref:struct:__anon385
sh7750_irl	./sh7750.c	/^qemu_irq sh7750_irl(SH7750State *s)$/;"	f
sh7750_mem_read	./sh7750.c	/^static CPUReadMemoryFunc *sh7750_mem_read[] = {$/;"	v	file:
sh7750_mem_readb	./sh7750.c	/^static uint32_t sh7750_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sh7750_mem_readl	./sh7750.c	/^static uint32_t sh7750_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sh7750_mem_readw	./sh7750.c	/^static uint32_t sh7750_mem_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sh7750_mem_write	./sh7750.c	/^static CPUWriteMemoryFunc *sh7750_mem_write[] = {$/;"	v	file:
sh7750_mem_writeb	./sh7750.c	/^static void sh7750_mem_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
sh7750_mem_writel	./sh7750.c	/^static void sh7750_mem_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
sh7750_mem_writew	./sh7750.c	/^static void sh7750_mem_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
sh7750_mmct_read	./sh7750.c	/^static CPUReadMemoryFunc *sh7750_mmct_read[] = {$/;"	v	file:
sh7750_mmct_readl	./sh7750.c	/^static uint32_t sh7750_mmct_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sh7750_mmct_write	./sh7750.c	/^static CPUWriteMemoryFunc *sh7750_mmct_write[] = {$/;"	v	file:
sh7750_mmct_writel	./sh7750.c	/^static void sh7750_mmct_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
sh7750_register_io_device	./sh7750.c	/^int sh7750_register_io_device(SH7750State * s, sh7750_io_device * device)$/;"	f
sh_intc_get_pending_vector	./sh_intc.c	/^int sh_intc_get_pending_vector(struct intc_desc *desc, int imask)$/;"	f
sh_intc_init	./sh_intc.c	/^int sh_intc_init(struct intc_desc *desc,$/;"	f
sh_intc_locate	./sh_intc.c	/^static void sh_intc_locate(struct intc_desc *desc,$/;"	f	file:
sh_intc_mode	./sh_intc.c	/^static unsigned int sh_intc_mode(unsigned long address,$/;"	f	file:
sh_intc_read	./sh_intc.c	/^static uint32_t sh_intc_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
sh_intc_readfn	./sh_intc.c	/^static CPUReadMemoryFunc *sh_intc_readfn[] = {$/;"	v	file:
sh_intc_register	./sh_intc.c	/^static void sh_intc_register(struct intc_desc *desc, $/;"	f	file:
sh_intc_register_source	./sh_intc.c	/^static void sh_intc_register_source(struct intc_desc *desc,$/;"	f	file:
sh_intc_register_sources	./sh_intc.c	/^void sh_intc_register_sources(struct intc_desc *desc,$/;"	f
sh_intc_set_irl	./sh_intc.c	/^void sh_intc_set_irl(void *opaque, int n, int level)$/;"	f
sh_intc_set_irq	./sh_intc.c	/^static void sh_intc_set_irq (void *opaque, int n, int level)$/;"	f	file:
sh_intc_source	./sh_intc.c	/^struct intc_source *sh_intc_source(struct intc_desc *desc, intc_enum id)$/;"	f
sh_intc_toggle_mask	./sh_intc.c	/^static void sh_intc_toggle_mask(struct intc_desc *desc, intc_enum id,$/;"	f	file:
sh_intc_toggle_source	./sh_intc.c	/^void sh_intc_toggle_source(struct intc_source *source,$/;"	f
sh_intc_write	./sh_intc.c	/^static void sh_intc_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
sh_intc_writefn	./sh_intc.c	/^static CPUWriteMemoryFunc *sh_intc_writefn[] = {$/;"	v	file:
sh_pci_addr2port	./sh_pci.c	/^static int sh_pci_addr2port(SHPCIC *pcic, target_phys_addr_t addr)$/;"	f	file:
sh_pci_data_write	./sh_pci.c	/^static void sh_pci_data_write (SHPCIC *pcic, target_phys_addr_t addr,$/;"	f	file:
sh_pci_inb	./sh_pci.c	/^static uint32_t sh_pci_inb (void *p, target_phys_addr_t addr)$/;"	f	file:
sh_pci_inl	./sh_pci.c	/^static uint32_t sh_pci_inl (void *p, target_phys_addr_t addr)$/;"	f	file:
sh_pci_inw	./sh_pci.c	/^static uint32_t sh_pci_inw (void *p, target_phys_addr_t addr)$/;"	f	file:
sh_pci_iop	./sh_pci.c	/^static MemOp sh_pci_iop = {$/;"	v	file:
sh_pci_mem	./sh_pci.c	/^static MemOp sh_pci_mem = {$/;"	v	file:
sh_pci_mem_read	./sh_pci.c	/^static uint32_t sh_pci_mem_read (SHPCIC *pcic, target_phys_addr_t addr,$/;"	f	file:
sh_pci_outb	./sh_pci.c	/^static void sh_pci_outb (void *p, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
sh_pci_outl	./sh_pci.c	/^static void sh_pci_outl (void *p, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
sh_pci_outw	./sh_pci.c	/^static void sh_pci_outw (void *p, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
sh_pci_readb	./sh_pci.c	/^static uint32_t sh_pci_readb (void *p, target_phys_addr_t addr)$/;"	f	file:
sh_pci_readl	./sh_pci.c	/^static uint32_t sh_pci_readl (void *p, target_phys_addr_t addr)$/;"	f	file:
sh_pci_readw	./sh_pci.c	/^static uint32_t sh_pci_readw (void *p, target_phys_addr_t addr)$/;"	f	file:
sh_pci_reg	./sh_pci.c	/^static MemOp sh_pci_reg = {$/;"	v	file:
sh_pci_reg_read	./sh_pci.c	/^static uint32_t sh_pci_reg_read (void *p, target_phys_addr_t addr)$/;"	f	file:
sh_pci_reg_write	./sh_pci.c	/^static void sh_pci_reg_write (void *p, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
sh_pci_register_bus	./sh_pci.c	/^PCIBus *sh_pci_register_bus(pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,$/;"	f
sh_pci_writeb	./sh_pci.c	/^static void sh_pci_writeb (void *p, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
sh_pci_writel	./sh_pci.c	/^static void sh_pci_writel (void *p, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
sh_pci_writew	./sh_pci.c	/^static void sh_pci_writew (void *p, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
sh_serial_can_receive	./sh_serial.c	/^static int sh_serial_can_receive(sh_serial_state *s)$/;"	f	file:
sh_serial_can_receive1	./sh_serial.c	/^static int sh_serial_can_receive1(void *opaque)$/;"	f	file:
sh_serial_clear_fifo	./sh_serial.c	/^static void sh_serial_clear_fifo(sh_serial_state * s)$/;"	f	file:
sh_serial_event	./sh_serial.c	/^static void sh_serial_event(void *opaque, int event)$/;"	f	file:
sh_serial_init	./sh_serial.c	/^void sh_serial_init (target_phys_addr_t base, int feat,$/;"	f
sh_serial_ioport_read	./sh_serial.c	/^static uint32_t sh_serial_ioport_read(void *opaque, uint32_t offs)$/;"	f	file:
sh_serial_ioport_write	./sh_serial.c	/^static void sh_serial_ioport_write(void *opaque, uint32_t offs, uint32_t val)$/;"	f	file:
sh_serial_read	./sh_serial.c	/^static uint32_t sh_serial_read (void *opaque, target_phys_addr_t addr)$/;"	f	file:
sh_serial_readfn	./sh_serial.c	/^static CPUReadMemoryFunc *sh_serial_readfn[] = {$/;"	v	file:
sh_serial_receive1	./sh_serial.c	/^static void sh_serial_receive1(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
sh_serial_receive_break	./sh_serial.c	/^static void sh_serial_receive_break(sh_serial_state *s)$/;"	f	file:
sh_serial_receive_byte	./sh_serial.c	/^static void sh_serial_receive_byte(sh_serial_state *s, int ch)$/;"	f	file:
sh_serial_state	./sh_serial.c	/^} sh_serial_state;$/;"	t	typeref:struct:__anon390	file:
sh_serial_write	./sh_serial.c	/^static void sh_serial_write (void *opaque,$/;"	f	file:
sh_serial_writefn	./sh_serial.c	/^static CPUWriteMemoryFunc *sh_serial_writefn[] = {$/;"	v	file:
sh_timer_init	./sh_timer.c	/^static void *sh_timer_init(uint32_t freq, int feat, qemu_irq irq)$/;"	f	file:
sh_timer_read	./sh_timer.c	/^static uint32_t sh_timer_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
sh_timer_start_stop	./sh_timer.c	/^static void sh_timer_start_stop(void *opaque, int enable)$/;"	f	file:
sh_timer_state	./sh_timer.c	/^} sh_timer_state;$/;"	t	typeref:struct:__anon391	file:
sh_timer_tick	./sh_timer.c	/^static void sh_timer_tick(void *opaque)$/;"	f	file:
sh_timer_update	./sh_timer.c	/^static void sh_timer_update(sh_timer_state *s)$/;"	f	file:
sh_timer_write	./sh_timer.c	/^static void sh_timer_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
shift	./cs4231a.c	/^    int shift;$/;"	m	struct:CSState	file:
shift	./es1370.c	/^    uint32_t shift;$/;"	m	struct:chan	file:
shift	./gus.c	/^    int pos, left, shift, irqs;$/;"	m	struct:GUSState	file:
shift	./ide.c	/^    int shift;$/;"	m	struct:__anon270	file:
shift	./onenand.c	/^    int shift;$/;"	m	struct:__anon310	file:
shift_control	./vga_int.h	/^    uint8_t shift_control;$/;"	m	struct:VGACommonState
shiftreg	./axis_dev88.c	/^    unsigned int shiftreg;$/;"	m	struct:tempsensor_t	file:
shix_init	./shix.c	/^static void shix_init(ram_addr_t ram_size,$/;"	f	file:
shix_machine	./shix.c	/^static QEMUMachine shix_machine = {$/;"	v	file:
shix_machine_init	./shix.c	/^machine_init(shix_machine_init);$/;"	v
shix_machine_init	./shix.c	/^static void shix_machine_init(void)$/;"	f	file:
sibling	./omap_clk.c	/^    struct clk *sibling;$/;"	m	struct:clk	typeref:struct:clk::clk	file:
sibling	./omap_dma.c	/^    struct omap_dma_channel_s *sibling;$/;"	m	struct:omap_dma_channel_s	typeref:struct:omap_dma_channel_s::omap_dma_channel_s	file:
sibling	./qdev.h	/^    LIST_ENTRY(BusState) sibling;$/;"	m	struct:BusState
sibling	./qdev.h	/^    LIST_ENTRY(DeviceState) sibling;$/;"	m	struct:DeviceState
sidl	./lsi53c895a.c	/^    uint8_t sidl;$/;"	m	struct:__anon281	file:
sien0	./lsi53c895a.c	/^    uint8_t sien0;$/;"	m	struct:__anon281	file:
sien1	./lsi53c895a.c	/^    uint8_t sien1;$/;"	m	struct:__anon281	file:
sig	./usb-msd.c	/^    uint32_t sig;$/;"	m	struct:usb_msd_cbw	file:
sig	./usb-msd.c	/^    uint32_t sig;$/;"	m	struct:usb_msd_csw	file:
signalling_ch	./bt-l2cap.c	/^    struct l2cap_chan_s signalling_ch;$/;"	m	struct:l2cap_instance_s	typeref:struct:l2cap_instance_s::l2cap_chan_s	file:
signature	./acpi.c	/^    char signature [4];    \/* ACPI signature (4 ASCII characters) *\/$/;"	m	struct:acpi_table_header	file:
signature	./device-assignment.c	/^    uint8_t signature[2];$/;"	m	struct:option_rom_header	file:
signature	./device-assignment.c	/^    uint8_t signature[4];$/;"	m	struct:option_rom_pci_header	file:
signature	./firmware_abi.h	/^    uint8_t signature;$/;"	m	struct:OpenBIOS_nvpart_v1
silence	./ac97.c	/^    uint8_t silence[128];$/;"	m	struct:AC97LinkState	file:
single_index	./omap.h	/^    single_index,$/;"	e	enum:__anon296
single_mode	./i8259.c	/^    uint8_t single_mode; \/* true if slave pic is not initialized *\/$/;"	m	struct:PicState	file:
sink_timer	./omap1.c	/^    QEMUTimer *sink_timer;$/;"	m	struct:omap_mcbsp_s	file:
sipi_vector	./apic.c	/^    int sipi_vector;$/;"	m	struct:APICState	file:
sir_intr	./omap1.c	/^    int sir_intr[2];$/;"	m	struct:omap_intr_handler_s	file:
sist0	./lsi53c895a.c	/^    uint8_t sist0;$/;"	m	struct:__anon281	file:
sist1	./lsi53c895a.c	/^    uint8_t sist1;$/;"	m	struct:__anon281	file:
size	./device-assignment.h	/^    uint32_t size;    \/* size of the region *\/$/;"	m	struct:__anon202
size	./e1000.c	/^        uint16_t size;$/;"	m	struct:E1000State_st::e1000_tx	file:
size	./e1000.c	/^    int size;$/;"	m	struct:__anon219	file:
size	./eepro100.c	/^    uint16_t size;$/;"	m	struct:__anon236	file:
size	./eeprom93xx.c	/^    uint16_t size;$/;"	m	struct:_eeprom_t	file:
size	./lm832x.c	/^        uint8_t size;$/;"	m	struct:__anon274::__anon277	file:
size	./m48t59.c	/^    uint32_t size;$/;"	m	struct:m48t59_t	file:
size	./mac_nvram.c	/^    target_phys_addr_t size;$/;"	m	struct:MacIONVRAMState	file:
size	./nand.c	/^    int size, pages;$/;"	m	struct:NANDFlashState	file:
size	./nand.c	/^    int size;$/;"	m	struct:__anon294	file:
size	./nseries.c	/^    uint32_t size;$/;"	m	struct:omap_partition_info_s	file:
size	./omap.h	/^        int size;$/;"	m	struct:I2SCodec::i2s_fifo_s
size	./omap1.c	/^    uint32_t size;$/;"	m	struct:omap_map_s	file:
size	./omap2.c	/^        size_t size;$/;"	m	struct:omap_gpmc_s::omap_gpmc_cs_file_s	file:
size	./omap2.c	/^    size_t size;$/;"	m	struct:omap_l4_region_s	file:
size	./pc.c	/^    unsigned size;$/;"	m	struct:rom_reset_data	file:
size	./pci.h	/^    uint32_t size;$/;"	m	struct:PCIIORegion
size	./qdev.h	/^    size_t size;$/;"	m	struct:BusInfo
size	./qdev.h	/^    size_t size;$/;"	m	struct:DeviceInfo
size	./qdev.h	/^    size_t size;$/;"	m	struct:PropertyInfo
size	./sd.c	/^    uint32_t size;$/;"	m	struct:SDState	file:
size	./smbios.h	/^    uint16_t size;$/;"	m	struct:smbios_type_17
size	./soc_dma.c	/^               size_t size;$/;"	m	struct:dma_s::memmap_entry_s::__anon396::__anon398	file:
size	./sun4m.c	/^    uint32_t size;$/;"	m	struct:RamDevice	file:
size	./sysbus.h	/^        target_phys_addr_t size;$/;"	m	struct:SysBusDevice::__anon440
size	./xen_backend.h	/^    size_t    size;$/;"	m	struct:XenDevOps
size	./xen_console.c	/^    size_t size;$/;"	m	struct:buffer	file:
size_max	./virtio-blk.h	/^    uint32_t size_max;$/;"	m	struct:virtio_blk_config
skiplines	./omap_dss.c	/^        int skiplines;$/;"	m	struct:omap_dss_s::__anon308	file:
skipx	./blizzard.c	/^    int skipx;$/;"	m	struct:__anon18	file:
skipy	./blizzard.c	/^    int skipy;$/;"	m	struct:__anon18	file:
sku_number_str	./smbios.h	/^    uint8_t sku_number_str;$/;"	m	struct:smbios_type_1
sl_bootparam_write	./zaurus.c	/^void sl_bootparam_write(target_phys_addr_t ptr)$/;"	f
sl_flash_register	./spitz.c	/^static void sl_flash_register(PXA2xxState *cpu, int size)$/;"	f	file:
sl_load	./spitz.c	/^static int sl_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
sl_param_info	./zaurus.c	/^static struct __attribute__ ((__packed__)) sl_param_info {$/;"	s	file:
sl_readb	./spitz.c	/^static uint32_t sl_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sl_readl	./spitz.c	/^static uint32_t sl_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sl_save	./spitz.c	/^static void sl_save(QEMUFile *f, void *opaque)$/;"	f	file:
sl_writeb	./spitz.c	/^static void sl_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slave	./bt.h	/^    struct bt_device_s *slave, *host;$/;"	m	struct:bt_link_s	typeref:struct:bt_link_s::bt_device_s
slave	./bt.h	/^    struct bt_device_s *slave;$/;"	m	struct:bt_scatternet_s	typeref:struct:bt_scatternet_s::bt_device_s
slave	./cbus.c	/^    CBusSlave *slave[8];$/;"	m	struct:__anon192	file:
slave	./pxa2xx.c	/^    PXA2xxI2CSlaveState *slave;$/;"	m	struct:PXA2xxI2CState	file:
slave	./slavio_timer.c	/^    struct SLAVIO_TIMERState *slave[MAX_CPUS];$/;"	m	struct:SLAVIO_TIMERState	typeref:struct:SLAVIO_TIMERState::SLAVIO_TIMERState	file:
slave_index	./slavio_timer.c	/^    uint32_t slave_index;$/;"	m	struct:SLAVIO_TIMERState	file:
slave_l2cap_instance_s	./bt-l2cap.c	/^struct slave_l2cap_instance_s {$/;"	s	file:
slave_mode	./slavio_timer.c	/^    uint32_t slave_mode;$/;"	m	struct:SLAVIO_TIMERState	file:
slaves	./slavio_intctl.c	/^    SLAVIO_CPUINTCTLState slaves[MAX_CPUS];$/;"	m	struct:SLAVIO_INTCTLState	file:
slavio_aux1_mem_read	./slavio_misc.c	/^static CPUReadMemoryFunc *slavio_aux1_mem_read[3] = {$/;"	v	file:
slavio_aux1_mem_readb	./slavio_misc.c	/^static uint32_t slavio_aux1_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
slavio_aux1_mem_write	./slavio_misc.c	/^static CPUWriteMemoryFunc *slavio_aux1_mem_write[3] = {$/;"	v	file:
slavio_aux1_mem_writeb	./slavio_misc.c	/^static void slavio_aux1_mem_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slavio_aux2_mem_read	./slavio_misc.c	/^static CPUReadMemoryFunc *slavio_aux2_mem_read[3] = {$/;"	v	file:
slavio_aux2_mem_readb	./slavio_misc.c	/^static uint32_t slavio_aux2_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
slavio_aux2_mem_write	./slavio_misc.c	/^static CPUWriteMemoryFunc *slavio_aux2_mem_write[3] = {$/;"	v	file:
slavio_aux2_mem_writeb	./slavio_misc.c	/^static void slavio_aux2_mem_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slavio_base	./sun4m.c	/^    target_phys_addr_t iommu_base, slavio_base;$/;"	m	struct:sun4c_hwdef	file:
slavio_base	./sun4m.c	/^    target_phys_addr_t iommu_base, slavio_base;$/;"	m	struct:sun4m_hwdef	file:
slavio_base	./sun4m.c	/^    target_phys_addr_t iounit_bases[MAX_IOUNITS], slavio_base;$/;"	m	struct:sun4d_hwdef	file:
slavio_cfg_mem_read	./slavio_misc.c	/^static CPUReadMemoryFunc *slavio_cfg_mem_read[3] = {$/;"	v	file:
slavio_cfg_mem_readb	./slavio_misc.c	/^static uint32_t slavio_cfg_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
slavio_cfg_mem_write	./slavio_misc.c	/^static CPUWriteMemoryFunc *slavio_cfg_mem_write[3] = {$/;"	v	file:
slavio_cfg_mem_writeb	./slavio_misc.c	/^static void slavio_cfg_mem_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slavio_check_interrupts	./slavio_intctl.c	/^static void slavio_check_interrupts(SLAVIO_INTCTLState *s, int set_irqs)$/;"	f	file:
slavio_diag_mem_read	./slavio_misc.c	/^static CPUReadMemoryFunc *slavio_diag_mem_read[3] = {$/;"	v	file:
slavio_diag_mem_readb	./slavio_misc.c	/^static uint32_t slavio_diag_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
slavio_diag_mem_write	./slavio_misc.c	/^static CPUWriteMemoryFunc *slavio_diag_mem_write[3] = {$/;"	v	file:
slavio_diag_mem_writeb	./slavio_misc.c	/^static void slavio_diag_mem_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slavio_intctl	./sun4m.c	/^static void *slavio_intctl;$/;"	v	file:
slavio_intctl_info	./slavio_intctl.c	/^static SysBusDeviceInfo slavio_intctl_info = {$/;"	v	file:
slavio_intctl_init	./slavio_intctl.c	/^DeviceState *slavio_intctl_init(target_phys_addr_t addr,$/;"	f
slavio_intctl_init1	./slavio_intctl.c	/^static void slavio_intctl_init1(SysBusDevice *dev)$/;"	f	file:
slavio_intctl_load	./slavio_intctl.c	/^static int slavio_intctl_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
slavio_intctl_mem_read	./slavio_intctl.c	/^static CPUReadMemoryFunc *slavio_intctl_mem_read[3] = {$/;"	v	file:
slavio_intctl_mem_readl	./slavio_intctl.c	/^static uint32_t slavio_intctl_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
slavio_intctl_mem_write	./slavio_intctl.c	/^static CPUWriteMemoryFunc *slavio_intctl_mem_write[3] = {$/;"	v	file:
slavio_intctl_mem_writel	./slavio_intctl.c	/^static void slavio_intctl_mem_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slavio_intctl_register_devices	./slavio_intctl.c	/^static void slavio_intctl_register_devices(void)$/;"	f	file:
slavio_intctl_reset	./slavio_intctl.c	/^static void slavio_intctl_reset(void *opaque)$/;"	f	file:
slavio_intctl_save	./slavio_intctl.c	/^static void slavio_intctl_save(QEMUFile *f, void *opaque)$/;"	f	file:
slavio_intctlm_mem_read	./slavio_intctl.c	/^static CPUReadMemoryFunc *slavio_intctlm_mem_read[3] = {$/;"	v	file:
slavio_intctlm_mem_readl	./slavio_intctl.c	/^static uint32_t slavio_intctlm_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
slavio_intctlm_mem_write	./slavio_intctl.c	/^static CPUWriteMemoryFunc *slavio_intctlm_mem_write[3] = {$/;"	v	file:
slavio_intctlm_mem_writel	./slavio_intctl.c	/^static void slavio_intctlm_mem_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slavio_irq_info	./slavio_intctl.c	/^void slavio_irq_info(Monitor *mon, void *opaque)$/;"	f
slavio_led_mem_read	./slavio_misc.c	/^static CPUReadMemoryFunc *slavio_led_mem_read[3] = {$/;"	v	file:
slavio_led_mem_readw	./slavio_misc.c	/^static uint32_t slavio_led_mem_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
slavio_led_mem_write	./slavio_misc.c	/^static CPUWriteMemoryFunc *slavio_led_mem_write[3] = {$/;"	v	file:
slavio_led_mem_writew	./slavio_misc.c	/^static void slavio_led_mem_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slavio_mdm_mem_read	./slavio_misc.c	/^static CPUReadMemoryFunc *slavio_mdm_mem_read[3] = {$/;"	v	file:
slavio_mdm_mem_readb	./slavio_misc.c	/^static uint32_t slavio_mdm_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
slavio_mdm_mem_write	./slavio_misc.c	/^static CPUWriteMemoryFunc *slavio_mdm_mem_write[3] = {$/;"	v	file:
slavio_mdm_mem_writeb	./slavio_misc.c	/^static void slavio_mdm_mem_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slavio_misc	./sun4m.c	/^static void *slavio_misc;$/;"	v	file:
slavio_misc_info	./slavio_misc.c	/^static SysBusDeviceInfo slavio_misc_info = {$/;"	v	file:
slavio_misc_init	./slavio_misc.c	/^void *slavio_misc_init(target_phys_addr_t base,$/;"	f
slavio_misc_init1	./slavio_misc.c	/^static void slavio_misc_init1(SysBusDevice *dev)$/;"	f	file:
slavio_misc_load	./slavio_misc.c	/^static int slavio_misc_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
slavio_misc_register_devices	./slavio_misc.c	/^static void slavio_misc_register_devices(void)$/;"	f	file:
slavio_misc_reset	./slavio_misc.c	/^static void slavio_misc_reset(void *opaque)$/;"	f	file:
slavio_misc_save	./slavio_misc.c	/^static void slavio_misc_save(QEMUFile *f, void *opaque)$/;"	f	file:
slavio_misc_update_irq	./slavio_misc.c	/^static void slavio_misc_update_irq(void *opaque)$/;"	f	file:
slavio_pic_info	./slavio_intctl.c	/^void slavio_pic_info(Monitor *mon, void *opaque)$/;"	f
slavio_serial_ms_kbd_init	./escc.c	/^void slavio_serial_ms_kbd_init(target_phys_addr_t base, qemu_irq irq,$/;"	f
slavio_set_irq	./slavio_intctl.c	/^static void slavio_set_irq(void *opaque, int irq, int level)$/;"	f	file:
slavio_set_irq_all	./slavio_intctl.c	/^static void slavio_set_irq_all(void *opaque, int irq, int level)$/;"	f	file:
slavio_set_power_fail	./slavio_misc.c	/^void slavio_set_power_fail(void *opaque, int power_failing)$/;"	f
slavio_set_timer_irq_cpu	./slavio_intctl.c	/^static void slavio_set_timer_irq_cpu(void *opaque, int cpu, int level)$/;"	f	file:
slavio_sysctrl_mem_read	./slavio_misc.c	/^static CPUReadMemoryFunc *slavio_sysctrl_mem_read[3] = {$/;"	v	file:
slavio_sysctrl_mem_readl	./slavio_misc.c	/^static uint32_t slavio_sysctrl_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
slavio_sysctrl_mem_write	./slavio_misc.c	/^static CPUWriteMemoryFunc *slavio_sysctrl_mem_write[3] = {$/;"	v	file:
slavio_sysctrl_mem_writel	./slavio_misc.c	/^static void slavio_sysctrl_mem_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slavio_timer_get_out	./slavio_timer.c	/^static void slavio_timer_get_out(SLAVIO_TIMERState *s)$/;"	f	file:
slavio_timer_info	./slavio_timer.c	/^static SysBusDeviceInfo slavio_timer_info = {$/;"	v	file:
slavio_timer_init	./slavio_timer.c	/^static SLAVIO_TIMERState *slavio_timer_init(target_phys_addr_t addr,$/;"	f	file:
slavio_timer_init1	./slavio_timer.c	/^static void slavio_timer_init1(SysBusDevice *dev)$/;"	f	file:
slavio_timer_init_all	./slavio_timer.c	/^void slavio_timer_init_all(target_phys_addr_t base, qemu_irq master_irq,$/;"	f
slavio_timer_irq	./slavio_timer.c	/^static void slavio_timer_irq(void *opaque)$/;"	f	file:
slavio_timer_is_user	./slavio_timer.c	/^static int slavio_timer_is_user(SLAVIO_TIMERState *s)$/;"	f	file:
slavio_timer_load	./slavio_timer.c	/^static int slavio_timer_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
slavio_timer_mem_read	./slavio_timer.c	/^static CPUReadMemoryFunc *slavio_timer_mem_read[3] = {$/;"	v	file:
slavio_timer_mem_readl	./slavio_timer.c	/^static uint32_t slavio_timer_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
slavio_timer_mem_write	./slavio_timer.c	/^static CPUWriteMemoryFunc *slavio_timer_mem_write[3] = {$/;"	v	file:
slavio_timer_mem_writel	./slavio_timer.c	/^static void slavio_timer_mem_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
slavio_timer_register_devices	./slavio_timer.c	/^static void slavio_timer_register_devices(void)$/;"	f	file:
slavio_timer_reset	./slavio_timer.c	/^static void slavio_timer_reset(void *opaque)$/;"	f	file:
slavio_timer_save	./slavio_timer.c	/^static void slavio_timer_save(QEMUFile *f, void *opaque)$/;"	f	file:
sleep	./nseries.c	/^    int sleep;$/;"	m	struct:mipid_s	file:
sleep	./twl92230.c	/^    uint8_t sleep[2];$/;"	m	struct:__anon453	file:
sleep_clk	./omap_clk.c	/^static struct clk sleep_clk = {$/;"	v	typeref:struct:clk	file:
slot	./pcmcia.h	/^    PCMCIASocket *slot;$/;"	m	struct:PCMCIACardState
slot	./pxa2xx_pcmcia.c	/^    PCMCIASocket slot;$/;"	m	struct:PXA2xxPCMCIAState	file:
slot_array	./fmopl.c	/^static const int slot_array[32]=$/;"	v	file:
slot_string	./pcmcia.h	/^    const char *slot_string;$/;"	m	struct:__anon328
slp	./ppc405_uc.c	/^    uint32_t slp;$/;"	m	struct:ppc405_dma_t	file:
slr	./pl061.c	/^    uint8_t slr;$/;"	m	struct:__anon336	file:
sm501_disp_ctrl_read	./sm501.c	/^static uint32_t sm501_disp_ctrl_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sm501_disp_ctrl_readfn	./sm501.c	/^static CPUReadMemoryFunc *sm501_disp_ctrl_readfn[] = {$/;"	v	file:
sm501_disp_ctrl_write	./sm501.c	/^static void sm501_disp_ctrl_write(void *opaque,$/;"	f	file:
sm501_disp_ctrl_writefn	./sm501.c	/^static CPUWriteMemoryFunc *sm501_disp_ctrl_writefn[] = {$/;"	v	file:
sm501_draw_crt	./sm501.c	/^static void sm501_draw_crt(SM501State * s)$/;"	f	file:
sm501_init	./sm501.c	/^void sm501_init(uint32_t base, uint32_t local_mem_bytes, qemu_irq irq,$/;"	f
sm501_mem_local_size	./sm501.c	/^static const uint32_t sm501_mem_local_size[] = {$/;"	v	file:
sm501_palette_read	./sm501.c	/^static uint32_t sm501_palette_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sm501_palette_write	./sm501.c	/^static void sm501_palette_write(void *opaque,$/;"	f	file:
sm501_system_config_read	./sm501.c	/^static uint32_t sm501_system_config_read(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sm501_system_config_readfn	./sm501.c	/^static CPUReadMemoryFunc *sm501_system_config_readfn[] = {$/;"	v	file:
sm501_system_config_write	./sm501.c	/^static void sm501_system_config_write(void *opaque,$/;"	f	file:
sm501_system_config_writefn	./sm501.c	/^static CPUWriteMemoryFunc *sm501_system_config_writefn[] = {$/;"	v	file:
sm501_update_display	./sm501.c	/^static void sm501_update_display(void *opaque)$/;"	f	file:
smb_addr	./acpi.c	/^    uint8_t smb_addr;$/;"	m	struct:PIIX4PMState	file:
smb_cmd	./acpi.c	/^    uint8_t smb_cmd;$/;"	m	struct:PIIX4PMState	file:
smb_ctl	./acpi.c	/^    uint8_t smb_ctl;$/;"	m	struct:PIIX4PMState	file:
smb_data	./acpi.c	/^    uint8_t smb_data[32];$/;"	m	struct:PIIX4PMState	file:
smb_data0	./acpi.c	/^    uint8_t smb_data0;$/;"	m	struct:PIIX4PMState	file:
smb_data1	./acpi.c	/^    uint8_t smb_data1;$/;"	m	struct:PIIX4PMState	file:
smb_index	./acpi.c	/^    uint8_t smb_index;$/;"	m	struct:PIIX4PMState	file:
smb_ioport_readb	./acpi.c	/^static uint32_t smb_ioport_readb(void *opaque, uint32_t addr)$/;"	f	file:
smb_ioport_writeb	./acpi.c	/^static void smb_ioport_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
smb_stat	./acpi.c	/^    uint8_t smb_stat;$/;"	m	struct:PIIX4PMState	file:
smb_transaction	./acpi.c	/^static void smb_transaction(PIIX4PMState *s)$/;"	f	file:
smbios_add_field	./smbios.c	/^void smbios_add_field(int type, int offset, int len, void *data)$/;"	f
smbios_build_type_0_fields	./smbios.c	/^static void smbios_build_type_0_fields(const char *t)$/;"	f	file:
smbios_build_type_1_fields	./smbios.c	/^static void smbios_build_type_1_fields(const char *t)$/;"	f	file:
smbios_check_collision	./smbios.c	/^static void smbios_check_collision(int type, int entry)$/;"	f	file:
smbios_entries	./smbios.c	/^static uint8_t *smbios_entries;$/;"	v	file:
smbios_entries_len	./smbios.c	/^static size_t smbios_entries_len;$/;"	v	file:
smbios_entry_add	./smbios.c	/^int smbios_entry_add(const char *t)$/;"	f
smbios_field	./smbios.c	/^struct smbios_field {$/;"	s	file:
smbios_get_table	./smbios.c	/^uint8_t *smbios_get_table(size_t *length)$/;"	f
smbios_header	./smbios.c	/^struct smbios_header {$/;"	s	file:
smbios_structure_header	./smbios.h	/^struct smbios_structure_header {$/;"	s
smbios_table	./smbios.c	/^struct smbios_table {$/;"	s	file:
smbios_type4_count	./smbios.c	/^static int smbios_type4_count = 0;$/;"	v	file:
smbios_type_0	./smbios.h	/^struct smbios_type_0 {$/;"	s
smbios_type_1	./smbios.h	/^struct smbios_type_1 {$/;"	s
smbios_type_127	./smbios.h	/^struct smbios_type_127 {$/;"	s
smbios_type_16	./smbios.h	/^struct smbios_type_16 {$/;"	s
smbios_type_17	./smbios.h	/^struct smbios_type_17 {$/;"	s
smbios_type_19	./smbios.h	/^struct smbios_type_19 {$/;"	s
smbios_type_20	./smbios.h	/^struct smbios_type_20 {$/;"	s
smbios_type_3	./smbios.h	/^struct smbios_type_3 {$/;"	s
smbios_type_32	./smbios.h	/^struct smbios_type_32 {$/;"	s
smbios_type_4	./smbios.h	/^struct smbios_type_4 {$/;"	s
smbios_validate_table	./smbios.c	/^static void smbios_validate_table(void)$/;"	f	file:
smbus	./acpi.c	/^    i2c_bus *smbus;$/;"	m	struct:PIIX4PMState	file:
smbus_device_init	./smbus.c	/^static void smbus_device_init(i2c_slave *i2c)$/;"	f	file:
smbus_do_quick_cmd	./smbus.c	/^static void smbus_do_quick_cmd(SMBusDevice *dev, int recv)$/;"	f	file:
smbus_do_write	./smbus.c	/^static void smbus_do_write(SMBusDevice *dev)$/;"	f	file:
smbus_eeprom_info	./smbus_eeprom.c	/^static SMBusDeviceInfo smbus_eeprom_info = {$/;"	v	file:
smbus_eeprom_init	./smbus_eeprom.c	/^static void smbus_eeprom_init(SMBusDevice *dev)$/;"	f	file:
smbus_eeprom_register_devices	./smbus_eeprom.c	/^static void smbus_eeprom_register_devices(void)$/;"	f	file:
smbus_i2c_event	./smbus.c	/^static void smbus_i2c_event(i2c_slave *s, enum i2c_event event)$/;"	f	file:
smbus_i2c_recv	./smbus.c	/^static int smbus_i2c_recv(i2c_slave *s)$/;"	f	file:
smbus_i2c_send	./smbus.c	/^static int smbus_i2c_send(i2c_slave *s, uint8_t data)$/;"	f	file:
smbus_quick_command	./smbus.c	/^void smbus_quick_command(i2c_bus *bus, int addr, int read)$/;"	f
smbus_read_block	./smbus.c	/^int smbus_read_block(i2c_bus *bus, int addr, uint8_t command, uint8_t *data)$/;"	f
smbus_read_byte	./smbus.c	/^uint8_t smbus_read_byte(i2c_bus *bus, int addr, uint8_t command)$/;"	f
smbus_read_word	./smbus.c	/^uint16_t smbus_read_word(i2c_bus *bus, int addr, uint8_t command)$/;"	f
smbus_receive_byte	./smbus.c	/^uint8_t smbus_receive_byte(i2c_bus *bus, int addr)$/;"	f
smbus_register_device	./smbus.c	/^void smbus_register_device(SMBusDeviceInfo *info)$/;"	f
smbus_send_byte	./smbus.c	/^void smbus_send_byte(i2c_bus *bus, int addr, uint8_t data)$/;"	f
smbus_write_block	./smbus.c	/^void smbus_write_block(i2c_bus *bus, int addr, uint8_t command, uint8_t *data,$/;"	f
smbus_write_byte	./smbus.c	/^void smbus_write_byte(i2c_bus *bus, int addr, uint8_t command, uint8_t data)$/;"	f
smbus_write_word	./smbus.c	/^void smbus_write_word(i2c_bus *bus, int addr, uint8_t command, uint16_t data)$/;"	f
smbusdev	./smbus_eeprom.c	/^    SMBusDevice smbusdev;$/;"	m	struct:SMBusEEPROMDevice	file:
smc91c111_allocate_packet	./smc91c111.c	/^static int smc91c111_allocate_packet(smc91c111_state *s)$/;"	f	file:
smc91c111_can_receive	./smc91c111.c	/^static int smc91c111_can_receive(VLANClientState *vc)$/;"	f	file:
smc91c111_cleanup	./smc91c111.c	/^static void smc91c111_cleanup(VLANClientState *vc)$/;"	f	file:
smc91c111_do_tx	./smc91c111.c	/^static void smc91c111_do_tx(smc91c111_state *s)$/;"	f	file:
smc91c111_init	./smc91c111.c	/^void smc91c111_init(NICInfo *nd, uint32_t base, qemu_irq irq)$/;"	f
smc91c111_init1	./smc91c111.c	/^static void smc91c111_init1(SysBusDevice *dev)$/;"	f	file:
smc91c111_pop_rx_fifo	./smc91c111.c	/^static void smc91c111_pop_rx_fifo(smc91c111_state *s)$/;"	f	file:
smc91c111_pop_tx_fifo_done	./smc91c111.c	/^static void smc91c111_pop_tx_fifo_done(smc91c111_state *s)$/;"	f	file:
smc91c111_queue_tx	./smc91c111.c	/^static void smc91c111_queue_tx(smc91c111_state *s, int packet)$/;"	f	file:
smc91c111_readb	./smc91c111.c	/^static uint32_t smc91c111_readb(void *opaque, target_phys_addr_t offset)$/;"	f	file:
smc91c111_readfn	./smc91c111.c	/^static CPUReadMemoryFunc *smc91c111_readfn[] = {$/;"	v	file:
smc91c111_readl	./smc91c111.c	/^static uint32_t smc91c111_readl(void *opaque, target_phys_addr_t offset)$/;"	f	file:
smc91c111_readw	./smc91c111.c	/^static uint32_t smc91c111_readw(void *opaque, target_phys_addr_t offset)$/;"	f	file:
smc91c111_receive	./smc91c111.c	/^static ssize_t smc91c111_receive(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
smc91c111_register_devices	./smc91c111.c	/^static void smc91c111_register_devices(void)$/;"	f	file:
smc91c111_release_packet	./smc91c111.c	/^static void smc91c111_release_packet(smc91c111_state *s, int packet)$/;"	f	file:
smc91c111_reset	./smc91c111.c	/^static void smc91c111_reset(smc91c111_state *s)$/;"	f	file:
smc91c111_state	./smc91c111.c	/^} smc91c111_state;$/;"	t	typeref:struct:__anon395	file:
smc91c111_tx_alloc	./smc91c111.c	/^static void smc91c111_tx_alloc(smc91c111_state *s)$/;"	f	file:
smc91c111_update	./smc91c111.c	/^static void smc91c111_update(smc91c111_state *s)$/;"	f	file:
smc91c111_writeb	./smc91c111.c	/^static void smc91c111_writeb(void *opaque, target_phys_addr_t offset,$/;"	f	file:
smc91c111_writefn	./smc91c111.c	/^static CPUWriteMemoryFunc *smc91c111_writefn[] = {$/;"	v	file:
smc91c111_writel	./smc91c111.c	/^static void smc91c111_writel(void *opaque, target_phys_addr_t offset,$/;"	f	file:
smc91c111_writew	./smc91c111.c	/^static void smc91c111_writew(void *opaque, target_phys_addr_t offset,$/;"	f	file:
smir	./musicpal.c	/^    uint32_t smir;$/;"	m	struct:mv88w8618_eth_state	file:
smm_enabled	./piix_pci.c	/^static uint8_t smm_enabled;$/;"	v	file:
smp_loader_start	./arm-misc.h	/^    target_phys_addr_t smp_loader_start;$/;"	m	struct:arm_boot_info
smpboot	./arm_boot.c	/^static uint32_t smpboot[] = {$/;"	v	file:
smr	./sh_serial.c	/^    uint8_t smr;$/;"	m	struct:__anon390	file:
snapshot	./pxa2xx_timer.c	/^    uint32_t snapshot;$/;"	m	struct:__anon374	file:
sniff_mode_cp	./bt.h	/^} __attribute__ ((packed)) sniff_mode_cp;$/;"	t	typeref:struct:__anon59
sniff_subrate_cp	./bt.h	/^} __attribute__ ((packed)) sniff_subrate_cp;$/;"	t	typeref:struct:__anon72
soc	./soc_dma.c	/^    struct soc_dma_s soc;$/;"	m	struct:dma_s	typeref:struct:dma_s::soc_dma_s	file:
soc_dma_access_const	./soc_dma.h	/^    soc_dma_access_const,$/;"	e	enum:soc_dma_access_type
soc_dma_access_linear	./soc_dma.h	/^    soc_dma_access_linear,$/;"	e	enum:soc_dma_access_type
soc_dma_access_other	./soc_dma.h	/^    soc_dma_access_other,$/;"	e	enum:soc_dma_access_type
soc_dma_access_type	./soc_dma.h	/^enum soc_dma_access_type {$/;"	g
soc_dma_ch_freq_update	./soc_dma.c	/^static void soc_dma_ch_freq_update(struct dma_s *s)$/;"	f	file:
soc_dma_ch_run	./soc_dma.c	/^static void soc_dma_ch_run(void *opaque)$/;"	f	file:
soc_dma_ch_s	./soc_dma.h	/^struct soc_dma_ch_s {$/;"	s
soc_dma_ch_schedule	./soc_dma.c	/^static void soc_dma_ch_schedule(struct soc_dma_ch_s *ch, int delay_bytes)$/;"	f	file:
soc_dma_ch_update	./soc_dma.c	/^void soc_dma_ch_update(struct soc_dma_ch_s *ch)$/;"	f
soc_dma_ch_update_type	./soc_dma.c	/^static inline enum soc_dma_port_type soc_dma_ch_update_type($/;"	f	file:
soc_dma_init	./soc_dma.c	/^struct soc_dma_s *soc_dma_init(int n)$/;"	f
soc_dma_io_t	./soc_dma.h	/^typedef void (*soc_dma_io_t)(void *opaque, uint8_t *buf, int len);$/;"	t
soc_dma_lookup	./soc_dma.c	/^static inline struct memmap_entry_s *soc_dma_lookup(struct dma_s *dma,$/;"	f	file:
soc_dma_port_add_fifo	./soc_dma.c	/^void soc_dma_port_add_fifo(struct soc_dma_s *soc, target_phys_addr_t virt_base,$/;"	f
soc_dma_port_add_fifo_in	./soc_dma.h	/^static inline void soc_dma_port_add_fifo_in(struct soc_dma_s *dma,$/;"	f
soc_dma_port_add_fifo_out	./soc_dma.h	/^static inline void soc_dma_port_add_fifo_out(struct soc_dma_s *dma,$/;"	f
soc_dma_port_add_mem	./soc_dma.c	/^void soc_dma_port_add_mem(struct soc_dma_s *soc, uint8_t *phys_base,$/;"	f
soc_dma_port_add_mem_ram	./soc_dma.h	/^static inline void soc_dma_port_add_mem_ram(struct soc_dma_s *dma,$/;"	f
soc_dma_port_fifo	./soc_dma.h	/^    soc_dma_port_fifo,$/;"	e	enum:soc_dma_port_type
soc_dma_port_mem	./soc_dma.h	/^    soc_dma_port_mem,$/;"	e	enum:soc_dma_port_type
soc_dma_port_other	./soc_dma.h	/^    soc_dma_port_other,$/;"	e	enum:soc_dma_port_type
soc_dma_port_type	./soc_dma.h	/^enum soc_dma_port_type {$/;"	g
soc_dma_reset	./soc_dma.c	/^void soc_dma_reset(struct soc_dma_s *soc)$/;"	f
soc_dma_s	./soc_dma.h	/^struct soc_dma_s {$/;"	s
soc_dma_set_request	./soc_dma.c	/^void soc_dma_set_request(struct soc_dma_ch_s *ch, int level)$/;"	f
soc_dma_transfer_t	./soc_dma.h	/^typedef void (*soc_dma_transfer_t)(struct soc_dma_ch_s *ch);$/;"	t
socket_designation_str	./smbios.h	/^    uint8_t socket_designation_str;$/;"	m	struct:smbios_type_4
socl	./lsi53c895a.c	/^    uint8_t socl;$/;"	m	struct:__anon281	file:
sof_time	./usb-ohci.c	/^    int64_t sof_time;$/;"	m	struct:__anon462	file:
sof_timing	./usb-uhci.c	/^    uint8_t sof_timing;$/;"	m	struct:UHCIState	file:
soft_level	./pl190.c	/^    uint32_t soft_level;$/;"	m	struct:__anon341	file:
softstep	./tsc210x.c	/^    int softstep;$/;"	m	struct:__anon450	file:
sossi_ck	./omap_clk.c	/^static struct clk sossi_ck = {$/;"	v	typeref:struct:clk	file:
source	./blizzard.c	/^    uint8_t source;$/;"	m	struct:__anon18	file:
source	./pxa2xx_lcd.c	/^        target_phys_addr_t source;$/;"	m	struct:PXA2xxLCDState::__anon369	file:
source_timer	./omap1.c	/^    QEMUTimer *source_timer;$/;"	m	struct:omap_mcbsp_s	file:
sources	./sh_intc.h	/^    struct intc_source *sources;$/;"	m	struct:intc_desc	typeref:struct:intc_desc::intc_source
sp804_init	./arm_timer.c	/^static void sp804_init(SysBusDevice *dev)$/;"	f	file:
sp804_load	./arm_timer.c	/^static int sp804_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
sp804_read	./arm_timer.c	/^static uint32_t sp804_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
sp804_readfn	./arm_timer.c	/^static CPUReadMemoryFunc *sp804_readfn[] = {$/;"	v	file:
sp804_save	./arm_timer.c	/^static void sp804_save(QEMUFile *f, void *opaque)$/;"	f	file:
sp804_set_irq	./arm_timer.c	/^static void sp804_set_irq(void *opaque, int irq, int level)$/;"	f	file:
sp804_state	./arm_timer.c	/^} sp804_state;$/;"	t	typeref:struct:__anon11	file:
sp804_write	./arm_timer.c	/^static void sp804_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
sp804_writefn	./arm_timer.c	/^static CPUWriteMemoryFunc *sp804_writefn[] = {$/;"	v	file:
sparc32_dma_info	./sparc32_dma.c	/^static SysBusDeviceInfo sparc32_dma_info = {$/;"	v	file:
sparc32_dma_init	./sparc32_dma.c	/^void *sparc32_dma_init(target_phys_addr_t daddr, qemu_irq parent_irq,$/;"	f
sparc32_dma_init1	./sparc32_dma.c	/^static void sparc32_dma_init1(SysBusDevice *dev)$/;"	f	file:
sparc32_dma_register_devices	./sparc32_dma.c	/^static void sparc32_dma_register_devices(void)$/;"	f	file:
sparc_iommu_memory_read	./sun4m.h	/^static inline void sparc_iommu_memory_read(void *opaque,$/;"	f
sparc_iommu_memory_rw	./iommu.c	/^void sparc_iommu_memory_rw(void *opaque, target_phys_addr_t addr,$/;"	f
sparc_iommu_memory_write	./sun4m.h	/^static inline void sparc_iommu_memory_write(void *opaque,$/;"	f
spcr	./omap1.c	/^    uint16_t spcr[2];$/;"	m	struct:omap_mcbsp_s	file:
speaker	./sb16.c	/^    int speaker;$/;"	m	struct:SB16State	file:
speaker	./sb16.c	/^static void speaker (SB16State *s, int on)$/;"	f	file:
speaker_ioport_read	./ppc_prep.c	/^static uint32_t speaker_ioport_read (void *opaque, uint32_t addr)$/;"	f	file:
speaker_ioport_write	./ppc_prep.c	/^static void speaker_ioport_write (void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
special	./e1000_hw.h	/^            uint16_t special;   \/* *\/$/;"	m	struct:e1000_data_desc::__anon233::__anon234
special	./e1000_hw.h	/^            uint16_t special;$/;"	m	struct:e1000_tx_desc::__anon223::__anon224
special	./e1000_hw.h	/^    uint16_t special;$/;"	m	struct:e1000_rx_desc
special_fully_nested_mode	./i8259.c	/^    uint8_t special_fully_nested_mode;$/;"	m	struct:PicState	file:
special_mask	./i8259.c	/^    uint8_t special_mask;$/;"	m	struct:PicState	file:
speed	./usb-net.c	/^    uint32_t speed;$/;"	m	struct:USBNetState	file:
speed	./usb.h	/^    int speed;$/;"	m	struct:USBDevice
speedo_offsets	./eepro100.c	/^enum speedo_offsets {$/;"	g	file:
spi	./pxa2xx_mmci.c	/^    uint32_t spi;$/;"	m	struct:PXA2xxMMCIState	file:
spi	./sd.c	/^    int spi;$/;"	m	struct:SDState	file:
spi_fclk	./omap_clk.c	/^static struct clk spi_fclk[3] = {$/;"	v	typeref:struct:clk	file:
spi_iclk	./omap_clk.c	/^static struct clk spi_iclk[3] = {$/;"	v	typeref:struct:clk	file:
spitz	./spitz.c	/^enum spitz_model_e { spitz, akita, borzoi, terrier };$/;"	e	enum:spitz_model_e	file:
spitz_adc_temp_on	./spitz.c	/^static void spitz_adc_temp_on(void *opaque, int line, int level)$/;"	f	file:
spitz_akita_i2c_setup	./spitz.c	/^static void spitz_akita_i2c_setup(PXA2xxState *cpu)$/;"	f	file:
spitz_binfo	./spitz.c	/^static struct arm_boot_info spitz_binfo = {$/;"	v	typeref:struct:arm_boot_info	file:
spitz_bl_bit5	./spitz.c	/^static inline void spitz_bl_bit5(void *opaque, int line, int level)$/;"	f	file:
spitz_bl_power	./spitz.c	/^static inline void spitz_bl_power(void *opaque, int line, int level)$/;"	f	file:
spitz_bl_update	./spitz.c	/^static void spitz_bl_update(SpitzLCDTG *s)$/;"	f	file:
spitz_common_init	./spitz.c	/^static void spitz_common_init(ram_addr_t ram_size,$/;"	f	file:
spitz_gpio_invert	./spitz.c	/^static int spitz_gpio_invert[5] = { 0, 0, 0, 0, 0, };$/;"	v	file:
spitz_gpio_key_sense	./spitz.c	/^static const int spitz_gpio_key_sense[SPITZ_KEY_SENSE_NUM] = {$/;"	v	file:
spitz_gpio_key_strobe	./spitz.c	/^static const int spitz_gpio_key_strobe[SPITZ_KEY_STROBE_NUM] = {$/;"	v	file:
spitz_gpio_setup	./spitz.c	/^static void spitz_gpio_setup(PXA2xxState *cpu, int slots)$/;"	f	file:
spitz_gpiomap	./spitz.c	/^static const int spitz_gpiomap[5] = {$/;"	v	file:
spitz_hsync	./spitz.c	/^static int spitz_hsync;$/;"	v	file:
spitz_i2c_setup	./spitz.c	/^static void spitz_i2c_setup(PXA2xxState *cpu)$/;"	f	file:
spitz_init	./spitz.c	/^static void spitz_init(ram_addr_t ram_size,$/;"	f	file:
spitz_keyboard_handler	./spitz.c	/^static void spitz_keyboard_handler(SpitzKeyboardState *s, int keycode)$/;"	f	file:
spitz_keyboard_keydown	./spitz.c	/^static void spitz_keyboard_keydown(SpitzKeyboardState *s, int keycode)$/;"	f	file:
spitz_keyboard_load	./spitz.c	/^static int spitz_keyboard_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
spitz_keyboard_pre_map	./spitz.c	/^static void spitz_keyboard_pre_map(SpitzKeyboardState *s)$/;"	f	file:
spitz_keyboard_register	./spitz.c	/^static void spitz_keyboard_register(PXA2xxState *cpu)$/;"	f	file:
spitz_keyboard_save	./spitz.c	/^static void spitz_keyboard_save(QEMUFile *f, void *opaque)$/;"	f	file:
spitz_keyboard_sense_update	./spitz.c	/^static void spitz_keyboard_sense_update(SpitzKeyboardState *s)$/;"	f	file:
spitz_keyboard_strobe	./spitz.c	/^static void spitz_keyboard_strobe(void *opaque, int line, int level)$/;"	f	file:
spitz_keyboard_tick	./spitz.c	/^static void spitz_keyboard_tick(void *opaque)$/;"	f	file:
spitz_keymap	./spitz.c	/^static int spitz_keymap[SPITZ_KEY_SENSE_NUM + 1][SPITZ_KEY_STROBE_NUM] = {$/;"	v	file:
spitz_lcd_hsync_handler	./spitz.c	/^static void spitz_lcd_hsync_handler(void *opaque, int line, int level)$/;"	f	file:
spitz_lcdtg	./spitz.c	/^static SpitzLCDTG *spitz_lcdtg;$/;"	v	file:
spitz_lcdtg_info	./spitz.c	/^static SSISlaveInfo spitz_lcdtg_info = {$/;"	v	file:
spitz_lcdtg_init	./spitz.c	/^static void spitz_lcdtg_init(SSISlave *dev)$/;"	f	file:
spitz_lcdtg_load	./spitz.c	/^static int spitz_lcdtg_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
spitz_lcdtg_save	./spitz.c	/^static void spitz_lcdtg_save(QEMUFile *f, void *opaque)$/;"	f	file:
spitz_lcdtg_transfer	./spitz.c	/^static uint32_t spitz_lcdtg_transfer(SSISlave *dev, uint32_t value)$/;"	f	file:
spitz_machine_init	./spitz.c	/^machine_init(spitz_machine_init);$/;"	v
spitz_machine_init	./spitz.c	/^static void spitz_machine_init(void)$/;"	f	file:
spitz_microdrive_attach	./spitz.c	/^static void spitz_microdrive_attach(PXA2xxState *cpu, int slot)$/;"	f	file:
spitz_model_e	./spitz.c	/^enum spitz_model_e { spitz, akita, borzoi, terrier };$/;"	g	file:
spitz_out_switch	./spitz.c	/^static void spitz_out_switch(void *opaque, int line, int level)$/;"	f	file:
spitz_register_devices	./spitz.c	/^static void spitz_register_devices(void)$/;"	f	file:
spitz_scoop_gpio_setup	./spitz.c	/^static void spitz_scoop_gpio_setup(PXA2xxState *cpu,$/;"	f	file:
spitz_ssp_attach	./spitz.c	/^static void spitz_ssp_attach(PXA2xxState *cpu)$/;"	f	file:
spitz_ssp_load	./spitz.c	/^static int spitz_ssp_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
spitz_ssp_save	./spitz.c	/^static void spitz_ssp_save(QEMUFile *f, void *opaque)$/;"	f	file:
spitz_wm8750_addr	./spitz.c	/^static void spitz_wm8750_addr(void *opaque, int line, int level)$/;"	f	file:
spitzpda_machine	./spitz.c	/^static QEMUMachine spitzpda_machine = {$/;"	v	file:
sptr	./sh_serial.c	/^    uint8_t sptr;$/;"	m	struct:__anon390	file:
spurious_vec	./apic.c	/^    uint32_t spurious_vec;$/;"	m	struct:APICState	file:
spve	./openpic.c	/^    uint32_t spve; \/* Spurious vector register *\/$/;"	m	struct:openpic_t	file:
sqw_irq	./mc146818rtc.c	/^    qemu_irq sqw_irq;$/;"	m	struct:RTCState	file:
sr	./ac97.c	/^    uint16_t sr;                \/* rw 1 *\/$/;"	m	struct:AC97BusMasterRegs	file:
sr	./cuda.c	/^    uint8_t sr;     \/* Shift register *\/$/;"	m	struct:CUDAState	file:
sr	./mcf_uart.c	/^    uint8_t sr;$/;"	m	struct:__anon290	file:
sr	./pl022.c	/^    uint32_t sr;$/;"	m	struct:__anon333	file:
sr	./ppc405_uc.c	/^    uint32_t sr;$/;"	m	struct:ppc405_dma_t	file:
sr	./ppc405_uc.c	/^    uint32_t sr;$/;"	m	struct:ppc405ep_cpc_t	file:
sr	./sh_serial.c	/^    uint8_t sr; \/* fsr \/ ssr *\/$/;"	m	struct:__anon390	file:
sr	./vga_int.h	/^    uint8_t sr[256];$/;"	m	struct:VGACommonState
sr_index	./vga_int.h	/^    uint8_t sr_index;$/;"	m	struct:VGACommonState
sr_mask	./vga.c	/^const uint8_t sr_mask[8] = {$/;"	v
sra	./fdc.c	/^    uint8_t sra;$/;"	m	struct:fdctrl_t	file:
sram_off	./musicpal.c	/^static ram_addr_t sram_off;$/;"	v	file:
sram_size	./omap.h	/^    unsigned long sram_size;$/;"	m	struct:omap_mpu_state_s
srb	./fdc.c	/^    uint8_t srb;$/;"	m	struct:fdctrl_t	file:
src	./omap.h	/^    enum omap_dma_port src;$/;"	m	struct:omap_dma_lcd_channel_s	typeref:enum:omap_dma_lcd_channel_s::omap_dma_port
src	./omap_dma.c	/^        target_phys_addr_t src, dest;$/;"	m	struct:omap_dma_channel_s::omap_dma_reg_set_s	file:
src	./openpic.c	/^    IRQ_src_t src[MAX_IRQ];$/;"	m	struct:openpic_t	file:
src	./pl080.c	/^    uint32_t src;$/;"	m	struct:__anon337	file:
src	./pxa2xx_dma.c	/^    target_phys_addr_t src;$/;"	m	struct:__anon365	file:
src_f1_bottom	./omap.h	/^    target_phys_addr_t src_f1_bottom;$/;"	m	struct:omap_dma_lcd_channel_s
src_f1_top	./omap.h	/^    target_phys_addr_t src_f1_top;$/;"	m	struct:omap_dma_lcd_channel_s
src_f2_bottom	./omap.h	/^    target_phys_addr_t src_f2_bottom;$/;"	m	struct:omap_dma_lcd_channel_s
src_f2_top	./omap.h	/^    target_phys_addr_t src_f2_top;$/;"	m	struct:omap_dma_lcd_channel_s
src_sync	./omap_dma.c	/^    int src_sync;$/;"	m	struct:omap_dma_channel_s	file:
srgr	./omap1.c	/^    uint16_t srgr[2];$/;"	m	struct:omap_mcbsp_s	file:
sring	./xen_console.c	/^    void              *sring;$/;"	m	struct:XenConsole	file:
sring	./xen_disk.c	/^    void                *sring;$/;"	m	struct:XenBlkDev	file:
srr	./ppc405_uc.c	/^    uint32_t srr;$/;"	m	struct:ppc405ep_cpc_t	file:
ss1000_id	./sun4m.c	/^    ss1000_id = 96,$/;"	e	enum:__anon419	file:
ss1000_init	./sun4m.c	/^static void ss1000_init(ram_addr_t RAM_size,$/;"	f	file:
ss1000_machine	./sun4m.c	/^static QEMUMachine ss1000_machine = {$/;"	v	file:
ss10_id	./sun4m.c	/^    ss10_id = 64,$/;"	e	enum:__anon419	file:
ss10_init	./sun4m.c	/^static void ss10_init(ram_addr_t RAM_size,$/;"	f	file:
ss10_machine	./sun4m.c	/^static QEMUMachine ss10_machine = {$/;"	v	file:
ss2000_id	./sun4m.c	/^    ss2000_id,$/;"	e	enum:__anon419	file:
ss2000_init	./sun4m.c	/^static void ss2000_init(ram_addr_t RAM_size,$/;"	f	file:
ss2000_machine	./sun4m.c	/^static QEMUMachine ss2000_machine = {$/;"	v	file:
ss20_id	./sun4m.c	/^    ss20_id,$/;"	e	enum:__anon419	file:
ss20_init	./sun4m.c	/^static void ss20_init(ram_addr_t RAM_size,$/;"	f	file:
ss20_machine	./sun4m.c	/^static QEMUMachine ss20_machine = {$/;"	v	file:
ss2_id	./sun4m.c	/^    ss2_id = 0,$/;"	e	enum:__anon419	file:
ss2_init	./sun4m.c	/^static void ss2_init(ram_addr_t RAM_size,$/;"	f	file:
ss2_machine	./sun4m.c	/^static QEMUMachine ss2_machine = {$/;"	v	file:
ss2_machine_init	./sun4m.c	/^machine_init(ss2_machine_init);$/;"	v
ss2_machine_init	./sun4m.c	/^static void ss2_machine_init(void)$/;"	f	file:
ss4_id	./sun4m.c	/^    ss4_id,$/;"	e	enum:__anon419	file:
ss4_init	./sun4m.c	/^static void ss4_init(ram_addr_t RAM_size,$/;"	f	file:
ss4_machine	./sun4m.c	/^static QEMUMachine ss4_machine = {$/;"	v	file:
ss5_id	./sun4m.c	/^    ss5_id = 32,$/;"	e	enum:__anon419	file:
ss5_init	./sun4m.c	/^static void ss5_init(ram_addr_t RAM_size,$/;"	f	file:
ss5_machine	./sun4m.c	/^static QEMUMachine ss5_machine = {$/;"	v	file:
ss600mp_id	./sun4m.c	/^    ss600mp_id,$/;"	e	enum:__anon419	file:
ss600mp_init	./sun4m.c	/^static void ss600mp_init(ram_addr_t RAM_size,$/;"	f	file:
ss600mp_machine	./sun4m.c	/^static QEMUMachine ss600mp_machine = {$/;"	v	file:
ss_lx_init	./sun4m.c	/^static void ss_lx_init(ram_addr_t RAM_size,$/;"	f	file:
ss_lx_machine	./sun4m.c	/^static QEMUMachine ss_lx_machine = {$/;"	v	file:
ssacd	./pxa2xx.c	/^    uint8_t ssacd;$/;"	m	struct:__anon363	file:
sscr	./pxa2xx.c	/^    uint32_t sscr[2];$/;"	m	struct:__anon363	file:
ssctl	./stellaris.c	/^    uint32_t ssctl[4];$/;"	m	struct:__anon412	file:
ssd0303_cmd	./ssd0303.c	/^enum ssd0303_cmd {$/;"	g	file:
ssd0303_event	./ssd0303.c	/^static void ssd0303_event(i2c_slave *i2c, enum i2c_event event)$/;"	f	file:
ssd0303_info	./ssd0303.c	/^static I2CSlaveInfo ssd0303_info = {$/;"	v	file:
ssd0303_init	./ssd0303.c	/^static void ssd0303_init(i2c_slave *i2c)$/;"	f	file:
ssd0303_invalidate_display	./ssd0303.c	/^static void ssd0303_invalidate_display(void * opaque)$/;"	f	file:
ssd0303_load	./ssd0303.c	/^static int ssd0303_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
ssd0303_mode	./ssd0303.c	/^enum ssd0303_mode$/;"	g	file:
ssd0303_recv	./ssd0303.c	/^static int ssd0303_recv(i2c_slave *i2c)$/;"	f	file:
ssd0303_register_devices	./ssd0303.c	/^static void ssd0303_register_devices(void)$/;"	f	file:
ssd0303_save	./ssd0303.c	/^static void ssd0303_save(QEMUFile *f, void *opaque)$/;"	f	file:
ssd0303_send	./ssd0303.c	/^static int ssd0303_send(i2c_slave *i2c, uint8_t data)$/;"	f	file:
ssd0303_state	./ssd0303.c	/^} ssd0303_state;$/;"	t	typeref:struct:__anon404	file:
ssd0303_update_display	./ssd0303.c	/^static void ssd0303_update_display(void *opaque)$/;"	f	file:
ssd03232_register_devices	./ssd0323.c	/^static void ssd03232_register_devices(void)$/;"	f	file:
ssd0323_cd	./ssd0323.c	/^static void ssd0323_cd(void *opaque, int n, int level)$/;"	f	file:
ssd0323_info	./ssd0323.c	/^static SSISlaveInfo ssd0323_info = {$/;"	v	file:
ssd0323_init	./ssd0323.c	/^static void ssd0323_init(SSISlave *dev)$/;"	f	file:
ssd0323_invalidate_display	./ssd0323.c	/^static void ssd0323_invalidate_display(void * opaque)$/;"	f	file:
ssd0323_load	./ssd0323.c	/^static int ssd0323_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
ssd0323_mode	./ssd0323.c	/^enum ssd0323_mode$/;"	g	file:
ssd0323_save	./ssd0323.c	/^static void ssd0323_save(QEMUFile *f, void *opaque)$/;"	f	file:
ssd0323_state	./ssd0323.c	/^} ssd0323_state;$/;"	t	typeref:struct:__anon405	file:
ssd0323_transfer	./ssd0323.c	/^static uint32_t ssd0323_transfer(SSISlave *dev, uint32_t data)$/;"	f	file:
ssd0323_update_display	./ssd0323.c	/^static void ssd0323_update_display(void *opaque)$/;"	f	file:
ssd_date	./ssd_io_manager.c	/^char ssd_date[9] = "13.04.11";$/;"	v
ssd_util	./ftl_perf_manager.c	/^double ssd_util;$/;"	v
ssd_version	./ssd_io_manager.c	/^char ssd_version[4] = "1.0";$/;"	v
ssi	./pl022.c	/^    SSIBus *ssi;$/;"	m	struct:__anon333	file:
ssi_bus_info	./ssi.c	/^static struct BusInfo ssi_bus_info = {$/;"	v	typeref:struct:BusInfo	file:
ssi_create_bus	./ssi.c	/^SSIBus *ssi_create_bus(DeviceState *parent, const char *name)$/;"	f
ssi_create_slave	./ssi.c	/^DeviceState *ssi_create_slave(SSIBus *bus, const char *name)$/;"	f
ssi_register_slave	./ssi.c	/^void ssi_register_slave(SSISlaveInfo *info)$/;"	f
ssi_sd_info	./ssi-sd.c	/^static SSISlaveInfo ssi_sd_info = {$/;"	v	file:
ssi_sd_init	./ssi-sd.c	/^static void ssi_sd_init(SSISlave *dev)$/;"	f	file:
ssi_sd_load	./ssi-sd.c	/^static int ssi_sd_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
ssi_sd_mode	./ssi-sd.c	/^} ssi_sd_mode;$/;"	t	typeref:enum:__anon406	file:
ssi_sd_register_devices	./ssi-sd.c	/^static void ssi_sd_register_devices(void)$/;"	f	file:
ssi_sd_save	./ssi-sd.c	/^static void ssi_sd_save(QEMUFile *f, void *opaque)$/;"	f	file:
ssi_sd_state	./ssi-sd.c	/^} ssi_sd_state;$/;"	t	typeref:struct:__anon407	file:
ssi_sd_transfer	./ssi-sd.c	/^static uint32_t ssi_sd_transfer(SSISlave *dev, uint32_t val)$/;"	f	file:
ssi_slave_init	./ssi.c	/^static void ssi_slave_init(DeviceState *dev, DeviceInfo *base_info)$/;"	f	file:
ssi_transfer	./ssi.c	/^uint32_t ssi_transfer(SSIBus *bus, uint32_t val)$/;"	f
ssid	./lsi53c895a.c	/^    uint8_t ssid;$/;"	m	struct:__anon281	file:
ssidev	./ads7846.c	/^    SSISlave ssidev;$/;"	m	struct:__anon8	file:
ssidev	./max111x.c	/^    SSISlave ssidev;$/;"	m	struct:__anon282	file:
ssidev	./spitz.c	/^    SSISlave ssidev;$/;"	m	struct:__anon402	file:
ssidev	./spitz.c	/^    SSISlave ssidev;$/;"	m	struct:__anon403	file:
ssidev	./ssd0323.c	/^    SSISlave ssidev;$/;"	m	struct:__anon405	file:
ssidev	./ssi-sd.c	/^    SSISlave ssidev;$/;"	m	struct:__anon407	file:
ssidev	./stellaris.c	/^    SSISlave ssidev;$/;"	m	struct:__anon414	file:
ssitr	./pxa2xx.c	/^    uint32_t ssitr;$/;"	m	struct:__anon363	file:
ssmux	./stellaris.c	/^    uint32_t ssmux[4];$/;"	m	struct:__anon412	file:
ssp	./pxa.h	/^    SSIBus **ssp;$/;"	m	struct:__anon361
sspri	./stellaris.c	/^    uint32_t sspri;$/;"	m	struct:__anon412	file:
sspsp	./pxa2xx.c	/^    uint32_t sspsp;$/;"	m	struct:__anon363	file:
ssrsa	./pxa2xx.c	/^    uint8_t ssrsa;$/;"	m	struct:__anon363	file:
sssr	./pxa2xx.c	/^    uint32_t sssr;$/;"	m	struct:__anon363	file:
sstat0	./lsi53c895a.c	/^    uint8_t sstat0;$/;"	m	struct:__anon281	file:
sstat1	./lsi53c895a.c	/^    uint8_t sstat1;$/;"	m	struct:__anon281	file:
ssto	./pxa2xx.c	/^    uint32_t ssto;$/;"	m	struct:__anon363	file:
sstsa	./pxa2xx.c	/^    uint8_t sstsa;$/;"	m	struct:__anon363	file:
ssys_calculate_system_clock	./stellaris.c	/^static void ssys_calculate_system_clock(ssys_state *s)$/;"	f	file:
ssys_load	./stellaris.c	/^static int ssys_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
ssys_read	./stellaris.c	/^static uint32_t ssys_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
ssys_readfn	./stellaris.c	/^static CPUReadMemoryFunc *ssys_readfn[] = {$/;"	v	file:
ssys_reset	./stellaris.c	/^static void ssys_reset(void *opaque)$/;"	f	file:
ssys_save	./stellaris.c	/^static void ssys_save(QEMUFile *f, void *opaque)$/;"	f	file:
ssys_state	./stellaris.c	/^} ssys_state;$/;"	t	typeref:struct:__anon410	file:
ssys_update	./stellaris.c	/^static void ssys_update(ssys_state *s)$/;"	f	file:
ssys_write	./stellaris.c	/^static void ssys_write(void *opaque, target_phys_addr_t offset, uint32_t value)$/;"	f	file:
ssys_writefn	./stellaris.c	/^static CPUWriteMemoryFunc *ssys_writefn[] = {$/;"	v	file:
st	./fmopl.h	/^	UINT8 st[2];		\/* timer enable                      *\/$/;"	m	struct:fm_opl_f
st	./omap1.c	/^    int st;$/;"	m	struct:omap_mpu_timer_s	file:
st	./omap2.c	/^    int st;$/;"	m	struct:omap_gp_timer_s	file:
st00	./vga_int.h	/^    uint8_t st00; \/* status 0 *\/$/;"	m	struct:VGACommonState
st01	./vga_int.h	/^    uint8_t st01; \/* status 1 *\/$/;"	m	struct:VGACommonState
st_ftl_buff	./ftl_buffer.h	/^typedef struct st_ftl_buff{$/;"	s
st_result	./eepro100.c	/^    uint32_t st_result;         \/* Self Test Results *\/$/;"	m	struct:__anon241	file:
st_sign	./eepro100.c	/^    uint32_t st_sign;           \/* Self Test Signature *\/$/;"	m	struct:__anon241	file:
stage	./wdt_i6300esb.c	/^    int stage;                  \/* Stage (1 or 2). *\/$/;"	m	struct:I6300State	file:
start	./eepro100.c	/^    uint32_t start;$/;"	m	struct:__anon240	file:
start	./lm832x.c	/^        int start;$/;"	m	struct:__anon274::__anon277	file:
start	./ne2000.c	/^    uint32_t start;$/;"	m	struct:NE2000State	file:
start	./omap.h	/^        int start;$/;"	m	struct:I2SCodec::i2s_fifo_s
start	./omap2.c	/^    struct omap_l4_region_s *start;$/;"	m	struct:omap_target_agent_s	typeref:struct:omap_target_agent_s::omap_l4_region_s	file:
start	./pci.h	/^        unsigned int start, length;$/;"	m	struct:PCIDevice::__anon325
start	./usb-bt.c	/^        int dstart, dlen, dsize, start, len;$/;"	m	struct:USBBtState::usb_hci_in_fifo_s	file:
start	./xen_disk.c	/^    off_t               start;$/;"	m	struct:ioreq	file:
start_addr	./vga_int.h	/^    uint32_t start_addr;$/;"	m	struct:VGACommonState
start_count	./ftl_perf_manager.h	/^	int	start_count	: 16;$/;"	m	struct:io_request
start_input	./mac_dbdma.c	/^static void start_input(DBDMA_channel *ch, int key, uint32_t addr,$/;"	f	file:
start_line	./ssd0303.c	/^    int start_line;$/;"	m	struct:__anon404	file:
start_output	./mac_dbdma.c	/^static void start_output(DBDMA_channel *ch, int key, uint32_t addr,$/;"	f	file:
start_stop_pit	./ppc.c	/^static void start_stop_pit (CPUState *env, ppc_tb_t *tb_env, int is_excp)$/;"	f	file:
start_time	./ftl_perf_manager.h	/^	int64_t* 	start_time;$/;"	m	struct:io_request
start_xmit	./e1000.c	/^start_xmit(E1000State *s)$/;"	f	file:
starting_address	./smbios.h	/^    uint32_t starting_address;$/;"	m	struct:smbios_type_19
starting_address	./smbios.h	/^    uint32_t starting_address;$/;"	m	struct:smbios_type_20
startintr	./pxa2xx_dma.c	/^    uint32_t startintr;$/;"	m	struct:PXA2xxDMAState	file:
startvoices	./gustate.h	95;"	d
stat	./ide.c	/^    uint8_t stat;$/;"	m	struct:__anon271	file:
stat	./omap_i2c.c	/^    uint16_t stat;$/;"	m	struct:omap_i2c_s	file:
stat_ack_cu_cmd_done	./eepro100.c	/^    stat_ack_cu_cmd_done = 0x80,$/;"	e	enum:scb_stat_ack	file:
stat_ack_cu_idle	./eepro100.c	/^    stat_ack_cu_idle = 0x20,$/;"	e	enum:scb_stat_ack	file:
stat_ack_frame_rx	./eepro100.c	/^    stat_ack_frame_rx = 0x40,$/;"	e	enum:scb_stat_ack	file:
stat_ack_not_ours	./eepro100.c	/^    stat_ack_not_ours = 0x00,$/;"	e	enum:scb_stat_ack	file:
stat_ack_not_present	./eepro100.c	/^    stat_ack_not_present = 0xFF,$/;"	e	enum:scb_stat_ack	file:
stat_ack_rnr	./eepro100.c	/^    stat_ack_rnr = 0x10,$/;"	e	enum:scb_stat_ack	file:
stat_ack_rx	./eepro100.c	/^    stat_ack_rx = (stat_ack_sw_gen | stat_ack_rnr | stat_ack_frame_rx),$/;"	e	enum:scb_stat_ack	file:
stat_ack_sw_gen	./eepro100.c	/^    stat_ack_sw_gen = 0x04,$/;"	e	enum:scb_stat_ack	file:
stat_ack_tx	./eepro100.c	/^    stat_ack_tx = (stat_ack_cu_idle | stat_ack_cu_cmd_done),$/;"	e	enum:scb_stat_ack	file:
stat_int	./es1370.c	/^    uint32_t stat_int;$/;"	m	struct:chan_bits	file:
statcounter	./eepro100.c	/^    uint32_t statcounter[19];$/;"	m	struct:__anon240	file:
state	./axis_dev88.c	/^    } state;$/;"	m	struct:tempsensor_t	typeref:enum:tempsensor_t::__anon16	file:
state	./blizzard.c	/^    DisplayState *state;$/;"	m	struct:__anon18	file:
state	./bt-hid.c	/^    } state;$/;"	m	struct:bt_hid_device_s	typeref:enum:bt_hid_device_s::__anon24	file:
state	./device-assignment.h	/^        uint32_t state;$/;"	m	struct:__anon206::__anon207
state	./etraxfs_dma.c	/^	enum dma_ch_state state;$/;"	m	struct:fs_dma_channel	typeref:enum:fs_dma_channel::dma_ch_state	file:
state	./etraxfs_eth.c	/^	} state;$/;"	m	struct:qemu_mdio	typeref:enum:qemu_mdio::__anon248	file:
state	./hpet_emul.h	/^    struct HPETState *state;$/;"	m	struct:HPETTimer	typeref:struct:HPETTimer::HPETState
state	./jazz_led.c	/^    screen_state_t state;$/;"	m	struct:LedState	file:
state	./musicpal.c	/^    i2c_state state;$/;"	m	struct:i2c_interface	file:
state	./omap_dss.c	/^    DisplayState *state;$/;"	m	struct:omap_dss_s	file:
state	./omap_lcdc.c	/^    DisplayState *state;$/;"	m	struct:omap_lcd_panel_s	file:
state	./pcmcia.h	/^    void *state;$/;"	m	struct:PCMCIACardState
state	./pcnet.c	/^    PCNetState state;$/;"	m	struct:__anon329	file:
state	./pcnet.c	/^    PCNetState state;$/;"	m	struct:__anon330	file:
state	./ppc_prep.c	/^    uint8_t state;$/;"	m	struct:sysctrl_t	file:
state	./pxa2xx_dma.c	/^    uint32_t state;$/;"	m	struct:__anon365	file:
state	./scsi-disk.h	/^    SCSIDeviceState *state;$/;"	m	struct:SCSIDevice
state	./sd.c	/^    } state;$/;"	m	struct:SDState	typeref:enum:SDState::__anon382	file:
state	./stellaris.c	/^        uint32_t state;$/;"	m	struct:__anon412::__anon413	file:
state	./stellaris.c	/^    uint32_t state;$/;"	m	struct:gptm_state	file:
state	./tc58128.c	/^    state_t state;$/;"	m	struct:__anon443	file:
state	./tsc2005.c	/^    int state, reg, irq, command;$/;"	m	struct:__anon448	file:
state	./tsc210x.c	/^    int state, page, offset, irq;$/;"	m	struct:__anon450	file:
state	./usb-ohci.c	/^    OHCIState state;$/;"	m	struct:__anon463	file:
state	./usb.h	/^    int state;$/;"	m	struct:USBDevice
state_t	./tc58128.c	/^typedef enum { WAIT, READ1, READ2, READ3 } state_t;$/;"	t	typeref:enum:__anon442	file:
static_readb	./omap_sx1.c	/^static uint32_t static_readb(void *opaque, target_phys_addr_t offset)$/;"	f	file:
static_readb	./palm.c	/^static uint32_t static_readb(void *opaque, target_phys_addr_t offset)$/;"	f	file:
static_readfn	./omap_sx1.c	/^static CPUReadMemoryFunc *static_readfn[] = {$/;"	v	file:
static_readfn	./palm.c	/^static CPUReadMemoryFunc *static_readfn[] = {$/;"	v	file:
static_readh	./omap_sx1.c	/^static uint32_t static_readh(void *opaque, target_phys_addr_t offset)$/;"	f	file:
static_readh	./palm.c	/^static uint32_t static_readh(void *opaque, target_phys_addr_t offset)$/;"	f	file:
static_readw	./omap_sx1.c	/^static uint32_t static_readw(void *opaque, target_phys_addr_t offset)$/;"	f	file:
static_readw	./palm.c	/^static uint32_t static_readw(void *opaque, target_phys_addr_t offset)$/;"	f	file:
static_write	./omap_sx1.c	/^static void static_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
static_write	./palm.c	/^static void static_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
static_writefn	./omap_sx1.c	/^static CPUWriteMemoryFunc *static_writefn[] = {$/;"	v	file:
static_writefn	./palm.c	/^static CPUWriteMemoryFunc *static_writefn[] = {$/;"	v	file:
statistics	./eepro100.c	/^    eepro100_stats_t statistics;        \/* statistical counters *\/$/;"	m	struct:__anon240	file:
statsaddr	./eepro100.c	/^    uint32_t statsaddr;         \/* pointer to eepro100_stats_t *\/$/;"	m	struct:__anon240	file:
status	./blizzard.c	/^    uint8_t status;$/;"	m	struct:__anon18	file:
status	./bt.h	/^    uint16_t	status;$/;"	m	struct:__anon182
status	./bt.h	/^    uint8_t		status;$/;"	m	struct:__anon30
status	./bt.h	/^    uint8_t		status;$/;"	m	struct:__anon48
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon102
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon104
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon106
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon107
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon110
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon111
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon113
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon114
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon116
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon117
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon119
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon120
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon122
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon123
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon124
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon125
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon127
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon128
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon129
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon130
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon131
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon132
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon134
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon135
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon136
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon138
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon140
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon142
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon143
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon144
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon145
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon146
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon147
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon148
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon149
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon150
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon152
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon155
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon158
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon165
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon166
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon169
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon172
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon173
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon174
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon175
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon35
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon36
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon54
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon66
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon76
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon77
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon80
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon82
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon84
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon86
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon87
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon89
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon91
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon93
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon95
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon97
status	./bt.h	/^    uint8_t	status;$/;"	m	struct:__anon99
status	./bt.h	/^    uint8_t 	status;$/;"	m	struct:__anon69
status	./bt.h	/^    uint8_t 	status;$/;"	m	struct:__anon71
status	./cbus.c	/^    uint16_t status;$/;"	m	struct:__anon194	file:
status	./dma.c	/^    uint8_t status;$/;"	m	struct:dma_cont	file:
status	./e1000_hw.h	/^            uint8_t status;     \/* Descriptor status *\/$/;"	m	struct:e1000_context_desc::__anon229::__anon230
status	./e1000_hw.h	/^            uint8_t status;     \/* Descriptor status *\/$/;"	m	struct:e1000_data_desc::__anon233::__anon234
status	./e1000_hw.h	/^            uint8_t status;     \/* Descriptor status *\/$/;"	m	struct:e1000_tx_desc::__anon223::__anon224
status	./e1000_hw.h	/^    uint8_t status;      \/* Descriptor status *\/$/;"	m	struct:e1000_rx_desc
status	./eepro100.c	/^    int16_t status;$/;"	m	struct:__anon236	file:
status	./eepro100.c	/^    uint16_t status;$/;"	m	struct:__anon235	file:
status	./es1370.c	/^    uint32_t status;$/;"	m	struct:ES1370State	file:
status	./fmopl.h	/^	UINT8 status;		\/* status flag                       *\/$/;"	m	struct:fm_opl_f
status	./i8254.h	/^    uint8_t status;$/;"	m	struct:PITChannelState
status	./ide.c	/^    uint8_t status;$/;"	m	struct:BMDMAState	file:
status	./ide.c	/^    uint8_t status;$/;"	m	struct:IDEState	file:
status	./lm832x.c	/^    uint8_t status;$/;"	m	struct:__anon274	file:
status	./max7310.c	/^    uint8_t status;$/;"	m	struct:__anon283	file:
status	./mpcore.c	/^    uint32_t status;$/;"	m	struct:__anon292	file:
status	./musicpal.c	/^    uint32_t status;$/;"	m	struct:musicpal_audio_state	file:
status	./nand.c	/^    int status;$/;"	m	struct:NANDFlashState	file:
status	./omap1.c	/^    uint8_t status;$/;"	m	struct:omap_rtc_s	file:
status	./omap2.c	/^        uint32_t status;$/;"	m	struct:omap_mcspi_s::omap_mcspi_ch_s	file:
status	./omap2.c	/^    int status;$/;"	m	struct:omap_gp_timer_s	file:
status	./omap2.c	/^    uint32_t status;$/;"	m	struct:omap_target_agent_s	file:
status	./omap_dma.c	/^    int status;$/;"	m	struct:omap_dma_channel_s	file:
status	./omap_mmc.c	/^    uint16_t status;$/;"	m	struct:omap_mmc_s	file:
status	./onenand.c	/^    uint16_t status;$/;"	m	struct:__anon310	file:
status	./parallel.c	/^    uint8_t status;$/;"	m	struct:ParallelState	file:
status	./pckbd.c	/^    uint8_t status;$/;"	m	struct:KBDState	file:
status	./pcnet.c	/^    int16_t status;$/;"	m	struct:pcnet_RMD	file:
status	./pcnet.c	/^    int16_t status;$/;"	m	struct:pcnet_TMD	file:
status	./pflash_cfi01.c	/^    uint8_t status;$/;"	m	struct:pflash_t	file:
status	./pflash_cfi02.c	/^    uint8_t status;$/;"	m	struct:pflash_t	file:
status	./pl181.c	/^    uint32_t status;$/;"	m	struct:__anon340	file:
status	./ppc4xx_devs.c	/^    uint32_t status;$/;"	m	struct:ppc4xx_sdram_t	file:
status	./pxa.h	/^    uint32_t status;$/;"	m	struct:PXA2xxI2SState
status	./pxa2xx.c	/^    uint16_t status;$/;"	m	struct:PXA2xxI2CState	file:
status	./pxa2xx.c	/^    uint8_t status[2];$/;"	m	struct:PXA2xxFIrState	file:
status	./pxa2xx_gpio.c	/^    uint32_t status[PXA2XX_GPIO_BANKS];$/;"	m	struct:PXA2xxGPIOInfo	file:
status	./pxa2xx_lcd.c	/^    uint32_t status[2];$/;"	m	struct:PXA2xxLCDState	file:
status	./pxa2xx_mmci.c	/^    uint32_t status;$/;"	m	struct:PXA2xxMMCIState	file:
status	./scsi-disk.c	/^    uint32_t status;$/;"	m	struct:SCSIRequest	file:
status	./smbios.h	/^    uint8_t status;$/;"	m	struct:smbios_type_4
status	./twl92230.c	/^    uint16_t status;$/;"	m	struct:__anon453	file:
status	./usb-msd.c	/^    uint8_t status;$/;"	m	struct:usb_msd_csw	file:
status	./usb-musb.c	/^    int status[2];$/;"	m	struct:__anon458	file:
status	./usb-ohci.c	/^    uint32_t ctl, status;$/;"	m	struct:__anon462	file:
status	./usb-uhci.c	/^    uint16_t status;$/;"	m	struct:UHCIState	file:
status	./virtio-blk.h	/^    unsigned char status;$/;"	m	struct:virtio_blk_inhdr
status	./virtio-net.c	/^    uint16_t status;$/;"	m	struct:VirtIONet	file:
status	./virtio-net.h	/^    uint16_t status;$/;"	m	struct:virtio_net_config
status	./virtio.h	/^    uint8_t status;$/;"	m	struct:VirtIODevice
status	./vmmouse.c	/^    uint16_t status;$/;"	m	struct:_VMMouseState	file:
status	./xen_blkif.h	/^	int16_t         status;          \/* BLKIF_RSP_???       *\/$/;"	m	struct:blkif_x86_32_response
status	./xen_blkif.h	/^	int16_t         status;          \/* BLKIF_RSP_???       *\/$/;"	m	struct:blkif_x86_64_response
status	./xen_disk.c	/^    int16_t             status;$/;"	m	struct:ioreq	file:
status	./zaurus.c	/^    uint16_t status;$/;"	m	struct:ScoopInfo	file:
status0	./fdc.c	/^    uint8_t status0;$/;"	m	struct:fdctrl_t	file:
status1	./fdc.c	/^    uint8_t status1;$/;"	m	struct:fdctrl_t	file:
status2	./fdc.c	/^    uint8_t status2;$/;"	m	struct:fdctrl_t	file:
status2	./usb-uhci.c	/^    uint8_t status2; \/* bit 0 and 1 are used to generate UHCI_STS_USBINT *\/$/;"	m	struct:UHCIState	file:
status_bdaddr_rp	./bt.h	/^} __attribute__ ((packed)) status_bdaddr_rp;$/;"	t	typeref:struct:__anon30
status_latched	./i8254.h	/^    uint8_t status_latched;$/;"	m	struct:PITChannelState
statusmask	./fmopl.h	/^	UINT8 statusmask;	\/* status mask                       *\/$/;"	m	struct:fm_opl_f
stellaris_adc_fifo_read	./stellaris.c	/^static uint32_t stellaris_adc_fifo_read(stellaris_adc_state *s, int n)$/;"	f	file:
stellaris_adc_fifo_write	./stellaris.c	/^static void stellaris_adc_fifo_write(stellaris_adc_state *s, int n,$/;"	f	file:
stellaris_adc_init	./stellaris.c	/^static void stellaris_adc_init(SysBusDevice *dev)$/;"	f	file:
stellaris_adc_load	./stellaris.c	/^static int stellaris_adc_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
stellaris_adc_read	./stellaris.c	/^static uint32_t stellaris_adc_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
stellaris_adc_readfn	./stellaris.c	/^static CPUReadMemoryFunc *stellaris_adc_readfn[] = {$/;"	v	file:
stellaris_adc_reset	./stellaris.c	/^static void stellaris_adc_reset(stellaris_adc_state *s)$/;"	f	file:
stellaris_adc_save	./stellaris.c	/^static void stellaris_adc_save(QEMUFile *f, void *opaque)$/;"	f	file:
stellaris_adc_state	./stellaris.c	/^} stellaris_adc_state;$/;"	t	typeref:struct:__anon412	file:
stellaris_adc_trigger	./stellaris.c	/^static void stellaris_adc_trigger(void *opaque, int irq, int level)$/;"	f	file:
stellaris_adc_update	./stellaris.c	/^static void stellaris_adc_update(stellaris_adc_state *s)$/;"	f	file:
stellaris_adc_write	./stellaris.c	/^static void stellaris_adc_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
stellaris_adc_writefn	./stellaris.c	/^static CPUWriteMemoryFunc *stellaris_adc_writefn[] = {$/;"	v	file:
stellaris_board_info	./stellaris.c	/^} stellaris_board_info;$/;"	t	typeref:struct:__anon409	file:
stellaris_boards	./stellaris.c	/^static stellaris_board_info stellaris_boards[] = {$/;"	v	file:
stellaris_enet_can_receive	./stellaris_enet.c	/^static int stellaris_enet_can_receive(VLANClientState *vc)$/;"	f	file:
stellaris_enet_cleanup	./stellaris_enet.c	/^static void stellaris_enet_cleanup(VLANClientState *vc)$/;"	f	file:
stellaris_enet_init	./stellaris_enet.c	/^static void stellaris_enet_init(SysBusDevice *dev)$/;"	f	file:
stellaris_enet_load	./stellaris_enet.c	/^static int stellaris_enet_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
stellaris_enet_read	./stellaris_enet.c	/^static uint32_t stellaris_enet_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
stellaris_enet_readfn	./stellaris_enet.c	/^static CPUReadMemoryFunc *stellaris_enet_readfn[] = {$/;"	v	file:
stellaris_enet_receive	./stellaris_enet.c	/^static ssize_t stellaris_enet_receive(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
stellaris_enet_register_devices	./stellaris_enet.c	/^static void stellaris_enet_register_devices(void)$/;"	f	file:
stellaris_enet_reset	./stellaris_enet.c	/^static void stellaris_enet_reset(stellaris_enet_state *s)$/;"	f	file:
stellaris_enet_save	./stellaris_enet.c	/^static void stellaris_enet_save(QEMUFile *f, void *opaque)$/;"	f	file:
stellaris_enet_state	./stellaris_enet.c	/^} stellaris_enet_state;$/;"	t	typeref:struct:__anon415	file:
stellaris_enet_update	./stellaris_enet.c	/^static void stellaris_enet_update(stellaris_enet_state *s)$/;"	f	file:
stellaris_enet_write	./stellaris_enet.c	/^static void stellaris_enet_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
stellaris_enet_writefn	./stellaris_enet.c	/^static CPUWriteMemoryFunc *stellaris_enet_writefn[] = {$/;"	v	file:
stellaris_gamepad_init	./stellaris_input.c	/^void stellaris_gamepad_init(int n, qemu_irq *irq, const int *keycode)$/;"	f
stellaris_gamepad_load	./stellaris_input.c	/^static int stellaris_gamepad_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
stellaris_gamepad_put_key	./stellaris_input.c	/^static void stellaris_gamepad_put_key(void * opaque, int keycode)$/;"	f	file:
stellaris_gamepad_save	./stellaris_input.c	/^static void stellaris_gamepad_save(QEMUFile *f, void *opaque)$/;"	f	file:
stellaris_gptm_init	./stellaris.c	/^static void stellaris_gptm_init(SysBusDevice *dev)$/;"	f	file:
stellaris_i2c_init	./stellaris.c	/^static void stellaris_i2c_init(SysBusDevice * dev)$/;"	f	file:
stellaris_i2c_load	./stellaris.c	/^static int stellaris_i2c_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
stellaris_i2c_read	./stellaris.c	/^static uint32_t stellaris_i2c_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
stellaris_i2c_readfn	./stellaris.c	/^static CPUReadMemoryFunc *stellaris_i2c_readfn[] = {$/;"	v	file:
stellaris_i2c_reset	./stellaris.c	/^static void stellaris_i2c_reset(stellaris_i2c_state *s)$/;"	f	file:
stellaris_i2c_save	./stellaris.c	/^static void stellaris_i2c_save(QEMUFile *f, void *opaque)$/;"	f	file:
stellaris_i2c_state	./stellaris.c	/^} stellaris_i2c_state;$/;"	t	typeref:struct:__anon411	file:
stellaris_i2c_update	./stellaris.c	/^static void stellaris_i2c_update(stellaris_i2c_state *s)$/;"	f	file:
stellaris_i2c_write	./stellaris.c	/^static void stellaris_i2c_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
stellaris_i2c_writefn	./stellaris.c	/^static CPUWriteMemoryFunc *stellaris_i2c_writefn[] = {$/;"	v	file:
stellaris_init	./stellaris.c	/^static void stellaris_init(const char *kernel_filename, const char *cpu_model,$/;"	f	file:
stellaris_machine_init	./stellaris.c	/^machine_init(stellaris_machine_init);$/;"	v
stellaris_machine_init	./stellaris.c	/^static void stellaris_machine_init(void)$/;"	f	file:
stellaris_register_devices	./stellaris.c	/^static void stellaris_register_devices(void)$/;"	f	file:
stellaris_ssi_bus_info	./stellaris.c	/^static SSISlaveInfo stellaris_ssi_bus_info = {$/;"	v	file:
stellaris_ssi_bus_init	./stellaris.c	/^static void stellaris_ssi_bus_init(SSISlave *dev)$/;"	f	file:
stellaris_ssi_bus_load	./stellaris.c	/^static int stellaris_ssi_bus_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
stellaris_ssi_bus_save	./stellaris.c	/^static void stellaris_ssi_bus_save(QEMUFile *f, void *opaque)$/;"	f	file:
stellaris_ssi_bus_select	./stellaris.c	/^static void stellaris_ssi_bus_select(void *opaque, int irq, int level)$/;"	f	file:
stellaris_ssi_bus_state	./stellaris.c	/^} stellaris_ssi_bus_state;$/;"	t	typeref:struct:__anon414	file:
stellaris_ssi_bus_transfer	./stellaris.c	/^static uint32_t stellaris_ssi_bus_transfer(SSISlave *dev, uint32_t val)$/;"	f	file:
stellaris_sys_init	./stellaris.c	/^static void stellaris_sys_init(uint32_t base, qemu_irq irq,$/;"	f	file:
stest1	./lsi53c895a.c	/^    uint8_t stest1;$/;"	m	struct:__anon281	file:
stest2	./lsi53c895a.c	/^    uint8_t stest2;$/;"	m	struct:__anon281	file:
stest3	./lsi53c895a.c	/^    uint8_t stest3;$/;"	m	struct:__anon281	file:
stick_irq	./sun4u.c	/^static void stick_irq(void *opaque)$/;"	f	file:
stime0	./lsi53c895a.c	/^    uint8_t stime0;$/;"	m	struct:__anon281	file:
stop	./eepro100.c	/^    uint32_t stop;$/;"	m	struct:__anon240	file:
stop	./mac_dbdma.c	/^static void stop(DBDMA_channel *ch)$/;"	f	file:
stop	./ne2000.c	/^    uint32_t stop;$/;"	m	struct:NE2000State	file:
stop	./vmware_vga.c	/^            uint32_t stop;$/;"	m	struct:vmsvga_state_s::__anon474::__anon475	file:
stop_time	./m48t59.c	/^    time_t   stop_time;$/;"	m	struct:m48t59_t	file:
stopintr	./pxa2xx_dma.c	/^    uint32_t stopintr;$/;"	m	struct:PXA2xxDMAState	file:
stopping	./ssi-sd.c	/^    int stopping;$/;"	m	struct:__anon407	file:
storage	./nand.c	/^    uint8_t *storage;$/;"	m	struct:NANDFlashState	file:
storage	./pflash_cfi01.c	/^    void *storage;$/;"	m	struct:pflash_t	file:
storage	./pflash_cfi02.c	/^    void *storage;$/;"	m	struct:pflash_t	file:
store_40x_dbcr0	./ppc405_uc.c	/^void store_40x_dbcr0 (CPUState *env, uint32_t val)$/;"	f
store_40x_pit	./ppc.c	/^void store_40x_pit (CPUState *env, target_ulong val)$/;"	f
store_booke_tcr	./ppc.c	/^void store_booke_tcr (CPUState *env, target_ulong val)$/;"	f
store_booke_tsr	./ppc.c	/^void store_booke_tsr (CPUState *env, target_ulong val)$/;"	f
store_mode	./etraxfs_dma.c	/^  unsigned                      store_mode : 1;$/;"	m	struct:dma_descr_context	file:
store_word	./mac_dbdma.c	/^static void store_word(DBDMA_channel *ch, int key, uint32_t addr,$/;"	f	file:
str	./bt-sdp.c	/^                const char *str;$/;"	m	union:sdp_def_service_s::sdp_def_attribute_s::sdp_def_data_element_s::__anon25	file:
str	./fdc.c	/^    const char *str;$/;"	m	struct:fd_format_t	file:
stream_cmd_src	./etraxfs_dma.c	/^	int stream_cmd_src;$/;"	m	struct:fs_dma_channel	file:
strict_io	./fdc.c	/^    uint32_t strict_io;$/;"	m	struct:fdctrl_t	file:
strobe	./spitz.c	/^    qemu_irq *strobe;$/;"	m	struct:__anon401	file:
strobe_state	./spitz.c	/^    uint16_t strobe_state;$/;"	m	struct:__anon401	file:
structure_length	./device-assignment.c	/^    uint16_t structure_length;$/;"	m	struct:option_rom_pci_header	file:
structure_revision	./device-assignment.c	/^    uint8_t structure_revision;$/;"	m	struct:option_rom_pci_header	file:
sts	./acpi.c	/^    uint16_t sts; \/* status *\/$/;"	m	struct:gpe_regs	file:
sts	./ppc405_uc.c	/^    uint8_t sts;$/;"	m	struct:ppc4xx_i2c_t	file:
sub_irqs	./tc6393xb.c	/^    qemu_irq *sub_irqs;$/;"	m	struct:TC6393xbState	file:
subpanel	./omap_lcdc.c	/^    uint32_t subpanel;$/;"	m	struct:omap_lcd_panel_s	file:
sum_needed	./e1000.c	/^        unsigned char sum_needed;$/;"	m	struct:E1000State_st::e1000_tx	file:
sun4c_check_interrupts	./sun4c_intctl.c	/^static void sun4c_check_interrupts(void *opaque)$/;"	f	file:
sun4c_hw_init	./sun4m.c	/^static void sun4c_hw_init(const struct sun4c_hwdef *hwdef, ram_addr_t RAM_size,$/;"	f	file:
sun4c_hwdef	./sun4m.c	/^struct sun4c_hwdef {$/;"	s	file:
sun4c_hwdefs	./sun4m.c	/^static const struct sun4c_hwdef sun4c_hwdefs[] = {$/;"	v	typeref:struct:sun4c_hwdef	file:
sun4c_intctl_init	./sun4c_intctl.c	/^void *sun4c_intctl_init(target_phys_addr_t addr, qemu_irq **irq,$/;"	f
sun4c_intctl_load	./sun4c_intctl.c	/^static int sun4c_intctl_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
sun4c_intctl_mem_read	./sun4c_intctl.c	/^static CPUReadMemoryFunc *sun4c_intctl_mem_read[3] = {$/;"	v	file:
sun4c_intctl_mem_readb	./sun4c_intctl.c	/^static uint32_t sun4c_intctl_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
sun4c_intctl_mem_write	./sun4c_intctl.c	/^static CPUWriteMemoryFunc *sun4c_intctl_mem_write[3] = {$/;"	v	file:
sun4c_intctl_mem_writeb	./sun4c_intctl.c	/^static void sun4c_intctl_mem_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
sun4c_intctl_reset	./sun4c_intctl.c	/^static void sun4c_intctl_reset(void *opaque)$/;"	f	file:
sun4c_intctl_save	./sun4c_intctl.c	/^static void sun4c_intctl_save(QEMUFile *f, void *opaque)$/;"	f	file:
sun4c_irq_info	./sun4c_intctl.c	/^void sun4c_irq_info(Monitor *mon, void *opaque)$/;"	f
sun4c_pic_info	./sun4c_intctl.c	/^void sun4c_pic_info(Monitor *mon, void *opaque)$/;"	f
sun4c_set_irq	./sun4c_intctl.c	/^static void sun4c_set_irq(void *opaque, int irq, int level)$/;"	f	file:
sun4d_hw_init	./sun4m.c	/^static void sun4d_hw_init(const struct sun4d_hwdef *hwdef, ram_addr_t RAM_size,$/;"	f	file:
sun4d_hwdef	./sun4m.c	/^struct sun4d_hwdef {$/;"	s	file:
sun4d_hwdefs	./sun4m.c	/^static const struct sun4d_hwdef sun4d_hwdefs[] = {$/;"	v	typeref:struct:sun4d_hwdef	file:
sun4m	./fdc.c	/^    int sun4m;$/;"	m	struct:fdctrl_t	file:
sun4m_fdctrl_init	./fdc.c	/^fdctrl_t *sun4m_fdctrl_init (qemu_irq irq, target_phys_addr_t io_base,$/;"	f
sun4m_hw_init	./sun4m.c	/^static void sun4m_hw_init(const struct sun4m_hwdef *hwdef, ram_addr_t RAM_size,$/;"	f	file:
sun4m_hwdef	./sun4m.c	/^struct sun4m_hwdef {$/;"	s	file:
sun4m_hwdefs	./sun4m.c	/^static const struct sun4m_hwdef sun4m_hwdefs[] = {$/;"	v	typeref:struct:sun4m_hwdef	file:
sun4m_load_kernel	./sun4m.c	/^static unsigned long sun4m_load_kernel(const char *kernel_filename,$/;"	f	file:
sun4u_NVRAM_set_params	./sun4u.c	/^static int sun4u_NVRAM_set_params (m48t59_t *nvram, uint16_t NVRAM_size,$/;"	f	file:
sun4u_id	./sun4u.c	/^    sun4u_id = 0,$/;"	e	enum:__anon420	file:
sun4u_init	./sun4u.c	/^static void sun4u_init(ram_addr_t RAM_size,$/;"	f	file:
sun4u_machine	./sun4u.c	/^static QEMUMachine sun4u_machine = {$/;"	v	file:
sun4u_machine_init	./sun4u.c	/^machine_init(sun4u_machine_init);$/;"	v
sun4u_machine_init	./sun4u.c	/^static void sun4u_machine_init(void)$/;"	f	file:
sun4uv_init	./sun4u.c	/^static void sun4uv_init(ram_addr_t RAM_size,$/;"	f	file:
sun4v_id	./sun4u.c	/^    sun4v_id = 64,$/;"	e	enum:__anon420	file:
sun4v_init	./sun4u.c	/^static void sun4v_init(ram_addr_t RAM_size,$/;"	f	file:
sun4v_machine	./sun4u.c	/^static QEMUMachine sun4v_machine = {$/;"	v	file:
sunkbd_event	./escc.c	/^static void sunkbd_event(void *opaque, int ch)$/;"	f	file:
sunmouse_event	./escc.c	/^static void sunmouse_event(void *opaque,$/;"	f	file:
supported	./pci.h	/^        int supported;$/;"	m	struct:PCIDevice::__anon325
suspend	./omap_dma.c	/^    int suspend;$/;"	m	struct:omap_dma_channel_s	file:
svgaid	./vmware_vga.c	/^    uint32_t svgaid;$/;"	m	struct:vmsvga_state_s	file:
swallow	./blizzard.c	/^    int swallow;$/;"	m	struct:__anon18	file:
swar1	./pxa.h	/^    uint32_t swar1;$/;"	m	struct:__anon361
swar2	./pxa.h	/^    uint32_t swar2;$/;"	m	struct:__anon361
swi	./omap1.c	/^    uint32_t swi;$/;"	m	struct:omap_intr_handler_bank_s	file:
switch_role_cp	./bt.h	/^} __attribute__ ((packed)) switch_role_cp;$/;"	t	typeref:struct:__anon67
swivr	./mcf5206.c	/^    uint8_t swivr;$/;"	m	struct:__anon285	file:
sx1_binfo	./omap_sx1.c	/^static struct arm_boot_info sx1_binfo = {$/;"	v	typeref:struct:arm_boot_info	file:
sx1_init	./omap_sx1.c	/^static void sx1_init(ram_addr_t ram_size,$/;"	f	file:
sx1_init_v1	./omap_sx1.c	/^static void sx1_init_v1(ram_addr_t ram_size,$/;"	f	file:
sx1_init_v2	./omap_sx1.c	/^static void sx1_init_v2(ram_addr_t ram_size,$/;"	f	file:
sx1_machine_init	./omap_sx1.c	/^machine_init(sx1_machine_init);$/;"	v
sx1_machine_init	./omap_sx1.c	/^static void sx1_machine_init(void)$/;"	f	file:
sx1_machine_v1	./omap_sx1.c	/^static QEMUMachine sx1_machine_v1 = {$/;"	v	file:
sx1_machine_v2	./omap_sx1.c	/^static QEMUMachine sx1_machine_v2 = {$/;"	v	file:
sxfer	./lsi53c895a.c	/^    uint8_t sxfer;$/;"	m	struct:__anon281	file:
sxt24	./lsi53c895a.c	/^static inline int32_t sxt24(int32_t n)$/;"	f	file:
syborg_binfo	./syborg.c	/^static struct arm_boot_info syborg_binfo;$/;"	v	typeref:struct:arm_boot_info	file:
syborg_fb_enabled	./syborg_fb.c	/^static int syborg_fb_enabled(const SyborgFBState *s)$/;"	f	file:
syborg_fb_info	./syborg_fb.c	/^static SysBusDeviceInfo syborg_fb_info = {$/;"	v	file:
syborg_fb_init	./syborg_fb.c	/^static void syborg_fb_init(SysBusDevice *dev)$/;"	f	file:
syborg_fb_invalidate_display	./syborg_fb.c	/^static void syborg_fb_invalidate_display(void * opaque)$/;"	f	file:
syborg_fb_load	./syborg_fb.c	/^static int syborg_fb_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
syborg_fb_read	./syborg_fb.c	/^static uint32_t syborg_fb_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
syborg_fb_readfn	./syborg_fb.c	/^static CPUReadMemoryFunc *syborg_fb_readfn[] = {$/;"	v	file:
syborg_fb_register_devices	./syborg_fb.c	/^static void syborg_fb_register_devices(void)$/;"	f	file:
syborg_fb_save	./syborg_fb.c	/^static void syborg_fb_save(QEMUFile *f, void *opaque)$/;"	f	file:
syborg_fb_update	./syborg_fb.c	/^static void syborg_fb_update(SyborgFBState *s)$/;"	f	file:
syborg_fb_update_display	./syborg_fb.c	/^static void syborg_fb_update_display(void *opaque)$/;"	f	file:
syborg_fb_update_palette	./syborg_fb.c	/^static void syborg_fb_update_palette(SyborgFBState *s)$/;"	f	file:
syborg_fb_write	./syborg_fb.c	/^static void syborg_fb_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
syborg_fb_writefn	./syborg_fb.c	/^static CPUWriteMemoryFunc *syborg_fb_writefn[] = {$/;"	v	file:
syborg_init	./syborg.c	/^static void syborg_init(ram_addr_t ram_size,$/;"	f	file:
syborg_int_flags	./syborg_interrupt.c	/^} syborg_int_flags;$/;"	t	typeref:struct:__anon425	file:
syborg_int_info	./syborg_interrupt.c	/^static SysBusDeviceInfo syborg_int_info = {$/;"	v	file:
syborg_int_init	./syborg_interrupt.c	/^static void syborg_int_init(SysBusDevice *dev)$/;"	f	file:
syborg_int_load	./syborg_interrupt.c	/^static int syborg_int_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
syborg_int_read	./syborg_interrupt.c	/^static uint32_t syborg_int_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
syborg_int_readfn	./syborg_interrupt.c	/^static CPUReadMemoryFunc *syborg_int_readfn[] = {$/;"	v	file:
syborg_int_save	./syborg_interrupt.c	/^static void syborg_int_save(QEMUFile *f, void *opaque)$/;"	f	file:
syborg_int_set_irq	./syborg_interrupt.c	/^static void syborg_int_set_irq(void *opaque, int irq, int level)$/;"	f	file:
syborg_int_update	./syborg_interrupt.c	/^static void syborg_int_update(SyborgIntState *s)$/;"	f	file:
syborg_int_write	./syborg_interrupt.c	/^static void syborg_int_write(void *opaque, target_phys_addr_t offset, uint32_t value)$/;"	f	file:
syborg_int_writefn	./syborg_interrupt.c	/^static CPUWriteMemoryFunc *syborg_int_writefn[] = {$/;"	v	file:
syborg_interrupt_register_devices	./syborg_interrupt.c	/^static void syborg_interrupt_register_devices(void)$/;"	f	file:
syborg_keyboard_event	./syborg_keyboard.c	/^static void syborg_keyboard_event(void *opaque, int keycode)$/;"	f	file:
syborg_keyboard_info	./syborg_keyboard.c	/^static SysBusDeviceInfo syborg_keyboard_info = {$/;"	v	file:
syborg_keyboard_init	./syborg_keyboard.c	/^static void syborg_keyboard_init(SysBusDevice *dev)$/;"	f	file:
syborg_keyboard_load	./syborg_keyboard.c	/^static int syborg_keyboard_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
syborg_keyboard_read	./syborg_keyboard.c	/^static uint32_t syborg_keyboard_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
syborg_keyboard_readfn	./syborg_keyboard.c	/^static CPUReadMemoryFunc *syborg_keyboard_readfn[] = {$/;"	v	file:
syborg_keyboard_register_devices	./syborg_keyboard.c	/^static void syborg_keyboard_register_devices(void)$/;"	f	file:
syborg_keyboard_save	./syborg_keyboard.c	/^static void syborg_keyboard_save(QEMUFile *f, void *opaque)$/;"	f	file:
syborg_keyboard_update	./syborg_keyboard.c	/^static void syborg_keyboard_update(SyborgKeyboardState *s)$/;"	f	file:
syborg_keyboard_write	./syborg_keyboard.c	/^static void syborg_keyboard_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
syborg_keyboard_writefn	./syborg_keyboard.c	/^static CPUWriteMemoryFunc *syborg_keyboard_writefn[] = {$/;"	v	file:
syborg_machine	./syborg.c	/^static QEMUMachine syborg_machine = {$/;"	v	file:
syborg_machine_init	./syborg.c	/^machine_init(syborg_machine_init);$/;"	v
syborg_machine_init	./syborg.c	/^static void syborg_machine_init(void)$/;"	f	file:
syborg_pointer_event	./syborg_pointer.c	/^static void syborg_pointer_event(void *opaque, int dx, int dy, int dz,$/;"	f	file:
syborg_pointer_info	./syborg_pointer.c	/^static SysBusDeviceInfo syborg_pointer_info = {$/;"	v	file:
syborg_pointer_init	./syborg_pointer.c	/^static void syborg_pointer_init(SysBusDevice *dev)$/;"	f	file:
syborg_pointer_load	./syborg_pointer.c	/^static int syborg_pointer_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
syborg_pointer_read	./syborg_pointer.c	/^static uint32_t syborg_pointer_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
syborg_pointer_readfn	./syborg_pointer.c	/^static CPUReadMemoryFunc *syborg_pointer_readfn[] = {$/;"	v	file:
syborg_pointer_register_devices	./syborg_pointer.c	/^static void syborg_pointer_register_devices(void)$/;"	f	file:
syborg_pointer_save	./syborg_pointer.c	/^static void syborg_pointer_save(QEMUFile *f, void *opaque)$/;"	f	file:
syborg_pointer_update	./syborg_pointer.c	/^static void syborg_pointer_update(SyborgPointerState *s)$/;"	f	file:
syborg_pointer_write	./syborg_pointer.c	/^static void syborg_pointer_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
syborg_pointer_writefn	./syborg_pointer.c	/^static CPUWriteMemoryFunc *syborg_pointer_writefn[] = {$/;"	v	file:
syborg_rtc_init	./syborg_rtc.c	/^static void syborg_rtc_init(SysBusDevice *dev)$/;"	f	file:
syborg_rtc_load	./syborg_rtc.c	/^static int syborg_rtc_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
syborg_rtc_read	./syborg_rtc.c	/^static uint32_t syborg_rtc_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
syborg_rtc_readfn	./syborg_rtc.c	/^static CPUReadMemoryFunc *syborg_rtc_readfn[] = {$/;"	v	file:
syborg_rtc_register_devices	./syborg_rtc.c	/^static void syborg_rtc_register_devices(void)$/;"	f	file:
syborg_rtc_save	./syborg_rtc.c	/^static void syborg_rtc_save(QEMUFile *f, void *opaque)$/;"	f	file:
syborg_rtc_write	./syborg_rtc.c	/^static void syborg_rtc_write(void *opaque, target_phys_addr_t offset, uint32_t value)$/;"	f	file:
syborg_rtc_writefn	./syborg_rtc.c	/^static CPUWriteMemoryFunc *syborg_rtc_writefn[] = {$/;"	v	file:
syborg_serial_can_receive	./syborg_serial.c	/^static int syborg_serial_can_receive(void *opaque)$/;"	f	file:
syborg_serial_event	./syborg_serial.c	/^static void syborg_serial_event(void *opaque, int event)$/;"	f	file:
syborg_serial_info	./syborg_serial.c	/^static SysBusDeviceInfo syborg_serial_info = {$/;"	v	file:
syborg_serial_init	./syborg_serial.c	/^static void syborg_serial_init(SysBusDevice *dev)$/;"	f	file:
syborg_serial_load	./syborg_serial.c	/^static int syborg_serial_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
syborg_serial_read	./syborg_serial.c	/^static uint32_t syborg_serial_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
syborg_serial_readfn	./syborg_serial.c	/^static CPUReadMemoryFunc *syborg_serial_readfn[] = {$/;"	v	file:
syborg_serial_receive	./syborg_serial.c	/^static void syborg_serial_receive(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
syborg_serial_register_devices	./syborg_serial.c	/^static void syborg_serial_register_devices(void)$/;"	f	file:
syborg_serial_save	./syborg_serial.c	/^static void syborg_serial_save(QEMUFile *f, void *opaque)$/;"	f	file:
syborg_serial_update	./syborg_serial.c	/^static void syborg_serial_update(SyborgSerialState *s)$/;"	f	file:
syborg_serial_write	./syborg_serial.c	/^static void syborg_serial_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
syborg_serial_writefn	./syborg_serial.c	/^static CPUWriteMemoryFunc *syborg_serial_writefn[] = {$/;"	v	file:
syborg_timer_info	./syborg_timer.c	/^static SysBusDeviceInfo syborg_timer_info = {$/;"	v	file:
syborg_timer_init	./syborg_timer.c	/^static void syborg_timer_init(SysBusDevice *dev)$/;"	f	file:
syborg_timer_load	./syborg_timer.c	/^static int syborg_timer_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
syborg_timer_read	./syborg_timer.c	/^static uint32_t syborg_timer_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
syborg_timer_readfn	./syborg_timer.c	/^static CPUReadMemoryFunc *syborg_timer_readfn[] = {$/;"	v	file:
syborg_timer_register_devices	./syborg_timer.c	/^static void syborg_timer_register_devices(void)$/;"	f	file:
syborg_timer_save	./syborg_timer.c	/^static void syborg_timer_save(QEMUFile *f, void *opaque)$/;"	f	file:
syborg_timer_tick	./syborg_timer.c	/^static void syborg_timer_tick(void *opaque)$/;"	f	file:
syborg_timer_update	./syborg_timer.c	/^static void syborg_timer_update(SyborgTimerState *s)$/;"	f	file:
syborg_timer_write	./syborg_timer.c	/^static void syborg_timer_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
syborg_timer_writefn	./syborg_timer.c	/^static CPUWriteMemoryFunc *syborg_timer_writefn[] = {$/;"	v	file:
syborg_virtio_bindings	./syborg_virtio.c	/^static VirtIOBindings syborg_virtio_bindings = {$/;"	v	file:
syborg_virtio_init	./syborg_virtio.c	/^static void syborg_virtio_init(SyborgVirtIOProxy *proxy, VirtIODevice *vdev)$/;"	f	file:
syborg_virtio_net_init	./syborg_virtio.c	/^static void syborg_virtio_net_init(SysBusDevice *dev)$/;"	f	file:
syborg_virtio_readb	./syborg_virtio.c	/^static uint32_t syborg_virtio_readb(void *opaque, target_phys_addr_t offset)$/;"	f	file:
syborg_virtio_readfn	./syborg_virtio.c	/^static CPUReadMemoryFunc *syborg_virtio_readfn[] = {$/;"	v	file:
syborg_virtio_readl	./syborg_virtio.c	/^static uint32_t syborg_virtio_readl(void *opaque, target_phys_addr_t offset)$/;"	f	file:
syborg_virtio_readw	./syborg_virtio.c	/^static uint32_t syborg_virtio_readw(void *opaque, target_phys_addr_t offset)$/;"	f	file:
syborg_virtio_register_devices	./syborg_virtio.c	/^static void syborg_virtio_register_devices(void)$/;"	f	file:
syborg_virtio_update_irq	./syborg_virtio.c	/^static void syborg_virtio_update_irq(void *opaque, uint16_t vector)$/;"	f	file:
syborg_virtio_writeb	./syborg_virtio.c	/^static void syborg_virtio_writeb(void *opaque, target_phys_addr_t offset,$/;"	f	file:
syborg_virtio_writefn	./syborg_virtio.c	/^static CPUWriteMemoryFunc *syborg_virtio_writefn[] = {$/;"	v	file:
syborg_virtio_writel	./syborg_virtio.c	/^static void syborg_virtio_writel(void *opaque, target_phys_addr_t offset,$/;"	f	file:
syborg_virtio_writew	./syborg_virtio.c	/^static void syborg_virtio_writew(void *opaque, target_phys_addr_t offset,$/;"	f	file:
sync	./omap_dma.c	/^    int sync;$/;"	m	struct:omap_dma_channel_s	file:
sync	./pl080.c	/^    uint32_t sync;$/;"	m	struct:__anon338	file:
sync_error	./omap_lcdc.c	/^    int sync_error;$/;"	m	struct:omap_lcd_panel_s	file:
syncing	./vmware_vga.c	/^    int syncing;$/;"	m	struct:vmsvga_state_s	file:
synctimer	./omap.h	/^    } synctimer;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_synctimer_s
syncwrite	./xen_disk.c	/^static int syncwrite    = 0;$/;"	v	file:
sys_clk	./omap_clk.c	/^static struct clk sys_clk = {$/;"	v	typeref:struct:clk	file:
sys_clkout	./omap_clk.c	/^static struct clk sys_clkout = {$/;"	v	typeref:struct:clk	file:
sys_clkout2	./omap_clk.c	/^static struct clk sys_clkout2 = {$/;"	v	typeref:struct:clk	file:
sys_id	./arm_sysctl.c	/^    uint32_t sys_id;$/;"	m	struct:__anon9	file:
sysbus_connect_irq	./sysbus.c	/^void sysbus_connect_irq(SysBusDevice *dev, int n, qemu_irq irq)$/;"	f
sysbus_create_simple	./sysbus.h	/^static inline DeviceState *sysbus_create_simple(const char *name,$/;"	f
sysbus_create_varargs	./sysbus.c	/^DeviceState *sysbus_create_varargs(const char *name,$/;"	f
sysbus_dev_print	./sysbus.c	/^static void sysbus_dev_print(Monitor *mon, DeviceState *dev, int indent)$/;"	f	file:
sysbus_device_init	./sysbus.c	/^static void sysbus_device_init(DeviceState *dev, DeviceInfo *base)$/;"	f	file:
sysbus_from_qdev	./sysbus.h	31;"	d
sysbus_init_irq	./sysbus.c	/^void sysbus_init_irq(SysBusDevice *dev, qemu_irq *p)$/;"	f
sysbus_init_mmio	./sysbus.c	/^void sysbus_init_mmio(SysBusDevice *dev, target_phys_addr_t size, int iofunc)$/;"	f
sysbus_init_mmio_cb	./sysbus.c	/^void sysbus_init_mmio_cb(SysBusDevice *dev, target_phys_addr_t size,$/;"	f
sysbus_initfn	./sysbus.h	/^typedef void (*sysbus_initfn)(SysBusDevice *dev);$/;"	t
sysbus_mmio_map	./sysbus.c	/^void sysbus_mmio_map(SysBusDevice *dev, int n, target_phys_addr_t addr)$/;"	f
sysbus_pass_irq	./sysbus.c	/^void sysbus_pass_irq(SysBusDevice *dev, SysBusDevice *target)$/;"	f
sysbus_register_dev	./sysbus.c	/^void sysbus_register_dev(const char *name, size_t size, sysbus_initfn init)$/;"	f
sysbus_register_withprop	./sysbus.c	/^void sysbus_register_withprop(SysBusDeviceInfo *info)$/;"	f
sysc	./omap.h	/^    struct omap_sysctl_s *sysc;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_sysctl_s
sysclk	./ppc405_uc.c	/^    uint32_t sysclk;$/;"	m	struct:ppc405cr_cpc_t	file:
sysclk	./ppc405_uc.c	/^    uint32_t sysclk;$/;"	m	struct:ppc405ep_cpc_t	file:
sysconfig	./omap2.c	/^    uint16_t sysconfig;$/;"	m	struct:omap_eac_s	file:
sysconfig	./omap2.c	/^    uint32_t sysconfig;$/;"	m	struct:omap_mcspi_s	file:
sysconfig	./omap2.c	/^    uint32_t sysconfig;$/;"	m	struct:omap_prcm_s	file:
sysconfig	./omap2.c	/^    uint32_t sysconfig;$/;"	m	struct:omap_sti_s	file:
sysconfig	./omap2.c	/^    uint32_t sysconfig;$/;"	m	struct:omap_sysctl_s	file:
sysconfig	./omap2.c	/^    uint8_t sysconfig;$/;"	m	struct:omap_gpmc_s	file:
syscontrol	./omap1.c	/^    uint8_t syscontrol;$/;"	m	struct:omap_uart_s	file:
syscontrol	./ppc_prep.c	/^    uint8_t syscontrol;$/;"	m	struct:sysctrl_t	file:
sysctrl	./ppc_prep.c	/^static sysctrl_t *sysctrl;$/;"	v	file:
sysctrl	./slavio_misc.c	/^    uint32_t sysctrl;$/;"	m	struct:MiscState	file:
sysctrl_t	./ppc_prep.c	/^typedef struct sysctrl_t {$/;"	s	file:
sysctrl_t	./ppc_prep.c	/^} sysctrl_t;$/;"	t	typeref:struct:sysctrl_t	file:
system_bios_major_release	./smbios.h	/^    uint8_t system_bios_major_release;$/;"	m	struct:smbios_type_0
system_bios_minor_release	./smbios.h	/^    uint8_t system_bios_minor_release;$/;"	m	struct:smbios_type_0
system_bus_info	./sysbus.c	/^struct BusInfo system_bus_info = {$/;"	v	typeref:struct:BusInfo
system_clock_scale	./armv7m_nvic.c	/^int system_clock_scale;$/;"	v
system_control	./sm501.c	/^    uint32_t system_control;$/;"	m	struct:SM501State	file:
systest	./omap2.c	/^    uint32_t systest;$/;"	m	struct:omap_mcspi_s	file:
systest	./omap2.c	/^    uint32_t systest;$/;"	m	struct:omap_sti_s	file:
systick	./armv7m_nvic.c	/^    } systick;$/;"	m	struct:__anon14	typeref:struct:__anon14::__anon15	file:
systick_reload	./armv7m_nvic.c	/^static void systick_reload(nvic_state *s, int reset)$/;"	f	file:
systick_scale	./armv7m_nvic.c	/^static inline int64_t systick_scale(nvic_state *s)$/;"	f	file:
systick_timer_tick	./armv7m_nvic.c	/^static void systick_timer_tick(void * opaque)$/;"	f	file:
t	./pxa2xx_template.h	/^static drawfn glue(glue(pxa2xx_draw_fn_, BITS), t)[16] =$/;"	v
ta	./omap1.c	/^    struct omap_target_agent_s *ta;$/;"	m	struct:omap_uart_s	typeref:struct:omap_uart_s::omap_target_agent_s	file:
ta	./omap2.c	/^    int ta;$/;"	m	struct:omap_l4_agent_info_s	file:
ta	./omap2.c	/^    struct omap_target_agent_s *ta;$/;"	m	struct:omap_gp_timer_s	typeref:struct:omap_gp_timer_s::omap_target_agent_s	file:
ta	./omap2.c	/^    struct omap_target_agent_s ta[0];$/;"	m	struct:omap_l4_s	typeref:struct:omap_l4_s::omap_target_agent_s	file:
ta_num	./omap2.c	/^    int ta_num;$/;"	m	struct:omap_l4_s	file:
ta_region	./omap2.c	/^    int ta_region;$/;"	m	struct:omap_l4_agent_info_s	file:
tab	./cs4231a.c	/^    int16_t *tab;$/;"	m	struct:CSState	file:
tag	./lsi53c895a.c	/^    uint32_t tag;$/;"	m	struct:__anon280	file:
tag	./scsi-disk.c	/^    uint32_t tag;$/;"	m	struct:SCSIRequest	file:
tag	./scsi-generic.c	/^    uint32_t tag;$/;"	m	struct:SCSIRequest	file:
tag	./usb-msd.c	/^    uint32_t tag;$/;"	m	struct:__anon457	file:
tag	./usb-msd.c	/^    uint32_t tag;$/;"	m	struct:usb_msd_cbw	file:
tag	./usb-msd.c	/^    uint32_t tag;$/;"	m	struct:usb_msd_csw	file:
tahvo	./nseries.c	/^    void *tahvo;$/;"	m	struct:n800_s	file:
tahvo_init	./cbus.c	/^void *tahvo_init(qemu_irq irq, int betty)$/;"	f
tahvo_interrupt_update	./cbus.c	/^static void tahvo_interrupt_update(CBusTahvo *s)$/;"	f	file:
tahvo_io	./cbus.c	/^static void tahvo_io(void *opaque, int rw, int reg, uint16_t *val)$/;"	f	file:
tahvo_read	./cbus.c	/^static inline uint16_t tahvo_read(CBusTahvo *s, int reg)$/;"	f	file:
tahvo_write	./cbus.c	/^static inline void tahvo_write(CBusTahvo *s, int reg, uint16_t val)$/;"	f	file:
taihu_405ep_init	./ppc405_boards.c	/^static void taihu_405ep_init(ram_addr_t ram_size,$/;"	f	file:
taihu_cpld_init	./ppc405_boards.c	/^static void taihu_cpld_init (uint32_t base)$/;"	f	file:
taihu_cpld_read	./ppc405_boards.c	/^static CPUReadMemoryFunc *taihu_cpld_read[] = {$/;"	v	file:
taihu_cpld_readb	./ppc405_boards.c	/^static uint32_t taihu_cpld_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
taihu_cpld_readl	./ppc405_boards.c	/^static uint32_t taihu_cpld_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
taihu_cpld_readw	./ppc405_boards.c	/^static uint32_t taihu_cpld_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
taihu_cpld_reset	./ppc405_boards.c	/^static void taihu_cpld_reset (void *opaque)$/;"	f	file:
taihu_cpld_t	./ppc405_boards.c	/^struct taihu_cpld_t {$/;"	s	file:
taihu_cpld_t	./ppc405_boards.c	/^typedef struct taihu_cpld_t taihu_cpld_t;$/;"	t	typeref:struct:taihu_cpld_t	file:
taihu_cpld_write	./ppc405_boards.c	/^static CPUWriteMemoryFunc *taihu_cpld_write[] = {$/;"	v	file:
taihu_cpld_writeb	./ppc405_boards.c	/^static void taihu_cpld_writeb (void *opaque,$/;"	f	file:
taihu_cpld_writel	./ppc405_boards.c	/^static void taihu_cpld_writel (void *opaque,$/;"	f	file:
taihu_cpld_writew	./ppc405_boards.c	/^static void taihu_cpld_writew (void *opaque,$/;"	f	file:
taihu_machine	./ppc405_boards.c	/^static QEMUMachine taihu_machine = {$/;"	v	file:
tail	./firm_buffer_manager.h	/^	event_queue_entry* tail;$/;"	m	struct:event_queue
tail	./ftl_inverse_mapping_manager.h	/^	struct empty_block_entry* tail;$/;"	m	struct:empty_block_root	typeref:struct:empty_block_root::empty_block_entry
tail	./ftl_inverse_mapping_manager.h	/^	struct victim_block_entry* tail;$/;"	m	struct:victim_block_root	typeref:struct:victim_block_root::victim_block_entry
tail	./serial.c	/^    uint8_t tail;$/;"	m	struct:SerialFIFO	file:
tail	./usb-ohci.c	/^    uint32_t tail;$/;"	m	struct:ohci_ed	file:
tally_counters	./rtl8139.c	/^    RTL8139TallyCounters tally_counters;$/;"	m	struct:RTL8139State	file:
target_buffer	./musicpal.c	/^    uint32_t target_buffer;$/;"	m	struct:musicpal_audio_state	file:
target_cpu	./slavio_intctl.c	/^    uint32_t target_cpu;$/;"	m	struct:SLAVIO_INTCTLState	file:
tb	./mcf_uart.c	/^    uint8_t tb;$/;"	m	struct:__anon290	file:
tb1	./max111x.c	/^    uint8_t tb1, rb2, rb3;$/;"	m	struct:__anon282	file:
tb_freq	./ppc.c	/^    uint32_t tb_freq;      \/* TB frequency                    *\/$/;"	m	struct:ppc_tb_t	file:
tb_freq	./ppc405_uc.c	/^    uint32_t tb_freq;$/;"	m	struct:ppc4xx_gpt_t	file:
tb_offset	./ppc.c	/^    int64_t  tb_offset;    \/* Compensation                    *\/$/;"	m	struct:ppc_tb_t	file:
tb_offset	./ppc405_uc.c	/^    int64_t tb_offset;$/;"	m	struct:ppc4xx_gpt_t	file:
tbadr	./pcnet.c	/^    uint32_t tbadr;$/;"	m	struct:pcnet_TMD	file:
tbd_count	./eepro100.c	/^    uint8_t tbd_count;          \/* TBD number *\/$/;"	m	struct:__anon235	file:
tc1_ck	./omap_clk.c	/^static struct clk tc1_ck = {$/;"	v	typeref:struct:clk	file:
tc2_ck	./omap_clk.c	/^static struct clk tc2_ck = {$/;"	v	typeref:struct:clk	file:
tc58128	./tc58128.c	/^static sh7750_io_device tc58128 = {$/;"	v	file:
tc58128_cb	./tc58128.c	/^static int tc58128_cb(uint16_t porta, uint16_t portb,$/;"	f	file:
tc58128_dev	./tc58128.c	/^} tc58128_dev;$/;"	t	typeref:struct:__anon443	file:
tc58128_devs	./tc58128.c	/^static tc58128_dev tc58128_devs[2];$/;"	v	file:
tc58128_init	./tc58128.c	/^int tc58128_init(struct SH7750State *s, const char *zone1, const char *zone2)$/;"	f
tc6393xb_draw_blank	./tc6393xb.c	/^static void tc6393xb_draw_blank(TC6393xbState *s, int full_update)$/;"	f	file:
tc6393xb_draw_graphic	./tc6393xb.c	/^static void tc6393xb_draw_graphic(TC6393xbState *s, int full_update)$/;"	f	file:
tc6393xb_gpio_handler_update	./tc6393xb.c	/^static void tc6393xb_gpio_handler_update(TC6393xbState *s)$/;"	f	file:
tc6393xb_gpio_in_get	./tc6393xb.c	/^qemu_irq *tc6393xb_gpio_in_get(TC6393xbState *s)$/;"	f
tc6393xb_gpio_out_set	./tc6393xb.c	/^void tc6393xb_gpio_out_set(TC6393xbState *s, int line,$/;"	f
tc6393xb_gpio_set	./tc6393xb.c	/^static void tc6393xb_gpio_set(void *opaque, int line, int level)$/;"	f	file:
tc6393xb_init	./tc6393xb.c	/^TC6393xbState *tc6393xb_init(uint32_t base, qemu_irq irq)$/;"	f
tc6393xb_l3v	./tc6393xb.c	/^static void tc6393xb_l3v(void *opaque, int line, int level)$/;"	f	file:
tc6393xb_l3v_get	./tc6393xb.c	/^qemu_irq tc6393xb_l3v_get(TC6393xbState *s)$/;"	f
tc6393xb_nand_cfg_readb	./tc6393xb.c	/^static uint32_t tc6393xb_nand_cfg_readb(TC6393xbState *s, target_phys_addr_t addr) {$/;"	f	file:
tc6393xb_nand_cfg_writeb	./tc6393xb.c	/^static void tc6393xb_nand_cfg_writeb(TC6393xbState *s, target_phys_addr_t addr, uint32_t value) {$/;"	f	file:
tc6393xb_nand_irq	./tc6393xb.c	/^static void tc6393xb_nand_irq(TC6393xbState *s) {$/;"	f	file:
tc6393xb_nand_readb	./tc6393xb.c	/^static uint32_t tc6393xb_nand_readb(TC6393xbState *s, target_phys_addr_t addr) {$/;"	f	file:
tc6393xb_nand_writeb	./tc6393xb.c	/^static void tc6393xb_nand_writeb(TC6393xbState *s, target_phys_addr_t addr, uint32_t value) {$/;"	f	file:
tc6393xb_readb	./tc6393xb.c	/^static uint32_t tc6393xb_readb(void *opaque, target_phys_addr_t addr) {$/;"	f	file:
tc6393xb_readl	./tc6393xb.c	/^static uint32_t tc6393xb_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
tc6393xb_readw	./tc6393xb.c	/^static uint32_t tc6393xb_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
tc6393xb_scr_readb	./tc6393xb.c	/^static uint32_t tc6393xb_scr_readb(TC6393xbState *s, target_phys_addr_t addr)$/;"	f	file:
tc6393xb_scr_writeb	./tc6393xb.c	/^static void tc6393xb_scr_writeb(TC6393xbState *s, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
tc6393xb_sub_irq	./tc6393xb.c	/^static void tc6393xb_sub_irq(void *opaque, int line, int level) {$/;"	f	file:
tc6393xb_update_display	./tc6393xb.c	/^static void tc6393xb_update_display(void *opaque)$/;"	f	file:
tc6393xb_writeb	./tc6393xb.c	/^static void tc6393xb_writeb(void *opaque, target_phys_addr_t addr, uint32_t value) {$/;"	f	file:
tc6393xb_writel	./tc6393xb.c	/^static void tc6393xb_writel(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
tc6393xb_writew	./tc6393xb.c	/^static void tc6393xb_writew(void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
tc_ck	./omap_clk.c	/^static struct clk tc_ck = {$/;"	v	typeref:struct:clk	file:
tc_int	./pl080.c	/^    uint8_t tc_int;$/;"	m	struct:__anon338	file:
tc_mask	./pl080.c	/^    uint8_t tc_mask;$/;"	m	struct:__anon338	file:
tcb_bytes	./eepro100.c	/^    uint16_t tcb_bytes;         \/* transmit command block byte count (in lower 14 bits *\/$/;"	m	struct:__anon235	file:
tcmi_regs	./omap.h	/^    uint32_t tcmi_regs[17];$/;"	m	struct:omap_mpu_state_s
tcnt	./eepro100.c	/^    uint16_t tcnt;$/;"	m	struct:__anon240	file:
tcnt	./ne2000.c	/^    uint16_t tcnt;$/;"	m	struct:NE2000State	file:
tcnt	./sh_timer.c	/^    uint32_t tcnt;$/;"	m	struct:__anon391	file:
tcor	./sh_timer.c	/^    uint32_t tcor;$/;"	m	struct:__anon391	file:
tcp	./e1000.c	/^        int8_t tcp;$/;"	m	struct:E1000State_st::e1000_tx	file:
tcp_config	./e1000_hw.h	/^        uint32_t tcp_config;$/;"	m	union:e1000_context_desc::__anon227
tcp_fields	./e1000_hw.h	/^        } tcp_fields;$/;"	m	union:e1000_context_desc::__anon227	typeref:struct:e1000_context_desc::__anon227::__anon228
tcp_header	./rtl8139.c	/^typedef struct tcp_header$/;"	s	file:
tcp_header	./rtl8139.c	/^} tcp_header;$/;"	t	typeref:struct:tcp_header	file:
tcp_seg_setup	./e1000_hw.h	/^    } tcp_seg_setup;$/;"	m	struct:e1000_context_desc	typeref:union:e1000_context_desc::__anon229
tcpr	./sh_timer.c	/^    uint32_t tcpr;$/;"	m	struct:__anon391	file:
tcq	./scsi-disk.c	/^    int tcq;$/;"	m	struct:SCSIDeviceState	file:
tcr	./mcf5206.c	/^    uint16_t tcr;$/;"	m	struct:__anon284	file:
tcr	./mcf_fec.c	/^    uint32_t tcr;$/;"	m	struct:__anon287	file:
tcr	./ppc405_uc.c	/^    uint32_t tcr;$/;"	m	struct:ppc405_gpio_t	file:
tcr	./pxa2xx_lcd.c	/^    uint32_t tcr;$/;"	m	struct:PXA2xxLCDState	file:
tcr	./sh_timer.c	/^    uint32_t tcr;$/;"	m	struct:__anon391	file:
tcr	./smc91c111.c	/^    uint16_t tcr;$/;"	m	struct:__anon395	file:
tctl	./stellaris_enet.c	/^    uint32_t tctl;$/;"	m	struct:__anon415	file:
tcx24_draw_line32	./tcx.c	/^static inline void tcx24_draw_line32(TCXState *s1, uint8_t *d,$/;"	f	file:
tcx24_invalidate_display	./tcx.c	/^static void tcx24_invalidate_display(void *opaque)$/;"	f	file:
tcx24_screen_dump	./tcx.c	/^static void tcx24_screen_dump(void *opaque, const char *filename)$/;"	f	file:
tcx24_set_dirty	./tcx.c	/^static void tcx24_set_dirty(TCXState *s)$/;"	f	file:
tcx24_update_display	./tcx.c	/^static void tcx24_update_display(void *opaque)$/;"	f	file:
tcx_base	./sun4m.c	/^    target_phys_addr_t tcx_base, aux1_base;$/;"	m	struct:sun4c_hwdef	file:
tcx_base	./sun4m.c	/^    target_phys_addr_t tcx_base, cs_base, apc_base, aux1_base, aux2_base;$/;"	m	struct:sun4m_hwdef	file:
tcx_base	./sun4m.c	/^    target_phys_addr_t tcx_base;$/;"	m	struct:sun4d_hwdef	file:
tcx_dac_read	./tcx.c	/^static CPUReadMemoryFunc *tcx_dac_read[3] = {$/;"	v	file:
tcx_dac_readl	./tcx.c	/^static uint32_t tcx_dac_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
tcx_dac_write	./tcx.c	/^static CPUWriteMemoryFunc *tcx_dac_write[3] = {$/;"	v	file:
tcx_dac_writel	./tcx.c	/^static void tcx_dac_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
tcx_draw_line16	./tcx.c	/^static void tcx_draw_line16(TCXState *s1, uint8_t *d,$/;"	f	file:
tcx_draw_line32	./tcx.c	/^static void tcx_draw_line32(TCXState *s1, uint8_t *d,$/;"	f	file:
tcx_draw_line8	./tcx.c	/^static void tcx_draw_line8(TCXState *s1, uint8_t *d,$/;"	f	file:
tcx_dummy_read	./tcx.c	/^static CPUReadMemoryFunc *tcx_dummy_read[3] = {$/;"	v	file:
tcx_dummy_readl	./tcx.c	/^static uint32_t tcx_dummy_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
tcx_dummy_write	./tcx.c	/^static CPUWriteMemoryFunc *tcx_dummy_write[3] = {$/;"	v	file:
tcx_dummy_writel	./tcx.c	/^static void tcx_dummy_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
tcx_info	./tcx.c	/^static SysBusDeviceInfo tcx_info = {$/;"	v	file:
tcx_init	./tcx.c	/^void tcx_init(target_phys_addr_t addr, int vram_size, int width, int height,$/;"	f
tcx_init1	./tcx.c	/^static void tcx_init1(SysBusDevice *dev)$/;"	f	file:
tcx_invalidate_display	./tcx.c	/^static void tcx_invalidate_display(void *opaque)$/;"	f	file:
tcx_load	./tcx.c	/^static int tcx_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
tcx_register_devices	./tcx.c	/^static void tcx_register_devices(void)$/;"	f	file:
tcx_reset	./tcx.c	/^static void tcx_reset(void *opaque)$/;"	f	file:
tcx_save	./tcx.c	/^static void tcx_save(QEMUFile *f, void *opaque)$/;"	f	file:
tcx_screen_dump	./tcx.c	/^static void tcx_screen_dump(void *opaque, const char *filename)$/;"	f	file:
tcx_set_dirty	./tcx.c	/^static void tcx_set_dirty(TCXState *s)$/;"	f	file:
tcx_update_display	./tcx.c	/^static void tcx_update_display(void *opaque)$/;"	f	file:
td	./usb-uhci.c	/^    uint32_t  td;$/;"	m	struct:UHCIAsync	file:
tdk_init	./etraxfs_eth.c	/^tdk_init(struct qemu_phy *phy)$/;"	f	file:
tdk_read	./etraxfs_eth.c	/^static unsigned int tdk_read(struct qemu_phy *phy, unsigned int req)$/;"	f	file:
tdk_write	./etraxfs_eth.c	/^tdk_write(struct qemu_phy *phy, unsigned int req, unsigned int data)$/;"	f	file:
tdr	./fdc.c	/^    uint8_t tdr;$/;"	m	struct:fdctrl_t	file:
tdra	./pcnet.c	/^    uint32_t rdra, tdra;$/;"	m	struct:PCNetState_st	file:
tdra	./pcnet.c	/^    uint32_t tdra;$/;"	m	struct:pcnet_initblk16	file:
tdra	./pcnet.c	/^    uint32_t tdra;$/;"	m	struct:pcnet_initblk32	file:
te	./nseries.c	/^    int te;$/;"	m	struct:mipid_s	file:
tei	./sh_serial.c	/^    qemu_irq tei;$/;"	m	struct:__anon390	file:
temp	./lsi53c895a.c	/^    uint32_t temp;$/;"	m	struct:__anon281	file:
temp_thr	./tsc2005.c	/^    uint16_t temp_thr[2];$/;"	m	struct:__anon448	file:
temperature	./tmp105.c	/^    int16_t temperature;$/;"	m	struct:__anon446	file:
tempsensor	./axis_dev88.c	/^    struct tempsensor_t tempsensor;$/;"	m	struct:gpio_state_t	typeref:struct:gpio_state_t::tempsensor_t	file:
tempsensor_clkedge	./axis_dev88.c	/^static void tempsensor_clkedge(struct tempsensor_t *s,$/;"	f	file:
tempsensor_t	./axis_dev88.c	/^struct tempsensor_t$/;"	s	file:
ter	./mcf5206.c	/^    uint16_t ter;$/;"	m	struct:__anon284	file:
terrier	./spitz.c	/^enum spitz_model_e { spitz, akita, borzoi, terrier };$/;"	e	enum:spitz_model_e	file:
terrier_init	./spitz.c	/^static void terrier_init(ram_addr_t ram_size,$/;"	f	file:
terrierpda_machine	./spitz.c	/^static QEMUMachine terrierpda_machine = {$/;"	v	file:
test	./omap_i2c.c	/^    uint16_t test;$/;"	m	struct:omap_i2c_s	file:
test_bit	./openpic.c	/^static inline int test_bit (uint32_t *field, int bit)$/;"	f	file:
test_dbg_ctrl	./omap.h	/^    uint32_t test_dbg_ctrl[1];$/;"	m	struct:omap_mpu_state_s
test_reg	./sb16.c	/^    uint8_t test_reg;$/;"	m	struct:SB16State	file:
test_reset	./tusb6010.c	/^    uint16_t test_reset;$/;"	m	struct:TUSBState	file:
text_update	./vga_int.h	/^    vga_hw_text_update_ptr text_update;$/;"	m	struct:VGACommonState
tfrr	./openpic.c	/^    uint32_t tfrr;$/;"	m	struct:IRQ_dst_t	file:
tft	./omap_lcdc.c	/^    int tft;$/;"	m	struct:omap_lcd_panel_s	file:
tfwr	./mcf_fec.c	/^    uint32_t tfwr;$/;"	m	struct:__anon287	file:
th_ack	./rtl8139.c	/^    uint32_t th_ack;			\/* acknowledgement number *\/$/;"	m	struct:tcp_header	file:
th_dport	./rtl8139.c	/^    uint16_t th_dport;		\/* destination port *\/$/;"	m	struct:tcp_header	file:
th_offset_flags	./rtl8139.c	/^    uint16_t th_offset_flags; \/* data offset, reserved 6 bits, TCP protocol flags *\/$/;"	m	struct:tcp_header	file:
th_seq	./rtl8139.c	/^    uint32_t th_seq;			\/* sequence number *\/$/;"	m	struct:tcp_header	file:
th_sport	./rtl8139.c	/^    uint16_t th_sport;		\/* source port *\/$/;"	m	struct:tcp_header	file:
th_sum	./rtl8139.c	/^    uint16_t th_sum;			\/* checksum *\/$/;"	m	struct:tcp_header	file:
th_urp	./rtl8139.c	/^    uint16_t th_urp;			\/* urgent pointer *\/$/;"	m	struct:tcp_header	file:
th_win	./rtl8139.c	/^    uint16_t th_win;			\/* window *\/$/;"	m	struct:tcp_header	file:
thermal_state	./smbios.h	/^    uint8_t thermal_state;$/;"	m	struct:smbios_type_3
thr	./serial.c	/^    uint8_t thr; \/* transmit holding register *\/$/;"	m	struct:SerialState	file:
thr	./stellaris_enet.c	/^    uint32_t thr;$/;"	m	struct:__anon415	file:
thr_ipending	./serial.c	/^    int thr_ipending;$/;"	m	struct:SerialState	file:
thread_ID	./ssd_log_manager.c	/^pthread_t thread_ID;$/;"	v
threshold	./musicpal.c	/^    unsigned int threshold;$/;"	m	struct:musicpal_audio_state	file:
ti	./omap1.c	/^    time_t ti;$/;"	m	struct:omap_rtc_s	file:
ti_buf	./esp.c	/^    uint8_t ti_buf[TI_BUFSZ];$/;"	m	struct:ESPState	file:
ti_rptr	./esp.c	/^    uint32_t ti_rptr, ti_wptr;$/;"	m	struct:ESPState	file:
ti_size	./esp.c	/^    int32_t ti_size;$/;"	m	struct:ESPState	file:
ti_wptr	./esp.c	/^    uint32_t ti_rptr, ti_wptr;$/;"	m	struct:ESPState	file:
tibc	./openpic.c	/^	uint32_t tibc;  \/* Global timer base count register *\/$/;"	m	struct:openpic_t::__anon317	file:
ticc	./openpic.c	/^	uint32_t ticc;  \/* Global timer current count register *\/$/;"	m	struct:openpic_t::__anon317	file:
tick	./armv7m_nvic.c	/^        int64_t tick;$/;"	m	struct:__anon14::__anon15	file:
tick	./eeprom93xx.c	/^    uint8_t  tick;$/;"	m	struct:_eeprom_t	file:
tick	./mips_malta.c	/^  uint8_t tick;$/;"	m	struct:_eeprom24c0x_t	file:
tick	./mpcore.c	/^    int64_t tick;$/;"	m	struct:__anon292	file:
tick	./omap1.c	/^    QEMUBH *tick;$/;"	m	struct:omap_mpu_timer_s	file:
tick	./omap1.c	/^    uint64_t tick;$/;"	m	struct:omap_rtc_s	file:
tick	./rtl8139.c	/^    uint32_t tick;$/;"	m	struct:EEprom9346	file:
tick	./stellaris.c	/^    int64_t tick[2];$/;"	m	struct:gptm_state	file:
tick_irq	./sun4u.c	/^static void tick_irq(void *opaque)$/;"	f	file:
tick_offset	./cuda.c	/^    uint32_t tick_offset;$/;"	m	struct:CUDAState	file:
tick_offset	./pl031.c	/^    uint32_t tick_offset;$/;"	m	struct:__anon334	file:
ticking	./adlib.c	/^    int ticking[2];$/;"	m	struct:__anon7	file:
ticks_per_char	./vga_int.h	/^    int64_t ticks_per_char;$/;"	m	struct:vga_precise_retrace
ticks_per_sec	./omap2.c	/^    int64_t ticks_per_sec;$/;"	m	struct:omap_gp_timer_s	file:
ticks_to_ns	./hpet.c	/^static uint64_t ticks_to_ns(uint64_t value)$/;"	f	file:
tifr	./openpic.c	/^    uint32_t tifr; \/* Timer frequency reporting register *\/$/;"	m	struct:openpic_t	file:
time	./omap1.c	/^    int64_t time;$/;"	m	struct:omap_mpu_timer_s	file:
time	./omap2.c	/^    int64_t time;$/;"	m	struct:omap_gp_timer_s	file:
time	./omap_dss.c	/^        uint32_t time[4];$/;"	m	struct:omap_dss_s::__anon308	file:
time_const	./sb16.c	/^    int time_const;$/;"	m	struct:SB16State	file:
time_min	./ssd_trim_manager.c	/^	int time_min;$/;"	m	struct:trim_test	file:
time_offset	./m48t59.c	/^    time_t   time_offset;$/;"	m	struct:m48t59_t	file:
time_sec	./ssd_trim_manager.c	/^	int time_sec;$/;"	m	struct:trim_test	file:
time_usec	./ssd_trim_manager.c	/^	long time_usec;$/;"	m	struct:trim_test	file:
timeout	./bt.h	/^    uint16_t	timeout;$/;"	m	struct:__anon59
timeout	./bt.h	/^    uint16_t	timeout;$/;"	m	struct:__anon87
timeout	./bt.h	/^    uint16_t	timeout;$/;"	m	struct:__anon88
timeout	./bt.h	/^    uint16_t	timeout;$/;"	m	struct:__anon89
timeout	./bt.h	/^    uint16_t	timeout;$/;"	m	struct:__anon90
timeout	./omap2.c	/^    uint16_t timeout;$/;"	m	struct:omap_gpmc_s	file:
timeout	./usb-musb.c	/^    int timeout[2];	\/* Always in microframes *\/$/;"	m	struct:__anon458	file:
timeout_ipending	./serial.c	/^    int timeout_ipending;                   \/* timeout interrupt pending state *\/$/;"	m	struct:SerialState	file:
timer	./apic.c	/^    QEMUTimer *timer;$/;"	m	struct:APICState	file:
timer	./arm_timer.c	/^    arm_timer_state *timer[2];$/;"	m	struct:__anon11	file:
timer	./arm_timer.c	/^    arm_timer_state *timer[3];$/;"	m	struct:__anon12	file:
timer	./arm_timer.c	/^    ptimer_state *timer;$/;"	m	struct:__anon10	file:
timer	./armv7m_nvic.c	/^        QEMUTimer *timer;$/;"	m	struct:__anon14::__anon15	file:
timer	./cuda.c	/^    QEMUTimer *timer;$/;"	m	struct:CUDATimer	file:
timer	./hpet_emul.h	/^    HPETTimer timer[HPET_NUM_TIMERS];$/;"	m	struct:HPETState
timer	./mcf5206.c	/^    m5206_timer_state *timer[2];$/;"	m	struct:__anon285	file:
timer	./mcf5206.c	/^    ptimer_state *timer;$/;"	m	struct:__anon284	file:
timer	./mcf5208.c	/^    ptimer_state *timer;$/;"	m	struct:__anon286	file:
timer	./mpcore.c	/^    QEMUTimer *timer;$/;"	m	struct:__anon292	file:
timer	./mpcore.c	/^    mpcore_timer_state timer[8];$/;"	m	struct:mpcore_priv_state	file:
timer	./musicpal.c	/^    mv88w8618_timer_state timer[4];$/;"	m	struct:mv88w8618_pit_state	file:
timer	./omap.h	/^    struct omap_mpu_timer_s *timer[3];$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_mpu_timer_s
timer	./omap1.c	/^    QEMUTimer *timer;$/;"	m	struct:omap_mpu_timer_s	file:
timer	./omap1.c	/^    struct omap_mpu_timer_s timer;$/;"	m	struct:omap_32khz_timer_s	typeref:struct:omap_32khz_timer_s::omap_mpu_timer_s	file:
timer	./omap1.c	/^    struct omap_mpu_timer_s timer;$/;"	m	struct:omap_watchdog_timer_s	typeref:struct:omap_watchdog_timer_s::omap_mpu_timer_s	file:
timer	./omap2.c	/^    QEMUTimer *timer;$/;"	m	struct:omap_gp_timer_s	file:
timer	./pcnet.c	/^    uint64_t timer;$/;"	m	struct:PCNetState_st	file:
timer	./pflash_cfi01.c	/^    QEMUTimer *timer;$/;"	m	struct:pflash_t	file:
timer	./pflash_cfi02.c	/^    QEMUTimer *timer;$/;"	m	struct:pflash_t	file:
timer	./pl031.c	/^    QEMUTimer *timer;$/;"	m	struct:__anon334	file:
timer	./ppc405_uc.c	/^    struct QEMUTimer *timer;$/;"	m	struct:ppc4xx_gpt_t	typeref:struct:ppc4xx_gpt_t::QEMUTimer	file:
timer	./ptimer.c	/^    QEMUTimer *timer;$/;"	m	struct:ptimer_state	file:
timer	./pxa2xx_timer.c	/^    PXA2xxTimer0 timer[4];$/;"	m	struct:__anon374	file:
timer	./rtl8139.c	/^    QEMUTimer *timer;$/;"	m	struct:RTL8139State	file:
timer	./sh_timer.c	/^    ptimer_state *timer;$/;"	m	struct:__anon391	file:
timer	./sh_timer.c	/^    void *timer[3];$/;"	m	struct:__anon392	file:
timer	./slavio_timer.c	/^    ptimer_state *timer;$/;"	m	struct:SLAVIO_TIMERState	file:
timer	./soc_dma.h	/^    QEMUTimer *timer;$/;"	m	struct:soc_dma_ch_s
timer	./stellaris.c	/^    QEMUTimer *timer[2];$/;"	m	struct:gptm_state	file:
timer	./syborg_timer.c	/^    ptimer_state *timer;$/;"	m	struct:__anon437	file:
timer	./tsc2005.c	/^    QEMUTimer *timer;$/;"	m	struct:__anon448	file:
timer	./tsc210x.c	/^    QEMUTimer *timer;$/;"	m	struct:__anon450	file:
timer	./wdt_i6300esb.c	/^    QEMUTimer *timer;           \/* The actual watchdog timer. *\/$/;"	m	struct:I6300State	file:
timer	./wdt_ib700.c	/^static QEMUTimer *timer = NULL;$/;"	v	file:
timer0	./fdc.c	/^    uint8_t timer0;$/;"	m	struct:fdctrl_t	file:
timer0_hit	./etraxfs_timer.c	/^static void timer0_hit(void *opaque)$/;"	f	file:
timer1	./fdc.c	/^    uint8_t timer1;$/;"	m	struct:fdctrl_t	file:
timer1_hit	./etraxfs_timer.c	/^static void timer1_hit(void *opaque)$/;"	f	file:
timer1_preload	./wdt_i6300esb.c	/^    uint32_t timer1_preload;    \/* Values preloaded into timer1, timer2. *\/$/;"	m	struct:I6300State	file:
timer1fraction	./gusemu.h	/^ unsigned int timer1fraction;$/;"	m	struct:_GUSEmuState
timer2_preload	./wdt_i6300esb.c	/^    uint32_t timer2_preload;$/;"	m	struct:I6300State	file:
timer2fraction	./gusemu.h	/^ unsigned int timer2fraction;$/;"	m	struct:_GUSEmuState
timer_acks	./i8254.c	/^int64_t timer_acks=0, timer_interrupts=0, timer_ints_to_push=0;$/;"	v
timer_div	./xilinx_timer.c	/^    unsigned long timer_div;$/;"	m	struct:xlx_timer	file:
timer_enable	./xilinx_timer.c	/^static void timer_enable(struct xlx_timer *xt)$/;"	f	file:
timer_enabled	./hpet.c	/^static uint32_t timer_enabled(HPETTimer *t)$/;"	f	file:
timer_from_addr	./xilinx_timer.c	/^static inline unsigned int timer_from_addr(target_phys_addr_t addr)$/;"	f	file:
timer_handler	./adlib.c	/^static void timer_handler (int c, double interval_Sec)$/;"	f	file:
timer_hit	./xilinx_timer.c	/^static void timer_hit(void *opaque)$/;"	f	file:
timer_int_route	./hpet.c	/^static uint32_t timer_int_route(struct HPETTimer *timer)$/;"	f	file:
timer_interrupts	./i8254.c	/^int64_t timer_acks=0, timer_interrupts=0, timer_ints_to_push=0;$/;"	v
timer_ints_to_push	./i8254.c	/^int64_t timer_acks=0, timer_interrupts=0, timer_ints_to_push=0;$/;"	v
timer_irq	./rc4030.c	/^    qemu_irq timer_irq;$/;"	m	struct:rc4030State	file:
timer_is_periodic	./hpet.c	/^static uint32_t timer_is_periodic(HPETTimer *t)$/;"	f	file:
timer_read	./etraxfs_timer.c	/^static CPUReadMemoryFunc *timer_read[] = {$/;"	v	file:
timer_read	./xilinx_timer.c	/^static CPUReadMemoryFunc *timer_read[] = {$/;"	v	file:
timer_readl	./etraxfs_timer.c	/^static uint32_t timer_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
timer_readl	./xilinx_timer.c	/^static uint32_t timer_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
timer_update_irq	./etraxfs_timer.c	/^static void timer_update_irq(struct etrax_timer *t)$/;"	f	file:
timer_update_irq	./xilinx_timer.c	/^static void timer_update_irq(struct timerblock *t)$/;"	f	file:
timer_watchdog_update	./etraxfs_timer.c	/^static inline void timer_watchdog_update(struct etrax_timer *t, uint32_t value)$/;"	f	file:
timer_write	./etraxfs_timer.c	/^static CPUWriteMemoryFunc *timer_write[] = {$/;"	v	file:
timer_write	./xilinx_timer.c	/^static CPUWriteMemoryFunc *timer_write[] = {$/;"	v	file:
timer_writel	./etraxfs_timer.c	/^timer_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
timer_writel	./xilinx_timer.c	/^timer_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
timerblock	./xilinx_timer.c	/^struct timerblock$/;"	s	file:
timers	./cuda.c	/^    CUDATimer timers[2];$/;"	m	struct:CUDAState	file:
timers	./openpic.c	/^    } timers[MAX_TMR];$/;"	m	struct:openpic_t	typeref:struct:openpic_t::__anon317	file:
timers	./xilinx_timer.c	/^    struct xlx_timer *timers;$/;"	m	struct:timerblock	typeref:struct:timerblock::xlx_timer	file:
times	./omap_i2c.c	/^    uint8_t times[2];$/;"	m	struct:omap_i2c_s	file:
timing	./blizzard.c	/^    uint8_t timing[3];$/;"	m	struct:__anon18	file:
timing	./omap_dss.c	/^        uint32_t timing[4];$/;"	m	struct:omap_dss_s::__anon307	file:
timing	./omap_lcdc.c	/^    uint32_t timing[3];$/;"	m	struct:omap_lcd_panel_s	file:
timing	./pl110.c	/^    uint32_t timing[4];$/;"	m	struct:__anon339	file:
timing	./tsc2005.c	/^    int timing[2];$/;"	m	struct:__anon448	file:
timing	./tsc210x.c	/^    int timing;$/;"	m	struct:__anon450	file:
tipb	./omap.h	/^    tipb,$/;"	e	enum:omap_dma_port
tipb_ck	./omap_clk.c	/^static struct clk tipb_ck = {$/;"	v	typeref:struct:clk	file:
tipb_mpui	./omap.h	/^    tipb_mpui,$/;"	e	enum:omap_dma_port
tlen	./pcnet.c	/^    uint8_t tlen;$/;"	m	struct:pcnet_initblk32	file:
tm	./lm832x.c	/^        QEMUTimer *tm[3];$/;"	m	struct:__anon274::__anon278	file:
tm	./omap1.c	/^    QEMUTimer *tm;$/;"	m	struct:omap_lpg_s	file:
tm	./pxa2xx_timer.c	/^    PXA2xxTimer0 tm;$/;"	m	struct:__anon373	file:
tm	./twl92230.c	/^        struct tm tm;$/;"	m	struct:__anon453::__anon454	typeref:struct:__anon453::__anon454::tm	file:
tm4	./pxa2xx_timer.c	/^    PXA2xxTimer4 *tm4;$/;"	m	struct:__anon374	file:
tm_get	./twl92230.c	/^static void tm_get(QEMUFile *f, struct tm *tm) {$/;"	f	file:
tm_put	./twl92230.c	/^static void tm_put(QEMUFile *f, struct tm *tm) {$/;"	f	file:
tmp105_alarm_update	./tmp105.c	/^static void tmp105_alarm_update(TMP105State *s)$/;"	f	file:
tmp105_event	./tmp105.c	/^static void tmp105_event(i2c_slave *i2c, enum i2c_event event)$/;"	f	file:
tmp105_faultq	./tmp105.c	/^static const int tmp105_faultq[4] = { 1, 2, 4, 6 };$/;"	v	file:
tmp105_info	./tmp105.c	/^static I2CSlaveInfo tmp105_info = {$/;"	v	file:
tmp105_init	./tmp105.c	/^static void tmp105_init(i2c_slave *i2c)$/;"	f	file:
tmp105_interrupt_update	./tmp105.c	/^static void tmp105_interrupt_update(TMP105State *s)$/;"	f	file:
tmp105_load	./tmp105.c	/^static int tmp105_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
tmp105_read	./tmp105.c	/^static void tmp105_read(TMP105State *s)$/;"	f	file:
tmp105_register_devices	./tmp105.c	/^static void tmp105_register_devices(void)$/;"	f	file:
tmp105_reset	./tmp105.c	/^static void tmp105_reset(i2c_slave *i2c)$/;"	f	file:
tmp105_rx	./tmp105.c	/^static int tmp105_rx(i2c_slave *i2c)$/;"	f	file:
tmp105_save	./tmp105.c	/^static void tmp105_save(QEMUFile *f, void *opaque)$/;"	f	file:
tmp105_set	./tmp105.c	/^void tmp105_set(i2c_slave *i2c, int temp)$/;"	f
tmp105_tx	./tmp105.c	/^static int tmp105_tx(i2c_slave *i2c, uint8_t data)$/;"	f	file:
tmp105_write	./tmp105.c	/^static void tmp105_write(TMP105State *s)$/;"	f	file:
tmr	./apic.c	/^    uint32_t tmr[8];  \/* trigger mode register *\/$/;"	m	struct:APICState	file:
tmr	./mcf5206.c	/^    uint16_t tmr;$/;"	m	struct:__anon284	file:
tmr_overflow_time	./acpi.c	/^    int64_t tmr_overflow_time;$/;"	m	struct:PIIX4PMState	file:
tmr_timer	./acpi.c	/^    QEMUTimer *tmr_timer;$/;"	m	struct:PIIX4PMState	file:
tmu012_init	./sh_timer.c	/^void tmu012_init(target_phys_addr_t base, int feat, uint32_t freq,$/;"	f
tmu012_read	./sh_timer.c	/^static uint32_t tmu012_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
tmu012_readfn	./sh_timer.c	/^static CPUReadMemoryFunc *tmu012_readfn[] = {$/;"	v	file:
tmu012_state	./sh_timer.c	/^} tmu012_state;$/;"	t	typeref:struct:__anon392	file:
tmu012_write	./sh_timer.c	/^static void tmu012_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
tmu012_writefn	./sh_timer.c	/^static CPUWriteMemoryFunc *tmu012_writefn[] = {$/;"	v	file:
tn	./hpet_emul.h	/^    uint8_t tn;             \/*timer number*\/$/;"	m	struct:HPETTimer
toBCD	./m48t59.c	/^static inline uint8_t toBCD (uint8_t value)$/;"	f	file:
to_bcd	./mc146818rtc.c	/^static inline int to_bcd(RTCState *s, int a)$/;"	f	file:
to_bcd	./twl92230.c	/^static inline uint8_t to_bcd(int val)$/;"	f	file:
to_virtio_balloon	./virtio-balloon.c	/^static VirtIOBalloon *to_virtio_balloon(VirtIODevice *vdev)$/;"	f	file:
to_virtio_blk	./virtio-blk.c	/^static VirtIOBlock *to_virtio_blk(VirtIODevice *vdev)$/;"	f	file:
to_virtio_console	./virtio-console.c	/^static VirtIOConsole *to_virtio_console(VirtIODevice *vdev)$/;"	f	file:
to_virtio_net	./virtio-net.c	/^static VirtIONet *to_virtio_net(VirtIODevice *vdev)$/;"	f	file:
tocr	./sh_timer.c	/^    uint32_t tocr;$/;"	m	struct:__anon392	file:
token	./usb-uhci.c	/^    uint32_t  token;$/;"	m	struct:UHCIAsync	file:
token	./usb-uhci.c	/^    uint32_t token;$/;"	m	struct:UHCI_TD	file:
token_bucket_size	./bt.h	/^    uint32_t	token_bucket_size;$/;"	m	struct:__anon186
token_rate	./bt.h	/^    uint32_t	token_rate;		\/* Byte per seconds *\/$/;"	m	struct:__anon63
token_rate	./bt.h	/^    uint32_t	token_rate;$/;"	m	struct:__anon186
tol	./etraxfs_dma.c	/^  unsigned                      tol        : 1;$/;"	m	struct:dma_descr_group	file:
top_of_screen	./g364fb.c	/^    uint32_t top_of_screen;$/;"	m	struct:G364State	file:
tosa_binfo	./tosa.c	/^static struct arm_boot_info tosa_binfo = {$/;"	v	typeref:struct:arm_boot_info	file:
tosa_dac_event	./tosa.c	/^static void tosa_dac_event(i2c_slave *i2c, enum i2c_event event)$/;"	f	file:
tosa_dac_info	./tosa.c	/^static I2CSlaveInfo tosa_dac_info = {$/;"	v	file:
tosa_dac_init	./tosa.c	/^static void tosa_dac_init(i2c_slave *i2c)$/;"	f	file:
tosa_dac_recv	./tosa.c	/^static int tosa_dac_recv(i2c_slave *s)$/;"	f	file:
tosa_dac_send	./tosa.c	/^static int tosa_dac_send(i2c_slave *i2c, uint8_t data)$/;"	f	file:
tosa_gpio_setup	./tosa.c	/^static void tosa_gpio_setup(PXA2xxState *cpu,$/;"	f	file:
tosa_init	./tosa.c	/^static void tosa_init(ram_addr_t ram_size,$/;"	f	file:
tosa_microdrive_attach	./tosa.c	/^static void tosa_microdrive_attach(PXA2xxState *cpu)$/;"	f	file:
tosa_out_switch	./tosa.c	/^static void tosa_out_switch(void *opaque, int line, int level)$/;"	f	file:
tosa_register_devices	./tosa.c	/^static void tosa_register_devices(void)$/;"	f	file:
tosa_ssp_info	./tosa.c	/^static SSISlaveInfo tosa_ssp_info = {$/;"	v	file:
tosa_ssp_init	./tosa.c	/^static void tosa_ssp_init(SSISlave *dev)$/;"	f	file:
tosa_ssp_tansfer	./tosa.c	/^static uint32_t tosa_ssp_tansfer(SSISlave *dev, uint32_t value)$/;"	f	file:
tosa_tg_init	./tosa.c	/^static void tosa_tg_init(PXA2xxState *cpu)$/;"	f	file:
tosapda_machine	./tosa.c	/^static QEMUMachine tosapda_machine = {$/;"	v	file:
tosapda_machine_init	./tosa.c	/^machine_init(tosapda_machine_init);$/;"	v
tosapda_machine_init	./tosa.c	/^static void tosapda_machine_init(void)$/;"	f	file:
total_chars	./vga_int.h	/^    int64_t total_chars;$/;"	m	struct:vga_precise_retrace
total_empty_block_nb	./ftl_inverse_mapping_manager.c	/^int64_t total_empty_block_nb;$/;"	v
total_gc_read_count	./ftl_perf_manager.c	/^double total_gc_read_count;$/;"	v
total_gc_read_delay	./ftl_perf_manager.c	/^double total_gc_read_delay;$/;"	v
total_gc_write_count	./ftl_perf_manager.c	/^double total_gc_write_count;$/;"	v
total_gc_write_delay	./ftl_perf_manager.c	/^double total_gc_write_delay;$/;"	v
total_len	./pflash_cfi01.c	/^    target_phys_addr_t total_len;$/;"	m	struct:pflash_t	file:
total_ram_v1	./omap_sx1.c	108;"	d	file:
total_ram_v2	./omap_sx1.c	109;"	d	file:
total_ran_cold_merge_write_count	./ftl_perf_manager.c	/^double total_ran_cold_merge_write_count;$/;"	v
total_ran_cold_merge_write_delay	./ftl_perf_manager.c	/^double total_ran_cold_merge_write_delay;$/;"	v
total_ran_cold_write_count	./ftl_perf_manager.c	/^double total_ran_cold_write_count;$/;"	v
total_ran_cold_write_delay	./ftl_perf_manager.c	/^double total_ran_cold_write_delay;$/;"	v
total_ran_hot_merge_write_count	./ftl_perf_manager.c	/^double total_ran_hot_merge_write_count;$/;"	v
total_ran_hot_merge_write_delay	./ftl_perf_manager.c	/^double total_ran_hot_merge_write_delay;$/;"	v
total_ran_hot_write_count	./ftl_perf_manager.c	/^double total_ran_hot_write_count;$/;"	v
total_ran_hot_write_delay	./ftl_perf_manager.c	/^double total_ran_hot_write_delay;$/;"	v
total_ran_merge_read_count	./ftl_perf_manager.c	/^double total_ran_merge_read_count;$/;"	v
total_ran_merge_read_delay	./ftl_perf_manager.c	/^double total_ran_merge_read_delay;$/;"	v
total_ran_merge_write_count	./ftl_perf_manager.c	/^double total_ran_merge_write_count;$/;"	v
total_ran_merge_write_delay	./ftl_perf_manager.c	/^double total_ran_merge_write_delay;$/;"	v
total_ran_write_count	./ftl_perf_manager.c	/^double total_ran_write_count;$/;"	v
total_ran_write_delay	./ftl_perf_manager.c	/^double total_ran_write_delay;$/;"	v
total_read_count	./ftl_perf_manager.c	/^double total_read_count;$/;"	v
total_read_delay	./ftl_perf_manager.c	/^double total_read_delay;$/;"	v
total_seq_merge_read_count	./ftl_perf_manager.c	/^double total_seq_merge_read_count;$/;"	v
total_seq_merge_read_delay	./ftl_perf_manager.c	/^double total_seq_merge_read_delay;$/;"	v
total_seq_merge_write_count	./ftl_perf_manager.c	/^double total_seq_merge_write_count;$/;"	v
total_seq_merge_write_delay	./ftl_perf_manager.c	/^double total_seq_merge_write_delay;$/;"	v
total_seq_write_count	./ftl_perf_manager.c	/^double total_seq_write_count;$/;"	v
total_seq_write_delay	./ftl_perf_manager.c	/^double total_seq_write_delay;$/;"	v
total_victim_block_nb	./ftl_inverse_mapping_manager.c	/^int64_t total_victim_block_nb;$/;"	v
total_width	./smbios.h	/^    uint16_t total_width;$/;"	m	struct:smbios_type_17
total_write_count	./ftl_perf_manager.c	/^double total_write_count;$/;"	v
total_write_delay	./ftl_perf_manager.c	/^double total_write_delay;$/;"	v
touch_keyword	./zaurus.c	/^    uint32_t touch_keyword;$/;"	m	struct:sl_param_info	file:
touch_xd	./zaurus.c	/^    int32_t touch_xd;$/;"	m	struct:sl_param_info	file:
touch_xp	./zaurus.c	/^    int32_t touch_xp;$/;"	m	struct:sl_param_info	file:
touch_yd	./zaurus.c	/^    int32_t touch_yd;$/;"	m	struct:sl_param_info	file:
touch_yp	./zaurus.c	/^    int32_t touch_yp;$/;"	m	struct:sl_param_info	file:
tpr	./apic.c	/^    uint8_t tpr;$/;"	m	struct:APICState	file:
tpsr	./eepro100.c	/^    uint8_t tpsr;$/;"	m	struct:__anon240	file:
tpsr	./ne2000.c	/^    uint8_t tpsr;$/;"	m	struct:NE2000State	file:
tr	./ppc4xx_devs.c	/^    uint32_t tr;$/;"	m	struct:ppc4xx_sdram_t	file:
tr	./tsc2005.c	/^    int tr[8];$/;"	m	struct:__anon448	file:
tr	./tsc210x.c	/^    int tr[8];$/;"	m	struct:__anon450	file:
track	./fdc.c	/^    uint8_t track;$/;"	m	struct:fdrive_t	file:
trans	./omap_dss.c	/^        uint32_t trans[2];$/;"	m	struct:omap_dss_s::__anon307	file:
trans_interval	./bt.h	/^    uint8_t	trans_interval;$/;"	m	struct:__anon173
trans_interval	./bt.h	/^    uint8_t	trans_interval;$/;"	m	struct:__anon174
transfer	./omap_mmc.c	/^    int transfer;$/;"	m	struct:omap_mmc_s	file:
transfer	./ssi.h	/^    uint32_t (*transfer)(SSISlave *dev, uint32_t val);$/;"	m	struct:__anon408
transfer_audio	./ac97.c	/^static void transfer_audio (AC97LinkState *s, int index, int elapsed)$/;"	f	file:
transfer_fifo2fifo	./soc_dma.c	/^static void transfer_fifo2fifo(struct soc_dma_ch_s *ch)$/;"	f	file:
transfer_fifo2mem	./soc_dma.c	/^static void transfer_fifo2mem(struct soc_dma_ch_s *ch)$/;"	f	file:
transfer_fn	./soc_dma.h	/^    soc_dma_transfer_t transfer_fn;$/;"	m	struct:soc_dma_ch_s
transfer_fn	./soc_dma.h	/^    soc_dma_transfer_t transfer_fn;$/;"	m	struct:soc_dma_s
transfer_handler	./dma.c	/^    DMA_transfer_handler transfer_handler;$/;"	m	struct:dma_regs	file:
transfer_mem2fifo	./soc_dma.c	/^static void transfer_mem2fifo(struct soc_dma_ch_s *ch)$/;"	f	file:
transfer_mem2mem	./soc_dma.c	/^static void transfer_mem2mem(struct soc_dma_ch_s *ch)$/;"	f	file:
transferred	./cs4231a.c	/^    int transferred;$/;"	m	struct:CSState	file:
translate	./omap_dma.c	/^    int translate[2];$/;"	m	struct:omap_dma_channel_s	file:
translate	./ps2.c	/^    int translate;$/;"	m	struct:__anon359	file:
transmit_timer	./serial.c	/^    struct QEMUTimer *transmit_timer;$/;"	m	struct:SerialState	typeref:struct:SerialState::QEMUTimer	file:
transp	./pxa2xx_lcd.c	/^    int transp;$/;"	m	struct:PXA2xxLCDState	file:
transparent_copy	./omap_dma.c	/^    int transparent_copy;$/;"	m	struct:omap_dma_channel_s	file:
tresh	./omap_dss.c	/^            uint32_t tresh;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
trgbr	./pxa2xx_lcd.c	/^    uint32_t trgbr;$/;"	m	struct:PXA2xxLCDState	file:
trigger	./arm_gic.c	/^    unsigned trigger:1; \/* nonzero = edge triggered.  *\/$/;"	m	struct:gic_irq_state	file:
trigger	./omap2.c	/^    } trigger;$/;"	m	struct:omap_gp_timer_s	typeref:enum:omap_gp_timer_s::__anon301	file:
trigger	./stellaris.c	/^    qemu_irq trigger;$/;"	m	struct:gptm_state	file:
trim_list	./ssd_trim_manager.c	/^trim_test* trim_list = NULL;$/;"	v
trim_list_tail	./ssd_trim_manager.c	/^trim_test* trim_list_tail = NULL;$/;"	v
trim_test	./ssd_trim_manager.c	/^typedef struct trim_test$/;"	s	file:
trim_test	./ssd_trim_manager.c	/^}trim_test;$/;"	t	typeref:struct:trim_test	file:
trimmed_sector_entry	./ssd_trim_manager.c	/^typedef struct trimmed_sector_entry$/;"	s	file:
trimmed_sector_entry	./ssd_trim_manager.c	/^}trimmed_sector_entry;$/;"	t	typeref:struct:trimmed_sector_entry	file:
trimmed_sector_entry_index	./ssd_trim_manager.c	/^typedef struct trimmed_sector_entry_index$/;"	s	file:
trimmed_sector_entry_index	./ssd_trim_manager.c	/^}trimmed_sector_entry_index;$/;"	t	typeref:struct:trimmed_sector_entry_index	file:
trr	./mcf5206.c	/^    uint16_t trr;$/;"	m	struct:__anon284	file:
ts	./nseries.c	/^    } ts;$/;"	m	struct:n800_s	typeref:struct:n800_s::__anon295	file:
tsc2005_init	./tsc2005.c	/^void *tsc2005_init(qemu_irq pintdav)$/;"	f
tsc2005_load	./tsc2005.c	/^static int tsc2005_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
tsc2005_pin_update	./tsc2005.c	/^static void tsc2005_pin_update(TSC2005State *s)$/;"	f	file:
tsc2005_read	./tsc2005.c	/^static uint16_t tsc2005_read(TSC2005State *s, int reg)$/;"	f	file:
tsc2005_reset	./tsc2005.c	/^static void tsc2005_reset(TSC2005State *s)$/;"	f	file:
tsc2005_save	./tsc2005.c	/^static void tsc2005_save(QEMUFile *f, void *opaque)$/;"	f	file:
tsc2005_set_transform	./tsc2005.c	/^void tsc2005_set_transform(void *opaque, MouseTransformInfo *info)$/;"	f
tsc2005_timer_tick	./tsc2005.c	/^static void tsc2005_timer_tick(void *opaque)$/;"	f	file:
tsc2005_touchscreen_event	./tsc2005.c	/^static void tsc2005_touchscreen_event(void *opaque,$/;"	f	file:
tsc2005_txrx	./tsc2005.c	/^uint32_t tsc2005_txrx(void *opaque, uint32_t value, int len)$/;"	f
tsc2005_txrx_word	./tsc2005.c	/^static uint8_t tsc2005_txrx_word(void *opaque, uint8_t value)$/;"	f	file:
tsc2005_write	./tsc2005.c	/^static void tsc2005_write(TSC2005State *s, int reg, uint16_t data)$/;"	f	file:
tsc2101_rates	./tsc210x.c	/^static const TSC210xRateInfo tsc2101_rates[] = {$/;"	v	file:
tsc2102_audio_output_update	./tsc210x.c	/^static void tsc2102_audio_output_update(TSC210xState *s)$/;"	f	file:
tsc2102_audio_rate_update	./tsc210x.c	/^static void tsc2102_audio_rate_update(TSC210xState *s)$/;"	f	file:
tsc2102_audio_register_read	./tsc210x.c	/^static uint16_t tsc2102_audio_register_read(TSC210xState *s, int reg)$/;"	f	file:
tsc2102_audio_register_write	./tsc210x.c	/^static void tsc2102_audio_register_write($/;"	f	file:
tsc2102_control_register_read	./tsc210x.c	/^static uint16_t tsc2102_control_register_read($/;"	f	file:
tsc2102_control_register_write	./tsc210x.c	/^static void tsc2102_control_register_write($/;"	f	file:
tsc2102_data_register_read	./tsc210x.c	/^static uint16_t tsc2102_data_register_read(TSC210xState *s, int reg)$/;"	f	file:
tsc2102_data_register_write	./tsc210x.c	/^static void tsc2102_data_register_write($/;"	f	file:
tsc2102_init	./tsc210x.c	/^uWireSlave *tsc2102_init(qemu_irq pint)$/;"	f
tsc2102_rates	./tsc210x.c	/^static const TSC210xRateInfo tsc2102_rates[] = {$/;"	v	file:
tsc210x_audio_out_cb	./tsc210x.c	/^static void tsc210x_audio_out_cb(TSC210xState *s, int free_b)$/;"	f	file:
tsc210x_codec	./tsc210x.c	/^I2SCodec *tsc210x_codec(uWireSlave *chip)$/;"	f
tsc210x_i2s_set_rate	./tsc210x.c	/^static void tsc210x_i2s_set_rate(TSC210xState *s, int in, int out)$/;"	f	file:
tsc210x_i2s_swallow	./tsc210x.c	/^static void tsc210x_i2s_swallow(TSC210xState *s)$/;"	f	file:
tsc210x_key_event	./tsc210x.c	/^void tsc210x_key_event(uWireSlave *chip, int key, int down)$/;"	f
tsc210x_load	./tsc210x.c	/^static int tsc210x_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
tsc210x_out_flush	./tsc210x.c	/^static inline void tsc210x_out_flush(TSC210xState *s, int len)$/;"	f	file:
tsc210x_pin_update	./tsc210x.c	/^static void tsc210x_pin_update(TSC210xState *s)$/;"	f	file:
tsc210x_read	./tsc210x.c	/^static uint16_t tsc210x_read(TSC210xState *s)$/;"	f	file:
tsc210x_reset	./tsc210x.c	/^static void tsc210x_reset(TSC210xState *s)$/;"	f	file:
tsc210x_save	./tsc210x.c	/^static void tsc210x_save(QEMUFile *f, void *opaque)$/;"	f	file:
tsc210x_set_transform	./tsc210x.c	/^void tsc210x_set_transform(uWireSlave *chip,$/;"	f
tsc210x_timer_tick	./tsc210x.c	/^static void tsc210x_timer_tick(void *opaque)$/;"	f	file:
tsc210x_touchscreen_event	./tsc210x.c	/^static void tsc210x_touchscreen_event(void *opaque,$/;"	f	file:
tsc210x_txrx	./tsc210x.c	/^uint32_t tsc210x_txrx(void *opaque, uint32_t value, int len)$/;"	f
tsc210x_write	./tsc210x.c	/^static void tsc210x_write(TSC210xState *s, uint16_t value)$/;"	f	file:
tsc2301_init	./tsc210x.c	/^uWireSlave *tsc2301_init(qemu_irq penirq, qemu_irq kbirq, qemu_irq dav)$/;"	f
tse	./e1000.c	/^        char tse;$/;"	m	struct:E1000State_st::e1000_tx	file:
tso_frames	./e1000.c	/^        uint16_t tso_frames;$/;"	m	struct:E1000State_st::e1000_tx	file:
tsr	./eepro100.c	/^    uint8_t tsr;$/;"	m	struct:__anon240	file:
tsr	./ne2000.c	/^    uint8_t tsr;$/;"	m	struct:NE2000State	file:
tsr	./serial.c	/^    uint8_t tsr; \/* transmit shift register *\/$/;"	m	struct:SerialState	file:
tsr_retry	./serial.c	/^    int tsr_retry;$/;"	m	struct:SerialState	file:
tsrh	./ppc405_uc.c	/^    uint32_t tsrh;$/;"	m	struct:ppc405_gpio_t	file:
tsrl	./ppc405_uc.c	/^    uint32_t tsrl;$/;"	m	struct:ppc405_gpio_t	file:
tstr	./sh_timer.c	/^    uint32_t tstr;$/;"	m	struct:__anon392	file:
tucse	./e1000.c	/^        uint16_t tucse;$/;"	m	struct:E1000State_st::e1000_tx	file:
tucse	./e1000_hw.h	/^            uint16_t tucse;     \/* TCP checksum end *\/$/;"	m	struct:e1000_context_desc::__anon227::__anon228
tucso	./e1000.c	/^        uint8_t tucso;$/;"	m	struct:E1000State_st::e1000_tx	file:
tucso	./e1000_hw.h	/^            uint8_t tucso;      \/* TCP checksum offset *\/$/;"	m	struct:e1000_context_desc::__anon227::__anon228
tucss	./e1000.c	/^        uint8_t tucss;$/;"	m	struct:E1000State_st::e1000_tx	file:
tucss	./e1000_hw.h	/^            uint8_t tucss;      \/* TCP checksum start *\/$/;"	m	struct:e1000_context_desc::__anon227::__anon228
tusb6010_async_io	./tusb6010.c	/^int tusb6010_async_io(TUSBState *s)$/;"	f
tusb6010_init	./tusb6010.c	/^TUSBState *tusb6010_init(qemu_irq intr)$/;"	f
tusb6010_power	./tusb6010.c	/^void tusb6010_power(TUSBState *s, int on)$/;"	f
tusb6010_sync_io	./tusb6010.c	/^int tusb6010_sync_io(TUSBState *s)$/;"	f
tusb_async_readb	./tusb6010.c	/^static uint32_t tusb_async_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
tusb_async_readfn	./tusb6010.c	/^static CPUReadMemoryFunc *tusb_async_readfn[] = {$/;"	v	file:
tusb_async_readh	./tusb6010.c	/^static uint32_t tusb_async_readh(void *opaque, target_phys_addr_t addr)$/;"	f	file:
tusb_async_readw	./tusb6010.c	/^static uint32_t tusb_async_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
tusb_async_writeb	./tusb6010.c	/^static void tusb_async_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
tusb_async_writefn	./tusb6010.c	/^static CPUWriteMemoryFunc *tusb_async_writefn[] = {$/;"	v	file:
tusb_async_writeh	./tusb6010.c	/^static void tusb_async_writeh(void *opaque, target_phys_addr_t addr,$/;"	f	file:
tusb_async_writew	./tusb6010.c	/^static void tusb_async_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
tusb_dma_intr_update	./tusb6010.c	/^static void tusb_dma_intr_update(TUSBState *s)$/;"	f	file:
tusb_gpio_intr_update	./tusb6010.c	/^static void tusb_gpio_intr_update(TUSBState *s)$/;"	f	file:
tusb_intr_update	./tusb6010.c	/^static void tusb_intr_update(TUSBState *s)$/;"	f	file:
tusb_musb_core_intr	./tusb6010.c	/^static void tusb_musb_core_intr(void *opaque, int source, int level)$/;"	f	file:
tusb_otg_tick	./tusb6010.c	/^static void tusb_otg_tick(void *opaque)$/;"	f	file:
tusb_power_tick	./tusb6010.c	/^static void tusb_power_tick(void *opaque)$/;"	f	file:
tusb_usbip_intr_update	./tusb6010.c	/^static void tusb_usbip_intr_update(TUSBState *s)$/;"	f	file:
tv_config	./blizzard.c	/^    uint8_t tv_config;$/;"	m	struct:__anon18	file:
tv_filter_coeff	./blizzard.c	/^    uint8_t tv_filter_coeff[0x20];$/;"	m	struct:__anon18	file:
tv_filter_config	./blizzard.c	/^    uint8_t tv_filter_config;$/;"	m	struct:__anon18	file:
tv_filter_idx	./blizzard.c	/^    uint8_t tv_filter_idx;$/;"	m	struct:__anon18	file:
tv_test	./blizzard.c	/^    uint8_t tv_test;$/;"	m	struct:__anon18	file:
tv_timing	./blizzard.c	/^    uint8_t tv_timing[4];$/;"	m	struct:__anon18	file:
tv_x	./blizzard.c	/^    uint8_t tv_x;$/;"	m	struct:__anon18	file:
tv_y	./blizzard.c	/^    uint8_t tv_y;$/;"	m	struct:__anon18	file:
twl92230_info	./twl92230.c	/^static I2CSlaveInfo twl92230_info = {$/;"	v	file:
twl92230_init	./twl92230.c	/^static void twl92230_init(i2c_slave *i2c)$/;"	f	file:
twl92230_register_devices	./twl92230.c	/^static void twl92230_register_devices(void)$/;"	f	file:
tx	./e1000.c	/^    } tx;$/;"	m	struct:E1000State_st	typeref:struct:E1000State_st::e1000_tx	file:
tx	./escc.c	/^    uint8_t rx, tx, wregs[SERIAL_REGS], rregs[SERIAL_REGS];$/;"	m	struct:ChannelState	file:
tx	./omap2.c	/^        uint32_t tx;$/;"	m	struct:omap_mcspi_s::omap_mcspi_ch_s	file:
tx_alloc	./smc91c111.c	/^    int tx_alloc;$/;"	m	struct:__anon395	file:
tx_bandwith	./bt.h	/^    uint32_t	tx_bandwith;$/;"	m	struct:__anon55
tx_bandwith	./bt.h	/^    uint32_t	tx_bandwith;$/;"	m	struct:__anon56
tx_buffer	./dp8393x.c	/^    uint8_t tx_buffer[0x10000];$/;"	m	struct:dp8393xState	file:
tx_buffer	./mipsnet.c	/^    uint8_t tx_buffer[MAX_ETH_FRAME_SIZE];$/;"	m	struct:MIPSnetState	file:
tx_busy	./pcnet.c	/^    int tx_busy;$/;"	m	struct:PCNetState_st	file:
tx_config	./tusb6010.c	/^    uint32_t tx_config[15];$/;"	m	struct:TUSBState	file:
tx_config_bits	./rtl8139.c	/^enum tx_config_bits {$/;"	g	file:
tx_count	./mipsnet.c	/^    uint32_t tx_count;$/;"	m	struct:MIPSnetState	file:
tx_deferred	./eepro100.c	/^        tx_underruns, tx_lost_crs, tx_deferred, tx_single_collisions,$/;"	m	struct:__anon237	file:
tx_desc_addr	./eepro100.c	/^    uint32_t tx_desc_addr;      \/* transmit buffer decsriptor array address. *\/$/;"	m	struct:__anon235	file:
tx_descriptor	./mcf_fec.c	/^    uint32_t tx_descriptor;$/;"	m	struct:__anon287	file:
tx_dma	./omap_mmc.c	/^    int tx_dma;$/;"	m	struct:omap_mmc_s	file:
tx_enabled	./mcf_uart.c	/^    int tx_enabled;$/;"	m	struct:__anon290	file:
tx_fifo	./pl022.c	/^    uint16_t tx_fifo[8];$/;"	m	struct:__anon333	file:
tx_fifo	./pxa2xx_mmci.c	/^    uint8_t tx_fifo[64];$/;"	m	struct:PXA2xxMMCIState	file:
tx_fifo	./smc91c111.c	/^    int tx_fifo[NUM_PACKETS];$/;"	m	struct:__anon395	file:
tx_fifo	./stellaris_enet.c	/^    uint8_t tx_fifo[2048];$/;"	m	struct:__anon415	file:
tx_fifo_done	./smc91c111.c	/^    int tx_fifo_done[NUM_PACKETS];$/;"	m	struct:__anon395	file:
tx_fifo_done_len	./smc91c111.c	/^    int tx_fifo_done_len;$/;"	m	struct:__anon395	file:
tx_fifo_head	./pl022.c	/^    int tx_fifo_head;$/;"	m	struct:__anon333	file:
tx_fifo_len	./pl022.c	/^    int tx_fifo_len;$/;"	m	struct:__anon333	file:
tx_fifo_len	./smc91c111.c	/^    int tx_fifo_len;$/;"	m	struct:__anon395	file:
tx_fifo_len	./stellaris_enet.c	/^    int tx_fifo_len;$/;"	m	struct:__anon415	file:
tx_frame_len	./stellaris_enet.c	/^    int tx_frame_len;$/;"	m	struct:__anon415	file:
tx_good_frames	./eepro100.c	/^    uint32_t tx_good_frames, tx_max_collisions, tx_late_collisions,$/;"	m	struct:__anon237	file:
tx_intr	./usb-musb.c	/^    uint16_t tx_intr;$/;"	m	struct:MUSBState	file:
tx_late_collisions	./eepro100.c	/^    uint32_t tx_good_frames, tx_max_collisions, tx_late_collisions,$/;"	m	struct:__anon237	file:
tx_len	./pxa.h	/^    int tx_len;$/;"	m	struct:PXA2xxI2SState
tx_len	./pxa2xx_mmci.c	/^    int tx_len;$/;"	m	struct:PXA2xxMMCIState	file:
tx_lost_crs	./eepro100.c	/^        tx_underruns, tx_lost_crs, tx_deferred, tx_single_collisions,$/;"	m	struct:__anon237	file:
tx_mask	./usb-musb.c	/^    uint16_t tx_mask;$/;"	m	struct:MUSBState	file:
tx_max_collisions	./eepro100.c	/^    uint32_t tx_good_frames, tx_max_collisions, tx_late_collisions,$/;"	m	struct:__anon237	file:
tx_multiple_collisions	./eepro100.c	/^        tx_multiple_collisions, tx_total_collisions;$/;"	m	struct:__anon237	file:
tx_pkt_len	./bt.h	/^    uint16_t	tx_pkt_len;$/;"	m	struct:__anon173
tx_pkt_len	./bt.h	/^    uint16_t	tx_pkt_len;$/;"	m	struct:__anon174
tx_queue	./musicpal.c	/^    uint32_t tx_queue[2];$/;"	m	struct:mv88w8618_eth_state	file:
tx_rate	./omap.h	/^    int tx_rate;$/;"	m	struct:I2SCodec
tx_rate	./omap1.c	/^    int tx_rate;$/;"	m	struct:omap_mcbsp_s	file:
tx_req	./omap1.c	/^    int tx_req;$/;"	m	struct:omap_mcbsp_s	file:
tx_ring	./xen_nic.c	/^    netif_tx_back_ring_t  tx_ring;$/;"	m	struct:XenNetDev	file:
tx_ring_ref	./xen_nic.c	/^    int                   tx_ring_ref;$/;"	m	struct:XenNetDev	file:
tx_single_collisions	./eepro100.c	/^        tx_underruns, tx_lost_crs, tx_deferred, tx_single_collisions,$/;"	m	struct:__anon237	file:
tx_start	./omap.h	/^    qemu_irq tx_start;$/;"	m	struct:I2SCodec
tx_start	./pxa2xx_mmci.c	/^    int tx_start;$/;"	m	struct:PXA2xxMMCIState	file:
tx_swallow	./omap.h	/^    void (*tx_swallow)(void *opaque);$/;"	m	struct:I2SCodec
tx_threshold	./eepro100.c	/^    uint8_t tx_threshold;       \/* transmit threshold *\/$/;"	m	struct:__anon235	file:
tx_timer	./virtio-net.c	/^    QEMUTimer *tx_timer;$/;"	m	struct:VirtIONet	file:
tx_timer_active	./virtio-net.c	/^    int tx_timer_active;$/;"	m	struct:VirtIONet	file:
tx_total_collisions	./eepro100.c	/^        tx_multiple_collisions, tx_total_collisions;$/;"	m	struct:__anon237	file:
tx_underruns	./eepro100.c	/^        tx_underruns, tx_lost_crs, tx_deferred, tx_single_collisions,$/;"	m	struct:__anon237	file:
tx_vq	./virtio-net.c	/^    VirtQueue *tx_vq;$/;"	m	struct:VirtIONet	file:
tx_work	./xen_nic.c	/^    int                   tx_work;$/;"	m	struct:XenNetDev	file:
tx_written	./mipsnet.c	/^    uint32_t tx_written;$/;"	m	struct:MIPSnetState	file:
txavail	./omap2.c	/^        int txavail;$/;"	m	struct:omap_eac_s::__anon303	file:
txbuf	./omap1.c	/^    uint16_t txbuf;$/;"	m	struct:omap_uwire_s	file:
txbuf	./omap2.c	/^        uint32_t txbuf[EAC_BUF_LEN];$/;"	m	struct:omap_eac_s::__anon303	file:
txbuf	./xilinx_ethlite.c	/^    unsigned int txbuf;$/;"	m	struct:xlx_ethlite	file:
txcarr	./ppc405_uc.c	/^    uint32_t txcarr;$/;"	m	struct:ppc40x_mal_t	file:
txcasr	./ppc405_uc.c	/^    uint32_t txcasr;$/;"	m	struct:ppc40x_mal_t	file:
txctpr	./ppc405_uc.c	/^    uint32_t txctpr[4];$/;"	m	struct:ppc40x_mal_t	file:
txdeir	./ppc405_uc.c	/^    uint32_t txdeir;$/;"	m	struct:ppc40x_mal_t	file:
txdesc_writeback	./e1000.c	/^txdesc_writeback(target_phys_addr_t base, struct e1000_tx_desc *dp)$/;"	f	file:
txdrq	./omap1.c	/^    qemu_irq txdrq;$/;"	m	struct:omap_mcbsp_s	file:
txdrq	./omap1.c	/^    qemu_irq txdrq;$/;"	m	struct:omap_uwire_s	file:
txdrq	./omap2.c	/^        qemu_irq txdrq;$/;"	m	struct:omap_eac_s::__anon303	file:
txdrq	./omap2.c	/^        qemu_irq txdrq;$/;"	m	struct:omap_mcspi_s::omap_mcspi_ch_s	file:
txeobisr	./ppc405_uc.c	/^    uint32_t txeobisr;$/;"	m	struct:ppc40x_mal_t	file:
txi	./sh_serial.c	/^    qemu_irq txi;$/;"	m	struct:__anon390	file:
txint	./escc.c	/^    uint32_t rxint, txint, rxint_under_svc, txint_under_svc;$/;"	m	struct:ChannelState	file:
txint_under_svc	./escc.c	/^    uint32_t rxint, txint, rxint_under_svc, txint_under_svc;$/;"	m	struct:ChannelState	file:
txirq	./omap1.c	/^    qemu_irq txirq;$/;"	m	struct:omap_mcbsp_s	file:
txirq	./omap1.c	/^    qemu_irq txirq;$/;"	m	struct:omap_uwire_s	file:
txlen	./omap2.c	/^        int txlen;$/;"	m	struct:omap_eac_s::__anon303	file:
txlen	./omap_i2c.c	/^    int txlen;$/;"	m	struct:omap_i2c_s	file:
txrx	./nseries.c	/^        uint32_t (*txrx)(void *opaque, uint32_t value, int len);$/;"	m	struct:n800_s::__anon295	file:
txrx	./omap2.c	/^        uint32_t (*txrx)(void *opaque, uint32_t, int);$/;"	m	struct:omap_eac_s::__anon303	file:
txrx	./omap2.c	/^        uint32_t (*txrx)(void *opaque, uint32_t, int);$/;"	m	struct:omap_mcspi_s::omap_mcspi_ch_s	file:
txs	./xen_nic.c	/^    struct netif_tx_sring *txs;$/;"	m	struct:XenNetDev	typeref:struct:XenNetDev::netif_tx_sring	file:
typ_len_ext	./e1000_hw.h	/^            uint8_t typ_len_ext;        \/* *\/$/;"	m	struct:e1000_data_desc::__anon231::__anon232
type	./bt-sdp.c	/^            uint8_t type;$/;"	m	struct:sdp_def_service_s::sdp_def_attribute_s::sdp_def_data_element_s	file:
type	./bt.h	/^    uint16_t	type;$/;"	m	struct:__anon189
type	./bt.h	/^    uint16_t	type;$/;"	m	struct:__anon190
type	./bt.h	/^    uint8_t	type;$/;"	m	struct:__anon101
type	./bt.h	/^    uint8_t	type;$/;"	m	struct:__anon111
type	./bt.h	/^    uint8_t	type;$/;"	m	struct:__anon112
type	./bt.h	/^    uint8_t	type;$/;"	m	struct:__anon185
type	./device-assignment.h	/^    int type;           \/* Memory or port I\/O *\/$/;"	m	struct:__anon202
type	./escc.c	/^    chn_type_t type;$/;"	m	struct:ChannelState	file:
type	./extboot.c	/^	uint16_t type;$/;"	m	struct:extboot_cmd::__anon249	file:
type	./extboot.c	/^	uint16_t type;$/;"	m	struct:extboot_cmd::__anon250	file:
type	./extboot.c	/^    uint16_t type;$/;"	m	union:extboot_cmd	file:
type	./firmware_abi.h	/^    uint8_t type;       \/* always 01 *\/$/;"	m	struct:Sun_nvram
type	./fmopl.h	/^	UINT8 type;			\/* chip type                         *\/$/;"	m	struct:fm_opl_f
type	./ftl_buffer.h	/^	int type;$/;"	m	struct:st_ftl_buff
type	./ftl_inverse_mapping_manager.h	/^	int type;$/;"	m	struct:inverse_block_mapping_entry
type	./ide.c	/^    int type; \/* see IDE_TYPE_xxx *\/$/;"	m	struct:PCIIDEState	file:
type	./m48t59.c	/^    uint32_t type; \/\/ 2 = m48t02, 8 = m48t08, 59 = m48t59$/;"	m	struct:m48t59_t	file:
type	./nseries.c	/^    int type;$/;"	m	struct:omap_gpiosw_info_s	file:
type	./omap_dma.c	/^    int type;$/;"	m	struct:omap_dma_channel_s	file:
type	./openpic.c	/^    int type;$/;"	m	struct:IRQ_src_t	file:
type	./pci.h	/^    uint8_t type;$/;"	m	struct:PCIIORegion
type	./qdev.h	/^    enum PropertyType type;$/;"	m	struct:PropertyInfo	typeref:enum:PropertyInfo::PropertyType
type	./scsi-generic.c	/^    int type;$/;"	m	struct:SCSIDeviceState	file:
type	./smbios.c	/^    uint8_t type;$/;"	m	struct:smbios_field	file:
type	./smbios.c	/^    uint8_t type;$/;"	m	struct:smbios_header	file:
type	./smbios.h	/^    uint8_t type;$/;"	m	struct:smbios_structure_header
type	./smbios.h	/^    uint8_t type;$/;"	m	struct:smbios_type_3
type	./soc_dma.c	/^        enum soc_dma_port_type type;$/;"	m	struct:dma_s::memmap_entry_s	typeref:enum:dma_s::memmap_entry_s::soc_dma_port_type	file:
type	./soc_dma.h	/^    enum soc_dma_access_type type[2];$/;"	m	struct:soc_dma_ch_s	typeref:enum:soc_dma_ch_s::soc_dma_access_type
type	./usb-musb.c	/^    uint8_t type[2];$/;"	m	struct:__anon458	file:
type	./usb-ohci.c	/^    enum ohci_type type;$/;"	m	struct:__anon462	typeref:enum:__anon462::ohci_type	file:
type	./virtio-blk.h	/^    uint32_t type;$/;"	m	struct:virtio_blk_outhdr
type	./xen_backend.h	/^    const char         *type;$/;"	m	struct:XenDevice
type	./xen_disk.c	/^    char                *type;$/;"	m	struct:XenBlkDev	file:
type_detail	./smbios.h	/^    uint16_t type_detail;$/;"	m	struct:smbios_type_17
u	./blizzard.c	/^    uint8_t u;$/;"	m	struct:__anon18	file:
u	./device-assignment.h	/^    } u;$/;"	m	struct:__anon204	typeref:union:__anon204::__anon205
u	./soc_dma.c	/^        } u;$/;"	m	struct:dma_s::memmap_entry_s	typeref:union:dma_s::memmap_entry_s::__anon396	file:
uWireSlave	./omap.h	/^struct uWireSlave {$/;"	s
ua	./lsi53c895a.c	/^    uint32_t ua;$/;"	m	struct:__anon281	file:
uart	./mcf5206.c	/^    void *uart[2];$/;"	m	struct:__anon285	file:
uart	./mips_malta.c	/^    SerialState *uart;$/;"	m	struct:__anon291	file:
uart	./omap.h	/^    struct omap_uart_s *uart[3];$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_uart_s
uart0_ier	./sm501.c	/^    uint32_t uart0_ier;$/;"	m	struct:SM501State	file:
uart0_lcr	./sm501.c	/^    uint32_t uart0_lcr;$/;"	m	struct:SM501State	file:
uart0_mcr	./sm501.c	/^    uint32_t uart0_mcr;$/;"	m	struct:SM501State	file:
uart0_scr	./sm501.c	/^    uint32_t uart0_scr;$/;"	m	struct:SM501State	file:
uart1_1510	./omap_clk.c	/^static struct clk uart1_1510 = {$/;"	v	typeref:struct:clk	file:
uart1_16xx	./omap_clk.c	/^static struct clk uart1_16xx = {$/;"	v	typeref:struct:clk	file:
uart1_fclk	./omap_clk.c	/^static struct clk uart1_fclk = {$/;"	v	typeref:struct:clk	file:
uart1_iclk	./omap_clk.c	/^static struct clk uart1_iclk = {$/;"	v	typeref:struct:clk	file:
uart2_ck	./omap_clk.c	/^static struct clk uart2_ck = {$/;"	v	typeref:struct:clk	file:
uart2_fclk	./omap_clk.c	/^static struct clk uart2_fclk = {$/;"	v	typeref:struct:clk	file:
uart2_iclk	./omap_clk.c	/^static struct clk uart2_iclk = {$/;"	v	typeref:struct:clk	file:
uart3_1510	./omap_clk.c	/^static struct clk uart3_1510 = {$/;"	v	typeref:struct:clk	file:
uart3_16xx	./omap_clk.c	/^static struct clk uart3_16xx = {$/;"	v	typeref:struct:clk	file:
uart3_fclk	./omap_clk.c	/^static struct clk uart3_fclk = {$/;"	v	typeref:struct:clk	file:
uart3_iclk	./omap_clk.c	/^static struct clk uart3_iclk = {$/;"	v	typeref:struct:clk	file:
uart_can_rx	./xilinx_uartlite.c	/^static int uart_can_rx(void *opaque)$/;"	f	file:
uart_event	./xilinx_uartlite.c	/^static void uart_event(void *opaque, int event)$/;"	f	file:
uart_hci_init	./bt-hci-csr.c	/^CharDriverState *uart_hci_init(qemu_irq wakeup)$/;"	f
uart_read	./xilinx_uartlite.c	/^static CPUReadMemoryFunc *uart_read[] = {$/;"	v	file:
uart_readl	./xilinx_uartlite.c	/^static uint32_t uart_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
uart_rx	./xilinx_uartlite.c	/^static void uart_rx(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
uart_update_irq	./xilinx_uartlite.c	/^static void uart_update_irq(struct xlx_uartlite *s)$/;"	f	file:
uart_update_status	./xilinx_uartlite.c	/^static void uart_update_status(struct xlx_uartlite *s)$/;"	f	file:
uart_write	./xilinx_uartlite.c	/^static CPUWriteMemoryFunc *uart_write[] = {$/;"	v	file:
uart_writel	./xilinx_uartlite.c	/^uart_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
ube16_to_cpu	./ide.c	/^static inline int ube16_to_cpu(const uint8_t *buf)$/;"	f	file:
ube32_to_cpu	./ide.c	/^static inline int ube32_to_cpu(const uint8_t *buf)$/;"	f	file:
ucr	./ppc405_uc.c	/^    uint32_t ucr;$/;"	m	struct:ppc405ep_cpc_t	file:
udp_header	./rtl8139.c	/^typedef struct udp_header$/;"	s	file:
udp_header	./rtl8139.c	/^} udp_header;$/;"	t	typeref:struct:udp_header	file:
uh_dport	./rtl8139.c	/^    uint16_t uh_dport; \/* destination port *\/$/;"	m	struct:udp_header	file:
uh_sport	./rtl8139.c	/^    uint16_t uh_sport; \/* source port *\/$/;"	m	struct:udp_header	file:
uh_sum	./rtl8139.c	/^    uint16_t uh_sum;   \/* udp checksum *\/$/;"	m	struct:udp_header	file:
uh_ulen	./rtl8139.c	/^    uint16_t uh_ulen;  \/* udp length *\/$/;"	m	struct:udp_header	file:
uhci_async_alloc	./usb-uhci.c	/^static UHCIAsync *uhci_async_alloc(UHCIState *s)$/;"	f	file:
uhci_async_cancel	./usb-uhci.c	/^static void uhci_async_cancel(UHCIState *s, UHCIAsync *async)$/;"	f	file:
uhci_async_cancel_all	./usb-uhci.c	/^static void uhci_async_cancel_all(UHCIState *s)$/;"	f	file:
uhci_async_complete	./usb-uhci.c	/^static void uhci_async_complete(USBPacket *packet, void *opaque)$/;"	f	file:
uhci_async_find_td	./usb-uhci.c	/^static UHCIAsync *uhci_async_find_td(UHCIState *s, uint32_t addr, uint32_t token)$/;"	f	file:
uhci_async_free	./usb-uhci.c	/^static void uhci_async_free(UHCIState *s, UHCIAsync *async)$/;"	f	file:
uhci_async_link	./usb-uhci.c	/^static void uhci_async_link(UHCIState *s, UHCIAsync *async)$/;"	f	file:
uhci_async_unlink	./usb-uhci.c	/^static void uhci_async_unlink(UHCIState *s, UHCIAsync *async)$/;"	f	file:
uhci_async_validate_begin	./usb-uhci.c	/^static UHCIAsync *uhci_async_validate_begin(UHCIState *s)$/;"	f	file:
uhci_async_validate_end	./usb-uhci.c	/^static void uhci_async_validate_end(UHCIState *s)$/;"	f	file:
uhci_attach	./usb-uhci.c	/^static void uhci_attach(USBPort *port1, USBDevice *dev)$/;"	f	file:
uhci_broadcast_packet	./usb-uhci.c	/^static int uhci_broadcast_packet(UHCIState *s, USBPacket *p)$/;"	f	file:
uhci_complete_td	./usb-uhci.c	/^static int uhci_complete_td(UHCIState *s, UHCI_TD *td, UHCIAsync *async, uint32_t *int_mask)$/;"	f	file:
uhci_frame_timer	./usb-uhci.c	/^static void uhci_frame_timer(void *opaque)$/;"	f	file:
uhci_handle_td	./usb-uhci.c	/^static int uhci_handle_td(UHCIState *s, uint32_t addr, UHCI_TD *td, uint32_t *int_mask)$/;"	f	file:
uhci_ioport_readb	./usb-uhci.c	/^static uint32_t uhci_ioport_readb(void *opaque, uint32_t addr)$/;"	f	file:
uhci_ioport_readl	./usb-uhci.c	/^static uint32_t uhci_ioport_readl(void *opaque, uint32_t addr)$/;"	f	file:
uhci_ioport_readw	./usb-uhci.c	/^static uint32_t uhci_ioport_readw(void *opaque, uint32_t addr)$/;"	f	file:
uhci_ioport_writeb	./usb-uhci.c	/^static void uhci_ioport_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
uhci_ioport_writel	./usb-uhci.c	/^static void uhci_ioport_writel(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
uhci_ioport_writew	./usb-uhci.c	/^static void uhci_ioport_writew(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
uhci_load	./usb-uhci.c	/^static int uhci_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
uhci_map	./usb-uhci.c	/^static void uhci_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
uhci_process_frame	./usb-uhci.c	/^static void uhci_process_frame(UHCIState *s)$/;"	f	file:
uhci_reset	./usb-uhci.c	/^static void uhci_reset(void *opaque)$/;"	f	file:
uhci_resume	./usb-uhci.c	/^static void uhci_resume (void *opaque)$/;"	f	file:
uhci_save	./usb-uhci.c	/^static void uhci_save(QEMUFile *f, void *opaque)$/;"	f	file:
uhci_update_irq	./usb-uhci.c	/^static void uhci_update_irq(UHCIState *s)$/;"	f	file:
uiccr	./ppc4xx_devs.c	/^    uint32_t uiccr;  \/* Critical register *\/$/;"	m	struct:ppcuic_t	file:
uicer	./ppc4xx_devs.c	/^    uint32_t uicer;  \/* Enable register *\/$/;"	m	struct:ppcuic_t	file:
uicpr	./ppc4xx_devs.c	/^    uint32_t uicpr;  \/* Polarity register *\/$/;"	m	struct:ppcuic_t	file:
uicsr	./ppc4xx_devs.c	/^    uint32_t uicsr;  \/* Status register *\/$/;"	m	struct:ppcuic_t	file:
uictr	./ppc4xx_devs.c	/^    uint32_t uictr;  \/* Triggering register *\/$/;"	m	struct:ppcuic_t	file:
uicvcr	./ppc4xx_devs.c	/^    uint32_t uicvcr; \/* Vector configuration register *\/$/;"	m	struct:ppcuic_t	file:
uicvr	./ppc4xx_devs.c	/^    uint32_t uicvr;$/;"	m	struct:ppcuic_t	file:
uint	./bt-sdp.c	/^                uint32_t uint;$/;"	m	union:sdp_def_service_s::sdp_def_attribute_s::sdp_def_data_element_s::__anon25	file:
uivr	./mcf5206.c	/^    uint8_t uivr[2];$/;"	m	struct:__anon285	file:
ulpd_gauge_start	./omap.h	/^    int64_t ulpd_gauge_start;$/;"	m	struct:omap_mpu_state_s
ulpd_pm_regs	./omap.h	/^    uint32_t ulpd_pm_regs[21];$/;"	m	struct:omap_mpu_state_s
unassigned_mmio_read	./ppc4xx_devs.c	/^static CPUReadMemoryFunc *unassigned_mmio_read[3] = {$/;"	v	file:
unassigned_mmio_readb	./ppc4xx_devs.c	/^static uint32_t unassigned_mmio_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
unassigned_mmio_write	./ppc4xx_devs.c	/^static CPUWriteMemoryFunc *unassigned_mmio_write[3] = {$/;"	v	file:
unassigned_mmio_writeb	./ppc4xx_devs.c	/^static void unassigned_mmio_writeb (void *opaque,$/;"	f	file:
uni_overflow	./virtio-net.c	/^        uint8_t uni_overflow;$/;"	m	struct:VirtIONet::__anon470	file:
unin_read	./ppc_newworld.c	/^static CPUReadMemoryFunc *unin_read[] = {$/;"	v	file:
unin_readl	./ppc_newworld.c	/^static uint32_t unin_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
unin_write	./ppc_newworld.c	/^static CPUWriteMemoryFunc *unin_write[] = {$/;"	v	file:
unin_writel	./ppc_newworld.c	/^static void unin_writel (void *opaque, target_phys_addr_t addr, uint32_t value)$/;"	f	file:
unladdr	./onenand.c	/^    uint16_t unladdr[8];$/;"	m	struct:__anon310	file:
unlock_addr	./pflash_cfi02.c	/^    uint16_t unlock_addr[2];$/;"	m	struct:pflash_t	file:
unlock_state	./wdt_i6300esb.c	/^    int unlock_state;           \/* Guest writes 0x80, 0x86 to unlock the$/;"	m	struct:I6300State	file:
unmap	./omap2.c	/^        void (*unmap)(void *opaque);$/;"	m	struct:omap_gpmc_s::omap_gpmc_cs_file_s	file:
unmap_linear_vram	./cirrus_vga.c	/^static void unmap_linear_vram(CirrusVGAState *s)$/;"	f	file:
unregister	./pci.h	/^    PCIUnregisterFunc *unregister;$/;"	m	struct:PCIDevice
up	./acpi.c	/^    uint32_t up;$/;"	m	struct:pci_status	file:
up	./etraxfs_dma.c	/^  struct dma_descr_group       *up;$/;"	m	struct:dma_descr_group	typeref:struct:dma_descr_group::dma_descr_group	file:
up	./pxa2xx_lcd.c	/^        int up;$/;"	m	struct:PXA2xxLCDState::__anon369	file:
up_count	./xenfb.c	/^    int               up_count;$/;"	m	struct:XenFB	file:
up_fullscreen	./xenfb.c	/^    int               up_fullscreen;$/;"	m	struct:XenFB	file:
up_rects	./xenfb.c	/^    } up_rects[UP_QUEUE];$/;"	m	struct:XenFB	typeref:struct:XenFB::__anon482	file:
upbase	./pl110.c	/^    uint32_t upbase;$/;"	m	struct:__anon339	file:
update	./soc_dma.h	/^    int update;$/;"	m	struct:soc_dma_ch_s
update	./vga_int.h	/^    vga_hw_update_ptr update;$/;"	m	struct:VGACommonState
update_arg	./ps2.c	/^    void *update_arg;$/;"	m	struct:__anon358	file:
update_basic_params	./vga.c	/^static int update_basic_params(VGAState *s)$/;"	f	file:
update_bit	./ftl_cache.h	/^	uint32_t update_bit	:1;$/;"	m	struct:cache_idx_entry
update_ctrl	./etraxfs_timer.c	/^static void update_ctrl(struct etrax_timer *t, int tnum)$/;"	f	file:
update_irl	./r2d.c	/^static void update_irl(r2d_fpga_t *fpga)$/;"	f	file:
update_irq	./hpet.c	/^static void update_irq(struct HPETTimer *timer)$/;"	f	file:
update_irq	./ps2.c	/^    void (*update_irq)(void *, int);$/;"	m	struct:__anon358	file:
update_irq	./xilinx_intc.c	/^static void update_irq(struct xlx_pic *p)$/;"	f	file:
update_jazz_irq	./rc4030.c	/^static void update_jazz_irq(rc4030State *s)$/;"	f	file:
update_palette16	./vga.c	/^static int update_palette16(VGAState *s)$/;"	f	file:
update_palette256	./vga.c	/^static int update_palette256(VGAState *s)$/;"	f	file:
update_palette_entries	./tcx.c	/^static void update_palette_entries(TCXState *s, int start, int end)$/;"	f	file:
update_pam	./piix_pci.c	/^static void update_pam(PCIDevice *d, uint32_t start, uint32_t end, int r)$/;"	f	file:
update_retrace_info	./vga_int.h	/^    vga_update_retrace_info_fn update_retrace_info;$/;"	m	struct:VGACommonState
update_sr	./ac97.c	/^static void update_sr (AC97LinkState *s, AC97BusMasterRegs *r, uint32_t new_sr)$/;"	f	file:
update_wt_regs	./dp8393x.c	/^static void update_wt_regs(dp8393xState *s)$/;"	f	file:
upper	./e1000_hw.h	/^    } upper;$/;"	m	struct:e1000_data_desc	typeref:union:e1000_data_desc::__anon233
upper	./e1000_hw.h	/^    } upper;$/;"	m	struct:e1000_tx_desc	typeref:union:e1000_tx_desc::__anon223
upper_setup	./e1000_hw.h	/^    } upper_setup;$/;"	m	struct:e1000_context_desc	typeref:union:e1000_context_desc::__anon227
usb	./nseries.c	/^    TUSBState *usb;$/;"	m	struct:n800_s	file:
usb_attach	./usb.c	/^void usb_attach(USBPort *port, USBDevice *dev)$/;"	f
usb_attachfn	./usb.h	/^typedef void (*usb_attachfn)(USBPort *port, USBDevice *dev);$/;"	t
usb_baum_init	./baum.c	/^USBDevice *usb_baum_init(void)$/;"	f
usb_bit_time	./usb-ohci.c	/^static int64_t usb_bit_time;$/;"	v	file:
usb_bt_fifo_dequeue	./usb-bt.c	/^static inline int usb_bt_fifo_dequeue(struct usb_hci_in_fifo_s *fifo,$/;"	f	file:
usb_bt_fifo_enqueue	./usb-bt.c	/^static void usb_bt_fifo_enqueue(struct usb_hci_in_fifo_s *fifo,$/;"	f	file:
usb_bt_fifo_out_enqueue	./usb-bt.c	/^static void inline usb_bt_fifo_out_enqueue(struct USBBtState *s,$/;"	f	file:
usb_bt_fifo_reset	./usb-bt.c	/^static void usb_bt_fifo_reset(struct usb_hci_in_fifo_s *fifo)$/;"	f	file:
usb_bt_handle_control	./usb-bt.c	/^static int usb_bt_handle_control(USBDevice *dev, int request, int value,$/;"	f	file:
usb_bt_handle_data	./usb-bt.c	/^static int usb_bt_handle_data(USBDevice *dev, USBPacket *p)$/;"	f	file:
usb_bt_handle_destroy	./usb-bt.c	/^static void usb_bt_handle_destroy(USBDevice *dev)$/;"	f	file:
usb_bt_handle_reset	./usb-bt.c	/^static void usb_bt_handle_reset(USBDevice *dev)$/;"	f	file:
usb_bt_hci_acl_complete	./usb-bt.c	/^static int usb_bt_hci_acl_complete(const uint8_t *data, int len)$/;"	f	file:
usb_bt_hci_cmd_complete	./usb-bt.c	/^static int usb_bt_hci_cmd_complete(const uint8_t *data, int len)$/;"	f	file:
usb_bt_hci_sco_complete	./usb-bt.c	/^static int usb_bt_hci_sco_complete(const uint8_t *data, int len)$/;"	f	file:
usb_bt_init	./usb-bt.c	/^USBDevice *usb_bt_init(HCIInfo *hci)$/;"	f
usb_bt_out_hci_packet_acl	./usb-bt.c	/^static void usb_bt_out_hci_packet_acl(void *opaque,$/;"	f	file:
usb_bt_out_hci_packet_event	./usb-bt.c	/^static void usb_bt_out_hci_packet_event(void *opaque,$/;"	f	file:
usb_buf	./usb-msd.c	/^    uint8_t *usb_buf;$/;"	m	struct:__anon457	file:
usb_buf	./usb-ohci.c	/^    uint8_t usb_buf[8192];$/;"	m	struct:__anon462	file:
usb_cancel_packet	./usb.h	/^static inline void usb_cancel_packet(USBPacket * p)$/;"	f
usb_clk0	./omap_clk.c	/^static struct clk usb_clk0 = {	\/* 6 MHz output on W4_USB_CLK0 *\/$/;"	v	typeref:struct:clk	file:
usb_defer_packet	./usb.h	/^static inline void usb_defer_packet(USBPacket *p, USBCallback *cancel,$/;"	f
usb_frame_time	./usb-ohci.c	/^static int64_t usb_frame_time;$/;"	v	file:
usb_generic_handle_packet	./usb.c	/^int usb_generic_handle_packet(USBDevice *s, USBPacket *p)$/;"	f
usb_get_modem_lines	./usb-serial.c	/^static uint8_t usb_get_modem_lines(USBSerialState *s)$/;"	f	file:
usb_hci_in_fifo_s	./usb-bt.c	/^    struct usb_hci_in_fifo_s {$/;"	s	struct:USBBtState	file:
usb_hci_out_fifo_s	./usb-bt.c	/^    struct usb_hci_out_fifo_s {$/;"	s	struct:USBBtState	file:
usb_hhc_ck1510	./omap_clk.c	/^static struct clk usb_hhc_ck1510 = {$/;"	v	typeref:struct:clk	file:
usb_hhc_ck16xx	./omap_clk.c	/^static struct clk usb_hhc_ck16xx = {$/;"	v	typeref:struct:clk	file:
usb_hid_changed	./usb-hid.c	/^static void usb_hid_changed(USBHIDState *hs)$/;"	f	file:
usb_hid_datain_cb	./usb-hid.c	/^void usb_hid_datain_cb(USBDevice *dev, void *opaque, void (*datain)(void *))$/;"	f
usb_hid_handle_control	./usb-hid.c	/^static int usb_hid_handle_control(USBDevice *dev, int request, int value,$/;"	f	file:
usb_hid_handle_data	./usb-hid.c	/^static int usb_hid_handle_data(USBDevice *dev, USBPacket *p)$/;"	f	file:
usb_hid_handle_destroy	./usb-hid.c	/^static void usb_hid_handle_destroy(USBDevice *dev)$/;"	f	file:
usb_hid_usage_keys	./usb-hid.c	/^static const uint8_t usb_hid_usage_keys[0x100] = {$/;"	v	file:
usb_hub_attach	./usb-hub.c	/^static void usb_hub_attach(USBPort *port1, USBDevice *dev)$/;"	f	file:
usb_hub_broadcast_packet	./usb-hub.c	/^static int usb_hub_broadcast_packet(USBHubState *s, USBPacket *p)$/;"	f	file:
usb_hub_handle_control	./usb-hub.c	/^static int usb_hub_handle_control(USBDevice *dev, int request, int value,$/;"	f	file:
usb_hub_handle_data	./usb-hub.c	/^static int usb_hub_handle_data(USBDevice *dev, USBPacket *p)$/;"	f	file:
usb_hub_handle_destroy	./usb-hub.c	/^static void usb_hub_handle_destroy(USBDevice *dev)$/;"	f	file:
usb_hub_handle_packet	./usb-hub.c	/^static int usb_hub_handle_packet(USBDevice *dev, USBPacket *p)$/;"	f	file:
usb_hub_handle_reset	./usb-hub.c	/^static void usb_hub_handle_reset(USBDevice *dev)$/;"	f	file:
usb_hub_init	./usb-hub.c	/^USBDevice *usb_hub_init(int nb_ports)$/;"	f
usb_keyboard_event	./usb-hid.c	/^static void usb_keyboard_event(void *opaque, int keycode)$/;"	f	file:
usb_keyboard_handle_reset	./usb-hid.c	/^static void usb_keyboard_handle_reset(USBDevice *dev)$/;"	f	file:
usb_keyboard_init	./usb-hid.c	/^USBDevice *usb_keyboard_init(void)$/;"	f
usb_keyboard_poll	./usb-hid.c	/^static int usb_keyboard_poll(USBKeyboardState *s, uint8_t *buf, int len)$/;"	f	file:
usb_keyboard_write	./usb-hid.c	/^static int usb_keyboard_write(USBKeyboardState *s, uint8_t *buf, int len)$/;"	f	file:
usb_len	./usb-msd.c	/^    uint32_t usb_len;$/;"	m	struct:__anon457	file:
usb_mouse_event	./usb-hid.c	/^static void usb_mouse_event(void *opaque,$/;"	f	file:
usb_mouse_event	./usb-wacom.c	/^static void usb_mouse_event(void *opaque,$/;"	f	file:
usb_mouse_handle_reset	./usb-hid.c	/^static void usb_mouse_handle_reset(USBDevice *dev)$/;"	f	file:
usb_mouse_init	./usb-hid.c	/^USBDevice *usb_mouse_init(void)$/;"	f
usb_mouse_poll	./usb-hid.c	/^static int usb_mouse_poll(USBHIDState *hs, uint8_t *buf, int len)$/;"	f	file:
usb_mouse_poll	./usb-wacom.c	/^static int usb_mouse_poll(USBWacomState *s, uint8_t *buf, int len)$/;"	f	file:
usb_msd_cancel_io	./usb-msd.c	/^static void usb_msd_cancel_io(USBPacket *p, void *opaque)$/;"	f	file:
usb_msd_cbw	./usb-msd.c	/^struct usb_msd_cbw {$/;"	s	file:
usb_msd_command_complete	./usb-msd.c	/^static void usb_msd_command_complete(void *opaque, int reason, uint32_t tag,$/;"	f	file:
usb_msd_copy_data	./usb-msd.c	/^static void usb_msd_copy_data(MSDState *s)$/;"	f	file:
usb_msd_csw	./usb-msd.c	/^struct usb_msd_csw {$/;"	s	file:
usb_msd_get_bdrv	./usb-msd.c	/^BlockDriverState *usb_msd_get_bdrv(USBDevice *dev)$/;"	f
usb_msd_handle_control	./usb-msd.c	/^static int usb_msd_handle_control(USBDevice *dev, int request, int value,$/;"	f	file:
usb_msd_handle_data	./usb-msd.c	/^static int usb_msd_handle_data(USBDevice *dev, USBPacket *p)$/;"	f	file:
usb_msd_handle_destroy	./usb-msd.c	/^static void usb_msd_handle_destroy(USBDevice *dev)$/;"	f	file:
usb_msd_handle_reset	./usb-msd.c	/^static void usb_msd_handle_reset(USBDevice *dev)$/;"	f	file:
usb_msd_init	./usb-msd.c	/^USBDevice *usb_msd_init(const char *filename)$/;"	f
usb_msd_send_status	./usb-msd.c	/^static void usb_msd_send_status(MSDState *s)$/;"	f	file:
usb_net_handle_control	./usb-net.c	/^static int usb_net_handle_control(USBDevice *dev, int request, int value,$/;"	f	file:
usb_net_handle_data	./usb-net.c	/^static int usb_net_handle_data(USBDevice *dev, USBPacket *p)$/;"	f	file:
usb_net_handle_datain	./usb-net.c	/^static int usb_net_handle_datain(USBNetState *s, USBPacket *p)$/;"	f	file:
usb_net_handle_dataout	./usb-net.c	/^static int usb_net_handle_dataout(USBNetState *s, USBPacket *p)$/;"	f	file:
usb_net_handle_destroy	./usb-net.c	/^static void usb_net_handle_destroy(USBDevice *dev)$/;"	f	file:
usb_net_handle_reset	./usb-net.c	/^static void usb_net_handle_reset(USBDevice *dev)$/;"	f	file:
usb_net_handle_statusin	./usb-net.c	/^static int usb_net_handle_statusin(USBNetState *s, USBPacket *p)$/;"	f	file:
usb_net_init	./usb-net.c	/^USBDevice *usb_net_init(NICInfo *nd)$/;"	f
usb_net_stringtable	./usb-net.c	/^static const char * const usb_net_stringtable[] = {$/;"	v	file:
usb_ohci_init	./usb-ohci.c	/^static void usb_ohci_init(OHCIState *ohci, int num_ports, int devfn,$/;"	f	file:
usb_ohci_init_pci	./usb-ohci.c	/^void usb_ohci_init_pci(struct PCIBus *bus, int num_ports, int devfn)$/;"	f
usb_ohci_init_pxa	./usb-ohci.c	/^void usb_ohci_init_pxa(target_phys_addr_t base, int num_ports, int devfn,$/;"	f
usb_ohci_init_sm501	./usb-ohci.c	/^void usb_ohci_init_sm501(uint32_t mmio_base, uint32_t localmem_base,$/;"	f
usb_packet	./usb-ohci.c	/^    USBPacket usb_packet;$/;"	m	struct:__anon462	file:
usb_packet_complete	./usb.h	/^static inline void usb_packet_complete(USBPacket *p)$/;"	f
usb_send_msg	./usb.c	/^void usb_send_msg(USBDevice *dev, int msg)$/;"	f
usb_serial_can_read	./usb-serial.c	/^static int usb_serial_can_read(void *opaque)$/;"	f	file:
usb_serial_event	./usb-serial.c	/^static void usb_serial_event(void *opaque, int event)$/;"	f	file:
usb_serial_handle_control	./usb-serial.c	/^static int usb_serial_handle_control(USBDevice *dev, int request, int value,$/;"	f	file:
usb_serial_handle_data	./usb-serial.c	/^static int usb_serial_handle_data(USBDevice *dev, USBPacket *p)$/;"	f	file:
usb_serial_handle_destroy	./usb-serial.c	/^static void usb_serial_handle_destroy(USBDevice *dev)$/;"	f	file:
usb_serial_handle_reset	./usb-serial.c	/^static void usb_serial_handle_reset(USBDevice *dev)$/;"	f	file:
usb_serial_init	./usb-serial.c	/^USBDevice *usb_serial_init(const char *filename)$/;"	f
usb_serial_read	./usb-serial.c	/^static void usb_serial_read(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
usb_serial_reset	./usb-serial.c	/^static void usb_serial_reset(USBSerialState *s)$/;"	f	file:
usb_tablet_event	./usb-hid.c	/^static void usb_tablet_event(void *opaque,$/;"	f	file:
usb_tablet_init	./usb-hid.c	/^USBDevice *usb_tablet_init(void)$/;"	f
usb_tablet_poll	./usb-hid.c	/^static int usb_tablet_poll(USBHIDState *hs, uint8_t *buf, int len)$/;"	f	file:
usb_uhci_piix3_init	./usb-uhci.c	/^void usb_uhci_piix3_init(PCIBus *bus, int devfn)$/;"	f
usb_uhci_piix4_init	./usb-uhci.c	/^void usb_uhci_piix4_init(PCIBus *bus, int devfn)$/;"	f
usb_w2fc_mclk	./omap_clk.c	/^static struct clk usb_w2fc_mclk = {$/;"	v	typeref:struct:clk	file:
usb_wacom_event	./usb-wacom.c	/^static void usb_wacom_event(void *opaque,$/;"	f	file:
usb_wacom_handle_control	./usb-wacom.c	/^static int usb_wacom_handle_control(USBDevice *dev, int request, int value,$/;"	f	file:
usb_wacom_handle_data	./usb-wacom.c	/^static int usb_wacom_handle_data(USBDevice *dev, USBPacket *p)$/;"	f	file:
usb_wacom_handle_destroy	./usb-wacom.c	/^static void usb_wacom_handle_destroy(USBDevice *dev)$/;"	f	file:
usb_wacom_handle_reset	./usb-wacom.c	/^static void usb_wacom_handle_reset(USBDevice *dev)$/;"	f	file:
usb_wacom_init	./usb-wacom.c	/^USBDevice *usb_wacom_init(void)$/;"	f
usb_wacom_poll	./usb-wacom.c	/^static int usb_wacom_poll(USBWacomState *s, uint8_t *buf, int len)$/;"	f	file:
usbdev	./bt-hid.c	/^    USBDevice *usbdev;$/;"	m	struct:bt_hid_device_s	file:
usbip_intr	./tusb6010.c	/^    uint32_t usbip_intr;$/;"	m	struct:TUSBState	file:
usbip_mask	./tusb6010.c	/^    uint32_t usbip_mask;$/;"	m	struct:TUSBState	file:
usbnet_can_receive	./usb-net.c	/^static int usbnet_can_receive(VLANClientState *vc)$/;"	f	file:
usbnet_cleanup	./usb-net.c	/^static void usbnet_cleanup(VLANClientState *vc)$/;"	f	file:
usbnet_receive	./usb-net.c	/^static ssize_t usbnet_receive(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
usbr	./cbus.c	/^    uint16_t usbr;$/;"	m	struct:__anon198	file:
usbstring_idx	./usb-net.c	/^enum usbstring_idx {$/;"	g	file:
usbstring_mac	./usb-net.c	/^    char usbstring_mac[13];$/;"	m	struct:USBNetState	file:
use	./smbios.h	/^    uint8_t use;$/;"	m	struct:smbios_type_16
use_aio	./xen_disk.c	/^static int use_aio      = 1;$/;"	v	file:
use_hdma	./sb16.c	/^    int use_hdma;$/;"	m	struct:SB16State	file:
use_scsi	./boards.h	/^    int use_scsi;$/;"	m	struct:QEMUMachine
use_vectors	./ppc4xx_devs.c	/^    int use_vectors;$/;"	m	struct:ppcuic_t	file:
usecount	./omap_clk.c	/^    int usecount;		\/* Automatically idle when unused *\/$/;"	m	struct:clk	file:
used	./pci.h	/^    uint8_t used[PCI_CONFIG_SPACE_SIZE];$/;"	m	struct:PCIDevice
used	./virtio.c	/^    target_phys_addr_t used;$/;"	m	struct:VRing	file:
user0	./stellaris.c	/^    uint32_t user0;$/;"	m	struct:__anon410	file:
user1	./stellaris.c	/^    uint32_t user1;$/;"	m	struct:__anon410	file:
users	./omap_clk.c	/^    qemu_irq users[16];		\/* Who to notify on change *\/$/;"	m	struct:clk	file:
ustat	./stellaris.c	/^    uint32_t ustat;$/;"	m	struct:__anon412	file:
uuid	./bt-sdp.c	/^        int *uuid;$/;"	m	struct:bt_l2cap_sdp_state_s::sdp_service_record_s	file:
uuid	./smbios.h	/^    uint8_t uuid[16];$/;"	m	struct:smbios_type_1
uuid	./zaurus.c	/^    char uuid[16];$/;"	m	struct:sl_param_info	file:
uuid_keyword	./zaurus.c	/^    uint32_t uuid_keyword;$/;"	m	struct:sl_param_info	file:
uuids	./bt-sdp.c	/^        int uuids;$/;"	m	struct:bt_l2cap_sdp_state_s::sdp_service_record_s	file:
v	./blizzard.c	/^    uint8_t v;$/;"	m	struct:__anon18	file:
v	./xen_disk.c	/^    QEMUIOVector        v;$/;"	m	struct:ioreq	file:
v2x6	./sb16.c	/^    int v2x6;$/;"	m	struct:SB16State	file:
v_addrs	./device-assignment.h	/^    AssignedDevRegion v_addrs[PCI_NUM_REGIONS];$/;"	m	struct:__anon206
vab_init	./versatilepb.c	/^static void vab_init(ram_addr_t ram_size,$/;"	f	file:
vaddr	./soc_dma.h	/^    target_phys_addr_t vaddr[2];	\/* Updated by .transfer_fn().  *\/$/;"	m	struct:soc_dma_ch_s
val	./bt.h	/^    uint8_t	val[0];$/;"	m	struct:__anon185
val	./cbus.c	/^    uint16_t val;$/;"	m	struct:__anon192	file:
val	./omap.h	/^        uint32_t val;$/;"	m	struct:omap_mpu_state_s::omap_synctimer_s
val	./omap1.c	/^    uint32_t val;$/;"	m	struct:omap_mpu_timer_s	file:
val	./omap2.c	/^    uint32_t val;$/;"	m	struct:omap_gp_timer_s	file:
val_in	./e1000.c	/^        uint32_t val_in;	\/\/ shifted in from guest driver$/;"	m	struct:E1000State_st::__anon213	file:
valid	./device-assignment.h	/^    int valid;$/;"	m	struct:__anon202
valid	./firm_buffer_manager.h	/^	int valid;$/;"	m	struct:event_queue_entry
valid	./usb-uhci.c	/^    int8_t    valid;$/;"	m	struct:UHCIAsync	file:
valid_array	./ftl_inverse_mapping_manager.h	/^	char* valid_array;$/;"	m	struct:inverse_block_mapping_entry
valid_page_nb	./ftl_inverse_mapping_manager.h	/^	int valid_page_nb;$/;"	m	struct:inverse_block_mapping_entry
valid_page_nb	./ftl_inverse_mapping_manager.h	/^	int valid_page_nb;$/;"	m	struct:victim_block_entry
value	./bt-sdp.c	/^            } value;$/;"	m	struct:sdp_def_service_s::sdp_def_attribute_s::sdp_def_data_element_s	typeref:union:sdp_def_service_s::sdp_def_attribute_s::sdp_def_data_element_s::__anon25	file:
value	./fdc.c	/^    uint8_t value;$/;"	m	struct:__anon266	file:
value	./pxa2xx_timer.c	/^    uint32_t value;$/;"	m	struct:__anon372	file:
value	./qdev.h	/^    const char *value;$/;"	m	struct:CompatProperty
value	./sh_intc.h	/^    unsigned long value;$/;"	m	struct:intc_mask_reg
value	./sh_intc.h	/^    unsigned long value;$/;"	m	struct:intc_prio_reg
vbe_ioport_read_data	./vga.c	/^static uint32_t vbe_ioport_read_data(void *opaque, uint32_t addr)$/;"	f	file:
vbe_ioport_read_index	./vga.c	/^static uint32_t vbe_ioport_read_index(void *opaque, uint32_t addr)$/;"	f	file:
vbe_ioport_write_data	./vga.c	/^static void vbe_ioport_write_data(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
vbe_ioport_write_index	./vga.c	/^static void vbe_ioport_write_index(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
vbi	./blizzard.c	/^    uint8_t vbi;$/;"	m	struct:__anon18	file:
vc	./dp8393x.c	/^    VLANClientState *vc;$/;"	m	struct:dp8393xState	file:
vc	./e1000.c	/^    VLANClientState *vc;$/;"	m	struct:E1000State_st	file:
vc	./eepro100.c	/^    VLANClientState *vc;$/;"	m	struct:__anon240	file:
vc	./etraxfs_eth.c	/^	VLANClientState *vc;$/;"	m	struct:fs_eth	file:
vc	./mcf_fec.c	/^    VLANClientState *vc;$/;"	m	struct:__anon287	file:
vc	./mipsnet.c	/^    VLANClientState *vc;$/;"	m	struct:MIPSnetState	file:
vc	./musicpal.c	/^    VLANClientState *vc;$/;"	m	struct:mv88w8618_eth_state	file:
vc	./ne2000.c	/^    VLANClientState *vc;$/;"	m	struct:NE2000State	file:
vc	./pcnet.c	/^    VLANClientState *vc;$/;"	m	struct:PCNetState_st	file:
vc	./rtl8139.c	/^    VLANClientState *vc;$/;"	m	struct:RTL8139State	file:
vc	./smc91c111.c	/^    VLANClientState *vc;$/;"	m	struct:__anon395	file:
vc	./stellaris_enet.c	/^    VLANClientState *vc;$/;"	m	struct:__anon415	file:
vc	./usb-net.c	/^    VLANClientState *vc;$/;"	m	struct:USBNetState	file:
vc	./virtio-net.c	/^    VLANClientState *vc;$/;"	m	struct:VirtIONet	file:
vc	./xilinx_ethlite.c	/^    VLANClientState *vc;$/;"	m	struct:xlx_ethlite	file:
vcon_can_read	./virtio-console.c	/^static int vcon_can_read(void *opaque)$/;"	f	file:
vcon_event	./virtio-console.c	/^static void vcon_event(void *opaque, int event)$/;"	f	file:
vcon_read	./virtio-console.c	/^static void vcon_read(void *opaque, const uint8_t *buf, int size)$/;"	f	file:
vcore	./twl92230.c	/^    uint8_t vcore[5];$/;"	m	struct:__anon453	file:
vdev	./syborg_virtio.c	/^    VirtIODevice *vdev;$/;"	m	struct:__anon439	file:
vdev	./virtio-balloon.c	/^    VirtIODevice vdev;$/;"	m	struct:VirtIOBalloon	file:
vdev	./virtio-blk.c	/^    VirtIODevice vdev;$/;"	m	struct:VirtIOBlock	file:
vdev	./virtio-console.c	/^    VirtIODevice vdev;$/;"	m	struct:VirtIOConsole	file:
vdev	./virtio-net.c	/^    VirtIODevice vdev;$/;"	m	struct:VirtIONet	file:
vdev	./virtio-pci.c	/^    VirtIODevice *vdev;$/;"	m	struct:__anon471	file:
vect	./sh_intc.h	/^    unsigned short vect;$/;"	m	struct:intc_source
vect	./sh_intc.h	/^    unsigned short vect;$/;"	m	struct:intc_vect
vect_addr	./pl190.c	/^    uint32_t vect_addr[PL190_NUM_PRIO];$/;"	m	struct:__anon341	file:
vect_control	./pl190.c	/^    uint8_t vect_control[16];$/;"	m	struct:__anon341	file:
vector	./virtio.c	/^    uint16_t vector;$/;"	m	struct:VirtQueue	file:
vectors	./sh7750.c	/^static struct intc_vect vectors[] = {$/;"	v	typeref:struct:intc_vect	file:
vectors_dma4	./sh7750.c	/^static struct intc_vect vectors_dma4[] = {$/;"	v	typeref:struct:intc_vect	file:
vectors_dma8	./sh7750.c	/^static struct intc_vect vectors_dma8[] = {$/;"	v	typeref:struct:intc_vect	file:
vectors_irl	./sh7750.c	/^static struct intc_vect vectors_irl[] = {$/;"	v	typeref:struct:intc_vect	file:
vectors_irlm	./sh7750.c	/^static struct intc_vect vectors_irlm[] = {$/;"	v	typeref:struct:intc_vect	file:
vectors_pci	./sh7750.c	/^static struct intc_vect vectors_pci[] = {$/;"	v	typeref:struct:intc_vect	file:
vectors_tmu34	./sh7750.c	/^static struct intc_vect vectors_tmu34[] = {$/;"	v	typeref:struct:intc_vect	file:
vend	./vga_int.h	/^    int vend;$/;"	m	struct:vga_precise_retrace
vendor_id	./device-assignment.c	/^    uint16_t vendor_id;$/;"	m	struct:option_rom_pci_header	file:
vendor_str	./smbios.h	/^    uint8_t vendor_str;$/;"	m	struct:smbios_type_0
vendorid	./usb-net.c	/^    uint32_t vendorid;$/;"	m	struct:USBNetState	file:
vendorid	./usb-serial.c	/^    uint16_t vendorid;$/;"	m	struct:__anon464	file:
veni	./openpic.c	/^    uint32_t veni; \/* Vendor identification register *\/$/;"	m	struct:openpic_t	file:
ver	./sb16.c	/^    int ver;$/;"	m	struct:SB16State	file:
ver_hi	./sb16.c	/^    int ver_hi;$/;"	m	struct:__anon379	file:
ver_lo	./sb16.c	/^    int ver_lo;$/;"	m	struct:__anon379	file:
verdex_init	./gumstix.c	/^static void verdex_init(ram_addr_t ram_size,$/;"	f	file:
verdex_machine	./gumstix.c	/^static QEMUMachine verdex_machine = {$/;"	v	file:
verreg	./r2d.c	/^    uint16_t verreg;$/;"	m	struct:__anon375	file:
versatile	./pl110.c	/^    int versatile;$/;"	m	struct:__anon339	file:
versatile_binfo	./versatilepb.c	/^static struct arm_boot_info versatile_binfo;$/;"	v	typeref:struct:arm_boot_info	file:
versatile_init	./versatilepb.c	/^static void versatile_init(ram_addr_t ram_size,$/;"	f	file:
versatile_machine_init	./versatilepb.c	/^machine_init(versatile_machine_init);$/;"	v
versatile_machine_init	./versatilepb.c	/^static void versatile_machine_init(void)$/;"	f	file:
versatile_pci_host_info	./versatile_pci.c	/^static PCIDeviceInfo versatile_pci_host_info = {$/;"	v	file:
versatile_pci_host_init	./versatile_pci.c	/^static void versatile_pci_host_init(PCIDevice *d)$/;"	f	file:
versatile_pci_register_devices	./versatile_pci.c	/^static void versatile_pci_register_devices(void)$/;"	f	file:
versatileab_machine	./versatilepb.c	/^static QEMUMachine versatileab_machine = {$/;"	v	file:
versatilepb_machine	./versatilepb.c	/^static QEMUMachine versatilepb_machine = {$/;"	v	file:
versatilepb_register_devices	./versatilepb.c	/^static void versatilepb_register_devices(void)$/;"	f	file:
version	./eccmemctl.c	/^    uint32_t version;$/;"	m	struct:ECCState	file:
version	./fdc.c	/^    uint8_t version;$/;"	m	struct:fdctrl_t	file:
version	./iommu.c	/^    uint32_t version;$/;"	m	struct:IOMMUState	file:
version_str	./smbios.h	/^    uint8_t version_str;$/;"	m	struct:smbios_type_1
version_str	./smbios.h	/^    uint8_t version_str;$/;"	m	struct:smbios_type_3
vga	./cirrus_vga.c	/^    VGACommonState vga;$/;"	m	struct:CirrusVGAState	file:
vga	./vmware_vga.c	/^    VGACommonState vga;$/;"	m	struct:vmsvga_state_s	file:
vga_common_init	./vga.c	/^void vga_common_init(VGAState *s, int vga_ram_size)$/;"	f
vga_dirty_log_start	./vga.c	/^void vga_dirty_log_start(VGAState *s)$/;"	f
vga_dirty_log_stop	./vga.c	/^void vga_dirty_log_stop(VGAState *s)$/;"	f
vga_draw_blank	./vga.c	/^static void vga_draw_blank(VGAState *s, int full_update)$/;"	f	file:
vga_draw_glyph16_table	./vga.c	/^static vga_draw_glyph8_func *vga_draw_glyph16_table[NB_DEPTHS] = {$/;"	v	file:
vga_draw_glyph8_func	./vga.c	/^typedef void vga_draw_glyph8_func(uint8_t *d, int linesize,$/;"	t	file:
vga_draw_glyph8_table	./vga.c	/^static vga_draw_glyph8_func *vga_draw_glyph8_table[NB_DEPTHS] = {$/;"	v	file:
vga_draw_glyph9_func	./vga.c	/^typedef void vga_draw_glyph9_func(uint8_t *d, int linesize,$/;"	t	file:
vga_draw_glyph9_table	./vga.c	/^static vga_draw_glyph9_func *vga_draw_glyph9_table[NB_DEPTHS] = {$/;"	v	file:
vga_draw_graphic	./vga.c	/^static void vga_draw_graphic(VGAState *s, int full_update)$/;"	f	file:
vga_draw_line_func	./vga.c	/^typedef void vga_draw_line_func(VGAState *s1, uint8_t *d,$/;"	t	file:
vga_draw_line_table	./vga.c	/^static vga_draw_line_func *vga_draw_line_table[NB_DEPTHS * VGA_DRAW_LINE_NB] = {$/;"	v	file:
vga_draw_text	./vga.c	/^static void vga_draw_text(VGAState *s, int full_update)$/;"	f	file:
vga_dumb_retrace	./vga.c	/^static uint8_t vga_dumb_retrace(VGAState *s)$/;"	f	file:
vga_dumb_update_retrace_info	./vga.c	/^static void vga_dumb_update_retrace_info(VGAState *s)$/;"	f	file:
vga_get_bpp	./vga.c	/^static int vga_get_bpp(VGAState *s)$/;"	f	file:
vga_get_offsets	./vga.c	/^static void vga_get_offsets(VGAState *s,$/;"	f	file:
vga_get_resolution	./vga.c	/^static void vga_get_resolution(VGAState *s, int *pwidth, int *pheight)$/;"	f	file:
vga_get_text_resolution	./vga.c	/^static void vga_get_text_resolution(VGAState *s, int *pwidth, int *pheight,$/;"	f	file:
vga_init	./vga.c	/^void vga_init(VGAState *s)$/;"	f
vga_invalidate_display	./vga.c	/^static void vga_invalidate_display(void *opaque)$/;"	f	file:
vga_invalidate_scanlines	./vga.c	/^void vga_invalidate_scanlines(VGAState *s, int y1, int y2)$/;"	f
vga_io_memory	./vga_int.h	/^    int vga_io_memory;$/;"	m	struct:VGACommonState
vga_ioport_read	./cirrus_vga.c	/^static uint32_t vga_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
vga_ioport_read	./vga.c	/^static uint32_t vga_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
vga_ioport_write	./cirrus_vga.c	/^static void vga_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
vga_ioport_write	./vga.c	/^static void vga_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
vga_load	./vga.c	/^static int vga_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
vga_map	./vga.c	/^static void vga_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
vga_mem_read	./vga.c	/^static CPUReadMemoryFunc *vga_mem_read[3] = {$/;"	v	file:
vga_mem_readb	./vga.c	/^uint32_t vga_mem_readb(void *opaque, target_phys_addr_t addr)$/;"	f
vga_mem_readl	./vga.c	/^static uint32_t vga_mem_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
vga_mem_readw	./vga.c	/^static uint32_t vga_mem_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
vga_mem_write	./vga.c	/^static CPUWriteMemoryFunc *vga_mem_write[3] = {$/;"	v	file:
vga_mem_writeb	./vga.c	/^void vga_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f
vga_mem_writel	./vga.c	/^static void vga_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
vga_mem_writew	./vga.c	/^static void vga_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val)$/;"	f	file:
vga_mm_init	./vga.c	/^static void vga_mm_init(VGAState *s, target_phys_addr_t vram_base,$/;"	f	file:
vga_mm_read_ctrl	./vga.c	/^static CPUReadMemoryFunc *vga_mm_read_ctrl[] = {$/;"	v	file:
vga_mm_readb	./vga.c	/^static uint32_t vga_mm_readb (void *opaque, target_phys_addr_t addr)$/;"	f	file:
vga_mm_readl	./vga.c	/^static uint32_t vga_mm_readl (void *opaque, target_phys_addr_t addr)$/;"	f	file:
vga_mm_readw	./vga.c	/^static uint32_t vga_mm_readw (void *opaque, target_phys_addr_t addr)$/;"	f	file:
vga_mm_write_ctrl	./vga.c	/^static CPUWriteMemoryFunc *vga_mm_write_ctrl[] = {$/;"	v	file:
vga_mm_writeb	./vga.c	/^static void vga_mm_writeb (void *opaque,$/;"	f	file:
vga_mm_writel	./vga.c	/^static void vga_mm_writel (void *opaque,$/;"	f	file:
vga_mm_writew	./vga.c	/^static void vga_mm_writew (void *opaque,$/;"	f	file:
vga_osi_call	./ppc_oldworld.c	/^static int vga_osi_call (CPUState *env)$/;"	f	file:
vga_precise_retrace	./vga.c	/^static uint8_t vga_precise_retrace(VGAState *s)$/;"	f	file:
vga_precise_retrace	./vga_int.h	/^struct vga_precise_retrace {$/;"	s
vga_precise_update_retrace_info	./vga.c	/^static void vga_precise_update_retrace_info(VGAState *s)$/;"	f	file:
vga_reset	./vga.c	/^void vga_reset(void *opaque)$/;"	f
vga_retrace	./vga_int.h	/^union vga_retrace {$/;"	u
vga_retrace_fn	./vga_int.h	/^typedef uint8_t (* vga_retrace_fn)(struct VGACommonState *s);$/;"	t
vga_retrace_method	./pc.h	/^enum vga_retrace_method {$/;"	g
vga_save	./vga.c	/^static void vga_save(QEMUFile *f, void *opaque)$/;"	f	file:
vga_save_dpy_refresh	./vga.c	/^static void vga_save_dpy_refresh(DisplayState *s)$/;"	f	file:
vga_save_dpy_resize	./vga.c	/^static void vga_save_dpy_resize(DisplayState *s)$/;"	f	file:
vga_save_dpy_update	./vga.c	/^static void vga_save_dpy_update(DisplayState *ds,$/;"	f	file:
vga_screen_dump	./vga.c	/^static void vga_screen_dump(void *opaque, const char *filename)$/;"	f	file:
vga_screen_dump_init	./vga.c	/^static DisplayChangeListener* vga_screen_dump_init(DisplayState *ds)$/;"	f	file:
vga_state	./vga.c	/^    VGAState vga_state;$/;"	m	struct:PCIVGAState	file:
vga_sync_dirty_bitmap	./vga.c	/^static void vga_sync_dirty_bitmap(VGAState *s)$/;"	f	file:
vga_update_display	./vga.c	/^static void vga_update_display(void *opaque)$/;"	f	file:
vga_update_retrace_info_fn	./vga_int.h	/^typedef void (* vga_update_retrace_info_fn)(struct VGACommonState *s);$/;"	t
vga_update_text	./vga.c	/^static void vga_update_text(void *opaque, console_ch_t *chardata)$/;"	f	file:
vger_id	./sun4m.c	/^    vger_id,$/;"	e	enum:__anon419	file:
vger_init	./sun4m.c	/^static void vger_init(ram_addr_t RAM_size,$/;"	f	file:
vhs	./sd.c	/^    uint32_t vhs;$/;"	m	struct:SDState	file:
vib	./fmopl.c	/^static INT32 vib;$/;"	v	file:
vib	./fmopl.h	/^	UINT8 vib;		\/* vibrate flag                        *\/$/;"	m	struct:fm_opl_slot
vibCnt	./fmopl.h	/^	INT32 vibCnt;$/;"	m	struct:fm_opl_f
vibIncr	./fmopl.c	/^static INT32 vibIncr;$/;"	v	file:
vibIncr	./fmopl.h	/^	INT32 vibIncr;$/;"	m	struct:fm_opl_f
vib_table	./fmopl.c	/^INT32  *vib_table;$/;"	v
vib_table	./fmopl.h	/^	INT32 *vib_table;$/;"	m	struct:fm_opl_f
victim_block_entry	./ftl_inverse_mapping_manager.h	/^typedef struct victim_block_entry$/;"	s
victim_block_entry	./ftl_inverse_mapping_manager.h	/^}victim_block_entry;$/;"	t	typeref:struct:victim_block_entry
victim_block_nb	./ftl_inverse_mapping_manager.h	/^	unsigned int victim_block_nb;$/;"	m	struct:victim_block_root
victim_block_root	./ftl_inverse_mapping_manager.h	/^typedef struct victim_block_root$/;"	s
victim_block_root	./ftl_inverse_mapping_manager.h	/^}victim_block_root;$/;"	t	typeref:struct:victim_block_root
victim_block_table_start	./ftl_inverse_mapping_manager.c	/^void* victim_block_table_start;$/;"	v
video_ram	./musicpal.c	/^    uint8_t video_ram[128*64\/8];$/;"	m	struct:musicpal_lcd_state	file:
virtio_add_queue	./virtio.c	/^VirtQueue *virtio_add_queue(VirtIODevice *vdev, int queue_size,$/;"	f
virtio_balloon_config	./virtio-balloon.h	/^struct virtio_balloon_config$/;"	s
virtio_balloon_get_config	./virtio-balloon.c	/^static void virtio_balloon_get_config(VirtIODevice *vdev, uint8_t *config_data)$/;"	f	file:
virtio_balloon_get_features	./virtio-balloon.c	/^static uint32_t virtio_balloon_get_features(VirtIODevice *vdev)$/;"	f	file:
virtio_balloon_handle_output	./virtio-balloon.c	/^static void virtio_balloon_handle_output(VirtIODevice *vdev, VirtQueue *vq)$/;"	f	file:
virtio_balloon_init	./virtio-balloon.c	/^VirtIODevice *virtio_balloon_init(DeviceState *dev)$/;"	f
virtio_balloon_init_pci	./virtio-pci.c	/^static void virtio_balloon_init_pci(PCIDevice *pci_dev)$/;"	f	file:
virtio_balloon_load	./virtio-balloon.c	/^static int virtio_balloon_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
virtio_balloon_save	./virtio-balloon.c	/^static void virtio_balloon_save(QEMUFile *f, void *opaque)$/;"	f	file:
virtio_balloon_set_config	./virtio-balloon.c	/^static void virtio_balloon_set_config(VirtIODevice *vdev,$/;"	f	file:
virtio_balloon_to_target	./virtio-balloon.c	/^static ram_addr_t virtio_balloon_to_target(void *opaque, ram_addr_t target)$/;"	f	file:
virtio_bind_device	./virtio.c	/^void virtio_bind_device(VirtIODevice *vdev, const VirtIOBindings *binding,$/;"	f
virtio_blk_alloc_request	./virtio-blk.c	/^static VirtIOBlockReq *virtio_blk_alloc_request(VirtIOBlock *s)$/;"	f	file:
virtio_blk_config	./virtio-blk.h	/^struct virtio_blk_config$/;"	s
virtio_blk_dma_restart_bh	./virtio-blk.c	/^static void virtio_blk_dma_restart_bh(void *opaque)$/;"	f	file:
virtio_blk_dma_restart_cb	./virtio-blk.c	/^static void virtio_blk_dma_restart_cb(void *opaque, int running, int reason)$/;"	f	file:
virtio_blk_get_features	./virtio-blk.c	/^static uint32_t virtio_blk_get_features(VirtIODevice *vdev)$/;"	f	file:
virtio_blk_get_request	./virtio-blk.c	/^static VirtIOBlockReq *virtio_blk_get_request(VirtIOBlock *s)$/;"	f	file:
virtio_blk_handle_output	./virtio-blk.c	/^static void virtio_blk_handle_output(VirtIODevice *vdev, VirtQueue *vq)$/;"	f	file:
virtio_blk_handle_read	./virtio-blk.c	/^static void virtio_blk_handle_read(VirtIOBlockReq *req)$/;"	f	file:
virtio_blk_handle_scsi	./virtio-blk.c	/^static void virtio_blk_handle_scsi(VirtIOBlockReq *req)$/;"	f	file:
virtio_blk_handle_write	./virtio-blk.c	/^static void virtio_blk_handle_write(VirtIOBlockReq *req)$/;"	f	file:
virtio_blk_handle_write_error	./virtio-blk.c	/^static int virtio_blk_handle_write_error(VirtIOBlockReq *req, int error)$/;"	f	file:
virtio_blk_inhdr	./virtio-blk.h	/^struct virtio_blk_inhdr$/;"	s
virtio_blk_init	./virtio-blk.c	/^VirtIODevice *virtio_blk_init(DeviceState *dev)$/;"	f
virtio_blk_init_pci	./virtio-pci.c	/^static void virtio_blk_init_pci(PCIDevice *pci_dev)$/;"	f	file:
virtio_blk_load	./virtio-blk.c	/^static int virtio_blk_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
virtio_blk_outhdr	./virtio-blk.h	/^struct virtio_blk_outhdr$/;"	s
virtio_blk_req_complete	./virtio-blk.c	/^static void virtio_blk_req_complete(VirtIOBlockReq *req, int status)$/;"	f	file:
virtio_blk_reset	./virtio-blk.c	/^static void virtio_blk_reset(VirtIODevice *vdev)$/;"	f	file:
virtio_blk_rw_complete	./virtio-blk.c	/^static void virtio_blk_rw_complete(void *opaque, int ret)$/;"	f	file:
virtio_blk_save	./virtio-blk.c	/^static void virtio_blk_save(QEMUFile *f, void *opaque)$/;"	f	file:
virtio_blk_update_config	./virtio-blk.c	/^static void virtio_blk_update_config(VirtIODevice *vdev, uint8_t *config)$/;"	f	file:
virtio_cleanup	./virtio.c	/^void virtio_cleanup(VirtIODevice *vdev)$/;"	f
virtio_common_init	./virtio.c	/^VirtIODevice *virtio_common_init(const char *name, uint16_t device_id,$/;"	f
virtio_config_readb	./virtio.c	/^uint32_t virtio_config_readb(VirtIODevice *vdev, uint32_t addr)$/;"	f
virtio_config_readl	./virtio.c	/^uint32_t virtio_config_readl(VirtIODevice *vdev, uint32_t addr)$/;"	f
virtio_config_readw	./virtio.c	/^uint32_t virtio_config_readw(VirtIODevice *vdev, uint32_t addr)$/;"	f
virtio_config_writeb	./virtio.c	/^void virtio_config_writeb(VirtIODevice *vdev, uint32_t addr, uint32_t data)$/;"	f
virtio_config_writel	./virtio.c	/^void virtio_config_writel(VirtIODevice *vdev, uint32_t addr, uint32_t data)$/;"	f
virtio_config_writew	./virtio.c	/^void virtio_config_writew(VirtIODevice *vdev, uint32_t addr, uint32_t data)$/;"	f
virtio_console_get_features	./virtio-console.c	/^static uint32_t virtio_console_get_features(VirtIODevice *vdev)$/;"	f	file:
virtio_console_handle_input	./virtio-console.c	/^static void virtio_console_handle_input(VirtIODevice *vdev, VirtQueue *vq)$/;"	f	file:
virtio_console_handle_output	./virtio-console.c	/^static void virtio_console_handle_output(VirtIODevice *vdev, VirtQueue *vq)$/;"	f	file:
virtio_console_init	./virtio-console.c	/^VirtIODevice *virtio_console_init(DeviceState *dev)$/;"	f
virtio_console_init_pci	./virtio-pci.c	/^static void virtio_console_init_pci(PCIDevice *pci_dev)$/;"	f	file:
virtio_console_load	./virtio-console.c	/^static int virtio_console_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
virtio_console_save	./virtio-console.c	/^static void virtio_console_save(QEMUFile *f, void *opaque)$/;"	f	file:
virtio_identify_template	./virtio-blk.c	/^static inline void virtio_identify_template(struct virtio_blk_config *bc)$/;"	f	file:
virtio_info	./virtio-pci.c	/^static PCIDeviceInfo virtio_info[] = {$/;"	v	file:
virtio_init_pci	./virtio-pci.c	/^static void virtio_init_pci(VirtIOPCIProxy *proxy, VirtIODevice *vdev,$/;"	f	file:
virtio_ioport_read	./virtio-pci.c	/^static uint32_t virtio_ioport_read(VirtIOPCIProxy *proxy, uint32_t addr)$/;"	f	file:
virtio_ioport_write	./virtio-pci.c	/^static void virtio_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
virtio_load	./virtio.c	/^int virtio_load(VirtIODevice *vdev, QEMUFile *f)$/;"	f
virtio_map	./virtio-pci.c	/^static void virtio_map(PCIDevice *pci_dev, int region_num,$/;"	f	file:
virtio_net_bad_features	./virtio-net.c	/^static uint32_t virtio_net_bad_features(VirtIODevice *vdev)$/;"	f	file:
virtio_net_can_receive	./virtio-net.c	/^static int virtio_net_can_receive(VLANClientState *vc)$/;"	f	file:
virtio_net_cleanup	./virtio-net.c	/^static void virtio_net_cleanup(VLANClientState *vc)$/;"	f	file:
virtio_net_config	./virtio-net.h	/^struct virtio_net_config$/;"	s
virtio_net_ctrl_ack	./virtio-net.h	/^typedef uint8_t virtio_net_ctrl_ack;$/;"	t
virtio_net_ctrl_hdr	./virtio-net.h	/^struct virtio_net_ctrl_hdr {$/;"	s
virtio_net_ctrl_mac	./virtio-net.h	/^struct virtio_net_ctrl_mac {$/;"	s
virtio_net_flush_tx	./virtio-net.c	/^static void virtio_net_flush_tx(VirtIONet *n, VirtQueue *vq)$/;"	f	file:
virtio_net_get_config	./virtio-net.c	/^static void virtio_net_get_config(VirtIODevice *vdev, uint8_t *config)$/;"	f	file:
virtio_net_get_features	./virtio-net.c	/^static uint32_t virtio_net_get_features(VirtIODevice *vdev)$/;"	f	file:
virtio_net_handle_ctrl	./virtio-net.c	/^static void virtio_net_handle_ctrl(VirtIODevice *vdev, VirtQueue *vq)$/;"	f	file:
virtio_net_handle_mac	./virtio-net.c	/^static int virtio_net_handle_mac(VirtIONet *n, uint8_t cmd,$/;"	f	file:
virtio_net_handle_rx	./virtio-net.c	/^static void virtio_net_handle_rx(VirtIODevice *vdev, VirtQueue *vq)$/;"	f	file:
virtio_net_handle_rx_mode	./virtio-net.c	/^static int virtio_net_handle_rx_mode(VirtIONet *n, uint8_t cmd,$/;"	f	file:
virtio_net_handle_tx	./virtio-net.c	/^static void virtio_net_handle_tx(VirtIODevice *vdev, VirtQueue *vq)$/;"	f	file:
virtio_net_handle_vlan_table	./virtio-net.c	/^static int virtio_net_handle_vlan_table(VirtIONet *n, uint8_t cmd,$/;"	f	file:
virtio_net_hdr	./virtio-net.h	/^struct virtio_net_hdr$/;"	s
virtio_net_hdr_mrg_rxbuf	./virtio-net.h	/^struct virtio_net_hdr_mrg_rxbuf$/;"	s
virtio_net_init	./virtio-net.c	/^VirtIODevice *virtio_net_init(DeviceState *dev)$/;"	f
virtio_net_init_pci	./virtio-pci.c	/^static void virtio_net_init_pci(PCIDevice *pci_dev)$/;"	f	file:
virtio_net_load	./virtio-net.c	/^static int virtio_net_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
virtio_net_receive	./virtio-net.c	/^static ssize_t virtio_net_receive(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
virtio_net_receive2	./virtio-net.c	/^static ssize_t virtio_net_receive2(VLANClientState *vc, const uint8_t *buf, size_t size, int raw)$/;"	f	file:
virtio_net_receive_raw	./virtio-net.c	/^static ssize_t virtio_net_receive_raw(VLANClientState *vc, const uint8_t *buf, size_t size)$/;"	f	file:
virtio_net_reset	./virtio-net.c	/^static void virtio_net_reset(VirtIODevice *vdev)$/;"	f	file:
virtio_net_save	./virtio-net.c	/^static void virtio_net_save(QEMUFile *f, void *opaque)$/;"	f	file:
virtio_net_set_config	./virtio-net.c	/^static void virtio_net_set_config(VirtIODevice *vdev, const uint8_t *config)$/;"	f	file:
virtio_net_set_features	./virtio-net.c	/^static void virtio_net_set_features(VirtIODevice *vdev, uint32_t features)$/;"	f	file:
virtio_net_set_link_status	./virtio-net.c	/^static void virtio_net_set_link_status(VLANClientState *vc)$/;"	f	file:
virtio_net_tx_complete	./virtio-net.c	/^static void virtio_net_tx_complete(VLANClientState *vc, ssize_t len)$/;"	f	file:
virtio_net_tx_timer	./virtio-net.c	/^static void virtio_net_tx_timer(void *opaque)$/;"	f	file:
virtio_notify	./virtio.c	/^void virtio_notify(VirtIODevice *vdev, VirtQueue *vq)$/;"	f
virtio_notify_config	./virtio.c	/^void virtio_notify_config(VirtIODevice *vdev)$/;"	f
virtio_notify_vector	./virtio.c	/^static void virtio_notify_vector(VirtIODevice *vdev, uint16_t vector)$/;"	f	file:
virtio_pci_bindings	./virtio-pci.c	/^static const VirtIOBindings virtio_pci_bindings = {$/;"	v	file:
virtio_pci_config_readb	./virtio-pci.c	/^static uint32_t virtio_pci_config_readb(void *opaque, uint32_t addr)$/;"	f	file:
virtio_pci_config_readl	./virtio-pci.c	/^static uint32_t virtio_pci_config_readl(void *opaque, uint32_t addr)$/;"	f	file:
virtio_pci_config_readw	./virtio-pci.c	/^static uint32_t virtio_pci_config_readw(void *opaque, uint32_t addr)$/;"	f	file:
virtio_pci_config_writeb	./virtio-pci.c	/^static void virtio_pci_config_writeb(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
virtio_pci_config_writel	./virtio-pci.c	/^static void virtio_pci_config_writel(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
virtio_pci_config_writew	./virtio-pci.c	/^static void virtio_pci_config_writew(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
virtio_pci_load_config	./virtio-pci.c	/^static int virtio_pci_load_config(void * opaque, QEMUFile *f)$/;"	f	file:
virtio_pci_load_queue	./virtio-pci.c	/^static int virtio_pci_load_queue(void * opaque, int n, QEMUFile *f)$/;"	f	file:
virtio_pci_notify	./virtio-pci.c	/^static void virtio_pci_notify(void *opaque, uint16_t vector)$/;"	f	file:
virtio_pci_register_devices	./virtio-pci.c	/^static void virtio_pci_register_devices(void)$/;"	f	file:
virtio_pci_reset	./virtio-pci.c	/^static void virtio_pci_reset(void *opaque)$/;"	f	file:
virtio_pci_save_config	./virtio-pci.c	/^static void virtio_pci_save_config(void * opaque, QEMUFile *f)$/;"	f	file:
virtio_pci_save_queue	./virtio-pci.c	/^static void virtio_pci_save_queue(void * opaque, int n, QEMUFile *f)$/;"	f	file:
virtio_queue_empty	./virtio.c	/^int virtio_queue_empty(VirtQueue *vq)$/;"	f
virtio_queue_get_addr	./virtio.c	/^target_phys_addr_t virtio_queue_get_addr(VirtIODevice *vdev, int n)$/;"	f
virtio_queue_get_num	./virtio.c	/^int virtio_queue_get_num(VirtIODevice *vdev, int n)$/;"	f
virtio_queue_notify	./virtio.c	/^void virtio_queue_notify(VirtIODevice *vdev, int n)$/;"	f
virtio_queue_ready	./virtio.c	/^int virtio_queue_ready(VirtQueue *vq)$/;"	f
virtio_queue_set_addr	./virtio.c	/^void virtio_queue_set_addr(VirtIODevice *vdev, int n, target_phys_addr_t addr)$/;"	f
virtio_queue_set_notification	./virtio.c	/^void virtio_queue_set_notification(VirtQueue *vq, int enable)$/;"	f
virtio_queue_set_vector	./virtio.c	/^void virtio_queue_set_vector(VirtIODevice *vdev, int n, uint16_t vector)$/;"	f
virtio_queue_vector	./virtio.c	/^uint16_t virtio_queue_vector(VirtIODevice *vdev, int n)$/;"	f
virtio_reset	./virtio.c	/^void virtio_reset(void *opaque)$/;"	f
virtio_save	./virtio.c	/^void virtio_save(VirtIODevice *vdev, QEMUFile *f)$/;"	f
virtio_scsi_inhdr	./virtio-blk.h	/^struct virtio_scsi_inhdr$/;"	s
virtio_update_irq	./virtio.c	/^void virtio_update_irq(VirtIODevice *vdev)$/;"	f
virtio_write_config	./virtio-pci.c	/^static void virtio_write_config(PCIDevice *pci_dev, uint32_t address,$/;"	f	file:
virtqueue_avail_bytes	./virtio.c	/^int virtqueue_avail_bytes(VirtQueue *vq, int in_bytes, int out_bytes)$/;"	f
virtqueue_fill	./virtio.c	/^void virtqueue_fill(VirtQueue *vq, const VirtQueueElement *elem,$/;"	f
virtqueue_flush	./virtio.c	/^void virtqueue_flush(VirtQueue *vq, unsigned int count)$/;"	f
virtqueue_get_head	./virtio.c	/^static unsigned int virtqueue_get_head(VirtQueue *vq, unsigned int idx)$/;"	f	file:
virtqueue_init	./virtio.c	/^static void virtqueue_init(VirtQueue *vq)$/;"	f	file:
virtqueue_next_desc	./virtio.c	/^static unsigned virtqueue_next_desc(target_phys_addr_t desc_pa,$/;"	f	file:
virtqueue_num_heads	./virtio.c	/^static int virtqueue_num_heads(VirtQueue *vq, unsigned int idx)$/;"	f	file:
virtqueue_pop	./virtio.c	/^int virtqueue_pop(VirtQueue *vq, VirtQueueElement *elem)$/;"	f
virtqueue_push	./virtio.c	/^void virtqueue_push(VirtQueue *vq, const VirtQueueElement *elem,$/;"	f
vital_product_data_offset	./device-assignment.c	/^    uint16_t vital_product_data_offset;$/;"	m	struct:option_rom_pci_header	file:
vlan	./e1000.c	/^        unsigned char vlan[4];$/;"	m	struct:E1000State_st::e1000_tx	file:
vlan_enabled	./e1000.c	/^vlan_enabled(E1000State *s)$/;"	f	file:
vlan_header	./e1000.c	/^        unsigned char vlan_header[4];$/;"	m	struct:E1000State_st::e1000_tx	file:
vlan_header	./musicpal.c	/^    int vlan_header;$/;"	m	struct:mv88w8618_eth_state	file:
vlan_needed	./e1000.c	/^        unsigned char vlan_needed;$/;"	m	struct:E1000State_st::e1000_tx	file:
vlan_rx_filter_enabled	./e1000.c	/^vlan_rx_filter_enabled(E1000State *s)$/;"	f	file:
vlans	./virtio-net.c	/^    uint32_t *vlans;$/;"	m	struct:VirtIONet	file:
vmmouse_data	./vmmouse.c	/^static void vmmouse_data(VMMouseState *s, uint32_t *data, uint32_t size)$/;"	f	file:
vmmouse_disable	./vmmouse.c	/^static void vmmouse_disable(VMMouseState *s)$/;"	f	file:
vmmouse_get_data	./vmmouse.c	/^static void vmmouse_get_data(uint32_t *data)$/;"	f	file:
vmmouse_get_status	./vmmouse.c	/^static uint32_t vmmouse_get_status(VMMouseState *s)$/;"	f	file:
vmmouse_init	./vmmouse.c	/^void *vmmouse_init(void *m)$/;"	f
vmmouse_ioport_read	./vmmouse.c	/^static uint32_t vmmouse_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
vmmouse_load	./vmmouse.c	/^static int vmmouse_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
vmmouse_mouse_event	./vmmouse.c	/^static void vmmouse_mouse_event(void *opaque, int x, int y, int dz, int buttons_state)$/;"	f	file:
vmmouse_read_id	./vmmouse.c	/^static void vmmouse_read_id(VMMouseState *s)$/;"	f	file:
vmmouse_request_absolute	./vmmouse.c	/^static void vmmouse_request_absolute(VMMouseState *s)$/;"	f	file:
vmmouse_request_relative	./vmmouse.c	/^static void vmmouse_request_relative(VMMouseState *s)$/;"	f	file:
vmmouse_save	./vmmouse.c	/^static void vmmouse_save(QEMUFile *f, void *opaque)$/;"	f	file:
vmmouse_set_data	./vmmouse.c	/^static void vmmouse_set_data(const uint32_t *data)$/;"	f	file:
vmmouse_update_handler	./vmmouse.c	/^static void vmmouse_update_handler(VMMouseState *s)$/;"	f	file:
vmport_cmd_get_version	./vmport.c	/^static uint32_t vmport_cmd_get_version(void *opaque, uint32_t addr)$/;"	f	file:
vmport_cmd_ram_size	./vmport.c	/^static uint32_t vmport_cmd_ram_size(void *opaque, uint32_t addr)$/;"	f	file:
vmport_init	./vmport.c	/^void vmport_init(void)$/;"	f
vmport_ioport_read	./vmport.c	/^static uint32_t vmport_ioport_read(void *opaque, uint32_t addr)$/;"	f	file:
vmport_ioport_write	./vmport.c	/^static void vmport_ioport_write(void *opaque, uint32_t addr, uint32_t val)$/;"	f	file:
vmport_register	./vmport.c	/^void vmport_register(unsigned char command, IOPortReadFunc *func, void *opaque)$/;"	f
vmsvga_bios_read	./vmware_vga.c	/^static uint32_t vmsvga_bios_read(void *opaque, uint32_t address)$/;"	f	file:
vmsvga_bios_write	./vmware_vga.c	/^static void vmsvga_bios_write(void *opaque, uint32_t address, uint32_t data)$/;"	f	file:
vmsvga_copy_rect	./vmware_vga.c	/^static inline void vmsvga_copy_rect(struct vmsvga_state_s *s,$/;"	f	file:
vmsvga_cursor_define	./vmware_vga.c	/^static inline void vmsvga_cursor_define(struct vmsvga_state_s *s,$/;"	f	file:
vmsvga_cursor_definition_s	./vmware_vga.c	/^struct vmsvga_cursor_definition_s {$/;"	s	file:
vmsvga_fifo_empty	./vmware_vga.c	/^static inline int vmsvga_fifo_empty(struct vmsvga_state_s *s)$/;"	f	file:
vmsvga_fifo_read	./vmware_vga.c	/^static inline uint32_t vmsvga_fifo_read(struct vmsvga_state_s *s)$/;"	f	file:
vmsvga_fifo_read_raw	./vmware_vga.c	/^static inline uint32_t vmsvga_fifo_read_raw(struct vmsvga_state_s *s)$/;"	f	file:
vmsvga_fifo_run	./vmware_vga.c	/^static void vmsvga_fifo_run(struct vmsvga_state_s *s)$/;"	f	file:
vmsvga_fill_rect	./vmware_vga.c	/^static inline void vmsvga_fill_rect(struct vmsvga_state_s *s,$/;"	f	file:
vmsvga_guest_id	./vmware_vga.c	/^static const char *vmsvga_guest_id[] = {$/;"	v	file:
vmsvga_index_read	./vmware_vga.c	/^static uint32_t vmsvga_index_read(void *opaque, uint32_t address)$/;"	f	file:
vmsvga_index_write	./vmware_vga.c	/^static void vmsvga_index_write(void *opaque, uint32_t address, uint32_t index)$/;"	f	file:
vmsvga_init	./vmware_vga.c	/^static void vmsvga_init(struct vmsvga_state_s *s, int vga_ram_size)$/;"	f	file:
vmsvga_invalidate_display	./vmware_vga.c	/^static void vmsvga_invalidate_display(void *opaque)$/;"	f	file:
vmsvga_load	./vmware_vga.c	/^static int vmsvga_load(struct vmsvga_state_s *s, QEMUFile *f)$/;"	f	file:
vmsvga_rect_s	./vmware_vga.c	/^    struct vmsvga_rect_s {$/;"	s	struct:vmsvga_state_s	file:
vmsvga_reset	./vmware_vga.c	/^static void vmsvga_reset(struct vmsvga_state_s *s)$/;"	f	file:
vmsvga_save	./vmware_vga.c	/^static void vmsvga_save(struct vmsvga_state_s *s, QEMUFile *f)$/;"	f	file:
vmsvga_screen_dump	./vmware_vga.c	/^static void vmsvga_screen_dump(void *opaque, const char *filename)$/;"	f	file:
vmsvga_size	./vmware_vga.c	/^static inline void vmsvga_size(struct vmsvga_state_s *s)$/;"	f	file:
vmsvga_state_s	./vmware_vga.c	/^struct vmsvga_state_s {$/;"	s	file:
vmsvga_text_update	./vmware_vga.c	/^static void vmsvga_text_update(void *opaque, console_ch_t *chardata)$/;"	f	file:
vmsvga_update_display	./vmware_vga.c	/^static void vmsvga_update_display(void *opaque)$/;"	f	file:
vmsvga_update_rect	./vmware_vga.c	/^static inline void vmsvga_update_rect(struct vmsvga_state_s *s,$/;"	f	file:
vmsvga_update_rect_delayed	./vmware_vga.c	/^static inline void vmsvga_update_rect_delayed(struct vmsvga_state_s *s,$/;"	f	file:
vmsvga_update_rect_delayed	./vmware_vga.c	349;"	d	file:
vmsvga_update_rect_flush	./vmware_vga.c	/^static inline void vmsvga_update_rect_flush(struct vmsvga_state_s *s)$/;"	f	file:
vmsvga_update_screen	./vmware_vga.c	/^static inline void vmsvga_update_screen(struct vmsvga_state_s *s)$/;"	f	file:
vmsvga_value_read	./vmware_vga.c	/^static uint32_t vmsvga_value_read(void *opaque, uint32_t address)$/;"	f	file:
vmsvga_value_write	./vmware_vga.c	/^static void vmsvga_value_write(void *opaque, uint32_t address, uint32_t value)$/;"	f	file:
vmsvga_vram_read	./vmware_vga.c	/^static CPUReadMemoryFunc *vmsvga_vram_read[] = {$/;"	v	file:
vmsvga_vram_readb	./vmware_vga.c	/^static uint32_t vmsvga_vram_readb(void *opaque, target_phys_addr_t addr)$/;"	f	file:
vmsvga_vram_readl	./vmware_vga.c	/^static uint32_t vmsvga_vram_readl(void *opaque, target_phys_addr_t addr)$/;"	f	file:
vmsvga_vram_readw	./vmware_vga.c	/^static uint32_t vmsvga_vram_readw(void *opaque, target_phys_addr_t addr)$/;"	f	file:
vmsvga_vram_write	./vmware_vga.c	/^static CPUWriteMemoryFunc *vmsvga_vram_write[] = {$/;"	v	file:
vmsvga_vram_writeb	./vmware_vga.c	/^static void vmsvga_vram_writeb(void *opaque, target_phys_addr_t addr,$/;"	f	file:
vmsvga_vram_writel	./vmware_vga.c	/^static void vmsvga_vram_writel(void *opaque, target_phys_addr_t addr,$/;"	f	file:
vmsvga_vram_writew	./vmware_vga.c	/^static void vmsvga_vram_writew(void *opaque, target_phys_addr_t addr,$/;"	f	file:
vndp	./blizzard.c	/^    uint8_t vndp;$/;"	m	struct:__anon18	file:
voice	./adlib.c	/^    SWVoiceOut *voice;$/;"	m	struct:__anon7	file:
voice	./cs4231a.c	/^    SWVoiceOut *voice;$/;"	m	struct:CSState	file:
voice	./gus.c	/^    SWVoiceOut *voice;$/;"	m	struct:GUSState	file:
voice	./pcspk.c	/^    SWVoiceOut *voice;$/;"	m	struct:__anon331	file:
voice	./sb16.c	/^    SWVoiceOut *voice;$/;"	m	struct:SB16State	file:
voice_mc	./ac97.c	/^    SWVoiceIn *voice_mc;$/;"	m	struct:AC97LinkState	file:
voice_pi	./ac97.c	/^    SWVoiceIn *voice_pi;$/;"	m	struct:AC97LinkState	file:
voice_po	./ac97.c	/^    SWVoiceOut *voice_po;$/;"	m	struct:AC97LinkState	file:
voice_set_active	./ac97.c	/^static void voice_set_active (AC97LinkState *s, int bm_index, int on)$/;"	f	file:
voice_setting	./bt-hci.c	/^    uint16_t voice_setting;	\/* Notw: Always little-endian *\/$/;"	m	struct:bt_hci_s	file:
voice_setting	./bt.h	/^    uint16_t	voice_setting;$/;"	m	struct:__anon100
voice_setting	./bt.h	/^    uint16_t	voice_setting;$/;"	m	struct:__anon55
voice_setting	./bt.h	/^    uint16_t	voice_setting;$/;"	m	struct:__anon56
voice_setting	./bt.h	/^    uint16_t	voice_setting;$/;"	m	struct:__anon99
voicevolrampirq	./gustate.h	93;"	d
voicewavetableirq	./gustate.h	91;"	d
voltage	./smbios.h	/^    uint8_t voltage;$/;"	m	struct:smbios_type_4
voltage_ctrl	./omap.h	/^    uint32_t voltage_ctrl[1];$/;"	m	struct:omap_mpu_state_s
voltctrl	./omap2.c	/^    uint32_t voltctrl;$/;"	m	struct:omap_prcm_s	file:
volume	./tsc210x.c	/^    uint16_t volume;$/;"	m	struct:__anon450	file:
volume_change	./tsc210x.c	/^    int64_t volume_change;$/;"	m	struct:__anon450	file:
voyager_machine	./sun4m.c	/^static QEMUMachine voyager_machine = {$/;"	v	file:
voyagerrts	./r2d.c	/^    uint16_t voyagerrts;$/;"	m	struct:__anon375	file:
vpb_init	./versatilepb.c	/^static void vpb_init(ram_addr_t ram_size,$/;"	f	file:
vpb_pci_config_addr	./versatile_pci.c	/^static inline uint32_t vpb_pci_config_addr(target_phys_addr_t addr)$/;"	f	file:
vpb_sic_init	./versatilepb.c	/^static void vpb_sic_init(SysBusDevice *dev)$/;"	f	file:
vpb_sic_read	./versatilepb.c	/^static uint32_t vpb_sic_read(void *opaque, target_phys_addr_t offset)$/;"	f	file:
vpb_sic_readfn	./versatilepb.c	/^static CPUReadMemoryFunc *vpb_sic_readfn[] = {$/;"	v	file:
vpb_sic_set_irq	./versatilepb.c	/^static void vpb_sic_set_irq(void *opaque, int irq, int level)$/;"	f	file:
vpb_sic_state	./versatilepb.c	/^typedef struct vpb_sic_state$/;"	s	file:
vpb_sic_state	./versatilepb.c	/^} vpb_sic_state;$/;"	t	typeref:struct:vpb_sic_state	file:
vpb_sic_update	./versatilepb.c	/^static void vpb_sic_update(vpb_sic_state *s)$/;"	f	file:
vpb_sic_update_pic	./versatilepb.c	/^static void vpb_sic_update_pic(vpb_sic_state *s)$/;"	f	file:
vpb_sic_write	./versatilepb.c	/^static void vpb_sic_write(void *opaque, target_phys_addr_t offset,$/;"	f	file:
vpb_sic_writefn	./versatilepb.c	/^static CPUWriteMemoryFunc *vpb_sic_writefn[] = {$/;"	v	file:
vq	./virtio-blk.c	/^    VirtQueue *vq;$/;"	m	struct:VirtIOBlock	file:
vq	./virtio.h	/^    VirtQueue *vq;$/;"	m	struct:VirtIODevice
vram	./g364fb.c	/^    uint8_t *vram;$/;"	m	struct:G364State	file:
vram	./tcx.c	/^    uint8_t *vram;$/;"	m	struct:TCXState	file:
vram24	./tcx.c	/^    uint32_t *vram24, *cplane;$/;"	m	struct:TCXState	file:
vram24_offset	./tcx.c	/^    ram_addr_t vram_offset, vram24_offset, cplane_offset;$/;"	m	struct:TCXState	file:
vram_addr	./tc6393xb.c	/^    ram_addr_t vram_addr;$/;"	m	struct:TC6393xbState	file:
vram_base	./vmware_vga.c	/^    target_phys_addr_t vram_base;$/;"	m	struct:vmsvga_state_s	file:
vram_offset	./g364fb.c	/^    ram_addr_t vram_offset;$/;"	m	struct:G364State	file:
vram_offset	./tcx.c	/^    ram_addr_t vram_offset, vram24_offset, cplane_offset;$/;"	m	struct:TCXState	file:
vram_offset	./vga_int.h	/^    ram_addr_t vram_offset;$/;"	m	struct:VGACommonState
vram_offset	./vmware_vga.c	/^    ram_addr_t vram_offset;$/;"	m	struct:vmsvga_state_s	file:
vram_ptr	./tc6393xb.c	/^    uint16_t *vram_ptr;$/;"	m	struct:TC6393xbState	file:
vram_ptr	./vga_int.h	/^    uint8_t *vram_ptr;$/;"	m	struct:VGACommonState
vram_ptr	./vmware_vga.c	/^    uint8_t *vram_ptr;$/;"	m	struct:vmsvga_state_s	file:
vram_size	./g364fb.c	/^    int vram_size;$/;"	m	struct:G364State	file:
vram_size	./sun4m.c	/^    long vram_size, nvram_size;$/;"	m	struct:sun4c_hwdef	file:
vram_size	./sun4m.c	/^    long vram_size, nvram_size;$/;"	m	struct:sun4m_hwdef	file:
vram_size	./sun4m.c	/^    unsigned long vram_size, nvram_size;$/;"	m	struct:sun4d_hwdef	file:
vram_size	./tcx.c	/^    uint32_t vram_size;$/;"	m	struct:TCXState	file:
vram_size	./vga_int.h	/^    unsigned int vram_size;$/;"	m	struct:VGACommonState
vram_size	./vmware_vga.c	/^    int vram_size;$/;"	m	struct:vmsvga_state_s	file:
vrc	./omap.h	/^        uint8_t vrc;$/;"	m	struct:omap_mpu_state_s::__anon298
vring	./virtio.c	/^    VRing vring;$/;"	m	struct:VirtQueue	file:
vring_align	./virtio.h	/^static inline target_phys_addr_t vring_align(target_phys_addr_t addr,$/;"	f
vring_avail_flags	./virtio.c	/^static inline uint16_t vring_avail_flags(VirtQueue *vq)$/;"	f	file:
vring_avail_idx	./virtio.c	/^static inline uint16_t vring_avail_idx(VirtQueue *vq)$/;"	f	file:
vring_avail_ring	./virtio.c	/^static inline uint16_t vring_avail_ring(VirtQueue *vq, int i)$/;"	f	file:
vring_desc_addr	./virtio.c	/^static inline uint64_t vring_desc_addr(target_phys_addr_t desc_pa, int i)$/;"	f	file:
vring_desc_flags	./virtio.c	/^static inline uint16_t vring_desc_flags(target_phys_addr_t desc_pa, int i)$/;"	f	file:
vring_desc_len	./virtio.c	/^static inline uint32_t vring_desc_len(target_phys_addr_t desc_pa, int i)$/;"	f	file:
vring_desc_next	./virtio.c	/^static inline uint16_t vring_desc_next(target_phys_addr_t desc_pa, int i)$/;"	f	file:
vring_used_flags_set_bit	./virtio.c	/^static inline void vring_used_flags_set_bit(VirtQueue *vq, int mask)$/;"	f	file:
vring_used_flags_unset_bit	./virtio.c	/^static inline void vring_used_flags_unset_bit(VirtQueue *vq, int mask)$/;"	f	file:
vring_used_idx	./virtio.c	/^static uint16_t vring_used_idx(VirtQueue *vq)$/;"	f	file:
vring_used_idx_increment	./virtio.c	/^static inline void vring_used_idx_increment(VirtQueue *vq, uint16_t val)$/;"	f	file:
vring_used_ring_id	./virtio.c	/^static inline void vring_used_ring_id(VirtQueue *vq, int i, uint32_t val)$/;"	f	file:
vring_used_ring_len	./virtio.c	/^static inline void vring_used_ring_len(VirtQueue *vq, int i, uint32_t val)$/;"	f	file:
vs	./xen_nic.c	/^    VLANClientState       *vs;$/;"	m	struct:XenNetDev	file:
vscr	./nseries.c	/^    int vscr;$/;"	m	struct:mipid_s	file:
vstart	./vga_int.h	/^    int vstart;$/;"	m	struct:vga_precise_retrace
vsync	./blizzard.c	/^    uint8_t vsync;$/;"	m	struct:__anon18	file:
vsync	./omap_dss.c	/^        uint16_t vsync;$/;"	m	struct:omap_dss_s::__anon308	file:
vsync_cb	./pxa2xx_lcd.c	/^    qemu_irq vsync_cb;$/;"	m	struct:PXA2xxLCDState	file:
vtol	./omap2.c	/^    uint8_t vtol;$/;"	m	struct:omap_eac_s	file:
vtsl	./omap2.c	/^    uint8_t vtsl;$/;"	m	struct:omap_eac_s	file:
w	./sh_pci.c	/^    CPUWriteMemoryFunc *w[3];$/;"	m	struct:__anon389	file:
w	./vmware_vga.c	/^        int x, y, w, h;$/;"	m	struct:vmsvga_state_s::vmsvga_rect_s	file:
w	./xenfb.c	/^	int x,y,w,h;$/;"	m	struct:XenFB::__anon482	file:
wPortChange	./usb-hub.c	/^    uint16_t wPortChange;$/;"	m	struct:USBHubPort	file:
wPortStatus	./usb-hub.c	/^    uint16_t wPortStatus;$/;"	m	struct:USBHubPort	file:
wVSRControl	./gustate.h	60;"	d
wVSRCurrPosHi	./gustate.h	71;"	d
wVSRCurrPosLo	./gustate.h	72;"	d
wVSRCurrVol	./gustate.h	70;"	d
wVSRFreq	./gustate.h	62;"	d
wVSRLoopEndHi	./gustate.h	65;"	d
wVSRLoopEndLo	./gustate.h	66;"	d
wVSRLoopStartHi	./gustate.h	63;"	d
wVSRLoopStartLo	./gustate.h	64;"	d
wVSRPanning	./gustate.h	73;"	d
wVSRVolRampControl	./gustate.h	74;"	d
wVSRVolRampEndVol	./gustate.h	69;"	d
wVSRVolRampRate	./gustate.h	67;"	d
wVSRVolRampStartVol	./gustate.h	68;"	d
wVSRegs	./gustate.h	59;"	d
wVSRegsEnd	./gustate.h	61;"	d
wait	./etraxfs_dma.c	/^  unsigned                      wait       : 1;$/;"	m	struct:dma_descr_data	file:
wait_for_sipi	./apic.c	/^    int wait_for_sipi;$/;"	m	struct:APICState	file:
waiting	./lsi53c895a.c	/^    int waiting;$/;"	m	struct:__anon281	file:
waiting_end_prog	./omap_dma.c	/^    int waiting_end_prog;$/;"	m	struct:omap_dma_channel_s	file:
wake_up_type	./smbios.h	/^    uint8_t wake_up_type;$/;"	m	struct:smbios_type_1
wakeup	./omap.h	/^    qemu_irq wakeup;$/;"	m	struct:omap_mpu_state_s
wakeup	./omap1.c	/^    qemu_irq wakeup;$/;"	m	struct:omap_mpuio_s	file:
warm_reset	./ac97.c	/^static void warm_reset (AC97LinkState *s)$/;"	f	file:
watchdog	./dp8393x.c	/^    QEMUTimer *watchdog;$/;"	m	struct:dp8393xState	file:
watchdog_add_model	./watchdog.c	/^void watchdog_add_model(WatchdogTimerModel *model)$/;"	f
watchdog_cb	./m48t59.c	/^static void watchdog_cb (void *opaque)$/;"	f	file:
watchdog_hit	./etraxfs_timer.c	/^static void watchdog_hit(void *opaque)$/;"	f	file:
watchdog_pc_init	./watchdog.c	/^void watchdog_pc_init(PCIBus *pci_bus)$/;"	f
watchdog_perform_action	./watchdog.c	/^void watchdog_perform_action(void)$/;"	f
wavesel	./fmopl.h	/^	UINT8 wavesel;$/;"	m	struct:fm_opl_f
wavetable	./fmopl.h	/^	INT32 **wavetable;$/;"	m	struct:fm_opl_slot
wb_valid_array	./firm_buffer_manager.c	/^char* wb_valid_array;$/;"	v
wblue	./vmware_vga.c	/^    uint32_t wblue;$/;"	m	struct:vmsvga_state_s	file:
wcycle	./pflash_cfi01.c	/^    int wcycle; \/* if 0, the flash is read normally *\/$/;"	m	struct:pflash_t	file:
wcycle	./pflash_cfi02.c	/^    int wcycle; \/* if 0, the flash is read normally *\/$/;"	m	struct:pflash_t	file:
wd_hits	./etraxfs_timer.c	/^    int wd_hits;$/;"	m	struct:etrax_timer	file:
wd_timer	./m48t59.c	/^    struct QEMUTimer *wd_timer;$/;"	m	struct:m48t59_t	typeref:struct:m48t59_t::QEMUTimer	file:
wdt	./omap.h	/^    struct omap_watchdog_timer_s *wdt;$/;"	m	struct:omap_mpu_state_s	typeref:struct:omap_mpu_state_s::omap_watchdog_timer_s
wdt1_sys_clk	./omap_clk.c	/^static struct clk wdt1_sys_clk = {$/;"	v	typeref:struct:clk	file:
wdt_description	./watchdog.h	/^    const char *wdt_description;$/;"	m	struct:WatchdogTimerModel
wdt_i6300esb_init	./wdt_i6300esb.c	/^void wdt_i6300esb_init(void)$/;"	f
wdt_ib700_init	./wdt_ib700.c	/^void wdt_ib700_init(void)$/;"	f
wdt_name	./watchdog.h	/^    const char *wdt_name;$/;"	m	struct:WatchdogTimerModel
wdt_next	./ppc.c	/^    uint64_t wdt_next;    \/* Tick for next WDT interrupt  *\/$/;"	m	struct:ppcemb_timer_t	file:
wdt_pc_init	./watchdog.h	/^    void (*wdt_pc_init)(PCIBus *pci_bus);$/;"	m	struct:WatchdogTimerModel
wdt_timer	./ppc.c	/^    struct QEMUTimer *wdt_timer;$/;"	m	struct:ppcemb_timer_t	typeref:struct:ppcemb_timer_t::QEMUTimer	file:
wgreen	./vmware_vga.c	/^    uint32_t wgreen;$/;"	m	struct:vmsvga_state_s	file:
which_clock	./bt.h	/^    uint8_t	which_clock;$/;"	m	struct:__anon137
width	./g364fb.c	/^    uint32_t width, height; \/* in pixels *\/$/;"	m	struct:G364State	file:
width	./nand.c	/^    int width;$/;"	m	struct:__anon294	file:
width	./omap_lcdc.c	/^    int width;$/;"	m	struct:omap_lcd_panel_s	file:
width	./pflash_cfi01.c	/^    int width;$/;"	m	struct:pflash_t	file:
width	./pflash_cfi02.c	/^    int width;$/;"	m	struct:pflash_t	file:
width	./tcx.c	/^    uint16_t width, height, depth;$/;"	m	struct:TCXState	file:
width	./vmware_vga.c	/^    int width;$/;"	m	struct:vmsvga_cursor_definition_s	file:
width	./vmware_vga.c	/^    int width;$/;"	m	struct:vmsvga_state_s	file:
width	./xenfb.c	/^    int               width;$/;"	m	struct:XenFB	file:
width_intr	./omap1.c	/^    int width_intr;$/;"	m	struct:omap_tipb_bridge_s	file:
window	./bt.h	/^    uint16_t	window;$/;"	m	struct:__anon93
window	./bt.h	/^    uint16_t	window;$/;"	m	struct:__anon94
window	./bt.h	/^    uint16_t	window;$/;"	m	struct:__anon95
window	./bt.h	/^    uint16_t	window;$/;"	m	struct:__anon96
wininc	./omap_dss.c	/^            int wininc;$/;"	m	struct:omap_dss_s::__anon307::omap_dss_plane_s	file:
wken	./omap2.c	/^    uint32_t wken;$/;"	m	struct:omap_mcspi_s	file:
wken	./omap2.c	/^    uint32_t wken[3];$/;"	m	struct:omap_prcm_s	file:
wkst	./omap2.c	/^    uint32_t wkst[3];$/;"	m	struct:omap_prcm_s	file:
wkup	./omap1.c	/^    uint8_t wkup;$/;"	m	struct:omap_uart_s	file:
wkup	./omap2.c	/^    qemu_irq wkup;$/;"	m	struct:omap2_gpio_s	file:
wkup	./omap2.c	/^    qemu_irq wkup;$/;"	m	struct:omap_gp_timer_s	file:
wkup	./omap2.c	/^    uint32_t wkup[3];$/;"	m	struct:omap_prcm_s	file:
wkup_mask	./tusb6010.c	/^    uint32_t wkup_mask;$/;"	m	struct:TUSBState	file:
wm	./musicpal.c	/^    DeviceState *wm;$/;"	m	struct:musicpal_audio_state	file:
wm8750_adc_dat	./wm8750.c	/^uint32_t wm8750_adc_dat(void *opaque)$/;"	f
wm8750_audio_in_cb	./wm8750.c	/^static void wm8750_audio_in_cb(void *opaque, int avail_b)$/;"	f	file:
wm8750_audio_out_cb	./wm8750.c	/^static void wm8750_audio_out_cb(void *opaque, int free_b)$/;"	f	file:
wm8750_clk_update	./wm8750.c	/^static void wm8750_clk_update(WM8750State *s, int ext)$/;"	f	file:
wm8750_dac_buffer	./wm8750.c	/^void *wm8750_dac_buffer(void *opaque, int samples)$/;"	f
wm8750_dac_commit	./wm8750.c	/^void wm8750_dac_commit(void *opaque)$/;"	f
wm8750_dac_dat	./wm8750.c	/^void wm8750_dac_dat(void *opaque, uint32_t sample)$/;"	f
wm8750_data_req_set	./wm8750.c	/^void wm8750_data_req_set(DeviceState *dev,$/;"	f
wm8750_event	./wm8750.c	/^static void wm8750_event(i2c_slave *i2c, enum i2c_event event)$/;"	f	file:
wm8750_in_load	./wm8750.c	/^static inline void wm8750_in_load(WM8750State *s)$/;"	f	file:
wm8750_info	./wm8750.c	/^static I2CSlaveInfo wm8750_info = {$/;"	v	file:
wm8750_init	./wm8750.c	/^static void wm8750_init(i2c_slave *i2c)$/;"	f	file:
wm8750_load	./wm8750.c	/^static int wm8750_load(QEMUFile *f, void *opaque, int version_id)$/;"	f	file:
wm8750_out_flush	./wm8750.c	/^static inline void wm8750_out_flush(WM8750State *s)$/;"	f	file:
wm8750_register_devices	./wm8750.c	/^static void wm8750_register_devices(void)$/;"	f	file:
wm8750_reset	./wm8750.c	/^static void wm8750_reset(i2c_slave *i2c)$/;"	f	file:
wm8750_rx	./wm8750.c	/^static int wm8750_rx(i2c_slave *i2c)$/;"	f	file:
wm8750_save	./wm8750.c	/^static void wm8750_save(QEMUFile *f, void *opaque)$/;"	f	file:
wm8750_set_bclk_in	./wm8750.c	/^void wm8750_set_bclk_in(void *opaque, int new_hz)$/;"	f
wm8750_set_format	./wm8750.c	/^static void wm8750_set_format(WM8750State *s)$/;"	f	file:
wm8750_tx	./wm8750.c	/^static int wm8750_tx(i2c_slave *i2c, uint8_t data)$/;"	f	file:
wm8750_vol_db_table	./wm8750.c	/^static const uint8_t wm8750_vol_db_table[] = {$/;"	v	file:
wm8750_vol_update	./wm8750.c	/^static void wm8750_vol_update(WM8750State *s)$/;"	f	file:
wm_rate_table	./wm8750.c	/^static const WMRate wm_rate_table[] = {$/;"	v	file:
wmask	./pci.h	/^    uint8_t wmask[PCI_CONFIG_SPACE_SIZE];$/;"	m	struct:PCIDevice
wmb	./virtio-pci.c	82;"	d	file:
wmb	./virtio.c	27;"	d	file:
work_around_broken_dhclient	./virtio-net.c	/^static void work_around_broken_dhclient(struct virtio_net_hdr *hdr,$/;"	f	file:
wp	./nand.c	/^    int cle, ale, ce, wp, gnd;$/;"	m	struct:NANDFlashState	file:
wp_groups	./sd.c	/^    int *wp_groups;$/;"	m	struct:SDState	file:
wp_switch	./sd.c	/^    int wp_switch;$/;"	m	struct:SDState	file:
wpstatus	./onenand.c	/^    uint16_t wpstatus;$/;"	m	struct:__anon310	file:
wptr	./adb.c	/^    int rptr, wptr, count;$/;"	m	struct:KBDState	file:
wptr	./escc.c	/^    int rptr, wptr, count;$/;"	m	struct:__anon244	file:
wptr	./ps2.c	/^    int rptr, wptr, count;$/;"	m	struct:__anon357	file:
wrap_flag	./hpet_emul.h	/^    uint8_t wrap_flag;      \/* timer pop will indicate wrap for one-shot 32-bit$/;"	m	struct:HPETTimer
wred	./vmware_vga.c	/^    uint32_t wred;$/;"	m	struct:vmsvga_state_s	file:
wregs	./escc.c	/^    uint8_t rx, tx, wregs[SERIAL_REGS], rregs[SERIAL_REGS];$/;"	m	struct:ChannelState	file:
wregs	./esp.c	/^    uint8_t wregs[ESP_REGS];$/;"	m	struct:ESPState	file:
write	./etraxfs_eth.c	/^	void (*write)(struct qemu_phy *phy, unsigned int req, $/;"	m	struct:qemu_phy	file:
write	./omap.h	/^        void (*write[3])(struct omap_mpu_state_s *s,$/;"	m	struct:omap_mpu_state_s::omap_dma_port_if_s
write	./omap.h	/^    void (*write)(void *opaque, int dc, uint16_t value);$/;"	m	struct:rfbi_chip_s
write_IRQreg	./openpic.c	/^static inline void write_IRQreg (openpic_t *opp, int n_IRQ,$/;"	f	file:
write_afh_mode_cp	./bt.h	/^} __attribute__ ((packed)) write_afh_mode_cp;$/;"	t	typeref:struct:__anon118
write_afh_mode_rp	./bt.h	/^} __attribute__ ((packed)) write_afh_mode_rp;$/;"	t	typeref:struct:__anon119
write_audio	./ac97.c	/^static int write_audio (AC97LinkState *s, AC97BusMasterRegs *r,$/;"	f	file:
write_audio	./adlib.c	/^static int write_audio (AdlibState *s, int samples)$/;"	f	file:
write_audio	./gus.c	/^static int write_audio (GUSState *s, int samples)$/;"	f	file:
write_audio	./sb16.c	/^static int write_audio (SB16State *s, int nchan, int dma_pos,$/;"	f	file:
write_bootloader	./mips_malta.c	/^static void write_bootloader (CPUState *env, uint8_t *base,$/;"	f	file:
write_buffer	./firm_buffer_manager.c	/^void* write_buffer;$/;"	v
write_buffer_end	./firm_buffer_manager.c	/^void* write_buffer_end;$/;"	v
write_bup	./ac97.c	/^static void write_bup (AC97LinkState *s, int elapsed)$/;"	f	file:
write_chan	./dma.c	/^static void write_chan (void *opaque, uint32_t nport, uint32_t data)$/;"	f	file:
write_class_of_dev_cp	./bt.h	/^} __attribute__ ((packed)) write_class_of_dev_cp;$/;"	t	typeref:struct:__anon98
write_cmd	./pckbd.c	/^    uint8_t write_cmd; \/* if non zero, write data to port 60 is expected *\/$/;"	m	struct:KBDState	file:
write_cmd	./ps2.c	/^    int32_t write_cmd;$/;"	m	struct:__anon358	file:
write_conn_accept_timeout_cp	./bt.h	/^} __attribute__ ((packed)) write_conn_accept_timeout_cp;$/;"	t	typeref:struct:__anon88
write_cont	./dma.c	/^static void write_cont (void *opaque, uint32_t nport, uint32_t data)$/;"	f	file:
write_current_iac_lap_cp	./bt.h	/^} __attribute__ ((packed)) write_current_iac_lap_cp;$/;"	t	typeref:struct:__anon108
write_data	./scsi-disk.h	/^    int (*write_data)(SCSIDevice *s, uint32_t tag);$/;"	m	struct:SCSIDevice
write_data	./smbus.h	/^    void (*write_data)(SMBusDevice *dev, uint8_t cmd, uint8_t *buf, int len);$/;"	m	struct:__anon394
write_error	./ppc.c	/^    int (*write_error)(int dcrn);$/;"	m	struct:ppc_dcr_t	file:
write_ext_inquiry_response_cp	./bt.h	/^} __attribute__ ((packed)) write_ext_inquiry_response_cp;$/;"	t	typeref:struct:__anon121
write_ext_inquiry_response_rp	./bt.h	/^} __attribute__ ((packed)) write_ext_inquiry_response_rp;$/;"	t	typeref:struct:__anon122
write_fn	./nvram.h	/^    nvram_write_t write_fn;$/;"	m	struct:nvram_t
write_inq_activity_cp	./bt.h	/^} __attribute__ ((packed)) write_inq_activity_cp;$/;"	t	typeref:struct:__anon96
write_inquiry_mode_cp	./bt.h	/^} __attribute__ ((packed)) write_inquiry_mode_cp;$/;"	t	typeref:struct:__anon115
write_inquiry_mode_rp	./bt.h	/^} __attribute__ ((packed)) write_inquiry_mode_rp;$/;"	t	typeref:struct:__anon116
write_inquiry_scan_type_cp	./bt.h	/^} __attribute__ ((packed)) write_inquiry_scan_type_cp;$/;"	t	typeref:struct:__anon112
write_inquiry_scan_type_rp	./bt.h	/^} __attribute__ ((packed)) write_inquiry_scan_type_rp;$/;"	t	typeref:struct:__anon113
write_latch	./i8254.h	/^    uint8_t write_latch;$/;"	m	struct:PITChannelState
write_latency_count	./ftl_perf_manager.c	/^double write_latency_count;$/;"	v
write_limit_ptr	./firm_buffer_manager.c	/^void* write_limit_ptr;$/;"	v
write_link_policy_cp	./bt.h	/^} __attribute__ ((packed)) write_link_policy_cp;$/;"	t	typeref:struct:__anon70
write_link_policy_rp	./bt.h	/^} __attribute__ ((packed)) write_link_policy_rp;$/;"	t	typeref:struct:__anon71
write_link_supervision_timeout_cp	./bt.h	/^} __attribute__ ((packed)) write_link_supervision_timeout_cp;$/;"	t	typeref:struct:__anon105
write_link_supervision_timeout_rp	./bt.h	/^} __attribute__ ((packed)) write_link_supervision_timeout_rp;$/;"	t	typeref:struct:__anon106
write_mode	./omap_dma.c	/^    int write_mode;$/;"	m	struct:omap_dma_channel_s	file:
write_page	./dma.c	/^static void write_page (void *opaque, uint32_t nport, uint32_t data)$/;"	f	file:
write_page_activity_cp	./bt.h	/^} __attribute__ ((packed)) write_page_activity_cp;$/;"	t	typeref:struct:__anon94
write_page_timeout_cp	./bt.h	/^} __attribute__ ((packed)) write_page_timeout_cp;$/;"	t	typeref:struct:__anon90
write_pageh	./dma.c	/^static void write_pageh (void *opaque, uint32_t nport, uint32_t data)$/;"	f	file:
write_pin_type_cp	./bt.h	/^} __attribute__ ((packed)) write_pin_type_cp;$/;"	t	typeref:struct:__anon78
write_register	./dp8393x.c	/^static void write_register(dp8393xState *s, int reg, uint16_t val)$/;"	f	file:
write_response	./esp.c	/^static void write_response(ESPState *s)$/;"	f	file:
write_scan_enable_cp	./bt.h	/^} __attribute__ ((packed)) write_scan_enable_cp;$/;"	t	typeref:struct:__anon92
write_state	./i8254.h	/^    uint8_t write_state;$/;"	m	struct:PITChannelState
write_stored_link_key_cp	./bt.h	/^} __attribute__ ((packed)) write_stored_link_key_cp;$/;"	t	typeref:struct:__anon81
write_stored_link_key_rp	./bt.h	/^} __attribute__ ((packed)) write_stored_link_key_rp;$/;"	t	typeref:struct:__anon82
write_voice_setting_cp	./bt.h	/^} __attribute__ ((packed)) write_voice_setting_cp;$/;"	t	typeref:struct:__anon100
writeable	./eeprom93xx.c	/^    uint8_t  writeable;$/;"	m	struct:_eeprom_t	file:
writeh	./omap2.c	/^    uint16_t writeh;	\/* LSB *\/$/;"	m	struct:omap_gp_timer_s	file:
written_page_nb	./ftl_perf_manager.c	/^int64_t written_page_nb;$/;"	v
wt_last_update	./dp8393x.c	/^    int64_t wt_last_update;$/;"	m	struct:dp8393xState	file:
wu_32k_clk	./omap_clk.c	/^static struct clk wu_32k_clk = {$/;"	v	typeref:struct:clk	file:
wu_ena	./omap2.c	/^    int wu_ena;$/;"	m	struct:omap_gp_timer_s	file:
wu_gpt1_clk	./omap_clk.c	/^static struct clk wu_gpt1_clk = {$/;"	v	typeref:struct:clk	file:
wu_l4_iclk	./omap_clk.c	/^static struct clk wu_l4_iclk = {$/;"	v	typeref:struct:clk	file:
wumask	./omap2.c	/^    uint32_t wumask;$/;"	m	struct:omap2_gpio_s	file:
x	./baum.c	/^    unsigned int x, y;$/;"	m	struct:__anon17	file:
x	./blizzard.c	/^        int x;$/;"	m	struct:__anon18::__anon19	file:
x	./blizzard.c	/^    int x;$/;"	m	struct:__anon18	file:
x	./omap_dss.c	/^        int x;$/;"	m	struct:omap_dss_s::omap_dss_panel_s	file:
x	./syborg_pointer.c	/^    int x, y, z, pointer_buttons;$/;"	m	struct:__anon430	file:
x	./tsc2005.c	/^    int x, y;$/;"	m	struct:__anon448	file:
x	./tsc210x.c	/^    int x, y;$/;"	m	struct:__anon450	file:
x	./usb-hid.c	/^    int x, y;$/;"	m	struct:USBMouseState	file:
x	./usb-wacom.c	/^    int x, y;$/;"	m	struct:USBWacomState	file:
x	./vmware_vga.c	/^        int x, y, w, h;$/;"	m	struct:vmsvga_state_s::vmsvga_rect_s	file:
x	./vmware_vga.c	/^        int x;$/;"	m	struct:vmsvga_state_s::__anon473	file:
x	./xenfb.c	/^	int x,y,w,h;$/;"	m	struct:XenFB::__anon482	file:
x86_32_part	./xen_blkif.h	/^        blkif_x86_32_back_ring_t x86_32_part;$/;"	m	union:blkif_back_rings
x86_64_part	./xen_blkif.h	/^        blkif_x86_64_back_ring_t x86_64_part;$/;"	m	union:blkif_back_rings
xc_map_foreign_pages	./xen_common.h	26;"	d
xcer	./omap1.c	/^    uint16_t xcer[8];$/;"	m	struct:omap_mcbsp_s	file:
xcr	./omap1.c	/^    uint16_t xcr[2];$/;"	m	struct:omap_mcbsp_s	file:
xen_be_backend_changed	./xen_backend.c	/^static void xen_be_backend_changed(struct XenDevice *xendev, const char *node)$/;"	f	file:
xen_be_bind_evtchn	./xen_backend.c	/^int xen_be_bind_evtchn(struct XenDevice *xendev)$/;"	f
xen_be_check_state	./xen_backend.c	/^void xen_be_check_state(struct XenDevice *xendev)$/;"	f
xen_be_del_xendev	./xen_backend.c	/^static struct XenDevice *xen_be_del_xendev(int dom, int dev)$/;"	f	file:
xen_be_disconnect	./xen_backend.c	/^static void xen_be_disconnect(struct XenDevice *xendev, enum xenbus_state state)$/;"	f	file:
xen_be_evtchn_event	./xen_backend.c	/^static void xen_be_evtchn_event(void *opaque)$/;"	f	file:
xen_be_find_xendev	./xen_backend.c	/^struct XenDevice *xen_be_find_xendev(const char *type, int dom, int dev)$/;"	f
xen_be_frontend_changed	./xen_backend.c	/^static void xen_be_frontend_changed(struct XenDevice *xendev, const char *node)$/;"	f	file:
xen_be_get_xendev	./xen_backend.c	/^static struct XenDevice *xen_be_get_xendev(const char *type, int dom, int dev,$/;"	f	file:
xen_be_init	./xen_backend.c	/^int xen_be_init(void)$/;"	f
xen_be_printf	./xen_backend.c	/^void xen_be_printf(struct XenDevice *xendev, int msg_level, const char *fmt, ...)$/;"	f
xen_be_register	./xen_backend.c	/^int xen_be_register(const char *type, struct XenDevOps *ops)$/;"	f
xen_be_send_notify	./xen_backend.c	/^int xen_be_send_notify(struct XenDevice *xendev)$/;"	f
xen_be_set_state	./xen_backend.c	/^int xen_be_set_state(struct XenDevice *xendev, enum xenbus_state state)$/;"	f
xen_be_try_connect	./xen_backend.c	/^static int xen_be_try_connect(struct XenDevice *xendev)$/;"	f	file:
xen_be_try_init	./xen_backend.c	/^static int xen_be_try_init(struct XenDevice *xendev)$/;"	f	file:
xen_be_try_reset	./xen_backend.c	/^static int xen_be_try_reset(struct XenDevice *xendev)$/;"	f	file:
xen_be_try_setup	./xen_backend.c	/^static int xen_be_try_setup(struct XenDevice *xendev)$/;"	f	file:
xen_be_unbind_evtchn	./xen_backend.c	/^void xen_be_unbind_evtchn(struct XenDevice *xendev)$/;"	f
xen_blkdev_ops	./xen_disk.c	/^struct XenDevOps xen_blkdev_ops = {$/;"	v	typeref:struct:XenDevOps
xen_config_cleanup	./xen_devconfig.c	/^void xen_config_cleanup(void)$/;"	f
xen_config_cleanup_dir	./xen_devconfig.c	/^static void xen_config_cleanup_dir(char *dir)$/;"	f	file:
xen_config_dev_all	./xen_devconfig.c	/^static int xen_config_dev_all(char *fe, char *be)$/;"	f	file:
xen_config_dev_blk	./xen_devconfig.c	/^int xen_config_dev_blk(DriveInfo *disk)$/;"	f
xen_config_dev_console	./xen_devconfig.c	/^int xen_config_dev_console(int vdev)$/;"	f
xen_config_dev_dirs	./xen_devconfig.c	/^static int xen_config_dev_dirs(const char *ftype, const char *btype, int vdev,$/;"	f	file:
xen_config_dev_mkdir	./xen_devconfig.c	/^static int xen_config_dev_mkdir(char *dev, int p)$/;"	f	file:
xen_config_dev_nic	./xen_devconfig.c	/^int xen_config_dev_nic(NICInfo *nic)$/;"	f
xen_config_dev_vfb	./xen_devconfig.c	/^int xen_config_dev_vfb(int vdev, const char *type)$/;"	f
xen_config_dev_vkbd	./xen_devconfig.c	/^int xen_config_dev_vkbd(int vdev)$/;"	f
xen_console_ops	./xen_console.c	/^struct XenDevOps xen_console_ops = {$/;"	v	typeref:struct:XenDevOps
xen_domain_build_pv	./xen_domainbuild.c	/^int xen_domain_build_pv(const char *kernel, const char *ramdisk,$/;"	f
xen_domain_cleanup	./xen_domainbuild.c	/^static void xen_domain_cleanup(void)$/;"	f	file:
xen_domain_poll	./xen_domainbuild.c	/^static void xen_domain_poll(void *opaque)$/;"	f	file:
xen_domain_watcher	./xen_domainbuild.c	/^static void xen_domain_watcher(void)$/;"	f	file:
xen_domid	./xen_machine_pv.c	/^uint32_t xen_domid;$/;"	v
xen_framebuffer_ops	./xenfb.c	/^struct XenDevOps xen_framebuffer_ops = {$/;"	v	typeref:struct:XenDevOps
xen_init_display	./xenfb.c	/^void xen_init_display(int domid)$/;"	f
xen_init_pv	./xen_machine_pv.c	/^static void xen_init_pv(ram_addr_t ram_size,$/;"	f	file:
xen_kbdmouse_ops	./xenfb.c	/^struct XenDevOps xen_kbdmouse_ops = {$/;"	v	typeref:struct:XenDevOps
xen_mb	./xen_common.h	29;"	d
xen_mode	./xen.h	/^enum xen_mode {$/;"	g
xen_mode	./xen_machine_pv.c	/^enum xen_mode xen_mode = XEN_EMULATE;$/;"	v	typeref:enum:xen_mode
xen_netdev_ops	./xen_nic.c	/^struct XenDevOps xen_netdev_ops = {$/;"	v	typeref:struct:XenDevOps
xen_poll	./xen_domainbuild.c	/^static QEMUTimer *xen_poll;$/;"	v	file:
xen_protocol	./xen_backend.c	/^const char *xen_protocol;$/;"	v
xen_rmb	./xen_common.h	30;"	d
xen_wmb	./xen_common.h	31;"	d
xen_xc	./xen_backend.c	/^int xen_xc;$/;"	v
xenbus_strstate	./xen_backend.c	/^const char *xenbus_strstate(enum xenbus_state state)$/;"	f
xencons_can_receive	./xen_console.c	/^static int xencons_can_receive(void *opaque)$/;"	f	file:
xencons_receive	./xen_console.c	/^static void xencons_receive(void *opaque, const uint8_t *buf, int len)$/;"	f	file:
xencons_send	./xen_console.c	/^static void xencons_send(struct XenConsole *con)$/;"	f	file:
xendev	./xen_console.c	/^    struct XenDevice  xendev;  \/* must be first *\/$/;"	m	struct:XenConsole	typeref:struct:XenConsole::XenDevice	file:
xendev	./xen_disk.c	/^    struct XenDevice    xendev;  \/* must be first *\/$/;"	m	struct:XenBlkDev	typeref:struct:XenBlkDev::XenDevice	file:
xendev	./xen_nic.c	/^    struct XenDevice      xendev;  \/* must be first *\/$/;"	m	struct:XenNetDev	typeref:struct:XenNetDev::XenDevice	file:
xendev	./xenfb.c	/^    struct XenDevice  xendev;  \/* must be first *\/$/;"	m	struct:common	typeref:struct:common::XenDevice	file:
xenfb_configure_fb	./xenfb.c	/^static int xenfb_configure_fb(struct XenFB *xenfb, size_t fb_len_lim,$/;"	f	file:
xenfb_copy_mfns	./xenfb.c	/^static void xenfb_copy_mfns(int mode, int count, unsigned long *dst, void *src)$/;"	f	file:
xenfb_guest_copy	./xenfb.c	/^static void xenfb_guest_copy(struct XenFB *xenfb, int x, int y, int w, int h)$/;"	f	file:
xenfb_handle_events	./xenfb.c	/^static void xenfb_handle_events(struct XenFB *xenfb)$/;"	f	file:
xenfb_invalidate	./xenfb.c	/^static void xenfb_invalidate(void *opaque)$/;"	f	file:
xenfb_kbd_event	./xenfb.c	/^static int xenfb_kbd_event(struct XenInput *xenfb,$/;"	f	file:
xenfb_key_event	./xenfb.c	/^static void xenfb_key_event(void *opaque, int scancode)$/;"	f	file:
xenfb_map_fb	./xenfb.c	/^static int xenfb_map_fb(struct XenFB *xenfb)$/;"	f	file:
xenfb_mouse_event	./xenfb.c	/^static void xenfb_mouse_event(void *opaque,$/;"	f	file:
xenfb_queue_full	./xenfb.c	/^static int xenfb_queue_full(struct XenFB *xenfb)$/;"	f	file:
xenfb_send_event	./xenfb.c	/^static void xenfb_send_event(struct XenFB *xenfb, union xenfb_in_event *event)$/;"	f	file:
xenfb_send_key	./xenfb.c	/^static int xenfb_send_key(struct XenInput *xenfb, bool down, int keycode)$/;"	f	file:
xenfb_send_motion	./xenfb.c	/^static int xenfb_send_motion(struct XenInput *xenfb,$/;"	f	file:
xenfb_send_position	./xenfb.c	/^static int xenfb_send_position(struct XenInput *xenfb,$/;"	f	file:
xenfb_send_refresh_period	./xenfb.c	/^static void xenfb_send_refresh_period(struct XenFB *xenfb, int period)$/;"	f	file:
xenfb_update	./xenfb.c	/^static void xenfb_update(void *opaque)$/;"	f	file:
xenpv_machine	./xen_machine_pv.c	/^static QEMUMachine xenpv_machine = {$/;"	v	file:
xenpv_machine_init	./xen_machine_pv.c	/^machine_init(xenpv_machine_init);$/;"	v
xenpv_machine_init	./xen_machine_pv.c	/^static void xenpv_machine_init(void)$/;"	f	file:
xenstore	./xen_backend.c	/^struct xs_handle *xenstore = NULL;$/;"	v	typeref:struct:xs_handle
xenstore_domain_init1	./xen_domainbuild.c	/^int xenstore_domain_init1(const char *kernel, const char *ramdisk,$/;"	f
xenstore_domain_init2	./xen_domainbuild.c	/^int xenstore_domain_init2(int xenstore_port, int xenstore_mfn,$/;"	f
xenstore_domain_mkdir	./xen_domainbuild.c	/^static int xenstore_domain_mkdir(char *path)$/;"	f	file:
xenstore_read_be_int	./xen_backend.c	/^int xenstore_read_be_int(struct XenDevice *xendev, const char *node, int *ival)$/;"	f
xenstore_read_be_str	./xen_backend.c	/^char *xenstore_read_be_str(struct XenDevice *xendev, const char *node)$/;"	f
xenstore_read_fe_int	./xen_backend.c	/^int xenstore_read_fe_int(struct XenDevice *xendev, const char *node, int *ival)$/;"	f
xenstore_read_fe_str	./xen_backend.c	/^char *xenstore_read_fe_str(struct XenDevice *xendev, const char *node)$/;"	f
xenstore_read_int	./xen_backend.c	/^int xenstore_read_int(const char *base, const char *node, int *ival)$/;"	f
xenstore_read_str	./xen_backend.c	/^char *xenstore_read_str(const char *base, const char *node)$/;"	f
xenstore_scan	./xen_backend.c	/^static int xenstore_scan(const char *type, int dom, struct XenDevOps *ops)$/;"	f	file:
xenstore_update	./xen_backend.c	/^static void xenstore_update(void *unused)$/;"	f	file:
xenstore_update_be	./xen_backend.c	/^static void xenstore_update_be(char *watch, char *type, int dom,$/;"	f	file:
xenstore_update_fe	./xen_backend.c	/^static void xenstore_update_fe(char *watch, struct XenDevice *xendev)$/;"	f	file:
xenstore_write_be_int	./xen_backend.c	/^int xenstore_write_be_int(struct XenDevice *xendev, const char *node, int ival)$/;"	f
xenstore_write_be_str	./xen_backend.c	/^int xenstore_write_be_str(struct XenDevice *xendev, const char *node, const char *val)$/;"	f
xenstore_write_int	./xen_backend.c	/^int xenstore_write_int(const char *base, const char *node, int ival)$/;"	f
xenstore_write_str	./xen_backend.c	/^int xenstore_write_str(const char *base, const char *node, const char *val)$/;"	f
xfer	./extboot.c	/^    } xfer;$/;"	m	union:extboot_cmd	typeref:struct:extboot_cmd::__anon250	file:
xfer_status	./mac_dbdma.c	/^    uint16_t xfer_status; \/* transfer status *\/$/;"	m	struct:dbdma_cmd	file:
xfrcnt	./ppc405_uc.c	/^    uint8_t xfrcnt;$/;"	m	struct:ppc4xx_i2c_t	file:
xilinx_ethlite_create	./xilinx.h	/^xilinx_ethlite_create(NICInfo *nd, target_phys_addr_t base, qemu_irq irq,$/;"	f
xilinx_ethlite_info	./xilinx_ethlite.c	/^static SysBusDeviceInfo xilinx_ethlite_info = {$/;"	v	file:
xilinx_ethlite_init	./xilinx_ethlite.c	/^static void xilinx_ethlite_init(SysBusDevice *dev)$/;"	f	file:
xilinx_ethlite_register	./xilinx_ethlite.c	/^static void xilinx_ethlite_register(void)$/;"	f	file:
xilinx_intc_create	./xilinx.h	/^xilinx_intc_create(target_phys_addr_t base, qemu_irq irq, int kind_of_intr)$/;"	f
xilinx_intc_info	./xilinx_intc.c	/^static SysBusDeviceInfo xilinx_intc_info = {$/;"	v	file:
xilinx_intc_init	./xilinx_intc.c	/^static void xilinx_intc_init(SysBusDevice *dev)$/;"	f	file:
xilinx_intc_register	./xilinx_intc.c	/^static void xilinx_intc_register(void)$/;"	f	file:
xilinx_timer_create	./xilinx.h	/^xilinx_timer_create(target_phys_addr_t base, qemu_irq irq, int nr, int freq)$/;"	f
xilinx_timer_info	./xilinx_timer.c	/^static SysBusDeviceInfo xilinx_timer_info = {$/;"	v	file:
xilinx_timer_init	./xilinx_timer.c	/^static void xilinx_timer_init(SysBusDevice *dev)$/;"	f	file:
xilinx_timer_register	./xilinx_timer.c	/^static void xilinx_timer_register(void)$/;"	f	file:
xilinx_uart_register	./xilinx_uartlite.c	/^static void xilinx_uart_register(void)$/;"	f	file:
xilinx_uartlite_init	./xilinx_uartlite.c	/^static void xilinx_uartlite_init(SysBusDevice *dev)$/;"	f	file:
xlx_ethlite	./xilinx_ethlite.c	/^struct xlx_ethlite$/;"	s	file:
xlx_pic	./xilinx_intc.c	/^struct xlx_pic$/;"	s	file:
xlx_timer	./xilinx_timer.c	/^struct xlx_timer$/;"	s	file:
xlx_uartlite	./xilinx_uartlite.c	/^struct xlx_uartlite$/;"	s	file:
xmit_fifo	./serial.c	/^    SerialFIFO xmit_fifo;$/;"	m	struct:SerialState	file:
xmit_pos	./pcnet.c	/^    int mmio_index, xmit_pos, recv_pos;$/;"	m	struct:PCNetState_st	file:
xmit_seg	./e1000.c	/^xmit_seg(E1000State *s)$/;"	f	file:
xmt_tco_frames	./eepro100.c	/^    uint16_t xmt_tco_frames, rcv_tco_frames;$/;"	m	struct:__anon237	file:
xres	./pxa2xx_lcd.c	/^    int xres, yres;$/;"	m	struct:PXA2xxLCDState	file:
xs_dir	./xen_devconfig.c	/^    char *xs_dir;$/;"	m	struct:xs_dirs	file:
xs_dirs	./xen_devconfig.c	/^struct xs_dirs {$/;"	s	file:
xtal_osc12m	./omap_clk.c	/^static struct clk xtal_osc12m = {$/;"	v	typeref:struct:clk	file:
xtal_osc32k	./omap_clk.c	/^static struct clk xtal_osc32k = {$/;"	v	typeref:struct:clk	file:
xtcntlss	./ppc405_uc.c	/^    uint8_t xtcntlss;$/;"	m	struct:ppc4xx_i2c_t	file:
y	./baum.c	/^    unsigned int x, y;$/;"	m	struct:__anon17	file:
y	./blizzard.c	/^        int y;$/;"	m	struct:__anon18::__anon19	file:
y	./blizzard.c	/^    int y;$/;"	m	struct:__anon18	file:
y	./omap_dss.c	/^        int y;$/;"	m	struct:omap_dss_s::omap_dss_panel_s	file:
y	./syborg_pointer.c	/^    int x, y, z, pointer_buttons;$/;"	m	struct:__anon430	file:
y	./tsc2005.c	/^    int x, y;$/;"	m	struct:__anon448	file:
y	./tsc210x.c	/^    int x, y;$/;"	m	struct:__anon450	file:
y	./usb-hid.c	/^    int x, y;$/;"	m	struct:USBMouseState	file:
y	./usb-wacom.c	/^    int x, y;$/;"	m	struct:USBWacomState	file:
y	./vmware_vga.c	/^        int x, y, w, h;$/;"	m	struct:vmsvga_state_s::vmsvga_rect_s	file:
y	./vmware_vga.c	/^        int y;$/;"	m	struct:vmsvga_state_s::__anon473	file:
y	./xenfb.c	/^	int x,y,w,h;$/;"	m	struct:XenFB::__anon482	file:
yrc	./blizzard.c	/^    uint8_t yrc[2];$/;"	m	struct:__anon18	file:
yres	./pxa2xx_lcd.c	/^    int xres, yres;$/;"	m	struct:PXA2xxLCDState	file:
z	./syborg_pointer.c	/^    int x, y, z, pointer_buttons;$/;"	m	struct:__anon430	file:
zaurus_bootparam	./zaurus.c	/^} zaurus_bootparam = {$/;"	v	typeref:struct:sl_param_info	file:
zaurus_printf	./sharpsl.h	9;"	d
zeros	./rtl8139.c	/^    uint8_t  zeros;$/;"	m	struct:ip_pseudo_header	file:
