\hypertarget{rte__ethdev_8h}{}\section{lib/librte\+\_\+ether/rte\+\_\+ethdev.h File Reference}
\label{rte__ethdev_8h}\index{lib/librte\+\_\+ether/rte\+\_\+ethdev.\+h@{lib/librte\+\_\+ether/rte\+\_\+ethdev.\+h}}
{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include $<$rte\+\_\+log.\+h$>$}\\*
{\ttfamily \#include $<$rte\+\_\+interrupts.\+h$>$}\\*
{\ttfamily \#include $<$rte\+\_\+pci.\+h$>$}\\*
{\ttfamily \#include $<$rte\+\_\+mbuf.\+h$>$}\\*
{\ttfamily \#include \char`\"{}rte\+\_\+ether.\+h\char`\"{}}\\*
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structrte__eth__stats}{rte\+\_\+eth\+\_\+stats}
\item 
struct \hyperlink{structrte__eth__link}{rte\+\_\+eth\+\_\+link}
\item 
struct \hyperlink{structrte__eth__thresh}{rte\+\_\+eth\+\_\+thresh}
\item 
struct \hyperlink{structrte__eth__rxmode}{rte\+\_\+eth\+\_\+rxmode}
\item 
struct \hyperlink{structrte__eth__rss__conf}{rte\+\_\+eth\+\_\+rss\+\_\+conf}
\item 
struct \hyperlink{structrte__eth__vlan__mirror}{rte\+\_\+eth\+\_\+vlan\+\_\+mirror}
\item 
struct \hyperlink{structrte__eth__vmdq__mirror__conf}{rte\+\_\+eth\+\_\+vmdq\+\_\+mirror\+\_\+conf}
\item 
struct \hyperlink{structrte__eth__rss__reta}{rte\+\_\+eth\+\_\+rss\+\_\+reta}
\item 
struct \hyperlink{structrte__eth__vmdq__dcb__conf}{rte\+\_\+eth\+\_\+vmdq\+\_\+dcb\+\_\+conf}
\item 
struct \hyperlink{structrte__eth__txmode}{rte\+\_\+eth\+\_\+txmode}
\item 
struct \hyperlink{structrte__eth__rxconf}{rte\+\_\+eth\+\_\+rxconf}
\item 
struct \hyperlink{structrte__eth__txconf}{rte\+\_\+eth\+\_\+txconf}
\item 
struct \hyperlink{structrte__eth__fc__conf}{rte\+\_\+eth\+\_\+fc\+\_\+conf}
\item 
struct \hyperlink{structrte__eth__pfc__conf}{rte\+\_\+eth\+\_\+pfc\+\_\+conf}
\item 
struct \hyperlink{structrte__fdir__conf}{rte\+\_\+fdir\+\_\+conf}
\item 
struct \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter}
\item 
struct \hyperlink{structrte__fdir__masks}{rte\+\_\+fdir\+\_\+masks}
\item 
struct \hyperlink{structrte__eth__fdir}{rte\+\_\+eth\+\_\+fdir}
\item 
struct \hyperlink{structrte__intr__conf}{rte\+\_\+intr\+\_\+conf}
\item 
struct \hyperlink{structrte__eth__conf}{rte\+\_\+eth\+\_\+conf}
\item 
struct \hyperlink{structrte__ethertype__filter}{rte\+\_\+ethertype\+\_\+filter}
\item 
struct \hyperlink{structrte__syn__filter}{rte\+\_\+syn\+\_\+filter}
\item 
struct \hyperlink{structrte__2tuple__filter}{rte\+\_\+2tuple\+\_\+filter}
\item 
struct \hyperlink{structrte__flex__filter}{rte\+\_\+flex\+\_\+filter}
\item 
struct \hyperlink{structrte__5tuple__filter}{rte\+\_\+5tuple\+\_\+filter}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{rte__ethdev_8h_ade7de72f6c0f8102d01a0b3438856900}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+\+A\+U\+T\+O\+N\+E\+G}~0
\item 
\#define \hyperlink{rte__ethdev_8h_a10e7915541f4d165f5a7ea6e69a7a239}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10}~10
\item 
\#define \hyperlink{rte__ethdev_8h_aea145ff8ac2ec81ef9e66703d5c90360}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+100}~100
\item 
\#define \hyperlink{rte__ethdev_8h_ab8b0fcfcc5873cad9e15b5686b9e6453}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+1000}~1000
\item 
\#define \hyperlink{rte__ethdev_8h_af36b5d80e47efd37116b2ef6c0aa0ace}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10000}~10000
\item 
\#define \hyperlink{rte__ethdev_8h_ac4a1fe61e5db2ae7951532f45f903fb5}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10\+G}~10000
\item 
\#define \hyperlink{rte__ethdev_8h_a293f557c186179155f0eef5c8e42c669}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+20\+G}~20000
\item 
\#define \hyperlink{rte__ethdev_8h_aeb76ba55e97f704ca58e5b20b689d050}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+40\+G}~40000
\item 
\#define \hyperlink{rte__ethdev_8h_ae7e049bfb5699883d548628263f16ad7}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+A\+U\+T\+O\+N\+E\+G\+\_\+\+D\+U\+P\+L\+E\+X}~0
\item 
\#define \hyperlink{rte__ethdev_8h_a56c07663fb6353f36d0be00c6744f3f0}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+H\+A\+L\+F\+\_\+\+D\+U\+P\+L\+E\+X}~1
\item 
\#define \hyperlink{rte__ethdev_8h_a042c83951613bf2db5d3056b967041d6}{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+F\+U\+L\+L\+\_\+\+D\+U\+P\+L\+E\+X}~2
\item 
\#define \hyperlink{rte__ethdev_8h_a8a06d7bfbfc1ac0c6623716b2ba5a829}{E\+T\+H\+\_\+\+R\+S\+S}~\hyperlink{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eaa06694239b7ecf1efa3c9243b9e7b4c0}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+R\+S\+S}
\item 
\#define \hyperlink{rte__ethdev_8h_aada4dc197e51fc9ddd45c3f80c3cd6fe}{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+O\+N\+E}~\hyperlink{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5aada568551470d5f419cd2f3d6b6bfedc}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+N\+O\+N\+E}
\item 
\#define \hyperlink{rte__ethdev_8h_ac30da5c1c2145999f6b8e0190d1c3e95}{E\+T\+H\+\_\+\+R\+S\+S\+\_\+\+U\+D\+P}
\item 
\#define \hyperlink{rte__ethdev_8h_a606a6b69adcfa6dd6c3fa4a31688bd4c}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+M\+A\+X\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+S}~64
\item 
\#define \hyperlink{rte__ethdev_8h_a825a952bfb398214537ed14e60af758d}{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+U\+S\+E\+R\+\_\+\+P\+R\+I\+O\+R\+I\+T\+I\+E\+S}~8
\item 
\#define \hyperlink{rte__ethdev_8h_a4a68aadc20116d23d2408e4595d9d4a6}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S}~128
\item 
\#define \hyperlink{rte__ethdev_8h_ac96f7b85443dc9c8553176315a2e1b26}{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S}~128
\item 
\#define \hyperlink{rte__ethdev_8h_a39c3436701eb68875ba6404695616554}{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+G\+\_\+\+S\+U\+P\+P\+O\+R\+T}~0x00000001
\item 
\#define \hyperlink{rte__ethdev_8h_a3a80c71b5fcc67a53c2efe1692374430}{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+F\+C\+\_\+\+S\+U\+P\+P\+O\+R\+T}~0x00000002
\item 
\#define \hyperlink{rte__ethdev_8h_a1625e8d55cc3138ac05eeed1b65cfd8f}{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+O\+F\+F\+L\+O\+A\+D}~0x0001
\item 
\#define \hyperlink{rte__ethdev_8h_a19dad4459c4351837eeebc156abcc964}{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+O\+F\+F\+L\+O\+A\+D}~0x0002
\item 
\#define \hyperlink{rte__ethdev_8h_a75707b9e228ba0735d74acb20b359d30}{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+O\+F\+F\+L\+O\+A\+D}~0x0004
\item 
\#define \hyperlink{rte__ethdev_8h_a40188f42e8bac5e53e05b74f384cf8f7}{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+M\+A\+S\+K}~0x0001
\item 
\#define \hyperlink{rte__ethdev_8h_aee8d27c456f1d17c9ec96326a602a0bc}{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+S\+K}~0x0002
\item 
\#define \hyperlink{rte__ethdev_8h_af9cbca7a78bd10b5223483283fc3467b}{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+M\+A\+S\+K}~0x0004
\item 
\#define \hyperlink{rte__ethdev_8h_aca3fccc96c0353c7ba4df17c5af3cec1}{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+I\+D\+\_\+\+M\+A\+X}~0x0\+F\+F\+F
\item 
\#define \hyperlink{rte__ethdev_8h_a216f71b2f5bd80c770157fc6f24b6997}{E\+T\+H\+\_\+\+N\+U\+M\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+M\+A\+C\+\_\+\+A\+D\+D\+R}~128
\item 
\#define \hyperlink{rte__ethdev_8h_ae86c9ef9ed563598fa81af6bc93f34a8}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+U\+C\+\_\+\+H\+A\+S\+H\+\_\+\+A\+R\+R\+A\+Y}~128
\item 
\#define \hyperlink{rte__ethdev_8h_a12dfb4c0db1629988f157a75c84debb3}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+U\+N\+T\+A\+G}~0x0001
\item 
\#define \hyperlink{rte__ethdev_8h_a6eaee466b4e51ad3dcb406305dbadf4f}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+M\+C}~0x0002
\item 
\#define \hyperlink{rte__ethdev_8h_aa59aeaf95ad1984ce76e298ee1dd8451}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+U\+C}~0x0004
\item 
\#define \hyperlink{rte__ethdev_8h_a5cb1059587ee40589f8d9da60107e740}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+B\+R\+O\+A\+D\+C\+A\+S\+T}~0x0008
\item 
\#define \hyperlink{rte__ethdev_8h_ac0109eb1974972c4fc0f964bc4de3b1a}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+M\+U\+L\+T\+I\+C\+A\+S\+T}~0x0010
\item 
\#define \hyperlink{rte__ethdev_8h_afbfb476ec43e33fb0146b62095a3a191}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+M\+I\+R\+R\+O\+R\+\_\+\+R\+U\+L\+E}~4
\item 
\#define \hyperlink{rte__ethdev_8h_ab0e03bee5f8806d7abee5304cd709544}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+P\+O\+O\+L\+\_\+\+M\+I\+R\+R\+O\+R}~0x0001
\item 
\#define \hyperlink{rte__ethdev_8h_a5cb13991e558a7086a5cee1bac603aec}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+U\+P\+L\+I\+N\+K\+\_\+\+M\+I\+R\+R\+O\+R}~0x0002
\item 
\#define \hyperlink{rte__ethdev_8h_a30fb0bd604952e8ec9ab37495ecd508d}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+O\+W\+N\+L\+I\+N\+\_\+\+M\+I\+R\+R\+O\+R}~0x0004
\item 
\#define \hyperlink{rte__ethdev_8h_af251d6a0938ea060afbb80f427be82c4}{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+V\+L\+A\+N\+\_\+\+M\+I\+R\+R\+O\+R}~0x0008
\item 
\#define \hyperlink{rte__ethdev_8h_a4902a1d01782ecc690203f9e9df25ee9}{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+S\+E\+G\+S}~0x0001
\item 
\#define \hyperlink{rte__ethdev_8h_a2d955036397d06a5cdd04a9206418221}{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+R\+E\+F\+C\+O\+U\+N\+T}~0x0002
\item 
\#define \hyperlink{rte__ethdev_8h_ac6c92e990d49639224f73c538aa7f93e}{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+M\+E\+M\+P}~0x0004
\item 
\#define \hyperlink{rte__ethdev_8h_ae8b377dce04cd001079a35f5b7746276}{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+V\+L\+A\+N\+O\+F\+F\+L}~0x0100
\item 
\#define \hyperlink{rte__ethdev_8h_aec79bc280fce5e9cd39c02aee4eeebf9}{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+S\+C\+T\+P}~0x0200
\item 
\#define \hyperlink{rte__ethdev_8h_a5d1389985a56456cc0996af7fddeba10}{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+U\+D\+P}~0x0400
\item 
\#define \hyperlink{rte__ethdev_8h_a908a9cedf54de06cea43ec362a87fa1f}{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+T\+C\+P}~0x0800
\item 
\#define \hyperlink{rte__ethdev_8h_a544a5d22a4be048e8e5395fb965922ed}{D\+E\+V\+\_\+\+R\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P}~0x00000001
\item 
\#define \hyperlink{rte__ethdev_8h_adaf0af5e228aeb2aaac39622cb6467ba}{D\+E\+V\+\_\+\+T\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+I\+N\+S\+E\+R\+T}~0x00000001
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef uint32\+\_\+t($\ast$ \hyperlink{rte__ethdev_8h_ab6765b205494199f0e9d8c058f94ed72}{eth\+\_\+rx\+\_\+queue\+\_\+count\+\_\+t}) (struct rte\+\_\+eth\+\_\+dev $\ast$dev, uint16\+\_\+t rx\+\_\+queue\+\_\+id)
\item 
typedef int($\ast$ \hyperlink{rte__ethdev_8h_a384677162d2f5804aed57efee7f439f9}{eth\+\_\+rx\+\_\+descriptor\+\_\+done\+\_\+t}) (void $\ast$rxq, uint16\+\_\+t offset)
\item 
typedef void($\ast$ \hyperlink{rte__ethdev_8h_a26f17da8528d43edd6810815530ee954}{rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn}) (uint8\+\_\+t port\+\_\+id, enum \hyperlink{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779d}{rte\+\_\+eth\+\_\+event\+\_\+type} event, void $\ast$cb\+\_\+arg)
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3e}{rte\+\_\+eth\+\_\+rx\+\_\+mq\+\_\+mode} \{ \\*
\hyperlink{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea4600ff07419327deb9b8534bc66daf19}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+N\+O\+N\+E} = 0, 
\hyperlink{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eaa06694239b7ecf1efa3c9243b9e7b4c0}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+R\+S\+S}, 
\hyperlink{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eaf85cf063ed90d84431c8b187d5a28e18}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B}, 
\hyperlink{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea4874831bf9e11694ddcc277a63081525}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S}, 
\\*
\hyperlink{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea66316d2ff53011a3209207734c124f3c}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y}, 
\hyperlink{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea2986c2bbbe392a5e9edade916d25ab5a}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+R\+S\+S}, 
\hyperlink{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eae4fac92d0a259418226116609963a13d}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B}, 
\hyperlink{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eaed91aee4ae666352679780578589a121}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S}
 \}
\item 
enum \hyperlink{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5}{rte\+\_\+eth\+\_\+tx\+\_\+mq\+\_\+mode} \{ \hyperlink{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5aada568551470d5f419cd2f3d6b6bfedc}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+N\+O\+N\+E} = 0, 
\hyperlink{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5ae53e78000f917e8d801a4cc9e354626d}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+D\+C\+B}, 
\hyperlink{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5a82109e803fcd709168e1ef8aa511dd97}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B}, 
\hyperlink{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5a54923bde9b70a40e8455495d45747a9a}{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y}
 \}
\item 
enum \hyperlink{rte__ethdev_8h_afb320893bc8887d4fa065488519edeeb}{rte\+\_\+eth\+\_\+nb\+\_\+tcs} \{ \hyperlink{rte__ethdev_8h_afb320893bc8887d4fa065488519edeeba82966bcf7c00158fa5771d54f2933ee3}{E\+T\+H\+\_\+4\+\_\+\+T\+C\+S} = 4, 
\hyperlink{rte__ethdev_8h_afb320893bc8887d4fa065488519edeeba497a51c3c8a7607c5ad5b6a0e52c0bec}{E\+T\+H\+\_\+8\+\_\+\+T\+C\+S} = 8
 \}
\item 
enum \hyperlink{rte__ethdev_8h_a012a874434677984af1f026ad585dd0d}{rte\+\_\+eth\+\_\+nb\+\_\+pools} \{ \hyperlink{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da308323e3152afc591f57f613d2418eae}{E\+T\+H\+\_\+8\+\_\+\+P\+O\+O\+L\+S} = 8, 
\hyperlink{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da6fc3611a78373485755c1745fd5949f3}{E\+T\+H\+\_\+16\+\_\+\+P\+O\+O\+L\+S} = 16, 
\hyperlink{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da84c1f9fff8d568cc7718cacfe503ee40}{E\+T\+H\+\_\+32\+\_\+\+P\+O\+O\+L\+S} = 32, 
\hyperlink{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da6d8ac01047480b34f6963a0d9d21ddf2}{E\+T\+H\+\_\+64\+\_\+\+P\+O\+O\+L\+S} = 64
 \}
\item 
enum \hyperlink{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3}{rte\+\_\+eth\+\_\+fc\+\_\+mode} \{ \hyperlink{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3a612214e57ee035a33a84bf89aafc0fcc}{R\+T\+E\+\_\+\+F\+C\+\_\+\+N\+O\+N\+E} = 0, 
\hyperlink{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3af41b8937da7b82e0172537f3e747113b}{R\+T\+E\+\_\+\+F\+C\+\_\+\+R\+X\+\_\+\+P\+A\+U\+S\+E}, 
\hyperlink{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3ad112a448ab357674c4ad99abae1b8c27}{R\+T\+E\+\_\+\+F\+C\+\_\+\+T\+X\+\_\+\+P\+A\+U\+S\+E}, 
\hyperlink{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3af6ffb6aa3d299faa0be61fc5f337ded9}{R\+T\+E\+\_\+\+F\+C\+\_\+\+F\+U\+L\+L}
 \}
\item 
enum \hyperlink{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88}{rte\+\_\+fdir\+\_\+mode} \{ \hyperlink{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88a49cef59325a47ce26833bc05a45575d6}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+N\+E} = 0, 
\hyperlink{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88a999048853d885e0ebd9d6cb836a2e6bf}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+G\+N\+A\+T\+U\+R\+E}, 
\hyperlink{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88a52832673f79e3b7680f3233fe51065c7}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+P\+E\+R\+F\+E\+C\+T}
 \}
\item 
enum \hyperlink{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70}{rte\+\_\+fdir\+\_\+pballoc\+\_\+type} \{ \hyperlink{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70aeb67d5bf14d3e6c963eb627e8c8abc8e}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+64\+K} = 0, 
\hyperlink{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70a4c095c272b86375f3b29c3ce23ca238d}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+128\+K}, 
\hyperlink{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70ab9e7b2208dc797c9e913fb6b003f0548}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+256\+K}
 \}
\item 
enum \hyperlink{rte__ethdev_8h_acf7335105af297398262762ce692765b}{rte\+\_\+fdir\+\_\+status\+\_\+mode} \{ \hyperlink{rte__ethdev_8h_acf7335105af297398262762ce692765bac24f0fb424f6be0210378292be1add92}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+N\+O\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S} = 0, 
\hyperlink{rte__ethdev_8h_acf7335105af297398262762ce692765bab49c02f6409e08d0dedae3d57ab17507}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S}, 
\hyperlink{rte__ethdev_8h_acf7335105af297398262762ce692765bad952da675964dab34452bb9efa07ad46}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+L\+W\+A\+Y\+S}
 \}
\item 
enum \hyperlink{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712}{rte\+\_\+l4type} \{ \hyperlink{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712afe1df6f7bd34e30c30f7194c17e0ba51}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+N\+O\+N\+E} = 0, 
\hyperlink{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712acf8d433c8a6cac2f2f5297926a096edc}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+U\+D\+P}, 
\hyperlink{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712a5ba555e38f0fb9a9af263102d4d7e3b3}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+T\+C\+P}, 
\hyperlink{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712a92739d6622f4172deb1a9027322a66fc}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+S\+C\+T\+P}
 \}
\item 
enum \hyperlink{rte__ethdev_8h_ab3327734f777895234ece5ea5de0c780}{rte\+\_\+iptype} \{ \hyperlink{rte__ethdev_8h_ab3327734f777895234ece5ea5de0c780aebec00f336b0666124aa17ad435f4cf4}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V4} = 0, 
\hyperlink{rte__ethdev_8h_ab3327734f777895234ece5ea5de0c780abe40d851439cafc8416031dc11aaa635}{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V6}
 \}
\item 
enum \hyperlink{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779d}{rte\+\_\+eth\+\_\+event\+\_\+type} \{ \hyperlink{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779da0da770e4c0207ac9c358c974ff830716}{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+U\+N\+K\+N\+O\+W\+N}, 
\hyperlink{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779dad4b7ae5186810a8eacba937ac45d6a73}{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+I\+N\+T\+R\+\_\+\+L\+S\+C}, 
\hyperlink{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779daf036573c1c236f5780892cb4fadaa7e6}{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+X}
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{rte__ethdev_8h_ac228551f31e57645c7bb5efd1db2e63d}{rte\+\_\+eth\+\_\+dev\+\_\+count} (void)
\item 
struct rte\+\_\+eth\+\_\+dev $\ast$ \hyperlink{rte__ethdev_8h_af20aa121231e3e0a9e705619ebf84983}{rte\+\_\+eth\+\_\+dev\+\_\+allocate} (const char $\ast$name)
\item 
int \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t nb\+\_\+rx\+\_\+queue, uint16\+\_\+t nb\+\_\+tx\+\_\+queue, const struct \hyperlink{structrte__eth__conf}{rte\+\_\+eth\+\_\+conf} $\ast$eth\+\_\+conf)
\item 
int \hyperlink{rte__ethdev_8h_a8db38c1bb895250a99b217bb24126d8e}{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+setup} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t rx\+\_\+queue\+\_\+id, uint16\+\_\+t nb\+\_\+rx\+\_\+desc, unsigned int socket\+\_\+id, const struct \hyperlink{structrte__eth__rxconf}{rte\+\_\+eth\+\_\+rxconf} $\ast$rx\+\_\+conf, struct \hyperlink{structrte__mempool}{rte\+\_\+mempool} $\ast$mb\+\_\+pool)
\item 
int \hyperlink{rte__ethdev_8h_af4b9fe682d4487fb3efecc40d08d04a7}{rte\+\_\+eth\+\_\+tx\+\_\+queue\+\_\+setup} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t tx\+\_\+queue\+\_\+id, uint16\+\_\+t nb\+\_\+tx\+\_\+desc, unsigned int socket\+\_\+id, const struct \hyperlink{structrte__eth__txconf}{rte\+\_\+eth\+\_\+txconf} $\ast$tx\+\_\+conf)
\item 
int \hyperlink{rte__ethdev_8h_ab6cdec593efa6b9809e711ade3a2fe24}{rte\+\_\+eth\+\_\+dev\+\_\+start} (uint8\+\_\+t port\+\_\+id)
\item 
void \hyperlink{rte__ethdev_8h_a322fa275f154022db7bce02ee95e5612}{rte\+\_\+eth\+\_\+dev\+\_\+stop} (uint8\+\_\+t port\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_ad29198523ea850aa2045bc8654f62574}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+up} (uint8\+\_\+t port\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_a1fd9012303eae348ada932a671b752bc}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+down} (uint8\+\_\+t port\+\_\+id)
\item 
void \hyperlink{rte__ethdev_8h_af8f303682c9ee2aa48d58ffd812d842d}{rte\+\_\+eth\+\_\+dev\+\_\+close} (uint8\+\_\+t port\+\_\+id)
\item 
void \hyperlink{rte__ethdev_8h_aa8064b25aee324bdbbf779ea23d55f49}{rte\+\_\+eth\+\_\+promiscuous\+\_\+enable} (uint8\+\_\+t port\+\_\+id)
\item 
void \hyperlink{rte__ethdev_8h_af115d34c99a974996a9b70bdee86a58b}{rte\+\_\+eth\+\_\+promiscuous\+\_\+disable} (uint8\+\_\+t port\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_a3569838a05625c5dbbaaad74872fcfd4}{rte\+\_\+eth\+\_\+promiscuous\+\_\+get} (uint8\+\_\+t port\+\_\+id)
\item 
void \hyperlink{rte__ethdev_8h_a8432a0c27f9802ace08debf905f85d9a}{rte\+\_\+eth\+\_\+allmulticast\+\_\+enable} (uint8\+\_\+t port\+\_\+id)
\item 
void \hyperlink{rte__ethdev_8h_a249a40c851f6228c72e65867618e5f49}{rte\+\_\+eth\+\_\+allmulticast\+\_\+disable} (uint8\+\_\+t port\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_a98ccfba7aea644ec8b64ed13957139aa}{rte\+\_\+eth\+\_\+allmulticast\+\_\+get} (uint8\+\_\+t port\+\_\+id)
\item 
void \hyperlink{rte__ethdev_8h_a1ceaee11c58efd9c12ef7d2f99f87445}{rte\+\_\+eth\+\_\+link\+\_\+get} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__eth__link}{rte\+\_\+eth\+\_\+link} $\ast$link)
\item 
void \hyperlink{rte__ethdev_8h_a6908b1ef94c95ef85af851e6705a5f93}{rte\+\_\+eth\+\_\+link\+\_\+get\+\_\+nowait} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__eth__link}{rte\+\_\+eth\+\_\+link} $\ast$link)
\item 
void \hyperlink{rte__ethdev_8h_aac7b274a66c959f827a0750eaf22a5cb}{rte\+\_\+eth\+\_\+stats\+\_\+get} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__eth__stats}{rte\+\_\+eth\+\_\+stats} $\ast$stats)
\item 
void \hyperlink{rte__ethdev_8h_ac2d4c21999ce13ae488b825e597645a5}{rte\+\_\+eth\+\_\+stats\+\_\+reset} (uint8\+\_\+t port\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_a3fb6267902e47293ef419cb44dd1d54c}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+tx\+\_\+queue\+\_\+stats\+\_\+mapping} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t tx\+\_\+queue\+\_\+id, uint8\+\_\+t stat\+\_\+idx)
\item 
int \hyperlink{rte__ethdev_8h_ad7ea35870991fb68a574d69fc74d186a}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+rx\+\_\+queue\+\_\+stats\+\_\+mapping} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t rx\+\_\+queue\+\_\+id, uint8\+\_\+t stat\+\_\+idx)
\item 
void \hyperlink{rte__ethdev_8h_a5686df2817980236f2c4f1cc72dd2c30}{rte\+\_\+eth\+\_\+macaddr\+\_\+get} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structether__addr}{ether\+\_\+addr} $\ast$mac\+\_\+addr)
\item 
void \hyperlink{rte__ethdev_8h_a469a98f6245c85d14f58af8f73168d8b}{rte\+\_\+eth\+\_\+dev\+\_\+info\+\_\+get} (uint8\+\_\+t port\+\_\+id, struct rte\+\_\+eth\+\_\+dev\+\_\+info $\ast$dev\+\_\+info)
\item 
int \hyperlink{rte__ethdev_8h_a89b91165080d12c057cb82c7f38a0d44}{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+mtu} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t $\ast$mtu)
\item 
int \hyperlink{rte__ethdev_8h_ab1f4a53ed758fe04a9e4f554a4d500e0}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+mtu} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t mtu)
\item 
int \hyperlink{rte__ethdev_8h_a76b4af0fa671325b33ce8841b96ae997}{rte\+\_\+eth\+\_\+dev\+\_\+vlan\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t vlan\+\_\+id, int on)
\item 
int \hyperlink{rte__ethdev_8h_a15fd035ce805444a3df4738a5c53fa62}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+strip\+\_\+on\+\_\+queue} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t rx\+\_\+queue\+\_\+id, int on)
\item 
int \hyperlink{rte__ethdev_8h_adf909eed7c681230644ea0ec2ad5ef6f}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+ether\+\_\+type} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t tag\+\_\+type)
\item 
int \hyperlink{rte__ethdev_8h_ad5de5f589820b7b65b8197150cb2feaf}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+offload} (uint8\+\_\+t port\+\_\+id, int offload\+\_\+mask)
\item 
int \hyperlink{rte__ethdev_8h_ae94784b4dde62cbbeedc3b3bed14dc1f}{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+vlan\+\_\+offload} (uint8\+\_\+t port\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_afde16bf1f8ff2d660678f597c6fd4896}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+pvid} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t pvid, int on)
\item 
static uint16\+\_\+t \hyperlink{rte__ethdev_8h_a5ac93faa0f3f69545ca121dcfd9433f5}{rte\+\_\+eth\+\_\+rx\+\_\+burst} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t queue\+\_\+id, struct \hyperlink{structrte__mbuf}{rte\+\_\+mbuf} $\ast$$\ast$rx\+\_\+pkts, uint16\+\_\+t nb\+\_\+pkts)
\item 
static uint32\+\_\+t \hyperlink{rte__ethdev_8h_a17612542dc1d0df1584819eb41a04b4c}{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+count} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t queue\+\_\+id)
\item 
static int \hyperlink{rte__ethdev_8h_ab617761e283b6a5e1c925ab6631e384a}{rte\+\_\+eth\+\_\+rx\+\_\+descriptor\+\_\+done} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t queue\+\_\+id, uint16\+\_\+t offset)
\item 
static uint16\+\_\+t \hyperlink{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}{rte\+\_\+eth\+\_\+tx\+\_\+burst} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t queue\+\_\+id, struct \hyperlink{structrte__mbuf}{rte\+\_\+mbuf} $\ast$$\ast$tx\+\_\+pkts, uint16\+\_\+t nb\+\_\+pkts)
\item 
int \hyperlink{rte__ethdev_8h_a4ef515ffe18b57bed5493bcea90f16d7}{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+signature\+\_\+filter} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter} $\ast$fdir\+\_\+filter, uint8\+\_\+t rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_ae13340acf9108d1ef878ab82e3c53a22}{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+signature\+\_\+filter} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter} $\ast$fdir\+\_\+ftr, uint8\+\_\+t rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_ad3fdd145f92f7195411165dcb25e4ff9}{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+signature\+\_\+filter} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter} $\ast$fdir\+\_\+ftr)
\item 
int \hyperlink{rte__ethdev_8h_a546527cc9b28e1a37a4e0be5f951243e}{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+get\+\_\+infos} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__eth__fdir}{rte\+\_\+eth\+\_\+fdir} $\ast$fdir)
\item 
int \hyperlink{rte__ethdev_8h_a4b5782c072f8daebd23a7a048d9b21fc}{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+perfect\+\_\+filter} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter} $\ast$fdir\+\_\+filter, uint16\+\_\+t soft\+\_\+id, uint8\+\_\+t rx\+\_\+queue, uint8\+\_\+t drop)
\item 
int \hyperlink{rte__ethdev_8h_a025b75c743312a2ca328bb4f3c6e5df1}{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+perfect\+\_\+filter} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter} $\ast$fdir\+\_\+filter, uint16\+\_\+t soft\+\_\+id, uint8\+\_\+t rx\+\_\+queue, uint8\+\_\+t drop)
\item 
int \hyperlink{rte__ethdev_8h_aae57f0c90e84bf440e0499dd17ab8252}{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+perfect\+\_\+filter} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter} $\ast$fdir\+\_\+filter, uint16\+\_\+t soft\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_ab99d956b16278a9fd05e9068f04031ec}{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+set\+\_\+masks} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__fdir__masks}{rte\+\_\+fdir\+\_\+masks} $\ast$fdir\+\_\+mask)
\item 
int \hyperlink{rte__ethdev_8h_a9f1527b4d69614354984ae65fc72362b}{rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+register} (uint8\+\_\+t port\+\_\+id, enum \hyperlink{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779d}{rte\+\_\+eth\+\_\+event\+\_\+type} event, \hyperlink{rte__ethdev_8h_a26f17da8528d43edd6810815530ee954}{rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn} cb\+\_\+fn, void $\ast$cb\+\_\+arg)
\item 
int \hyperlink{rte__ethdev_8h_af56829d8b02096b6a55bed7b5038aaad}{rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+unregister} (uint8\+\_\+t port\+\_\+id, enum \hyperlink{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779d}{rte\+\_\+eth\+\_\+event\+\_\+type} event, \hyperlink{rte__ethdev_8h_a26f17da8528d43edd6810815530ee954}{rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn} cb\+\_\+fn, void $\ast$cb\+\_\+arg)
\item 
int \hyperlink{rte__ethdev_8h_ac7098a4ca8bc507c3064719ba96be8f9}{rte\+\_\+eth\+\_\+led\+\_\+on} (uint8\+\_\+t port\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_ac00483521d3e5274d2976a78525d507e}{rte\+\_\+eth\+\_\+led\+\_\+off} (uint8\+\_\+t port\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_a42ae9db8ce587e2391fe73aa8e9878f7}{rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+get} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__eth__fc__conf}{rte\+\_\+eth\+\_\+fc\+\_\+conf} $\ast$fc\+\_\+conf)
\item 
int \hyperlink{rte__ethdev_8h_ab55335f4dbf971dddc9dbbbdad08e491}{rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+set} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__eth__fc__conf}{rte\+\_\+eth\+\_\+fc\+\_\+conf} $\ast$fc\+\_\+conf)
\item 
int \hyperlink{rte__ethdev_8h_a03eb9093c037eb9ea96f8e6551e71ea5}{rte\+\_\+eth\+\_\+dev\+\_\+priority\+\_\+flow\+\_\+ctrl\+\_\+set} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__eth__pfc__conf}{rte\+\_\+eth\+\_\+pfc\+\_\+conf} $\ast$pfc\+\_\+conf)
\item 
int \hyperlink{rte__ethdev_8h_aa2b81750086f5f9e55cf65e5cf9f2c58}{rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+add} (uint8\+\_\+t port, struct \hyperlink{structether__addr}{ether\+\_\+addr} $\ast$mac\+\_\+addr, uint32\+\_\+t pool)
\item 
int \hyperlink{rte__ethdev_8h_ad6dce3e24e3443c64da7f5ace3ddf36b}{rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+remove} (uint8\+\_\+t port, struct \hyperlink{structether__addr}{ether\+\_\+addr} $\ast$mac\+\_\+addr)
\item 
int \hyperlink{rte__ethdev_8h_aa851e1a7beae2bdbd80e4194fdcf6558}{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+update} (uint8\+\_\+t port, struct \hyperlink{structrte__eth__rss__reta}{rte\+\_\+eth\+\_\+rss\+\_\+reta} $\ast$reta\+\_\+conf)
\item 
int \hyperlink{rte__ethdev_8h_ac80e7b9b2ec61bd9ac760da4b5d09e77}{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+query} (uint8\+\_\+t port, struct \hyperlink{structrte__eth__rss__reta}{rte\+\_\+eth\+\_\+rss\+\_\+reta} $\ast$reta\+\_\+conf)
\item 
int \hyperlink{rte__ethdev_8h_a309791aea821c7024dd6922ddf0cc4af}{rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+hash\+\_\+table\+\_\+set} (uint8\+\_\+t port, struct \hyperlink{structether__addr}{ether\+\_\+addr} $\ast$addr, uint8\+\_\+t on)
\item 
int \hyperlink{rte__ethdev_8h_aeebec36d812fa2f8fb26ebcfc6697ff4}{rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+all\+\_\+hash\+\_\+table\+\_\+set} (uint8\+\_\+t port, uint8\+\_\+t on)
\item 
int \hyperlink{rte__ethdev_8h_a0a19a56a4540b023b5d6ddb759f79d37}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rxmode} (uint8\+\_\+t port, uint16\+\_\+t vf, uint16\+\_\+t rx\+\_\+mode, uint8\+\_\+t on)
\item 
int \hyperlink{rte__ethdev_8h_a267488519b53e4eea68fa23347d31c0c}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+tx} (uint8\+\_\+t port, uint16\+\_\+t vf, uint8\+\_\+t on)
\item 
int \hyperlink{rte__ethdev_8h_ad02ac76da48829829a067d2f2ab3d59b}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rx} (uint8\+\_\+t port, uint16\+\_\+t vf, uint8\+\_\+t on)
\item 
int \hyperlink{rte__ethdev_8h_a8d04b22971d05ea8c7db12342b1333a0}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+vlan\+\_\+filter} (uint8\+\_\+t port, uint16\+\_\+t vlan\+\_\+id, uint64\+\_\+t vf\+\_\+mask, uint8\+\_\+t vlan\+\_\+on)
\item 
int \hyperlink{rte__ethdev_8h_a71d674fb5acf9b35269713e49c4e5977}{rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+set} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__eth__vmdq__mirror__conf}{rte\+\_\+eth\+\_\+vmdq\+\_\+mirror\+\_\+conf} $\ast$mirror\+\_\+conf, uint8\+\_\+t rule\+\_\+id, uint8\+\_\+t on)
\item 
int \hyperlink{rte__ethdev_8h_a6cca95dda28adc353f571499b9e027f9}{rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+reset} (uint8\+\_\+t port\+\_\+id, uint8\+\_\+t rule\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_af2f26d83cdddce57512653a811244e22}{rte\+\_\+eth\+\_\+set\+\_\+queue\+\_\+rate\+\_\+limit} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t queue\+\_\+idx, uint16\+\_\+t tx\+\_\+rate)
\item 
int \hyperlink{rte__ethdev_8h_a84873c5b3c3968e8e18ca3043750f7cd}{rte\+\_\+eth\+\_\+set\+\_\+vf\+\_\+rate\+\_\+limit} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t vf, uint16\+\_\+t tx\+\_\+rate, uint64\+\_\+t q\+\_\+msk)
\item 
int \hyperlink{rte__ethdev_8h_a65c1155e6337a225bb25f09b445ff5f1}{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+init} (uint8\+\_\+t port)
\item 
int \hyperlink{rte__ethdev_8h_ad3e74e4854876fbc91ee6c3f164b2e13}{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+show} (uint8\+\_\+t port, uint32\+\_\+t $\ast$state)
\item 
int \hyperlink{rte__ethdev_8h_af2094bade4ba6174124a5a3b56991833}{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+set} (uint8\+\_\+t port, uint32\+\_\+t $\ast$new\+\_\+state)
\item 
int \hyperlink{rte__ethdev_8h_ab067ba3ed3c3e663ec0e2e45721baa73}{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+show} (uint8\+\_\+t port, uint32\+\_\+t event, uint32\+\_\+t $\ast$state)
\item 
int \hyperlink{rte__ethdev_8h_afde602eff86b7574cbd961ee1b41ee7f}{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+store} (uint8\+\_\+t port, uint32\+\_\+t event, uint32\+\_\+t state)
\item 
int \hyperlink{rte__ethdev_8h_ac114558859d52cf2117e93efe6ab0630}{rte\+\_\+eth\+\_\+dev\+\_\+wd\+\_\+timeout\+\_\+store} (uint8\+\_\+t port, uint32\+\_\+t timeout)
\item 
int \hyperlink{rte__ethdev_8h_a11c874ce7b7411063749681bdae7b976}{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+ver\+\_\+show} (uint8\+\_\+t port, uint32\+\_\+t $\ast$ver)
\item 
int \hyperlink{rte__ethdev_8h_a92494342ed7227bd54a9d13a9a96ccf9}{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+timeout\+\_\+show} (uint8\+\_\+t port, uint32\+\_\+t $\ast$wd\+\_\+timeout)
\item 
int \hyperlink{rte__ethdev_8h_ab1bdf2f73208a71e3184e7110dd772ce}{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+reset} (uint8\+\_\+t port)
\item 
int \hyperlink{rte__ethdev_8h_ac6444b5ab7f425c7ccb02a980cecce52}{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+update} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__eth__rss__conf}{rte\+\_\+eth\+\_\+rss\+\_\+conf} $\ast$rss\+\_\+conf)
\item 
int \hyperlink{rte__ethdev_8h_a65ab8e6bf1417381440d51f49bffafc1}{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+conf\+\_\+get} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__eth__rss__conf}{rte\+\_\+eth\+\_\+rss\+\_\+conf} $\ast$rss\+\_\+conf)
\item 
int \hyperlink{rte__ethdev_8h_a21729867669488dc2f22d923a856a966}{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+syn\+\_\+filter} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__syn__filter}{rte\+\_\+syn\+\_\+filter} $\ast$filter, uint16\+\_\+t rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_af000f142f2cd529df2afdae5f2af0f47}{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+syn\+\_\+filter} (uint8\+\_\+t port\+\_\+id)
\item 
int \hyperlink{rte__ethdev_8h_a8edffbdf8ae12681211230535f711992}{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+syn\+\_\+filter} (uint8\+\_\+t port\+\_\+id, struct \hyperlink{structrte__syn__filter}{rte\+\_\+syn\+\_\+filter} $\ast$filter, uint16\+\_\+t $\ast$rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_acb0dceb40fbe1866728d7dc9b1984edc}{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+ethertype\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index, struct \hyperlink{structrte__ethertype__filter}{rte\+\_\+ethertype\+\_\+filter} $\ast$filter, uint16\+\_\+t rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_a86b7eac06b4a7e58f330bf719969abe3}{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+ethertype\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index)
\item 
int \hyperlink{rte__ethdev_8h_a6ea554d71fc2edf3eb00200c74e63603}{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+ethertype\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index, struct \hyperlink{structrte__ethertype__filter}{rte\+\_\+ethertype\+\_\+filter} $\ast$filter, uint16\+\_\+t $\ast$rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_af2dbe6cbeb42b005f0103f566d578094}{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+2tuple\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index, struct \hyperlink{structrte__2tuple__filter}{rte\+\_\+2tuple\+\_\+filter} $\ast$filter, uint16\+\_\+t rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_aefcfa984fc0d74cc64867f62a9588d5a}{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+2tuple\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index)
\item 
int \hyperlink{rte__ethdev_8h_a1ebb7d5ecf1468b8c8a3fe5c3f5c2ba3}{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+2tuple\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index, struct \hyperlink{structrte__2tuple__filter}{rte\+\_\+2tuple\+\_\+filter} $\ast$filter, uint16\+\_\+t $\ast$rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_aaa28adafa65a4f47d4aeceaf1b08381b}{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+5tuple\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index, struct \hyperlink{structrte__5tuple__filter}{rte\+\_\+5tuple\+\_\+filter} $\ast$filter, uint16\+\_\+t rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_acc0f7d77dd40c342f2d06f6fbe763d62}{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+5tuple\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index)
\item 
int \hyperlink{rte__ethdev_8h_ae14a8e975984710a983586220f91500d}{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+5tuple\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index, struct \hyperlink{structrte__5tuple__filter}{rte\+\_\+5tuple\+\_\+filter} $\ast$filter, uint16\+\_\+t $\ast$rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_a6082f80ffda75e5f22a612d473bfbbd0}{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+flex\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index, struct \hyperlink{structrte__flex__filter}{rte\+\_\+flex\+\_\+filter} $\ast$filter, uint16\+\_\+t rx\+\_\+queue)
\item 
int \hyperlink{rte__ethdev_8h_af9893d23d25a911fbdc5b5adac8c4c46}{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+flex\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index)
\item 
int \hyperlink{rte__ethdev_8h_a135b7836dd15a5273e1657269a7e73b2}{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+flex\+\_\+filter} (uint8\+\_\+t port\+\_\+id, uint16\+\_\+t index, struct \hyperlink{structrte__flex__filter}{rte\+\_\+flex\+\_\+filter} $\ast$filter, uint16\+\_\+t $\ast$rx\+\_\+queue)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+T\+E Ethernet Device A\+P\+I

The Ethernet Device A\+P\+I is composed of two parts\+:


\begin{DoxyItemize}
\item The application-\/oriented Ethernet A\+P\+I that includes functions to setup an Ethernet device (configure it, setup its R\+X and T\+X queues and start it), to get its M\+A\+C address, the speed and the status of its physical link, to receive and to transmit packets, and so on.
\item The driver-\/oriented Ethernet A\+P\+I that exports a function allowing an Ethernet Poll Mode Driver (P\+M\+D) to simultaneously register itself as an Ethernet device driver and as a P\+C\+I driver for a set of matching P\+C\+I \mbox{[}Ethernet\mbox{]} devices classes.
\end{DoxyItemize}

By default, all the functions of the Ethernet Device A\+P\+I exported by a P\+M\+D are lock-\/free functions which assume to not be invoked in parallel on different logical cores to work on the same target object. For instance, the receive function of a P\+M\+D cannot be invoked in parallel on two logical cores to poll the same R\+X queue \mbox{[}of the same port\mbox{]}. Of course, this function can be invoked in parallel by different logical cores on different R\+X queues. It is the responsibility of the upper level application to enforce this rule.

If needed, parallel accesses by multiple logical cores to shared queues shall be explicitly protected by dedicated inline lock-\/aware functions built on top of their corresponding lock-\/free functions of the P\+M\+D A\+P\+I.

In all functions of the Ethernet A\+P\+I, the Ethernet device is designated by an integer $>$= 0 named the device port identifier.

At the Ethernet driver level, Ethernet devices are represented by a generic data structure of type {\itshape rte\+\_\+eth\+\_\+dev}.

Ethernet devices are dynamically registered during the P\+C\+I probing phase performed at E\+A\+L initialization time. When an Ethernet device is being probed, an {\itshape rte\+\_\+eth\+\_\+dev} structure and a new port identifier are allocated for that device. Then, the eth\+\_\+dev\+\_\+init() function supplied by the Ethernet driver matching the probed P\+C\+I device is invoked to properly initialize the device.

The role of the device init function consists of resetting the hardware, checking access to Non-\/volatile Memory (N\+V\+M), reading the M\+A\+C address from N\+V\+M etc.

If the device init operation is successful, the correspondence between the port identifier assigned to the new device and its associated {\itshape rte\+\_\+eth\+\_\+dev} structure is effectively registered. Otherwise, both the {\itshape rte\+\_\+eth\+\_\+dev} structure and the port identifier are freed.

The functions exported by the application Ethernet A\+P\+I to setup a device designated by its port identifier must be invoked in the following order\+:
\begin{DoxyItemize}
\item \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure()}
\item \hyperlink{rte__ethdev_8h_af4b9fe682d4487fb3efecc40d08d04a7}{rte\+\_\+eth\+\_\+tx\+\_\+queue\+\_\+setup()}
\item \hyperlink{rte__ethdev_8h_a8db38c1bb895250a99b217bb24126d8e}{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+setup()}
\item \hyperlink{rte__ethdev_8h_ab6cdec593efa6b9809e711ade3a2fe24}{rte\+\_\+eth\+\_\+dev\+\_\+start()}
\end{DoxyItemize}

Then, the network application can invoke, in any order, the functions exported by the Ethernet A\+P\+I to get the M\+A\+C address of a given device, to get the speed and the status of a device physical link, to receive/transmit \mbox{[}burst of\mbox{]} packets, and so on.

If the application wants to change the configuration (i.\+e. call \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure()}, \hyperlink{rte__ethdev_8h_af4b9fe682d4487fb3efecc40d08d04a7}{rte\+\_\+eth\+\_\+tx\+\_\+queue\+\_\+setup()}, or \hyperlink{rte__ethdev_8h_a8db38c1bb895250a99b217bb24126d8e}{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+setup()}), it must call \hyperlink{rte__ethdev_8h_a322fa275f154022db7bce02ee95e5612}{rte\+\_\+eth\+\_\+dev\+\_\+stop()} first to stop the device and then do the reconfiguration before calling \hyperlink{rte__ethdev_8h_ab6cdec593efa6b9809e711ade3a2fe24}{rte\+\_\+eth\+\_\+dev\+\_\+start()} again. The tramsit and receive functions should not be invoked when the device is stopped.

Please note that some configuration is not stored between calls to \hyperlink{rte__ethdev_8h_a322fa275f154022db7bce02ee95e5612}{rte\+\_\+eth\+\_\+dev\+\_\+stop()}/rte\+\_\+eth\+\_\+dev\+\_\+start(). The following configuration will be retained\+: \begin{DoxyVerb}- flow control settings
- receive mode configuration (promiscuous mode, hardware checksum mode,
  RSS/VMDQ settings etc.)
- VLAN filtering configuration
- MAC addresses supplied to MAC address array
- flow director filtering mode (but not filtering rules)
- NIC queue statistics mappings
\end{DoxyVerb}


Any other configuration will not be stored and will need to be re-\/entered after a call to \hyperlink{rte__ethdev_8h_ab6cdec593efa6b9809e711ade3a2fe24}{rte\+\_\+eth\+\_\+dev\+\_\+start()}.

Finally, a network application can close an Ethernet device by invoking the \hyperlink{rte__ethdev_8h_af8f303682c9ee2aa48d58ffd812d842d}{rte\+\_\+eth\+\_\+dev\+\_\+close()} function.

Each function of the application Ethernet A\+P\+I invokes a specific function of the P\+M\+D that controls the target device designated by its port identifier. For this purpose, all device-\/specific functions of an Ethernet driver are supplied through a set of pointers contained in a generic structure of type {\itshape eth\+\_\+dev\+\_\+ops}. The address of the {\itshape eth\+\_\+dev\+\_\+ops} structure is stored in the {\itshape rte\+\_\+eth\+\_\+dev} structure by the device init function of the Ethernet driver, which is invoked during the P\+C\+I probing phase, as explained earlier.

In other words, each function of the Ethernet A\+P\+I simply retrieves the {\itshape rte\+\_\+eth\+\_\+dev} structure associated with the device port identifier and performs an indirect invocation of the corresponding driver function supplied in the {\itshape eth\+\_\+dev\+\_\+ops} structure of the {\itshape rte\+\_\+eth\+\_\+dev} structure.

For performance reasons, the address of the burst-\/oriented R\+X and T\+X functions of the Ethernet driver are not contained in the {\itshape eth\+\_\+dev\+\_\+ops} structure. Instead, they are directly stored at the beginning of the {\itshape rte\+\_\+eth\+\_\+dev} structure to avoid an extra indirect memory access during their invocation.

R\+T\+E ethernet device drivers do not use interrupts for transmitting or receiving. Instead, Ethernet drivers export Poll-\/\+Mode receive and transmit functions to applications. Both receive and transmit functions are packet-\/burst oriented to minimize their cost per packet through the following optimizations\+:


\begin{DoxyItemize}
\item Sharing among multiple packets the incompressible cost of the invocation of receive/transmit functions.
\item Enabling receive/transmit functions to take advantage of burst-\/oriented hardware features (L1 cache, prefetch instructions, N\+I\+C head/tail registers) to minimize the number of C\+P\+U cycles per packet, for instance, by avoiding useless read memory accesses to ring descriptors, or by systematically using arrays of pointers that exactly fit L1 cache line boundaries and sizes.
\end{DoxyItemize}

The burst-\/oriented receive function does not provide any error notification, to avoid the corresponding overhead. As a hint, the upper-\/level application might check the status of the device link once being systematically returned a 0 value by the receive function of the driver for a given number of tries. 

\subsection{Macro Definition Documentation}
\hypertarget{rte__ethdev_8h_a544a5d22a4be048e8e5395fb965922ed}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!D\+E\+V\+\_\+\+R\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P@{D\+E\+V\+\_\+\+R\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P}}
\index{D\+E\+V\+\_\+\+R\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P@{D\+E\+V\+\_\+\+R\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{D\+E\+V\+\_\+\+R\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+E\+V\+\_\+\+R\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P~0x00000001}\label{rte__ethdev_8h_a544a5d22a4be048e8e5395fb965922ed}
A structure used to retrieve the contextual information of an Ethernet device, such as the controlling driver of the device, its P\+C\+I context, etc... R\+X offload capabilities of a device. \hypertarget{rte__ethdev_8h_adaf0af5e228aeb2aaac39622cb6467ba}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!D\+E\+V\+\_\+\+T\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+I\+N\+S\+E\+R\+T@{D\+E\+V\+\_\+\+T\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+I\+N\+S\+E\+R\+T}}
\index{D\+E\+V\+\_\+\+T\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+I\+N\+S\+E\+R\+T@{D\+E\+V\+\_\+\+T\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+I\+N\+S\+E\+R\+T}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{D\+E\+V\+\_\+\+T\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+I\+N\+S\+E\+R\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+E\+V\+\_\+\+T\+X\+\_\+\+O\+F\+F\+L\+O\+A\+D\+\_\+\+V\+L\+A\+N\+\_\+\+I\+N\+S\+E\+R\+T~0x00000001}\label{rte__ethdev_8h_adaf0af5e228aeb2aaac39622cb6467ba}
T\+X offload capabilities of a device. \hypertarget{rte__ethdev_8h_aada4dc197e51fc9ddd45c3f80c3cd6fe}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+O\+N\+E@{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+O\+N\+E}}
\index{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+O\+N\+E@{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+O\+N\+E}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+O\+N\+E}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+O\+N\+E~{\bf E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+N\+O\+N\+E}}\label{rte__ethdev_8h_aada4dc197e51fc9ddd45c3f80c3cd6fe}
for tx mq mode backward compatible \hypertarget{rte__ethdev_8h_ac96f7b85443dc9c8553176315a2e1b26}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S@{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S}}
\index{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S@{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S~128}\label{rte__ethdev_8h_ac96f7b85443dc9c8553176315a2e1b26}
Maximum nb. of D\+C\+B queues. \hypertarget{rte__ethdev_8h_a825a952bfb398214537ed14e60af758d}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+U\+S\+E\+R\+\_\+\+P\+R\+I\+O\+R\+I\+T\+I\+E\+S@{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+U\+S\+E\+R\+\_\+\+P\+R\+I\+O\+R\+I\+T\+I\+E\+S}}
\index{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+U\+S\+E\+R\+\_\+\+P\+R\+I\+O\+R\+I\+T\+I\+E\+S@{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+U\+S\+E\+R\+\_\+\+P\+R\+I\+O\+R\+I\+T\+I\+E\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+U\+S\+E\+R\+\_\+\+P\+R\+I\+O\+R\+I\+T\+I\+E\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+U\+S\+E\+R\+\_\+\+P\+R\+I\+O\+R\+I\+T\+I\+E\+S~8}\label{rte__ethdev_8h_a825a952bfb398214537ed14e60af758d}
Maximum nb. of D\+C\+B priorities. \hypertarget{rte__ethdev_8h_a3a80c71b5fcc67a53c2efe1692374430}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+F\+C\+\_\+\+S\+U\+P\+P\+O\+R\+T@{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+F\+C\+\_\+\+S\+U\+P\+P\+O\+R\+T}}
\index{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+F\+C\+\_\+\+S\+U\+P\+P\+O\+R\+T@{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+F\+C\+\_\+\+S\+U\+P\+P\+O\+R\+T}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+F\+C\+\_\+\+S\+U\+P\+P\+O\+R\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+F\+C\+\_\+\+S\+U\+P\+P\+O\+R\+T~0x00000002}\label{rte__ethdev_8h_a3a80c71b5fcc67a53c2efe1692374430}
Priority Flow Control support. \hypertarget{rte__ethdev_8h_a39c3436701eb68875ba6404695616554}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+G\+\_\+\+S\+U\+P\+P\+O\+R\+T@{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+G\+\_\+\+S\+U\+P\+P\+O\+R\+T}}
\index{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+G\+\_\+\+S\+U\+P\+P\+O\+R\+T@{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+G\+\_\+\+S\+U\+P\+P\+O\+R\+T}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+G\+\_\+\+S\+U\+P\+P\+O\+R\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+C\+B\+\_\+\+P\+G\+\_\+\+S\+U\+P\+P\+O\+R\+T~0x00000001}\label{rte__ethdev_8h_a39c3436701eb68875ba6404695616554}
Priority Group(\+E\+T\+S) support. \hypertarget{rte__ethdev_8h_ae7e049bfb5699883d548628263f16ad7}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+A\+U\+T\+O\+N\+E\+G\+\_\+\+D\+U\+P\+L\+E\+X@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+A\+U\+T\+O\+N\+E\+G\+\_\+\+D\+U\+P\+L\+E\+X}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+A\+U\+T\+O\+N\+E\+G\+\_\+\+D\+U\+P\+L\+E\+X@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+A\+U\+T\+O\+N\+E\+G\+\_\+\+D\+U\+P\+L\+E\+X}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+A\+U\+T\+O\+N\+E\+G\+\_\+\+D\+U\+P\+L\+E\+X}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+A\+U\+T\+O\+N\+E\+G\+\_\+\+D\+U\+P\+L\+E\+X~0}\label{rte__ethdev_8h_ae7e049bfb5699883d548628263f16ad7}
Auto-\/negotiate duplex. \hypertarget{rte__ethdev_8h_a042c83951613bf2db5d3056b967041d6}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+F\+U\+L\+L\+\_\+\+D\+U\+P\+L\+E\+X@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+F\+U\+L\+L\+\_\+\+D\+U\+P\+L\+E\+X}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+F\+U\+L\+L\+\_\+\+D\+U\+P\+L\+E\+X@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+F\+U\+L\+L\+\_\+\+D\+U\+P\+L\+E\+X}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+F\+U\+L\+L\+\_\+\+D\+U\+P\+L\+E\+X}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+F\+U\+L\+L\+\_\+\+D\+U\+P\+L\+E\+X~2}\label{rte__ethdev_8h_a042c83951613bf2db5d3056b967041d6}
Full-\/duplex connection. \hypertarget{rte__ethdev_8h_a56c07663fb6353f36d0be00c6744f3f0}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+H\+A\+L\+F\+\_\+\+D\+U\+P\+L\+E\+X@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+H\+A\+L\+F\+\_\+\+D\+U\+P\+L\+E\+X}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+H\+A\+L\+F\+\_\+\+D\+U\+P\+L\+E\+X@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+H\+A\+L\+F\+\_\+\+D\+U\+P\+L\+E\+X}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+H\+A\+L\+F\+\_\+\+D\+U\+P\+L\+E\+X}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+H\+A\+L\+F\+\_\+\+D\+U\+P\+L\+E\+X~1}\label{rte__ethdev_8h_a56c07663fb6353f36d0be00c6744f3f0}
Half-\/duplex connection. \hypertarget{rte__ethdev_8h_a10e7915541f4d165f5a7ea6e69a7a239}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10~10}\label{rte__ethdev_8h_a10e7915541f4d165f5a7ea6e69a7a239}
10 megabits/second. \hypertarget{rte__ethdev_8h_aea145ff8ac2ec81ef9e66703d5c90360}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+100@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+100}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+100@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+100}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+100}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+100~100}\label{rte__ethdev_8h_aea145ff8ac2ec81ef9e66703d5c90360}
100 megabits/second. \hypertarget{rte__ethdev_8h_ab8b0fcfcc5873cad9e15b5686b9e6453}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+1000@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+1000}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+1000@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+1000}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+1000}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+1000~1000}\label{rte__ethdev_8h_ab8b0fcfcc5873cad9e15b5686b9e6453}
1 gigabits/second. \hypertarget{rte__ethdev_8h_af36b5d80e47efd37116b2ef6c0aa0ace}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10000@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10000}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10000@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10000}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10000}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10000~10000}\label{rte__ethdev_8h_af36b5d80e47efd37116b2ef6c0aa0ace}
10 gigabits/second. \hypertarget{rte__ethdev_8h_ac4a1fe61e5db2ae7951532f45f903fb5}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10\+G@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10\+G}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10\+G@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10\+G}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10\+G}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+10\+G~10000}\label{rte__ethdev_8h_ac4a1fe61e5db2ae7951532f45f903fb5}
alias of 10 gigabits/second. \hypertarget{rte__ethdev_8h_a293f557c186179155f0eef5c8e42c669}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+20\+G@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+20\+G}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+20\+G@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+20\+G}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+20\+G}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+20\+G~20000}\label{rte__ethdev_8h_a293f557c186179155f0eef5c8e42c669}
20 gigabits/second. \hypertarget{rte__ethdev_8h_aeb76ba55e97f704ca58e5b20b689d050}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+40\+G@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+40\+G}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+40\+G@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+40\+G}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+40\+G}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+40\+G~40000}\label{rte__ethdev_8h_aeb76ba55e97f704ca58e5b20b689d050}
40 gigabits/second. \hypertarget{rte__ethdev_8h_ade7de72f6c0f8102d01a0b3438856900}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+\+A\+U\+T\+O\+N\+E\+G@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+\+A\+U\+T\+O\+N\+E\+G}}
\index{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+\+A\+U\+T\+O\+N\+E\+G@{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+\+A\+U\+T\+O\+N\+E\+G}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+\+A\+U\+T\+O\+N\+E\+G}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+L\+I\+N\+K\+\_\+\+S\+P\+E\+E\+D\+\_\+\+A\+U\+T\+O\+N\+E\+G~0}\label{rte__ethdev_8h_ade7de72f6c0f8102d01a0b3438856900}
Auto-\/negotiate link speed. \hypertarget{rte__ethdev_8h_a216f71b2f5bd80c770157fc6f24b6997}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+N\+U\+M\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+M\+A\+C\+\_\+\+A\+D\+D\+R@{E\+T\+H\+\_\+\+N\+U\+M\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+M\+A\+C\+\_\+\+A\+D\+D\+R}}
\index{E\+T\+H\+\_\+\+N\+U\+M\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+M\+A\+C\+\_\+\+A\+D\+D\+R@{E\+T\+H\+\_\+\+N\+U\+M\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+M\+A\+C\+\_\+\+A\+D\+D\+R}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+N\+U\+M\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+M\+A\+C\+\_\+\+A\+D\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+N\+U\+M\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+M\+A\+C\+\_\+\+A\+D\+D\+R~128}\label{rte__ethdev_8h_a216f71b2f5bd80c770157fc6f24b6997}
Maximum nb. of receive mac addr. \hypertarget{rte__ethdev_8h_a8a06d7bfbfc1ac0c6623716b2ba5a829}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+R\+S\+S@{E\+T\+H\+\_\+\+R\+S\+S}}
\index{E\+T\+H\+\_\+\+R\+S\+S@{E\+T\+H\+\_\+\+R\+S\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+R\+S\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+R\+S\+S~{\bf E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+R\+S\+S}}\label{rte__ethdev_8h_a8a06d7bfbfc1ac0c6623716b2ba5a829}
for rx mq mode backward compatible \hypertarget{rte__ethdev_8h_ac30da5c1c2145999f6b8e0190d1c3e95}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+R\+S\+S\+\_\+\+U\+D\+P@{E\+T\+H\+\_\+\+R\+S\+S\+\_\+\+U\+D\+P}}
\index{E\+T\+H\+\_\+\+R\+S\+S\+\_\+\+U\+D\+P@{E\+T\+H\+\_\+\+R\+S\+S\+\_\+\+U\+D\+P}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+R\+S\+S\+\_\+\+U\+D\+P}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+R\+S\+S\+\_\+\+U\+D\+P}\label{rte__ethdev_8h_ac30da5c1c2145999f6b8e0190d1c3e95}
{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
        ETH\_RSS\_IPV4 | \(\backslash\)
        ETH\_RSS\_IPV6 | \(\backslash\)
        ETH\_RSS\_IPV4\_UDP | \(\backslash\)
        ETH\_RSS\_IPV6\_UDP | \(\backslash\)
        ETH\_RSS\_IPV6\_UDP\_EX | \(\backslash\)
        ETH\_RSS\_NONF\_IPV4\_UDP | \(\backslash\)
        ETH\_RSS\_NONF\_IPV6\_UDP)
\end{DoxyCode}
Mask of valid R\+S\+S hash protocols \hypertarget{rte__ethdev_8h_ac6c92e990d49639224f73c538aa7f93e}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+M\+E\+M\+P@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+M\+E\+M\+P}}
\index{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+M\+E\+M\+P@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+M\+E\+M\+P}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+M\+E\+M\+P}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+M\+E\+M\+P~0x0004}\label{rte__ethdev_8h_ac6c92e990d49639224f73c538aa7f93e}
all bufs come from same mempool \hypertarget{rte__ethdev_8h_a4902a1d01782ecc690203f9e9df25ee9}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+S\+E\+G\+S@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+S\+E\+G\+S}}
\index{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+S\+E\+G\+S@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+S\+E\+G\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+S\+E\+G\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+M\+U\+L\+T\+S\+E\+G\+S~0x0001}\label{rte__ethdev_8h_a4902a1d01782ecc690203f9e9df25ee9}
nb\+\_\+segs=1 for all mbufs \hypertarget{rte__ethdev_8h_a2d955036397d06a5cdd04a9206418221}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+R\+E\+F\+C\+O\+U\+N\+T@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+R\+E\+F\+C\+O\+U\+N\+T}}
\index{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+R\+E\+F\+C\+O\+U\+N\+T@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+R\+E\+F\+C\+O\+U\+N\+T}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+R\+E\+F\+C\+O\+U\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+R\+E\+F\+C\+O\+U\+N\+T~0x0002}\label{rte__ethdev_8h_a2d955036397d06a5cdd04a9206418221}
refcnt can be ignored \hypertarget{rte__ethdev_8h_ae8b377dce04cd001079a35f5b7746276}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+V\+L\+A\+N\+O\+F\+F\+L@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+V\+L\+A\+N\+O\+F\+F\+L}}
\index{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+V\+L\+A\+N\+O\+F\+F\+L@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+V\+L\+A\+N\+O\+F\+F\+L}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+V\+L\+A\+N\+O\+F\+F\+L}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+V\+L\+A\+N\+O\+F\+F\+L~0x0100}\label{rte__ethdev_8h_ae8b377dce04cd001079a35f5b7746276}
disable V\+L\+A\+N offload \hypertarget{rte__ethdev_8h_aec79bc280fce5e9cd39c02aee4eeebf9}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+S\+C\+T\+P@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+S\+C\+T\+P}}
\index{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+S\+C\+T\+P@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+S\+C\+T\+P}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+S\+C\+T\+P}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+S\+C\+T\+P~0x0200}\label{rte__ethdev_8h_aec79bc280fce5e9cd39c02aee4eeebf9}
disable S\+C\+T\+P checksum offload \hypertarget{rte__ethdev_8h_a908a9cedf54de06cea43ec362a87fa1f}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+T\+C\+P@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+T\+C\+P}}
\index{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+T\+C\+P@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+T\+C\+P}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+T\+C\+P}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+T\+C\+P~0x0800}\label{rte__ethdev_8h_a908a9cedf54de06cea43ec362a87fa1f}
disable T\+C\+P checksum offload \hypertarget{rte__ethdev_8h_a5d1389985a56456cc0996af7fddeba10}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+U\+D\+P@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+U\+D\+P}}
\index{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+U\+D\+P@{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+U\+D\+P}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+U\+D\+P}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+T\+X\+Q\+\_\+\+F\+L\+A\+G\+S\+\_\+\+N\+O\+X\+S\+U\+M\+U\+D\+P~0x0400}\label{rte__ethdev_8h_a5d1389985a56456cc0996af7fddeba10}
disable U\+D\+P checksum offload \hypertarget{rte__ethdev_8h_af9cbca7a78bd10b5223483283fc3467b}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+M\+A\+S\+K@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+M\+A\+S\+K}}
\index{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+M\+A\+S\+K@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+M\+A\+S\+K}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+M\+A\+S\+K~0x0004}\label{rte__ethdev_8h_af9cbca7a78bd10b5223483283fc3467b}
V\+L\+A\+N Extend setting mask \hypertarget{rte__ethdev_8h_a75707b9e228ba0735d74acb20b359d30}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+O\+F\+F\+L\+O\+A\+D@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+O\+F\+F\+L\+O\+A\+D}}
\index{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+O\+F\+F\+L\+O\+A\+D@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+O\+F\+F\+L\+O\+A\+D}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+O\+F\+F\+L\+O\+A\+D}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+O\+F\+F\+L\+O\+A\+D~0x0004}\label{rte__ethdev_8h_a75707b9e228ba0735d74acb20b359d30}
V\+L\+A\+N Extend On/\+Off \hypertarget{rte__ethdev_8h_aee8d27c456f1d17c9ec96326a602a0bc}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+S\+K@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+S\+K}}
\index{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+S\+K@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+S\+K}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+S\+K~0x0002}\label{rte__ethdev_8h_aee8d27c456f1d17c9ec96326a602a0bc}
V\+L\+A\+N Filter setting mask \hypertarget{rte__ethdev_8h_a19dad4459c4351837eeebc156abcc964}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+O\+F\+F\+L\+O\+A\+D@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+O\+F\+F\+L\+O\+A\+D}}
\index{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+O\+F\+F\+L\+O\+A\+D@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+O\+F\+F\+L\+O\+A\+D}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+O\+F\+F\+L\+O\+A\+D}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+O\+F\+F\+L\+O\+A\+D~0x0002}\label{rte__ethdev_8h_a19dad4459c4351837eeebc156abcc964}
V\+L\+A\+N Filter On/\+Off \hypertarget{rte__ethdev_8h_aca3fccc96c0353c7ba4df17c5af3cec1}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+I\+D\+\_\+\+M\+A\+X@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+I\+D\+\_\+\+M\+A\+X}}
\index{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+I\+D\+\_\+\+M\+A\+X@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+I\+D\+\_\+\+M\+A\+X}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+I\+D\+\_\+\+M\+A\+X}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+I\+D\+\_\+\+M\+A\+X~0x0\+F\+F\+F}\label{rte__ethdev_8h_aca3fccc96c0353c7ba4df17c5af3cec1}
V\+L\+A\+N I\+D is in lower 12 bits \hypertarget{rte__ethdev_8h_a40188f42e8bac5e53e05b74f384cf8f7}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+M\+A\+S\+K@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+M\+A\+S\+K}}
\index{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+M\+A\+S\+K@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+M\+A\+S\+K}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+M\+A\+S\+K~0x0001}\label{rte__ethdev_8h_a40188f42e8bac5e53e05b74f384cf8f7}
V\+L\+A\+N Strip setting mask \hypertarget{rte__ethdev_8h_a1625e8d55cc3138ac05eeed1b65cfd8f}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+O\+F\+F\+L\+O\+A\+D@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+O\+F\+F\+L\+O\+A\+D}}
\index{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+O\+F\+F\+L\+O\+A\+D@{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+O\+F\+F\+L\+O\+A\+D}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+O\+F\+F\+L\+O\+A\+D}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+O\+F\+F\+L\+O\+A\+D~0x0001}\label{rte__ethdev_8h_a1625e8d55cc3138ac05eeed1b65cfd8f}
V\+L\+A\+N Strip On/\+Off \hypertarget{rte__ethdev_8h_a5cb1059587ee40589f8d9da60107e740}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+B\+R\+O\+A\+D\+C\+A\+S\+T@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+B\+R\+O\+A\+D\+C\+A\+S\+T}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+B\+R\+O\+A\+D\+C\+A\+S\+T@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+B\+R\+O\+A\+D\+C\+A\+S\+T}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+B\+R\+O\+A\+D\+C\+A\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+B\+R\+O\+A\+D\+C\+A\+S\+T~0x0008}\label{rte__ethdev_8h_a5cb1059587ee40589f8d9da60107e740}
accept broadcast packets. \hypertarget{rte__ethdev_8h_a6eaee466b4e51ad3dcb406305dbadf4f}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+M\+C@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+M\+C}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+M\+C@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+M\+C}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+M\+C}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+M\+C~0x0002}\label{rte__ethdev_8h_a6eaee466b4e51ad3dcb406305dbadf4f}
accept packets in multicast table . \hypertarget{rte__ethdev_8h_aa59aeaf95ad1984ce76e298ee1dd8451}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+U\+C@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+U\+C}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+U\+C@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+U\+C}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+U\+C}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+U\+C~0x0004}\label{rte__ethdev_8h_aa59aeaf95ad1984ce76e298ee1dd8451}
accept packets in unicast table. \hypertarget{rte__ethdev_8h_ac0109eb1974972c4fc0f964bc4de3b1a}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+M\+U\+L\+T\+I\+C\+A\+S\+T@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+M\+U\+L\+T\+I\+C\+A\+S\+T}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+M\+U\+L\+T\+I\+C\+A\+S\+T@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+M\+U\+L\+T\+I\+C\+A\+S\+T}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+M\+U\+L\+T\+I\+C\+A\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+M\+U\+L\+T\+I\+C\+A\+S\+T~0x0010}\label{rte__ethdev_8h_ac0109eb1974972c4fc0f964bc4de3b1a}
multicast promiscuous. \hypertarget{rte__ethdev_8h_a12dfb4c0db1629988f157a75c84debb3}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+U\+N\+T\+A\+G@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+U\+N\+T\+A\+G}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+U\+N\+T\+A\+G@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+U\+N\+T\+A\+G}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+U\+N\+T\+A\+G}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+U\+N\+T\+A\+G~0x0001}\label{rte__ethdev_8h_a12dfb4c0db1629988f157a75c84debb3}
accept untagged packets. \hypertarget{rte__ethdev_8h_a4a68aadc20116d23d2408e4595d9d4a6}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+N\+U\+M\+\_\+\+Q\+U\+E\+U\+E\+S~128}\label{rte__ethdev_8h_a4a68aadc20116d23d2408e4595d9d4a6}
Maximum nb. of V\+M\+D\+Q D\+C\+B queues. \hypertarget{rte__ethdev_8h_a30fb0bd604952e8ec9ab37495ecd508d}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+O\+W\+N\+L\+I\+N\+\_\+\+M\+I\+R\+R\+O\+R@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+O\+W\+N\+L\+I\+N\+\_\+\+M\+I\+R\+R\+O\+R}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+O\+W\+N\+L\+I\+N\+\_\+\+M\+I\+R\+R\+O\+R@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+O\+W\+N\+L\+I\+N\+\_\+\+M\+I\+R\+R\+O\+R}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+O\+W\+N\+L\+I\+N\+\_\+\+M\+I\+R\+R\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+O\+W\+N\+L\+I\+N\+\_\+\+M\+I\+R\+R\+O\+R~0x0004}\label{rte__ethdev_8h_a30fb0bd604952e8ec9ab37495ecd508d}
Downlink Port Mirroring. \hypertarget{rte__ethdev_8h_a606a6b69adcfa6dd6c3fa4a31688bd4c}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+M\+A\+X\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+S@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+M\+A\+X\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+S}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+M\+A\+X\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+S@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+M\+A\+X\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+M\+A\+X\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+M\+A\+X\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+S~64}\label{rte__ethdev_8h_a606a6b69adcfa6dd6c3fa4a31688bd4c}
Maximum nb. of V\+M\+D\+Q vlan filters. \hypertarget{rte__ethdev_8h_afbfb476ec43e33fb0146b62095a3a191}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+M\+I\+R\+R\+O\+R\+\_\+\+R\+U\+L\+E@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+M\+I\+R\+R\+O\+R\+\_\+\+R\+U\+L\+E}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+M\+I\+R\+R\+O\+R\+\_\+\+R\+U\+L\+E@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+M\+I\+R\+R\+O\+R\+\_\+\+R\+U\+L\+E}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+M\+I\+R\+R\+O\+R\+\_\+\+R\+U\+L\+E}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+M\+I\+R\+R\+O\+R\+\_\+\+R\+U\+L\+E~4}\label{rte__ethdev_8h_afbfb476ec43e33fb0146b62095a3a191}
Maximum nb. of mirror rules. . \hypertarget{rte__ethdev_8h_ae86c9ef9ed563598fa81af6bc93f34a8}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+U\+C\+\_\+\+H\+A\+S\+H\+\_\+\+A\+R\+R\+A\+Y@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+U\+C\+\_\+\+H\+A\+S\+H\+\_\+\+A\+R\+R\+A\+Y}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+U\+C\+\_\+\+H\+A\+S\+H\+\_\+\+A\+R\+R\+A\+Y@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+U\+C\+\_\+\+H\+A\+S\+H\+\_\+\+A\+R\+R\+A\+Y}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+U\+C\+\_\+\+H\+A\+S\+H\+\_\+\+A\+R\+R\+A\+Y}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+N\+U\+M\+\_\+\+U\+C\+\_\+\+H\+A\+S\+H\+\_\+\+A\+R\+R\+A\+Y~128}\label{rte__ethdev_8h_ae86c9ef9ed563598fa81af6bc93f34a8}
Maximum nb. of U\+C hash array. \hypertarget{rte__ethdev_8h_ab0e03bee5f8806d7abee5304cd709544}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+P\+O\+O\+L\+\_\+\+M\+I\+R\+R\+O\+R@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+P\+O\+O\+L\+\_\+\+M\+I\+R\+R\+O\+R}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+P\+O\+O\+L\+\_\+\+M\+I\+R\+R\+O\+R@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+P\+O\+O\+L\+\_\+\+M\+I\+R\+R\+O\+R}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+P\+O\+O\+L\+\_\+\+M\+I\+R\+R\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+P\+O\+O\+L\+\_\+\+M\+I\+R\+R\+O\+R~0x0001}\label{rte__ethdev_8h_ab0e03bee5f8806d7abee5304cd709544}
Virtual Pool Mirroring. \hypertarget{rte__ethdev_8h_a5cb13991e558a7086a5cee1bac603aec}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+U\+P\+L\+I\+N\+K\+\_\+\+M\+I\+R\+R\+O\+R@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+U\+P\+L\+I\+N\+K\+\_\+\+M\+I\+R\+R\+O\+R}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+U\+P\+L\+I\+N\+K\+\_\+\+M\+I\+R\+R\+O\+R@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+U\+P\+L\+I\+N\+K\+\_\+\+M\+I\+R\+R\+O\+R}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+U\+P\+L\+I\+N\+K\+\_\+\+M\+I\+R\+R\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+U\+P\+L\+I\+N\+K\+\_\+\+M\+I\+R\+R\+O\+R~0x0002}\label{rte__ethdev_8h_a5cb13991e558a7086a5cee1bac603aec}
Uplink Port Mirroring. \hypertarget{rte__ethdev_8h_af251d6a0938ea060afbb80f427be82c4}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+V\+L\+A\+N\+\_\+\+M\+I\+R\+R\+O\+R@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+V\+L\+A\+N\+\_\+\+M\+I\+R\+R\+O\+R}}
\index{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+V\+L\+A\+N\+\_\+\+M\+I\+R\+R\+O\+R@{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+V\+L\+A\+N\+\_\+\+M\+I\+R\+R\+O\+R}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+V\+L\+A\+N\+\_\+\+M\+I\+R\+R\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+V\+L\+A\+N\+\_\+\+M\+I\+R\+R\+O\+R~0x0008}\label{rte__ethdev_8h_af251d6a0938ea060afbb80f427be82c4}
V\+L\+A\+N Mirroring. 

\subsection{Typedef Documentation}
\hypertarget{rte__ethdev_8h_a384677162d2f5804aed57efee7f439f9}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!eth\+\_\+rx\+\_\+descriptor\+\_\+done\+\_\+t@{eth\+\_\+rx\+\_\+descriptor\+\_\+done\+\_\+t}}
\index{eth\+\_\+rx\+\_\+descriptor\+\_\+done\+\_\+t@{eth\+\_\+rx\+\_\+descriptor\+\_\+done\+\_\+t}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{eth\+\_\+rx\+\_\+descriptor\+\_\+done\+\_\+t}]{\setlength{\rightskip}{0pt plus 5cm}typedef int($\ast$ eth\+\_\+rx\+\_\+descriptor\+\_\+done\+\_\+t) (void $\ast$rxq, uint16\+\_\+t offset)}\label{rte__ethdev_8h_a384677162d2f5804aed57efee7f439f9}
D\+D bit of specific R\+X descriptor \hypertarget{rte__ethdev_8h_ab6765b205494199f0e9d8c058f94ed72}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!eth\+\_\+rx\+\_\+queue\+\_\+count\+\_\+t@{eth\+\_\+rx\+\_\+queue\+\_\+count\+\_\+t}}
\index{eth\+\_\+rx\+\_\+queue\+\_\+count\+\_\+t@{eth\+\_\+rx\+\_\+queue\+\_\+count\+\_\+t}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{eth\+\_\+rx\+\_\+queue\+\_\+count\+\_\+t}]{\setlength{\rightskip}{0pt plus 5cm}typedef uint32\+\_\+t($\ast$ eth\+\_\+rx\+\_\+queue\+\_\+count\+\_\+t) (struct rte\+\_\+eth\+\_\+dev $\ast$dev, uint16\+\_\+t rx\+\_\+queue\+\_\+id)}\label{rte__ethdev_8h_ab6765b205494199f0e9d8c058f94ed72}
number of available descriptors on a receive queue of an Ethernet device. \hypertarget{rte__ethdev_8h_a26f17da8528d43edd6810815530ee954}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn@{rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn@{rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn}]{\setlength{\rightskip}{0pt plus 5cm}typedef void($\ast$ rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn) (uint8\+\_\+t port\+\_\+id, enum {\bf rte\+\_\+eth\+\_\+event\+\_\+type} event, void $\ast$cb\+\_\+arg)}\label{rte__ethdev_8h_a26f17da8528d43edd6810815530ee954}
user application callback to be registered for interrupts 

\subsection{Enumeration Type Documentation}
\hypertarget{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779d}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+event\+\_\+type@{rte\+\_\+eth\+\_\+event\+\_\+type}}
\index{rte\+\_\+eth\+\_\+event\+\_\+type@{rte\+\_\+eth\+\_\+event\+\_\+type}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+event\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+eth\+\_\+event\+\_\+type}}\label{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779d}
The eth device event type for interrupt, and maybe others in the future. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+U\+N\+K\+N\+O\+W\+N@{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+U\+N\+K\+N\+O\+W\+N}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+U\+N\+K\+N\+O\+W\+N@{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+U\+N\+K\+N\+O\+W\+N}}\item[{\em 
\hypertarget{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779da0da770e4c0207ac9c358c974ff830716}{}R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+U\+N\+K\+N\+O\+W\+N\label{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779da0da770e4c0207ac9c358c974ff830716}
}]unknown event type \index{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+I\+N\+T\+R\+\_\+\+L\+S\+C@{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+I\+N\+T\+R\+\_\+\+L\+S\+C}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+I\+N\+T\+R\+\_\+\+L\+S\+C@{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+I\+N\+T\+R\+\_\+\+L\+S\+C}}\item[{\em 
\hypertarget{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779dad4b7ae5186810a8eacba937ac45d6a73}{}R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+I\+N\+T\+R\+\_\+\+L\+S\+C\label{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779dad4b7ae5186810a8eacba937ac45d6a73}
}]lsc interrupt event \index{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+X@{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+X}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+X@{R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+X}}\item[{\em 
\hypertarget{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779daf036573c1c236f5780892cb4fadaa7e6}{}R\+T\+E\+\_\+\+E\+T\+H\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+X\label{rte__ethdev_8h_a1e6788469a92700a583d06bf079d779daf036573c1c236f5780892cb4fadaa7e6}
}]max value of this enum \end{description}
\end{Desc}
\hypertarget{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+fc\+\_\+mode@{rte\+\_\+eth\+\_\+fc\+\_\+mode}}
\index{rte\+\_\+eth\+\_\+fc\+\_\+mode@{rte\+\_\+eth\+\_\+fc\+\_\+mode}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+fc\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+eth\+\_\+fc\+\_\+mode}}\label{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3}
This enum indicates the flow control mode \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{R\+T\+E\+\_\+\+F\+C\+\_\+\+N\+O\+N\+E@{R\+T\+E\+\_\+\+F\+C\+\_\+\+N\+O\+N\+E}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+C\+\_\+\+N\+O\+N\+E@{R\+T\+E\+\_\+\+F\+C\+\_\+\+N\+O\+N\+E}}\item[{\em 
\hypertarget{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3a612214e57ee035a33a84bf89aafc0fcc}{}R\+T\+E\+\_\+\+F\+C\+\_\+\+N\+O\+N\+E\label{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3a612214e57ee035a33a84bf89aafc0fcc}
}]Disable flow control. \index{R\+T\+E\+\_\+\+F\+C\+\_\+\+R\+X\+\_\+\+P\+A\+U\+S\+E@{R\+T\+E\+\_\+\+F\+C\+\_\+\+R\+X\+\_\+\+P\+A\+U\+S\+E}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+C\+\_\+\+R\+X\+\_\+\+P\+A\+U\+S\+E@{R\+T\+E\+\_\+\+F\+C\+\_\+\+R\+X\+\_\+\+P\+A\+U\+S\+E}}\item[{\em 
\hypertarget{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3af41b8937da7b82e0172537f3e747113b}{}R\+T\+E\+\_\+\+F\+C\+\_\+\+R\+X\+\_\+\+P\+A\+U\+S\+E\label{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3af41b8937da7b82e0172537f3e747113b}
}]R\+X pause frame, enable flowctrl on T\+X side. \index{R\+T\+E\+\_\+\+F\+C\+\_\+\+T\+X\+\_\+\+P\+A\+U\+S\+E@{R\+T\+E\+\_\+\+F\+C\+\_\+\+T\+X\+\_\+\+P\+A\+U\+S\+E}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+C\+\_\+\+T\+X\+\_\+\+P\+A\+U\+S\+E@{R\+T\+E\+\_\+\+F\+C\+\_\+\+T\+X\+\_\+\+P\+A\+U\+S\+E}}\item[{\em 
\hypertarget{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3ad112a448ab357674c4ad99abae1b8c27}{}R\+T\+E\+\_\+\+F\+C\+\_\+\+T\+X\+\_\+\+P\+A\+U\+S\+E\label{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3ad112a448ab357674c4ad99abae1b8c27}
}]T\+X pause frame, enable flowctrl on R\+X side. \index{R\+T\+E\+\_\+\+F\+C\+\_\+\+F\+U\+L\+L@{R\+T\+E\+\_\+\+F\+C\+\_\+\+F\+U\+L\+L}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+C\+\_\+\+F\+U\+L\+L@{R\+T\+E\+\_\+\+F\+C\+\_\+\+F\+U\+L\+L}}\item[{\em 
\hypertarget{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3af6ffb6aa3d299faa0be61fc5f337ded9}{}R\+T\+E\+\_\+\+F\+C\+\_\+\+F\+U\+L\+L\label{rte__ethdev_8h_a9caad71a6958aaf72dfce61bac897ad3af6ffb6aa3d299faa0be61fc5f337ded9}
}]Enable flow control on both side. \end{description}
\end{Desc}
\hypertarget{rte__ethdev_8h_a012a874434677984af1f026ad585dd0d}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+nb\+\_\+pools@{rte\+\_\+eth\+\_\+nb\+\_\+pools}}
\index{rte\+\_\+eth\+\_\+nb\+\_\+pools@{rte\+\_\+eth\+\_\+nb\+\_\+pools}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+nb\+\_\+pools}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+eth\+\_\+nb\+\_\+pools}}\label{rte__ethdev_8h_a012a874434677984af1f026ad585dd0d}
This enum indicates the possible number of queue pools in V\+M\+D\+Q configurations. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{E\+T\+H\+\_\+8\+\_\+\+P\+O\+O\+L\+S@{E\+T\+H\+\_\+8\+\_\+\+P\+O\+O\+L\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+8\+\_\+\+P\+O\+O\+L\+S@{E\+T\+H\+\_\+8\+\_\+\+P\+O\+O\+L\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da308323e3152afc591f57f613d2418eae}{}E\+T\+H\+\_\+8\+\_\+\+P\+O\+O\+L\+S\label{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da308323e3152afc591f57f613d2418eae}
}]8 V\+M\+Dq pools. \index{E\+T\+H\+\_\+16\+\_\+\+P\+O\+O\+L\+S@{E\+T\+H\+\_\+16\+\_\+\+P\+O\+O\+L\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+16\+\_\+\+P\+O\+O\+L\+S@{E\+T\+H\+\_\+16\+\_\+\+P\+O\+O\+L\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da6fc3611a78373485755c1745fd5949f3}{}E\+T\+H\+\_\+16\+\_\+\+P\+O\+O\+L\+S\label{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da6fc3611a78373485755c1745fd5949f3}
}]16 V\+M\+Dq pools. \index{E\+T\+H\+\_\+32\+\_\+\+P\+O\+O\+L\+S@{E\+T\+H\+\_\+32\+\_\+\+P\+O\+O\+L\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+32\+\_\+\+P\+O\+O\+L\+S@{E\+T\+H\+\_\+32\+\_\+\+P\+O\+O\+L\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da84c1f9fff8d568cc7718cacfe503ee40}{}E\+T\+H\+\_\+32\+\_\+\+P\+O\+O\+L\+S\label{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da84c1f9fff8d568cc7718cacfe503ee40}
}]32 V\+M\+Dq pools. \index{E\+T\+H\+\_\+64\+\_\+\+P\+O\+O\+L\+S@{E\+T\+H\+\_\+64\+\_\+\+P\+O\+O\+L\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+64\+\_\+\+P\+O\+O\+L\+S@{E\+T\+H\+\_\+64\+\_\+\+P\+O\+O\+L\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da6d8ac01047480b34f6963a0d9d21ddf2}{}E\+T\+H\+\_\+64\+\_\+\+P\+O\+O\+L\+S\label{rte__ethdev_8h_a012a874434677984af1f026ad585dd0da6d8ac01047480b34f6963a0d9d21ddf2}
}]64 V\+M\+Dq pools. \end{description}
\end{Desc}
\hypertarget{rte__ethdev_8h_afb320893bc8887d4fa065488519edeeb}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+nb\+\_\+tcs@{rte\+\_\+eth\+\_\+nb\+\_\+tcs}}
\index{rte\+\_\+eth\+\_\+nb\+\_\+tcs@{rte\+\_\+eth\+\_\+nb\+\_\+tcs}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+nb\+\_\+tcs}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+eth\+\_\+nb\+\_\+tcs}}\label{rte__ethdev_8h_afb320893bc8887d4fa065488519edeeb}
This enum indicates the possible number of traffic classes in D\+C\+B configratioins \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{E\+T\+H\+\_\+4\+\_\+\+T\+C\+S@{E\+T\+H\+\_\+4\+\_\+\+T\+C\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+4\+\_\+\+T\+C\+S@{E\+T\+H\+\_\+4\+\_\+\+T\+C\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_afb320893bc8887d4fa065488519edeeba82966bcf7c00158fa5771d54f2933ee3}{}E\+T\+H\+\_\+4\+\_\+\+T\+C\+S\label{rte__ethdev_8h_afb320893bc8887d4fa065488519edeeba82966bcf7c00158fa5771d54f2933ee3}
}]4 T\+Cs with D\+C\+B. \index{E\+T\+H\+\_\+8\+\_\+\+T\+C\+S@{E\+T\+H\+\_\+8\+\_\+\+T\+C\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+8\+\_\+\+T\+C\+S@{E\+T\+H\+\_\+8\+\_\+\+T\+C\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_afb320893bc8887d4fa065488519edeeba497a51c3c8a7607c5ad5b6a0e52c0bec}{}E\+T\+H\+\_\+8\+\_\+\+T\+C\+S\label{rte__ethdev_8h_afb320893bc8887d4fa065488519edeeba497a51c3c8a7607c5ad5b6a0e52c0bec}
}]8 T\+Cs with D\+C\+B. \end{description}
\end{Desc}
\hypertarget{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3e}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+rx\+\_\+mq\+\_\+mode@{rte\+\_\+eth\+\_\+rx\+\_\+mq\+\_\+mode}}
\index{rte\+\_\+eth\+\_\+rx\+\_\+mq\+\_\+mode@{rte\+\_\+eth\+\_\+rx\+\_\+mq\+\_\+mode}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+rx\+\_\+mq\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+eth\+\_\+rx\+\_\+mq\+\_\+mode}}\label{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3e}
A set of values to identify what method is to be used to route packets to multiple queues. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+N\+O\+N\+E@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+N\+O\+N\+E}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+N\+O\+N\+E@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+N\+O\+N\+E}}\item[{\em 
\hypertarget{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea4600ff07419327deb9b8534bc66daf19}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+N\+O\+N\+E\label{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea4600ff07419327deb9b8534bc66daf19}
}]None of D\+C\+B,R\+S\+S or V\+M\+D\+Q mode \index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+R\+S\+S@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+R\+S\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+R\+S\+S@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+R\+S\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eaa06694239b7ecf1efa3c9243b9e7b4c0}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+R\+S\+S\label{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eaa06694239b7ecf1efa3c9243b9e7b4c0}
}]For R\+X side, only R\+S\+S is on \index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B}}\item[{\em 
\hypertarget{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eaf85cf063ed90d84431c8b187d5a28e18}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B\label{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eaf85cf063ed90d84431c8b187d5a28e18}
}]For R\+X side,only D\+C\+B is on. \index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea4874831bf9e11694ddcc277a63081525}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S\label{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea4874831bf9e11694ddcc277a63081525}
}]Both D\+C\+B and R\+S\+S enable \index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y}}\item[{\em 
\hypertarget{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea66316d2ff53011a3209207734c124f3c}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y\label{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea66316d2ff53011a3209207734c124f3c}
}]Only V\+M\+D\+Q, no R\+S\+S nor D\+C\+B \index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+R\+S\+S@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+R\+S\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+R\+S\+S@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+R\+S\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea2986c2bbbe392a5e9edade916d25ab5a}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+R\+S\+S\label{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3ea2986c2bbbe392a5e9edade916d25ab5a}
}]R\+S\+S mode with V\+M\+D\+Q \index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B}}\item[{\em 
\hypertarget{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eae4fac92d0a259418226116609963a13d}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\label{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eae4fac92d0a259418226116609963a13d}
}]Use V\+M\+D\+Q+\+D\+C\+B to route traffic to queues \index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eaed91aee4ae666352679780578589a121}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+R\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\+\_\+\+R\+S\+S\label{rte__ethdev_8h_a586b8e86131b4ec0ccaf464e847ccf3eaed91aee4ae666352679780578589a121}
}]Enable both V\+M\+D\+Q and D\+C\+B in V\+M\+Dq \end{description}
\end{Desc}
\hypertarget{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+tx\+\_\+mq\+\_\+mode@{rte\+\_\+eth\+\_\+tx\+\_\+mq\+\_\+mode}}
\index{rte\+\_\+eth\+\_\+tx\+\_\+mq\+\_\+mode@{rte\+\_\+eth\+\_\+tx\+\_\+mq\+\_\+mode}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+tx\+\_\+mq\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+eth\+\_\+tx\+\_\+mq\+\_\+mode}}\label{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5}
A set of values to identify what method is to be used to transmit packets using multi-\/\+T\+Cs. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+N\+O\+N\+E@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+N\+O\+N\+E}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+N\+O\+N\+E@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+N\+O\+N\+E}}\item[{\em 
\hypertarget{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5aada568551470d5f419cd2f3d6b6bfedc}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+N\+O\+N\+E\label{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5aada568551470d5f419cd2f3d6b6bfedc}
}]It is in neither D\+C\+B nor V\+T mode. \index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+D\+C\+B@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+D\+C\+B}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+D\+C\+B@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+D\+C\+B}}\item[{\em 
\hypertarget{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5ae53e78000f917e8d801a4cc9e354626d}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+D\+C\+B\label{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5ae53e78000f917e8d801a4cc9e354626d}
}]For T\+X side,only D\+C\+B is on. \index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B}}\item[{\em 
\hypertarget{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5a82109e803fcd709168e1ef8aa511dd97}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+D\+C\+B\label{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5a82109e803fcd709168e1ef8aa511dd97}
}]For T\+X side,both D\+C\+B and V\+T is on. \index{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y@{E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y}}\item[{\em 
\hypertarget{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5a54923bde9b70a40e8455495d45747a9a}{}E\+T\+H\+\_\+\+M\+Q\+\_\+\+T\+X\+\_\+\+V\+M\+D\+Q\+\_\+\+O\+N\+L\+Y\label{rte__ethdev_8h_a4834f572f4dd4e46d81ad09b7d5fffd5a54923bde9b70a40e8455495d45747a9a}
}]Only V\+T on, no D\+C\+B \end{description}
\end{Desc}
\hypertarget{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+fdir\+\_\+mode@{rte\+\_\+fdir\+\_\+mode}}
\index{rte\+\_\+fdir\+\_\+mode@{rte\+\_\+fdir\+\_\+mode}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+fdir\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+fdir\+\_\+mode}}\label{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88}
Flow Director setting modes\+: none (default), signature or perfect. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+N\+E@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+N\+E}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+N\+E@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+N\+E}}\item[{\em 
\hypertarget{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88a49cef59325a47ce26833bc05a45575d6}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+N\+E\label{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88a49cef59325a47ce26833bc05a45575d6}
}]Disable F\+D\+I\+R support. \index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+G\+N\+A\+T\+U\+R\+E@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+G\+N\+A\+T\+U\+R\+E}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+G\+N\+A\+T\+U\+R\+E@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+G\+N\+A\+T\+U\+R\+E}}\item[{\em 
\hypertarget{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88a999048853d885e0ebd9d6cb836a2e6bf}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+G\+N\+A\+T\+U\+R\+E\label{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88a999048853d885e0ebd9d6cb836a2e6bf}
}]Enable F\+D\+I\+R signature filter mode. \index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+P\+E\+R\+F\+E\+C\+T@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+P\+E\+R\+F\+E\+C\+T}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+P\+E\+R\+F\+E\+C\+T@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+P\+E\+R\+F\+E\+C\+T}}\item[{\em 
\hypertarget{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88a52832673f79e3b7680f3233fe51065c7}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+P\+E\+R\+F\+E\+C\+T\label{rte__ethdev_8h_ac1f701a3e5754496d2dff0063717bd88a52832673f79e3b7680f3233fe51065c7}
}]Enable F\+D\+I\+R perfect filter mode. \end{description}
\end{Desc}
\hypertarget{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+fdir\+\_\+pballoc\+\_\+type@{rte\+\_\+fdir\+\_\+pballoc\+\_\+type}}
\index{rte\+\_\+fdir\+\_\+pballoc\+\_\+type@{rte\+\_\+fdir\+\_\+pballoc\+\_\+type}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+fdir\+\_\+pballoc\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+fdir\+\_\+pballoc\+\_\+type}}\label{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70}
Memory space that can be configured to store Flow Director filters in the board memory. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+64\+K@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+64\+K}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+64\+K@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+64\+K}}\item[{\em 
\hypertarget{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70aeb67d5bf14d3e6c963eb627e8c8abc8e}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+64\+K\label{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70aeb67d5bf14d3e6c963eb627e8c8abc8e}
}]64k. \index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+128\+K@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+128\+K}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+128\+K@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+128\+K}}\item[{\em 
\hypertarget{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70a4c095c272b86375f3b29c3ce23ca238d}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+128\+K\label{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70a4c095c272b86375f3b29c3ce23ca238d}
}]128k. \index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+256\+K@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+256\+K}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+256\+K@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+256\+K}}\item[{\em 
\hypertarget{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70ab9e7b2208dc797c9e913fb6b003f0548}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+P\+B\+A\+L\+L\+O\+C\+\_\+256\+K\label{rte__ethdev_8h_a9eda431989b68c708c7a875d71592a70ab9e7b2208dc797c9e913fb6b003f0548}
}]256k. \end{description}
\end{Desc}
\hypertarget{rte__ethdev_8h_acf7335105af297398262762ce692765b}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+fdir\+\_\+status\+\_\+mode@{rte\+\_\+fdir\+\_\+status\+\_\+mode}}
\index{rte\+\_\+fdir\+\_\+status\+\_\+mode@{rte\+\_\+fdir\+\_\+status\+\_\+mode}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+fdir\+\_\+status\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+fdir\+\_\+status\+\_\+mode}}\label{rte__ethdev_8h_acf7335105af297398262762ce692765b}
Select report mode of F\+D\+I\+R hash information in R\+X descriptors. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+N\+O\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+N\+O\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+N\+O\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+N\+O\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_acf7335105af297398262762ce692765bac24f0fb424f6be0210378292be1add92}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+N\+O\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\label{rte__ethdev_8h_acf7335105af297398262762ce692765bac24f0fb424f6be0210378292be1add92}
}]Never report F\+D\+I\+R hash. \index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_acf7335105af297398262762ce692765bab49c02f6409e08d0dedae3d57ab17507}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\label{rte__ethdev_8h_acf7335105af297398262762ce692765bab49c02f6409e08d0dedae3d57ab17507}
}]Only report F\+D\+I\+R hash for matching pkts. \index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+L\+W\+A\+Y\+S@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+L\+W\+A\+Y\+S}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+L\+W\+A\+Y\+S@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+L\+W\+A\+Y\+S}}\item[{\em 
\hypertarget{rte__ethdev_8h_acf7335105af297398262762ce692765bad952da675964dab34452bb9efa07ad46}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+L\+W\+A\+Y\+S\label{rte__ethdev_8h_acf7335105af297398262762ce692765bad952da675964dab34452bb9efa07ad46}
}]Always report F\+D\+I\+R hash. \end{description}
\end{Desc}
\hypertarget{rte__ethdev_8h_ab3327734f777895234ece5ea5de0c780}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+iptype@{rte\+\_\+iptype}}
\index{rte\+\_\+iptype@{rte\+\_\+iptype}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+iptype}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+iptype}}\label{rte__ethdev_8h_ab3327734f777895234ece5ea5de0c780}
Select I\+Pv4 or I\+Pv6 F\+D\+I\+R filters. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V4@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V4}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V4@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V4}}\item[{\em 
\hypertarget{rte__ethdev_8h_ab3327734f777895234ece5ea5de0c780aebec00f336b0666124aa17ad435f4cf4}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V4\label{rte__ethdev_8h_ab3327734f777895234ece5ea5de0c780aebec00f336b0666124aa17ad435f4cf4}
}]I\+Pv4. \index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V6@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V6}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V6@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V6}}\item[{\em 
\hypertarget{rte__ethdev_8h_ab3327734f777895234ece5ea5de0c780abe40d851439cafc8416031dc11aaa635}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+I\+P\+T\+Y\+P\+E\+\_\+\+I\+P\+V6\label{rte__ethdev_8h_ab3327734f777895234ece5ea5de0c780abe40d851439cafc8416031dc11aaa635}
}]I\+Pv6. \end{description}
\end{Desc}
\hypertarget{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+l4type@{rte\+\_\+l4type}}
\index{rte\+\_\+l4type@{rte\+\_\+l4type}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+l4type}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf rte\+\_\+l4type}}\label{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712}
Possible l4type of F\+D\+I\+R filters. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+N\+O\+N\+E@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+N\+O\+N\+E}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+N\+O\+N\+E@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+N\+O\+N\+E}}\item[{\em 
\hypertarget{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712afe1df6f7bd34e30c30f7194c17e0ba51}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+N\+O\+N\+E\label{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712afe1df6f7bd34e30c30f7194c17e0ba51}
}]None. \index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+U\+D\+P@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+U\+D\+P}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+U\+D\+P@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+U\+D\+P}}\item[{\em 
\hypertarget{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712acf8d433c8a6cac2f2f5297926a096edc}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+U\+D\+P\label{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712acf8d433c8a6cac2f2f5297926a096edc}
}]U\+D\+P. \index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+T\+C\+P@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+T\+C\+P}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+T\+C\+P@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+T\+C\+P}}\item[{\em 
\hypertarget{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712a5ba555e38f0fb9a9af263102d4d7e3b3}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+T\+C\+P\label{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712a5ba555e38f0fb9a9af263102d4d7e3b3}
}]T\+C\+P. \index{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+S\+C\+T\+P@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+S\+C\+T\+P}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+S\+C\+T\+P@{R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+S\+C\+T\+P}}\item[{\em 
\hypertarget{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712a92739d6622f4172deb1a9027322a66fc}{}R\+T\+E\+\_\+\+F\+D\+I\+R\+\_\+\+L4\+T\+Y\+P\+E\+\_\+\+S\+C\+T\+P\label{rte__ethdev_8h_a438bfb53a537ee87e81104affb6a0712a92739d6622f4172deb1a9027322a66fc}
}]S\+C\+T\+P. \end{description}
\end{Desc}


\subsection{Function Documentation}
\hypertarget{rte__ethdev_8h_a249a40c851f6228c72e65867618e5f49}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+allmulticast\+\_\+disable@{rte\+\_\+eth\+\_\+allmulticast\+\_\+disable}}
\index{rte\+\_\+eth\+\_\+allmulticast\+\_\+disable@{rte\+\_\+eth\+\_\+allmulticast\+\_\+disable}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+allmulticast\+\_\+disable}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+allmulticast\+\_\+disable (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a249a40c851f6228c72e65867618e5f49}
Disable the receipt of all multicast frames by an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_a8432a0c27f9802ace08debf905f85d9a}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+allmulticast\+\_\+enable@{rte\+\_\+eth\+\_\+allmulticast\+\_\+enable}}
\index{rte\+\_\+eth\+\_\+allmulticast\+\_\+enable@{rte\+\_\+eth\+\_\+allmulticast\+\_\+enable}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+allmulticast\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+allmulticast\+\_\+enable (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a8432a0c27f9802ace08debf905f85d9a}
Enable the receipt of any multicast frame by an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_a98ccfba7aea644ec8b64ed13957139aa}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+allmulticast\+\_\+get@{rte\+\_\+eth\+\_\+allmulticast\+\_\+get}}
\index{rte\+\_\+eth\+\_\+allmulticast\+\_\+get@{rte\+\_\+eth\+\_\+allmulticast\+\_\+get}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+allmulticast\+\_\+get}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+allmulticast\+\_\+get (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a98ccfba7aea644ec8b64ed13957139aa}
Return the value of allmulticast mode for an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (1) if allmulticast is enabled
\item (0) if allmulticast is disabled.
\item (-\/1) on error 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_af2dbe6cbeb42b005f0103f566d578094}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+2tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+2tuple\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+2tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+2tuple\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+2tuple\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+2tuple\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index, }
\item[{struct {\bf rte\+\_\+2tuple\+\_\+filter} $\ast$}]{filter, }
\item[{uint16\+\_\+t}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_af2dbe6cbeb42b005f0103f566d578094}
Add a new 2tuple filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of 2tuple filter. \\
\hline
{\em filter} & The pointer to the structure describing the 2tuple filter rule. The {\itshape \hyperlink{structrte__2tuple__filter}{rte\+\_\+2tuple\+\_\+filter}} structure includes the values of the different fields to match\+: protocol, dst\+\_\+port and tcp\+\_\+flags if the protocol is tcp type. \\
\hline
{\em rx\+\_\+queue} & The index of the R\+X queue where to store R\+X packets matching the added 2tuple filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support 2tuple filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_aaa28adafa65a4f47d4aeceaf1b08381b}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+5tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+5tuple\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+5tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+5tuple\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+5tuple\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+5tuple\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index, }
\item[{struct {\bf rte\+\_\+5tuple\+\_\+filter} $\ast$}]{filter, }
\item[{uint16\+\_\+t}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_aaa28adafa65a4f47d4aeceaf1b08381b}
Add a new 5tuple filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of 5tuple filter. \\
\hline
{\em filter} & The pointer to the structure describing the 5tuple filter rule. The {\itshape \hyperlink{structrte__5tuple__filter}{rte\+\_\+5tuple\+\_\+filter}} structure includes the values of the different fields to match\+: dst src I\+P, dst src port, protocol and relative masks \\
\hline
{\em rx\+\_\+queue} & The index of the R\+X queue where to store R\+X packets matching the added 5tuple filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support 5tuple filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_acb0dceb40fbe1866728d7dc9b1984edc}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+ethertype\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+ethertype\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+ethertype\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+ethertype\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+ethertype\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+ethertype\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index, }
\item[{struct {\bf rte\+\_\+ethertype\+\_\+filter} $\ast$}]{filter, }
\item[{uint16\+\_\+t}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_acb0dceb40fbe1866728d7dc9b1984edc}
Add a new ethertype filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of ethertype filter. \\
\hline
{\em filter} & The pointer to the structure describing the ethertype filter rule. The {\itshape \hyperlink{structrte__ethertype__filter}{rte\+\_\+ethertype\+\_\+filter}} structure includes the values of the different fields to match\+: ethertype and priority in vlan tag. priority in vlan tag is not supported for E1000 dev. \\
\hline
{\em rx\+\_\+queue} & The index of the R\+X queue where to store R\+X packets matching the added ethertype filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support ethertype filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a6082f80ffda75e5f22a612d473bfbbd0}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+flex\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+flex\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+flex\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+flex\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+flex\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+flex\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index, }
\item[{struct {\bf rte\+\_\+flex\+\_\+filter} $\ast$}]{filter, }
\item[{uint16\+\_\+t}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a6082f80ffda75e5f22a612d473bfbbd0}
Add a new flex filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of flex filter. \\
\hline
{\em filter} & The pointer to the structure describing the flex filter rule. The {\itshape \hyperlink{structrte__flex__filter}{rte\+\_\+flex\+\_\+filter}} structure includes the values of the different fields to match\+: the dwords (first len bytes of packet ) and relative masks. \\
\hline
{\em rx\+\_\+queue} & The index of the R\+X queue where to store R\+X packets matching the added flex filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flex filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct.
\item (-\/\+E\+N\+O\+E\+N\+T) if no enabled filter in this index. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a21729867669488dc2f22d923a856a966}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+syn\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+syn\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+syn\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+syn\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+syn\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+add\+\_\+syn\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+syn\+\_\+filter} $\ast$}]{filter, }
\item[{uint16\+\_\+t}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a21729867669488dc2f22d923a856a966}
add syn filter


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em rx\+\_\+queue} & The index of R\+X queue where to store R\+X packets matching the syn filter. \\
\hline
{\em filter} & The pointer to the structure describing the syn filter rule. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_af20aa121231e3e0a9e705619ebf84983}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+allocate@{rte\+\_\+eth\+\_\+dev\+\_\+allocate}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+allocate@{rte\+\_\+eth\+\_\+dev\+\_\+allocate}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+allocate}]{\setlength{\rightskip}{0pt plus 5cm}struct rte\+\_\+eth\+\_\+dev$\ast$ rte\+\_\+eth\+\_\+dev\+\_\+allocate (
\begin{DoxyParamCaption}
\item[{const char $\ast$}]{name}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_af20aa121231e3e0a9e705619ebf84983}
Function for internal use by dummy drivers primarily, e.\+g. ring-\/based driver. Allocates a new ethdev slot for an ethernet device and returns the pointer to that slot for the driver to use.


\begin{DoxyParams}{Parameters}
{\em name} & Unique identifier name for each Ethernet device \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Slot in the rte\+\_\+dev\+\_\+devices array for a new device; 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ab067ba3ed3c3e663ec0e2e45721baa73}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+show@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+show}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+show@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+show}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+show}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+show (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{event, }
\item[{uint32\+\_\+t $\ast$}]{state}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ab067ba3ed3c3e663ec0e2e45721baa73}
Return bypass state when given event occurs.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em event} & The bypass event
\begin{DoxyItemize}
\item (1) Main power on (power button is pushed)
\item (2) Auxiliary power on (power supply is being plugged)
\item (3) Main power off (system shutdown and power supply is left plugged in)
\item (4) Auxiliary power off (power supply is being unplugged)
\item (5) Display or set the watchdog timer 
\end{DoxyItemize}\\
\hline
{\em state} & The bypass state when given event occurred.
\begin{DoxyItemize}
\item (1) Normal mode
\item (2) Bypass mode
\item (3) Isolate mode 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_afde602eff86b7574cbd961ee1b41ee7f}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+store@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+store}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+store@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+store}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+store}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+event\+\_\+store (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{event, }
\item[{uint32\+\_\+t}]{state}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_afde602eff86b7574cbd961ee1b41ee7f}
Set bypass state when given event occurs.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em event} & The bypass event
\begin{DoxyItemize}
\item (1) Main power on (power button is pushed)
\item (2) Auxiliary power on (power supply is being plugged)
\item (3) Main power off (system shutdown and power supply is left plugged in)
\item (4) Auxiliary power off (power supply is being unplugged)
\item (5) Display or set the watchdog timer 
\end{DoxyItemize}\\
\hline
{\em state} & The assigned state when given event occurs.
\begin{DoxyItemize}
\item (1) Normal mode
\item (2) Bypass mode
\item (3) Isolate mode 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a65c1155e6337a225bb25f09b445ff5f1}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+init@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+init}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+init@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+init}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+init}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+init (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a65c1155e6337a225bb25f09b445ff5f1}
Initialize bypass logic. This function needs to be called before executing any other bypass A\+P\+I.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_af2094bade4ba6174124a5a3b56991833}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+set@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+set}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+set@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+set}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+set}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+set (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t $\ast$}]{new\+\_\+state}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_af2094bade4ba6174124a5a3b56991833}
Set bypass state


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em state} & The current bypass state.
\begin{DoxyItemize}
\item (1) Normal mode
\item (2) Bypass mode
\item (3) Isolate mode 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ad3e74e4854876fbc91ee6c3f164b2e13}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+show@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+show}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+show@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+show}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+show}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+state\+\_\+show (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t $\ast$}]{state}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ad3e74e4854876fbc91ee6c3f164b2e13}
Return bypass state.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em state} & The return bypass state.
\begin{DoxyItemize}
\item (1) Normal mode
\item (2) Bypass mode
\item (3) Isolate mode 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a11c874ce7b7411063749681bdae7b976}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+ver\+\_\+show@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+ver\+\_\+show}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+ver\+\_\+show@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+ver\+\_\+show}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+ver\+\_\+show}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+ver\+\_\+show (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t $\ast$}]{ver}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a11c874ce7b7411063749681bdae7b976}
Get bypass firmware version.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em ver} & The firmware version \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ab1bdf2f73208a71e3184e7110dd772ce}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+reset@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+reset}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+reset@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+reset}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+reset}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+reset (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ab1bdf2f73208a71e3184e7110dd772ce}
Reset bypass watchdog timer


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a92494342ed7227bd54a9d13a9a96ccf9}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+timeout\+\_\+show@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+timeout\+\_\+show}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+timeout\+\_\+show@{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+timeout\+\_\+show}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+timeout\+\_\+show}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+bypass\+\_\+wd\+\_\+timeout\+\_\+show (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t $\ast$}]{wd\+\_\+timeout}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a92494342ed7227bd54a9d13a9a96ccf9}
Return bypass watchdog timeout in seconds


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em wd\+\_\+timeout} & The return watchdog timeout. \char`\"{}0\char`\"{} represents timer expired
\begin{DoxyItemize}
\item (0) 0 seconds (timer is off)
\item (1) 1.\+5 seconds
\item (2) 2 seconds
\item (3) 3 seconds
\item (4) 4 seconds
\item (5) 8 seconds
\item (6) 16 seconds
\item (7) 32 seconds 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a9f1527b4d69614354984ae65fc72362b}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+register@{rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+register}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+register@{rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+register}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+register}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+register (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{enum {\bf rte\+\_\+eth\+\_\+event\+\_\+type}}]{event, }
\item[{{\bf rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn}}]{cb\+\_\+fn, }
\item[{void $\ast$}]{cb\+\_\+arg}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a9f1527b4d69614354984ae65fc72362b}
Register a callback function for specific port id.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & Port id. \\
\hline
{\em event} & Event interested. \\
\hline
{\em cb\+\_\+fn} & User supplied callback function to be called. \\
\hline
{\em cb\+\_\+arg} & Pointer to the parameters for the registered callback.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item On success, zero.
\item On failure, a negative value. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_af56829d8b02096b6a55bed7b5038aaad}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+unregister@{rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+unregister}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+unregister@{rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+unregister}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+unregister}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+callback\+\_\+unregister (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{enum {\bf rte\+\_\+eth\+\_\+event\+\_\+type}}]{event, }
\item[{{\bf rte\+\_\+eth\+\_\+dev\+\_\+cb\+\_\+fn}}]{cb\+\_\+fn, }
\item[{void $\ast$}]{cb\+\_\+arg}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_af56829d8b02096b6a55bed7b5038aaad}
Unregister a callback function for specific port id.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & Port id. \\
\hline
{\em event} & Event interested. \\
\hline
{\em cb\+\_\+fn} & User supplied callback function to be called. \\
\hline
{\em cb\+\_\+arg} & Pointer to the parameters for the registered callback. -\/1 means to remove all for the same callback address and same event.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item On success, zero.
\item On failure, a negative value. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_af8f303682c9ee2aa48d58ffd812d842d}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+close@{rte\+\_\+eth\+\_\+dev\+\_\+close}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+close@{rte\+\_\+eth\+\_\+dev\+\_\+close}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+close}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+dev\+\_\+close (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_af8f303682c9ee2aa48d58ffd812d842d}
Close an Ethernet device. The device cannot be restarted!


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+configure@{rte\+\_\+eth\+\_\+dev\+\_\+configure}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+configure@{rte\+\_\+eth\+\_\+dev\+\_\+configure}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+configure}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+configure (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{nb\+\_\+rx\+\_\+queue, }
\item[{uint16\+\_\+t}]{nb\+\_\+tx\+\_\+queue, }
\item[{const struct {\bf rte\+\_\+eth\+\_\+conf} $\ast$}]{eth\+\_\+conf}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}
Configure an Ethernet device. This function must be invoked first before any other function in the Ethernet A\+P\+I. This function can also be re-\/invoked when a device is in the stopped state.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device to configure. \\
\hline
{\em nb\+\_\+rx\+\_\+queue} & The number of receive queues to set up for the Ethernet device. \\
\hline
{\em nb\+\_\+tx\+\_\+queue} & The number of transmit queues to set up for the Ethernet device. \\
\hline
{\em eth\+\_\+conf} & The pointer to the configuration data to be used for the Ethernet device. The {\itshape \hyperlink{structrte__eth__conf}{rte\+\_\+eth\+\_\+conf}} structure includes\+:
\begin{DoxyItemize}
\item the hardware offload features to activate, with dedicated fields for each statically configurable offload hardware feature provided by Ethernet devices, such as I\+P checksum or V\+L\+A\+N tag stripping for example.
\item the Receive Side Scaling (R\+S\+S) configuration when using multiple R\+X queues per port.
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
Embedding all configuration information in a single data structure is the more flexible method that allows the addition of new features without changing the syntax of the A\+P\+I. \begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item 0\+: Success, device configured.
\item $<$0\+: Error code returned by the driver configuration function. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ac228551f31e57645c7bb5efd1db2e63d}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+count@{rte\+\_\+eth\+\_\+dev\+\_\+count}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+count@{rte\+\_\+eth\+\_\+dev\+\_\+count}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t rte\+\_\+eth\+\_\+dev\+\_\+count (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ac228551f31e57645c7bb5efd1db2e63d}
Get the total number of Ethernet devices that have been successfully initialized by the \mbox{[}matching\mbox{]} Ethernet driver during the P\+C\+I probing phase. All devices whose port identifier is in the range \mbox{[}0, \hyperlink{rte__ethdev_8h_ac228551f31e57645c7bb5efd1db2e63d}{rte\+\_\+eth\+\_\+dev\+\_\+count()} -\/ 1\mbox{]} can be operated on by network applications.

\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item The total number of usable Ethernet devices. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a4b5782c072f8daebd23a7a048d9b21fc}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+perfect\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+perfect\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+perfect\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+perfect\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+perfect\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+perfect\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+fdir\+\_\+filter} $\ast$}]{fdir\+\_\+filter, }
\item[{uint16\+\_\+t}]{soft\+\_\+id, }
\item[{uint8\+\_\+t}]{rx\+\_\+queue, }
\item[{uint8\+\_\+t}]{drop}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a4b5782c072f8daebd23a7a048d9b21fc}
Add a new perfect filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em fdir\+\_\+filter} & The pointer to the structure describing the perfect filter rule. The {\itshape \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter}} structure includes the values of the different fields to match\+: source and destination I\+P addresses, vlan id, flexbytes, source and destination ports, and so on. I\+Pv6 are not supported. \\
\hline
{\em soft\+\_\+id} & The 16-\/bit value supplied in the field hash.\+fdir.\+id of mbuf for R\+X packets matching the perfect filter. \\
\hline
{\em rx\+\_\+queue} & The index of the R\+X queue where to store R\+X packets matching the added perfect filter defined in fdir\+\_\+filter. \\
\hline
{\em drop} & If drop is set to 1, matching R\+X packets are stored into the R\+X drop queue defined in the \hyperlink{structrte__fdir__conf}{rte\+\_\+fdir\+\_\+conf}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flow director mode.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+N\+O\+S\+Y\+S) if the flow director mode is not configured in perfect mode on {\itshape port\+\_\+id}.
\item (-\/\+E\+I\+N\+V\+A\+L) if the fdir\+\_\+filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a4ef515ffe18b57bed5493bcea90f16d7}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+signature\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+signature\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+signature\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+signature\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+signature\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+add\+\_\+signature\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+fdir\+\_\+filter} $\ast$}]{fdir\+\_\+filter, }
\item[{uint8\+\_\+t}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a4ef515ffe18b57bed5493bcea90f16d7}
Setup a new signature filter rule on an Ethernet device


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em fdir\+\_\+filter} & The pointer to the fdir filter structure describing the signature filter rule. The {\itshape \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter}} structure includes the values of the different fields to match\+: source and destination I\+P addresses, vlan id, flexbytes, source and destination ports, and so on. \\
\hline
{\em rx\+\_\+queue} & The index of the R\+X queue where to store R\+X packets matching the added signature filter defined in fdir\+\_\+filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flow director mode.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+N\+O\+S\+Y\+S) if the F\+D\+I\+R mode is not configured in signature mode on {\itshape port\+\_\+id}.
\item (-\/\+E\+I\+N\+V\+A\+L) if the fdir\+\_\+filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a546527cc9b28e1a37a4e0be5f951243e}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+get\+\_\+infos@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+get\+\_\+infos}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+get\+\_\+infos@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+get\+\_\+infos}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+get\+\_\+infos}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+get\+\_\+infos (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+eth\+\_\+fdir} $\ast$}]{fdir}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a546527cc9b28e1a37a4e0be5f951243e}
Retrieve the flow director information of an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em fdir} & A pointer to a structure of type {\itshape rte\+\_\+eth\+\_\+dev\+\_\+fdir} to be filled with the flow director information of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flow director mode.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+N\+O\+S\+Y\+S) if the flow director mode is not configured on {\itshape port\+\_\+id}. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_aae57f0c90e84bf440e0499dd17ab8252}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+perfect\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+perfect\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+perfect\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+perfect\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+perfect\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+perfect\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+fdir\+\_\+filter} $\ast$}]{fdir\+\_\+filter, }
\item[{uint16\+\_\+t}]{soft\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_aae57f0c90e84bf440e0499dd17ab8252}
Remove a perfect filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em fdir\+\_\+filter} & The pointer to the structure describing the perfect filter rule. The {\itshape \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter}} structure includes the values of the different fields to match\+: source and destination I\+P addresses, vlan id, flexbytes, source and destination ports, and so on. I\+Pv6 are not supported. \\
\hline
{\em soft\+\_\+id} & The soft\+\_\+id value provided when adding/updating the removed filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flow director mode.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+N\+O\+S\+Y\+S) if the flow director mode is not configured in perfect mode on {\itshape port\+\_\+id}.
\item (-\/\+E\+I\+N\+V\+A\+L) if the fdir\+\_\+filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ad3fdd145f92f7195411165dcb25e4ff9}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+signature\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+signature\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+signature\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+signature\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+signature\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+remove\+\_\+signature\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+fdir\+\_\+filter} $\ast$}]{fdir\+\_\+ftr}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ad3fdd145f92f7195411165dcb25e4ff9}
Remove a signature filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em fdir\+\_\+ftr} & The pointer to the structure describing the signature filter rule. The {\itshape \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter}} structure includes the values of the different fields to match\+: source and destination I\+P addresses, vlan id, flexbytes, source and destination ports, and so on. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flow director mode.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+N\+O\+S\+Y\+S) if the flow director mode is not configured in signature mode on {\itshape port\+\_\+id}.
\item (-\/\+E\+I\+N\+V\+A\+L) if the fdir\+\_\+filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ab99d956b16278a9fd05e9068f04031ec}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+set\+\_\+masks@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+set\+\_\+masks}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+set\+\_\+masks@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+set\+\_\+masks}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+set\+\_\+masks}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+set\+\_\+masks (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+fdir\+\_\+masks} $\ast$}]{fdir\+\_\+mask}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ab99d956b16278a9fd05e9068f04031ec}
Configure globally the masks for flow director mode for an Ethernet device. For example, the device can match packets with only the first 24 bits of the I\+Pv4 source address.

The following fields can be masked\+: I\+Pv4 addresses and L4 port numbers. The following fields can be either enabled or disabled completely for the matching functionality\+: V\+L\+A\+N I\+D tag; V\+L\+A\+N Priority + C\+F\+I bit; Flexible 2-\/byte tuple. I\+Pv6 masks are not supported.

All filters must comply with the masks previously configured. For example, with a mask equal to 255.\+255.\+255.\+0 for the source I\+Pv4 address, all I\+Pv4 filters must be created with a source I\+Pv4 address that fits the \char`\"{}\+X.\+X.\+X.\+0\char`\"{} format.

This function flushes all filters that have been previously added in the device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em fdir\+\_\+mask} & The pointer to the fdir mask structure describing relevant headers fields and relevant bits to use when matching packets addresses and ports. I\+Pv6 masks are not supported. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flow director mode.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+N\+O\+S\+Y\+S) if the flow director mode is not configured in perfect mode on {\itshape port\+\_\+id}.
\item (-\/\+E\+I\+N\+V\+A\+L) if the fdir\+\_\+filter information is not correct 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a025b75c743312a2ca328bb4f3c6e5df1}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+perfect\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+perfect\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+perfect\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+perfect\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+perfect\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+perfect\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+fdir\+\_\+filter} $\ast$}]{fdir\+\_\+filter, }
\item[{uint16\+\_\+t}]{soft\+\_\+id, }
\item[{uint8\+\_\+t}]{rx\+\_\+queue, }
\item[{uint8\+\_\+t}]{drop}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a025b75c743312a2ca328bb4f3c6e5df1}
Update a perfect filter rule on an Ethernet device. If the rule doesn\textquotesingle{}t exits, it is created.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em fdir\+\_\+filter} & The pointer to the structure describing the perfect filter rule. The {\itshape \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter}} structure includes the values of the different fields to match\+: source and destination I\+P addresses, vlan id, flexbytes, source and destination ports, and so on. I\+Pv6 are not supported. \\
\hline
{\em soft\+\_\+id} & The 16-\/bit value supplied in the field hash.\+fdir.\+id of mbuf for R\+X packets matching the perfect filter. \\
\hline
{\em rx\+\_\+queue} & The index of the R\+X queue where to store R\+X packets matching the added perfect filter defined in fdir\+\_\+filter. \\
\hline
{\em drop} & If drop is set to 1, matching R\+X packets are stored into the R\+X drop queue defined in the \hyperlink{structrte__fdir__conf}{rte\+\_\+fdir\+\_\+conf}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flow director mode.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+N\+O\+S\+Y\+S) if the flow director mode is not configured in perfect mode on {\itshape port\+\_\+id}.
\item (-\/\+E\+I\+N\+V\+A\+L) if the fdir\+\_\+filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ae13340acf9108d1ef878ab82e3c53a22}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+signature\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+signature\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+signature\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+signature\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+signature\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+fdir\+\_\+update\+\_\+signature\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+fdir\+\_\+filter} $\ast$}]{fdir\+\_\+ftr, }
\item[{uint8\+\_\+t}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ae13340acf9108d1ef878ab82e3c53a22}
Update a signature filter rule on an Ethernet device. If the rule doesn\textquotesingle{}t exits, it is created.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em fdir\+\_\+ftr} & The pointer to the structure describing the signature filter rule. The {\itshape \hyperlink{structrte__fdir__filter}{rte\+\_\+fdir\+\_\+filter}} structure includes the values of the different fields to match\+: source and destination I\+P addresses, vlan id, flexbytes, source and destination ports, and so on. \\
\hline
{\em rx\+\_\+queue} & The index of the R\+X queue where to store R\+X packets matching the added signature filter defined in fdir\+\_\+ftr. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flow director mode.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+N\+O\+S\+Y\+S) if the flow director mode is not configured in signature mode on {\itshape port\+\_\+id}.
\item (-\/\+E\+I\+N\+V\+A\+L) if the fdir\+\_\+filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a42ae9db8ce587e2391fe73aa8e9878f7}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+get@{rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+get}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+get@{rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+get}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+get}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+get (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+eth\+\_\+fc\+\_\+conf} $\ast$}]{fc\+\_\+conf}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a42ae9db8ce587e2391fe73aa8e9878f7}
Get current status of the Ethernet link flow control for Ethernet device


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em fc\+\_\+conf} & The pointer to the structure where to store the flow control parameters. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flow control.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ab55335f4dbf971dddc9dbbbdad08e491}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+set@{rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+set}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+set@{rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+set}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+set}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+flow\+\_\+ctrl\+\_\+set (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+eth\+\_\+fc\+\_\+conf} $\ast$}]{fc\+\_\+conf}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ab55335f4dbf971dddc9dbbbdad08e491}
Configure the Ethernet link flow control for Ethernet device


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em fc\+\_\+conf} & The pointer to the structure of the flow control parameters. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flow control mode.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter
\item (-\/\+E\+I\+O) if flow control setup failure 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a1ebb7d5ecf1468b8c8a3fe5c3f5c2ba3}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+2tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+2tuple\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+2tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+2tuple\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+2tuple\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+2tuple\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index, }
\item[{struct {\bf rte\+\_\+2tuple\+\_\+filter} $\ast$}]{filter, }
\item[{uint16\+\_\+t $\ast$}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a1ebb7d5ecf1468b8c8a3fe5c3f5c2ba3}
Get an 2tuple filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of 2tuple filter. \\
\hline
{\em filter} & A pointer to a structure of type {\itshape \hyperlink{structrte__2tuple__filter}{rte\+\_\+2tuple\+\_\+filter}} to be filled with the information of the 2tuple filter. \\
\hline
{\em rx\+\_\+queue} & A pointer to get the queue index. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support 2tuple filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct.
\item (-\/\+E\+N\+O\+E\+N\+T) if no enabled filter in this index. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ae14a8e975984710a983586220f91500d}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+5tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+5tuple\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+5tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+5tuple\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+5tuple\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+5tuple\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index, }
\item[{struct {\bf rte\+\_\+5tuple\+\_\+filter} $\ast$}]{filter, }
\item[{uint16\+\_\+t $\ast$}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ae14a8e975984710a983586220f91500d}
Get an 5tuple filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of 5tuple filter. \\
\hline
{\em filter} & A pointer to a structure of type {\itshape \hyperlink{structrte__5tuple__filter}{rte\+\_\+5tuple\+\_\+filter}} to be filled with the information of the 5tuple filter. \\
\hline
{\em rx\+\_\+queue} & A pointer to get the queue index. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support 5tuple filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a6ea554d71fc2edf3eb00200c74e63603}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+ethertype\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+ethertype\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+ethertype\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+ethertype\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+ethertype\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+ethertype\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index, }
\item[{struct {\bf rte\+\_\+ethertype\+\_\+filter} $\ast$}]{filter, }
\item[{uint16\+\_\+t $\ast$}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a6ea554d71fc2edf3eb00200c74e63603}
Get an ethertype filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of ethertype filter. \\
\hline
{\em filter} & A pointer to a structure of type {\itshape \hyperlink{structrte__ethertype__filter}{rte\+\_\+ethertype\+\_\+filter}} to be filled with the information of the Ethertype filter. \\
\hline
{\em rx\+\_\+queue} & A pointer to get the queue index. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support ethertype filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct.
\item (-\/\+E\+N\+O\+E\+N\+T) if no enabled filter in this index. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a135b7836dd15a5273e1657269a7e73b2}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+flex\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+flex\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+flex\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+flex\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+flex\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+flex\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index, }
\item[{struct {\bf rte\+\_\+flex\+\_\+filter} $\ast$}]{filter, }
\item[{uint16\+\_\+t $\ast$}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a135b7836dd15a5273e1657269a7e73b2}
Get an flex filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of flex filter. \\
\hline
{\em filter} & A pointer to a structure of type {\itshape \hyperlink{structrte__flex__filter}{rte\+\_\+flex\+\_\+filter}} to be filled with the information of the flex filter. \\
\hline
{\em rx\+\_\+queue} & A pointer to get the queue index. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flex filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct.
\item (-\/\+E\+N\+O\+E\+N\+T) if no enabled filter in this index. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a89b91165080d12c057cb82c7f38a0d44}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+mtu@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+mtu}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+mtu@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+mtu}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+mtu}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+mtu (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t $\ast$}]{mtu}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a89b91165080d12c057cb82c7f38a0d44}
Retrieve the M\+T\+U of an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em mtu} & A pointer to a uint16\+\_\+t where the retrieved M\+T\+U is to be stored. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a8edffbdf8ae12681211230535f711992}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+syn\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+syn\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+syn\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+syn\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+syn\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+syn\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+syn\+\_\+filter} $\ast$}]{filter, }
\item[{uint16\+\_\+t $\ast$}]{rx\+\_\+queue}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a8edffbdf8ae12681211230535f711992}
get syn filter


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em filter} & The pointer to the structure describing the syn filter. \\
\hline
{\em rx\+\_\+queue} & A pointer to get the queue index of syn filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ae94784b4dde62cbbeedc3b3bed14dc1f}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+vlan\+\_\+offload@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+vlan\+\_\+offload}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+vlan\+\_\+offload@{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+vlan\+\_\+offload}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+vlan\+\_\+offload}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+get\+\_\+vlan\+\_\+offload (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ae94784b4dde62cbbeedc3b3bed14dc1f}
Read V\+L\+A\+N Offload configuration from an Ethernet device


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item ($>$0) if successful. Bit mask to indicate E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+O\+F\+F\+L\+O\+A\+D E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+O\+F\+F\+L\+O\+A\+D E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+O\+F\+F\+L\+O\+A\+D
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a469a98f6245c85d14f58af8f73168d8b}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+info\+\_\+get@{rte\+\_\+eth\+\_\+dev\+\_\+info\+\_\+get}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+info\+\_\+get@{rte\+\_\+eth\+\_\+dev\+\_\+info\+\_\+get}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+info\+\_\+get}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+dev\+\_\+info\+\_\+get (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct rte\+\_\+eth\+\_\+dev\+\_\+info $\ast$}]{dev\+\_\+info}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a469a98f6245c85d14f58af8f73168d8b}
Retrieve the contextual information of an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em dev\+\_\+info} & A pointer to a structure of type {\itshape rte\+\_\+eth\+\_\+dev\+\_\+info} to be filled with the contextual information of the Ethernet device. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_aa2b81750086f5f9e55cf65e5cf9f2c58}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+add@{rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+add}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+add@{rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+add}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+add}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+add (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{struct {\bf ether\+\_\+addr} $\ast$}]{mac\+\_\+addr, }
\item[{uint32\+\_\+t}]{pool}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_aa2b81750086f5f9e55cf65e5cf9f2c58}
Add a M\+A\+C address to an internal array of addresses used to enable whitelist filtering to accept packets only if the destination M\+A\+C address matches.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em mac\+\_\+addr} & The M\+A\+C address to add. \\
\hline
{\em pool} & V\+M\+Dq pool index to associate address with (if V\+M\+Dq is enabled). If V\+M\+Dq is not enabled, this should be set to 0. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successfully added or {\itshape mac\+\_\+addr" was already added.}
\item {\itshape (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support this feature.}
\item {\itshape (-\/\+E\+N\+O\+D\+E\+V) if $\ast$port} is invalid.
\item (-\/\+E\+N\+O\+S\+P\+C) if no more M\+A\+C addresses can be added.
\item (-\/\+E\+I\+N\+V\+A\+L) if M\+A\+C address is invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ad6dce3e24e3443c64da7f5ace3ddf36b}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+remove@{rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+remove}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+remove@{rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+remove}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+remove}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+mac\+\_\+addr\+\_\+remove (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{struct {\bf ether\+\_\+addr} $\ast$}]{mac\+\_\+addr}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ad6dce3e24e3443c64da7f5ace3ddf36b}
Remove a M\+A\+C address from the internal array of addresses.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em mac\+\_\+addr} & M\+A\+C address to remove. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful, or {\itshape mac\+\_\+addr} didn\textquotesingle{}t exist.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port} invalid.
\item (-\/\+E\+A\+D\+D\+R\+I\+N\+U\+S\+E) if attempting to remove the default M\+A\+C address 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a03eb9093c037eb9ea96f8e6551e71ea5}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+priority\+\_\+flow\+\_\+ctrl\+\_\+set@{rte\+\_\+eth\+\_\+dev\+\_\+priority\+\_\+flow\+\_\+ctrl\+\_\+set}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+priority\+\_\+flow\+\_\+ctrl\+\_\+set@{rte\+\_\+eth\+\_\+dev\+\_\+priority\+\_\+flow\+\_\+ctrl\+\_\+set}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+priority\+\_\+flow\+\_\+ctrl\+\_\+set}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+priority\+\_\+flow\+\_\+ctrl\+\_\+set (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+eth\+\_\+pfc\+\_\+conf} $\ast$}]{pfc\+\_\+conf}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a03eb9093c037eb9ea96f8e6551e71ea5}
Configure the Ethernet priority flow control under D\+C\+B environment for Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em pfc\+\_\+conf} & The pointer to the structure of the priority flow control parameters. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support priority flow control mode.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter
\item (-\/\+E\+I\+O) if flow control setup failure 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_aefcfa984fc0d74cc64867f62a9588d5a}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+2tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+2tuple\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+2tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+2tuple\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+2tuple\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+2tuple\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_aefcfa984fc0d74cc64867f62a9588d5a}
remove a 2tuple filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of 2tuple filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support 2tuple filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_acc0f7d77dd40c342f2d06f6fbe763d62}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+5tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+5tuple\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+5tuple\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+5tuple\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+5tuple\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+5tuple\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_acc0f7d77dd40c342f2d06f6fbe763d62}
remove a 5tuple filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of 5tuple filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support 5tuple filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a86b7eac06b4a7e58f330bf719969abe3}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+ethertype\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+ethertype\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+ethertype\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+ethertype\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+ethertype\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+ethertype\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a86b7eac06b4a7e58f330bf719969abe3}
remove an ethertype filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of ethertype filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support ethertype filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_af9893d23d25a911fbdc5b5adac8c4c46}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+flex\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+flex\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+flex\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+flex\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+flex\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+flex\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{index}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_af9893d23d25a911fbdc5b5adac8c4c46}
remove a flex filter rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em index} & The identifier of flex filter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support flex filter.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the filter information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_af000f142f2cd529df2afdae5f2af0f47}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+syn\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+syn\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+syn\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+syn\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+syn\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+remove\+\_\+syn\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_af000f142f2cd529df2afdae5f2af0f47}
remove syn filter


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a65ab8e6bf1417381440d51f49bffafc1}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+conf\+\_\+get@{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+conf\+\_\+get}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+conf\+\_\+get@{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+conf\+\_\+get}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+conf\+\_\+get}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+conf\+\_\+get (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+eth\+\_\+rss\+\_\+conf} $\ast$}]{rss\+\_\+conf}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a65ab8e6bf1417381440d51f49bffafc1}
Retrieve current configuration of Receive Side Scaling hash computation of Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em rss\+\_\+conf} & Where to store the current R\+S\+S hash configuration of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+D\+E\+V) if port identifier is invalid.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support R\+S\+S. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ac6444b5ab7f425c7ccb02a980cecce52}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+update@{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+update}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+update@{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+update}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+update}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+hash\+\_\+update (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+eth\+\_\+rss\+\_\+conf} $\ast$}]{rss\+\_\+conf}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ac6444b5ab7f425c7ccb02a980cecce52}
Configuration of Receive Side Scaling hash computation of Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em rss\+\_\+conf} & The new configuration to use for R\+S\+S hash computation on the port. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+D\+E\+V) if port identifier is invalid.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ac80e7b9b2ec61bd9ac760da4b5d09e77}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+query@{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+query}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+query@{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+query}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+query}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+query (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{struct {\bf rte\+\_\+eth\+\_\+rss\+\_\+reta} $\ast$}]{reta\+\_\+conf}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ac80e7b9b2ec61bd9ac760da4b5d09e77}
Query Redirection Table(\+R\+E\+T\+A) of Receive Side Scaling of Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em reta\+\_\+conf} & R\+E\+T\+A to query. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_aa851e1a7beae2bdbd80e4194fdcf6558}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+update@{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+update}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+update@{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+update}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+update}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+rss\+\_\+reta\+\_\+update (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{struct {\bf rte\+\_\+eth\+\_\+rss\+\_\+reta} $\ast$}]{reta\+\_\+conf}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_aa851e1a7beae2bdbd80e4194fdcf6558}
Update Redirection Table(\+R\+E\+T\+A) of Receive Side Scaling of Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em reta\+\_\+conf} & R\+E\+T\+A to update. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a1fd9012303eae348ada932a671b752bc}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+down@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+down}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+down@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+down}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+down}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+down (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a1fd9012303eae348ada932a671b752bc}
Link down an Ethernet device. The device rx/tx functionality will be disabled if success, and it can be re-\/enabled with a call to \hyperlink{rte__ethdev_8h_ad29198523ea850aa2045bc8654f62574}{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+up()}


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_ad29198523ea850aa2045bc8654f62574}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+up@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+up}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+up@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+up}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+up}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+link\+\_\+up (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ad29198523ea850aa2045bc8654f62574}
Link up an Ethernet device.

Set device link up will re-\/enable the device rx/tx functionality after it is previously set device linked down.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item 0\+: Success, Ethernet device linked up.
\item $<$0\+: Error code of the driver device link up function. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ab1f4a53ed758fe04a9e4f554a4d500e0}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+mtu@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+mtu}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+mtu@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+mtu}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+mtu}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+mtu (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{mtu}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ab1f4a53ed758fe04a9e4f554a4d500e0}
Change the M\+T\+U of an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em mtu} & A uint16\+\_\+t for the M\+T\+U to be applied. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if operation is not supported.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if {\itshape mtu} invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ad7ea35870991fb68a574d69fc74d186a}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+rx\+\_\+queue\+\_\+stats\+\_\+mapping@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+rx\+\_\+queue\+\_\+stats\+\_\+mapping}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+rx\+\_\+queue\+\_\+stats\+\_\+mapping@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+rx\+\_\+queue\+\_\+stats\+\_\+mapping}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+rx\+\_\+queue\+\_\+stats\+\_\+mapping}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+rx\+\_\+queue\+\_\+stats\+\_\+mapping (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{rx\+\_\+queue\+\_\+id, }
\item[{uint8\+\_\+t}]{stat\+\_\+idx}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ad7ea35870991fb68a574d69fc74d186a}
Set a mapping for the specified receive queue to the specified per-\/queue statistics counter.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em rx\+\_\+queue\+\_\+id} & The index of the receive queue for which a queue stats mapping is required. The value must be in the range \mbox{[}0, nb\+\_\+rx\+\_\+queue -\/ 1\mbox{]} previously supplied to \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure()}. \\
\hline
{\em stat\+\_\+idx} & The per-\/queue packet statistics functionality number that the receive queue is to be assigned. The value must be in the range \mbox{[}0, R\+T\+E\+\_\+\+M\+A\+X\+\_\+\+E\+T\+H\+P\+O\+R\+T\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+S\+T\+A\+T\+S\+\_\+\+M\+A\+P\+S -\/ 1\mbox{]}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Zero if successful. Non-\/zero otherwise. 
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a3fb6267902e47293ef419cb44dd1d54c}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+tx\+\_\+queue\+\_\+stats\+\_\+mapping@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+tx\+\_\+queue\+\_\+stats\+\_\+mapping}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+tx\+\_\+queue\+\_\+stats\+\_\+mapping@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+tx\+\_\+queue\+\_\+stats\+\_\+mapping}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+tx\+\_\+queue\+\_\+stats\+\_\+mapping}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+tx\+\_\+queue\+\_\+stats\+\_\+mapping (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{tx\+\_\+queue\+\_\+id, }
\item[{uint8\+\_\+t}]{stat\+\_\+idx}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a3fb6267902e47293ef419cb44dd1d54c}
Set a mapping for the specified transmit queue to the specified per-\/queue statistics counter.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em tx\+\_\+queue\+\_\+id} & The index of the transmit queue for which a queue stats mapping is required. The value must be in the range \mbox{[}0, nb\+\_\+tx\+\_\+queue -\/ 1\mbox{]} previously supplied to \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure()}. \\
\hline
{\em stat\+\_\+idx} & The per-\/queue packet statistics functionality number that the transmit queue is to be assigned. The value must be in the range \mbox{[}0, R\+T\+E\+\_\+\+M\+A\+X\+\_\+\+E\+T\+H\+P\+O\+R\+T\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+S\+T\+A\+T\+S\+\_\+\+M\+A\+P\+S -\/ 1\mbox{]}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Zero if successful. Non-\/zero otherwise. 
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ad02ac76da48829829a067d2f2ab3d59b}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rx@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rx}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rx@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rx}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rx}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rx (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint16\+\_\+t}]{vf, }
\item[{uint8\+\_\+t}]{on}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ad02ac76da48829829a067d2f2ab3d59b}
Enable or disable a V\+F traffic receive of an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em vf} & V\+F id. \\
\hline
{\em on} & 1 -\/ Enable a V\+F traffic receive. 0 -\/ Disable a V\+F traffic receive. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a0a19a56a4540b023b5d6ddb759f79d37}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rxmode@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rxmode}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rxmode@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rxmode}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rxmode}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+rxmode (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint16\+\_\+t}]{vf, }
\item[{uint16\+\_\+t}]{rx\+\_\+mode, }
\item[{uint8\+\_\+t}]{on}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a0a19a56a4540b023b5d6ddb759f79d37}
Set R\+X L2 Filtering mode of a V\+F of an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em vf} & V\+F id. \\
\hline
{\em rx\+\_\+mode} & The R\+X mode mask, which is one or more of accepting Untagged Packets, packets that match the P\+F\+U\+T\+A table, Broadcast and Multicast Promiscuous. E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+U\+N\+T\+A\+G,E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+H\+A\+S\+H\+\_\+\+U\+C, E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+B\+R\+O\+A\+D\+C\+A\+S\+T and E\+T\+H\+\_\+\+V\+M\+D\+Q\+\_\+\+A\+C\+C\+E\+P\+T\+\_\+\+M\+U\+L\+T\+I\+C\+A\+S\+T will be used in rx\+\_\+mode. \\
\hline
{\em on} & 1 -\/ Enable a V\+F R\+X mode. 0 -\/ Disable a V\+F R\+X mode. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a267488519b53e4eea68fa23347d31c0c}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+tx@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+tx}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+tx@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+tx}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+tx}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+tx (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint16\+\_\+t}]{vf, }
\item[{uint8\+\_\+t}]{on}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a267488519b53e4eea68fa23347d31c0c}
Enable or disable a V\+F traffic transmit of the Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em vf} & V\+F id. \\
\hline
{\em on} & 1 -\/ Enable a V\+F traffic transmit. 0 -\/ Disable a V\+F traffic transmit. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a8d04b22971d05ea8c7db12342b1333a0}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+vlan\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+vlan\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+vlan\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+vlan\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+vlan\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vf\+\_\+vlan\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint16\+\_\+t}]{vlan\+\_\+id, }
\item[{uint64\+\_\+t}]{vf\+\_\+mask, }
\item[{uint8\+\_\+t}]{vlan\+\_\+on}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a8d04b22971d05ea8c7db12342b1333a0}
Enable/\+Disable hardware V\+F V\+L\+A\+N filtering by an Ethernet device of received V\+L\+A\+N packets tagged with a given V\+L\+A\+N Tag Identifier.


\begin{DoxyParams}{Parameters}
{\em port} & id The port identifier of the Ethernet device. \\
\hline
{\em vlan\+\_\+id} & The V\+L\+A\+N Tag Identifier whose filtering must be enabled or disabled. \\
\hline
{\em vf\+\_\+mask} & Bitmap listing which V\+Fs participate in the V\+L\+A\+N filtering. \\
\hline
{\em vlan\+\_\+on} & 1 -\/ Enable V\+Fs V\+L\+A\+N filtering. 0 -\/ Disable V\+Fs V\+L\+A\+N filtering. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_adf909eed7c681230644ea0ec2ad5ef6f}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+ether\+\_\+type@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+ether\+\_\+type}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+ether\+\_\+type@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+ether\+\_\+type}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+ether\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+ether\+\_\+type (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{tag\+\_\+type}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_adf909eed7c681230644ea0ec2ad5ef6f}
Set the Outer V\+L\+A\+N Ether Type by an Ethernet device, it can be inserted to the V\+L\+A\+N Header. This is a register setup available on some Intel N\+I\+C, not but all, please check the data sheet for availability.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em tag\+\_\+type} & The Tag Protocol I\+D \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+S\+U\+P) if hardware-\/assisted V\+L\+A\+N T\+P\+I\+D setup is not supported.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ad5de5f589820b7b65b8197150cb2feaf}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+offload@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+offload}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+offload@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+offload}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+offload}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+offload (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{int}]{offload\+\_\+mask}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ad5de5f589820b7b65b8197150cb2feaf}
Set V\+L\+A\+N offload configuration on an Ethernet device Enable/\+Disable Extended V\+L\+A\+N by an Ethernet device, This is a register setup available on some Intel N\+I\+C, not but all, please check the data sheet for availability. Enable/\+Disable V\+L\+A\+N Strip can be done on rx queue for certain N\+I\+C, but here the configuration is applied on the port level.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em offload\+\_\+mask} & The V\+L\+A\+N Offload bit mask can be mixed use with \char`\"{}\+O\+R\char`\"{} E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+S\+T\+R\+I\+P\+\_\+\+O\+F\+F\+L\+O\+A\+D E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+O\+F\+F\+L\+O\+A\+D E\+T\+H\+\_\+\+V\+L\+A\+N\+\_\+\+E\+X\+T\+E\+N\+D\+\_\+\+O\+F\+F\+L\+O\+A\+D \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+S\+U\+P) if hardware-\/assisted V\+L\+A\+N filtering not configured.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_afde16bf1f8ff2d660678f597c6fd4896}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+pvid@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+pvid}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+pvid@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+pvid}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+pvid}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+pvid (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{pvid, }
\item[{int}]{on}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_afde16bf1f8ff2d660678f597c6fd4896}
Set port based T\+X V\+L\+A\+N insersion on or off.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em pvid} & Port based T\+X V\+L\+A\+N identifier togeth with user priority. \\
\hline
{\em on} & Turn on or off the port based T\+X V\+L\+A\+N insertion.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item negative if failed. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a15fd035ce805444a3df4738a5c53fa62}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+strip\+\_\+on\+\_\+queue@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+strip\+\_\+on\+\_\+queue}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+strip\+\_\+on\+\_\+queue@{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+strip\+\_\+on\+\_\+queue}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+strip\+\_\+on\+\_\+queue}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+set\+\_\+vlan\+\_\+strip\+\_\+on\+\_\+queue (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{rx\+\_\+queue\+\_\+id, }
\item[{int}]{on}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a15fd035ce805444a3df4738a5c53fa62}
Enable/\+Disable hardware V\+L\+A\+N Strip by a rx queue of an Ethernet device. 82599/\+X540 can support V\+L\+A\+N stripping at the rx queue level


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em rx\+\_\+queue\+\_\+id} & The index of the receive queue for which a queue stats mapping is required. The value must be in the range \mbox{[}0, nb\+\_\+rx\+\_\+queue -\/ 1\mbox{]} previously supplied to \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure()}. \\
\hline
{\em on} & If 1, Enable V\+L\+A\+N Stripping of the receive queue of the Ethernet port. If 0, Disable V\+L\+A\+N Stripping of the receive queue of the Ethernet port. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+S\+U\+P) if hardware-\/assisted V\+L\+A\+N stripping not configured.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if {\itshape rx\+\_\+queue\+\_\+id} invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ab6cdec593efa6b9809e711ade3a2fe24}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+start@{rte\+\_\+eth\+\_\+dev\+\_\+start}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+start@{rte\+\_\+eth\+\_\+dev\+\_\+start}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+start (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ab6cdec593efa6b9809e711ade3a2fe24}
Start an Ethernet device.

The device start step is the last one and consists of setting the configured offload features and in starting the transmit and the receive units of the device. On success, all basic functions exported by the Ethernet A\+P\+I (link status, receive/transmit, and so on) can be invoked.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item 0\+: Success, Ethernet device started.
\item $<$0\+: Error code of the driver device start function. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a322fa275f154022db7bce02ee95e5612}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+stop@{rte\+\_\+eth\+\_\+dev\+\_\+stop}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+stop@{rte\+\_\+eth\+\_\+dev\+\_\+stop}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+stop}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+dev\+\_\+stop (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a322fa275f154022db7bce02ee95e5612}
Stop an Ethernet device. The device can be restarted with a call to \hyperlink{rte__ethdev_8h_ab6cdec593efa6b9809e711ade3a2fe24}{rte\+\_\+eth\+\_\+dev\+\_\+start()}


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_aeebec36d812fa2f8fb26ebcfc6697ff4}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+all\+\_\+hash\+\_\+table\+\_\+set@{rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+all\+\_\+hash\+\_\+table\+\_\+set}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+all\+\_\+hash\+\_\+table\+\_\+set@{rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+all\+\_\+hash\+\_\+table\+\_\+set}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+all\+\_\+hash\+\_\+table\+\_\+set}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+all\+\_\+hash\+\_\+table\+\_\+set (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{on}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_aeebec36d812fa2f8fb26ebcfc6697ff4}
Updates all unicast hash bitmaps for receiving packet with any Unicast Ethernet M\+A\+C addresses,the packet is routed to all V\+Fs for which the R\+X mode is accept packets that match the unicast hash table.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em on} & 1 -\/ Set all unicast hash bitmaps for receiving all the Ethernet M\+A\+C addresses 0 -\/ Clear all unicast hash bitmaps \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a309791aea821c7024dd6922ddf0cc4af}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+hash\+\_\+table\+\_\+set@{rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+hash\+\_\+table\+\_\+set}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+hash\+\_\+table\+\_\+set@{rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+hash\+\_\+table\+\_\+set}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+hash\+\_\+table\+\_\+set}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+uc\+\_\+hash\+\_\+table\+\_\+set (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{struct {\bf ether\+\_\+addr} $\ast$}]{addr, }
\item[{uint8\+\_\+t}]{on}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a309791aea821c7024dd6922ddf0cc4af}
Updates unicast hash table for receiving packet with the given destination M\+A\+C address, and the packet is routed to all V\+Fs for which the R\+X mode is accept packets that match the unicast hash table.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em addr} & Unicast M\+A\+C address. \\
\hline
{\em on} & 1 -\/ Set an unicast hash bit for receiving packets with the M\+A\+C address. 0 -\/ Clear an unicast hash bit. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a76b4af0fa671325b33ce8841b96ae997}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+vlan\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+vlan\+\_\+filter}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+vlan\+\_\+filter@{rte\+\_\+eth\+\_\+dev\+\_\+vlan\+\_\+filter}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+vlan\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+vlan\+\_\+filter (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{vlan\+\_\+id, }
\item[{int}]{on}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a76b4af0fa671325b33ce8841b96ae997}
Enable/\+Disable hardware filtering by an Ethernet device of received V\+L\+A\+N packets tagged with a given V\+L\+A\+N Tag Identifier.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em vlan\+\_\+id} & The V\+L\+A\+N Tag Identifier whose filtering must be enabled or disabled. \\
\hline
{\em on} & If $>$ 0, enable V\+L\+A\+N filtering of V\+L\+A\+N packets tagged with {\itshape vlan\+\_\+id}. Otherwise, disable V\+L\+A\+N filtering of V\+L\+A\+N packets tagged with {\itshape vlan\+\_\+id}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+S\+U\+P) if hardware-\/assisted V\+L\+A\+N filtering not configured.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+N\+O\+S\+Y\+S) if V\+L\+A\+N filtering on {\itshape port\+\_\+id} disabled.
\item (-\/\+E\+I\+N\+V\+A\+L) if {\itshape vlan\+\_\+id} $>$ 4095. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ac114558859d52cf2117e93efe6ab0630}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+dev\+\_\+wd\+\_\+timeout\+\_\+store@{rte\+\_\+eth\+\_\+dev\+\_\+wd\+\_\+timeout\+\_\+store}}
\index{rte\+\_\+eth\+\_\+dev\+\_\+wd\+\_\+timeout\+\_\+store@{rte\+\_\+eth\+\_\+dev\+\_\+wd\+\_\+timeout\+\_\+store}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+dev\+\_\+wd\+\_\+timeout\+\_\+store}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+dev\+\_\+wd\+\_\+timeout\+\_\+store (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{timeout}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ac114558859d52cf2117e93efe6ab0630}
Set bypass watchdog timeout count.


\begin{DoxyParams}{Parameters}
{\em port} & The port identifier of the Ethernet device. \\
\hline
{\em state} & The timeout to be set.
\begin{DoxyItemize}
\item (0) 0 seconds (timer is off)
\item (1) 1.\+5 seconds
\item (2) 2 seconds
\item (3) 3 seconds
\item (4) 4 seconds
\item (5) 8 seconds
\item (6) 16 seconds
\item (7) 32 seconds 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ac00483521d3e5274d2976a78525d507e}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+led\+\_\+off@{rte\+\_\+eth\+\_\+led\+\_\+off}}
\index{rte\+\_\+eth\+\_\+led\+\_\+off@{rte\+\_\+eth\+\_\+led\+\_\+off}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+led\+\_\+off}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+led\+\_\+off (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ac00483521d3e5274d2976a78525d507e}
Turn off the L\+E\+D on the Ethernet device. This function turns off the L\+E\+D on the Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if underlying hardware O\+R driver doesn\textquotesingle{}t support that operation.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ac7098a4ca8bc507c3064719ba96be8f9}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+led\+\_\+on@{rte\+\_\+eth\+\_\+led\+\_\+on}}
\index{rte\+\_\+eth\+\_\+led\+\_\+on@{rte\+\_\+eth\+\_\+led\+\_\+on}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+led\+\_\+on}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+led\+\_\+on (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ac7098a4ca8bc507c3064719ba96be8f9}
Turn on the L\+E\+D on the Ethernet device. This function turns on the L\+E\+D on the Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if underlying hardware O\+R driver doesn\textquotesingle{}t support that operation.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a1ceaee11c58efd9c12ef7d2f99f87445}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+link\+\_\+get@{rte\+\_\+eth\+\_\+link\+\_\+get}}
\index{rte\+\_\+eth\+\_\+link\+\_\+get@{rte\+\_\+eth\+\_\+link\+\_\+get}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+link\+\_\+get}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+link\+\_\+get (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+eth\+\_\+link} $\ast$}]{link}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a1ceaee11c58efd9c12ef7d2f99f87445}
Retrieve the status (O\+N/\+O\+F\+F), the speed (in Mbps) and the mode (H\+A\+L\+F-\/\+D\+U\+P\+L\+E\+X or F\+U\+L\+L-\/\+D\+U\+P\+L\+E\+X) of the physical link of an Ethernet device. It might need to wait up to 9 seconds in it.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em link} & A pointer to an {\itshape \hyperlink{structrte__eth__link}{rte\+\_\+eth\+\_\+link}} structure to be filled with the status, the speed and the mode of the Ethernet device link. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_a6908b1ef94c95ef85af851e6705a5f93}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+link\+\_\+get\+\_\+nowait@{rte\+\_\+eth\+\_\+link\+\_\+get\+\_\+nowait}}
\index{rte\+\_\+eth\+\_\+link\+\_\+get\+\_\+nowait@{rte\+\_\+eth\+\_\+link\+\_\+get\+\_\+nowait}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+link\+\_\+get\+\_\+nowait}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+link\+\_\+get\+\_\+nowait (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+eth\+\_\+link} $\ast$}]{link}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a6908b1ef94c95ef85af851e6705a5f93}
Retrieve the status (O\+N/\+O\+F\+F), the speed (in Mbps) and the mode (H\+A\+L\+F-\/\+D\+U\+P\+L\+E\+X or F\+U\+L\+L-\/\+D\+U\+P\+L\+E\+X) of the physical link of an Ethernet device. It is a no-\/wait version of \hyperlink{rte__ethdev_8h_a1ceaee11c58efd9c12ef7d2f99f87445}{rte\+\_\+eth\+\_\+link\+\_\+get()}.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em link} & A pointer to an {\itshape \hyperlink{structrte__eth__link}{rte\+\_\+eth\+\_\+link}} structure to be filled with the status, the speed and the mode of the Ethernet device link. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_a5686df2817980236f2c4f1cc72dd2c30}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+macaddr\+\_\+get@{rte\+\_\+eth\+\_\+macaddr\+\_\+get}}
\index{rte\+\_\+eth\+\_\+macaddr\+\_\+get@{rte\+\_\+eth\+\_\+macaddr\+\_\+get}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+macaddr\+\_\+get}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+macaddr\+\_\+get (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf ether\+\_\+addr} $\ast$}]{mac\+\_\+addr}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a5686df2817980236f2c4f1cc72dd2c30}
Retrieve the Ethernet address of an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em mac\+\_\+addr} & A pointer to a structure of type {\itshape \hyperlink{structether__addr}{ether\+\_\+addr}} to be filled with the Ethernet address of the Ethernet device. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_a6cca95dda28adc353f571499b9e027f9}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+reset@{rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+reset}}
\index{rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+reset@{rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+reset}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+reset}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+reset (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint8\+\_\+t}]{rule\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a6cca95dda28adc353f571499b9e027f9}
Reset a traffic mirroring rule on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em rule\+\_\+id} & The index of traffic mirroring rule, we support four separated rules. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support this feature.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a71d674fb5acf9b35269713e49c4e5977}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+set@{rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+set}}
\index{rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+set@{rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+set}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+set}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+mirror\+\_\+rule\+\_\+set (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+eth\+\_\+vmdq\+\_\+mirror\+\_\+conf} $\ast$}]{mirror\+\_\+conf, }
\item[{uint8\+\_\+t}]{rule\+\_\+id, }
\item[{uint8\+\_\+t}]{on}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a71d674fb5acf9b35269713e49c4e5977}
Set a traffic mirroring rule on an Ethernet device


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em mirror\+\_\+conf} & The pointer to the traffic mirroring structure describing the mirroring rule. The {\itshape rte\+\_\+eth\+\_\+vm\+\_\+mirror\+\_\+conf} structure includes the type of mirroring rule, destination pool and the value of rule if enable vlan or pool mirroring.\\
\hline
{\em rule\+\_\+id} & The index of traffic mirroring rule, we support four separated rules. \\
\hline
{\em on} & 1 -\/ Enable a mirroring rule. 0 -\/ Disable a mirroring rule. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support this feature.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if the mr\+\_\+conf information is not correct. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_af115d34c99a974996a9b70bdee86a58b}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+promiscuous\+\_\+disable@{rte\+\_\+eth\+\_\+promiscuous\+\_\+disable}}
\index{rte\+\_\+eth\+\_\+promiscuous\+\_\+disable@{rte\+\_\+eth\+\_\+promiscuous\+\_\+disable}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+promiscuous\+\_\+disable}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+promiscuous\+\_\+disable (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_af115d34c99a974996a9b70bdee86a58b}
Disable receipt in promiscuous mode for an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_aa8064b25aee324bdbbf779ea23d55f49}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+promiscuous\+\_\+enable@{rte\+\_\+eth\+\_\+promiscuous\+\_\+enable}}
\index{rte\+\_\+eth\+\_\+promiscuous\+\_\+enable@{rte\+\_\+eth\+\_\+promiscuous\+\_\+enable}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+promiscuous\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+promiscuous\+\_\+enable (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_aa8064b25aee324bdbbf779ea23d55f49}
Enable receipt in promiscuous mode for an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_a3569838a05625c5dbbaaad74872fcfd4}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+promiscuous\+\_\+get@{rte\+\_\+eth\+\_\+promiscuous\+\_\+get}}
\index{rte\+\_\+eth\+\_\+promiscuous\+\_\+get@{rte\+\_\+eth\+\_\+promiscuous\+\_\+get}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+promiscuous\+\_\+get}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+promiscuous\+\_\+get (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a3569838a05625c5dbbaaad74872fcfd4}
Return the value of promiscuous mode for an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (1) if promiscuous is enabled
\item (0) if promiscuous is disabled.
\item (-\/1) on error 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a5ac93faa0f3f69545ca121dcfd9433f5}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+rx\+\_\+burst@{rte\+\_\+eth\+\_\+rx\+\_\+burst}}
\index{rte\+\_\+eth\+\_\+rx\+\_\+burst@{rte\+\_\+eth\+\_\+rx\+\_\+burst}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+rx\+\_\+burst}]{\setlength{\rightskip}{0pt plus 5cm}static uint16\+\_\+t rte\+\_\+eth\+\_\+rx\+\_\+burst (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{queue\+\_\+id, }
\item[{struct {\bf rte\+\_\+mbuf} $\ast$$\ast$}]{rx\+\_\+pkts, }
\item[{uint16\+\_\+t}]{nb\+\_\+pkts}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}\label{rte__ethdev_8h_a5ac93faa0f3f69545ca121dcfd9433f5}
Retrieve a burst of input packets from a receive queue of an Ethernet device. The retrieved packets are stored in {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} structures whose pointers are supplied in the {\itshape rx\+\_\+pkts} array.

The \hyperlink{rte__ethdev_8h_a5ac93faa0f3f69545ca121dcfd9433f5}{rte\+\_\+eth\+\_\+rx\+\_\+burst()} function loops, parsing the R\+X ring of the receive queue, up to {\itshape nb\+\_\+pkts} packets, and for each completed R\+X descriptor in the ring, it performs the following operations\+:


\begin{DoxyItemize}
\item Initialize the {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} data structure associated with the R\+X descriptor according to the information provided by the N\+I\+C into that R\+X descriptor.
\item Store the {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} data structure into the next entry of the {\itshape rx\+\_\+pkts} array.
\item Replenish the R\+X descriptor with a new {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} buffer allocated from the memory pool associated with the receive queue at initialization time.
\end{DoxyItemize}

When retrieving an input packet that was scattered by the controller into multiple receive descriptors, the \hyperlink{rte__ethdev_8h_a5ac93faa0f3f69545ca121dcfd9433f5}{rte\+\_\+eth\+\_\+rx\+\_\+burst()} function appends the associated {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} buffers to the first buffer of the packet.

The \hyperlink{rte__ethdev_8h_a5ac93faa0f3f69545ca121dcfd9433f5}{rte\+\_\+eth\+\_\+rx\+\_\+burst()} function returns the number of packets actually retrieved, which is the number of {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} data structures effectively supplied into the {\itshape rx\+\_\+pkts} array. A return value equal to {\itshape nb\+\_\+pkts} indicates that the R\+X queue contained at least {\itshape rx\+\_\+pkts} packets, and this is likely to signify that other received packets remain in the input queue. Applications implementing a \char`\"{}retrieve as much received packets as possible\char`\"{} policy can check this specific case and keep invoking the \hyperlink{rte__ethdev_8h_a5ac93faa0f3f69545ca121dcfd9433f5}{rte\+\_\+eth\+\_\+rx\+\_\+burst()} function until a value less than {\itshape nb\+\_\+pkts} is returned.

This receive method has the following advantages\+:


\begin{DoxyItemize}
\item It allows a run-\/to-\/completion network stack engine to retrieve and to immediately process received packets in a fast burst-\/oriented approach, avoiding the overhead of unnecessary intermediate packet queue/dequeue operations.
\item Conversely, it also allows an asynchronous-\/oriented processing method to retrieve bursts of received packets and to immediately queue them for further parallel processing by another logical core, for instance. However, instead of having received packets being individually queued by the driver, this approach allows the invoker of the \hyperlink{rte__ethdev_8h_a5ac93faa0f3f69545ca121dcfd9433f5}{rte\+\_\+eth\+\_\+rx\+\_\+burst()} function to queue a burst of retrieved packets at a time and therefore dramatically reduce the cost of enqueue/dequeue operations per packet.
\item It allows the \hyperlink{rte__ethdev_8h_a5ac93faa0f3f69545ca121dcfd9433f5}{rte\+\_\+eth\+\_\+rx\+\_\+burst()} function of the driver to take advantage of burst-\/oriented hardware features (C\+P\+U cache, prefetch instructions, and so on) to minimize the number of C\+P\+U cycles per packet.
\end{DoxyItemize}

To summarize, the proposed receive A\+P\+I enables many burst-\/oriented optimizations in both synchronous and asynchronous packet processing environments with no overhead in both cases.

The \hyperlink{rte__ethdev_8h_a5ac93faa0f3f69545ca121dcfd9433f5}{rte\+\_\+eth\+\_\+rx\+\_\+burst()} function does not provide any error notification to avoid the corresponding overhead. As a hint, the upper-\/level application might check the status of the device link once being systematically returned a 0 value for a given number of tries.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em queue\+\_\+id} & The index of the receive queue from which to retrieve input packets. The value must be in the range \mbox{[}0, nb\+\_\+rx\+\_\+queue -\/ 1\mbox{]} previously supplied to \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure()}. \\
\hline
{\em rx\+\_\+pkts} & The address of an array of pointers to {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} structures that must be large enough to store {\itshape nb\+\_\+pkts} pointers in it. \\
\hline
{\em nb\+\_\+pkts} & The maximum number of packets to retrieve. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The number of packets actually retrieved, which is the number of pointers to {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} structures effectively supplied to the {\itshape rx\+\_\+pkts} array. 
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_ab617761e283b6a5e1c925ab6631e384a}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+rx\+\_\+descriptor\+\_\+done@{rte\+\_\+eth\+\_\+rx\+\_\+descriptor\+\_\+done}}
\index{rte\+\_\+eth\+\_\+rx\+\_\+descriptor\+\_\+done@{rte\+\_\+eth\+\_\+rx\+\_\+descriptor\+\_\+done}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+rx\+\_\+descriptor\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}static int rte\+\_\+eth\+\_\+rx\+\_\+descriptor\+\_\+done (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{queue\+\_\+id, }
\item[{uint16\+\_\+t}]{offset}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}\label{rte__ethdev_8h_ab617761e283b6a5e1c925ab6631e384a}
Check if the D\+D bit of the specific R\+X descriptor in the queue has been set


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em queue\+\_\+id} & The queue id on the specific port.  The offset of the descriptor I\+D from tail. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (1) if the specific D\+D bit is set.
\item (0) if the specific D\+D bit is not set.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a17612542dc1d0df1584819eb41a04b4c}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+count@{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+count}}
\index{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+count@{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+count}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}static uint32\+\_\+t rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+count (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{queue\+\_\+id}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}\label{rte__ethdev_8h_a17612542dc1d0df1584819eb41a04b4c}
Get the number of used descriptors in a specific queue


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em queue\+\_\+id} & The queue id on the specific port. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The number of used descriptors in the specific queue. 
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a8db38c1bb895250a99b217bb24126d8e}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+setup@{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+setup}}
\index{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+setup@{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+setup}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+setup}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+rx\+\_\+queue\+\_\+setup (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{rx\+\_\+queue\+\_\+id, }
\item[{uint16\+\_\+t}]{nb\+\_\+rx\+\_\+desc, }
\item[{unsigned int}]{socket\+\_\+id, }
\item[{const struct {\bf rte\+\_\+eth\+\_\+rxconf} $\ast$}]{rx\+\_\+conf, }
\item[{struct {\bf rte\+\_\+mempool} $\ast$}]{mb\+\_\+pool}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a8db38c1bb895250a99b217bb24126d8e}
Allocate and set up a receive queue for an Ethernet device.

The function allocates a contiguous block of memory for {\itshape nb\+\_\+rx\+\_\+desc} receive descriptors from a memory zone associated with {\itshape socket\+\_\+id} and initializes each receive descriptor with a network buffer allocated from the memory pool {\itshape mb\+\_\+pool}.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em rx\+\_\+queue\+\_\+id} & The index of the receive queue to set up. The value must be in the range \mbox{[}0, nb\+\_\+rx\+\_\+queue -\/ 1\mbox{]} previously supplied to \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure()}. \\
\hline
{\em nb\+\_\+rx\+\_\+desc} & The number of receive descriptors to allocate for the receive ring. \\
\hline
{\em socket\+\_\+id} & The {\itshape socket\+\_\+id} argument is the socket identifier in case of N\+U\+M\+A. The value can be {\itshape S\+O\+C\+K\+E\+T\+\_\+\+I\+D\+\_\+\+A\+N\+Y} if there is no N\+U\+M\+A constraint for the D\+M\+A memory allocated for the receive descriptors of the ring. \\
\hline
{\em rx\+\_\+conf} & The pointer to the configuration data to be used for the receive queue. The {\itshape rx\+\_\+conf} structure contains an {\itshape rx\+\_\+thresh} structure with the values of the Prefetch, Host, and Write-\/\+Back threshold registers of the receive ring. \\
\hline
{\em mb\+\_\+pool} & The pointer to the memory pool from which to allocate {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} network memory buffers to populate each descriptor of the receive ring. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item 0\+: Success, receive queue correctly set up.
\item -\/\+E\+I\+N\+V\+A\+L\+: The size of network buffers which can be allocated from the memory pool does not fit the various buffer sizes allowed by the device controller.
\item -\/\+E\+N\+O\+M\+E\+M\+: Unable to allocate the receive ring descriptors or to allocate network memory buffers from the memory pool when initializing receive descriptors. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_af2f26d83cdddce57512653a811244e22}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+set\+\_\+queue\+\_\+rate\+\_\+limit@{rte\+\_\+eth\+\_\+set\+\_\+queue\+\_\+rate\+\_\+limit}}
\index{rte\+\_\+eth\+\_\+set\+\_\+queue\+\_\+rate\+\_\+limit@{rte\+\_\+eth\+\_\+set\+\_\+queue\+\_\+rate\+\_\+limit}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+set\+\_\+queue\+\_\+rate\+\_\+limit}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+set\+\_\+queue\+\_\+rate\+\_\+limit (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{queue\+\_\+idx, }
\item[{uint16\+\_\+t}]{tx\+\_\+rate}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_af2f26d83cdddce57512653a811244e22}
Set the rate limitation for a queue on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em queue\+\_\+idx} & The queue id. \\
\hline
{\em tx\+\_\+rate} & The tx rate allocated from the total link speed for this queue. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support this feature.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_a84873c5b3c3968e8e18ca3043750f7cd}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+set\+\_\+vf\+\_\+rate\+\_\+limit@{rte\+\_\+eth\+\_\+set\+\_\+vf\+\_\+rate\+\_\+limit}}
\index{rte\+\_\+eth\+\_\+set\+\_\+vf\+\_\+rate\+\_\+limit@{rte\+\_\+eth\+\_\+set\+\_\+vf\+\_\+rate\+\_\+limit}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+set\+\_\+vf\+\_\+rate\+\_\+limit}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+set\+\_\+vf\+\_\+rate\+\_\+limit (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{vf, }
\item[{uint16\+\_\+t}]{tx\+\_\+rate, }
\item[{uint64\+\_\+t}]{q\+\_\+msk}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_a84873c5b3c3968e8e18ca3043750f7cd}
Set the rate limitation for a vf on an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em vf} & V\+F id. \\
\hline
{\em tx\+\_\+rate} & The tx rate allocated from the total link speed for this V\+F id. \\
\hline
{\em q\+\_\+msk} & The queue mask which need to set the rate. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item (0) if successful.
\item (-\/\+E\+N\+O\+T\+S\+U\+P) if hardware doesn\textquotesingle{}t support this feature.
\item (-\/\+E\+N\+O\+D\+E\+V) if {\itshape port\+\_\+id} invalid.
\item (-\/\+E\+I\+N\+V\+A\+L) if bad parameter. 
\end{DoxyItemize}
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_aac7b274a66c959f827a0750eaf22a5cb}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+stats\+\_\+get@{rte\+\_\+eth\+\_\+stats\+\_\+get}}
\index{rte\+\_\+eth\+\_\+stats\+\_\+get@{rte\+\_\+eth\+\_\+stats\+\_\+get}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+stats\+\_\+get}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+stats\+\_\+get (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{struct {\bf rte\+\_\+eth\+\_\+stats} $\ast$}]{stats}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_aac7b274a66c959f827a0750eaf22a5cb}
Retrieve the general I/\+O statistics of an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em stats} & A pointer to a structure of type {\itshape \hyperlink{structrte__eth__stats}{rte\+\_\+eth\+\_\+stats}} to be filled with the values of device counters for the following set of statistics\+:
\begin{DoxyItemize}
\item {\itshape ipackets} with the total of successfully received packets.
\item {\itshape opackets} with the total of successfully transmitted packets.
\item {\itshape ibytes} with the total of successfully received bytes.
\item {\itshape obytes} with the total of successfully transmitted bytes.
\item {\itshape ierrors} with the total of erroneous received packets.
\item {\itshape oerrors} with the total of failed transmitted packets. 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_ac2d4c21999ce13ae488b825e597645a5}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+stats\+\_\+reset@{rte\+\_\+eth\+\_\+stats\+\_\+reset}}
\index{rte\+\_\+eth\+\_\+stats\+\_\+reset@{rte\+\_\+eth\+\_\+stats\+\_\+reset}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+stats\+\_\+reset}]{\setlength{\rightskip}{0pt plus 5cm}void rte\+\_\+eth\+\_\+stats\+\_\+reset (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_ac2d4c21999ce13ae488b825e597645a5}
Reset the general I/\+O statistics of an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
\end{DoxyParams}
\hypertarget{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+tx\+\_\+burst@{rte\+\_\+eth\+\_\+tx\+\_\+burst}}
\index{rte\+\_\+eth\+\_\+tx\+\_\+burst@{rte\+\_\+eth\+\_\+tx\+\_\+burst}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+tx\+\_\+burst}]{\setlength{\rightskip}{0pt plus 5cm}static uint16\+\_\+t rte\+\_\+eth\+\_\+tx\+\_\+burst (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{queue\+\_\+id, }
\item[{struct {\bf rte\+\_\+mbuf} $\ast$$\ast$}]{tx\+\_\+pkts, }
\item[{uint16\+\_\+t}]{nb\+\_\+pkts}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}\label{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}
Send a burst of output packets on a transmit queue of an Ethernet device.

The \hyperlink{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}{rte\+\_\+eth\+\_\+tx\+\_\+burst()} function is invoked to transmit output packets on the output queue {\itshape queue\+\_\+id} of the Ethernet device designated by its {\itshape port\+\_\+id}. The {\itshape nb\+\_\+pkts} parameter is the number of packets to send which are supplied in the {\itshape tx\+\_\+pkts} array of {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} structures. The \hyperlink{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}{rte\+\_\+eth\+\_\+tx\+\_\+burst()} function loops, sending {\itshape nb\+\_\+pkts} packets, up to the number of transmit descriptors available in the T\+X ring of the transmit queue. For each packet to send, the \hyperlink{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}{rte\+\_\+eth\+\_\+tx\+\_\+burst()} function performs the following operations\+:


\begin{DoxyItemize}
\item Pick up the next available descriptor in the transmit ring.
\item Free the network buffer previously sent with that descriptor, if any.
\item Initialize the transmit descriptor with the information provided in the $\ast$rte\+\_\+mbuf data structure.
\end{DoxyItemize}

In the case of a segmented packet composed of a list of {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} buffers, the \hyperlink{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}{rte\+\_\+eth\+\_\+tx\+\_\+burst()} function uses several transmit descriptors of the ring.

The \hyperlink{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}{rte\+\_\+eth\+\_\+tx\+\_\+burst()} function returns the number of packets it actually sent. A return value equal to {\itshape nb\+\_\+pkts} means that all packets have been sent, and this is likely to signify that other output packets could be immediately transmitted again. Applications that implement a \char`\"{}send as many packets to transmit as possible\char`\"{} policy can check this specific case and keep invoking the \hyperlink{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}{rte\+\_\+eth\+\_\+tx\+\_\+burst()} function until a value less than {\itshape nb\+\_\+pkts} is returned.

It is the responsibility of the \hyperlink{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}{rte\+\_\+eth\+\_\+tx\+\_\+burst()} function to transparently free the memory buffers of packets previously sent. This feature is driven by the {\itshape tx\+\_\+free\+\_\+thresh} value supplied to the \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure()} function at device configuration time. When the number of previously sent packets reached the \char`\"{}minimum transmit
packets to free\char`\"{} threshold, the \hyperlink{rte__ethdev_8h_a8053f1efd106a1d939e77f97566846b0}{rte\+\_\+eth\+\_\+tx\+\_\+burst()} function must \mbox{[}attempt to\mbox{]} free the {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} buffers of those packets whose transmission was effectively completed.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em queue\+\_\+id} & The index of the transmit queue through which output packets must be sent. The value must be in the range \mbox{[}0, nb\+\_\+tx\+\_\+queue -\/ 1\mbox{]} previously supplied to \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure()}. \\
\hline
{\em tx\+\_\+pkts} & The address of an array of {\itshape nb\+\_\+pkts} pointers to {\itshape \hyperlink{structrte__mbuf}{rte\+\_\+mbuf}} structures which contain the output packets. \\
\hline
{\em nb\+\_\+pkts} & The maximum number of packets to transmit. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The number of output packets actually stored in transmit descriptors of the transmit ring. The return value can be less than the value of the {\itshape tx\+\_\+pkts} parameter when the transmit ring is full or has been filled up. 
\end{DoxyReturn}
\hypertarget{rte__ethdev_8h_af4b9fe682d4487fb3efecc40d08d04a7}{}\index{rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}!rte\+\_\+eth\+\_\+tx\+\_\+queue\+\_\+setup@{rte\+\_\+eth\+\_\+tx\+\_\+queue\+\_\+setup}}
\index{rte\+\_\+eth\+\_\+tx\+\_\+queue\+\_\+setup@{rte\+\_\+eth\+\_\+tx\+\_\+queue\+\_\+setup}!rte\+\_\+ethdev.\+h@{rte\+\_\+ethdev.\+h}}
\subsubsection[{rte\+\_\+eth\+\_\+tx\+\_\+queue\+\_\+setup}]{\setlength{\rightskip}{0pt plus 5cm}int rte\+\_\+eth\+\_\+tx\+\_\+queue\+\_\+setup (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port\+\_\+id, }
\item[{uint16\+\_\+t}]{tx\+\_\+queue\+\_\+id, }
\item[{uint16\+\_\+t}]{nb\+\_\+tx\+\_\+desc, }
\item[{unsigned int}]{socket\+\_\+id, }
\item[{const struct {\bf rte\+\_\+eth\+\_\+txconf} $\ast$}]{tx\+\_\+conf}
\end{DoxyParamCaption}
)}\label{rte__ethdev_8h_af4b9fe682d4487fb3efecc40d08d04a7}
Allocate and set up a transmit queue for an Ethernet device.


\begin{DoxyParams}{Parameters}
{\em port\+\_\+id} & The port identifier of the Ethernet device. \\
\hline
{\em tx\+\_\+queue\+\_\+id} & The index of the transmit queue to set up. The value must be in the range \mbox{[}0, nb\+\_\+tx\+\_\+queue -\/ 1\mbox{]} previously supplied to \hyperlink{rte__ethdev_8h_ac30d075b4b206c7122e200164ce69893}{rte\+\_\+eth\+\_\+dev\+\_\+configure()}. \\
\hline
{\em nb\+\_\+tx\+\_\+desc} & The number of transmit descriptors to allocate for the transmit ring. \\
\hline
{\em socket\+\_\+id} & The {\itshape socket\+\_\+id} argument is the socket identifier in case of N\+U\+M\+A. Its value can be {\itshape S\+O\+C\+K\+E\+T\+\_\+\+I\+D\+\_\+\+A\+N\+Y} if there is no N\+U\+M\+A constraint for the D\+M\+A memory allocated for the transmit descriptors of the ring. \\
\hline
{\em tx\+\_\+conf} & The pointer to the configuration data to be used for the transmit queue. The {\itshape tx\+\_\+conf} structure contains the following data\+:
\begin{DoxyItemize}
\item The {\itshape tx\+\_\+thresh} structure with the values of the Prefetch, Host, and Write-\/\+Back threshold registers of the transmit ring. When setting Write-\/\+Back threshold to the value greater then zero, {\itshape tx\+\_\+rs\+\_\+thresh} value should be explicitly set to one.
\item The {\itshape tx\+\_\+free\+\_\+thresh} value indicates the \mbox{[}minimum\mbox{]} number of network buffers that must be pending in the transmit ring to trigger their \mbox{[}implicit\mbox{]} freeing by the driver transmit function.
\item The {\itshape tx\+\_\+rs\+\_\+thresh} value indicates the \mbox{[}minimum\mbox{]} number of transmit descriptors that must be pending in the transmit ring before setting the R\+S bit on a descriptor by the driver transmit function. The {\itshape tx\+\_\+rs\+\_\+thresh} value should be less or equal then {\itshape tx\+\_\+free\+\_\+thresh} value, and both of them should be less then {\itshape nb\+\_\+tx\+\_\+desc} -\/ 3.
\item The {\itshape txq\+\_\+flags} member contains flags to pass to the T\+X queue setup function to configure the behavior of the T\+X queue. This should be set to 0 if no special configuration is required.

Note that setting {\itshape tx\+\_\+free\+\_\+thresh} or {\itshape tx\+\_\+rs\+\_\+thresh} value to 0 forces the transmit function to use default values. 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item 0\+: Success, the transmit queue is correctly set up.
\item -\/\+E\+N\+O\+M\+E\+M\+: Unable to allocate the transmit ring descriptors. 
\end{DoxyItemize}
\end{DoxyReturn}
