$date
	Sun Aug 09 02:15:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! s6 $end
$var wire 1 " s5 $end
$var wire 1 # s4 $end
$var wire 1 $ s3 $end
$var wire 1 % s2 $end
$var wire 1 & s1 $end
$var reg 1 ' t1 $end
$var reg 1 ( t2 $end
$var reg 1 ) t3 $end
$scope module L1 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 & Y1 $end
$var wire 1 * c1 $end
$var wire 1 + c2 $end
$var wire 1 , c3 $end
$var wire 1 - c4 $end
$var wire 1 . c5 $end
$var wire 1 / nelA $end
$var wire 1 0 nelB $end
$var wire 1 1 nelC $end
$upscope $end
$scope module L2 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 % Y2 $end
$var wire 1 2 nB $end
$var wire 1 3 nC $end
$var wire 1 4 w1 $end
$var wire 1 5 w2 $end
$var wire 1 6 w3 $end
$upscope $end
$scope module L3 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 $ Y3 $end
$var wire 1 7 noC $end
$var wire 1 8 x1 $end
$var wire 1 9 x2 $end
$upscope $end
$scope module L4 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 # Y4 $end
$upscope $end
$scope module L5 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 " Y5 $end
$upscope $end
$scope module L6 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 ! Y6 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0#
0"
0&
1+
1,
1-
0%
0$
0!
11
13
17
10
1.
12
1/
0*
04
05
06
08
09
0)
0(
0'
#2
0&
0+
01
1*
03
07
1)
#3
11
0,
13
17
00
1+
02
0)
1(
#4
0&
0-
01
1,
03
07
1)
#5
1&
1"
1#
1$
1!
1%
18
14
11
13
17
10
1.
12
0/
1-
0)
0(
1'
#6
0&
0"
0%
0$
0#
0!
0.
04
08
01
03
07
1)
#7
1"
1%
1&
1#
15
18
1$
1!
11
13
17
00
1.
02
19
0)
1(
#8
05
08
01
03
16
07
1)
#20
