

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s'
================================================================
* Date:           Thu Jul  4 18:52:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.637 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_V = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29"   --->   Operation 3 'load' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i16 %a_V"   --->   Operation 4 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mult_V = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V, i32 4, i32 15"   --->   Operation 5 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i12 %mult_V" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V, i3 0"   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i19 %shl_ln"   --->   Operation 8 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V, i1 0"   --->   Operation 9 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln1273_645 = sext i17 %shl_ln1273_s"   --->   Operation 10 'sext' 'sext_ln1273_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1273_646 = sext i17 %shl_ln1273_s"   --->   Operation 11 'sext' 'sext_ln1273_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.80ns)   --->   "%r_V = add i20 %sext_ln1273, i20 %sext_ln1273_646"   --->   Operation 12 'add' 'r_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mult_V_1511 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V, i32 5, i32 19"   --->   Operation 13 'partselect' 'mult_V_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln818_404 = sext i15 %mult_V_1511"   --->   Operation 14 'sext' 'sext_ln818_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1273_364 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V, i4 0"   --->   Operation 15 'bitconcatenate' 'shl_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1273_647 = sext i20 %shl_ln1273_364"   --->   Operation 16 'sext' 'sext_ln1273_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i21 0, i21 %sext_ln1273_647"   --->   Operation 17 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2251 = sub i21 %sub_ln1273, i21 %sext_ln818"   --->   Operation 18 'sub' 'r_V_2251' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mult_V_1512 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2251, i32 5, i32 20"   --->   Operation 19 'partselect' 'mult_V_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.80ns)   --->   "%r_V_2252 = sub i20 %sext_ln1273, i20 %sext_ln1273_646"   --->   Operation 20 'sub' 'r_V_2252' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mult_V_1513 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2252, i32 5, i32 19"   --->   Operation 21 'partselect' 'mult_V_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%r_V_2253 = add i21 %sext_ln1273_647, i21 %sext_ln818"   --->   Operation 22 'add' 'r_V_2253' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mult_V_1514 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2253, i32 5, i32 20"   --->   Operation 23 'partselect' 'mult_V_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%r_V_2254 = sub i21 %sext_ln1273_645, i21 %sext_ln1273_647"   --->   Operation 24 'sub' 'r_V_2254' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mult_V_1515 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2254, i32 5, i32 20"   --->   Operation 25 'partselect' 'mult_V_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%r_V_2255 = sub i20 0, i20 %sext_ln1273"   --->   Operation 26 'sub' 'r_V_2255' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mult_V_1516 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2255, i32 5, i32 19"   --->   Operation 27 'partselect' 'mult_V_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln818_406 = sext i15 %mult_V_1516"   --->   Operation 28 'sext' 'sext_ln818_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_V_105 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28"   --->   Operation 29 'load' 'a_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1273_648 = sext i16 %a_V_105"   --->   Operation 30 'sext' 'sext_ln1273_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1273_649 = sext i16 %a_V_105"   --->   Operation 31 'sext' 'sext_ln1273_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1273_365 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_105, i2 0"   --->   Operation 32 'bitconcatenate' 'shl_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1273_650 = sext i18 %shl_ln1273_365"   --->   Operation 33 'sext' 'sext_ln1273_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1273_651 = sext i18 %shl_ln1273_365"   --->   Operation 34 'sext' 'sext_ln1273_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1115 = sub i19 0, i19 %sext_ln1273_651"   --->   Operation 35 'sub' 'sub_ln1273_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2256 = sub i19 %sub_ln1273_1115, i19 %sext_ln1273_649"   --->   Operation 36 'sub' 'r_V_2256' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mult_V_1517 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2256, i32 5, i32 18"   --->   Operation 37 'partselect' 'mult_V_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln818_407 = sext i14 %mult_V_1517"   --->   Operation 38 'sext' 'sext_ln818_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1273_366 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_105, i3 0"   --->   Operation 39 'bitconcatenate' 'shl_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1273_652 = sext i19 %shl_ln1273_366"   --->   Operation 40 'sext' 'sext_ln1273_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.80ns)   --->   "%sub_ln1273_1117 = sub i20 0, i20 %sext_ln1273_652"   --->   Operation 41 'sub' 'sub_ln1273_1117' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1273_367 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_105, i1 0"   --->   Operation 42 'bitconcatenate' 'shl_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1273_653 = sext i17 %shl_ln1273_367"   --->   Operation 43 'sext' 'sext_ln1273_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.80ns)   --->   "%r_V_2257 = sub i20 %sub_ln1273_1117, i20 %sext_ln1273_653"   --->   Operation 44 'sub' 'r_V_2257' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mult_V_1518 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2257, i32 5, i32 19"   --->   Operation 45 'partselect' 'mult_V_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln818_408 = sext i15 %mult_V_1518"   --->   Operation 46 'sext' 'sext_ln818_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.80ns)   --->   "%r_V_2258 = sub i20 %sext_ln1273_648, i20 %sext_ln1273_652"   --->   Operation 47 'sub' 'r_V_2258' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mult_V_1519 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2258, i32 5, i32 19"   --->   Operation 48 'partselect' 'mult_V_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln818_409 = sext i15 %mult_V_1519"   --->   Operation 49 'sext' 'sext_ln818_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1273_368 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_105, i4 0"   --->   Operation 50 'bitconcatenate' 'shl_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1273_654 = sext i20 %shl_ln1273_368"   --->   Operation 51 'sext' 'sext_ln1273_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.80ns)   --->   "%r_V_2259 = sub i21 %sext_ln1273_650, i21 %sext_ln1273_654"   --->   Operation 52 'sub' 'r_V_2259' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mult_V_1520 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2259, i32 5, i32 20"   --->   Operation 53 'partselect' 'mult_V_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.80ns)   --->   "%r_V_2260 = sub i20 %sub_ln1273_1117, i20 %sext_ln1273_648"   --->   Operation 54 'sub' 'r_V_2260' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_1521 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2260, i32 5, i32 19"   --->   Operation 55 'partselect' 'mult_V_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln818_410 = sext i15 %mult_V_1521"   --->   Operation 56 'sext' 'sext_ln818_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%a_V_106 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27"   --->   Operation 57 'load' 'a_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1273_655 = sext i16 %a_V_106"   --->   Operation 58 'sext' 'sext_ln1273_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln1273_369 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_106, i4 0"   --->   Operation 59 'bitconcatenate' 'shl_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_656 = sext i20 %shl_ln1273_369"   --->   Operation 60 'sext' 'sext_ln1273_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1122 = sub i21 0, i21 %sext_ln1273_656"   --->   Operation 61 'sub' 'sub_ln1273_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1273_370 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_106, i1 0"   --->   Operation 62 'bitconcatenate' 'shl_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1273_657 = sext i17 %shl_ln1273_370"   --->   Operation 63 'sext' 'sext_ln1273_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1273_658 = sext i17 %shl_ln1273_370"   --->   Operation 64 'sext' 'sext_ln1273_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2261 = sub i21 %sub_ln1273_1122, i21 %sext_ln1273_658"   --->   Operation 65 'sub' 'r_V_2261' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mult_V_1522 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2261, i32 5, i32 20"   --->   Operation 66 'partselect' 'mult_V_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mult_V_1523 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_106, i32 1, i32 15"   --->   Operation 67 'partselect' 'mult_V_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln818_411 = sext i15 %mult_V_1523"   --->   Operation 68 'sext' 'sext_ln818_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln1273_371 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_106, i3 0"   --->   Operation 69 'bitconcatenate' 'shl_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_659 = sext i19 %shl_ln1273_371"   --->   Operation 70 'sext' 'sext_ln1273_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.80ns)   --->   "%r_V_2262 = sub i20 0, i20 %sext_ln1273_659"   --->   Operation 71 'sub' 'r_V_2262' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mult_V_1524 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2262, i32 5, i32 19"   --->   Operation 72 'partselect' 'mult_V_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln818_412 = sext i15 %mult_V_1524"   --->   Operation 73 'sext' 'sext_ln818_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1273_372 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_106, i2 0"   --->   Operation 74 'bitconcatenate' 'shl_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1273_660 = sext i18 %shl_ln1273_372"   --->   Operation 75 'sext' 'sext_ln1273_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%r_V_2263 = sub i19 %sext_ln1273_660, i19 %sext_ln1273_655"   --->   Operation 76 'sub' 'r_V_2263' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V_1525 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2263, i32 5, i32 18"   --->   Operation 77 'partselect' 'mult_V_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln818_413 = sext i14 %mult_V_1525"   --->   Operation 78 'sext' 'sext_ln818_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.80ns)   --->   "%r_V_2264 = add i21 %sext_ln1273_656, i21 %sext_ln1273_658"   --->   Operation 79 'add' 'r_V_2264' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mult_V_1526 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2264, i32 5, i32 20"   --->   Operation 80 'partselect' 'mult_V_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.79ns)   --->   "%r_V_2265 = add i19 %sext_ln1273_660, i19 %sext_ln1273_655"   --->   Operation 81 'add' 'r_V_2265' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mult_V_1527 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2265, i32 5, i32 18"   --->   Operation 82 'partselect' 'mult_V_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln818_414 = sext i14 %mult_V_1527"   --->   Operation 83 'sext' 'sext_ln818_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.79ns)   --->   "%r_V_2266 = sub i18 0, i18 %sext_ln1273_657"   --->   Operation 84 'sub' 'r_V_2266' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mult_V_1528 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2266, i32 5, i32 17"   --->   Operation 85 'partselect' 'mult_V_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln17_1280 = sext i13 %mult_V_1528" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 86 'sext' 'sext_ln17_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%a_V_107 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26"   --->   Operation 87 'load' 'a_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln818_415 = sext i16 %a_V_107"   --->   Operation 88 'sext' 'sext_ln818_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln818_416 = sext i16 %a_V_107"   --->   Operation 89 'sext' 'sext_ln818_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln818_417 = sext i16 %a_V_107"   --->   Operation 90 'sext' 'sext_ln818_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mult_V_1529 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_107, i32 2, i32 15"   --->   Operation 91 'partselect' 'mult_V_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln17_1281 = sext i14 %mult_V_1529" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 92 'sext' 'sext_ln17_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln1273_373 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_107, i3 0"   --->   Operation 93 'bitconcatenate' 'shl_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1273_661 = sext i19 %shl_ln1273_373"   --->   Operation 94 'sext' 'sext_ln1273_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.80ns)   --->   "%sub_ln1273_1127 = sub i20 0, i20 %sext_ln1273_661"   --->   Operation 95 'sub' 'sub_ln1273_1127' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1273_374 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_107, i1 0"   --->   Operation 96 'bitconcatenate' 'shl_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1273_662 = sext i17 %shl_ln1273_374"   --->   Operation 97 'sext' 'sext_ln1273_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.80ns)   --->   "%r_V_2267 = sub i20 %sub_ln1273_1127, i20 %sext_ln1273_662"   --->   Operation 98 'sub' 'r_V_2267' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_1530 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2267, i32 5, i32 19"   --->   Operation 99 'partselect' 'mult_V_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln818_418 = sext i15 %mult_V_1530"   --->   Operation 100 'sext' 'sext_ln818_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1273_375 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_107, i2 0"   --->   Operation 101 'bitconcatenate' 'shl_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1273_663 = sext i18 %shl_ln1273_375"   --->   Operation 102 'sext' 'sext_ln1273_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.79ns)   --->   "%r_V_2268 = sub i19 %sext_ln818_417, i19 %sext_ln1273_663"   --->   Operation 103 'sub' 'r_V_2268' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mult_V_1531 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2268, i32 5, i32 18"   --->   Operation 104 'partselect' 'mult_V_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln818_419 = sext i14 %mult_V_1531"   --->   Operation 105 'sext' 'sext_ln818_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln17_1282 = sext i14 %mult_V_1531" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 106 'sext' 'sext_ln17_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.80ns)   --->   "%r_V_2269 = sub i20 %sext_ln818_415, i20 %sext_ln1273_661"   --->   Operation 107 'sub' 'r_V_2269' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_1532 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2269, i32 5, i32 19"   --->   Operation 108 'partselect' 'mult_V_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln818_420 = sext i15 %mult_V_1532"   --->   Operation 109 'sext' 'sext_ln818_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.80ns)   --->   "%r_V_2270 = sub i20 %sub_ln1273_1127, i20 %sext_ln818_415"   --->   Operation 110 'sub' 'r_V_2270' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mult_V_1533 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2270, i32 5, i32 19"   --->   Operation 111 'partselect' 'mult_V_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln818_421 = sext i15 %mult_V_1533"   --->   Operation 112 'sext' 'sext_ln818_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mult_V_1534 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_107, i32 4, i32 15"   --->   Operation 113 'partselect' 'mult_V_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln17_1283 = sext i12 %mult_V_1534" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 114 'sext' 'sext_ln17_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln17_341 = sext i12 %mult_V_1534" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 115 'sext' 'sext_ln17_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.78ns)   --->   "%r_V_2271 = sub i17 0, i17 %sext_ln818_416"   --->   Operation 116 'sub' 'r_V_2271' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mult_V_1535 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2271, i32 5, i32 16"   --->   Operation 117 'partselect' 'mult_V_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln17_1284 = sext i12 %mult_V_1535" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 118 'sext' 'sext_ln17_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%a_V_108 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25"   --->   Operation 119 'load' 'a_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln818_422 = sext i16 %a_V_108"   --->   Operation 120 'sext' 'sext_ln818_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mult_V_1536 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_108, i32 3, i32 15"   --->   Operation 121 'partselect' 'mult_V_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln17_1285 = sext i13 %mult_V_1536" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 122 'sext' 'sext_ln17_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_1537 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_108, i32 4, i32 15"   --->   Operation 123 'partselect' 'mult_V_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln17_1286 = sext i12 %mult_V_1537" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 124 'sext' 'sext_ln17_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln1273_376 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_108, i4 0"   --->   Operation 125 'bitconcatenate' 'shl_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1273_664 = sext i20 %shl_ln1273_376"   --->   Operation 126 'sext' 'sext_ln1273_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.80ns)   --->   "%r_V_2272 = sub i21 %sext_ln818_422, i21 %sext_ln1273_664"   --->   Operation 127 'sub' 'r_V_2272' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mult_V_1538 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2272, i32 5, i32 20"   --->   Operation 128 'partselect' 'mult_V_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1273_377 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_108, i3 0"   --->   Operation 129 'bitconcatenate' 'shl_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1273_665 = sext i19 %shl_ln1273_377"   --->   Operation 130 'sext' 'sext_ln1273_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1273_378 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_108, i1 0"   --->   Operation 131 'bitconcatenate' 'shl_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1273_666 = sext i17 %shl_ln1273_378"   --->   Operation 132 'sext' 'sext_ln1273_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.80ns)   --->   "%r_V_2273 = sub i20 %sext_ln1273_666, i20 %sext_ln1273_665"   --->   Operation 133 'sub' 'r_V_2273' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mult_V_1539 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2273, i32 5, i32 19"   --->   Operation 134 'partselect' 'mult_V_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln818_423 = sext i15 %mult_V_1539"   --->   Operation 135 'sext' 'sext_ln818_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.80ns)   --->   "%r_V_2274 = add i20 %sext_ln1273_665, i20 %sext_ln1273_666"   --->   Operation 136 'add' 'r_V_2274' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_1540 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2274, i32 5, i32 19"   --->   Operation 137 'partselect' 'mult_V_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln818_424 = sext i15 %mult_V_1540"   --->   Operation 138 'sext' 'sext_ln818_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mult_V_1541 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_108, i32 2, i32 15"   --->   Operation 139 'partselect' 'mult_V_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln17_342 = sext i14 %mult_V_1541" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 140 'sext' 'sext_ln17_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%a_V_109 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24"   --->   Operation 141 'load' 'a_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1273_667 = sext i16 %a_V_109"   --->   Operation 142 'sext' 'sext_ln1273_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1273_668 = sext i16 %a_V_109"   --->   Operation 143 'sext' 'sext_ln1273_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1273_669 = sext i16 %a_V_109"   --->   Operation 144 'sext' 'sext_ln1273_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.78ns)   --->   "%r_V_2275 = sub i17 0, i17 %sext_ln1273_669"   --->   Operation 145 'sub' 'r_V_2275' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mult_V_1542 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2275, i32 5, i32 16"   --->   Operation 146 'partselect' 'mult_V_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln17_1287 = sext i12 %mult_V_1542" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 147 'sext' 'sext_ln17_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln1273_379 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_109, i3 0"   --->   Operation 148 'bitconcatenate' 'shl_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1273_670 = sext i19 %shl_ln1273_379"   --->   Operation 149 'sext' 'sext_ln1273_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln1273_380 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_109, i1 0"   --->   Operation 150 'bitconcatenate' 'shl_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1273_671 = sext i17 %shl_ln1273_380"   --->   Operation 151 'sext' 'sext_ln1273_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.80ns)   --->   "%r_V_2276 = sub i20 %sext_ln1273_670, i20 %sext_ln1273_671"   --->   Operation 152 'sub' 'r_V_2276' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%mult_V_1543 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2276, i32 5, i32 19"   --->   Operation 153 'partselect' 'mult_V_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln818_425 = sext i15 %mult_V_1543"   --->   Operation 154 'sext' 'sext_ln818_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.80ns)   --->   "%r_V_2277 = sub i20 %sext_ln1273_667, i20 %sext_ln1273_670"   --->   Operation 155 'sub' 'r_V_2277' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%mult_V_1544 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2277, i32 5, i32 19"   --->   Operation 156 'partselect' 'mult_V_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln818_426 = sext i15 %mult_V_1544"   --->   Operation 157 'sext' 'sext_ln818_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.80ns)   --->   "%r_V_2278 = sub i20 0, i20 %sext_ln1273_670"   --->   Operation 158 'sub' 'r_V_2278' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mult_V_1545 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2278, i32 5, i32 19"   --->   Operation 159 'partselect' 'mult_V_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln818_427 = sext i15 %mult_V_1545"   --->   Operation 160 'sext' 'sext_ln818_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V_1546 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_109, i32 2, i32 15"   --->   Operation 161 'partselect' 'mult_V_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln17_1288 = sext i14 %mult_V_1546" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 162 'sext' 'sext_ln17_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln1273_381 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_109, i2 0"   --->   Operation 163 'bitconcatenate' 'shl_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1273_672 = sext i18 %shl_ln1273_381"   --->   Operation 164 'sext' 'sext_ln1273_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.79ns)   --->   "%r_V_2279 = sub i19 %sext_ln1273_668, i19 %sext_ln1273_672"   --->   Operation 165 'sub' 'r_V_2279' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_1547 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2279, i32 5, i32 18"   --->   Operation 166 'partselect' 'mult_V_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln17_1289 = sext i14 %mult_V_1547" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 167 'sext' 'sext_ln17_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%a_V_110 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23"   --->   Operation 168 'load' 'a_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1273_673 = sext i16 %a_V_110"   --->   Operation 169 'sext' 'sext_ln1273_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1273_674 = sext i16 %a_V_110"   --->   Operation 170 'sext' 'sext_ln1273_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1273_382 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_110, i2 0"   --->   Operation 171 'bitconcatenate' 'shl_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1273_675 = sext i18 %shl_ln1273_382"   --->   Operation 172 'sext' 'sext_ln1273_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.79ns)   --->   "%r_V_2280 = sub i19 %sext_ln1273_674, i19 %sext_ln1273_675"   --->   Operation 173 'sub' 'r_V_2280' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%mult_V_1548 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2280, i32 5, i32 18"   --->   Operation 174 'partselect' 'mult_V_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln17_1290 = sext i14 %mult_V_1548" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 175 'sext' 'sext_ln17_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.79ns)   --->   "%r_V_2281 = add i19 %sext_ln1273_675, i19 %sext_ln1273_674"   --->   Operation 176 'add' 'r_V_2281' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mult_V_1549 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2281, i32 5, i32 18"   --->   Operation 177 'partselect' 'mult_V_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln17_1291 = sext i14 %mult_V_1549" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 178 'sext' 'sext_ln17_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns)   --->   "%r_V_2282 = sub i17 0, i17 %sext_ln1273_673"   --->   Operation 179 'sub' 'r_V_2282' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%mult_V_1550 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2282, i32 5, i32 16"   --->   Operation 180 'partselect' 'mult_V_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln17_1292 = sext i12 %mult_V_1550" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 181 'sext' 'sext_ln17_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.79ns)   --->   "%r_V_2283 = sub i19 0, i19 %sext_ln1273_675"   --->   Operation 182 'sub' 'r_V_2283' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%mult_V_1551 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2283, i32 5, i32 18"   --->   Operation 183 'partselect' 'mult_V_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln818_428 = sext i14 %mult_V_1551"   --->   Operation 184 'sext' 'sext_ln818_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.80ns)   --->   "%r_V_2284 = sub i19 %r_V_2283, i19 %sext_ln1273_674"   --->   Operation 185 'sub' 'r_V_2284' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%mult_V_1552 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2284, i32 5, i32 18"   --->   Operation 186 'partselect' 'mult_V_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln818_429 = sext i14 %mult_V_1552"   --->   Operation 187 'sext' 'sext_ln818_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln1273_383 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_110, i3 0"   --->   Operation 188 'bitconcatenate' 'shl_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1273_676 = sext i19 %shl_ln1273_383"   --->   Operation 189 'sext' 'sext_ln1273_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1144 = sub i20 0, i20 %sext_ln1273_676"   --->   Operation 190 'sub' 'sub_ln1273_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1273_384 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_110, i1 0"   --->   Operation 191 'bitconcatenate' 'shl_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1273_677 = sext i17 %shl_ln1273_384"   --->   Operation 192 'sext' 'sext_ln1273_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1273_678 = sext i17 %shl_ln1273_384"   --->   Operation 193 'sext' 'sext_ln1273_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2285 = sub i20 %sub_ln1273_1144, i20 %sext_ln1273_678"   --->   Operation 194 'sub' 'r_V_2285' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%mult_V_1553 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2285, i32 5, i32 19"   --->   Operation 195 'partselect' 'mult_V_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln818_430 = sext i15 %mult_V_1553"   --->   Operation 196 'sext' 'sext_ln818_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.79ns)   --->   "%r_V_2286 = sub i18 0, i18 %sext_ln1273_677"   --->   Operation 197 'sub' 'r_V_2286' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%mult_V_1554 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2286, i32 5, i32 17"   --->   Operation 198 'partselect' 'mult_V_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln17_1293 = sext i13 %mult_V_1554" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 199 'sext' 'sext_ln17_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%a_V_111 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22"   --->   Operation 200 'load' 'a_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1273_679 = sext i16 %a_V_111"   --->   Operation 201 'sext' 'sext_ln1273_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1273_680 = sext i16 %a_V_111"   --->   Operation 202 'sext' 'sext_ln1273_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1273_681 = sext i16 %a_V_111"   --->   Operation 203 'sext' 'sext_ln1273_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln1273_385 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_111, i4 0"   --->   Operation 204 'bitconcatenate' 'shl_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1273_682 = sext i20 %shl_ln1273_385"   --->   Operation 205 'sext' 'sext_ln1273_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln1273_386 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_111, i2 0"   --->   Operation 206 'bitconcatenate' 'shl_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1273_683 = sext i18 %shl_ln1273_386"   --->   Operation 207 'sext' 'sext_ln1273_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1273_684 = sext i18 %shl_ln1273_386"   --->   Operation 208 'sext' 'sext_ln1273_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.80ns)   --->   "%r_V_2287 = sub i21 %sext_ln1273_682, i21 %sext_ln1273_684"   --->   Operation 209 'sub' 'r_V_2287' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_1555 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2287, i32 5, i32 20"   --->   Operation 210 'partselect' 'mult_V_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%mult_V_1556 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_111, i32 3, i32 15"   --->   Operation 211 'partselect' 'mult_V_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln17_1294 = sext i13 %mult_V_1556" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 212 'sext' 'sext_ln17_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln17_1295 = sext i13 %mult_V_1556" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 213 'sext' 'sext_ln17_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.80ns)   --->   "%r_V_2288 = sub i21 0, i21 %sext_ln1273_682"   --->   Operation 214 'sub' 'r_V_2288' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%mult_V_1557 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2288, i32 5, i32 20"   --->   Operation 215 'partselect' 'mult_V_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.79ns)   --->   "%r_V_2289 = sub i19 0, i19 %sext_ln1273_683"   --->   Operation 216 'sub' 'r_V_2289' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%mult_V_1558 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2289, i32 5, i32 18"   --->   Operation 217 'partselect' 'mult_V_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln17_1296 = sext i14 %mult_V_1558" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 218 'sext' 'sext_ln17_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.79ns)   --->   "%r_V_2290 = add i19 %sext_ln1273_683, i19 %sext_ln1273_680"   --->   Operation 219 'add' 'r_V_2290' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%mult_V_1559 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2290, i32 5, i32 18"   --->   Operation 220 'partselect' 'mult_V_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln17_1297 = sext i14 %mult_V_1559" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 221 'sext' 'sext_ln17_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.80ns)   --->   "%r_V_2291 = sub i21 %sext_ln1273_682, i21 %sext_ln1273_679"   --->   Operation 222 'sub' 'r_V_2291' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%mult_V_1560 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2291, i32 5, i32 20"   --->   Operation 223 'partselect' 'mult_V_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%mult_V_1561 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_111, i32 5, i32 15"   --->   Operation 224 'partselect' 'mult_V_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln17_1298 = sext i11 %mult_V_1561" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 225 'sext' 'sext_ln17_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.80ns)   --->   "%r_V_2292 = sub i19 %r_V_2289, i19 %sext_ln1273_680"   --->   Operation 226 'sub' 'r_V_2292' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%mult_V_1562 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2292, i32 5, i32 18"   --->   Operation 227 'partselect' 'mult_V_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln17_1299 = sext i14 %mult_V_1562" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 228 'sext' 'sext_ln17_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln1273_387 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_111, i3 0"   --->   Operation 229 'bitconcatenate' 'shl_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1273_685 = sext i19 %shl_ln1273_387"   --->   Operation 230 'sext' 'sext_ln1273_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.80ns)   --->   "%r_V_2293 = sub i20 %sext_ln1273_685, i20 %sext_ln1273_681"   --->   Operation 231 'sub' 'r_V_2293' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%mult_V_1563 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2293, i32 5, i32 19"   --->   Operation 232 'partselect' 'mult_V_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln818_431 = sext i15 %mult_V_1563"   --->   Operation 233 'sext' 'sext_ln818_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln1273_388 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_111, i1 0"   --->   Operation 234 'bitconcatenate' 'shl_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1273_686 = sext i17 %shl_ln1273_388"   --->   Operation 235 'sext' 'sext_ln1273_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.79ns)   --->   "%r_V_2294 = sub i18 0, i18 %sext_ln1273_686"   --->   Operation 236 'sub' 'r_V_2294' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%mult_V_1564 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2294, i32 5, i32 17"   --->   Operation 237 'partselect' 'mult_V_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln17_1300 = sext i13 %mult_V_1564" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 238 'sext' 'sext_ln17_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.80ns)   --->   "%r_V_2295 = sub i21 %sext_ln1273_679, i21 %sext_ln1273_682"   --->   Operation 239 'sub' 'r_V_2295' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%mult_V_1565 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2295, i32 5, i32 20"   --->   Operation 240 'partselect' 'mult_V_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.94ns)   --->   "%r_V_2296 = mul i21 %sext_ln1273_679, i21 2097141"   --->   Operation 241 'mul' 'r_V_2296' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mult_V_1566 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2296, i32 5, i32 20"   --->   Operation 242 'partselect' 'mult_V_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%a_V_112 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21"   --->   Operation 243 'load' 'a_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1273_687 = sext i16 %a_V_112"   --->   Operation 244 'sext' 'sext_ln1273_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1273_688 = sext i16 %a_V_112"   --->   Operation 245 'sext' 'sext_ln1273_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln1273_389 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_112, i4 0"   --->   Operation 246 'bitconcatenate' 'shl_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1273_689 = sext i20 %shl_ln1273_389"   --->   Operation 247 'sext' 'sext_ln1273_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln1273_390 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_112, i2 0"   --->   Operation 248 'bitconcatenate' 'shl_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1273_690 = sext i18 %shl_ln1273_390"   --->   Operation 249 'sext' 'sext_ln1273_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1273_691 = sext i18 %shl_ln1273_390"   --->   Operation 250 'sext' 'sext_ln1273_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.80ns)   --->   "%r_V_2297 = sub i21 %sext_ln1273_689, i21 %sext_ln1273_691"   --->   Operation 251 'sub' 'r_V_2297' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%mult_V_1567 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2297, i32 5, i32 20"   --->   Operation 252 'partselect' 'mult_V_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln1273_391 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_112, i3 0"   --->   Operation 253 'bitconcatenate' 'shl_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1273_692 = sext i19 %shl_ln1273_391"   --->   Operation 254 'sext' 'sext_ln1273_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln1273_392 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_112, i1 0"   --->   Operation 255 'bitconcatenate' 'shl_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1273_693 = sext i17 %shl_ln1273_392"   --->   Operation 256 'sext' 'sext_ln1273_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.80ns)   --->   "%r_V_2298 = sub i20 %sext_ln1273_693, i20 %sext_ln1273_692"   --->   Operation 257 'sub' 'r_V_2298' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%mult_V_1568 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2298, i32 5, i32 19"   --->   Operation 258 'partselect' 'mult_V_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln818_432 = sext i15 %mult_V_1568"   --->   Operation 259 'sext' 'sext_ln818_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (1.94ns)   --->   "%r_V_2299 = mul i21 %sext_ln1273_687, i21 11"   --->   Operation 260 'mul' 'r_V_2299' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%mult_V_1569 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2299, i32 5, i32 20"   --->   Operation 261 'partselect' 'mult_V_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.80ns)   --->   "%r_V_2300 = sub i20 0, i20 %sext_ln1273_692"   --->   Operation 262 'sub' 'r_V_2300' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%mult_V_1570 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2300, i32 5, i32 19"   --->   Operation 263 'partselect' 'mult_V_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln818_433 = sext i15 %mult_V_1570"   --->   Operation 264 'sext' 'sext_ln818_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (1.94ns)   --->   "%r_V_2301 = mul i21 %sext_ln1273_687, i21 2097141"   --->   Operation 265 'mul' 'r_V_2301' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%mult_V_1571 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2301, i32 5, i32 20"   --->   Operation 266 'partselect' 'mult_V_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%mult_V_1572 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_112, i32 3, i32 15"   --->   Operation 267 'partselect' 'mult_V_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln17_1301 = sext i13 %mult_V_1572" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 268 'sext' 'sext_ln17_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.79ns)   --->   "%r_V_2302 = sub i19 %sext_ln1273_690, i19 %sext_ln1273_688"   --->   Operation 269 'sub' 'r_V_2302' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%mult_V_1573 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2302, i32 5, i32 18"   --->   Operation 270 'partselect' 'mult_V_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln17_1302 = sext i14 %mult_V_1573" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 271 'sext' 'sext_ln17_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%mult_V_1574 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_112, i32 5, i32 15"   --->   Operation 272 'partselect' 'mult_V_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln17_1303 = sext i11 %mult_V_1574" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 273 'sext' 'sext_ln17_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%a_V_113 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20"   --->   Operation 274 'load' 'a_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1273_694 = sext i16 %a_V_113"   --->   Operation 275 'sext' 'sext_ln1273_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1273_695 = sext i16 %a_V_113"   --->   Operation 276 'sext' 'sext_ln1273_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (1.94ns)   --->   "%r_V_2303 = mul i21 %sext_ln1273_695, i21 11"   --->   Operation 277 'mul' 'r_V_2303' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%mult_V_1575 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2303, i32 5, i32 20"   --->   Operation 278 'partselect' 'mult_V_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln1273_393 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_113, i2 0"   --->   Operation 279 'bitconcatenate' 'shl_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1273_696 = sext i18 %shl_ln1273_393"   --->   Operation 280 'sext' 'sext_ln1273_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.79ns)   --->   "%r_V_2304 = sub i19 %sext_ln1273_696, i19 %sext_ln1273_694"   --->   Operation 281 'sub' 'r_V_2304' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%mult_V_1576 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2304, i32 5, i32 18"   --->   Operation 282 'partselect' 'mult_V_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln17_1304 = sext i14 %mult_V_1576" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 283 'sext' 'sext_ln17_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.79ns)   --->   "%r_V_2305 = sub i19 %sext_ln1273_694, i19 %sext_ln1273_696"   --->   Operation 284 'sub' 'r_V_2305' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%mult_V_1577 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2305, i32 5, i32 18"   --->   Operation 285 'partselect' 'mult_V_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln17_1305 = sext i14 %mult_V_1577" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 286 'sext' 'sext_ln17_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%mult_V_1578 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_113, i32 4, i32 15"   --->   Operation 287 'partselect' 'mult_V_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln17_1306 = sext i12 %mult_V_1578" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 288 'sext' 'sext_ln17_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln1273_394 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_113, i3 0"   --->   Operation 289 'bitconcatenate' 'shl_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1273_697 = sext i19 %shl_ln1273_394"   --->   Operation 290 'sext' 'sext_ln1273_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln1273_395 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_113, i1 0"   --->   Operation 291 'bitconcatenate' 'shl_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1273_698 = sext i17 %shl_ln1273_395"   --->   Operation 292 'sext' 'sext_ln1273_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.80ns)   --->   "%r_V_2306 = sub i20 %sext_ln1273_697, i20 %sext_ln1273_698"   --->   Operation 293 'sub' 'r_V_2306' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%mult_V_1579 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2306, i32 5, i32 19"   --->   Operation 294 'partselect' 'mult_V_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln818_434 = sext i15 %mult_V_1579"   --->   Operation 295 'sext' 'sext_ln818_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%a_V_114 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_418"   --->   Operation 296 'load' 'a_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1273_699 = sext i16 %a_V_114"   --->   Operation 297 'sext' 'sext_ln1273_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1273_700 = sext i16 %a_V_114"   --->   Operation 298 'sext' 'sext_ln1273_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%shl_ln1273_396 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_114, i2 0"   --->   Operation 299 'bitconcatenate' 'shl_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1273_701 = sext i18 %shl_ln1273_396"   --->   Operation 300 'sext' 'sext_ln1273_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.79ns)   --->   "%r_V_2307 = sub i19 0, i19 %sext_ln1273_701"   --->   Operation 301 'sub' 'r_V_2307' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%mult_V_1580 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2307, i32 5, i32 18"   --->   Operation 302 'partselect' 'mult_V_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln17_1307 = sext i14 %mult_V_1580" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 303 'sext' 'sext_ln17_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (1.94ns)   --->   "%r_V_2308 = mul i21 %sext_ln1273_700, i21 2097141"   --->   Operation 304 'mul' 'r_V_2308' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%mult_V_1581 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2308, i32 5, i32 20"   --->   Operation 305 'partselect' 'mult_V_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln1273_397 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_114, i3 0"   --->   Operation 306 'bitconcatenate' 'shl_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1273_702 = sext i19 %shl_ln1273_397"   --->   Operation 307 'sext' 'sext_ln1273_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.80ns)   --->   "%r_V_2309 = sub i20 %sext_ln1273_699, i20 %sext_ln1273_702"   --->   Operation 308 'sub' 'r_V_2309' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%mult_V_1582 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2309, i32 5, i32 19"   --->   Operation 309 'partselect' 'mult_V_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln818_435 = sext i15 %mult_V_1582"   --->   Operation 310 'sext' 'sext_ln818_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%a_V_115 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_429"   --->   Operation 311 'load' 'a_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%mult_V_1583 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_115, i32 5, i32 15"   --->   Operation 312 'partselect' 'mult_V_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln17_1308 = sext i11 %mult_V_1583" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 313 'sext' 'sext_ln17_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1273_703 = sext i16 %a_V_115"   --->   Operation 314 'sext' 'sext_ln1273_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1273_704 = sext i16 %a_V_115"   --->   Operation 315 'sext' 'sext_ln1273_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1273_705 = sext i16 %a_V_115"   --->   Operation 316 'sext' 'sext_ln1273_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln1273_398 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_115, i4 0"   --->   Operation 317 'bitconcatenate' 'shl_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1273_706 = sext i20 %shl_ln1273_398"   --->   Operation 318 'sext' 'sext_ln1273_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln1273_399 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_115, i2 0"   --->   Operation 319 'bitconcatenate' 'shl_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1273_707 = sext i18 %shl_ln1273_399"   --->   Operation 320 'sext' 'sext_ln1273_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1273_708 = sext i18 %shl_ln1273_399"   --->   Operation 321 'sext' 'sext_ln1273_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.80ns)   --->   "%r_V_2310 = sub i21 %sext_ln1273_708, i21 %sext_ln1273_706"   --->   Operation 322 'sub' 'r_V_2310' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%mult_V_1584 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2310, i32 5, i32 20"   --->   Operation 323 'partselect' 'mult_V_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln1273_400 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_115, i3 0"   --->   Operation 324 'bitconcatenate' 'shl_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1273_709 = sext i19 %shl_ln1273_400"   --->   Operation 325 'sext' 'sext_ln1273_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.80ns)   --->   "%r_V_2311 = sub i20 %sext_ln1273_705, i20 %sext_ln1273_709"   --->   Operation 326 'sub' 'r_V_2311' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%mult_V_1585 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2311, i32 5, i32 19"   --->   Operation 327 'partselect' 'mult_V_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln818_436 = sext i15 %mult_V_1585"   --->   Operation 328 'sext' 'sext_ln818_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.78ns)   --->   "%r_V_2312 = sub i17 0, i17 %sext_ln1273_703"   --->   Operation 329 'sub' 'r_V_2312' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%mult_V_1586 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2312, i32 5, i32 16"   --->   Operation 330 'partselect' 'mult_V_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln17_1309 = sext i12 %mult_V_1586" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 331 'sext' 'sext_ln17_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%mult_V_1587 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_115, i32 2, i32 15"   --->   Operation 332 'partselect' 'mult_V_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln818_437 = sext i14 %mult_V_1587"   --->   Operation 333 'sext' 'sext_ln818_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%shl_ln1273_401 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_115, i1 0"   --->   Operation 334 'bitconcatenate' 'shl_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1273_710 = sext i17 %shl_ln1273_401"   --->   Operation 335 'sext' 'sext_ln1273_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.80ns)   --->   "%r_V_2313 = sub i20 %sext_ln1273_709, i20 %sext_ln1273_710"   --->   Operation 336 'sub' 'r_V_2313' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%mult_V_1588 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2313, i32 5, i32 19"   --->   Operation 337 'partselect' 'mult_V_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln818_438 = sext i15 %mult_V_1588"   --->   Operation 338 'sext' 'sext_ln818_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1168 = sub i19 0, i19 %sext_ln1273_707"   --->   Operation 339 'sub' 'sub_ln1273_1168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 340 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2314 = sub i19 %sub_ln1273_1168, i19 %sext_ln1273_704"   --->   Operation 340 'sub' 'r_V_2314' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%mult_V_1589 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2314, i32 5, i32 18"   --->   Operation 341 'partselect' 'mult_V_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln17_1310 = sext i14 %mult_V_1589" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 342 'sext' 'sext_ln17_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.80ns)   --->   "%r_V_2315 = sub i20 0, i20 %sext_ln1273_709"   --->   Operation 343 'sub' 'r_V_2315' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mult_V_1590 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2315, i32 5, i32 19"   --->   Operation 344 'partselect' 'mult_V_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln818_439 = sext i15 %mult_V_1590"   --->   Operation 345 'sext' 'sext_ln818_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%a_V_116 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_440"   --->   Operation 346 'load' 'a_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1273_711 = sext i16 %a_V_116"   --->   Operation 347 'sext' 'sext_ln1273_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1273_712 = sext i16 %a_V_116"   --->   Operation 348 'sext' 'sext_ln1273_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.78ns)   --->   "%r_V_2316 = sub i17 0, i17 %sext_ln1273_712"   --->   Operation 349 'sub' 'r_V_2316' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%mult_V_1591 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2316, i32 5, i32 16"   --->   Operation 350 'partselect' 'mult_V_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln17_1311 = sext i12 %mult_V_1591" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 351 'sext' 'sext_ln17_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln1273_402 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_116, i3 0"   --->   Operation 352 'bitconcatenate' 'shl_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1273_713 = sext i19 %shl_ln1273_402"   --->   Operation 353 'sext' 'sext_ln1273_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.80ns)   --->   "%r_V_2317 = add i20 %sext_ln1273_713, i20 %sext_ln1273_711"   --->   Operation 354 'add' 'r_V_2317' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%mult_V_1592 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2317, i32 5, i32 19"   --->   Operation 355 'partselect' 'mult_V_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln818_440 = sext i15 %mult_V_1592"   --->   Operation 356 'sext' 'sext_ln818_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1273_714 = sext i16 %a_V_116"   --->   Operation 357 'sext' 'sext_ln1273_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i21 %sext_ln1273_714, i21 2097131"   --->   Operation 358 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%mult_V_1593 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20"   --->   Operation 359 'partselect' 'mult_V_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln1273_403 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_116, i2 0"   --->   Operation 360 'bitconcatenate' 'shl_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1273_715 = sext i18 %shl_ln1273_403"   --->   Operation 361 'sext' 'sext_ln1273_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.79ns)   --->   "%r_V_2318 = sub i19 0, i19 %sext_ln1273_715"   --->   Operation 362 'sub' 'r_V_2318' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mult_V_1594 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2318, i32 5, i32 18"   --->   Operation 363 'partselect' 'mult_V_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln17_1312 = sext i14 %mult_V_1594" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 364 'sext' 'sext_ln17_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.80ns)   --->   "%r_V_2319 = sub i20 %sext_ln1273_711, i20 %sext_ln1273_713"   --->   Operation 365 'sub' 'r_V_2319' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%mult_V_1595 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2319, i32 5, i32 19"   --->   Operation 366 'partselect' 'mult_V_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln818_441 = sext i15 %mult_V_1595"   --->   Operation 367 'sext' 'sext_ln818_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (1.94ns)   --->   "%mul_ln1270_10 = mul i21 %sext_ln1273_714, i21 2097133"   --->   Operation 368 'mul' 'mul_ln1270_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%mult_V_1596 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_10, i32 5, i32 20"   --->   Operation 369 'partselect' 'mult_V_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.80ns)   --->   "%r_V_2320 = sub i20 %sext_ln1273_713, i20 %sext_ln1273_711"   --->   Operation 370 'sub' 'r_V_2320' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%mult_V_1597 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2320, i32 5, i32 19"   --->   Operation 371 'partselect' 'mult_V_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln818_442 = sext i15 %mult_V_1597"   --->   Operation 372 'sext' 'sext_ln818_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%a_V_117 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_451"   --->   Operation 373 'load' 'a_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%shl_ln1273_404 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_117, i3 0"   --->   Operation 374 'bitconcatenate' 'shl_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1273_716 = sext i19 %shl_ln1273_404"   --->   Operation 375 'sext' 'sext_ln1273_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln1273_405 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_117, i1 0"   --->   Operation 376 'bitconcatenate' 'shl_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1273_717 = sext i17 %shl_ln1273_405"   --->   Operation 377 'sext' 'sext_ln1273_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.80ns)   --->   "%r_V_2321 = sub i20 %sext_ln1273_717, i20 %sext_ln1273_716"   --->   Operation 378 'sub' 'r_V_2321' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%mult_V_1598 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2321, i32 5, i32 19"   --->   Operation 379 'partselect' 'mult_V_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln818_443 = sext i15 %mult_V_1598"   --->   Operation 380 'sext' 'sext_ln818_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%mult_V_1599 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_117, i32 5, i32 15"   --->   Operation 381 'partselect' 'mult_V_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln17_1313 = sext i11 %mult_V_1599" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 382 'sext' 'sext_ln17_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.80ns)   --->   "%r_V_2322 = add i20 %sext_ln1273_716, i20 %sext_ln1273_717"   --->   Operation 383 'add' 'r_V_2322' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%mult_V_1600 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2322, i32 5, i32 19"   --->   Operation 384 'partselect' 'mult_V_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln818_444 = sext i15 %mult_V_1600"   --->   Operation 385 'sext' 'sext_ln818_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%mult_V_1601 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_117, i32 4, i32 15"   --->   Operation 386 'partselect' 'mult_V_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln17_1314 = sext i12 %mult_V_1601" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 387 'sext' 'sext_ln17_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%a_V_118 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_462"   --->   Operation 388 'load' 'a_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1273_718 = sext i16 %a_V_118"   --->   Operation 389 'sext' 'sext_ln1273_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1273_719 = sext i16 %a_V_118"   --->   Operation 390 'sext' 'sext_ln1273_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1273_720 = sext i16 %a_V_118"   --->   Operation 391 'sext' 'sext_ln1273_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln1273_406 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_118, i2 0"   --->   Operation 392 'bitconcatenate' 'shl_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1273_721 = sext i18 %shl_ln1273_406"   --->   Operation 393 'sext' 'sext_ln1273_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.79ns)   --->   "%r_V_2323 = sub i19 0, i19 %sext_ln1273_721"   --->   Operation 394 'sub' 'r_V_2323' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%mult_V_1602 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2323, i32 5, i32 18"   --->   Operation 395 'partselect' 'mult_V_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln17_1315 = sext i14 %mult_V_1602" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 396 'sext' 'sext_ln17_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.79ns)   --->   "%r_V_2324 = sub i19 %sext_ln1273_721, i19 %sext_ln1273_720"   --->   Operation 397 'sub' 'r_V_2324' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_1603 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2324, i32 5, i32 18"   --->   Operation 398 'partselect' 'mult_V_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln17_1316 = sext i14 %mult_V_1603" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 399 'sext' 'sext_ln17_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.79ns)   --->   "%r_V_2325 = add i19 %sext_ln1273_721, i19 %sext_ln1273_720"   --->   Operation 400 'add' 'r_V_2325' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%mult_V_1604 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2325, i32 5, i32 18"   --->   Operation 401 'partselect' 'mult_V_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln17_1317 = sext i14 %mult_V_1604" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 402 'sext' 'sext_ln17_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln1273_407 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_118, i3 0"   --->   Operation 403 'bitconcatenate' 'shl_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1273_722 = sext i19 %shl_ln1273_407"   --->   Operation 404 'sext' 'sext_ln1273_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%shl_ln1273_408 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_118, i1 0"   --->   Operation 405 'bitconcatenate' 'shl_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln1273_723 = sext i17 %shl_ln1273_408"   --->   Operation 406 'sext' 'sext_ln1273_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.80ns)   --->   "%r_V_2326 = sub i20 %sext_ln1273_723, i20 %sext_ln1273_722"   --->   Operation 407 'sub' 'r_V_2326' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%mult_V_1605 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2326, i32 5, i32 19"   --->   Operation 408 'partselect' 'mult_V_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln818_445 = sext i15 %mult_V_1605"   --->   Operation 409 'sext' 'sext_ln818_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.80ns)   --->   "%r_V_2327 = sub i20 %sext_ln1273_719, i20 %sext_ln1273_722"   --->   Operation 410 'sub' 'r_V_2327' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%mult_V_1606 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2327, i32 5, i32 19"   --->   Operation 411 'partselect' 'mult_V_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln818_446 = sext i15 %mult_V_1606"   --->   Operation 412 'sext' 'sext_ln818_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (1.94ns)   --->   "%r_V_2328 = mul i21 %sext_ln1273_718, i21 2097141"   --->   Operation 413 'mul' 'r_V_2328' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%mult_V_1607 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2328, i32 5, i32 20"   --->   Operation 414 'partselect' 'mult_V_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.80ns)   --->   "%r_V_2329 = sub i19 %r_V_2323, i19 %sext_ln1273_720"   --->   Operation 415 'sub' 'r_V_2329' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%mult_V_1608 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2329, i32 5, i32 18"   --->   Operation 416 'partselect' 'mult_V_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln17_1318 = sext i14 %mult_V_1608" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 417 'sext' 'sext_ln17_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%mult_V_1609 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_118, i32 4, i32 15"   --->   Operation 418 'partselect' 'mult_V_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln17_1319 = sext i12 %mult_V_1609" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 419 'sext' 'sext_ln17_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln17_1320 = sext i12 %mult_V_1609" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 420 'sext' 'sext_ln17_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%a_V_119 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_467"   --->   Operation 421 'load' 'a_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%mult_V_1610 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_119, i32 5, i32 15"   --->   Operation 422 'partselect' 'mult_V_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln17_1321 = sext i11 %mult_V_1610" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 423 'sext' 'sext_ln17_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln17_1322 = sext i11 %mult_V_1610" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 424 'sext' 'sext_ln17_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V_119"   --->   Operation 425 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1273_724 = sext i16 %a_V_119"   --->   Operation 426 'sext' 'sext_ln1273_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (1.94ns)   --->   "%r_V_2330 = mul i21 %sext_ln1270, i21 11"   --->   Operation 427 'mul' 'r_V_2330' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%mult_V_1611 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2330, i32 5, i32 20"   --->   Operation 428 'partselect' 'mult_V_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln1273_409 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_119, i3 0"   --->   Operation 429 'bitconcatenate' 'shl_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1273_725 = sext i19 %shl_ln1273_409"   --->   Operation 430 'sext' 'sext_ln1273_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln1273_410 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_119, i1 0"   --->   Operation 431 'bitconcatenate' 'shl_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln1273_726 = sext i17 %shl_ln1273_410"   --->   Operation 432 'sext' 'sext_ln1273_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.80ns)   --->   "%r_V_2331 = sub i20 %sext_ln1273_725, i20 %sext_ln1273_726"   --->   Operation 433 'sub' 'r_V_2331' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%mult_V_1612 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2331, i32 5, i32 19"   --->   Operation 434 'partselect' 'mult_V_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln818_447 = sext i15 %mult_V_1612"   --->   Operation 435 'sext' 'sext_ln818_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%mult_V_1613 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_119, i32 4, i32 15"   --->   Operation 436 'partselect' 'mult_V_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln17_1323 = sext i12 %mult_V_1613" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 437 'sext' 'sext_ln17_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (1.94ns)   --->   "%mul_ln1270_11 = mul i21 %sext_ln1270, i21 2097133"   --->   Operation 438 'mul' 'mul_ln1270_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_1614 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_11, i32 5, i32 20"   --->   Operation 439 'partselect' 'mult_V_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%mult_V_1615 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_119, i32 2, i32 15"   --->   Operation 440 'partselect' 'mult_V_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln17_1324 = sext i14 %mult_V_1615" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 441 'sext' 'sext_ln17_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln1273_411 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_119, i2 0"   --->   Operation 442 'bitconcatenate' 'shl_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1273_727 = sext i18 %shl_ln1273_411"   --->   Operation 443 'sext' 'sext_ln1273_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.79ns)   --->   "%r_V_2332 = sub i19 %sext_ln1273_727, i19 %sext_ln1273_724"   --->   Operation 444 'sub' 'r_V_2332' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%mult_V_1616 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2332, i32 5, i32 18"   --->   Operation 445 'partselect' 'mult_V_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln17_1325 = sext i14 %mult_V_1616" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 446 'sext' 'sext_ln17_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%a_V_120 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_468"   --->   Operation 447 'load' 'a_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln818_448 = sext i16 %a_V_120"   --->   Operation 448 'sext' 'sext_ln818_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln818_449 = sext i16 %a_V_120"   --->   Operation 449 'sext' 'sext_ln818_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%mult_V_1617 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_120, i32 4, i32 15"   --->   Operation 450 'partselect' 'mult_V_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln17_1326 = sext i12 %mult_V_1617" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 451 'sext' 'sext_ln17_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln1273_412 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_120, i4 0"   --->   Operation 452 'bitconcatenate' 'shl_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1273_728 = sext i20 %shl_ln1273_412"   --->   Operation 453 'sext' 'sext_ln1273_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.80ns)   --->   "%r_V_2333 = sub i21 %sext_ln818_449, i21 %sext_ln1273_728"   --->   Operation 454 'sub' 'r_V_2333' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%mult_V_1618 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2333, i32 5, i32 20"   --->   Operation 455 'partselect' 'mult_V_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%mult_V_1619 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_120, i32 5, i32 15"   --->   Operation 456 'partselect' 'mult_V_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln17_1327 = sext i11 %mult_V_1619" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 457 'sext' 'sext_ln17_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln1273_413 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_120, i1 0"   --->   Operation 458 'bitconcatenate' 'shl_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1273_729 = sext i17 %shl_ln1273_413"   --->   Operation 459 'sext' 'sext_ln1273_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1273_730 = sext i17 %shl_ln1273_413"   --->   Operation 460 'sext' 'sext_ln1273_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.79ns)   --->   "%r_V_2334 = sub i18 0, i18 %sext_ln1273_730"   --->   Operation 461 'sub' 'r_V_2334' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_1620 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2334, i32 5, i32 17"   --->   Operation 462 'partselect' 'mult_V_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln17_1328 = sext i13 %mult_V_1620" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 463 'sext' 'sext_ln17_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln1273_414 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_120, i3 0"   --->   Operation 464 'bitconcatenate' 'shl_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1273_731 = sext i19 %shl_ln1273_414"   --->   Operation 465 'sext' 'sext_ln1273_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.80ns)   --->   "%r_V_2335 = sub i20 0, i20 %sext_ln1273_731"   --->   Operation 466 'sub' 'r_V_2335' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%mult_V_1621 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2335, i32 5, i32 19"   --->   Operation 467 'partselect' 'mult_V_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln818_450 = sext i15 %mult_V_1621"   --->   Operation 468 'sext' 'sext_ln818_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%mult_V_1622 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_120, i32 1, i32 15"   --->   Operation 469 'partselect' 'mult_V_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln818_451 = sext i15 %mult_V_1622"   --->   Operation 470 'sext' 'sext_ln818_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln1273_415 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_120, i2 0"   --->   Operation 471 'bitconcatenate' 'shl_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln1273_732 = sext i18 %shl_ln1273_415"   --->   Operation 472 'sext' 'sext_ln1273_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.79ns)   --->   "%r_V_2336 = sub i19 0, i19 %sext_ln1273_732"   --->   Operation 473 'sub' 'r_V_2336' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%mult_V_1623 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2336, i32 5, i32 18"   --->   Operation 474 'partselect' 'mult_V_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln17_1329 = sext i14 %mult_V_1623" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 475 'sext' 'sext_ln17_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.80ns)   --->   "%r_V_2337 = sub i19 %r_V_2336, i19 %sext_ln818_448"   --->   Operation 476 'sub' 'r_V_2337' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%mult_V_1624 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2337, i32 5, i32 18"   --->   Operation 477 'partselect' 'mult_V_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln17_1330 = sext i14 %mult_V_1624" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 478 'sext' 'sext_ln17_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.80ns)   --->   "%r_V_2338 = sub i20 %sext_ln1273_729, i20 %sext_ln1273_731"   --->   Operation 479 'sub' 'r_V_2338' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%mult_V_1625 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2338, i32 5, i32 19"   --->   Operation 480 'partselect' 'mult_V_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln818_452 = sext i15 %mult_V_1625"   --->   Operation 481 'sext' 'sext_ln818_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%a_V_121 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99"   --->   Operation 482 'load' 'a_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1273_733 = sext i16 %a_V_121"   --->   Operation 483 'sext' 'sext_ln1273_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln1273_416 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_121, i3 0"   --->   Operation 484 'bitconcatenate' 'shl_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln1273_734 = sext i19 %shl_ln1273_416"   --->   Operation 485 'sext' 'sext_ln1273_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.80ns)   --->   "%r_V_2339 = sub i20 %sext_ln1273_733, i20 %sext_ln1273_734"   --->   Operation 486 'sub' 'r_V_2339' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%mult_V_1626 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2339, i32 5, i32 19"   --->   Operation 487 'partselect' 'mult_V_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln818_453 = sext i15 %mult_V_1626"   --->   Operation 488 'sext' 'sext_ln818_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1190 = sub i20 0, i20 %sext_ln1273_734"   --->   Operation 489 'sub' 'sub_ln1273_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 490 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2340 = sub i20 %sub_ln1273_1190, i20 %sext_ln1273_733"   --->   Operation 490 'sub' 'r_V_2340' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%mult_V_1627 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2340, i32 5, i32 19"   --->   Operation 491 'partselect' 'mult_V_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln818_454 = sext i15 %mult_V_1627"   --->   Operation 492 'sext' 'sext_ln818_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%shl_ln1273_417 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_121, i1 0"   --->   Operation 493 'bitconcatenate' 'shl_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1273_735 = sext i17 %shl_ln1273_417"   --->   Operation 494 'sext' 'sext_ln1273_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1273_736 = sext i17 %shl_ln1273_417"   --->   Operation 495 'sext' 'sext_ln1273_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.80ns)   --->   "%r_V_2341 = sub i20 %sext_ln1273_734, i20 %sext_ln1273_736"   --->   Operation 496 'sub' 'r_V_2341' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%mult_V_1628 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2341, i32 5, i32 19"   --->   Operation 497 'partselect' 'mult_V_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln818_455 = sext i15 %mult_V_1628"   --->   Operation 498 'sext' 'sext_ln818_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.80ns)   --->   "%r_V_2342 = sub i20 %sext_ln1273_734, i20 %sext_ln1273_733"   --->   Operation 499 'sub' 'r_V_2342' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%mult_V_1629 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2342, i32 5, i32 19"   --->   Operation 500 'partselect' 'mult_V_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln818_456 = sext i15 %mult_V_1629"   --->   Operation 501 'sext' 'sext_ln818_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%shl_ln1273_418 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_121, i4 0"   --->   Operation 502 'bitconcatenate' 'shl_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln1273_737 = sext i20 %shl_ln1273_418"   --->   Operation 503 'sext' 'sext_ln1273_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln1273_419 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_121, i2 0"   --->   Operation 504 'bitconcatenate' 'shl_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1273_738 = sext i18 %shl_ln1273_419"   --->   Operation 505 'sext' 'sext_ln1273_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.80ns)   --->   "%r_V_2343 = sub i21 %sext_ln1273_737, i21 %sext_ln1273_738"   --->   Operation 506 'sub' 'r_V_2343' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%mult_V_1630 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2343, i32 5, i32 20"   --->   Operation 507 'partselect' 'mult_V_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.80ns)   --->   "%r_V_2344 = sub i21 %sext_ln1273_735, i21 %sext_ln1273_737"   --->   Operation 508 'sub' 'r_V_2344' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%mult_V_1631 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2344, i32 5, i32 20"   --->   Operation 509 'partselect' 'mult_V_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%a_V_122 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98"   --->   Operation 510 'load' 'a_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1270_73 = sext i16 %a_V_122"   --->   Operation 511 'sext' 'sext_ln1270_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1273_739 = sext i16 %a_V_122"   --->   Operation 512 'sext' 'sext_ln1273_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1273_740 = sext i16 %a_V_122"   --->   Operation 513 'sext' 'sext_ln1273_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (1.94ns)   --->   "%r_V_2345 = mul i21 %sext_ln1270_73, i21 2097139"   --->   Operation 514 'mul' 'r_V_2345' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%mult_V_1632 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2345, i32 5, i32 20"   --->   Operation 515 'partselect' 'mult_V_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (1.94ns)   --->   "%r_V_2346 = mul i21 %sext_ln1270_73, i21 2097141"   --->   Operation 516 'mul' 'r_V_2346' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%mult_V_1633 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2346, i32 5, i32 20"   --->   Operation 517 'partselect' 'mult_V_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln1273_420 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_122, i3 0"   --->   Operation 518 'bitconcatenate' 'shl_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1273_741 = sext i19 %shl_ln1273_420"   --->   Operation 519 'sext' 'sext_ln1273_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.80ns)   --->   "%r_V_2347 = sub i20 %sext_ln1273_739, i20 %sext_ln1273_741"   --->   Operation 520 'sub' 'r_V_2347' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%mult_V_1634 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2347, i32 5, i32 19"   --->   Operation 521 'partselect' 'mult_V_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln818_460 = sext i15 %mult_V_1634"   --->   Operation 522 'sext' 'sext_ln818_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln1273_421 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_122, i4 0"   --->   Operation 523 'bitconcatenate' 'shl_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1273_742 = sext i20 %shl_ln1273_421"   --->   Operation 524 'sext' 'sext_ln1273_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.80ns)   --->   "%r_V_2348 = sub i21 %sext_ln1273_742, i21 %sext_ln1270_73"   --->   Operation 525 'sub' 'r_V_2348' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%mult_V_1635 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2348, i32 5, i32 20"   --->   Operation 526 'partselect' 'mult_V_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln1273_422 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_122, i2 0"   --->   Operation 527 'bitconcatenate' 'shl_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1273_743 = sext i18 %shl_ln1273_422"   --->   Operation 528 'sext' 'sext_ln1273_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.79ns)   --->   "%r_V_2349 = sub i19 0, i19 %sext_ln1273_743"   --->   Operation 529 'sub' 'r_V_2349' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%mult_V_1636 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2349, i32 5, i32 18"   --->   Operation 530 'partselect' 'mult_V_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln17_1331 = sext i14 %mult_V_1636" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 531 'sext' 'sext_ln17_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (1.94ns)   --->   "%mul_ln1270_12 = mul i21 %sext_ln1270_73, i21 21"   --->   Operation 532 'mul' 'mul_ln1270_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%mult_V_1637 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_12, i32 5, i32 20"   --->   Operation 533 'partselect' 'mult_V_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.80ns)   --->   "%r_V_2350 = sub i20 %sext_ln1273_741, i20 %sext_ln1273_739"   --->   Operation 534 'sub' 'r_V_2350' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%mult_V_1638 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2350, i32 5, i32 19"   --->   Operation 535 'partselect' 'mult_V_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln818_461 = sext i15 %mult_V_1638"   --->   Operation 536 'sext' 'sext_ln818_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%mult_V_1639 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_122, i32 3, i32 15"   --->   Operation 537 'partselect' 'mult_V_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln17_1332 = sext i13 %mult_V_1639" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 538 'sext' 'sext_ln17_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%mult_V_1640 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_122, i32 4, i32 15"   --->   Operation 539 'partselect' 'mult_V_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln17_1333 = sext i12 %mult_V_1640" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 540 'sext' 'sext_ln17_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1200 = sub i20 0, i20 %sext_ln1273_741"   --->   Operation 541 'sub' 'sub_ln1273_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln1273_423 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_122, i1 0"   --->   Operation 542 'bitconcatenate' 'shl_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1273_744 = sext i17 %shl_ln1273_423"   --->   Operation 543 'sext' 'sext_ln1273_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2351 = sub i20 %sub_ln1273_1200, i20 %sext_ln1273_744"   --->   Operation 544 'sub' 'r_V_2351' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%mult_V_1641 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2351, i32 5, i32 19"   --->   Operation 545 'partselect' 'mult_V_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln818_462 = sext i15 %mult_V_1641"   --->   Operation 546 'sext' 'sext_ln818_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.80ns)   --->   "%r_V_2352 = sub i19 %r_V_2349, i19 %sext_ln1273_740"   --->   Operation 547 'sub' 'r_V_2352' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%mult_V_1642 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2352, i32 5, i32 18"   --->   Operation 548 'partselect' 'mult_V_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln17_1334 = sext i14 %mult_V_1642" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 549 'sext' 'sext_ln17_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%a_V_123 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97"   --->   Operation 550 'load' 'a_V_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln818_457 = sext i16 %a_V_123"   --->   Operation 551 'sext' 'sext_ln818_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln818_458 = sext i16 %a_V_123"   --->   Operation 552 'sext' 'sext_ln818_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln818_459 = sext i16 %a_V_123"   --->   Operation 553 'sext' 'sext_ln818_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%mult_V_1643 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_123, i32 2, i32 15"   --->   Operation 554 'partselect' 'mult_V_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln17_1335 = sext i14 %mult_V_1643" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 555 'sext' 'sext_ln17_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln1273_424 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_123, i4 0"   --->   Operation 556 'bitconcatenate' 'shl_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1273_745 = sext i20 %shl_ln1273_424"   --->   Operation 557 'sext' 'sext_ln1273_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1203 = sub i21 0, i21 %sext_ln1273_745"   --->   Operation 558 'sub' 'sub_ln1273_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 559 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2353 = sub i21 %sub_ln1273_1203, i21 %sext_ln818_458"   --->   Operation 559 'sub' 'r_V_2353' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%mult_V_1644 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2353, i32 5, i32 20"   --->   Operation 560 'partselect' 'mult_V_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%shl_ln1273_425 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_123, i3 0"   --->   Operation 561 'bitconcatenate' 'shl_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1273_746 = sext i19 %shl_ln1273_425"   --->   Operation 562 'sext' 'sext_ln1273_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.80ns)   --->   "%r_V_2354 = sub i20 %sext_ln818_459, i20 %sext_ln1273_746"   --->   Operation 563 'sub' 'r_V_2354' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%mult_V_1645 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2354, i32 5, i32 19"   --->   Operation 564 'partselect' 'mult_V_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln818_463 = sext i15 %mult_V_1645"   --->   Operation 565 'sext' 'sext_ln818_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%mult_V_1646 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_123, i32 5, i32 15"   --->   Operation 566 'partselect' 'mult_V_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln17_1336 = sext i11 %mult_V_1646" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 567 'sext' 'sext_ln17_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.80ns)   --->   "%r_V_2355 = add i20 %sext_ln1273_746, i20 %sext_ln818_459"   --->   Operation 568 'add' 'r_V_2355' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%mult_V_1647 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2355, i32 5, i32 19"   --->   Operation 569 'partselect' 'mult_V_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln818_464 = sext i15 %mult_V_1647"   --->   Operation 570 'sext' 'sext_ln818_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln1273_426 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_123, i2 0"   --->   Operation 571 'bitconcatenate' 'shl_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1273_747 = sext i18 %shl_ln1273_426"   --->   Operation 572 'sext' 'sext_ln1273_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.79ns)   --->   "%r_V_2356 = sub i19 %sext_ln1273_747, i19 %sext_ln818_457"   --->   Operation 573 'sub' 'r_V_2356' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%mult_V_1648 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2356, i32 5, i32 18"   --->   Operation 574 'partselect' 'mult_V_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln17_1337 = sext i14 %mult_V_1648" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 575 'sext' 'sext_ln17_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (1.94ns)   --->   "%r_V_2357 = mul i21 %sext_ln818_458, i21 11"   --->   Operation 576 'mul' 'r_V_2357' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%mult_V_1649 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2357, i32 5, i32 20"   --->   Operation 577 'partselect' 'mult_V_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln1273_427 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_123, i1 0"   --->   Operation 578 'bitconcatenate' 'shl_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln1273_748 = sext i17 %shl_ln1273_427"   --->   Operation 579 'sext' 'sext_ln1273_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.80ns)   --->   "%r_V_2358 = sub i20 %sext_ln1273_748, i20 %sext_ln1273_746"   --->   Operation 580 'sub' 'r_V_2358' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%mult_V_1650 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2358, i32 5, i32 19"   --->   Operation 581 'partselect' 'mult_V_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln818_465 = sext i15 %mult_V_1650"   --->   Operation 582 'sext' 'sext_ln818_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%mult_V_1651 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_123, i32 4, i32 15"   --->   Operation 583 'partselect' 'mult_V_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln17_1338 = sext i12 %mult_V_1651" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 584 'sext' 'sext_ln17_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%a_V_124 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96"   --->   Operation 585 'load' 'a_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln1270_74 = sext i16 %a_V_124"   --->   Operation 586 'sext' 'sext_ln1270_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln1273_428 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_124, i1 0"   --->   Operation 587 'bitconcatenate' 'shl_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln1273_749 = sext i17 %shl_ln1273_428"   --->   Operation 588 'sext' 'sext_ln1273_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln1273_750 = sext i17 %shl_ln1273_428"   --->   Operation 589 'sext' 'sext_ln1273_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1273_751 = sext i17 %shl_ln1273_428"   --->   Operation 590 'sext' 'sext_ln1273_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.79ns)   --->   "%r_V_2359 = sub i18 0, i18 %sext_ln1273_751"   --->   Operation 591 'sub' 'r_V_2359' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%mult_V_1652 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2359, i32 5, i32 17"   --->   Operation 592 'partselect' 'mult_V_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln17_1339 = sext i13 %mult_V_1652" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 593 'sext' 'sext_ln17_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%shl_ln1273_429 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_124, i4 0"   --->   Operation 594 'bitconcatenate' 'shl_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1273_752 = sext i20 %shl_ln1273_429"   --->   Operation 595 'sext' 'sext_ln1273_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.80ns)   --->   "%sub_ln1273_1209 = sub i21 0, i21 %sext_ln1273_752"   --->   Operation 596 'sub' 'sub_ln1273_1209' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.81ns)   --->   "%r_V_2360 = sub i21 %sub_ln1273_1209, i21 %sext_ln1273_750"   --->   Operation 597 'sub' 'r_V_2360' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%mult_V_1653 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2360, i32 5, i32 20"   --->   Operation 598 'partselect' 'mult_V_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%shl_ln1273_430 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_124, i3 0"   --->   Operation 599 'bitconcatenate' 'shl_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1273_753 = sext i19 %shl_ln1273_430"   --->   Operation 600 'sext' 'sext_ln1273_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.80ns)   --->   "%r_V_2361 = sub i20 %sext_ln1273_749, i20 %sext_ln1273_753"   --->   Operation 601 'sub' 'r_V_2361' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%mult_V_1654 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2361, i32 5, i32 19"   --->   Operation 602 'partselect' 'mult_V_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln818_466 = sext i15 %mult_V_1654"   --->   Operation 603 'sext' 'sext_ln818_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.81ns)   --->   "%r_V_2362 = sub i21 %sub_ln1273_1209, i21 %sext_ln1270_74"   --->   Operation 604 'sub' 'r_V_2362' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%mult_V_1655 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2362, i32 5, i32 20"   --->   Operation 605 'partselect' 'mult_V_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.80ns)   --->   "%r_V_2363 = sub i21 %sext_ln1273_752, i21 %sext_ln1270_74"   --->   Operation 606 'sub' 'r_V_2363' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%mult_V_1656 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2363, i32 5, i32 20"   --->   Operation 607 'partselect' 'mult_V_1656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.80ns)   --->   "%r_V_2364 = add i21 %sext_ln1273_752, i21 %sext_ln1273_750"   --->   Operation 608 'add' 'r_V_2364' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%mult_V_1657 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2364, i32 5, i32 20"   --->   Operation 609 'partselect' 'mult_V_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.80ns)   --->   "%r_V_2365 = add i21 %sext_ln1273_752, i21 %sext_ln1270_74"   --->   Operation 610 'add' 'r_V_2365' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%mult_V_1658 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2365, i32 5, i32 20"   --->   Operation 611 'partselect' 'mult_V_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln1273_431 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_124, i2 0"   --->   Operation 612 'bitconcatenate' 'shl_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1273_754 = sext i18 %shl_ln1273_431"   --->   Operation 613 'sext' 'sext_ln1273_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.80ns)   --->   "%r_V_2366 = sub i21 %sext_ln1273_752, i21 %sext_ln1273_754"   --->   Operation 614 'sub' 'r_V_2366' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%mult_V_1659 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2366, i32 5, i32 20"   --->   Operation 615 'partselect' 'mult_V_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (1.94ns)   --->   "%mul_ln1270_13 = mul i21 %sext_ln1270_74, i21 19"   --->   Operation 616 'mul' 'mul_ln1270_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%mult_V_1660 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_13, i32 5, i32 20"   --->   Operation 617 'partselect' 'mult_V_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.80ns)   --->   "%r_V_2367 = sub i20 0, i20 %sext_ln1273_753"   --->   Operation 618 'sub' 'r_V_2367' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%mult_V_1661 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2367, i32 5, i32 19"   --->   Operation 619 'partselect' 'mult_V_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln818_467 = sext i15 %mult_V_1661"   --->   Operation 620 'sext' 'sext_ln818_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%a_V_125 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95"   --->   Operation 621 'load' 'a_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln1273_755 = sext i16 %a_V_125"   --->   Operation 622 'sext' 'sext_ln1273_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1273_756 = sext i16 %a_V_125"   --->   Operation 623 'sext' 'sext_ln1273_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1273_757 = sext i16 %a_V_125"   --->   Operation 624 'sext' 'sext_ln1273_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%shl_ln1273_432 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_125, i4 0"   --->   Operation 625 'bitconcatenate' 'shl_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1273_758 = sext i20 %shl_ln1273_432"   --->   Operation 626 'sext' 'sext_ln1273_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.80ns)   --->   "%r_V_2368 = add i21 %sext_ln1273_758, i21 %sext_ln1273_756"   --->   Operation 627 'add' 'r_V_2368' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%mult_V_1662 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2368, i32 5, i32 20"   --->   Operation 628 'partselect' 'mult_V_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%shl_ln1273_433 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_125, i3 0"   --->   Operation 629 'bitconcatenate' 'shl_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1273_759 = sext i19 %shl_ln1273_433"   --->   Operation 630 'sext' 'sext_ln1273_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln1273_434 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_125, i1 0"   --->   Operation 631 'bitconcatenate' 'shl_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln1273_760 = sext i17 %shl_ln1273_434"   --->   Operation 632 'sext' 'sext_ln1273_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1273_761 = sext i17 %shl_ln1273_434"   --->   Operation 633 'sext' 'sext_ln1273_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.80ns)   --->   "%r_V_2369 = sub i20 %sext_ln1273_761, i20 %sext_ln1273_759"   --->   Operation 634 'sub' 'r_V_2369' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%mult_V_1663 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2369, i32 5, i32 19"   --->   Operation 635 'partselect' 'mult_V_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln818_470 = sext i15 %mult_V_1663"   --->   Operation 636 'sext' 'sext_ln818_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (1.94ns)   --->   "%r_V_2370 = mul i21 %sext_ln1273_756, i21 2097139"   --->   Operation 637 'mul' 'r_V_2370' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%mult_V_1664 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2370, i32 5, i32 20"   --->   Operation 638 'partselect' 'mult_V_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.79ns)   --->   "%r_V_2371 = sub i18 0, i18 %sext_ln1273_760"   --->   Operation 639 'sub' 'r_V_2371' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%mult_V_1665 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2371, i32 5, i32 17"   --->   Operation 640 'partselect' 'mult_V_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln17_1340 = sext i13 %mult_V_1665" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 641 'sext' 'sext_ln17_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln1273_435 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_125, i2 0"   --->   Operation 642 'bitconcatenate' 'shl_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln1273_762 = sext i18 %shl_ln1273_435"   --->   Operation 643 'sext' 'sext_ln1273_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.79ns)   --->   "%r_V_2372 = sub i19 %sext_ln1273_755, i19 %sext_ln1273_762"   --->   Operation 644 'sub' 'r_V_2372' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%mult_V_1666 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2372, i32 5, i32 18"   --->   Operation 645 'partselect' 'mult_V_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln17_1341 = sext i14 %mult_V_1666" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 646 'sext' 'sext_ln17_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%mult_V_1667 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_125, i32 4, i32 15"   --->   Operation 647 'partselect' 'mult_V_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln17_1342 = sext i12 %mult_V_1667" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 648 'sext' 'sext_ln17_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1219 = sub i20 0, i20 %sext_ln1273_759"   --->   Operation 649 'sub' 'sub_ln1273_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 650 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2373 = sub i20 %sub_ln1273_1219, i20 %sext_ln1273_757"   --->   Operation 650 'sub' 'r_V_2373' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%mult_V_1668 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2373, i32 5, i32 19"   --->   Operation 651 'partselect' 'mult_V_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln818_473 = sext i15 %mult_V_1668"   --->   Operation 652 'sext' 'sext_ln818_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%a_V_126 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94"   --->   Operation 653 'load' 'a_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1270_75 = sext i16 %a_V_126"   --->   Operation 654 'sext' 'sext_ln1270_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln1273_763 = sext i16 %a_V_126"   --->   Operation 655 'sext' 'sext_ln1273_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln1273_436 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_126, i3 0"   --->   Operation 656 'bitconcatenate' 'shl_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln1273_764 = sext i19 %shl_ln1273_436"   --->   Operation 657 'sext' 'sext_ln1273_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1221 = sub i20 0, i20 %sext_ln1273_764"   --->   Operation 658 'sub' 'sub_ln1273_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 659 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2374 = sub i20 %sub_ln1273_1221, i20 %sext_ln1273_763"   --->   Operation 659 'sub' 'r_V_2374' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%mult_V_1669 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2374, i32 5, i32 19"   --->   Operation 660 'partselect' 'mult_V_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln818_474 = sext i15 %mult_V_1669"   --->   Operation 661 'sext' 'sext_ln818_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln1273_437 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_126, i4 0"   --->   Operation 662 'bitconcatenate' 'shl_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln1273_765 = sext i20 %shl_ln1273_437"   --->   Operation 663 'sext' 'sext_ln1273_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.80ns)   --->   "%r_V_2375 = sub i21 %sext_ln1270_75, i21 %sext_ln1273_765"   --->   Operation 664 'sub' 'r_V_2375' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%mult_V_1670 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2375, i32 5, i32 20"   --->   Operation 665 'partselect' 'mult_V_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%mult_V_1671 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_126, i32 3, i32 15"   --->   Operation 666 'partselect' 'mult_V_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln17_1343 = sext i13 %mult_V_1671" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 667 'sext' 'sext_ln17_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (1.94ns)   --->   "%mul_ln1270_14 = mul i21 %sext_ln1270_75, i21 2097123"   --->   Operation 668 'mul' 'mul_ln1270_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%mult_V_1672 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_14, i32 5, i32 20"   --->   Operation 669 'partselect' 'mult_V_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%a_V_127 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93"   --->   Operation 670 'load' 'a_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%shl_ln1273_438 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_127, i4 0"   --->   Operation 671 'bitconcatenate' 'shl_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln1273_766 = sext i20 %shl_ln1273_438"   --->   Operation 672 'sext' 'sext_ln1273_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%shl_ln1273_439 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_127, i1 0"   --->   Operation 673 'bitconcatenate' 'shl_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln1273_767 = sext i17 %shl_ln1273_439"   --->   Operation 674 'sext' 'sext_ln1273_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.80ns)   --->   "%r_V_2376 = sub i21 %sext_ln1273_766, i21 %sext_ln1273_767"   --->   Operation 675 'sub' 'r_V_2376' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%mult_V_1673 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2376, i32 5, i32 20"   --->   Operation 676 'partselect' 'mult_V_1673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1273_768 = sext i16 %a_V_127"   --->   Operation 677 'sext' 'sext_ln1273_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (1.94ns)   --->   "%mul_ln1270_15 = mul i21 %sext_ln1273_768, i21 22"   --->   Operation 678 'mul' 'mul_ln1270_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%mult_V_1674 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_15, i32 5, i32 20"   --->   Operation 679 'partselect' 'mult_V_1674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln1273_440 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_127, i5 0"   --->   Operation 680 'bitconcatenate' 'shl_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.81ns)   --->   "%r_V_2377 = sub i21 0, i21 %shl_ln1273_440"   --->   Operation 681 'sub' 'r_V_2377' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%mult_V_1675 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2377, i32 5, i32 20"   --->   Operation 682 'partselect' 'mult_V_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%shl_ln1273_441 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_127, i2 0"   --->   Operation 683 'bitconcatenate' 'shl_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln1273_769 = sext i18 %shl_ln1273_441"   --->   Operation 684 'sext' 'sext_ln1273_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.79ns)   --->   "%r_V_2378 = sub i19 0, i19 %sext_ln1273_769"   --->   Operation 685 'sub' 'r_V_2378' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%mult_V_1676 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2378, i32 5, i32 18"   --->   Operation 686 'partselect' 'mult_V_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln17_1344 = sext i14 %mult_V_1676" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 687 'sext' 'sext_ln17_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (1.94ns)   --->   "%mul_ln1270_16 = mul i21 %sext_ln1273_768, i21 2097133"   --->   Operation 688 'mul' 'mul_ln1270_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%mult_V_1677 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_16, i32 5, i32 20"   --->   Operation 689 'partselect' 'mult_V_1677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%a_V_128 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92"   --->   Operation 690 'load' 'a_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1270_76 = sext i16 %a_V_128"   --->   Operation 691 'sext' 'sext_ln1270_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1273_770 = sext i16 %a_V_128"   --->   Operation 692 'sext' 'sext_ln1273_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1273_771 = sext i16 %a_V_128"   --->   Operation 693 'sext' 'sext_ln1273_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln1273_772 = sext i16 %a_V_128"   --->   Operation 694 'sext' 'sext_ln1273_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%shl_ln1273_442 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_128, i3 0"   --->   Operation 695 'bitconcatenate' 'shl_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln1273_773 = sext i19 %shl_ln1273_442"   --->   Operation 696 'sext' 'sext_ln1273_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%shl_ln1273_443 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_128, i1 0"   --->   Operation 697 'bitconcatenate' 'shl_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1273_774 = sext i17 %shl_ln1273_443"   --->   Operation 698 'sext' 'sext_ln1273_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.80ns)   --->   "%r_V_2379 = sub i20 %sext_ln1273_773, i20 %sext_ln1273_774"   --->   Operation 699 'sub' 'r_V_2379' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%mult_V_1678 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2379, i32 5, i32 19"   --->   Operation 700 'partselect' 'mult_V_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln818_475 = sext i15 %mult_V_1678"   --->   Operation 701 'sext' 'sext_ln818_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%mult_V_1679 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_128, i32 4, i32 15"   --->   Operation 702 'partselect' 'mult_V_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln17_1345 = sext i12 %mult_V_1679" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 703 'sext' 'sext_ln17_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.78ns)   --->   "%r_V_2380 = sub i17 0, i17 %sext_ln1273_771"   --->   Operation 704 'sub' 'r_V_2380' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%mult_V_1680 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2380, i32 5, i32 16"   --->   Operation 705 'partselect' 'mult_V_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln17_1346 = sext i12 %mult_V_1680" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 706 'sext' 'sext_ln17_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.80ns)   --->   "%r_V_2381 = sub i20 %sext_ln1273_773, i20 %sext_ln1273_770"   --->   Operation 707 'sub' 'r_V_2381' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%mult_V_1681 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2381, i32 5, i32 19"   --->   Operation 708 'partselect' 'mult_V_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln818_476 = sext i15 %mult_V_1681"   --->   Operation 709 'sext' 'sext_ln818_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%mult_V_1682 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_128, i32 3, i32 15"   --->   Operation 710 'partselect' 'mult_V_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln17_1347 = sext i13 %mult_V_1682" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 711 'sext' 'sext_ln17_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (1.94ns)   --->   "%mul_ln1270_17 = mul i21 %sext_ln1270_76, i21 2097131"   --->   Operation 712 'mul' 'mul_ln1270_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%mult_V_1683 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_17, i32 5, i32 20"   --->   Operation 713 'partselect' 'mult_V_1683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1230 = sub i20 0, i20 %sext_ln1273_773"   --->   Operation 714 'sub' 'sub_ln1273_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 715 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2382 = sub i20 %sub_ln1273_1230, i20 %sext_ln1273_774"   --->   Operation 715 'sub' 'r_V_2382' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%mult_V_1684 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2382, i32 5, i32 19"   --->   Operation 716 'partselect' 'mult_V_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln818_477 = sext i15 %mult_V_1684"   --->   Operation 717 'sext' 'sext_ln818_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%shl_ln1273_444 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_128, i2 0"   --->   Operation 718 'bitconcatenate' 'shl_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1273_775 = sext i18 %shl_ln1273_444"   --->   Operation 719 'sext' 'sext_ln1273_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.79ns)   --->   "%r_V_2383 = sub i19 %sext_ln1273_772, i19 %sext_ln1273_775"   --->   Operation 720 'sub' 'r_V_2383' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%mult_V_1685 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2383, i32 5, i32 18"   --->   Operation 721 'partselect' 'mult_V_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln17_1348 = sext i14 %mult_V_1685" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 722 'sext' 'sext_ln17_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.80ns)   --->   "%r_V_2384 = sub i20 %sext_ln1273_774, i20 %sext_ln1273_773"   --->   Operation 723 'sub' 'r_V_2384' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%mult_V_1686 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2384, i32 5, i32 19"   --->   Operation 724 'partselect' 'mult_V_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln818_478 = sext i15 %mult_V_1686"   --->   Operation 725 'sext' 'sext_ln818_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%a_V_129 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91"   --->   Operation 726 'load' 'a_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln1273_776 = sext i16 %a_V_129"   --->   Operation 727 'sext' 'sext_ln1273_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.78ns)   --->   "%r_V_2385 = sub i17 0, i17 %sext_ln1273_776"   --->   Operation 728 'sub' 'r_V_2385' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%mult_V_1687 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2385, i32 5, i32 16"   --->   Operation 729 'partselect' 'mult_V_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln17_1349 = sext i12 %mult_V_1687" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 730 'sext' 'sext_ln17_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%mult_V_1688 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_129, i32 4, i32 15"   --->   Operation 731 'partselect' 'mult_V_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln17_1350 = sext i12 %mult_V_1688" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 732 'sext' 'sext_ln17_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%a_V_130 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90"   --->   Operation 733 'load' 'a_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln818_468 = sext i16 %a_V_130"   --->   Operation 734 'sext' 'sext_ln818_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln818_469 = sext i16 %a_V_130"   --->   Operation 735 'sext' 'sext_ln818_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln818_471 = sext i16 %a_V_130"   --->   Operation 736 'sext' 'sext_ln818_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln818_472 = sext i16 %a_V_130"   --->   Operation 737 'sext' 'sext_ln818_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%mult_V_1689 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_130, i32 4, i32 15"   --->   Operation 738 'partselect' 'mult_V_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln17_1351 = sext i12 %mult_V_1689" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 739 'sext' 'sext_ln17_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%shl_ln1273_445 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_130, i3 0"   --->   Operation 740 'bitconcatenate' 'shl_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln1273_777 = sext i19 %shl_ln1273_445"   --->   Operation 741 'sext' 'sext_ln1273_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.80ns)   --->   "%sub_ln1273_1235 = sub i20 0, i20 %sext_ln1273_777"   --->   Operation 742 'sub' 'sub_ln1273_1235' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%shl_ln1273_446 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_130, i1 0"   --->   Operation 743 'bitconcatenate' 'shl_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1273_778 = sext i17 %shl_ln1273_446"   --->   Operation 744 'sext' 'sext_ln1273_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.80ns)   --->   "%r_V_2386 = sub i20 %sub_ln1273_1235, i20 %sext_ln1273_778"   --->   Operation 745 'sub' 'r_V_2386' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%mult_V_1690 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2386, i32 5, i32 19"   --->   Operation 746 'partselect' 'mult_V_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln818_479 = sext i15 %mult_V_1690"   --->   Operation 747 'sext' 'sext_ln818_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.78ns)   --->   "%r_V_2387 = sub i17 0, i17 %sext_ln818_471"   --->   Operation 748 'sub' 'r_V_2387' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%mult_V_1691 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2387, i32 5, i32 16"   --->   Operation 749 'partselect' 'mult_V_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln17_1352 = sext i12 %mult_V_1691" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 750 'sext' 'sext_ln17_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln1273_447 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_130, i2 0"   --->   Operation 751 'bitconcatenate' 'shl_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1273_779 = sext i18 %shl_ln1273_447"   --->   Operation 752 'sext' 'sext_ln1273_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.79ns)   --->   "%r_V_2388 = sub i19 %sext_ln818_472, i19 %sext_ln1273_779"   --->   Operation 753 'sub' 'r_V_2388' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%mult_V_1692 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2388, i32 5, i32 18"   --->   Operation 754 'partselect' 'mult_V_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln17_1353 = sext i14 %mult_V_1692" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 755 'sext' 'sext_ln17_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.80ns)   --->   "%r_V_2389 = sub i20 %sub_ln1273_1235, i20 %sext_ln818_469"   --->   Operation 756 'sub' 'r_V_2389' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%mult_V_1693 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2389, i32 5, i32 19"   --->   Operation 757 'partselect' 'mult_V_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln818_480 = sext i15 %mult_V_1693"   --->   Operation 758 'sext' 'sext_ln818_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (1.94ns)   --->   "%r_V_2390 = mul i21 %sext_ln818_468, i21 2097141"   --->   Operation 759 'mul' 'r_V_2390' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%mult_V_1694 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2390, i32 5, i32 20"   --->   Operation 760 'partselect' 'mult_V_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1240 = sub i19 0, i19 %sext_ln1273_779"   --->   Operation 761 'sub' 'sub_ln1273_1240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 762 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2391 = sub i19 %sub_ln1273_1240, i19 %sext_ln818_472"   --->   Operation 762 'sub' 'r_V_2391' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%mult_V_1695 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2391, i32 5, i32 18"   --->   Operation 763 'partselect' 'mult_V_1695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln17_1354 = sext i14 %mult_V_1695" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 764 'sext' 'sext_ln17_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%a_V_131 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89"   --->   Operation 765 'load' 'a_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln1273_780 = sext i16 %a_V_131"   --->   Operation 766 'sext' 'sext_ln1273_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln1273_781 = sext i16 %a_V_131"   --->   Operation 767 'sext' 'sext_ln1273_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1273_782 = sext i16 %a_V_131"   --->   Operation 768 'sext' 'sext_ln1273_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%shl_ln1273_448 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_131, i2 0"   --->   Operation 769 'bitconcatenate' 'shl_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1273_783 = sext i18 %shl_ln1273_448"   --->   Operation 770 'sext' 'sext_ln1273_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1242 = sub i19 0, i19 %sext_ln1273_783"   --->   Operation 771 'sub' 'sub_ln1273_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 772 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2392 = sub i19 %sub_ln1273_1242, i19 %sext_ln1273_782"   --->   Operation 772 'sub' 'r_V_2392' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%mult_V_1696 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2392, i32 5, i32 18"   --->   Operation 773 'partselect' 'mult_V_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln17_1355 = sext i14 %mult_V_1696" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 774 'sext' 'sext_ln17_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (1.94ns)   --->   "%r_V_2393 = mul i21 %sext_ln1273_781, i21 2097139"   --->   Operation 775 'mul' 'r_V_2393' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%mult_V_1697 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2393, i32 5, i32 20"   --->   Operation 776 'partselect' 'mult_V_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%mult_V_1698 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_131, i32 3, i32 15"   --->   Operation 777 'partselect' 'mult_V_1698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln17_1356 = sext i13 %mult_V_1698" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 778 'sext' 'sext_ln17_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln1273_449 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_131, i1 0"   --->   Operation 779 'bitconcatenate' 'shl_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1273_784 = sext i17 %shl_ln1273_449"   --->   Operation 780 'sext' 'sext_ln1273_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.79ns)   --->   "%r_V_2394 = sub i18 0, i18 %sext_ln1273_784"   --->   Operation 781 'sub' 'r_V_2394' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%mult_V_1699 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2394, i32 5, i32 17"   --->   Operation 782 'partselect' 'mult_V_1699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln17_1357 = sext i13 %mult_V_1699" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 783 'sext' 'sext_ln17_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%shl_ln1273_450 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_131, i4 0"   --->   Operation 784 'bitconcatenate' 'shl_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1273_785 = sext i20 %shl_ln1273_450"   --->   Operation 785 'sext' 'sext_ln1273_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.80ns)   --->   "%r_V_2395 = sub i21 0, i21 %sext_ln1273_785"   --->   Operation 786 'sub' 'r_V_2395' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%mult_V_1700 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2395, i32 5, i32 20"   --->   Operation 787 'partselect' 'mult_V_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln1273_451 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_131, i3 0"   --->   Operation 788 'bitconcatenate' 'shl_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln1273_786 = sext i19 %shl_ln1273_451"   --->   Operation 789 'sext' 'sext_ln1273_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.80ns)   --->   "%r_V_2396 = sub i20 %sext_ln1273_786, i20 %sext_ln1273_780"   --->   Operation 790 'sub' 'r_V_2396' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%mult_V_1701 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2396, i32 5, i32 19"   --->   Operation 791 'partselect' 'mult_V_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln818_484 = sext i15 %mult_V_1701"   --->   Operation 792 'sext' 'sext_ln818_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1247 = sub i20 0, i20 %sext_ln1273_786"   --->   Operation 793 'sub' 'sub_ln1273_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 794 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2397 = sub i20 %sub_ln1273_1247, i20 %sext_ln1273_780"   --->   Operation 794 'sub' 'r_V_2397' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%mult_V_1702 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2397, i32 5, i32 19"   --->   Operation 795 'partselect' 'mult_V_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln818_485 = sext i15 %mult_V_1702"   --->   Operation 796 'sext' 'sext_ln818_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.79ns)   --->   "%r_V_2398 = sub i19 %sext_ln1273_783, i19 %sext_ln1273_782"   --->   Operation 797 'sub' 'r_V_2398' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%mult_V_1703 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2398, i32 5, i32 18"   --->   Operation 798 'partselect' 'mult_V_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln17_1358 = sext i14 %mult_V_1703" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 799 'sext' 'sext_ln17_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%a_V_132 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88"   --->   Operation 800 'load' 'a_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1270_77 = sext i16 %a_V_132"   --->   Operation 801 'sext' 'sext_ln1270_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1273_787 = sext i16 %a_V_132"   --->   Operation 802 'sext' 'sext_ln1273_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%shl_ln1273_452 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_132, i2 0"   --->   Operation 803 'bitconcatenate' 'shl_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1273_788 = sext i18 %shl_ln1273_452"   --->   Operation 804 'sext' 'sext_ln1273_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.79ns)   --->   "%r_V_2399 = sub i19 %sext_ln1273_787, i19 %sext_ln1273_788"   --->   Operation 805 'sub' 'r_V_2399' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%mult_V_1704 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2399, i32 5, i32 18"   --->   Operation 806 'partselect' 'mult_V_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln17_1359 = sext i14 %mult_V_1704" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 807 'sext' 'sext_ln17_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%shl_ln1273_453 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_132, i3 0"   --->   Operation 808 'bitconcatenate' 'shl_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln1273_789 = sext i19 %shl_ln1273_453"   --->   Operation 809 'sext' 'sext_ln1273_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%shl_ln1273_454 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_132, i1 0"   --->   Operation 810 'bitconcatenate' 'shl_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln1273_790 = sext i17 %shl_ln1273_454"   --->   Operation 811 'sext' 'sext_ln1273_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.80ns)   --->   "%r_V_2400 = sub i20 %sext_ln1273_790, i20 %sext_ln1273_789"   --->   Operation 812 'sub' 'r_V_2400' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%mult_V_1705 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2400, i32 5, i32 19"   --->   Operation 813 'partselect' 'mult_V_1705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln818_486 = sext i15 %mult_V_1705"   --->   Operation 814 'sext' 'sext_ln818_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln1273_455 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_132, i4 0"   --->   Operation 815 'bitconcatenate' 'shl_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1273_791 = sext i20 %shl_ln1273_455"   --->   Operation 816 'sext' 'sext_ln1273_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln1273_792 = sext i18 %shl_ln1273_452"   --->   Operation 817 'sext' 'sext_ln1273_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.80ns)   --->   "%r_V_2401 = sub i21 %sext_ln1273_792, i21 %sext_ln1273_791"   --->   Operation 818 'sub' 'r_V_2401' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%mult_V_1706 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2401, i32 5, i32 20"   --->   Operation 819 'partselect' 'mult_V_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (1.94ns)   --->   "%mul_ln1270_18 = mul i21 %sext_ln1270_77, i21 2097126"   --->   Operation 820 'mul' 'mul_ln1270_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%mult_V_1707 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_18, i32 5, i32 20"   --->   Operation 821 'partselect' 'mult_V_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%mult_V_1708 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_132, i32 3, i32 15"   --->   Operation 822 'partselect' 'mult_V_1708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln17_1360 = sext i13 %mult_V_1708" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 823 'sext' 'sext_ln17_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln17_1361 = sext i13 %mult_V_1708" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 824 'sext' 'sext_ln17_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.80ns)   --->   "%r_V_2402 = sub i20 0, i20 %sext_ln1273_789"   --->   Operation 825 'sub' 'r_V_2402' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%mult_V_1709 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2402, i32 5, i32 19"   --->   Operation 826 'partselect' 'mult_V_1709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln818_487 = sext i15 %mult_V_1709"   --->   Operation 827 'sext' 'sext_ln818_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.80ns)   --->   "%r_V_2403 = sub i20 %r_V_2402, i20 %sext_ln1273_790"   --->   Operation 828 'sub' 'r_V_2403' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%mult_V_1710 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2403, i32 5, i32 19"   --->   Operation 829 'partselect' 'mult_V_1710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln818_488 = sext i15 %mult_V_1710"   --->   Operation 830 'sext' 'sext_ln818_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%a_V_133 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87"   --->   Operation 831 'load' 'a_V_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln1273_793 = sext i16 %a_V_133"   --->   Operation 832 'sext' 'sext_ln1273_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln1273_456 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_133, i4 0"   --->   Operation 833 'bitconcatenate' 'shl_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln1273_794 = sext i20 %shl_ln1273_456"   --->   Operation 834 'sext' 'sext_ln1273_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%shl_ln1273_457 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_133, i1 0"   --->   Operation 835 'bitconcatenate' 'shl_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln1273_795 = sext i17 %shl_ln1273_457"   --->   Operation 836 'sext' 'sext_ln1273_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln1273_796 = sext i17 %shl_ln1273_457"   --->   Operation 837 'sext' 'sext_ln1273_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.80ns)   --->   "%r_V_2404 = sub i21 %sext_ln1273_794, i21 %sext_ln1273_796"   --->   Operation 838 'sub' 'r_V_2404' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%mult_V_1711 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2404, i32 5, i32 20"   --->   Operation 839 'partselect' 'mult_V_1711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.79ns)   --->   "%r_V_2405 = sub i18 0, i18 %sext_ln1273_795"   --->   Operation 840 'sub' 'r_V_2405' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%mult_V_1712 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2405, i32 5, i32 17"   --->   Operation 841 'partselect' 'mult_V_1712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln17_1362 = sext i13 %mult_V_1712" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 842 'sext' 'sext_ln17_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%mult_V_1713 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_133, i32 4, i32 15"   --->   Operation 843 'partselect' 'mult_V_1713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln17_1363 = sext i12 %mult_V_1713" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 844 'sext' 'sext_ln17_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%shl_ln1273_458 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_133, i3 0"   --->   Operation 845 'bitconcatenate' 'shl_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln1273_797 = sext i19 %shl_ln1273_458"   --->   Operation 846 'sext' 'sext_ln1273_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1257 = sub i20 0, i20 %sext_ln1273_797"   --->   Operation 847 'sub' 'sub_ln1273_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 848 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2406 = sub i20 %sub_ln1273_1257, i20 %sext_ln1273_793"   --->   Operation 848 'sub' 'r_V_2406' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%mult_V_1714 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2406, i32 5, i32 19"   --->   Operation 849 'partselect' 'mult_V_1714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln818_489 = sext i15 %mult_V_1714"   --->   Operation 850 'sext' 'sext_ln818_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%shl_ln1273_459 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_133, i2 0"   --->   Operation 851 'bitconcatenate' 'shl_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1273_798 = sext i18 %shl_ln1273_459"   --->   Operation 852 'sext' 'sext_ln1273_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.79ns)   --->   "%r_V_2407 = sub i19 0, i19 %sext_ln1273_798"   --->   Operation 853 'sub' 'r_V_2407' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%mult_V_1715 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2407, i32 5, i32 18"   --->   Operation 854 'partselect' 'mult_V_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln818_490 = sext i14 %mult_V_1715"   --->   Operation 855 'sext' 'sext_ln818_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%a_V_134 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86"   --->   Operation 856 'load' 'a_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln1273_799 = sext i16 %a_V_134"   --->   Operation 857 'sext' 'sext_ln1273_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1273_800 = sext i16 %a_V_134"   --->   Operation 858 'sext' 'sext_ln1273_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%shl_ln1273_460 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_134, i4 0"   --->   Operation 859 'bitconcatenate' 'shl_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln1273_801 = sext i20 %shl_ln1273_460"   --->   Operation 860 'sext' 'sext_ln1273_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%shl_ln1273_461 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_134, i1 0"   --->   Operation 861 'bitconcatenate' 'shl_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln1273_802 = sext i17 %shl_ln1273_461"   --->   Operation 862 'sext' 'sext_ln1273_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln1273_803 = sext i17 %shl_ln1273_461"   --->   Operation 863 'sext' 'sext_ln1273_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.80ns)   --->   "%r_V_2408 = add i21 %sext_ln1273_801, i21 %sext_ln1273_803"   --->   Operation 864 'add' 'r_V_2408' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%mult_V_1716 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2408, i32 5, i32 20"   --->   Operation 865 'partselect' 'mult_V_1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.78ns)   --->   "%r_V_2409 = sub i17 0, i17 %sext_ln1273_799"   --->   Operation 866 'sub' 'r_V_2409' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%mult_V_1717 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2409, i32 5, i32 16"   --->   Operation 867 'partselect' 'mult_V_1717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln17_1364 = sext i12 %mult_V_1717" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 868 'sext' 'sext_ln17_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1273_804 = sext i16 %a_V_134"   --->   Operation 869 'sext' 'sext_ln1273_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (1.94ns)   --->   "%mul_ln1270_19 = mul i21 %sext_ln1273_804, i21 2097126"   --->   Operation 870 'mul' 'mul_ln1270_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%mult_V_1718 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_19, i32 5, i32 20"   --->   Operation 871 'partselect' 'mult_V_1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%mult_V_1719 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_134, i32 3, i32 15"   --->   Operation 872 'partselect' 'mult_V_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln17_1365 = sext i13 %mult_V_1719" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 873 'sext' 'sext_ln17_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (1.94ns)   --->   "%mul_ln1270_20 = mul i21 %sext_ln1273_804, i21 2097131"   --->   Operation 874 'mul' 'mul_ln1270_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%mult_V_1720 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_20, i32 5, i32 20"   --->   Operation 875 'partselect' 'mult_V_1720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%shl_ln1273_462 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_134, i3 0"   --->   Operation 876 'bitconcatenate' 'shl_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln1273_805 = sext i19 %shl_ln1273_462"   --->   Operation 877 'sext' 'sext_ln1273_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.80ns)   --->   "%r_V_2410 = sub i20 %sext_ln1273_805, i20 %sext_ln1273_800"   --->   Operation 878 'sub' 'r_V_2410' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%mult_V_1721 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2410, i32 5, i32 19"   --->   Operation 879 'partselect' 'mult_V_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln818_491 = sext i15 %mult_V_1721"   --->   Operation 880 'sext' 'sext_ln818_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1262 = sub i20 0, i20 %sext_ln1273_805"   --->   Operation 881 'sub' 'sub_ln1273_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 882 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2411 = sub i20 %sub_ln1273_1262, i20 %sext_ln1273_802"   --->   Operation 882 'sub' 'r_V_2411' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%mult_V_1722 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2411, i32 5, i32 19"   --->   Operation 883 'partselect' 'mult_V_1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln818_492 = sext i15 %mult_V_1722"   --->   Operation 884 'sext' 'sext_ln818_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.80ns)   --->   "%r_V_2412 = sub i21 %sext_ln1273_803, i21 %sext_ln1273_801"   --->   Operation 885 'sub' 'r_V_2412' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%mult_V_1723 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2412, i32 5, i32 20"   --->   Operation 886 'partselect' 'mult_V_1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%a_V_135 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85"   --->   Operation 887 'load' 'a_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1273_806 = sext i16 %a_V_135"   --->   Operation 888 'sext' 'sext_ln1273_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%shl_ln1273_463 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_135, i4 0"   --->   Operation 889 'bitconcatenate' 'shl_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln1273_807 = sext i20 %shl_ln1273_463"   --->   Operation 890 'sext' 'sext_ln1273_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%shl_ln1273_464 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_135, i2 0"   --->   Operation 891 'bitconcatenate' 'shl_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln1273_808 = sext i18 %shl_ln1273_464"   --->   Operation 892 'sext' 'sext_ln1273_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln1273_809 = sext i18 %shl_ln1273_464"   --->   Operation 893 'sext' 'sext_ln1273_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.80ns)   --->   "%r_V_2413 = sub i21 %sext_ln1273_809, i21 %sext_ln1273_807"   --->   Operation 894 'sub' 'r_V_2413' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%mult_V_1724 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2413, i32 5, i32 20"   --->   Operation 895 'partselect' 'mult_V_1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1266 = sub i21 0, i21 %sext_ln1273_807"   --->   Operation 896 'sub' 'sub_ln1273_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%shl_ln1273_465 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_135, i1 0"   --->   Operation 897 'bitconcatenate' 'shl_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln1273_810 = sext i17 %shl_ln1273_465"   --->   Operation 898 'sext' 'sext_ln1273_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln1273_811 = sext i17 %shl_ln1273_465"   --->   Operation 899 'sext' 'sext_ln1273_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2414 = sub i21 %sub_ln1273_1266, i21 %sext_ln1273_811"   --->   Operation 900 'sub' 'r_V_2414' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%mult_V_1725 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2414, i32 5, i32 20"   --->   Operation 901 'partselect' 'mult_V_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.79ns)   --->   "%r_V_2415 = sub i19 %sext_ln1273_806, i19 %sext_ln1273_808"   --->   Operation 902 'sub' 'r_V_2415' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%mult_V_1726 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2415, i32 5, i32 18"   --->   Operation 903 'partselect' 'mult_V_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln17_1366 = sext i14 %mult_V_1726" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 904 'sext' 'sext_ln17_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.79ns)   --->   "%r_V_2416 = add i19 %sext_ln1273_808, i19 %sext_ln1273_806"   --->   Operation 905 'add' 'r_V_2416' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%mult_V_1727 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2416, i32 5, i32 18"   --->   Operation 906 'partselect' 'mult_V_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln17_1367 = sext i14 %mult_V_1727" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 907 'sext' 'sext_ln17_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%shl_ln1273_466 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_135, i3 0"   --->   Operation 908 'bitconcatenate' 'shl_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln1273_812 = sext i19 %shl_ln1273_466"   --->   Operation 909 'sext' 'sext_ln1273_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.80ns)   --->   "%r_V_2417 = sub i20 %sext_ln1273_810, i20 %sext_ln1273_812"   --->   Operation 910 'sub' 'r_V_2417' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%mult_V_1728 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2417, i32 5, i32 19"   --->   Operation 911 'partselect' 'mult_V_1728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln818_494 = sext i15 %mult_V_1728"   --->   Operation 912 'sext' 'sext_ln818_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%a_V_136 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84"   --->   Operation 913 'load' 'a_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%mult_V_1729 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_136, i32 5, i32 15"   --->   Operation 914 'partselect' 'mult_V_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln17_1368 = sext i11 %mult_V_1729" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 915 'sext' 'sext_ln17_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln1273_813 = sext i16 %a_V_136"   --->   Operation 916 'sext' 'sext_ln1273_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln1273_814 = sext i16 %a_V_136"   --->   Operation 917 'sext' 'sext_ln1273_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%shl_ln1273_467 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_136, i3 0"   --->   Operation 918 'bitconcatenate' 'shl_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1273_815 = sext i19 %shl_ln1273_467"   --->   Operation 919 'sext' 'sext_ln1273_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%shl_ln1273_468 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_136, i1 0"   --->   Operation 920 'bitconcatenate' 'shl_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln1273_816 = sext i17 %shl_ln1273_468"   --->   Operation 921 'sext' 'sext_ln1273_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.80ns)   --->   "%r_V_2418 = sub i20 %sext_ln1273_816, i20 %sext_ln1273_815"   --->   Operation 922 'sub' 'r_V_2418' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%mult_V_1730 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2418, i32 5, i32 19"   --->   Operation 923 'partselect' 'mult_V_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln818_496 = sext i15 %mult_V_1730"   --->   Operation 924 'sext' 'sext_ln818_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%mult_V_1731 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_136, i32 4, i32 15"   --->   Operation 925 'partselect' 'mult_V_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln17_1369 = sext i12 %mult_V_1731" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 926 'sext' 'sext_ln17_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%shl_ln1273_469 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_136, i2 0"   --->   Operation 927 'bitconcatenate' 'shl_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln1273_817 = sext i18 %shl_ln1273_469"   --->   Operation 928 'sext' 'sext_ln1273_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1271 = sub i19 0, i19 %sext_ln1273_817"   --->   Operation 929 'sub' 'sub_ln1273_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 930 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2419 = sub i19 %sub_ln1273_1271, i19 %sext_ln1273_814"   --->   Operation 930 'sub' 'r_V_2419' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%mult_V_1732 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2419, i32 5, i32 18"   --->   Operation 931 'partselect' 'mult_V_1732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln818_497 = sext i14 %mult_V_1732"   --->   Operation 932 'sext' 'sext_ln818_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.79ns)   --->   "%r_V_2420 = sub i19 %sext_ln1273_817, i19 %sext_ln1273_814"   --->   Operation 933 'sub' 'r_V_2420' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%mult_V_1733 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2420, i32 5, i32 18"   --->   Operation 934 'partselect' 'mult_V_1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln17_1370 = sext i14 %mult_V_1733" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 935 'sext' 'sext_ln17_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%shl_ln1273_470 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_136, i4 0"   --->   Operation 936 'bitconcatenate' 'shl_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln1273_818 = sext i20 %shl_ln1273_470"   --->   Operation 937 'sext' 'sext_ln1273_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.80ns)   --->   "%r_V_2421 = sub i21 %sext_ln1273_813, i21 %sext_ln1273_818"   --->   Operation 938 'sub' 'r_V_2421' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%mult_V_1734 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2421, i32 5, i32 20"   --->   Operation 939 'partselect' 'mult_V_1734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%mult_V_1735 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_136, i32 2, i32 15"   --->   Operation 940 'partselect' 'mult_V_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln17_1371 = sext i14 %mult_V_1735" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 941 'sext' 'sext_ln17_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.80ns)   --->   "%r_V_2422 = sub i20 0, i20 %sext_ln1273_815"   --->   Operation 942 'sub' 'r_V_2422' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%mult_V_1736 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2422, i32 5, i32 19"   --->   Operation 943 'partselect' 'mult_V_1736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln818_498 = sext i15 %mult_V_1736"   --->   Operation 944 'sext' 'sext_ln818_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%a_V_137 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83"   --->   Operation 945 'load' 'a_V_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln1273_819 = sext i16 %a_V_137"   --->   Operation 946 'sext' 'sext_ln1273_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%shl_ln1273_471 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_137, i2 0"   --->   Operation 947 'bitconcatenate' 'shl_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln1273_820 = sext i18 %shl_ln1273_471"   --->   Operation 948 'sext' 'sext_ln1273_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.79ns)   --->   "%r_V_2423 = sub i19 0, i19 %sext_ln1273_820"   --->   Operation 949 'sub' 'r_V_2423' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%mult_V_1737 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2423, i32 5, i32 18"   --->   Operation 950 'partselect' 'mult_V_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln17_1372 = sext i14 %mult_V_1737" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 951 'sext' 'sext_ln17_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%shl_ln1273_472 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_137, i1 0"   --->   Operation 952 'bitconcatenate' 'shl_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln1273_821 = sext i17 %shl_ln1273_472"   --->   Operation 953 'sext' 'sext_ln1273_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.79ns)   --->   "%r_V_2424 = sub i18 0, i18 %sext_ln1273_821"   --->   Operation 954 'sub' 'r_V_2424' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%mult_V_1738 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2424, i32 5, i32 17"   --->   Operation 955 'partselect' 'mult_V_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln17_1373 = sext i13 %mult_V_1738" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 956 'sext' 'sext_ln17_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.79ns)   --->   "%r_V_2425 = sub i19 %sext_ln1273_819, i19 %sext_ln1273_820"   --->   Operation 957 'sub' 'r_V_2425' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%mult_V_1739 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2425, i32 5, i32 18"   --->   Operation 958 'partselect' 'mult_V_1739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln818_499 = sext i14 %mult_V_1739"   --->   Operation 959 'sext' 'sext_ln818_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.79ns)   --->   "%r_V_2426 = sub i19 %sext_ln1273_820, i19 %sext_ln1273_819"   --->   Operation 960 'sub' 'r_V_2426' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%mult_V_1740 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2426, i32 5, i32 18"   --->   Operation 961 'partselect' 'mult_V_1740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln818_500 = sext i14 %mult_V_1740"   --->   Operation 962 'sext' 'sext_ln818_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln17_1374 = sext i14 %mult_V_1740" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 963 'sext' 'sext_ln17_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%a_V_138 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82"   --->   Operation 964 'load' 'a_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln818_481 = sext i16 %a_V_138"   --->   Operation 965 'sext' 'sext_ln818_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln818_482 = sext i16 %a_V_138"   --->   Operation 966 'sext' 'sext_ln818_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln818_483 = sext i16 %a_V_138"   --->   Operation 967 'sext' 'sext_ln818_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%mult_V_1741 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_138, i32 3, i32 15"   --->   Operation 968 'partselect' 'mult_V_1741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln17_1375 = sext i13 %mult_V_1741" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 969 'sext' 'sext_ln17_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%shl_ln1273_473 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_138, i3 0"   --->   Operation 970 'bitconcatenate' 'shl_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln1273_822 = sext i19 %shl_ln1273_473"   --->   Operation 971 'sext' 'sext_ln1273_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1280 = sub i20 0, i20 %sext_ln1273_822"   --->   Operation 972 'sub' 'sub_ln1273_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%shl_ln1273_474 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_138, i1 0"   --->   Operation 973 'bitconcatenate' 'shl_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln1273_823 = sext i17 %shl_ln1273_474"   --->   Operation 974 'sext' 'sext_ln1273_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2427 = sub i20 %sub_ln1273_1280, i20 %sext_ln1273_823"   --->   Operation 975 'sub' 'r_V_2427' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%mult_V_1742 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2427, i32 5, i32 19"   --->   Operation 976 'partselect' 'mult_V_1742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln818_501 = sext i15 %mult_V_1742"   --->   Operation 977 'sext' 'sext_ln818_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%shl_ln1273_475 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_138, i2 0"   --->   Operation 978 'bitconcatenate' 'shl_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln1273_824 = sext i18 %shl_ln1273_475"   --->   Operation 979 'sext' 'sext_ln1273_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.79ns)   --->   "%r_V_2428 = sub i19 %sext_ln1273_824, i19 %sext_ln818_483"   --->   Operation 980 'sub' 'r_V_2428' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%mult_V_1743 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2428, i32 5, i32 18"   --->   Operation 981 'partselect' 'mult_V_1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln17_1376 = sext i14 %mult_V_1743" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 982 'sext' 'sext_ln17_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%mult_V_1744 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_138, i32 2, i32 15"   --->   Operation 983 'partselect' 'mult_V_1744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln17_1377 = sext i14 %mult_V_1744" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 984 'sext' 'sext_ln17_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.79ns)   --->   "%r_V_2430 = sub i19 0, i19 %sext_ln1273_824"   --->   Operation 985 'sub' 'r_V_2430' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 986 [1/1] (0.80ns)   --->   "%r_V_2429 = sub i19 %r_V_2430, i19 %sext_ln818_483"   --->   Operation 986 'sub' 'r_V_2429' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%mult_V_1745 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2429, i32 5, i32 18"   --->   Operation 987 'partselect' 'mult_V_1745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln17_1378 = sext i14 %mult_V_1745" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 988 'sext' 'sext_ln17_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%mult_V_1746 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2430, i32 5, i32 18"   --->   Operation 989 'partselect' 'mult_V_1746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln17_1379 = sext i14 %mult_V_1746" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 990 'sext' 'sext_ln17_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.78ns)   --->   "%r_V_2431 = sub i17 0, i17 %sext_ln818_482"   --->   Operation 991 'sub' 'r_V_2431' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%mult_V_1747 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2431, i32 5, i32 16"   --->   Operation 992 'partselect' 'mult_V_1747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln17_1380 = sext i12 %mult_V_1747" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 993 'sext' 'sext_ln17_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.80ns)   --->   "%r_V_2432 = sub i20 %sext_ln1273_822, i20 %sext_ln818_481"   --->   Operation 994 'sub' 'r_V_2432' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%mult_V_1748 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2432, i32 5, i32 19"   --->   Operation 995 'partselect' 'mult_V_1748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln818_502 = sext i15 %mult_V_1748"   --->   Operation 996 'sext' 'sext_ln818_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%a_V_139 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81"   --->   Operation 997 'load' 'a_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln1273_825 = sext i16 %a_V_139"   --->   Operation 998 'sext' 'sext_ln1273_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln1273_826 = sext i16 %a_V_139"   --->   Operation 999 'sext' 'sext_ln1273_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln1273_827 = sext i16 %a_V_139"   --->   Operation 1000 'sext' 'sext_ln1273_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%shl_ln1273_476 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_139, i3 0"   --->   Operation 1001 'bitconcatenate' 'shl_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln1273_828 = sext i19 %shl_ln1273_476"   --->   Operation 1002 'sext' 'sext_ln1273_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.80ns)   --->   "%sub_ln1273_1287 = sub i20 0, i20 %sext_ln1273_828"   --->   Operation 1003 'sub' 'sub_ln1273_1287' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1004 [1/1] (0.80ns)   --->   "%r_V_2433 = sub i20 %sub_ln1273_1287, i20 %sext_ln1273_826"   --->   Operation 1004 'sub' 'r_V_2433' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%mult_V_1749 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2433, i32 5, i32 19"   --->   Operation 1005 'partselect' 'mult_V_1749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln818_503 = sext i15 %mult_V_1749"   --->   Operation 1006 'sext' 'sext_ln818_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.78ns)   --->   "%r_V_2434 = sub i17 0, i17 %sext_ln1273_825"   --->   Operation 1007 'sub' 'r_V_2434' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%mult_V_1750 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2434, i32 5, i32 16"   --->   Operation 1008 'partselect' 'mult_V_1750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln17_1381 = sext i12 %mult_V_1750" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1009 'sext' 'sext_ln17_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%shl_ln1273_477 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_139, i2 0"   --->   Operation 1010 'bitconcatenate' 'shl_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln1273_829 = sext i18 %shl_ln1273_477"   --->   Operation 1011 'sext' 'sext_ln1273_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1290 = sub i19 0, i19 %sext_ln1273_829"   --->   Operation 1012 'sub' 'sub_ln1273_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1013 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2435 = sub i19 %sub_ln1273_1290, i19 %sext_ln1273_827"   --->   Operation 1013 'sub' 'r_V_2435' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%mult_V_1751 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2435, i32 5, i32 18"   --->   Operation 1014 'partselect' 'mult_V_1751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln17_1382 = sext i14 %mult_V_1751" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1015 'sext' 'sext_ln17_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.80ns)   --->   "%r_V_2436 = sub i20 %sext_ln1273_826, i20 %sext_ln1273_828"   --->   Operation 1016 'sub' 'r_V_2436' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%mult_V_1752 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2436, i32 5, i32 19"   --->   Operation 1017 'partselect' 'mult_V_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln818_505 = sext i15 %mult_V_1752"   --->   Operation 1018 'sext' 'sext_ln818_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.79ns)   --->   "%r_V_2437 = sub i19 %sext_ln1273_829, i19 %sext_ln1273_827"   --->   Operation 1019 'sub' 'r_V_2437' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%mult_V_1753 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2437, i32 5, i32 18"   --->   Operation 1020 'partselect' 'mult_V_1753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln17_1383 = sext i14 %mult_V_1753" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1021 'sext' 'sext_ln17_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%shl_ln1273_478 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_139, i1 0"   --->   Operation 1022 'bitconcatenate' 'shl_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln1273_830 = sext i17 %shl_ln1273_478"   --->   Operation 1023 'sext' 'sext_ln1273_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.80ns)   --->   "%r_V_2438 = sub i20 %sub_ln1273_1287, i20 %sext_ln1273_830"   --->   Operation 1024 'sub' 'r_V_2438' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%mult_V_1754 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2438, i32 5, i32 19"   --->   Operation 1025 'partselect' 'mult_V_1754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln818_506 = sext i15 %mult_V_1754"   --->   Operation 1026 'sext' 'sext_ln818_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%a_V_140 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80"   --->   Operation 1027 'load' 'a_V_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln1270_78 = sext i16 %a_V_140"   --->   Operation 1028 'sext' 'sext_ln1270_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1273_831 = sext i16 %a_V_140"   --->   Operation 1029 'sext' 'sext_ln1273_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1273_832 = sext i16 %a_V_140"   --->   Operation 1030 'sext' 'sext_ln1273_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%shl_ln1273_479 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_140, i2 0"   --->   Operation 1031 'bitconcatenate' 'shl_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln1273_833 = sext i18 %shl_ln1273_479"   --->   Operation 1032 'sext' 'sext_ln1273_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.79ns)   --->   "%r_V_2439 = sub i19 %sext_ln1273_832, i19 %sext_ln1273_833"   --->   Operation 1033 'sub' 'r_V_2439' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%mult_V_1755 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2439, i32 5, i32 18"   --->   Operation 1034 'partselect' 'mult_V_1755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln17_1384 = sext i14 %mult_V_1755" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1035 'sext' 'sext_ln17_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%shl_ln1273_480 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_140, i1 0"   --->   Operation 1036 'bitconcatenate' 'shl_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln1273_834 = sext i17 %shl_ln1273_480"   --->   Operation 1037 'sext' 'sext_ln1273_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.79ns)   --->   "%r_V_2440 = sub i18 0, i18 %sext_ln1273_834"   --->   Operation 1038 'sub' 'r_V_2440' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%mult_V_1756 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2440, i32 5, i32 17"   --->   Operation 1039 'partselect' 'mult_V_1756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln17_1385 = sext i13 %mult_V_1756" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1040 'sext' 'sext_ln17_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%mult_V_1757 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_140, i32 4, i32 15"   --->   Operation 1041 'partselect' 'mult_V_1757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln17_1386 = sext i12 %mult_V_1757" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1042 'sext' 'sext_ln17_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.78ns)   --->   "%r_V_2441 = sub i17 0, i17 %sext_ln1273_831"   --->   Operation 1043 'sub' 'r_V_2441' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%mult_V_1758 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2441, i32 5, i32 16"   --->   Operation 1044 'partselect' 'mult_V_1758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln17_1387 = sext i12 %mult_V_1758" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1045 'sext' 'sext_ln17_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%mult_V_1759 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_140, i32 3, i32 15"   --->   Operation 1046 'partselect' 'mult_V_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln17_1388 = sext i13 %mult_V_1759" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1047 'sext' 'sext_ln17_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (1.94ns)   --->   "%mul_ln1270_21 = mul i21 %sext_ln1270_78, i21 23"   --->   Operation 1048 'mul' 'mul_ln1270_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%mult_V_1760 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_21, i32 5, i32 20"   --->   Operation 1049 'partselect' 'mult_V_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%shl_ln1273_481 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_140, i4 0"   --->   Operation 1050 'bitconcatenate' 'shl_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln1273_835 = sext i20 %shl_ln1273_481"   --->   Operation 1051 'sext' 'sext_ln1273_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.80ns)   --->   "%r_V_2442 = sub i21 %sext_ln1273_835, i21 %sext_ln1270_78"   --->   Operation 1052 'sub' 'r_V_2442' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%mult_V_1761 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2442, i32 5, i32 20"   --->   Operation 1053 'partselect' 'mult_V_1761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%a_V_141 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79"   --->   Operation 1054 'load' 'a_V_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln1273_836 = sext i16 %a_V_141"   --->   Operation 1055 'sext' 'sext_ln1273_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln1273_837 = sext i16 %a_V_141"   --->   Operation 1056 'sext' 'sext_ln1273_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%shl_ln1273_482 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_141, i3 0"   --->   Operation 1057 'bitconcatenate' 'shl_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln1273_838 = sext i19 %shl_ln1273_482"   --->   Operation 1058 'sext' 'sext_ln1273_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.80ns)   --->   "%r_V_2443 = sub i20 %sext_ln1273_838, i20 %sext_ln1273_836"   --->   Operation 1059 'sub' 'r_V_2443' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%mult_V_1762 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2443, i32 5, i32 19"   --->   Operation 1060 'partselect' 'mult_V_1762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln818_507 = sext i15 %mult_V_1762"   --->   Operation 1061 'sext' 'sext_ln818_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%shl_ln1273_483 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_141, i4 0"   --->   Operation 1062 'bitconcatenate' 'shl_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln1273_839 = sext i20 %shl_ln1273_483"   --->   Operation 1063 'sext' 'sext_ln1273_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.80ns)   --->   "%r_V_2444 = sub i21 0, i21 %sext_ln1273_839"   --->   Operation 1064 'sub' 'r_V_2444' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%mult_V_1763 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2444, i32 5, i32 20"   --->   Operation 1065 'partselect' 'mult_V_1763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%mult_V_1764 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_141, i32 3, i32 15"   --->   Operation 1066 'partselect' 'mult_V_1764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln17_1389 = sext i13 %mult_V_1764" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1067 'sext' 'sext_ln17_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%shl_ln1273_484 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_141, i1 0"   --->   Operation 1068 'bitconcatenate' 'shl_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln1273_840 = sext i17 %shl_ln1273_484"   --->   Operation 1069 'sext' 'sext_ln1273_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln1273_841 = sext i17 %shl_ln1273_484"   --->   Operation 1070 'sext' 'sext_ln1273_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.79ns)   --->   "%r_V_2445 = sub i18 0, i18 %sext_ln1273_841"   --->   Operation 1071 'sub' 'r_V_2445' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%mult_V_1765 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2445, i32 5, i32 17"   --->   Operation 1072 'partselect' 'mult_V_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln17_1390 = sext i13 %mult_V_1765" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1073 'sext' 'sext_ln17_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.80ns)   --->   "%r_V_2446 = add i20 %sext_ln1273_838, i20 %sext_ln1273_840"   --->   Operation 1074 'add' 'r_V_2446' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%mult_V_1766 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2446, i32 5, i32 19"   --->   Operation 1075 'partselect' 'mult_V_1766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln818_511 = sext i15 %mult_V_1766"   --->   Operation 1076 'sext' 'sext_ln818_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%mult_V_1767 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_141, i32 5, i32 15"   --->   Operation 1077 'partselect' 'mult_V_1767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln17_1391 = sext i11 %mult_V_1767" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1078 'sext' 'sext_ln17_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%shl_ln1273_485 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_141, i2 0"   --->   Operation 1079 'bitconcatenate' 'shl_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln1273_842 = sext i18 %shl_ln1273_485"   --->   Operation 1080 'sext' 'sext_ln1273_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.79ns)   --->   "%r_V_2447 = sub i19 %sext_ln1273_837, i19 %sext_ln1273_842"   --->   Operation 1081 'sub' 'r_V_2447' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%mult_V_1768 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2447, i32 5, i32 18"   --->   Operation 1082 'partselect' 'mult_V_1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln17_1392 = sext i14 %mult_V_1768" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1083 'sext' 'sext_ln17_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1303 = sub i20 0, i20 %sext_ln1273_838"   --->   Operation 1084 'sub' 'sub_ln1273_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1085 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2448 = sub i20 %sub_ln1273_1303, i20 %sext_ln1273_840"   --->   Operation 1085 'sub' 'r_V_2448' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%mult_V_1769 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2448, i32 5, i32 19"   --->   Operation 1086 'partselect' 'mult_V_1769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln818_513 = sext i15 %mult_V_1769"   --->   Operation 1087 'sext' 'sext_ln818_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%a_V_142 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78"   --->   Operation 1088 'load' 'a_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1273_843 = sext i16 %a_V_142"   --->   Operation 1089 'sext' 'sext_ln1273_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%shl_ln1273_486 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_142, i3 0"   --->   Operation 1090 'bitconcatenate' 'shl_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln1273_844 = sext i19 %shl_ln1273_486"   --->   Operation 1091 'sext' 'sext_ln1273_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%shl_ln1273_487 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_142, i1 0"   --->   Operation 1092 'bitconcatenate' 'shl_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln1273_845 = sext i17 %shl_ln1273_487"   --->   Operation 1093 'sext' 'sext_ln1273_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.80ns)   --->   "%r_V_2449 = add i20 %sext_ln1273_844, i20 %sext_ln1273_845"   --->   Operation 1094 'add' 'r_V_2449' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%mult_V_1770 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2449, i32 5, i32 19"   --->   Operation 1095 'partselect' 'mult_V_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln818_515 = sext i15 %mult_V_1770"   --->   Operation 1096 'sext' 'sext_ln818_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.80ns)   --->   "%r_V_2450 = sub i20 %sext_ln1273_843, i20 %sext_ln1273_844"   --->   Operation 1097 'sub' 'r_V_2450' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%mult_V_1771 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2450, i32 5, i32 19"   --->   Operation 1098 'partselect' 'mult_V_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln818_517 = sext i15 %mult_V_1771"   --->   Operation 1099 'sext' 'sext_ln818_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%mult_V_1772 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_142, i32 4, i32 15"   --->   Operation 1100 'partselect' 'mult_V_1772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln17_1393 = sext i12 %mult_V_1772" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1101 'sext' 'sext_ln17_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%shl_ln1273_488 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_142, i5 0"   --->   Operation 1102 'bitconcatenate' 'shl_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%shl_ln1273_489 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_142, i2 0"   --->   Operation 1103 'bitconcatenate' 'shl_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln1273_846 = sext i18 %shl_ln1273_489"   --->   Operation 1104 'sext' 'sext_ln1273_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.81ns)   --->   "%r_V_2451 = sub i21 %sext_ln1273_846, i21 %shl_ln1273_488"   --->   Operation 1105 'sub' 'r_V_2451' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%mult_V_1773 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2451, i32 5, i32 20"   --->   Operation 1106 'partselect' 'mult_V_1773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%mult_V_1774 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_142, i32 5, i32 15"   --->   Operation 1107 'partselect' 'mult_V_1774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln17_1394 = sext i11 %mult_V_1774" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1108 'sext' 'sext_ln17_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%a_V_143 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77"   --->   Operation 1109 'load' 'a_V_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln1273_847 = sext i16 %a_V_143"   --->   Operation 1110 'sext' 'sext_ln1273_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln1273_848 = sext i16 %a_V_143"   --->   Operation 1111 'sext' 'sext_ln1273_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln1273_849 = sext i16 %a_V_143"   --->   Operation 1112 'sext' 'sext_ln1273_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln1273_850 = sext i16 %a_V_143"   --->   Operation 1113 'sext' 'sext_ln1273_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%shl_ln1273_490 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_143, i2 0"   --->   Operation 1114 'bitconcatenate' 'shl_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln1273_851 = sext i18 %shl_ln1273_490"   --->   Operation 1115 'sext' 'sext_ln1273_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln1273_852 = sext i18 %shl_ln1273_490"   --->   Operation 1116 'sext' 'sext_ln1273_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.79ns)   --->   "%r_V_2452 = sub i19 %sext_ln1273_852, i19 %sext_ln1273_850"   --->   Operation 1117 'sub' 'r_V_2452' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%mult_V_1775 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2452, i32 5, i32 18"   --->   Operation 1118 'partselect' 'mult_V_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln17_1395 = sext i14 %mult_V_1775" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1119 'sext' 'sext_ln17_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (1.94ns)   --->   "%r_V_2453 = mul i21 %sext_ln1273_849, i21 11"   --->   Operation 1120 'mul' 'r_V_2453' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%mult_V_1776 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2453, i32 5, i32 20"   --->   Operation 1121 'partselect' 'mult_V_1776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%shl_ln1273_491 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_143, i3 0"   --->   Operation 1122 'bitconcatenate' 'shl_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln1273_853 = sext i19 %shl_ln1273_491"   --->   Operation 1123 'sext' 'sext_ln1273_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.80ns)   --->   "%r_V_2454 = sub i20 %sext_ln1273_853, i20 %sext_ln1273_848"   --->   Operation 1124 'sub' 'r_V_2454' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%mult_V_1777 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2454, i32 5, i32 19"   --->   Operation 1125 'partselect' 'mult_V_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln818_518 = sext i15 %mult_V_1777"   --->   Operation 1126 'sext' 'sext_ln818_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.80ns)   --->   "%r_V_2455 = add i20 %sext_ln1273_853, i20 %sext_ln1273_848"   --->   Operation 1127 'add' 'r_V_2455' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%mult_V_1778 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2455, i32 5, i32 19"   --->   Operation 1128 'partselect' 'mult_V_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln818_519 = sext i15 %mult_V_1778"   --->   Operation 1129 'sext' 'sext_ln818_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1309 = sub i20 0, i20 %sext_ln1273_853"   --->   Operation 1130 'sub' 'sub_ln1273_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1131 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2456 = sub i20 %sub_ln1273_1309, i20 %sext_ln1273_848"   --->   Operation 1131 'sub' 'r_V_2456' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%mult_V_1779 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2456, i32 5, i32 19"   --->   Operation 1132 'partselect' 'mult_V_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln818_522 = sext i15 %mult_V_1779"   --->   Operation 1133 'sext' 'sext_ln818_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%shl_ln1273_492 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_143, i4 0"   --->   Operation 1134 'bitconcatenate' 'shl_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln1273_854 = sext i20 %shl_ln1273_492"   --->   Operation 1135 'sext' 'sext_ln1273_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.80ns)   --->   "%r_V_2457 = sub i21 %sext_ln1273_851, i21 %sext_ln1273_854"   --->   Operation 1136 'sub' 'r_V_2457' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%mult_V_1780 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2457, i32 5, i32 20"   --->   Operation 1137 'partselect' 'mult_V_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.78ns)   --->   "%r_V_2458 = sub i17 0, i17 %sext_ln1273_847"   --->   Operation 1138 'sub' 'r_V_2458' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%mult_V_1781 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2458, i32 5, i32 16"   --->   Operation 1139 'partselect' 'mult_V_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln17_1396 = sext i12 %mult_V_1781" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1140 'sext' 'sext_ln17_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%mult_V_1782 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_143, i32 3, i32 15"   --->   Operation 1141 'partselect' 'mult_V_1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln17_1397 = sext i13 %mult_V_1782" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1142 'sext' 'sext_ln17_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%a_V_144 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76"   --->   Operation 1143 'load' 'a_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln1270_79 = sext i16 %a_V_144"   --->   Operation 1144 'sext' 'sext_ln1270_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln1273_855 = sext i16 %a_V_144"   --->   Operation 1145 'sext' 'sext_ln1273_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln1273_856 = sext i16 %a_V_144"   --->   Operation 1146 'sext' 'sext_ln1273_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%shl_ln1273_493 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_144, i2 0"   --->   Operation 1147 'bitconcatenate' 'shl_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln1273_857 = sext i18 %shl_ln1273_493"   --->   Operation 1148 'sext' 'sext_ln1273_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1273_858 = sext i18 %shl_ln1273_493"   --->   Operation 1149 'sext' 'sext_ln1273_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.79ns)   --->   "%r_V_2459 = sub i19 %sext_ln1273_858, i19 %sext_ln1273_856"   --->   Operation 1150 'sub' 'r_V_2459' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%mult_V_1783 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2459, i32 5, i32 18"   --->   Operation 1151 'partselect' 'mult_V_1783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln17_1398 = sext i14 %mult_V_1783" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1152 'sext' 'sext_ln17_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%shl_ln1273_494 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_144, i4 0"   --->   Operation 1153 'bitconcatenate' 'shl_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln1273_859 = sext i20 %shl_ln1273_494"   --->   Operation 1154 'sext' 'sext_ln1273_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%shl_ln1273_495 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_144, i1 0"   --->   Operation 1155 'bitconcatenate' 'shl_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln1273_860 = sext i17 %shl_ln1273_495"   --->   Operation 1156 'sext' 'sext_ln1273_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.80ns)   --->   "%r_V_2460 = sub i21 %sext_ln1273_859, i21 %sext_ln1273_860"   --->   Operation 1157 'sub' 'r_V_2460' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%mult_V_1784 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2460, i32 5, i32 20"   --->   Operation 1158 'partselect' 'mult_V_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%mult_V_1785 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_144, i32 1, i32 15"   --->   Operation 1159 'partselect' 'mult_V_1785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln818_493 = sext i15 %mult_V_1785"   --->   Operation 1160 'sext' 'sext_ln818_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%mult_V_1786 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_144, i32 5, i32 15"   --->   Operation 1161 'partselect' 'mult_V_1786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln17_1399 = sext i11 %mult_V_1786" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1162 'sext' 'sext_ln17_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.80ns)   --->   "%r_V_2461 = sub i21 %sext_ln1270_79, i21 %sext_ln1273_859"   --->   Operation 1163 'sub' 'r_V_2461' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%mult_V_1787 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2461, i32 5, i32 20"   --->   Operation 1164 'partselect' 'mult_V_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (1.94ns)   --->   "%mul_ln1270_22 = mul i21 %sext_ln1270_79, i21 2097130"   --->   Operation 1165 'mul' 'mul_ln1270_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%mult_V_1788 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_22, i32 5, i32 20"   --->   Operation 1166 'partselect' 'mult_V_1788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.80ns)   --->   "%r_V_2462 = sub i21 0, i21 %sext_ln1273_859"   --->   Operation 1167 'sub' 'r_V_2462' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%mult_V_1789 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2462, i32 5, i32 20"   --->   Operation 1168 'partselect' 'mult_V_1789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.81ns)   --->   "%r_V_2463 = sub i21 %r_V_2462, i21 %sext_ln1273_857"   --->   Operation 1169 'sub' 'r_V_2463' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%mult_V_1790 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2463, i32 5, i32 20"   --->   Operation 1170 'partselect' 'mult_V_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%shl_ln1273_496 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_144, i3 0"   --->   Operation 1171 'bitconcatenate' 'shl_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln1273_861 = sext i19 %shl_ln1273_496"   --->   Operation 1172 'sext' 'sext_ln1273_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.80ns)   --->   "%r_V_2464 = add i20 %sext_ln1273_861, i20 %sext_ln1273_855"   --->   Operation 1173 'add' 'r_V_2464' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%mult_V_1791 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2464, i32 5, i32 19"   --->   Operation 1174 'partselect' 'mult_V_1791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln818_524 = sext i15 %mult_V_1791"   --->   Operation 1175 'sext' 'sext_ln818_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%a_V_145 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75"   --->   Operation 1176 'load' 'a_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln1273_862 = sext i16 %a_V_145"   --->   Operation 1177 'sext' 'sext_ln1273_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%shl_ln1273_497 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_145, i3 0"   --->   Operation 1178 'bitconcatenate' 'shl_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln1273_863 = sext i19 %shl_ln1273_497"   --->   Operation 1179 'sext' 'sext_ln1273_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%shl_ln1273_498 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_145, i1 0"   --->   Operation 1180 'bitconcatenate' 'shl_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1273_864 = sext i17 %shl_ln1273_498"   --->   Operation 1181 'sext' 'sext_ln1273_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.80ns)   --->   "%r_V_2465 = sub i20 %sext_ln1273_863, i20 %sext_ln1273_864"   --->   Operation 1182 'sub' 'r_V_2465' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%mult_V_1792 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2465, i32 5, i32 19"   --->   Operation 1183 'partselect' 'mult_V_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln818_525 = sext i15 %mult_V_1792"   --->   Operation 1184 'sext' 'sext_ln818_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%shl_ln1273_499 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_145, i4 0"   --->   Operation 1185 'bitconcatenate' 'shl_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln1273_865 = sext i20 %shl_ln1273_499"   --->   Operation 1186 'sext' 'sext_ln1273_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%shl_ln1273_500 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_145, i2 0"   --->   Operation 1187 'bitconcatenate' 'shl_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln1273_866 = sext i18 %shl_ln1273_500"   --->   Operation 1188 'sext' 'sext_ln1273_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln1273_867 = sext i18 %shl_ln1273_500"   --->   Operation 1189 'sext' 'sext_ln1273_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.80ns)   --->   "%r_V_2466 = sub i21 %sext_ln1273_867, i21 %sext_ln1273_865"   --->   Operation 1190 'sub' 'r_V_2466' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%mult_V_1793 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2466, i32 5, i32 20"   --->   Operation 1191 'partselect' 'mult_V_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1320 = sub i19 0, i19 %sext_ln1273_866"   --->   Operation 1192 'sub' 'sub_ln1273_1320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1193 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2467 = sub i19 %sub_ln1273_1320, i19 %sext_ln1273_862"   --->   Operation 1193 'sub' 'r_V_2467' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%mult_V_1794 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2467, i32 5, i32 18"   --->   Operation 1194 'partselect' 'mult_V_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln17_1400 = sext i14 %mult_V_1794" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1195 'sext' 'sext_ln17_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%a_V_146 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74"   --->   Operation 1196 'load' 'a_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln818_495 = sext i16 %a_V_146"   --->   Operation 1197 'sext' 'sext_ln818_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%mult_V_1795 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_146, i32 4, i32 15"   --->   Operation 1198 'partselect' 'mult_V_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln17_1401 = sext i12 %mult_V_1795" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1199 'sext' 'sext_ln17_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%mult_V_1796 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_146, i32 5, i32 15"   --->   Operation 1200 'partselect' 'mult_V_1796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln17_1402 = sext i11 %mult_V_1796" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1201 'sext' 'sext_ln17_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%shl_ln1273_501 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_146, i3 0"   --->   Operation 1202 'bitconcatenate' 'shl_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln1273_868 = sext i19 %shl_ln1273_501"   --->   Operation 1203 'sext' 'sext_ln1273_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1322 = sub i20 0, i20 %sext_ln1273_868"   --->   Operation 1204 'sub' 'sub_ln1273_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%shl_ln1273_502 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_146, i1 0"   --->   Operation 1205 'bitconcatenate' 'shl_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1273_869 = sext i17 %shl_ln1273_502"   --->   Operation 1206 'sext' 'sext_ln1273_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2468 = sub i20 %sub_ln1273_1322, i20 %sext_ln1273_869"   --->   Operation 1207 'sub' 'r_V_2468' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%mult_V_1797 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2468, i32 5, i32 19"   --->   Operation 1208 'partselect' 'mult_V_1797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%mult_V_1798 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_146, i32 2, i32 15"   --->   Operation 1209 'partselect' 'mult_V_1798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln17_1403 = sext i14 %mult_V_1798" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1210 'sext' 'sext_ln17_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%shl_ln1273_503 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_146, i2 0"   --->   Operation 1211 'bitconcatenate' 'shl_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln1273_870 = sext i18 %shl_ln1273_503"   --->   Operation 1212 'sext' 'sext_ln1273_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1324 = sub i19 0, i19 %sext_ln1273_870"   --->   Operation 1213 'sub' 'sub_ln1273_1324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1214 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2469 = sub i19 %sub_ln1273_1324, i19 %sext_ln818_495"   --->   Operation 1214 'sub' 'r_V_2469' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%mult_V_1799 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2469, i32 5, i32 18"   --->   Operation 1215 'partselect' 'mult_V_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln17_1404 = sext i14 %mult_V_1799" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1216 'sext' 'sext_ln17_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%mult_V_1800 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_146, i32 3, i32 15"   --->   Operation 1217 'partselect' 'mult_V_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln17_1405 = sext i13 %mult_V_1800" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1218 'sext' 'sext_ln17_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%a_V_147 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73"   --->   Operation 1219 'load' 'a_V_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln1273_871 = sext i16 %a_V_147"   --->   Operation 1220 'sext' 'sext_ln1273_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln1273_872 = sext i16 %a_V_147"   --->   Operation 1221 'sext' 'sext_ln1273_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln1273_873 = sext i16 %a_V_147"   --->   Operation 1222 'sext' 'sext_ln1273_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%shl_ln1273_504 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_147, i3 0"   --->   Operation 1223 'bitconcatenate' 'shl_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln1273_874 = sext i19 %shl_ln1273_504"   --->   Operation 1224 'sext' 'sext_ln1273_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%shl_ln1273_505 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_147, i1 0"   --->   Operation 1225 'bitconcatenate' 'shl_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1273_875 = sext i17 %shl_ln1273_505"   --->   Operation 1226 'sext' 'sext_ln1273_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.80ns)   --->   "%r_V_2470 = sub i20 %sext_ln1273_874, i20 %sext_ln1273_875"   --->   Operation 1227 'sub' 'r_V_2470' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%mult_V_1801 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2470, i32 5, i32 19"   --->   Operation 1228 'partselect' 'mult_V_1801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln818_527 = sext i15 %mult_V_1801"   --->   Operation 1229 'sext' 'sext_ln818_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%shl_ln1273_506 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_147, i2 0"   --->   Operation 1230 'bitconcatenate' 'shl_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln1273_876 = sext i18 %shl_ln1273_506"   --->   Operation 1231 'sext' 'sext_ln1273_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.79ns)   --->   "%r_V_2471 = add i19 %sext_ln1273_876, i19 %sext_ln1273_873"   --->   Operation 1232 'add' 'r_V_2471' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_1802 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2471, i32 5, i32 18"   --->   Operation 1233 'partselect' 'mult_V_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln17_1406 = sext i14 %mult_V_1802" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1234 'sext' 'sext_ln17_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%shl_ln1273_507 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_147, i4 0"   --->   Operation 1235 'bitconcatenate' 'shl_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln1273_877 = sext i20 %shl_ln1273_507"   --->   Operation 1236 'sext' 'sext_ln1273_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.80ns)   --->   "%r_V_2472 = sub i21 0, i21 %sext_ln1273_877"   --->   Operation 1237 'sub' 'r_V_2472' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%mult_V_1803 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2472, i32 5, i32 20"   --->   Operation 1238 'partselect' 'mult_V_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.80ns)   --->   "%r_V_2473 = sub i20 %sext_ln1273_872, i20 %sext_ln1273_874"   --->   Operation 1239 'sub' 'r_V_2473' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%mult_V_1804 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2473, i32 5, i32 19"   --->   Operation 1240 'partselect' 'mult_V_1804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln818_528 = sext i15 %mult_V_1804"   --->   Operation 1241 'sext' 'sext_ln818_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (1.94ns)   --->   "%r_V_2474 = mul i21 %sext_ln1273_871, i21 11"   --->   Operation 1242 'mul' 'r_V_2474' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%mult_V_1805 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2474, i32 5, i32 20"   --->   Operation 1243 'partselect' 'mult_V_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%a_V_148 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72"   --->   Operation 1244 'load' 'a_V_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln1273_878 = sext i16 %a_V_148"   --->   Operation 1245 'sext' 'sext_ln1273_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1273_879 = sext i16 %a_V_148"   --->   Operation 1246 'sext' 'sext_ln1273_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln1273_880 = sext i16 %a_V_148"   --->   Operation 1247 'sext' 'sext_ln1273_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%shl_ln1273_508 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_148, i2 0"   --->   Operation 1248 'bitconcatenate' 'shl_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln1273_881 = sext i18 %shl_ln1273_508"   --->   Operation 1249 'sext' 'sext_ln1273_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.79ns)   --->   "%r_V_2475 = sub i19 %sext_ln1273_880, i19 %sext_ln1273_881"   --->   Operation 1250 'sub' 'r_V_2475' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%mult_V_1806 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2475, i32 5, i32 18"   --->   Operation 1251 'partselect' 'mult_V_1806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln17_1407 = sext i14 %mult_V_1806" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1252 'sext' 'sext_ln17_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (1.94ns)   --->   "%r_V_2476 = mul i21 %sext_ln1273_879, i21 2097139"   --->   Operation 1253 'mul' 'r_V_2476' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%mult_V_1807 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2476, i32 5, i32 20"   --->   Operation 1254 'partselect' 'mult_V_1807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.79ns)   --->   "%r_V_2477 = add i19 %sext_ln1273_881, i19 %sext_ln1273_880"   --->   Operation 1255 'add' 'r_V_2477' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%mult_V_1808 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2477, i32 5, i32 18"   --->   Operation 1256 'partselect' 'mult_V_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln818_532 = sext i14 %mult_V_1808"   --->   Operation 1257 'sext' 'sext_ln818_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%shl_ln1273_509 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_148, i3 0"   --->   Operation 1258 'bitconcatenate' 'shl_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln1273_882 = sext i19 %shl_ln1273_509"   --->   Operation 1259 'sext' 'sext_ln1273_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1330 = sub i20 0, i20 %sext_ln1273_882"   --->   Operation 1260 'sub' 'sub_ln1273_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1261 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2478 = sub i20 %sub_ln1273_1330, i20 %sext_ln1273_878"   --->   Operation 1261 'sub' 'r_V_2478' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%mult_V_1809 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2478, i32 5, i32 19"   --->   Operation 1262 'partselect' 'mult_V_1809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln818_534 = sext i15 %mult_V_1809"   --->   Operation 1263 'sext' 'sext_ln818_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%mult_V_1810 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_148, i32 4, i32 15"   --->   Operation 1264 'partselect' 'mult_V_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln17_1408 = sext i12 %mult_V_1810" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1265 'sext' 'sext_ln17_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%shl_ln1273_510 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_148, i1 0"   --->   Operation 1266 'bitconcatenate' 'shl_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln1273_883 = sext i17 %shl_ln1273_510"   --->   Operation 1267 'sext' 'sext_ln1273_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.79ns)   --->   "%r_V_2479 = sub i18 0, i18 %sext_ln1273_883"   --->   Operation 1268 'sub' 'r_V_2479' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%mult_V_1811 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2479, i32 5, i32 17"   --->   Operation 1269 'partselect' 'mult_V_1811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln17_1409 = sext i13 %mult_V_1811" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1270 'sext' 'sext_ln17_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (1.94ns)   --->   "%mul_ln1270_23 = mul i21 %sext_ln1273_879, i21 22"   --->   Operation 1271 'mul' 'mul_ln1270_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%mult_V_1812 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_23, i32 5, i32 20"   --->   Operation 1272 'partselect' 'mult_V_1812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%mult_V_1813 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_148, i32 3, i32 15"   --->   Operation 1273 'partselect' 'mult_V_1813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln17_1410 = sext i13 %mult_V_1813" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1274 'sext' 'sext_ln17_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1333 = sub i19 0, i19 %sext_ln1273_881"   --->   Operation 1275 'sub' 'sub_ln1273_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1276 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2480 = sub i19 %sub_ln1273_1333, i19 %sext_ln1273_880"   --->   Operation 1276 'sub' 'r_V_2480' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%mult_V_1814 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2480, i32 5, i32 18"   --->   Operation 1277 'partselect' 'mult_V_1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln17_1411 = sext i14 %mult_V_1814" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1278 'sext' 'sext_ln17_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (1.94ns)   --->   "%mul_ln1270_24 = mul i21 %sext_ln1273_879, i21 23"   --->   Operation 1279 'mul' 'mul_ln1270_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%mult_V_1815 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_24, i32 5, i32 20"   --->   Operation 1280 'partselect' 'mult_V_1815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%a_V_149 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71"   --->   Operation 1281 'load' 'a_V_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln1273_884 = sext i16 %a_V_149"   --->   Operation 1282 'sext' 'sext_ln1273_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%shl_ln1273_511 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_149, i2 0"   --->   Operation 1283 'bitconcatenate' 'shl_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln1273_885 = sext i18 %shl_ln1273_511"   --->   Operation 1284 'sext' 'sext_ln1273_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.79ns)   --->   "%r_V_2481 = sub i19 0, i19 %sext_ln1273_885"   --->   Operation 1285 'sub' 'r_V_2481' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%mult_V_1816 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2481, i32 5, i32 18"   --->   Operation 1286 'partselect' 'mult_V_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln17_1412 = sext i14 %mult_V_1816" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1287 'sext' 'sext_ln17_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%mult_V_1817 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_149, i32 5, i32 15"   --->   Operation 1288 'partselect' 'mult_V_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln17_1413 = sext i11 %mult_V_1817" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1289 'sext' 'sext_ln17_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.79ns)   --->   "%r_V_2482 = sub i19 %sext_ln1273_884, i19 %sext_ln1273_885"   --->   Operation 1290 'sub' 'r_V_2482' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%mult_V_1818 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2482, i32 5, i32 18"   --->   Operation 1291 'partselect' 'mult_V_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln17_1414 = sext i14 %mult_V_1818" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1292 'sext' 'sext_ln17_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%a_V_150 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70"   --->   Operation 1293 'load' 'a_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln1273_886 = sext i16 %a_V_150"   --->   Operation 1294 'sext' 'sext_ln1273_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln1273_887 = sext i16 %a_V_150"   --->   Operation 1295 'sext' 'sext_ln1273_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln1273_888 = sext i16 %a_V_150"   --->   Operation 1296 'sext' 'sext_ln1273_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%shl_ln1273_512 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_150, i3 0"   --->   Operation 1297 'bitconcatenate' 'shl_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln1273_889 = sext i19 %shl_ln1273_512"   --->   Operation 1298 'sext' 'sext_ln1273_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.80ns)   --->   "%r_V_2483 = sub i20 %sext_ln1273_888, i20 %sext_ln1273_889"   --->   Operation 1299 'sub' 'r_V_2483' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1300 [1/1] (0.00ns)   --->   "%mult_V_1819 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2483, i32 5, i32 19"   --->   Operation 1300 'partselect' 'mult_V_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln818_535 = sext i15 %mult_V_1819"   --->   Operation 1301 'sext' 'sext_ln818_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%mult_V_1820 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_150, i32 5, i32 15"   --->   Operation 1302 'partselect' 'mult_V_1820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln17_1415 = sext i11 %mult_V_1820" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1303 'sext' 'sext_ln17_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln17_1416 = sext i11 %mult_V_1820" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1304 'sext' 'sext_ln17_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.78ns)   --->   "%r_V_2484 = sub i17 0, i17 %sext_ln1273_887"   --->   Operation 1305 'sub' 'r_V_2484' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%mult_V_1821 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2484, i32 5, i32 16"   --->   Operation 1306 'partselect' 'mult_V_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln17_1417 = sext i12 %mult_V_1821" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1307 'sext' 'sext_ln17_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%mult_V_1822 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_150, i32 1, i32 15"   --->   Operation 1308 'partselect' 'mult_V_1822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln818_504 = sext i15 %mult_V_1822"   --->   Operation 1309 'sext' 'sext_ln818_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (1.94ns)   --->   "%r_V_2485 = mul i21 %sext_ln1273_886, i21 2097139"   --->   Operation 1310 'mul' 'r_V_2485' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%mult_V_1823 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2485, i32 5, i32 20"   --->   Operation 1311 'partselect' 'mult_V_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%shl_ln1273_513 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_150, i2 0"   --->   Operation 1312 'bitconcatenate' 'shl_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln1273_890 = sext i18 %shl_ln1273_513"   --->   Operation 1313 'sext' 'sext_ln1273_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.79ns)   --->   "%r_V_2486 = sub i19 0, i19 %sext_ln1273_890"   --->   Operation 1314 'sub' 'r_V_2486' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%mult_V_1824 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2486, i32 5, i32 18"   --->   Operation 1315 'partselect' 'mult_V_1824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%a_V_151 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69"   --->   Operation 1316 'load' 'a_V_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln1270_80 = sext i16 %a_V_151"   --->   Operation 1317 'sext' 'sext_ln1270_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln1273_891 = sext i16 %a_V_151"   --->   Operation 1318 'sext' 'sext_ln1273_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (1.94ns)   --->   "%mul_ln1270_25 = mul i21 %sext_ln1270_80, i21 22"   --->   Operation 1319 'mul' 'mul_ln1270_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%mult_V_1825 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_25, i32 5, i32 20"   --->   Operation 1320 'partselect' 'mult_V_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%shl_ln1273_514 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_151, i3 0"   --->   Operation 1321 'bitconcatenate' 'shl_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln1273_892 = sext i19 %shl_ln1273_514"   --->   Operation 1322 'sext' 'sext_ln1273_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%shl_ln1273_515 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_151, i1 0"   --->   Operation 1323 'bitconcatenate' 'shl_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln1273_893 = sext i17 %shl_ln1273_515"   --->   Operation 1324 'sext' 'sext_ln1273_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln1273_894 = sext i17 %shl_ln1273_515"   --->   Operation 1325 'sext' 'sext_ln1273_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.80ns)   --->   "%r_V_2487 = sub i20 %sext_ln1273_894, i20 %sext_ln1273_892"   --->   Operation 1326 'sub' 'r_V_2487' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%mult_V_1826 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2487, i32 5, i32 19"   --->   Operation 1327 'partselect' 'mult_V_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln818_537 = sext i15 %mult_V_1826"   --->   Operation 1328 'sext' 'sext_ln818_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.80ns)   --->   "%r_V_2488 = add i20 %sext_ln1273_892, i20 %sext_ln1273_891"   --->   Operation 1329 'add' 'r_V_2488' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%mult_V_1827 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2488, i32 5, i32 19"   --->   Operation 1330 'partselect' 'mult_V_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln818_539 = sext i15 %mult_V_1827"   --->   Operation 1331 'sext' 'sext_ln818_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (0.80ns)   --->   "%r_V_2489 = sub i20 %sext_ln1273_892, i20 %sext_ln1273_891"   --->   Operation 1332 'sub' 'r_V_2489' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%mult_V_1828 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2489, i32 5, i32 19"   --->   Operation 1333 'partselect' 'mult_V_1828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln818_543 = sext i15 %mult_V_1828"   --->   Operation 1334 'sext' 'sext_ln818_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.79ns)   --->   "%r_V_2490 = sub i18 0, i18 %sext_ln1273_893"   --->   Operation 1335 'sub' 'r_V_2490' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%mult_V_1829 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2490, i32 5, i32 17"   --->   Operation 1336 'partselect' 'mult_V_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln17_1418 = sext i13 %mult_V_1829" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1337 'sext' 'sext_ln17_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns)   --->   "%a_V_152 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68"   --->   Operation 1338 'load' 'a_V_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln1273_895 = sext i16 %a_V_152"   --->   Operation 1339 'sext' 'sext_ln1273_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln1273_896 = sext i16 %a_V_152"   --->   Operation 1340 'sext' 'sext_ln1273_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%shl_ln1273_516 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_152, i3 0"   --->   Operation 1341 'bitconcatenate' 'shl_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln1273_897 = sext i19 %shl_ln1273_516"   --->   Operation 1342 'sext' 'sext_ln1273_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln1273_898 = sext i19 %shl_ln1273_516"   --->   Operation 1343 'sext' 'sext_ln1273_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.80ns)   --->   "%r_V_2491 = sub i20 %sext_ln1273_898, i20 %sext_ln1273_895"   --->   Operation 1344 'sub' 'r_V_2491' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%mult_V_1830 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2491, i32 5, i32 19"   --->   Operation 1345 'partselect' 'mult_V_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln818_544 = sext i15 %mult_V_1830"   --->   Operation 1346 'sext' 'sext_ln818_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (0.80ns)   --->   "%r_V_2492 = sub i20 0, i20 %sext_ln1273_898"   --->   Operation 1347 'sub' 'r_V_2492' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%mult_V_1831 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2492, i32 5, i32 19"   --->   Operation 1348 'partselect' 'mult_V_1831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln818_546 = sext i15 %mult_V_1831"   --->   Operation 1349 'sext' 'sext_ln818_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%shl_ln1273_517 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_152, i5 0"   --->   Operation 1350 'bitconcatenate' 'shl_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (0.81ns)   --->   "%r_V_2493 = sub i21 %sext_ln1273_897, i21 %shl_ln1273_517"   --->   Operation 1351 'sub' 'r_V_2493' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%mult_V_1832 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2493, i32 5, i32 20"   --->   Operation 1352 'partselect' 'mult_V_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (0.00ns)   --->   "%shl_ln1273_518 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_152, i2 0"   --->   Operation 1353 'bitconcatenate' 'shl_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln1273_899 = sext i18 %shl_ln1273_518"   --->   Operation 1354 'sext' 'sext_ln1273_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.79ns)   --->   "%r_V_2495 = sub i19 0, i19 %sext_ln1273_899"   --->   Operation 1355 'sub' 'r_V_2495' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1356 [1/1] (0.80ns)   --->   "%r_V_2494 = sub i19 %r_V_2495, i19 %sext_ln1273_896"   --->   Operation 1356 'sub' 'r_V_2494' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1357 [1/1] (0.00ns)   --->   "%mult_V_1833 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2494, i32 5, i32 18"   --->   Operation 1357 'partselect' 'mult_V_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln17_1419 = sext i14 %mult_V_1833" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1358 'sext' 'sext_ln17_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%mult_V_1834 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2495, i32 5, i32 18"   --->   Operation 1359 'partselect' 'mult_V_1834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln17_1420 = sext i14 %mult_V_1834" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1360 'sext' 'sext_ln17_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%shl_ln1273_519 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_152, i1 0"   --->   Operation 1361 'bitconcatenate' 'shl_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln1273_900 = sext i17 %shl_ln1273_519"   --->   Operation 1362 'sext' 'sext_ln1273_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.80ns)   --->   "%r_V_2496 = sub i20 %sext_ln1273_898, i20 %sext_ln1273_900"   --->   Operation 1363 'sub' 'r_V_2496' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%mult_V_1835 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2496, i32 5, i32 19"   --->   Operation 1364 'partselect' 'mult_V_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln818_547 = sext i15 %mult_V_1835"   --->   Operation 1365 'sext' 'sext_ln818_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.79ns)   --->   "%r_V_2497 = sub i19 %sext_ln1273_896, i19 %sext_ln1273_899"   --->   Operation 1366 'sub' 'r_V_2497' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%mult_V_1836 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2497, i32 5, i32 18"   --->   Operation 1367 'partselect' 'mult_V_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln17_1421 = sext i14 %mult_V_1836" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1368 'sext' 'sext_ln17_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.79ns)   --->   "%r_V_2498 = sub i19 %sext_ln1273_899, i19 %sext_ln1273_896"   --->   Operation 1369 'sub' 'r_V_2498' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%mult_V_1837 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2498, i32 5, i32 18"   --->   Operation 1370 'partselect' 'mult_V_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln17_1422 = sext i14 %mult_V_1837" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1371 'sext' 'sext_ln17_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.80ns)   --->   "%r_V_2499 = sub i20 %r_V_2492, i20 %sext_ln1273_900"   --->   Operation 1372 'sub' 'r_V_2499' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%mult_V_1838 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2499, i32 5, i32 19"   --->   Operation 1373 'partselect' 'mult_V_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln818_548 = sext i15 %mult_V_1838"   --->   Operation 1374 'sext' 'sext_ln818_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%a_V_153 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67"   --->   Operation 1375 'load' 'a_V_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln1273_901 = sext i16 %a_V_153"   --->   Operation 1376 'sext' 'sext_ln1273_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln1273_902 = sext i16 %a_V_153"   --->   Operation 1377 'sext' 'sext_ln1273_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%shl_ln1273_520 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_153, i2 0"   --->   Operation 1378 'bitconcatenate' 'shl_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln1273_903 = sext i18 %shl_ln1273_520"   --->   Operation 1379 'sext' 'sext_ln1273_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln1273_904 = sext i18 %shl_ln1273_520"   --->   Operation 1380 'sext' 'sext_ln1273_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1381 [1/1] (0.79ns)   --->   "%r_V_2500 = sub i19 0, i19 %sext_ln1273_904"   --->   Operation 1381 'sub' 'r_V_2500' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%mult_V_1839 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2500, i32 5, i32 18"   --->   Operation 1382 'partselect' 'mult_V_1839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln17_1423 = sext i14 %mult_V_1839" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1383 'sext' 'sext_ln17_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%shl_ln1273_521 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_153, i3 0"   --->   Operation 1384 'bitconcatenate' 'shl_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln1273_905 = sext i19 %shl_ln1273_521"   --->   Operation 1385 'sext' 'sext_ln1273_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (0.00ns)   --->   "%shl_ln1273_522 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_153, i1 0"   --->   Operation 1386 'bitconcatenate' 'shl_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln1273_906 = sext i17 %shl_ln1273_522"   --->   Operation 1387 'sext' 'sext_ln1273_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.80ns)   --->   "%r_V_2501 = sub i20 %sext_ln1273_906, i20 %sext_ln1273_905"   --->   Operation 1388 'sub' 'r_V_2501' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%mult_V_1840 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2501, i32 5, i32 19"   --->   Operation 1389 'partselect' 'mult_V_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln818_550 = sext i15 %mult_V_1840"   --->   Operation 1390 'sext' 'sext_ln818_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%shl_ln1273_523 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_153, i4 0"   --->   Operation 1391 'bitconcatenate' 'shl_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln1273_907 = sext i20 %shl_ln1273_523"   --->   Operation 1392 'sext' 'sext_ln1273_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.80ns)   --->   "%r_V_2502 = sub i21 %sext_ln1273_907, i21 %sext_ln1273_903"   --->   Operation 1393 'sub' 'r_V_2502' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1394 [1/1] (0.00ns)   --->   "%mult_V_1841 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2502, i32 5, i32 20"   --->   Operation 1394 'partselect' 'mult_V_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%mult_V_1842 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_153, i32 5, i32 15"   --->   Operation 1395 'partselect' 'mult_V_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln17_1424 = sext i11 %mult_V_1842" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1396 'sext' 'sext_ln17_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (0.79ns)   --->   "%r_V_2503 = sub i19 %sext_ln1273_902, i19 %sext_ln1273_904"   --->   Operation 1397 'sub' 'r_V_2503' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%mult_V_1843 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2503, i32 5, i32 18"   --->   Operation 1398 'partselect' 'mult_V_1843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln17_1425 = sext i14 %mult_V_1843" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1399 'sext' 'sext_ln17_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (0.80ns)   --->   "%r_V_2504 = sub i21 0, i21 %sext_ln1273_907"   --->   Operation 1400 'sub' 'r_V_2504' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%mult_V_1844 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2504, i32 5, i32 20"   --->   Operation 1401 'partselect' 'mult_V_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%mult_V_1845 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_153, i32 2, i32 15"   --->   Operation 1402 'partselect' 'mult_V_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln17_1426 = sext i14 %mult_V_1845" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1403 'sext' 'sext_ln17_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (0.80ns)   --->   "%r_V_2505 = sub i20 %sext_ln1273_905, i20 %sext_ln1273_901"   --->   Operation 1404 'sub' 'r_V_2505' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%mult_V_1846 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2505, i32 5, i32 19"   --->   Operation 1405 'partselect' 'mult_V_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln818_551 = sext i15 %mult_V_1846"   --->   Operation 1406 'sext' 'sext_ln818_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.80ns)   --->   "%r_V_2506 = sub i19 %r_V_2500, i19 %sext_ln1273_902"   --->   Operation 1407 'sub' 'r_V_2506' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%mult_V_1847 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2506, i32 5, i32 18"   --->   Operation 1408 'partselect' 'mult_V_1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln17_1427 = sext i14 %mult_V_1847" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1409 'sext' 'sext_ln17_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%a_V_154 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66"   --->   Operation 1410 'load' 'a_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%mult_V_1848 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_154, i32 5, i32 15"   --->   Operation 1411 'partselect' 'mult_V_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln17_1428 = sext i11 %mult_V_1848" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1412 'sext' 'sext_ln17_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln818_508 = sext i16 %a_V_154"   --->   Operation 1413 'sext' 'sext_ln818_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln818_509 = sext i16 %a_V_154"   --->   Operation 1414 'sext' 'sext_ln818_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln818_510 = sext i16 %a_V_154"   --->   Operation 1415 'sext' 'sext_ln818_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (0.00ns)   --->   "%mult_V_1849 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_154, i32 2, i32 15"   --->   Operation 1416 'partselect' 'mult_V_1849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln17_1429 = sext i14 %mult_V_1849" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1417 'sext' 'sext_ln17_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%shl_ln1273_524 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_154, i3 0"   --->   Operation 1418 'bitconcatenate' 'shl_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln1273_908 = sext i19 %shl_ln1273_524"   --->   Operation 1419 'sext' 'sext_ln1273_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (0.00ns)   --->   "%shl_ln1273_525 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_154, i1 0"   --->   Operation 1420 'bitconcatenate' 'shl_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln1273_909 = sext i17 %shl_ln1273_525"   --->   Operation 1421 'sext' 'sext_ln1273_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.80ns)   --->   "%r_V_2507 = sub i20 %sext_ln1273_909, i20 %sext_ln1273_908"   --->   Operation 1422 'sub' 'r_V_2507' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1423 [1/1] (0.00ns)   --->   "%mult_V_1850 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2507, i32 5, i32 19"   --->   Operation 1423 'partselect' 'mult_V_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln818_556 = sext i15 %mult_V_1850"   --->   Operation 1424 'sext' 'sext_ln818_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%mult_V_1851 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_154, i32 1, i32 15"   --->   Operation 1425 'partselect' 'mult_V_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln818_512 = sext i15 %mult_V_1851"   --->   Operation 1426 'sext' 'sext_ln818_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1427 [1/1] (1.94ns)   --->   "%r_V_2508 = mul i21 %sext_ln818_509, i21 2097141"   --->   Operation 1427 'mul' 'r_V_2508' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%mult_V_1852 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2508, i32 5, i32 20"   --->   Operation 1428 'partselect' 'mult_V_1852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.80ns)   --->   "%r_V_2509 = sub i20 %sext_ln1273_908, i20 %sext_ln1273_909"   --->   Operation 1429 'sub' 'r_V_2509' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1430 [1/1] (0.00ns)   --->   "%mult_V_1853 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2509, i32 5, i32 19"   --->   Operation 1430 'partselect' 'mult_V_1853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln818_557 = sext i15 %mult_V_1853"   --->   Operation 1431 'sext' 'sext_ln818_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.80ns)   --->   "%r_V_2510 = sub i20 %sext_ln818_508, i20 %sext_ln1273_908"   --->   Operation 1432 'sub' 'r_V_2510' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1433 [1/1] (0.00ns)   --->   "%mult_V_1854 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2510, i32 5, i32 19"   --->   Operation 1433 'partselect' 'mult_V_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln818_558 = sext i15 %mult_V_1854"   --->   Operation 1434 'sext' 'sext_ln818_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%mult_V_1855 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_154, i32 3, i32 15"   --->   Operation 1435 'partselect' 'mult_V_1855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln17_1430 = sext i13 %mult_V_1855" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1436 'sext' 'sext_ln17_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (0.80ns)   --->   "%r_V_2511 = sub i20 0, i20 %sext_ln1273_908"   --->   Operation 1437 'sub' 'r_V_2511' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%mult_V_1856 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2511, i32 5, i32 19"   --->   Operation 1438 'partselect' 'mult_V_1856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln818_559 = sext i15 %mult_V_1856"   --->   Operation 1439 'sext' 'sext_ln818_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (0.00ns)   --->   "%shl_ln1273_526 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_154, i2 0"   --->   Operation 1440 'bitconcatenate' 'shl_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln1273_910 = sext i18 %shl_ln1273_526"   --->   Operation 1441 'sext' 'sext_ln1273_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (0.79ns)   --->   "%r_V_2512 = sub i19 %sext_ln1273_910, i19 %sext_ln818_510"   --->   Operation 1442 'sub' 'r_V_2512' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1443 [1/1] (0.00ns)   --->   "%mult_V_1857 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2512, i32 5, i32 18"   --->   Operation 1443 'partselect' 'mult_V_1857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln17_1431 = sext i14 %mult_V_1857" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1444 'sext' 'sext_ln17_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (0.79ns)   --->   "%r_V_2513 = add i19 %sext_ln1273_910, i19 %sext_ln818_510"   --->   Operation 1445 'add' 'r_V_2513' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%mult_V_1858 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2513, i32 5, i32 18"   --->   Operation 1446 'partselect' 'mult_V_1858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln17_1432 = sext i14 %mult_V_1858" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1447 'sext' 'sext_ln17_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%a_V_155 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65"   --->   Operation 1448 'load' 'a_V_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln1270_81 = sext i16 %a_V_155"   --->   Operation 1449 'sext' 'sext_ln1270_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln1273_911 = sext i16 %a_V_155"   --->   Operation 1450 'sext' 'sext_ln1273_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln1273_912 = sext i16 %a_V_155"   --->   Operation 1451 'sext' 'sext_ln1273_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln1273_913 = sext i16 %a_V_155"   --->   Operation 1452 'sext' 'sext_ln1273_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (1.94ns)   --->   "%mul_ln1270_26 = mul i21 %sext_ln1270_81, i21 2097133"   --->   Operation 1453 'mul' 'mul_ln1270_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1454 [1/1] (0.00ns)   --->   "%mult_V_1859 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_26, i32 5, i32 20"   --->   Operation 1454 'partselect' 'mult_V_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%mult_V_1860 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_155, i32 1, i32 15"   --->   Operation 1455 'partselect' 'mult_V_1860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln818_514 = sext i15 %mult_V_1860"   --->   Operation 1456 'sext' 'sext_ln818_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%shl_ln1273_527 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_155, i3 0"   --->   Operation 1457 'bitconcatenate' 'shl_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln1273_914 = sext i19 %shl_ln1273_527"   --->   Operation 1458 'sext' 'sext_ln1273_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.80ns)   --->   "%r_V_2514 = sub i20 %sext_ln1273_914, i20 %sext_ln1273_912"   --->   Operation 1459 'sub' 'r_V_2514' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1460 [1/1] (0.00ns)   --->   "%mult_V_1861 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2514, i32 5, i32 19"   --->   Operation 1460 'partselect' 'mult_V_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln818_561 = sext i15 %mult_V_1861"   --->   Operation 1461 'sext' 'sext_ln818_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1462 [1/1] (0.78ns)   --->   "%r_V_2515 = sub i17 0, i17 %sext_ln1273_911"   --->   Operation 1462 'sub' 'r_V_2515' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%mult_V_1862 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2515, i32 5, i32 16"   --->   Operation 1463 'partselect' 'mult_V_1862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln17_1433 = sext i12 %mult_V_1862" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1464 'sext' 'sext_ln17_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (0.00ns)   --->   "%shl_ln1273_528 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_155, i4 0"   --->   Operation 1465 'bitconcatenate' 'shl_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln1273_915 = sext i20 %shl_ln1273_528"   --->   Operation 1466 'sext' 'sext_ln1273_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%shl_ln1273_529 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_155, i2 0"   --->   Operation 1467 'bitconcatenate' 'shl_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln1273_916 = sext i18 %shl_ln1273_529"   --->   Operation 1468 'sext' 'sext_ln1273_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (0.80ns)   --->   "%r_V_2516 = sub i21 %sext_ln1273_916, i21 %sext_ln1273_915"   --->   Operation 1469 'sub' 'r_V_2516' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%mult_V_1863 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2516, i32 5, i32 20"   --->   Operation 1470 'partselect' 'mult_V_1863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln1273_917 = sext i18 %shl_ln1273_529"   --->   Operation 1471 'sext' 'sext_ln1273_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (0.79ns)   --->   "%r_V_2517 = sub i19 %sext_ln1273_913, i19 %sext_ln1273_917"   --->   Operation 1472 'sub' 'r_V_2517' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1473 [1/1] (0.00ns)   --->   "%mult_V_1864 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2517, i32 5, i32 18"   --->   Operation 1473 'partselect' 'mult_V_1864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln17_1434 = sext i14 %mult_V_1864" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1474 'sext' 'sext_ln17_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns)   --->   "%a_V_156 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64"   --->   Operation 1475 'load' 'a_V_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln1273_918 = sext i16 %a_V_156"   --->   Operation 1476 'sext' 'sext_ln1273_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (0.00ns)   --->   "%shl_ln1273_530 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_156, i3 0"   --->   Operation 1477 'bitconcatenate' 'shl_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln1273_919 = sext i19 %shl_ln1273_530"   --->   Operation 1478 'sext' 'sext_ln1273_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1368 = sub i20 0, i20 %sext_ln1273_919"   --->   Operation 1479 'sub' 'sub_ln1273_1368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%shl_ln1273_531 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_156, i1 0"   --->   Operation 1480 'bitconcatenate' 'shl_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln1273_920 = sext i17 %shl_ln1273_531"   --->   Operation 1481 'sext' 'sext_ln1273_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln1273_921 = sext i17 %shl_ln1273_531"   --->   Operation 1482 'sext' 'sext_ln1273_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2518 = sub i20 %sub_ln1273_1368, i20 %sext_ln1273_921"   --->   Operation 1483 'sub' 'r_V_2518' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%mult_V_1865 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2518, i32 5, i32 19"   --->   Operation 1484 'partselect' 'mult_V_1865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln818_562 = sext i15 %mult_V_1865"   --->   Operation 1485 'sext' 'sext_ln818_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%shl_ln1273_532 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_156, i2 0"   --->   Operation 1486 'bitconcatenate' 'shl_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln1273_922 = sext i18 %shl_ln1273_532"   --->   Operation 1487 'sext' 'sext_ln1273_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.79ns)   --->   "%r_V_2519 = sub i19 %sext_ln1273_918, i19 %sext_ln1273_922"   --->   Operation 1488 'sub' 'r_V_2519' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%mult_V_1866 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2519, i32 5, i32 18"   --->   Operation 1489 'partselect' 'mult_V_1866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln17_1435 = sext i14 %mult_V_1866" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1490 'sext' 'sext_ln17_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%shl_ln1273_533 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_156, i4 0"   --->   Operation 1491 'bitconcatenate' 'shl_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln1273_923 = sext i20 %shl_ln1273_533"   --->   Operation 1492 'sext' 'sext_ln1273_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln1273_924 = sext i18 %shl_ln1273_532"   --->   Operation 1493 'sext' 'sext_ln1273_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (0.80ns)   --->   "%r_V_2520 = sub i21 %sext_ln1273_924, i21 %sext_ln1273_923"   --->   Operation 1494 'sub' 'r_V_2520' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%mult_V_1867 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2520, i32 5, i32 20"   --->   Operation 1495 'partselect' 'mult_V_1867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1372 = sub i19 0, i19 %sext_ln1273_922"   --->   Operation 1496 'sub' 'sub_ln1273_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1497 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2521 = sub i19 %sub_ln1273_1372, i19 %sext_ln1273_918"   --->   Operation 1497 'sub' 'r_V_2521' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1498 [1/1] (0.00ns)   --->   "%mult_V_1868 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2521, i32 5, i32 18"   --->   Operation 1498 'partselect' 'mult_V_1868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln17_1436 = sext i14 %mult_V_1868" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1499 'sext' 'sext_ln17_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.79ns)   --->   "%r_V_2522 = sub i18 0, i18 %sext_ln1273_920"   --->   Operation 1500 'sub' 'r_V_2522' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1501 [1/1] (0.00ns)   --->   "%mult_V_1869 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2522, i32 5, i32 17"   --->   Operation 1501 'partselect' 'mult_V_1869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln17_1437 = sext i13 %mult_V_1869" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1502 'sext' 'sext_ln17_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%a_V_157 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63"   --->   Operation 1503 'load' 'a_V_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln1273_925 = sext i16 %a_V_157"   --->   Operation 1504 'sext' 'sext_ln1273_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln1273_926 = sext i16 %a_V_157"   --->   Operation 1505 'sext' 'sext_ln1273_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln1273_927 = sext i16 %a_V_157"   --->   Operation 1506 'sext' 'sext_ln1273_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%shl_ln1273_534 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_157, i3 0"   --->   Operation 1507 'bitconcatenate' 'shl_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln1273_928 = sext i19 %shl_ln1273_534"   --->   Operation 1508 'sext' 'sext_ln1273_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1375 = sub i20 0, i20 %sext_ln1273_928"   --->   Operation 1509 'sub' 'sub_ln1273_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1510 [1/1] (0.00ns)   --->   "%shl_ln1273_535 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_157, i1 0"   --->   Operation 1510 'bitconcatenate' 'shl_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln1273_929 = sext i17 %shl_ln1273_535"   --->   Operation 1511 'sext' 'sext_ln1273_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln1273_930 = sext i17 %shl_ln1273_535"   --->   Operation 1512 'sext' 'sext_ln1273_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2523 = sub i20 %sub_ln1273_1375, i20 %sext_ln1273_930"   --->   Operation 1513 'sub' 'r_V_2523' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%mult_V_1870 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2523, i32 5, i32 19"   --->   Operation 1514 'partselect' 'mult_V_1870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln818_563 = sext i15 %mult_V_1870"   --->   Operation 1515 'sext' 'sext_ln818_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1516 [1/1] (0.00ns)   --->   "%shl_ln1273_536 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_157, i4 0"   --->   Operation 1516 'bitconcatenate' 'shl_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln1273_931 = sext i20 %shl_ln1273_536"   --->   Operation 1517 'sext' 'sext_ln1273_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%shl_ln1273_537 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_157, i2 0"   --->   Operation 1518 'bitconcatenate' 'shl_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln1273_932 = sext i18 %shl_ln1273_537"   --->   Operation 1519 'sext' 'sext_ln1273_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln1273_933 = sext i18 %shl_ln1273_537"   --->   Operation 1520 'sext' 'sext_ln1273_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (0.80ns)   --->   "%r_V_2524 = sub i21 %sext_ln1273_933, i21 %sext_ln1273_931"   --->   Operation 1521 'sub' 'r_V_2524' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%mult_V_1871 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2524, i32 5, i32 20"   --->   Operation 1522 'partselect' 'mult_V_1871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (0.78ns)   --->   "%r_V_2525 = sub i17 0, i17 %sext_ln1273_926"   --->   Operation 1523 'sub' 'r_V_2525' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%mult_V_1872 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2525, i32 5, i32 16"   --->   Operation 1524 'partselect' 'mult_V_1872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln17_1438 = sext i12 %mult_V_1872" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1525 'sext' 'sext_ln17_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (0.80ns)   --->   "%r_V_2526 = sub i20 %sext_ln1273_925, i20 %sext_ln1273_928"   --->   Operation 1526 'sub' 'r_V_2526' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%mult_V_1873 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2526, i32 5, i32 19"   --->   Operation 1527 'partselect' 'mult_V_1873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln818_564 = sext i15 %mult_V_1873"   --->   Operation 1528 'sext' 'sext_ln818_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.79ns)   --->   "%r_V_2527 = add i19 %sext_ln1273_932, i19 %sext_ln1273_927"   --->   Operation 1529 'add' 'r_V_2527' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%mult_V_1874 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2527, i32 5, i32 18"   --->   Operation 1530 'partselect' 'mult_V_1874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln17_1439 = sext i14 %mult_V_1874" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1531 'sext' 'sext_ln17_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1532 [1/1] (0.79ns)   --->   "%r_V_2528 = sub i19 0, i19 %sext_ln1273_932"   --->   Operation 1532 'sub' 'r_V_2528' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%mult_V_1875 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2528, i32 5, i32 18"   --->   Operation 1533 'partselect' 'mult_V_1875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln818_565 = sext i14 %mult_V_1875"   --->   Operation 1534 'sext' 'sext_ln818_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (0.79ns)   --->   "%r_V_2529 = sub i18 0, i18 %sext_ln1273_929"   --->   Operation 1535 'sub' 'r_V_2529' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%mult_V_1876 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2529, i32 5, i32 17"   --->   Operation 1536 'partselect' 'mult_V_1876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln17_1440 = sext i13 %mult_V_1876" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1537 'sext' 'sext_ln17_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%mult_V_1877 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_157, i32 3, i32 15"   --->   Operation 1538 'partselect' 'mult_V_1877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln17_1441 = sext i13 %mult_V_1877" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1539 'sext' 'sext_ln17_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%a_V_158 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62"   --->   Operation 1540 'load' 'a_V_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln818_516 = sext i16 %a_V_158"   --->   Operation 1541 'sext' 'sext_ln818_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%mult_V_1878 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_158, i32 4, i32 15"   --->   Operation 1542 'partselect' 'mult_V_1878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln17_1442 = sext i12 %mult_V_1878" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1543 'sext' 'sext_ln17_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%shl_ln1273_538 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_158, i2 0"   --->   Operation 1544 'bitconcatenate' 'shl_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln1273_934 = sext i18 %shl_ln1273_538"   --->   Operation 1545 'sext' 'sext_ln1273_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln1273_935 = sext i18 %shl_ln1273_538"   --->   Operation 1546 'sext' 'sext_ln1273_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1547 [1/1] (0.79ns)   --->   "%r_V_2530 = sub i19 0, i19 %sext_ln1273_935"   --->   Operation 1547 'sub' 'r_V_2530' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%mult_V_1879 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2530, i32 5, i32 18"   --->   Operation 1548 'partselect' 'mult_V_1879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln17_1443 = sext i14 %mult_V_1879" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1549 'sext' 'sext_ln17_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%shl_ln1273_539 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_158, i3 0"   --->   Operation 1550 'bitconcatenate' 'shl_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1273_936 = sext i19 %shl_ln1273_539"   --->   Operation 1551 'sext' 'sext_ln1273_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (0.00ns)   --->   "%shl_ln1273_540 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_158, i1 0"   --->   Operation 1552 'bitconcatenate' 'shl_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln1273_937 = sext i17 %shl_ln1273_540"   --->   Operation 1553 'sext' 'sext_ln1273_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.80ns)   --->   "%r_V_2531 = add i20 %sext_ln1273_936, i20 %sext_ln1273_937"   --->   Operation 1554 'add' 'r_V_2531' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1555 [1/1] (0.00ns)   --->   "%mult_V_1880 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2531, i32 5, i32 19"   --->   Operation 1555 'partselect' 'mult_V_1880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln818_566 = sext i15 %mult_V_1880"   --->   Operation 1556 'sext' 'sext_ln818_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.79ns)   --->   "%r_V_2532 = sub i19 %sext_ln1273_935, i19 %sext_ln818_516"   --->   Operation 1557 'sub' 'r_V_2532' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1558 [1/1] (0.00ns)   --->   "%mult_V_1881 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2532, i32 5, i32 18"   --->   Operation 1558 'partselect' 'mult_V_1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln17_1444 = sext i14 %mult_V_1881" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1559 'sext' 'sext_ln17_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%shl_ln1273_541 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_158, i4 0"   --->   Operation 1560 'bitconcatenate' 'shl_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln1273_938 = sext i20 %shl_ln1273_541"   --->   Operation 1561 'sext' 'sext_ln1273_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.80ns)   --->   "%r_V_2533 = sub i21 %sext_ln1273_934, i21 %sext_ln1273_938"   --->   Operation 1562 'sub' 'r_V_2533' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%mult_V_1882 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2533, i32 5, i32 20"   --->   Operation 1563 'partselect' 'mult_V_1882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1385 = sub i20 0, i20 %sext_ln1273_936"   --->   Operation 1564 'sub' 'sub_ln1273_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1565 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2534 = sub i20 %sub_ln1273_1385, i20 %sext_ln1273_937"   --->   Operation 1565 'sub' 'r_V_2534' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1566 [1/1] (0.00ns)   --->   "%mult_V_1883 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2534, i32 5, i32 19"   --->   Operation 1566 'partselect' 'mult_V_1883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln818_568 = sext i15 %mult_V_1883"   --->   Operation 1567 'sext' 'sext_ln818_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%a_V_159 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61"   --->   Operation 1568 'load' 'a_V_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln1270_82 = sext i16 %a_V_159"   --->   Operation 1569 'sext' 'sext_ln1270_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln1273_939 = sext i16 %a_V_159"   --->   Operation 1570 'sext' 'sext_ln1273_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln1273_940 = sext i16 %a_V_159"   --->   Operation 1571 'sext' 'sext_ln1273_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%shl_ln1273_542 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_159, i4 0"   --->   Operation 1572 'bitconcatenate' 'shl_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln1273_941 = sext i20 %shl_ln1273_542"   --->   Operation 1573 'sext' 'sext_ln1273_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.80ns)   --->   "%r_V_2535 = add i21 %sext_ln1273_941, i21 %sext_ln1270_82"   --->   Operation 1574 'add' 'r_V_2535' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1575 [1/1] (0.00ns)   --->   "%mult_V_1884 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2535, i32 5, i32 20"   --->   Operation 1575 'partselect' 'mult_V_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%shl_ln1273_543 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_159, i3 0"   --->   Operation 1576 'bitconcatenate' 'shl_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln1273_942 = sext i19 %shl_ln1273_543"   --->   Operation 1577 'sext' 'sext_ln1273_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.80ns)   --->   "%r_V_2536 = sub i20 0, i20 %sext_ln1273_942"   --->   Operation 1578 'sub' 'r_V_2536' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%mult_V_1885 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2536, i32 5, i32 19"   --->   Operation 1579 'partselect' 'mult_V_1885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln818_569 = sext i15 %mult_V_1885"   --->   Operation 1580 'sext' 'sext_ln818_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%shl_ln1273_544 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_159, i2 0"   --->   Operation 1581 'bitconcatenate' 'shl_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (0.00ns)   --->   "%sext_ln1273_943 = sext i18 %shl_ln1273_544"   --->   Operation 1582 'sext' 'sext_ln1273_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1583 [1/1] (0.80ns)   --->   "%r_V_2537 = sub i21 %sext_ln1273_941, i21 %sext_ln1273_943"   --->   Operation 1583 'sub' 'r_V_2537' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1584 [1/1] (0.00ns)   --->   "%mult_V_1886 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2537, i32 5, i32 20"   --->   Operation 1584 'partselect' 'mult_V_1886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%shl_ln1273_545 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_159, i1 0"   --->   Operation 1585 'bitconcatenate' 'shl_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln1273_944 = sext i17 %shl_ln1273_545"   --->   Operation 1586 'sext' 'sext_ln1273_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (0.80ns)   --->   "%r_V_2538 = sub i20 %r_V_2536, i20 %sext_ln1273_944"   --->   Operation 1587 'sub' 'r_V_2538' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%mult_V_1887 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2538, i32 5, i32 19"   --->   Operation 1588 'partselect' 'mult_V_1887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln818_571 = sext i15 %mult_V_1887"   --->   Operation 1589 'sext' 'sext_ln818_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln1273_945 = sext i18 %shl_ln1273_544"   --->   Operation 1590 'sext' 'sext_ln1273_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1591 [1/1] (0.79ns)   --->   "%r_V_2539 = sub i19 %sext_ln1273_939, i19 %sext_ln1273_945"   --->   Operation 1591 'sub' 'r_V_2539' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%mult_V_1888 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2539, i32 5, i32 18"   --->   Operation 1592 'partselect' 'mult_V_1888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln17_1445 = sext i14 %mult_V_1888" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1593 'sext' 'sext_ln17_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (1.94ns)   --->   "%mul_ln1270_27 = mul i21 %sext_ln1270_82, i21 2097133"   --->   Operation 1594 'mul' 'mul_ln1270_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%mult_V_1889 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_27, i32 5, i32 20"   --->   Operation 1595 'partselect' 'mult_V_1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.80ns)   --->   "%r_V_2540 = sub i20 %sext_ln1273_942, i20 %sext_ln1273_940"   --->   Operation 1596 'sub' 'r_V_2540' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%mult_V_1890 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2540, i32 5, i32 19"   --->   Operation 1597 'partselect' 'mult_V_1890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln818_572 = sext i15 %mult_V_1890"   --->   Operation 1598 'sext' 'sext_ln818_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (1.94ns)   --->   "%r_V_2541 = mul i21 %sext_ln1270_82, i21 2097139"   --->   Operation 1599 'mul' 'r_V_2541' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%mult_V_1891 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2541, i32 5, i32 20"   --->   Operation 1600 'partselect' 'mult_V_1891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%a_V_160 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60"   --->   Operation 1601 'load' 'a_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln1273_946 = sext i16 %a_V_160"   --->   Operation 1602 'sext' 'sext_ln1273_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%shl_ln1273_546 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_160, i4 0"   --->   Operation 1603 'bitconcatenate' 'shl_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln1273_947 = sext i20 %shl_ln1273_546"   --->   Operation 1604 'sext' 'sext_ln1273_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%shl_ln1273_547 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_160, i2 0"   --->   Operation 1605 'bitconcatenate' 'shl_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln1273_948 = sext i18 %shl_ln1273_547"   --->   Operation 1606 'sext' 'sext_ln1273_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1607 [1/1] (0.80ns)   --->   "%r_V_2542 = sub i21 %sext_ln1273_947, i21 %sext_ln1273_948"   --->   Operation 1607 'sub' 'r_V_2542' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%mult_V_1892 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2542, i32 5, i32 20"   --->   Operation 1608 'partselect' 'mult_V_1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1393 = sub i21 0, i21 %sext_ln1273_947"   --->   Operation 1609 'sub' 'sub_ln1273_1393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1610 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2543 = sub i21 %sub_ln1273_1393, i21 %sext_ln1273_946"   --->   Operation 1610 'sub' 'r_V_2543' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%mult_V_1893 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2543, i32 5, i32 20"   --->   Operation 1611 'partselect' 'mult_V_1893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (1.94ns)   --->   "%r_V_2544 = mul i21 %sext_ln1273_946, i21 2097139"   --->   Operation 1612 'mul' 'r_V_2544' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%mult_V_1894 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2544, i32 5, i32 20"   --->   Operation 1613 'partselect' 'mult_V_1894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%a_V_161 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59"   --->   Operation 1614 'load' 'a_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln1273_949 = sext i16 %a_V_161"   --->   Operation 1615 'sext' 'sext_ln1273_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln1273_950 = sext i16 %a_V_161"   --->   Operation 1616 'sext' 'sext_ln1273_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%shl_ln1273_548 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_161, i1 0"   --->   Operation 1617 'bitconcatenate' 'shl_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln1273_951 = sext i17 %shl_ln1273_548"   --->   Operation 1618 'sext' 'sext_ln1273_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln1273_952 = sext i17 %shl_ln1273_548"   --->   Operation 1619 'sext' 'sext_ln1273_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.79ns)   --->   "%r_V_2545 = sub i18 0, i18 %sext_ln1273_952"   --->   Operation 1620 'sub' 'r_V_2545' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%mult_V_1895 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2545, i32 5, i32 17"   --->   Operation 1621 'partselect' 'mult_V_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln17_1446 = sext i13 %mult_V_1895" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1622 'sext' 'sext_ln17_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%shl_ln1273_549 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_161, i3 0"   --->   Operation 1623 'bitconcatenate' 'shl_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln1273_953 = sext i19 %shl_ln1273_549"   --->   Operation 1624 'sext' 'sext_ln1273_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.80ns)   --->   "%r_V_2546 = sub i20 %sext_ln1273_953, i20 %sext_ln1273_951"   --->   Operation 1625 'sub' 'r_V_2546' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%mult_V_1896 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2546, i32 5, i32 19"   --->   Operation 1626 'partselect' 'mult_V_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln818_573 = sext i15 %mult_V_1896"   --->   Operation 1627 'sext' 'sext_ln818_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%shl_ln1273_550 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_161, i2 0"   --->   Operation 1628 'bitconcatenate' 'shl_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln1273_954 = sext i18 %shl_ln1273_550"   --->   Operation 1629 'sext' 'sext_ln1273_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (0.79ns)   --->   "%r_V_2547 = add i19 %sext_ln1273_954, i19 %sext_ln1273_950"   --->   Operation 1630 'add' 'r_V_2547' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%mult_V_1897 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2547, i32 5, i32 18"   --->   Operation 1631 'partselect' 'mult_V_1897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln17_1447 = sext i14 %mult_V_1897" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1632 'sext' 'sext_ln17_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.80ns)   --->   "%r_V_2548 = sub i20 %sext_ln1273_953, i20 %sext_ln1273_949"   --->   Operation 1633 'sub' 'r_V_2548' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%mult_V_1898 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2548, i32 5, i32 19"   --->   Operation 1634 'partselect' 'mult_V_1898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln818_574 = sext i15 %mult_V_1898"   --->   Operation 1635 'sext' 'sext_ln818_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.79ns)   --->   "%r_V_2549 = sub i19 %sext_ln1273_950, i19 %sext_ln1273_954"   --->   Operation 1636 'sub' 'r_V_2549' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%mult_V_1899 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2549, i32 5, i32 18"   --->   Operation 1637 'partselect' 'mult_V_1899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln818_575 = sext i14 %mult_V_1899"   --->   Operation 1638 'sext' 'sext_ln818_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%mult_V_1900 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_161, i32 4, i32 15"   --->   Operation 1639 'partselect' 'mult_V_1900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln17_1448 = sext i12 %mult_V_1900" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1640 'sext' 'sext_ln17_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%a_V_162 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58"   --->   Operation 1641 'load' 'a_V_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%mult_V_1901 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_162, i32 5, i32 15"   --->   Operation 1642 'partselect' 'mult_V_1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln17_1449 = sext i11 %mult_V_1901" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1643 'sext' 'sext_ln17_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln1273_955 = sext i16 %a_V_162"   --->   Operation 1644 'sext' 'sext_ln1273_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%shl_ln1273_551 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_162, i2 0"   --->   Operation 1645 'bitconcatenate' 'shl_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln1273_956 = sext i18 %shl_ln1273_551"   --->   Operation 1646 'sext' 'sext_ln1273_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.79ns)   --->   "%r_V_2550 = sub i19 %sext_ln1273_956, i19 %sext_ln1273_955"   --->   Operation 1647 'sub' 'r_V_2550' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%mult_V_1902 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2550, i32 5, i32 18"   --->   Operation 1648 'partselect' 'mult_V_1902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%sext_ln17_1450 = sext i14 %mult_V_1902" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1649 'sext' 'sext_ln17_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%sext_ln1273_957 = sext i16 %a_V_162"   --->   Operation 1650 'sext' 'sext_ln1273_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (1.94ns)   --->   "%mul_ln1270_28 = mul i21 %sext_ln1273_957, i21 19"   --->   Operation 1651 'mul' 'mul_ln1270_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%mult_V_1903 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_28, i32 5, i32 20"   --->   Operation 1652 'partselect' 'mult_V_1903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%shl_ln1273_552 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_162, i3 0"   --->   Operation 1653 'bitconcatenate' 'shl_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln1273_958 = sext i19 %shl_ln1273_552"   --->   Operation 1654 'sext' 'sext_ln1273_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%shl_ln1273_553 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_162, i1 0"   --->   Operation 1655 'bitconcatenate' 'shl_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln1273_959 = sext i17 %shl_ln1273_553"   --->   Operation 1656 'sext' 'sext_ln1273_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.80ns)   --->   "%r_V_2551 = sub i20 %sext_ln1273_959, i20 %sext_ln1273_958"   --->   Operation 1657 'sub' 'r_V_2551' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%mult_V_1904 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2551, i32 5, i32 19"   --->   Operation 1658 'partselect' 'mult_V_1904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln818_576 = sext i15 %mult_V_1904"   --->   Operation 1659 'sext' 'sext_ln818_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (1.94ns)   --->   "%mul_ln1270_29 = mul i21 %sext_ln1273_957, i21 2097130"   --->   Operation 1660 'mul' 'mul_ln1270_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%mult_V_1905 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_29, i32 5, i32 20"   --->   Operation 1661 'partselect' 'mult_V_1905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.80ns)   --->   "%r_V_2552 = sub i20 %sext_ln1273_958, i20 %sext_ln1273_959"   --->   Operation 1662 'sub' 'r_V_2552' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%mult_V_1906 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2552, i32 5, i32 19"   --->   Operation 1663 'partselect' 'mult_V_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln818_577 = sext i15 %mult_V_1906"   --->   Operation 1664 'sext' 'sext_ln818_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.80ns)   --->   "%r_V_2553 = add i20 %sext_ln1273_958, i20 %sext_ln1273_959"   --->   Operation 1665 'add' 'r_V_2553' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%mult_V_1907 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2553, i32 5, i32 19"   --->   Operation 1666 'partselect' 'mult_V_1907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln818_578 = sext i15 %mult_V_1907"   --->   Operation 1667 'sext' 'sext_ln818_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%a_V_163 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57"   --->   Operation 1668 'load' 'a_V_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln818_520 = sext i16 %a_V_163"   --->   Operation 1669 'sext' 'sext_ln818_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln818_521 = sext i16 %a_V_163"   --->   Operation 1670 'sext' 'sext_ln818_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%mult_V_1908 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_163, i32 1, i32 15"   --->   Operation 1671 'partselect' 'mult_V_1908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln818_523 = sext i15 %mult_V_1908"   --->   Operation 1672 'sext' 'sext_ln818_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%shl_ln1273_554 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_163, i3 0"   --->   Operation 1673 'bitconcatenate' 'shl_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln1273_960 = sext i19 %shl_ln1273_554"   --->   Operation 1674 'sext' 'sext_ln1273_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%shl_ln1273_555 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_163, i1 0"   --->   Operation 1675 'bitconcatenate' 'shl_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln1273_961 = sext i17 %shl_ln1273_555"   --->   Operation 1676 'sext' 'sext_ln1273_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.80ns)   --->   "%r_V_2554 = sub i20 %sext_ln1273_961, i20 %sext_ln1273_960"   --->   Operation 1677 'sub' 'r_V_2554' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%mult_V_1909 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2554, i32 5, i32 19"   --->   Operation 1678 'partselect' 'mult_V_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln818_579 = sext i15 %mult_V_1909"   --->   Operation 1679 'sext' 'sext_ln818_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%mult_V_1910 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_163, i32 2, i32 15"   --->   Operation 1680 'partselect' 'mult_V_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln17_1451 = sext i14 %mult_V_1910" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1681 'sext' 'sext_ln17_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.80ns)   --->   "%r_V_2555 = sub i20 %sext_ln818_521, i20 %sext_ln1273_960"   --->   Operation 1682 'sub' 'r_V_2555' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%mult_V_1911 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2555, i32 5, i32 19"   --->   Operation 1683 'partselect' 'mult_V_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln818_580 = sext i15 %mult_V_1911"   --->   Operation 1684 'sext' 'sext_ln818_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (1.94ns)   --->   "%r_V_2556 = mul i21 %sext_ln818_520, i21 2097139"   --->   Operation 1685 'mul' 'r_V_2556' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%mult_V_1912 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2556, i32 5, i32 20"   --->   Operation 1686 'partselect' 'mult_V_1912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.80ns)   --->   "%r_V_2557 = sub i20 0, i20 %sext_ln1273_960"   --->   Operation 1687 'sub' 'r_V_2557' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%mult_V_1913 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2557, i32 5, i32 19"   --->   Operation 1688 'partselect' 'mult_V_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%sext_ln818_581 = sext i15 %mult_V_1913"   --->   Operation 1689 'sext' 'sext_ln818_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%a_V_164 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56"   --->   Operation 1690 'load' 'a_V_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln1273_962 = sext i16 %a_V_164"   --->   Operation 1691 'sext' 'sext_ln1273_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%sext_ln1273_963 = sext i16 %a_V_164"   --->   Operation 1692 'sext' 'sext_ln1273_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln1273_964 = sext i16 %a_V_164"   --->   Operation 1693 'sext' 'sext_ln1273_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.78ns)   --->   "%r_V_2558 = sub i17 0, i17 %sext_ln1273_964"   --->   Operation 1694 'sub' 'r_V_2558' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%mult_V_1914 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2558, i32 5, i32 16"   --->   Operation 1695 'partselect' 'mult_V_1914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln17_1452 = sext i12 %mult_V_1914" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1696 'sext' 'sext_ln17_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%shl_ln1273_556 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_164, i2 0"   --->   Operation 1697 'bitconcatenate' 'shl_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln1273_965 = sext i18 %shl_ln1273_556"   --->   Operation 1698 'sext' 'sext_ln1273_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.79ns)   --->   "%r_V_2559 = sub i19 0, i19 %sext_ln1273_965"   --->   Operation 1699 'sub' 'r_V_2559' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%mult_V_1915 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2559, i32 5, i32 18"   --->   Operation 1700 'partselect' 'mult_V_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln17_1453 = sext i14 %mult_V_1915" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1701 'sext' 'sext_ln17_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%shl_ln1273_557 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_164, i4 0"   --->   Operation 1702 'bitconcatenate' 'shl_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln1273_966 = sext i20 %shl_ln1273_557"   --->   Operation 1703 'sext' 'sext_ln1273_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (0.80ns)   --->   "%r_V_2560 = sub i21 %sext_ln1273_966, i21 %sext_ln1273_963"   --->   Operation 1704 'sub' 'r_V_2560' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%mult_V_1916 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2560, i32 5, i32 20"   --->   Operation 1705 'partselect' 'mult_V_1916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%mult_V_1917 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_164, i32 5, i32 15"   --->   Operation 1706 'partselect' 'mult_V_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln17_1454 = sext i11 %mult_V_1917" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1707 'sext' 'sext_ln17_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (1.94ns)   --->   "%r_V_2561 = mul i21 %sext_ln1273_963, i21 11"   --->   Operation 1708 'mul' 'r_V_2561' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%mult_V_1918 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2561, i32 5, i32 20"   --->   Operation 1709 'partselect' 'mult_V_1918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%shl_ln1273_558 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_164, i1 0"   --->   Operation 1710 'bitconcatenate' 'shl_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln1273_967 = sext i17 %shl_ln1273_558"   --->   Operation 1711 'sext' 'sext_ln1273_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln1273_968 = sext i17 %shl_ln1273_558"   --->   Operation 1712 'sext' 'sext_ln1273_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.79ns)   --->   "%r_V_2562 = sub i18 0, i18 %sext_ln1273_968"   --->   Operation 1713 'sub' 'r_V_2562' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%mult_V_1919 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2562, i32 5, i32 17"   --->   Operation 1714 'partselect' 'mult_V_1919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln17_1455 = sext i13 %mult_V_1919" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1715 'sext' 'sext_ln17_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.80ns)   --->   "%r_V_2563 = sub i19 %r_V_2559, i19 %sext_ln1273_962"   --->   Operation 1716 'sub' 'r_V_2563' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%mult_V_1920 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2563, i32 5, i32 18"   --->   Operation 1717 'partselect' 'mult_V_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln17_1456 = sext i14 %mult_V_1920" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1718 'sext' 'sext_ln17_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%shl_ln1273_559 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_164, i3 0"   --->   Operation 1719 'bitconcatenate' 'shl_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln1273_969 = sext i19 %shl_ln1273_559"   --->   Operation 1720 'sext' 'sext_ln1273_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1410 = sub i20 0, i20 %sext_ln1273_969"   --->   Operation 1721 'sub' 'sub_ln1273_1410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1722 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2564 = sub i20 %sub_ln1273_1410, i20 %sext_ln1273_967"   --->   Operation 1722 'sub' 'r_V_2564' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%mult_V_1921 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2564, i32 5, i32 19"   --->   Operation 1723 'partselect' 'mult_V_1921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln818_582 = sext i15 %mult_V_1921"   --->   Operation 1724 'sext' 'sext_ln818_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%a_V_165 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55"   --->   Operation 1725 'load' 'a_V_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln1273_970 = sext i16 %a_V_165"   --->   Operation 1726 'sext' 'sext_ln1273_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln1273_971 = sext i16 %a_V_165"   --->   Operation 1727 'sext' 'sext_ln1273_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%shl_ln1273_560 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_165, i3 0"   --->   Operation 1728 'bitconcatenate' 'shl_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln1273_972 = sext i19 %shl_ln1273_560"   --->   Operation 1729 'sext' 'sext_ln1273_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%shl_ln1273_561 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_165, i1 0"   --->   Operation 1730 'bitconcatenate' 'shl_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln1273_973 = sext i17 %shl_ln1273_561"   --->   Operation 1731 'sext' 'sext_ln1273_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.80ns)   --->   "%r_V_2565 = sub i20 %sext_ln1273_973, i20 %sext_ln1273_972"   --->   Operation 1732 'sub' 'r_V_2565' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%mult_V_1922 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2565, i32 5, i32 19"   --->   Operation 1733 'partselect' 'mult_V_1922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln818_583 = sext i15 %mult_V_1922"   --->   Operation 1734 'sext' 'sext_ln818_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%shl_ln1273_562 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_165, i2 0"   --->   Operation 1735 'bitconcatenate' 'shl_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln1273_974 = sext i18 %shl_ln1273_562"   --->   Operation 1736 'sext' 'sext_ln1273_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.79ns)   --->   "%r_V_2566 = add i19 %sext_ln1273_974, i19 %sext_ln1273_971"   --->   Operation 1737 'add' 'r_V_2566' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%mult_V_1923 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2566, i32 5, i32 18"   --->   Operation 1738 'partselect' 'mult_V_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln17_1457 = sext i14 %mult_V_1923" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1739 'sext' 'sext_ln17_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.78ns)   --->   "%r_V_2567 = sub i17 0, i17 %sext_ln1273_970"   --->   Operation 1740 'sub' 'r_V_2567' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%mult_V_1924 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2567, i32 5, i32 16"   --->   Operation 1741 'partselect' 'mult_V_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln17_1458 = sext i12 %mult_V_1924" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1742 'sext' 'sext_ln17_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%mult_V_1925 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_165, i32 4, i32 15"   --->   Operation 1743 'partselect' 'mult_V_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln17_1459 = sext i12 %mult_V_1925" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1744 'sext' 'sext_ln17_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1414 = sub i19 0, i19 %sext_ln1273_974"   --->   Operation 1745 'sub' 'sub_ln1273_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1746 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2568 = sub i19 %sub_ln1273_1414, i19 %sext_ln1273_971"   --->   Operation 1746 'sub' 'r_V_2568' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%mult_V_1926 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2568, i32 5, i32 18"   --->   Operation 1747 'partselect' 'mult_V_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln17_1460 = sext i14 %mult_V_1926" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1748 'sext' 'sext_ln17_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%a_V_166 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54"   --->   Operation 1749 'load' 'a_V_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln1270_83 = sext i16 %a_V_166"   --->   Operation 1750 'sext' 'sext_ln1270_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln1273_975 = sext i16 %a_V_166"   --->   Operation 1751 'sext' 'sext_ln1273_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln1273_976 = sext i16 %a_V_166"   --->   Operation 1752 'sext' 'sext_ln1273_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%shl_ln1273_563 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_166, i1 0"   --->   Operation 1753 'bitconcatenate' 'shl_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln1273_977 = sext i17 %shl_ln1273_563"   --->   Operation 1754 'sext' 'sext_ln1273_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln1273_978 = sext i17 %shl_ln1273_563"   --->   Operation 1755 'sext' 'sext_ln1273_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.79ns)   --->   "%r_V_2569 = sub i18 0, i18 %sext_ln1273_978"   --->   Operation 1756 'sub' 'r_V_2569' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%mult_V_1927 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2569, i32 5, i32 17"   --->   Operation 1757 'partselect' 'mult_V_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln17_1461 = sext i13 %mult_V_1927" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1758 'sext' 'sext_ln17_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.78ns)   --->   "%r_V_2570 = sub i17 0, i17 %sext_ln1273_976"   --->   Operation 1759 'sub' 'r_V_2570' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%mult_V_1928 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2570, i32 5, i32 16"   --->   Operation 1760 'partselect' 'mult_V_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln17_1462 = sext i12 %mult_V_1928" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1761 'sext' 'sext_ln17_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%mult_V_1929 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_166, i32 3, i32 15"   --->   Operation 1762 'partselect' 'mult_V_1929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln17_1463 = sext i13 %mult_V_1929" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1763 'sext' 'sext_ln17_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%shl_ln1273_564 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_166, i2 0"   --->   Operation 1764 'bitconcatenate' 'shl_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln1273_979 = sext i18 %shl_ln1273_564"   --->   Operation 1765 'sext' 'sext_ln1273_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (0.79ns)   --->   "%r_V_2571 = add i19 %sext_ln1273_979, i19 %sext_ln1273_975"   --->   Operation 1766 'add' 'r_V_2571' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%mult_V_1930 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2571, i32 5, i32 18"   --->   Operation 1767 'partselect' 'mult_V_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln17_1464 = sext i14 %mult_V_1930" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1768 'sext' 'sext_ln17_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%shl_ln1273_565 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_166, i4 0"   --->   Operation 1769 'bitconcatenate' 'shl_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln1273_980 = sext i20 %shl_ln1273_565"   --->   Operation 1770 'sext' 'sext_ln1273_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1418 = sub i21 0, i21 %sext_ln1273_980"   --->   Operation 1771 'sub' 'sub_ln1273_1418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1772 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2572 = sub i21 %sub_ln1273_1418, i21 %sext_ln1273_977"   --->   Operation 1772 'sub' 'r_V_2572' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%mult_V_1931 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2572, i32 5, i32 20"   --->   Operation 1773 'partselect' 'mult_V_1931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (1.94ns)   --->   "%mul_ln1270_30 = mul i21 %sext_ln1270_83, i21 2097133"   --->   Operation 1774 'mul' 'mul_ln1270_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%mult_V_1932 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_30, i32 5, i32 20"   --->   Operation 1775 'partselect' 'mult_V_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.79ns)   --->   "%r_V_2573 = sub i19 %sext_ln1273_979, i19 %sext_ln1273_975"   --->   Operation 1776 'sub' 'r_V_2573' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%mult_V_1933 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2573, i32 5, i32 18"   --->   Operation 1777 'partselect' 'mult_V_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln17_1465 = sext i14 %mult_V_1933" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1778 'sext' 'sext_ln17_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%mult_V_1934 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_166, i32 2, i32 15"   --->   Operation 1779 'partselect' 'mult_V_1934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln17_1466 = sext i14 %mult_V_1934" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1780 'sext' 'sext_ln17_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%a_V_167 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53"   --->   Operation 1781 'load' 'a_V_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln1273_981 = sext i16 %a_V_167"   --->   Operation 1782 'sext' 'sext_ln1273_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln1273_982 = sext i16 %a_V_167"   --->   Operation 1783 'sext' 'sext_ln1273_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln1273_983 = sext i16 %a_V_167"   --->   Operation 1784 'sext' 'sext_ln1273_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.78ns)   --->   "%r_V_2574 = sub i17 0, i17 %sext_ln1273_983"   --->   Operation 1785 'sub' 'r_V_2574' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%mult_V_1935 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2574, i32 5, i32 16"   --->   Operation 1786 'partselect' 'mult_V_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln17_1467 = sext i12 %mult_V_1935" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1787 'sext' 'sext_ln17_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%shl_ln1273_566 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_167, i3 0"   --->   Operation 1788 'bitconcatenate' 'shl_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln1273_984 = sext i19 %shl_ln1273_566"   --->   Operation 1789 'sext' 'sext_ln1273_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.80ns)   --->   "%r_V_2575 = sub i20 %sext_ln1273_984, i20 %sext_ln1273_981"   --->   Operation 1790 'sub' 'r_V_2575' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%mult_V_1936 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2575, i32 5, i32 19"   --->   Operation 1791 'partselect' 'mult_V_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln818_586 = sext i15 %mult_V_1936"   --->   Operation 1792 'sext' 'sext_ln818_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%shl_ln1273_567 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_167, i2 0"   --->   Operation 1793 'bitconcatenate' 'shl_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln1273_985 = sext i18 %shl_ln1273_567"   --->   Operation 1794 'sext' 'sext_ln1273_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.79ns)   --->   "%r_V_2576 = sub i19 %sext_ln1273_985, i19 %sext_ln1273_982"   --->   Operation 1795 'sub' 'r_V_2576' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%mult_V_1937 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2576, i32 5, i32 18"   --->   Operation 1796 'partselect' 'mult_V_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln818_587 = sext i14 %mult_V_1937"   --->   Operation 1797 'sext' 'sext_ln818_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (0.80ns)   --->   "%r_V_2577 = add i20 %sext_ln1273_984, i20 %sext_ln1273_981"   --->   Operation 1798 'add' 'r_V_2577' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%mult_V_1938 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2577, i32 5, i32 19"   --->   Operation 1799 'partselect' 'mult_V_1938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln818_589 = sext i15 %mult_V_1938"   --->   Operation 1800 'sext' 'sext_ln818_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%a_V_168 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52"   --->   Operation 1801 'load' 'a_V_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln818_529 = sext i16 %a_V_168"   --->   Operation 1802 'sext' 'sext_ln818_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln818_530 = sext i16 %a_V_168"   --->   Operation 1803 'sext' 'sext_ln818_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln818_531 = sext i16 %a_V_168"   --->   Operation 1804 'sext' 'sext_ln818_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%mult_V_1939 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_168, i32 3, i32 15"   --->   Operation 1805 'partselect' 'mult_V_1939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln17_1468 = sext i13 %mult_V_1939" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1806 'sext' 'sext_ln17_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%shl_ln1273_568 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_168, i2 0"   --->   Operation 1807 'bitconcatenate' 'shl_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln1273_986 = sext i18 %shl_ln1273_568"   --->   Operation 1808 'sext' 'sext_ln1273_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.79ns)   --->   "%r_V_2578 = sub i19 0, i19 %sext_ln1273_986"   --->   Operation 1809 'sub' 'r_V_2578' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%mult_V_1940 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2578, i32 5, i32 18"   --->   Operation 1810 'partselect' 'mult_V_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln818_590 = sext i14 %mult_V_1940"   --->   Operation 1811 'sext' 'sext_ln818_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%shl_ln1273_569 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_168, i3 0"   --->   Operation 1812 'bitconcatenate' 'shl_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln1273_987 = sext i19 %shl_ln1273_569"   --->   Operation 1813 'sext' 'sext_ln1273_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.80ns)   --->   "%sub_ln1273_1425 = sub i20 0, i20 %sext_ln1273_987"   --->   Operation 1814 'sub' 'sub_ln1273_1425' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%shl_ln1273_570 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_168, i1 0"   --->   Operation 1815 'bitconcatenate' 'shl_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln1273_988 = sext i17 %shl_ln1273_570"   --->   Operation 1816 'sext' 'sext_ln1273_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.80ns)   --->   "%r_V_2579 = sub i20 %sub_ln1273_1425, i20 %sext_ln1273_988"   --->   Operation 1817 'sub' 'r_V_2579' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%mult_V_1941 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2579, i32 5, i32 19"   --->   Operation 1818 'partselect' 'mult_V_1941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln818_591 = sext i15 %mult_V_1941"   --->   Operation 1819 'sext' 'sext_ln818_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (0.79ns)   --->   "%r_V_2580 = add i19 %sext_ln1273_986, i19 %sext_ln818_531"   --->   Operation 1820 'add' 'r_V_2580' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%mult_V_1942 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2580, i32 5, i32 18"   --->   Operation 1821 'partselect' 'mult_V_1942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln818_592 = sext i14 %mult_V_1942"   --->   Operation 1822 'sext' 'sext_ln818_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (1.94ns)   --->   "%r_V_2581 = mul i21 %sext_ln818_530, i21 2097139"   --->   Operation 1823 'mul' 'r_V_2581' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%mult_V_1943 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2581, i32 5, i32 20"   --->   Operation 1824 'partselect' 'mult_V_1943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (0.00ns)   --->   "%mult_V_1944 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_168, i32 1, i32 15"   --->   Operation 1825 'partselect' 'mult_V_1944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln818_533 = sext i15 %mult_V_1944"   --->   Operation 1826 'sext' 'sext_ln818_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.80ns)   --->   "%r_V_2582 = sub i20 %sext_ln1273_987, i20 %sext_ln818_529"   --->   Operation 1827 'sub' 'r_V_2582' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%mult_V_1945 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2582, i32 5, i32 19"   --->   Operation 1828 'partselect' 'mult_V_1945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln818_593 = sext i15 %mult_V_1945"   --->   Operation 1829 'sext' 'sext_ln818_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (0.80ns)   --->   "%r_V_2583 = sub i20 %sub_ln1273_1425, i20 %sext_ln818_529"   --->   Operation 1830 'sub' 'r_V_2583' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%mult_V_1946 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2583, i32 5, i32 19"   --->   Operation 1831 'partselect' 'mult_V_1946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln818_594 = sext i15 %mult_V_1946"   --->   Operation 1832 'sext' 'sext_ln818_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%a_V_169 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51"   --->   Operation 1833 'load' 'a_V_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln1273_989 = sext i16 %a_V_169"   --->   Operation 1834 'sext' 'sext_ln1273_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln1273_990 = sext i16 %a_V_169"   --->   Operation 1835 'sext' 'sext_ln1273_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln1273_991 = sext i16 %a_V_169"   --->   Operation 1836 'sext' 'sext_ln1273_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%shl_ln1273_571 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_169, i2 0"   --->   Operation 1837 'bitconcatenate' 'shl_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln1273_992 = sext i18 %shl_ln1273_571"   --->   Operation 1838 'sext' 'sext_ln1273_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.79ns)   --->   "%r_V_2584 = sub i19 0, i19 %sext_ln1273_992"   --->   Operation 1839 'sub' 'r_V_2584' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%mult_V_1947 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2584, i32 5, i32 18"   --->   Operation 1840 'partselect' 'mult_V_1947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%sext_ln17_1469 = sext i14 %mult_V_1947" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1841 'sext' 'sext_ln17_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%mult_V_1948 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_169, i32 3, i32 15"   --->   Operation 1842 'partselect' 'mult_V_1948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln17_1470 = sext i13 %mult_V_1948" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1843 'sext' 'sext_ln17_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.78ns)   --->   "%r_V_2585 = sub i17 0, i17 %sext_ln1273_991"   --->   Operation 1844 'sub' 'r_V_2585' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%mult_V_1949 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2585, i32 5, i32 16"   --->   Operation 1845 'partselect' 'mult_V_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln17_1471 = sext i12 %mult_V_1949" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1846 'sext' 'sext_ln17_1471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%shl_ln1273_572 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_169, i3 0"   --->   Operation 1847 'bitconcatenate' 'shl_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln1273_993 = sext i19 %shl_ln1273_572"   --->   Operation 1848 'sext' 'sext_ln1273_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1431 = sub i20 0, i20 %sext_ln1273_993"   --->   Operation 1849 'sub' 'sub_ln1273_1431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1850 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2586 = sub i20 %sub_ln1273_1431, i20 %sext_ln1273_989"   --->   Operation 1850 'sub' 'r_V_2586' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%mult_V_1950 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2586, i32 5, i32 19"   --->   Operation 1851 'partselect' 'mult_V_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln818_595 = sext i15 %mult_V_1950"   --->   Operation 1852 'sext' 'sext_ln818_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.79ns)   --->   "%r_V_2587 = sub i19 %sext_ln1273_992, i19 %sext_ln1273_990"   --->   Operation 1853 'sub' 'r_V_2587' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1854 [1/1] (0.00ns)   --->   "%mult_V_1951 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2587, i32 5, i32 18"   --->   Operation 1854 'partselect' 'mult_V_1951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln17_1472 = sext i14 %mult_V_1951" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1855 'sext' 'sext_ln17_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%mult_V_1952 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_169, i32 4, i32 15"   --->   Operation 1856 'partselect' 'mult_V_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln17_1473 = sext i12 %mult_V_1952" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1857 'sext' 'sext_ln17_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%a_V_170 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50"   --->   Operation 1858 'load' 'a_V_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln1270_84 = sext i16 %a_V_170"   --->   Operation 1859 'sext' 'sext_ln1270_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln1273_994 = sext i16 %a_V_170"   --->   Operation 1860 'sext' 'sext_ln1273_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%shl_ln1273_573 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_170, i2 0"   --->   Operation 1861 'bitconcatenate' 'shl_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln1273_995 = sext i18 %shl_ln1273_573"   --->   Operation 1862 'sext' 'sext_ln1273_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.79ns)   --->   "%r_V_2588 = add i19 %sext_ln1273_995, i19 %sext_ln1273_994"   --->   Operation 1863 'add' 'r_V_2588' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%mult_V_1953 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2588, i32 5, i32 18"   --->   Operation 1864 'partselect' 'mult_V_1953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln17_1474 = sext i14 %mult_V_1953" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1865 'sext' 'sext_ln17_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1434 = sub i19 0, i19 %sext_ln1273_995"   --->   Operation 1866 'sub' 'sub_ln1273_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1867 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2589 = sub i19 %sub_ln1273_1434, i19 %sext_ln1273_994"   --->   Operation 1867 'sub' 'r_V_2589' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%mult_V_1954 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2589, i32 5, i32 18"   --->   Operation 1868 'partselect' 'mult_V_1954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln17_1475 = sext i14 %mult_V_1954" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1869 'sext' 'sext_ln17_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%shl_ln1273_574 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_170, i5 0"   --->   Operation 1870 'bitconcatenate' 'shl_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%shl_ln1273_575 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_170, i1 0"   --->   Operation 1871 'bitconcatenate' 'shl_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln1273_996 = sext i17 %shl_ln1273_575"   --->   Operation 1872 'sext' 'sext_ln1273_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln1273_997 = sext i17 %shl_ln1273_575"   --->   Operation 1873 'sext' 'sext_ln1273_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln1273_998 = sext i17 %shl_ln1273_575"   --->   Operation 1874 'sext' 'sext_ln1273_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1875 [1/1] (0.81ns)   --->   "%r_V_2590 = sub i21 %sext_ln1273_998, i21 %shl_ln1273_574"   --->   Operation 1875 'sub' 'r_V_2590' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%mult_V_1955 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2590, i32 5, i32 20"   --->   Operation 1876 'partselect' 'mult_V_1955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.79ns)   --->   "%r_V_2591 = sub i18 0, i18 %sext_ln1273_997"   --->   Operation 1877 'sub' 'r_V_2591' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%mult_V_1956 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2591, i32 5, i32 17"   --->   Operation 1878 'partselect' 'mult_V_1956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln17_1476 = sext i13 %mult_V_1956" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1879 'sext' 'sext_ln17_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (1.94ns)   --->   "%mul_ln1270_31 = mul i21 %sext_ln1270_84, i21 2097125"   --->   Operation 1880 'mul' 'mul_ln1270_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%mult_V_1957 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_31, i32 5, i32 20"   --->   Operation 1881 'partselect' 'mult_V_1957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.79ns)   --->   "%r_V_2592 = sub i19 %sext_ln1273_994, i19 %sext_ln1273_995"   --->   Operation 1882 'sub' 'r_V_2592' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1883 [1/1] (0.00ns)   --->   "%mult_V_1958 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2592, i32 5, i32 18"   --->   Operation 1883 'partselect' 'mult_V_1958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln17_1477 = sext i14 %mult_V_1958" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1884 'sext' 'sext_ln17_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%shl_ln1273_576 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_170, i3 0"   --->   Operation 1885 'bitconcatenate' 'shl_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln1273_999 = sext i19 %shl_ln1273_576"   --->   Operation 1886 'sext' 'sext_ln1273_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1439 = sub i20 0, i20 %sext_ln1273_999"   --->   Operation 1887 'sub' 'sub_ln1273_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1888 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2593 = sub i20 %sub_ln1273_1439, i20 %sext_ln1273_996"   --->   Operation 1888 'sub' 'r_V_2593' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%mult_V_1959 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2593, i32 5, i32 19"   --->   Operation 1889 'partselect' 'mult_V_1959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%sext_ln818_596 = sext i15 %mult_V_1959"   --->   Operation 1890 'sext' 'sext_ln818_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (1.94ns)   --->   "%r_V_2594 = mul i21 %sext_ln1270_84, i21 2097139"   --->   Operation 1891 'mul' 'r_V_2594' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%mult_V_1960 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2594, i32 5, i32 20"   --->   Operation 1892 'partselect' 'mult_V_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%a_V_171 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49"   --->   Operation 1893 'load' 'a_V_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln1273_1000 = sext i16 %a_V_171"   --->   Operation 1894 'sext' 'sext_ln1273_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln1273_1001 = sext i16 %a_V_171"   --->   Operation 1895 'sext' 'sext_ln1273_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln1273_1002 = sext i16 %a_V_171"   --->   Operation 1896 'sext' 'sext_ln1273_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.78ns)   --->   "%r_V_2595 = sub i17 0, i17 %sext_ln1273_1002"   --->   Operation 1897 'sub' 'r_V_2595' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%mult_V_1961 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2595, i32 5, i32 16"   --->   Operation 1898 'partselect' 'mult_V_1961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln17_1478 = sext i12 %mult_V_1961" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1899 'sext' 'sext_ln17_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%shl_ln1273_577 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_171, i3 0"   --->   Operation 1900 'bitconcatenate' 'shl_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln1273_1003 = sext i19 %shl_ln1273_577"   --->   Operation 1901 'sext' 'sext_ln1273_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1902 [1/1] (0.80ns)   --->   "%r_V_2596 = sub i20 %sext_ln1273_1000, i20 %sext_ln1273_1003"   --->   Operation 1902 'sub' 'r_V_2596' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1903 [1/1] (0.00ns)   --->   "%mult_V_1962 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2596, i32 5, i32 19"   --->   Operation 1903 'partselect' 'mult_V_1962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln818_597 = sext i15 %mult_V_1962"   --->   Operation 1904 'sext' 'sext_ln818_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.80ns)   --->   "%sub_ln1273_1443 = sub i20 0, i20 %sext_ln1273_1003"   --->   Operation 1905 'sub' 'sub_ln1273_1443' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1906 [1/1] (0.80ns)   --->   "%r_V_2597 = sub i20 %sub_ln1273_1443, i20 %sext_ln1273_1000"   --->   Operation 1906 'sub' 'r_V_2597' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%mult_V_1963 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2597, i32 5, i32 19"   --->   Operation 1907 'partselect' 'mult_V_1963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln818_598 = sext i15 %mult_V_1963"   --->   Operation 1908 'sext' 'sext_ln818_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%shl_ln1273_578 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_171, i2 0"   --->   Operation 1909 'bitconcatenate' 'shl_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln1273_1004 = sext i18 %shl_ln1273_578"   --->   Operation 1910 'sext' 'sext_ln1273_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1445 = sub i19 0, i19 %sext_ln1273_1004"   --->   Operation 1911 'sub' 'sub_ln1273_1445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1912 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2598 = sub i19 %sub_ln1273_1445, i19 %sext_ln1273_1001"   --->   Operation 1912 'sub' 'r_V_2598' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%mult_V_1964 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2598, i32 5, i32 18"   --->   Operation 1913 'partselect' 'mult_V_1964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln17_1479 = sext i14 %mult_V_1964" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1914 'sext' 'sext_ln17_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (0.79ns)   --->   "%r_V_2599 = sub i19 %sext_ln1273_1004, i19 %sext_ln1273_1001"   --->   Operation 1915 'sub' 'r_V_2599' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%mult_V_1965 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2599, i32 5, i32 18"   --->   Operation 1916 'partselect' 'mult_V_1965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln17_1480 = sext i14 %mult_V_1965" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1917 'sext' 'sext_ln17_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%shl_ln1273_579 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_171, i1 0"   --->   Operation 1918 'bitconcatenate' 'shl_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln1273_1005 = sext i17 %shl_ln1273_579"   --->   Operation 1919 'sext' 'sext_ln1273_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln1273_1006 = sext i17 %shl_ln1273_579"   --->   Operation 1920 'sext' 'sext_ln1273_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.80ns)   --->   "%r_V_2600 = sub i20 %sub_ln1273_1443, i20 %sext_ln1273_1006"   --->   Operation 1921 'sub' 'r_V_2600' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%mult_V_1966 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2600, i32 5, i32 19"   --->   Operation 1922 'partselect' 'mult_V_1966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln818_601 = sext i15 %mult_V_1966"   --->   Operation 1923 'sext' 'sext_ln818_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.79ns)   --->   "%r_V_2601 = sub i18 0, i18 %sext_ln1273_1005"   --->   Operation 1924 'sub' 'r_V_2601' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1925 [1/1] (0.00ns)   --->   "%mult_V_1967 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2601, i32 5, i32 17"   --->   Operation 1925 'partselect' 'mult_V_1967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln17_1481 = sext i13 %mult_V_1967" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1926 'sext' 'sext_ln17_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln17_1482 = sext i13 %mult_V_1967" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1927 'sext' 'sext_ln17_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (0.80ns)   --->   "%r_V_2602 = sub i20 %sext_ln1273_1006, i20 %sext_ln1273_1003"   --->   Operation 1928 'sub' 'r_V_2602' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%mult_V_1968 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2602, i32 5, i32 19"   --->   Operation 1929 'partselect' 'mult_V_1968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln818_602 = sext i15 %mult_V_1968"   --->   Operation 1930 'sext' 'sext_ln818_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%a_V_172 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48"   --->   Operation 1931 'load' 'a_V_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln1273_1007 = sext i16 %a_V_172"   --->   Operation 1932 'sext' 'sext_ln1273_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln1273_1008 = sext i16 %a_V_172"   --->   Operation 1933 'sext' 'sext_ln1273_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (0.00ns)   --->   "%shl_ln1273_580 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_172, i3 0"   --->   Operation 1934 'bitconcatenate' 'shl_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln1273_1009 = sext i19 %shl_ln1273_580"   --->   Operation 1935 'sext' 'sext_ln1273_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln1273_1010 = sext i19 %shl_ln1273_580"   --->   Operation 1936 'sext' 'sext_ln1273_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1451 = sub i20 0, i20 %sext_ln1273_1010"   --->   Operation 1937 'sub' 'sub_ln1273_1451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%shl_ln1273_581 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_172, i1 0"   --->   Operation 1938 'bitconcatenate' 'shl_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln1273_1011 = sext i17 %shl_ln1273_581"   --->   Operation 1939 'sext' 'sext_ln1273_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2603 = sub i20 %sub_ln1273_1451, i20 %sext_ln1273_1011"   --->   Operation 1940 'sub' 'r_V_2603' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%mult_V_1969 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2603, i32 5, i32 19"   --->   Operation 1941 'partselect' 'mult_V_1969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln818_603 = sext i15 %mult_V_1969"   --->   Operation 1942 'sext' 'sext_ln818_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (0.00ns)   --->   "%shl_ln1273_582 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_172, i2 0"   --->   Operation 1943 'bitconcatenate' 'shl_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln1273_1012 = sext i18 %shl_ln1273_582"   --->   Operation 1944 'sext' 'sext_ln1273_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.79ns)   --->   "%r_V_2604 = sub i19 0, i19 %sext_ln1273_1012"   --->   Operation 1945 'sub' 'r_V_2604' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1946 [1/1] (0.00ns)   --->   "%mult_V_1970 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2604, i32 5, i32 18"   --->   Operation 1946 'partselect' 'mult_V_1970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln17_1483 = sext i14 %mult_V_1970" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1947 'sext' 'sext_ln17_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_172, i5 0"   --->   Operation 1948 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (0.81ns)   --->   "%r_V_2605 = sub i21 %sext_ln1273_1007, i21 %p_shl"   --->   Operation 1949 'sub' 'r_V_2605' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%mult_V_1971 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2605, i32 5, i32 20"   --->   Operation 1950 'partselect' 'mult_V_1971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.81ns)   --->   "%r_V_2606 = sub i21 %p_shl, i21 %sext_ln1273_1009"   --->   Operation 1951 'sub' 'r_V_2606' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%mult_V_1972 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2606, i32 5, i32 20"   --->   Operation 1952 'partselect' 'mult_V_1972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (0.80ns)   --->   "%r_V_2607 = sub i20 %sext_ln1273_1011, i20 %sext_ln1273_1010"   --->   Operation 1953 'sub' 'r_V_2607' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%mult_V_1973 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2607, i32 5, i32 19"   --->   Operation 1954 'partselect' 'mult_V_1973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln818_604 = sext i15 %mult_V_1973"   --->   Operation 1955 'sext' 'sext_ln818_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%mult_V_1974 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_172, i32 4, i32 15"   --->   Operation 1956 'partselect' 'mult_V_1974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln17_1484 = sext i12 %mult_V_1974" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1957 'sext' 'sext_ln17_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.79ns)   --->   "%r_V_2608 = sub i19 %sext_ln1273_1008, i19 %sext_ln1273_1012"   --->   Operation 1958 'sub' 'r_V_2608' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1959 [1/1] (0.00ns)   --->   "%mult_V_1975 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2608, i32 5, i32 18"   --->   Operation 1959 'partselect' 'mult_V_1975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln17_1485 = sext i14 %mult_V_1975" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1960 'sext' 'sext_ln17_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%a_V_173 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47"   --->   Operation 1961 'load' 'a_V_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln1270_85 = sext i16 %a_V_173"   --->   Operation 1962 'sext' 'sext_ln1270_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln1273_1013 = sext i16 %a_V_173"   --->   Operation 1963 'sext' 'sext_ln1273_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln1273_1014 = sext i16 %a_V_173"   --->   Operation 1964 'sext' 'sext_ln1273_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (1.94ns)   --->   "%r_V_2609 = mul i21 %sext_ln1270_85, i21 2097141"   --->   Operation 1965 'mul' 'r_V_2609' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1966 [1/1] (0.00ns)   --->   "%mult_V_1976 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2609, i32 5, i32 20"   --->   Operation 1966 'partselect' 'mult_V_1976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%shl_ln1273_583 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_173, i3 0"   --->   Operation 1967 'bitconcatenate' 'shl_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln1273_1015 = sext i19 %shl_ln1273_583"   --->   Operation 1968 'sext' 'sext_ln1273_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (0.80ns)   --->   "%r_V_2610 = sub i20 %sext_ln1273_1014, i20 %sext_ln1273_1015"   --->   Operation 1969 'sub' 'r_V_2610' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%mult_V_1977 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2610, i32 5, i32 19"   --->   Operation 1970 'partselect' 'mult_V_1977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln818_605 = sext i15 %mult_V_1977"   --->   Operation 1971 'sext' 'sext_ln818_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1972 [1/1] (1.94ns)   --->   "%mul_ln1270_32 = mul i21 %sext_ln1270_85, i21 2097123"   --->   Operation 1972 'mul' 'mul_ln1270_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%mult_V_1978 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_32, i32 5, i32 20"   --->   Operation 1973 'partselect' 'mult_V_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.80ns)   --->   "%r_V_2611 = sub i20 0, i20 %sext_ln1273_1015"   --->   Operation 1974 'sub' 'r_V_2611' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%mult_V_1979 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2611, i32 5, i32 19"   --->   Operation 1975 'partselect' 'mult_V_1979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln818_606 = sext i15 %mult_V_1979"   --->   Operation 1976 'sext' 'sext_ln818_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.78ns)   --->   "%r_V_2612 = sub i17 0, i17 %sext_ln1273_1013"   --->   Operation 1977 'sub' 'r_V_2612' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1978 [1/1] (0.00ns)   --->   "%mult_V_1980 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2612, i32 5, i32 16"   --->   Operation 1978 'partselect' 'mult_V_1980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln17_1486 = sext i12 %mult_V_1980" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1979 'sext' 'sext_ln17_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%a_V_174 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46"   --->   Operation 1980 'load' 'a_V_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%mult_V_1981 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_174, i32 5, i32 15"   --->   Operation 1981 'partselect' 'mult_V_1981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln17_1487 = sext i11 %mult_V_1981" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1982 'sext' 'sext_ln17_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln1273_1016 = sext i16 %a_V_174"   --->   Operation 1983 'sext' 'sext_ln1273_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln1273_1017 = sext i16 %a_V_174"   --->   Operation 1984 'sext' 'sext_ln1273_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%shl_ln1273_584 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_174, i2 0"   --->   Operation 1985 'bitconcatenate' 'shl_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln1273_1018 = sext i18 %shl_ln1273_584"   --->   Operation 1986 'sext' 'sext_ln1273_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1460 = sub i19 0, i19 %sext_ln1273_1018"   --->   Operation 1987 'sub' 'sub_ln1273_1460' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1988 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2613 = sub i19 %sub_ln1273_1460, i19 %sext_ln1273_1017"   --->   Operation 1988 'sub' 'r_V_2613' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%mult_V_1982 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2613, i32 5, i32 18"   --->   Operation 1989 'partselect' 'mult_V_1982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln818_607 = sext i14 %mult_V_1982"   --->   Operation 1990 'sext' 'sext_ln818_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%shl_ln1273_585 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_174, i3 0"   --->   Operation 1991 'bitconcatenate' 'shl_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln1273_1019 = sext i19 %shl_ln1273_585"   --->   Operation 1992 'sext' 'sext_ln1273_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%shl_ln1273_586 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_174, i1 0"   --->   Operation 1993 'bitconcatenate' 'shl_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln1273_1020 = sext i17 %shl_ln1273_586"   --->   Operation 1994 'sext' 'sext_ln1273_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (0.80ns)   --->   "%r_V_2614 = add i20 %sext_ln1273_1019, i20 %sext_ln1273_1020"   --->   Operation 1995 'add' 'r_V_2614' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%mult_V_1983 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2614, i32 5, i32 19"   --->   Operation 1996 'partselect' 'mult_V_1983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln818_608 = sext i15 %mult_V_1983"   --->   Operation 1997 'sext' 'sext_ln818_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%shl_ln1273_587 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_174, i4 0"   --->   Operation 1998 'bitconcatenate' 'shl_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln1273_1021 = sext i20 %shl_ln1273_587"   --->   Operation 1999 'sext' 'sext_ln1273_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1462 = sub i21 0, i21 %sext_ln1273_1021"   --->   Operation 2000 'sub' 'sub_ln1273_1462' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2001 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2615 = sub i21 %sub_ln1273_1462, i21 %sext_ln1273_1016"   --->   Operation 2001 'sub' 'r_V_2615' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%mult_V_1984 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2615, i32 5, i32 20"   --->   Operation 2002 'partselect' 'mult_V_1984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.80ns)   --->   "%r_V_2616 = sub i20 0, i20 %sext_ln1273_1019"   --->   Operation 2003 'sub' 'r_V_2616' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%mult_V_1985 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2616, i32 5, i32 19"   --->   Operation 2004 'partselect' 'mult_V_1985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln818_609 = sext i15 %mult_V_1985"   --->   Operation 2005 'sext' 'sext_ln818_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%a_V_175 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45"   --->   Operation 2006 'load' 'a_V_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln1273_1022 = sext i16 %a_V_175"   --->   Operation 2007 'sext' 'sext_ln1273_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%shl_ln1273_588 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_175, i2 0"   --->   Operation 2008 'bitconcatenate' 'shl_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln1273_1023 = sext i18 %shl_ln1273_588"   --->   Operation 2009 'sext' 'sext_ln1273_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2010 [1/1] (0.79ns)   --->   "%r_V_2617 = sub i19 %sext_ln1273_1023, i19 %sext_ln1273_1022"   --->   Operation 2010 'sub' 'r_V_2617' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%mult_V_1986 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2617, i32 5, i32 18"   --->   Operation 2011 'partselect' 'mult_V_1986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (0.00ns)   --->   "%sext_ln17_1488 = sext i14 %mult_V_1986" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2012 'sext' 'sext_ln17_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%shl_ln1273_589 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_175, i3 0"   --->   Operation 2013 'bitconcatenate' 'shl_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln1273_1024 = sext i19 %shl_ln1273_589"   --->   Operation 2014 'sext' 'sext_ln1273_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.00ns)   --->   "%shl_ln1273_590 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_175, i1 0"   --->   Operation 2015 'bitconcatenate' 'shl_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln1273_1025 = sext i17 %shl_ln1273_590"   --->   Operation 2016 'sext' 'sext_ln1273_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln1273_1026 = sext i17 %shl_ln1273_590"   --->   Operation 2017 'sext' 'sext_ln1273_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (0.80ns)   --->   "%r_V_2618 = add i20 %sext_ln1273_1024, i20 %sext_ln1273_1026"   --->   Operation 2018 'add' 'r_V_2618' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%mult_V_1987 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2618, i32 5, i32 19"   --->   Operation 2019 'partselect' 'mult_V_1987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln818_610 = sext i15 %mult_V_1987"   --->   Operation 2020 'sext' 'sext_ln818_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.00ns)   --->   "%mult_V_1988 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_175, i32 1, i32 15"   --->   Operation 2021 'partselect' 'mult_V_1988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln818_538 = sext i15 %mult_V_1988"   --->   Operation 2022 'sext' 'sext_ln818_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (0.00ns)   --->   "%shl_ln1273_591 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_175, i4 0"   --->   Operation 2023 'bitconcatenate' 'shl_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%sext_ln1273_1027 = sext i20 %shl_ln1273_591"   --->   Operation 2024 'sext' 'sext_ln1273_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (0.80ns)   --->   "%r_V_2619 = sub i21 %sext_ln1273_1025, i21 %sext_ln1273_1027"   --->   Operation 2025 'sub' 'r_V_2619' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2026 [1/1] (0.00ns)   --->   "%mult_V_1989 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2619, i32 5, i32 20"   --->   Operation 2026 'partselect' 'mult_V_1989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2027 [1/1] (0.79ns)   --->   "%r_V_2620 = add i19 %sext_ln1273_1023, i19 %sext_ln1273_1022"   --->   Operation 2027 'add' 'r_V_2620' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2028 [1/1] (0.00ns)   --->   "%mult_V_1990 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2620, i32 5, i32 18"   --->   Operation 2028 'partselect' 'mult_V_1990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln17_1489 = sext i14 %mult_V_1990" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2029 'sext' 'sext_ln17_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (0.79ns)   --->   "%r_V_2621 = sub i19 %sext_ln1273_1022, i19 %sext_ln1273_1023"   --->   Operation 2030 'sub' 'r_V_2621' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2031 [1/1] (0.00ns)   --->   "%mult_V_1991 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2621, i32 5, i32 18"   --->   Operation 2031 'partselect' 'mult_V_1991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln17_1490 = sext i14 %mult_V_1991" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2032 'sext' 'sext_ln17_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%mult_V_1992 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_175, i32 3, i32 15"   --->   Operation 2033 'partselect' 'mult_V_1992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln17_1491 = sext i13 %mult_V_1992" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2034 'sext' 'sext_ln17_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (0.00ns)   --->   "%a_V_176 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44"   --->   Operation 2035 'load' 'a_V_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln818_540 = sext i16 %a_V_176"   --->   Operation 2036 'sext' 'sext_ln818_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln818_541 = sext i16 %a_V_176"   --->   Operation 2037 'sext' 'sext_ln818_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln818_542 = sext i16 %a_V_176"   --->   Operation 2038 'sext' 'sext_ln818_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (0.00ns)   --->   "%mult_V_1993 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_176, i32 3, i32 15"   --->   Operation 2039 'partselect' 'mult_V_1993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln17_1492 = sext i13 %mult_V_1993" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2040 'sext' 'sext_ln17_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%shl_ln1273_592 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_176, i3 0"   --->   Operation 2041 'bitconcatenate' 'shl_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln1273_1028 = sext i19 %shl_ln1273_592"   --->   Operation 2042 'sext' 'sext_ln1273_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2043 [1/1] (0.80ns)   --->   "%r_V_2622 = add i20 %sext_ln1273_1028, i20 %sext_ln818_542"   --->   Operation 2043 'add' 'r_V_2622' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%mult_V_1994 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2622, i32 5, i32 19"   --->   Operation 2044 'partselect' 'mult_V_1994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln818_611 = sext i15 %mult_V_1994"   --->   Operation 2045 'sext' 'sext_ln818_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%shl_ln1273_593 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_176, i4 0"   --->   Operation 2046 'bitconcatenate' 'shl_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln1273_1029 = sext i20 %shl_ln1273_593"   --->   Operation 2047 'sext' 'sext_ln1273_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%shl_ln1273_594 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_176, i1 0"   --->   Operation 2048 'bitconcatenate' 'shl_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln1273_1030 = sext i17 %shl_ln1273_594"   --->   Operation 2049 'sext' 'sext_ln1273_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (0.80ns)   --->   "%r_V_2623 = sub i21 %sext_ln1273_1030, i21 %sext_ln1273_1029"   --->   Operation 2050 'sub' 'r_V_2623' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%mult_V_1995 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2623, i32 5, i32 20"   --->   Operation 2051 'partselect' 'mult_V_1995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (0.00ns)   --->   "%shl_ln1273_595 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_176, i2 0"   --->   Operation 2052 'bitconcatenate' 'shl_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln1273_1031 = sext i18 %shl_ln1273_595"   --->   Operation 2053 'sext' 'sext_ln1273_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.79ns)   --->   "%r_V_2624 = sub i19 0, i19 %sext_ln1273_1031"   --->   Operation 2054 'sub' 'r_V_2624' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2055 [1/1] (0.00ns)   --->   "%mult_V_1996 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2624, i32 5, i32 18"   --->   Operation 2055 'partselect' 'mult_V_1996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln17_1493 = sext i14 %mult_V_1996" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2056 'sext' 'sext_ln17_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%mult_V_1997 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_176, i32 2, i32 15"   --->   Operation 2057 'partselect' 'mult_V_1997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln17_1494 = sext i14 %mult_V_1997" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2058 'sext' 'sext_ln17_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (0.78ns)   --->   "%r_V_2625 = sub i17 0, i17 %sext_ln818_541"   --->   Operation 2059 'sub' 'r_V_2625' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%mult_V_1998 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2625, i32 5, i32 16"   --->   Operation 2060 'partselect' 'mult_V_1998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln17_1495 = sext i12 %mult_V_1998" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2061 'sext' 'sext_ln17_1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (1.94ns)   --->   "%r_V_2626 = mul i21 %sext_ln818_540, i21 2097139"   --->   Operation 2062 'mul' 'r_V_2626' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%mult_V_1999 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2626, i32 5, i32 20"   --->   Operation 2063 'partselect' 'mult_V_1999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%a_V_177 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43"   --->   Operation 2064 'load' 'a_V_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln1273_1032 = sext i16 %a_V_177"   --->   Operation 2065 'sext' 'sext_ln1273_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%shl_ln1273_596 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_177, i2 0"   --->   Operation 2066 'bitconcatenate' 'shl_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%sext_ln1273_1033 = sext i18 %shl_ln1273_596"   --->   Operation 2067 'sext' 'sext_ln1273_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.79ns)   --->   "%r_V_2627 = add i19 %sext_ln1273_1033, i19 %sext_ln1273_1032"   --->   Operation 2068 'add' 'r_V_2627' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2069 [1/1] (0.00ns)   --->   "%mult_V_2000 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2627, i32 5, i32 18"   --->   Operation 2069 'partselect' 'mult_V_2000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln17_1496 = sext i14 %mult_V_2000" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2070 'sext' 'sext_ln17_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%shl_ln1273_597 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_177, i3 0"   --->   Operation 2071 'bitconcatenate' 'shl_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln1273_1034 = sext i19 %shl_ln1273_597"   --->   Operation 2072 'sext' 'sext_ln1273_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%shl_ln1273_598 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_177, i1 0"   --->   Operation 2073 'bitconcatenate' 'shl_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln1273_1035 = sext i17 %shl_ln1273_598"   --->   Operation 2074 'sext' 'sext_ln1273_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.80ns)   --->   "%r_V_2628 = add i20 %sext_ln1273_1034, i20 %sext_ln1273_1035"   --->   Operation 2075 'add' 'r_V_2628' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2076 [1/1] (0.00ns)   --->   "%mult_V_2001 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2628, i32 5, i32 19"   --->   Operation 2076 'partselect' 'mult_V_2001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln818_612 = sext i15 %mult_V_2001"   --->   Operation 2077 'sext' 'sext_ln818_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.00ns)   --->   "%a_V_178 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42"   --->   Operation 2078 'load' 'a_V_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%sext_ln818_545 = sext i16 %a_V_178"   --->   Operation 2079 'sext' 'sext_ln818_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (0.00ns)   --->   "%mult_V_2002 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_178, i32 4, i32 15"   --->   Operation 2080 'partselect' 'mult_V_2002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln17_1497 = sext i12 %mult_V_2002" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2081 'sext' 'sext_ln17_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (0.00ns)   --->   "%shl_ln1273_599 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_178, i4 0"   --->   Operation 2082 'bitconcatenate' 'shl_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln1273_1036 = sext i20 %shl_ln1273_599"   --->   Operation 2083 'sext' 'sext_ln1273_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1471 = sub i21 0, i21 %sext_ln1273_1036"   --->   Operation 2084 'sub' 'sub_ln1273_1471' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2085 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2629 = sub i21 %sub_ln1273_1471, i21 %sext_ln818_545"   --->   Operation 2085 'sub' 'r_V_2629' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%mult_V_2003 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2629, i32 5, i32 20"   --->   Operation 2086 'partselect' 'mult_V_2003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (0.00ns)   --->   "%mult_V_2004 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_178, i32 3, i32 15"   --->   Operation 2087 'partselect' 'mult_V_2004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln17_1498 = sext i13 %mult_V_2004" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2088 'sext' 'sext_ln17_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%a_V_179 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41"   --->   Operation 2089 'load' 'a_V_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln1273_1037 = sext i16 %a_V_179"   --->   Operation 2090 'sext' 'sext_ln1273_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (0.00ns)   --->   "%shl_ln1273_600 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_179, i2 0"   --->   Operation 2091 'bitconcatenate' 'shl_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln1273_1038 = sext i18 %shl_ln1273_600"   --->   Operation 2092 'sext' 'sext_ln1273_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln1273_1039 = sext i18 %shl_ln1273_600"   --->   Operation 2093 'sext' 'sext_ln1273_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1473 = sub i19 0, i19 %sext_ln1273_1039"   --->   Operation 2094 'sub' 'sub_ln1273_1473' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2095 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2630 = sub i19 %sub_ln1273_1473, i19 %sext_ln1273_1037"   --->   Operation 2095 'sub' 'r_V_2630' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%mult_V_2005 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2630, i32 5, i32 18"   --->   Operation 2096 'partselect' 'mult_V_2005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (0.00ns)   --->   "%sext_ln17_1499 = sext i14 %mult_V_2005" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2097 'sext' 'sext_ln17_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2098 [1/1] (0.00ns)   --->   "%shl_ln1273_601 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_179, i4 0"   --->   Operation 2098 'bitconcatenate' 'shl_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln1273_1040 = sext i20 %shl_ln1273_601"   --->   Operation 2099 'sext' 'sext_ln1273_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1475 = sub i21 0, i21 %sext_ln1273_1040"   --->   Operation 2100 'sub' 'sub_ln1273_1475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2101 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2631 = sub i21 %sub_ln1273_1475, i21 %sext_ln1273_1038"   --->   Operation 2101 'sub' 'r_V_2631' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%mult_V_2006 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2631, i32 5, i32 20"   --->   Operation 2102 'partselect' 'mult_V_2006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%shl_ln1273_602 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_179, i3 0"   --->   Operation 2103 'bitconcatenate' 'shl_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln1273_1041 = sext i19 %shl_ln1273_602"   --->   Operation 2104 'sext' 'sext_ln1273_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%shl_ln1273_603 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_179, i1 0"   --->   Operation 2105 'bitconcatenate' 'shl_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln1273_1042 = sext i17 %shl_ln1273_603"   --->   Operation 2106 'sext' 'sext_ln1273_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (0.80ns)   --->   "%r_V_2632 = sub i20 %sext_ln1273_1041, i20 %sext_ln1273_1042"   --->   Operation 2107 'sub' 'r_V_2632' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%mult_V_2007 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2632, i32 5, i32 19"   --->   Operation 2108 'partselect' 'mult_V_2007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln818_613 = sext i15 %mult_V_2007"   --->   Operation 2109 'sext' 'sext_ln818_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2110 [1/1] (0.80ns)   --->   "%r_V_2633 = sub i21 %sext_ln1273_1038, i21 %sext_ln1273_1040"   --->   Operation 2110 'sub' 'r_V_2633' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2111 [1/1] (0.00ns)   --->   "%mult_V_2008 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2633, i32 5, i32 20"   --->   Operation 2111 'partselect' 'mult_V_2008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%a_V_180 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40"   --->   Operation 2112 'load' 'a_V_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln1273_1043 = sext i16 %a_V_180"   --->   Operation 2113 'sext' 'sext_ln1273_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln1273_1044 = sext i16 %a_V_180"   --->   Operation 2114 'sext' 'sext_ln1273_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2115 [1/1] (0.00ns)   --->   "%shl_ln1273_604 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_180, i3 0"   --->   Operation 2115 'bitconcatenate' 'shl_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln1273_1045 = sext i19 %shl_ln1273_604"   --->   Operation 2116 'sext' 'sext_ln1273_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%shl_ln1273_605 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_180, i1 0"   --->   Operation 2117 'bitconcatenate' 'shl_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln1273_1046 = sext i17 %shl_ln1273_605"   --->   Operation 2118 'sext' 'sext_ln1273_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2119 [1/1] (0.80ns)   --->   "%r_V_2634 = sub i20 %sext_ln1273_1045, i20 %sext_ln1273_1046"   --->   Operation 2119 'sub' 'r_V_2634' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%mult_V_2009 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2634, i32 5, i32 19"   --->   Operation 2120 'partselect' 'mult_V_2009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln818_614 = sext i15 %mult_V_2009"   --->   Operation 2121 'sext' 'sext_ln818_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%shl_ln1273_606 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_180, i4 0"   --->   Operation 2122 'bitconcatenate' 'shl_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln1273_1047 = sext i20 %shl_ln1273_606"   --->   Operation 2123 'sext' 'sext_ln1273_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%shl_ln1273_607 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_180, i2 0"   --->   Operation 2124 'bitconcatenate' 'shl_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln1273_1048 = sext i18 %shl_ln1273_607"   --->   Operation 2125 'sext' 'sext_ln1273_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln1273_1049 = sext i18 %shl_ln1273_607"   --->   Operation 2126 'sext' 'sext_ln1273_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2127 [1/1] (0.80ns)   --->   "%r_V_2635 = sub i21 %sext_ln1273_1049, i21 %sext_ln1273_1047"   --->   Operation 2127 'sub' 'r_V_2635' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2128 [1/1] (0.00ns)   --->   "%mult_V_2010 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2635, i32 5, i32 20"   --->   Operation 2128 'partselect' 'mult_V_2010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (0.80ns)   --->   "%r_V_2636 = sub i20 0, i20 %sext_ln1273_1045"   --->   Operation 2129 'sub' 'r_V_2636' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%mult_V_2011 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2636, i32 5, i32 19"   --->   Operation 2130 'partselect' 'mult_V_2011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln818_615 = sext i15 %mult_V_2011"   --->   Operation 2131 'sext' 'sext_ln818_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (1.94ns)   --->   "%r_V_2637 = mul i21 %sext_ln1273_1043, i21 13"   --->   Operation 2132 'mul' 'r_V_2637' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%mult_V_2012 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2637, i32 5, i32 20"   --->   Operation 2133 'partselect' 'mult_V_2012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1482 = sub i19 0, i19 %sext_ln1273_1048"   --->   Operation 2134 'sub' 'sub_ln1273_1482' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2135 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2638 = sub i19 %sub_ln1273_1482, i19 %sext_ln1273_1044"   --->   Operation 2135 'sub' 'r_V_2638' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%mult_V_2013 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2638, i32 5, i32 18"   --->   Operation 2136 'partselect' 'mult_V_2013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln17_1500 = sext i14 %mult_V_2013" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2137 'sext' 'sext_ln17_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%a_V_181 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39"   --->   Operation 2138 'load' 'a_V_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln1273_1050 = sext i16 %a_V_181"   --->   Operation 2139 'sext' 'sext_ln1273_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln1273_1051 = sext i16 %a_V_181"   --->   Operation 2140 'sext' 'sext_ln1273_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%shl_ln1273_608 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_181, i4 0"   --->   Operation 2141 'bitconcatenate' 'shl_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln1273_1052 = sext i20 %shl_ln1273_608"   --->   Operation 2142 'sext' 'sext_ln1273_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%shl_ln1273_609 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_181, i2 0"   --->   Operation 2143 'bitconcatenate' 'shl_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln1273_1053 = sext i18 %shl_ln1273_609"   --->   Operation 2144 'sext' 'sext_ln1273_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.80ns)   --->   "%r_V_2639 = sub i21 %sext_ln1273_1053, i21 %sext_ln1273_1052"   --->   Operation 2145 'sub' 'r_V_2639' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%mult_V_2014 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2639, i32 5, i32 20"   --->   Operation 2146 'partselect' 'mult_V_2014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%shl_ln1273_610 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_181, i1 0"   --->   Operation 2147 'bitconcatenate' 'shl_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln1273_1054 = sext i17 %shl_ln1273_610"   --->   Operation 2148 'sext' 'sext_ln1273_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2149 [1/1] (0.79ns)   --->   "%r_V_2640 = sub i18 0, i18 %sext_ln1273_1054"   --->   Operation 2149 'sub' 'r_V_2640' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2150 [1/1] (0.00ns)   --->   "%mult_V_2015 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2640, i32 5, i32 17"   --->   Operation 2150 'partselect' 'mult_V_2015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln17_1501 = sext i13 %mult_V_2015" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2151 'sext' 'sext_ln17_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (1.94ns)   --->   "%r_V_2641 = mul i21 %sext_ln1273_1050, i21 11"   --->   Operation 2152 'mul' 'r_V_2641' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%mult_V_2016 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2641, i32 5, i32 20"   --->   Operation 2153 'partselect' 'mult_V_2016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%shl_ln1273_611 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_181, i3 0"   --->   Operation 2154 'bitconcatenate' 'shl_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln1273_1055 = sext i19 %shl_ln1273_611"   --->   Operation 2155 'sext' 'sext_ln1273_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (0.80ns)   --->   "%r_V_2642 = sub i20 %sext_ln1273_1055, i20 %sext_ln1273_1051"   --->   Operation 2156 'sub' 'r_V_2642' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%mult_V_2017 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2642, i32 5, i32 19"   --->   Operation 2157 'partselect' 'mult_V_2017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln818_616 = sext i15 %mult_V_2017"   --->   Operation 2158 'sext' 'sext_ln818_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%a_V_182 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38"   --->   Operation 2159 'load' 'a_V_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%mult_V_2018 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_182, i32 5, i32 15"   --->   Operation 2160 'partselect' 'mult_V_2018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln17_1502 = sext i11 %mult_V_2018" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2161 'sext' 'sext_ln17_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln1273_1056 = sext i16 %a_V_182"   --->   Operation 2162 'sext' 'sext_ln1273_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln1273_1057 = sext i16 %a_V_182"   --->   Operation 2163 'sext' 'sext_ln1273_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln1273_1058 = sext i16 %a_V_182"   --->   Operation 2164 'sext' 'sext_ln1273_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.00ns)   --->   "%shl_ln1273_612 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_182, i3 0"   --->   Operation 2165 'bitconcatenate' 'shl_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln1273_1059 = sext i19 %shl_ln1273_612"   --->   Operation 2166 'sext' 'sext_ln1273_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2167 [1/1] (0.80ns)   --->   "%r_V_2643 = add i20 %sext_ln1273_1059, i20 %sext_ln1273_1057"   --->   Operation 2167 'add' 'r_V_2643' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%mult_V_2019 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2643, i32 5, i32 19"   --->   Operation 2168 'partselect' 'mult_V_2019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln818_617 = sext i15 %mult_V_2019"   --->   Operation 2169 'sext' 'sext_ln818_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (1.94ns)   --->   "%r_V_2644 = mul i21 %sext_ln1273_1056, i21 2097139"   --->   Operation 2170 'mul' 'r_V_2644' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%mult_V_2020 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2644, i32 5, i32 20"   --->   Operation 2171 'partselect' 'mult_V_2020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (0.00ns)   --->   "%mult_V_2021 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_182, i32 1, i32 15"   --->   Operation 2172 'partselect' 'mult_V_2021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln818_549 = sext i15 %mult_V_2021"   --->   Operation 2173 'sext' 'sext_ln818_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (1.94ns)   --->   "%r_V_2645 = mul i21 %sext_ln1273_1056, i21 2097141"   --->   Operation 2174 'mul' 'r_V_2645' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%mult_V_2022 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2645, i32 5, i32 20"   --->   Operation 2175 'partselect' 'mult_V_2022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%shl_ln1273_613 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_182, i2 0"   --->   Operation 2176 'bitconcatenate' 'shl_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln1273_1060 = sext i18 %shl_ln1273_613"   --->   Operation 2177 'sext' 'sext_ln1273_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1487 = sub i19 0, i19 %sext_ln1273_1060"   --->   Operation 2178 'sub' 'sub_ln1273_1487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2179 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2646 = sub i19 %sub_ln1273_1487, i19 %sext_ln1273_1058"   --->   Operation 2179 'sub' 'r_V_2646' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%mult_V_2023 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2646, i32 5, i32 18"   --->   Operation 2180 'partselect' 'mult_V_2023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln17_1503 = sext i14 %mult_V_2023" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2181 'sext' 'sext_ln17_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2182 [1/1] (0.80ns)   --->   "%r_V_2647 = sub i20 0, i20 %sext_ln1273_1059"   --->   Operation 2182 'sub' 'r_V_2647' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2183 [1/1] (0.00ns)   --->   "%mult_V_2024 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2647, i32 5, i32 19"   --->   Operation 2183 'partselect' 'mult_V_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln818_620 = sext i15 %mult_V_2024"   --->   Operation 2184 'sext' 'sext_ln818_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%a_V_183 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37"   --->   Operation 2185 'load' 'a_V_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%mult_V_2025 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_183, i32 5, i32 15"   --->   Operation 2186 'partselect' 'mult_V_2025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln17_1504 = sext i11 %mult_V_2025" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2187 'sext' 'sext_ln17_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln1273_1061 = sext i16 %a_V_183"   --->   Operation 2188 'sext' 'sext_ln1273_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%shl_ln1273_614 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_183, i4 0"   --->   Operation 2189 'bitconcatenate' 'shl_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln1273_1062 = sext i20 %shl_ln1273_614"   --->   Operation 2190 'sext' 'sext_ln1273_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%shl_ln1273_615 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_183, i2 0"   --->   Operation 2191 'bitconcatenate' 'shl_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln1273_1063 = sext i18 %shl_ln1273_615"   --->   Operation 2192 'sext' 'sext_ln1273_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln1273_1064 = sext i18 %shl_ln1273_615"   --->   Operation 2193 'sext' 'sext_ln1273_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.80ns)   --->   "%r_V_2648 = add i21 %sext_ln1273_1062, i21 %sext_ln1273_1064"   --->   Operation 2194 'add' 'r_V_2648' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%mult_V_2026 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2648, i32 5, i32 20"   --->   Operation 2195 'partselect' 'mult_V_2026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (0.80ns)   --->   "%r_V_2649 = sub i21 %sext_ln1273_1061, i21 %sext_ln1273_1062"   --->   Operation 2196 'sub' 'r_V_2649' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%mult_V_2027 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2649, i32 5, i32 20"   --->   Operation 2197 'partselect' 'mult_V_2027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%mult_V_2028 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_183, i32 3, i32 15"   --->   Operation 2198 'partselect' 'mult_V_2028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln17_1505 = sext i13 %mult_V_2028" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2199 'sext' 'sext_ln17_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2200 [1/1] (0.80ns)   --->   "%r_V_2650 = sub i21 %sext_ln1273_1062, i21 %sext_ln1273_1061"   --->   Operation 2200 'sub' 'r_V_2650' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%mult_V_2029 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2650, i32 5, i32 20"   --->   Operation 2201 'partselect' 'mult_V_2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (0.79ns)   --->   "%r_V_2651 = sub i19 0, i19 %sext_ln1273_1063"   --->   Operation 2202 'sub' 'r_V_2651' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%mult_V_2030 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2651, i32 5, i32 18"   --->   Operation 2203 'partselect' 'mult_V_2030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln818_621 = sext i14 %mult_V_2030"   --->   Operation 2204 'sext' 'sext_ln818_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%a_V_184 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36"   --->   Operation 2205 'load' 'a_V_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln1273_1065 = sext i16 %a_V_184"   --->   Operation 2206 'sext' 'sext_ln1273_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln1273_1066 = sext i16 %a_V_184"   --->   Operation 2207 'sext' 'sext_ln1273_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln1273_1067 = sext i16 %a_V_184"   --->   Operation 2208 'sext' 'sext_ln1273_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%shl_ln1273_616 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_184, i3 0"   --->   Operation 2209 'bitconcatenate' 'shl_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln1273_1068 = sext i19 %shl_ln1273_616"   --->   Operation 2210 'sext' 'sext_ln1273_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1493 = sub i20 0, i20 %sext_ln1273_1068"   --->   Operation 2211 'sub' 'sub_ln1273_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2212 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2652 = sub i20 %sub_ln1273_1493, i20 %sext_ln1273_1066"   --->   Operation 2212 'sub' 'r_V_2652' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%mult_V_2031 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2652, i32 5, i32 19"   --->   Operation 2213 'partselect' 'mult_V_2031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln818_622 = sext i15 %mult_V_2031"   --->   Operation 2214 'sext' 'sext_ln818_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2215 [1/1] (0.78ns)   --->   "%r_V_2653 = sub i17 0, i17 %sext_ln1273_1065"   --->   Operation 2215 'sub' 'r_V_2653' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%mult_V_2032 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2653, i32 5, i32 16"   --->   Operation 2216 'partselect' 'mult_V_2032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln17_1506 = sext i12 %mult_V_2032" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2217 'sext' 'sext_ln17_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%shl_ln1273_617 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_184, i1 0"   --->   Operation 2218 'bitconcatenate' 'shl_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln1273_1069 = sext i17 %shl_ln1273_617"   --->   Operation 2219 'sext' 'sext_ln1273_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln1273_1070 = sext i17 %shl_ln1273_617"   --->   Operation 2220 'sext' 'sext_ln1273_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2221 [1/1] (0.80ns)   --->   "%r_V_2654 = sub i20 %sext_ln1273_1070, i20 %sext_ln1273_1068"   --->   Operation 2221 'sub' 'r_V_2654' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%mult_V_2033 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2654, i32 5, i32 19"   --->   Operation 2222 'partselect' 'mult_V_2033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln818_626 = sext i15 %mult_V_2033"   --->   Operation 2223 'sext' 'sext_ln818_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (0.00ns)   --->   "%shl_ln1273_618 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_184, i2 0"   --->   Operation 2224 'bitconcatenate' 'shl_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln1273_1071 = sext i18 %shl_ln1273_618"   --->   Operation 2225 'sext' 'sext_ln1273_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.79ns)   --->   "%r_V_2655 = sub i19 %sext_ln1273_1067, i19 %sext_ln1273_1071"   --->   Operation 2226 'sub' 'r_V_2655' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%mult_V_2034 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2655, i32 5, i32 18"   --->   Operation 2227 'partselect' 'mult_V_2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln17_1507 = sext i14 %mult_V_2034" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2228 'sext' 'sext_ln17_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2229 [1/1] (0.80ns)   --->   "%r_V_2656 = sub i20 %sext_ln1273_1066, i20 %sext_ln1273_1068"   --->   Operation 2229 'sub' 'r_V_2656' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%mult_V_2035 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2656, i32 5, i32 19"   --->   Operation 2230 'partselect' 'mult_V_2035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln818_627 = sext i15 %mult_V_2035"   --->   Operation 2231 'sext' 'sext_ln818_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (0.00ns)   --->   "%shl_ln1273_619 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_184, i4 0"   --->   Operation 2232 'bitconcatenate' 'shl_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln1273_1072 = sext i20 %shl_ln1273_619"   --->   Operation 2233 'sext' 'sext_ln1273_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1499 = sub i21 0, i21 %sext_ln1273_1072"   --->   Operation 2234 'sub' 'sub_ln1273_1499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2235 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2657 = sub i21 %sub_ln1273_1499, i21 %sext_ln1273_1069"   --->   Operation 2235 'sub' 'r_V_2657' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%mult_V_2036 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2657, i32 5, i32 20"   --->   Operation 2236 'partselect' 'mult_V_2036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%mult_V_2037 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_184, i32 2, i32 15"   --->   Operation 2237 'partselect' 'mult_V_2037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln818_552 = sext i14 %mult_V_2037"   --->   Operation 2238 'sext' 'sext_ln818_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%a_V_185 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35"   --->   Operation 2239 'load' 'a_V_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln818_553 = sext i16 %a_V_185"   --->   Operation 2240 'sext' 'sext_ln818_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln818_554 = sext i16 %a_V_185"   --->   Operation 2241 'sext' 'sext_ln818_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln818_555 = sext i16 %a_V_185"   --->   Operation 2242 'sext' 'sext_ln818_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2243 [1/1] (0.00ns)   --->   "%mult_V_2038 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_185, i32 4, i32 15"   --->   Operation 2243 'partselect' 'mult_V_2038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln17_1508 = sext i12 %mult_V_2038" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2244 'sext' 'sext_ln17_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (0.00ns)   --->   "%shl_ln1273_620 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_185, i1 0"   --->   Operation 2245 'bitconcatenate' 'shl_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln1273_1073 = sext i17 %shl_ln1273_620"   --->   Operation 2246 'sext' 'sext_ln1273_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln1273_1074 = sext i17 %shl_ln1273_620"   --->   Operation 2247 'sext' 'sext_ln1273_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (0.79ns)   --->   "%r_V_2658 = sub i18 0, i18 %sext_ln1273_1074"   --->   Operation 2248 'sub' 'r_V_2658' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%mult_V_2039 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2658, i32 5, i32 17"   --->   Operation 2249 'partselect' 'mult_V_2039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln17_1509 = sext i13 %mult_V_2039" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2250 'sext' 'sext_ln17_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%mult_V_2040 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_185, i32 2, i32 15"   --->   Operation 2251 'partselect' 'mult_V_2040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln17_1510 = sext i14 %mult_V_2040" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2252 'sext' 'sext_ln17_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%shl_ln1273_621 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_185, i3 0"   --->   Operation 2253 'bitconcatenate' 'shl_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln1273_1075 = sext i19 %shl_ln1273_621"   --->   Operation 2254 'sext' 'sext_ln1273_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1502 = sub i20 0, i20 %sext_ln1273_1075"   --->   Operation 2255 'sub' 'sub_ln1273_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2256 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2659 = sub i20 %sub_ln1273_1502, i20 %sext_ln1273_1073"   --->   Operation 2256 'sub' 'r_V_2659' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2257 [1/1] (0.00ns)   --->   "%mult_V_2041 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2659, i32 5, i32 19"   --->   Operation 2257 'partselect' 'mult_V_2041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%sext_ln818_628 = sext i15 %mult_V_2041"   --->   Operation 2258 'sext' 'sext_ln818_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (0.80ns)   --->   "%r_V_2660 = sub i20 %sext_ln818_553, i20 %sext_ln1273_1075"   --->   Operation 2259 'sub' 'r_V_2660' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%mult_V_2042 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2660, i32 5, i32 19"   --->   Operation 2260 'partselect' 'mult_V_2042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln818_629 = sext i15 %mult_V_2042"   --->   Operation 2261 'sext' 'sext_ln818_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (0.00ns)   --->   "%shl_ln1273_622 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_185, i2 0"   --->   Operation 2262 'bitconcatenate' 'shl_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln1273_1076 = sext i18 %shl_ln1273_622"   --->   Operation 2263 'sext' 'sext_ln1273_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1505 = sub i19 0, i19 %sext_ln1273_1076"   --->   Operation 2264 'sub' 'sub_ln1273_1505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2265 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2661 = sub i19 %sub_ln1273_1505, i19 %sext_ln818_554"   --->   Operation 2265 'sub' 'r_V_2661' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%mult_V_2043 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2661, i32 5, i32 18"   --->   Operation 2266 'partselect' 'mult_V_2043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln17_1511 = sext i14 %mult_V_2043" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2267 'sext' 'sext_ln17_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2268 [1/1] (0.78ns)   --->   "%r_V_2662 = sub i17 0, i17 %sext_ln818_555"   --->   Operation 2268 'sub' 'r_V_2662' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%mult_V_2044 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2662, i32 5, i32 16"   --->   Operation 2269 'partselect' 'mult_V_2044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (0.00ns)   --->   "%sext_ln17_1512 = sext i12 %mult_V_2044" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2270 'sext' 'sext_ln17_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%a_V_186 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34"   --->   Operation 2271 'load' 'a_V_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (0.00ns)   --->   "%mult_V_2045 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_186, i32 5, i32 15"   --->   Operation 2272 'partselect' 'mult_V_2045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln17_1513 = sext i11 %mult_V_2045" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2273 'sext' 'sext_ln17_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln1273_1077 = sext i16 %a_V_186"   --->   Operation 2274 'sext' 'sext_ln1273_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%shl_ln1273_623 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_186, i4 0"   --->   Operation 2275 'bitconcatenate' 'shl_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln1273_1078 = sext i20 %shl_ln1273_623"   --->   Operation 2276 'sext' 'sext_ln1273_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%shl_ln1273_624 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_186, i1 0"   --->   Operation 2277 'bitconcatenate' 'shl_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln1273_1079 = sext i17 %shl_ln1273_624"   --->   Operation 2278 'sext' 'sext_ln1273_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln1273_1080 = sext i17 %shl_ln1273_624"   --->   Operation 2279 'sext' 'sext_ln1273_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2280 [1/1] (0.80ns)   --->   "%r_V_2663 = sub i21 %sext_ln1273_1078, i21 %sext_ln1273_1080"   --->   Operation 2280 'sub' 'r_V_2663' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%mult_V_2046 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2663, i32 5, i32 20"   --->   Operation 2281 'partselect' 'mult_V_2046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (0.00ns)   --->   "%shl_ln1273_625 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_186, i3 0"   --->   Operation 2282 'bitconcatenate' 'shl_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln1273_1081 = sext i19 %shl_ln1273_625"   --->   Operation 2283 'sext' 'sext_ln1273_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (0.80ns)   --->   "%r_V_2664 = add i20 %sext_ln1273_1081, i20 %sext_ln1273_1079"   --->   Operation 2284 'add' 'r_V_2664' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%mult_V_2047 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2664, i32 5, i32 19"   --->   Operation 2285 'partselect' 'mult_V_2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln818_630 = sext i15 %mult_V_2047"   --->   Operation 2286 'sext' 'sext_ln818_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1509 = sub i21 0, i21 %sext_ln1273_1078"   --->   Operation 2287 'sub' 'sub_ln1273_1509' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2288 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2665 = sub i21 %sub_ln1273_1509, i21 %sext_ln1273_1077"   --->   Operation 2288 'sub' 'r_V_2665' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%mult_V_2048 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2665, i32 5, i32 20"   --->   Operation 2289 'partselect' 'mult_V_2048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1511 = sub i20 0, i20 %sext_ln1273_1081"   --->   Operation 2290 'sub' 'sub_ln1273_1511' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2291 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2666 = sub i20 %sub_ln1273_1511, i20 %sext_ln1273_1079"   --->   Operation 2291 'sub' 'r_V_2666' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%mult_V_2049 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2666, i32 5, i32 19"   --->   Operation 2292 'partselect' 'mult_V_2049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln818_634 = sext i15 %mult_V_2049"   --->   Operation 2293 'sext' 'sext_ln818_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%a_V_187 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33"   --->   Operation 2294 'load' 'a_V_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln1270_86 = sext i16 %a_V_187"   --->   Operation 2295 'sext' 'sext_ln1270_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln1273_1082 = sext i16 %a_V_187"   --->   Operation 2296 'sext' 'sext_ln1273_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln1273_1083 = sext i16 %a_V_187"   --->   Operation 2297 'sext' 'sext_ln1273_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (0.00ns)   --->   "%shl_ln1273_626 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_187, i2 0"   --->   Operation 2298 'bitconcatenate' 'shl_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%sext_ln1273_1084 = sext i18 %shl_ln1273_626"   --->   Operation 2299 'sext' 'sext_ln1273_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.79ns)   --->   "%r_V_2667 = sub i19 %sext_ln1273_1084, i19 %sext_ln1273_1083"   --->   Operation 2300 'sub' 'r_V_2667' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2301 [1/1] (0.00ns)   --->   "%mult_V_2050 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2667, i32 5, i32 18"   --->   Operation 2301 'partselect' 'mult_V_2050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln17_1514 = sext i14 %mult_V_2050" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2302 'sext' 'sext_ln17_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (0.00ns)   --->   "%shl_ln1273_627 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_187, i3 0"   --->   Operation 2303 'bitconcatenate' 'shl_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln1273_1085 = sext i19 %shl_ln1273_627"   --->   Operation 2304 'sext' 'sext_ln1273_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1514 = sub i20 0, i20 %sext_ln1273_1085"   --->   Operation 2305 'sub' 'sub_ln1273_1514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2306 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2668 = sub i20 %sub_ln1273_1514, i20 %sext_ln1273_1082"   --->   Operation 2306 'sub' 'r_V_2668' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%mult_V_2051 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2668, i32 5, i32 19"   --->   Operation 2307 'partselect' 'mult_V_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln818_635 = sext i15 %mult_V_2051"   --->   Operation 2308 'sext' 'sext_ln818_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2309 [1/1] (0.80ns)   --->   "%r_V_2669 = sub i20 %sext_ln1273_1082, i20 %sext_ln1273_1085"   --->   Operation 2309 'sub' 'r_V_2669' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2310 [1/1] (0.00ns)   --->   "%mult_V_2052 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2669, i32 5, i32 19"   --->   Operation 2310 'partselect' 'mult_V_2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln818_636 = sext i15 %mult_V_2052"   --->   Operation 2311 'sext' 'sext_ln818_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (1.94ns)   --->   "%mul_ln1270_33 = mul i21 %sext_ln1270_86, i21 19"   --->   Operation 2312 'mul' 'mul_ln1270_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%mult_V_2053 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_33, i32 5, i32 20"   --->   Operation 2313 'partselect' 'mult_V_2053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%shl_ln1273_628 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_187, i1 0"   --->   Operation 2314 'bitconcatenate' 'shl_ln1273_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln1273_1086 = sext i17 %shl_ln1273_628"   --->   Operation 2315 'sext' 'sext_ln1273_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (0.80ns)   --->   "%r_V_2670 = sub i20 %sext_ln1273_1085, i20 %sext_ln1273_1086"   --->   Operation 2316 'sub' 'r_V_2670' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%mult_V_2054 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2670, i32 5, i32 19"   --->   Operation 2317 'partselect' 'mult_V_2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln818_637 = sext i15 %mult_V_2054"   --->   Operation 2318 'sext' 'sext_ln818_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (1.94ns)   --->   "%r_V_2671 = mul i21 %sext_ln1270_86, i21 2097141"   --->   Operation 2319 'mul' 'r_V_2671' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%mult_V_2055 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2671, i32 5, i32 20"   --->   Operation 2320 'partselect' 'mult_V_2055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (0.79ns)   --->   "%r_V_2672 = sub i19 0, i19 %sext_ln1273_1084"   --->   Operation 2321 'sub' 'r_V_2672' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%mult_V_2056 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2672, i32 5, i32 18"   --->   Operation 2322 'partselect' 'mult_V_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln17_1515 = sext i14 %mult_V_2056" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2323 'sext' 'sext_ln17_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2324 [1/1] (0.00ns)   --->   "%a_V_188 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32"   --->   Operation 2324 'load' 'a_V_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln1273_1087 = sext i16 %a_V_188"   --->   Operation 2325 'sext' 'sext_ln1273_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%shl_ln1273_629 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_188, i1 0"   --->   Operation 2326 'bitconcatenate' 'shl_ln1273_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln1273_1088 = sext i17 %shl_ln1273_629"   --->   Operation 2327 'sext' 'sext_ln1273_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln1273_1089 = sext i17 %shl_ln1273_629"   --->   Operation 2328 'sext' 'sext_ln1273_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln1273_1090 = sext i17 %shl_ln1273_629"   --->   Operation 2329 'sext' 'sext_ln1273_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (0.79ns)   --->   "%r_V_2673 = sub i18 0, i18 %sext_ln1273_1090"   --->   Operation 2330 'sub' 'r_V_2673' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%mult_V_2057 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2673, i32 5, i32 17"   --->   Operation 2331 'partselect' 'mult_V_2057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln17_1516 = sext i13 %mult_V_2057" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2332 'sext' 'sext_ln17_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2333 [1/1] (0.00ns)   --->   "%mult_V_2058 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_188, i32 4, i32 15"   --->   Operation 2333 'partselect' 'mult_V_2058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln17_1517 = sext i12 %mult_V_2058" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2334 'sext' 'sext_ln17_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (0.00ns)   --->   "%shl_ln1273_630 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_188, i3 0"   --->   Operation 2335 'bitconcatenate' 'shl_ln1273_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln1273_1091 = sext i19 %shl_ln1273_630"   --->   Operation 2336 'sext' 'sext_ln1273_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1520 = sub i20 0, i20 %sext_ln1273_1091"   --->   Operation 2337 'sub' 'sub_ln1273_1520' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2338 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2674 = sub i20 %sub_ln1273_1520, i20 %sext_ln1273_1087"   --->   Operation 2338 'sub' 'r_V_2674' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%mult_V_2059 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2674, i32 5, i32 19"   --->   Operation 2339 'partselect' 'mult_V_2059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln818_638 = sext i15 %mult_V_2059"   --->   Operation 2340 'sext' 'sext_ln818_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (0.80ns)   --->   "%r_V_2675 = sub i20 %sext_ln1273_1091, i20 %sext_ln1273_1089"   --->   Operation 2341 'sub' 'r_V_2675' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%mult_V_2060 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2675, i32 5, i32 19"   --->   Operation 2342 'partselect' 'mult_V_2060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln818_639 = sext i15 %mult_V_2060"   --->   Operation 2343 'sext' 'sext_ln818_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%shl_ln1273_631 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_188, i4 0"   --->   Operation 2344 'bitconcatenate' 'shl_ln1273_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln1273_1092 = sext i20 %shl_ln1273_631"   --->   Operation 2345 'sext' 'sext_ln1273_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.80ns)   --->   "%r_V_2676 = sub i21 %sext_ln1273_1092, i21 %sext_ln1273_1088"   --->   Operation 2346 'sub' 'r_V_2676' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%mult_V_2061 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2676, i32 5, i32 20"   --->   Operation 2347 'partselect' 'mult_V_2061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%mult_V_2062 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_188, i32 2, i32 15"   --->   Operation 2348 'partselect' 'mult_V_2062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln818_560 = sext i14 %mult_V_2062"   --->   Operation 2349 'sext' 'sext_ln818_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%shl_ln1273_632 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_188, i2 0"   --->   Operation 2350 'bitconcatenate' 'shl_ln1273_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln1273_1093 = sext i18 %shl_ln1273_632"   --->   Operation 2351 'sext' 'sext_ln1273_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (0.79ns)   --->   "%r_V_2677 = sub i19 0, i19 %sext_ln1273_1093"   --->   Operation 2352 'sub' 'r_V_2677' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%mult_V_2063 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2677, i32 5, i32 18"   --->   Operation 2353 'partselect' 'mult_V_2063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln17_1518 = sext i14 %mult_V_2063" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2354 'sext' 'sext_ln17_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%a_V_189 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31"   --->   Operation 2355 'load' 'a_V_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln1273_1094 = sext i16 %a_V_189"   --->   Operation 2356 'sext' 'sext_ln1273_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln1273_1095 = sext i16 %a_V_189"   --->   Operation 2357 'sext' 'sext_ln1273_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln1273_1096 = sext i16 %a_V_189"   --->   Operation 2358 'sext' 'sext_ln1273_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%shl_ln1273_633 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_189, i3 0"   --->   Operation 2359 'bitconcatenate' 'shl_ln1273_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln1273_1097 = sext i19 %shl_ln1273_633"   --->   Operation 2360 'sext' 'sext_ln1273_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2361 [1/1] (0.80ns)   --->   "%r_V_2678 = sub i20 %sext_ln1273_1095, i20 %sext_ln1273_1097"   --->   Operation 2361 'sub' 'r_V_2678' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%mult_V_2064 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2678, i32 5, i32 19"   --->   Operation 2362 'partselect' 'mult_V_2064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln818_640 = sext i15 %mult_V_2064"   --->   Operation 2363 'sext' 'sext_ln818_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (1.94ns)   --->   "%r_V_2679 = mul i21 %sext_ln1273_1094, i21 2097141"   --->   Operation 2364 'mul' 'r_V_2679' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%mult_V_2065 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2679, i32 5, i32 20"   --->   Operation 2365 'partselect' 'mult_V_2065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (0.80ns)   --->   "%sub_ln1273_1526 = sub i20 0, i20 %sext_ln1273_1097"   --->   Operation 2366 'sub' 'sub_ln1273_1526' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%shl_ln1273_634 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_189, i1 0"   --->   Operation 2367 'bitconcatenate' 'shl_ln1273_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln1273_1098 = sext i17 %shl_ln1273_634"   --->   Operation 2368 'sext' 'sext_ln1273_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln1273_1099 = sext i17 %shl_ln1273_634"   --->   Operation 2369 'sext' 'sext_ln1273_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (0.80ns)   --->   "%r_V_2680 = sub i20 %sub_ln1273_1526, i20 %sext_ln1273_1099"   --->   Operation 2370 'sub' 'r_V_2680' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%mult_V_2066 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2680, i32 5, i32 19"   --->   Operation 2371 'partselect' 'mult_V_2066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln818_641 = sext i15 %mult_V_2066"   --->   Operation 2372 'sext' 'sext_ln818_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%shl_ln1273_635 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_189, i2 0"   --->   Operation 2373 'bitconcatenate' 'shl_ln1273_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (0.00ns)   --->   "%sext_ln1273_1100 = sext i18 %shl_ln1273_635"   --->   Operation 2374 'sext' 'sext_ln1273_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2375 [1/1] (0.79ns)   --->   "%r_V_2681 = sub i19 %sext_ln1273_1096, i19 %sext_ln1273_1100"   --->   Operation 2375 'sub' 'r_V_2681' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2376 [1/1] (0.00ns)   --->   "%mult_V_2067 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2681, i32 5, i32 18"   --->   Operation 2376 'partselect' 'mult_V_2067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln17_1519 = sext i14 %mult_V_2067" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2377 'sext' 'sext_ln17_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (0.00ns)   --->   "%mult_V_2068 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_189, i32 3, i32 15"   --->   Operation 2378 'partselect' 'mult_V_2068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln17_1520 = sext i13 %mult_V_2068" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2379 'sext' 'sext_ln17_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2380 [1/1] (0.79ns)   --->   "%r_V_2682 = sub i19 0, i19 %sext_ln1273_1100"   --->   Operation 2380 'sub' 'r_V_2682' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2381 [1/1] (0.00ns)   --->   "%mult_V_2069 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2682, i32 5, i32 18"   --->   Operation 2381 'partselect' 'mult_V_2069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln17_1521 = sext i14 %mult_V_2069" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2382 'sext' 'sext_ln17_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (0.80ns)   --->   "%r_V_2683 = sub i20 %sub_ln1273_1526, i20 %sext_ln1273_1095"   --->   Operation 2383 'sub' 'r_V_2683' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%mult_V_2070 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2683, i32 5, i32 19"   --->   Operation 2384 'partselect' 'mult_V_2070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln818_642 = sext i15 %mult_V_2070"   --->   Operation 2385 'sext' 'sext_ln818_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%shl_ln1273_636 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_189, i4 0"   --->   Operation 2386 'bitconcatenate' 'shl_ln1273_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln1273_1101 = sext i20 %shl_ln1273_636"   --->   Operation 2387 'sext' 'sext_ln1273_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (0.80ns)   --->   "%r_V_2684 = sub i21 %sext_ln1273_1098, i21 %sext_ln1273_1101"   --->   Operation 2388 'sub' 'r_V_2684' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2389 [1/1] (0.00ns)   --->   "%mult_V_2071 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2684, i32 5, i32 20"   --->   Operation 2389 'partselect' 'mult_V_2071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2390 [1/1] (0.80ns)   --->   "%r_V_2685 = sub i21 0, i21 %sext_ln1273_1101"   --->   Operation 2390 'sub' 'r_V_2685' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%mult_V_2072 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2685, i32 5, i32 20"   --->   Operation 2391 'partselect' 'mult_V_2072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (0.00ns)   --->   "%a_V_190 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30"   --->   Operation 2392 'load' 'a_V_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln1273_1102 = sext i16 %a_V_190"   --->   Operation 2393 'sext' 'sext_ln1273_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln1273_1103 = sext i16 %a_V_190"   --->   Operation 2394 'sext' 'sext_ln1273_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (0.00ns)   --->   "%sext_ln1273_1104 = sext i16 %a_V_190"   --->   Operation 2395 'sext' 'sext_ln1273_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%shl_ln1273_637 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_190, i2 0"   --->   Operation 2396 'bitconcatenate' 'shl_ln1273_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln1273_1105 = sext i18 %shl_ln1273_637"   --->   Operation 2397 'sext' 'sext_ln1273_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (0.79ns)   --->   "%r_V_2686 = sub i19 %sext_ln1273_1104, i19 %sext_ln1273_1105"   --->   Operation 2398 'sub' 'r_V_2686' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%mult_V_2073 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2686, i32 5, i32 18"   --->   Operation 2399 'partselect' 'mult_V_2073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln17_1522 = sext i14 %mult_V_2073" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2400 'sext' 'sext_ln17_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%shl_ln1273_638 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_190, i3 0"   --->   Operation 2401 'bitconcatenate' 'shl_ln1273_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (0.00ns)   --->   "%sext_ln1273_1106 = sext i19 %shl_ln1273_638"   --->   Operation 2402 'sext' 'sext_ln1273_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2403 [1/1] (0.00ns)   --->   "%shl_ln1273_639 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_190, i1 0"   --->   Operation 2403 'bitconcatenate' 'shl_ln1273_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%sext_ln1273_1107 = sext i17 %shl_ln1273_639"   --->   Operation 2404 'sext' 'sext_ln1273_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%sext_ln1273_1108 = sext i17 %shl_ln1273_639"   --->   Operation 2405 'sext' 'sext_ln1273_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.80ns)   --->   "%r_V_2687 = add i20 %sext_ln1273_1106, i20 %sext_ln1273_1108"   --->   Operation 2406 'add' 'r_V_2687' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2407 [1/1] (0.00ns)   --->   "%mult_V_2074 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2687, i32 5, i32 19"   --->   Operation 2407 'partselect' 'mult_V_2074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln818_643 = sext i15 %mult_V_2074"   --->   Operation 2408 'sext' 'sext_ln818_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.00ns)   --->   "%mult_V_2075 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_190, i32 5, i32 15"   --->   Operation 2409 'partselect' 'mult_V_2075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%sext_ln17_1523 = sext i11 %mult_V_2075" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2410 'sext' 'sext_ln17_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.80ns)   --->   "%r_V_2688 = sub i20 %sext_ln1273_1106, i20 %sext_ln1273_1108"   --->   Operation 2411 'sub' 'r_V_2688' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2412 [1/1] (0.00ns)   --->   "%mult_V_2076 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2688, i32 5, i32 19"   --->   Operation 2412 'partselect' 'mult_V_2076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln818_644 = sext i15 %mult_V_2076"   --->   Operation 2413 'sext' 'sext_ln818_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%mult_V_2077 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_190, i32 4, i32 15"   --->   Operation 2414 'partselect' 'mult_V_2077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln17_1524 = sext i12 %mult_V_2077" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2415 'sext' 'sext_ln17_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.79ns)   --->   "%r_V_2689 = sub i18 0, i18 %sext_ln1273_1107"   --->   Operation 2416 'sub' 'r_V_2689' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2417 [1/1] (0.00ns)   --->   "%mult_V_2078 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2689, i32 5, i32 17"   --->   Operation 2417 'partselect' 'mult_V_2078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln17_1525 = sext i13 %mult_V_2078" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2418 'sext' 'sext_ln17_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2419 [1/1] (0.79ns)   --->   "%r_V_2690 = sub i19 %sext_ln1273_1105, i19 %sext_ln1273_1104"   --->   Operation 2419 'sub' 'r_V_2690' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%mult_V_2079 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2690, i32 5, i32 18"   --->   Operation 2420 'partselect' 'mult_V_2079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln17_1526 = sext i14 %mult_V_2079" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2421 'sext' 'sext_ln17_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%shl_ln1273_640 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_190, i4 0"   --->   Operation 2422 'bitconcatenate' 'shl_ln1273_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln1273_1109 = sext i20 %shl_ln1273_640"   --->   Operation 2423 'sext' 'sext_ln1273_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.80ns)   --->   "%r_V_2691 = sub i21 %sext_ln1273_1102, i21 %sext_ln1273_1109"   --->   Operation 2424 'sub' 'r_V_2691' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2425 [1/1] (0.00ns)   --->   "%mult_V_2080 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2691, i32 5, i32 20"   --->   Operation 2425 'partselect' 'mult_V_2080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (0.80ns)   --->   "%r_V_2692 = sub i20 %sext_ln1273_1103, i20 %sext_ln1273_1106"   --->   Operation 2426 'sub' 'r_V_2692' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%mult_V_2081 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2692, i32 5, i32 19"   --->   Operation 2427 'partselect' 'mult_V_2081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln818_645 = sext i15 %mult_V_2081"   --->   Operation 2428 'sext' 'sext_ln818_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%a_V_191 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29"   --->   Operation 2429 'load' 'a_V_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln1273_1110 = sext i16 %a_V_191"   --->   Operation 2430 'sext' 'sext_ln1273_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln1273_1111 = sext i16 %a_V_191"   --->   Operation 2431 'sext' 'sext_ln1273_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (0.00ns)   --->   "%shl_ln1273_641 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_191, i2 0"   --->   Operation 2432 'bitconcatenate' 'shl_ln1273_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln1273_1112 = sext i18 %shl_ln1273_641"   --->   Operation 2433 'sext' 'sext_ln1273_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.79ns)   --->   "%r_V_2693 = sub i19 %sext_ln1273_1112, i19 %sext_ln1273_1111"   --->   Operation 2434 'sub' 'r_V_2693' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%mult_V_2082 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2693, i32 5, i32 18"   --->   Operation 2435 'partselect' 'mult_V_2082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln17_1527 = sext i14 %mult_V_2082" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2436 'sext' 'sext_ln17_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2437 [1/1] (0.00ns)   --->   "%shl_ln1273_642 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_191, i3 0"   --->   Operation 2437 'bitconcatenate' 'shl_ln1273_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln1273_1113 = sext i19 %shl_ln1273_642"   --->   Operation 2438 'sext' 'sext_ln1273_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.80ns)   --->   "%r_V_2694 = sub i20 %sext_ln1273_1113, i20 %sext_ln1273_1110"   --->   Operation 2439 'sub' 'r_V_2694' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2440 [1/1] (0.00ns)   --->   "%mult_V_2083 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2694, i32 5, i32 19"   --->   Operation 2440 'partselect' 'mult_V_2083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln818_646 = sext i15 %mult_V_2083"   --->   Operation 2441 'sext' 'sext_ln818_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (0.79ns)   --->   "%r_V_2695 = sub i19 %sext_ln1273_1111, i19 %sext_ln1273_1112"   --->   Operation 2442 'sub' 'r_V_2695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2443 [1/1] (0.00ns)   --->   "%mult_V_2084 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2695, i32 5, i32 18"   --->   Operation 2443 'partselect' 'mult_V_2084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln17_1528 = sext i14 %mult_V_2084" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2444 'sext' 'sext_ln17_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1542 = sub i19 0, i19 %sext_ln1273_1112"   --->   Operation 2445 'sub' 'sub_ln1273_1542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2446 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2696 = sub i19 %sub_ln1273_1542, i19 %sext_ln1273_1111"   --->   Operation 2446 'sub' 'r_V_2696' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%mult_V_2085 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2696, i32 5, i32 18"   --->   Operation 2447 'partselect' 'mult_V_2085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln17_1529 = sext i14 %mult_V_2085" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2448 'sext' 'sext_ln17_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.00ns)   --->   "%mult_V_2086 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_191, i32 2, i32 15"   --->   Operation 2449 'partselect' 'mult_V_2086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln17_1530 = sext i14 %mult_V_2086" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2450 'sext' 'sext_ln17_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%shl_ln1273_643 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_191, i4 0"   --->   Operation 2451 'bitconcatenate' 'shl_ln1273_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln1273_1114 = sext i20 %shl_ln1273_643"   --->   Operation 2452 'sext' 'sext_ln1273_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (0.00ns)   --->   "%shl_ln1273_644 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_191, i1 0"   --->   Operation 2453 'bitconcatenate' 'shl_ln1273_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln1273_1115 = sext i17 %shl_ln1273_644"   --->   Operation 2454 'sext' 'sext_ln1273_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (0.80ns)   --->   "%r_V_2697 = add i21 %sext_ln1273_1114, i21 %sext_ln1273_1115"   --->   Operation 2455 'add' 'r_V_2697' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%mult_V_2087 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2697, i32 5, i32 20"   --->   Operation 2456 'partselect' 'mult_V_2087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (0.80ns)   --->   "%r_V_2698 = sub i21 %sext_ln1273_1114, i21 %sext_ln1273_1115"   --->   Operation 2457 'sub' 'r_V_2698' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2458 [1/1] (0.00ns)   --->   "%mult_V_2088 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2698, i32 5, i32 20"   --->   Operation 2458 'partselect' 'mult_V_2088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2459 [1/1] (0.00ns)   --->   "%a_V_192 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28"   --->   Operation 2459 'load' 'a_V_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln1273_1116 = sext i16 %a_V_192"   --->   Operation 2460 'sext' 'sext_ln1273_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%shl_ln1273_645 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_192, i2 0"   --->   Operation 2461 'bitconcatenate' 'shl_ln1273_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln1273_1117 = sext i18 %shl_ln1273_645"   --->   Operation 2462 'sext' 'sext_ln1273_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2463 [1/1] (0.79ns)   --->   "%r_V_2699 = sub i19 %sext_ln1273_1116, i19 %sext_ln1273_1117"   --->   Operation 2463 'sub' 'r_V_2699' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%mult_V_2089 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2699, i32 5, i32 18"   --->   Operation 2464 'partselect' 'mult_V_2089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln17_1531 = sext i14 %mult_V_2089" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2465 'sext' 'sext_ln17_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%shl_ln1273_646 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_192, i3 0"   --->   Operation 2466 'bitconcatenate' 'shl_ln1273_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln1273_1118 = sext i19 %shl_ln1273_646"   --->   Operation 2467 'sext' 'sext_ln1273_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%shl_ln1273_647 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_192, i1 0"   --->   Operation 2468 'bitconcatenate' 'shl_ln1273_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln1273_1119 = sext i17 %shl_ln1273_647"   --->   Operation 2469 'sext' 'sext_ln1273_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (0.80ns)   --->   "%r_V_2700 = sub i20 %sext_ln1273_1118, i20 %sext_ln1273_1119"   --->   Operation 2470 'sub' 'r_V_2700' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2471 [1/1] (0.00ns)   --->   "%mult_V_2090 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2700, i32 5, i32 19"   --->   Operation 2471 'partselect' 'mult_V_2090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln818_647 = sext i15 %mult_V_2090"   --->   Operation 2472 'sext' 'sext_ln818_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.79ns)   --->   "%r_V_2701 = sub i19 0, i19 %sext_ln1273_1117"   --->   Operation 2473 'sub' 'r_V_2701' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%mult_V_2091 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2701, i32 5, i32 18"   --->   Operation 2474 'partselect' 'mult_V_2091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln17_1532 = sext i14 %mult_V_2091" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2475 'sext' 'sext_ln17_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%mult_V_2092 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_192, i32 3, i32 15"   --->   Operation 2476 'partselect' 'mult_V_2092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln17_1533 = sext i13 %mult_V_2092" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2477 'sext' 'sext_ln17_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.80ns)   --->   "%r_V_2702 = sub i19 %r_V_2701, i19 %sext_ln1273_1116"   --->   Operation 2478 'sub' 'r_V_2702' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%mult_V_2093 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2702, i32 5, i32 18"   --->   Operation 2479 'partselect' 'mult_V_2093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln17_1534 = sext i14 %mult_V_2093" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2480 'sext' 'sext_ln17_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (0.00ns)   --->   "%a_V_193 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27"   --->   Operation 2481 'load' 'a_V_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln1273_1120 = sext i16 %a_V_193"   --->   Operation 2482 'sext' 'sext_ln1273_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln1273_1121 = sext i16 %a_V_193"   --->   Operation 2483 'sext' 'sext_ln1273_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (1.94ns)   --->   "%r_V_2703 = mul i21 %sext_ln1273_1121, i21 11"   --->   Operation 2484 'mul' 'r_V_2703' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%mult_V_2094 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2703, i32 5, i32 20"   --->   Operation 2485 'partselect' 'mult_V_2094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (0.78ns)   --->   "%r_V_2704 = sub i17 0, i17 %sext_ln1273_1120"   --->   Operation 2486 'sub' 'r_V_2704' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%mult_V_2095 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2704, i32 5, i32 16"   --->   Operation 2487 'partselect' 'mult_V_2095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln17_1535 = sext i12 %mult_V_2095" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2488 'sext' 'sext_ln17_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%a_V_194 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26"   --->   Operation 2489 'load' 'a_V_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln1270_87 = sext i16 %a_V_194"   --->   Operation 2490 'sext' 'sext_ln1270_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln1273_1122 = sext i16 %a_V_194"   --->   Operation 2491 'sext' 'sext_ln1273_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (0.00ns)   --->   "%shl_ln1273_648 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_194, i3 0"   --->   Operation 2492 'bitconcatenate' 'shl_ln1273_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln1273_1123 = sext i19 %shl_ln1273_648"   --->   Operation 2493 'sext' 'sext_ln1273_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.80ns)   --->   "%r_V_2705 = sub i20 %sext_ln1273_1122, i20 %sext_ln1273_1123"   --->   Operation 2494 'sub' 'r_V_2705' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2495 [1/1] (0.00ns)   --->   "%mult_V_2096 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2705, i32 5, i32 19"   --->   Operation 2495 'partselect' 'mult_V_2096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln818_648 = sext i15 %mult_V_2096"   --->   Operation 2496 'sext' 'sext_ln818_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (1.94ns)   --->   "%mul_ln1270_34 = mul i21 %sext_ln1270_87, i21 2097130"   --->   Operation 2497 'mul' 'mul_ln1270_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%mult_V_2097 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_34, i32 5, i32 20"   --->   Operation 2498 'partselect' 'mult_V_2097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%mult_V_2098 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_194, i32 5, i32 15"   --->   Operation 2499 'partselect' 'mult_V_2098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln17_1536 = sext i11 %mult_V_2098" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2500 'sext' 'sext_ln17_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (0.00ns)   --->   "%a_V_195 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25"   --->   Operation 2501 'load' 'a_V_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%sext_ln818_567 = sext i16 %a_V_195"   --->   Operation 2502 'sext' 'sext_ln818_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%mult_V_2099 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_195, i32 4, i32 15"   --->   Operation 2503 'partselect' 'mult_V_2099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln17_1537 = sext i12 %mult_V_2099" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2504 'sext' 'sext_ln17_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%shl_ln1273_649 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_195, i3 0"   --->   Operation 2505 'bitconcatenate' 'shl_ln1273_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%sext_ln1273_1124 = sext i19 %shl_ln1273_649"   --->   Operation 2506 'sext' 'sext_ln1273_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%shl_ln1273_650 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_195, i1 0"   --->   Operation 2507 'bitconcatenate' 'shl_ln1273_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln1273_1125 = sext i17 %shl_ln1273_650"   --->   Operation 2508 'sext' 'sext_ln1273_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2509 [1/1] (0.80ns)   --->   "%r_V_2706 = sub i20 %sext_ln1273_1124, i20 %sext_ln1273_1125"   --->   Operation 2509 'sub' 'r_V_2706' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%mult_V_2100 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2706, i32 5, i32 19"   --->   Operation 2510 'partselect' 'mult_V_2100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (0.00ns)   --->   "%sext_ln818_649 = sext i15 %mult_V_2100"   --->   Operation 2511 'sext' 'sext_ln818_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1552 = sub i20 0, i20 %sext_ln1273_1124"   --->   Operation 2512 'sub' 'sub_ln1273_1552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2513 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2707 = sub i20 %sub_ln1273_1552, i20 %sext_ln818_567"   --->   Operation 2513 'sub' 'r_V_2707' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2514 [1/1] (0.00ns)   --->   "%mult_V_2101 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2707, i32 5, i32 19"   --->   Operation 2514 'partselect' 'mult_V_2101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%sext_ln818_650 = sext i15 %mult_V_2101"   --->   Operation 2515 'sext' 'sext_ln818_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%shl_ln1273_651 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_195, i4 0"   --->   Operation 2516 'bitconcatenate' 'shl_ln1273_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln1273_1126 = sext i20 %shl_ln1273_651"   --->   Operation 2517 'sext' 'sext_ln1273_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1554 = sub i21 0, i21 %sext_ln1273_1126"   --->   Operation 2518 'sub' 'sub_ln1273_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%shl_ln1273_652 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_195, i2 0"   --->   Operation 2519 'bitconcatenate' 'shl_ln1273_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln1273_1127 = sext i18 %shl_ln1273_652"   --->   Operation 2520 'sext' 'sext_ln1273_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2708 = sub i21 %sub_ln1273_1554, i21 %sext_ln1273_1127"   --->   Operation 2521 'sub' 'r_V_2708' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2522 [1/1] (0.00ns)   --->   "%mult_V_2102 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2708, i32 5, i32 20"   --->   Operation 2522 'partselect' 'mult_V_2102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2523 [1/1] (0.00ns)   --->   "%a_V_196 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24"   --->   Operation 2523 'load' 'a_V_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln1273_1128 = sext i16 %a_V_196"   --->   Operation 2524 'sext' 'sext_ln1273_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (0.00ns)   --->   "%sext_ln1273_1129 = sext i16 %a_V_196"   --->   Operation 2525 'sext' 'sext_ln1273_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2526 [1/1] (0.00ns)   --->   "%shl_ln1273_653 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_196, i3 0"   --->   Operation 2526 'bitconcatenate' 'shl_ln1273_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln1273_1130 = sext i19 %shl_ln1273_653"   --->   Operation 2527 'sext' 'sext_ln1273_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (0.80ns)   --->   "%r_V_2710 = sub i20 0, i20 %sext_ln1273_1130"   --->   Operation 2528 'sub' 'r_V_2710' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2529 [1/1] (0.80ns)   --->   "%r_V_2709 = sub i20 %r_V_2710, i20 %sext_ln1273_1129"   --->   Operation 2529 'sub' 'r_V_2709' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2530 [1/1] (0.00ns)   --->   "%mult_V_2103 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2709, i32 5, i32 19"   --->   Operation 2530 'partselect' 'mult_V_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln818_651 = sext i15 %mult_V_2103"   --->   Operation 2531 'sext' 'sext_ln818_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%mult_V_2104 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2710, i32 5, i32 19"   --->   Operation 2532 'partselect' 'mult_V_2104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln818_652 = sext i15 %mult_V_2104"   --->   Operation 2533 'sext' 'sext_ln818_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2534 [1/1] (1.94ns)   --->   "%r_V_2711 = mul i21 %sext_ln1273_1128, i21 13"   --->   Operation 2534 'mul' 'r_V_2711' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2535 [1/1] (0.00ns)   --->   "%mult_V_2105 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2711, i32 5, i32 20"   --->   Operation 2535 'partselect' 'mult_V_2105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2536 [1/1] (0.00ns)   --->   "%shl_ln1273_654 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_196, i1 0"   --->   Operation 2536 'bitconcatenate' 'shl_ln1273_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln1273_1131 = sext i17 %shl_ln1273_654"   --->   Operation 2537 'sext' 'sext_ln1273_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln1273_1132 = sext i17 %shl_ln1273_654"   --->   Operation 2538 'sext' 'sext_ln1273_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.80ns)   --->   "%r_V_2712 = sub i20 %sext_ln1273_1130, i20 %sext_ln1273_1132"   --->   Operation 2539 'sub' 'r_V_2712' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2540 [1/1] (0.00ns)   --->   "%mult_V_2106 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2712, i32 5, i32 19"   --->   Operation 2540 'partselect' 'mult_V_2106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2541 [1/1] (0.00ns)   --->   "%sext_ln818_653 = sext i15 %mult_V_2106"   --->   Operation 2541 'sext' 'sext_ln818_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2542 [1/1] (1.94ns)   --->   "%r_V_2713 = mul i21 %sext_ln1273_1128, i21 2097139"   --->   Operation 2542 'mul' 'r_V_2713' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2543 [1/1] (0.00ns)   --->   "%mult_V_2107 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2713, i32 5, i32 20"   --->   Operation 2543 'partselect' 'mult_V_2107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%mult_V_2108 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_196, i32 4, i32 15"   --->   Operation 2544 'partselect' 'mult_V_2108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln17_1538 = sext i12 %mult_V_2108" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2545 'sext' 'sext_ln17_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%shl_ln1273_655 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_196, i4 0"   --->   Operation 2546 'bitconcatenate' 'shl_ln1273_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln1273_1133 = sext i20 %shl_ln1273_655"   --->   Operation 2547 'sext' 'sext_ln1273_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1559 = sub i21 0, i21 %sext_ln1273_1133"   --->   Operation 2548 'sub' 'sub_ln1273_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2549 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2714 = sub i21 %sub_ln1273_1559, i21 %sext_ln1273_1128"   --->   Operation 2549 'sub' 'r_V_2714' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%mult_V_2109 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2714, i32 5, i32 20"   --->   Operation 2550 'partselect' 'mult_V_2109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.80ns)   --->   "%r_V_2715 = sub i20 %r_V_2710, i20 %sext_ln1273_1132"   --->   Operation 2551 'sub' 'r_V_2715' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%mult_V_2110 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2715, i32 5, i32 19"   --->   Operation 2552 'partselect' 'mult_V_2110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln818_654 = sext i15 %mult_V_2110"   --->   Operation 2553 'sext' 'sext_ln818_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2554 [1/1] (0.80ns)   --->   "%r_V_2716 = sub i21 %sext_ln1273_1133, i21 %sext_ln1273_1131"   --->   Operation 2554 'sub' 'r_V_2716' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2555 [1/1] (0.00ns)   --->   "%mult_V_2111 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2716, i32 5, i32 20"   --->   Operation 2555 'partselect' 'mult_V_2111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2556 [1/1] (0.00ns)   --->   "%mult_V_2112 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_196, i32 2, i32 15"   --->   Operation 2556 'partselect' 'mult_V_2112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2557 [1/1] (0.00ns)   --->   "%sext_ln818_570 = sext i14 %mult_V_2112"   --->   Operation 2557 'sext' 'sext_ln818_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (0.00ns)   --->   "%a_V_197 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23"   --->   Operation 2558 'load' 'a_V_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln1273_1134 = sext i16 %a_V_197"   --->   Operation 2559 'sext' 'sext_ln1273_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%sext_ln1273_1135 = sext i16 %a_V_197"   --->   Operation 2560 'sext' 'sext_ln1273_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (1.94ns)   --->   "%r_V_2717 = mul i21 %sext_ln1273_1135, i21 13"   --->   Operation 2561 'mul' 'r_V_2717' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%mult_V_2113 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2717, i32 5, i32 20"   --->   Operation 2562 'partselect' 'mult_V_2113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%shl_ln1273_656 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_197, i2 0"   --->   Operation 2563 'bitconcatenate' 'shl_ln1273_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln1273_1136 = sext i18 %shl_ln1273_656"   --->   Operation 2564 'sext' 'sext_ln1273_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1563 = sub i19 0, i19 %sext_ln1273_1136"   --->   Operation 2565 'sub' 'sub_ln1273_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2566 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2718 = sub i19 %sub_ln1273_1563, i19 %sext_ln1273_1134"   --->   Operation 2566 'sub' 'r_V_2718' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%mult_V_2114 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2718, i32 5, i32 18"   --->   Operation 2567 'partselect' 'mult_V_2114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln17_1539 = sext i14 %mult_V_2114" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2568 'sext' 'sext_ln17_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2569 [1/1] (0.79ns)   --->   "%r_V_2719 = sub i19 %sext_ln1273_1134, i19 %sext_ln1273_1136"   --->   Operation 2569 'sub' 'r_V_2719' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2570 [1/1] (0.00ns)   --->   "%mult_V_2115 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2719, i32 5, i32 18"   --->   Operation 2570 'partselect' 'mult_V_2115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2571 [1/1] (0.00ns)   --->   "%sext_ln17_1540 = sext i14 %mult_V_2115" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2571 'sext' 'sext_ln17_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%shl_ln1273_657 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_197, i4 0"   --->   Operation 2572 'bitconcatenate' 'shl_ln1273_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln1273_1137 = sext i20 %shl_ln1273_657"   --->   Operation 2573 'sext' 'sext_ln1273_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2574 [1/1] (0.00ns)   --->   "%shl_ln1273_658 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_197, i1 0"   --->   Operation 2574 'bitconcatenate' 'shl_ln1273_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln1273_1138 = sext i17 %shl_ln1273_658"   --->   Operation 2575 'sext' 'sext_ln1273_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.00ns)   --->   "%sext_ln1273_1139 = sext i17 %shl_ln1273_658"   --->   Operation 2576 'sext' 'sext_ln1273_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2577 [1/1] (0.80ns)   --->   "%r_V_2720 = sub i21 %sext_ln1273_1137, i21 %sext_ln1273_1139"   --->   Operation 2577 'sub' 'r_V_2720' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%mult_V_2116 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2720, i32 5, i32 20"   --->   Operation 2578 'partselect' 'mult_V_2116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.79ns)   --->   "%r_V_2721 = sub i18 0, i18 %sext_ln1273_1138"   --->   Operation 2579 'sub' 'r_V_2721' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2580 [1/1] (0.00ns)   --->   "%mult_V_2117 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2721, i32 5, i32 17"   --->   Operation 2580 'partselect' 'mult_V_2117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln17_1541 = sext i13 %mult_V_2117" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2581 'sext' 'sext_ln17_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (0.79ns)   --->   "%r_V_2722 = sub i19 %sext_ln1273_1136, i19 %sext_ln1273_1134"   --->   Operation 2582 'sub' 'r_V_2722' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2583 [1/1] (0.00ns)   --->   "%mult_V_2118 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2722, i32 5, i32 18"   --->   Operation 2583 'partselect' 'mult_V_2118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2584 [1/1] (0.00ns)   --->   "%sext_ln17_1542 = sext i14 %mult_V_2118" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2584 'sext' 'sext_ln17_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%a_V_198 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22"   --->   Operation 2585 'load' 'a_V_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (0.00ns)   --->   "%sext_ln1270_88 = sext i16 %a_V_198"   --->   Operation 2586 'sext' 'sext_ln1270_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln1273_1140 = sext i16 %a_V_198"   --->   Operation 2587 'sext' 'sext_ln1273_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (1.94ns)   --->   "%mul_ln1270_35 = mul i21 %sext_ln1270_88, i21 2097133"   --->   Operation 2588 'mul' 'mul_ln1270_35' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2589 [1/1] (0.00ns)   --->   "%mult_V_2119 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_35, i32 5, i32 20"   --->   Operation 2589 'partselect' 'mult_V_2119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2590 [1/1] (0.00ns)   --->   "%shl_ln1273_659 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_198, i2 0"   --->   Operation 2590 'bitconcatenate' 'shl_ln1273_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln1273_1141 = sext i18 %shl_ln1273_659"   --->   Operation 2591 'sext' 'sext_ln1273_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.79ns)   --->   "%r_V_2723 = sub i19 %sext_ln1273_1140, i19 %sext_ln1273_1141"   --->   Operation 2592 'sub' 'r_V_2723' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2593 [1/1] (0.00ns)   --->   "%mult_V_2120 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2723, i32 5, i32 18"   --->   Operation 2593 'partselect' 'mult_V_2120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln17_1543 = sext i14 %mult_V_2120" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2594 'sext' 'sext_ln17_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1570 = sub i19 0, i19 %sext_ln1273_1141"   --->   Operation 2595 'sub' 'sub_ln1273_1570' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2596 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2724 = sub i19 %sub_ln1273_1570, i19 %sext_ln1273_1140"   --->   Operation 2596 'sub' 'r_V_2724' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2597 [1/1] (0.00ns)   --->   "%mult_V_2121 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2724, i32 5, i32 18"   --->   Operation 2597 'partselect' 'mult_V_2121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln17_1544 = sext i14 %mult_V_2121" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2598 'sext' 'sext_ln17_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%shl_ln1273_660 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_198, i4 0"   --->   Operation 2599 'bitconcatenate' 'shl_ln1273_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (0.00ns)   --->   "%sext_ln1273_1142 = sext i20 %shl_ln1273_660"   --->   Operation 2600 'sext' 'sext_ln1273_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (0.00ns)   --->   "%shl_ln1273_661 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_198, i1 0"   --->   Operation 2601 'bitconcatenate' 'shl_ln1273_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln1273_1143 = sext i17 %shl_ln1273_661"   --->   Operation 2602 'sext' 'sext_ln1273_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (0.80ns)   --->   "%r_V_2725 = sub i21 %sext_ln1273_1143, i21 %sext_ln1273_1142"   --->   Operation 2603 'sub' 'r_V_2725' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2604 [1/1] (0.00ns)   --->   "%mult_V_2122 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2725, i32 5, i32 20"   --->   Operation 2604 'partselect' 'mult_V_2122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2605 [1/1] (0.80ns)   --->   "%r_V_2726 = sub i21 %sext_ln1270_88, i21 %sext_ln1273_1142"   --->   Operation 2605 'sub' 'r_V_2726' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2606 [1/1] (0.00ns)   --->   "%mult_V_2123 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2726, i32 5, i32 20"   --->   Operation 2606 'partselect' 'mult_V_2123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%mult_V_2124 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_198, i32 3, i32 15"   --->   Operation 2607 'partselect' 'mult_V_2124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln17_1545 = sext i13 %mult_V_2124" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2608 'sext' 'sext_ln17_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (0.80ns)   --->   "%r_V_2727 = sub i21 0, i21 %sext_ln1273_1142"   --->   Operation 2609 'sub' 'r_V_2727' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2610 [1/1] (0.00ns)   --->   "%mult_V_2125 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2727, i32 5, i32 20"   --->   Operation 2610 'partselect' 'mult_V_2125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2611 [1/1] (1.94ns)   --->   "%r_V_2728 = mul i21 %sext_ln1270_88, i21 2097141"   --->   Operation 2611 'mul' 'r_V_2728' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2612 [1/1] (0.00ns)   --->   "%mult_V_2126 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2728, i32 5, i32 20"   --->   Operation 2612 'partselect' 'mult_V_2126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (0.00ns)   --->   "%a_V_199 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21"   --->   Operation 2613 'load' 'a_V_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%sext_ln1273_1144 = sext i16 %a_V_199"   --->   Operation 2614 'sext' 'sext_ln1273_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln1273_1145 = sext i16 %a_V_199"   --->   Operation 2615 'sext' 'sext_ln1273_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns)   --->   "%shl_ln1273_662 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_199, i3 0"   --->   Operation 2616 'bitconcatenate' 'shl_ln1273_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln1273_1146 = sext i19 %shl_ln1273_662"   --->   Operation 2617 'sext' 'sext_ln1273_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns)   --->   "%shl_ln1273_663 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_199, i1 0"   --->   Operation 2618 'bitconcatenate' 'shl_ln1273_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln1273_1147 = sext i17 %shl_ln1273_663"   --->   Operation 2619 'sext' 'sext_ln1273_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2620 [1/1] (0.80ns)   --->   "%r_V_2729 = sub i20 %sext_ln1273_1147, i20 %sext_ln1273_1146"   --->   Operation 2620 'sub' 'r_V_2729' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%mult_V_2127 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2729, i32 5, i32 19"   --->   Operation 2621 'partselect' 'mult_V_2127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln818_655 = sext i15 %mult_V_2127"   --->   Operation 2622 'sext' 'sext_ln818_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2623 [1/1] (0.00ns)   --->   "%shl_ln1273_664 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_199, i2 0"   --->   Operation 2623 'bitconcatenate' 'shl_ln1273_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln1273_1148 = sext i18 %shl_ln1273_664"   --->   Operation 2624 'sext' 'sext_ln1273_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (0.79ns)   --->   "%r_V_2730 = add i19 %sext_ln1273_1148, i19 %sext_ln1273_1145"   --->   Operation 2625 'add' 'r_V_2730' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2626 [1/1] (0.00ns)   --->   "%mult_V_2128 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2730, i32 5, i32 18"   --->   Operation 2626 'partselect' 'mult_V_2128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln17_1546 = sext i14 %mult_V_2128" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2627 'sext' 'sext_ln17_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.00ns)   --->   "%mult_V_2129 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_199, i32 5, i32 15"   --->   Operation 2628 'partselect' 'mult_V_2129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln17_1547 = sext i11 %mult_V_2129" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2629 'sext' 'sext_ln17_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%shl_ln1273_665 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_199, i4 0"   --->   Operation 2630 'bitconcatenate' 'shl_ln1273_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln1273_1149 = sext i20 %shl_ln1273_665"   --->   Operation 2631 'sext' 'sext_ln1273_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2632 [1/1] (0.80ns)   --->   "%r_V_2731 = add i21 %sext_ln1273_1149, i21 %sext_ln1273_1144"   --->   Operation 2632 'add' 'r_V_2731' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2633 [1/1] (0.00ns)   --->   "%mult_V_2130 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2731, i32 5, i32 20"   --->   Operation 2633 'partselect' 'mult_V_2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2634 [1/1] (1.94ns)   --->   "%r_V_2732 = mul i21 %sext_ln1273_1144, i21 2097141"   --->   Operation 2634 'mul' 'r_V_2732' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2635 [1/1] (0.00ns)   --->   "%mult_V_2131 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2732, i32 5, i32 20"   --->   Operation 2635 'partselect' 'mult_V_2131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1576 = sub i19 0, i19 %sext_ln1273_1148"   --->   Operation 2636 'sub' 'sub_ln1273_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2637 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2733 = sub i19 %sub_ln1273_1576, i19 %sext_ln1273_1145"   --->   Operation 2637 'sub' 'r_V_2733' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%mult_V_2132 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2733, i32 5, i32 18"   --->   Operation 2638 'partselect' 'mult_V_2132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln818_656 = sext i14 %mult_V_2132"   --->   Operation 2639 'sext' 'sext_ln818_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2640 [1/1] (1.94ns)   --->   "%r_V_2734 = mul i21 %sext_ln1273_1144, i21 13"   --->   Operation 2640 'mul' 'r_V_2734' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%mult_V_2133 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2734, i32 5, i32 20"   --->   Operation 2641 'partselect' 'mult_V_2133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.00ns)   --->   "%a_V_200 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20"   --->   Operation 2642 'load' 'a_V_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln1273_1150 = sext i16 %a_V_200"   --->   Operation 2643 'sext' 'sext_ln1273_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln1273_1151 = sext i16 %a_V_200"   --->   Operation 2644 'sext' 'sext_ln1273_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln1273_1152 = sext i16 %a_V_200"   --->   Operation 2645 'sext' 'sext_ln1273_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%shl_ln1273_666 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_200, i3 0"   --->   Operation 2646 'bitconcatenate' 'shl_ln1273_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln1273_1153 = sext i19 %shl_ln1273_666"   --->   Operation 2647 'sext' 'sext_ln1273_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (0.80ns)   --->   "%r_V_2742 = sub i20 0, i20 %sext_ln1273_1153"   --->   Operation 2648 'sub' 'r_V_2742' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%shl_ln1273_667 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_200, i1 0"   --->   Operation 2649 'bitconcatenate' 'shl_ln1273_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln1273_1154 = sext i17 %shl_ln1273_667"   --->   Operation 2650 'sext' 'sext_ln1273_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln1273_1155 = sext i17 %shl_ln1273_667"   --->   Operation 2651 'sext' 'sext_ln1273_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (0.80ns)   --->   "%r_V_2735 = sub i20 %r_V_2742, i20 %sext_ln1273_1155"   --->   Operation 2652 'sub' 'r_V_2735' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%mult_V_2134 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2735, i32 5, i32 19"   --->   Operation 2653 'partselect' 'mult_V_2134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln818_657 = sext i15 %mult_V_2134"   --->   Operation 2654 'sext' 'sext_ln818_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2655 [1/1] (0.00ns)   --->   "%shl_ln1273_668 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_200, i2 0"   --->   Operation 2655 'bitconcatenate' 'shl_ln1273_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln1273_1156 = sext i18 %shl_ln1273_668"   --->   Operation 2656 'sext' 'sext_ln1273_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (0.79ns)   --->   "%r_V_2736 = sub i19 %sext_ln1273_1152, i19 %sext_ln1273_1156"   --->   Operation 2657 'sub' 'r_V_2736' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2658 [1/1] (0.00ns)   --->   "%mult_V_2135 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2736, i32 5, i32 18"   --->   Operation 2658 'partselect' 'mult_V_2135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln17_1548 = sext i14 %mult_V_2135" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2659 'sext' 'sext_ln17_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (0.80ns)   --->   "%r_V_2737 = sub i20 %r_V_2742, i20 %sext_ln1273_1151"   --->   Operation 2660 'sub' 'r_V_2737' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2661 [1/1] (0.00ns)   --->   "%mult_V_2136 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2737, i32 5, i32 19"   --->   Operation 2661 'partselect' 'mult_V_2136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln818_658 = sext i15 %mult_V_2136"   --->   Operation 2662 'sext' 'sext_ln818_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%shl_ln1273_669 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_200, i4 0"   --->   Operation 2663 'bitconcatenate' 'shl_ln1273_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln1273_1157 = sext i20 %shl_ln1273_669"   --->   Operation 2664 'sext' 'sext_ln1273_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln1273_1158 = sext i18 %shl_ln1273_668"   --->   Operation 2665 'sext' 'sext_ln1273_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.80ns)   --->   "%r_V_2738 = sub i21 %sext_ln1273_1158, i21 %sext_ln1273_1157"   --->   Operation 2666 'sub' 'r_V_2738' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%mult_V_2137 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2738, i32 5, i32 20"   --->   Operation 2667 'partselect' 'mult_V_2137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (1.94ns)   --->   "%r_V_2739 = mul i21 %sext_ln1273_1150, i21 2097141"   --->   Operation 2668 'mul' 'r_V_2739' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2669 [1/1] (0.00ns)   --->   "%mult_V_2138 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2739, i32 5, i32 20"   --->   Operation 2669 'partselect' 'mult_V_2138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2670 [1/1] (0.79ns)   --->   "%r_V_2740 = sub i18 0, i18 %sext_ln1273_1154"   --->   Operation 2670 'sub' 'r_V_2740' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2671 [1/1] (0.00ns)   --->   "%mult_V_2139 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2740, i32 5, i32 17"   --->   Operation 2671 'partselect' 'mult_V_2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%sext_ln17_1549 = sext i13 %mult_V_2139" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2672 'sext' 'sext_ln17_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (0.79ns)   --->   "%r_V_2741 = add i19 %sext_ln1273_1156, i19 %sext_ln1273_1152"   --->   Operation 2673 'add' 'r_V_2741' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2674 [1/1] (0.00ns)   --->   "%mult_V_2140 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2741, i32 5, i32 18"   --->   Operation 2674 'partselect' 'mult_V_2140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln17_1550 = sext i14 %mult_V_2140" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2675 'sext' 'sext_ln17_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (0.00ns)   --->   "%mult_V_2141 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2742, i32 5, i32 19"   --->   Operation 2676 'partselect' 'mult_V_2141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln818_659 = sext i15 %mult_V_2141"   --->   Operation 2677 'sext' 'sext_ln818_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (0.00ns)   --->   "%a_V_201 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19"   --->   Operation 2678 'load' 'a_V_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2679 [1/1] (0.00ns)   --->   "%sext_ln1273_1159 = sext i16 %a_V_201"   --->   Operation 2679 'sext' 'sext_ln1273_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln1273_1160 = sext i16 %a_V_201"   --->   Operation 2680 'sext' 'sext_ln1273_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (0.00ns)   --->   "%shl_ln1273_670 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_201, i2 0"   --->   Operation 2681 'bitconcatenate' 'shl_ln1273_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln1273_1161 = sext i18 %shl_ln1273_670"   --->   Operation 2682 'sext' 'sext_ln1273_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln1273_1162 = sext i18 %shl_ln1273_670"   --->   Operation 2683 'sext' 'sext_ln1273_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2684 [1/1] (0.79ns)   --->   "%r_V_2743 = sub i19 0, i19 %sext_ln1273_1162"   --->   Operation 2684 'sub' 'r_V_2743' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%mult_V_2142 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2743, i32 5, i32 18"   --->   Operation 2685 'partselect' 'mult_V_2142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln818_660 = sext i14 %mult_V_2142"   --->   Operation 2686 'sext' 'sext_ln818_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2687 [1/1] (0.00ns)   --->   "%mult_V_2143 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_201, i32 3, i32 15"   --->   Operation 2687 'partselect' 'mult_V_2143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln17_1551 = sext i13 %mult_V_2143" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2688 'sext' 'sext_ln17_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2689 [1/1] (0.00ns)   --->   "%shl_ln1273_671 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_201, i3 0"   --->   Operation 2689 'bitconcatenate' 'shl_ln1273_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln1273_1163 = sext i19 %shl_ln1273_671"   --->   Operation 2690 'sext' 'sext_ln1273_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (0.80ns)   --->   "%r_V_2744 = sub i20 %sext_ln1273_1159, i20 %sext_ln1273_1163"   --->   Operation 2691 'sub' 'r_V_2744' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2692 [1/1] (0.00ns)   --->   "%mult_V_2144 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2744, i32 5, i32 19"   --->   Operation 2692 'partselect' 'mult_V_2144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln818_661 = sext i15 %mult_V_2144"   --->   Operation 2693 'sext' 'sext_ln818_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (0.00ns)   --->   "%shl_ln1273_672 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_201, i4 0"   --->   Operation 2694 'bitconcatenate' 'shl_ln1273_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln1273_1164 = sext i20 %shl_ln1273_672"   --->   Operation 2695 'sext' 'sext_ln1273_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (0.80ns)   --->   "%r_V_2745 = sub i21 %sext_ln1273_1161, i21 %sext_ln1273_1164"   --->   Operation 2696 'sub' 'r_V_2745' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2697 [1/1] (0.00ns)   --->   "%mult_V_2145 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2745, i32 5, i32 20"   --->   Operation 2697 'partselect' 'mult_V_2145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%mult_V_2146 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_201, i32 4, i32 15"   --->   Operation 2698 'partselect' 'mult_V_2146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (0.00ns)   --->   "%sext_ln17_1552 = sext i12 %mult_V_2146" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2699 'sext' 'sext_ln17_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2700 [1/1] (0.00ns)   --->   "%shl_ln1273_673 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_201, i1 0"   --->   Operation 2700 'bitconcatenate' 'shl_ln1273_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln1273_1165 = sext i17 %shl_ln1273_673"   --->   Operation 2701 'sext' 'sext_ln1273_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln1273_1166 = sext i17 %shl_ln1273_673"   --->   Operation 2702 'sext' 'sext_ln1273_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (0.79ns)   --->   "%r_V_2746 = sub i18 0, i18 %sext_ln1273_1166"   --->   Operation 2703 'sub' 'r_V_2746' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%mult_V_2147 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2746, i32 5, i32 17"   --->   Operation 2704 'partselect' 'mult_V_2147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (0.00ns)   --->   "%sext_ln17_1553 = sext i13 %mult_V_2147" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2705 'sext' 'sext_ln17_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%mult_V_2148 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_201, i32 2, i32 15"   --->   Operation 2706 'partselect' 'mult_V_2148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln17_1554 = sext i14 %mult_V_2148" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2707 'sext' 'sext_ln17_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2708 [1/1] (0.80ns)   --->   "%r_V_2747 = sub i20 %sext_ln1273_1165, i20 %sext_ln1273_1163"   --->   Operation 2708 'sub' 'r_V_2747' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%mult_V_2149 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2747, i32 5, i32 19"   --->   Operation 2709 'partselect' 'mult_V_2149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln818_662 = sext i15 %mult_V_2149"   --->   Operation 2710 'sext' 'sext_ln818_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (0.80ns)   --->   "%r_V_2748 = add i20 %sext_ln1273_1163, i20 %sext_ln1273_1165"   --->   Operation 2711 'add' 'r_V_2748' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%mult_V_2150 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2748, i32 5, i32 19"   --->   Operation 2712 'partselect' 'mult_V_2150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln818_663 = sext i15 %mult_V_2150"   --->   Operation 2713 'sext' 'sext_ln818_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.80ns)   --->   "%r_V_2749 = sub i19 %r_V_2743, i19 %sext_ln1273_1160"   --->   Operation 2714 'sub' 'r_V_2749' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%mult_V_2151 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2749, i32 5, i32 18"   --->   Operation 2715 'partselect' 'mult_V_2151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln17_1555 = sext i14 %mult_V_2151" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2716 'sext' 'sext_ln17_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%a_V_202 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18"   --->   Operation 2717 'load' 'a_V_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln1270_89 = sext i16 %a_V_202"   --->   Operation 2718 'sext' 'sext_ln1270_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln1273_1167 = sext i16 %a_V_202"   --->   Operation 2719 'sext' 'sext_ln1273_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%shl_ln1273_674 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_202, i3 0"   --->   Operation 2720 'bitconcatenate' 'shl_ln1273_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln1273_1168 = sext i19 %shl_ln1273_674"   --->   Operation 2721 'sext' 'sext_ln1273_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%shl_ln1273_675 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_202, i1 0"   --->   Operation 2722 'bitconcatenate' 'shl_ln1273_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln1273_1169 = sext i17 %shl_ln1273_675"   --->   Operation 2723 'sext' 'sext_ln1273_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln1273_1170 = sext i17 %shl_ln1273_675"   --->   Operation 2724 'sext' 'sext_ln1273_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2725 [1/1] (0.80ns)   --->   "%r_V_2750 = sub i20 %sext_ln1273_1168, i20 %sext_ln1273_1170"   --->   Operation 2725 'sub' 'r_V_2750' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%mult_V_2152 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2750, i32 5, i32 19"   --->   Operation 2726 'partselect' 'mult_V_2152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (0.00ns)   --->   "%sext_ln818_664 = sext i15 %mult_V_2152"   --->   Operation 2727 'sext' 'sext_ln818_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2728 [1/1] (0.00ns)   --->   "%shl_ln1273_676 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_202, i2 0"   --->   Operation 2728 'bitconcatenate' 'shl_ln1273_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln1273_1171 = sext i18 %shl_ln1273_676"   --->   Operation 2729 'sext' 'sext_ln1273_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (0.79ns)   --->   "%r_V_2751 = sub i19 0, i19 %sext_ln1273_1171"   --->   Operation 2730 'sub' 'r_V_2751' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%mult_V_2153 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2751, i32 5, i32 18"   --->   Operation 2731 'partselect' 'mult_V_2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln17_1556 = sext i14 %mult_V_2153" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2732 'sext' 'sext_ln17_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2733 [1/1] (0.80ns)   --->   "%r_V_2752 = add i20 %sext_ln1273_1168, i20 %sext_ln1273_1170"   --->   Operation 2733 'add' 'r_V_2752' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%mult_V_2154 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2752, i32 5, i32 19"   --->   Operation 2734 'partselect' 'mult_V_2154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (0.00ns)   --->   "%sext_ln818_665 = sext i15 %mult_V_2154"   --->   Operation 2735 'sext' 'sext_ln818_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2736 [1/1] (0.79ns)   --->   "%r_V_2753 = add i19 %sext_ln1273_1171, i19 %sext_ln1273_1167"   --->   Operation 2736 'add' 'r_V_2753' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%mult_V_2155 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2753, i32 5, i32 18"   --->   Operation 2737 'partselect' 'mult_V_2155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln17_1557 = sext i14 %mult_V_2155" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2738 'sext' 'sext_ln17_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (1.94ns)   --->   "%mul_ln1270_36 = mul i21 %sext_ln1270_89, i21 23"   --->   Operation 2739 'mul' 'mul_ln1270_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%mult_V_2156 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_36, i32 5, i32 20"   --->   Operation 2740 'partselect' 'mult_V_2156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.79ns)   --->   "%r_V_2754 = sub i19 %sext_ln1273_1167, i19 %sext_ln1273_1171"   --->   Operation 2741 'sub' 'r_V_2754' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2742 [1/1] (0.00ns)   --->   "%mult_V_2157 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2754, i32 5, i32 18"   --->   Operation 2742 'partselect' 'mult_V_2157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln17_1558 = sext i14 %mult_V_2157" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2743 'sext' 'sext_ln17_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (0.00ns)   --->   "%shl_ln1273_677 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_202, i4 0"   --->   Operation 2744 'bitconcatenate' 'shl_ln1273_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%sext_ln1273_1172 = sext i20 %shl_ln1273_677"   --->   Operation 2745 'sext' 'sext_ln1273_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (0.80ns)   --->   "%r_V_2755 = add i21 %sext_ln1273_1172, i21 %sext_ln1273_1169"   --->   Operation 2746 'add' 'r_V_2755' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2747 [1/1] (0.00ns)   --->   "%mult_V_2158 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2755, i32 5, i32 20"   --->   Operation 2747 'partselect' 'mult_V_2158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2748 [1/1] (0.00ns)   --->   "%a_V_203 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17"   --->   Operation 2748 'load' 'a_V_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln1273_1173 = sext i16 %a_V_203"   --->   Operation 2749 'sext' 'sext_ln1273_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln1273_1174 = sext i16 %a_V_203"   --->   Operation 2750 'sext' 'sext_ln1273_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln1273_1175 = sext i16 %a_V_203"   --->   Operation 2751 'sext' 'sext_ln1273_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (0.00ns)   --->   "%shl_ln1273_678 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_203, i3 0"   --->   Operation 2752 'bitconcatenate' 'shl_ln1273_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln1273_1176 = sext i19 %shl_ln1273_678"   --->   Operation 2753 'sext' 'sext_ln1273_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (0.80ns)   --->   "%r_V_2756 = sub i20 %sext_ln1273_1174, i20 %sext_ln1273_1176"   --->   Operation 2754 'sub' 'r_V_2756' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%mult_V_2159 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2756, i32 5, i32 19"   --->   Operation 2755 'partselect' 'mult_V_2159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln818_666 = sext i15 %mult_V_2159"   --->   Operation 2756 'sext' 'sext_ln818_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%shl_ln1273_679 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_203, i2 0"   --->   Operation 2757 'bitconcatenate' 'shl_ln1273_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln1273_1177 = sext i18 %shl_ln1273_679"   --->   Operation 2758 'sext' 'sext_ln1273_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%sext_ln1273_1178 = sext i18 %shl_ln1273_679"   --->   Operation 2759 'sext' 'sext_ln1273_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1594 = sub i19 0, i19 %sext_ln1273_1178"   --->   Operation 2760 'sub' 'sub_ln1273_1594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2761 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2757 = sub i19 %sub_ln1273_1594, i19 %sext_ln1273_1175"   --->   Operation 2761 'sub' 'r_V_2757' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2762 [1/1] (0.00ns)   --->   "%mult_V_2160 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2757, i32 5, i32 18"   --->   Operation 2762 'partselect' 'mult_V_2160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%sext_ln17_1559 = sext i14 %mult_V_2160" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2763 'sext' 'sext_ln17_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%mult_V_2161 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_203, i32 5, i32 15"   --->   Operation 2764 'partselect' 'mult_V_2161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln17_1560 = sext i11 %mult_V_2161" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2765 'sext' 'sext_ln17_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (0.00ns)   --->   "%shl_ln1273_680 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_203, i1 0"   --->   Operation 2766 'bitconcatenate' 'shl_ln1273_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln1273_1179 = sext i17 %shl_ln1273_680"   --->   Operation 2767 'sext' 'sext_ln1273_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (0.80ns)   --->   "%r_V_2758 = sub i20 %sext_ln1273_1176, i20 %sext_ln1273_1179"   --->   Operation 2768 'sub' 'r_V_2758' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2769 [1/1] (0.00ns)   --->   "%mult_V_2162 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2758, i32 5, i32 19"   --->   Operation 2769 'partselect' 'mult_V_2162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln818_667 = sext i15 %mult_V_2162"   --->   Operation 2770 'sext' 'sext_ln818_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.00ns)   --->   "%shl_ln1273_681 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_203, i4 0"   --->   Operation 2771 'bitconcatenate' 'shl_ln1273_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln1273_1180 = sext i20 %shl_ln1273_681"   --->   Operation 2772 'sext' 'sext_ln1273_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2773 [1/1] (0.80ns)   --->   "%r_V_2759 = sub i21 %sext_ln1273_1177, i21 %sext_ln1273_1180"   --->   Operation 2773 'sub' 'r_V_2759' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2774 [1/1] (0.00ns)   --->   "%mult_V_2163 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2759, i32 5, i32 20"   --->   Operation 2774 'partselect' 'mult_V_2163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2775 [1/1] (1.94ns)   --->   "%r_V_2760 = mul i21 %sext_ln1273_1173, i21 13"   --->   Operation 2775 'mul' 'r_V_2760' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%mult_V_2164 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2760, i32 5, i32 20"   --->   Operation 2776 'partselect' 'mult_V_2164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (0.80ns)   --->   "%r_V_2761 = sub i20 0, i20 %sext_ln1273_1176"   --->   Operation 2777 'sub' 'r_V_2761' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%mult_V_2165 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2761, i32 5, i32 19"   --->   Operation 2778 'partselect' 'mult_V_2165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln818_668 = sext i15 %mult_V_2165"   --->   Operation 2779 'sext' 'sext_ln818_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (0.80ns)   --->   "%r_V_2762 = sub i20 %sext_ln1273_1179, i20 %sext_ln1273_1176"   --->   Operation 2780 'sub' 'r_V_2762' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2781 [1/1] (0.00ns)   --->   "%mult_V_2166 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2762, i32 5, i32 19"   --->   Operation 2781 'partselect' 'mult_V_2166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%sext_ln818_669 = sext i15 %mult_V_2166"   --->   Operation 2782 'sext' 'sext_ln818_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (0.00ns)   --->   "%a_V_204 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_419"   --->   Operation 2783 'load' 'a_V_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln1273_1181 = sext i16 %a_V_204"   --->   Operation 2784 'sext' 'sext_ln1273_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln1273_1182 = sext i16 %a_V_204"   --->   Operation 2785 'sext' 'sext_ln1273_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln1273_1183 = sext i16 %a_V_204"   --->   Operation 2786 'sext' 'sext_ln1273_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (0.00ns)   --->   "%shl_ln1273_682 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_204, i2 0"   --->   Operation 2787 'bitconcatenate' 'shl_ln1273_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln1273_1184 = sext i18 %shl_ln1273_682"   --->   Operation 2788 'sext' 'sext_ln1273_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.79ns)   --->   "%r_V_2763 = sub i19 %sext_ln1273_1184, i19 %sext_ln1273_1183"   --->   Operation 2789 'sub' 'r_V_2763' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2790 [1/1] (0.00ns)   --->   "%mult_V_2167 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2763, i32 5, i32 18"   --->   Operation 2790 'partselect' 'mult_V_2167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln17_1561 = sext i14 %mult_V_2167" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2791 'sext' 'sext_ln17_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2792 [1/1] (0.00ns)   --->   "%shl_ln1273_683 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_204, i3 0"   --->   Operation 2792 'bitconcatenate' 'shl_ln1273_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln1273_1185 = sext i19 %shl_ln1273_683"   --->   Operation 2793 'sext' 'sext_ln1273_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (0.80ns)   --->   "%r_V_2764 = add i20 %sext_ln1273_1185, i20 %sext_ln1273_1182"   --->   Operation 2794 'add' 'r_V_2764' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2795 [1/1] (0.00ns)   --->   "%mult_V_2168 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2764, i32 5, i32 19"   --->   Operation 2795 'partselect' 'mult_V_2168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2796 [1/1] (0.00ns)   --->   "%sext_ln818_670 = sext i15 %mult_V_2168"   --->   Operation 2796 'sext' 'sext_ln818_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2797 [1/1] (0.79ns)   --->   "%r_V_2765 = sub i19 0, i19 %sext_ln1273_1184"   --->   Operation 2797 'sub' 'r_V_2765' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2798 [1/1] (0.00ns)   --->   "%mult_V_2169 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2765, i32 5, i32 18"   --->   Operation 2798 'partselect' 'mult_V_2169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln818_671 = sext i14 %mult_V_2169"   --->   Operation 2799 'sext' 'sext_ln818_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (0.79ns)   --->   "%r_V_2766 = add i19 %sext_ln1273_1184, i19 %sext_ln1273_1183"   --->   Operation 2800 'add' 'r_V_2766' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2801 [1/1] (0.00ns)   --->   "%mult_V_2170 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2766, i32 5, i32 18"   --->   Operation 2801 'partselect' 'mult_V_2170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln17_1562 = sext i14 %mult_V_2170" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2802 'sext' 'sext_ln17_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (0.00ns)   --->   "%shl_ln1273_684 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_204, i1 0"   --->   Operation 2803 'bitconcatenate' 'shl_ln1273_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln1273_1186 = sext i17 %shl_ln1273_684"   --->   Operation 2804 'sext' 'sext_ln1273_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln1273_1187 = sext i17 %shl_ln1273_684"   --->   Operation 2805 'sext' 'sext_ln1273_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (0.80ns)   --->   "%r_V_2767 = sub i20 %sext_ln1273_1187, i20 %sext_ln1273_1185"   --->   Operation 2806 'sub' 'r_V_2767' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%mult_V_2171 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2767, i32 5, i32 19"   --->   Operation 2807 'partselect' 'mult_V_2171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln818_672 = sext i15 %mult_V_2171"   --->   Operation 2808 'sext' 'sext_ln818_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1603 = sub i20 0, i20 %sext_ln1273_1185"   --->   Operation 2809 'sub' 'sub_ln1273_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2810 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2768 = sub i20 %sub_ln1273_1603, i20 %sext_ln1273_1182"   --->   Operation 2810 'sub' 'r_V_2768' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2811 [1/1] (0.00ns)   --->   "%mult_V_2172 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2768, i32 5, i32 19"   --->   Operation 2811 'partselect' 'mult_V_2172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln818_673 = sext i15 %mult_V_2172"   --->   Operation 2812 'sext' 'sext_ln818_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.78ns)   --->   "%r_V_2769 = sub i17 0, i17 %sext_ln1273_1181"   --->   Operation 2813 'sub' 'r_V_2769' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2814 [1/1] (0.00ns)   --->   "%mult_V_2173 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2769, i32 5, i32 16"   --->   Operation 2814 'partselect' 'mult_V_2173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln17_1563 = sext i12 %mult_V_2173" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2815 'sext' 'sext_ln17_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%mult_V_2174 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_204, i32 4, i32 15"   --->   Operation 2816 'partselect' 'mult_V_2174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (0.00ns)   --->   "%sext_ln17_1564 = sext i12 %mult_V_2174" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2817 'sext' 'sext_ln17_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2818 [1/1] (0.79ns)   --->   "%r_V_2770 = sub i18 0, i18 %sext_ln1273_1186"   --->   Operation 2818 'sub' 'r_V_2770' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2819 [1/1] (0.00ns)   --->   "%mult_V_2175 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2770, i32 5, i32 17"   --->   Operation 2819 'partselect' 'mult_V_2175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln17_1565 = sext i13 %mult_V_2175" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2820 'sext' 'sext_ln17_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (0.00ns)   --->   "%a_V_205 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_420"   --->   Operation 2821 'load' 'a_V_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%sext_ln1273_1188 = sext i16 %a_V_205"   --->   Operation 2822 'sext' 'sext_ln1273_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln1273_1189 = sext i16 %a_V_205"   --->   Operation 2823 'sext' 'sext_ln1273_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.00ns)   --->   "%sext_ln1273_1190 = sext i16 %a_V_205"   --->   Operation 2824 'sext' 'sext_ln1273_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%shl_ln1273_685 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_205, i3 0"   --->   Operation 2825 'bitconcatenate' 'shl_ln1273_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln1273_1191 = sext i19 %shl_ln1273_685"   --->   Operation 2826 'sext' 'sext_ln1273_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (0.80ns)   --->   "%r_V_2771 = sub i20 %sext_ln1273_1189, i20 %sext_ln1273_1191"   --->   Operation 2827 'sub' 'r_V_2771' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%mult_V_2176 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2771, i32 5, i32 19"   --->   Operation 2828 'partselect' 'mult_V_2176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%sext_ln818_674 = sext i15 %mult_V_2176"   --->   Operation 2829 'sext' 'sext_ln818_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%shl_ln1273_686 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_205, i1 0"   --->   Operation 2830 'bitconcatenate' 'shl_ln1273_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln1273_1192 = sext i17 %shl_ln1273_686"   --->   Operation 2831 'sext' 'sext_ln1273_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln1273_1193 = sext i17 %shl_ln1273_686"   --->   Operation 2832 'sext' 'sext_ln1273_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (0.79ns)   --->   "%r_V_2772 = sub i18 0, i18 %sext_ln1273_1193"   --->   Operation 2833 'sub' 'r_V_2772' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%mult_V_2177 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2772, i32 5, i32 17"   --->   Operation 2834 'partselect' 'mult_V_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln17_1566 = sext i13 %mult_V_2177" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2835 'sext' 'sext_ln17_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%shl_ln1273_687 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_205, i4 0"   --->   Operation 2836 'bitconcatenate' 'shl_ln1273_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (0.00ns)   --->   "%sext_ln1273_1194 = sext i20 %shl_ln1273_687"   --->   Operation 2837 'sext' 'sext_ln1273_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2838 [1/1] (0.80ns)   --->   "%sub_ln1273_1609 = sub i21 0, i21 %sext_ln1273_1194"   --->   Operation 2838 'sub' 'sub_ln1273_1609' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2839 [1/1] (0.81ns)   --->   "%r_V_2773 = sub i21 %sub_ln1273_1609, i21 %sext_ln1273_1188"   --->   Operation 2839 'sub' 'r_V_2773' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%mult_V_2178 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2773, i32 5, i32 20"   --->   Operation 2840 'partselect' 'mult_V_2178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (0.80ns)   --->   "%sub_ln1273_1611 = sub i20 0, i20 %sext_ln1273_1191"   --->   Operation 2841 'sub' 'sub_ln1273_1611' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2842 [1/1] (0.80ns)   --->   "%r_V_2774 = sub i20 %sub_ln1273_1611, i20 %sext_ln1273_1189"   --->   Operation 2842 'sub' 'r_V_2774' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2843 [1/1] (0.00ns)   --->   "%mult_V_2179 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2774, i32 5, i32 19"   --->   Operation 2843 'partselect' 'mult_V_2179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln818_675 = sext i15 %mult_V_2179"   --->   Operation 2844 'sext' 'sext_ln818_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2845 [1/1] (0.00ns)   --->   "%shl_ln1273_688 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_205, i2 0"   --->   Operation 2845 'bitconcatenate' 'shl_ln1273_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln1273_1195 = sext i18 %shl_ln1273_688"   --->   Operation 2846 'sext' 'sext_ln1273_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (0.79ns)   --->   "%r_V_2775 = sub i19 %sext_ln1273_1190, i19 %sext_ln1273_1195"   --->   Operation 2847 'sub' 'r_V_2775' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2848 [1/1] (0.00ns)   --->   "%mult_V_2180 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2775, i32 5, i32 18"   --->   Operation 2848 'partselect' 'mult_V_2180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2849 [1/1] (0.00ns)   --->   "%sext_ln818_676 = sext i14 %mult_V_2180"   --->   Operation 2849 'sext' 'sext_ln818_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (0.00ns)   --->   "%sext_ln1273_1196 = sext i18 %shl_ln1273_688"   --->   Operation 2850 'sext' 'sext_ln1273_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (0.79ns)   --->   "%r_V_2776 = add i19 %sext_ln1273_1195, i19 %sext_ln1273_1190"   --->   Operation 2851 'add' 'r_V_2776' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2852 [1/1] (0.00ns)   --->   "%mult_V_2181 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2776, i32 5, i32 18"   --->   Operation 2852 'partselect' 'mult_V_2181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln17_1567 = sext i14 %mult_V_2181" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2853 'sext' 'sext_ln17_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2854 [1/1] (0.80ns)   --->   "%r_V_2777 = sub i20 %sub_ln1273_1611, i20 %sext_ln1273_1192"   --->   Operation 2854 'sub' 'r_V_2777' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2855 [1/1] (0.00ns)   --->   "%mult_V_2182 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2777, i32 5, i32 19"   --->   Operation 2855 'partselect' 'mult_V_2182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln818_677 = sext i15 %mult_V_2182"   --->   Operation 2856 'sext' 'sext_ln818_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (0.00ns)   --->   "%mult_V_2183 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_205, i32 3, i32 15"   --->   Operation 2857 'partselect' 'mult_V_2183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln17_1568 = sext i13 %mult_V_2183" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2858 'sext' 'sext_ln17_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2859 [1/1] (0.81ns)   --->   "%r_V_2778 = sub i21 %sub_ln1273_1609, i21 %sext_ln1273_1196"   --->   Operation 2859 'sub' 'r_V_2778' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2860 [1/1] (0.00ns)   --->   "%mult_V_2184 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2778, i32 5, i32 20"   --->   Operation 2860 'partselect' 'mult_V_2184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%mult_V_2185 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_205, i32 4, i32 15"   --->   Operation 2861 'partselect' 'mult_V_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln17_1569 = sext i12 %mult_V_2185" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2862 'sext' 'sext_ln17_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (0.80ns)   --->   "%r_V_2779 = add i20 %sext_ln1273_1191, i20 %sext_ln1273_1192"   --->   Operation 2863 'add' 'r_V_2779' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2864 [1/1] (0.00ns)   --->   "%mult_V_2186 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2779, i32 5, i32 19"   --->   Operation 2864 'partselect' 'mult_V_2186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln818_678 = sext i15 %mult_V_2186"   --->   Operation 2865 'sext' 'sext_ln818_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2866 [1/1] (0.00ns)   --->   "%a_V_206 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_421"   --->   Operation 2866 'load' 'a_V_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2867 [1/1] (0.00ns)   --->   "%sext_ln1270_90 = sext i16 %a_V_206"   --->   Operation 2867 'sext' 'sext_ln1270_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln1273_1197 = sext i16 %a_V_206"   --->   Operation 2868 'sext' 'sext_ln1273_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln1273_1198 = sext i16 %a_V_206"   --->   Operation 2869 'sext' 'sext_ln1273_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%shl_ln1273_689 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_206, i2 0"   --->   Operation 2870 'bitconcatenate' 'shl_ln1273_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln1273_1199 = sext i18 %shl_ln1273_689"   --->   Operation 2871 'sext' 'sext_ln1273_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2872 [1/1] (0.79ns)   --->   "%r_V_2780 = add i19 %sext_ln1273_1199, i19 %sext_ln1273_1198"   --->   Operation 2872 'add' 'r_V_2780' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2873 [1/1] (0.00ns)   --->   "%mult_V_2187 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2780, i32 5, i32 18"   --->   Operation 2873 'partselect' 'mult_V_2187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (0.00ns)   --->   "%sext_ln17_1570 = sext i14 %mult_V_2187" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2874 'sext' 'sext_ln17_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2875 [1/1] (0.79ns)   --->   "%r_V_2781 = sub i19 %sext_ln1273_1199, i19 %sext_ln1273_1198"   --->   Operation 2875 'sub' 'r_V_2781' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2876 [1/1] (0.00ns)   --->   "%mult_V_2188 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2781, i32 5, i32 18"   --->   Operation 2876 'partselect' 'mult_V_2188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln17_1571 = sext i14 %mult_V_2188" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2877 'sext' 'sext_ln17_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2878 [1/1] (1.94ns)   --->   "%mul_ln1270_37 = mul i21 %sext_ln1270_90, i21 2097131"   --->   Operation 2878 'mul' 'mul_ln1270_37' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%mult_V_2189 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_37, i32 5, i32 20"   --->   Operation 2879 'partselect' 'mult_V_2189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (0.00ns)   --->   "%shl_ln1273_690 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_206, i3 0"   --->   Operation 2880 'bitconcatenate' 'shl_ln1273_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln1273_1200 = sext i19 %shl_ln1273_690"   --->   Operation 2881 'sext' 'sext_ln1273_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (0.00ns)   --->   "%shl_ln1273_691 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_206, i1 0"   --->   Operation 2882 'bitconcatenate' 'shl_ln1273_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln1273_1201 = sext i17 %shl_ln1273_691"   --->   Operation 2883 'sext' 'sext_ln1273_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%sext_ln1273_1202 = sext i17 %shl_ln1273_691"   --->   Operation 2884 'sext' 'sext_ln1273_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.80ns)   --->   "%r_V_2782 = sub i20 %sext_ln1273_1202, i20 %sext_ln1273_1200"   --->   Operation 2885 'sub' 'r_V_2782' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2886 [1/1] (0.00ns)   --->   "%mult_V_2190 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2782, i32 5, i32 19"   --->   Operation 2886 'partselect' 'mult_V_2190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2887 [1/1] (0.00ns)   --->   "%sext_ln818_679 = sext i15 %mult_V_2190"   --->   Operation 2887 'sext' 'sext_ln818_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2888 [1/1] (0.80ns)   --->   "%r_V_2783 = add i20 %sext_ln1273_1200, i20 %sext_ln1273_1197"   --->   Operation 2888 'add' 'r_V_2783' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%mult_V_2191 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2783, i32 5, i32 19"   --->   Operation 2889 'partselect' 'mult_V_2191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln818_680 = sext i15 %mult_V_2191"   --->   Operation 2890 'sext' 'sext_ln818_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%shl_ln1273_692 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_206, i4 0"   --->   Operation 2891 'bitconcatenate' 'shl_ln1273_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln1273_1203 = sext i20 %shl_ln1273_692"   --->   Operation 2892 'sext' 'sext_ln1273_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1618 = sub i21 0, i21 %sext_ln1273_1203"   --->   Operation 2893 'sub' 'sub_ln1273_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2894 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2784 = sub i21 %sub_ln1273_1618, i21 %sext_ln1273_1201"   --->   Operation 2894 'sub' 'r_V_2784' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%mult_V_2192 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2784, i32 5, i32 20"   --->   Operation 2895 'partselect' 'mult_V_2192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (0.80ns)   --->   "%r_V_2785 = sub i20 %sext_ln1273_1200, i20 %sext_ln1273_1202"   --->   Operation 2896 'sub' 'r_V_2785' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2897 [1/1] (0.00ns)   --->   "%mult_V_2193 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2785, i32 5, i32 19"   --->   Operation 2897 'partselect' 'mult_V_2193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln818_681 = sext i15 %mult_V_2193"   --->   Operation 2898 'sext' 'sext_ln818_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (0.00ns)   --->   "%a_V_207 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_422"   --->   Operation 2899 'load' 'a_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln1273_1204 = sext i16 %a_V_207"   --->   Operation 2900 'sext' 'sext_ln1273_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%sext_ln1273_1205 = sext i16 %a_V_207"   --->   Operation 2901 'sext' 'sext_ln1273_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (1.94ns)   --->   "%r_V_2786 = mul i21 %sext_ln1273_1205, i21 11"   --->   Operation 2902 'mul' 'r_V_2786' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%mult_V_2194 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2786, i32 5, i32 20"   --->   Operation 2903 'partselect' 'mult_V_2194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (0.00ns)   --->   "%shl_ln1273_693 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_207, i3 0"   --->   Operation 2904 'bitconcatenate' 'shl_ln1273_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln1273_1206 = sext i19 %shl_ln1273_693"   --->   Operation 2905 'sext' 'sext_ln1273_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2906 [1/1] (0.80ns)   --->   "%r_V_2790 = sub i20 0, i20 %sext_ln1273_1206"   --->   Operation 2906 'sub' 'r_V_2790' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2907 [1/1] (0.80ns)   --->   "%r_V_2787 = sub i20 %r_V_2790, i20 %sext_ln1273_1204"   --->   Operation 2907 'sub' 'r_V_2787' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2908 [1/1] (0.00ns)   --->   "%mult_V_2195 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2787, i32 5, i32 19"   --->   Operation 2908 'partselect' 'mult_V_2195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln818_682 = sext i15 %mult_V_2195"   --->   Operation 2909 'sext' 'sext_ln818_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2910 [1/1] (1.94ns)   --->   "%r_V_2788 = mul i21 %sext_ln1273_1205, i21 13"   --->   Operation 2910 'mul' 'r_V_2788' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%mult_V_2196 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2788, i32 5, i32 20"   --->   Operation 2911 'partselect' 'mult_V_2196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (0.00ns)   --->   "%shl_ln1273_694 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_207, i4 0"   --->   Operation 2912 'bitconcatenate' 'shl_ln1273_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln1273_1207 = sext i20 %shl_ln1273_694"   --->   Operation 2913 'sext' 'sext_ln1273_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2914 [1/1] (0.80ns)   --->   "%r_V_2789 = sub i21 %sext_ln1273_1205, i21 %sext_ln1273_1207"   --->   Operation 2914 'sub' 'r_V_2789' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%mult_V_2197 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2789, i32 5, i32 20"   --->   Operation 2915 'partselect' 'mult_V_2197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.00ns)   --->   "%mult_V_2198 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2790, i32 5, i32 19"   --->   Operation 2916 'partselect' 'mult_V_2198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln818_683 = sext i15 %mult_V_2198"   --->   Operation 2917 'sext' 'sext_ln818_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%shl_ln1273_695 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_207, i1 0"   --->   Operation 2918 'bitconcatenate' 'shl_ln1273_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%sext_ln1273_1208 = sext i17 %shl_ln1273_695"   --->   Operation 2919 'sext' 'sext_ln1273_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (0.79ns)   --->   "%r_V_2791 = sub i18 0, i18 %sext_ln1273_1208"   --->   Operation 2920 'sub' 'r_V_2791' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%mult_V_2199 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2791, i32 5, i32 17"   --->   Operation 2921 'partselect' 'mult_V_2199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln17_1572 = sext i13 %mult_V_2199" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2922 'sext' 'sext_ln17_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.80ns)   --->   "%r_V_2792 = add i20 %sext_ln1273_1206, i20 %sext_ln1273_1204"   --->   Operation 2923 'add' 'r_V_2792' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%mult_V_2200 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2792, i32 5, i32 19"   --->   Operation 2924 'partselect' 'mult_V_2200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (0.00ns)   --->   "%sext_ln818_684 = sext i15 %mult_V_2200"   --->   Operation 2925 'sext' 'sext_ln818_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%shl_ln1273_696 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_207, i2 0"   --->   Operation 2926 'bitconcatenate' 'shl_ln1273_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (0.00ns)   --->   "%sext_ln1273_1209 = sext i18 %shl_ln1273_696"   --->   Operation 2927 'sext' 'sext_ln1273_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2928 [1/1] (0.80ns)   --->   "%r_V_2793 = sub i21 %sext_ln1273_1209, i21 %sext_ln1273_1207"   --->   Operation 2928 'sub' 'r_V_2793' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2929 [1/1] (0.00ns)   --->   "%mult_V_2201 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2793, i32 5, i32 20"   --->   Operation 2929 'partselect' 'mult_V_2201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%a_V_208 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_423"   --->   Operation 2930 'load' 'a_V_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%mult_V_2202 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_208, i32 5, i32 15"   --->   Operation 2931 'partselect' 'mult_V_2202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln17_1573 = sext i11 %mult_V_2202" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2932 'sext' 'sext_ln17_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2933 [1/1] (0.00ns)   --->   "%sext_ln1273_1210 = sext i16 %a_V_208"   --->   Operation 2933 'sext' 'sext_ln1273_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%sext_ln1273_1211 = sext i16 %a_V_208"   --->   Operation 2934 'sext' 'sext_ln1273_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln1273_1212 = sext i16 %a_V_208"   --->   Operation 2935 'sext' 'sext_ln1273_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (0.00ns)   --->   "%shl_ln1273_697 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_208, i3 0"   --->   Operation 2936 'bitconcatenate' 'shl_ln1273_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2937 [1/1] (0.00ns)   --->   "%sext_ln1273_1213 = sext i19 %shl_ln1273_697"   --->   Operation 2937 'sext' 'sext_ln1273_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%shl_ln1273_698 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_208, i1 0"   --->   Operation 2938 'bitconcatenate' 'shl_ln1273_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln1273_1214 = sext i17 %shl_ln1273_698"   --->   Operation 2939 'sext' 'sext_ln1273_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.80ns)   --->   "%r_V_2794 = sub i20 %sext_ln1273_1213, i20 %sext_ln1273_1214"   --->   Operation 2940 'sub' 'r_V_2794' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2941 [1/1] (0.00ns)   --->   "%mult_V_2203 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2794, i32 5, i32 19"   --->   Operation 2941 'partselect' 'mult_V_2203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln818_685 = sext i15 %mult_V_2203"   --->   Operation 2942 'sext' 'sext_ln818_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.00ns)   --->   "%shl_ln1273_699 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_208, i2 0"   --->   Operation 2943 'bitconcatenate' 'shl_ln1273_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln1273_1215 = sext i18 %shl_ln1273_699"   --->   Operation 2944 'sext' 'sext_ln1273_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1627 = sub i19 0, i19 %sext_ln1273_1215"   --->   Operation 2945 'sub' 'sub_ln1273_1627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2946 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2795 = sub i19 %sub_ln1273_1627, i19 %sext_ln1273_1212"   --->   Operation 2946 'sub' 'r_V_2795' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%mult_V_2204 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2795, i32 5, i32 18"   --->   Operation 2947 'partselect' 'mult_V_2204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln17_1574 = sext i14 %mult_V_2204" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2948 'sext' 'sext_ln17_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2949 [1/1] (0.00ns)   --->   "%mult_V_2205 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_208, i32 2, i32 15"   --->   Operation 2949 'partselect' 'mult_V_2205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln17_1575 = sext i14 %mult_V_2205" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2950 'sext' 'sext_ln17_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (0.78ns)   --->   "%r_V_2796 = sub i17 0, i17 %sext_ln1273_1211"   --->   Operation 2951 'sub' 'r_V_2796' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2952 [1/1] (0.00ns)   --->   "%mult_V_2206 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2796, i32 5, i32 16"   --->   Operation 2952 'partselect' 'mult_V_2206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln17_1576 = sext i12 %mult_V_2206" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2953 'sext' 'sext_ln17_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (0.80ns)   --->   "%r_V_2797 = sub i20 %sext_ln1273_1213, i20 %sext_ln1273_1210"   --->   Operation 2954 'sub' 'r_V_2797' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2955 [1/1] (0.00ns)   --->   "%mult_V_2207 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2797, i32 5, i32 19"   --->   Operation 2955 'partselect' 'mult_V_2207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln818_686 = sext i15 %mult_V_2207"   --->   Operation 2956 'sext' 'sext_ln818_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%a_V_209 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_424"   --->   Operation 2957 'load' 'a_V_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln1273_1216 = sext i16 %a_V_209"   --->   Operation 2958 'sext' 'sext_ln1273_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2959 [1/1] (0.00ns)   --->   "%sext_ln1273_1217 = sext i16 %a_V_209"   --->   Operation 2959 'sext' 'sext_ln1273_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%shl_ln1273_700 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_209, i4 0"   --->   Operation 2960 'bitconcatenate' 'shl_ln1273_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln1273_1218 = sext i20 %shl_ln1273_700"   --->   Operation 2961 'sext' 'sext_ln1273_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (0.00ns)   --->   "%shl_ln1273_701 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_209, i2 0"   --->   Operation 2962 'bitconcatenate' 'shl_ln1273_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln1273_1219 = sext i18 %shl_ln1273_701"   --->   Operation 2963 'sext' 'sext_ln1273_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln1273_1220 = sext i18 %shl_ln1273_701"   --->   Operation 2964 'sext' 'sext_ln1273_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2965 [1/1] (0.80ns)   --->   "%r_V_2798 = sub i21 %sext_ln1273_1220, i21 %sext_ln1273_1218"   --->   Operation 2965 'sub' 'r_V_2798' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2966 [1/1] (0.00ns)   --->   "%mult_V_2208 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2798, i32 5, i32 20"   --->   Operation 2966 'partselect' 'mult_V_2208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2967 [1/1] (0.79ns)   --->   "%r_V_2799 = sub i19 0, i19 %sext_ln1273_1219"   --->   Operation 2967 'sub' 'r_V_2799' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%mult_V_2209 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2799, i32 5, i32 18"   --->   Operation 2968 'partselect' 'mult_V_2209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln17_1577 = sext i14 %mult_V_2209" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2969 'sext' 'sext_ln17_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%shl_ln1273_702 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_209, i3 0"   --->   Operation 2970 'bitconcatenate' 'shl_ln1273_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln1273_1221 = sext i19 %shl_ln1273_702"   --->   Operation 2971 'sext' 'sext_ln1273_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2972 [1/1] (0.00ns)   --->   "%shl_ln1273_703 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_209, i1 0"   --->   Operation 2972 'bitconcatenate' 'shl_ln1273_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln1273_1222 = sext i17 %shl_ln1273_703"   --->   Operation 2973 'sext' 'sext_ln1273_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.80ns)   --->   "%r_V_2800 = sub i20 %sext_ln1273_1221, i20 %sext_ln1273_1222"   --->   Operation 2974 'sub' 'r_V_2800' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%mult_V_2210 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2800, i32 5, i32 19"   --->   Operation 2975 'partselect' 'mult_V_2210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln818_687 = sext i15 %mult_V_2210"   --->   Operation 2976 'sext' 'sext_ln818_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2977 [1/1] (1.94ns)   --->   "%r_V_2801 = mul i21 %sext_ln1273_1216, i21 13"   --->   Operation 2977 'mul' 'r_V_2801' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%mult_V_2211 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2801, i32 5, i32 20"   --->   Operation 2978 'partselect' 'mult_V_2211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (0.79ns)   --->   "%r_V_2802 = sub i19 %sext_ln1273_1217, i19 %sext_ln1273_1219"   --->   Operation 2979 'sub' 'r_V_2802' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2980 [1/1] (0.00ns)   --->   "%mult_V_2212 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2802, i32 5, i32 18"   --->   Operation 2980 'partselect' 'mult_V_2212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln17_1578 = sext i14 %mult_V_2212" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2981 'sext' 'sext_ln17_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (0.00ns)   --->   "%a_V_210 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_425"   --->   Operation 2982 'load' 'a_V_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%sext_ln1270_91 = sext i16 %a_V_210"   --->   Operation 2983 'sext' 'sext_ln1270_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln1273_1223 = sext i16 %a_V_210"   --->   Operation 2984 'sext' 'sext_ln1273_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln1273_1224 = sext i16 %a_V_210"   --->   Operation 2985 'sext' 'sext_ln1273_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (0.00ns)   --->   "%shl_ln1273_704 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_210, i3 0"   --->   Operation 2986 'bitconcatenate' 'shl_ln1273_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln1273_1225 = sext i19 %shl_ln1273_704"   --->   Operation 2987 'sext' 'sext_ln1273_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1635 = sub i20 0, i20 %sext_ln1273_1225"   --->   Operation 2988 'sub' 'sub_ln1273_1635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2989 [1/1] (0.00ns)   --->   "%shl_ln1273_705 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_210, i1 0"   --->   Operation 2989 'bitconcatenate' 'shl_ln1273_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln1273_1226 = sext i17 %shl_ln1273_705"   --->   Operation 2990 'sext' 'sext_ln1273_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (0.00ns)   --->   "%sext_ln1273_1227 = sext i17 %shl_ln1273_705"   --->   Operation 2991 'sext' 'sext_ln1273_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln1273_1228 = sext i17 %shl_ln1273_705"   --->   Operation 2992 'sext' 'sext_ln1273_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2803 = sub i20 %sub_ln1273_1635, i20 %sext_ln1273_1228"   --->   Operation 2993 'sub' 'r_V_2803' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%mult_V_2213 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2803, i32 5, i32 19"   --->   Operation 2994 'partselect' 'mult_V_2213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln818_688 = sext i15 %mult_V_2213"   --->   Operation 2995 'sext' 'sext_ln818_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2996 [1/1] (0.79ns)   --->   "%r_V_2804 = sub i18 0, i18 %sext_ln1273_1227"   --->   Operation 2996 'sub' 'r_V_2804' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%mult_V_2214 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2804, i32 5, i32 17"   --->   Operation 2997 'partselect' 'mult_V_2214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln17_1579 = sext i13 %mult_V_2214" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2998 'sext' 'sext_ln17_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2999 [1/1] (0.00ns)   --->   "%mult_V_2215 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_210, i32 5, i32 15"   --->   Operation 2999 'partselect' 'mult_V_2215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (0.00ns)   --->   "%sext_ln17_1580 = sext i11 %mult_V_2215" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3000 'sext' 'sext_ln17_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3001 [1/1] (0.00ns)   --->   "%shl_ln1273_706 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_210, i4 0"   --->   Operation 3001 'bitconcatenate' 'shl_ln1273_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln1273_1229 = sext i20 %shl_ln1273_706"   --->   Operation 3002 'sext' 'sext_ln1273_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (0.80ns)   --->   "%r_V_2805 = sub i21 %sext_ln1273_1226, i21 %sext_ln1273_1229"   --->   Operation 3003 'sub' 'r_V_2805' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%mult_V_2216 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2805, i32 5, i32 20"   --->   Operation 3004 'partselect' 'mult_V_2216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%shl_ln1273_707 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_210, i2 0"   --->   Operation 3005 'bitconcatenate' 'shl_ln1273_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (0.00ns)   --->   "%sext_ln1273_1230 = sext i18 %shl_ln1273_707"   --->   Operation 3006 'sext' 'sext_ln1273_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3007 [1/1] (0.79ns)   --->   "%r_V_2806 = add i19 %sext_ln1273_1230, i19 %sext_ln1273_1224"   --->   Operation 3007 'add' 'r_V_2806' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3008 [1/1] (0.00ns)   --->   "%mult_V_2217 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2806, i32 5, i32 18"   --->   Operation 3008 'partselect' 'mult_V_2217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (0.00ns)   --->   "%sext_ln17_1581 = sext i14 %mult_V_2217" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3009 'sext' 'sext_ln17_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3010 [1/1] (0.80ns)   --->   "%r_V_2807 = sub i20 %sext_ln1273_1223, i20 %sext_ln1273_1225"   --->   Operation 3010 'sub' 'r_V_2807' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3011 [1/1] (0.00ns)   --->   "%mult_V_2218 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2807, i32 5, i32 19"   --->   Operation 3011 'partselect' 'mult_V_2218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln818_689 = sext i15 %mult_V_2218"   --->   Operation 3012 'sext' 'sext_ln818_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (0.80ns)   --->   "%r_V_2808 = sub i20 %sext_ln1273_1228, i20 %sext_ln1273_1225"   --->   Operation 3013 'sub' 'r_V_2808' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3014 [1/1] (0.00ns)   --->   "%mult_V_2219 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2808, i32 5, i32 19"   --->   Operation 3014 'partselect' 'mult_V_2219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln818_690 = sext i15 %mult_V_2219"   --->   Operation 3015 'sext' 'sext_ln818_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3016 [1/1] (1.94ns)   --->   "%mul_ln1270_38 = mul i21 %sext_ln1270_91, i21 2097130"   --->   Operation 3016 'mul' 'mul_ln1270_38' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%mult_V_2220 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_38, i32 5, i32 20"   --->   Operation 3017 'partselect' 'mult_V_2220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.00ns)   --->   "%mult_V_2221 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_210, i32 4, i32 15"   --->   Operation 3018 'partselect' 'mult_V_2221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln17_1582 = sext i12 %mult_V_2221" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3019 'sext' 'sext_ln17_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (0.80ns)   --->   "%r_V_2809 = sub i20 %sext_ln1273_1225, i20 %sext_ln1273_1223"   --->   Operation 3020 'sub' 'r_V_2809' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3021 [1/1] (0.00ns)   --->   "%mult_V_2222 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2809, i32 5, i32 19"   --->   Operation 3021 'partselect' 'mult_V_2222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (0.00ns)   --->   "%sext_ln818_691 = sext i15 %mult_V_2222"   --->   Operation 3022 'sext' 'sext_ln818_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3023 [1/1] (0.00ns)   --->   "%a_V_211 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_426"   --->   Operation 3023 'load' 'a_V_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (0.00ns)   --->   "%sext_ln818_584 = sext i16 %a_V_211"   --->   Operation 3024 'sext' 'sext_ln818_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln818_585 = sext i16 %a_V_211"   --->   Operation 3025 'sext' 'sext_ln818_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (0.00ns)   --->   "%mult_V_2223 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_211, i32 2, i32 15"   --->   Operation 3026 'partselect' 'mult_V_2223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (0.00ns)   --->   "%sext_ln17_1583 = sext i14 %mult_V_2223" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3027 'sext' 'sext_ln17_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%mult_V_2224 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_211, i32 5, i32 15"   --->   Operation 3028 'partselect' 'mult_V_2224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln17_1584 = sext i11 %mult_V_2224" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3029 'sext' 'sext_ln17_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.00ns)   --->   "%shl_ln1273_708 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_211, i3 0"   --->   Operation 3030 'bitconcatenate' 'shl_ln1273_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln1273_1231 = sext i19 %shl_ln1273_708"   --->   Operation 3031 'sext' 'sext_ln1273_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%shl_ln1273_709 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_211, i1 0"   --->   Operation 3032 'bitconcatenate' 'shl_ln1273_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln1273_1232 = sext i17 %shl_ln1273_709"   --->   Operation 3033 'sext' 'sext_ln1273_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.80ns)   --->   "%r_V_2810 = sub i20 %sext_ln1273_1232, i20 %sext_ln1273_1231"   --->   Operation 3034 'sub' 'r_V_2810' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%mult_V_2225 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2810, i32 5, i32 19"   --->   Operation 3035 'partselect' 'mult_V_2225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln818_692 = sext i15 %mult_V_2225"   --->   Operation 3036 'sext' 'sext_ln818_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3037 [1/1] (0.00ns)   --->   "%shl_ln1273_710 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_211, i2 0"   --->   Operation 3037 'bitconcatenate' 'shl_ln1273_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3038 [1/1] (0.00ns)   --->   "%sext_ln1273_1233 = sext i18 %shl_ln1273_710"   --->   Operation 3038 'sext' 'sext_ln1273_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.79ns)   --->   "%r_V_2811 = sub i19 %sext_ln1273_1233, i19 %sext_ln818_585"   --->   Operation 3039 'sub' 'r_V_2811' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3040 [1/1] (0.00ns)   --->   "%mult_V_2226 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2811, i32 5, i32 18"   --->   Operation 3040 'partselect' 'mult_V_2226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3041 [1/1] (0.00ns)   --->   "%sext_ln17_1585 = sext i14 %mult_V_2226" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3041 'sext' 'sext_ln17_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3042 [1/1] (0.80ns)   --->   "%r_V_2812 = sub i20 %sext_ln1273_1231, i20 %sext_ln818_584"   --->   Operation 3042 'sub' 'r_V_2812' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3043 [1/1] (0.00ns)   --->   "%mult_V_2227 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2812, i32 5, i32 19"   --->   Operation 3043 'partselect' 'mult_V_2227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3044 [1/1] (0.00ns)   --->   "%sext_ln818_693 = sext i15 %mult_V_2227"   --->   Operation 3044 'sext' 'sext_ln818_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1645 = sub i19 0, i19 %sext_ln1273_1233"   --->   Operation 3045 'sub' 'sub_ln1273_1645' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3046 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2813 = sub i19 %sub_ln1273_1645, i19 %sext_ln818_585"   --->   Operation 3046 'sub' 'r_V_2813' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3047 [1/1] (0.00ns)   --->   "%mult_V_2228 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2813, i32 5, i32 18"   --->   Operation 3047 'partselect' 'mult_V_2228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln17_1586 = sext i14 %mult_V_2228" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3048 'sext' 'sext_ln17_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3049 [1/1] (0.00ns)   --->   "%a_V_212 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_427"   --->   Operation 3049 'load' 'a_V_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln818_588 = sext i16 %a_V_212"   --->   Operation 3050 'sext' 'sext_ln818_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (0.00ns)   --->   "%mult_V_2229 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_212, i32 4, i32 15"   --->   Operation 3051 'partselect' 'mult_V_2229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%sext_ln17_1587 = sext i12 %mult_V_2229" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3052 'sext' 'sext_ln17_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (0.00ns)   --->   "%mult_V_2230 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_212, i32 2, i32 15"   --->   Operation 3053 'partselect' 'mult_V_2230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (0.00ns)   --->   "%sext_ln17_1588 = sext i14 %mult_V_2230" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3054 'sext' 'sext_ln17_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln1273_1234 = sext i16 %a_V_212"   --->   Operation 3055 'sext' 'sext_ln1273_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3056 [1/1] (1.94ns)   --->   "%mul_ln1270_39 = mul i21 %sext_ln1273_1234, i21 21"   --->   Operation 3056 'mul' 'mul_ln1270_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%mult_V_2231 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_39, i32 5, i32 20"   --->   Operation 3057 'partselect' 'mult_V_2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (1.94ns)   --->   "%mul_ln1270_40 = mul i21 %sext_ln1273_1234, i21 2097129"   --->   Operation 3058 'mul' 'mul_ln1270_40' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3059 [1/1] (0.00ns)   --->   "%mult_V_2232 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_40, i32 5, i32 20"   --->   Operation 3059 'partselect' 'mult_V_2232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3060 [1/1] (1.94ns)   --->   "%mul_ln1270_41 = mul i21 %sext_ln1273_1234, i21 2097125"   --->   Operation 3060 'mul' 'mul_ln1270_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%mult_V_2233 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_41, i32 5, i32 20"   --->   Operation 3061 'partselect' 'mult_V_2233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (0.00ns)   --->   "%shl_ln1273_711 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_212, i4 0"   --->   Operation 3062 'bitconcatenate' 'shl_ln1273_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3063 [1/1] (0.00ns)   --->   "%sext_ln1273_1235 = sext i20 %shl_ln1273_711"   --->   Operation 3063 'sext' 'sext_ln1273_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3064 [1/1] (0.00ns)   --->   "%shl_ln1273_712 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_212, i2 0"   --->   Operation 3064 'bitconcatenate' 'shl_ln1273_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln1273_1236 = sext i18 %shl_ln1273_712"   --->   Operation 3065 'sext' 'sext_ln1273_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3066 [1/1] (0.80ns)   --->   "%r_V_2814 = sub i21 %sext_ln1273_1236, i21 %sext_ln1273_1235"   --->   Operation 3066 'sub' 'r_V_2814' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%mult_V_2234 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2814, i32 5, i32 20"   --->   Operation 3067 'partselect' 'mult_V_2234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (0.00ns)   --->   "%mult_V_2235 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_212, i32 3, i32 15"   --->   Operation 3068 'partselect' 'mult_V_2235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%sext_ln17_1589 = sext i13 %mult_V_2235" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3069 'sext' 'sext_ln17_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%shl_ln1273_713 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_212, i3 0"   --->   Operation 3070 'bitconcatenate' 'shl_ln1273_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln1273_1237 = sext i19 %shl_ln1273_713"   --->   Operation 3071 'sext' 'sext_ln1273_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3072 [1/1] (0.80ns)   --->   "%r_V_2815 = sub i20 %sext_ln818_588, i20 %sext_ln1273_1237"   --->   Operation 3072 'sub' 'r_V_2815' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3073 [1/1] (0.00ns)   --->   "%mult_V_2236 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2815, i32 5, i32 19"   --->   Operation 3073 'partselect' 'mult_V_2236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln818_694 = sext i15 %mult_V_2236"   --->   Operation 3074 'sext' 'sext_ln818_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (1.94ns)   --->   "%mul_ln1270_42 = mul i21 %sext_ln1273_1234, i21 23"   --->   Operation 3075 'mul' 'mul_ln1270_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3076 [1/1] (0.00ns)   --->   "%mult_V_2237 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_42, i32 5, i32 20"   --->   Operation 3076 'partselect' 'mult_V_2237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3077 [1/1] (0.00ns)   --->   "%a_V_213 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_428"   --->   Operation 3077 'load' 'a_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln1273_1238 = sext i16 %a_V_213"   --->   Operation 3078 'sext' 'sext_ln1273_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln1273_1239 = sext i16 %a_V_213"   --->   Operation 3079 'sext' 'sext_ln1273_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (0.78ns)   --->   "%r_V_2816 = sub i17 0, i17 %sext_ln1273_1239"   --->   Operation 3080 'sub' 'r_V_2816' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3081 [1/1] (0.00ns)   --->   "%mult_V_2238 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2816, i32 5, i32 16"   --->   Operation 3081 'partselect' 'mult_V_2238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln17_1590 = sext i12 %mult_V_2238" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3082 'sext' 'sext_ln17_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%shl_ln1273_714 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_213, i3 0"   --->   Operation 3083 'bitconcatenate' 'shl_ln1273_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln1273_1240 = sext i19 %shl_ln1273_714"   --->   Operation 3084 'sext' 'sext_ln1273_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1650 = sub i20 0, i20 %sext_ln1273_1240"   --->   Operation 3085 'sub' 'sub_ln1273_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3086 [1/1] (0.00ns)   --->   "%shl_ln1273_715 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_213, i1 0"   --->   Operation 3086 'bitconcatenate' 'shl_ln1273_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%sext_ln1273_1241 = sext i17 %shl_ln1273_715"   --->   Operation 3087 'sext' 'sext_ln1273_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2817 = sub i20 %sub_ln1273_1650, i20 %sext_ln1273_1241"   --->   Operation 3088 'sub' 'r_V_2817' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3089 [1/1] (0.00ns)   --->   "%mult_V_2239 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2817, i32 5, i32 19"   --->   Operation 3089 'partselect' 'mult_V_2239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3090 [1/1] (0.00ns)   --->   "%sext_ln818_695 = sext i15 %mult_V_2239"   --->   Operation 3090 'sext' 'sext_ln818_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3091 [1/1] (0.00ns)   --->   "%shl_ln1273_716 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_213, i2 0"   --->   Operation 3091 'bitconcatenate' 'shl_ln1273_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln1273_1242 = sext i18 %shl_ln1273_716"   --->   Operation 3092 'sext' 'sext_ln1273_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3093 [1/1] (0.79ns)   --->   "%r_V_2818 = sub i19 %sext_ln1273_1242, i19 %sext_ln1273_1238"   --->   Operation 3093 'sub' 'r_V_2818' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3094 [1/1] (0.00ns)   --->   "%mult_V_2240 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2818, i32 5, i32 18"   --->   Operation 3094 'partselect' 'mult_V_2240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3095 [1/1] (0.00ns)   --->   "%sext_ln17_1591 = sext i14 %mult_V_2240" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3095 'sext' 'sext_ln17_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%a_V_214 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_430"   --->   Operation 3096 'load' 'a_V_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (0.00ns)   --->   "%sext_ln1270_92 = sext i16 %a_V_214"   --->   Operation 3097 'sext' 'sext_ln1270_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln1273_1243 = sext i16 %a_V_214"   --->   Operation 3098 'sext' 'sext_ln1273_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%shl_ln1273_717 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_214, i3 0"   --->   Operation 3099 'bitconcatenate' 'shl_ln1273_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln1273_1244 = sext i19 %shl_ln1273_717"   --->   Operation 3100 'sext' 'sext_ln1273_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3101 [1/1] (0.80ns)   --->   "%r_V_2819 = sub i20 0, i20 %sext_ln1273_1244"   --->   Operation 3101 'sub' 'r_V_2819' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%mult_V_2241 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2819, i32 5, i32 19"   --->   Operation 3102 'partselect' 'mult_V_2241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (0.00ns)   --->   "%sext_ln818_696 = sext i15 %mult_V_2241"   --->   Operation 3103 'sext' 'sext_ln818_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%shl_ln1273_718 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_214, i1 0"   --->   Operation 3104 'bitconcatenate' 'shl_ln1273_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln1273_1245 = sext i17 %shl_ln1273_718"   --->   Operation 3105 'sext' 'sext_ln1273_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3106 [1/1] (0.80ns)   --->   "%r_V_2820 = sub i20 %r_V_2819, i20 %sext_ln1273_1245"   --->   Operation 3106 'sub' 'r_V_2820' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3107 [1/1] (0.00ns)   --->   "%mult_V_2242 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2820, i32 5, i32 19"   --->   Operation 3107 'partselect' 'mult_V_2242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3108 [1/1] (0.00ns)   --->   "%sext_ln818_697 = sext i15 %mult_V_2242"   --->   Operation 3108 'sext' 'sext_ln818_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3109 [1/1] (1.94ns)   --->   "%mul_ln1270_43 = mul i21 %sext_ln1270_92, i21 2097130"   --->   Operation 3109 'mul' 'mul_ln1270_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%mult_V_2243 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_43, i32 5, i32 20"   --->   Operation 3110 'partselect' 'mult_V_2243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.00ns)   --->   "%shl_ln1273_719 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_214, i2 0"   --->   Operation 3111 'bitconcatenate' 'shl_ln1273_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln1273_1246 = sext i18 %shl_ln1273_719"   --->   Operation 3112 'sext' 'sext_ln1273_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.79ns)   --->   "%r_V_2821 = add i19 %sext_ln1273_1246, i19 %sext_ln1273_1243"   --->   Operation 3113 'add' 'r_V_2821' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3114 [1/1] (0.00ns)   --->   "%mult_V_2244 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2821, i32 5, i32 18"   --->   Operation 3114 'partselect' 'mult_V_2244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln818_698 = sext i14 %mult_V_2244"   --->   Operation 3115 'sext' 'sext_ln818_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3116 [1/1] (1.94ns)   --->   "%r_V_2822 = mul i21 %sext_ln1270_92, i21 11"   --->   Operation 3116 'mul' 'r_V_2822' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3117 [1/1] (0.00ns)   --->   "%mult_V_2245 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2822, i32 5, i32 20"   --->   Operation 3117 'partselect' 'mult_V_2245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3118 [1/1] (0.00ns)   --->   "%a_V_215 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_431"   --->   Operation 3118 'load' 'a_V_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3119 [1/1] (0.00ns)   --->   "%sext_ln1273_1247 = sext i16 %a_V_215"   --->   Operation 3119 'sext' 'sext_ln1273_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%shl_ln1273_720 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_215, i3 0"   --->   Operation 3120 'bitconcatenate' 'shl_ln1273_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (0.00ns)   --->   "%sext_ln1273_1248 = sext i19 %shl_ln1273_720"   --->   Operation 3121 'sext' 'sext_ln1273_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3122 [1/1] (0.80ns)   --->   "%sub_ln1273_1655 = sub i20 0, i20 %sext_ln1273_1248"   --->   Operation 3122 'sub' 'sub_ln1273_1655' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3123 [1/1] (0.80ns)   --->   "%r_V_2823 = sub i20 %sub_ln1273_1655, i20 %sext_ln1273_1247"   --->   Operation 3123 'sub' 'r_V_2823' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3124 [1/1] (0.00ns)   --->   "%mult_V_2246 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2823, i32 5, i32 19"   --->   Operation 3124 'partselect' 'mult_V_2246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln818_699 = sext i15 %mult_V_2246"   --->   Operation 3125 'sext' 'sext_ln818_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (0.00ns)   --->   "%shl_ln1273_721 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_215, i1 0"   --->   Operation 3126 'bitconcatenate' 'shl_ln1273_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln1273_1249 = sext i17 %shl_ln1273_721"   --->   Operation 3127 'sext' 'sext_ln1273_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (0.80ns)   --->   "%r_V_2824 = sub i20 %sub_ln1273_1655, i20 %sext_ln1273_1249"   --->   Operation 3128 'sub' 'r_V_2824' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%mult_V_2247 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2824, i32 5, i32 19"   --->   Operation 3129 'partselect' 'mult_V_2247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln818_700 = sext i15 %mult_V_2247"   --->   Operation 3130 'sext' 'sext_ln818_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (0.80ns)   --->   "%r_V_2825 = sub i20 %sext_ln1273_1247, i20 %sext_ln1273_1248"   --->   Operation 3131 'sub' 'r_V_2825' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%mult_V_2248 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2825, i32 5, i32 19"   --->   Operation 3132 'partselect' 'mult_V_2248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (0.00ns)   --->   "%sext_ln818_701 = sext i15 %mult_V_2248"   --->   Operation 3133 'sext' 'sext_ln818_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3134 [1/1] (0.00ns)   --->   "%mult_V_2249 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_215, i32 5, i32 15"   --->   Operation 3134 'partselect' 'mult_V_2249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln17_1592 = sext i11 %mult_V_2249" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3135 'sext' 'sext_ln17_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (0.00ns)   --->   "%a_V_216 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_432"   --->   Operation 3136 'load' 'a_V_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (0.00ns)   --->   "%sext_ln1270_93 = sext i16 %a_V_216"   --->   Operation 3137 'sext' 'sext_ln1270_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3138 [1/1] (0.00ns)   --->   "%sext_ln1273_1250 = sext i16 %a_V_216"   --->   Operation 3138 'sext' 'sext_ln1273_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln1273_1251 = sext i16 %a_V_216"   --->   Operation 3139 'sext' 'sext_ln1273_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (0.00ns)   --->   "%shl_ln1273_722 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_216, i3 0"   --->   Operation 3140 'bitconcatenate' 'shl_ln1273_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln1273_1252 = sext i19 %shl_ln1273_722"   --->   Operation 3141 'sext' 'sext_ln1273_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (0.80ns)   --->   "%r_V_2826 = sub i20 0, i20 %sext_ln1273_1252"   --->   Operation 3142 'sub' 'r_V_2826' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3143 [1/1] (0.00ns)   --->   "%mult_V_2250 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2826, i32 5, i32 19"   --->   Operation 3143 'partselect' 'mult_V_2250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln818_702 = sext i15 %mult_V_2250"   --->   Operation 3144 'sext' 'sext_ln818_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3145 [1/1] (1.94ns)   --->   "%mul_ln1270_44 = mul i21 %sext_ln1270_93, i21 2097129"   --->   Operation 3145 'mul' 'mul_ln1270_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3146 [1/1] (0.00ns)   --->   "%mult_V_2251 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_44, i32 5, i32 20"   --->   Operation 3146 'partselect' 'mult_V_2251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3147 [1/1] (0.00ns)   --->   "%shl_ln1273_723 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_216, i2 0"   --->   Operation 3147 'bitconcatenate' 'shl_ln1273_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln1273_1253 = sext i18 %shl_ln1273_723"   --->   Operation 3148 'sext' 'sext_ln1273_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3149 [1/1] (0.00ns)   --->   "%sext_ln1273_1254 = sext i18 %shl_ln1273_723"   --->   Operation 3149 'sext' 'sext_ln1273_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3150 [1/1] (0.79ns)   --->   "%r_V_2827 = sub i19 %sext_ln1273_1254, i19 %sext_ln1273_1251"   --->   Operation 3150 'sub' 'r_V_2827' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%mult_V_2252 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2827, i32 5, i32 18"   --->   Operation 3151 'partselect' 'mult_V_2252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln17_1593 = sext i14 %mult_V_2252" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3152 'sext' 'sext_ln17_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3153 [1/1] (0.00ns)   --->   "%shl_ln1273_724 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_216, i1 0"   --->   Operation 3153 'bitconcatenate' 'shl_ln1273_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3154 [1/1] (0.00ns)   --->   "%sext_ln1273_1255 = sext i17 %shl_ln1273_724"   --->   Operation 3154 'sext' 'sext_ln1273_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln1273_1256 = sext i17 %shl_ln1273_724"   --->   Operation 3155 'sext' 'sext_ln1273_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3156 [1/1] (0.79ns)   --->   "%r_V_2828 = sub i18 0, i18 %sext_ln1273_1256"   --->   Operation 3156 'sub' 'r_V_2828' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3157 [1/1] (0.00ns)   --->   "%mult_V_2253 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2828, i32 5, i32 17"   --->   Operation 3157 'partselect' 'mult_V_2253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln17_1594 = sext i13 %mult_V_2253" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3158 'sext' 'sext_ln17_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3159 [1/1] (0.79ns)   --->   "%r_V_2829 = sub i19 0, i19 %sext_ln1273_1254"   --->   Operation 3159 'sub' 'r_V_2829' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3160 [1/1] (0.00ns)   --->   "%mult_V_2254 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2829, i32 5, i32 18"   --->   Operation 3160 'partselect' 'mult_V_2254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3161 [1/1] (0.00ns)   --->   "%sext_ln17_1595 = sext i14 %mult_V_2254" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3161 'sext' 'sext_ln17_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3162 [1/1] (0.80ns)   --->   "%r_V_2830 = sub i20 %r_V_2826, i20 %sext_ln1273_1250"   --->   Operation 3162 'sub' 'r_V_2830' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3163 [1/1] (0.00ns)   --->   "%mult_V_2255 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2830, i32 5, i32 19"   --->   Operation 3163 'partselect' 'mult_V_2255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln818_703 = sext i15 %mult_V_2255"   --->   Operation 3164 'sext' 'sext_ln818_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (0.00ns)   --->   "%shl_ln1273_725 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_216, i5 0"   --->   Operation 3165 'bitconcatenate' 'shl_ln1273_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3166 [1/1] (0.81ns)   --->   "%r_V_2831 = sub i21 %shl_ln1273_725, i21 %sext_ln1273_1253"   --->   Operation 3166 'sub' 'r_V_2831' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%mult_V_2256 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2831, i32 5, i32 20"   --->   Operation 3167 'partselect' 'mult_V_2256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.00ns)   --->   "%shl_ln1273_726 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_216, i4 0"   --->   Operation 3168 'bitconcatenate' 'shl_ln1273_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3169 [1/1] (0.00ns)   --->   "%sext_ln1273_1257 = sext i20 %shl_ln1273_726"   --->   Operation 3169 'sext' 'sext_ln1273_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1665 = sub i21 0, i21 %sext_ln1273_1257"   --->   Operation 3170 'sub' 'sub_ln1273_1665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3171 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2832 = sub i21 %sub_ln1273_1665, i21 %sext_ln1273_1255"   --->   Operation 3171 'sub' 'r_V_2832' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%mult_V_2257 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2832, i32 5, i32 20"   --->   Operation 3172 'partselect' 'mult_V_2257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.00ns)   --->   "%a_V_217 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_433"   --->   Operation 3173 'load' 'a_V_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3174 [1/1] (0.00ns)   --->   "%sext_ln1273_1258 = sext i16 %a_V_217"   --->   Operation 3174 'sext' 'sext_ln1273_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln1273_1259 = sext i16 %a_V_217"   --->   Operation 3175 'sext' 'sext_ln1273_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln1273_1260 = sext i16 %a_V_217"   --->   Operation 3176 'sext' 'sext_ln1273_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (0.00ns)   --->   "%shl_ln1273_727 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_217, i1 0"   --->   Operation 3177 'bitconcatenate' 'shl_ln1273_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3178 [1/1] (0.00ns)   --->   "%sext_ln1273_1261 = sext i17 %shl_ln1273_727"   --->   Operation 3178 'sext' 'sext_ln1273_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3179 [1/1] (0.79ns)   --->   "%r_V_2833 = sub i18 0, i18 %sext_ln1273_1261"   --->   Operation 3179 'sub' 'r_V_2833' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3180 [1/1] (0.00ns)   --->   "%mult_V_2258 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2833, i32 5, i32 17"   --->   Operation 3180 'partselect' 'mult_V_2258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3181 [1/1] (0.00ns)   --->   "%sext_ln17_1596 = sext i13 %mult_V_2258" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3181 'sext' 'sext_ln17_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%mult_V_2259 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_217, i32 4, i32 15"   --->   Operation 3182 'partselect' 'mult_V_2259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (0.00ns)   --->   "%sext_ln17_1597 = sext i12 %mult_V_2259" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3183 'sext' 'sext_ln17_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3184 [1/1] (0.00ns)   --->   "%mult_V_2260 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_217, i32 5, i32 15"   --->   Operation 3184 'partselect' 'mult_V_2260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln17_1598 = sext i11 %mult_V_2260" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3185 'sext' 'sext_ln17_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (0.00ns)   --->   "%mult_V_2261 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_217, i32 3, i32 15"   --->   Operation 3186 'partselect' 'mult_V_2261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln17_1599 = sext i13 %mult_V_2261" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3187 'sext' 'sext_ln17_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3188 [1/1] (0.78ns)   --->   "%r_V_2834 = sub i17 0, i17 %sext_ln1273_1260"   --->   Operation 3188 'sub' 'r_V_2834' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3189 [1/1] (0.00ns)   --->   "%mult_V_2262 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2834, i32 5, i32 16"   --->   Operation 3189 'partselect' 'mult_V_2262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln17_1600 = sext i12 %mult_V_2262" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3190 'sext' 'sext_ln17_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (0.00ns)   --->   "%shl_ln1273_728 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_217, i4 0"   --->   Operation 3191 'bitconcatenate' 'shl_ln1273_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3192 [1/1] (0.00ns)   --->   "%sext_ln1273_1262 = sext i20 %shl_ln1273_728"   --->   Operation 3192 'sext' 'sext_ln1273_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3193 [1/1] (0.80ns)   --->   "%r_V_2835 = sub i21 %sext_ln1273_1262, i21 %sext_ln1273_1258"   --->   Operation 3193 'sub' 'r_V_2835' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3194 [1/1] (0.00ns)   --->   "%mult_V_2263 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2835, i32 5, i32 20"   --->   Operation 3194 'partselect' 'mult_V_2263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3195 [1/1] (0.00ns)   --->   "%shl_ln1273_729 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_217, i3 0"   --->   Operation 3195 'bitconcatenate' 'shl_ln1273_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln1273_1263 = sext i19 %shl_ln1273_729"   --->   Operation 3196 'sext' 'sext_ln1273_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.80ns)   --->   "%r_V_2836 = sub i20 %sext_ln1273_1259, i20 %sext_ln1273_1263"   --->   Operation 3197 'sub' 'r_V_2836' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%mult_V_2264 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2836, i32 5, i32 19"   --->   Operation 3198 'partselect' 'mult_V_2264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln818_704 = sext i15 %mult_V_2264"   --->   Operation 3199 'sext' 'sext_ln818_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3200 [1/1] (0.00ns)   --->   "%a_V_218 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_434"   --->   Operation 3200 'load' 'a_V_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln1270_94 = sext i16 %a_V_218"   --->   Operation 3201 'sext' 'sext_ln1270_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln1273_1264 = sext i16 %a_V_218"   --->   Operation 3202 'sext' 'sext_ln1273_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3203 [1/1] (0.00ns)   --->   "%shl_ln1273_730 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_218, i3 0"   --->   Operation 3203 'bitconcatenate' 'shl_ln1273_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln1273_1265 = sext i19 %shl_ln1273_730"   --->   Operation 3204 'sext' 'sext_ln1273_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3205 [1/1] (0.80ns)   --->   "%r_V_2837 = sub i20 %sext_ln1273_1265, i20 %sext_ln1273_1264"   --->   Operation 3205 'sub' 'r_V_2837' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3206 [1/1] (0.00ns)   --->   "%mult_V_2265 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2837, i32 5, i32 19"   --->   Operation 3206 'partselect' 'mult_V_2265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln818_705 = sext i15 %mult_V_2265"   --->   Operation 3207 'sext' 'sext_ln818_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3208 [1/1] (0.00ns)   --->   "%shl_ln1273_731 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_218, i4 0"   --->   Operation 3208 'bitconcatenate' 'shl_ln1273_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3209 [1/1] (0.00ns)   --->   "%sext_ln1273_1266 = sext i20 %shl_ln1273_731"   --->   Operation 3209 'sext' 'sext_ln1273_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3210 [1/1] (0.00ns)   --->   "%shl_ln1273_732 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_218, i1 0"   --->   Operation 3210 'bitconcatenate' 'shl_ln1273_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3211 [1/1] (0.00ns)   --->   "%sext_ln1273_1267 = sext i17 %shl_ln1273_732"   --->   Operation 3211 'sext' 'sext_ln1273_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln1273_1268 = sext i17 %shl_ln1273_732"   --->   Operation 3212 'sext' 'sext_ln1273_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3213 [1/1] (0.80ns)   --->   "%r_V_2838 = sub i21 %sext_ln1273_1266, i21 %sext_ln1273_1268"   --->   Operation 3213 'sub' 'r_V_2838' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3214 [1/1] (0.00ns)   --->   "%mult_V_2266 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2838, i32 5, i32 20"   --->   Operation 3214 'partselect' 'mult_V_2266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3215 [1/1] (0.80ns)   --->   "%r_V_2839 = sub i20 %sext_ln1273_1267, i20 %sext_ln1273_1265"   --->   Operation 3215 'sub' 'r_V_2839' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3216 [1/1] (0.00ns)   --->   "%mult_V_2267 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2839, i32 5, i32 19"   --->   Operation 3216 'partselect' 'mult_V_2267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3217 [1/1] (0.00ns)   --->   "%sext_ln818_706 = sext i15 %mult_V_2267"   --->   Operation 3217 'sext' 'sext_ln818_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3218 [1/1] (1.94ns)   --->   "%mul_ln1270_45 = mul i21 %sext_ln1270_94, i21 2097131"   --->   Operation 3218 'mul' 'mul_ln1270_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3219 [1/1] (0.00ns)   --->   "%mult_V_2268 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_45, i32 5, i32 20"   --->   Operation 3219 'partselect' 'mult_V_2268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3220 [1/1] (0.00ns)   --->   "%mult_V_2269 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_218, i32 4, i32 15"   --->   Operation 3220 'partselect' 'mult_V_2269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln17_1601 = sext i12 %mult_V_2269" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3221 'sext' 'sext_ln17_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3222 [1/1] (0.80ns)   --->   "%r_V_2840 = add i21 %sext_ln1273_1266, i21 %sext_ln1270_94"   --->   Operation 3222 'add' 'r_V_2840' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3223 [1/1] (0.00ns)   --->   "%mult_V_2270 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2840, i32 5, i32 20"   --->   Operation 3223 'partselect' 'mult_V_2270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3224 [1/1] (0.00ns)   --->   "%a_V_219 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_435"   --->   Operation 3224 'load' 'a_V_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln1273_1269 = sext i16 %a_V_219"   --->   Operation 3225 'sext' 'sext_ln1273_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3226 [1/1] (0.00ns)   --->   "%shl_ln1273_733 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_219, i2 0"   --->   Operation 3226 'bitconcatenate' 'shl_ln1273_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln1273_1270 = sext i18 %shl_ln1273_733"   --->   Operation 3227 'sext' 'sext_ln1273_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1674 = sub i19 0, i19 %sext_ln1273_1270"   --->   Operation 3228 'sub' 'sub_ln1273_1674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3229 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2841 = sub i19 %sub_ln1273_1674, i19 %sext_ln1273_1269"   --->   Operation 3229 'sub' 'r_V_2841' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3230 [1/1] (0.00ns)   --->   "%mult_V_2271 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2841, i32 5, i32 18"   --->   Operation 3230 'partselect' 'mult_V_2271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln17_1602 = sext i14 %mult_V_2271" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3231 'sext' 'sext_ln17_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (0.79ns)   --->   "%r_V_2842 = add i19 %sext_ln1273_1270, i19 %sext_ln1273_1269"   --->   Operation 3232 'add' 'r_V_2842' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3233 [1/1] (0.00ns)   --->   "%mult_V_2272 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2842, i32 5, i32 18"   --->   Operation 3233 'partselect' 'mult_V_2272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln17_1603 = sext i14 %mult_V_2272" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3234 'sext' 'sext_ln17_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3235 [1/1] (0.79ns)   --->   "%r_V_2843 = sub i19 %sext_ln1273_1269, i19 %sext_ln1273_1270"   --->   Operation 3235 'sub' 'r_V_2843' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3236 [1/1] (0.00ns)   --->   "%mult_V_2273 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2843, i32 5, i32 18"   --->   Operation 3236 'partselect' 'mult_V_2273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln17_1604 = sext i14 %mult_V_2273" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3237 'sext' 'sext_ln17_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3238 [1/1] (0.00ns)   --->   "%shl_ln1273_734 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_219, i3 0"   --->   Operation 3238 'bitconcatenate' 'shl_ln1273_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln1273_1271 = sext i19 %shl_ln1273_734"   --->   Operation 3239 'sext' 'sext_ln1273_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3240 [1/1] (0.00ns)   --->   "%shl_ln1273_735 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_219, i1 0"   --->   Operation 3240 'bitconcatenate' 'shl_ln1273_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln1273_1272 = sext i17 %shl_ln1273_735"   --->   Operation 3241 'sext' 'sext_ln1273_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3242 [1/1] (0.00ns)   --->   "%sext_ln1273_1273 = sext i17 %shl_ln1273_735"   --->   Operation 3242 'sext' 'sext_ln1273_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3243 [1/1] (0.80ns)   --->   "%r_V_2844 = sub i20 %sext_ln1273_1273, i20 %sext_ln1273_1271"   --->   Operation 3243 'sub' 'r_V_2844' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3244 [1/1] (0.00ns)   --->   "%mult_V_2274 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2844, i32 5, i32 19"   --->   Operation 3244 'partselect' 'mult_V_2274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln818_707 = sext i15 %mult_V_2274"   --->   Operation 3245 'sext' 'sext_ln818_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3246 [1/1] (0.00ns)   --->   "%mult_V_2275 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_219, i32 4, i32 15"   --->   Operation 3246 'partselect' 'mult_V_2275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3247 [1/1] (0.00ns)   --->   "%sext_ln17_1605 = sext i12 %mult_V_2275" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3247 'sext' 'sext_ln17_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1678 = sub i20 0, i20 %sext_ln1273_1271"   --->   Operation 3248 'sub' 'sub_ln1273_1678' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3249 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2845 = sub i20 %sub_ln1273_1678, i20 %sext_ln1273_1273"   --->   Operation 3249 'sub' 'r_V_2845' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3250 [1/1] (0.00ns)   --->   "%mult_V_2276 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2845, i32 5, i32 19"   --->   Operation 3250 'partselect' 'mult_V_2276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3251 [1/1] (0.00ns)   --->   "%sext_ln818_708 = sext i15 %mult_V_2276"   --->   Operation 3251 'sext' 'sext_ln818_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3252 [1/1] (0.79ns)   --->   "%r_V_2846 = sub i18 0, i18 %sext_ln1273_1272"   --->   Operation 3252 'sub' 'r_V_2846' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3253 [1/1] (0.00ns)   --->   "%mult_V_2277 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2846, i32 5, i32 17"   --->   Operation 3253 'partselect' 'mult_V_2277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3254 [1/1] (0.00ns)   --->   "%sext_ln17_1606 = sext i13 %mult_V_2277" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3254 'sext' 'sext_ln17_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3255 [1/1] (0.00ns)   --->   "%a_V_220 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_436"   --->   Operation 3255 'load' 'a_V_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3256 [1/1] (0.00ns)   --->   "%mult_V_2278 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_220, i32 5, i32 15"   --->   Operation 3256 'partselect' 'mult_V_2278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln17_1607 = sext i11 %mult_V_2278" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3257 'sext' 'sext_ln17_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln1270_95 = sext i16 %a_V_220"   --->   Operation 3258 'sext' 'sext_ln1270_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln818_599 = sext i16 %a_V_220"   --->   Operation 3259 'sext' 'sext_ln818_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3260 [1/1] (0.00ns)   --->   "%sext_ln818_600 = sext i16 %a_V_220"   --->   Operation 3260 'sext' 'sext_ln818_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3261 [1/1] (0.00ns)   --->   "%mult_V_2279 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_220, i32 4, i32 15"   --->   Operation 3261 'partselect' 'mult_V_2279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln17_1608 = sext i12 %mult_V_2279" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3262 'sext' 'sext_ln17_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3263 [1/1] (1.94ns)   --->   "%mul_ln1270_46 = mul i21 %sext_ln1270_95, i21 22"   --->   Operation 3263 'mul' 'mul_ln1270_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3264 [1/1] (0.00ns)   --->   "%mult_V_2280 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_46, i32 5, i32 20"   --->   Operation 3264 'partselect' 'mult_V_2280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3265 [1/1] (0.00ns)   --->   "%shl_ln1273_736 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_220, i2 0"   --->   Operation 3265 'bitconcatenate' 'shl_ln1273_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3266 [1/1] (0.00ns)   --->   "%sext_ln1273_1274 = sext i18 %shl_ln1273_736"   --->   Operation 3266 'sext' 'sext_ln1273_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3267 [1/1] (0.00ns)   --->   "%sext_ln1273_1275 = sext i18 %shl_ln1273_736"   --->   Operation 3267 'sext' 'sext_ln1273_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1681 = sub i19 0, i19 %sext_ln1273_1275"   --->   Operation 3268 'sub' 'sub_ln1273_1681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3269 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2847 = sub i19 %sub_ln1273_1681, i19 %sext_ln818_600"   --->   Operation 3269 'sub' 'r_V_2847' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3270 [1/1] (0.00ns)   --->   "%mult_V_2281 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2847, i32 5, i32 18"   --->   Operation 3270 'partselect' 'mult_V_2281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3271 [1/1] (0.00ns)   --->   "%sext_ln17_1609 = sext i14 %mult_V_2281" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3271 'sext' 'sext_ln17_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3272 [1/1] (0.00ns)   --->   "%mult_V_2282 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_220, i32 3, i32 15"   --->   Operation 3272 'partselect' 'mult_V_2282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3273 [1/1] (0.00ns)   --->   "%sext_ln17_1610 = sext i13 %mult_V_2282" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3273 'sext' 'sext_ln17_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3274 [1/1] (0.00ns)   --->   "%shl_ln1273_737 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_220, i4 0"   --->   Operation 3274 'bitconcatenate' 'shl_ln1273_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln1273_1276 = sext i20 %shl_ln1273_737"   --->   Operation 3275 'sext' 'sext_ln1273_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3276 [1/1] (0.80ns)   --->   "%r_V_2848 = sub i21 %sext_ln1273_1274, i21 %sext_ln1273_1276"   --->   Operation 3276 'sub' 'r_V_2848' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3277 [1/1] (0.00ns)   --->   "%mult_V_2283 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2848, i32 5, i32 20"   --->   Operation 3277 'partselect' 'mult_V_2283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3278 [1/1] (0.00ns)   --->   "%shl_ln1273_738 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_220, i3 0"   --->   Operation 3278 'bitconcatenate' 'shl_ln1273_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3279 [1/1] (0.00ns)   --->   "%sext_ln1273_1277 = sext i19 %shl_ln1273_738"   --->   Operation 3279 'sext' 'sext_ln1273_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3280 [1/1] (0.80ns)   --->   "%r_V_2849 = add i20 %sext_ln1273_1277, i20 %sext_ln818_599"   --->   Operation 3280 'add' 'r_V_2849' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3281 [1/1] (0.00ns)   --->   "%mult_V_2284 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2849, i32 5, i32 19"   --->   Operation 3281 'partselect' 'mult_V_2284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln818_709 = sext i15 %mult_V_2284"   --->   Operation 3282 'sext' 'sext_ln818_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3283 [1/1] (0.79ns)   --->   "%r_V_2850 = add i19 %sext_ln1273_1275, i19 %sext_ln818_600"   --->   Operation 3283 'add' 'r_V_2850' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3284 [1/1] (0.00ns)   --->   "%mult_V_2285 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2850, i32 5, i32 18"   --->   Operation 3284 'partselect' 'mult_V_2285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3285 [1/1] (0.00ns)   --->   "%sext_ln17_1611 = sext i14 %mult_V_2285" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3285 'sext' 'sext_ln17_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3286 [1/1] (0.00ns)   --->   "%shl_ln1273_739 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_220, i1 0"   --->   Operation 3286 'bitconcatenate' 'shl_ln1273_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln1273_1278 = sext i17 %shl_ln1273_739"   --->   Operation 3287 'sext' 'sext_ln1273_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3288 [1/1] (0.79ns)   --->   "%r_V_2851 = sub i18 0, i18 %sext_ln1273_1278"   --->   Operation 3288 'sub' 'r_V_2851' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3289 [1/1] (0.00ns)   --->   "%mult_V_2286 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2851, i32 5, i32 17"   --->   Operation 3289 'partselect' 'mult_V_2286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln17_1612 = sext i13 %mult_V_2286" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3290 'sext' 'sext_ln17_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3291 [1/1] (0.00ns)   --->   "%a_V_221 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_437"   --->   Operation 3291 'load' 'a_V_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3292 [1/1] (0.00ns)   --->   "%mult_V_2287 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_221, i32 5, i32 15"   --->   Operation 3292 'partselect' 'mult_V_2287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3293 [1/1] (0.00ns)   --->   "%sext_ln17_1613 = sext i11 %mult_V_2287" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3293 'sext' 'sext_ln17_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln17_1614 = sext i11 %mult_V_2287" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3294 'sext' 'sext_ln17_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln1273_1279 = sext i16 %a_V_221"   --->   Operation 3295 'sext' 'sext_ln1273_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln1273_1280 = sext i16 %a_V_221"   --->   Operation 3296 'sext' 'sext_ln1273_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln1273_1281 = sext i16 %a_V_221"   --->   Operation 3297 'sext' 'sext_ln1273_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3298 [1/1] (0.00ns)   --->   "%shl_ln1273_740 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_221, i2 0"   --->   Operation 3298 'bitconcatenate' 'shl_ln1273_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln1273_1282 = sext i18 %shl_ln1273_740"   --->   Operation 3299 'sext' 'sext_ln1273_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1685 = sub i19 0, i19 %sext_ln1273_1282"   --->   Operation 3300 'sub' 'sub_ln1273_1685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3301 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2852 = sub i19 %sub_ln1273_1685, i19 %sext_ln1273_1281"   --->   Operation 3301 'sub' 'r_V_2852' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3302 [1/1] (0.00ns)   --->   "%mult_V_2288 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2852, i32 5, i32 18"   --->   Operation 3302 'partselect' 'mult_V_2288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.00ns)   --->   "%sext_ln17_1615 = sext i14 %mult_V_2288" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3303 'sext' 'sext_ln17_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3304 [1/1] (0.00ns)   --->   "%shl_ln1273_741 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_221, i4 0"   --->   Operation 3304 'bitconcatenate' 'shl_ln1273_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln1273_1283 = sext i20 %shl_ln1273_741"   --->   Operation 3305 'sext' 'sext_ln1273_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3306 [1/1] (0.80ns)   --->   "%r_V_2853 = add i21 %sext_ln1273_1283, i21 %sext_ln1273_1279"   --->   Operation 3306 'add' 'r_V_2853' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3307 [1/1] (0.00ns)   --->   "%mult_V_2289 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2853, i32 5, i32 20"   --->   Operation 3307 'partselect' 'mult_V_2289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3308 [1/1] (0.00ns)   --->   "%shl_ln1273_742 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_221, i3 0"   --->   Operation 3308 'bitconcatenate' 'shl_ln1273_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln1273_1284 = sext i19 %shl_ln1273_742"   --->   Operation 3309 'sext' 'sext_ln1273_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1687 = sub i20 0, i20 %sext_ln1273_1284"   --->   Operation 3310 'sub' 'sub_ln1273_1687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3311 [1/1] (0.00ns)   --->   "%shl_ln1273_743 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_221, i1 0"   --->   Operation 3311 'bitconcatenate' 'shl_ln1273_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3312 [1/1] (0.00ns)   --->   "%sext_ln1273_1285 = sext i17 %shl_ln1273_743"   --->   Operation 3312 'sext' 'sext_ln1273_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3313 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2854 = sub i20 %sub_ln1273_1687, i20 %sext_ln1273_1285"   --->   Operation 3313 'sub' 'r_V_2854' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3314 [1/1] (0.00ns)   --->   "%mult_V_2290 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2854, i32 5, i32 19"   --->   Operation 3314 'partselect' 'mult_V_2290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln818_710 = sext i15 %mult_V_2290"   --->   Operation 3315 'sext' 'sext_ln818_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3316 [1/1] (1.94ns)   --->   "%r_V_2855 = mul i21 %sext_ln1273_1279, i21 2097141"   --->   Operation 3316 'mul' 'r_V_2855' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3317 [1/1] (0.00ns)   --->   "%mult_V_2291 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2855, i32 5, i32 20"   --->   Operation 3317 'partselect' 'mult_V_2291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (0.80ns)   --->   "%r_V_2856 = sub i20 %sext_ln1273_1280, i20 %sext_ln1273_1284"   --->   Operation 3318 'sub' 'r_V_2856' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3319 [1/1] (0.00ns)   --->   "%mult_V_2292 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2856, i32 5, i32 19"   --->   Operation 3319 'partselect' 'mult_V_2292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln818_711 = sext i15 %mult_V_2292"   --->   Operation 3320 'sext' 'sext_ln818_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (0.00ns)   --->   "%a_V_222 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_438"   --->   Operation 3321 'load' 'a_V_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3322 [1/1] (0.00ns)   --->   "%sext_ln1273_1286 = sext i16 %a_V_222"   --->   Operation 3322 'sext' 'sext_ln1273_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln1273_1287 = sext i16 %a_V_222"   --->   Operation 3323 'sext' 'sext_ln1273_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3324 [1/1] (0.78ns)   --->   "%r_V_2857 = sub i17 0, i17 %sext_ln1273_1287"   --->   Operation 3324 'sub' 'r_V_2857' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3325 [1/1] (0.00ns)   --->   "%mult_V_2293 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2857, i32 5, i32 16"   --->   Operation 3325 'partselect' 'mult_V_2293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3326 [1/1] (0.00ns)   --->   "%sext_ln17_1616 = sext i12 %mult_V_2293" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3326 'sext' 'sext_ln17_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3327 [1/1] (0.00ns)   --->   "%shl_ln1273_744 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_222, i3 0"   --->   Operation 3327 'bitconcatenate' 'shl_ln1273_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3328 [1/1] (0.00ns)   --->   "%sext_ln1273_1288 = sext i19 %shl_ln1273_744"   --->   Operation 3328 'sext' 'sext_ln1273_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3329 [1/1] (0.00ns)   --->   "%shl_ln1273_745 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_222, i1 0"   --->   Operation 3329 'bitconcatenate' 'shl_ln1273_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3330 [1/1] (0.00ns)   --->   "%sext_ln1273_1289 = sext i17 %shl_ln1273_745"   --->   Operation 3330 'sext' 'sext_ln1273_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3331 [1/1] (0.80ns)   --->   "%r_V_2858 = add i20 %sext_ln1273_1288, i20 %sext_ln1273_1289"   --->   Operation 3331 'add' 'r_V_2858' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3332 [1/1] (0.00ns)   --->   "%mult_V_2294 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2858, i32 5, i32 19"   --->   Operation 3332 'partselect' 'mult_V_2294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3333 [1/1] (0.00ns)   --->   "%sext_ln818_712 = sext i15 %mult_V_2294"   --->   Operation 3333 'sext' 'sext_ln818_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3334 [1/1] (0.00ns)   --->   "%mult_V_2295 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_222, i32 3, i32 15"   --->   Operation 3334 'partselect' 'mult_V_2295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln17_1617 = sext i13 %mult_V_2295" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3335 'sext' 'sext_ln17_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3336 [1/1] (0.00ns)   --->   "%shl_ln1273_746 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_222, i2 0"   --->   Operation 3336 'bitconcatenate' 'shl_ln1273_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3337 [1/1] (0.00ns)   --->   "%sext_ln1273_1290 = sext i18 %shl_ln1273_746"   --->   Operation 3337 'sext' 'sext_ln1273_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3338 [1/1] (0.79ns)   --->   "%r_V_2859 = add i19 %sext_ln1273_1290, i19 %sext_ln1273_1286"   --->   Operation 3338 'add' 'r_V_2859' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%mult_V_2296 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2859, i32 5, i32 18"   --->   Operation 3339 'partselect' 'mult_V_2296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln17_1618 = sext i14 %mult_V_2296" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3340 'sext' 'sext_ln17_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3341 [1/1] (0.79ns)   --->   "%r_V_2860 = sub i19 0, i19 %sext_ln1273_1290"   --->   Operation 3341 'sub' 'r_V_2860' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3342 [1/1] (0.00ns)   --->   "%mult_V_2297 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2860, i32 5, i32 18"   --->   Operation 3342 'partselect' 'mult_V_2297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3343 [1/1] (0.00ns)   --->   "%sext_ln17_1619 = sext i14 %mult_V_2297" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3343 'sext' 'sext_ln17_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3344 [1/1] (0.00ns)   --->   "%a_V_223 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_439"   --->   Operation 3344 'load' 'a_V_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln1270_96 = sext i16 %a_V_223"   --->   Operation 3345 'sext' 'sext_ln1270_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3346 [1/1] (1.94ns)   --->   "%r_V_2861 = mul i21 %sext_ln1270_96, i21 2097139"   --->   Operation 3346 'mul' 'r_V_2861' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3347 [1/1] (0.00ns)   --->   "%mult_V_2298 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2861, i32 5, i32 20"   --->   Operation 3347 'partselect' 'mult_V_2298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3348 [1/1] (1.94ns)   --->   "%r_V_2862 = mul i21 %sext_ln1270_96, i21 11"   --->   Operation 3348 'mul' 'r_V_2862' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3349 [1/1] (0.00ns)   --->   "%mult_V_2299 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2862, i32 5, i32 20"   --->   Operation 3349 'partselect' 'mult_V_2299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3350 [1/1] (0.00ns)   --->   "%shl_ln1273_747 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_223, i5 0"   --->   Operation 3350 'bitconcatenate' 'shl_ln1273_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3351 [1/1] (0.00ns)   --->   "%shl_ln1273_748 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_223, i2 0"   --->   Operation 3351 'bitconcatenate' 'shl_ln1273_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln1273_1291 = sext i18 %shl_ln1273_748"   --->   Operation 3352 'sext' 'sext_ln1273_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3353 [1/1] (0.81ns)   --->   "%r_V_2863 = sub i21 %shl_ln1273_747, i21 %sext_ln1273_1291"   --->   Operation 3353 'sub' 'r_V_2863' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3354 [1/1] (0.00ns)   --->   "%mult_V_2300 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2863, i32 5, i32 20"   --->   Operation 3354 'partselect' 'mult_V_2300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3355 [1/1] (0.00ns)   --->   "%shl_ln1273_749 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_223, i4 0"   --->   Operation 3355 'bitconcatenate' 'shl_ln1273_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln1273_1292 = sext i20 %shl_ln1273_749"   --->   Operation 3356 'sext' 'sext_ln1273_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3357 [1/1] (0.80ns)   --->   "%r_V_2864 = sub i21 %sext_ln1273_1291, i21 %sext_ln1273_1292"   --->   Operation 3357 'sub' 'r_V_2864' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3358 [1/1] (0.00ns)   --->   "%mult_V_2301 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2864, i32 5, i32 20"   --->   Operation 3358 'partselect' 'mult_V_2301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3359 [1/1] (1.94ns)   --->   "%mul_ln1270_47 = mul i21 %sext_ln1270_96, i21 2097133"   --->   Operation 3359 'mul' 'mul_ln1270_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3360 [1/1] (0.00ns)   --->   "%mult_V_2302 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_47, i32 5, i32 20"   --->   Operation 3360 'partselect' 'mult_V_2302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3361 [1/1] (0.00ns)   --->   "%a_V_224 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_441"   --->   Operation 3361 'load' 'a_V_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3362 [1/1] (0.00ns)   --->   "%mult_V_2303 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_224, i32 5, i32 15"   --->   Operation 3362 'partselect' 'mult_V_2303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln17_1620 = sext i11 %mult_V_2303" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3363 'sext' 'sext_ln17_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln1273_1293 = sext i16 %a_V_224"   --->   Operation 3364 'sext' 'sext_ln1273_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln1273_1294 = sext i16 %a_V_224"   --->   Operation 3365 'sext' 'sext_ln1273_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln1273_1295 = sext i16 %a_V_224"   --->   Operation 3366 'sext' 'sext_ln1273_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3367 [1/1] (1.94ns)   --->   "%mul_ln1270_48 = mul i21 %sext_ln1273_1294, i21 2097125"   --->   Operation 3367 'mul' 'mul_ln1270_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3368 [1/1] (0.00ns)   --->   "%mult_V_2304 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_48, i32 5, i32 20"   --->   Operation 3368 'partselect' 'mult_V_2304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3369 [1/1] (0.00ns)   --->   "%shl_ln1273_750 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_224, i2 0"   --->   Operation 3369 'bitconcatenate' 'shl_ln1273_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln1273_1296 = sext i18 %shl_ln1273_750"   --->   Operation 3370 'sext' 'sext_ln1273_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1694 = sub i19 0, i19 %sext_ln1273_1296"   --->   Operation 3371 'sub' 'sub_ln1273_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3372 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2865 = sub i19 %sub_ln1273_1694, i19 %sext_ln1273_1295"   --->   Operation 3372 'sub' 'r_V_2865' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3373 [1/1] (0.00ns)   --->   "%mult_V_2305 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2865, i32 5, i32 18"   --->   Operation 3373 'partselect' 'mult_V_2305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3374 [1/1] (0.00ns)   --->   "%sext_ln17_1621 = sext i14 %mult_V_2305" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3374 'sext' 'sext_ln17_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3375 [1/1] (1.94ns)   --->   "%mul_ln1270_49 = mul i21 %sext_ln1273_1294, i21 2097131"   --->   Operation 3375 'mul' 'mul_ln1270_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3376 [1/1] (0.00ns)   --->   "%mult_V_2306 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_49, i32 5, i32 20"   --->   Operation 3376 'partselect' 'mult_V_2306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3377 [1/1] (1.94ns)   --->   "%r_V_2866 = mul i21 %sext_ln1273_1294, i21 13"   --->   Operation 3377 'mul' 'r_V_2866' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3378 [1/1] (0.00ns)   --->   "%mult_V_2307 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2866, i32 5, i32 20"   --->   Operation 3378 'partselect' 'mult_V_2307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3379 [1/1] (0.00ns)   --->   "%shl_ln1273_751 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_224, i3 0"   --->   Operation 3379 'bitconcatenate' 'shl_ln1273_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln1273_1297 = sext i19 %shl_ln1273_751"   --->   Operation 3380 'sext' 'sext_ln1273_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3381 [1/1] (0.80ns)   --->   "%r_V_2867 = add i20 %sext_ln1273_1297, i20 %sext_ln1273_1293"   --->   Operation 3381 'add' 'r_V_2867' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3382 [1/1] (0.00ns)   --->   "%mult_V_2308 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2867, i32 5, i32 19"   --->   Operation 3382 'partselect' 'mult_V_2308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln818_713 = sext i15 %mult_V_2308"   --->   Operation 3383 'sext' 'sext_ln818_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3384 [1/1] (1.94ns)   --->   "%r_V_2868 = mul i21 %sext_ln1273_1294, i21 2097141"   --->   Operation 3384 'mul' 'r_V_2868' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3385 [1/1] (0.00ns)   --->   "%mult_V_2309 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2868, i32 5, i32 20"   --->   Operation 3385 'partselect' 'mult_V_2309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3386 [1/1] (0.00ns)   --->   "%mult_V_2310 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_224, i32 4, i32 15"   --->   Operation 3386 'partselect' 'mult_V_2310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln17_1622 = sext i12 %mult_V_2310" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3387 'sext' 'sext_ln17_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3388 [1/1] (0.00ns)   --->   "%a_V_225 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_442"   --->   Operation 3388 'load' 'a_V_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln1273_1298 = sext i16 %a_V_225"   --->   Operation 3389 'sext' 'sext_ln1273_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln1273_1299 = sext i16 %a_V_225"   --->   Operation 3390 'sext' 'sext_ln1273_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln1273_1300 = sext i16 %a_V_225"   --->   Operation 3391 'sext' 'sext_ln1273_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3392 [1/1] (0.00ns)   --->   "%shl_ln1273_752 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_225, i3 0"   --->   Operation 3392 'bitconcatenate' 'shl_ln1273_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3393 [1/1] (0.00ns)   --->   "%sext_ln1273_1301 = sext i19 %shl_ln1273_752"   --->   Operation 3393 'sext' 'sext_ln1273_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3394 [1/1] (0.80ns)   --->   "%r_V_2869 = sub i20 %sext_ln1273_1299, i20 %sext_ln1273_1301"   --->   Operation 3394 'sub' 'r_V_2869' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3395 [1/1] (0.00ns)   --->   "%mult_V_2311 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2869, i32 5, i32 19"   --->   Operation 3395 'partselect' 'mult_V_2311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3396 [1/1] (0.00ns)   --->   "%sext_ln818_714 = sext i15 %mult_V_2311"   --->   Operation 3396 'sext' 'sext_ln818_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3397 [1/1] (0.00ns)   --->   "%shl_ln1273_753 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_225, i2 0"   --->   Operation 3397 'bitconcatenate' 'shl_ln1273_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln1273_1302 = sext i18 %shl_ln1273_753"   --->   Operation 3398 'sext' 'sext_ln1273_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3399 [1/1] (0.79ns)   --->   "%r_V_2870 = sub i19 %sext_ln1273_1300, i19 %sext_ln1273_1302"   --->   Operation 3399 'sub' 'r_V_2870' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3400 [1/1] (0.00ns)   --->   "%mult_V_2312 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2870, i32 5, i32 18"   --->   Operation 3400 'partselect' 'mult_V_2312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln17_1623 = sext i14 %mult_V_2312" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3401 'sext' 'sext_ln17_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3402 [1/1] (0.00ns)   --->   "%mult_V_2313 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_225, i32 4, i32 15"   --->   Operation 3402 'partselect' 'mult_V_2313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln17_1624 = sext i12 %mult_V_2313" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3403 'sext' 'sext_ln17_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3404 [1/1] (0.00ns)   --->   "%mult_V_2314 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_225, i32 2, i32 15"   --->   Operation 3404 'partselect' 'mult_V_2314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln17_1625 = sext i14 %mult_V_2314" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3405 'sext' 'sext_ln17_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3406 [1/1] (1.94ns)   --->   "%r_V_2871 = mul i21 %sext_ln1273_1298, i21 13"   --->   Operation 3406 'mul' 'r_V_2871' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3407 [1/1] (0.00ns)   --->   "%mult_V_2315 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2871, i32 5, i32 20"   --->   Operation 3407 'partselect' 'mult_V_2315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3408 [1/1] (0.79ns)   --->   "%r_V_2872 = add i19 %sext_ln1273_1302, i19 %sext_ln1273_1300"   --->   Operation 3408 'add' 'r_V_2872' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3409 [1/1] (0.00ns)   --->   "%mult_V_2316 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2872, i32 5, i32 18"   --->   Operation 3409 'partselect' 'mult_V_2316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln818_715 = sext i14 %mult_V_2316"   --->   Operation 3410 'sext' 'sext_ln818_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3411 [1/1] (0.80ns)   --->   "%r_V_2873 = sub i20 %sext_ln1273_1301, i20 %sext_ln1273_1299"   --->   Operation 3411 'sub' 'r_V_2873' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3412 [1/1] (0.00ns)   --->   "%mult_V_2317 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2873, i32 5, i32 19"   --->   Operation 3412 'partselect' 'mult_V_2317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3413 [1/1] (0.00ns)   --->   "%sext_ln818_716 = sext i15 %mult_V_2317"   --->   Operation 3413 'sext' 'sext_ln818_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3414 [1/1] (0.80ns)   --->   "%r_V_2874 = add i20 %sext_ln1273_1301, i20 %sext_ln1273_1299"   --->   Operation 3414 'add' 'r_V_2874' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3415 [1/1] (0.00ns)   --->   "%mult_V_2318 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2874, i32 5, i32 19"   --->   Operation 3415 'partselect' 'mult_V_2318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln818_717 = sext i15 %mult_V_2318"   --->   Operation 3416 'sext' 'sext_ln818_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3417 [1/1] (0.00ns)   --->   "%shl_ln1273_754 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_225, i1 0"   --->   Operation 3417 'bitconcatenate' 'shl_ln1273_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3418 [1/1] (0.00ns)   --->   "%sext_ln1273_1303 = sext i17 %shl_ln1273_754"   --->   Operation 3418 'sext' 'sext_ln1273_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3419 [1/1] (0.80ns)   --->   "%r_V_2875 = sub i20 %sext_ln1273_1301, i20 %sext_ln1273_1303"   --->   Operation 3419 'sub' 'r_V_2875' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3420 [1/1] (0.00ns)   --->   "%mult_V_2319 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2875, i32 5, i32 19"   --->   Operation 3420 'partselect' 'mult_V_2319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln818_718 = sext i15 %mult_V_2319"   --->   Operation 3421 'sext' 'sext_ln818_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3422 [1/1] (0.00ns)   --->   "%a_V_226 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_443"   --->   Operation 3422 'load' 'a_V_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln1273_1304 = sext i16 %a_V_226"   --->   Operation 3423 'sext' 'sext_ln1273_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln1273_1305 = sext i16 %a_V_226"   --->   Operation 3424 'sext' 'sext_ln1273_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (0.00ns)   --->   "%sext_ln1273_1306 = sext i16 %a_V_226"   --->   Operation 3425 'sext' 'sext_ln1273_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3426 [1/1] (1.94ns)   --->   "%r_V_2876 = mul i21 %sext_ln1273_1306, i21 13"   --->   Operation 3426 'mul' 'r_V_2876' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3427 [1/1] (0.00ns)   --->   "%mult_V_2320 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2876, i32 5, i32 20"   --->   Operation 3427 'partselect' 'mult_V_2320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3428 [1/1] (0.00ns)   --->   "%shl_ln1273_755 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_226, i3 0"   --->   Operation 3428 'bitconcatenate' 'shl_ln1273_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln1273_1307 = sext i19 %shl_ln1273_755"   --->   Operation 3429 'sext' 'sext_ln1273_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3430 [1/1] (0.00ns)   --->   "%shl_ln1273_756 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_226, i1 0"   --->   Operation 3430 'bitconcatenate' 'shl_ln1273_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln1273_1308 = sext i17 %shl_ln1273_756"   --->   Operation 3431 'sext' 'sext_ln1273_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (0.80ns)   --->   "%r_V_2877 = sub i20 %sext_ln1273_1307, i20 %sext_ln1273_1308"   --->   Operation 3432 'sub' 'r_V_2877' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3433 [1/1] (0.00ns)   --->   "%mult_V_2321 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2877, i32 5, i32 19"   --->   Operation 3433 'partselect' 'mult_V_2321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln818_719 = sext i15 %mult_V_2321"   --->   Operation 3434 'sext' 'sext_ln818_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (0.00ns)   --->   "%shl_ln1273_757 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_226, i4 0"   --->   Operation 3435 'bitconcatenate' 'shl_ln1273_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3436 [1/1] (0.00ns)   --->   "%sext_ln1273_1309 = sext i20 %shl_ln1273_757"   --->   Operation 3436 'sext' 'sext_ln1273_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3437 [1/1] (0.80ns)   --->   "%r_V_2878 = sub i21 %sext_ln1273_1309, i21 %sext_ln1273_1306"   --->   Operation 3437 'sub' 'r_V_2878' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3438 [1/1] (0.00ns)   --->   "%mult_V_2322 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2878, i32 5, i32 20"   --->   Operation 3438 'partselect' 'mult_V_2322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3439 [1/1] (0.80ns)   --->   "%r_V_2879 = sub i20 %sext_ln1273_1304, i20 %sext_ln1273_1307"   --->   Operation 3439 'sub' 'r_V_2879' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3440 [1/1] (0.00ns)   --->   "%mult_V_2323 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2879, i32 5, i32 19"   --->   Operation 3440 'partselect' 'mult_V_2323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln818_720 = sext i15 %mult_V_2323"   --->   Operation 3441 'sext' 'sext_ln818_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3442 [1/1] (0.80ns)   --->   "%r_V_2880 = sub i20 0, i20 %sext_ln1273_1307"   --->   Operation 3442 'sub' 'r_V_2880' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3443 [1/1] (0.00ns)   --->   "%mult_V_2324 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2880, i32 5, i32 19"   --->   Operation 3443 'partselect' 'mult_V_2324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3444 [1/1] (0.00ns)   --->   "%sext_ln818_721 = sext i15 %mult_V_2324"   --->   Operation 3444 'sext' 'sext_ln818_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3445 [1/1] (0.80ns)   --->   "%r_V_2881 = sub i21 0, i21 %sext_ln1273_1309"   --->   Operation 3445 'sub' 'r_V_2881' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3446 [1/1] (0.00ns)   --->   "%mult_V_2325 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2881, i32 5, i32 20"   --->   Operation 3446 'partselect' 'mult_V_2325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3447 [1/1] (0.80ns)   --->   "%r_V_2882 = sub i20 %sext_ln1273_1307, i20 %sext_ln1273_1304"   --->   Operation 3447 'sub' 'r_V_2882' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3448 [1/1] (0.00ns)   --->   "%mult_V_2326 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2882, i32 5, i32 19"   --->   Operation 3448 'partselect' 'mult_V_2326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln818_722 = sext i15 %mult_V_2326"   --->   Operation 3449 'sext' 'sext_ln818_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3450 [1/1] (0.00ns)   --->   "%shl_ln1273_758 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_226, i2 0"   --->   Operation 3450 'bitconcatenate' 'shl_ln1273_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln1273_1310 = sext i18 %shl_ln1273_758"   --->   Operation 3451 'sext' 'sext_ln1273_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3452 [1/1] (0.79ns)   --->   "%r_V_2883 = add i19 %sext_ln1273_1310, i19 %sext_ln1273_1305"   --->   Operation 3452 'add' 'r_V_2883' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3453 [1/1] (0.00ns)   --->   "%mult_V_2327 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2883, i32 5, i32 18"   --->   Operation 3453 'partselect' 'mult_V_2327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln17_1626 = sext i14 %mult_V_2327" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3454 'sext' 'sext_ln17_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3455 [1/1] (1.94ns)   --->   "%r_V_2884 = mul i21 %sext_ln1273_1306, i21 2097141"   --->   Operation 3455 'mul' 'r_V_2884' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3456 [1/1] (0.00ns)   --->   "%mult_V_2328 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2884, i32 5, i32 20"   --->   Operation 3456 'partselect' 'mult_V_2328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3457 [1/1] (0.00ns)   --->   "%a_V_227 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_444"   --->   Operation 3457 'load' 'a_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln1273_1311 = sext i16 %a_V_227"   --->   Operation 3458 'sext' 'sext_ln1273_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln1273_1312 = sext i16 %a_V_227"   --->   Operation 3459 'sext' 'sext_ln1273_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3460 [1/1] (0.00ns)   --->   "%shl_ln1273_759 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_227, i4 0"   --->   Operation 3460 'bitconcatenate' 'shl_ln1273_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln1273_1313 = sext i20 %shl_ln1273_759"   --->   Operation 3461 'sext' 'sext_ln1273_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3462 [1/1] (0.00ns)   --->   "%shl_ln1273_760 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_227, i2 0"   --->   Operation 3462 'bitconcatenate' 'shl_ln1273_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln1273_1314 = sext i18 %shl_ln1273_760"   --->   Operation 3463 'sext' 'sext_ln1273_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln1273_1315 = sext i18 %shl_ln1273_760"   --->   Operation 3464 'sext' 'sext_ln1273_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3465 [1/1] (0.80ns)   --->   "%r_V_2885 = sub i21 %sext_ln1273_1315, i21 %sext_ln1273_1313"   --->   Operation 3465 'sub' 'r_V_2885' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3466 [1/1] (0.00ns)   --->   "%mult_V_2329 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2885, i32 5, i32 20"   --->   Operation 3466 'partselect' 'mult_V_2329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3467 [1/1] (0.79ns)   --->   "%r_V_2886 = add i19 %sext_ln1273_1314, i19 %sext_ln1273_1312"   --->   Operation 3467 'add' 'r_V_2886' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3468 [1/1] (0.00ns)   --->   "%mult_V_2330 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2886, i32 5, i32 18"   --->   Operation 3468 'partselect' 'mult_V_2330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln17_1627 = sext i14 %mult_V_2330" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3469 'sext' 'sext_ln17_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1707 = sub i19 0, i19 %sext_ln1273_1314"   --->   Operation 3470 'sub' 'sub_ln1273_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3471 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2887 = sub i19 %sub_ln1273_1707, i19 %sext_ln1273_1312"   --->   Operation 3471 'sub' 'r_V_2887' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3472 [1/1] (0.00ns)   --->   "%mult_V_2331 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2887, i32 5, i32 18"   --->   Operation 3472 'partselect' 'mult_V_2331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln17_1628 = sext i14 %mult_V_2331" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3473 'sext' 'sext_ln17_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1709 = sub i21 0, i21 %sext_ln1273_1313"   --->   Operation 3474 'sub' 'sub_ln1273_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3475 [1/1] (0.00ns)   --->   "%shl_ln1273_761 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_227, i1 0"   --->   Operation 3475 'bitconcatenate' 'shl_ln1273_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln1273_1316 = sext i17 %shl_ln1273_761"   --->   Operation 3476 'sext' 'sext_ln1273_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3477 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2888 = sub i21 %sub_ln1273_1709, i21 %sext_ln1273_1316"   --->   Operation 3477 'sub' 'r_V_2888' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3478 [1/1] (0.00ns)   --->   "%mult_V_2332 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2888, i32 5, i32 20"   --->   Operation 3478 'partselect' 'mult_V_2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3479 [1/1] (0.79ns)   --->   "%r_V_2889 = sub i19 %sext_ln1273_1314, i19 %sext_ln1273_1312"   --->   Operation 3479 'sub' 'r_V_2889' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3480 [1/1] (0.00ns)   --->   "%mult_V_2333 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2889, i32 5, i32 18"   --->   Operation 3480 'partselect' 'mult_V_2333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln17_1629 = sext i14 %mult_V_2333" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3481 'sext' 'sext_ln17_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3482 [1/1] (0.00ns)   --->   "%mult_V_2334 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_227, i32 2, i32 15"   --->   Operation 3482 'partselect' 'mult_V_2334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln17_1630 = sext i14 %mult_V_2334" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3483 'sext' 'sext_ln17_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3484 [1/1] (0.80ns)   --->   "%r_V_2890 = sub i21 %sext_ln1273_1313, i21 %sext_ln1273_1311"   --->   Operation 3484 'sub' 'r_V_2890' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3485 [1/1] (0.00ns)   --->   "%mult_V_2335 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2890, i32 5, i32 20"   --->   Operation 3485 'partselect' 'mult_V_2335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3486 [1/1] (0.00ns)   --->   "%mult_V_2336 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_227, i32 4, i32 15"   --->   Operation 3486 'partselect' 'mult_V_2336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln17_1631 = sext i12 %mult_V_2336" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3487 'sext' 'sext_ln17_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3488 [1/1] (1.94ns)   --->   "%r_V_2891 = mul i21 %sext_ln1273_1311, i21 2097139"   --->   Operation 3488 'mul' 'r_V_2891' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3489 [1/1] (0.00ns)   --->   "%mult_V_2337 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2891, i32 5, i32 20"   --->   Operation 3489 'partselect' 'mult_V_2337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3490 [1/1] (0.00ns)   --->   "%a_V_228 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_445"   --->   Operation 3490 'load' 'a_V_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln1270_97 = sext i16 %a_V_228"   --->   Operation 3491 'sext' 'sext_ln1270_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln1273_1317 = sext i16 %a_V_228"   --->   Operation 3492 'sext' 'sext_ln1273_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln1273_1318 = sext i16 %a_V_228"   --->   Operation 3493 'sext' 'sext_ln1273_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln1273_1319 = sext i16 %a_V_228"   --->   Operation 3494 'sext' 'sext_ln1273_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3495 [1/1] (0.00ns)   --->   "%shl_ln1273_762 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_228, i3 0"   --->   Operation 3495 'bitconcatenate' 'shl_ln1273_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3496 [1/1] (0.00ns)   --->   "%sext_ln1273_1320 = sext i19 %shl_ln1273_762"   --->   Operation 3496 'sext' 'sext_ln1273_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3497 [1/1] (0.80ns)   --->   "%r_V_2892 = add i20 %sext_ln1273_1320, i20 %sext_ln1273_1318"   --->   Operation 3497 'add' 'r_V_2892' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3498 [1/1] (0.00ns)   --->   "%mult_V_2338 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2892, i32 5, i32 19"   --->   Operation 3498 'partselect' 'mult_V_2338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln818_723 = sext i15 %mult_V_2338"   --->   Operation 3499 'sext' 'sext_ln818_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3500 [1/1] (0.00ns)   --->   "%shl_ln1273_763 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_228, i4 0"   --->   Operation 3500 'bitconcatenate' 'shl_ln1273_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln1273_1321 = sext i20 %shl_ln1273_763"   --->   Operation 3501 'sext' 'sext_ln1273_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3502 [1/1] (0.00ns)   --->   "%shl_ln1273_764 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_228, i2 0"   --->   Operation 3502 'bitconcatenate' 'shl_ln1273_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln1273_1322 = sext i18 %shl_ln1273_764"   --->   Operation 3503 'sext' 'sext_ln1273_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln1273_1323 = sext i18 %shl_ln1273_764"   --->   Operation 3504 'sext' 'sext_ln1273_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3505 [1/1] (0.80ns)   --->   "%r_V_2893 = sub i21 %sext_ln1273_1321, i21 %sext_ln1273_1323"   --->   Operation 3505 'sub' 'r_V_2893' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3506 [1/1] (0.00ns)   --->   "%mult_V_2339 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2893, i32 5, i32 20"   --->   Operation 3506 'partselect' 'mult_V_2339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3507 [1/1] (0.00ns)   --->   "%shl_ln1273_765 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_228, i5 0"   --->   Operation 3507 'bitconcatenate' 'shl_ln1273_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3508 [1/1] (0.00ns)   --->   "%shl_ln1273_766 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_228, i1 0"   --->   Operation 3508 'bitconcatenate' 'shl_ln1273_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln1273_1324 = sext i17 %shl_ln1273_766"   --->   Operation 3509 'sext' 'sext_ln1273_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3510 [1/1] (0.81ns)   --->   "%r_V_2894 = sub i21 %shl_ln1273_765, i21 %sext_ln1273_1324"   --->   Operation 3510 'sub' 'r_V_2894' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3511 [1/1] (0.00ns)   --->   "%mult_V_2340 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2894, i32 5, i32 20"   --->   Operation 3511 'partselect' 'mult_V_2340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3512 [1/1] (0.78ns)   --->   "%r_V_2895 = sub i17 0, i17 %sext_ln1273_1317"   --->   Operation 3512 'sub' 'r_V_2895' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3513 [1/1] (0.00ns)   --->   "%mult_V_2341 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2895, i32 5, i32 16"   --->   Operation 3513 'partselect' 'mult_V_2341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln17_1632 = sext i12 %mult_V_2341" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3514 'sext' 'sext_ln17_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3515 [1/1] (0.80ns)   --->   "%r_V_2896 = sub i21 %sext_ln1273_1321, i21 %sext_ln1270_97"   --->   Operation 3515 'sub' 'r_V_2896' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3516 [1/1] (0.00ns)   --->   "%mult_V_2342 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2896, i32 5, i32 20"   --->   Operation 3516 'partselect' 'mult_V_2342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3517 [1/1] (1.94ns)   --->   "%mul_ln1270_50 = mul i21 %sext_ln1270_97, i21 27"   --->   Operation 3517 'mul' 'mul_ln1270_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3518 [1/1] (0.00ns)   --->   "%mult_V_2343 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_50, i32 5, i32 20"   --->   Operation 3518 'partselect' 'mult_V_2343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1717 = sub i21 0, i21 %sext_ln1273_1321"   --->   Operation 3519 'sub' 'sub_ln1273_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3520 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2897 = sub i21 %sub_ln1273_1717, i21 %sext_ln1270_97"   --->   Operation 3520 'sub' 'r_V_2897' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3521 [1/1] (0.00ns)   --->   "%mult_V_2344 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2897, i32 5, i32 20"   --->   Operation 3521 'partselect' 'mult_V_2344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1719 = sub i19 0, i19 %sext_ln1273_1322"   --->   Operation 3522 'sub' 'sub_ln1273_1719' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3523 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2898 = sub i19 %sub_ln1273_1719, i19 %sext_ln1273_1319"   --->   Operation 3523 'sub' 'r_V_2898' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3524 [1/1] (0.00ns)   --->   "%mult_V_2345 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2898, i32 5, i32 18"   --->   Operation 3524 'partselect' 'mult_V_2345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln17_1633 = sext i14 %mult_V_2345" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3525 'sext' 'sext_ln17_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3526 [1/1] (0.00ns)   --->   "%a_V_229 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_446"   --->   Operation 3526 'load' 'a_V_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln1273_1325 = sext i16 %a_V_229"   --->   Operation 3527 'sext' 'sext_ln1273_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3528 [1/1] (0.00ns)   --->   "%sext_ln1273_1326 = sext i16 %a_V_229"   --->   Operation 3528 'sext' 'sext_ln1273_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3529 [1/1] (0.00ns)   --->   "%shl_ln1273_767 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_229, i1 0"   --->   Operation 3529 'bitconcatenate' 'shl_ln1273_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln1273_1327 = sext i17 %shl_ln1273_767"   --->   Operation 3530 'sext' 'sext_ln1273_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3531 [1/1] (0.79ns)   --->   "%r_V_2899 = sub i18 0, i18 %sext_ln1273_1327"   --->   Operation 3531 'sub' 'r_V_2899' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3532 [1/1] (0.00ns)   --->   "%mult_V_2346 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2899, i32 5, i32 17"   --->   Operation 3532 'partselect' 'mult_V_2346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln17_1634 = sext i13 %mult_V_2346" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3533 'sext' 'sext_ln17_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3534 [1/1] (0.00ns)   --->   "%shl_ln1273_768 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_229, i5 0"   --->   Operation 3534 'bitconcatenate' 'shl_ln1273_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%shl_ln1273_769 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_229, i2 0"   --->   Operation 3535 'bitconcatenate' 'shl_ln1273_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (0.00ns)   --->   "%sext_ln1273_1328 = sext i18 %shl_ln1273_769"   --->   Operation 3536 'sext' 'sext_ln1273_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3537 [1/1] (0.81ns)   --->   "%r_V_2900 = sub i21 %shl_ln1273_768, i21 %sext_ln1273_1328"   --->   Operation 3537 'sub' 'r_V_2900' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3538 [1/1] (0.00ns)   --->   "%mult_V_2347 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2900, i32 5, i32 20"   --->   Operation 3538 'partselect' 'mult_V_2347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3539 [1/1] (0.00ns)   --->   "%shl_ln1273_770 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_229, i4 0"   --->   Operation 3539 'bitconcatenate' 'shl_ln1273_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln1273_1329 = sext i20 %shl_ln1273_770"   --->   Operation 3540 'sext' 'sext_ln1273_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3541 [1/1] (0.80ns)   --->   "%r_V_2901 = sub i21 %sext_ln1273_1326, i21 %sext_ln1273_1329"   --->   Operation 3541 'sub' 'r_V_2901' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3542 [1/1] (0.00ns)   --->   "%mult_V_2348 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2901, i32 5, i32 20"   --->   Operation 3542 'partselect' 'mult_V_2348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3543 [1/1] (0.00ns)   --->   "%shl_ln1273_771 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_229, i3 0"   --->   Operation 3543 'bitconcatenate' 'shl_ln1273_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln1273_1330 = sext i19 %shl_ln1273_771"   --->   Operation 3544 'sext' 'sext_ln1273_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3545 [1/1] (0.80ns)   --->   "%r_V_2902 = sub i20 %sext_ln1273_1330, i20 %sext_ln1273_1325"   --->   Operation 3545 'sub' 'r_V_2902' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3546 [1/1] (0.00ns)   --->   "%mult_V_2349 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2902, i32 5, i32 19"   --->   Operation 3546 'partselect' 'mult_V_2349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln818_724 = sext i15 %mult_V_2349"   --->   Operation 3547 'sext' 'sext_ln818_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3548 [1/1] (0.00ns)   --->   "%a_V_230 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_447"   --->   Operation 3548 'load' 'a_V_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3549 [1/1] (0.00ns)   --->   "%mult_V_2350 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_230, i32 5, i32 15"   --->   Operation 3549 'partselect' 'mult_V_2350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln17_1635 = sext i11 %mult_V_2350" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3550 'sext' 'sext_ln17_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3551 [1/1] (0.00ns)   --->   "%sext_ln1270_98 = sext i16 %a_V_230"   --->   Operation 3551 'sext' 'sext_ln1270_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln1273_1331 = sext i16 %a_V_230"   --->   Operation 3552 'sext' 'sext_ln1273_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln1273_1332 = sext i16 %a_V_230"   --->   Operation 3553 'sext' 'sext_ln1273_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3554 [1/1] (1.94ns)   --->   "%r_V_2903 = mul i21 %sext_ln1270_98, i21 2097141"   --->   Operation 3554 'mul' 'r_V_2903' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3555 [1/1] (0.00ns)   --->   "%mult_V_2351 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2903, i32 5, i32 20"   --->   Operation 3555 'partselect' 'mult_V_2351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3556 [1/1] (0.00ns)   --->   "%shl_ln1273_772 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_230, i3 0"   --->   Operation 3556 'bitconcatenate' 'shl_ln1273_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln1273_1333 = sext i19 %shl_ln1273_772"   --->   Operation 3557 'sext' 'sext_ln1273_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3558 [1/1] (0.80ns)   --->   "%r_V_2904 = sub i20 %sext_ln1273_1332, i20 %sext_ln1273_1333"   --->   Operation 3558 'sub' 'r_V_2904' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3559 [1/1] (0.00ns)   --->   "%mult_V_2352 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2904, i32 5, i32 19"   --->   Operation 3559 'partselect' 'mult_V_2352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln818_725 = sext i15 %mult_V_2352"   --->   Operation 3560 'sext' 'sext_ln818_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3561 [1/1] (0.00ns)   --->   "%shl_ln1273_773 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_230, i1 0"   --->   Operation 3561 'bitconcatenate' 'shl_ln1273_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln1273_1334 = sext i17 %shl_ln1273_773"   --->   Operation 3562 'sext' 'sext_ln1273_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln1273_1335 = sext i17 %shl_ln1273_773"   --->   Operation 3563 'sext' 'sext_ln1273_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3564 [1/1] (0.80ns)   --->   "%r_V_2905 = sub i20 %sext_ln1273_1335, i20 %sext_ln1273_1333"   --->   Operation 3564 'sub' 'r_V_2905' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3565 [1/1] (0.00ns)   --->   "%mult_V_2353 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2905, i32 5, i32 19"   --->   Operation 3565 'partselect' 'mult_V_2353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln818_726 = sext i15 %mult_V_2353"   --->   Operation 3566 'sext' 'sext_ln818_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3567 [1/1] (1.94ns)   --->   "%mul_ln1270_51 = mul i21 %sext_ln1270_98, i21 19"   --->   Operation 3567 'mul' 'mul_ln1270_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3568 [1/1] (0.00ns)   --->   "%mult_V_2354 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_51, i32 5, i32 20"   --->   Operation 3568 'partselect' 'mult_V_2354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3569 [1/1] (0.00ns)   --->   "%shl_ln1273_774 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_230, i4 0"   --->   Operation 3569 'bitconcatenate' 'shl_ln1273_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln1273_1336 = sext i20 %shl_ln1273_774"   --->   Operation 3570 'sext' 'sext_ln1273_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3571 [1/1] (0.80ns)   --->   "%r_V_2906 = sub i21 0, i21 %sext_ln1273_1336"   --->   Operation 3571 'sub' 'r_V_2906' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3572 [1/1] (0.00ns)   --->   "%mult_V_2355 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2906, i32 5, i32 20"   --->   Operation 3572 'partselect' 'mult_V_2355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3573 [1/1] (0.80ns)   --->   "%r_V_2907 = sub i20 0, i20 %sext_ln1273_1333"   --->   Operation 3573 'sub' 'r_V_2907' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3574 [1/1] (0.00ns)   --->   "%mult_V_2356 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2907, i32 5, i32 19"   --->   Operation 3574 'partselect' 'mult_V_2356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3575 [1/1] (0.00ns)   --->   "%shl_ln1273_775 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_230, i2 0"   --->   Operation 3575 'bitconcatenate' 'shl_ln1273_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln1273_1337 = sext i18 %shl_ln1273_775"   --->   Operation 3576 'sext' 'sext_ln1273_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3577 [1/1] (0.80ns)   --->   "%r_V_2908 = sub i21 %sext_ln1273_1337, i21 %sext_ln1273_1336"   --->   Operation 3577 'sub' 'r_V_2908' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3578 [1/1] (0.00ns)   --->   "%mult_V_2357 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2908, i32 5, i32 20"   --->   Operation 3578 'partselect' 'mult_V_2357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3579 [1/1] (0.78ns)   --->   "%r_V_2909 = sub i17 0, i17 %sext_ln1273_1331"   --->   Operation 3579 'sub' 'r_V_2909' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3580 [1/1] (0.00ns)   --->   "%mult_V_2358 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2909, i32 5, i32 16"   --->   Operation 3580 'partselect' 'mult_V_2358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln17_1636 = sext i12 %mult_V_2358" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3581 'sext' 'sext_ln17_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3582 [1/1] (0.80ns)   --->   "%r_V_2910 = sub i21 %sext_ln1273_1336, i21 %sext_ln1273_1334"   --->   Operation 3582 'sub' 'r_V_2910' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3583 [1/1] (0.00ns)   --->   "%mult_V_2359 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2910, i32 5, i32 20"   --->   Operation 3583 'partselect' 'mult_V_2359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3584 [1/1] (0.00ns)   --->   "%mult_V_2360 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_230, i32 4, i32 15"   --->   Operation 3584 'partselect' 'mult_V_2360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3585 [1/1] (0.00ns)   --->   "%sext_ln17_1637 = sext i12 %mult_V_2360" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3585 'sext' 'sext_ln17_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3586 [1/1] (0.00ns)   --->   "%a_V_231 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_448"   --->   Operation 3586 'load' 'a_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3587 [1/1] (0.00ns)   --->   "%mult_V_2361 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_231, i32 5, i32 15"   --->   Operation 3587 'partselect' 'mult_V_2361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln17_1638 = sext i11 %mult_V_2361" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3588 'sext' 'sext_ln17_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3589 [1/1] (0.00ns)   --->   "%shl_ln1273_776 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_231, i5 0"   --->   Operation 3589 'bitconcatenate' 'shl_ln1273_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3590 [1/1] (0.00ns)   --->   "%shl_ln1273_777 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_231, i2 0"   --->   Operation 3590 'bitconcatenate' 'shl_ln1273_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln1273_1338 = sext i18 %shl_ln1273_777"   --->   Operation 3591 'sext' 'sext_ln1273_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3592 [1/1] (0.81ns)   --->   "%r_V_2911 = sub i21 %sext_ln1273_1338, i21 %shl_ln1273_776"   --->   Operation 3592 'sub' 'r_V_2911' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3593 [1/1] (0.00ns)   --->   "%mult_V_2362 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2911, i32 5, i32 20"   --->   Operation 3593 'partselect' 'mult_V_2362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3594 [1/1] (0.00ns)   --->   "%shl_ln1273_778 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_231, i3 0"   --->   Operation 3594 'bitconcatenate' 'shl_ln1273_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln1273_1339 = sext i19 %shl_ln1273_778"   --->   Operation 3595 'sext' 'sext_ln1273_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3596 [1/1] (0.00ns)   --->   "%shl_ln1273_779 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_231, i1 0"   --->   Operation 3596 'bitconcatenate' 'shl_ln1273_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln1273_1340 = sext i17 %shl_ln1273_779"   --->   Operation 3597 'sext' 'sext_ln1273_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3598 [1/1] (0.80ns)   --->   "%r_V_2912 = add i20 %sext_ln1273_1339, i20 %sext_ln1273_1340"   --->   Operation 3598 'add' 'r_V_2912' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3599 [1/1] (0.00ns)   --->   "%mult_V_2363 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2912, i32 5, i32 19"   --->   Operation 3599 'partselect' 'mult_V_2363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln818_728 = sext i15 %mult_V_2363"   --->   Operation 3600 'sext' 'sext_ln818_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1733 = sub i20 0, i20 %sext_ln1273_1339"   --->   Operation 3601 'sub' 'sub_ln1273_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3602 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2913 = sub i20 %sub_ln1273_1733, i20 %sext_ln1273_1340"   --->   Operation 3602 'sub' 'r_V_2913' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3603 [1/1] (0.00ns)   --->   "%mult_V_2364 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2913, i32 5, i32 19"   --->   Operation 3603 'partselect' 'mult_V_2364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln818_729 = sext i15 %mult_V_2364"   --->   Operation 3604 'sext' 'sext_ln818_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3605 [1/1] (0.00ns)   --->   "%a_V_232 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_449"   --->   Operation 3605 'load' 'a_V_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln1270_99 = sext i16 %a_V_232"   --->   Operation 3606 'sext' 'sext_ln1270_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3607 [1/1] (0.00ns)   --->   "%sext_ln1273_1341 = sext i16 %a_V_232"   --->   Operation 3607 'sext' 'sext_ln1273_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln1273_1342 = sext i16 %a_V_232"   --->   Operation 3608 'sext' 'sext_ln1273_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3609 [1/1] (0.00ns)   --->   "%shl_ln1273_780 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_232, i2 0"   --->   Operation 3609 'bitconcatenate' 'shl_ln1273_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln1273_1343 = sext i18 %shl_ln1273_780"   --->   Operation 3610 'sext' 'sext_ln1273_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln1273_1344 = sext i18 %shl_ln1273_780"   --->   Operation 3611 'sext' 'sext_ln1273_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3612 [1/1] (0.79ns)   --->   "%r_V_2914 = sub i19 0, i19 %sext_ln1273_1344"   --->   Operation 3612 'sub' 'r_V_2914' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3613 [1/1] (0.00ns)   --->   "%mult_V_2365 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2914, i32 5, i32 18"   --->   Operation 3613 'partselect' 'mult_V_2365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln17_1639 = sext i14 %mult_V_2365" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3614 'sext' 'sext_ln17_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3615 [1/1] (0.00ns)   --->   "%mult_V_2366 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_232, i32 4, i32 15"   --->   Operation 3615 'partselect' 'mult_V_2366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln17_1640 = sext i12 %mult_V_2366" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3616 'sext' 'sext_ln17_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3617 [1/1] (0.00ns)   --->   "%shl_ln1273_781 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_232, i3 0"   --->   Operation 3617 'bitconcatenate' 'shl_ln1273_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln1273_1345 = sext i19 %shl_ln1273_781"   --->   Operation 3618 'sext' 'sext_ln1273_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1736 = sub i20 0, i20 %sext_ln1273_1345"   --->   Operation 3619 'sub' 'sub_ln1273_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3620 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2915 = sub i20 %sub_ln1273_1736, i20 %sext_ln1273_1342"   --->   Operation 3620 'sub' 'r_V_2915' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3621 [1/1] (0.00ns)   --->   "%mult_V_2367 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2915, i32 5, i32 19"   --->   Operation 3621 'partselect' 'mult_V_2367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln818_730 = sext i15 %mult_V_2367"   --->   Operation 3622 'sext' 'sext_ln818_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3623 [1/1] (0.78ns)   --->   "%r_V_2916 = sub i17 0, i17 %sext_ln1273_1341"   --->   Operation 3623 'sub' 'r_V_2916' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3624 [1/1] (0.00ns)   --->   "%mult_V_2368 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2916, i32 5, i32 16"   --->   Operation 3624 'partselect' 'mult_V_2368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln17_1641 = sext i12 %mult_V_2368" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3625 'sext' 'sext_ln17_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3626 [1/1] (0.00ns)   --->   "%mult_V_2369 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_232, i32 2, i32 15"   --->   Operation 3626 'partselect' 'mult_V_2369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3627 [1/1] (0.00ns)   --->   "%sext_ln17_1642 = sext i14 %mult_V_2369" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3627 'sext' 'sext_ln17_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3628 [1/1] (0.00ns)   --->   "%shl_ln1273_782 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_232, i1 0"   --->   Operation 3628 'bitconcatenate' 'shl_ln1273_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln1273_1346 = sext i17 %shl_ln1273_782"   --->   Operation 3629 'sext' 'sext_ln1273_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3630 [1/1] (0.79ns)   --->   "%r_V_2917 = sub i18 0, i18 %sext_ln1273_1346"   --->   Operation 3630 'sub' 'r_V_2917' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%mult_V_2370 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2917, i32 5, i32 17"   --->   Operation 3631 'partselect' 'mult_V_2370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln17_1643 = sext i13 %mult_V_2370" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3632 'sext' 'sext_ln17_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3633 [1/1] (1.94ns)   --->   "%mul_ln1270_52 = mul i21 %sext_ln1270_99, i21 2097127"   --->   Operation 3633 'mul' 'mul_ln1270_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3634 [1/1] (0.00ns)   --->   "%mult_V_2371 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_52, i32 5, i32 20"   --->   Operation 3634 'partselect' 'mult_V_2371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3635 [1/1] (0.00ns)   --->   "%shl_ln1273_783 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_232, i4 0"   --->   Operation 3635 'bitconcatenate' 'shl_ln1273_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln1273_1347 = sext i20 %shl_ln1273_783"   --->   Operation 3636 'sext' 'sext_ln1273_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3637 [1/1] (0.80ns)   --->   "%r_V_2918 = sub i21 %sext_ln1273_1343, i21 %sext_ln1273_1347"   --->   Operation 3637 'sub' 'r_V_2918' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3638 [1/1] (0.00ns)   --->   "%mult_V_2372 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2918, i32 5, i32 20"   --->   Operation 3638 'partselect' 'mult_V_2372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3639 [1/1] (1.94ns)   --->   "%r_V_2919 = mul i21 %sext_ln1270_99, i21 13"   --->   Operation 3639 'mul' 'r_V_2919' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3640 [1/1] (0.00ns)   --->   "%mult_V_2373 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2919, i32 5, i32 20"   --->   Operation 3640 'partselect' 'mult_V_2373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3641 [1/1] (0.00ns)   --->   "%a_V_233 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_450"   --->   Operation 3641 'load' 'a_V_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln1273_1348 = sext i16 %a_V_233"   --->   Operation 3642 'sext' 'sext_ln1273_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln1273_1349 = sext i16 %a_V_233"   --->   Operation 3643 'sext' 'sext_ln1273_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3644 [1/1] (0.78ns)   --->   "%r_V_2920 = sub i17 0, i17 %sext_ln1273_1349"   --->   Operation 3644 'sub' 'r_V_2920' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3645 [1/1] (0.00ns)   --->   "%mult_V_2374 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2920, i32 5, i32 16"   --->   Operation 3645 'partselect' 'mult_V_2374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3646 [1/1] (0.00ns)   --->   "%sext_ln17_1644 = sext i12 %mult_V_2374" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3646 'sext' 'sext_ln17_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3647 [1/1] (0.00ns)   --->   "%mult_V_2375 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_233, i32 5, i32 15"   --->   Operation 3647 'partselect' 'mult_V_2375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3648 [1/1] (0.00ns)   --->   "%sext_ln17_1645 = sext i11 %mult_V_2375" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3648 'sext' 'sext_ln17_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3649 [1/1] (0.00ns)   --->   "%shl_ln1273_784 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_233, i2 0"   --->   Operation 3649 'bitconcatenate' 'shl_ln1273_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln1273_1350 = sext i18 %shl_ln1273_784"   --->   Operation 3650 'sext' 'sext_ln1273_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3651 [1/1] (0.79ns)   --->   "%r_V_2921 = sub i19 %sext_ln1273_1348, i19 %sext_ln1273_1350"   --->   Operation 3651 'sub' 'r_V_2921' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3652 [1/1] (0.00ns)   --->   "%mult_V_2376 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2921, i32 5, i32 18"   --->   Operation 3652 'partselect' 'mult_V_2376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln17_1646 = sext i14 %mult_V_2376" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3653 'sext' 'sext_ln17_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3654 [1/1] (0.00ns)   --->   "%shl_ln1273_785 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_233, i3 0"   --->   Operation 3654 'bitconcatenate' 'shl_ln1273_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln1273_1351 = sext i19 %shl_ln1273_785"   --->   Operation 3655 'sext' 'sext_ln1273_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1743 = sub i20 0, i20 %sext_ln1273_1351"   --->   Operation 3656 'sub' 'sub_ln1273_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3657 [1/1] (0.00ns)   --->   "%shl_ln1273_786 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_233, i1 0"   --->   Operation 3657 'bitconcatenate' 'shl_ln1273_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln1273_1352 = sext i17 %shl_ln1273_786"   --->   Operation 3658 'sext' 'sext_ln1273_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3659 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2922 = sub i20 %sub_ln1273_1743, i20 %sext_ln1273_1352"   --->   Operation 3659 'sub' 'r_V_2922' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3660 [1/1] (0.00ns)   --->   "%mult_V_2377 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2922, i32 5, i32 19"   --->   Operation 3660 'partselect' 'mult_V_2377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3661 [1/1] (0.00ns)   --->   "%sext_ln818_731 = sext i15 %mult_V_2377"   --->   Operation 3661 'sext' 'sext_ln818_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3662 [1/1] (0.00ns)   --->   "%mult_V_2378 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_233, i32 3, i32 15"   --->   Operation 3662 'partselect' 'mult_V_2378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln17_1647 = sext i13 %mult_V_2378" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3663 'sext' 'sext_ln17_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3664 [1/1] (0.79ns)   --->   "%r_V_2923 = sub i19 %sext_ln1273_1350, i19 %sext_ln1273_1348"   --->   Operation 3664 'sub' 'r_V_2923' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3665 [1/1] (0.00ns)   --->   "%mult_V_2379 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2923, i32 5, i32 18"   --->   Operation 3665 'partselect' 'mult_V_2379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3666 [1/1] (0.00ns)   --->   "%sext_ln17_1648 = sext i14 %mult_V_2379" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3666 'sext' 'sext_ln17_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3667 [1/1] (0.00ns)   --->   "%a_V_234 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_452"   --->   Operation 3667 'load' 'a_V_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln1270_100 = sext i16 %a_V_234"   --->   Operation 3668 'sext' 'sext_ln1270_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3669 [1/1] (0.00ns)   --->   "%sext_ln818_618 = sext i16 %a_V_234"   --->   Operation 3669 'sext' 'sext_ln818_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln818_619 = sext i16 %a_V_234"   --->   Operation 3670 'sext' 'sext_ln818_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3671 [1/1] (0.00ns)   --->   "%mult_V_2380 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_234, i32 2, i32 15"   --->   Operation 3671 'partselect' 'mult_V_2380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln17_1649 = sext i14 %mult_V_2380" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3672 'sext' 'sext_ln17_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3673 [1/1] (0.00ns)   --->   "%mult_V_2381 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_234, i32 4, i32 15"   --->   Operation 3673 'partselect' 'mult_V_2381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln17_1650 = sext i12 %mult_V_2381" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3674 'sext' 'sext_ln17_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3675 [1/1] (0.00ns)   --->   "%shl_ln1273_787 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_234, i2 0"   --->   Operation 3675 'bitconcatenate' 'shl_ln1273_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3676 [1/1] (0.00ns)   --->   "%sext_ln1273_1353 = sext i18 %shl_ln1273_787"   --->   Operation 3676 'sext' 'sext_ln1273_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3677 [1/1] (0.79ns)   --->   "%r_V_2924 = sub i19 %sext_ln1273_1353, i19 %sext_ln818_619"   --->   Operation 3677 'sub' 'r_V_2924' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3678 [1/1] (0.00ns)   --->   "%mult_V_2382 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2924, i32 5, i32 18"   --->   Operation 3678 'partselect' 'mult_V_2382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln17_1651 = sext i14 %mult_V_2382" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3679 'sext' 'sext_ln17_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3680 [1/1] (0.79ns)   --->   "%r_V_2926 = sub i19 0, i19 %sext_ln1273_1353"   --->   Operation 3680 'sub' 'r_V_2926' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3681 [1/1] (0.80ns)   --->   "%r_V_2925 = sub i19 %r_V_2926, i19 %sext_ln818_619"   --->   Operation 3681 'sub' 'r_V_2925' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3682 [1/1] (0.00ns)   --->   "%mult_V_2383 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2925, i32 5, i32 18"   --->   Operation 3682 'partselect' 'mult_V_2383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln17_1652 = sext i14 %mult_V_2383" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3683 'sext' 'sext_ln17_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3684 [1/1] (0.00ns)   --->   "%mult_V_2384 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2926, i32 5, i32 18"   --->   Operation 3684 'partselect' 'mult_V_2384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln17_1653 = sext i14 %mult_V_2384" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3685 'sext' 'sext_ln17_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3686 [1/1] (0.00ns)   --->   "%shl_ln1273_788 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_234, i4 0"   --->   Operation 3686 'bitconcatenate' 'shl_ln1273_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln1273_1354 = sext i20 %shl_ln1273_788"   --->   Operation 3687 'sext' 'sext_ln1273_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3688 [1/1] (0.80ns)   --->   "%r_V_2927 = sub i21 %sext_ln1273_1354, i21 %sext_ln1270_100"   --->   Operation 3688 'sub' 'r_V_2927' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3689 [1/1] (0.00ns)   --->   "%mult_V_2385 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2927, i32 5, i32 20"   --->   Operation 3689 'partselect' 'mult_V_2385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3690 [1/1] (0.00ns)   --->   "%shl_ln1273_789 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_234, i1 0"   --->   Operation 3690 'bitconcatenate' 'shl_ln1273_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3691 [1/1] (0.00ns)   --->   "%sext_ln1273_1355 = sext i17 %shl_ln1273_789"   --->   Operation 3691 'sext' 'sext_ln1273_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3692 [1/1] (0.80ns)   --->   "%r_V_2928 = sub i21 %sext_ln1273_1354, i21 %sext_ln1273_1355"   --->   Operation 3692 'sub' 'r_V_2928' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3693 [1/1] (0.00ns)   --->   "%mult_V_2386 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2928, i32 5, i32 20"   --->   Operation 3693 'partselect' 'mult_V_2386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3694 [1/1] (1.94ns)   --->   "%mul_ln1270_53 = mul i21 %sext_ln1270_100, i21 2097130"   --->   Operation 3694 'mul' 'mul_ln1270_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3695 [1/1] (0.00ns)   --->   "%mult_V_2387 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_53, i32 5, i32 20"   --->   Operation 3695 'partselect' 'mult_V_2387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3696 [1/1] (0.00ns)   --->   "%shl_ln1273_790 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_234, i3 0"   --->   Operation 3696 'bitconcatenate' 'shl_ln1273_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3697 [1/1] (0.00ns)   --->   "%sext_ln1273_1356 = sext i19 %shl_ln1273_790"   --->   Operation 3697 'sext' 'sext_ln1273_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3698 [1/1] (0.80ns)   --->   "%r_V_2929 = sub i20 %sext_ln1273_1356, i20 %sext_ln818_618"   --->   Operation 3698 'sub' 'r_V_2929' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3699 [1/1] (0.00ns)   --->   "%mult_V_2388 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2929, i32 5, i32 19"   --->   Operation 3699 'partselect' 'mult_V_2388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln818_732 = sext i15 %mult_V_2388"   --->   Operation 3700 'sext' 'sext_ln818_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3701 [1/1] (0.00ns)   --->   "%a_V_235 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_453"   --->   Operation 3701 'load' 'a_V_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3702 [1/1] (0.00ns)   --->   "%sext_ln1273_1357 = sext i16 %a_V_235"   --->   Operation 3702 'sext' 'sext_ln1273_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln1273_1358 = sext i16 %a_V_235"   --->   Operation 3703 'sext' 'sext_ln1273_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3704 [1/1] (0.00ns)   --->   "%shl_ln1273_791 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_235, i2 0"   --->   Operation 3704 'bitconcatenate' 'shl_ln1273_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln1273_1359 = sext i18 %shl_ln1273_791"   --->   Operation 3705 'sext' 'sext_ln1273_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3706 [1/1] (0.79ns)   --->   "%r_V_2930 = sub i19 %sext_ln1273_1358, i19 %sext_ln1273_1359"   --->   Operation 3706 'sub' 'r_V_2930' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3707 [1/1] (0.00ns)   --->   "%mult_V_2389 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2930, i32 5, i32 18"   --->   Operation 3707 'partselect' 'mult_V_2389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln17_1654 = sext i14 %mult_V_2389" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3708 'sext' 'sext_ln17_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3709 [1/1] (0.00ns)   --->   "%shl_ln1273_792 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_235, i3 0"   --->   Operation 3709 'bitconcatenate' 'shl_ln1273_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln1273_1360 = sext i19 %shl_ln1273_792"   --->   Operation 3710 'sext' 'sext_ln1273_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3711 [1/1] (0.00ns)   --->   "%shl_ln1273_793 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_235, i1 0"   --->   Operation 3711 'bitconcatenate' 'shl_ln1273_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln1273_1361 = sext i17 %shl_ln1273_793"   --->   Operation 3712 'sext' 'sext_ln1273_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3713 [1/1] (0.00ns)   --->   "%sext_ln1273_1362 = sext i17 %shl_ln1273_793"   --->   Operation 3713 'sext' 'sext_ln1273_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3714 [1/1] (0.80ns)   --->   "%r_V_2931 = sub i20 %sext_ln1273_1362, i20 %sext_ln1273_1360"   --->   Operation 3714 'sub' 'r_V_2931' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3715 [1/1] (0.00ns)   --->   "%mult_V_2390 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2931, i32 5, i32 19"   --->   Operation 3715 'partselect' 'mult_V_2390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln818_733 = sext i15 %mult_V_2390"   --->   Operation 3716 'sext' 'sext_ln818_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3717 [1/1] (0.00ns)   --->   "%mult_V_2391 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_235, i32 2, i32 15"   --->   Operation 3717 'partselect' 'mult_V_2391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln17_1655 = sext i14 %mult_V_2391" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3718 'sext' 'sext_ln17_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3719 [1/1] (0.00ns)   --->   "%shl_ln1273_794 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_235, i4 0"   --->   Operation 3719 'bitconcatenate' 'shl_ln1273_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln1273_1363 = sext i20 %shl_ln1273_794"   --->   Operation 3720 'sext' 'sext_ln1273_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (0.80ns)   --->   "%r_V_2932 = sub i21 0, i21 %sext_ln1273_1363"   --->   Operation 3721 'sub' 'r_V_2932' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3722 [1/1] (0.00ns)   --->   "%mult_V_2392 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2932, i32 5, i32 20"   --->   Operation 3722 'partselect' 'mult_V_2392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3723 [1/1] (0.78ns)   --->   "%r_V_2933 = sub i17 0, i17 %sext_ln1273_1357"   --->   Operation 3723 'sub' 'r_V_2933' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3724 [1/1] (0.00ns)   --->   "%mult_V_2393 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2933, i32 5, i32 16"   --->   Operation 3724 'partselect' 'mult_V_2393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln17_1656 = sext i12 %mult_V_2393" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3725 'sext' 'sext_ln17_1656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3726 [1/1] (0.80ns)   --->   "%r_V_2934 = sub i21 %sext_ln1273_1361, i21 %sext_ln1273_1363"   --->   Operation 3726 'sub' 'r_V_2934' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3727 [1/1] (0.00ns)   --->   "%mult_V_2394 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2934, i32 5, i32 20"   --->   Operation 3727 'partselect' 'mult_V_2394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln1273_1364 = sext i18 %shl_ln1273_791"   --->   Operation 3728 'sext' 'sext_ln1273_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1757 = sub i19 0, i19 %sext_ln1273_1359"   --->   Operation 3729 'sub' 'sub_ln1273_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3730 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2935 = sub i19 %sub_ln1273_1757, i19 %sext_ln1273_1358"   --->   Operation 3730 'sub' 'r_V_2935' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3731 [1/1] (0.00ns)   --->   "%mult_V_2395 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2935, i32 5, i32 18"   --->   Operation 3731 'partselect' 'mult_V_2395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln17_1657 = sext i14 %mult_V_2395" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3732 'sext' 'sext_ln17_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3733 [1/1] (0.80ns)   --->   "%r_V_2936 = sub i21 %sext_ln1273_1363, i21 %sext_ln1273_1364"   --->   Operation 3733 'sub' 'r_V_2936' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3734 [1/1] (0.00ns)   --->   "%mult_V_2396 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2936, i32 5, i32 20"   --->   Operation 3734 'partselect' 'mult_V_2396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3735 [1/1] (0.00ns)   --->   "%a_V_236 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_454"   --->   Operation 3735 'load' 'a_V_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln1273_1365 = sext i16 %a_V_236"   --->   Operation 3736 'sext' 'sext_ln1273_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3737 [1/1] (0.00ns)   --->   "%sext_ln1273_1366 = sext i16 %a_V_236"   --->   Operation 3737 'sext' 'sext_ln1273_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln1273_1367 = sext i16 %a_V_236"   --->   Operation 3738 'sext' 'sext_ln1273_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3739 [1/1] (1.94ns)   --->   "%r_V_2937 = mul i21 %sext_ln1273_1367, i21 2097139"   --->   Operation 3739 'mul' 'r_V_2937' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3740 [1/1] (0.00ns)   --->   "%mult_V_2397 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2937, i32 5, i32 20"   --->   Operation 3740 'partselect' 'mult_V_2397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3741 [1/1] (0.00ns)   --->   "%shl_ln1273_795 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_236, i3 0"   --->   Operation 3741 'bitconcatenate' 'shl_ln1273_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln1273_1368 = sext i19 %shl_ln1273_795"   --->   Operation 3742 'sext' 'sext_ln1273_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3743 [1/1] (0.80ns)   --->   "%r_V_2938 = add i20 %sext_ln1273_1368, i20 %sext_ln1273_1365"   --->   Operation 3743 'add' 'r_V_2938' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3744 [1/1] (0.00ns)   --->   "%mult_V_2398 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2938, i32 5, i32 19"   --->   Operation 3744 'partselect' 'mult_V_2398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln818_734 = sext i15 %mult_V_2398"   --->   Operation 3745 'sext' 'sext_ln818_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3746 [1/1] (0.80ns)   --->   "%r_V_2939 = sub i20 %sext_ln1273_1365, i20 %sext_ln1273_1368"   --->   Operation 3746 'sub' 'r_V_2939' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3747 [1/1] (0.00ns)   --->   "%mult_V_2399 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2939, i32 5, i32 19"   --->   Operation 3747 'partselect' 'mult_V_2399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3748 [1/1] (0.00ns)   --->   "%sext_ln818_735 = sext i15 %mult_V_2399"   --->   Operation 3748 'sext' 'sext_ln818_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3749 [1/1] (0.00ns)   --->   "%shl_ln1273_796 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_236, i4 0"   --->   Operation 3749 'bitconcatenate' 'shl_ln1273_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3750 [1/1] (0.00ns)   --->   "%sext_ln1273_1369 = sext i20 %shl_ln1273_796"   --->   Operation 3750 'sext' 'sext_ln1273_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3751 [1/1] (0.00ns)   --->   "%shl_ln1273_797 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_236, i1 0"   --->   Operation 3751 'bitconcatenate' 'shl_ln1273_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3752 [1/1] (0.00ns)   --->   "%sext_ln1273_1370 = sext i17 %shl_ln1273_797"   --->   Operation 3752 'sext' 'sext_ln1273_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3753 [1/1] (0.80ns)   --->   "%r_V_2940 = add i21 %sext_ln1273_1369, i21 %sext_ln1273_1370"   --->   Operation 3753 'add' 'r_V_2940' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3754 [1/1] (0.00ns)   --->   "%mult_V_2400 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2940, i32 5, i32 20"   --->   Operation 3754 'partselect' 'mult_V_2400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3755 [1/1] (0.00ns)   --->   "%shl_ln1273_798 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_236, i2 0"   --->   Operation 3755 'bitconcatenate' 'shl_ln1273_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln1273_1371 = sext i18 %shl_ln1273_798"   --->   Operation 3756 'sext' 'sext_ln1273_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3757 [1/1] (0.00ns)   --->   "%sext_ln1273_1372 = sext i18 %shl_ln1273_798"   --->   Operation 3757 'sext' 'sext_ln1273_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3758 [1/1] (0.79ns)   --->   "%r_V_2941 = add i19 %sext_ln1273_1372, i19 %sext_ln1273_1366"   --->   Operation 3758 'add' 'r_V_2941' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3759 [1/1] (0.00ns)   --->   "%mult_V_2401 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2941, i32 5, i32 18"   --->   Operation 3759 'partselect' 'mult_V_2401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln17_1658 = sext i14 %mult_V_2401" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3760 'sext' 'sext_ln17_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1761 = sub i21 0, i21 %sext_ln1273_1369"   --->   Operation 3761 'sub' 'sub_ln1273_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3762 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2942 = sub i21 %sub_ln1273_1761, i21 %sext_ln1273_1371"   --->   Operation 3762 'sub' 'r_V_2942' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3763 [1/1] (0.00ns)   --->   "%mult_V_2402 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2942, i32 5, i32 20"   --->   Operation 3763 'partselect' 'mult_V_2402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3764 [1/1] (0.79ns)   --->   "%r_V_2943 = sub i19 0, i19 %sext_ln1273_1372"   --->   Operation 3764 'sub' 'r_V_2943' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3765 [1/1] (0.00ns)   --->   "%mult_V_2403 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2943, i32 5, i32 18"   --->   Operation 3765 'partselect' 'mult_V_2403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln818_736 = sext i14 %mult_V_2403"   --->   Operation 3766 'sext' 'sext_ln818_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3767 [1/1] (0.00ns)   --->   "%a_V_237 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_455"   --->   Operation 3767 'load' 'a_V_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3768 [1/1] (0.00ns)   --->   "%sext_ln818_623 = sext i16 %a_V_237"   --->   Operation 3768 'sext' 'sext_ln818_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln818_624 = sext i16 %a_V_237"   --->   Operation 3769 'sext' 'sext_ln818_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3770 [1/1] (0.00ns)   --->   "%sext_ln818_625 = sext i16 %a_V_237"   --->   Operation 3770 'sext' 'sext_ln818_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3771 [1/1] (0.00ns)   --->   "%mult_V_2404 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_237, i32 4, i32 15"   --->   Operation 3771 'partselect' 'mult_V_2404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln17_1659 = sext i12 %mult_V_2404" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3772 'sext' 'sext_ln17_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3773 [1/1] (0.00ns)   --->   "%shl_ln1273_799 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_237, i2 0"   --->   Operation 3773 'bitconcatenate' 'shl_ln1273_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3774 [1/1] (0.00ns)   --->   "%sext_ln1273_1373 = sext i18 %shl_ln1273_799"   --->   Operation 3774 'sext' 'sext_ln1273_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3775 [1/1] (0.79ns)   --->   "%r_V_2944 = sub i19 %sext_ln818_625, i19 %sext_ln1273_1373"   --->   Operation 3775 'sub' 'r_V_2944' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3776 [1/1] (0.00ns)   --->   "%mult_V_2405 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2944, i32 5, i32 18"   --->   Operation 3776 'partselect' 'mult_V_2405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3777 [1/1] (0.00ns)   --->   "%sext_ln17_1660 = sext i14 %mult_V_2405" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3777 'sext' 'sext_ln17_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "%shl_ln1273_800 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_237, i3 0"   --->   Operation 3778 'bitconcatenate' 'shl_ln1273_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.00ns)   --->   "%sext_ln1273_1374 = sext i19 %shl_ln1273_800"   --->   Operation 3779 'sext' 'sext_ln1273_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3780 [1/1] (0.80ns)   --->   "%r_V_2945 = add i20 %sext_ln1273_1374, i20 %sext_ln818_624"   --->   Operation 3780 'add' 'r_V_2945' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3781 [1/1] (0.00ns)   --->   "%mult_V_2406 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2945, i32 5, i32 19"   --->   Operation 3781 'partselect' 'mult_V_2406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3782 [1/1] (0.00ns)   --->   "%sext_ln818_737 = sext i15 %mult_V_2406"   --->   Operation 3782 'sext' 'sext_ln818_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3783 [1/1] (1.94ns)   --->   "%r_V_2946 = mul i21 %sext_ln818_623, i21 13"   --->   Operation 3783 'mul' 'r_V_2946' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3784 [1/1] (0.00ns)   --->   "%mult_V_2407 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2946, i32 5, i32 20"   --->   Operation 3784 'partselect' 'mult_V_2407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3785 [1/1] (0.80ns)   --->   "%r_V_2947 = sub i20 %sext_ln818_624, i20 %sext_ln1273_1374"   --->   Operation 3785 'sub' 'r_V_2947' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3786 [1/1] (0.00ns)   --->   "%mult_V_2408 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2947, i32 5, i32 19"   --->   Operation 3786 'partselect' 'mult_V_2408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln818_738 = sext i15 %mult_V_2408"   --->   Operation 3787 'sext' 'sext_ln818_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3788 [1/1] (0.00ns)   --->   "%a_V_238 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_456"   --->   Operation 3788 'load' 'a_V_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln1270_101 = sext i16 %a_V_238"   --->   Operation 3789 'sext' 'sext_ln1270_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln1273_1375 = sext i16 %a_V_238"   --->   Operation 3790 'sext' 'sext_ln1273_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln1273_1376 = sext i16 %a_V_238"   --->   Operation 3791 'sext' 'sext_ln1273_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3792 [1/1] (0.00ns)   --->   "%shl_ln1273_801 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_238, i2 0"   --->   Operation 3792 'bitconcatenate' 'shl_ln1273_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln1273_1377 = sext i18 %shl_ln1273_801"   --->   Operation 3793 'sext' 'sext_ln1273_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1766 = sub i19 0, i19 %sext_ln1273_1377"   --->   Operation 3794 'sub' 'sub_ln1273_1766' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3795 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2948 = sub i19 %sub_ln1273_1766, i19 %sext_ln1273_1376"   --->   Operation 3795 'sub' 'r_V_2948' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3796 [1/1] (0.00ns)   --->   "%mult_V_2409 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2948, i32 5, i32 18"   --->   Operation 3796 'partselect' 'mult_V_2409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln818_739 = sext i14 %mult_V_2409"   --->   Operation 3797 'sext' 'sext_ln818_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln17_1661 = sext i14 %mult_V_2409" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3798 'sext' 'sext_ln17_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3799 [1/1] (0.78ns)   --->   "%r_V_2949 = sub i17 0, i17 %sext_ln1273_1375"   --->   Operation 3799 'sub' 'r_V_2949' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3800 [1/1] (0.00ns)   --->   "%mult_V_2410 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2949, i32 5, i32 16"   --->   Operation 3800 'partselect' 'mult_V_2410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln17_1662 = sext i12 %mult_V_2410" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3801 'sext' 'sext_ln17_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3802 [1/1] (0.00ns)   --->   "%mult_V_2411 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_238, i32 5, i32 15"   --->   Operation 3802 'partselect' 'mult_V_2411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln17_1663 = sext i11 %mult_V_2411" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3803 'sext' 'sext_ln17_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3804 [1/1] (1.94ns)   --->   "%mul_ln1270_54 = mul i21 %sext_ln1270_101, i21 2097133"   --->   Operation 3804 'mul' 'mul_ln1270_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3805 [1/1] (0.00ns)   --->   "%mult_V_2412 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_54, i32 5, i32 20"   --->   Operation 3805 'partselect' 'mult_V_2412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3806 [1/1] (0.00ns)   --->   "%mult_V_2413 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_238, i32 4, i32 15"   --->   Operation 3806 'partselect' 'mult_V_2413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3807 [1/1] (0.00ns)   --->   "%sext_ln17_1664 = sext i12 %mult_V_2413" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3807 'sext' 'sext_ln17_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3808 [1/1] (0.00ns)   --->   "%a_V_239 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_457"   --->   Operation 3808 'load' 'a_V_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln1270_102 = sext i16 %a_V_239"   --->   Operation 3809 'sext' 'sext_ln1270_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3810 [1/1] (0.00ns)   --->   "%shl_ln1273_802 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_239, i3 0"   --->   Operation 3810 'bitconcatenate' 'shl_ln1273_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3811 [1/1] (0.00ns)   --->   "%sext_ln1273_1378 = sext i19 %shl_ln1273_802"   --->   Operation 3811 'sext' 'sext_ln1273_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3812 [1/1] (0.00ns)   --->   "%shl_ln1273_803 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_239, i1 0"   --->   Operation 3812 'bitconcatenate' 'shl_ln1273_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln1273_1379 = sext i17 %shl_ln1273_803"   --->   Operation 3813 'sext' 'sext_ln1273_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3814 [1/1] (0.80ns)   --->   "%r_V_2950 = sub i20 %sext_ln1273_1378, i20 %sext_ln1273_1379"   --->   Operation 3814 'sub' 'r_V_2950' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3815 [1/1] (0.00ns)   --->   "%mult_V_2414 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2950, i32 5, i32 19"   --->   Operation 3815 'partselect' 'mult_V_2414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3816 [1/1] (0.00ns)   --->   "%sext_ln818_740 = sext i15 %mult_V_2414"   --->   Operation 3816 'sext' 'sext_ln818_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3817 [1/1] (1.94ns)   --->   "%mul_ln1270_55 = mul i21 %sext_ln1270_102, i21 21"   --->   Operation 3817 'mul' 'mul_ln1270_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3818 [1/1] (0.00ns)   --->   "%mult_V_2415 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_55, i32 5, i32 20"   --->   Operation 3818 'partselect' 'mult_V_2415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3819 [1/1] (0.00ns)   --->   "%shl_ln1273_804 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_239, i2 0"   --->   Operation 3819 'bitconcatenate' 'shl_ln1273_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3820 [1/1] (0.00ns)   --->   "%sext_ln1273_1380 = sext i18 %shl_ln1273_804"   --->   Operation 3820 'sext' 'sext_ln1273_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3821 [1/1] (0.00ns)   --->   "%sext_ln1273_1381 = sext i18 %shl_ln1273_804"   --->   Operation 3821 'sext' 'sext_ln1273_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3822 [1/1] (0.79ns)   --->   "%r_V_2951 = sub i19 0, i19 %sext_ln1273_1381"   --->   Operation 3822 'sub' 'r_V_2951' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3823 [1/1] (0.00ns)   --->   "%mult_V_2416 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2951, i32 5, i32 18"   --->   Operation 3823 'partselect' 'mult_V_2416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3824 [1/1] (0.00ns)   --->   "%sext_ln17_1665 = sext i14 %mult_V_2416" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3824 'sext' 'sext_ln17_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1771 = sub i20 0, i20 %sext_ln1273_1378"   --->   Operation 3825 'sub' 'sub_ln1273_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3826 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2952 = sub i20 %sub_ln1273_1771, i20 %sext_ln1273_1379"   --->   Operation 3826 'sub' 'r_V_2952' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3827 [1/1] (0.00ns)   --->   "%mult_V_2417 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2952, i32 5, i32 19"   --->   Operation 3827 'partselect' 'mult_V_2417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln818_741 = sext i15 %mult_V_2417"   --->   Operation 3828 'sext' 'sext_ln818_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3829 [1/1] (0.00ns)   --->   "%shl_ln1273_805 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_239, i4 0"   --->   Operation 3829 'bitconcatenate' 'shl_ln1273_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3830 [1/1] (0.00ns)   --->   "%sext_ln1273_1382 = sext i20 %shl_ln1273_805"   --->   Operation 3830 'sext' 'sext_ln1273_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3831 [1/1] (0.80ns)   --->   "%r_V_2953 = add i21 %sext_ln1273_1382, i21 %sext_ln1273_1380"   --->   Operation 3831 'add' 'r_V_2953' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3832 [1/1] (0.00ns)   --->   "%mult_V_2418 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2953, i32 5, i32 20"   --->   Operation 3832 'partselect' 'mult_V_2418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3833 [1/1] (0.00ns)   --->   "%mult_V_2419 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_239, i32 5, i32 15"   --->   Operation 3833 'partselect' 'mult_V_2419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3834 [1/1] (0.00ns)   --->   "%sext_ln17_1666 = sext i11 %mult_V_2419" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3834 'sext' 'sext_ln17_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3835 [1/1] (1.94ns)   --->   "%r_V_2954 = mul i21 %sext_ln1270_102, i21 11"   --->   Operation 3835 'mul' 'r_V_2954' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3836 [1/1] (0.00ns)   --->   "%mult_V_2420 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2954, i32 5, i32 20"   --->   Operation 3836 'partselect' 'mult_V_2420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3837 [1/1] (1.94ns)   --->   "%r_V_2955 = mul i21 %sext_ln1270_102, i21 13"   --->   Operation 3837 'mul' 'r_V_2955' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3838 [1/1] (0.00ns)   --->   "%mult_V_2421 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2955, i32 5, i32 20"   --->   Operation 3838 'partselect' 'mult_V_2421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3839 [1/1] (0.00ns)   --->   "%a_V_240 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_458"   --->   Operation 3839 'load' 'a_V_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3840 [1/1] (0.00ns)   --->   "%sext_ln1273_1383 = sext i16 %a_V_240"   --->   Operation 3840 'sext' 'sext_ln1273_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3841 [1/1] (0.00ns)   --->   "%sext_ln1273_1384 = sext i16 %a_V_240"   --->   Operation 3841 'sext' 'sext_ln1273_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3842 [1/1] (0.00ns)   --->   "%sext_ln1273_1385 = sext i16 %a_V_240"   --->   Operation 3842 'sext' 'sext_ln1273_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3843 [1/1] (0.00ns)   --->   "%shl_ln1273_806 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_240, i2 0"   --->   Operation 3843 'bitconcatenate' 'shl_ln1273_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln1273_1386 = sext i18 %shl_ln1273_806"   --->   Operation 3844 'sext' 'sext_ln1273_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3845 [1/1] (0.79ns)   --->   "%r_V_2956 = sub i19 %sext_ln1273_1386, i19 %sext_ln1273_1385"   --->   Operation 3845 'sub' 'r_V_2956' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3846 [1/1] (0.00ns)   --->   "%mult_V_2422 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2956, i32 5, i32 18"   --->   Operation 3846 'partselect' 'mult_V_2422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln17_1667 = sext i14 %mult_V_2422" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3847 'sext' 'sext_ln17_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3848 [1/1] (0.00ns)   --->   "%shl_ln1273_807 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_240, i3 0"   --->   Operation 3848 'bitconcatenate' 'shl_ln1273_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3849 [1/1] (0.00ns)   --->   "%sext_ln1273_1387 = sext i19 %shl_ln1273_807"   --->   Operation 3849 'sext' 'sext_ln1273_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3850 [1/1] (0.80ns)   --->   "%r_V_2957 = add i20 %sext_ln1273_1387, i20 %sext_ln1273_1384"   --->   Operation 3850 'add' 'r_V_2957' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3851 [1/1] (0.00ns)   --->   "%mult_V_2423 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2957, i32 5, i32 19"   --->   Operation 3851 'partselect' 'mult_V_2423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln818_742 = sext i15 %mult_V_2423"   --->   Operation 3852 'sext' 'sext_ln818_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3853 [1/1] (0.80ns)   --->   "%r_V_2959 = sub i20 0, i20 %sext_ln1273_1387"   --->   Operation 3853 'sub' 'r_V_2959' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3854 [1/1] (0.00ns)   --->   "%shl_ln1273_808 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_240, i1 0"   --->   Operation 3854 'bitconcatenate' 'shl_ln1273_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3855 [1/1] (0.00ns)   --->   "%sext_ln1273_1388 = sext i17 %shl_ln1273_808"   --->   Operation 3855 'sext' 'sext_ln1273_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3856 [1/1] (0.80ns)   --->   "%r_V_2958 = sub i20 %r_V_2959, i20 %sext_ln1273_1388"   --->   Operation 3856 'sub' 'r_V_2958' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3857 [1/1] (0.00ns)   --->   "%mult_V_2424 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2958, i32 5, i32 19"   --->   Operation 3857 'partselect' 'mult_V_2424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln818_743 = sext i15 %mult_V_2424"   --->   Operation 3858 'sext' 'sext_ln818_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3859 [1/1] (0.00ns)   --->   "%mult_V_2425 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2959, i32 5, i32 19"   --->   Operation 3859 'partselect' 'mult_V_2425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3860 [1/1] (0.00ns)   --->   "%sext_ln818_744 = sext i15 %mult_V_2425"   --->   Operation 3860 'sext' 'sext_ln818_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3861 [1/1] (0.79ns)   --->   "%r_V_2960 = sub i19 0, i19 %sext_ln1273_1386"   --->   Operation 3861 'sub' 'r_V_2960' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3862 [1/1] (0.00ns)   --->   "%mult_V_2426 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2960, i32 5, i32 18"   --->   Operation 3862 'partselect' 'mult_V_2426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3863 [1/1] (0.00ns)   --->   "%sext_ln17_1668 = sext i14 %mult_V_2426" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3863 'sext' 'sext_ln17_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3864 [1/1] (0.00ns)   --->   "%shl_ln1273_809 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_240, i4 0"   --->   Operation 3864 'bitconcatenate' 'shl_ln1273_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3865 [1/1] (0.00ns)   --->   "%sext_ln1273_1389 = sext i20 %shl_ln1273_809"   --->   Operation 3865 'sext' 'sext_ln1273_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3866 [1/1] (0.80ns)   --->   "%r_V_2961 = sub i21 %sext_ln1273_1383, i21 %sext_ln1273_1389"   --->   Operation 3866 'sub' 'r_V_2961' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3867 [1/1] (0.00ns)   --->   "%mult_V_2427 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2961, i32 5, i32 20"   --->   Operation 3867 'partselect' 'mult_V_2427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3868 [1/1] (0.00ns)   --->   "%a_V_241 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_459"   --->   Operation 3868 'load' 'a_V_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3869 [1/1] (0.00ns)   --->   "%sext_ln1273_1390 = sext i16 %a_V_241"   --->   Operation 3869 'sext' 'sext_ln1273_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3870 [1/1] (0.00ns)   --->   "%shl_ln1273_810 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_241, i3 0"   --->   Operation 3870 'bitconcatenate' 'shl_ln1273_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3871 [1/1] (0.00ns)   --->   "%sext_ln1273_1391 = sext i19 %shl_ln1273_810"   --->   Operation 3871 'sext' 'sext_ln1273_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3872 [1/1] (0.80ns)   --->   "%r_V_2962 = sub i20 %sext_ln1273_1391, i20 %sext_ln1273_1390"   --->   Operation 3872 'sub' 'r_V_2962' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3873 [1/1] (0.00ns)   --->   "%mult_V_2428 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2962, i32 5, i32 19"   --->   Operation 3873 'partselect' 'mult_V_2428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln818_745 = sext i15 %mult_V_2428"   --->   Operation 3874 'sext' 'sext_ln818_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3875 [1/1] (0.80ns)   --->   "%r_V_2963 = add i20 %sext_ln1273_1391, i20 %sext_ln1273_1390"   --->   Operation 3875 'add' 'r_V_2963' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3876 [1/1] (0.00ns)   --->   "%mult_V_2429 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2963, i32 5, i32 19"   --->   Operation 3876 'partselect' 'mult_V_2429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3877 [1/1] (0.00ns)   --->   "%sext_ln818_746 = sext i15 %mult_V_2429"   --->   Operation 3877 'sext' 'sext_ln818_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3878 [1/1] (0.00ns)   --->   "%mult_V_2430 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_241, i32 5, i32 15"   --->   Operation 3878 'partselect' 'mult_V_2430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln17_1669 = sext i11 %mult_V_2430" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3879 'sext' 'sext_ln17_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3880 [1/1] (0.00ns)   --->   "%a_V_242 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_460"   --->   Operation 3880 'load' 'a_V_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln818_631 = sext i16 %a_V_242"   --->   Operation 3881 'sext' 'sext_ln818_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3882 [1/1] (0.00ns)   --->   "%sext_ln818_632 = sext i16 %a_V_242"   --->   Operation 3882 'sext' 'sext_ln818_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln818_633 = sext i16 %a_V_242"   --->   Operation 3883 'sext' 'sext_ln818_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3884 [1/1] (0.00ns)   --->   "%mult_V_2431 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_242, i32 3, i32 15"   --->   Operation 3884 'partselect' 'mult_V_2431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln17_1670 = sext i13 %mult_V_2431" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3885 'sext' 'sext_ln17_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3886 [1/1] (0.00ns)   --->   "%shl_ln1273_811 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_242, i3 0"   --->   Operation 3886 'bitconcatenate' 'shl_ln1273_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3887 [1/1] (0.00ns)   --->   "%sext_ln1273_1392 = sext i19 %shl_ln1273_811"   --->   Operation 3887 'sext' 'sext_ln1273_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3888 [1/1] (0.00ns)   --->   "%shl_ln1273_812 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_242, i1 0"   --->   Operation 3888 'bitconcatenate' 'shl_ln1273_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln1273_1393 = sext i17 %shl_ln1273_812"   --->   Operation 3889 'sext' 'sext_ln1273_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3890 [1/1] (0.80ns)   --->   "%r_V_2964 = add i20 %sext_ln1273_1392, i20 %sext_ln1273_1393"   --->   Operation 3890 'add' 'r_V_2964' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3891 [1/1] (0.00ns)   --->   "%mult_V_2432 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2964, i32 5, i32 19"   --->   Operation 3891 'partselect' 'mult_V_2432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3892 [1/1] (0.00ns)   --->   "%sext_ln818_747 = sext i15 %mult_V_2432"   --->   Operation 3892 'sext' 'sext_ln818_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3893 [1/1] (0.80ns)   --->   "%r_V_2965 = sub i20 %sext_ln818_631, i20 %sext_ln1273_1392"   --->   Operation 3893 'sub' 'r_V_2965' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3894 [1/1] (0.00ns)   --->   "%mult_V_2433 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2965, i32 5, i32 19"   --->   Operation 3894 'partselect' 'mult_V_2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln818_748 = sext i15 %mult_V_2433"   --->   Operation 3895 'sext' 'sext_ln818_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3896 [1/1] (0.80ns)   --->   "%r_V_2966 = sub i20 %sext_ln1273_1392, i20 %sext_ln1273_1393"   --->   Operation 3896 'sub' 'r_V_2966' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3897 [1/1] (0.00ns)   --->   "%mult_V_2434 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2966, i32 5, i32 19"   --->   Operation 3897 'partselect' 'mult_V_2434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln818_749 = sext i15 %mult_V_2434"   --->   Operation 3898 'sext' 'sext_ln818_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3899 [1/1] (0.80ns)   --->   "%r_V_2967 = add i20 %sext_ln1273_1392, i20 %sext_ln818_631"   --->   Operation 3899 'add' 'r_V_2967' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3900 [1/1] (0.00ns)   --->   "%mult_V_2435 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2967, i32 5, i32 19"   --->   Operation 3900 'partselect' 'mult_V_2435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3901 [1/1] (0.00ns)   --->   "%sext_ln818_750 = sext i15 %mult_V_2435"   --->   Operation 3901 'sext' 'sext_ln818_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3902 [1/1] (0.00ns)   --->   "%mult_V_2436 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_242, i32 2, i32 15"   --->   Operation 3902 'partselect' 'mult_V_2436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3903 [1/1] (0.00ns)   --->   "%sext_ln17_1671 = sext i14 %mult_V_2436" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3903 'sext' 'sext_ln17_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3904 [1/1] (0.00ns)   --->   "%shl_ln1273_813 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_242, i2 0"   --->   Operation 3904 'bitconcatenate' 'shl_ln1273_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3905 [1/1] (0.00ns)   --->   "%sext_ln1273_1394 = sext i18 %shl_ln1273_813"   --->   Operation 3905 'sext' 'sext_ln1273_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3906 [1/1] (0.79ns)   --->   "%r_V_2968 = add i19 %sext_ln1273_1394, i19 %sext_ln818_633"   --->   Operation 3906 'add' 'r_V_2968' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3907 [1/1] (0.00ns)   --->   "%mult_V_2437 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2968, i32 5, i32 18"   --->   Operation 3907 'partselect' 'mult_V_2437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3908 [1/1] (0.00ns)   --->   "%sext_ln17_1672 = sext i14 %mult_V_2437" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3908 'sext' 'sext_ln17_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3909 [1/1] (0.78ns)   --->   "%r_V_2969 = sub i17 0, i17 %sext_ln818_632"   --->   Operation 3909 'sub' 'r_V_2969' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3910 [1/1] (0.00ns)   --->   "%mult_V_2438 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2969, i32 5, i32 16"   --->   Operation 3910 'partselect' 'mult_V_2438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3911 [1/1] (0.00ns)   --->   "%sext_ln17_1673 = sext i12 %mult_V_2438" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3911 'sext' 'sext_ln17_1673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3912 [1/1] (0.00ns)   --->   "%a_V_243 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_461"   --->   Operation 3912 'load' 'a_V_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3913 [1/1] (0.00ns)   --->   "%sext_ln1273_1395 = sext i16 %a_V_243"   --->   Operation 3913 'sext' 'sext_ln1273_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln1273_1396 = sext i16 %a_V_243"   --->   Operation 3914 'sext' 'sext_ln1273_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3915 [1/1] (0.00ns)   --->   "%shl_ln1273_814 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_243, i3 0"   --->   Operation 3915 'bitconcatenate' 'shl_ln1273_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln1273_1397 = sext i19 %shl_ln1273_814"   --->   Operation 3916 'sext' 'sext_ln1273_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3917 [1/1] (0.80ns)   --->   "%r_V_2970 = sub i20 %sext_ln1273_1397, i20 %sext_ln1273_1395"   --->   Operation 3917 'sub' 'r_V_2970' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3918 [1/1] (0.00ns)   --->   "%mult_V_2439 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2970, i32 5, i32 19"   --->   Operation 3918 'partselect' 'mult_V_2439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3919 [1/1] (0.00ns)   --->   "%sext_ln818_751 = sext i15 %mult_V_2439"   --->   Operation 3919 'sext' 'sext_ln818_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3920 [1/1] (0.00ns)   --->   "%shl_ln1273_815 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_243, i1 0"   --->   Operation 3920 'bitconcatenate' 'shl_ln1273_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3921 [1/1] (0.00ns)   --->   "%sext_ln1273_1398 = sext i17 %shl_ln1273_815"   --->   Operation 3921 'sext' 'sext_ln1273_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3922 [1/1] (0.80ns)   --->   "%r_V_2971 = sub i20 %sext_ln1273_1398, i20 %sext_ln1273_1397"   --->   Operation 3922 'sub' 'r_V_2971' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3923 [1/1] (0.00ns)   --->   "%mult_V_2440 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2971, i32 5, i32 19"   --->   Operation 3923 'partselect' 'mult_V_2440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln818_752 = sext i15 %mult_V_2440"   --->   Operation 3924 'sext' 'sext_ln818_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1784 = sub i20 0, i20 %sext_ln1273_1397"   --->   Operation 3925 'sub' 'sub_ln1273_1784' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3926 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2972 = sub i20 %sub_ln1273_1784, i20 %sext_ln1273_1395"   --->   Operation 3926 'sub' 'r_V_2972' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3927 [1/1] (0.00ns)   --->   "%mult_V_2441 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2972, i32 5, i32 19"   --->   Operation 3927 'partselect' 'mult_V_2441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln818_753 = sext i15 %mult_V_2441"   --->   Operation 3928 'sext' 'sext_ln818_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3929 [1/1] (0.00ns)   --->   "%shl_ln1273_816 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_243, i2 0"   --->   Operation 3929 'bitconcatenate' 'shl_ln1273_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln1273_1399 = sext i18 %shl_ln1273_816"   --->   Operation 3930 'sext' 'sext_ln1273_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1786 = sub i19 0, i19 %sext_ln1273_1399"   --->   Operation 3931 'sub' 'sub_ln1273_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3932 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2973 = sub i19 %sub_ln1273_1786, i19 %sext_ln1273_1396"   --->   Operation 3932 'sub' 'r_V_2973' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3933 [1/1] (0.00ns)   --->   "%mult_V_2442 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2973, i32 5, i32 18"   --->   Operation 3933 'partselect' 'mult_V_2442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln17_1674 = sext i14 %mult_V_2442" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3934 'sext' 'sext_ln17_1674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3935 [1/1] (0.80ns)   --->   "%r_V_2974 = sub i20 %sext_ln1273_1397, i20 %sext_ln1273_1398"   --->   Operation 3935 'sub' 'r_V_2974' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3936 [1/1] (0.00ns)   --->   "%mult_V_2443 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2974, i32 5, i32 19"   --->   Operation 3936 'partselect' 'mult_V_2443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln818_754 = sext i15 %mult_V_2443"   --->   Operation 3937 'sext' 'sext_ln818_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3938 [1/1] (0.00ns)   --->   "%a_V_244 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_463"   --->   Operation 3938 'load' 'a_V_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3939 [1/1] (0.00ns)   --->   "%sext_ln1273_1400 = sext i16 %a_V_244"   --->   Operation 3939 'sext' 'sext_ln1273_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3940 [1/1] (0.00ns)   --->   "%sext_ln1273_1401 = sext i16 %a_V_244"   --->   Operation 3940 'sext' 'sext_ln1273_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3941 [1/1] (1.94ns)   --->   "%mul_ln1270_56 = mul i21 %sext_ln1273_1401, i21 19"   --->   Operation 3941 'mul' 'mul_ln1270_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3942 [1/1] (0.00ns)   --->   "%mult_V_2444 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_56, i32 5, i32 20"   --->   Operation 3942 'partselect' 'mult_V_2444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3943 [1/1] (0.78ns)   --->   "%r_V_2975 = sub i17 0, i17 %sext_ln1273_1400"   --->   Operation 3943 'sub' 'r_V_2975' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3944 [1/1] (0.00ns)   --->   "%mult_V_2445 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2975, i32 5, i32 16"   --->   Operation 3944 'partselect' 'mult_V_2445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3945 [1/1] (0.00ns)   --->   "%sext_ln17_1675 = sext i12 %mult_V_2445" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3945 'sext' 'sext_ln17_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3946 [1/1] (0.00ns)   --->   "%shl_ln1273_817 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_244, i4 0"   --->   Operation 3946 'bitconcatenate' 'shl_ln1273_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3947 [1/1] (0.00ns)   --->   "%sext_ln1273_1402 = sext i20 %shl_ln1273_817"   --->   Operation 3947 'sext' 'sext_ln1273_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3948 [1/1] (0.80ns)   --->   "%r_V_2976 = sub i21 0, i21 %sext_ln1273_1402"   --->   Operation 3948 'sub' 'r_V_2976' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3949 [1/1] (0.00ns)   --->   "%mult_V_2446 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2976, i32 5, i32 20"   --->   Operation 3949 'partselect' 'mult_V_2446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3950 [1/1] (1.94ns)   --->   "%mul_ln1270_57 = mul i21 %sext_ln1273_1401, i21 2097129"   --->   Operation 3950 'mul' 'mul_ln1270_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3951 [1/1] (0.00ns)   --->   "%mult_V_2447 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_57, i32 5, i32 20"   --->   Operation 3951 'partselect' 'mult_V_2447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3952 [1/1] (0.00ns)   --->   "%mult_V_2448 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_244, i32 3, i32 15"   --->   Operation 3952 'partselect' 'mult_V_2448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3953 [1/1] (0.00ns)   --->   "%sext_ln17_1676 = sext i13 %mult_V_2448" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3953 'sext' 'sext_ln17_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3954 [1/1] (0.00ns)   --->   "%mult_V_2449 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_244, i32 5, i32 15"   --->   Operation 3954 'partselect' 'mult_V_2449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln17_1677 = sext i11 %mult_V_2449" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3955 'sext' 'sext_ln17_1677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3956 [1/1] (0.00ns)   --->   "%a_V_245 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_464"   --->   Operation 3956 'load' 'a_V_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3957 [1/1] (0.00ns)   --->   "%mult_V_2450 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_245, i32 5, i32 15"   --->   Operation 3957 'partselect' 'mult_V_2450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3958 [1/1] (0.00ns)   --->   "%sext_ln17_1678 = sext i11 %mult_V_2450" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3958 'sext' 'sext_ln17_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln1273_1403 = sext i16 %a_V_245"   --->   Operation 3959 'sext' 'sext_ln1273_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3960 [1/1] (0.00ns)   --->   "%sext_ln1273_1404 = sext i16 %a_V_245"   --->   Operation 3960 'sext' 'sext_ln1273_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln1273_1405 = sext i16 %a_V_245"   --->   Operation 3961 'sext' 'sext_ln1273_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3962 [1/1] (0.00ns)   --->   "%shl_ln1273_818 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_245, i4 0"   --->   Operation 3962 'bitconcatenate' 'shl_ln1273_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln1273_1406 = sext i20 %shl_ln1273_818"   --->   Operation 3963 'sext' 'sext_ln1273_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3964 [1/1] (0.80ns)   --->   "%r_V_2977 = sub i21 %sext_ln1273_1404, i21 %sext_ln1273_1406"   --->   Operation 3964 'sub' 'r_V_2977' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3965 [1/1] (0.00ns)   --->   "%mult_V_2451 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2977, i32 5, i32 20"   --->   Operation 3965 'partselect' 'mult_V_2451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3966 [1/1] (0.00ns)   --->   "%shl_ln1273_819 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_245, i3 0"   --->   Operation 3966 'bitconcatenate' 'shl_ln1273_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3967 [1/1] (0.00ns)   --->   "%sext_ln1273_1407 = sext i19 %shl_ln1273_819"   --->   Operation 3967 'sext' 'sext_ln1273_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1792 = sub i20 0, i20 %sext_ln1273_1407"   --->   Operation 3968 'sub' 'sub_ln1273_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3969 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2978 = sub i20 %sub_ln1273_1792, i20 %sext_ln1273_1405"   --->   Operation 3969 'sub' 'r_V_2978' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3970 [1/1] (0.00ns)   --->   "%mult_V_2452 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2978, i32 5, i32 19"   --->   Operation 3970 'partselect' 'mult_V_2452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3971 [1/1] (0.00ns)   --->   "%sext_ln818_755 = sext i15 %mult_V_2452"   --->   Operation 3971 'sext' 'sext_ln818_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3972 [1/1] (0.00ns)   --->   "%shl_ln1273_820 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_245, i1 0"   --->   Operation 3972 'bitconcatenate' 'shl_ln1273_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3973 [1/1] (0.00ns)   --->   "%sext_ln1273_1408 = sext i17 %shl_ln1273_820"   --->   Operation 3973 'sext' 'sext_ln1273_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3974 [1/1] (0.80ns)   --->   "%r_V_2979 = sub i21 %sext_ln1273_1408, i21 %sext_ln1273_1406"   --->   Operation 3974 'sub' 'r_V_2979' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3975 [1/1] (0.00ns)   --->   "%mult_V_2453 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2979, i32 5, i32 20"   --->   Operation 3975 'partselect' 'mult_V_2453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3976 [1/1] (0.00ns)   --->   "%shl_ln1273_821 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_245, i2 0"   --->   Operation 3976 'bitconcatenate' 'shl_ln1273_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3977 [1/1] (0.00ns)   --->   "%sext_ln1273_1409 = sext i18 %shl_ln1273_821"   --->   Operation 3977 'sext' 'sext_ln1273_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3978 [1/1] (0.79ns)   --->   "%r_V_2980 = sub i19 %sext_ln1273_1403, i19 %sext_ln1273_1409"   --->   Operation 3978 'sub' 'r_V_2980' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3979 [1/1] (0.00ns)   --->   "%mult_V_2454 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2980, i32 5, i32 18"   --->   Operation 3979 'partselect' 'mult_V_2454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3980 [1/1] (0.00ns)   --->   "%sext_ln17_1679 = sext i14 %mult_V_2454" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3980 'sext' 'sext_ln17_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3981 [1/1] (0.00ns)   --->   "%mult_V_2455 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_245, i32 4, i32 15"   --->   Operation 3981 'partselect' 'mult_V_2455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3982 [1/1] (0.00ns)   --->   "%sext_ln17_1680 = sext i12 %mult_V_2455" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3982 'sext' 'sext_ln17_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3983 [1/1] (0.00ns)   --->   "%sext_ln1273_1410 = sext i18 %shl_ln1273_821"   --->   Operation 3983 'sext' 'sext_ln1273_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3984 [1/1] (0.80ns)   --->   "%r_V_2981 = sub i21 %sext_ln1273_1406, i21 %sext_ln1273_1410"   --->   Operation 3984 'sub' 'r_V_2981' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3985 [1/1] (0.00ns)   --->   "%mult_V_2456 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2981, i32 5, i32 20"   --->   Operation 3985 'partselect' 'mult_V_2456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3986 [1/1] (0.79ns)   --->   "%r_V_2982 = sub i19 %sext_ln1273_1409, i19 %sext_ln1273_1403"   --->   Operation 3986 'sub' 'r_V_2982' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3987 [1/1] (0.00ns)   --->   "%mult_V_2457 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2982, i32 5, i32 18"   --->   Operation 3987 'partselect' 'mult_V_2457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3988 [1/1] (0.00ns)   --->   "%sext_ln17_1681 = sext i14 %mult_V_2457" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3988 'sext' 'sext_ln17_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3989 [1/1] (0.00ns)   --->   "%a_V_246 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_465"   --->   Operation 3989 'load' 'a_V_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3990 [1/1] (0.00ns)   --->   "%sext_ln1270_103 = sext i16 %a_V_246"   --->   Operation 3990 'sext' 'sext_ln1270_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3991 [1/1] (0.00ns)   --->   "%shl_ln1273_822 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_246, i2 0"   --->   Operation 3991 'bitconcatenate' 'shl_ln1273_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3992 [1/1] (0.00ns)   --->   "%sext_ln1273_1411 = sext i18 %shl_ln1273_822"   --->   Operation 3992 'sext' 'sext_ln1273_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3993 [1/1] (0.79ns)   --->   "%r_V_2983 = sub i19 0, i19 %sext_ln1273_1411"   --->   Operation 3993 'sub' 'r_V_2983' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3994 [1/1] (0.00ns)   --->   "%mult_V_2458 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2983, i32 5, i32 18"   --->   Operation 3994 'partselect' 'mult_V_2458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3995 [1/1] (0.00ns)   --->   "%sext_ln17_1682 = sext i14 %mult_V_2458" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3995 'sext' 'sext_ln17_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3996 [1/1] (0.00ns)   --->   "%mult_V_2459 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_246, i32 5, i32 15"   --->   Operation 3996 'partselect' 'mult_V_2459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3997 [1/1] (0.00ns)   --->   "%sext_ln17_1683 = sext i11 %mult_V_2459" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3997 'sext' 'sext_ln17_1683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3998 [1/1] (0.00ns)   --->   "%shl_ln1273_823 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_246, i3 0"   --->   Operation 3998 'bitconcatenate' 'shl_ln1273_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3999 [1/1] (0.00ns)   --->   "%sext_ln1273_1412 = sext i19 %shl_ln1273_823"   --->   Operation 3999 'sext' 'sext_ln1273_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4000 [1/1] (0.80ns)   --->   "%r_V_2984 = sub i20 0, i20 %sext_ln1273_1412"   --->   Operation 4000 'sub' 'r_V_2984' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4001 [1/1] (0.00ns)   --->   "%mult_V_2460 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2984, i32 5, i32 19"   --->   Operation 4001 'partselect' 'mult_V_2460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln818_756 = sext i15 %mult_V_2460"   --->   Operation 4002 'sext' 'sext_ln818_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4003 [1/1] (1.94ns)   --->   "%r_V_2985 = mul i21 %sext_ln1270_103, i21 11"   --->   Operation 4003 'mul' 'r_V_2985' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4004 [1/1] (0.00ns)   --->   "%mult_V_2461 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2985, i32 5, i32 20"   --->   Operation 4004 'partselect' 'mult_V_2461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4005 [1/1] (0.00ns)   --->   "%shl_ln1273_824 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_246, i1 0"   --->   Operation 4005 'bitconcatenate' 'shl_ln1273_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln1273_1413 = sext i17 %shl_ln1273_824"   --->   Operation 4006 'sext' 'sext_ln1273_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4007 [1/1] (0.79ns)   --->   "%r_V_2986 = sub i18 0, i18 %sext_ln1273_1413"   --->   Operation 4007 'sub' 'r_V_2986' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4008 [1/1] (0.00ns)   --->   "%mult_V_2462 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2986, i32 5, i32 17"   --->   Operation 4008 'partselect' 'mult_V_2462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4009 [1/1] (0.00ns)   --->   "%sext_ln17_1684 = sext i13 %mult_V_2462" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4009 'sext' 'sext_ln17_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4010 [1/1] (1.94ns)   --->   "%mul_ln1270_58 = mul i21 %sext_ln1270_103, i21 2097129"   --->   Operation 4010 'mul' 'mul_ln1270_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4011 [1/1] (0.00ns)   --->   "%mult_V_2463 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_58, i32 5, i32 20"   --->   Operation 4011 'partselect' 'mult_V_2463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4012 [1/1] (0.00ns)   --->   "%a_V_247 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_466"   --->   Operation 4012 'load' 'a_V_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4013 [1/1] (0.00ns)   --->   "%sext_ln1273_1414 = sext i16 %a_V_247"   --->   Operation 4013 'sext' 'sext_ln1273_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln1273_1415 = sext i16 %a_V_247"   --->   Operation 4014 'sext' 'sext_ln1273_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4015 [1/1] (0.00ns)   --->   "%shl_ln1273_825 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_247, i4 0"   --->   Operation 4015 'bitconcatenate' 'shl_ln1273_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln1273_1416 = sext i20 %shl_ln1273_825"   --->   Operation 4016 'sext' 'sext_ln1273_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4017 [1/1] (0.80ns)   --->   "%r_V_2987 = sub i21 0, i21 %sext_ln1273_1416"   --->   Operation 4017 'sub' 'r_V_2987' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4018 [1/1] (0.00ns)   --->   "%mult_V_2464 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2987, i32 5, i32 20"   --->   Operation 4018 'partselect' 'mult_V_2464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4019 [1/1] (0.00ns)   --->   "%mult_V_2465 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_247, i32 5, i32 15"   --->   Operation 4019 'partselect' 'mult_V_2465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln17_1685 = sext i11 %mult_V_2465" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4020 'sext' 'sext_ln17_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4021 [1/1] (0.00ns)   --->   "%shl_ln1273_826 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_247, i3 0"   --->   Operation 4021 'bitconcatenate' 'shl_ln1273_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4022 [1/1] (0.00ns)   --->   "%sext_ln1273_1417 = sext i19 %shl_ln1273_826"   --->   Operation 4022 'sext' 'sext_ln1273_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4023 [1/1] (0.80ns)   --->   "%r_V_2988 = sub i20 %sext_ln1273_1415, i20 %sext_ln1273_1417"   --->   Operation 4023 'sub' 'r_V_2988' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4024 [1/1] (0.00ns)   --->   "%mult_V_2466 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2988, i32 5, i32 19"   --->   Operation 4024 'partselect' 'mult_V_2466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4025 [1/1] (0.00ns)   --->   "%sext_ln818_757 = sext i15 %mult_V_2466"   --->   Operation 4025 'sext' 'sext_ln818_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4026 [1/1] (0.00ns)   --->   "%shl_ln1273_827 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_247, i2 0"   --->   Operation 4026 'bitconcatenate' 'shl_ln1273_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln1273_1418 = sext i18 %shl_ln1273_827"   --->   Operation 4027 'sext' 'sext_ln1273_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1803 = sub i19 0, i19 %sext_ln1273_1418"   --->   Operation 4028 'sub' 'sub_ln1273_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4029 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2989 = sub i19 %sub_ln1273_1803, i19 %sext_ln1273_1414"   --->   Operation 4029 'sub' 'r_V_2989' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4030 [1/1] (0.00ns)   --->   "%mult_V_2467 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2989, i32 5, i32 18"   --->   Operation 4030 'partselect' 'mult_V_2467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4031 [1/1] (0.00ns)   --->   "%sext_ln17_1686 = sext i14 %mult_V_2467" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4031 'sext' 'sext_ln17_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4032 [1/1] (0.00ns)   --->   "%shl_ln1273_828 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_247, i1 0"   --->   Operation 4032 'bitconcatenate' 'shl_ln1273_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4033 [1/1] (0.00ns)   --->   "%sext_ln1273_1419 = sext i17 %shl_ln1273_828"   --->   Operation 4033 'sext' 'sext_ln1273_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4034 [1/1] (0.80ns)   --->   "%r_V_2990 = sub i20 %sext_ln1273_1419, i20 %sext_ln1273_1417"   --->   Operation 4034 'sub' 'r_V_2990' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4035 [1/1] (0.00ns)   --->   "%mult_V_2468 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2990, i32 5, i32 19"   --->   Operation 4035 'partselect' 'mult_V_2468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4036 [1/1] (0.00ns)   --->   "%sext_ln818_758 = sext i15 %mult_V_2468"   --->   Operation 4036 'sext' 'sext_ln818_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %mult_V_1520, i16 %mult_V_1607"   --->   Operation 4037 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3436 = add i16 %mult_V_1659, i16 %mult_V_1670"   --->   Operation 4038 'add' 'add_ln813_3436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4039 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3437 = add i16 %add_ln813_3436, i16 %mult_V_1649"   --->   Operation 4039 'add' 'add_ln813_3437' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4040 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3438 = add i16 %add_ln813_3437, i16 %add_ln813"   --->   Operation 4040 'add' 'add_ln813_3438' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3439 = add i16 %mult_V_1694, i16 %mult_V_1720"   --->   Operation 4041 'add' 'add_ln813_3439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3440 = add i16 %mult_V_1790, i16 %mult_V_1823"   --->   Operation 4042 'add' 'add_ln813_3440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4043 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3441 = add i16 %add_ln813_3440, i16 %mult_V_1760"   --->   Operation 4043 'add' 'add_ln813_3441' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4044 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3442 = add i16 %add_ln813_3441, i16 %add_ln813_3439"   --->   Operation 4044 'add' 'add_ln813_3442' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4045 [1/1] (0.78ns)   --->   "%add_ln813_3444 = add i16 %mult_V_2006, i16 %mult_V_2016"   --->   Operation 4045 'add' 'add_ln813_3444' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3445 = add i16 %mult_V_2080, i16 %mult_V_2097"   --->   Operation 4046 'add' 'add_ln813_3445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4047 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3446 = add i16 %add_ln813_3445, i16 %mult_V_2048"   --->   Operation 4047 'add' 'add_ln813_3446' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3448 = add i16 %mult_V_2102, i16 %mult_V_2109"   --->   Operation 4048 'add' 'add_ln813_3448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3449 = add i16 %mult_V_2257, i16 %mult_V_2283"   --->   Operation 4049 'add' 'add_ln813_3449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4050 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3450 = add i16 %add_ln813_3449, i16 %mult_V_2133"   --->   Operation 4050 'add' 'add_ln813_3450' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4051 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3451 = add i16 %add_ln813_3450, i16 %add_ln813_3448"   --->   Operation 4051 'add' 'add_ln813_3451' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3454 = add i16 %mult_V_2335, i16 %mult_V_2342"   --->   Operation 4052 'add' 'add_ln813_3454' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3455 = add i16 %mult_V_2371, i16 %mult_V_2385"   --->   Operation 4053 'add' 'add_ln813_3455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4054 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3456 = add i16 %add_ln813_3455, i16 %mult_V_2348"   --->   Operation 4054 'add' 'add_ln813_3456' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4055 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3457 = add i16 %add_ln813_3456, i16 %add_ln813_3454"   --->   Operation 4055 'add' 'add_ln813_3457' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3458 = add i16 %mult_V_2394, i16 %mult_V_2402"   --->   Operation 4056 'add' 'add_ln813_3458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3459 = add i16 %sext_ln818_424, i16 %sext_ln818_435"   --->   Operation 4057 'add' 'add_ln813_3459' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4058 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3460 = add i16 %add_ln813_3459, i16 %sext_ln818_412"   --->   Operation 4058 'add' 'add_ln813_3460' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4059 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3461 = add i16 %add_ln813_3460, i16 %add_ln813_3458"   --->   Operation 4059 'add' 'add_ln813_3461' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4060 [1/1] (0.77ns)   --->   "%add_ln813_3463 = add i16 %sext_ln818_477, i16 %sext_ln818_487"   --->   Operation 4060 'add' 'add_ln813_3463' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3464 = add i16 %sext_ln818_561, i16 %sext_ln818_573"   --->   Operation 4061 'add' 'add_ln813_3464' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4062 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3465 = add i16 %add_ln813_3464, i16 %sext_ln818_511"   --->   Operation 4062 'add' 'add_ln813_3465' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3466 = add i16 %add_ln813_3465, i16 %add_ln813_3463"   --->   Operation 4063 'add' 'add_ln813_3466' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4064 [1/1] (0.77ns)   --->   "%add_ln813_3467 = add i16 %sext_ln818_615, i16 %sext_ln818_617"   --->   Operation 4064 'add' 'add_ln813_3467' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3468 = add i16 %add_ln813_3467, i16 %sext_ln818_605"   --->   Operation 4065 'add' 'add_ln813_3468' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3469 = add i16 %sext_ln818_642, i16 %sext_ln818_647"   --->   Operation 4066 'add' 'add_ln813_3469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4067 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3470 = add i16 %add_ln813_3469, i16 %sext_ln818_637"   --->   Operation 4067 'add' 'add_ln813_3470' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4068 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3471 = add i16 %add_ln813_3470, i16 %add_ln813_3468"   --->   Operation 4068 'add' 'add_ln813_3471' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4069 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3472 = add i16 %add_ln813_3471, i16 %add_ln813_3466"   --->   Operation 4069 'add' 'add_ln813_3472' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4070 [1/1] (0.77ns)   --->   "%add_ln813_3475 = add i16 %sext_ln818_677, i16 %sext_ln818_689"   --->   Operation 4070 'add' 'add_ln813_3475' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3476 = add i16 %sext_ln818_701, i16 %sext_ln818_707"   --->   Operation 4071 'add' 'add_ln813_3476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4072 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3477 = add i16 %add_ln813_3476, i16 %sext_ln818_693"   --->   Operation 4072 'add' 'add_ln813_3477' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3478 = add i16 %add_ln813_3477, i16 %add_ln813_3475"   --->   Operation 4073 'add' 'add_ln813_3478' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3479 = add i16 %sext_ln818_716, i16 %sext_ln818_722"   --->   Operation 4074 'add' 'add_ln813_3479' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3480 = add i16 %sext_ln818_742, i16 %sext_ln818_751"   --->   Operation 4075 'add' 'add_ln813_3480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4076 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3481 = add i16 %add_ln813_3480, i16 %sext_ln818_729"   --->   Operation 4076 'add' 'add_ln813_3481' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4077 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3482 = add i16 %add_ln813_3481, i16 %add_ln813_3479"   --->   Operation 4077 'add' 'add_ln813_3482' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4078 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3483 = add i16 %add_ln813_3482, i16 %add_ln813_3478"   --->   Operation 4078 'add' 'add_ln813_3483' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4079 [1/1] (0.76ns)   --->   "%add_ln813_3484 = add i15 %sext_ln17_1324, i15 %sext_ln17_1330"   --->   Operation 4079 'add' 'add_ln813_3484' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4080 [1/1] (0.76ns)   --->   "%add_ln813_3485 = add i15 %sext_ln17_1383, i15 %sext_ln17_1421"   --->   Operation 4080 'add' 'add_ln813_3485' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4081 [1/1] (0.00ns)   --->   "%sext_ln813_1773 = sext i15 %add_ln813_3485"   --->   Operation 4081 'sext' 'sext_ln813_1773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4082 [1/1] (0.77ns)   --->   "%add_ln813_3486 = add i16 %sext_ln813_1773, i16 %sext_ln818_500"   --->   Operation 4082 'add' 'add_ln813_3486' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4083 [1/1] (0.76ns)   --->   "%add_ln813_3488 = add i15 %sext_ln17_1456, i15 %sext_ln17_1465"   --->   Operation 4083 'add' 'add_ln813_3488' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln813_1774 = sext i15 %add_ln813_3488"   --->   Operation 4084 'sext' 'sext_ln813_1774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3489 = add i16 %sext_ln813_1774, i16 %sext_ln818_565"   --->   Operation 4085 'add' 'add_ln813_3489' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4086 [1/1] (0.76ns)   --->   "%add_ln813_3490 = add i15 %sext_ln17_1490, i15 %sext_ln17_1494"   --->   Operation 4086 'add' 'add_ln813_3490' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4087 [1/1] (0.00ns)   --->   "%sext_ln813_1775 = sext i15 %add_ln813_3490"   --->   Operation 4087 'sext' 'sext_ln813_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4088 [1/1] (0.77ns)   --->   "%add_ln813_3491 = add i16 %sext_ln813_1775, i16 %sext_ln818_607"   --->   Operation 4088 'add' 'add_ln813_3491' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4089 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3492 = add i16 %add_ln813_3491, i16 %add_ln813_3489"   --->   Operation 4089 'add' 'add_ln813_3492' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4090 [1/1] (0.76ns)   --->   "%add_ln813_3495 = add i15 %sext_ln17_1507, i15 %sext_ln17_1511"   --->   Operation 4090 'add' 'add_ln813_3495' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4091 [1/1] (0.00ns)   --->   "%sext_ln813_1776 = sext i15 %add_ln813_3495"   --->   Operation 4091 'sext' 'sext_ln813_1776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4092 [1/1] (0.76ns)   --->   "%add_ln813_3496 = add i15 %sext_ln17_1554, i15 %sext_ln17_1618"   --->   Operation 4092 'add' 'add_ln813_3496' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4093 [1/1] (0.00ns)   --->   "%sext_ln813_1777 = sext i15 %add_ln813_3496"   --->   Operation 4093 'sext' 'sext_ln813_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3497 = add i16 %sext_ln813_1777, i16 %sext_ln818_560"   --->   Operation 4094 'add' 'add_ln813_3497' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4095 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3498 = add i16 %add_ln813_3497, i16 %sext_ln813_1776"   --->   Operation 4095 'add' 'add_ln813_3498' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4096 [1/1] (0.76ns)   --->   "%add_ln813_3499 = add i15 %sext_ln17_1671, i15 %sext_ln17_1301"   --->   Operation 4096 'add' 'add_ln813_3499' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4097 [1/1] (0.00ns)   --->   "%sext_ln813_1778 = sext i15 %add_ln813_3499"   --->   Operation 4097 'sext' 'sext_ln813_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4098 [1/1] (0.75ns)   --->   "%add_ln813_3500 = add i14 %sext_ln17_1340, i14 %sext_ln17_1410"   --->   Operation 4098 'add' 'add_ln813_3500' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln813_1779 = sext i14 %add_ln813_3500"   --->   Operation 4099 'sext' 'sext_ln813_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4100 [1/1] (0.76ns)   --->   "%add_ln813_3501 = add i15 %sext_ln813_1779, i15 %sext_ln17_1332"   --->   Operation 4100 'add' 'add_ln813_3501' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4101 [1/1] (0.00ns)   --->   "%sext_ln813_1780 = sext i15 %add_ln813_3501"   --->   Operation 4101 'sext' 'sext_ln813_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4102 [1/1] (0.77ns)   --->   "%add_ln813_3502 = add i16 %sext_ln813_1780, i16 %sext_ln813_1778"   --->   Operation 4102 'add' 'add_ln813_3502' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4103 [1/1] (0.75ns)   --->   "%add_ln813_3504 = add i14 %sext_ln17_1418, i14 %sext_ln17_1430"   --->   Operation 4103 'add' 'add_ln813_3504' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4104 [1/1] (0.75ns)   --->   "%add_ln813_3505 = add i14 %sext_ln17_1498, i14 %sext_ln17_1545"   --->   Operation 4104 'add' 'add_ln813_3505' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln813_1782 = sext i14 %add_ln813_3505"   --->   Operation 4105 'sext' 'sext_ln813_1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4106 [1/1] (0.76ns)   --->   "%add_ln813_3506 = add i15 %sext_ln813_1782, i15 %sext_ln17_1482"   --->   Operation 4106 'add' 'add_ln813_3506' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4107 [1/1] (0.74ns)   --->   "%add_ln813_3508 = add i13 %sext_ln17_1284, i13 %sext_ln17_1306"   --->   Operation 4107 'add' 'add_ln813_3508' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4108 [1/1] (0.00ns)   --->   "%sext_ln813_1784 = sext i13 %add_ln813_3508"   --->   Operation 4108 'sext' 'sext_ln813_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4109 [1/1] (0.75ns)   --->   "%add_ln813_3509 = add i14 %sext_ln813_1784, i14 %sext_ln17_1589"   --->   Operation 4109 'add' 'add_ln813_3509' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln813_1785 = sext i14 %add_ln813_3509"   --->   Operation 4110 'sext' 'sext_ln813_1785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4111 [1/1] (0.74ns)   --->   "%add_ln813_3510 = add i13 %sext_ln17_1601, i13 8128"   --->   Operation 4111 'add' 'add_ln813_3510' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4112 [1/1] (0.00ns)   --->   "%sext_ln813_1786 = sext i13 %add_ln813_3510"   --->   Operation 4112 'sext' 'sext_ln813_1786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4113 [1/1] (0.75ns)   --->   "%add_ln813_3511 = add i14 %sext_ln813_1786, i14 %sext_ln17_1380"   --->   Operation 4113 'add' 'add_ln813_3511' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4114 [1/1] (0.00ns)   --->   "%sext_ln813_1787 = sext i14 %add_ln813_3511"   --->   Operation 4114 'sext' 'sext_ln813_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4115 [1/1] (0.76ns)   --->   "%add_ln813_3512 = add i15 %sext_ln813_1787, i15 %sext_ln813_1785"   --->   Operation 4115 'add' 'add_ln813_3512' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3517 = add i16 %mult_V_1637, i16 %mult_V_1718"   --->   Operation 4116 'add' 'add_ln813_3517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4117 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3518 = add i16 %add_ln813_3517, i16 %mult_V_1560"   --->   Operation 4117 'add' 'add_ln813_3518' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3519 = add i16 %mult_V_1724, i16 %mult_V_1788"   --->   Operation 4118 'add' 'add_ln813_3519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4119 [1/1] (0.78ns)   --->   "%add_ln813_3520 = add i16 %mult_V_1803, i16 %mult_V_1918"   --->   Operation 4119 'add' 'add_ln813_3520' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4120 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3521 = add i16 %add_ln813_3520, i16 %add_ln813_3519"   --->   Operation 4120 'add' 'add_ln813_3521' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4121 [1/1] (0.78ns)   --->   "%add_ln813_3523 = add i16 %mult_V_1943, i16 %mult_V_2003"   --->   Operation 4121 'add' 'add_ln813_3523' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3524 = add i16 %add_ln813_3523, i16 %mult_V_1931"   --->   Operation 4122 'add' 'add_ln813_3524' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3525 = add i16 %mult_V_2014, i16 %mult_V_2107"   --->   Operation 4123 'add' 'add_ln813_3525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4124 [1/1] (0.78ns)   --->   "%add_ln813_3526 = add i16 %mult_V_2130, i16 %mult_V_2137"   --->   Operation 4124 'add' 'add_ln813_3526' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4125 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3527 = add i16 %add_ln813_3526, i16 %add_ln813_3525"   --->   Operation 4125 'add' 'add_ln813_3527' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4126 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3528 = add i16 %add_ln813_3527, i16 %add_ln813_3524"   --->   Operation 4126 'add' 'add_ln813_3528' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3530 = add i16 %mult_V_2268, i16 %mult_V_2289"   --->   Operation 4127 'add' 'add_ln813_3530' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4128 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3531 = add i16 %add_ln813_3530, i16 %mult_V_2156"   --->   Operation 4128 'add' 'add_ln813_3531' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3532 = add i16 %mult_V_2306, i16 %mult_V_2325"   --->   Operation 4129 'add' 'add_ln813_3532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4130 [1/1] (0.78ns)   --->   "%add_ln813_3533 = add i16 %mult_V_2332, i16 %mult_V_2354"   --->   Operation 4130 'add' 'add_ln813_3533' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4131 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3534 = add i16 %add_ln813_3533, i16 %add_ln813_3532"   --->   Operation 4131 'add' 'add_ln813_3534' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4132 [1/1] (0.78ns)   --->   "%add_ln813_3536 = add i16 %mult_V_2446, i16 %sext_ln818_409"   --->   Operation 4132 'add' 'add_ln813_3536' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4133 [1/1] (0.77ns)   --->   "%add_ln813_3537 = add i16 %sext_ln818_412, i16 %sext_ln818_420"   --->   Operation 4133 'add' 'add_ln813_3537' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3538 = add i16 %add_ln813_3537, i16 %add_ln813_3536"   --->   Operation 4134 'add' 'add_ln813_3538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3539 = add i16 %sext_ln818_438, i16 %sext_ln818_446"   --->   Operation 4135 'add' 'add_ln813_3539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4136 [1/1] (0.77ns)   --->   "%add_ln813_3540 = add i16 %sext_ln818_456, i16 %sext_ln818_525"   --->   Operation 4136 'add' 'add_ln813_3540' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4137 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3541 = add i16 %add_ln813_3540, i16 %add_ln813_3539"   --->   Operation 4137 'add' 'add_ln813_3541' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4138 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3542 = add i16 %add_ln813_3541, i16 %add_ln813_3538"   --->   Operation 4138 'add' 'add_ln813_3542' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4139 [1/1] (0.77ns)   --->   "%add_ln813_3545 = add i16 %sext_ln818_557, i16 %sext_ln818_626"   --->   Operation 4139 'add' 'add_ln813_3545' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3547 = add i16 %sext_ln818_628, i16 %sext_ln818_650"   --->   Operation 4140 'add' 'add_ln813_3547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4141 [1/1] (0.77ns)   --->   "%add_ln813_3548 = add i16 %sext_ln818_683, i16 %sext_ln818_703"   --->   Operation 4141 'add' 'add_ln813_3548' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4142 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3549 = add i16 %add_ln813_3548, i16 %add_ln813_3547"   --->   Operation 4142 'add' 'add_ln813_3549' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4143 [1/1] (0.76ns)   --->   "%add_ln813_3551 = add i15 %sext_ln17_1372, i15 %sext_ln17_1420"   --->   Operation 4143 'add' 'add_ln813_3551' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4144 [1/1] (0.00ns)   --->   "%sext_ln813_1789 = sext i15 %add_ln813_3551"   --->   Operation 4144 'sext' 'sext_ln813_1789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4145 [1/1] (0.76ns)   --->   "%add_ln813_3552 = add i15 %sext_ln17_1425, i15 %sext_ln17_1443"   --->   Operation 4145 'add' 'add_ln813_3552' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4146 [1/1] (0.00ns)   --->   "%sext_ln813_1790 = sext i15 %add_ln813_3552"   --->   Operation 4146 'sext' 'sext_ln813_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3553 = add i16 %sext_ln813_1790, i16 %sext_ln813_1789"   --->   Operation 4147 'add' 'add_ln813_3553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4148 [1/1] (0.76ns)   --->   "%add_ln813_3554 = add i15 %sext_ln17_1445, i15 %sext_ln17_1451"   --->   Operation 4148 'add' 'add_ln813_3554' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4149 [1/1] (0.00ns)   --->   "%sext_ln813_1791 = sext i15 %add_ln813_3554"   --->   Operation 4149 'sext' 'sext_ln813_1791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4150 [1/1] (0.76ns)   --->   "%add_ln813_3555 = add i15 %sext_ln17_1472, i15 %sext_ln17_1544"   --->   Operation 4150 'add' 'add_ln813_3555' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln813_1792 = sext i15 %add_ln813_3555"   --->   Operation 4151 'sext' 'sext_ln813_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4152 [1/1] (0.77ns)   --->   "%add_ln813_3556 = add i16 %sext_ln813_1792, i16 %sext_ln813_1791"   --->   Operation 4152 'add' 'add_ln813_3556' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4153 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3557 = add i16 %add_ln813_3556, i16 %add_ln813_3553"   --->   Operation 4153 'add' 'add_ln813_3557' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4154 [1/1] (0.76ns)   --->   "%add_ln813_3559 = add i15 %sext_ln17_1604, i15 %sext_ln17_1389"   --->   Operation 4154 'add' 'add_ln813_3559' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln813_1793 = sext i15 %add_ln813_3559"   --->   Operation 4155 'sext' 'sext_ln813_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4156 [1/1] (0.77ns)   --->   "%add_ln813_3560 = add i16 %sext_ln813_1793, i16 %sext_ln818_676"   --->   Operation 4156 'add' 'add_ln813_3560' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4157 [1/1] (0.75ns)   --->   "%add_ln813_3561 = add i14 %sext_ln17_1409, i14 %sext_ln17_1492"   --->   Operation 4157 'add' 'add_ln813_3561' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4158 [1/1] (0.00ns)   --->   "%sext_ln813_1794 = sext i14 %add_ln813_3561"   --->   Operation 4158 'sext' 'sext_ln813_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4159 [1/1] (0.75ns)   --->   "%add_ln813_3562 = add i14 %sext_ln17_1505, i14 %sext_ln17_1520"   --->   Operation 4159 'add' 'add_ln813_3562' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4160 [1/1] (0.00ns)   --->   "%sext_ln813_1795 = sext i14 %add_ln813_3562"   --->   Operation 4160 'sext' 'sext_ln813_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4161 [1/1] (0.76ns)   --->   "%add_ln813_3563 = add i15 %sext_ln813_1795, i15 %sext_ln813_1794"   --->   Operation 4161 'add' 'add_ln813_3563' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4162 [1/1] (0.75ns)   --->   "%add_ln813_3565 = add i14 %sext_ln17_1525, i14 %sext_ln17_1610"   --->   Operation 4162 'add' 'add_ln813_3565' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln813_1797 = sext i14 %add_ln813_3565"   --->   Operation 4163 'sext' 'sext_ln813_1797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4164 [1/1] (0.74ns)   --->   "%add_ln813_3566 = add i13 %sext_ln17_1346, i13 %sext_ln17_1387"   --->   Operation 4164 'add' 'add_ln813_3566' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4165 [1/1] (0.00ns)   --->   "%sext_ln813_1798 = sext i13 %add_ln813_3566"   --->   Operation 4165 'sext' 'sext_ln813_1798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4166 [1/1] (0.76ns)   --->   "%add_ln813_3567 = add i15 %sext_ln813_1798, i15 %sext_ln813_1797"   --->   Operation 4166 'add' 'add_ln813_3567' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4167 [1/1] (0.00ns)   --->   "%sext_ln813_1799 = sext i15 %add_ln813_3567"   --->   Operation 4167 'sext' 'sext_ln813_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4168 [1/1] (0.74ns)   --->   "%add_ln813_3568 = add i13 %sext_ln17_1552, i13 %sext_ln17_1416"   --->   Operation 4168 'add' 'add_ln813_3568' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln813_1800 = sext i13 %add_ln813_3568"   --->   Operation 4169 'sext' 'sext_ln813_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4170 [1/1] (0.73ns)   --->   "%add_ln813_3569 = add i12 %sext_ln17_1663, i12 128"   --->   Operation 4170 'add' 'add_ln813_3569' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln813_1801 = sext i12 %add_ln813_3569"   --->   Operation 4171 'sext' 'sext_ln813_1801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4172 [1/1] (0.75ns)   --->   "%add_ln813_3570 = add i14 %sext_ln813_1801, i14 %sext_ln813_1800"   --->   Operation 4172 'add' 'add_ln813_3570' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln813_1802 = sext i14 %add_ln813_3570"   --->   Operation 4173 'sext' 'sext_ln813_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4174 [1/1] (0.77ns)   --->   "%add_ln813_3571 = add i16 %sext_ln813_1802, i16 %sext_ln813_1799"   --->   Operation 4174 'add' 'add_ln813_3571' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3575 = add i16 %mult_V_1673, i16 %mult_V_2196"   --->   Operation 4175 'add' 'add_ln813_3575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4176 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3576 = add i16 %add_ln813_3575, i16 %mult_V_1557"   --->   Operation 4176 'add' 'add_ln813_3576' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3577 = add i16 %mult_V_2299, i16 %mult_V_2339"   --->   Operation 4177 'add' 'add_ln813_3577' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4178 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3578 = add i16 %add_ln813_3577, i16 %mult_V_2266"   --->   Operation 4178 'add' 'add_ln813_3578' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4179 [1/1] (0.77ns)   --->   "%add_ln813_3580 = add i16 %sext_ln818_425, i16 %sext_ln818_447"   --->   Operation 4179 'add' 'add_ln813_3580' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3582 = add i16 %sext_ln818_466, i16 %sext_ln818_496"   --->   Operation 4180 'add' 'add_ln813_3582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4181 [1/1] (0.77ns)   --->   "%add_ln813_3583 = add i16 %sext_ln818_503, i16 %sext_ln818_519"   --->   Operation 4181 'add' 'add_ln813_3583' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4182 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3584 = add i16 %add_ln813_3583, i16 %add_ln813_3582"   --->   Operation 4182 'add' 'add_ln813_3584' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3587 = add i16 %sext_ln818_556, i16 %sext_ln818_569"   --->   Operation 4183 'add' 'add_ln813_3587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4184 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3588 = add i16 %add_ln813_3587, i16 %sext_ln818_537"   --->   Operation 4184 'add' 'add_ln813_3588' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3589 = add i16 %sext_ln818_573, i16 %sext_ln818_586"   --->   Operation 4185 'add' 'add_ln813_3589' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4186 [1/1] (0.77ns)   --->   "%add_ln813_3590 = add i16 %sext_ln818_598, i16 %sext_ln818_605"   --->   Operation 4186 'add' 'add_ln813_3590' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4187 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3591 = add i16 %add_ln813_3590, i16 %add_ln813_3589"   --->   Operation 4187 'add' 'add_ln813_3591' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4188 [1/1] (0.77ns)   --->   "%add_ln813_3593 = add i16 %sext_ln818_622, i16 %sext_ln818_697"   --->   Operation 4188 'add' 'add_ln813_3593' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3594 = add i16 %add_ln813_3593, i16 %sext_ln818_610"   --->   Operation 4189 'add' 'add_ln813_3594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3595 = add i16 %sext_ln818_737, i16 %sext_ln818_743"   --->   Operation 4190 'add' 'add_ln813_3595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4191 [1/1] (0.77ns)   --->   "%add_ln813_3596 = add i16 %sext_ln818_753, i16 %sext_ln818_755"   --->   Operation 4191 'add' 'add_ln813_3596' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4192 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3597 = add i16 %add_ln813_3596, i16 %add_ln813_3595"   --->   Operation 4192 'add' 'add_ln813_3597' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4193 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3598 = add i16 %add_ln813_3597, i16 %add_ln813_3594"   --->   Operation 4193 'add' 'add_ln813_3598' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4194 [1/1] (0.76ns)   --->   "%add_ln813_3601 = add i15 %sext_ln17_1412, i15 %sext_ln17_1435"   --->   Operation 4194 'add' 'add_ln813_3601' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4195 [1/1] (0.00ns)   --->   "%sext_ln813_1803 = sext i15 %add_ln813_3601"   --->   Operation 4195 'sext' 'sext_ln813_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3602 = add i16 %sext_ln813_1803, i16 %sext_ln818_532"   --->   Operation 4196 'add' 'add_ln813_3602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4197 [1/1] (0.76ns)   --->   "%add_ln813_3603 = add i15 %sext_ln17_1443, i15 %sext_ln17_1453"   --->   Operation 4197 'add' 'add_ln813_3603' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4198 [1/1] (0.00ns)   --->   "%sext_ln813_1804 = sext i15 %add_ln813_3603"   --->   Operation 4198 'sext' 'sext_ln813_1804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4199 [1/1] (0.76ns)   --->   "%add_ln813_3604 = add i15 %sext_ln17_1483, i15 %sext_ln17_1559"   --->   Operation 4199 'add' 'add_ln813_3604' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln813_1805 = sext i15 %add_ln813_3604"   --->   Operation 4200 'sext' 'sext_ln813_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4201 [1/1] (0.77ns)   --->   "%add_ln813_3605 = add i16 %sext_ln813_1805, i16 %sext_ln813_1804"   --->   Operation 4201 'add' 'add_ln813_3605' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4202 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3606 = add i16 %add_ln813_3605, i16 %add_ln813_3602"   --->   Operation 4202 'add' 'add_ln813_3606' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4203 [1/1] (0.76ns)   --->   "%add_ln813_3607 = add i15 %sext_ln17_1602, i15 %sext_ln17_1627"   --->   Operation 4203 'add' 'add_ln813_3607' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4204 [1/1] (0.00ns)   --->   "%sext_ln813_1806 = sext i15 %add_ln813_3607"   --->   Operation 4204 'sext' 'sext_ln813_1806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3608 = add i16 %sext_ln813_1806, i16 %sext_ln818_671"   --->   Operation 4205 'add' 'add_ln813_3608' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4206 [1/1] (0.76ns)   --->   "%add_ln813_3609 = add i15 %sext_ln17_1646, i15 %sext_ln17_1651"   --->   Operation 4206 'add' 'add_ln813_3609' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4207 [1/1] (0.00ns)   --->   "%sext_ln813_1807 = sext i15 %add_ln813_3609"   --->   Operation 4207 'sext' 'sext_ln813_1807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4208 [1/1] (0.75ns)   --->   "%add_ln813_3610 = add i14 %sext_ln17_1328, i14 %sext_ln17_1492"   --->   Operation 4208 'add' 'add_ln813_3610' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln813_1808 = sext i14 %add_ln813_3610"   --->   Operation 4209 'sext' 'sext_ln813_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4210 [1/1] (0.77ns)   --->   "%add_ln813_3611 = add i16 %sext_ln813_1808, i16 %sext_ln813_1807"   --->   Operation 4210 'add' 'add_ln813_3611' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4211 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3612 = add i16 %add_ln813_3611, i16 %add_ln813_3608"   --->   Operation 4211 'add' 'add_ln813_3612' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4212 [1/1] (0.75ns)   --->   "%add_ln813_3614 = add i14 %sext_ln17_1594, i14 %sext_ln17_1309"   --->   Operation 4212 'add' 'add_ln813_3614' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4213 [1/1] (0.00ns)   --->   "%sext_ln813_1809 = sext i14 %add_ln813_3614"   --->   Operation 4213 'sext' 'sext_ln813_1809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4214 [1/1] (0.76ns)   --->   "%add_ln813_3615 = add i15 %sext_ln813_1809, i15 %sext_ln17_1566"   --->   Operation 4214 'add' 'add_ln813_3615' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln813_1810 = sext i15 %add_ln813_3615"   --->   Operation 4215 'sext' 'sext_ln813_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4216 [1/1] (0.74ns)   --->   "%add_ln813_3616 = add i13 %sext_ln17_1345, i13 %sext_ln17_1417"   --->   Operation 4216 'add' 'add_ln813_3616' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4217 [1/1] (0.00ns)   --->   "%sext_ln813_1811 = sext i13 %add_ln813_3616"   --->   Operation 4217 'sext' 'sext_ln813_1811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4218 [1/1] (0.74ns)   --->   "%add_ln813_3617 = add i13 %sext_ln17_1517, i13 %sext_ln17_1590"   --->   Operation 4218 'add' 'add_ln813_3617' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4219 [1/1] (0.00ns)   --->   "%sext_ln813_1812 = sext i13 %add_ln813_3617"   --->   Operation 4219 'sext' 'sext_ln813_1812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4220 [1/1] (0.75ns)   --->   "%add_ln813_3618 = add i14 %sext_ln813_1812, i14 %sext_ln813_1811"   --->   Operation 4220 'add' 'add_ln813_3618' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4221 [1/1] (0.00ns)   --->   "%sext_ln813_1813 = sext i14 %add_ln813_3618"   --->   Operation 4221 'sext' 'sext_ln813_1813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3619 = add i16 %sext_ln813_1813, i16 %sext_ln813_1810"   --->   Operation 4222 'add' 'add_ln813_3619' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4223 [1/1] (0.73ns)   --->   "%add_ln813_3620 = add i12 %sext_ln17_1399, i12 3488"   --->   Operation 4223 'add' 'add_ln813_3620' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln813_1814 = sext i12 %add_ln813_3620"   --->   Operation 4224 'sext' 'sext_ln813_1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4225 [1/1] (0.74ns)   --->   "%add_ln813_3621 = add i13 %sext_ln813_1814, i13 %sext_ln17_1662"   --->   Operation 4225 'add' 'add_ln813_3621' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4226 [1/1] (0.00ns)   --->   "%sext_ln813_1815 = sext i13 %add_ln813_3621"   --->   Operation 4226 'sext' 'sext_ln813_1815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4227 [1/1] (0.73ns)   --->   "%add_ln813_3622 = add i12 %sext_ln17_1523, i12 %sext_ln17_1547"   --->   Operation 4227 'add' 'add_ln813_3622' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4228 [1/1] (0.00ns)   --->   "%sext_ln813_1816 = sext i12 %add_ln813_3622"   --->   Operation 4228 'sext' 'sext_ln813_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4229 [1/1] (0.73ns)   --->   "%add_ln813_3623 = add i12 %sext_ln17_1580, i12 %sext_ln17_1584"   --->   Operation 4229 'add' 'add_ln813_3623' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln813_1817 = sext i12 %add_ln813_3623"   --->   Operation 4230 'sext' 'sext_ln813_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4231 [1/1] (0.74ns)   --->   "%add_ln813_3624 = add i13 %sext_ln813_1817, i13 %sext_ln813_1816"   --->   Operation 4231 'add' 'add_ln813_3624' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4232 [1/1] (0.00ns)   --->   "%sext_ln813_1818 = sext i13 %add_ln813_3624"   --->   Operation 4232 'sext' 'sext_ln813_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4233 [1/1] (0.75ns)   --->   "%add_ln813_3625 = add i14 %sext_ln813_1818, i14 %sext_ln813_1815"   --->   Operation 4233 'add' 'add_ln813_3625' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4234 [1/1] (0.00ns)   --->   "%sext_ln813_1819 = sext i14 %add_ln813_3625"   --->   Operation 4234 'sext' 'sext_ln813_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4235 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3626 = add i16 %sext_ln813_1819, i16 %add_ln813_3619"   --->   Operation 4235 'add' 'add_ln813_3626' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3629 = add i16 %mult_V_1614, i16 %mult_V_1630"   --->   Operation 4236 'add' 'add_ln813_3629' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4237 [1/1] (0.78ns)   --->   "%add_ln813_3630 = add i16 %mult_V_1657, i16 %mult_V_1725"   --->   Operation 4237 'add' 'add_ln813_3630' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4238 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3631 = add i16 %add_ln813_3630, i16 %add_ln813_3629"   --->   Operation 4238 'add' 'add_ln813_3631' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3632 = add i16 %mult_V_1789, i16 %mult_V_1812"   --->   Operation 4239 'add' 'add_ln813_3632' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4240 [1/1] (0.78ns)   --->   "%add_ln813_3633 = add i16 %mult_V_1844, i16 %mult_V_1882"   --->   Operation 4240 'add' 'add_ln813_3633' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4241 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3634 = add i16 %add_ln813_3633, i16 %add_ln813_3632"   --->   Operation 4241 'add' 'add_ln813_3634' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4242 [1/1] (0.78ns)   --->   "%add_ln813_3636 = add i16 %mult_V_1905, i16 %mult_V_1932"   --->   Operation 4242 'add' 'add_ln813_3636' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4243 [1/1] (0.78ns)   --->   "%add_ln813_3637 = add i16 %mult_V_1955, i16 %mult_V_1972"   --->   Operation 4243 'add' 'add_ln813_3637' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3638 = add i16 %add_ln813_3637, i16 %add_ln813_3636"   --->   Operation 4244 'add' 'add_ln813_3638' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3639 = add i16 %mult_V_1978, i16 %mult_V_1989"   --->   Operation 4245 'add' 'add_ln813_3639' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4246 [1/1] (0.78ns)   --->   "%add_ln813_3640 = add i16 %mult_V_2010, i16 %mult_V_2029"   --->   Operation 4246 'add' 'add_ln813_3640' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4247 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3641 = add i16 %add_ln813_3640, i16 %add_ln813_3639"   --->   Operation 4247 'add' 'add_ln813_3641' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4248 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3642 = add i16 %add_ln813_3641, i16 %add_ln813_3638"   --->   Operation 4248 'add' 'add_ln813_3642' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3644 = add i16 %mult_V_2053, i16 %mult_V_2061"   --->   Operation 4249 'add' 'add_ln813_3644' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4250 [1/1] (0.78ns)   --->   "%add_ln813_3645 = add i16 %mult_V_2122, i16 %mult_V_2131"   --->   Operation 4250 'add' 'add_ln813_3645' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4251 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3646 = add i16 %add_ln813_3645, i16 %add_ln813_3644"   --->   Operation 4251 'add' 'add_ln813_3646' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3647 = add i16 %mult_V_2164, i16 %mult_V_2233"   --->   Operation 4252 'add' 'add_ln813_3647' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4253 [1/1] (0.78ns)   --->   "%add_ln813_3648 = add i16 %mult_V_2245, i16 %mult_V_2256"   --->   Operation 4253 'add' 'add_ln813_3648' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4254 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3649 = add i16 %add_ln813_3648, i16 %add_ln813_3647"   --->   Operation 4254 'add' 'add_ln813_3649' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4255 [1/1] (0.78ns)   --->   "%add_ln813_3651 = add i16 %mult_V_2315, i16 %mult_V_2347"   --->   Operation 4255 'add' 'add_ln813_3651' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4256 [1/1] (0.78ns)   --->   "%add_ln813_3652 = add i16 %mult_V_2355, i16 %mult_V_2412"   --->   Operation 4256 'add' 'add_ln813_3652' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3653 = add i16 %add_ln813_3652, i16 %add_ln813_3651"   --->   Operation 4257 'add' 'add_ln813_3653' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3654 = add i16 %mult_V_2447, i16 %sext_ln818_451"   --->   Operation 4258 'add' 'add_ln813_3654' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4259 [1/1] (0.77ns)   --->   "%add_ln813_3655 = add i16 %sext_ln818_461, i16 %sext_ln818_505"   --->   Operation 4259 'add' 'add_ln813_3655' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4260 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3656 = add i16 %add_ln813_3655, i16 %add_ln813_3654"   --->   Operation 4260 'add' 'add_ln813_3656' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4261 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3657 = add i16 %add_ln813_3656, i16 %add_ln813_3653"   --->   Operation 4261 'add' 'add_ln813_3657' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4262 [1/1] (0.77ns)   --->   "%add_ln813_3660 = add i16 %sext_ln818_515, i16 %sext_ln818_522"   --->   Operation 4262 'add' 'add_ln813_3660' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4263 [1/1] (0.77ns)   --->   "%add_ln813_3661 = add i16 %sext_ln818_504, i16 %sext_ln818_547"   --->   Operation 4263 'add' 'add_ln813_3661' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3662 = add i16 %add_ln813_3661, i16 %add_ln813_3660"   --->   Operation 4264 'add' 'add_ln813_3662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3663 = add i16 %sext_ln818_514, i16 %sext_ln818_564"   --->   Operation 4265 'add' 'add_ln813_3663' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4266 [1/1] (0.77ns)   --->   "%add_ln813_3664 = add i16 %sext_ln818_580, i16 %sext_ln818_533"   --->   Operation 4266 'add' 'add_ln813_3664' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3665 = add i16 %add_ln813_3664, i16 %add_ln813_3663"   --->   Operation 4267 'add' 'add_ln813_3665' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4268 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3666 = add i16 %add_ln813_3665, i16 %add_ln813_3662"   --->   Operation 4268 'add' 'add_ln813_3666' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4269 [1/1] (0.77ns)   --->   "%add_ln813_3667 = add i16 %sext_ln818_629, i16 %sext_ln818_640"   --->   Operation 4269 'add' 'add_ln813_3667' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4270 [1/1] (0.77ns)   --->   "%add_ln813_3668 = add i16 %sext_ln818_679, i16 %sext_ln818_710"   --->   Operation 4270 'add' 'add_ln813_3668' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3669 = add i16 %add_ln813_3668, i16 %add_ln813_3667"   --->   Operation 4271 'add' 'add_ln813_3669' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3670 = add i16 %sext_ln818_731, i16 %sext_ln818_746"   --->   Operation 4272 'add' 'add_ln813_3670' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4273 [1/1] (0.77ns)   --->   "%add_ln813_3671 = add i16 %sext_ln818_748, i16 %sext_ln818_413"   --->   Operation 4273 'add' 'add_ln813_3671' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4274 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3672 = add i16 %add_ln813_3671, i16 %add_ln813_3670"   --->   Operation 4274 'add' 'add_ln813_3672' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4275 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3673 = add i16 %add_ln813_3672, i16 %add_ln813_3669"   --->   Operation 4275 'add' 'add_ln813_3673' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4276 [1/1] (0.76ns)   --->   "%add_ln813_3675 = add i15 %sext_ln17_1288, i15 %sext_ln17_1370"   --->   Operation 4276 'add' 'add_ln813_3675' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4277 [1/1] (0.00ns)   --->   "%sext_ln813_1820 = sext i15 %add_ln813_3675"   --->   Operation 4277 'sext' 'sext_ln813_1820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4278 [1/1] (0.76ns)   --->   "%add_ln813_3676 = add i15 %sext_ln17_1529, i15 %sext_ln17_1562"   --->   Operation 4278 'add' 'add_ln813_3676' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln813_1821 = sext i15 %add_ln813_3676"   --->   Operation 4279 'sext' 'sext_ln813_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4280 [1/1] (0.77ns)   --->   "%add_ln813_3677 = add i16 %sext_ln813_1821, i16 %sext_ln813_1820"   --->   Operation 4280 'add' 'add_ln813_3677' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4281 [1/1] (0.76ns)   --->   "%add_ln813_3678 = add i15 %sext_ln17_1567, i15 %sext_ln17_1629"   --->   Operation 4281 'add' 'add_ln813_3678' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4282 [1/1] (0.00ns)   --->   "%sext_ln813_1822 = sext i15 %add_ln813_3678"   --->   Operation 4282 'sext' 'sext_ln813_1822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4283 [1/1] (0.76ns)   --->   "%add_ln813_3679 = add i15 %sext_ln17_1642, i15 %sext_ln17_1357"   --->   Operation 4283 'add' 'add_ln813_3679' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4284 [1/1] (0.00ns)   --->   "%sext_ln813_1823 = sext i15 %add_ln813_3679"   --->   Operation 4284 'sext' 'sext_ln813_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4285 [1/1] (0.77ns)   --->   "%add_ln813_3680 = add i16 %sext_ln813_1823, i16 %sext_ln813_1822"   --->   Operation 4285 'add' 'add_ln813_3680' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4286 [1/1] (0.75ns)   --->   "%add_ln813_3682 = add i14 %sext_ln17_1365, i14 %sext_ln17_1572"   --->   Operation 4286 'add' 'add_ln813_3682' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4287 [1/1] (0.00ns)   --->   "%sext_ln813_1824 = sext i14 %add_ln813_3682"   --->   Operation 4287 'sext' 'sext_ln813_1824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4288 [1/1] (0.74ns)   --->   "%add_ln813_3683 = add i13 %sext_ln17_1346, i13 %sext_ln17_1473"   --->   Operation 4288 'add' 'add_ln813_3683' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4289 [1/1] (0.00ns)   --->   "%sext_ln813_1825 = sext i13 %add_ln813_3683"   --->   Operation 4289 'sext' 'sext_ln813_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4290 [1/1] (0.76ns)   --->   "%add_ln813_3684 = add i15 %sext_ln813_1825, i15 %sext_ln813_1824"   --->   Operation 4290 'add' 'add_ln813_3684' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4291 [1/1] (0.00ns)   --->   "%sext_ln813_1826 = sext i15 %add_ln813_3684"   --->   Operation 4291 'sext' 'sext_ln813_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4292 [1/1] (0.74ns)   --->   "%add_ln813_3685 = add i13 %sext_ln17_1680, i13 %sext_ln17_1298"   --->   Operation 4292 'add' 'add_ln813_3685' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4293 [1/1] (0.00ns)   --->   "%sext_ln813_1827 = sext i13 %add_ln813_3685"   --->   Operation 4293 'sext' 'sext_ln813_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4294 [1/1] (0.73ns)   --->   "%add_ln813_3686 = add i12 %sext_ln17_1454, i12 608"   --->   Operation 4294 'add' 'add_ln813_3686' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln813_1828 = sext i12 %add_ln813_3686"   --->   Operation 4295 'sext' 'sext_ln813_1828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4296 [1/1] (0.75ns)   --->   "%add_ln813_3687 = add i14 %sext_ln813_1828, i14 %sext_ln813_1827"   --->   Operation 4296 'add' 'add_ln813_3687' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4297 [1/1] (0.00ns)   --->   "%sext_ln813_1829 = sext i14 %add_ln813_3687"   --->   Operation 4297 'sext' 'sext_ln813_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4298 [1/1] (0.77ns)   --->   "%add_ln813_3688 = add i16 %sext_ln813_1829, i16 %sext_ln813_1826"   --->   Operation 4298 'add' 'add_ln813_3688' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3692 = add i16 %mult_V_1515, i16 %mult_V_1581"   --->   Operation 4299 'add' 'add_ln813_3692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3693 = add i16 %mult_V_1723, i16 %mult_V_1761"   --->   Operation 4300 'add' 'add_ln813_3693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4301 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3694 = add i16 %add_ln813_3693, i16 %mult_V_1673"   --->   Operation 4301 'add' 'add_ln813_3694' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4302 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3695 = add i16 %add_ln813_3694, i16 %add_ln813_3692"   --->   Operation 4302 'add' 'add_ln813_3695' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3696 = add i16 %mult_V_1815, i16 %mult_V_1863"   --->   Operation 4303 'add' 'add_ln813_3696' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3697 = add i16 %mult_V_1984, i16 %mult_V_1999"   --->   Operation 4304 'add' 'add_ln813_3697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4305 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3698 = add i16 %add_ln813_3697, i16 %mult_V_1891"   --->   Operation 4305 'add' 'add_ln813_3698' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4306 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3699 = add i16 %add_ln813_3698, i16 %add_ln813_3696"   --->   Operation 4306 'add' 'add_ln813_3699' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4307 [1/1] (0.78ns)   --->   "%add_ln813_3701 = add i16 %mult_V_2008, i16 %mult_V_2072"   --->   Operation 4307 'add' 'add_ln813_3701' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3702 = add i16 %mult_V_2111, i16 %mult_V_2125"   --->   Operation 4308 'add' 'add_ln813_3702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4309 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3703 = add i16 %add_ln813_3702, i16 %mult_V_2088"   --->   Operation 4309 'add' 'add_ln813_3703' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4310 [1/1] (0.78ns)   --->   "%add_ln813_3705 = add i16 %mult_V_2283, i16 %mult_V_2302"   --->   Operation 4310 'add' 'add_ln813_3705' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3706 = add i16 %add_ln813_3705, i16 %mult_V_2158"   --->   Operation 4311 'add' 'add_ln813_3706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3707 = add i16 %mult_V_2328, i16 %mult_V_2337"   --->   Operation 4312 'add' 'add_ln813_3707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4313 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3708 = add i16 %add_ln813_3707, i16 %mult_V_2309"   --->   Operation 4313 'add' 'add_ln813_3708' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4314 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3709 = add i16 %add_ln813_3708, i16 %add_ln813_3706"   --->   Operation 4314 'add' 'add_ln813_3709' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3712 = add i16 %mult_V_2344, i16 %mult_V_2359"   --->   Operation 4315 'add' 'add_ln813_3712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3713 = add i16 %mult_V_2387, i16 %mult_V_2396"   --->   Operation 4316 'add' 'add_ln813_3713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4317 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3714 = add i16 %add_ln813_3713, i16 %mult_V_2373"   --->   Operation 4317 'add' 'add_ln813_3714' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4318 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3715 = add i16 %add_ln813_3714, i16 %add_ln813_3712"   --->   Operation 4318 'add' 'add_ln813_3715' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3716 = add i16 %mult_V_2420, i16 %mult_V_2456"   --->   Operation 4319 'add' 'add_ln813_3716' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3717 = add i16 %sext_ln818_473, i16 %sext_ln818_494"   --->   Operation 4320 'add' 'add_ln813_3717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4321 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3718 = add i16 %add_ln813_3717, i16 %sext_ln818_410"   --->   Operation 4321 'add' 'add_ln813_3718' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4322 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3719 = add i16 %add_ln813_3718, i16 %add_ln813_3716"   --->   Operation 4322 'add' 'add_ln813_3719' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4323 [1/1] (0.77ns)   --->   "%add_ln813_3721 = add i16 %sext_ln818_498, i16 %sext_ln818_548"   --->   Operation 4323 'add' 'add_ln813_3721' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3722 = add i16 %sext_ln818_581, i16 %sext_ln818_589"   --->   Operation 4324 'add' 'add_ln813_3722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4325 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3723 = add i16 %add_ln813_3722, i16 %sext_ln818_551"   --->   Operation 4325 'add' 'add_ln813_3723' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3724 = add i16 %add_ln813_3723, i16 %add_ln813_3721"   --->   Operation 4326 'add' 'add_ln813_3724' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4327 [1/1] (0.77ns)   --->   "%add_ln813_3725 = add i16 %sext_ln818_612, i16 %sext_ln818_616"   --->   Operation 4327 'add' 'add_ln813_3725' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3726 = add i16 %add_ln813_3725, i16 %sext_ln818_596"   --->   Operation 4328 'add' 'add_ln813_3726' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3727 = add i16 %sext_ln818_681, i16 %sext_ln818_686"   --->   Operation 4329 'add' 'add_ln813_3727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4330 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3728 = add i16 %add_ln813_3727, i16 %sext_ln818_668"   --->   Operation 4330 'add' 'add_ln813_3728' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4331 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3729 = add i16 %add_ln813_3728, i16 %add_ln813_3726"   --->   Operation 4331 'add' 'add_ln813_3729' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4332 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3730 = add i16 %add_ln813_3729, i16 %add_ln813_3724"   --->   Operation 4332 'add' 'add_ln813_3730' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4333 [1/1] (0.77ns)   --->   "%add_ln813_3733 = add i16 %sext_ln818_691, i16 %sext_ln818_695"   --->   Operation 4333 'add' 'add_ln813_3733' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3734 = add i16 %sext_ln818_711, i16 %sext_ln818_718"   --->   Operation 4334 'add' 'add_ln813_3734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4335 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3735 = add i16 %add_ln813_3734, i16 %sext_ln818_704"   --->   Operation 4335 'add' 'add_ln813_3735' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3737 = add i16 %sext_ln818_724, i16 %sext_ln818_414"   --->   Operation 4336 'add' 'add_ln813_3737' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4337 [1/1] (0.76ns)   --->   "%add_ln813_3738 = add i15 %sext_ln17_1304, i15 %sext_ln17_1325"   --->   Operation 4337 'add' 'add_ln813_3738' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4338 [1/1] (0.00ns)   --->   "%sext_ln813_1830 = sext i15 %add_ln813_3738"   --->   Operation 4338 'sext' 'sext_ln813_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4339 [1/1] (0.77ns)   --->   "%add_ln813_3739 = add i16 %sext_ln813_1830, i16 %sext_ln818_419"   --->   Operation 4339 'add' 'add_ln813_3739' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4340 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3740 = add i16 %add_ln813_3739, i16 %add_ln813_3737"   --->   Operation 4340 'add' 'add_ln813_3740' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4341 [1/1] (0.76ns)   --->   "%add_ln813_3742 = add i15 %sext_ln17_1334, i15 %sext_ln17_1358"   --->   Operation 4341 'add' 'add_ln813_3742' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4342 [1/1] (0.76ns)   --->   "%add_ln813_3743 = add i15 %sext_ln17_1400, i15 %sext_ln17_1414"   --->   Operation 4342 'add' 'add_ln813_3743' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4343 [1/1] (0.00ns)   --->   "%sext_ln813_1832 = sext i15 %add_ln813_3743"   --->   Operation 4343 'sext' 'sext_ln813_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4344 [1/1] (0.77ns)   --->   "%add_ln813_3744 = add i16 %sext_ln813_1832, i16 %sext_ln818_490"   --->   Operation 4344 'add' 'add_ln813_3744' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4345 [1/1] (0.76ns)   --->   "%add_ln813_3746 = add i15 %sext_ln17_1431, i15 %sext_ln17_1503"   --->   Operation 4345 'add' 'add_ln813_3746' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4346 [1/1] (0.76ns)   --->   "%add_ln813_3748 = add i15 %sext_ln17_1534, i15 %sext_ln17_1578"   --->   Operation 4346 'add' 'add_ln813_3748' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln813_1834 = sext i15 %add_ln813_3748"   --->   Operation 4347 'sext' 'sext_ln813_1834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4348 [1/1] (0.77ns)   --->   "%add_ln813_3749 = add i16 %sext_ln813_1834, i16 %sext_ln818_552"   --->   Operation 4348 'add' 'add_ln813_3749' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4349 [1/1] (0.76ns)   --->   "%add_ln813_3753 = add i15 %sext_ln17_1604, i15 %sext_ln17_1619"   --->   Operation 4349 'add' 'add_ln813_3753' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln813_1835 = sext i15 %add_ln813_3753"   --->   Operation 4350 'sext' 'sext_ln813_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4351 [1/1] (0.75ns)   --->   "%add_ln813_3754 = add i14 %sext_ln17_1405, i14 %sext_ln17_1455"   --->   Operation 4351 'add' 'add_ln813_3754' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4352 [1/1] (0.00ns)   --->   "%sext_ln813_1836 = sext i14 %add_ln813_3754"   --->   Operation 4352 'sext' 'sext_ln813_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4353 [1/1] (0.76ns)   --->   "%add_ln813_3755 = add i15 %sext_ln813_1836, i15 %sext_ln17_1397"   --->   Operation 4353 'add' 'add_ln813_3755' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4354 [1/1] (0.00ns)   --->   "%sext_ln813_1837 = sext i15 %add_ln813_3755"   --->   Operation 4354 'sext' 'sext_ln813_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4355 [1/1] (0.77ns)   --->   "%add_ln813_3756 = add i16 %sext_ln813_1837, i16 %sext_ln813_1835"   --->   Operation 4355 'add' 'add_ln813_3756' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4356 [1/1] (0.75ns)   --->   "%add_ln813_3757 = add i14 %sext_ln17_1505, i14 %sext_ln17_1541"   --->   Operation 4356 'add' 'add_ln813_3757' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4357 [1/1] (0.00ns)   --->   "%sext_ln813_1838 = sext i14 %add_ln813_3757"   --->   Operation 4357 'sext' 'sext_ln813_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4358 [1/1] (0.74ns)   --->   "%add_ln813_3758 = add i13 %sext_ln17_1314, i13 %sext_ln17_1320"   --->   Operation 4358 'add' 'add_ln813_3758' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4359 [1/1] (0.00ns)   --->   "%sext_ln813_1839 = sext i13 %add_ln813_3758"   --->   Operation 4359 'sext' 'sext_ln813_1839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4360 [1/1] (0.75ns)   --->   "%add_ln813_3759 = add i14 %sext_ln813_1839, i14 %sext_ln17_1549"   --->   Operation 4360 'add' 'add_ln813_3759' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4361 [1/1] (0.00ns)   --->   "%sext_ln813_1840 = sext i14 %add_ln813_3759"   --->   Operation 4361 'sext' 'sext_ln813_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4362 [1/1] (0.76ns)   --->   "%add_ln813_3760 = add i15 %sext_ln813_1840, i15 %sext_ln813_1838"   --->   Operation 4362 'add' 'add_ln813_3760' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4363 [1/1] (0.74ns)   --->   "%add_ln813_3762 = add i13 %sext_ln17_1338, i13 %sext_ln17_1350"   --->   Operation 4363 'add' 'add_ln813_3762' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4364 [1/1] (0.00ns)   --->   "%sext_ln813_1842 = sext i13 %add_ln813_3762"   --->   Operation 4364 'sext' 'sext_ln813_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4365 [1/1] (0.74ns)   --->   "%add_ln813_3763 = add i13 %sext_ln17_1459, i13 %sext_ln17_1535"   --->   Operation 4365 'add' 'add_ln813_3763' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4366 [1/1] (0.00ns)   --->   "%sext_ln813_1843 = sext i13 %add_ln813_3763"   --->   Operation 4366 'sext' 'sext_ln813_1843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4367 [1/1] (0.75ns)   --->   "%add_ln813_3764 = add i14 %sext_ln813_1843, i14 %sext_ln17_1448"   --->   Operation 4367 'add' 'add_ln813_3764' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4368 [1/1] (0.00ns)   --->   "%sext_ln813_1844 = sext i14 %add_ln813_3764"   --->   Operation 4368 'sext' 'sext_ln813_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4369 [1/1] (0.76ns)   --->   "%add_ln813_3765 = add i15 %sext_ln813_1844, i15 %sext_ln813_1842"   --->   Operation 4369 'add' 'add_ln813_3765' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4370 [1/1] (0.74ns)   --->   "%add_ln813_3766 = add i13 %sext_ln17_1569, i13 %sext_ln17_1394"   --->   Operation 4370 'add' 'add_ln813_3766' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4371 [1/1] (0.00ns)   --->   "%sext_ln813_1846 = sext i13 %add_ln813_3766"   --->   Operation 4371 'sext' 'sext_ln813_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3767 = add i14 %sext_ln813_1846, i14 %sext_ln17_1564"   --->   Operation 4372 'add' 'add_ln813_3767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4373 [1/1] (0.73ns)   --->   "%add_ln813_3768 = add i12 %sext_ln17_1592, i12 3680"   --->   Operation 4373 'add' 'add_ln813_3768' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4374 [1/1] (0.00ns)   --->   "%sext_ln813_1847 = sext i12 %add_ln813_3768"   --->   Operation 4374 'sext' 'sext_ln813_1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4375 [1/1] (0.74ns)   --->   "%add_ln813_3769 = add i13 %sext_ln813_1847, i13 %sext_ln17_1513"   --->   Operation 4375 'add' 'add_ln813_3769' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4376 [1/1] (0.00ns)   --->   "%sext_ln813_1848 = sext i13 %add_ln813_3769"   --->   Operation 4376 'sext' 'sext_ln813_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4377 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3770 = add i14 %sext_ln813_1848, i14 %add_ln813_3767"   --->   Operation 4377 'add' 'add_ln813_3770' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3775 = add i16 %mult_V_1569, i16 %mult_V_1635"   --->   Operation 4378 'add' 'add_ln813_3775' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4379 [1/1] (0.78ns)   --->   "%add_ln813_3776 = add i16 %mult_V_1655, i16 %mult_V_1852"   --->   Operation 4379 'add' 'add_ln813_3776' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4380 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3777 = add i16 %add_ln813_3776, i16 %add_ln813_3775"   --->   Operation 4380 'add' 'add_ln813_3777' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3778 = add i16 %mult_V_1894, i16 %mult_V_1995"   --->   Operation 4381 'add' 'add_ln813_3778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4382 [1/1] (0.78ns)   --->   "%add_ln813_3779 = add i16 %mult_V_2020, i16 %mult_V_2027"   --->   Operation 4382 'add' 'add_ln813_3779' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4383 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3780 = add i16 %add_ln813_3779, i16 %add_ln813_3778"   --->   Operation 4383 'add' 'add_ln813_3780' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4384 [1/1] (0.78ns)   --->   "%add_ln813_3782 = add i16 %mult_V_2105, i16 %mult_V_2145"   --->   Operation 4384 'add' 'add_ln813_3782' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4385 [1/1] (0.78ns)   --->   "%add_ln813_3783 = add i16 %mult_V_2216, i16 %mult_V_2232"   --->   Operation 4385 'add' 'add_ln813_3783' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3784 = add i16 %add_ln813_3783, i16 %add_ln813_3782"   --->   Operation 4386 'add' 'add_ln813_3784' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3785 = add i16 %mult_V_2400, i16 %sext_ln818_420"   --->   Operation 4387 'add' 'add_ln813_3785' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4388 [1/1] (0.77ns)   --->   "%add_ln813_3786 = add i16 %sext_ln818_411, i16 %sext_ln818_426"   --->   Operation 4388 'add' 'add_ln813_3786' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4389 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3787 = add i16 %add_ln813_3786, i16 %add_ln813_3785"   --->   Operation 4389 'add' 'add_ln813_3787' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4390 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3788 = add i16 %add_ln813_3787, i16 %add_ln813_3784"   --->   Operation 4390 'add' 'add_ln813_3788' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3790 = add i16 %sext_ln818_450, i16 %sext_ln818_455"   --->   Operation 4391 'add' 'add_ln813_3790' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4392 [1/1] (0.77ns)   --->   "%add_ln813_3791 = add i16 %sext_ln818_470, i16 %sext_ln818_476"   --->   Operation 4392 'add' 'add_ln813_3791' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4393 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3792 = add i16 %add_ln813_3791, i16 %add_ln813_3790"   --->   Operation 4393 'add' 'add_ln813_3792' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3793 = add i16 %sext_ln818_579, i16 %sext_ln818_614"   --->   Operation 4394 'add' 'add_ln813_3793' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4395 [1/1] (0.77ns)   --->   "%add_ln813_3794 = add i16 %sext_ln818_641, i16 %sext_ln818_644"   --->   Operation 4395 'add' 'add_ln813_3794' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4396 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3795 = add i16 %add_ln813_3794, i16 %add_ln813_3793"   --->   Operation 4396 'add' 'add_ln813_3795' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4397 [1/1] (0.77ns)   --->   "%add_ln813_3797 = add i16 %sext_ln818_649, i16 %sext_ln818_667"   --->   Operation 4397 'add' 'add_ln813_3797' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4398 [1/1] (0.77ns)   --->   "%add_ln813_3798 = add i16 %sext_ln818_675, i16 %sext_ln818_685"   --->   Operation 4398 'add' 'add_ln813_3798' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3799 = add i16 %add_ln813_3798, i16 %add_ln813_3797"   --->   Operation 4399 'add' 'add_ln813_3799' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3800 = add i16 %sext_ln818_687, i16 %sext_ln818_692"   --->   Operation 4400 'add' 'add_ln813_3800' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4401 [1/1] (0.77ns)   --->   "%add_ln813_3801 = add i16 %sext_ln818_720, i16 %sext_ln818_725"   --->   Operation 4401 'add' 'add_ln813_3801' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4402 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3802 = add i16 %add_ln813_3801, i16 %add_ln813_3800"   --->   Operation 4402 'add' 'add_ln813_3802' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4403 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3803 = add i16 %add_ln813_3802, i16 %add_ln813_3799"   --->   Operation 4403 'add' 'add_ln813_3803' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4404 [1/1] (0.77ns)   --->   "%add_ln813_3806 = add i16 %sext_ln818_728, i16 %sext_ln818_750"   --->   Operation 4404 'add' 'add_ln813_3806' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4405 [1/1] (0.77ns)   --->   "%add_ln813_3807 = add i16 %sext_ln818_756, i16 %sext_ln818_437"   --->   Operation 4405 'add' 'add_ln813_3807' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3808 = add i16 %add_ln813_3807, i16 %add_ln813_3806"   --->   Operation 4406 'add' 'add_ln813_3808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4407 [1/1] (0.76ns)   --->   "%add_ln813_3809 = add i15 %sext_ln17_1312, i15 %sext_ln17_1353"   --->   Operation 4407 'add' 'add_ln813_3809' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4408 [1/1] (0.00ns)   --->   "%sext_ln813_1850 = sext i15 %add_ln813_3809"   --->   Operation 4408 'sext' 'sext_ln813_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4409 [1/1] (0.76ns)   --->   "%add_ln813_3810 = add i15 %sext_ln17_1377, i15 %sext_ln17_1406"   --->   Operation 4409 'add' 'add_ln813_3810' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4410 [1/1] (0.00ns)   --->   "%sext_ln813_1851 = sext i15 %add_ln813_3810"   --->   Operation 4410 'sext' 'sext_ln813_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4411 [1/1] (0.77ns)   --->   "%add_ln813_3811 = add i16 %sext_ln813_1851, i16 %sext_ln813_1850"   --->   Operation 4411 'add' 'add_ln813_3811' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4412 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3812 = add i16 %add_ln813_3811, i16 %add_ln813_3808"   --->   Operation 4412 'add' 'add_ln813_3812' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4413 [1/1] (0.76ns)   --->   "%add_ln813_3813 = add i15 %sext_ln17_1475, i15 %sext_ln17_1479"   --->   Operation 4413 'add' 'add_ln813_3813' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4414 [1/1] (0.76ns)   --->   "%add_ln813_3814 = add i15 %sext_ln17_1499, i15 %sext_ln17_1543"   --->   Operation 4414 'add' 'add_ln813_3814' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4415 [1/1] (0.76ns)   --->   "%add_ln813_3816 = add i15 %sext_ln17_1548, i15 %sext_ln17_1603"   --->   Operation 4415 'add' 'add_ln813_3816' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4416 [1/1] (0.00ns)   --->   "%sext_ln813_1854 = sext i15 %add_ln813_3816"   --->   Operation 4416 'sext' 'sext_ln813_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4417 [1/1] (0.76ns)   --->   "%add_ln813_3817 = add i15 %sext_ln17_1621, i15 %sext_ln17_1652"   --->   Operation 4417 'add' 'add_ln813_3817' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4418 [1/1] (0.00ns)   --->   "%sext_ln813_1855 = sext i15 %add_ln813_3817"   --->   Operation 4418 'sext' 'sext_ln813_1855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4419 [1/1] (0.77ns)   --->   "%add_ln813_3818 = add i16 %sext_ln813_1855, i16 %sext_ln813_1854"   --->   Operation 4419 'add' 'add_ln813_3818' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4420 [1/1] (0.76ns)   --->   "%add_ln813_3821 = add i15 %sext_ln17_1661, i15 %sext_ln17_1668"   --->   Operation 4420 'add' 'add_ln813_3821' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4421 [1/1] (0.00ns)   --->   "%sext_ln813_1856 = sext i15 %add_ln813_3821"   --->   Operation 4421 'sext' 'sext_ln813_1856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4422 [1/1] (0.75ns)   --->   "%add_ln813_3822 = add i14 %sext_ln17_1295, i14 %sext_ln17_1356"   --->   Operation 4422 'add' 'add_ln813_3822' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4423 [1/1] (0.00ns)   --->   "%sext_ln813_1857 = sext i14 %add_ln813_3822"   --->   Operation 4423 'sext' 'sext_ln813_1857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4424 [1/1] (0.77ns)   --->   "%add_ln813_3823 = add i16 %sext_ln813_1857, i16 %sext_ln813_1856"   --->   Operation 4424 'add' 'add_ln813_3823' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4425 [1/1] (0.75ns)   --->   "%add_ln813_3824 = add i14 %sext_ln17_1468, i14 %sext_ln17_1364"   --->   Operation 4425 'add' 'add_ln813_3824' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4426 [1/1] (0.00ns)   --->   "%sext_ln813_1858 = sext i14 %add_ln813_3824"   --->   Operation 4426 'sext' 'sext_ln813_1858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4427 [1/1] (0.74ns)   --->   "%add_ln813_3825 = add i13 %sext_ln17_1381, i13 %sext_ln17_1438"   --->   Operation 4427 'add' 'add_ln813_3825' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4428 [1/1] (0.00ns)   --->   "%sext_ln813_1859 = sext i13 %add_ln813_3825"   --->   Operation 4428 'sext' 'sext_ln813_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4429 [1/1] (0.76ns)   --->   "%add_ln813_3826 = add i15 %sext_ln813_1859, i15 %sext_ln813_1858"   --->   Operation 4429 'add' 'add_ln813_3826' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4430 [1/1] (0.74ns)   --->   "%add_ln813_3828 = add i13 %sext_ln17_1452, i13 %sext_ln17_1471"   --->   Operation 4430 'add' 'add_ln813_3828' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4431 [1/1] (0.00ns)   --->   "%sext_ln813_1861 = sext i13 %add_ln813_3828"   --->   Operation 4431 'sext' 'sext_ln813_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4432 [1/1] (0.74ns)   --->   "%add_ln813_3829 = add i13 %sext_ln17_1600, i13 %sext_ln17_1641"   --->   Operation 4432 'add' 'add_ln813_3829' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4433 [1/1] (0.00ns)   --->   "%sext_ln813_1862 = sext i13 %add_ln813_3829"   --->   Operation 4433 'sext' 'sext_ln813_1862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4434 [1/1] (0.75ns)   --->   "%add_ln813_3830 = add i14 %sext_ln813_1862, i14 %sext_ln813_1861"   --->   Operation 4434 'add' 'add_ln813_3830' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4435 [1/1] (0.00ns)   --->   "%sext_ln813_1863 = sext i14 %add_ln813_3830"   --->   Operation 4435 'sext' 'sext_ln813_1863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4436 [1/1] (0.74ns)   --->   "%add_ln813_3831 = add i13 %sext_ln17_1644, i13 %sext_ln17_1656"   --->   Operation 4436 'add' 'add_ln813_3831' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4437 [1/1] (0.00ns)   --->   "%sext_ln813_1864 = sext i13 %add_ln813_3831"   --->   Operation 4437 'sext' 'sext_ln813_1864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4438 [1/1] (0.73ns)   --->   "%add_ln813_3832 = add i12 %sext_ln17_1336, i12 %sext_ln17_1487"   --->   Operation 4438 'add' 'add_ln813_3832' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4439 [1/1] (0.00ns)   --->   "%sext_ln813_1865 = sext i12 %add_ln813_3832"   --->   Operation 4439 'sext' 'sext_ln813_1865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4440 [1/1] (0.74ns)   --->   "%add_ln813_3833 = add i13 %sext_ln813_1865, i13 %sext_ln17_1322"   --->   Operation 4440 'add' 'add_ln813_3833' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4441 [1/1] (0.00ns)   --->   "%sext_ln813_1866 = sext i13 %add_ln813_3833"   --->   Operation 4441 'sext' 'sext_ln813_1866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4442 [1/1] (0.75ns)   --->   "%add_ln813_3834 = add i14 %sext_ln813_1866, i14 %sext_ln813_1864"   --->   Operation 4442 'add' 'add_ln813_3834' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4443 [1/1] (0.00ns)   --->   "%sext_ln813_1867 = sext i14 %add_ln813_3834"   --->   Operation 4443 'sext' 'sext_ln813_1867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4444 [1/1] (0.76ns)   --->   "%add_ln813_3835 = add i15 %sext_ln813_1867, i15 %sext_ln813_1863"   --->   Operation 4444 'add' 'add_ln813_3835' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3839 = add i16 %mult_V_1526, i16 %mult_V_1571"   --->   Operation 4445 'add' 'add_ln813_3839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4446 [1/1] (0.78ns)   --->   "%add_ln813_3840 = add i16 %mult_V_1581, i16 %mult_V_1632"   --->   Operation 4446 'add' 'add_ln813_3840' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4447 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3841 = add i16 %add_ln813_3840, i16 %add_ln813_3839"   --->   Operation 4447 'add' 'add_ln813_3841' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3842 = add i16 %mult_V_1658, i16 %mult_V_1675"   --->   Operation 4448 'add' 'add_ln813_3842' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3843 = add i16 %mult_V_1700, i16 %mult_V_1889"   --->   Operation 4449 'add' 'add_ln813_3843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4450 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3844 = add i16 %add_ln813_3843, i16 %mult_V_1683"   --->   Operation 4450 'add' 'add_ln813_3844' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4451 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3845 = add i16 %add_ln813_3844, i16 %add_ln813_3842"   --->   Operation 4451 'add' 'add_ln813_3845' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4452 [1/1] (0.78ns)   --->   "%add_ln813_3847 = add i16 %mult_V_2123, i16 %mult_V_2138"   --->   Operation 4452 'add' 'add_ln813_3847' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3848 = add i16 %mult_V_2300, i16 %mult_V_2307"   --->   Operation 4453 'add' 'add_ln813_3848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4454 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3849 = add i16 %add_ln813_3848, i16 %mult_V_2234"   --->   Operation 4454 'add' 'add_ln813_3849' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3850 = add i16 %add_ln813_3849, i16 %add_ln813_3847"   --->   Operation 4455 'add' 'add_ln813_3850' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3851 = add i16 %mult_V_2407, i16 %mult_V_2461"   --->   Operation 4456 'add' 'add_ln813_3851' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3852 = add i16 %sext_ln818_479, i16 %sext_ln818_517"   --->   Operation 4457 'add' 'add_ln813_3852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4458 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3853 = add i16 %add_ln813_3852, i16 %sext_ln818_454"   --->   Operation 4458 'add' 'add_ln813_3853' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4459 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3854 = add i16 %add_ln813_3853, i16 %add_ln813_3851"   --->   Operation 4459 'add' 'add_ln813_3854' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4460 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3855 = add i16 %add_ln813_3854, i16 %add_ln813_3850"   --->   Operation 4460 'add' 'add_ln813_3855' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3857 = add i16 %sext_ln818_528, i16 %sext_ln818_543"   --->   Operation 4461 'add' 'add_ln813_3857' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4462 [1/1] (0.77ns)   --->   "%add_ln813_3858 = add i16 %sext_ln818_558, i16 %sext_ln818_568"   --->   Operation 4462 'add' 'add_ln813_3858' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4463 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3859 = add i16 %add_ln813_3858, i16 %add_ln813_3857"   --->   Operation 4463 'add' 'add_ln813_3859' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3860 = add i16 %sext_ln818_577, i16 %sext_ln818_601"   --->   Operation 4464 'add' 'add_ln813_3860' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3861 = add i16 %sext_ln818_606, i16 %sext_ln818_630"   --->   Operation 4465 'add' 'add_ln813_3861' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4466 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3862 = add i16 %add_ln813_3861, i16 %sext_ln818_604"   --->   Operation 4466 'add' 'add_ln813_3862' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4467 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3863 = add i16 %add_ln813_3862, i16 %add_ln813_3860"   --->   Operation 4467 'add' 'add_ln813_3863' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4468 [1/1] (0.77ns)   --->   "%add_ln813_3865 = add i16 %sext_ln818_636, i16 %sext_ln818_648"   --->   Operation 4468 'add' 'add_ln813_3865' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3866 = add i16 %sext_ln818_680, i16 %sext_ln818_684"   --->   Operation 4469 'add' 'add_ln813_3866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4470 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3867 = add i16 %add_ln813_3866, i16 %sext_ln818_668"   --->   Operation 4470 'add' 'add_ln813_3867' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4471 [1/1] (0.76ns)   --->   "%add_ln813_3870 = add i15 %sext_ln17_1299, i15 %sext_ln17_1305"   --->   Operation 4471 'add' 'add_ln813_3870' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln813_1869 = sext i15 %add_ln813_3870"   --->   Operation 4472 'sext' 'sext_ln813_1869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4473 [1/1] (0.77ns)   --->   "%add_ln813_3871 = add i16 %sext_ln813_1869, i16 %sext_ln818_429"   --->   Operation 4473 'add' 'add_ln813_3871' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4474 [1/1] (0.76ns)   --->   "%add_ln813_3876 = add i15 %sext_ln17_1310, i15 %sext_ln17_1329"   --->   Operation 4474 'add' 'add_ln813_3876' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4475 [1/1] (0.00ns)   --->   "%sext_ln813_1870 = sext i15 %add_ln813_3876"   --->   Operation 4475 'sext' 'sext_ln813_1870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4476 [1/1] (0.76ns)   --->   "%add_ln813_3877 = add i15 %sext_ln17_1337, i15 %sext_ln17_1379"   --->   Operation 4476 'add' 'add_ln813_3877' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4477 [1/1] (0.00ns)   --->   "%sext_ln813_1871 = sext i15 %add_ln813_3877"   --->   Operation 4477 'sext' 'sext_ln813_1871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3878 = add i16 %sext_ln813_1871, i16 %sext_ln813_1870"   --->   Operation 4478 'add' 'add_ln813_3878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4479 [1/1] (0.76ns)   --->   "%add_ln813_3879 = add i15 %sext_ln17_1403, i15 %sext_ln17_1439"   --->   Operation 4479 'add' 'add_ln813_3879' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4480 [1/1] (0.00ns)   --->   "%sext_ln813_1872 = sext i15 %add_ln813_3879"   --->   Operation 4480 'sext' 'sext_ln813_1872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4481 [1/1] (0.76ns)   --->   "%add_ln813_3880 = add i15 %sext_ln17_1489, i15 %sext_ln17_1521"   --->   Operation 4481 'add' 'add_ln813_3880' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4482 [1/1] (0.00ns)   --->   "%sext_ln813_1873 = sext i15 %add_ln813_3880"   --->   Operation 4482 'sext' 'sext_ln813_1873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3881 = add i16 %sext_ln813_1873, i16 %sext_ln818_587"   --->   Operation 4483 'add' 'add_ln813_3881' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4484 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3882 = add i16 %add_ln813_3881, i16 %sext_ln813_1872"   --->   Operation 4484 'add' 'add_ln813_3882' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4485 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3883 = add i16 %add_ln813_3882, i16 %add_ln813_3878"   --->   Operation 4485 'add' 'add_ln813_3883' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4486 [1/1] (0.76ns)   --->   "%add_ln813_3884 = add i15 %sext_ln17_1526, i15 %sext_ln17_1530"   --->   Operation 4486 'add' 'add_ln813_3884' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln813_1874 = sext i15 %add_ln813_3884"   --->   Operation 4487 'sext' 'sext_ln813_1874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4488 [1/1] (0.76ns)   --->   "%add_ln813_3885 = add i15 %sext_ln17_1575, i15 %sext_ln17_1585"   --->   Operation 4488 'add' 'add_ln813_3885' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4489 [1/1] (0.00ns)   --->   "%sext_ln813_1875 = sext i15 %add_ln813_3885"   --->   Operation 4489 'sext' 'sext_ln813_1875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4490 [1/1] (0.77ns)   --->   "%add_ln813_3886 = add i16 %sext_ln813_1875, i16 %sext_ln818_656"   --->   Operation 4490 'add' 'add_ln813_3886' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3887 = add i16 %add_ln813_3886, i16 %sext_ln813_1874"   --->   Operation 4491 'add' 'add_ln813_3887' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4492 [1/1] (0.76ns)   --->   "%add_ln813_3888 = add i15 %sext_ln17_1609, i15 %sext_ln17_1615"   --->   Operation 4492 'add' 'add_ln813_3888' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4493 [1/1] (0.00ns)   --->   "%sext_ln813_1876 = sext i15 %add_ln813_3888"   --->   Operation 4493 'sext' 'sext_ln813_1876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4494 [1/1] (0.76ns)   --->   "%add_ln813_3889 = add i15 %sext_ln17_1630, i15 %sext_ln17_1653"   --->   Operation 4494 'add' 'add_ln813_3889' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4495 [1/1] (0.00ns)   --->   "%sext_ln813_1877 = sext i15 %add_ln813_3889"   --->   Operation 4495 'sext' 'sext_ln813_1877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3890 = add i16 %sext_ln813_1877, i16 %sext_ln818_715"   --->   Operation 4496 'add' 'add_ln813_3890' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4497 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3891 = add i16 %add_ln813_3890, i16 %sext_ln813_1876"   --->   Operation 4497 'add' 'add_ln813_3891' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4498 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3892 = add i16 %add_ln813_3891, i16 %add_ln813_3887"   --->   Operation 4498 'add' 'add_ln813_3892' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4499 [1/1] (0.75ns)   --->   "%add_ln813_3894 = add i14 %sext_ln17_1361, i14 %sext_ln17_1388"   --->   Operation 4499 'add' 'add_ln813_3894' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4500 [1/1] (0.00ns)   --->   "%sext_ln813_1878 = sext i14 %add_ln813_3894"   --->   Operation 4500 'sext' 'sext_ln813_1878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4501 [1/1] (0.75ns)   --->   "%add_ln813_3895 = add i14 %sext_ln17_1390, i14 %sext_ln17_1409"   --->   Operation 4501 'add' 'add_ln813_3895' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln813_1879 = sext i14 %add_ln813_3895"   --->   Operation 4502 'sext' 'sext_ln813_1879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4503 [1/1] (0.76ns)   --->   "%add_ln813_3896 = add i15 %sext_ln813_1879, i15 %sext_ln813_1878"   --->   Operation 4503 'add' 'add_ln813_3896' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4504 [1/1] (0.75ns)   --->   "%add_ln813_3897 = add i14 %sext_ln17_1455, i14 %sext_ln17_1476"   --->   Operation 4504 'add' 'add_ln813_3897' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4505 [1/1] (0.00ns)   --->   "%sext_ln813_1881 = sext i14 %add_ln813_3897"   --->   Operation 4505 'sext' 'sext_ln813_1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4506 [1/1] (0.75ns)   --->   "%add_ln813_3898 = add i14 %sext_ln17_1553, i14 %sext_ln17_1617"   --->   Operation 4506 'add' 'add_ln813_3898' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4507 [1/1] (0.00ns)   --->   "%sext_ln813_1882 = sext i14 %add_ln813_3898"   --->   Operation 4507 'sext' 'sext_ln813_1882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4508 [1/1] (0.76ns)   --->   "%add_ln813_3899 = add i15 %sext_ln813_1882, i15 %sext_ln17_1501"   --->   Operation 4508 'add' 'add_ln813_3899' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4509 [1/1] (0.00ns)   --->   "%sext_ln813_1883 = sext i15 %add_ln813_3899"   --->   Operation 4509 'sext' 'sext_ln813_1883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4510 [1/1] (0.77ns)   --->   "%add_ln813_3900 = add i16 %sext_ln813_1883, i16 %sext_ln813_1881"   --->   Operation 4510 'add' 'add_ln813_3900' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4511 [1/1] (0.75ns)   --->   "%add_ln813_3902 = add i14 %sext_ln17_1643, i14 %sext_ln17_1283"   --->   Operation 4511 'add' 'add_ln813_3902' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4512 [1/1] (0.00ns)   --->   "%sext_ln813_1884 = sext i14 %add_ln813_3902"   --->   Operation 4512 'sext' 'sext_ln813_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4513 [1/1] (0.74ns)   --->   "%add_ln813_3903 = add i13 %sext_ln17_1458, i13 %sext_ln17_1473"   --->   Operation 4513 'add' 'add_ln813_3903' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln813_1885 = sext i13 %add_ln813_3903"   --->   Operation 4514 'sext' 'sext_ln813_1885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4515 [1/1] (0.75ns)   --->   "%add_ln813_3904 = add i14 %sext_ln813_1885, i14 %sext_ln17_1363"   --->   Operation 4515 'add' 'add_ln813_3904' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln813_1886 = sext i14 %add_ln813_3904"   --->   Operation 4516 'sext' 'sext_ln813_1886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4517 [1/1] (0.76ns)   --->   "%add_ln813_3905 = add i15 %sext_ln813_1886, i15 %sext_ln813_1884"   --->   Operation 4517 'add' 'add_ln813_3905' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4518 [1/1] (0.74ns)   --->   "%add_ln813_3906 = add i13 %sext_ln17_1508, i13 %sext_ln17_1538"   --->   Operation 4518 'add' 'add_ln813_3906' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4519 [1/1] (0.00ns)   --->   "%sext_ln813_1888 = sext i13 %add_ln813_3906"   --->   Operation 4519 'sext' 'sext_ln813_1888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4520 [1/1] (0.73ns)   --->   "%add_ln813_3907 = add i12 %sext_ln17_1424, i12 160"   --->   Operation 4520 'add' 'add_ln813_3907' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4521 [1/1] (0.00ns)   --->   "%sext_ln813_1889 = sext i12 %add_ln813_3907"   --->   Operation 4521 'sext' 'sext_ln813_1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4522 [1/1] (0.74ns)   --->   "%add_ln813_3908 = add i13 %sext_ln813_1889, i13 %sext_ln17_1644"   --->   Operation 4522 'add' 'add_ln813_3908' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln813_1890 = sext i13 %add_ln813_3908"   --->   Operation 4523 'sext' 'sext_ln813_1890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4524 [1/1] (0.75ns)   --->   "%add_ln813_3909 = add i14 %sext_ln813_1890, i14 %sext_ln813_1888"   --->   Operation 4524 'add' 'add_ln813_3909' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4525 [1/1] (0.76ns)   --->   "%add_ln813_3914 = add i15 %sext_ln17_342, i15 31744"   --->   Operation 4525 'add' 'add_ln813_3914' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4526 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i15 %add_ln813_3914"   --->   Operation 4526 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4527 [1/1] (0.78ns)   --->   "%add_ln813_3915 = add i16 %mult_V_1660, i16 %mult_V_1672"   --->   Operation 4527 'add' 'add_ln813_3915' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4528 [1/1] (0.78ns)   --->   "%add_ln813_3916 = add i16 %mult_V_1700, i16 %mult_V_1773"   --->   Operation 4528 'add' 'add_ln813_3916' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3918 = add i16 %mult_V_1912, i16 %mult_V_1957"   --->   Operation 4529 'add' 'add_ln813_3918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3919 = add i16 %mult_V_2036, i16 %mult_V_2087"   --->   Operation 4530 'add' 'add_ln813_3919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4531 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3920 = add i16 %add_ln813_3919, i16 %mult_V_2022"   --->   Operation 4531 'add' 'add_ln813_3920' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4532 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3921 = add i16 %add_ln813_3920, i16 %add_ln813_3918"   --->   Operation 4532 'add' 'add_ln813_3921' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4533 [1/1] (0.78ns)   --->   "%add_ln813_3923 = add i16 %mult_V_2192, i16 %mult_V_2211"   --->   Operation 4533 'add' 'add_ln813_3923' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3924 = add i16 %mult_V_2418, i16 %mult_V_2463"   --->   Operation 4534 'add' 'add_ln813_3924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4535 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3925 = add i16 %add_ln813_3924, i16 %mult_V_2220"   --->   Operation 4535 'add' 'add_ln813_3925' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3926 = add i16 %add_ln813_3925, i16 %add_ln813_3923"   --->   Operation 4536 'add' 'add_ln813_3926' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3927 = add i16 %sext_ln813, i16 %sext_ln818_425"   --->   Operation 4537 'add' 'add_ln813_3927' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3928 = add i16 %sext_ln818_537, i16 %sext_ln818_605"   --->   Operation 4538 'add' 'add_ln813_3928' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4539 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3929 = add i16 %add_ln813_3928, i16 %sext_ln818_492"   --->   Operation 4539 'add' 'add_ln813_3929' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4540 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3930 = add i16 %add_ln813_3929, i16 %add_ln813_3927"   --->   Operation 4540 'add' 'add_ln813_3930' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4541 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3931 = add i16 %add_ln813_3930, i16 %add_ln813_3926"   --->   Operation 4541 'add' 'add_ln813_3931' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3933 = add i16 %sext_ln818_673, i16 %sext_ln818_692"   --->   Operation 4542 'add' 'add_ln813_3933' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4543 [1/1] (0.77ns)   --->   "%add_ln813_3934 = add i16 %sext_ln818_713, i16 %sext_ln818_717"   --->   Operation 4543 'add' 'add_ln813_3934' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4544 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3935 = add i16 %add_ln813_3934, i16 %add_ln813_3933"   --->   Operation 4544 'add' 'add_ln813_3935' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4545 [1/1] (0.76ns)   --->   "%add_ln813_3936 = add i15 %sext_ln17_1367, i15 %sext_ln17_1371"   --->   Operation 4545 'add' 'add_ln813_3936' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4546 [1/1] (0.00ns)   --->   "%sext_ln813_1892 = sext i15 %add_ln813_3936"   --->   Operation 4546 'sext' 'sext_ln813_1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4547 [1/1] (0.76ns)   --->   "%add_ln813_3937 = add i15 %sext_ln17_1485, i15 %sext_ln17_1489"   --->   Operation 4547 'add' 'add_ln813_3937' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4548 [1/1] (0.00ns)   --->   "%sext_ln813_1893 = sext i15 %add_ln813_3937"   --->   Operation 4548 'sext' 'sext_ln813_1893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3938 = add i16 %sext_ln813_1893, i16 %sext_ln818_575"   --->   Operation 4549 'add' 'add_ln813_3938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4550 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3939 = add i16 %add_ln813_3938, i16 %sext_ln813_1892"   --->   Operation 4550 'add' 'add_ln813_3939' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4551 [1/1] (0.76ns)   --->   "%add_ln813_3941 = add i15 %sext_ln17_1518, i15 %sext_ln17_1550"   --->   Operation 4551 'add' 'add_ln813_3941' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4552 [1/1] (0.75ns)   --->   "%add_ln813_3942 = add i14 %sext_ln17_1293, i14 %sext_ln17_1300"   --->   Operation 4552 'add' 'add_ln813_3942' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4553 [1/1] (0.00ns)   --->   "%sext_ln813_1895 = sext i14 %add_ln813_3942"   --->   Operation 4553 'sext' 'sext_ln813_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4554 [1/1] (0.76ns)   --->   "%add_ln813_3943 = add i15 %sext_ln813_1895, i15 %sext_ln17_1611"   --->   Operation 4554 'add' 'add_ln813_3943' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4555 [1/1] (0.75ns)   --->   "%add_ln813_3945 = add i14 %sext_ln17_1440, i14 %sext_ln17_1676"   --->   Operation 4555 'add' 'add_ln813_3945' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln813_1897 = sext i14 %add_ln813_3945"   --->   Operation 4556 'sext' 'sext_ln813_1897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4557 [1/1] (0.74ns)   --->   "%add_ln813_3946 = add i13 %sext_ln17_1396, i13 %sext_ln17_1391"   --->   Operation 4557 'add' 'add_ln813_3946' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln813_1898 = sext i13 %add_ln813_3946"   --->   Operation 4558 'sext' 'sext_ln813_1898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4559 [1/1] (0.75ns)   --->   "%add_ln813_3947 = add i14 %sext_ln813_1898, i14 %sext_ln17_1349"   --->   Operation 4559 'add' 'add_ln813_3947' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4560 [1/1] (0.00ns)   --->   "%sext_ln813_1899 = sext i14 %add_ln813_3947"   --->   Operation 4560 'sext' 'sext_ln813_1899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4561 [1/1] (0.76ns)   --->   "%add_ln813_3948 = add i15 %sext_ln813_1899, i15 %sext_ln813_1897"   --->   Operation 4561 'add' 'add_ln813_3948' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3952 = add i16 %mult_V_1566, i16 %mult_V_1633"   --->   Operation 4562 'add' 'add_ln813_3952' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4563 [1/1] (0.78ns)   --->   "%add_ln813_3953 = add i16 %mult_V_1677, i16 %mult_V_1805"   --->   Operation 4563 'add' 'add_ln813_3953' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4564 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3954 = add i16 %add_ln813_3953, i16 %add_ln813_3952"   --->   Operation 4564 'add' 'add_ln813_3954' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3955 = add i16 %mult_V_1960, i16 %mult_V_2126"   --->   Operation 4565 'add' 'add_ln813_3955' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4566 [1/1] (0.78ns)   --->   "%add_ln813_3956 = add i16 %mult_V_2201, i16 %mult_V_2421"   --->   Operation 4566 'add' 'add_ln813_3956' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4567 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3957 = add i16 %add_ln813_3956, i16 %add_ln813_3955"   --->   Operation 4567 'add' 'add_ln813_3957' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4568 [1/1] (0.77ns)   --->   "%add_ln813_3959 = add i16 %sext_ln818_406, i16 %sext_ln818_439"   --->   Operation 4568 'add' 'add_ln813_3959' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4569 [1/1] (0.77ns)   --->   "%add_ln813_3960 = add i16 %sext_ln818_442, i16 %sext_ln818_465"   --->   Operation 4569 'add' 'add_ln813_3960' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3961 = add i16 %add_ln813_3960, i16 %add_ln813_3959"   --->   Operation 4570 'add' 'add_ln813_3961' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3962 = add i16 %sext_ln818_467, i16 %sext_ln818_470"   --->   Operation 4571 'add' 'add_ln813_3962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3963 = add i16 %sext_ln818_502, i16 %sext_ln818_513"   --->   Operation 4572 'add' 'add_ln813_3963' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4573 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3964 = add i16 %add_ln813_3963, i16 %sext_ln818_478"   --->   Operation 4573 'add' 'add_ln813_3964' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4574 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3965 = add i16 %add_ln813_3964, i16 %add_ln813_3962"   --->   Operation 4574 'add' 'add_ln813_3965' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4575 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3966 = add i16 %add_ln813_3965, i16 %add_ln813_3961"   --->   Operation 4575 'add' 'add_ln813_3966' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3968 = add i16 %sext_ln818_524, i16 %sext_ln818_546"   --->   Operation 4576 'add' 'add_ln813_3968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4577 [1/1] (0.77ns)   --->   "%add_ln813_3969 = add i16 %sext_ln818_594, i16 %sext_ln818_602"   --->   Operation 4577 'add' 'add_ln813_3969' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4578 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3970 = add i16 %add_ln813_3969, i16 %add_ln813_3968"   --->   Operation 4578 'add' 'add_ln813_3970' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3971 = add i16 %sext_ln818_609, i16 %sext_ln818_620"   --->   Operation 4579 'add' 'add_ln813_3971' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4580 [1/1] (0.77ns)   --->   "%add_ln813_3972 = add i16 %sext_ln818_646, i16 %sext_ln818_655"   --->   Operation 4580 'add' 'add_ln813_3972' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4581 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3973 = add i16 %add_ln813_3972, i16 %add_ln813_3971"   --->   Operation 4581 'add' 'add_ln813_3973' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4582 [1/1] (0.77ns)   --->   "%add_ln813_3975 = add i16 %sext_ln818_659, i16 %sext_ln818_669"   --->   Operation 4582 'add' 'add_ln813_3975' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4583 [1/1] (0.77ns)   --->   "%add_ln813_3976 = add i16 %sext_ln818_678, i16 %sext_ln818_690"   --->   Operation 4583 'add' 'add_ln813_3976' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3977 = add i16 %add_ln813_3976, i16 %add_ln813_3975"   --->   Operation 4584 'add' 'add_ln813_3977' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3978 = add i16 %sext_ln818_732, i16 %sext_ln818_734"   --->   Operation 4585 'add' 'add_ln813_3978' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3979 = add i16 %sext_ln818_754, i16 %sext_ln818_756"   --->   Operation 4586 'add' 'add_ln813_3979' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4587 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3980 = add i16 %add_ln813_3979, i16 %sext_ln818_738"   --->   Operation 4587 'add' 'add_ln813_3980' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4588 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3981 = add i16 %add_ln813_3980, i16 %add_ln813_3978"   --->   Operation 4588 'add' 'add_ln813_3981' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4589 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3982 = add i16 %add_ln813_3981, i16 %add_ln813_3977"   --->   Operation 4589 'add' 'add_ln813_3982' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4590 [1/1] (0.76ns)   --->   "%add_ln813_3985 = add i15 %sext_ln17_1282, i15 %sext_ln17_1291"   --->   Operation 4590 'add' 'add_ln813_3985' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4591 [1/1] (0.76ns)   --->   "%add_ln813_3986 = add i15 %sext_ln17_1316, i15 %sext_ln17_1354"   --->   Operation 4591 'add' 'add_ln813_3986' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4592 [1/1] (0.76ns)   --->   "%add_ln813_3988 = add i15 %sext_ln17_1367, i15 %sext_ln17_1374"   --->   Operation 4592 'add' 'add_ln813_3988' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4593 [1/1] (0.00ns)   --->   "%sext_ln813_1903 = sext i15 %add_ln813_3988"   --->   Operation 4593 'sext' 'sext_ln813_1903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4594 [1/1] (0.76ns)   --->   "%add_ln813_3989 = add i15 %sext_ln17_1427, i15 %sext_ln17_1432"   --->   Operation 4594 'add' 'add_ln813_3989' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4595 [1/1] (0.00ns)   --->   "%sext_ln813_1904 = sext i15 %add_ln813_3989"   --->   Operation 4595 'sext' 'sext_ln813_1904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4596 [1/1] (0.77ns)   --->   "%add_ln813_3990 = add i16 %sext_ln813_1904, i16 %sext_ln813_1903"   --->   Operation 4596 'add' 'add_ln813_3990' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4597 [1/1] (0.76ns)   --->   "%add_ln813_3992 = add i15 %sext_ln17_1434, i15 %sext_ln17_1460"   --->   Operation 4597 'add' 'add_ln813_3992' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4598 [1/1] (0.76ns)   --->   "%add_ln813_3993 = add i15 %sext_ln17_1466, i15 %sext_ln17_1485"   --->   Operation 4598 'add' 'add_ln813_3993' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4599 [1/1] (0.76ns)   --->   "%add_ln813_3995 = add i15 %sext_ln17_1500, i15 %sext_ln17_1518"   --->   Operation 4599 'add' 'add_ln813_3995' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4600 [1/1] (0.00ns)   --->   "%sext_ln813_1907 = sext i15 %add_ln813_3995"   --->   Operation 4600 'sext' 'sext_ln813_1907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4601 [1/1] (0.76ns)   --->   "%add_ln813_3996 = add i15 %sext_ln17_1542, i15 %sext_ln17_1555"   --->   Operation 4601 'add' 'add_ln813_3996' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln813_1908 = sext i15 %add_ln813_3996"   --->   Operation 4602 'sext' 'sext_ln813_1908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3997 = add i16 %sext_ln813_1908, i16 %sext_ln818_570"   --->   Operation 4603 'add' 'add_ln813_3997' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4604 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3998 = add i16 %add_ln813_3997, i16 %sext_ln813_1907"   --->   Operation 4604 'add' 'add_ln813_3998' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4605 [1/1] (0.76ns)   --->   "%add_ln813_4001 = add i15 %sext_ln17_1586, i15 %sext_ln17_1591"   --->   Operation 4605 'add' 'add_ln813_4001' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4606 [1/1] (0.00ns)   --->   "%sext_ln813_1909 = sext i15 %add_ln813_4001"   --->   Operation 4606 'sext' 'sext_ln813_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4607 [1/1] (0.76ns)   --->   "%add_ln813_4002 = add i15 %sext_ln17_1595, i15 %sext_ln17_1633"   --->   Operation 4607 'add' 'add_ln813_4002' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4608 [1/1] (0.00ns)   --->   "%sext_ln813_1910 = sext i15 %add_ln813_4002"   --->   Operation 4608 'sext' 'sext_ln813_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4609 [1/1] (0.77ns)   --->   "%add_ln813_4003 = add i16 %sext_ln813_1910, i16 %sext_ln813_1909"   --->   Operation 4609 'add' 'add_ln813_4003' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4610 [1/1] (0.76ns)   --->   "%add_ln813_4004 = add i15 %sext_ln17_1648, i15 %sext_ln17_1681"   --->   Operation 4610 'add' 'add_ln813_4004' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4611 [1/1] (0.00ns)   --->   "%sext_ln813_1911 = sext i15 %add_ln813_4004"   --->   Operation 4611 'sext' 'sext_ln813_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4612 [1/1] (0.75ns)   --->   "%add_ln813_4005 = add i14 %sext_ln17_1441, i14 %sext_ln17_1565"   --->   Operation 4612 'add' 'add_ln813_4005' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4613 [1/1] (0.00ns)   --->   "%sext_ln813_1912 = sext i14 %add_ln813_4005"   --->   Operation 4613 'sext' 'sext_ln813_1912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4614 [1/1] (0.76ns)   --->   "%add_ln813_4006 = add i15 %sext_ln813_1912, i15 %sext_ln17_1280"   --->   Operation 4614 'add' 'add_ln813_4006' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4615 [1/1] (0.00ns)   --->   "%sext_ln813_1913 = sext i15 %add_ln813_4006"   --->   Operation 4615 'sext' 'sext_ln813_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4616 [1/1] (0.77ns)   --->   "%add_ln813_4007 = add i16 %sext_ln813_1913, i16 %sext_ln813_1911"   --->   Operation 4616 'add' 'add_ln813_4007' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4617 [1/1] (0.75ns)   --->   "%add_ln813_4009 = add i14 %sext_ln17_1606, i14 %sext_ln17_1612"   --->   Operation 4617 'add' 'add_ln813_4009' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4618 [1/1] (0.00ns)   --->   "%sext_ln813_1914 = sext i14 %add_ln813_4009"   --->   Operation 4618 'sext' 'sext_ln813_1914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4619 [1/1] (0.74ns)   --->   "%add_ln813_4010 = add i13 %sext_ln17_1512, i13 %sext_ln17_1622"   --->   Operation 4619 'add' 'add_ln813_4010' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4620 [1/1] (0.00ns)   --->   "%sext_ln813_1915 = sext i13 %add_ln813_4010"   --->   Operation 4620 'sext' 'sext_ln813_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4621 [1/1] (0.76ns)   --->   "%add_ln813_4011 = add i15 %sext_ln813_1915, i15 %sext_ln813_1914"   --->   Operation 4621 'add' 'add_ln813_4011' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4622 [1/1] (0.00ns)   --->   "%sext_ln813_1916 = sext i15 %add_ln813_4011"   --->   Operation 4622 'sext' 'sext_ln813_1916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4623 [1/1] (0.74ns)   --->   "%add_ln813_4012 = add i13 %sext_ln17_1637, i13 %sext_ln17_1303"   --->   Operation 4623 'add' 'add_ln813_4012' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4624 [1/1] (0.00ns)   --->   "%sext_ln813_1917 = sext i13 %add_ln813_4012"   --->   Operation 4624 'sext' 'sext_ln813_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4625 [1/1] (0.73ns)   --->   "%add_ln813_4013 = add i12 %sext_ln17_1614, i12 448"   --->   Operation 4625 'add' 'add_ln813_4013' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln813_1918 = sext i12 %add_ln813_4013"   --->   Operation 4626 'sext' 'sext_ln813_1918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4627 [1/1] (0.74ns)   --->   "%add_ln813_4014 = add i13 %sext_ln813_1918, i13 %sext_ln17_1327"   --->   Operation 4627 'add' 'add_ln813_4014' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4628 [1/1] (0.00ns)   --->   "%sext_ln813_1919 = sext i13 %add_ln813_4014"   --->   Operation 4628 'sext' 'sext_ln813_1919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4629 [1/1] (0.75ns)   --->   "%add_ln813_4015 = add i14 %sext_ln813_1919, i14 %sext_ln813_1917"   --->   Operation 4629 'add' 'add_ln813_4015' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4630 [1/1] (0.00ns)   --->   "%sext_ln813_1920 = sext i14 %add_ln813_4015"   --->   Operation 4630 'sext' 'sext_ln813_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4631 [1/1] (0.77ns)   --->   "%add_ln813_4016 = add i16 %sext_ln813_1920, i16 %sext_ln813_1916"   --->   Operation 4631 'add' 'add_ln813_4016' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4632 [1/1] (0.74ns)   --->   "%add_ln813_4020 = add i13 %sext_ln17, i13 7456"   --->   Operation 4632 'add' 'add_ln813_4020' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4633 [1/1] (0.00ns)   --->   "%sext_ln813_1921 = sext i13 %add_ln813_4020"   --->   Operation 4633 'sext' 'sext_ln813_1921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4021 = add i16 %mult_V_1555, i16 %mult_V_1567"   --->   Operation 4634 'add' 'add_ln813_4021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4635 [1/1] (0.78ns)   --->   "%add_ln813_4022 = add i16 %mult_V_1884, i16 %mult_V_1892"   --->   Operation 4635 'add' 'add_ln813_4022' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4636 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4023 = add i16 %add_ln813_4022, i16 %add_ln813_4021"   --->   Operation 4636 'add' 'add_ln813_4023' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4024 = add i16 %mult_V_2194, i16 %mult_V_2464"   --->   Operation 4637 'add' 'add_ln813_4024' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4638 [1/1] (0.77ns)   --->   "%add_ln813_4025 = add i16 %sext_ln818_535, i16 %sext_ln818_544"   --->   Operation 4638 'add' 'add_ln813_4025' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4639 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4026 = add i16 %add_ln813_4025, i16 %add_ln813_4024"   --->   Operation 4639 'add' 'add_ln813_4026' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4027 = add i16 %add_ln813_4026, i16 %add_ln813_4023"   --->   Operation 4640 'add' 'add_ln813_4027' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4641 [1/1] (0.77ns)   --->   "%add_ln813_4028 = add i16 %sext_ln818_603, i16 %sext_ln818_640"   --->   Operation 4641 'add' 'add_ln813_4028' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4642 [1/1] (0.77ns)   --->   "%add_ln813_4029 = add i16 %sext_ln818_655, i16 %sext_ln818_664"   --->   Operation 4642 'add' 'add_ln813_4029' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4030 = add i16 %add_ln813_4029, i16 %add_ln813_4028"   --->   Operation 4643 'add' 'add_ln813_4030' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4031 = add i16 %sext_ln818_674, i16 %sext_ln818_696"   --->   Operation 4644 'add' 'add_ln813_4031' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4032 = add i16 %sext_ln818_740, i16 %sext_ln818_407"   --->   Operation 4645 'add' 'add_ln813_4032' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4646 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4033 = add i16 %add_ln813_4032, i16 %sext_ln818_702"   --->   Operation 4646 'add' 'add_ln813_4033' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4647 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4034 = add i16 %add_ln813_4033, i16 %add_ln813_4031"   --->   Operation 4647 'add' 'add_ln813_4034' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4648 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4035 = add i16 %add_ln813_4034, i16 %add_ln813_4030"   --->   Operation 4648 'add' 'add_ln813_4035' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4649 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4036 = add i16 %add_ln813_4035, i16 %add_ln813_4027"   --->   Operation 4649 'add' 'add_ln813_4036' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4650 [1/1] (0.76ns)   --->   "%add_ln813_4037 = add i15 %sext_ln17_1290, i15 %sext_ln17_1315"   --->   Operation 4650 'add' 'add_ln813_4037' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4651 [1/1] (0.00ns)   --->   "%sext_ln813_1922 = sext i15 %add_ln813_4037"   --->   Operation 4651 'sext' 'sext_ln813_1922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4652 [1/1] (0.76ns)   --->   "%add_ln813_4038 = add i15 %sext_ln17_1335, i15 %sext_ln17_1355"   --->   Operation 4652 'add' 'add_ln813_4038' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4653 [1/1] (0.00ns)   --->   "%sext_ln813_1923 = sext i15 %add_ln813_4038"   --->   Operation 4653 'sext' 'sext_ln813_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4654 [1/1] (0.77ns)   --->   "%add_ln813_4039 = add i16 %sext_ln813_1923, i16 %sext_ln813_1922"   --->   Operation 4654 'add' 'add_ln813_4039' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4655 [1/1] (0.76ns)   --->   "%add_ln813_4040 = add i15 %sext_ln17_1359, i15 %sext_ln17_1372"   --->   Operation 4655 'add' 'add_ln813_4040' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4656 [1/1] (0.00ns)   --->   "%sext_ln813_1924 = sext i15 %add_ln813_4040"   --->   Operation 4656 'sext' 'sext_ln813_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4657 [1/1] (0.76ns)   --->   "%add_ln813_4041 = add i15 %sext_ln17_1384, i15 %sext_ln17_1395"   --->   Operation 4657 'add' 'add_ln813_4041' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4658 [1/1] (0.00ns)   --->   "%sext_ln813_1925 = sext i15 %add_ln813_4041"   --->   Operation 4658 'sext' 'sext_ln813_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4659 [1/1] (0.77ns)   --->   "%add_ln813_4042 = add i16 %sext_ln813_1925, i16 %sext_ln813_1924"   --->   Operation 4659 'add' 'add_ln813_4042' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4043 = add i16 %add_ln813_4042, i16 %add_ln813_4039"   --->   Operation 4660 'add' 'add_ln813_4043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4661 [1/1] (0.76ns)   --->   "%add_ln813_4044 = add i15 %sext_ln17_1398, i15 %sext_ln17_1423"   --->   Operation 4661 'add' 'add_ln813_4044' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4662 [1/1] (0.00ns)   --->   "%sext_ln813_1926 = sext i15 %add_ln813_4044"   --->   Operation 4662 'sext' 'sext_ln813_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4663 [1/1] (0.76ns)   --->   "%add_ln813_4045 = add i15 %sext_ln17_1469, i15 %sext_ln17_1514"   --->   Operation 4663 'add' 'add_ln813_4045' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4664 [1/1] (0.00ns)   --->   "%sext_ln813_1927 = sext i15 %add_ln813_4045"   --->   Operation 4664 'sext' 'sext_ln813_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4046 = add i16 %sext_ln813_1927, i16 %sext_ln813_1926"   --->   Operation 4665 'add' 'add_ln813_4046' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4666 [1/1] (0.76ns)   --->   "%add_ln813_4047 = add i15 %sext_ln17_1522, i15 %sext_ln17_1527"   --->   Operation 4666 'add' 'add_ln813_4047' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4667 [1/1] (0.00ns)   --->   "%sext_ln813_1928 = sext i15 %add_ln813_4047"   --->   Operation 4667 'sext' 'sext_ln813_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4668 [1/1] (0.76ns)   --->   "%add_ln813_4048 = add i15 %sext_ln17_1561, i15 %sext_ln17_1570"   --->   Operation 4668 'add' 'add_ln813_4048' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln813_1929 = sext i15 %add_ln813_4048"   --->   Operation 4669 'sext' 'sext_ln813_1929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4049 = add i16 %sext_ln813_1929, i16 %sext_ln818_660"   --->   Operation 4670 'add' 'add_ln813_4049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4671 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4050 = add i16 %add_ln813_4049, i16 %sext_ln813_1928"   --->   Operation 4671 'add' 'add_ln813_4050' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4672 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4051 = add i16 %add_ln813_4050, i16 %add_ln813_4046"   --->   Operation 4672 'add' 'add_ln813_4051' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4673 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4052 = add i16 %add_ln813_4051, i16 %add_ln813_4043"   --->   Operation 4673 'add' 'add_ln813_4052' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4674 [1/1] (0.76ns)   --->   "%add_ln813_4054 = add i15 %sext_ln17_1583, i15 %sext_ln17_1649"   --->   Operation 4674 'add' 'add_ln813_4054' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4675 [1/1] (0.00ns)   --->   "%sext_ln813_1930 = sext i15 %add_ln813_4054"   --->   Operation 4675 'sext' 'sext_ln813_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4676 [1/1] (0.76ns)   --->   "%add_ln813_4055 = add i15 %sext_ln17_1654, i15 %sext_ln17_1667"   --->   Operation 4676 'add' 'add_ln813_4055' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4677 [1/1] (0.00ns)   --->   "%sext_ln813_1931 = sext i15 %add_ln813_4055"   --->   Operation 4677 'sext' 'sext_ln813_1931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4056 = add i16 %sext_ln813_1931, i16 %sext_ln813_1930"   --->   Operation 4678 'add' 'add_ln813_4056' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4679 [1/1] (0.76ns)   --->   "%add_ln813_4057 = add i15 %sext_ln17_1682, i15 %sext_ln813_1921"   --->   Operation 4679 'add' 'add_ln813_4057' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4680 [1/1] (0.00ns)   --->   "%sext_ln813_1932 = sext i15 %add_ln813_4057"   --->   Operation 4680 'sext' 'sext_ln813_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4681 [1/1] (0.75ns)   --->   "%add_ln813_4058 = add i14 %sext_ln17_1285, i14 %sext_ln17_1339"   --->   Operation 4681 'add' 'add_ln813_4058' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4682 [1/1] (0.00ns)   --->   "%sext_ln813_1933 = sext i14 %add_ln813_4058"   --->   Operation 4682 'sext' 'sext_ln813_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4683 [1/1] (0.77ns)   --->   "%add_ln813_4059 = add i16 %sext_ln813_1933, i16 %sext_ln813_1932"   --->   Operation 4683 'add' 'add_ln813_4059' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4684 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4060 = add i16 %add_ln813_4059, i16 %add_ln813_4056"   --->   Operation 4684 'add' 'add_ln813_4060' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4685 [1/1] (0.75ns)   --->   "%add_ln813_4061 = add i14 %sext_ln17_1375, i14 %sext_ln17_1461"   --->   Operation 4685 'add' 'add_ln813_4061' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4686 [1/1] (0.00ns)   --->   "%sext_ln813_1934 = sext i14 %add_ln813_4061"   --->   Operation 4686 'sext' 'sext_ln813_1934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4687 [1/1] (0.75ns)   --->   "%add_ln813_4062 = add i14 %sext_ln17_1468, i14 %sext_ln17_1596"   --->   Operation 4687 'add' 'add_ln813_4062' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4688 [1/1] (0.00ns)   --->   "%sext_ln813_1935 = sext i14 %add_ln813_4062"   --->   Operation 4688 'sext' 'sext_ln813_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4689 [1/1] (0.76ns)   --->   "%add_ln813_4063 = add i15 %sext_ln813_1935, i15 %sext_ln813_1934"   --->   Operation 4689 'add' 'add_ln813_4063' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4690 [1/1] (0.00ns)   --->   "%sext_ln813_1936 = sext i15 %add_ln813_4063"   --->   Operation 4690 'sext' 'sext_ln813_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4691 [1/1] (0.75ns)   --->   "%add_ln813_4064 = add i14 %sext_ln17_1670, i14 %sext_ln17_1287"   --->   Operation 4691 'add' 'add_ln813_4064' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4692 [1/1] (0.00ns)   --->   "%sext_ln813_1937 = sext i14 %add_ln813_4064"   --->   Operation 4692 'sext' 'sext_ln813_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4693 [1/1] (0.74ns)   --->   "%add_ln813_4065 = add i13 %sext_ln17_1326, i13 %sext_ln17_1351"   --->   Operation 4693 'add' 'add_ln813_4065' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4694 [1/1] (0.00ns)   --->   "%sext_ln813_1938 = sext i13 %add_ln813_4065"   --->   Operation 4694 'sext' 'sext_ln813_1938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4695 [1/1] (0.75ns)   --->   "%add_ln813_4066 = add i14 %sext_ln813_1938, i14 %sext_ln17_1311"   --->   Operation 4695 'add' 'add_ln813_4066' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4696 [1/1] (0.00ns)   --->   "%sext_ln813_1939 = sext i14 %add_ln813_4066"   --->   Operation 4696 'sext' 'sext_ln813_1939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4697 [1/1] (0.76ns)   --->   "%add_ln813_4067 = add i15 %sext_ln813_1939, i15 %sext_ln813_1937"   --->   Operation 4697 'add' 'add_ln813_4067' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln813_1940 = sext i15 %add_ln813_4067"   --->   Operation 4698 'sext' 'sext_ln813_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4699 [1/1] (0.77ns)   --->   "%add_ln813_4068 = add i16 %sext_ln813_1940, i16 %sext_ln813_1936"   --->   Operation 4699 'add' 'add_ln813_4068' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4700 [1/1] (0.74ns)   --->   "%add_ln813_4070 = add i13 %sext_ln17_1401, i13 %sext_ln17_1452"   --->   Operation 4700 'add' 'add_ln813_4070' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln813_1941 = sext i13 %add_ln813_4070"   --->   Operation 4701 'sext' 'sext_ln813_1941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4702 [1/1] (0.74ns)   --->   "%add_ln813_4071 = add i13 %sext_ln17_1478, i13 %sext_ln17_1497"   --->   Operation 4702 'add' 'add_ln813_4071' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4703 [1/1] (0.00ns)   --->   "%sext_ln813_1942 = sext i13 %add_ln813_4071"   --->   Operation 4703 'sext' 'sext_ln813_1942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4704 [1/1] (0.75ns)   --->   "%add_ln813_4072 = add i14 %sext_ln813_1942, i14 %sext_ln813_1941"   --->   Operation 4704 'add' 'add_ln813_4072' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4705 [1/1] (0.00ns)   --->   "%sext_ln813_1943 = sext i14 %add_ln813_4072"   --->   Operation 4705 'sext' 'sext_ln813_1943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4706 [1/1] (0.74ns)   --->   "%add_ln813_4073 = add i13 %sext_ln17_1508, i13 %sext_ln17_1587"   --->   Operation 4706 'add' 'add_ln813_4073' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4707 [1/1] (0.00ns)   --->   "%sext_ln813_1944 = sext i13 %add_ln813_4073"   --->   Operation 4707 'sext' 'sext_ln813_1944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4708 [1/1] (0.73ns)   --->   "%add_ln813_4074 = add i12 %sext_ln17_1308, i12 %sext_ln17_1321"   --->   Operation 4708 'add' 'add_ln813_4074' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4709 [1/1] (0.00ns)   --->   "%sext_ln813_1945 = sext i12 %add_ln813_4074"   --->   Operation 4709 'sext' 'sext_ln813_1945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4710 [1/1] (0.75ns)   --->   "%add_ln813_4075 = add i14 %sext_ln813_1945, i14 %sext_ln813_1944"   --->   Operation 4710 'add' 'add_ln813_4075' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4711 [1/1] (0.00ns)   --->   "%sext_ln813_1946 = sext i14 %add_ln813_4075"   --->   Operation 4711 'sext' 'sext_ln813_1946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4712 [1/1] (0.76ns)   --->   "%add_ln813_4076 = add i15 %sext_ln813_1946, i15 %sext_ln813_1943"   --->   Operation 4712 'add' 'add_ln813_4076' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4713 [1/1] (0.73ns)   --->   "%add_ln813_4077 = add i12 %sext_ln17_1368, i12 %sext_ln17_1428"   --->   Operation 4713 'add' 'add_ln813_4077' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4714 [1/1] (0.00ns)   --->   "%sext_ln813_1948 = sext i12 %add_ln813_4077"   --->   Operation 4714 'sext' 'sext_ln813_1948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4715 [1/1] (0.73ns)   --->   "%add_ln813_4078 = add i12 %sext_ln17_1449, i12 %sext_ln17_1502"   --->   Operation 4715 'add' 'add_ln813_4078' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln813_1949 = sext i12 %add_ln813_4078"   --->   Operation 4716 'sext' 'sext_ln813_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4717 [1/1] (0.74ns)   --->   "%add_ln813_4079 = add i13 %sext_ln813_1949, i13 %sext_ln813_1948"   --->   Operation 4717 'add' 'add_ln813_4079' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln813_1950 = sext i13 %add_ln813_4079"   --->   Operation 4718 'sext' 'sext_ln813_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4719 [1/1] (0.73ns)   --->   "%add_ln813_4080 = add i12 %sext_ln17_1607, i12 %sext_ln17_1620"   --->   Operation 4719 'add' 'add_ln813_4080' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4720 [1/1] (0.00ns)   --->   "%sext_ln813_1951 = sext i12 %add_ln813_4080"   --->   Operation 4720 'sext' 'sext_ln813_1951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4721 [1/1] (0.73ns)   --->   "%add_ln813_4081 = add i12 %sext_ln17_1638, i12 %sext_ln17_1678"   --->   Operation 4721 'add' 'add_ln813_4081' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4722 [1/1] (0.00ns)   --->   "%sext_ln813_1952 = sext i12 %add_ln813_4081"   --->   Operation 4722 'sext' 'sext_ln813_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4723 [1/1] (0.74ns)   --->   "%add_ln813_4082 = add i13 %sext_ln813_1952, i13 %sext_ln17_1635"   --->   Operation 4723 'add' 'add_ln813_4082' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4724 [1/1] (0.00ns)   --->   "%sext_ln813_1953 = sext i13 %add_ln813_4082"   --->   Operation 4724 'sext' 'sext_ln813_1953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4725 [1/1] (0.75ns)   --->   "%add_ln813_4083 = add i14 %sext_ln813_1953, i14 %sext_ln813_1951"   --->   Operation 4725 'add' 'add_ln813_4083' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4726 [1/1] (0.00ns)   --->   "%sext_ln813_1954 = sext i14 %add_ln813_4083"   --->   Operation 4726 'sext' 'sext_ln813_1954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4727 [1/1] (0.76ns)   --->   "%add_ln813_4084 = add i15 %sext_ln813_1954, i15 %sext_ln813_1950"   --->   Operation 4727 'add' 'add_ln813_4084' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4088 = add i16 %mult_V_1584, i16 %mult_V_1618"   --->   Operation 4728 'add' 'add_ln813_4088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4729 [1/1] (0.78ns)   --->   "%add_ln813_4089 = add i16 %mult_V_1632, i16 %mult_V_1644"   --->   Operation 4729 'add' 'add_ln813_4089' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4730 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4090 = add i16 %add_ln813_4089, i16 %add_ln813_4088"   --->   Operation 4730 'add' 'add_ln813_4090' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4091 = add i16 %mult_V_1662, i16 %mult_V_1697"   --->   Operation 4731 'add' 'add_ln813_4091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4732 [1/1] (0.78ns)   --->   "%add_ln813_4092 = add i16 %mult_V_1716, i16 %mult_V_1776"   --->   Operation 4732 'add' 'add_ln813_4092' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4733 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4093 = add i16 %add_ln813_4092, i16 %add_ln813_4091"   --->   Operation 4733 'add' 'add_ln813_4093' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4734 [1/1] (0.78ns)   --->   "%add_ln813_4095 = add i16 %mult_V_1784, i16 %mult_V_2251"   --->   Operation 4734 'add' 'add_ln813_4095' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4735 [1/1] (0.78ns)   --->   "%add_ln813_4096 = add i16 %mult_V_2320, i16 %mult_V_2397"   --->   Operation 4735 'add' 'add_ln813_4096' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4097 = add i16 %add_ln813_4096, i16 %add_ln813_4095"   --->   Operation 4736 'add' 'add_ln813_4097' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4098 = add i16 %mult_V_2415, i16 %mult_V_2451"   --->   Operation 4737 'add' 'add_ln813_4098' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4738 [1/1] (0.77ns)   --->   "%add_ln813_4099 = add i16 %sext_ln818_404, i16 %sext_ln818_432"   --->   Operation 4738 'add' 'add_ln813_4099' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4739 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4100 = add i16 %add_ln813_4099, i16 %add_ln813_4098"   --->   Operation 4739 'add' 'add_ln813_4100' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4740 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4101 = add i16 %add_ln813_4100, i16 %add_ln813_4097"   --->   Operation 4740 'add' 'add_ln813_4101' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4103 = add i16 %sext_ln818_440, i16 %sext_ln818_443"   --->   Operation 4741 'add' 'add_ln813_4103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4742 [1/1] (0.77ns)   --->   "%add_ln813_4104 = add i16 %sext_ln818_453, i16 %sext_ln818_479"   --->   Operation 4742 'add' 'add_ln813_4104' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4743 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4105 = add i16 %add_ln813_4104, i16 %add_ln813_4103"   --->   Operation 4743 'add' 'add_ln813_4105' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4106 = add i16 %sext_ln818_486, i16 %sext_ln818_496"   --->   Operation 4744 'add' 'add_ln813_4106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4745 [1/1] (0.77ns)   --->   "%add_ln813_4107 = add i16 %sext_ln818_501, i16 %sext_ln818_507"   --->   Operation 4745 'add' 'add_ln813_4107' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4746 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4108 = add i16 %add_ln813_4107, i16 %add_ln813_4106"   --->   Operation 4746 'add' 'add_ln813_4108' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4747 [1/1] (0.77ns)   --->   "%add_ln813_4110 = add i16 %sext_ln818_525, i16 %sext_ln818_550"   --->   Operation 4747 'add' 'add_ln813_4110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4748 [1/1] (0.77ns)   --->   "%add_ln813_4111 = add i16 %sext_ln818_597, i16 %sext_ln818_617"   --->   Operation 4748 'add' 'add_ln813_4111' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4112 = add i16 %add_ln813_4111, i16 %add_ln813_4110"   --->   Operation 4749 'add' 'add_ln813_4112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4113 = add i16 %sext_ln818_635, i16 %sext_ln818_646"   --->   Operation 4750 'add' 'add_ln813_4113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4114 = add i16 %sext_ln818_657, i16 %sext_ln818_670"   --->   Operation 4751 'add' 'add_ln813_4114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4752 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4115 = add i16 %add_ln813_4114, i16 %sext_ln818_651"   --->   Operation 4752 'add' 'add_ln813_4115' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4753 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4116 = add i16 %add_ln813_4115, i16 %add_ln813_4113"   --->   Operation 4753 'add' 'add_ln813_4116' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4754 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4117 = add i16 %add_ln813_4116, i16 %add_ln813_4112"   --->   Operation 4754 'add' 'add_ln813_4117' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4755 [1/1] (0.77ns)   --->   "%add_ln813_4120 = add i16 %sext_ln818_682, i16 %sext_ln818_688"   --->   Operation 4755 'add' 'add_ln813_4120' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4756 [1/1] (0.77ns)   --->   "%add_ln813_4121 = add i16 %sext_ln818_699, i16 %sext_ln818_705"   --->   Operation 4756 'add' 'add_ln813_4121' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4122 = add i16 %add_ln813_4121, i16 %add_ln813_4120"   --->   Operation 4757 'add' 'add_ln813_4122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4123 = add i16 %sext_ln818_714, i16 %sext_ln818_723"   --->   Operation 4758 'add' 'add_ln813_4123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4759 [1/1] (0.77ns)   --->   "%add_ln813_4124 = add i16 %sext_ln818_733, i16 %sext_ln818_742"   --->   Operation 4759 'add' 'add_ln813_4124' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4760 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4125 = add i16 %add_ln813_4124, i16 %add_ln813_4123"   --->   Operation 4760 'add' 'add_ln813_4125' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4761 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4126 = add i16 %add_ln813_4125, i16 %add_ln813_4122"   --->   Operation 4761 'add' 'add_ln813_4126' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4762 [1/1] (0.77ns)   --->   "%add_ln813_4127 = add i16 %sext_ln818_747, i16 %sext_ln818_751"   --->   Operation 4762 'add' 'add_ln813_4127' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4763 [1/1] (0.76ns)   --->   "%add_ln813_4128 = add i15 %sext_ln17_1281, i15 %sext_ln17_1407"   --->   Operation 4763 'add' 'add_ln813_4128' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4764 [1/1] (0.00ns)   --->   "%sext_ln813_1956 = sext i15 %add_ln813_4128"   --->   Operation 4764 'sext' 'sext_ln813_1956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4129 = add i16 %sext_ln813_1956, i16 %add_ln813_4127"   --->   Operation 4765 'add' 'add_ln813_4129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4766 [1/1] (0.76ns)   --->   "%add_ln813_4130 = add i15 %sext_ln17_1429, i15 %sext_ln17_1496"   --->   Operation 4766 'add' 'add_ln813_4130' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4767 [1/1] (0.00ns)   --->   "%sext_ln813_1957 = sext i15 %add_ln813_4130"   --->   Operation 4767 'sext' 'sext_ln813_1957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4768 [1/1] (0.76ns)   --->   "%add_ln813_4131 = add i15 %sext_ln17_1546, i15 %sext_ln17_1556"   --->   Operation 4768 'add' 'add_ln813_4131' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4769 [1/1] (0.00ns)   --->   "%sext_ln813_1958 = sext i15 %add_ln813_4131"   --->   Operation 4769 'sext' 'sext_ln813_1958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4770 [1/1] (0.77ns)   --->   "%add_ln813_4132 = add i16 %sext_ln813_1958, i16 %sext_ln813_1957"   --->   Operation 4770 'add' 'add_ln813_4132' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4771 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4133 = add i16 %add_ln813_4132, i16 %add_ln813_4129"   --->   Operation 4771 'add' 'add_ln813_4133' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4772 [1/1] (0.76ns)   --->   "%add_ln813_4135 = add i15 %sext_ln17_1571, i15 %sext_ln17_1588"   --->   Operation 4772 'add' 'add_ln813_4135' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4773 [1/1] (0.00ns)   --->   "%sext_ln813_1959 = sext i15 %add_ln813_4135"   --->   Operation 4773 'sext' 'sext_ln813_1959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4774 [1/1] (0.76ns)   --->   "%add_ln813_4136 = add i15 %sext_ln17_1639, i15 %sext_ln17_1294"   --->   Operation 4774 'add' 'add_ln813_4136' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4775 [1/1] (0.00ns)   --->   "%sext_ln813_1960 = sext i15 %add_ln813_4136"   --->   Operation 4775 'sext' 'sext_ln813_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4776 [1/1] (0.77ns)   --->   "%add_ln813_4137 = add i16 %sext_ln813_1960, i16 %sext_ln813_1959"   --->   Operation 4776 'add' 'add_ln813_4137' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4777 [1/1] (0.75ns)   --->   "%add_ln813_4138 = add i14 %sext_ln17_1516, i14 %sext_ln17_1286"   --->   Operation 4777 'add' 'add_ln813_4138' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4778 [1/1] (0.00ns)   --->   "%sext_ln813_1961 = sext i14 %add_ln813_4138"   --->   Operation 4778 'sext' 'sext_ln813_1961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4779 [1/1] (0.74ns)   --->   "%add_ln813_4139 = add i13 %sext_ln17_1462, i13 %sext_ln17_1467"   --->   Operation 4779 'add' 'add_ln813_4139' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4780 [1/1] (0.00ns)   --->   "%sext_ln813_1962 = sext i13 %add_ln813_4139"   --->   Operation 4780 'sext' 'sext_ln813_1962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4781 [1/1] (0.76ns)   --->   "%add_ln813_4140 = add i15 %sext_ln813_1962, i15 %sext_ln813_1961"   --->   Operation 4781 'add' 'add_ln813_4140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4782 [1/1] (0.74ns)   --->   "%add_ln813_4142 = add i13 %sext_ln17_1597, i13 %sext_ln17_1616"   --->   Operation 4782 'add' 'add_ln813_4142' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln813_1964 = sext i13 %add_ln813_4142"   --->   Operation 4783 'sext' 'sext_ln813_1964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4784 [1/1] (0.74ns)   --->   "%add_ln813_4143 = add i13 %sext_ln17_1644, i13 %sext_ln17_1659"   --->   Operation 4784 'add' 'add_ln813_4143' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4785 [1/1] (0.00ns)   --->   "%sext_ln813_1965 = sext i13 %add_ln813_4143"   --->   Operation 4785 'sext' 'sext_ln813_1965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4786 [1/1] (0.75ns)   --->   "%add_ln813_4144 = add i14 %sext_ln813_1965, i14 %sext_ln813_1964"   --->   Operation 4786 'add' 'add_ln813_4144' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4787 [1/1] (0.00ns)   --->   "%sext_ln813_1966 = sext i14 %add_ln813_4144"   --->   Operation 4787 'sext' 'sext_ln813_1966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4788 [1/1] (0.73ns)   --->   "%add_ln813_4145 = add i12 %sext_ln17_1402, i12 %sext_ln17_1504"   --->   Operation 4788 'add' 'add_ln813_4145' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4789 [1/1] (0.00ns)   --->   "%sext_ln813_1967 = sext i12 %add_ln813_4145"   --->   Operation 4789 'sext' 'sext_ln813_1967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4790 [1/1] (0.73ns)   --->   "%add_ln813_4146 = add i12 %sext_ln17_1685, i12 3840"   --->   Operation 4790 'add' 'add_ln813_4146' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4791 [1/1] (0.00ns)   --->   "%sext_ln813_1968 = sext i12 %add_ln813_4146"   --->   Operation 4791 'sext' 'sext_ln813_1968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4792 [1/1] (0.74ns)   --->   "%add_ln813_4147 = add i13 %sext_ln813_1968, i13 %sext_ln17_1513"   --->   Operation 4792 'add' 'add_ln813_4147' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4793 [1/1] (0.00ns)   --->   "%sext_ln813_1969 = sext i13 %add_ln813_4147"   --->   Operation 4793 'sext' 'sext_ln813_1969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4794 [1/1] (0.75ns)   --->   "%add_ln813_4148 = add i14 %sext_ln813_1969, i14 %sext_ln813_1967"   --->   Operation 4794 'add' 'add_ln813_4148' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4795 [1/1] (0.00ns)   --->   "%sext_ln813_1970 = sext i14 %add_ln813_4148"   --->   Operation 4795 'sext' 'sext_ln813_1970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4796 [1/1] (0.76ns)   --->   "%add_ln813_4149 = add i15 %sext_ln813_1970, i15 %sext_ln813_1966"   --->   Operation 4796 'add' 'add_ln813_4149' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4153 = add i16 %mult_V_1512, i16 %mult_V_1575"   --->   Operation 4797 'add' 'add_ln813_4153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4798 [1/1] (0.78ns)   --->   "%add_ln813_4154 = add i16 %mult_V_1611, i16 %mult_V_1633"   --->   Operation 4798 'add' 'add_ln813_4154' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4799 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4155 = add i16 %add_ln813_4154, i16 %add_ln813_4153"   --->   Operation 4799 'add' 'add_ln813_4155' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4156 = add i16 %mult_V_1653, i16 %mult_V_1706"   --->   Operation 4800 'add' 'add_ln813_4156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4157 = add i16 %mult_V_1825, i16 %mult_V_1893"   --->   Operation 4801 'add' 'add_ln813_4157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4802 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4158 = add i16 %add_ln813_4157, i16 %mult_V_1807"   --->   Operation 4802 'add' 'add_ln813_4158' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4803 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4159 = add i16 %add_ln813_4158, i16 %add_ln813_4156"   --->   Operation 4803 'add' 'add_ln813_4159' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4804 [1/1] (0.78ns)   --->   "%add_ln813_4161 = add i16 %mult_V_1976, i16 %mult_V_2020"   --->   Operation 4804 'add' 'add_ln813_4161' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4805 [1/1] (0.78ns)   --->   "%add_ln813_4162 = add i16 %mult_V_2065, i16 %mult_V_2094"   --->   Operation 4805 'add' 'add_ln813_4162' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4164 = add i16 %mult_V_2208, i16 %mult_V_2231"   --->   Operation 4806 'add' 'add_ln813_4164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4165 = add i16 %mult_V_2304, i16 %mult_V_2329"   --->   Operation 4807 'add' 'add_ln813_4165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4808 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4166 = add i16 %add_ln813_4165, i16 %mult_V_2298"   --->   Operation 4808 'add' 'add_ln813_4166' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4809 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4167 = add i16 %add_ln813_4166, i16 %add_ln813_4164"   --->   Operation 4809 'add' 'add_ln813_4167' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4170 = add i16 %mult_V_2464, i16 %sext_ln818_418"   --->   Operation 4810 'add' 'add_ln813_4170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4811 [1/1] (0.77ns)   --->   "%add_ln813_4171 = add i16 %sext_ln818_436, i16 %sext_ln818_453"   --->   Operation 4811 'add' 'add_ln813_4171' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4812 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4172 = add i16 %add_ln813_4171, i16 %add_ln813_4170"   --->   Operation 4812 'add' 'add_ln813_4172' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4173 = add i16 %sext_ln818_463, i16 %sext_ln818_475"   --->   Operation 4813 'add' 'add_ln813_4173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4174 = add i16 %sext_ln818_493, i16 %sext_ln818_546"   --->   Operation 4814 'add' 'add_ln813_4174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4815 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4175 = add i16 %add_ln813_4174, i16 %sext_ln818_518"   --->   Operation 4815 'add' 'add_ln813_4175' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4816 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4176 = add i16 %add_ln813_4175, i16 %add_ln813_4173"   --->   Operation 4816 'add' 'add_ln813_4176' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4817 [1/1] (0.77ns)   --->   "%add_ln813_4178 = add i16 %sext_ln818_562, i16 %sext_ln818_563"   --->   Operation 4817 'add' 'add_ln813_4178' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4818 [1/1] (0.77ns)   --->   "%add_ln813_4179 = add i16 %sext_ln818_583, i16 %sext_ln818_635"   --->   Operation 4818 'add' 'add_ln813_4179' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4180 = add i16 %add_ln813_4179, i16 %add_ln813_4178"   --->   Operation 4819 'add' 'add_ln813_4180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4181 = add i16 %sext_ln818_643, i16 %sext_ln818_666"   --->   Operation 4820 'add' 'add_ln813_4181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4182 = add i16 %sext_ln818_719, i16 %sext_ln818_734"   --->   Operation 4821 'add' 'add_ln813_4182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4822 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4183 = add i16 %add_ln813_4182, i16 %sext_ln818_700"   --->   Operation 4822 'add' 'add_ln813_4183' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4823 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4184 = add i16 %add_ln813_4183, i16 %add_ln813_4181"   --->   Operation 4823 'add' 'add_ln813_4184' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4824 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4185 = add i16 %add_ln813_4184, i16 %add_ln813_4180"   --->   Operation 4824 'add' 'add_ln813_4185' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4825 [1/1] (0.77ns)   --->   "%add_ln813_4188 = add i16 %sext_ln818_748, i16 %sext_ln818_752"   --->   Operation 4825 'add' 'add_ln813_4188' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4826 [1/1] (0.76ns)   --->   "%add_ln813_4189 = add i15 %sext_ln17_1291, i15 %sext_ln17_1316"   --->   Operation 4826 'add' 'add_ln813_4189' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4827 [1/1] (0.00ns)   --->   "%sext_ln813_1972 = sext i15 %add_ln813_4189"   --->   Operation 4827 'sext' 'sext_ln813_1972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4190 = add i16 %sext_ln813_1972, i16 %add_ln813_4188"   --->   Operation 4828 'add' 'add_ln813_4190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4829 [1/1] (0.76ns)   --->   "%add_ln813_4191 = add i15 %sext_ln17_1376, i15 %sext_ln17_1450"   --->   Operation 4829 'add' 'add_ln813_4191' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4830 [1/1] (0.00ns)   --->   "%sext_ln813_1973 = sext i15 %add_ln813_4191"   --->   Operation 4830 'sext' 'sext_ln813_1973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4831 [1/1] (0.76ns)   --->   "%add_ln813_4192 = add i15 %sext_ln17_1474, i15 %sext_ln17_1488"   --->   Operation 4831 'add' 'add_ln813_4192' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4832 [1/1] (0.00ns)   --->   "%sext_ln813_1974 = sext i15 %add_ln813_4192"   --->   Operation 4832 'sext' 'sext_ln813_1974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4193 = add i16 %sext_ln813_1974, i16 %sext_ln818_590"   --->   Operation 4833 'add' 'add_ln813_4193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4834 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4194 = add i16 %add_ln813_4193, i16 %sext_ln813_1973"   --->   Operation 4834 'add' 'add_ln813_4194' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4835 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4195 = add i16 %add_ln813_4194, i16 %add_ln813_4190"   --->   Operation 4835 'add' 'add_ln813_4195' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4836 [1/1] (0.76ns)   --->   "%add_ln813_4196 = add i15 %sext_ln17_1528, i15 %sext_ln17_1531"   --->   Operation 4836 'add' 'add_ln813_4196' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4837 [1/1] (0.00ns)   --->   "%sext_ln813_1975 = sext i15 %add_ln813_4196"   --->   Operation 4837 'sext' 'sext_ln813_1975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4838 [1/1] (0.76ns)   --->   "%add_ln813_4197 = add i15 %sext_ln17_1593, i15 %sext_ln17_1623"   --->   Operation 4838 'add' 'add_ln813_4197' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4839 [1/1] (0.00ns)   --->   "%sext_ln813_1976 = sext i15 %add_ln813_4197"   --->   Operation 4839 'sext' 'sext_ln813_1976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4198 = add i16 %sext_ln813_1976, i16 %sext_ln813_1975"   --->   Operation 4840 'add' 'add_ln813_4198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4841 [1/1] (0.76ns)   --->   "%add_ln813_4199 = add i15 %sext_ln17_1655, i15 %sext_ln17_1660"   --->   Operation 4841 'add' 'add_ln813_4199' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4842 [1/1] (0.00ns)   --->   "%sext_ln813_1977 = sext i15 %add_ln813_4199"   --->   Operation 4842 'sext' 'sext_ln813_1977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4843 [1/1] (0.76ns)   --->   "%add_ln813_4200 = add i15 %sext_ln17_1665, i15 %sext_ln17_1373"   --->   Operation 4843 'add' 'add_ln813_4200' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4844 [1/1] (0.00ns)   --->   "%sext_ln813_1978 = sext i15 %add_ln813_4200"   --->   Operation 4844 'sext' 'sext_ln813_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4201 = add i16 %sext_ln813_1978, i16 %sext_ln818_739"   --->   Operation 4845 'add' 'add_ln813_4201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4846 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4202 = add i16 %add_ln813_4201, i16 %sext_ln813_1977"   --->   Operation 4846 'add' 'add_ln813_4202' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4847 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4203 = add i16 %add_ln813_4202, i16 %add_ln813_4198"   --->   Operation 4847 'add' 'add_ln813_4203' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4848 [1/1] (0.75ns)   --->   "%add_ln813_4205 = add i14 %sext_ln17_1446, i14 %sext_ln17_1463"   --->   Operation 4848 'add' 'add_ln813_4205' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4849 [1/1] (0.00ns)   --->   "%sext_ln813_1979 = sext i14 %add_ln813_4205"   --->   Operation 4849 'sext' 'sext_ln813_1979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4850 [1/1] (0.75ns)   --->   "%add_ln813_4206 = add i14 %sext_ln17_1470, i14 %sext_ln17_1509"   --->   Operation 4850 'add' 'add_ln813_4206' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4851 [1/1] (0.00ns)   --->   "%sext_ln813_1980 = sext i14 %add_ln813_4206"   --->   Operation 4851 'sext' 'sext_ln813_1980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4852 [1/1] (0.76ns)   --->   "%add_ln813_4207 = add i15 %sext_ln813_1980, i15 %sext_ln813_1979"   --->   Operation 4852 'add' 'add_ln813_4207' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4853 [1/1] (0.75ns)   --->   "%add_ln813_4208 = add i14 %sext_ln17_1551, i14 %sext_ln17_1579"   --->   Operation 4853 'add' 'add_ln813_4208' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4854 [1/1] (0.00ns)   --->   "%sext_ln813_1982 = sext i14 %add_ln813_4208"   --->   Operation 4854 'sext' 'sext_ln813_1982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4855 [1/1] (0.74ns)   --->   "%add_ln813_4209 = add i13 %sext_ln17_1352, i13 %sext_ln17_1442"   --->   Operation 4855 'add' 'add_ln813_4209' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4856 [1/1] (0.00ns)   --->   "%sext_ln813_1983 = sext i13 %add_ln813_4209"   --->   Operation 4856 'sext' 'sext_ln813_1983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4857 [1/1] (0.75ns)   --->   "%add_ln813_4210 = add i14 %sext_ln813_1983, i14 %sext_ln17_1634"   --->   Operation 4857 'add' 'add_ln813_4210' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln813_1984 = sext i14 %add_ln813_4210"   --->   Operation 4858 'sext' 'sext_ln813_1984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4859 [1/1] (0.76ns)   --->   "%add_ln813_4211 = add i15 %sext_ln813_1984, i15 %sext_ln813_1982"   --->   Operation 4859 'add' 'add_ln813_4211' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4860 [1/1] (0.74ns)   --->   "%add_ln813_4213 = add i13 %sext_ln17_1608, i13 %sext_ln17_1640"   --->   Operation 4860 'add' 'add_ln813_4213' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4861 [1/1] (0.00ns)   --->   "%sext_ln813_1986 = sext i13 %add_ln813_4213"   --->   Operation 4861 'sext' 'sext_ln813_1986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4862 [1/1] (0.74ns)   --->   "%add_ln813_4214 = add i13 %sext_ln17_1650, i13 %sext_ln17_1327"   --->   Operation 4862 'add' 'add_ln813_4214' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4863 [1/1] (0.00ns)   --->   "%sext_ln813_1987 = sext i13 %add_ln813_4214"   --->   Operation 4863 'sext' 'sext_ln813_1987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4864 [1/1] (0.75ns)   --->   "%add_ln813_4215 = add i14 %sext_ln813_1987, i14 %sext_ln813_1986"   --->   Operation 4864 'add' 'add_ln813_4215' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4865 [1/1] (0.00ns)   --->   "%sext_ln813_1988 = sext i14 %add_ln813_4215"   --->   Operation 4865 'sext' 'sext_ln813_1988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4866 [1/1] (0.73ns)   --->   "%add_ln813_4216 = add i12 %sext_ln17_1415, i12 %sext_ln17_1598"   --->   Operation 4866 'add' 'add_ln813_4216' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4867 [1/1] (0.00ns)   --->   "%sext_ln813_1989 = sext i12 %add_ln813_4216"   --->   Operation 4867 'sext' 'sext_ln813_1989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4868 [1/1] (0.73ns)   --->   "%add_ln813_4217 = add i12 %sext_ln17_1645, i12 448"   --->   Operation 4868 'add' 'add_ln813_4217' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4869 [1/1] (0.00ns)   --->   "%sext_ln813_1990 = sext i12 %add_ln813_4217"   --->   Operation 4869 'sext' 'sext_ln813_1990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4870 [1/1] (0.74ns)   --->   "%add_ln813_4218 = add i13 %sext_ln813_1990, i13 %sext_ln17_1613"   --->   Operation 4870 'add' 'add_ln813_4218' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4871 [1/1] (0.00ns)   --->   "%sext_ln813_1991 = sext i13 %add_ln813_4218"   --->   Operation 4871 'sext' 'sext_ln813_1991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4872 [1/1] (0.75ns)   --->   "%add_ln813_4219 = add i14 %sext_ln813_1991, i14 %sext_ln813_1989"   --->   Operation 4872 'add' 'add_ln813_4219' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4873 [1/1] (0.00ns)   --->   "%sext_ln813_1992 = sext i14 %add_ln813_4219"   --->   Operation 4873 'sext' 'sext_ln813_1992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4874 [1/1] (0.76ns)   --->   "%add_ln813_4220 = add i15 %sext_ln813_1992, i15 %sext_ln813_1988"   --->   Operation 4874 'add' 'add_ln813_4220' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4224 = add i16 %mult_V_1514, i16 %mult_V_1522"   --->   Operation 4875 'add' 'add_ln813_4224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4876 [1/1] (0.78ns)   --->   "%add_ln813_4225 = add i16 %mult_V_1538, i16 %mult_V_1593"   --->   Operation 4876 'add' 'add_ln813_4225' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4877 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4226 = add i16 %add_ln813_4225, i16 %add_ln813_4224"   --->   Operation 4877 'add' 'add_ln813_4226' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4227 = add i16 %mult_V_1707, i16 %mult_V_1711"   --->   Operation 4878 'add' 'add_ln813_4227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4228 = add i16 %mult_V_1832, i16 %mult_V_1841"   --->   Operation 4879 'add' 'add_ln813_4228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4880 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4229 = add i16 %add_ln813_4228, i16 %mult_V_1763"   --->   Operation 4880 'add' 'add_ln813_4229' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4881 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4230 = add i16 %add_ln813_4229, i16 %add_ln813_4227"   --->   Operation 4881 'add' 'add_ln813_4230' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4882 [1/1] (0.78ns)   --->   "%add_ln813_4232 = add i16 %mult_V_1859, i16 %mult_V_1867"   --->   Operation 4882 'add' 'add_ln813_4232' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4233 = add i16 %mult_V_1886, i16 %mult_V_1903"   --->   Operation 4883 'add' 'add_ln813_4233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4884 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4234 = add i16 %add_ln813_4233, i16 %mult_V_1871"   --->   Operation 4884 'add' 'add_ln813_4234' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4236 = add i16 %mult_V_1916, i16 %mult_V_1971"   --->   Operation 4885 'add' 'add_ln813_4236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4237 = add i16 %mult_V_2046, i16 %mult_V_2113"   --->   Operation 4886 'add' 'add_ln813_4237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4887 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4238 = add i16 %add_ln813_4237, i16 %mult_V_2026"   --->   Operation 4887 'add' 'add_ln813_4238' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4888 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4239 = add i16 %add_ln813_4238, i16 %add_ln813_4236"   --->   Operation 4888 'add' 'add_ln813_4239' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4242 = add i16 %mult_V_2119, i16 %mult_V_2178"   --->   Operation 4889 'add' 'add_ln813_4242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4890 [1/1] (0.78ns)   --->   "%add_ln813_4243 = add i16 %mult_V_2189, i16 %mult_V_2231"   --->   Operation 4890 'add' 'add_ln813_4243' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4891 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4244 = add i16 %add_ln813_4243, i16 %add_ln813_4242"   --->   Operation 4891 'add' 'add_ln813_4244' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4245 = add i16 %mult_V_2243, i16 %mult_V_2280"   --->   Operation 4892 'add' 'add_ln813_4245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4246 = add i16 %mult_V_2340, i16 %mult_V_2351"   --->   Operation 4893 'add' 'add_ln813_4246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4894 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4247 = add i16 %add_ln813_4246, i16 %mult_V_2322"   --->   Operation 4894 'add' 'add_ln813_4247' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4895 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4248 = add i16 %add_ln813_4247, i16 %add_ln813_4245"   --->   Operation 4895 'add' 'add_ln813_4248' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4896 [1/1] (0.78ns)   --->   "%add_ln813_4250 = add i16 %mult_V_2362, i16 %mult_V_2392"   --->   Operation 4896 'add' 'add_ln813_4250' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4251 = add i16 %mult_V_2453, i16 %sext_ln818_454"   --->   Operation 4897 'add' 'add_ln813_4251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4898 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4252 = add i16 %add_ln813_4251, i16 %mult_V_2444"   --->   Operation 4898 'add' 'add_ln813_4252' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4253 = add i16 %add_ln813_4252, i16 %add_ln813_4250"   --->   Operation 4899 'add' 'add_ln813_4253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4254 = add i16 %sext_ln818_460, i16 %sext_ln818_474"   --->   Operation 4900 'add' 'add_ln813_4254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4255 = add i16 %sext_ln818_534, i16 %sext_ln818_539"   --->   Operation 4901 'add' 'add_ln813_4255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4902 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4256 = add i16 %add_ln813_4255, i16 %sext_ln818_527"   --->   Operation 4902 'add' 'add_ln813_4256' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4903 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4257 = add i16 %add_ln813_4256, i16 %add_ln813_4254"   --->   Operation 4903 'add' 'add_ln813_4257' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4904 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4258 = add i16 %add_ln813_4257, i16 %add_ln813_4253"   --->   Operation 4904 'add' 'add_ln813_4258' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4905 [1/1] (0.77ns)   --->   "%add_ln813_4261 = add i16 %sext_ln818_512, i16 %sext_ln818_566"   --->   Operation 4905 'add' 'add_ln813_4261' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4906 [1/1] (0.77ns)   --->   "%add_ln813_4262 = add i16 %sext_ln818_523, i16 %sext_ln818_591"   --->   Operation 4906 'add' 'add_ln813_4262' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4263 = add i16 %add_ln813_4262, i16 %add_ln813_4261"   --->   Operation 4907 'add' 'add_ln813_4263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4264 = add i16 %sext_ln818_611, i16 %sext_ln818_549"   --->   Operation 4908 'add' 'add_ln813_4264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4265 = add i16 %sext_ln818_652, i16 %sext_ln818_661"   --->   Operation 4909 'add' 'add_ln813_4265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4910 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4266 = add i16 %add_ln813_4265, i16 %sext_ln818_638"   --->   Operation 4910 'add' 'add_ln813_4266' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4911 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4267 = add i16 %add_ln813_4266, i16 %add_ln813_4264"   --->   Operation 4911 'add' 'add_ln813_4267' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4912 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4268 = add i16 %add_ln813_4267, i16 %add_ln813_4263"   --->   Operation 4912 'add' 'add_ln813_4268' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4913 [1/1] (0.77ns)   --->   "%add_ln813_4269 = add i16 %sext_ln818_665, i16 %sext_ln818_712"   --->   Operation 4913 'add' 'add_ln813_4269' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4914 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4270 = add i16 %sext_ln818_735, i16 %sext_ln818_741"   --->   Operation 4914 'add' 'add_ln813_4270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4915 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4271 = add i16 %add_ln813_4270, i16 %sext_ln818_730"   --->   Operation 4915 'add' 'add_ln813_4271' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4272 = add i16 %add_ln813_4271, i16 %add_ln813_4269"   --->   Operation 4916 'add' 'add_ln813_4272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4273 = add i16 %sext_ln818_744, i16 %sext_ln818_745"   --->   Operation 4917 'add' 'add_ln813_4273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4274 = add i16 %sext_ln818_757, i16 %sext_ln818_419"   --->   Operation 4918 'add' 'add_ln813_4274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4919 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4275 = add i16 %add_ln813_4274, i16 %sext_ln818_749"   --->   Operation 4919 'add' 'add_ln813_4275' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4920 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4276 = add i16 %add_ln813_4275, i16 %add_ln813_4273"   --->   Operation 4920 'add' 'add_ln813_4276' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4921 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4277 = add i16 %add_ln813_4276, i16 %add_ln813_4272"   --->   Operation 4921 'add' 'add_ln813_4277' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4922 [1/1] (0.76ns)   --->   "%add_ln813_4279 = add i15 %sext_ln17_1296, i15 %sext_ln17_1317"   --->   Operation 4922 'add' 'add_ln813_4279' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4923 [1/1] (0.00ns)   --->   "%sext_ln813_1994 = sext i15 %add_ln813_4279"   --->   Operation 4923 'sext' 'sext_ln813_1994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4924 [1/1] (0.76ns)   --->   "%add_ln813_4280 = add i15 %sext_ln17_1510, i15 %sext_ln17_1577"   --->   Operation 4924 'add' 'add_ln813_4280' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4925 [1/1] (0.00ns)   --->   "%sext_ln813_1995 = sext i15 %add_ln813_4280"   --->   Operation 4925 'sext' 'sext_ln813_1995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4281 = add i16 %sext_ln813_1995, i16 %sext_ln818_499"   --->   Operation 4926 'add' 'add_ln813_4281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4927 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4282 = add i16 %add_ln813_4281, i16 %sext_ln813_1994"   --->   Operation 4927 'add' 'add_ln813_4282' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4928 [1/1] (0.76ns)   --->   "%add_ln813_4283 = add i15 %sext_ln17_1595, i15 %sext_ln17_1385"   --->   Operation 4928 'add' 'add_ln813_4283' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4929 [1/1] (0.00ns)   --->   "%sext_ln813_1996 = sext i15 %add_ln813_4283"   --->   Operation 4929 'sext' 'sext_ln813_1996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4930 [1/1] (0.74ns)   --->   "%add_ln813_4284 = add i13 %sext_ln17_1292, i13 %sext_ln17_1346"   --->   Operation 4930 'add' 'add_ln813_4284' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4931 [1/1] (0.00ns)   --->   "%sext_ln813_1997 = sext i13 %add_ln813_4284"   --->   Operation 4931 'sext' 'sext_ln813_1997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4932 [1/1] (0.75ns)   --->   "%add_ln813_4285 = add i14 %sext_ln813_1997, i14 %sext_ln17_1599"   --->   Operation 4932 'add' 'add_ln813_4285' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4933 [1/1] (0.00ns)   --->   "%sext_ln813_1998 = sext i14 %add_ln813_4285"   --->   Operation 4933 'sext' 'sext_ln813_1998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4934 [1/1] (0.77ns)   --->   "%add_ln813_4286 = add i16 %sext_ln813_1998, i16 %sext_ln813_1996"   --->   Operation 4934 'add' 'add_ln813_4286' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4935 [1/1] (0.74ns)   --->   "%add_ln813_4288 = add i13 %sext_ln17_1369, i13 %sext_ln17_1506"   --->   Operation 4935 'add' 'add_ln813_4288' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4936 [1/1] (0.00ns)   --->   "%sext_ln813_1999 = sext i13 %add_ln813_4288"   --->   Operation 4936 'sext' 'sext_ln813_1999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4937 [1/1] (0.74ns)   --->   "%add_ln813_4289 = add i13 %sext_ln17_1624, i13 %sext_ln17_1413"   --->   Operation 4937 'add' 'add_ln813_4289' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4938 [1/1] (0.00ns)   --->   "%sext_ln813_2000 = sext i13 %add_ln813_4289"   --->   Operation 4938 'sext' 'sext_ln813_2000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4939 [1/1] (0.75ns)   --->   "%add_ln813_4290 = add i14 %sext_ln813_2000, i14 %sext_ln17_1537"   --->   Operation 4939 'add' 'add_ln813_4290' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4940 [1/1] (0.00ns)   --->   "%sext_ln813_2001 = sext i14 %add_ln813_4290"   --->   Operation 4940 'sext' 'sext_ln813_2001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4291 = add i15 %sext_ln813_2001, i15 %sext_ln813_1999"   --->   Operation 4941 'add' 'add_ln813_4291' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4942 [1/1] (0.73ns)   --->   "%add_ln813_4292 = add i12 %sext_ln17_1523, i12 %sext_ln17_1560"   --->   Operation 4942 'add' 'add_ln813_4292' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4943 [1/1] (0.00ns)   --->   "%sext_ln813_2002 = sext i12 %add_ln813_4292"   --->   Operation 4943 'sext' 'sext_ln813_2002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4944 [1/1] (0.73ns)   --->   "%add_ln813_4293 = add i12 %sext_ln17_1683, i12 288"   --->   Operation 4944 'add' 'add_ln813_4293' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4945 [1/1] (0.00ns)   --->   "%sext_ln813_2003 = sext i12 %add_ln813_4293"   --->   Operation 4945 'sext' 'sext_ln813_2003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4946 [1/1] (0.74ns)   --->   "%add_ln813_4294 = add i13 %sext_ln813_2003, i13 %sext_ln17_1573"   --->   Operation 4946 'add' 'add_ln813_4294' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4947 [1/1] (0.00ns)   --->   "%sext_ln813_2004 = sext i13 %add_ln813_4294"   --->   Operation 4947 'sext' 'sext_ln813_2004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4948 [1/1] (0.75ns)   --->   "%add_ln813_4295 = add i14 %sext_ln813_2004, i14 %sext_ln813_2002"   --->   Operation 4948 'add' 'add_ln813_4295' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4949 [1/1] (0.00ns)   --->   "%sext_ln813_2005 = sext i14 %add_ln813_4295"   --->   Operation 4949 'sext' 'sext_ln813_2005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4950 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_4296 = add i15 %sext_ln813_2005, i15 %add_ln813_4291"   --->   Operation 4950 'add' 'add_ln813_4296' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4300 = add i16 %mult_V_1656, i16 %mult_V_1664"   --->   Operation 4951 'add' 'add_ln813_4300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4952 [1/1] (0.78ns)   --->   "%add_ln813_4301 = add i16 %mult_V_1674, i16 %mult_V_1787"   --->   Operation 4952 'add' 'add_ln813_4301' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4953 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4302 = add i16 %add_ln813_4301, i16 %add_ln813_4300"   --->   Operation 4953 'add' 'add_ln813_4302' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4303 = add i16 %mult_V_1793, i16 %mult_V_2020"   --->   Operation 4954 'add' 'add_ln813_4303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4304 = add i16 %mult_V_2197, i16 %sext_ln818_408"   --->   Operation 4955 'add' 'add_ln813_4304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4956 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4305 = add i16 %add_ln813_4304, i16 %mult_V_2163"   --->   Operation 4956 'add' 'add_ln813_4305' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4957 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4306 = add i16 %add_ln813_4305, i16 %add_ln813_4303"   --->   Operation 4957 'add' 'add_ln813_4306' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4958 [1/1] (0.77ns)   --->   "%add_ln813_4308 = add i16 %sext_ln818_421, i16 %sext_ln818_423"   --->   Operation 4958 'add' 'add_ln813_4308' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4959 [1/1] (0.77ns)   --->   "%add_ln813_4309 = add i16 %sext_ln818_427, i16 %sext_ln818_433"   --->   Operation 4959 'add' 'add_ln813_4309' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4310 = add i16 %add_ln813_4309, i16 %add_ln813_4308"   --->   Operation 4960 'add' 'add_ln813_4310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4311 = add i16 %sext_ln818_441, i16 %sext_ln818_445"   --->   Operation 4961 'add' 'add_ln813_4311' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4312 = add i16 %sext_ln818_480, i16 %sext_ln818_571"   --->   Operation 4962 'add' 'add_ln813_4312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4963 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4313 = add i16 %add_ln813_4312, i16 %sext_ln818_464"   --->   Operation 4963 'add' 'add_ln813_4313' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4964 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4314 = add i16 %add_ln813_4313, i16 %add_ln813_4311"   --->   Operation 4964 'add' 'add_ln813_4314' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4965 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4315 = add i16 %add_ln813_4314, i16 %add_ln813_4310"   --->   Operation 4965 'add' 'add_ln813_4315' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4317 = add i16 %sext_ln818_576, i16 %sext_ln818_595"   --->   Operation 4966 'add' 'add_ln813_4317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4967 [1/1] (0.77ns)   --->   "%add_ln813_4318 = add i16 %sext_ln818_538, i16 %sext_ln818_636"   --->   Operation 4967 'add' 'add_ln813_4318' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4968 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4319 = add i16 %add_ln813_4318, i16 %add_ln813_4317"   --->   Operation 4968 'add' 'add_ln813_4319' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4320 = add i16 %sext_ln818_639, i16 %sext_ln818_653"   --->   Operation 4969 'add' 'add_ln813_4320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4321 = add i16 %sext_ln818_692, i16 %sext_ln818_706"   --->   Operation 4970 'add' 'add_ln813_4321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4971 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4322 = add i16 %add_ln813_4321, i16 %sext_ln818_658"   --->   Operation 4971 'add' 'add_ln813_4322' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4972 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4323 = add i16 %add_ln813_4322, i16 %add_ln813_4320"   --->   Operation 4972 'add' 'add_ln813_4323' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4973 [1/1] (0.77ns)   --->   "%add_ln813_4325 = add i16 %sext_ln818_721, i16 %sext_ln818_726"   --->   Operation 4973 'add' 'add_ln813_4325' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4974 [1/1] (0.76ns)   --->   "%add_ln813_4326 = add i15 %sext_ln17_1297, i15 %sext_ln17_1304"   --->   Operation 4974 'add' 'add_ln813_4326' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4975 [1/1] (0.00ns)   --->   "%sext_ln813_2007 = sext i15 %add_ln813_4326"   --->   Operation 4975 'sext' 'sext_ln813_2007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4976 [1/1] (0.77ns)   --->   "%add_ln813_4327 = add i16 %sext_ln813_2007, i16 %sext_ln818_428"   --->   Operation 4976 'add' 'add_ln813_4327' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4977 [1/1] (0.76ns)   --->   "%add_ln813_4329 = add i15 %sext_ln17_1307, i15 %sext_ln17_1331"   --->   Operation 4977 'add' 'add_ln813_4329' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4978 [1/1] (0.00ns)   --->   "%sext_ln813_2008 = sext i15 %add_ln813_4329"   --->   Operation 4978 'sext' 'sext_ln813_2008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4979 [1/1] (0.76ns)   --->   "%add_ln813_4330 = add i15 %sext_ln17_1378, i15 %sext_ln17_1382"   --->   Operation 4979 'add' 'add_ln813_4330' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4980 [1/1] (0.00ns)   --->   "%sext_ln813_2009 = sext i15 %add_ln813_4330"   --->   Operation 4980 'sext' 'sext_ln813_2009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4331 = add i16 %sext_ln813_2009, i16 %sext_ln818_497"   --->   Operation 4981 'add' 'add_ln813_4331' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4982 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4332 = add i16 %add_ln813_4331, i16 %sext_ln813_2008"   --->   Operation 4982 'add' 'add_ln813_4332' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4983 [1/1] (0.76ns)   --->   "%add_ln813_4336 = add i15 %sext_ln17_1419, i15 %sext_ln17_1436"   --->   Operation 4983 'add' 'add_ln813_4336' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4984 [1/1] (0.00ns)   --->   "%sext_ln813_2010 = sext i15 %add_ln813_4336"   --->   Operation 4984 'sext' 'sext_ln813_2010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4985 [1/1] (0.76ns)   --->   "%add_ln813_4337 = add i15 %sext_ln17_1444, i15 %sext_ln17_1447"   --->   Operation 4985 'add' 'add_ln813_4337' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4986 [1/1] (0.00ns)   --->   "%sext_ln813_2011 = sext i15 %add_ln813_4337"   --->   Operation 4986 'sext' 'sext_ln813_2011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4338 = add i16 %sext_ln813_2011, i16 %sext_ln813_2010"   --->   Operation 4987 'add' 'add_ln813_4338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4988 [1/1] (0.76ns)   --->   "%add_ln813_4339 = add i15 %sext_ln17_1457, i15 %sext_ln17_1464"   --->   Operation 4988 'add' 'add_ln813_4339' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4989 [1/1] (0.00ns)   --->   "%sext_ln813_2012 = sext i15 %add_ln813_4339"   --->   Operation 4989 'sext' 'sext_ln813_2012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4990 [1/1] (0.76ns)   --->   "%add_ln813_4340 = add i15 %sext_ln17_1480, i15 %sext_ln17_1493"   --->   Operation 4990 'add' 'add_ln813_4340' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4991 [1/1] (0.00ns)   --->   "%sext_ln813_2013 = sext i15 %add_ln813_4340"   --->   Operation 4991 'sext' 'sext_ln813_2013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4341 = add i16 %sext_ln813_2013, i16 %sext_ln818_592"   --->   Operation 4992 'add' 'add_ln813_4341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4993 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4342 = add i16 %add_ln813_4341, i16 %sext_ln813_2012"   --->   Operation 4993 'add' 'add_ln813_4342' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4994 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4343 = add i16 %add_ln813_4342, i16 %add_ln813_4338"   --->   Operation 4994 'add' 'add_ln813_4343' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4995 [1/1] (0.76ns)   --->   "%add_ln813_4344 = add i15 %sext_ln17_1519, i15 %sext_ln17_1528"   --->   Operation 4995 'add' 'add_ln813_4344' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4996 [1/1] (0.00ns)   --->   "%sext_ln813_2014 = sext i15 %add_ln813_4344"   --->   Operation 4996 'sext' 'sext_ln813_2014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4997 [1/1] (0.76ns)   --->   "%add_ln813_4345 = add i15 %sext_ln17_1539, i15 %sext_ln17_1557"   --->   Operation 4997 'add' 'add_ln813_4345' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4998 [1/1] (0.00ns)   --->   "%sext_ln813_2015 = sext i15 %add_ln813_4345"   --->   Operation 4998 'sext' 'sext_ln813_2015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4346 = add i16 %sext_ln813_2015, i16 %sext_ln813_2014"   --->   Operation 4999 'add' 'add_ln813_4346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5000 [1/1] (0.76ns)   --->   "%add_ln813_4347 = add i15 %sext_ln17_1574, i15 %sext_ln17_1581"   --->   Operation 5000 'add' 'add_ln813_4347' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5001 [1/1] (0.00ns)   --->   "%sext_ln813_2016 = sext i15 %add_ln813_4347"   --->   Operation 5001 'sext' 'sext_ln813_2016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4348 = add i16 %sext_ln813_1876, i16 %sext_ln818_698"   --->   Operation 5002 'add' 'add_ln813_4348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5003 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4349 = add i16 %add_ln813_4348, i16 %sext_ln813_2016"   --->   Operation 5003 'add' 'add_ln813_4349' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5004 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4350 = add i16 %add_ln813_4349, i16 %add_ln813_4346"   --->   Operation 5004 'add' 'add_ln813_4350' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5005 [1/1] (0.76ns)   --->   "%add_ln813_4352 = add i15 %sext_ln17_1625, i15 %sext_ln17_1628"   --->   Operation 5005 'add' 'add_ln813_4352' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln813_2017 = sext i15 %add_ln813_4352"   --->   Operation 5006 'sext' 'sext_ln813_2017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5007 [1/1] (0.76ns)   --->   "%add_ln813_4353 = add i15 %sext_ln17_1658, i15 %sext_ln17_1679"   --->   Operation 5007 'add' 'add_ln813_4353' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5008 [1/1] (0.00ns)   --->   "%sext_ln813_2018 = sext i15 %add_ln813_4353"   --->   Operation 5008 'sext' 'sext_ln813_2018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5009 [1/1] (0.77ns)   --->   "%add_ln813_4354 = add i16 %sext_ln813_2018, i16 %sext_ln813_2017"   --->   Operation 5009 'add' 'add_ln813_4354' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5010 [1/1] (0.76ns)   --->   "%add_ln813_4355 = add i15 %sext_ln17_1686, i15 %sext_ln17_1347"   --->   Operation 5010 'add' 'add_ln813_4355' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5011 [1/1] (0.00ns)   --->   "%sext_ln813_2019 = sext i15 %add_ln813_4355"   --->   Operation 5011 'sext' 'sext_ln813_2019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5012 [1/1] (0.74ns)   --->   "%add_ln813_4356 = add i13 %sext_ln17_1323, i13 %sext_ln17_1386"   --->   Operation 5012 'add' 'add_ln813_4356' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5013 [1/1] (0.00ns)   --->   "%sext_ln813_2020 = sext i13 %add_ln813_4356"   --->   Operation 5013 'sext' 'sext_ln813_2020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5014 [1/1] (0.75ns)   --->   "%add_ln813_4357 = add i14 %sext_ln813_2020, i14 %sext_ln17_1362"   --->   Operation 5014 'add' 'add_ln813_4357' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5015 [1/1] (0.00ns)   --->   "%sext_ln813_2021 = sext i14 %add_ln813_4357"   --->   Operation 5015 'sext' 'sext_ln813_2021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5016 [1/1] (0.77ns)   --->   "%add_ln813_4358 = add i16 %sext_ln813_2021, i16 %sext_ln813_2019"   --->   Operation 5016 'add' 'add_ln813_4358' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5017 [1/1] (0.74ns)   --->   "%add_ln813_4360 = add i13 %sext_ln17_1408, i13 %sext_ln17_1524"   --->   Operation 5017 'add' 'add_ln813_4360' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5018 [1/1] (0.00ns)   --->   "%sext_ln813_2022 = sext i13 %add_ln813_4360"   --->   Operation 5018 'sext' 'sext_ln813_2022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5019 [1/1] (0.74ns)   --->   "%add_ln813_4361 = add i13 %sext_ln17_1675, i13 %sext_ln17_1313"   --->   Operation 5019 'add' 'add_ln813_4361' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5020 [1/1] (0.00ns)   --->   "%sext_ln813_2023 = sext i13 %add_ln813_4361"   --->   Operation 5020 'sext' 'sext_ln813_2023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5021 [1/1] (0.75ns)   --->   "%add_ln813_4362 = add i14 %sext_ln813_2023, i14 %sext_ln17_1632"   --->   Operation 5021 'add' 'add_ln813_4362' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln813_2024 = sext i14 %add_ln813_4362"   --->   Operation 5022 'sext' 'sext_ln813_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4363 = add i15 %sext_ln813_2024, i15 %sext_ln813_2022"   --->   Operation 5023 'add' 'add_ln813_4363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5024 [1/1] (0.73ns)   --->   "%add_ln813_4364 = add i12 %sext_ln17_1424, i12 %sext_ln17_1454"   --->   Operation 5024 'add' 'add_ln813_4364' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5025 [1/1] (0.00ns)   --->   "%sext_ln813_2025 = sext i12 %add_ln813_4364"   --->   Operation 5025 'sext' 'sext_ln813_2025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5026 [1/1] (0.73ns)   --->   "%add_ln813_4365 = add i12 %sext_ln17_1645, i12 3872"   --->   Operation 5026 'add' 'add_ln813_4365' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5027 [1/1] (0.00ns)   --->   "%sext_ln813_2026 = sext i12 %add_ln813_4365"   --->   Operation 5027 'sext' 'sext_ln813_2026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5028 [1/1] (0.74ns)   --->   "%add_ln813_4366 = add i13 %sext_ln813_2026, i13 %sext_ln17_1513"   --->   Operation 5028 'add' 'add_ln813_4366' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5029 [1/1] (0.00ns)   --->   "%sext_ln813_2027 = sext i13 %add_ln813_4366"   --->   Operation 5029 'sext' 'sext_ln813_2027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5030 [1/1] (0.75ns)   --->   "%add_ln813_4367 = add i14 %sext_ln813_2027, i14 %sext_ln813_2025"   --->   Operation 5030 'add' 'add_ln813_4367' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5031 [1/1] (0.00ns)   --->   "%sext_ln813_2028 = sext i14 %add_ln813_4367"   --->   Operation 5031 'sext' 'sext_ln813_2028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5032 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_4368 = add i15 %sext_ln813_2028, i15 %add_ln813_4363"   --->   Operation 5032 'add' 'add_ln813_4368' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5033 [1/1] (0.74ns)   --->   "%add_ln813_4372 = add i13 %sext_ln17_341, i13 7968"   --->   Operation 5033 'add' 'add_ln813_4372' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5034 [1/1] (0.00ns)   --->   "%sext_ln813_2030 = sext i13 %add_ln813_4372"   --->   Operation 5034 'sext' 'sext_ln813_2030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4373 = add i16 %mult_V_1734, i16 %mult_V_1780"   --->   Operation 5035 'add' 'add_ln813_4373' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5036 [1/1] (0.78ns)   --->   "%add_ln813_4374 = add i16 %mult_V_2012, i16 %mult_V_2055"   --->   Operation 5036 'add' 'add_ln813_4374' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5037 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4375 = add i16 %add_ln813_4374, i16 %add_ln813_4373"   --->   Operation 5037 'add' 'add_ln813_4375' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4376 = add i16 %mult_V_2291, i16 %mult_V_2299"   --->   Operation 5038 'add' 'add_ln813_4376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5039 [1/1] (0.78ns)   --->   "%add_ln813_4377 = add i16 %mult_V_2357, i16 %mult_V_2372"   --->   Operation 5039 'add' 'add_ln813_4377' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5040 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4378 = add i16 %add_ln813_4377, i16 %add_ln813_4376"   --->   Operation 5040 'add' 'add_ln813_4378' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5041 [1/1] (0.78ns)   --->   "%add_ln813_4380 = add i16 %mult_V_2386, i16 %sext_ln818_430"   --->   Operation 5041 'add' 'add_ln813_4380' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5042 [1/1] (0.77ns)   --->   "%add_ln813_4381 = add i16 %sext_ln818_431, i16 %sext_ln818_434"   --->   Operation 5042 'add' 'add_ln813_4381' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4382 = add i16 %add_ln813_4381, i16 %add_ln813_4380"   --->   Operation 5043 'add' 'add_ln813_4382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4383 = add i16 %sext_ln818_435, i16 %sext_ln818_444"   --->   Operation 5044 'add' 'add_ln813_4383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4384 = add i16 %sext_ln818_484, i16 %sext_ln818_489"   --->   Operation 5045 'add' 'add_ln813_4384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5046 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4385 = add i16 %add_ln813_4384, i16 %sext_ln818_452"   --->   Operation 5046 'add' 'add_ln813_4385' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5047 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4386 = add i16 %add_ln813_4385, i16 %add_ln813_4383"   --->   Operation 5047 'add' 'add_ln813_4386' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5048 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4387 = add i16 %add_ln813_4386, i16 %add_ln813_4382"   --->   Operation 5048 'add' 'add_ln813_4387' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4389 = add i16 %sext_ln818_491, i16 %sext_ln818_506"   --->   Operation 5049 'add' 'add_ln813_4389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5050 [1/1] (0.77ns)   --->   "%add_ln813_4390 = add i16 %sext_ln818_534, i16 %sext_ln818_559"   --->   Operation 5050 'add' 'add_ln813_4390' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5051 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4391 = add i16 %add_ln813_4390, i16 %add_ln813_4389"   --->   Operation 5051 'add' 'add_ln813_4391' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4392 = add i16 %sext_ln818_572, i16 %sext_ln818_574"   --->   Operation 5052 'add' 'add_ln813_4392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4393 = add i16 %sext_ln818_582, i16 %sext_ln818_613"   --->   Operation 5053 'add' 'add_ln813_4393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5054 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4394 = add i16 %add_ln813_4393, i16 %sext_ln818_576"   --->   Operation 5054 'add' 'add_ln813_4394' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5055 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4395 = add i16 %add_ln813_4394, i16 %add_ln813_4392"   --->   Operation 5055 'add' 'add_ln813_4395' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5056 [1/1] (0.77ns)   --->   "%add_ln813_4397 = add i16 %sext_ln818_627, i16 %sext_ln818_662"   --->   Operation 5056 'add' 'add_ln813_4397' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5057 [1/1] (0.77ns)   --->   "%add_ln813_4398 = add i16 %sext_ln818_672, i16 %sext_ln818_690"   --->   Operation 5057 'add' 'add_ln813_4398' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4399 = add i16 %add_ln813_4398, i16 %add_ln813_4397"   --->   Operation 5058 'add' 'add_ln813_4399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4400 = add i16 %sext_ln818_694, i16 %sext_ln818_709"   --->   Operation 5059 'add' 'add_ln813_4400' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4401 = add i16 %sext_ln818_743, i16 %sext_ln818_758"   --->   Operation 5060 'add' 'add_ln813_4401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5061 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4402 = add i16 %add_ln813_4401, i16 %sext_ln818_713"   --->   Operation 5061 'add' 'add_ln813_4402' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5062 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4403 = add i16 %add_ln813_4402, i16 %add_ln813_4400"   --->   Operation 5062 'add' 'add_ln813_4403' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5063 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4404 = add i16 %add_ln813_4403, i16 %add_ln813_4399"   --->   Operation 5063 'add' 'add_ln813_4404' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5064 [1/1] (0.76ns)   --->   "%add_ln813_4407 = add i15 %sext_ln17_1302, i15 %sext_ln17_1310"   --->   Operation 5064 'add' 'add_ln813_4407' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5065 [1/1] (0.00ns)   --->   "%sext_ln813_2031 = sext i15 %add_ln813_4407"   --->   Operation 5065 'sext' 'sext_ln813_2031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5066 [1/1] (0.76ns)   --->   "%add_ln813_4408 = add i15 %sext_ln17_1318, i15 %sext_ln17_1341"   --->   Operation 5066 'add' 'add_ln813_4408' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5067 [1/1] (0.00ns)   --->   "%sext_ln813_2032 = sext i15 %add_ln813_4408"   --->   Operation 5067 'sext' 'sext_ln813_2032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4409 = add i16 %sext_ln813_2032, i16 %sext_ln813_2031"   --->   Operation 5068 'add' 'add_ln813_4409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5069 [1/1] (0.76ns)   --->   "%add_ln813_4410 = add i15 %sext_ln17_1366, i15 %sext_ln17_1398"   --->   Operation 5069 'add' 'add_ln813_4410' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5070 [1/1] (0.00ns)   --->   "%sext_ln813_2033 = sext i15 %add_ln813_4410"   --->   Operation 5070 'sext' 'sext_ln813_2033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5071 [1/1] (0.76ns)   --->   "%add_ln813_4411 = add i15 %sext_ln17_1529, i15 %sext_ln17_1532"   --->   Operation 5071 'add' 'add_ln813_4411' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5072 [1/1] (0.00ns)   --->   "%sext_ln813_2034 = sext i15 %add_ln813_4411"   --->   Operation 5072 'sext' 'sext_ln813_2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4412 = add i16 %sext_ln813_2034, i16 %sext_ln818_621"   --->   Operation 5073 'add' 'add_ln813_4412' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5074 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4413 = add i16 %add_ln813_4412, i16 %sext_ln813_2033"   --->   Operation 5074 'add' 'add_ln813_4413' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5075 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4414 = add i16 %add_ln813_4413, i16 %add_ln813_4409"   --->   Operation 5075 'add' 'add_ln813_4414' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5076 [1/1] (0.76ns)   --->   "%add_ln813_4415 = add i15 %sext_ln17_1540, i15 %sext_ln17_1558"   --->   Operation 5076 'add' 'add_ln813_4415' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5077 [1/1] (0.76ns)   --->   "%add_ln813_4416 = add i15 %sext_ln17_1657, i15 %sext_ln17_1672"   --->   Operation 5077 'add' 'add_ln813_4416' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5078 [1/1] (0.75ns)   --->   "%add_ln813_4418 = add i14 %sext_ln813_2030, i14 %sext_ln17_1343"   --->   Operation 5078 'add' 'add_ln813_4418' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5079 [1/1] (0.00ns)   --->   "%sext_ln813_2037 = sext i14 %add_ln813_4418"   --->   Operation 5079 'sext' 'sext_ln813_2037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5080 [1/1] (0.75ns)   --->   "%add_ln813_4419 = add i14 %sext_ln17_1437, i14 %sext_ln17_1481"   --->   Operation 5080 'add' 'add_ln813_4419' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5081 [1/1] (0.00ns)   --->   "%sext_ln813_2038 = sext i14 %add_ln813_4419"   --->   Operation 5081 'sext' 'sext_ln813_2038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5082 [1/1] (0.76ns)   --->   "%add_ln813_4420 = add i15 %sext_ln813_2038, i15 %sext_ln17_1360"   --->   Operation 5082 'add' 'add_ln813_4420' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5083 [1/1] (0.00ns)   --->   "%sext_ln813_2039 = sext i15 %add_ln813_4420"   --->   Operation 5083 'sext' 'sext_ln813_2039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5084 [1/1] (0.77ns)   --->   "%add_ln813_4421 = add i16 %sext_ln813_2039, i16 %sext_ln813_2037"   --->   Operation 5084 'add' 'add_ln813_4421' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5085 [1/1] (0.75ns)   --->   "%add_ln813_4424 = add i14 %sext_ln17_1491, i14 %sext_ln17_1509"   --->   Operation 5085 'add' 'add_ln813_4424' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5086 [1/1] (0.00ns)   --->   "%sext_ln813_2040 = sext i14 %add_ln813_4424"   --->   Operation 5086 'sext' 'sext_ln813_2040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5087 [1/1] (0.75ns)   --->   "%add_ln813_4425 = add i14 %sext_ln17_1516, i14 %sext_ln17_1549"   --->   Operation 5087 'add' 'add_ln813_4425' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5088 [1/1] (0.00ns)   --->   "%sext_ln813_2041 = sext i14 %add_ln813_4425"   --->   Operation 5088 'sext' 'sext_ln813_2041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5089 [1/1] (0.76ns)   --->   "%add_ln813_4426 = add i15 %sext_ln813_2041, i15 %sext_ln813_2040"   --->   Operation 5089 'add' 'add_ln813_4426' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5090 [1/1] (0.75ns)   --->   "%add_ln813_4427 = add i14 %sext_ln17_1568, i14 %sext_ln17_1599"   --->   Operation 5090 'add' 'add_ln813_4427' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5091 [1/1] (0.00ns)   --->   "%sext_ln813_2043 = sext i14 %add_ln813_4427"   --->   Operation 5091 'sext' 'sext_ln813_2043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5092 [1/1] (0.75ns)   --->   "%add_ln813_4428 = add i14 %sext_ln17_1684, i14 %sext_ln17_1333"   --->   Operation 5092 'add' 'add_ln813_4428' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5093 [1/1] (0.00ns)   --->   "%sext_ln813_2044 = sext i14 %add_ln813_4428"   --->   Operation 5093 'sext' 'sext_ln813_2044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5094 [1/1] (0.76ns)   --->   "%add_ln813_4429 = add i15 %sext_ln813_2044, i15 %sext_ln17_1647"   --->   Operation 5094 'add' 'add_ln813_4429' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5095 [1/1] (0.00ns)   --->   "%sext_ln813_2045 = sext i15 %add_ln813_4429"   --->   Operation 5095 'sext' 'sext_ln813_2045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5096 [1/1] (0.77ns)   --->   "%add_ln813_4430 = add i16 %sext_ln813_2045, i16 %sext_ln813_2043"   --->   Operation 5096 'add' 'add_ln813_4430' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5097 [1/1] (0.74ns)   --->   "%add_ln813_4432 = add i13 %sext_ln17_1346, i13 %sext_ln17_1393"   --->   Operation 5097 'add' 'add_ln813_4432' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5098 [1/1] (0.00ns)   --->   "%sext_ln813_2046 = sext i13 %add_ln813_4432"   --->   Operation 5098 'sext' 'sext_ln813_2046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5099 [1/1] (0.74ns)   --->   "%add_ln813_4433 = add i13 %sext_ln17_1433, i13 %sext_ln17_1484"   --->   Operation 5099 'add' 'add_ln813_4433' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5100 [1/1] (0.00ns)   --->   "%sext_ln813_2047 = sext i13 %add_ln813_4433"   --->   Operation 5100 'sext' 'sext_ln813_2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5101 [1/1] (0.75ns)   --->   "%add_ln813_4434 = add i14 %sext_ln813_2047, i14 %sext_ln813_2046"   --->   Operation 5101 'add' 'add_ln813_4434' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5102 [1/1] (0.00ns)   --->   "%sext_ln813_2048 = sext i14 %add_ln813_4434"   --->   Operation 5102 'sext' 'sext_ln813_2048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5103 [1/1] (0.74ns)   --->   "%add_ln813_4435 = add i13 %sext_ln17_1486, i13 %sext_ln17_1495"   --->   Operation 5103 'add' 'add_ln813_4435' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5104 [1/1] (0.00ns)   --->   "%sext_ln813_2049 = sext i13 %add_ln813_4435"   --->   Operation 5104 'sext' 'sext_ln813_2049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5105 [1/1] (0.74ns)   --->   "%add_ln813_4436 = add i13 %sext_ln17_1605, i13 %sext_ln17_1536"   --->   Operation 5105 'add' 'add_ln813_4436' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5106 [1/1] (0.00ns)   --->   "%sext_ln813_2050 = sext i13 %add_ln813_4436"   --->   Operation 5106 'sext' 'sext_ln813_2050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5107 [1/1] (0.75ns)   --->   "%add_ln813_4437 = add i14 %sext_ln813_2050, i14 %sext_ln17_1576"   --->   Operation 5107 'add' 'add_ln813_4437' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5108 [1/1] (0.00ns)   --->   "%sext_ln813_2051 = sext i14 %add_ln813_4437"   --->   Operation 5108 'sext' 'sext_ln813_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5109 [1/1] (0.76ns)   --->   "%add_ln813_4438 = add i15 %sext_ln813_2051, i15 %sext_ln813_2049"   --->   Operation 5109 'add' 'add_ln813_4438' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5110 [1/1] (0.00ns)   --->   "%sext_ln813_2052 = sext i15 %add_ln813_4438"   --->   Operation 5110 'sext' 'sext_ln813_2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5111 [1/1] (0.77ns)   --->   "%add_ln813_4439 = add i16 %sext_ln813_2052, i16 %sext_ln813_2048"   --->   Operation 5111 'add' 'add_ln813_4439' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4443 = add i16 %mult_V_1565, i16 %mult_V_1584"   --->   Operation 5112 'add' 'add_ln813_4443' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5113 [1/1] (0.78ns)   --->   "%add_ln813_4444 = add i16 %mult_V_1596, i16 %mult_V_1631"   --->   Operation 5113 'add' 'add_ln813_4444' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5114 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4445 = add i16 %add_ln813_4444, i16 %add_ln813_4443"   --->   Operation 5114 'add' 'add_ln813_4445' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4446 = add i16 %mult_V_2010, i16 %mult_V_2071"   --->   Operation 5115 'add' 'add_ln813_4446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5116 [1/1] (0.78ns)   --->   "%add_ln813_4447 = add i16 %mult_V_2116, i16 %mult_V_2138"   --->   Operation 5116 'add' 'add_ln813_4447' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5117 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4448 = add i16 %add_ln813_4447, i16 %add_ln813_4446"   --->   Operation 5117 'add' 'add_ln813_4448' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5118 [1/1] (0.78ns)   --->   "%add_ln813_4450 = add i16 %mult_V_2184, i16 %mult_V_2237"   --->   Operation 5118 'add' 'add_ln813_4450' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5119 [1/1] (0.78ns)   --->   "%add_ln813_4451 = add i16 %mult_V_2263, i16 %mult_V_2270"   --->   Operation 5119 'add' 'add_ln813_4451' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4452 = add i16 %add_ln813_4451, i16 %add_ln813_4450"   --->   Operation 5120 'add' 'add_ln813_4452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4453 = add i16 %mult_V_2301, i16 %mult_V_2343"   --->   Operation 5121 'add' 'add_ln813_4453' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5122 [1/1] (0.78ns)   --->   "%add_ln813_4454 = add i16 %mult_V_2427, i16 %sext_ln818_462"   --->   Operation 5122 'add' 'add_ln813_4454' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5123 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4455 = add i16 %add_ln813_4454, i16 %add_ln813_4453"   --->   Operation 5123 'add' 'add_ln813_4455' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5124 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4456 = add i16 %add_ln813_4455, i16 %add_ln813_4452"   --->   Operation 5124 'add' 'add_ln813_4456' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4458 = add i16 %sext_ln818_465, i16 %sext_ln818_485"   --->   Operation 5125 'add' 'add_ln813_4458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5126 [1/1] (0.77ns)   --->   "%add_ln813_4459 = add i16 %sext_ln818_488, i16 %sext_ln818_578"   --->   Operation 5126 'add' 'add_ln813_4459' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5127 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4460 = add i16 %add_ln813_4459, i16 %add_ln813_4458"   --->   Operation 5127 'add' 'add_ln813_4460' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4461 = add i16 %sext_ln818_593, i16 %sext_ln818_608"   --->   Operation 5128 'add' 'add_ln813_4461' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5129 [1/1] (0.77ns)   --->   "%add_ln813_4462 = add i16 %sext_ln818_628, i16 %sext_ln818_634"   --->   Operation 5129 'add' 'add_ln813_4462' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5130 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4463 = add i16 %add_ln813_4462, i16 %add_ln813_4461"   --->   Operation 5130 'add' 'add_ln813_4463' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5131 [1/1] (0.77ns)   --->   "%add_ln813_4465 = add i16 %sext_ln818_645, i16 %sext_ln818_648"   --->   Operation 5131 'add' 'add_ln813_4465' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5132 [1/1] (0.77ns)   --->   "%add_ln813_4466 = add i16 %sext_ln818_654, i16 %sext_ln818_663"   --->   Operation 5132 'add' 'add_ln813_4466' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4467 = add i16 %add_ln813_4466, i16 %add_ln813_4465"   --->   Operation 5133 'add' 'add_ln813_4467' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4468 = add i16 %sext_ln818_680, i16 %sext_ln818_708"   --->   Operation 5134 'add' 'add_ln813_4468' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4469 = add i16 %sext_ln818_758, i16 %sext_ln818_419"   --->   Operation 5135 'add' 'add_ln813_4469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5136 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4470 = add i16 %add_ln813_4469, i16 %sext_ln818_711"   --->   Operation 5136 'add' 'add_ln813_4470' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5137 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4471 = add i16 %add_ln813_4470, i16 %add_ln813_4468"   --->   Operation 5137 'add' 'add_ln813_4471' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5138 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4472 = add i16 %add_ln813_4471, i16 %add_ln813_4467"   --->   Operation 5138 'add' 'add_ln813_4472' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5139 [1/1] (0.76ns)   --->   "%add_ln813_4475 = add i15 %sext_ln17_1289, i15 %sext_ln17_1344"   --->   Operation 5139 'add' 'add_ln813_4475' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5140 [1/1] (0.00ns)   --->   "%sext_ln813_2053 = sext i15 %add_ln813_4475"   --->   Operation 5140 'sext' 'sext_ln813_2053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5141 [1/1] (0.76ns)   --->   "%add_ln813_4476 = add i15 %sext_ln17_1348, i15 %sext_ln17_1354"   --->   Operation 5141 'add' 'add_ln813_4476' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5142 [1/1] (0.00ns)   --->   "%sext_ln813_2054 = sext i15 %add_ln813_4476"   --->   Operation 5142 'sext' 'sext_ln813_2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4477 = add i16 %sext_ln813_2054, i16 %sext_ln813_2053"   --->   Operation 5143 'add' 'add_ln813_4477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5144 [1/1] (0.76ns)   --->   "%add_ln813_4478 = add i15 %sext_ln17_1379, i15 %sext_ln17_1392"   --->   Operation 5144 'add' 'add_ln813_4478' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5145 [1/1] (0.00ns)   --->   "%sext_ln813_2055 = sext i15 %add_ln813_4478"   --->   Operation 5145 'sext' 'sext_ln813_2055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5146 [1/1] (0.76ns)   --->   "%add_ln813_4479 = add i15 %sext_ln17_1404, i15 %sext_ln17_1411"   --->   Operation 5146 'add' 'add_ln813_4479' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5147 [1/1] (0.00ns)   --->   "%sext_ln813_2056 = sext i15 %add_ln813_4479"   --->   Operation 5147 'sext' 'sext_ln813_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5148 [1/1] (0.77ns)   --->   "%add_ln813_4480 = add i16 %sext_ln813_2056, i16 %sext_ln813_2055"   --->   Operation 5148 'add' 'add_ln813_4480' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5149 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4481 = add i16 %add_ln813_4480, i16 %add_ln813_4477"   --->   Operation 5149 'add' 'add_ln813_4481' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5150 [1/1] (0.76ns)   --->   "%add_ln813_4482 = add i15 %sext_ln17_1422, i15 %sext_ln17_1426"   --->   Operation 5150 'add' 'add_ln813_4482' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5151 [1/1] (0.00ns)   --->   "%sext_ln813_2057 = sext i15 %add_ln813_4482"   --->   Operation 5151 'sext' 'sext_ln813_2057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5152 [1/1] (0.76ns)   --->   "%add_ln813_4483 = add i15 %sext_ln17_1477, i15 %sext_ln17_1515"   --->   Operation 5152 'add' 'add_ln813_4483' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5153 [1/1] (0.00ns)   --->   "%sext_ln813_2058 = sext i15 %add_ln813_4483"   --->   Operation 5153 'sext' 'sext_ln813_2058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4484 = add i16 %sext_ln813_2058, i16 %sext_ln813_2057"   --->   Operation 5154 'add' 'add_ln813_4484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5155 [1/1] (0.76ns)   --->   "%add_ln813_4485 = add i15 %sext_ln17_1626, i15 %sext_ln17_1654"   --->   Operation 5155 'add' 'add_ln813_4485' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5156 [1/1] (0.00ns)   --->   "%sext_ln813_2059 = sext i15 %add_ln813_4485"   --->   Operation 5156 'sext' 'sext_ln813_2059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5157 [1/1] (0.76ns)   --->   "%add_ln813_4486 = add i15 %sext_ln17_1674, i15 %sext_ln17_1679"   --->   Operation 5157 'add' 'add_ln813_4486' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln813_2060 = sext i15 %add_ln813_4486"   --->   Operation 5158 'sext' 'sext_ln813_2060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4487 = add i16 %sext_ln813_2060, i16 %sext_ln818_736"   --->   Operation 5159 'add' 'add_ln813_4487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5160 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4488 = add i16 %add_ln813_4487, i16 %sext_ln813_2059"   --->   Operation 5160 'add' 'add_ln813_4488' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5161 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4489 = add i16 %add_ln813_4488, i16 %add_ln813_4484"   --->   Operation 5161 'add' 'add_ln813_4489' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5162 [1/1] (0.75ns)   --->   "%add_ln813_4491 = add i14 %sext_ln17_1533, i14 %sext_ln17_1572"   --->   Operation 5162 'add' 'add_ln813_4491' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5163 [1/1] (0.00ns)   --->   "%sext_ln813_2061 = sext i14 %add_ln813_4491"   --->   Operation 5163 'sext' 'sext_ln813_2061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5164 [1/1] (0.75ns)   --->   "%add_ln813_4492 = add i14 %sext_ln17_1684, i14 %sext_ln17_1319"   --->   Operation 5164 'add' 'add_ln813_4492' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5165 [1/1] (0.00ns)   --->   "%sext_ln813_2062 = sext i14 %add_ln813_4492"   --->   Operation 5165 'sext' 'sext_ln813_2062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5166 [1/1] (0.76ns)   --->   "%add_ln813_4493 = add i15 %sext_ln813_2062, i15 %sext_ln813_2061"   --->   Operation 5166 'add' 'add_ln813_4493' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5167 [1/1] (0.74ns)   --->   "%add_ln813_4494 = add i13 %sext_ln17_1342, i13 %sext_ln17_1381"   --->   Operation 5167 'add' 'add_ln813_4494' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5168 [1/1] (0.00ns)   --->   "%sext_ln813_2064 = sext i13 %add_ln813_4494"   --->   Operation 5168 'sext' 'sext_ln813_2064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5169 [1/1] (0.74ns)   --->   "%add_ln813_4495 = add i13 %sext_ln17_1563, i13 %sext_ln17_1582"   --->   Operation 5169 'add' 'add_ln813_4495' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5170 [1/1] (0.00ns)   --->   "%sext_ln813_2065 = sext i13 %add_ln813_4495"   --->   Operation 5170 'sext' 'sext_ln813_2065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5171 [1/1] (0.75ns)   --->   "%add_ln813_4496 = add i14 %sext_ln813_2065, i14 %sext_ln813_2064"   --->   Operation 5171 'add' 'add_ln813_4496' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5172 [1/1] (0.74ns)   --->   "%add_ln813_4498 = add i13 %sext_ln17_1631, i13 %sext_ln17_1636"   --->   Operation 5172 'add' 'add_ln813_4498' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5173 [1/1] (0.00ns)   --->   "%sext_ln813_2067 = sext i13 %add_ln813_4498"   --->   Operation 5173 'sext' 'sext_ln813_2067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5174 [1/1] (0.74ns)   --->   "%add_ln813_4499 = add i13 %sext_ln17_1664, i13 %sext_ln17_1673"   --->   Operation 5174 'add' 'add_ln813_4499' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5175 [1/1] (0.00ns)   --->   "%sext_ln813_2068 = sext i13 %add_ln813_4499"   --->   Operation 5175 'sext' 'sext_ln813_2068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5176 [1/1] (0.75ns)   --->   "%add_ln813_4500 = add i14 %sext_ln813_2068, i14 %sext_ln813_2067"   --->   Operation 5176 'add' 'add_ln813_4500' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5177 [1/1] (0.00ns)   --->   "%sext_ln813_2069 = sext i14 %add_ln813_4500"   --->   Operation 5177 'sext' 'sext_ln813_2069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5178 [1/1] (0.73ns)   --->   "%add_ln813_4501 = add i12 %sext_ln17_1645, i12 %sext_ln17_1666"   --->   Operation 5178 'add' 'add_ln813_4501' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5179 [1/1] (0.00ns)   --->   "%sext_ln813_2070 = sext i12 %add_ln813_4501"   --->   Operation 5179 'sext' 'sext_ln813_2070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5180 [1/1] (0.73ns)   --->   "%add_ln813_4502 = add i12 %sext_ln17_1677, i12 640"   --->   Operation 5180 'add' 'add_ln813_4502' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5181 [1/1] (0.00ns)   --->   "%sext_ln813_2071 = sext i12 %add_ln813_4502"   --->   Operation 5181 'sext' 'sext_ln813_2071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5182 [1/1] (0.74ns)   --->   "%add_ln813_4503 = add i13 %sext_ln813_2071, i13 %sext_ln17_1669"   --->   Operation 5182 'add' 'add_ln813_4503' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5183 [1/1] (0.00ns)   --->   "%sext_ln813_2072 = sext i13 %add_ln813_4503"   --->   Operation 5183 'sext' 'sext_ln813_2072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5184 [1/1] (0.75ns)   --->   "%add_ln813_4504 = add i14 %sext_ln813_2072, i14 %sext_ln813_2070"   --->   Operation 5184 'add' 'add_ln813_4504' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5185 [1/1] (0.00ns)   --->   "%sext_ln813_2073 = sext i14 %add_ln813_4504"   --->   Operation 5185 'sext' 'sext_ln813_2073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5186 [1/1] (0.76ns)   --->   "%add_ln813_4505 = add i15 %sext_ln813_2073, i15 %sext_ln813_2069"   --->   Operation 5186 'add' 'add_ln813_4505' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 5187 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5187 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5188 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1019, void @empty_11, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5188 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5189 [1/1] (0.00ns)   --->   "%sext_ln818_405 = sext i15 %mult_V_1513"   --->   Operation 5189 'sext' 'sext_ln818_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5190 [1/1] (0.00ns)   --->   "%sext_ln818_526 = sext i15 %mult_V_1797"   --->   Operation 5190 'sext' 'sext_ln818_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5191 [1/1] (0.00ns)   --->   "%sext_ln818_536 = sext i14 %mult_V_1824"   --->   Operation 5191 'sext' 'sext_ln818_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5192 [1/1] (0.00ns)   --->   "%sext_ln818_727 = sext i15 %mult_V_2356"   --->   Operation 5192 'sext' 'sext_ln818_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3443 = add i16 %add_ln813_3442, i16 %add_ln813_3438"   --->   Operation 5193 'add' 'add_ln813_3443' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3447 = add i16 %add_ln813_3446, i16 %add_ln813_3444"   --->   Operation 5194 'add' 'add_ln813_3447' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5195 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3452 = add i16 %add_ln813_3451, i16 %add_ln813_3447"   --->   Operation 5195 'add' 'add_ln813_3452' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5196 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3453 = add i16 %add_ln813_3452, i16 %add_ln813_3443"   --->   Operation 5196 'add' 'add_ln813_3453' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3462 = add i16 %add_ln813_3461, i16 %add_ln813_3457"   --->   Operation 5197 'add' 'add_ln813_3462' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5198 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3473 = add i16 %add_ln813_3472, i16 %add_ln813_3462"   --->   Operation 5198 'add' 'add_ln813_3473' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3474 = add i16 %add_ln813_3473, i16 %add_ln813_3453"   --->   Operation 5199 'add' 'add_ln813_3474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5200 [1/1] (0.00ns)   --->   "%sext_ln813_1772 = sext i15 %add_ln813_3484"   --->   Operation 5200 'sext' 'sext_ln813_1772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3487 = add i16 %add_ln813_3486, i16 %sext_ln813_1772"   --->   Operation 5201 'add' 'add_ln813_3487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5202 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3493 = add i16 %add_ln813_3492, i16 %add_ln813_3487"   --->   Operation 5202 'add' 'add_ln813_3493' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3494 = add i16 %add_ln813_3493, i16 %add_ln813_3483"   --->   Operation 5203 'add' 'add_ln813_3494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3503 = add i16 %add_ln813_3502, i16 %add_ln813_3498"   --->   Operation 5204 'add' 'add_ln813_3503' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5205 [1/1] (0.00ns)   --->   "%sext_ln813_1781 = sext i14 %add_ln813_3504"   --->   Operation 5205 'sext' 'sext_ln813_1781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5206 [1/1] (0.00ns)   --->   "%sext_ln813_1783 = sext i15 %add_ln813_3506"   --->   Operation 5206 'sext' 'sext_ln813_1783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3507 = add i16 %sext_ln813_1783, i16 %sext_ln813_1781"   --->   Operation 5207 'add' 'add_ln813_3507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5208 [1/1] (0.00ns)   --->   "%sext_ln813_1788 = sext i15 %add_ln813_3512"   --->   Operation 5208 'sext' 'sext_ln813_1788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5209 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3513 = add i16 %sext_ln813_1788, i16 %add_ln813_3507"   --->   Operation 5209 'add' 'add_ln813_3513' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5210 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3514 = add i16 %add_ln813_3513, i16 %add_ln813_3503"   --->   Operation 5210 'add' 'add_ln813_3514' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5211 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3515 = add i16 %add_ln813_3514, i16 %add_ln813_3494"   --->   Operation 5211 'add' 'add_ln813_3515' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5212 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3516 = add i16 %add_ln813_3515, i16 %add_ln813_3474"   --->   Operation 5212 'add' 'add_ln813_3516' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3522 = add i16 %add_ln813_3521, i16 %add_ln813_3518"   --->   Operation 5213 'add' 'add_ln813_3522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5214 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3529 = add i16 %add_ln813_3528, i16 %add_ln813_3522"   --->   Operation 5214 'add' 'add_ln813_3529' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3535 = add i16 %add_ln813_3534, i16 %add_ln813_3531"   --->   Operation 5215 'add' 'add_ln813_3535' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5216 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3543 = add i16 %add_ln813_3542, i16 %add_ln813_3535"   --->   Operation 5216 'add' 'add_ln813_3543' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3544 = add i16 %add_ln813_3543, i16 %add_ln813_3529"   --->   Operation 5217 'add' 'add_ln813_3544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3546 = add i16 %add_ln813_3545, i16 %sext_ln818_526"   --->   Operation 5218 'add' 'add_ln813_3546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5219 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3550 = add i16 %add_ln813_3549, i16 %add_ln813_3546"   --->   Operation 5219 'add' 'add_ln813_3550' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3558 = add i16 %add_ln813_3557, i16 %add_ln813_3550"   --->   Operation 5220 'add' 'add_ln813_3558' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5221 [1/1] (0.00ns)   --->   "%sext_ln813_1796 = sext i15 %add_ln813_3563"   --->   Operation 5221 'sext' 'sext_ln813_1796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3564 = add i16 %sext_ln813_1796, i16 %add_ln813_3560"   --->   Operation 5222 'add' 'add_ln813_3564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5223 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3572 = add i16 %add_ln813_3571, i16 %add_ln813_3564"   --->   Operation 5223 'add' 'add_ln813_3572' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5224 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3573 = add i16 %add_ln813_3572, i16 %add_ln813_3558"   --->   Operation 5224 'add' 'add_ln813_3573' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5225 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3574 = add i16 %add_ln813_3573, i16 %add_ln813_3544"   --->   Operation 5225 'add' 'add_ln813_3574' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3579 = add i16 %add_ln813_3578, i16 %add_ln813_3576"   --->   Operation 5226 'add' 'add_ln813_3579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3581 = add i16 %add_ln813_3580, i16 %sext_ln818_405"   --->   Operation 5227 'add' 'add_ln813_3581' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5228 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3585 = add i16 %add_ln813_3584, i16 %add_ln813_3581"   --->   Operation 5228 'add' 'add_ln813_3585' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5229 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3586 = add i16 %add_ln813_3585, i16 %add_ln813_3579"   --->   Operation 5229 'add' 'add_ln813_3586' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3592 = add i16 %add_ln813_3591, i16 %add_ln813_3588"   --->   Operation 5230 'add' 'add_ln813_3592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5231 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3599 = add i16 %add_ln813_3598, i16 %add_ln813_3592"   --->   Operation 5231 'add' 'add_ln813_3599' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3600 = add i16 %add_ln813_3599, i16 %add_ln813_3586"   --->   Operation 5232 'add' 'add_ln813_3600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3613 = add i16 %add_ln813_3612, i16 %add_ln813_3606"   --->   Operation 5233 'add' 'add_ln813_3613' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5234 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3627 = add i16 %add_ln813_3626, i16 %add_ln813_3613"   --->   Operation 5234 'add' 'add_ln813_3627' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5235 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3628 = add i16 %add_ln813_3627, i16 %add_ln813_3600"   --->   Operation 5235 'add' 'add_ln813_3628' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3635 = add i16 %add_ln813_3634, i16 %add_ln813_3631"   --->   Operation 5236 'add' 'add_ln813_3635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5237 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3643 = add i16 %add_ln813_3642, i16 %add_ln813_3635"   --->   Operation 5237 'add' 'add_ln813_3643' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3650 = add i16 %add_ln813_3649, i16 %add_ln813_3646"   --->   Operation 5238 'add' 'add_ln813_3650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5239 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3658 = add i16 %add_ln813_3657, i16 %add_ln813_3650"   --->   Operation 5239 'add' 'add_ln813_3658' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3659 = add i16 %add_ln813_3658, i16 %add_ln813_3643"   --->   Operation 5240 'add' 'add_ln813_3659' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3674 = add i16 %add_ln813_3673, i16 %add_ln813_3666"   --->   Operation 5241 'add' 'add_ln813_3674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3681 = add i16 %add_ln813_3680, i16 %add_ln813_3677"   --->   Operation 5242 'add' 'add_ln813_3681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5243 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3689 = add i16 %add_ln813_3688, i16 %add_ln813_3681"   --->   Operation 5243 'add' 'add_ln813_3689' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5244 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3690 = add i16 %add_ln813_3689, i16 %add_ln813_3674"   --->   Operation 5244 'add' 'add_ln813_3690' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5245 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3691 = add i16 %add_ln813_3690, i16 %add_ln813_3659"   --->   Operation 5245 'add' 'add_ln813_3691' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3700 = add i16 %add_ln813_3699, i16 %add_ln813_3695"   --->   Operation 5246 'add' 'add_ln813_3700' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3704 = add i16 %add_ln813_3703, i16 %add_ln813_3701"   --->   Operation 5247 'add' 'add_ln813_3704' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5248 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3710 = add i16 %add_ln813_3709, i16 %add_ln813_3704"   --->   Operation 5248 'add' 'add_ln813_3710' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5249 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3711 = add i16 %add_ln813_3710, i16 %add_ln813_3700"   --->   Operation 5249 'add' 'add_ln813_3711' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3720 = add i16 %add_ln813_3719, i16 %add_ln813_3715"   --->   Operation 5250 'add' 'add_ln813_3720' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5251 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3731 = add i16 %add_ln813_3730, i16 %add_ln813_3720"   --->   Operation 5251 'add' 'add_ln813_3731' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3732 = add i16 %add_ln813_3731, i16 %add_ln813_3711"   --->   Operation 5252 'add' 'add_ln813_3732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3736 = add i16 %add_ln813_3735, i16 %add_ln813_3733"   --->   Operation 5253 'add' 'add_ln813_3736' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5254 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3741 = add i16 %add_ln813_3740, i16 %add_ln813_3736"   --->   Operation 5254 'add' 'add_ln813_3741' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5255 [1/1] (0.00ns)   --->   "%sext_ln813_1831 = sext i15 %add_ln813_3742"   --->   Operation 5255 'sext' 'sext_ln813_1831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3745 = add i16 %add_ln813_3744, i16 %sext_ln813_1831"   --->   Operation 5256 'add' 'add_ln813_3745' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5257 [1/1] (0.00ns)   --->   "%sext_ln813_1833 = sext i15 %add_ln813_3746"   --->   Operation 5257 'sext' 'sext_ln813_1833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3747 = add i16 %sext_ln813_1833, i16 %sext_ln818_536"   --->   Operation 5258 'add' 'add_ln813_3747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5259 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3750 = add i16 %add_ln813_3749, i16 %add_ln813_3747"   --->   Operation 5259 'add' 'add_ln813_3750' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5260 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3751 = add i16 %add_ln813_3750, i16 %add_ln813_3745"   --->   Operation 5260 'add' 'add_ln813_3751' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3752 = add i16 %add_ln813_3751, i16 %add_ln813_3741"   --->   Operation 5261 'add' 'add_ln813_3752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5262 [1/1] (0.00ns)   --->   "%sext_ln813_1841 = sext i15 %add_ln813_3760"   --->   Operation 5262 'sext' 'sext_ln813_1841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3761 = add i16 %sext_ln813_1841, i16 %add_ln813_3756"   --->   Operation 5263 'add' 'add_ln813_3761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5264 [1/1] (0.00ns)   --->   "%sext_ln813_1845 = sext i15 %add_ln813_3765"   --->   Operation 5264 'sext' 'sext_ln813_1845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5265 [1/1] (0.00ns)   --->   "%sext_ln813_1849 = sext i14 %add_ln813_3770"   --->   Operation 5265 'sext' 'sext_ln813_1849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5266 [1/1] (0.77ns)   --->   "%add_ln813_3771 = add i16 %sext_ln813_1849, i16 %sext_ln813_1845"   --->   Operation 5266 'add' 'add_ln813_3771' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3772 = add i16 %add_ln813_3771, i16 %add_ln813_3761"   --->   Operation 5267 'add' 'add_ln813_3772' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5268 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3773 = add i16 %add_ln813_3772, i16 %add_ln813_3752"   --->   Operation 5268 'add' 'add_ln813_3773' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5269 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3774 = add i16 %add_ln813_3773, i16 %add_ln813_3732"   --->   Operation 5269 'add' 'add_ln813_3774' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3781 = add i16 %add_ln813_3780, i16 %add_ln813_3777"   --->   Operation 5270 'add' 'add_ln813_3781' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5271 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3789 = add i16 %add_ln813_3788, i16 %add_ln813_3781"   --->   Operation 5271 'add' 'add_ln813_3789' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3796 = add i16 %add_ln813_3795, i16 %add_ln813_3792"   --->   Operation 5272 'add' 'add_ln813_3796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5273 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3804 = add i16 %add_ln813_3803, i16 %add_ln813_3796"   --->   Operation 5273 'add' 'add_ln813_3804' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3805 = add i16 %add_ln813_3804, i16 %add_ln813_3789"   --->   Operation 5274 'add' 'add_ln813_3805' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5275 [1/1] (0.00ns)   --->   "%sext_ln813_1852 = sext i15 %add_ln813_3813"   --->   Operation 5275 'sext' 'sext_ln813_1852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5276 [1/1] (0.00ns)   --->   "%sext_ln813_1853 = sext i15 %add_ln813_3814"   --->   Operation 5276 'sext' 'sext_ln813_1853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3815 = add i16 %sext_ln813_1853, i16 %sext_ln813_1852"   --->   Operation 5277 'add' 'add_ln813_3815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5278 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3819 = add i16 %add_ln813_3818, i16 %add_ln813_3815"   --->   Operation 5278 'add' 'add_ln813_3819' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3820 = add i16 %add_ln813_3819, i16 %add_ln813_3812"   --->   Operation 5279 'add' 'add_ln813_3820' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5280 [1/1] (0.00ns)   --->   "%sext_ln813_1860 = sext i15 %add_ln813_3826"   --->   Operation 5280 'sext' 'sext_ln813_1860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3827 = add i16 %sext_ln813_1860, i16 %add_ln813_3823"   --->   Operation 5281 'add' 'add_ln813_3827' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5282 [1/1] (0.00ns)   --->   "%sext_ln813_1868 = sext i15 %add_ln813_3835"   --->   Operation 5282 'sext' 'sext_ln813_1868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5283 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3836 = add i16 %sext_ln813_1868, i16 %add_ln813_3827"   --->   Operation 5283 'add' 'add_ln813_3836' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5284 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3837 = add i16 %add_ln813_3836, i16 %add_ln813_3820"   --->   Operation 5284 'add' 'add_ln813_3837' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5285 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3838 = add i16 %add_ln813_3837, i16 %add_ln813_3805"   --->   Operation 5285 'add' 'add_ln813_3838' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3846 = add i16 %add_ln813_3845, i16 %add_ln813_3841"   --->   Operation 5286 'add' 'add_ln813_3846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5287 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3856 = add i16 %add_ln813_3855, i16 %add_ln813_3846"   --->   Operation 5287 'add' 'add_ln813_3856' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3864 = add i16 %add_ln813_3863, i16 %add_ln813_3859"   --->   Operation 5288 'add' 'add_ln813_3864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3868 = add i16 %add_ln813_3867, i16 %add_ln813_3865"   --->   Operation 5289 'add' 'add_ln813_3868' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3869 = add i16 %sext_ln818_703, i16 %sext_ln818_727"   --->   Operation 5290 'add' 'add_ln813_3869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5291 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3872 = add i16 %add_ln813_3871, i16 %add_ln813_3869"   --->   Operation 5291 'add' 'add_ln813_3872' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5292 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3873 = add i16 %add_ln813_3872, i16 %add_ln813_3868"   --->   Operation 5292 'add' 'add_ln813_3873' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5293 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3874 = add i16 %add_ln813_3873, i16 %add_ln813_3864"   --->   Operation 5293 'add' 'add_ln813_3874' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3875 = add i16 %add_ln813_3874, i16 %add_ln813_3856"   --->   Operation 5294 'add' 'add_ln813_3875' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3893 = add i16 %add_ln813_3892, i16 %add_ln813_3883"   --->   Operation 5295 'add' 'add_ln813_3893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5296 [1/1] (0.00ns)   --->   "%sext_ln813_1880 = sext i15 %add_ln813_3896"   --->   Operation 5296 'sext' 'sext_ln813_1880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3901 = add i16 %add_ln813_3900, i16 %sext_ln813_1880"   --->   Operation 5297 'add' 'add_ln813_3901' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5298 [1/1] (0.00ns)   --->   "%sext_ln813_1887 = sext i15 %add_ln813_3905"   --->   Operation 5298 'sext' 'sext_ln813_1887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5299 [1/1] (0.00ns)   --->   "%sext_ln813_1891 = sext i14 %add_ln813_3909"   --->   Operation 5299 'sext' 'sext_ln813_1891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5300 [1/1] (0.77ns)   --->   "%add_ln813_3910 = add i16 %sext_ln813_1891, i16 %sext_ln813_1887"   --->   Operation 5300 'add' 'add_ln813_3910' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5301 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3911 = add i16 %add_ln813_3910, i16 %add_ln813_3901"   --->   Operation 5301 'add' 'add_ln813_3911' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5302 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3912 = add i16 %add_ln813_3911, i16 %add_ln813_3893"   --->   Operation 5302 'add' 'add_ln813_3912' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5303 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3913 = add i16 %add_ln813_3912, i16 %add_ln813_3875"   --->   Operation 5303 'add' 'add_ln813_3913' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3917 = add i16 %add_ln813_3916, i16 %add_ln813_3915"   --->   Operation 5304 'add' 'add_ln813_3917' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5305 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3922 = add i16 %add_ln813_3921, i16 %add_ln813_3917"   --->   Operation 5305 'add' 'add_ln813_3922' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3932 = add i16 %add_ln813_3931, i16 %add_ln813_3922"   --->   Operation 5306 'add' 'add_ln813_3932' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3940 = add i16 %add_ln813_3939, i16 %add_ln813_3935"   --->   Operation 5307 'add' 'add_ln813_3940' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5308 [1/1] (0.00ns)   --->   "%sext_ln813_1894 = sext i15 %add_ln813_3941"   --->   Operation 5308 'sext' 'sext_ln813_1894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5309 [1/1] (0.00ns)   --->   "%sext_ln813_1896 = sext i15 %add_ln813_3943"   --->   Operation 5309 'sext' 'sext_ln813_1896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3944 = add i16 %sext_ln813_1896, i16 %sext_ln813_1894"   --->   Operation 5310 'add' 'add_ln813_3944' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5311 [1/1] (0.00ns)   --->   "%sext_ln813_1900 = sext i15 %add_ln813_3948"   --->   Operation 5311 'sext' 'sext_ln813_1900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5312 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3949 = add i16 %sext_ln813_1900, i16 %add_ln813_3944"   --->   Operation 5312 'add' 'add_ln813_3949' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5313 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3950 = add i16 %add_ln813_3949, i16 %add_ln813_3940"   --->   Operation 5313 'add' 'add_ln813_3950' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5314 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3951 = add i16 %add_ln813_3950, i16 %add_ln813_3932"   --->   Operation 5314 'add' 'add_ln813_3951' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3958 = add i16 %add_ln813_3957, i16 %add_ln813_3954"   --->   Operation 5315 'add' 'add_ln813_3958' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5316 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3967 = add i16 %add_ln813_3966, i16 %add_ln813_3958"   --->   Operation 5316 'add' 'add_ln813_3967' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3974 = add i16 %add_ln813_3973, i16 %add_ln813_3970"   --->   Operation 5317 'add' 'add_ln813_3974' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5318 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3983 = add i16 %add_ln813_3982, i16 %add_ln813_3974"   --->   Operation 5318 'add' 'add_ln813_3983' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3984 = add i16 %add_ln813_3983, i16 %add_ln813_3967"   --->   Operation 5319 'add' 'add_ln813_3984' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5320 [1/1] (0.00ns)   --->   "%sext_ln813_1901 = sext i15 %add_ln813_3985"   --->   Operation 5320 'sext' 'sext_ln813_1901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5321 [1/1] (0.00ns)   --->   "%sext_ln813_1902 = sext i15 %add_ln813_3986"   --->   Operation 5321 'sext' 'sext_ln813_1902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3987 = add i16 %sext_ln813_1902, i16 %sext_ln813_1901"   --->   Operation 5322 'add' 'add_ln813_3987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5323 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3991 = add i16 %add_ln813_3990, i16 %add_ln813_3987"   --->   Operation 5323 'add' 'add_ln813_3991' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5324 [1/1] (0.00ns)   --->   "%sext_ln813_1905 = sext i15 %add_ln813_3992"   --->   Operation 5324 'sext' 'sext_ln813_1905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5325 [1/1] (0.00ns)   --->   "%sext_ln813_1906 = sext i15 %add_ln813_3993"   --->   Operation 5325 'sext' 'sext_ln813_1906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3994 = add i16 %sext_ln813_1906, i16 %sext_ln813_1905"   --->   Operation 5326 'add' 'add_ln813_3994' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5327 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3999 = add i16 %add_ln813_3998, i16 %add_ln813_3994"   --->   Operation 5327 'add' 'add_ln813_3999' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4000 = add i16 %add_ln813_3999, i16 %add_ln813_3991"   --->   Operation 5328 'add' 'add_ln813_4000' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4008 = add i16 %add_ln813_4007, i16 %add_ln813_4003"   --->   Operation 5329 'add' 'add_ln813_4008' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5330 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4017 = add i16 %add_ln813_4016, i16 %add_ln813_4008"   --->   Operation 5330 'add' 'add_ln813_4017' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5331 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4018 = add i16 %add_ln813_4017, i16 %add_ln813_4000"   --->   Operation 5331 'add' 'add_ln813_4018' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5332 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4019 = add i16 %add_ln813_4018, i16 %add_ln813_3984"   --->   Operation 5332 'add' 'add_ln813_4019' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4053 = add i16 %add_ln813_4052, i16 %add_ln813_4036"   --->   Operation 5333 'add' 'add_ln813_4053' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4069 = add i16 %add_ln813_4068, i16 %add_ln813_4060"   --->   Operation 5334 'add' 'add_ln813_4069' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5335 [1/1] (0.00ns)   --->   "%sext_ln813_1947 = sext i15 %add_ln813_4076"   --->   Operation 5335 'sext' 'sext_ln813_1947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5336 [1/1] (0.00ns)   --->   "%sext_ln813_1955 = sext i15 %add_ln813_4084"   --->   Operation 5336 'sext' 'sext_ln813_1955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5337 [1/1] (0.77ns)   --->   "%add_ln813_4085 = add i16 %sext_ln813_1955, i16 %sext_ln813_1947"   --->   Operation 5337 'add' 'add_ln813_4085' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5338 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4086 = add i16 %add_ln813_4085, i16 %add_ln813_4069"   --->   Operation 5338 'add' 'add_ln813_4086' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5339 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4087 = add i16 %add_ln813_4086, i16 %add_ln813_4053"   --->   Operation 5339 'add' 'add_ln813_4087' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4094 = add i16 %add_ln813_4093, i16 %add_ln813_4090"   --->   Operation 5340 'add' 'add_ln813_4094' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5341 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4102 = add i16 %add_ln813_4101, i16 %add_ln813_4094"   --->   Operation 5341 'add' 'add_ln813_4102' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4109 = add i16 %add_ln813_4108, i16 %add_ln813_4105"   --->   Operation 5342 'add' 'add_ln813_4109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5343 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4118 = add i16 %add_ln813_4117, i16 %add_ln813_4109"   --->   Operation 5343 'add' 'add_ln813_4118' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4119 = add i16 %add_ln813_4118, i16 %add_ln813_4102"   --->   Operation 5344 'add' 'add_ln813_4119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4134 = add i16 %add_ln813_4133, i16 %add_ln813_4126"   --->   Operation 5345 'add' 'add_ln813_4134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5346 [1/1] (0.00ns)   --->   "%sext_ln813_1963 = sext i15 %add_ln813_4140"   --->   Operation 5346 'sext' 'sext_ln813_1963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4141 = add i16 %sext_ln813_1963, i16 %add_ln813_4137"   --->   Operation 5347 'add' 'add_ln813_4141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5348 [1/1] (0.00ns)   --->   "%sext_ln813_1971 = sext i15 %add_ln813_4149"   --->   Operation 5348 'sext' 'sext_ln813_1971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5349 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4150 = add i16 %sext_ln813_1971, i16 %add_ln813_4141"   --->   Operation 5349 'add' 'add_ln813_4150' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5350 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4151 = add i16 %add_ln813_4150, i16 %add_ln813_4134"   --->   Operation 5350 'add' 'add_ln813_4151' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5351 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4152 = add i16 %add_ln813_4151, i16 %add_ln813_4119"   --->   Operation 5351 'add' 'add_ln813_4152' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4160 = add i16 %add_ln813_4159, i16 %add_ln813_4155"   --->   Operation 5352 'add' 'add_ln813_4160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4163 = add i16 %add_ln813_4162, i16 %add_ln813_4161"   --->   Operation 5353 'add' 'add_ln813_4163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5354 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4168 = add i16 %add_ln813_4167, i16 %add_ln813_4163"   --->   Operation 5354 'add' 'add_ln813_4168' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5355 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4169 = add i16 %add_ln813_4168, i16 %add_ln813_4160"   --->   Operation 5355 'add' 'add_ln813_4169' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4177 = add i16 %add_ln813_4176, i16 %add_ln813_4172"   --->   Operation 5356 'add' 'add_ln813_4177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5357 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4186 = add i16 %add_ln813_4185, i16 %add_ln813_4177"   --->   Operation 5357 'add' 'add_ln813_4186' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4187 = add i16 %add_ln813_4186, i16 %add_ln813_4169"   --->   Operation 5358 'add' 'add_ln813_4187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4204 = add i16 %add_ln813_4203, i16 %add_ln813_4195"   --->   Operation 5359 'add' 'add_ln813_4204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5360 [1/1] (0.00ns)   --->   "%sext_ln813_1981 = sext i15 %add_ln813_4207"   --->   Operation 5360 'sext' 'sext_ln813_1981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5361 [1/1] (0.00ns)   --->   "%sext_ln813_1985 = sext i15 %add_ln813_4211"   --->   Operation 5361 'sext' 'sext_ln813_1985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4212 = add i16 %sext_ln813_1985, i16 %sext_ln813_1981"   --->   Operation 5362 'add' 'add_ln813_4212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5363 [1/1] (0.00ns)   --->   "%sext_ln813_1993 = sext i15 %add_ln813_4220"   --->   Operation 5363 'sext' 'sext_ln813_1993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5364 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4221 = add i16 %sext_ln813_1993, i16 %add_ln813_4212"   --->   Operation 5364 'add' 'add_ln813_4221' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5365 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4222 = add i16 %add_ln813_4221, i16 %add_ln813_4204"   --->   Operation 5365 'add' 'add_ln813_4222' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5366 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4223 = add i16 %add_ln813_4222, i16 %add_ln813_4187"   --->   Operation 5366 'add' 'add_ln813_4223' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4231 = add i16 %add_ln813_4230, i16 %add_ln813_4226"   --->   Operation 5367 'add' 'add_ln813_4231' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4235 = add i16 %add_ln813_4234, i16 %add_ln813_4232"   --->   Operation 5368 'add' 'add_ln813_4235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5369 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4240 = add i16 %add_ln813_4239, i16 %add_ln813_4235"   --->   Operation 5369 'add' 'add_ln813_4240' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5370 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4241 = add i16 %add_ln813_4240, i16 %add_ln813_4231"   --->   Operation 5370 'add' 'add_ln813_4241' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4249 = add i16 %add_ln813_4248, i16 %add_ln813_4244"   --->   Operation 5371 'add' 'add_ln813_4249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5372 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4259 = add i16 %add_ln813_4258, i16 %add_ln813_4249"   --->   Operation 5372 'add' 'add_ln813_4259' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4260 = add i16 %add_ln813_4259, i16 %add_ln813_4241"   --->   Operation 5373 'add' 'add_ln813_4260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4278 = add i16 %add_ln813_4277, i16 %add_ln813_4268"   --->   Operation 5374 'add' 'add_ln813_4278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4287 = add i16 %add_ln813_4286, i16 %add_ln813_4282"   --->   Operation 5375 'add' 'add_ln813_4287' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5376 [1/1] (0.00ns)   --->   "%sext_ln813_2006 = sext i15 %add_ln813_4296"   --->   Operation 5376 'sext' 'sext_ln813_2006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5377 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4297 = add i16 %sext_ln813_2006, i16 %add_ln813_4287"   --->   Operation 5377 'add' 'add_ln813_4297' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5378 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4298 = add i16 %add_ln813_4297, i16 %add_ln813_4278"   --->   Operation 5378 'add' 'add_ln813_4298' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5379 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4299 = add i16 %add_ln813_4298, i16 %add_ln813_4260"   --->   Operation 5379 'add' 'add_ln813_4299' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4307 = add i16 %add_ln813_4306, i16 %add_ln813_4302"   --->   Operation 5380 'add' 'add_ln813_4307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5381 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4316 = add i16 %add_ln813_4315, i16 %add_ln813_4307"   --->   Operation 5381 'add' 'add_ln813_4316' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4324 = add i16 %add_ln813_4323, i16 %add_ln813_4319"   --->   Operation 5382 'add' 'add_ln813_4324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4328 = add i16 %add_ln813_4327, i16 %add_ln813_4325"   --->   Operation 5383 'add' 'add_ln813_4328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5384 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4333 = add i16 %add_ln813_4332, i16 %add_ln813_4328"   --->   Operation 5384 'add' 'add_ln813_4333' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5385 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4334 = add i16 %add_ln813_4333, i16 %add_ln813_4324"   --->   Operation 5385 'add' 'add_ln813_4334' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4335 = add i16 %add_ln813_4334, i16 %add_ln813_4316"   --->   Operation 5386 'add' 'add_ln813_4335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4351 = add i16 %add_ln813_4350, i16 %add_ln813_4343"   --->   Operation 5387 'add' 'add_ln813_4351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4359 = add i16 %add_ln813_4358, i16 %add_ln813_4354"   --->   Operation 5388 'add' 'add_ln813_4359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5389 [1/1] (0.00ns)   --->   "%sext_ln813_2029 = sext i15 %add_ln813_4368"   --->   Operation 5389 'sext' 'sext_ln813_2029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5390 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4369 = add i16 %sext_ln813_2029, i16 %add_ln813_4359"   --->   Operation 5390 'add' 'add_ln813_4369' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5391 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4370 = add i16 %add_ln813_4369, i16 %add_ln813_4351"   --->   Operation 5391 'add' 'add_ln813_4370' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4371 = add i16 %add_ln813_4370, i16 %add_ln813_4335"   --->   Operation 5392 'add' 'add_ln813_4371' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4379 = add i16 %add_ln813_4378, i16 %add_ln813_4375"   --->   Operation 5393 'add' 'add_ln813_4379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5394 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4388 = add i16 %add_ln813_4387, i16 %add_ln813_4379"   --->   Operation 5394 'add' 'add_ln813_4388' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4396 = add i16 %add_ln813_4395, i16 %add_ln813_4391"   --->   Operation 5395 'add' 'add_ln813_4396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5396 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4405 = add i16 %add_ln813_4404, i16 %add_ln813_4396"   --->   Operation 5396 'add' 'add_ln813_4405' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4406 = add i16 %add_ln813_4405, i16 %add_ln813_4388"   --->   Operation 5397 'add' 'add_ln813_4406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5398 [1/1] (0.00ns)   --->   "%sext_ln813_2035 = sext i15 %add_ln813_4415"   --->   Operation 5398 'sext' 'sext_ln813_2035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5399 [1/1] (0.00ns)   --->   "%sext_ln813_2036 = sext i15 %add_ln813_4416"   --->   Operation 5399 'sext' 'sext_ln813_2036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4417 = add i16 %sext_ln813_2036, i16 %sext_ln813_2035"   --->   Operation 5400 'add' 'add_ln813_4417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5401 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4422 = add i16 %add_ln813_4421, i16 %add_ln813_4417"   --->   Operation 5401 'add' 'add_ln813_4422' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4423 = add i16 %add_ln813_4422, i16 %add_ln813_4414"   --->   Operation 5402 'add' 'add_ln813_4423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5403 [1/1] (0.00ns)   --->   "%sext_ln813_2042 = sext i15 %add_ln813_4426"   --->   Operation 5403 'sext' 'sext_ln813_2042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4431 = add i16 %add_ln813_4430, i16 %sext_ln813_2042"   --->   Operation 5404 'add' 'add_ln813_4431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5405 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4440 = add i16 %add_ln813_4439, i16 %add_ln813_4431"   --->   Operation 5405 'add' 'add_ln813_4440' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5406 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4441 = add i16 %add_ln813_4440, i16 %add_ln813_4423"   --->   Operation 5406 'add' 'add_ln813_4441' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5407 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4442 = add i16 %add_ln813_4441, i16 %add_ln813_4406"   --->   Operation 5407 'add' 'add_ln813_4442' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4449 = add i16 %add_ln813_4448, i16 %add_ln813_4445"   --->   Operation 5408 'add' 'add_ln813_4449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5409 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4457 = add i16 %add_ln813_4456, i16 %add_ln813_4449"   --->   Operation 5409 'add' 'add_ln813_4457' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4464 = add i16 %add_ln813_4463, i16 %add_ln813_4460"   --->   Operation 5410 'add' 'add_ln813_4464' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5411 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4473 = add i16 %add_ln813_4472, i16 %add_ln813_4464"   --->   Operation 5411 'add' 'add_ln813_4473' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4474 = add i16 %add_ln813_4473, i16 %add_ln813_4457"   --->   Operation 5412 'add' 'add_ln813_4474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4490 = add i16 %add_ln813_4489, i16 %add_ln813_4481"   --->   Operation 5413 'add' 'add_ln813_4490' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5414 [1/1] (0.00ns)   --->   "%sext_ln813_2063 = sext i15 %add_ln813_4493"   --->   Operation 5414 'sext' 'sext_ln813_2063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5415 [1/1] (0.00ns)   --->   "%sext_ln813_2066 = sext i14 %add_ln813_4496"   --->   Operation 5415 'sext' 'sext_ln813_2066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4497 = add i16 %sext_ln813_2066, i16 %sext_ln813_2063"   --->   Operation 5416 'add' 'add_ln813_4497' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5417 [1/1] (0.00ns)   --->   "%sext_ln813_2074 = sext i15 %add_ln813_4505"   --->   Operation 5417 'sext' 'sext_ln813_2074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5418 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4506 = add i16 %sext_ln813_2074, i16 %add_ln813_4497"   --->   Operation 5418 'add' 'add_ln813_4506' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5419 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4507 = add i16 %add_ln813_4506, i16 %add_ln813_4490"   --->   Operation 5419 'add' 'add_ln813_4507' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5420 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4508 = add i16 %add_ln813_4507, i16 %add_ln813_4474"   --->   Operation 5420 'add' 'add_ln813_4508' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5421 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i256 <undef>, i16 %add_ln813_4087" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5421 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5422 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i256 %mrv_i, i16 %add_ln813_4152" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5422 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5423 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i256 %mrv_1_i, i16 %add_ln813_4223" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5423 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5424 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i256 %mrv_2_i, i16 %add_ln813_3628" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5424 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5425 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i256 %mrv_3_i, i16 %add_ln813_4299" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5425 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5426 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i256 %mrv_4_i, i16 %add_ln813_3838" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5426 'insertvalue' 'mrv_5_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5427 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i256 %mrv_5_i, i16 %add_ln813_4371" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5427 'insertvalue' 'mrv_6_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5428 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue i256 %mrv_6_i, i16 %add_ln813_3574" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5428 'insertvalue' 'mrv_7_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5429 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue i256 %mrv_7_i, i16 %add_ln813_3691" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5429 'insertvalue' 'mrv_8_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5430 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue i256 %mrv_8_i, i16 %add_ln813_3913" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5430 'insertvalue' 'mrv_9_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5431 [1/1] (0.00ns)   --->   "%mrv_10_i = insertvalue i256 %mrv_9_i, i16 %add_ln813_3516" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5431 'insertvalue' 'mrv_10_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5432 [1/1] (0.00ns)   --->   "%mrv_11_i = insertvalue i256 %mrv_10_i, i16 %add_ln813_4442" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5432 'insertvalue' 'mrv_11_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5433 [1/1] (0.00ns)   --->   "%mrv_12_i = insertvalue i256 %mrv_11_i, i16 %add_ln813_3951" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5433 'insertvalue' 'mrv_12_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5434 [1/1] (0.00ns)   --->   "%mrv_13_i = insertvalue i256 %mrv_12_i, i16 %add_ln813_4508" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5434 'insertvalue' 'mrv_13_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5435 [1/1] (0.00ns)   --->   "%mrv_14_i = insertvalue i256 %mrv_13_i, i16 %add_ln813_3774" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5435 'insertvalue' 'mrv_14_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5436 [1/1] (0.00ns)   --->   "%mrv_15_i = insertvalue i256 %mrv_14_i, i16 %add_ln813_4019" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5436 'insertvalue' 'mrv_15_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5437 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i256 %mrv_15_i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5437 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.64ns
The critical path consists of the following:
	'load' operation ('a.V') on static variable 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31' [2502]  (0 ns)
	'sub' operation ('sub_ln1273_1526') [2513]  (0.803 ns)
	'sub' operation ('r.V') [2530]  (0.809 ns)
	'add' operation ('add_ln813_3469') [4219]  (0 ns)
	'add' operation ('add_ln813_3470') [4220]  (0.675 ns)
	'add' operation ('add_ln813_3471') [4221]  (0.675 ns)
	'add' operation ('add_ln813_3472') [4222]  (0.675 ns)

 <State 2>: 2.8ns
The critical path consists of the following:
	'add' operation ('add_ln813_3771') [4599]  (0.775 ns)
	'add' operation ('add_ln813_3772') [4600]  (0.675 ns)
	'add' operation ('add_ln813_3773') [4601]  (0.675 ns)
	'add' operation ('add_ln813_3774') [4602]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
