<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002364A1-20030102-D00000.TIF SYSTEM "US20030002364A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002364A1-20030102-D00001.TIF SYSTEM "US20030002364A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002364A1-20030102-D00002.TIF SYSTEM "US20030002364A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002364A1-20030102-D00003.TIF SYSTEM "US20030002364A1-20030102-D00003.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002364</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09989425</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20011121</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>90115581</doc-number>
</priority-application-number>
<filing-date>20010627</filing-date>
<country-code>TW</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G11C007/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>365</class>
<subclass>201000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Modular memory structure having adaptable redundancy circuitry</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Jonathan</given-name>
<middle-name>Y.P.</middle-name>
<family-name>Chou</family-name>
</name>
<residence>
<residence-non-us>
<city>Taipei Hsein</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>BIRCH STEWART KOLASCH &amp; BIRCH</name-1>
<name-2></name-2>
<address>
<address-1>PO BOX 747</address-1>
<city>FALLS CHURCH</city>
<state>VA</state>
<postalcode>22040-0747</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">The invention provides a modular memory structure having adaptable redundancy circuitry, which can repair different types of defects using an addressing line and an enabled line, thereby increasing the yield of the memory device. The modular memory structure having adaptable redundancy circuitry includes: a plurality of main memory blocks to store data; a plurality of redundancy memory blocks to replace the defective memory blocks; a plurality of fuse sets to generate replacement signals by programming the plurality of fuse sets to replace the defect memory positions on the main memory blocks with the corresponding redundancy memory blocks. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> This invention relates to a memory structure, and particularly to a modular memory structure having adaptable redundancy circuitry, which uses an enabled line to reduce the fuses required by a programming redundancy circuit and determines the optimized replacement range of defective memory to avoid memory resource waste during the early development phase. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> In a semiconductor memory device, for example, in a dynamic random access memory (DRAM) or a static random access memory (SRAM) module, redundancy circuitry is widely used. <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram of a typical memory block, including redundancy circuitry. As shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, during the verification of each and every cell on the chip before shipping, in the event of data stored into the memory array <highlight><bold>16</bold></highlight> through the port <highlight><bold>12</bold></highlight> and the interface <highlight><bold>14</bold></highlight> encountering defective cells in the memory array <highlight><bold>16</bold></highlight>, redundancy cells <highlight><bold>18</bold></highlight> are commonly used to replace defective cells produced by the manufacturing process, thereby increasing the yield. Following the increment of memory density, a hierarchical decoding (not shown) scheme, e.g. top, middle, and bottom addressing, is employed in order to further increase the operating speed and reduce the switching power of decoding operation in DRAM and SRAM. Redundancy replacement is activated where a single row of memory cells or column of memory cells with defects is replaced with a redundancy row or column <highlight><bold>18</bold></highlight> by making the fuses connect or blow, i.e., programming, to map failure addresses (not shown). However, the number of fuses becomes prohibitively large for this conventional redundancy scheme, particularly in high-density memory, in which a lot of room is consumed by thousands of fuses, so that normal memory cells are compressed into a limited space and the implementation of the circuitry becomes overly complicated. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Therefore, an object of the invention is to provide a modular memory structure having adaptable redundancy circuitry, which can repair different types of defects to increase the yield of the memory device. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> A further object of the invention is to provide a modular memory structure having adaptable redundancy circuitry, which uses an addressing line and an enabled line to reduce the required fuse sets and avoid memory resource waste. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> To realize the above and other objects, the invention provides a modular memory structure having adaptable redundancy circuitry, which can repair different types of defects by using an addressing line and an enabled line, thereby increasing the yield of the memory device. The modular memory structure having adaptable redundancy circuitry includes: a plurality of main memory blocks for storing data; a plurality of redundancy memory blocks for replacing the defect memory blocks; a plurality of fuse sets to generate replacement signals by programming the plurality of fuse sets to replace the defect memory positions on the main memory blocks with the corresponding redundancy memory blocks. The replacement signals include an MAT replacement signal, a memory sector replacement signal, and a memory row and column replacement signal. Thus, the optimized replacement range is defined by the signals with the sizes of MAT, sector, and row or column.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The invention will become apparent by referring to the following detailed description of a preferred embodiment with reference to the accompanying drawings, wherein: </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram of a typical memory including redundancy circuitry; </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram of a modular memory structure with adaptable redundancy circuitry of the invention; and </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a schematic diagram of an adaptable redundancy circuitry of the invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram of a modular memory structure <highlight><bold>2</bold></highlight> with adaptable redundancy circuitry of the invention. In <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the structure includes main memory blocks <highlight><bold>21</bold></highlight>, <highlight><bold>23</bold></highlight>, <highlight><bold>25</bold></highlight>, and <highlight><bold>27</bold></highlight> for storing data; redundancy memory blocks <highlight><bold>20</bold></highlight>, <highlight><bold>22</bold></highlight>, <highlight><bold>24</bold></highlight>, <highlight><bold>26</bold></highlight>, <highlight><bold>28</bold></highlight>, and <highlight><bold>29</bold></highlight> for replacing the defect positions on the main memory blocks <highlight><bold>21</bold></highlight>, <highlight><bold>23</bold></highlight>, <highlight><bold>25</bold></highlight>, and <highlight><bold>27</bold></highlight>; and fuse sets Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>0</bold></highlight>, Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>1</bold></highlight>, Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>2</bold></highlight>, and Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>3</bold></highlight> for choosing the replacement sizes. The replacement sizes include a redundancy cell, a column or a row, a sector, and an MAT. As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the implementation of one main memory with respect to one redundancy memory plus two additional redundancy memory blocks forms the body of the memory module <highlight><bold>2</bold></highlight>. For example, every four sectors form an MAT and two MATs are arranged in a line. Thus, a redundancy memory line is interlaced with a main memory line from line <highlight><bold>20</bold></highlight> to line <highlight><bold>27</bold></highlight>. In addition, two additional redundancy memory blocks <highlight><bold>28</bold></highlight>, <highlight><bold>29</bold></highlight> follow to form the memory structure <highlight><bold>2</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. Moreover, the memory module <highlight><bold>2</bold></highlight> is electrically connected to fuse sets Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>0</bold></highlight>, Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>1</bold></highlight>, Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>2</bold></highlight>, and Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>3</bold></highlight> to complete the implementation. Fuse_set <highlight><bold>0</bold></highlight> is electrically connected to the redundancy memory line <highlight><bold>20</bold></highlight> and the left half of the redundancy memory line <highlight><bold>28</bold></highlight>. Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>1</bold></highlight> is electrically connected to the redundancy memory line <highlight><bold>22</bold></highlight> and the left half of the redundancy memory line <highlight><bold>29</bold></highlight>. Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>2</bold></highlight> is electrically connected to the redundancy memory line <highlight><bold>24</bold></highlight> and the right half of the redundancy memory line <highlight><bold>28</bold></highlight>. Fuse<highlight><subscript>13 </subscript></highlight>set <highlight><bold>3</bold></highlight> is electrically connected to the redundancy memory line <highlight><bold>26</bold></highlight> and the right half of the redundancy memory line <highlight><bold>29</bold></highlight>. The adaptable redundancy circuitry is further described as follows. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a schematic diagram of an adaptable redundancy circuitry of the invention. In <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the circuitry includes a plurality of fuse-added elements FA<highlight><bold>0</bold></highlight>-FA<highlight><bold>8</bold></highlight>; a plurality of enable fuse elements FENT, FENM, and FENB; a replacement signal generation circuitry <highlight><bold>31</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, defect addresses A<highlight><bold>0</bold></highlight>-A<highlight><bold>8</bold></highlight> are respectively input to fuse-added elements FA<highlight><bold>0</bold></highlight>-FA<highlight><bold>8</bold></highlight> so as to have the programming function. A column or row is decoded by the bottom hierarchy addresses A<highlight><bold>0</bold></highlight>-A<highlight><bold>2</bold></highlight> through the fuse-added elements FA<highlight><bold>0</bold></highlight>-FA<highlight><bold>2</bold></highlight>. The outputs of the elements FA<highlight><bold>0</bold></highlight>-FA<highlight><bold>2</bold></highlight> are input to the NAND gate NAND<highlight><bold>1</bold></highlight> of the replacement signal generation circuitry <highlight><bold>31</bold></highlight>. A sector is decoded by the middle hierarchy addresses A<highlight><bold>3</bold></highlight>-A<highlight><bold>5</bold></highlight> through the fuse-added elements FA<highlight><bold>3</bold></highlight>-FA<highlight><bold>5</bold></highlight>. The outputs of the elements FA<highlight><bold>3</bold></highlight>-FA<highlight><bold>5</bold></highlight> are input to the NAND gate NAND<highlight><bold>2</bold></highlight> of the replacement signal generation circuitry <highlight><bold>31</bold></highlight>. A MAT is decoded by the top hierarchy addresses A<highlight><bold>6</bold></highlight>-A<highlight><bold>8</bold></highlight> through the fuse-added elements FA<highlight><bold>6</bold></highlight>-FA<highlight><bold>8</bold></highlight>. The outputs of the elements FA<highlight><bold>6</bold></highlight>-FA<highlight><bold>8</bold></highlight> are input to the NAND gate NAND<highlight><bold>3</bold></highlight> of the replacement signal generation circuitry <highlight><bold>31</bold></highlight>. In this example, each fuse-added element has a distance of 5 &mgr;m. A fuse set enable signal FUSET EN is concurrently input to the enable fuse elements FENT, FENM, FENB to be programmed, respectively, so as to generate the corresponding enable signals TOP<highlight><subscript>13 </subscript></highlight>EN, MID<highlight><subscript>13 </subscript></highlight>EN, and BOT<highlight><subscript>13 </subscript></highlight>EN respectively input to the replacement signal generation circuitry <highlight><bold>31</bold></highlight>. The replacement signal generation circuitry <highlight><bold>31</bold></highlight> further includes NAND gates NAND<highlight><bold>1</bold></highlight>-NAND<highlight><bold>6</bold></highlight>, NOR gates NOR<highlight><bold>1</bold></highlight> and NOR<highlight><bold>2</bold></highlight>, and an inverter NOT. The NAND gate NAND<highlight><bold>1</bold></highlight> receives the output signal from the fuse-added elements FA<highlight><bold>0</bold></highlight>-FA<highlight><bold>2</bold></highlight> and generates an output signal to the NOR gate NOR<highlight><bold>1</bold></highlight>. The NAND gate NAND<highlight><bold>2</bold></highlight> receives the output signal from the fuse-added elements FA<highlight><bold>3</bold></highlight>-FA<highlight><bold>5</bold></highlight> and generates an output signal to the NOR gates NOR<highlight><bold>1</bold></highlight> and NOR<highlight><bold>2</bold></highlight>. The NAND gate NAND<highlight><bold>3</bold></highlight> receives the output signal from the fuse-added elements FA<highlight><bold>6</bold></highlight>-FA<highlight><bold>8</bold></highlight> and generates a signal N<highlight><bold>3</bold></highlight> to the NOR gate NOR<highlight><bold>1</bold></highlight>, NOR<highlight><bold>2</bold></highlight>, and the inverter NOT. The NOR gate NOR<highlight><bold>1</bold></highlight> receives the output signal from the NAND gates NAND<highlight><bold>1</bold></highlight>, NAND<highlight><bold>2</bold></highlight>, and NAND<highlight><bold>3</bold></highlight> and generates an output signal to the NAND gate NAND<highlight><bold>4</bold></highlight>. The NOR gate NOR<highlight><bold>2</bold></highlight> receives the output signal from the NAND gates NAND<highlight><bold>2</bold></highlight> and NAND<highlight><bold>3</bold></highlight> and generates an output signal to the NAND gate NAND<highlight><bold>5</bold></highlight>. The inverter NOT receives an output signal from the NAND gate NAND<highlight><bold>3</bold></highlight> and generates an inverted phase output signal to the NAND gate NAND<highlight><bold>6</bold></highlight>. The NAND gate NAND<highlight><bold>4</bold></highlight> receives signal BOT<highlight><subscript>13 </subscript></highlight>EN and the output of the NOR gate NOR<highlight><bold>1</bold></highlight> to generate the replacement signal BOTRED<highlight><subscript>13 </subscript></highlight>HIT to determine the defect range replaced with a column or a row. The NAND gate NAND<highlight><bold>5</bold></highlight> receives signal MID<highlight><subscript>13 </subscript></highlight>EN and the output of the NOR gate NOR<highlight><bold>2</bold></highlight> to generate the replacement signal MIDRED<highlight><subscript>13 </subscript></highlight>HIT to determine the defect range replaced with a sector. The NAND gate NAND<highlight><bold>6</bold></highlight> receives signal TOP<highlight><subscript>13 </subscript></highlight>EN and the output of the inverter NOT to generate the replacement signal TOPRED<highlight><subscript>13 </subscript></highlight>HIT to determine the defect range replaced with an MAT. In such a structure, the replacement signals BOTRED<highlight><subscript>13 </subscript></highlight>HIT, MIDRED<highlight><subscript>13 </subscript></highlight>HIT and TOPRED<highlight><subscript>13 </subscript></highlight>HIT can indicate a replacement size of the defect memory and replace it with an optimized range by means of the structure of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, thereby reducing the required fuses and avoiding wasted space. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> Although the invention has been described in its preferred embodiment, it is not intended to limit the invention to the precise embodiment disclosed herein. Those who are skilled in this technology can still make various alterations and modifications without departing from the scope and spirit of this invention. Therefore, the scope of the invention shall be defined and protected by the following claims and their equivalents. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A modular memory structure having adaptable redundancy circuitry, comprising: 
<claim-text>a plurality of main memory to store data; </claim-text>
<claim-text>a plurality of redundancy memory to replace the defective memory in the plurality of main memory; </claim-text>
<claim-text>a plurality of fuse sets to be programmed to generate replacement signals for the replacement of the defect memory positions on the main memory blocks with the corresponding redundancy memory blocks. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The modular memory structure of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the replacement signals comprise an MAT replacement signal, a sector replacement signal and a line replacement signal. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The modular memory structure of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the line replacement signal is a column replacement signal. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The modular memory structure of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the line replacement signal is a row replacement signal. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The modular memory structure of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the fuse sets further comprise: 
<claim-text>a plurality of fuse-added elements to be programmed according to a fuse set enable signal input externally to generate the enable signals to enable the respective defect memory replacement ranges; and </claim-text>
<claim-text>replacement generation circuitry to receive and decode the output of the plurality of fuse-added elements and the enable signals of the plurality of enable fuse elements to determine a replacement signal for the replacement range of defect memory with the redundancy memory. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The modular memory structure of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the defect memory replacement ranges comprise a bit replacement, a line replacement, a sector replacement and an MAT replacement. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The modular memory structure of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the enable signals comprise an MAT enable signal, a sector enable signal and a line enable signal. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The modular memory structure of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the line enable signal is a column enable signal. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The modular memory structure of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the line enable signal is a row enable signal. </claim-text>
</claim>
<claim id="CLM-10.he">
<claim-text><highlight><bold>10</bold></highlight>.The modular memory structure of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the replacement signals comprise an MAT replacement signal, a sector replacement signal and a line replacement signal. </claim-text>
</claim>
<claim id="CLM-11.he">
<claim-text><highlight><bold>11</bold></highlight>.The modular memory structure of claim <highlight><bold>10</bold></highlight>, wherein the line replacement signal is a column enable signal. </claim-text>
</claim>
<claim id="CLM-12.he">
<claim-text><highlight><bold>12</bold></highlight>.The modular memory structure of claim <highlight><bold>10</bold></highlight>, wherein the line replacement signal is a row enable signal. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. An adaptable redundancy circuitry having a plurality of fuse sets, fit to be implemented into the modular memory structure mentioned above, the circuitry comprising: 
<claim-text>nine fuse-added elements, which receive address lines externally by one-to-one and respectively generates an output signal; </claim-text>
<claim-text>three enable fuse elements, programmed according to a fuse set enable signal so as to respectively generate a line enable signal to generate a line enable signal to enable a line defect memory, a sector enable signal to generate a sector enable signal to enable a sector defect memory and an MAT enable signal to generate an MAT enable signal to enable an MAT defect memory; </claim-text>
<claim-text>a first NAND gate having three inputs and an output, the three inputs respectively receiving the three bottom output signals of the nine fuse-added elements, and generating an output signal from the output; </claim-text>
<claim-text>a second NAND gate having three inputs and an output, the three inputs respectively receiving the three middle output signals of the nine fuse-added elements, and generating an output signal from the output; </claim-text>
<claim-text>a third NAND gate having three inputs and an output, the three inputs respectively receiving the three top output signals of the nine fuse-added elements, and generating an output signal from the output; </claim-text>
<claim-text>a first NOR gate having three inputs and an output, the three inputs respectively receiving the output signals from the first NAND gate, the second NAND gate and the third NAND gate, and generating an output signal from the output; </claim-text>
<claim-text>a first NOR gate having two inputs and an output, the two inputs respectively receiving the output signals from the second NAND gate and the third NAND gate, and generating an output signal from the output; </claim-text>
<claim-text>an inverter, which receives an output signal of the third NAND gate and generates an inverted phase output signal; </claim-text>
<claim-text>a fourth NAND gate having two inputs and an output, the two inputs respectively receiving the line enable signal and the output signal of the first NOR gate, and generating a line replacement signal from the output; </claim-text>
<claim-text>a fifth NAND gate having two inputs and an output, the two inputs respectively receiving the sector enable signal and the output signal of the second NOR gate, and generating a sector replacement signal from the output; </claim-text>
<claim-text>a sixth NAND gate having two inputs and an output, the two inputs respectively receiving the MAT enable signal and the inverted phase output signal, and generating an MAT replacement signal from the output. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The adaptable redundancy circuitry of claim <highlight><bold>13</bold></highlight>, wherein the line defect memory is column defect memory. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The adaptable redundancy circuitry of claim <highlight><bold>13</bold></highlight>, wherein the line defect memory is row defect memory.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002364A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002364A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002364A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002364A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
