Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:56:47 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : or1200_flat
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 3.605ns (64.100%)  route 2.019ns (35.900%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
    SLICE_X65Y109                                                     r  or1200_operandmuxes/operand_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.102     0.102 f  or1200_operandmuxes/operand_a_reg[10]/Q
                         net (fo=24, estimated)       0.405     0.507    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.542 r  or1200_operandmuxes/mul_prod_i_25__0/O
                         net (fo=1, routed)           0.001     0.543    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.317     0.860 r  or1200_operandmuxes/mul_prod_i_18__0/CO[7]
                         net (fo=1, estimated)        0.000     0.860    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.903 r  or1200_operandmuxes/mul_prod_i_36/CO[7]
                         net (fo=1, estimated)        0.000     0.903    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.085 f  or1200_operandmuxes/mul_prod_i_33/O[7]
                         net (fo=1, estimated)        0.315     1.400    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.034     1.434 f  or1200_ctrl/mul_prod_i_1/O
                         net (fo=3, estimated)        0.295     1.729    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.938 r  or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     1.938    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.009 r  or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     2.009    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.701 f  or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     2.701    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.760 r  or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     2.760    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     3.310 f  or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     3.310    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<28>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     3.400 r  or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[28]
                         net (fo=1, estimated)        0.004     3.404    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[28]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     3.939 f  or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     3.939    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     4.005 r  or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[14]
                         net (fo=1, estimated)        0.664     4.669    or1200_mult_mac/n_91_mul_prod__0/mul_prod
    SLICE_X71Y118        LUT2 (Prop_LUT2_I1_O)        0.034     4.703 r  or1200_mult_mac/mul_prod_r[55]_i_10/O
                         net (fo=1, routed)           0.002     4.705    or1200_mult_mac/n_0_mul_prod_r[55]_i_10
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.074 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
                         net (fo=1, estimated)        0.000     5.074    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     5.256 r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[7]
                         net (fo=1, estimated)        0.290     5.546    or1200_mult_mac/mul_prod__3[63]
    SLICE_X70Y122        LUT6 (Prop_LUT6_I4_O)        0.035     5.581 r  or1200_mult_mac/mul_prod_r[63]_i_2/O
                         net (fo=1, routed)           0.043     5.624    or1200_mult_mac/n_0_mul_prod_r[63]_i_2
    SLICE_X70Y122        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk
                         net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
    SLICE_X70Y122                                                     r  or1200_mult_mac/mul_prod_r_reg[63]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X70Y122        FDRE (Setup_FDRE_C_D)        0.047     6.012    or1200_mult_mac/mul_prod_r_reg[63]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  0.388    




