{
  "Top": "testWriteAndReadHW",
  "RtlTop": "testWriteAndReadHW",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "resource writePix {{variable positionBooleanTextRequiredglPLSlices} {core RAM_T2P_BRAM}} {}",
      "pipeline writePix {} {}",
      "dependence writePix {{variable glPLSlices} {inter positionBoolean0type} {RAW positionBoolean0direction} {false positionBoolean0dependent}} {}",
      "array_partition writePix {{partition positionBooleanCmd} {variable positionBooleanTextRequiredglPLSlices} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition readCols {{partition positionBooleanCmd} {variable positionBooleanTextRequiredglPLSlices} {complete positionBoolean0type} {dim 1}} {}",
      "unroll readPixFromCol\/readWiderBitsLoop {} {}",
      "unroll writePixToCol\/writeWiderBitsLoop {} {}",
      "inline readPixFromCol {} {}",
      "inline writePixToCol {} {}",
      "pipeline testWriteAndReadHW {} {}",
      "dependence testWriteAndReadHW {{variable glPLSlices} {inter positionBoolean0type} {RAW positionBoolean0direction} {false positionBoolean0dependent}} {}",
      "inline writePix {{off positionBoolean1}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "5",
    "Latency": "4",
    "Uncertainty": "0.1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "testWriteAndReadHW",
    "Version": "1.0",
    "DisplayName": "Testwriteandreadhw",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/readBlocks.cpp"],
    "Vhdl": [
      "impl\/vhdl\/testWriteAndReadHbkb.vhd",
      "impl\/vhdl\/testWriteAndReadHcud.vhd",
      "impl\/vhdl\/writePix.vhd",
      "impl\/vhdl\/testWriteAndReadHW.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/testWriteAndReadHbkb.v",
      "impl\/verilog\/testWriteAndReadHcud.v",
      "impl\/verilog\/testWriteAndReadHcud_ram.dat",
      "impl\/verilog\/writePix.v",
      "impl\/verilog\/testWriteAndReadHW.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "4"
        }}
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "idx_V": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }}
    },
    "xArray_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "yArray_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "4"
    },
    "xArray_V": {
      "dir": "in",
      "width": "8"
    },
    "yArray_V": {
      "dir": "in",
      "width": "8"
    },
    "idx_V": {
      "dir": "in",
      "width": "2"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "4"
    },
    "xArray_V": {
      "interfaceRef": "xArray_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "yArray_V": {
      "interfaceRef": "yArray_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "idx_V": {
      "interfaceRef": "idx_V",
      "dir": "in",
      "dataWidth": "2",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "testWriteAndReadHW",
      "Instances": [{
          "ModuleName": "writePix",
          "InstanceName": "grp_writePix_fu_120"
        }]
    },
    "Metrics": {
      "writePix": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "6.76"
        },
        "Area": {
          "FF": "147",
          "LUT": "50",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "testWriteAndReadHW": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "5",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "6.76"
        },
        "Area": {
          "BRAM_18K": "48",
          "FF": "170",
          "LUT": "260",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-09-20 19:12:00 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
