FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_POWERPC_BOOK3S_PGTABLE_H
/* bench 15608.1.0 32e0f5904b40 */
/* bench 15608.1.1 204fdf139865 */
/* bench 15608.1.2 56d0a5e61b63 */
/* bench 15608.1.3 922c0b14559d */
/* bench 15608.1.4 6e16577c6f7c */
/* bench 15608.1.5 3c6537b71d16 */
/* bench 15608.1.6 d6fff6cad5bc */
/* bench 15608.1.7 6f72e61350ea */
/* bench 15608.1.8 e84186ea516c */
/* bench 15608.1.9 6f66d97b6f0f */
#include <asm/book3s/64/pgtable.h>
#else
#include <asm/book3s/32/pgtable.h>
#endif

#define FIRST_USER_ADDRESS	0UL
#ifndef __ASSEMBLY__
/* Insert a PTE, top-level function is out of line. It uses an inline
 * low level function in the respective pgtable-* files
 */
extern void set_pte_at(struct mm_struct *mm, unsigned long addr, pte_t *ptep,
		       pte_t pte);


#define __HAVE_ARCH_PTEP_SET_ACCESS_FLAGS
extern int ptep_set_access_flags(struct vm_area_struct *vma, unsigned long address,
				 pte_t *ptep, pte_t entry, int dirty);

struct file;
extern pgprot_t phys_mem_access_prot(struct file *file, unsigned long pfn,
				     unsigned long size, pgprot_t vma_prot);
#define __HAVE_PHYS_MEM_ACCESS_PROT

/*
 * This gets called at the end of handling a page fault, when
 * the kernel has put a new PTE into the page table for the process.
 * We use it to ensure coherency between the i-cache and d-cache
 * for the page which has just been mapped in.
 * On machines which use an MMU hash table, we use this to put a
 * corresponding HPTE into the hash table ahead of time, instead of
 * waiting for the inevitable extra hash-table miss exception.
 */
void update_mmu_cache(struct vm_area_struct *vma, unsigned long address, pte_t *ptep);

#endif /* __ASSEMBLY__ */
#endif
