Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 23 09:32:50 2023
| Host         : LAPTOP-7D1D3GGC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    82          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (240)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (179)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (240)
--------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: U_clk/clkdiv_reg[24]/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: U_clk/clkdiv_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (179)
--------------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.000        0.000                      0                 1977        0.095        0.000                      0                 1977       49.500        0.000                       0                  2042  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.000        0.000                      0                 1977        0.095        0.000                      0                 1977       49.500        0.000                       0                  2042  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.000ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.272ns (32.020%)  route 2.701ns (67.980%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.610     5.212    u_seg7x16/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  u_seg7x16/i_data_store_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.518     5.730 r  u_seg7x16/i_data_store_reg[19]/Q
                         net (fo=2, routed)           1.146     6.877    u_seg7x16/data2[3]
    SLICE_X38Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.001 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=1, routed)           0.000     7.001    u_seg7x16/o_seg_r[3]_i_3_n_0
    SLICE_X38Y117        MUXF7 (Prop_muxf7_I0_O)      0.209     7.210 r  u_seg7x16/o_seg_r_reg[3]_i_2/O
                         net (fo=2, routed)           0.730     7.940    u_seg7x16/seg_data_r[3]
    SLICE_X38Y117        LUT5 (Prop_lut5_I0_O)        0.297     8.237 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, routed)           0.824     9.061    u_seg7x16/sel0[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I3_O)        0.124     9.185 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.185    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X39Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.491   104.913    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.276   105.189    
                         clock uncertainty           -0.035   105.154    
    SLICE_X39Y119        FDPE (Setup_fdpe_C_D)        0.031   105.185    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.185    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 96.000    

Slack (MET) :             96.003ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.272ns (32.060%)  route 2.696ns (67.940%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.610     5.212    u_seg7x16/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  u_seg7x16/i_data_store_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.518     5.730 r  u_seg7x16/i_data_store_reg[19]/Q
                         net (fo=2, routed)           1.146     6.877    u_seg7x16/data2[3]
    SLICE_X38Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.001 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=1, routed)           0.000     7.001    u_seg7x16/o_seg_r[3]_i_3_n_0
    SLICE_X38Y117        MUXF7 (Prop_muxf7_I0_O)      0.209     7.210 r  u_seg7x16/o_seg_r_reg[3]_i_2/O
                         net (fo=2, routed)           0.730     7.940    u_seg7x16/seg_data_r[3]
    SLICE_X38Y117        LUT5 (Prop_lut5_I0_O)        0.297     8.237 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, routed)           0.819     9.056    u_seg7x16/sel0[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I3_O)        0.124     9.180 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.180    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X39Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.491   104.913    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.276   105.189    
                         clock uncertainty           -0.035   105.154    
    SLICE_X39Y119        FDPE (Setup_fdpe_C_D)        0.029   105.183    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.183    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                 96.003    

Slack (MET) :             96.179ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.828ns (21.855%)  route 2.961ns (78.145%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.599     5.201    u_seg7x16/clk_IBUF_BUFG
    SLICE_X43Y125        FDCE                                         r  u_seg7x16/i_data_store_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_fdce_C_Q)         0.456     5.657 r  u_seg7x16/i_data_store_reg[16]/Q
                         net (fo=2, routed)           1.170     6.828    u_seg7x16/data2[0]
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.607     7.559    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X42Y119        LUT5 (Prop_lut5_I1_O)        0.124     7.683 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           1.183     8.866    u_seg7x16/sel0[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.990 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.990    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X39Y117        FDPE (Setup_fdpe_C_D)        0.029   105.169    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.169    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 96.179    

Slack (MET) :             96.182ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.828ns (21.861%)  route 2.960ns (78.139%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.599     5.201    u_seg7x16/clk_IBUF_BUFG
    SLICE_X43Y125        FDCE                                         r  u_seg7x16/i_data_store_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_fdce_C_Q)         0.456     5.657 r  u_seg7x16/i_data_store_reg[16]/Q
                         net (fo=2, routed)           1.170     6.828    u_seg7x16/data2[0]
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.607     7.559    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X42Y119        LUT5 (Prop_lut5_I1_O)        0.124     7.683 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           1.182     8.865    u_seg7x16/sel0[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.989    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X39Y117        FDPE (Setup_fdpe_C_D)        0.031   105.171    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                 96.182    

Slack (MET) :             96.227ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.733%)  route 2.661ns (76.267%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.617     5.219    u_seg7x16/clk_IBUF_BUFG
    SLICE_X43Y109        FDCE                                         r  u_seg7x16/i_data_store_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     5.675 f  u_seg7x16/i_data_store_reg[62]/Q
                         net (fo=1, routed)           0.658     6.333    u_seg7x16/data7[6]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  u_seg7x16/o_seg_r[7]_i_9/O
                         net (fo=1, routed)           1.061     7.518    u_seg7x16/o_seg_r[7]_i_9_n_0
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124     7.642 f  u_seg7x16/o_seg_r[7]_i_4/O
                         net (fo=2, routed)           0.446     8.088    u_seg7x16/o_seg_r[7]_i_4_n_0
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.124     8.212 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=8, routed)           0.496     8.708    u_seg7x16/o_seg_r0
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X39Y117        FDPE (Setup_fdpe_C_CE)      -0.205   104.935    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        104.935    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                 96.227    

Slack (MET) :             96.227ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.733%)  route 2.661ns (76.267%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.617     5.219    u_seg7x16/clk_IBUF_BUFG
    SLICE_X43Y109        FDCE                                         r  u_seg7x16/i_data_store_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     5.675 f  u_seg7x16/i_data_store_reg[62]/Q
                         net (fo=1, routed)           0.658     6.333    u_seg7x16/data7[6]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  u_seg7x16/o_seg_r[7]_i_9/O
                         net (fo=1, routed)           1.061     7.518    u_seg7x16/o_seg_r[7]_i_9_n_0
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124     7.642 f  u_seg7x16/o_seg_r[7]_i_4/O
                         net (fo=2, routed)           0.446     8.088    u_seg7x16/o_seg_r[7]_i_4_n_0
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.124     8.212 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=8, routed)           0.496     8.708    u_seg7x16/o_seg_r0
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X39Y117        FDPE (Setup_fdpe_C_CE)      -0.205   104.935    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        104.935    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                 96.227    

Slack (MET) :             96.227ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.733%)  route 2.661ns (76.267%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.617     5.219    u_seg7x16/clk_IBUF_BUFG
    SLICE_X43Y109        FDCE                                         r  u_seg7x16/i_data_store_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     5.675 f  u_seg7x16/i_data_store_reg[62]/Q
                         net (fo=1, routed)           0.658     6.333    u_seg7x16/data7[6]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  u_seg7x16/o_seg_r[7]_i_9/O
                         net (fo=1, routed)           1.061     7.518    u_seg7x16/o_seg_r[7]_i_9_n_0
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124     7.642 f  u_seg7x16/o_seg_r[7]_i_4/O
                         net (fo=2, routed)           0.446     8.088    u_seg7x16/o_seg_r[7]_i_4_n_0
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.124     8.212 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=8, routed)           0.496     8.708    u_seg7x16/o_seg_r0
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X39Y117        FDPE (Setup_fdpe_C_CE)      -0.205   104.935    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        104.935    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                 96.227    

Slack (MET) :             96.227ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.733%)  route 2.661ns (76.267%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.617     5.219    u_seg7x16/clk_IBUF_BUFG
    SLICE_X43Y109        FDCE                                         r  u_seg7x16/i_data_store_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     5.675 f  u_seg7x16/i_data_store_reg[62]/Q
                         net (fo=1, routed)           0.658     6.333    u_seg7x16/data7[6]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  u_seg7x16/o_seg_r[7]_i_9/O
                         net (fo=1, routed)           1.061     7.518    u_seg7x16/o_seg_r[7]_i_9_n_0
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124     7.642 f  u_seg7x16/o_seg_r[7]_i_4/O
                         net (fo=2, routed)           0.446     8.088    u_seg7x16/o_seg_r[7]_i_4_n_0
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.124     8.212 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=8, routed)           0.496     8.708    u_seg7x16/o_seg_r0
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X39Y117        FDPE (Setup_fdpe_C_CE)      -0.205   104.935    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        104.935    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                 96.227    

Slack (MET) :             96.227ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.828ns (23.733%)  route 2.661ns (76.267%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.617     5.219    u_seg7x16/clk_IBUF_BUFG
    SLICE_X43Y109        FDCE                                         r  u_seg7x16/i_data_store_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     5.675 f  u_seg7x16/i_data_store_reg[62]/Q
                         net (fo=1, routed)           0.658     6.333    u_seg7x16/data7[6]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  u_seg7x16/o_seg_r[7]_i_9/O
                         net (fo=1, routed)           1.061     7.518    u_seg7x16/o_seg_r[7]_i_9_n_0
    SLICE_X39Y118        LUT4 (Prop_lut4_I3_O)        0.124     7.642 f  u_seg7x16/o_seg_r[7]_i_4/O
                         net (fo=2, routed)           0.446     8.088    u_seg7x16/o_seg_r[7]_i_4_n_0
    SLICE_X39Y118        LUT3 (Prop_lut3_I2_O)        0.124     8.212 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=8, routed)           0.496     8.708    u_seg7x16/o_seg_r0
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X39Y117        FDPE (Setup_fdpe_C_CE)      -0.205   104.935    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        104.935    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                 96.227    

Slack (MET) :             96.262ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.277ns (34.427%)  route 2.432ns (65.573%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.615     5.217    u_seg7x16/clk_IBUF_BUFG
    SLICE_X38Y116        FDCE                                         r  u_seg7x16/i_data_store_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDCE (Prop_fdce_C_Q)         0.518     5.735 r  u_seg7x16/i_data_store_reg[58]/Q
                         net (fo=1, routed)           1.105     6.841    u_seg7x16/data7[2]
    SLICE_X38Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  u_seg7x16/o_seg_r[2]_i_4/O
                         net (fo=1, routed)           0.000     6.965    u_seg7x16/o_seg_r[2]_i_4_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I1_O)      0.214     7.179 r  u_seg7x16/o_seg_r_reg[2]_i_2/O
                         net (fo=2, routed)           0.467     7.646    u_seg7x16/seg_data_r[2]
    SLICE_X39Y119        LUT5 (Prop_lut5_I0_O)        0.297     7.943 r  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=7, routed)           0.860     8.803    u_seg7x16/sel0[2]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.124     8.927 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.927    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.276   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X39Y117        FDPE (Setup_fdpe_C_D)        0.032   105.189    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 96.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.566     1.485    U_clk/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  U_clk/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_clk/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.735    U_clk/clkdiv_reg_n_0_[11]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.949 r  U_clk/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    U_clk/clkdiv_reg[12]_i_1_n_7
    SLICE_X51Y100        FDCE                                         r  U_clk/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.830     1.995    U_clk/clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  U_clk/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    U_clk/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.566     1.485    U_clk/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  U_clk/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_clk/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.735    U_clk/clkdiv_reg_n_0_[11]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.960 r  U_clk/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    U_clk/clkdiv_reg[12]_i_1_n_5
    SLICE_X51Y100        FDCE                                         r  U_clk/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.830     1.995    U_clk/clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  U_clk/clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    U_clk/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[10][38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[10][38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.559     1.478    U_RF/clk_IBUF_BUFG
    SLICE_X49Y108        FDCE                                         r  U_RF/rf_reg[10][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_RF/rf_reg[10][38]/Q
                         net (fo=2, routed)           0.056     1.675    U_RF/rf_reg[10][63]_0[38]
    SLICE_X49Y108        FDCE                                         r  U_RF/rf_reg[10][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.830     1.995    U_RF/clk_IBUF_BUFG
    SLICE_X49Y108        FDCE                                         r  U_RF/rf_reg[10][38]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X49Y108        FDCE (Hold_fdce_C_D)         0.070     1.548    U_RF/rf_reg[10][38]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[10][57]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[10][57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.560     1.479    U_RF/clk_IBUF_BUFG
    SLICE_X45Y110        FDCE                                         r  U_RF/rf_reg[10][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_RF/rf_reg[10][57]/Q
                         net (fo=2, routed)           0.056     1.676    U_RF/rf_reg[10][63]_0[57]
    SLICE_X45Y110        FDCE                                         r  U_RF/rf_reg[10][57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.830     1.995    U_RF/clk_IBUF_BUFG
    SLICE_X45Y110        FDCE                                         r  U_RF/rf_reg[10][57]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X45Y110        FDCE (Hold_fdce_C_D)         0.070     1.549    U_RF/rf_reg[10][57]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[10][42]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[10][42]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.557     1.476    U_RF/clk_IBUF_BUFG
    SLICE_X35Y118        FDCE                                         r  U_RF/rf_reg[10][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_RF/rf_reg[10][42]/Q
                         net (fo=2, routed)           0.056     1.673    U_RF/rf_reg[10][63]_0[42]
    SLICE_X35Y118        FDCE                                         r  U_RF/rf_reg[10][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.826     1.991    U_RF/clk_IBUF_BUFG
    SLICE_X35Y118        FDCE                                         r  U_RF/rf_reg[10][42]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X35Y118        FDCE (Hold_fdce_C_D)         0.070     1.546    U_RF/rf_reg[10][42]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[10][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[10][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.558     1.477    U_RF/clk_IBUF_BUFG
    SLICE_X31Y131        FDCE                                         r  U_RF/rf_reg[10][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y131        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_RF/rf_reg[10][9]/Q
                         net (fo=2, routed)           0.056     1.674    U_RF/rf_reg[10][63]_0[9]
    SLICE_X31Y131        FDCE                                         r  U_RF/rf_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.827     1.992    U_RF/clk_IBUF_BUFG
    SLICE_X31Y131        FDCE                                         r  U_RF/rf_reg[10][9]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X31Y131        FDCE (Hold_fdce_C_D)         0.070     1.547    U_RF/rf_reg[10][9]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[11][36]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[11][36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.554     1.473    U_RF/clk_IBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  U_RF/rf_reg[11][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_RF/rf_reg[11][36]/Q
                         net (fo=2, routed)           0.056     1.670    U_RF/rf_reg[11][63]_0[36]
    SLICE_X51Y116        FDCE                                         r  U_RF/rf_reg[11][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.822     1.987    U_RF/clk_IBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  U_RF/rf_reg[11][36]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X51Y116        FDCE (Hold_fdce_C_D)         0.066     1.539    U_RF/rf_reg[11][36]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[17][58]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[17][58]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.558     1.477    U_RF/clk_IBUF_BUFG
    SLICE_X37Y117        FDCE                                         r  U_RF/rf_reg[17][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_RF/rf_reg[17][58]/Q
                         net (fo=2, routed)           0.056     1.674    U_RF/rf_reg[17][63]_0[58]
    SLICE_X37Y117        FDCE                                         r  U_RF/rf_reg[17][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.827     1.992    U_RF/clk_IBUF_BUFG
    SLICE_X37Y117        FDCE                                         r  U_RF/rf_reg[17][58]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X37Y117        FDCE (Hold_fdce_C_D)         0.066     1.543    U_RF/rf_reg[17][58]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[18][39]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[18][39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.562     1.481    U_RF/clk_IBUF_BUFG
    SLICE_X39Y105        FDCE                                         r  U_RF/rf_reg[18][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U_RF/rf_reg[18][39]/Q
                         net (fo=2, routed)           0.056     1.678    U_RF/rf_reg[18][63]_0[39]
    SLICE_X39Y105        FDCE                                         r  U_RF/rf_reg[18][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.834     1.999    U_RF/clk_IBUF_BUFG
    SLICE_X39Y105        FDCE                                         r  U_RF/rf_reg[18][39]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X39Y105        FDCE (Hold_fdce_C_D)         0.066     1.547    U_RF/rf_reg[18][39]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[19][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[19][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.555     1.474    U_RF/clk_IBUF_BUFG
    SLICE_X39Y131        FDCE                                         r  U_RF/rf_reg[19][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y131        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_RF/rf_reg[19][14]/Q
                         net (fo=2, routed)           0.056     1.671    U_RF/rf_reg[19][63]_0[14]
    SLICE_X39Y131        FDCE                                         r  U_RF/rf_reg[19][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.825     1.990    U_RF/clk_IBUF_BUFG
    SLICE_X39Y131        FDCE                                         r  U_RF/rf_reg[19][14]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X39Y131        FDCE (Hold_fdce_C_D)         0.066     1.540    U_RF/rf_reg[19][14]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X42Y125   U_RF/rf_reg[10][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X45Y123   U_RF/rf_reg[10][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X53Y121   U_RF/rf_reg[10][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X48Y125   U_RF/rf_reg[10][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y127   U_RF/rf_reg[10][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X39Y129   U_RF/rf_reg[10][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X37Y120   U_RF/rf_reg[10][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y131   U_RF/rf_reg[10][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X48Y124   U_RF/rf_reg[10][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y125   U_RF/rf_reg[10][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y125   U_RF/rf_reg[10][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y123   U_RF/rf_reg[10][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y123   U_RF/rf_reg[10][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y121   U_RF/rf_reg[10][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y121   U_RF/rf_reg[10][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y125   U_RF/rf_reg[10][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y125   U_RF/rf_reg[10][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y127   U_RF/rf_reg[10][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y127   U_RF/rf_reg[10][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y125   U_RF/rf_reg[10][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y125   U_RF/rf_reg[10][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y123   U_RF/rf_reg[10][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y123   U_RF/rf_reg[10][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y121   U_RF/rf_reg[10][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y121   U_RF/rf_reg[10][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y125   U_RF/rf_reg[10][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y125   U_RF/rf_reg[10][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y127   U_RF/rf_reg[10][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y127   U_RF/rf_reg[10][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            reg_data_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.973ns  (logic 1.647ns (11.790%)  route 12.326ns (88.210%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_i_IBUF[13]_inst/O
                         net (fo=67, routed)          6.625     8.148    sw_i_IBUF[13]
    SLICE_X28Y125        LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          5.701    13.973    reg_data
    SLICE_X47Y124        FDRE                                         r  reg_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            reg_data_reg[48]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.692ns  (logic 1.647ns (12.031%)  route 12.045ns (87.969%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_i_IBUF[13]_inst/O
                         net (fo=67, routed)          6.625     8.148    sw_i_IBUF[13]
    SLICE_X28Y125        LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          5.421    13.692    reg_data
    SLICE_X50Y119        FDRE                                         r  reg_data_reg[48]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            reg_data_reg[56]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.692ns  (logic 1.647ns (12.031%)  route 12.045ns (87.969%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_i_IBUF[13]_inst/O
                         net (fo=67, routed)          6.625     8.148    sw_i_IBUF[13]
    SLICE_X28Y125        LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          5.421    13.692    reg_data
    SLICE_X50Y119        FDRE                                         r  reg_data_reg[56]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            reg_data_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.673ns  (logic 1.647ns (12.048%)  route 12.026ns (87.952%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_i_IBUF[13]_inst/O
                         net (fo=67, routed)          6.625     8.148    sw_i_IBUF[13]
    SLICE_X28Y125        LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          5.401    13.673    reg_data
    SLICE_X45Y122        FDRE                                         r  reg_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            reg_data_reg[44]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.615ns  (logic 1.647ns (12.100%)  route 11.968ns (87.900%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_i_IBUF[13]_inst/O
                         net (fo=67, routed)          6.625     8.148    sw_i_IBUF[13]
    SLICE_X28Y125        LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          5.343    13.615    reg_data
    SLICE_X46Y116        FDRE                                         r  reg_data_reg[44]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            reg_data_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.593ns  (logic 1.647ns (12.120%)  route 11.945ns (87.880%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_i_IBUF[13]_inst/O
                         net (fo=67, routed)          6.625     8.148    sw_i_IBUF[13]
    SLICE_X28Y125        LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          5.321    13.593    reg_data
    SLICE_X50Y121        FDRE                                         r  reg_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            reg_data_reg[36]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.468ns  (logic 1.647ns (12.232%)  route 11.821ns (87.768%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_i_IBUF[13]_inst/O
                         net (fo=67, routed)          6.625     8.148    sw_i_IBUF[13]
    SLICE_X28Y125        LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          5.196    13.468    reg_data
    SLICE_X49Y117        FDRE                                         r  reg_data_reg[36]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            reg_data_reg[50]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.374ns  (logic 1.647ns (12.318%)  route 11.726ns (87.682%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_i_IBUF[13]_inst/O
                         net (fo=67, routed)          6.625     8.148    sw_i_IBUF[13]
    SLICE_X28Y125        LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          5.102    13.374    reg_data
    SLICE_X46Y120        FDRE                                         r  reg_data_reg[50]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            reg_data_reg[35]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.176ns  (logic 1.647ns (12.503%)  route 11.528ns (87.497%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_i_IBUF[13]_inst/O
                         net (fo=67, routed)          6.625     8.148    sw_i_IBUF[13]
    SLICE_X28Y125        LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          4.904    13.176    reg_data
    SLICE_X49Y115        FDRE                                         r  reg_data_reg[35]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            reg_data_reg[60]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.144ns  (logic 1.647ns (12.534%)  route 11.496ns (87.466%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_i_IBUF[13]_inst/O
                         net (fo=67, routed)          6.625     8.148    sw_i_IBUF[13]
    SLICE_X28Y125        LUT3 (Prop_lut3_I1_O)        0.124     8.272 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          4.872    13.144    reg_data
    SLICE_X45Y117        FDRE                                         r  reg_data_reg[60]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_data_reg[60]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.875%)  route 0.129ns (38.125%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDCE                         0.000     0.000 r  reg_addr_reg[4]/C
    SLICE_X42Y118        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reg_addr_reg[4]/Q
                         net (fo=65, routed)          0.129     0.293    reg_addr_reg[4]
    SLICE_X45Y117        LUT6 (Prop_lut6_I2_O)        0.045     0.338 r  reg_data[60]_i_1/O
                         net (fo=1, routed)           0.000     0.338    rf[60]
    SLICE_X45Y117        FDRE                                         r  reg_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDCE                         0.000     0.000 r  reg_addr_reg[0]/C
    SLICE_X41Y117        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  reg_addr_reg[0]/Q
                         net (fo=135, routed)         0.193     0.334    reg_addr_reg[0]
    SLICE_X41Y117        LUT1 (Prop_lut1_I0_O)        0.042     0.376 r  reg_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    p_0_in[0]
    SLICE_X41Y117        FDCE                                         r  reg_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.419%)  route 0.175ns (45.581%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDCE                         0.000     0.000 r  reg_addr_reg[3]/C
    SLICE_X42Y118        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reg_addr_reg[3]/Q
                         net (fo=66, routed)          0.175     0.339    reg_addr_reg[3]
    SLICE_X42Y118        LUT4 (Prop_lut4_I3_O)        0.045     0.384 r  reg_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.384    p_0_in[3]
    SLICE_X42Y118        FDCE                                         r  reg_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.337%)  route 0.198ns (48.663%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDCE                         0.000     0.000 r  reg_addr_reg[4]/C
    SLICE_X42Y118        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reg_addr_reg[4]/Q
                         net (fo=65, routed)          0.198     0.362    reg_addr_reg[4]
    SLICE_X49Y117        LUT6 (Prop_lut6_I2_O)        0.045     0.407 r  reg_data[36]_i_1/O
                         net (fo=1, routed)           0.000     0.407    rf[36]
    SLICE_X49Y117        FDRE                                         r  reg_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDCE                         0.000     0.000 r  reg_addr_reg[2]/C
    SLICE_X42Y118        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  reg_addr_reg[2]/Q
                         net (fo=132, routed)         0.171     0.319    reg_addr_reg[2]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.098     0.417 r  reg_addr[4]_i_2/O
                         net (fo=1, routed)           0.000     0.417    p_0_in[4]
    SLICE_X42Y118        FDCE                                         r  reg_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/seg7_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.145%)  route 0.255ns (57.855%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDCE                         0.000     0.000 r  u_seg7x16/seg7_addr_reg[0]/C
    SLICE_X39Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_seg7x16/seg7_addr_reg[0]/Q
                         net (fo=35, routed)          0.255     0.396    u_seg7x16/seg7_addr[0]
    SLICE_X39Y114        LUT1 (Prop_lut1_I0_O)        0.045     0.441 r  u_seg7x16/seg7_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.441    u_seg7x16/p_0_in[0]
    SLICE_X39Y114        FDCE                                         r  u_seg7x16/seg7_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[1]_rep__3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.766%)  route 0.259ns (58.234%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDCE                         0.000     0.000 r  reg_addr_reg[0]_rep__0/C
    SLICE_X44Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_addr_reg[0]_rep__0/Q
                         net (fo=88, routed)          0.259     0.400    reg_addr_reg[0]_rep__0_n_0
    SLICE_X43Y120        LUT2 (Prop_lut2_I0_O)        0.045     0.445 r  reg_addr[1]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     0.445    reg_addr[1]_rep__3_i_1_n_0
    SLICE_X43Y120        FDCE                                         r  reg_addr_reg[1]_rep__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.190%)  route 0.266ns (58.810%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDCE                         0.000     0.000 r  reg_addr_reg[1]_rep__0/C
    SLICE_X44Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_addr_reg[1]_rep__0/Q
                         net (fo=11, routed)          0.266     0.407    reg_addr_reg[1]_rep__0_n_0
    SLICE_X44Y120        LUT2 (Prop_lut2_I1_O)        0.045     0.452 r  reg_addr[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.452    reg_addr[1]_rep__0_i_1_n_0
    SLICE_X44Y120        FDCE                                         r  reg_addr_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[1]_rep__2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.186ns (39.872%)  route 0.280ns (60.128%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDCE                         0.000     0.000 r  reg_addr_reg[0]_rep__0/C
    SLICE_X44Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_addr_reg[0]_rep__0/Q
                         net (fo=88, routed)          0.280     0.421    reg_addr_reg[0]_rep__0_n_0
    SLICE_X44Y120        LUT2 (Prop_lut2_I0_O)        0.045     0.466 r  reg_addr[1]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     0.466    reg_addr[1]_rep__2_i_1_n_0
    SLICE_X44Y120        FDCE                                         r  reg_addr_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.209ns (43.963%)  route 0.266ns (56.037%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDCE                         0.000     0.000 r  reg_addr_reg[4]/C
    SLICE_X42Y118        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reg_addr_reg[4]/Q
                         net (fo=65, routed)          0.266     0.430    reg_addr_reg[4]
    SLICE_X49Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.475 r  reg_data[35]_i_1/O
                         net (fo=1, routed)           0.000     0.475    rf[35]
    SLICE_X49Y115        FDRE                                         r  reg_data_reg[35]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.769ns  (logic 4.033ns (45.992%)  route 4.736ns (54.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.611     5.213    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDPE (Prop_fdpe_C_Q)         0.456     5.669 r  u_seg7x16/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           4.736    10.405    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.982 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.982    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.510ns  (logic 4.011ns (47.141%)  route 4.498ns (52.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.614     5.216    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.672 r  u_seg7x16/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           4.498    10.170    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.726 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.726    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.833ns  (logic 4.017ns (51.278%)  route 3.816ns (48.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.612     5.214    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y118        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.670 r  u_seg7x16/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           3.816     9.487    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.047 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.047    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 3.990ns (51.108%)  route 3.817ns (48.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.614     5.216    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.672 r  u_seg7x16/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           3.817     9.489    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.022 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.022    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 3.949ns (55.902%)  route 3.115ns (44.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.611     5.213    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDPE (Prop_fdpe_C_Q)         0.456     5.669 r  u_seg7x16/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           3.115     8.784    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.278 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.278    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 3.993ns (56.608%)  route 3.061ns (43.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.614     5.216    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.672 r  u_seg7x16/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           3.061     8.733    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.271 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.271    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 4.133ns (60.572%)  route 2.690ns (39.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.614     5.216    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDPE (Prop_fdpe_C_Q)         0.419     5.635 r  u_seg7x16/o_seg_r_reg[7]/Q
                         net (fo=1, routed)           2.690     8.325    disp_seg_o_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.714    12.039 r  disp_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.039    disp_seg_o[7]
    H15                                                               r  disp_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 4.006ns (61.601%)  route 2.497ns (38.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.614     5.216    u_seg7x16/clk_IBUF_BUFG
    SLICE_X39Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.672 r  u_seg7x16/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           2.497     8.170    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.720 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.720    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[24][32]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[32]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.350ns  (logic 1.287ns (38.417%)  route 2.063ns (61.583%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.611     5.213    U_RF/clk_IBUF_BUFG
    SLICE_X42Y116        FDCE                                         r  U_RF/rf_reg[24][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y116        FDCE (Prop_fdce_C_Q)         0.478     5.691 r  U_RF/rf_reg[24][32]/Q
                         net (fo=2, routed)           1.125     6.817    rf[24]__0[32]
    SLICE_X42Y116        LUT6 (Prop_lut6_I0_O)        0.298     7.115 r  reg_data[32]_i_9/O
                         net (fo=1, routed)           0.000     7.115    reg_data[32]_i_9_n_0
    SLICE_X42Y116        MUXF7 (Prop_muxf7_I1_O)      0.214     7.329 r  reg_data_reg[32]_i_3/O
                         net (fo=1, routed)           0.938     8.266    reg_data_reg[32]_i_3_n_0
    SLICE_X45Y114        LUT6 (Prop_lut6_I1_O)        0.297     8.563 r  reg_data[32]_i_1/O
                         net (fo=1, routed)           0.000     8.563    rf[32]
    SLICE_X45Y114        FDRE                                         r  reg_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[28][29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.335ns  (logic 1.227ns (36.794%)  route 2.108ns (63.206%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.614     5.216    U_RF/clk_IBUF_BUFG
    SLICE_X41Y132        FDCE                                         r  U_RF/rf_reg[28][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.419     5.635 r  U_RF/rf_reg[28][29]/Q
                         net (fo=2, routed)           1.117     6.753    rf[28]__0[29]
    SLICE_X41Y132        LUT6 (Prop_lut6_I0_O)        0.297     7.050 r  reg_data[29]_i_6/O
                         net (fo=1, routed)           0.000     7.050    reg_data[29]_i_6_n_0
    SLICE_X41Y132        MUXF7 (Prop_muxf7_I0_O)      0.212     7.262 r  reg_data_reg[29]_i_2/O
                         net (fo=1, routed)           0.990     8.252    reg_data_reg[29]_i_2_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I0_O)        0.299     8.551 r  reg_data[29]_i_1/O
                         net (fo=1, routed)           0.000     8.551    rf[29]
    SLICE_X41Y130        FDRE                                         r  reg_data_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_RF/rf_reg[30][32]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.358ns (68.336%)  route 0.166ns (31.664%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.558     1.477    U_RF/clk_IBUF_BUFG
    SLICE_X43Y115        FDCE                                         r  U_RF/rf_reg[30][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_RF/rf_reg[30][32]/Q
                         net (fo=2, routed)           0.067     1.685    rf[30]__0[32]
    SLICE_X42Y115        LUT5 (Prop_lut5_I2_O)        0.045     1.730 r  reg_data[32]_i_7/O
                         net (fo=1, routed)           0.000     1.730    reg_data[32]_i_7_n_0
    SLICE_X42Y115        MUXF7 (Prop_muxf7_I1_O)      0.064     1.794 r  reg_data_reg[32]_i_2/O
                         net (fo=1, routed)           0.099     1.893    reg_data_reg[32]_i_2_n_0
    SLICE_X45Y114        LUT6 (Prop_lut6_I0_O)        0.108     2.001 r  reg_data[32]_i_1/O
                         net (fo=1, routed)           0.000     2.001    rf[32]
    SLICE_X45Y114        FDRE                                         r  reg_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[30][42]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.358ns (68.336%)  route 0.166ns (31.664%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.559     1.478    U_RF/clk_IBUF_BUFG
    SLICE_X31Y117        FDCE                                         r  U_RF/rf_reg[30][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_RF/rf_reg[30][42]/Q
                         net (fo=2, routed)           0.067     1.686    rf[30]__0[42]
    SLICE_X30Y117        LUT5 (Prop_lut5_I2_O)        0.045     1.731 r  reg_data[42]_i_7/O
                         net (fo=1, routed)           0.000     1.731    reg_data[42]_i_7_n_0
    SLICE_X30Y117        MUXF7 (Prop_muxf7_I1_O)      0.064     1.795 r  reg_data_reg[42]_i_2/O
                         net (fo=1, routed)           0.099     1.894    reg_data_reg[42]_i_2_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I0_O)        0.108     2.002 r  reg_data[42]_i_1/O
                         net (fo=1, routed)           0.000     2.002    rf[42]
    SLICE_X33Y118        FDRE                                         r  reg_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[25][31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.356ns (66.576%)  route 0.179ns (33.424%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.552     1.471    U_RF/clk_IBUF_BUFG
    SLICE_X43Y122        FDCE                                         r  U_RF/rf_reg[25][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_RF/rf_reg[25][31]/Q
                         net (fo=2, routed)           0.065     1.677    rf[25]__0[31]
    SLICE_X42Y122        LUT6 (Prop_lut6_I5_O)        0.045     1.722 r  reg_data[31]_i_6/O
                         net (fo=1, routed)           0.000     1.722    reg_data[31]_i_6_n_0
    SLICE_X42Y122        MUXF7 (Prop_muxf7_I0_O)      0.062     1.784 r  reg_data_reg[31]_i_2/O
                         net (fo=1, routed)           0.114     1.898    reg_data_reg[31]_i_2_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.108     2.006 r  reg_data[31]_i_1/O
                         net (fo=1, routed)           0.000     2.006    rf[31]
    SLICE_X41Y121        FDRE                                         r  reg_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[22][24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.358ns (67.089%)  route 0.176ns (32.911%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.555     1.474    U_RF/clk_IBUF_BUFG
    SLICE_X35Y129        FDCE                                         r  U_RF/rf_reg[22][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y129        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_RF/rf_reg[22][24]/Q
                         net (fo=2, routed)           0.067     1.682    rf[22]__0[24]
    SLICE_X34Y129        LUT6 (Prop_lut6_I3_O)        0.045     1.727 r  reg_data[24]_i_9/O
                         net (fo=1, routed)           0.000     1.727    reg_data[24]_i_9_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I1_O)      0.064     1.791 r  reg_data_reg[24]_i_3/O
                         net (fo=1, routed)           0.109     1.900    reg_data_reg[24]_i_3_n_0
    SLICE_X35Y128        LUT6 (Prop_lut6_I1_O)        0.108     2.008 r  reg_data[24]_i_1/O
                         net (fo=1, routed)           0.000     2.008    rf[24]
    SLICE_X35Y128        FDRE                                         r  reg_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[22][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.358ns (65.822%)  route 0.186ns (34.178%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.546     1.465    U_RF/clk_IBUF_BUFG
    SLICE_X51Y124        FDCE                                         r  U_RF/rf_reg[22][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_RF/rf_reg[22][17]/Q
                         net (fo=2, routed)           0.067     1.673    rf[22]__0[17]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.718 r  reg_data[17]_i_9/O
                         net (fo=1, routed)           0.000     1.718    reg_data[17]_i_9_n_0
    SLICE_X50Y124        MUXF7 (Prop_muxf7_I1_O)      0.064     1.782 r  reg_data_reg[17]_i_3/O
                         net (fo=1, routed)           0.119     1.901    reg_data_reg[17]_i_3_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I1_O)        0.108     2.009 r  reg_data[17]_i_1/O
                         net (fo=1, routed)           0.000     2.009    rf[17]
    SLICE_X47Y124        FDRE                                         r  reg_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[6][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.358ns (66.184%)  route 0.183ns (33.816%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.552     1.471    U_RF/clk_IBUF_BUFG
    SLICE_X39Y128        FDCE                                         r  U_RF/rf_reg[6][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_RF/rf_reg[6][22]/Q
                         net (fo=2, routed)           0.067     1.679    rf[6]__0[22]
    SLICE_X38Y128        LUT5 (Prop_lut5_I2_O)        0.045     1.724 r  reg_data[22]_i_13/O
                         net (fo=1, routed)           0.000     1.724    reg_data[22]_i_13_n_0
    SLICE_X38Y128        MUXF7 (Prop_muxf7_I1_O)      0.064     1.788 r  reg_data_reg[22]_i_5/O
                         net (fo=1, routed)           0.116     1.904    reg_data_reg[22]_i_5_n_0
    SLICE_X37Y127        LUT6 (Prop_lut6_I5_O)        0.108     2.012 r  reg_data[22]_i_1/O
                         net (fo=1, routed)           0.000     2.012    rf[22]
    SLICE_X37Y127        FDRE                                         r  reg_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[5][33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.359ns (67.401%)  route 0.174ns (32.599%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.562     1.481    U_RF/clk_IBUF_BUFG
    SLICE_X32Y112        FDCE                                         r  U_RF/rf_reg[5][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U_RF/rf_reg[5][33]/Q
                         net (fo=2, routed)           0.065     1.687    rf[5]__0[33]
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.045     1.732 r  reg_data[33]_i_13/O
                         net (fo=1, routed)           0.000     1.732    reg_data[33]_i_13_n_0
    SLICE_X33Y112        MUXF7 (Prop_muxf7_I1_O)      0.065     1.797 r  reg_data_reg[33]_i_5/O
                         net (fo=1, routed)           0.109     1.906    reg_data_reg[33]_i_5_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.108     2.014 r  reg_data[33]_i_1/O
                         net (fo=1, routed)           0.000     2.014    rf[33]
    SLICE_X33Y111        FDRE                                         r  reg_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[6][37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.358ns (66.453%)  route 0.181ns (33.547%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.556     1.475    U_RF/clk_IBUF_BUFG
    SLICE_X47Y113        FDCE                                         r  U_RF/rf_reg[6][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_RF/rf_reg[6][37]/Q
                         net (fo=2, routed)           0.067     1.683    rf[6]__0[37]
    SLICE_X46Y113        LUT5 (Prop_lut5_I2_O)        0.045     1.728 r  reg_data[37]_i_13/O
                         net (fo=1, routed)           0.000     1.728    reg_data[37]_i_13_n_0
    SLICE_X46Y113        MUXF7 (Prop_muxf7_I1_O)      0.064     1.792 r  reg_data_reg[37]_i_5/O
                         net (fo=1, routed)           0.114     1.906    reg_data_reg[37]_i_5_n_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.108     2.014 r  reg_data[37]_i_1/O
                         net (fo=1, routed)           0.000     2.014    rf[37]
    SLICE_X45Y112        FDRE                                         r  reg_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[15][48]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[48]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.359ns (66.019%)  route 0.185ns (33.980%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.551     1.470    U_RF/clk_IBUF_BUFG
    SLICE_X48Y120        FDCE                                         r  U_RF/rf_reg[15][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_RF/rf_reg[15][48]/Q
                         net (fo=2, routed)           0.065     1.676    rf[15]__0[48]
    SLICE_X49Y120        LUT6 (Prop_lut6_I1_O)        0.045     1.721 r  reg_data[48]_i_11/O
                         net (fo=1, routed)           0.000     1.721    reg_data[48]_i_11_n_0
    SLICE_X49Y120        MUXF7 (Prop_muxf7_I1_O)      0.065     1.786 r  reg_data_reg[48]_i_4/O
                         net (fo=1, routed)           0.120     1.906    reg_data_reg[48]_i_4_n_0
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.108     2.014 r  reg_data[48]_i_1/O
                         net (fo=1, routed)           0.000     2.014    rf[48]
    SLICE_X50Y119        FDRE                                         r  reg_data_reg[48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[30][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.359ns (65.820%)  route 0.186ns (34.180%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.551     1.470    U_RF/clk_IBUF_BUFG
    SLICE_X49Y129        FDCE                                         r  U_RF/rf_reg[30][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_RF/rf_reg[30][16]/Q
                         net (fo=2, routed)           0.069     1.681    rf[30]__0[16]
    SLICE_X48Y129        LUT5 (Prop_lut5_I2_O)        0.045     1.726 r  reg_data[16]_i_7/O
                         net (fo=1, routed)           0.000     1.726    reg_data[16]_i_7_n_0
    SLICE_X48Y129        MUXF7 (Prop_muxf7_I1_O)      0.065     1.791 r  reg_data_reg[16]_i_2/O
                         net (fo=1, routed)           0.117     1.908    reg_data_reg[16]_i_2_n_0
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.108     2.016 r  reg_data[16]_i_1/O
                         net (fo=1, routed)           0.000     2.016    rf[16]
    SLICE_X45Y129        FDRE                                         r  reg_data_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2121 Endpoints
Min Delay          2121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.082ns  (logic 1.659ns (16.455%)  route 8.423ns (83.545%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           2.501     4.008    U_RF/rstn_IBUF
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.152     4.160 f  U_RF/rf[31][63]_i_3/O
                         net (fo=2059, routed)        5.922    10.082    U_clk/clkdiv_reg[25]_0
    SLICE_X51Y97         FDCE                                         f  U_clk/clkdiv_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.512     4.935    U_clk/clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  U_clk/clkdiv_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.082ns  (logic 1.659ns (16.455%)  route 8.423ns (83.545%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           2.501     4.008    U_RF/rstn_IBUF
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.152     4.160 f  U_RF/rf[31][63]_i_3/O
                         net (fo=2059, routed)        5.922    10.082    U_clk/clkdiv_reg[25]_0
    SLICE_X51Y97         FDCE                                         f  U_clk/clkdiv_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.512     4.935    U_clk/clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  U_clk/clkdiv_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.082ns  (logic 1.659ns (16.455%)  route 8.423ns (83.545%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           2.501     4.008    U_RF/rstn_IBUF
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.152     4.160 f  U_RF/rf[31][63]_i_3/O
                         net (fo=2059, routed)        5.922    10.082    U_clk/clkdiv_reg[25]_0
    SLICE_X51Y97         FDCE                                         f  U_clk/clkdiv_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.512     4.935    U_clk/clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  U_clk/clkdiv_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.082ns  (logic 1.659ns (16.455%)  route 8.423ns (83.545%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           2.501     4.008    U_RF/rstn_IBUF
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.152     4.160 f  U_RF/rf[31][63]_i_3/O
                         net (fo=2059, routed)        5.922    10.082    U_clk/clkdiv_reg[25]_0
    SLICE_X51Y97         FDCE                                         f  U_clk/clkdiv_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.512     4.935    U_clk/clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  U_clk/clkdiv_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.941ns  (logic 1.659ns (16.688%)  route 8.282ns (83.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           2.501     4.008    U_RF/rstn_IBUF
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.152     4.160 f  U_RF/rf[31][63]_i_3/O
                         net (fo=2059, routed)        5.781     9.941    U_clk/clkdiv_reg[25]_0
    SLICE_X51Y98         FDCE                                         f  U_clk/clkdiv_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.512     4.935    U_clk/clk_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  U_clk/clkdiv_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.941ns  (logic 1.659ns (16.688%)  route 8.282ns (83.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           2.501     4.008    U_RF/rstn_IBUF
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.152     4.160 f  U_RF/rf[31][63]_i_3/O
                         net (fo=2059, routed)        5.781     9.941    U_clk/clkdiv_reg[25]_0
    SLICE_X51Y98         FDCE                                         f  U_clk/clkdiv_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.512     4.935    U_clk/clk_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  U_clk/clkdiv_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.941ns  (logic 1.659ns (16.688%)  route 8.282ns (83.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           2.501     4.008    U_RF/rstn_IBUF
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.152     4.160 f  U_RF/rf[31][63]_i_3/O
                         net (fo=2059, routed)        5.781     9.941    U_clk/clkdiv_reg[25]_0
    SLICE_X51Y98         FDCE                                         f  U_clk/clkdiv_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.512     4.935    U_clk/clk_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  U_clk/clkdiv_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.941ns  (logic 1.659ns (16.688%)  route 8.282ns (83.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           2.501     4.008    U_RF/rstn_IBUF
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.152     4.160 f  U_RF/rf[31][63]_i_3/O
                         net (fo=2059, routed)        5.781     9.941    U_clk/clkdiv_reg[25]_0
    SLICE_X51Y98         FDCE                                         f  U_clk/clkdiv_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.512     4.935    U_clk/clk_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  U_clk/clkdiv_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.790ns  (logic 1.659ns (16.945%)  route 8.131ns (83.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           2.501     4.008    U_RF/rstn_IBUF
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.152     4.160 f  U_RF/rf[31][63]_i_3/O
                         net (fo=2059, routed)        5.630     9.790    U_clk/clkdiv_reg[25]_0
    SLICE_X51Y99         FDCE                                         f  U_clk/clkdiv_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.512     4.935    U_clk/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  U_clk/clkdiv_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.790ns  (logic 1.659ns (16.945%)  route 8.131ns (83.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           2.501     4.008    U_RF/rstn_IBUF
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.152     4.160 f  U_RF/rf[31][63]_i_3/O
                         net (fo=2059, routed)        5.630     9.790    U_clk/clkdiv_reg[25]_0
    SLICE_X51Y99         FDCE                                         f  U_clk/clkdiv_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        1.512     4.935    U_clk/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  U_clk/clkdiv_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_data_reg[62]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.388%)  route 0.094ns (33.612%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE                         0.000     0.000 r  reg_data_reg[62]/C
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[62]/Q
                         net (fo=1, routed)           0.094     0.235    u_seg7x16/Q[30]
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.045     0.280 r  u_seg7x16/i_data_store[62]_i_1/O
                         net (fo=1, routed)           0.000     0.280    u_seg7x16/i_data_store[62]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  u_seg7x16/i_data_store_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.831     1.996    u_seg7x16/clk_IBUF_BUFG
    SLICE_X43Y109        FDCE                                         r  u_seg7x16/i_data_store_reg[62]/C

Slack:                    inf
  Source:                 reg_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.576%)  route 0.111ns (37.424%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE                         0.000     0.000 r  reg_data_reg[7]/C
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[7]/Q
                         net (fo=1, routed)           0.111     0.252    U_imem/Q[7]
    SLICE_X37Y119        LUT4 (Prop_lut4_I1_O)        0.045     0.297 r  U_imem/i_data_store[7]_i_1/O
                         net (fo=1, routed)           0.000     0.297    u_seg7x16/D[7]
    SLICE_X37Y119        FDCE                                         r  u_seg7x16/i_data_store_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.825     1.990    u_seg7x16/clk_IBUF_BUFG
    SLICE_X37Y119        FDCE                                         r  u_seg7x16/i_data_store_reg[7]/C

Slack:                    inf
  Source:                 reg_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.380%)  route 0.117ns (38.620%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE                         0.000     0.000 r  reg_data_reg[3]/C
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[3]/Q
                         net (fo=1, routed)           0.117     0.258    U_imem/Q[3]
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.045     0.303 r  U_imem/i_data_store[3]_i_1/O
                         net (fo=1, routed)           0.000     0.303    u_seg7x16/D[3]
    SLICE_X38Y118        FDCE                                         r  u_seg7x16/i_data_store_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.825     1.990    u_seg7x16/clk_IBUF_BUFG
    SLICE_X38Y118        FDCE                                         r  u_seg7x16/i_data_store_reg[3]/C

Slack:                    inf
  Source:                 reg_data_reg[58]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.380%)  route 0.117ns (38.620%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE                         0.000     0.000 r  reg_data_reg[58]/C
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[58]/Q
                         net (fo=1, routed)           0.117     0.258    u_seg7x16/Q[26]
    SLICE_X38Y116        LUT6 (Prop_lut6_I4_O)        0.045     0.303 r  u_seg7x16/i_data_store[58]_i_1/O
                         net (fo=1, routed)           0.000     0.303    u_seg7x16/i_data_store[58]_i_1_n_0
    SLICE_X38Y116        FDCE                                         r  u_seg7x16/i_data_store_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.827     1.992    u_seg7x16/clk_IBUF_BUFG
    SLICE_X38Y116        FDCE                                         r  u_seg7x16/i_data_store_reg[58]/C

Slack:                    inf
  Source:                 reg_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.664%)  route 0.121ns (39.336%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE                         0.000     0.000 r  reg_data_reg[15]/C
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[15]/Q
                         net (fo=1, routed)           0.121     0.262    U_imem/Q[15]
    SLICE_X38Y119        LUT4 (Prop_lut4_I1_O)        0.045     0.307 r  U_imem/i_data_store[15]_i_1/O
                         net (fo=1, routed)           0.000     0.307    u_seg7x16/D[15]
    SLICE_X38Y119        FDCE                                         r  u_seg7x16/i_data_store_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.824     1.989    u_seg7x16/clk_IBUF_BUFG
    SLICE_X38Y119        FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C

Slack:                    inf
  Source:                 reg_data_reg[60]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.114%)  route 0.123ns (39.886%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE                         0.000     0.000 r  reg_data_reg[60]/C
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[60]/Q
                         net (fo=1, routed)           0.123     0.264    u_seg7x16/Q[28]
    SLICE_X42Y117        LUT6 (Prop_lut6_I4_O)        0.045     0.309 r  u_seg7x16/i_data_store[60]_i_1/O
                         net (fo=1, routed)           0.000     0.309    u_seg7x16/i_data_store[60]_i_1_n_0
    SLICE_X42Y117        FDCE                                         r  u_seg7x16/i_data_store_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.823     1.989    u_seg7x16/clk_IBUF_BUFG
    SLICE_X42Y117        FDCE                                         r  u_seg7x16/i_data_store_reg[60]/C

Slack:                    inf
  Source:                 reg_data_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE                         0.000     0.000 r  reg_data_reg[46]/C
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[46]/Q
                         net (fo=1, routed)           0.142     0.283    u_seg7x16/Q[14]
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.045     0.328 r  u_seg7x16/i_data_store[46]_i_1/O
                         net (fo=1, routed)           0.000     0.328    u_seg7x16/i_data_store[46]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  u_seg7x16/i_data_store_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.831     1.996    u_seg7x16/clk_IBUF_BUFG
    SLICE_X43Y109        FDCE                                         r  u_seg7x16/i_data_store_reg[46]/C

Slack:                    inf
  Source:                 reg_data_reg[52]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  reg_data_reg[52]/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[52]/Q
                         net (fo=1, routed)           0.145     0.286    u_seg7x16/Q[20]
    SLICE_X41Y115        LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  u_seg7x16/i_data_store[52]_i_1/O
                         net (fo=1, routed)           0.000     0.331    u_seg7x16/i_data_store[52]_i_1_n_0
    SLICE_X41Y115        FDCE                                         r  u_seg7x16/i_data_store_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.828     1.993    u_seg7x16/clk_IBUF_BUFG
    SLICE_X41Y115        FDCE                                         r  u_seg7x16/i_data_store_reg[52]/C

Slack:                    inf
  Source:                 reg_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.304%)  route 0.177ns (48.696%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE                         0.000     0.000 r  reg_data_reg[2]/C
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[2]/Q
                         net (fo=1, routed)           0.177     0.318    U_imem/Q[2]
    SLICE_X38Y122        LUT4 (Prop_lut4_I1_O)        0.045     0.363 r  U_imem/i_data_store[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    u_seg7x16/D[2]
    SLICE_X38Y122        FDCE                                         r  u_seg7x16/i_data_store_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.821     1.986    u_seg7x16/clk_IBUF_BUFG
    SLICE_X38Y122        FDCE                                         r  u_seg7x16/i_data_store_reg[2]/C

Slack:                    inf
  Source:                 reg_data_reg[37]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.796%)  route 0.180ns (49.204%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE                         0.000     0.000 r  reg_data_reg[37]/C
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[37]/Q
                         net (fo=1, routed)           0.180     0.321    u_seg7x16/Q[5]
    SLICE_X43Y112        LUT6 (Prop_lut6_I4_O)        0.045     0.366 r  u_seg7x16/i_data_store[37]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u_seg7x16/i_data_store[37]_i_1_n_0
    SLICE_X43Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2041, routed)        0.827     1.993    u_seg7x16/clk_IBUF_BUFG
    SLICE_X43Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[37]/C





