verilog work "Test/state_machine.v"
