/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src
/RAID2/COURSE/DCS/DCS111/Lab09/03_GATE/PATTERN.v
/RAID2/COURSE/DCS/DCS111/Lab09/03_GATE/P_MUL_SYN.v
/RAID2/COURSE/DCS/DCS111/Lab09/03_GATE/TESTBED.v
