#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f7cbc9405a0 .scope module, "send_tx_tb" "send_tx_tb" 2 3;
 .timescale -9 -12;
v0x7f7cbc972290_0 .var "BTNU", 0 0;
v0x7f7cbc972360_0 .var "clk", 0 0;
v0x7f7cbc9723f0_0 .net "done", 0 0, v0x7f7cbc967480_0;  1 drivers
v0x7f7cbc972480_0 .var "reset", 0 0;
v0x7f7cbc972510_0 .net "rx_data", 7 0, v0x7f7cbc9673d0_0;  1 drivers
v0x7f7cbc9725a0_0 .net "tx", 0 0, L_0x7f7cbc972c50;  1 drivers
S_0x7f7cbc959450 .scope module, "receiveTest" "uart_receive" 2 9, 3 1 0, S_0x7f7cbc9405a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "rx_done";
    .port_info 4 /OUTPUT 8 "rx_data";
P_0x7f7cbc939d00 .param/l "BAUD_RT" 0 3 3, +C4<00000000000000011100001000000000>;
P_0x7f7cbc939d40 .param/l "CLK_HZ" 0 3 2, +C4<00000001011111010111100001000000>;
P_0x7f7cbc939d80 .param/l "COUNT_CYC_BITS" 1 3 15, +C4<00000000000000000000000000001000>;
P_0x7f7cbc939dc0 .param/l "CYCLES_PER_BIT" 1 3 13, +C4<00000000000000000000000011011001>;
P_0x7f7cbc939e00 .param/l "DATA" 1 3 22, C4<10>;
P_0x7f7cbc939e40 .param/l "DATA_BITS" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x7f7cbc939e80 .param/l "ENDBIT" 1 3 23, C4<11>;
P_0x7f7cbc939ec0 .param/l "HALF_BAUD" 1 3 14, +C4<00000000000000000000000001101100>;
P_0x7f7cbc939f00 .param/l "IDLE" 1 3 20, C4<00>;
P_0x7f7cbc939f40 .param/l "START" 1 3 21, C4<01>;
v0x7f7cbc939f80_0 .var "BAUD_CLK", 0 0;
v0x7f7cbc966f90_0 .var "bit_count", 3 0;
v0x7f7cbc967040_0 .net "clk", 0 0, v0x7f7cbc972360_0;  1 drivers
v0x7f7cbc9670f0_0 .var "cycle_counter", 7 0;
v0x7f7cbc9671a0_0 .var "output_data", 7 0;
v0x7f7cbc967290_0 .net "reset", 0 0, v0x7f7cbc972480_0;  1 drivers
v0x7f7cbc967330_0 .net "rx", 0 0, L_0x7f7cbc972c50;  alias, 1 drivers
v0x7f7cbc9673d0_0 .var "rx_data", 7 0;
v0x7f7cbc967480_0 .var "rx_done", 0 0;
v0x7f7cbc967590_0 .var "state", 1 0;
E_0x7f7cbc93ab20 .event posedge, v0x7f7cbc967040_0;
S_0x7f7cbc9676b0 .scope module, "transmitTest" "sending_tx" 2 8, 4 1 0, S_0x7f7cbc9405a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "xo";
    .port_info 2 /INPUT 32 "xt";
    .port_info 3 /INPUT 32 "yo";
    .port_info 4 /INPUT 32 "yt";
    .port_info 5 /INPUT 1 "g_send";
    .port_info 6 /INPUT 2 "intensity";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "BTNU";
    .port_info 9 /INPUT 1 "BTNL";
    .port_info 10 /INPUT 1 "BTNR";
    .port_info 11 /INPUT 1 "BTND";
    .port_info 12 /INPUT 1 "rx";
    .port_info 13 /OUTPUT 1 "tx";
    .port_info 14 /OUTPUT 1 "busy";
L_0x7f7cbc972630 .functor OR 1, L_0x7f7cbc972e60, L_0x7f7cbc972d40, C4<0>, C4<0>;
L_0x7f7cbc972b60 .functor AND 1, L_0x7f7cbc972a20, L_0x7f7cbc972ac0, C4<1>, C4<1>;
o0x7f7cbca43538 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7cbc970dd0_0 .net "BTND", 0 0, o0x7f7cbca43538;  0 drivers
o0x7f7cbca43568 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7cbc970e90_0 .net "BTNL", 0 0, o0x7f7cbca43568;  0 drivers
o0x7f7cbca43598 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7cbc970f20_0 .net "BTNR", 0 0, o0x7f7cbca43598;  0 drivers
v0x7f7cbc970ff0_0 .net "BTNU", 0 0, v0x7f7cbc972290_0;  1 drivers
v0x7f7cbc9710a0_0 .net *"_ivl_7", 0 0, L_0x7f7cbc972a20;  1 drivers
v0x7f7cbc971170_0 .net *"_ivl_9", 0 0, L_0x7f7cbc972ac0;  1 drivers
v0x7f7cbc971200_0 .net "b_letter", 7 0, v0x7f7cbc96ea30_0;  1 drivers
v0x7f7cbc971290_0 .net "b_valid", 0 0, v0x7f7cbc96eb80_0;  1 drivers
v0x7f7cbc971340_0 .net "busy", 0 0, L_0x7f7cbc972630;  1 drivers
v0x7f7cbc971450_0 .net "clk", 0 0, v0x7f7cbc972360_0;  alias, 1 drivers
v0x7f7cbc9714e0_0 .net "g_busy", 0 0, L_0x7f7cbc972e60;  1 drivers
v0x7f7cbc971590_0 .net "g_letter", 7 0, v0x7f7cbc96b660_0;  1 drivers
o0x7f7cbca42ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7cbc971620_0 .net "g_send", 0 0, o0x7f7cbca42ea8;  0 drivers
v0x7f7cbc9716b0_0 .net "g_valid", 0 0, v0x7f7cbc96b7b0_0;  1 drivers
o0x7f7cbca42f08 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f7cbc971760_0 .net "intensity", 1 0, o0x7f7cbca42f08;  0 drivers
v0x7f7cbc971810_0 .net "ready_send", 0 0, v0x7f7cbc96cf10_0;  1 drivers
v0x7f7cbc9718c0_0 .net "reset", 0 0, v0x7f7cbc972480_0;  alias, 1 drivers
o0x7f7cbca43c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7cbc971a50_0 .net "rx", 0 0, o0x7f7cbca43c28;  0 drivers
v0x7f7cbc971b00_0 .net "rx_data", 7 0, v0x7f7cbc96fa20_0;  1 drivers
v0x7f7cbc971b90_0 .net "rx_done", 0 0, v0x7f7cbc96fad0_0;  1 drivers
v0x7f7cbc971c20_0 .net "test_letter", 7 0, L_0x7f7cbc972880;  1 drivers
v0x7f7cbc971cb0_0 .net "tx", 0 0, L_0x7f7cbc972c50;  alias, 1 drivers
v0x7f7cbc971d80_0 .net "tx_valid", 0 0, L_0x7f7cbc972720;  1 drivers
v0x7f7cbc971e10_0 .net "uart_tx_busy", 0 0, L_0x7f7cbc972d40;  1 drivers
o0x7f7cbca42458 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7cbc971ea0_0 .net "xo", 31 0, o0x7f7cbca42458;  0 drivers
o0x7f7cbca426f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7cbc971f70_0 .net "xt", 31 0, o0x7f7cbca426f8;  0 drivers
o0x7f7cbca42998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7cbc972040_0 .net "yo", 31 0, o0x7f7cbca42998;  0 drivers
o0x7f7cbca42c38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f7cbc972110_0 .net "yt", 31 0, o0x7f7cbca42c38;  0 drivers
L_0x7f7cbc972720 .functor MUXZ 1, v0x7f7cbc96eb80_0, v0x7f7cbc96b7b0_0, L_0x7f7cbc972e60, C4<>;
L_0x7f7cbc972880 .functor MUXZ 8, v0x7f7cbc96ea30_0, v0x7f7cbc96b660_0, L_0x7f7cbc972e60, C4<>;
L_0x7f7cbc972a20 .reduce/nor L_0x7f7cbc972d40;
L_0x7f7cbc972ac0 .reduce/nor L_0x7f7cbc972e60;
L_0x7f7cbc972f20 .reduce/nor L_0x7f7cbc972d40;
S_0x7f7cbc967a60 .scope module, "getting_gcode" "gcode_sender" 4 66, 5 1 0, S_0x7f7cbc9676b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "xo";
    .port_info 1 /INPUT 32 "xt";
    .port_info 2 /INPUT 32 "yo";
    .port_info 3 /INPUT 32 "yt";
    .port_info 4 /INPUT 2 "intensity";
    .port_info 5 /INPUT 1 "g_send";
    .port_info 6 /INPUT 1 "receive_ok";
    .port_info 7 /OUTPUT 1 "g_busy";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 1 "tx_ready";
    .port_info 11 /OUTPUT 1 "tx_valid";
    .port_info 12 /OUTPUT 8 "tx_data";
P_0x7f7cbc967c20 .param/l "IDLE" 1 5 19, C4<001>;
P_0x7f7cbc967c60 .param/l "SENDG1" 1 5 20, C4<010>;
P_0x7f7cbc967ca0 .param/l "SENDG2" 1 5 21, C4<011>;
P_0x7f7cbc967ce0 .param/l "SENDG3" 1 5 22, C4<100>;
P_0x7f7cbc967d20 .param/l "SENDG4" 1 5 23, C4<101>;
P_0x7f7cbc967d60 .param/l "START" 1 5 18, C4<000>;
L_0x7f7cbca73050 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f7cbc96a980_0 .net/2u *"_ivl_0", 2 0, L_0x7f7cbca73050;  1 drivers
v0x7f7cbc96aa10_0 .net "clk", 0 0, v0x7f7cbc972360_0;  alias, 1 drivers
v0x7f7cbc96aaa0_0 .var "first_cycle", 0 0;
v0x7f7cbc96ab50_0 .net "g_busy", 0 0, L_0x7f7cbc972e60;  alias, 1 drivers
v0x7f7cbc96abe0_0 .var "g_output1", 511 0;
v0x7f7cbc96acb0_0 .var "g_output2", 511 0;
v0x7f7cbc96ad60_0 .var "g_output3", 511 0;
v0x7f7cbc96ae10_0 .var "g_output4", 511 0;
v0x7f7cbc96aec0_0 .net "g_send", 0 0, o0x7f7cbca42ea8;  alias, 0 drivers
v0x7f7cbc96afd0_0 .var "index", 8 0;
v0x7f7cbc96b070_0 .net "intensity", 1 0, o0x7f7cbca42f08;  alias, 0 drivers
v0x7f7cbc96b120_0 .var "prev_ready", 0 0;
L_0x7f7cbca73098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f7cbc96b1c0_0 .net "receive_ok", 0 0, L_0x7f7cbca73098;  1 drivers
v0x7f7cbc96b260_0 .net "reset", 0 0, v0x7f7cbc972480_0;  alias, 1 drivers
v0x7f7cbc96b310_0 .var "see_ready", 0 0;
v0x7f7cbc96b3a0_0 .var "start_up", 0 0;
v0x7f7cbc96b430_0 .var "startup", 511 0;
v0x7f7cbc96b5c0_0 .var "state", 2 0;
v0x7f7cbc96b660_0 .var "tx_data", 7 0;
v0x7f7cbc96b710_0 .net "tx_ready", 0 0, L_0x7f7cbc972f20;  1 drivers
v0x7f7cbc96b7b0_0 .var "tx_valid", 0 0;
v0x7f7cbc96b850 .array "x1_ascii", 0 7, 3 0;
v0x7f7cbc96b8f0 .array "x2_ascii", 0 7, 3 0;
v0x7f7cbc96b990_0 .net "xa0", 7 0, v0x7f7cbc968430_0;  1 drivers
v0x7f7cbc96ba50_0 .net "xa1", 7 0, v0x7f7cbc9684f0_0;  1 drivers
v0x7f7cbc96bae0_0 .net "xa2", 7 0, v0x7f7cbc9685a0_0;  1 drivers
v0x7f7cbc96bb70_0 .net "xa3", 7 0, v0x7f7cbc968660_0;  1 drivers
v0x7f7cbc96bc00_0 .net "xb0", 7 0, v0x7f7cbc968e20_0;  1 drivers
v0x7f7cbc96bc90_0 .net "xb1", 7 0, v0x7f7cbc968ee0_0;  1 drivers
v0x7f7cbc96bd40_0 .net "xb2", 7 0, v0x7f7cbc968f90_0;  1 drivers
v0x7f7cbc96bdf0_0 .net "xb3", 7 0, v0x7f7cbc969050_0;  1 drivers
v0x7f7cbc96bea0_0 .net "xo", 31 0, o0x7f7cbca42458;  alias, 0 drivers
v0x7f7cbc96bf50_0 .net "xt", 31 0, o0x7f7cbca426f8;  alias, 0 drivers
v0x7f7cbc96b4e0 .array "y1_ascii", 0 7, 3 0;
v0x7f7cbc96c1e0 .array "y2_ascii", 0 7, 3 0;
v0x7f7cbc96c270_0 .net "ya0", 7 0, v0x7f7cbc969840_0;  1 drivers
v0x7f7cbc96c300_0 .net "ya1", 7 0, v0x7f7cbc9698e0_0;  1 drivers
v0x7f7cbc96c3b0_0 .net "ya2", 7 0, v0x7f7cbc969990_0;  1 drivers
v0x7f7cbc96c460_0 .net "ya3", 7 0, v0x7f7cbc969a50_0;  1 drivers
v0x7f7cbc96c510_0 .net "yb0", 7 0, v0x7f7cbc96a210_0;  1 drivers
v0x7f7cbc96c5c0_0 .net "yb1", 7 0, v0x7f7cbc96a2d0_0;  1 drivers
v0x7f7cbc96c670_0 .net "yb2", 7 0, v0x7f7cbc96a380_0;  1 drivers
v0x7f7cbc96c720_0 .net "yb3", 7 0, v0x7f7cbc96a440_0;  1 drivers
v0x7f7cbc96c7d0_0 .net "yo", 31 0, o0x7f7cbca42998;  alias, 0 drivers
v0x7f7cbc96c880_0 .net "yt", 31 0, o0x7f7cbca42c38;  alias, 0 drivers
v0x7f7cbc96c930_0 .var "z_value", 31 0;
E_0x7f7cbc9680e0 .event anyedge, v0x7f7cbc96b070_0;
L_0x7f7cbc972e60 .cmp/ne 3, v0x7f7cbc96b5c0_0, L_0x7f7cbca73050;
S_0x7f7cbc968130 .scope module, "x1_value" "float_to_ascii" 5 43, 6 1 0, S_0x7f7cbc967a60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 8 "ch0";
    .port_info 2 /OUTPUT 8 "ch1";
    .port_info 3 /OUTPUT 8 "ch2";
    .port_info 4 /OUTPUT 8 "ch3";
v0x7f7cbc968430_0 .var "ch0", 7 0;
v0x7f7cbc9684f0_0 .var "ch1", 7 0;
v0x7f7cbc9685a0_0 .var "ch2", 7 0;
v0x7f7cbc968660_0 .var "ch3", 7 0;
v0x7f7cbc968710_0 .var/i "h", 31 0;
v0x7f7cbc968800_0 .var/i "mag", 31 0;
v0x7f7cbc9688b0_0 .var/i "o", 31 0;
v0x7f7cbc968960_0 .var/i "t", 31 0;
v0x7f7cbc968a10_0 .net/s "value", 31 0, o0x7f7cbca42458;  alias, 0 drivers
E_0x7f7cbc9683b0/0 .event anyedge, v0x7f7cbc968a10_0, v0x7f7cbc968800_0, v0x7f7cbc968710_0, v0x7f7cbc968960_0;
E_0x7f7cbc9683b0/1 .event anyedge, v0x7f7cbc9688b0_0;
E_0x7f7cbc9683b0 .event/or E_0x7f7cbc9683b0/0, E_0x7f7cbc9683b0/1;
S_0x7f7cbc968ba0 .scope module, "x2_value" "float_to_ascii" 5 48, 6 1 0, S_0x7f7cbc967a60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 8 "ch0";
    .port_info 2 /OUTPUT 8 "ch1";
    .port_info 3 /OUTPUT 8 "ch2";
    .port_info 4 /OUTPUT 8 "ch3";
v0x7f7cbc968e20_0 .var "ch0", 7 0;
v0x7f7cbc968ee0_0 .var "ch1", 7 0;
v0x7f7cbc968f90_0 .var "ch2", 7 0;
v0x7f7cbc969050_0 .var "ch3", 7 0;
v0x7f7cbc969100_0 .var/i "h", 31 0;
v0x7f7cbc9691f0_0 .var/i "mag", 31 0;
v0x7f7cbc9692a0_0 .var/i "o", 31 0;
v0x7f7cbc969350_0 .var/i "t", 31 0;
v0x7f7cbc969400_0 .net/s "value", 31 0, o0x7f7cbca426f8;  alias, 0 drivers
E_0x7f7cbc968de0/0 .event anyedge, v0x7f7cbc969400_0, v0x7f7cbc9691f0_0, v0x7f7cbc969100_0, v0x7f7cbc969350_0;
E_0x7f7cbc968de0/1 .event anyedge, v0x7f7cbc9692a0_0;
E_0x7f7cbc968de0 .event/or E_0x7f7cbc968de0/0, E_0x7f7cbc968de0/1;
S_0x7f7cbc969590 .scope module, "y1_value" "float_to_ascii" 5 53, 6 1 0, S_0x7f7cbc967a60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 8 "ch0";
    .port_info 2 /OUTPUT 8 "ch1";
    .port_info 3 /OUTPUT 8 "ch2";
    .port_info 4 /OUTPUT 8 "ch3";
v0x7f7cbc969840_0 .var "ch0", 7 0;
v0x7f7cbc9698e0_0 .var "ch1", 7 0;
v0x7f7cbc969990_0 .var "ch2", 7 0;
v0x7f7cbc969a50_0 .var "ch3", 7 0;
v0x7f7cbc969b00_0 .var/i "h", 31 0;
v0x7f7cbc969bf0_0 .var/i "mag", 31 0;
v0x7f7cbc969ca0_0 .var/i "o", 31 0;
v0x7f7cbc969d50_0 .var/i "t", 31 0;
v0x7f7cbc969e00_0 .net/s "value", 31 0, o0x7f7cbca42998;  alias, 0 drivers
E_0x7f7cbc9697d0/0 .event anyedge, v0x7f7cbc969e00_0, v0x7f7cbc969bf0_0, v0x7f7cbc969b00_0, v0x7f7cbc969d50_0;
E_0x7f7cbc9697d0/1 .event anyedge, v0x7f7cbc969ca0_0;
E_0x7f7cbc9697d0 .event/or E_0x7f7cbc9697d0/0, E_0x7f7cbc9697d0/1;
S_0x7f7cbc969f90 .scope module, "y2_value" "float_to_ascii" 5 58, 6 1 0, S_0x7f7cbc967a60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 8 "ch0";
    .port_info 2 /OUTPUT 8 "ch1";
    .port_info 3 /OUTPUT 8 "ch2";
    .port_info 4 /OUTPUT 8 "ch3";
v0x7f7cbc96a210_0 .var "ch0", 7 0;
v0x7f7cbc96a2d0_0 .var "ch1", 7 0;
v0x7f7cbc96a380_0 .var "ch2", 7 0;
v0x7f7cbc96a440_0 .var "ch3", 7 0;
v0x7f7cbc96a4f0_0 .var/i "h", 31 0;
v0x7f7cbc96a5e0_0 .var/i "mag", 31 0;
v0x7f7cbc96a690_0 .var/i "o", 31 0;
v0x7f7cbc96a740_0 .var/i "t", 31 0;
v0x7f7cbc96a7f0_0 .net/s "value", 31 0, o0x7f7cbca42c38;  alias, 0 drivers
E_0x7f7cbc969b90/0 .event anyedge, v0x7f7cbc96a7f0_0, v0x7f7cbc96a5e0_0, v0x7f7cbc96a4f0_0, v0x7f7cbc96a740_0;
E_0x7f7cbc969b90/1 .event anyedge, v0x7f7cbc96a690_0;
E_0x7f7cbc969b90 .event/or E_0x7f7cbc969b90/0, E_0x7f7cbc969b90/1;
S_0x7f7cbc96cb00 .scope module, "okay" "check_receive" 4 50, 7 1 0, S_0x7f7cbc9676b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx_done";
    .port_info 3 /INPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "ready_send";
P_0x7f7cbc96ccd0 .param/l "IDLE" 1 7 9, C4<0>;
P_0x7f7cbc96cd10 .param/l "RECOK" 1 7 10, C4<1>;
v0x7f7cbc96ce40_0 .net "clk", 0 0, v0x7f7cbc972360_0;  alias, 1 drivers
v0x7f7cbc96cf10_0 .var "ready_send", 0 0;
v0x7f7cbc96cfa0_0 .net "reset", 0 0, v0x7f7cbc972480_0;  alias, 1 drivers
v0x7f7cbc96d070_0 .net "rx_data", 7 0, v0x7f7cbc96fa20_0;  alias, 1 drivers
v0x7f7cbc96d110_0 .net "rx_done", 0 0, v0x7f7cbc96fad0_0;  alias, 1 drivers
v0x7f7cbc96d1e0_0 .var "state", 0 0;
S_0x7f7cbc96d2f0 .scope module, "sending_button" "button_send" 4 30, 8 1 0, S_0x7f7cbc9676b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "BTNU";
    .port_info 3 /INPUT 1 "BTNL";
    .port_info 4 /INPUT 1 "BTNR";
    .port_info 5 /INPUT 1 "BTND";
    .port_info 6 /INPUT 1 "tx_ready";
    .port_info 7 /OUTPUT 1 "tx_valid";
    .port_info 8 /OUTPUT 8 "tx_data";
P_0x7f7cbc96d4b0 .param/l "DOWN" 1 8 18, C4<11>;
P_0x7f7cbc96d4f0 .param/l "ENDIT" 1 8 24, C4<11>;
P_0x7f7cbc96d530 .param/l "IDLE" 1 8 21, C4<00>;
P_0x7f7cbc96d570 .param/l "LEFT" 1 8 16, C4<01>;
P_0x7f7cbc96d5b0 .param/l "RIGHT" 1 8 17, C4<10>;
P_0x7f7cbc96d5f0 .param/l "SEND" 1 8 23, C4<10>;
P_0x7f7cbc96d630 .param/l "START" 1 8 22, C4<01>;
P_0x7f7cbc96d670 .param/l "UP" 1 8 15, C4<00>;
v0x7f7cbc96da30_0 .net "BTND", 0 0, o0x7f7cbca43538;  alias, 0 drivers
v0x7f7cbc96dad0_0 .net "BTNL", 0 0, o0x7f7cbca43568;  alias, 0 drivers
v0x7f7cbc96db70_0 .net "BTNR", 0 0, o0x7f7cbca43598;  alias, 0 drivers
v0x7f7cbc96dc20_0 .net "BTNU", 0 0, v0x7f7cbc972290_0;  alias, 1 drivers
v0x7f7cbc96dcc0_0 .var "DIR", 1 0;
v0x7f7cbc96ddb0_0 .var "button_pending", 0 0;
v0x7f7cbc96de50_0 .net "clk", 0 0, v0x7f7cbc972360_0;  alias, 1 drivers
v0x7f7cbc96dee0_0 .var "first_cycle", 0 0;
v0x7f7cbc96df80_0 .var "index", 8 0;
v0x7f7cbc96e090_0 .var "prev_bdo", 0 0;
v0x7f7cbc96e130_0 .var "prev_ble", 0 0;
v0x7f7cbc96e1d0_0 .var "prev_bri", 0 0;
v0x7f7cbc96e270_0 .var "prev_bup", 0 0;
v0x7f7cbc96e310_0 .var "prev_ready", 0 0;
v0x7f7cbc96e3b0_0 .net "reset", 0 0, v0x7f7cbc972480_0;  alias, 1 drivers
v0x7f7cbc96e440_0 .var "see_bdo", 0 0;
v0x7f7cbc96e4e0_0 .var "see_ble", 0 0;
v0x7f7cbc96e670_0 .var "see_bri", 0 0;
v0x7f7cbc96e700_0 .var "see_bup", 0 0;
v0x7f7cbc96e790_0 .var "see_ready", 0 0;
v0x7f7cbc96e820_0 .var "send_data", 143 0;
v0x7f7cbc96e8d0_0 .var "send_states", 39 0;
v0x7f7cbc96e980_0 .var "state", 1 0;
v0x7f7cbc96ea30_0 .var "tx_data", 7 0;
v0x7f7cbc96eae0_0 .net "tx_ready", 0 0, L_0x7f7cbc972b60;  1 drivers
v0x7f7cbc96eb80_0 .var "tx_valid", 0 0;
S_0x7f7cbc96ed00 .scope module, "urt" "uart_receive" 4 42, 3 1 0, S_0x7f7cbc9676b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "rx_done";
    .port_info 4 /OUTPUT 8 "rx_data";
P_0x7f7cbc96ee70 .param/l "BAUD_RT" 0 3 3, +C4<00000000000000011100001000000000>;
P_0x7f7cbc96eeb0 .param/l "CLK_HZ" 0 3 2, +C4<00000001011111010111100001000000>;
P_0x7f7cbc96eef0 .param/l "COUNT_CYC_BITS" 1 3 15, +C4<00000000000000000000000000001000>;
P_0x7f7cbc96ef30 .param/l "CYCLES_PER_BIT" 1 3 13, +C4<00000000000000000000000011011001>;
P_0x7f7cbc96ef70 .param/l "DATA" 1 3 22, C4<10>;
P_0x7f7cbc96efb0 .param/l "DATA_BITS" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x7f7cbc96eff0 .param/l "ENDBIT" 1 3 23, C4<11>;
P_0x7f7cbc96f030 .param/l "HALF_BAUD" 1 3 14, +C4<00000000000000000000000001101100>;
P_0x7f7cbc96f070 .param/l "IDLE" 1 3 20, C4<00>;
P_0x7f7cbc96f0b0 .param/l "START" 1 3 21, C4<01>;
v0x7f7cbc96f4d0_0 .var "BAUD_CLK", 0 0;
v0x7f7cbc96f560_0 .var "bit_count", 3 0;
v0x7f7cbc96f600_0 .net "clk", 0 0, v0x7f7cbc972360_0;  alias, 1 drivers
v0x7f7cbc96f730_0 .var "cycle_counter", 7 0;
v0x7f7cbc96f7d0_0 .var "output_data", 7 0;
v0x7f7cbc96f880_0 .net "reset", 0 0, v0x7f7cbc972480_0;  alias, 1 drivers
v0x7f7cbc96f990_0 .net "rx", 0 0, o0x7f7cbca43c28;  alias, 0 drivers
v0x7f7cbc96fa20_0 .var "rx_data", 7 0;
v0x7f7cbc96fad0_0 .var "rx_done", 0 0;
v0x7f7cbc96fbe0_0 .var "state", 1 0;
S_0x7f7cbc96fc90 .scope module, "uut" "uart_transmit" 4 58, 9 1 0, S_0x7f7cbc9676b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx_send";
    .port_info 3 /OUTPUT 1 "tx_busy";
    .port_info 4 /INPUT 1 "tx_start";
    .port_info 5 /INPUT 8 "tx_data";
P_0x7f7cbc96fe90 .param/l "BAUD_RT" 0 9 3, +C4<00000000000000011100001000000000>;
P_0x7f7cbc96fed0 .param/l "CLK_HZ" 0 9 2, +C4<00000001011111010111100001000000>;
P_0x7f7cbc96ff10 .param/l "COUNT_CYC_BITS" 1 9 14, +C4<00000000000000000000000000001000>;
P_0x7f7cbc96ff50 .param/l "CYCLES_PER_BIT" 1 9 13, +C4<00000000000000000000000011011001>;
P_0x7f7cbc96ff90 .param/l "DATA" 1 9 28, C4<10>;
P_0x7f7cbc96ffd0 .param/l "DATA_BITS" 0 9 4, +C4<00000000000000000000000000001000>;
P_0x7f7cbc970010 .param/l "IDLE" 1 9 26, C4<00>;
P_0x7f7cbc970050 .param/l "START" 1 9 27, C4<01>;
P_0x7f7cbc970090 .param/l "STOP" 1 9 29, C4<11>;
L_0x7f7cbc972c50 .functor BUFZ 1, v0x7f7cbc970ba0_0, C4<0>, C4<0>, C4<0>;
v0x7f7cbc970470_0 .var "BAUD_CLK", 0 0;
L_0x7f7cbca73008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7cbc970510_0 .net/2u *"_ivl_2", 1 0, L_0x7f7cbca73008;  1 drivers
v0x7f7cbc9705c0_0 .var "bit_counter", 3 0;
v0x7f7cbc970680_0 .net "clk", 0 0, v0x7f7cbc972360_0;  alias, 1 drivers
v0x7f7cbc970710_0 .var "cycle_counter", 7 0;
v0x7f7cbc970800_0 .net "reset", 0 0, v0x7f7cbc972480_0;  alias, 1 drivers
v0x7f7cbc970890_0 .var "shifted_data", 7 0;
v0x7f7cbc970940_0 .var "state", 1 0;
v0x7f7cbc9709f0_0 .net "tx_busy", 0 0, L_0x7f7cbc972d40;  alias, 1 drivers
v0x7f7cbc970b00_0 .net "tx_data", 7 0, L_0x7f7cbc972880;  alias, 1 drivers
v0x7f7cbc970ba0_0 .var "tx_sdata", 0 0;
v0x7f7cbc970c40_0 .net "tx_send", 0 0, L_0x7f7cbc972c50;  alias, 1 drivers
v0x7f7cbc970cf0_0 .net "tx_start", 0 0, L_0x7f7cbc972720;  alias, 1 drivers
L_0x7f7cbc972d40 .cmp/ne 2, v0x7f7cbc970940_0, L_0x7f7cbca73008;
    .scope S_0x7f7cbc96d2f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc96eb80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7cbc96ea30_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7cbc96e980_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc96ddb0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f7cbc96df80_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc96e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc96e790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc96dee0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f7cbc96d2f0;
T_1 ;
    %wait E_0x7f7cbc93ab20;
    %load/vec4 v0x7f7cbc96dc20_0;
    %assign/vec4 v0x7f7cbc96e270_0, 0;
    %load/vec4 v0x7f7cbc96e270_0;
    %inv;
    %load/vec4 v0x7f7cbc96dc20_0;
    %and;
    %assign/vec4 v0x7f7cbc96e700_0, 0;
    %load/vec4 v0x7f7cbc96dad0_0;
    %assign/vec4 v0x7f7cbc96e130_0, 0;
    %load/vec4 v0x7f7cbc96e130_0;
    %inv;
    %load/vec4 v0x7f7cbc96dad0_0;
    %and;
    %assign/vec4 v0x7f7cbc96e4e0_0, 0;
    %load/vec4 v0x7f7cbc96db70_0;
    %assign/vec4 v0x7f7cbc96e1d0_0, 0;
    %load/vec4 v0x7f7cbc96e1d0_0;
    %inv;
    %load/vec4 v0x7f7cbc96db70_0;
    %and;
    %assign/vec4 v0x7f7cbc96e670_0, 0;
    %load/vec4 v0x7f7cbc96da30_0;
    %assign/vec4 v0x7f7cbc96e090_0, 0;
    %load/vec4 v0x7f7cbc96e090_0;
    %inv;
    %load/vec4 v0x7f7cbc96da30_0;
    %and;
    %assign/vec4 v0x7f7cbc96e440_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7cbc96d2f0;
T_2 ;
    %wait E_0x7f7cbc93ab20;
    %load/vec4 v0x7f7cbc96e3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96eb80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f7cbc96df80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc96e980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96dee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96e790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96e310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc96dcc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96eb80_0, 0;
    %load/vec4 v0x7f7cbc96e980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96eb80_0, 0;
    %load/vec4 v0x7f7cbc96e700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc96dcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96ddb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7cbc96e980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96dee0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x7f7cbc96e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7cbc96dcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96ddb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7cbc96e980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96dee0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x7f7cbc96e670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f7cbc96dcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96ddb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7cbc96e980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96dee0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x7f7cbc96e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7cbc96dcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96ddb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7cbc96e980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96dee0_0, 0;
T_2.13 ;
T_2.12 ;
T_2.10 ;
T_2.8 ;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 667961, 0, 32; draw_string_vec4
    %pushi/vec4 71, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7f7cbc96e8d0_0, 0, 40;
    %load/vec4 v0x7f7cbc96e790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96eb80_0, 0;
    %load/vec4 v0x7f7cbc96df80_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f7cbc96df80_0, 0;
    %load/vec4 v0x7f7cbc96e8d0_0;
    %load/vec4 v0x7f7cbc96df80_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x7f7cbc96ea30_0, 0;
T_2.15 ;
    %load/vec4 v0x7f7cbc96e790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x7f7cbc96df80_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f7cbc96df80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f7cbc96e980_0, 0;
T_2.17 ;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96eb80_0, 0;
    %load/vec4 v0x7f7cbc96dcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %jmp T_2.24;
T_2.20 ;
    %pushi/vec4 667696, 0, 32; draw_string_vec4
    %pushi/vec4 808535584, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808529241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540039200, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12615, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7f7cbc96e820_0, 0, 144;
    %jmp T_2.24;
T_2.21 ;
    %pushi/vec4 667696, 0, 32; draw_string_vec4
    %pushi/vec4 808535584, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 811147312, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 825055264, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12615, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7f7cbc96e820_0, 0, 144;
    %jmp T_2.24;
T_2.22 ;
    %pushi/vec4 2608, 0, 32; draw_string_vec4
    %pushi/vec4 808464710, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540039456, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808540192, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12615, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7f7cbc96e820_0, 0, 144;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 2608, 0, 32; draw_string_vec4
    %pushi/vec4 808464710, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540029273, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540039200, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12615, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7f7cbc96e820_0, 0, 144;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %load/vec4 v0x7f7cbc96e790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96eb80_0, 0;
    %load/vec4 v0x7f7cbc96df80_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f7cbc96df80_0, 0;
    %load/vec4 v0x7f7cbc96e820_0;
    %load/vec4 v0x7f7cbc96df80_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x7f7cbc96ea30_0, 0;
T_2.25 ;
    %load/vec4 v0x7f7cbc96e790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.29, 9;
    %load/vec4 v0x7f7cbc96df80_0;
    %pad/u 32;
    %pushi/vec4 17, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f7cbc96df80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7cbc96e980_0, 0;
T_2.27 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 667705, 0, 32; draw_string_vec4
    %pushi/vec4 71, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7f7cbc96e8d0_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96eb80_0, 0;
    %load/vec4 v0x7f7cbc96e790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96eb80_0, 0;
    %load/vec4 v0x7f7cbc96df80_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f7cbc96df80_0, 0;
    %load/vec4 v0x7f7cbc96e8d0_0;
    %load/vec4 v0x7f7cbc96df80_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x7f7cbc96ea30_0, 0;
T_2.30 ;
    %load/vec4 v0x7f7cbc96e790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.34, 9;
    %load/vec4 v0x7f7cbc96df80_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f7cbc96df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96ddb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc96e980_0, 0;
T_2.32 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7f7cbc96eae0_0;
    %assign/vec4 v0x7f7cbc96e310_0, 0;
    %load/vec4 v0x7f7cbc96dee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.35, 8;
    %load/vec4 v0x7f7cbc96eae0_0;
    %assign/vec4 v0x7f7cbc96e790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96dee0_0, 0;
    %jmp T_2.36;
T_2.35 ;
    %load/vec4 v0x7f7cbc96e310_0;
    %inv;
    %load/vec4 v0x7f7cbc96eae0_0;
    %and;
    %assign/vec4 v0x7f7cbc96e790_0, 0;
T_2.36 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f7cbc96ed00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc96f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7cbc96f730_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7cbc96fbe0_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0x7f7cbc96ed00;
T_4 ;
    %wait E_0x7f7cbc93ab20;
    %load/vec4 v0x7f7cbc96f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc96f730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96fad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc96f560_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc96fbe0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96fad0_0, 0;
    %load/vec4 v0x7f7cbc96fbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc96f560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc96f730_0, 0;
    %load/vec4 v0x7f7cbc96f990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7cbc96fbe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc96f730_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x7f7cbc96f730_0;
    %pad/u 32;
    %cmpi/e 107, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v0x7f7cbc96f990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc96f730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc96f560_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f7cbc96fbe0_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc96fbe0_0, 0;
T_4.12 ;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x7f7cbc96f730_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f7cbc96f730_0, 0;
T_4.10 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x7f7cbc96f730_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc96f730_0, 0;
    %load/vec4 v0x7f7cbc96f990_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f7cbc96f560_0;
    %assign/vec4/off/d v0x7f7cbc96f7d0_0, 4, 5;
    %load/vec4 v0x7f7cbc96f560_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc96f560_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7cbc96fbe0_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x7f7cbc96f560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f7cbc96f560_0, 0;
T_4.16 ;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x7f7cbc96f730_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f7cbc96f730_0, 0;
T_4.14 ;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x7f7cbc96f730_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc96f730_0, 0;
    %load/vec4 v0x7f7cbc96f990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.19, 4;
    %load/vec4 v0x7f7cbc96f7d0_0;
    %assign/vec4 v0x7f7cbc96fa20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96fad0_0, 0;
T_4.19 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc96fbe0_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x7f7cbc96f730_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f7cbc96f730_0, 0;
T_4.18 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f7cbc96cb00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc96d1e0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f7cbc96cb00;
T_6 ;
    %wait E_0x7f7cbc93ab20;
    %load/vec4 v0x7f7cbc96cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96cf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96d1e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96cf10_0, 0;
    %load/vec4 v0x7f7cbc96d1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7f7cbc96d110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0x7f7cbc96d070_0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96d1e0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x7f7cbc96d110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96d1e0_0, 0;
T_6.8 ;
T_6.6 ;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7f7cbc96d110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.12, 9;
    %load/vec4 v0x7f7cbc96d070_0;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96cf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96d1e0_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x7f7cbc96d110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96d1e0_0, 0;
T_6.13 ;
T_6.11 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f7cbc96fc90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc970470_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7cbc970710_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7cbc970940_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f7cbc9705c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7cbc970ba0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7f7cbc96fc90;
T_8 ;
    %wait E_0x7f7cbc93ab20;
    %load/vec4 v0x7f7cbc970800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc970710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc970470_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f7cbc970710_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc970710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc970470_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f7cbc970710_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f7cbc970710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc970470_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f7cbc96fc90;
T_9 ;
    %wait E_0x7f7cbc93ab20;
    %load/vec4 v0x7f7cbc970800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc9705c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc970ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc970940_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f7cbc970940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc9705c0_0, 0;
    %load/vec4 v0x7f7cbc970cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x7f7cbc970b00_0;
    %assign/vec4 v0x7f7cbc970890_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7cbc970940_0, 0;
T_9.7 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x7f7cbc970470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc970ba0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f7cbc970940_0, 0;
T_9.9 ;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x7f7cbc970470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v0x7f7cbc970890_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7f7cbc970ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f7cbc970890_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f7cbc970890_0, 0;
    %load/vec4 v0x7f7cbc9705c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7cbc970940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc9705c0_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x7f7cbc9705c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f7cbc9705c0_0, 0;
T_9.14 ;
T_9.11 ;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x7f7cbc970470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc970ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc970940_0, 0;
T_9.15 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f7cbc968130;
T_10 ;
    %wait E_0x7f7cbc9683b0;
    %load/vec4 v0x7f7cbc968a10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_10.0, 5;
    %pushi/vec4 45, 0, 8; draw_string_vec4
    %store/vec4 v0x7f7cbc968430_0, 0, 8;
    %load/vec4 v0x7f7cbc968a10_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f7cbc968800_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8; draw_string_vec4
    %store/vec4 v0x7f7cbc968430_0, 0, 8;
    %load/vec4 v0x7f7cbc968a10_0;
    %store/vec4 v0x7f7cbc968800_0, 0, 32;
T_10.1 ;
    %load/vec4 v0x7f7cbc968800_0;
    %pushi/vec4 100, 0, 32;
    %div/s;
    %store/vec4 v0x7f7cbc968710_0, 0, 32;
    %load/vec4 v0x7f7cbc968800_0;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v0x7f7cbc968960_0, 0, 32;
    %load/vec4 v0x7f7cbc968800_0;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v0x7f7cbc9688b0_0, 0, 32;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc968710_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc9684f0_0, 0, 8;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc968960_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc9685a0_0, 0, 8;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc9688b0_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc968660_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f7cbc968ba0;
T_11 ;
    %wait E_0x7f7cbc968de0;
    %load/vec4 v0x7f7cbc969400_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_11.0, 5;
    %pushi/vec4 45, 0, 8; draw_string_vec4
    %store/vec4 v0x7f7cbc968e20_0, 0, 8;
    %load/vec4 v0x7f7cbc969400_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f7cbc9691f0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8; draw_string_vec4
    %store/vec4 v0x7f7cbc968e20_0, 0, 8;
    %load/vec4 v0x7f7cbc969400_0;
    %store/vec4 v0x7f7cbc9691f0_0, 0, 32;
T_11.1 ;
    %load/vec4 v0x7f7cbc9691f0_0;
    %pushi/vec4 100, 0, 32;
    %div/s;
    %store/vec4 v0x7f7cbc969100_0, 0, 32;
    %load/vec4 v0x7f7cbc9691f0_0;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v0x7f7cbc969350_0, 0, 32;
    %load/vec4 v0x7f7cbc9691f0_0;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v0x7f7cbc9692a0_0, 0, 32;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc969100_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc968ee0_0, 0, 8;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc969350_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc968f90_0, 0, 8;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc9692a0_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc969050_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f7cbc969590;
T_12 ;
    %wait E_0x7f7cbc9697d0;
    %load/vec4 v0x7f7cbc969e00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_12.0, 5;
    %pushi/vec4 45, 0, 8; draw_string_vec4
    %store/vec4 v0x7f7cbc969840_0, 0, 8;
    %load/vec4 v0x7f7cbc969e00_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f7cbc969bf0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 8; draw_string_vec4
    %store/vec4 v0x7f7cbc969840_0, 0, 8;
    %load/vec4 v0x7f7cbc969e00_0;
    %store/vec4 v0x7f7cbc969bf0_0, 0, 32;
T_12.1 ;
    %load/vec4 v0x7f7cbc969bf0_0;
    %pushi/vec4 100, 0, 32;
    %div/s;
    %store/vec4 v0x7f7cbc969b00_0, 0, 32;
    %load/vec4 v0x7f7cbc969bf0_0;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v0x7f7cbc969d50_0, 0, 32;
    %load/vec4 v0x7f7cbc969bf0_0;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v0x7f7cbc969ca0_0, 0, 32;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc969b00_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc9698e0_0, 0, 8;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc969d50_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc969990_0, 0, 8;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc969ca0_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc969a50_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f7cbc969f90;
T_13 ;
    %wait E_0x7f7cbc969b90;
    %load/vec4 v0x7f7cbc96a7f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_13.0, 5;
    %pushi/vec4 45, 0, 8; draw_string_vec4
    %store/vec4 v0x7f7cbc96a210_0, 0, 8;
    %load/vec4 v0x7f7cbc96a7f0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f7cbc96a5e0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 8; draw_string_vec4
    %store/vec4 v0x7f7cbc96a210_0, 0, 8;
    %load/vec4 v0x7f7cbc96a7f0_0;
    %store/vec4 v0x7f7cbc96a5e0_0, 0, 32;
T_13.1 ;
    %load/vec4 v0x7f7cbc96a5e0_0;
    %pushi/vec4 100, 0, 32;
    %div/s;
    %store/vec4 v0x7f7cbc96a4f0_0, 0, 32;
    %load/vec4 v0x7f7cbc96a5e0_0;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v0x7f7cbc96a740_0, 0, 32;
    %load/vec4 v0x7f7cbc96a5e0_0;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v0x7f7cbc96a690_0, 0, 32;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc96a4f0_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc96a2d0_0, 0, 8;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc96a740_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc96a380_0, 0, 8;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0x7f7cbc96a690_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7f7cbc96a440_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f7cbc967a60;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc96b7b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7cbc96b660_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f7cbc96b5c0_0, 0, 3;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f7cbc96afd0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7cbc96aaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7cbc96b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc96b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc96b310_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 10, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 811212848, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1495281752, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540162375, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 171193671, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540293447, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540488007, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540095047, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540031303, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7f7cbc96b430_0, 0, 512;
    %end;
    .thread T_14;
    .scope S_0x7f7cbc967a60;
T_15 ;
    %wait E_0x7f7cbc93ab20;
    %load/vec4 v0x7f7cbc96b990_0;
    %pad/u 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b850, 0, 4;
    %load/vec4 v0x7f7cbc96ba50_0;
    %pad/u 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b850, 0, 4;
    %load/vec4 v0x7f7cbc96bae0_0;
    %pad/u 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b850, 0, 4;
    %load/vec4 v0x7f7cbc96bb70_0;
    %pad/u 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b850, 0, 4;
    %load/vec4 v0x7f7cbc96bc00_0;
    %pad/u 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b8f0, 0, 4;
    %load/vec4 v0x7f7cbc96bc90_0;
    %pad/u 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b8f0, 0, 4;
    %load/vec4 v0x7f7cbc96bd40_0;
    %pad/u 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b8f0, 0, 4;
    %load/vec4 v0x7f7cbc96bdf0_0;
    %pad/u 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b8f0, 0, 4;
    %load/vec4 v0x7f7cbc96c270_0;
    %pad/u 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b4e0, 0, 4;
    %load/vec4 v0x7f7cbc96c300_0;
    %pad/u 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b4e0, 0, 4;
    %load/vec4 v0x7f7cbc96c3b0_0;
    %pad/u 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b4e0, 0, 4;
    %load/vec4 v0x7f7cbc96c460_0;
    %pad/u 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96b4e0, 0, 4;
    %load/vec4 v0x7f7cbc96c510_0;
    %pad/u 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96c1e0, 0, 4;
    %load/vec4 v0x7f7cbc96c5c0_0;
    %pad/u 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96c1e0, 0, 4;
    %load/vec4 v0x7f7cbc96c670_0;
    %pad/u 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96c1e0, 0, 4;
    %load/vec4 v0x7f7cbc96c720_0;
    %pad/u 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7cbc96c1e0, 0, 4;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f7cbc967a60;
T_16 ;
    %wait E_0x7f7cbc9680e0;
    %load/vec4 v0x7f7cbc96b070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 808463922, 0, 32; draw_string_vec4
    %store/vec4 v0x7f7cbc96c930_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %pushi/vec4 808857136, 0, 32; draw_string_vec4
    %store/vec4 v0x7f7cbc96c930_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 808660528, 0, 32; draw_string_vec4
    %store/vec4 v0x7f7cbc96c930_0, 0, 32;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 808463920, 0, 32; draw_string_vec4
    %store/vec4 v0x7f7cbc96c930_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f7cbc967a60;
T_17 ;
    %wait E_0x7f7cbc93ab20;
    %pushi/vec4 170930224, 0, 32; draw_string_vec4
    %pushi/vec4 3229216, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3299872, 0, 24; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b4e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b4e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b4e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b4e0, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 22816, 0, 16; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b850, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b850, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b850, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b850, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 1478504519, 0, 32; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %pad/u 512;
    %store/vec4 v0x7f7cbc96abe0_0, 0, 512;
    %pushi/vec4 170930224, 0, 32; draw_string_vec4
    %pushi/vec4 3229216, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %load/vec4 v0x7f7cbc96c930_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 1512059207, 0, 32; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %pad/u 512;
    %store/vec4 v0x7f7cbc96acb0_0, 0, 512;
    %pushi/vec4 170930224, 0, 32; draw_string_vec4
    %pushi/vec4 3229216, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96c1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96c1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96c1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96c1e0, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 22816, 0, 16; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7cbc96b8f0, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 1478504775, 0, 32; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %pad/u 512;
    %store/vec4 v0x7f7cbc96ad60_0, 0, 512;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1512058951, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7f7cbc96ae10_0, 0, 512;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f7cbc967a60;
T_18 ;
    %wait E_0x7f7cbc93ab20;
    %load/vec4 v0x7f7cbc96b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f7cbc96afd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f7cbc96b5c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f7cbc96afd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc96b660_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f7cbc96b5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
    %load/vec4 v0x7f7cbc96b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
    %load/vec4 v0x7f7cbc96afd0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f7cbc96afd0_0, 0;
    %load/vec4 v0x7f7cbc96b430_0;
    %load/vec4 v0x7f7cbc96afd0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x7f7cbc96b660_0, 0;
T_18.9 ;
    %load/vec4 v0x7f7cbc96b310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.13, 9;
    %load/vec4 v0x7f7cbc96afd0_0;
    %pad/u 32;
    %pushi/vec4 46, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f7cbc96b5c0_0, 0;
T_18.11 ;
    %jmp T_18.8;
T_18.3 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f7cbc96afd0_0, 0;
    %load/vec4 v0x7f7cbc96aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f7cbc96b5c0_0, 0;
T_18.14 ;
    %jmp T_18.8;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
T_18.16 ;
    %load/vec4 v0x7f7cbc96afd0_0;
    %pad/u 32;
    %cmpi/ne 25, 0, 32;
    %jmp/0xz T_18.17, 4;
    %load/vec4 v0x7f7cbc96b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
    %load/vec4 v0x7f7cbc96abe0_0;
    %load/vec4 v0x7f7cbc96afd0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x7f7cbc96b660_0, 0;
    %load/vec4 v0x7f7cbc96afd0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f7cbc96afd0_0, 0;
T_18.18 ;
    %jmp T_18.16;
T_18.17 ;
    %load/vec4 v0x7f7cbc96b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96b3a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f7cbc96b5c0_0, 0;
T_18.20 ;
    %jmp T_18.8;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
T_18.22 ;
    %load/vec4 v0x7f7cbc96afd0_0;
    %pad/u 32;
    %cmpi/ne 20, 0, 32;
    %jmp/0xz T_18.23, 4;
    %load/vec4 v0x7f7cbc96b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
    %load/vec4 v0x7f7cbc96afd0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f7cbc96afd0_0, 0;
    %load/vec4 v0x7f7cbc96acb0_0;
    %load/vec4 v0x7f7cbc96afd0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x7f7cbc96b660_0, 0;
T_18.24 ;
    %jmp T_18.22;
T_18.23 ;
    %load/vec4 v0x7f7cbc96b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96b3a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f7cbc96b5c0_0, 0;
T_18.26 ;
    %jmp T_18.8;
T_18.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
T_18.28 ;
    %load/vec4 v0x7f7cbc96afd0_0;
    %pad/u 32;
    %cmpi/ne 25, 0, 32;
    %jmp/0xz T_18.29, 4;
    %load/vec4 v0x7f7cbc96b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
    %load/vec4 v0x7f7cbc96afd0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f7cbc96afd0_0, 0;
    %load/vec4 v0x7f7cbc96ad60_0;
    %load/vec4 v0x7f7cbc96afd0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x7f7cbc96b660_0, 0;
T_18.30 ;
    %jmp T_18.28;
T_18.29 ;
    %load/vec4 v0x7f7cbc96b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96b3a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7f7cbc96b5c0_0, 0;
T_18.32 ;
    %jmp T_18.8;
T_18.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
T_18.34 ;
    %load/vec4 v0x7f7cbc96afd0_0;
    %pad/u 32;
    %cmpi/ne 6, 0, 32;
    %jmp/0xz T_18.35, 4;
    %load/vec4 v0x7f7cbc96b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.36, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96b7b0_0, 0;
    %load/vec4 v0x7f7cbc96afd0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f7cbc96afd0_0, 0;
    %load/vec4 v0x7f7cbc96ae10_0;
    %load/vec4 v0x7f7cbc96afd0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x7f7cbc96b660_0, 0;
T_18.36 ;
    %jmp T_18.34;
T_18.35 ;
    %load/vec4 v0x7f7cbc96b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96b3a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f7cbc96b5c0_0, 0;
T_18.38 ;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f7cbc967a60;
T_19 ;
    %wait E_0x7f7cbc93ab20;
    %load/vec4 v0x7f7cbc96b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96b120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96b310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96aaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc96b3a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f7cbc96b710_0;
    %assign/vec4 v0x7f7cbc96b120_0, 0;
    %load/vec4 v0x7f7cbc96aaa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0x7f7cbc96b5c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7f7cbc96b710_0;
    %assign/vec4 v0x7f7cbc96b310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96aaa0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7f7cbc96b3a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.8, 10;
    %load/vec4 v0x7f7cbc96b5c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.7, 9;
    %load/vec4 v0x7f7cbc96b5c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %load/vec4 v0x7f7cbc96b710_0;
    %assign/vec4 v0x7f7cbc96b310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc96b3a0_0, 0;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v0x7f7cbc96b120_0;
    %inv;
    %load/vec4 v0x7f7cbc96b710_0;
    %and;
    %assign/vec4 v0x7f7cbc96b310_0, 0;
T_19.6 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f7cbc959450;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc939f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7cbc9670f0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7cbc967590_0, 0, 2;
    %end;
    .thread T_20;
    .scope S_0x7f7cbc959450;
T_21 ;
    %wait E_0x7f7cbc93ab20;
    %load/vec4 v0x7f7cbc967290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc9670f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc967480_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc966f90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc967590_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7cbc967480_0, 0;
    %load/vec4 v0x7f7cbc967590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc966f90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc9670f0_0, 0;
    %load/vec4 v0x7f7cbc967330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7cbc967590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc9670f0_0, 0;
T_21.7 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x7f7cbc9670f0_0;
    %pad/u 32;
    %cmpi/e 107, 0, 32;
    %jmp/0xz  T_21.9, 4;
    %load/vec4 v0x7f7cbc967330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc9670f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc966f90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f7cbc967590_0, 0;
    %jmp T_21.12;
T_21.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc967590_0, 0;
T_21.12 ;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v0x7f7cbc9670f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f7cbc9670f0_0, 0;
T_21.10 ;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0x7f7cbc9670f0_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_21.13, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc9670f0_0, 0;
    %load/vec4 v0x7f7cbc967330_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f7cbc966f90_0;
    %assign/vec4/off/d v0x7f7cbc9671a0_0, 4, 5;
    %load/vec4 v0x7f7cbc966f90_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_21.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7cbc966f90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7cbc967590_0, 0;
    %jmp T_21.16;
T_21.15 ;
    %load/vec4 v0x7f7cbc966f90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f7cbc966f90_0, 0;
T_21.16 ;
    %jmp T_21.14;
T_21.13 ;
    %load/vec4 v0x7f7cbc9670f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f7cbc9670f0_0, 0;
T_21.14 ;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0x7f7cbc9670f0_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_21.17, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7cbc9670f0_0, 0;
    %load/vec4 v0x7f7cbc967330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.19, 4;
    %load/vec4 v0x7f7cbc9671a0_0;
    %assign/vec4 v0x7f7cbc9673d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7cbc967480_0, 0;
T_21.19 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7cbc967590_0, 0;
    %jmp T_21.18;
T_21.17 ;
    %load/vec4 v0x7f7cbc9670f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f7cbc9670f0_0, 0;
T_21.18 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f7cbc9405a0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc972360_0, 0, 1;
T_22.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7f7cbc972360_0;
    %inv;
    %store/vec4 v0x7f7cbc972360_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x7f7cbc9405a0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc972290_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_23.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.1, 5;
    %jmp/1 T_23.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f7cbc93ab20;
    %jmp T_23.0;
T_23.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7cbc972290_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_23.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.3, 5;
    %jmp/1 T_23.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f7cbc93ab20;
    %jmp T_23.2;
T_23.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7cbc972290_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x7f7cbc9405a0;
T_24 ;
    %delay 1000000000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x7f7cbc9405a0;
T_25 ;
    %vpi_call 2 27 "$dumpfile", "sending_tx.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f7cbc9405a0 {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "send_tx_tb.v";
    "uart_receive.v";
    "sending_tx.v";
    "gcode_sender2.v";
    "float_to_ascii.v";
    "check_receive.v";
    "button_send.v";
    "uart_transmit.v";
