Source Block: hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@607:627@HdlStmIf
    .delay_clk (delay_clk),
    .delay_rst (delay_rst),
    .delay_locked ());

  // device clock interface (receive clock)
  generate if (USE_SSI_CLK == 1) begin
  ad_data_clk
  i_clk (
    .rst (1'd0),
    .locked (),
    .clk_in_p (rx_clk_in_p),
    .clk_in_n (rx_clk_in_n),
    .clk (l_clk));
  end else begin
    assign l_clk = clk;
  end
  endgenerate

endmodule

// ***************************************************************************

Diff Content:
- 613   ad_data_clk
- 614   i_clk (
+ 614   ad_data_clk i_clk (

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@597:618
    .delay_rst (delay_rst),
    .delay_locked ());

  // device clock interface (receive clock)

  generate if (USE_SSI_CLK == 1) begin
  ad_data_clk #(
    .SINGLE_ENDED (1))
  i_clk (
    .rst (1'd0),
    .locked (),
    .clk_in_p (rx_clk_in),
    .clk_in_n (1'd0),
    .clk (l_clk));
  end else begin
    assign l_clk = clk;
  end
  endgenerate

endmodule

// ***************************************************************************

