
blitz_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a688  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000022f8  0800a818  0800a818  0001a818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb10  0800cb10  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800cb10  0800cb10  0001cb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb18  0800cb18  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb18  0800cb18  0001cb18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cb1c  0800cb1c  0001cb1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800cb20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009e4  200001f8  0800cd18  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bdc  0800cd18  00020bdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c55  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000030aa  00000000  00000000  00036e7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001350  00000000  00000000  00039f28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011c8  00000000  00000000  0003b278  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022713  00000000  00000000  0003c440  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000103e5  00000000  00000000  0005eb53  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8056  00000000  00000000  0006ef38  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00136f8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f4c  00000000  00000000  0013700c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a800 	.word	0x0800a800

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800a800 	.word	0x0800a800

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <__io_putchar>:
#ifdef __GNUC__
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, 0xFFFF);
 8000eb0:	1d39      	adds	r1, r7, #4
 8000eb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	4803      	ldr	r0, [pc, #12]	; (8000ec8 <__io_putchar+0x20>)
 8000eba:	f006 fab8 	bl	800742e <HAL_UART_Transmit>
	return ch;
 8000ebe:	687b      	ldr	r3, [r7, #4]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	200007ec 	.word	0x200007ec

08000ecc <tests_run>:

void tests_run(){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
	printf("\r\n========== RUN TESTS ==========\r\n");
 8000ed0:	480f      	ldr	r0, [pc, #60]	; (8000f10 <tests_run+0x44>)
 8000ed2:	f007 fc0d 	bl	80086f0 <puts>
	printf("\t- Buzzer\r\n");
 8000ed6:	480f      	ldr	r0, [pc, #60]	; (8000f14 <tests_run+0x48>)
 8000ed8:	f007 fc0a 	bl	80086f0 <puts>
	test_buzzer();
 8000edc:	f001 f998 	bl	8002210 <test_buzzer>
	HAL_Delay(2000);
 8000ee0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ee4:	f002 fe9a 	bl	8003c1c <HAL_Delay>
	printf("\t- Motors\r\n");
 8000ee8:	480b      	ldr	r0, [pc, #44]	; (8000f18 <tests_run+0x4c>)
 8000eea:	f007 fc01 	bl	80086f0 <puts>
	test_motors();
 8000eee:	f001 fb41 	bl	8002574 <test_motors>
	HAL_Delay(2000);
 8000ef2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ef6:	f002 fe91 	bl	8003c1c <HAL_Delay>
	printf("\t- Fans\r\n");
 8000efa:	4808      	ldr	r0, [pc, #32]	; (8000f1c <tests_run+0x50>)
 8000efc:	f007 fbf8 	bl	80086f0 <puts>
	test_fan();
 8000f00:	f001 f9be 	bl	8002280 <test_fan>
	HAL_Delay(2000);
 8000f04:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f08:	f002 fe88 	bl	8003c1c <HAL_Delay>
}
 8000f0c:	bf00      	nop
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	0800a818 	.word	0x0800a818
 8000f14:	0800a83c 	.word	0x0800a83c
 8000f18:	0800a848 	.word	0x0800a848
 8000f1c:	0800a854 	.word	0x0800a854

08000f20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f26:	f002 fe07 	bl	8003b38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f2a:	f000 f895 	bl	8001058 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f2e:	f000 fc35 	bl	800179c <MX_GPIO_Init>
  MX_DMA_Init();
 8000f32:	f000 fc13 	bl	800175c <MX_DMA_Init>
  MX_I2C3_Init();
 8000f36:	f000 f9a3 	bl	8001280 <MX_I2C3_Init>
  MX_TIM1_Init();
 8000f3a:	f000 f9cf 	bl	80012dc <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000f3e:	f000 fbe3 	bl	8001708 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000f42:	f000 fb05 	bl	8001550 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000f46:	f000 fa9f 	bl	8001488 <MX_TIM3_Init>
  MX_ADC1_Init();
 8000f4a:	f000 f8e3 	bl	8001114 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000f4e:	f000 fa47 	bl	80013e0 <MX_TIM2_Init>
  MX_TIM5_Init();
 8000f52:	f000 fb61 	bl	8001618 <MX_TIM5_Init>
  MX_TIM14_Init();
 8000f56:	f000 fbb3 	bl	80016c0 <MX_TIM14_Init>
  MX_ADC2_Init();
 8000f5a:	f000 f93d 	bl	80011d8 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  printf("========== Blitz V2 ==========\r\n");
 8000f5e:	4832      	ldr	r0, [pc, #200]	; (8001028 <main+0x108>)
 8000f60:	f007 fbc6 	bl	80086f0 <puts>
  printf("Created by Oskar & Isak\r\n");
 8000f64:	4831      	ldr	r0, [pc, #196]	; (800102c <main+0x10c>)
 8000f66:	f007 fbc3 	bl	80086f0 <puts>


  printf("\r\n========== Initializing peripherals ==========\r\n");
 8000f6a:	4831      	ldr	r0, [pc, #196]	; (8001030 <main+0x110>)
 8000f6c:	f007 fbc0 	bl	80086f0 <puts>
  printf("\t- Buzzer\r\n");
 8000f70:	4830      	ldr	r0, [pc, #192]	; (8001034 <main+0x114>)
 8000f72:	f007 fbbd 	bl	80086f0 <puts>
  init_buzzer();
 8000f76:	f001 f8f9 	bl	800216c <init_buzzer>
  //Startup beep
  HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8000f7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f7e:	482e      	ldr	r0, [pc, #184]	; (8001038 <main+0x118>)
 8000f80:	f004 fa39 	bl	80053f6 <HAL_GPIO_TogglePin>
	tone(523,200);
 8000f84:	21c8      	movs	r1, #200	; 0xc8
 8000f86:	f240 200b 	movw	r0, #523	; 0x20b
 8000f8a:	f001 f919 	bl	80021c0 <tone>
	HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8000f8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f92:	4829      	ldr	r0, [pc, #164]	; (8001038 <main+0x118>)
 8000f94:	f004 fa2f 	bl	80053f6 <HAL_GPIO_TogglePin>

	HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8000f98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f9c:	4826      	ldr	r0, [pc, #152]	; (8001038 <main+0x118>)
 8000f9e:	f004 fa2a 	bl	80053f6 <HAL_GPIO_TogglePin>
	tone(659,200);
 8000fa2:	21c8      	movs	r1, #200	; 0xc8
 8000fa4:	f240 2093 	movw	r0, #659	; 0x293
 8000fa8:	f001 f90a 	bl	80021c0 <tone>
	HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8000fac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fb0:	4821      	ldr	r0, [pc, #132]	; (8001038 <main+0x118>)
 8000fb2:	f004 fa20 	bl	80053f6 <HAL_GPIO_TogglePin>

	HAL_GPIO_TogglePin(LED_B_GPIO_Port, LED_B_Pin);
 8000fb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fba:	4820      	ldr	r0, [pc, #128]	; (800103c <main+0x11c>)
 8000fbc:	f004 fa1b 	bl	80053f6 <HAL_GPIO_TogglePin>
	tone(784,200);
 8000fc0:	21c8      	movs	r1, #200	; 0xc8
 8000fc2:	f44f 7044 	mov.w	r0, #784	; 0x310
 8000fc6:	f001 f8fb 	bl	80021c0 <tone>
	HAL_GPIO_TogglePin(LED_B_GPIO_Port, LED_B_Pin);
 8000fca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fce:	481b      	ldr	r0, [pc, #108]	; (800103c <main+0x11c>)
 8000fd0:	f004 fa11 	bl	80053f6 <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 8000fd4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fd8:	f002 fe20 	bl	8003c1c <HAL_Delay>

  printf("\t- OLED\r\n");
 8000fdc:	4818      	ldr	r0, [pc, #96]	; (8001040 <main+0x120>)
 8000fde:	f007 fb87 	bl	80086f0 <puts>
  init_oled(); // Draws CASE LOGO for now
 8000fe2:	f001 fb8f 	bl	8002704 <init_oled>
  //HAL_Delay(500);
  printf("\t- Motors\r\n");
 8000fe6:	4817      	ldr	r0, [pc, #92]	; (8001044 <main+0x124>)
 8000fe8:	f007 fb82 	bl	80086f0 <puts>
  init_motors();
 8000fec:	f001 fa0c 	bl	8002408 <init_motors>
  //HAL_Delay(500);
  printf("\t- Fans\r\n");
 8000ff0:	4815      	ldr	r0, [pc, #84]	; (8001048 <main+0x128>)
 8000ff2:	f007 fb7d 	bl	80086f0 <puts>
  init_fans();
 8000ff6:	f001 f91f 	bl	8002238 <init_fans>
 // HAL_Delay(3000); //Wait for fans to beep
  printf("\t- Voltage meter\r\n");
 8000ffa:	4814      	ldr	r0, [pc, #80]	; (800104c <main+0x12c>)
 8000ffc:	f007 fb78 	bl	80086f0 <puts>
  init_voltmeter();
 8001000:	f002 fa82 	bl	8003508 <init_voltmeter>
  printf("\t- XLINE\r\n");
 8001004:	4812      	ldr	r0, [pc, #72]	; (8001050 <main+0x130>)
 8001006:	f007 fb73 	bl	80086f0 <puts>
	init_xline();
 800100a:	f002 fb0b 	bl	8003624 <init_xline>

  // Run all tests
  //tests_run();


  printf("\r\n========== Starting Blitz ==========\r\n");
 800100e:	4811      	ldr	r0, [pc, #68]	; (8001054 <main+0x134>)
 8001010:	f007 fb6e 	bl	80086f0 <puts>
  int once = 1;
 8001014:	2301      	movs	r3, #1
 8001016:	607b      	str	r3, [r7, #4]
		for(uint8_t i = 0; i < 16; i++){
				printf("%d: %lu,   ", i, xline[i]);
		}
		printf("\r\n");
		*/
  	oled_update();
 8001018:	f001 fc70 	bl	80028fc <oled_update>
  	HAL_GPIO_TogglePin(LED_B_GPIO_Port, LED_B_Pin);
 800101c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001020:	4806      	ldr	r0, [pc, #24]	; (800103c <main+0x11c>)
 8001022:	f004 f9e8 	bl	80053f6 <HAL_GPIO_TogglePin>
  	oled_update();
 8001026:	e7f7      	b.n	8001018 <main+0xf8>
 8001028:	0800a860 	.word	0x0800a860
 800102c:	0800a880 	.word	0x0800a880
 8001030:	0800a89c 	.word	0x0800a89c
 8001034:	0800a83c 	.word	0x0800a83c
 8001038:	40020800 	.word	0x40020800
 800103c:	40020000 	.word	0x40020000
 8001040:	0800a8d0 	.word	0x0800a8d0
 8001044:	0800a848 	.word	0x0800a848
 8001048:	0800a854 	.word	0x0800a854
 800104c:	0800a8dc 	.word	0x0800a8dc
 8001050:	0800a8f0 	.word	0x0800a8f0
 8001054:	0800a8fc 	.word	0x0800a8fc

08001058 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b094      	sub	sp, #80	; 0x50
 800105c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800105e:	f107 0320 	add.w	r3, r7, #32
 8001062:	2230      	movs	r2, #48	; 0x30
 8001064:	2100      	movs	r1, #0
 8001066:	4618      	mov	r0, r3
 8001068:	f006 fe6a 	bl	8007d40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800106c:	f107 030c 	add.w	r3, r7, #12
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]
 800107a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800107c:	2300      	movs	r3, #0
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	4b22      	ldr	r3, [pc, #136]	; (800110c <SystemClock_Config+0xb4>)
 8001082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001084:	4a21      	ldr	r2, [pc, #132]	; (800110c <SystemClock_Config+0xb4>)
 8001086:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800108a:	6413      	str	r3, [r2, #64]	; 0x40
 800108c:	4b1f      	ldr	r3, [pc, #124]	; (800110c <SystemClock_Config+0xb4>)
 800108e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001094:	60bb      	str	r3, [r7, #8]
 8001096:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001098:	2300      	movs	r3, #0
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	4b1c      	ldr	r3, [pc, #112]	; (8001110 <SystemClock_Config+0xb8>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a1b      	ldr	r2, [pc, #108]	; (8001110 <SystemClock_Config+0xb8>)
 80010a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010a6:	6013      	str	r3, [r2, #0]
 80010a8:	4b19      	ldr	r3, [pc, #100]	; (8001110 <SystemClock_Config+0xb8>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010b0:	607b      	str	r3, [r7, #4]
 80010b2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010b4:	2302      	movs	r3, #2
 80010b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010b8:	2301      	movs	r3, #1
 80010ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010bc:	2310      	movs	r3, #16
 80010be:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010c0:	2300      	movs	r3, #0
 80010c2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c4:	f107 0320 	add.w	r3, r7, #32
 80010c8:	4618      	mov	r0, r3
 80010ca:	f004 fe21 	bl	8005d10 <HAL_RCC_OscConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80010d4:	f000 fc02 	bl	80018dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d8:	230f      	movs	r3, #15
 80010da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010dc:	2300      	movs	r3, #0
 80010de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010e8:	2300      	movs	r3, #0
 80010ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f005 f87c 	bl	80061f0 <HAL_RCC_ClockConfig>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80010fe:	f000 fbed 	bl	80018dc <Error_Handler>
  }
}
 8001102:	bf00      	nop
 8001104:	3750      	adds	r7, #80	; 0x50
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800
 8001110:	40007000 	.word	0x40007000

08001114 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800111a:	463b      	mov	r3, r7
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001126:	4b29      	ldr	r3, [pc, #164]	; (80011cc <MX_ADC1_Init+0xb8>)
 8001128:	4a29      	ldr	r2, [pc, #164]	; (80011d0 <MX_ADC1_Init+0xbc>)
 800112a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800112c:	4b27      	ldr	r3, [pc, #156]	; (80011cc <MX_ADC1_Init+0xb8>)
 800112e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001132:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8001134:	4b25      	ldr	r3, [pc, #148]	; (80011cc <MX_ADC1_Init+0xb8>)
 8001136:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800113a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800113c:	4b23      	ldr	r3, [pc, #140]	; (80011cc <MX_ADC1_Init+0xb8>)
 800113e:	2201      	movs	r2, #1
 8001140:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001142:	4b22      	ldr	r3, [pc, #136]	; (80011cc <MX_ADC1_Init+0xb8>)
 8001144:	2201      	movs	r2, #1
 8001146:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001148:	4b20      	ldr	r3, [pc, #128]	; (80011cc <MX_ADC1_Init+0xb8>)
 800114a:	2200      	movs	r2, #0
 800114c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001150:	4b1e      	ldr	r3, [pc, #120]	; (80011cc <MX_ADC1_Init+0xb8>)
 8001152:	2200      	movs	r2, #0
 8001154:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001156:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <MX_ADC1_Init+0xb8>)
 8001158:	4a1e      	ldr	r2, [pc, #120]	; (80011d4 <MX_ADC1_Init+0xc0>)
 800115a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800115c:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <MX_ADC1_Init+0xb8>)
 800115e:	2200      	movs	r2, #0
 8001160:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001162:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <MX_ADC1_Init+0xb8>)
 8001164:	2202      	movs	r2, #2
 8001166:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001168:	4b18      	ldr	r3, [pc, #96]	; (80011cc <MX_ADC1_Init+0xb8>)
 800116a:	2201      	movs	r2, #1
 800116c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001170:	4b16      	ldr	r3, [pc, #88]	; (80011cc <MX_ADC1_Init+0xb8>)
 8001172:	2201      	movs	r2, #1
 8001174:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001176:	4815      	ldr	r0, [pc, #84]	; (80011cc <MX_ADC1_Init+0xb8>)
 8001178:	f002 fd72 	bl	8003c60 <HAL_ADC_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001182:	f000 fbab 	bl	80018dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001186:	2302      	movs	r3, #2
 8001188:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800118a:	2301      	movs	r3, #1
 800118c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 800118e:	2305      	movs	r3, #5
 8001190:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001192:	463b      	mov	r3, r7
 8001194:	4619      	mov	r1, r3
 8001196:	480d      	ldr	r0, [pc, #52]	; (80011cc <MX_ADC1_Init+0xb8>)
 8001198:	f003 f842 	bl	8004220 <HAL_ADC_ConfigChannel>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80011a2:	f000 fb9b 	bl	80018dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80011a6:	2303      	movs	r3, #3
 80011a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80011aa:	2302      	movs	r3, #2
 80011ac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ae:	463b      	mov	r3, r7
 80011b0:	4619      	mov	r1, r3
 80011b2:	4806      	ldr	r0, [pc, #24]	; (80011cc <MX_ADC1_Init+0xb8>)
 80011b4:	f003 f834 	bl	8004220 <HAL_ADC_ConfigChannel>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80011be:	f000 fb8d 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	200007a4 	.word	0x200007a4
 80011d0:	40012000 	.word	0x40012000
 80011d4:	0f000001 	.word	0x0f000001

080011d8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011de:	463b      	mov	r3, r7
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 80011ea:	4b22      	ldr	r3, [pc, #136]	; (8001274 <MX_ADC2_Init+0x9c>)
 80011ec:	4a22      	ldr	r2, [pc, #136]	; (8001278 <MX_ADC2_Init+0xa0>)
 80011ee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80011f0:	4b20      	ldr	r3, [pc, #128]	; (8001274 <MX_ADC2_Init+0x9c>)
 80011f2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80011f6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_10B;
 80011f8:	4b1e      	ldr	r3, [pc, #120]	; (8001274 <MX_ADC2_Init+0x9c>)
 80011fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80011fe:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001200:	4b1c      	ldr	r3, [pc, #112]	; (8001274 <MX_ADC2_Init+0x9c>)
 8001202:	2200      	movs	r2, #0
 8001204:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001206:	4b1b      	ldr	r3, [pc, #108]	; (8001274 <MX_ADC2_Init+0x9c>)
 8001208:	2200      	movs	r2, #0
 800120a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800120c:	4b19      	ldr	r3, [pc, #100]	; (8001274 <MX_ADC2_Init+0x9c>)
 800120e:	2200      	movs	r2, #0
 8001210:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001214:	4b17      	ldr	r3, [pc, #92]	; (8001274 <MX_ADC2_Init+0x9c>)
 8001216:	2200      	movs	r2, #0
 8001218:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800121a:	4b16      	ldr	r3, [pc, #88]	; (8001274 <MX_ADC2_Init+0x9c>)
 800121c:	4a17      	ldr	r2, [pc, #92]	; (800127c <MX_ADC2_Init+0xa4>)
 800121e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001220:	4b14      	ldr	r3, [pc, #80]	; (8001274 <MX_ADC2_Init+0x9c>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001226:	4b13      	ldr	r3, [pc, #76]	; (8001274 <MX_ADC2_Init+0x9c>)
 8001228:	2201      	movs	r2, #1
 800122a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_ADC2_Init+0x9c>)
 800122e:	2200      	movs	r2, #0
 8001230:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001234:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <MX_ADC2_Init+0x9c>)
 8001236:	2201      	movs	r2, #1
 8001238:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800123a:	480e      	ldr	r0, [pc, #56]	; (8001274 <MX_ADC2_Init+0x9c>)
 800123c:	f002 fd10 	bl	8003c60 <HAL_ADC_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_ADC2_Init+0x72>
  {
    Error_Handler();
 8001246:	f000 fb49 	bl	80018dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800124a:	2309      	movs	r3, #9
 800124c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800124e:	2301      	movs	r3, #1
 8001250:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001252:	2307      	movs	r3, #7
 8001254:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001256:	463b      	mov	r3, r7
 8001258:	4619      	mov	r1, r3
 800125a:	4806      	ldr	r0, [pc, #24]	; (8001274 <MX_ADC2_Init+0x9c>)
 800125c:	f002 ffe0 	bl	8004220 <HAL_ADC_ConfigChannel>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_ADC2_Init+0x92>
  {
    Error_Handler();
 8001266:	f000 fb39 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200006dc 	.word	0x200006dc
 8001278:	40012100 	.word	0x40012100
 800127c:	0f000001 	.word	0x0f000001

08001280 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001284:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <MX_I2C3_Init+0x50>)
 8001286:	4a13      	ldr	r2, [pc, #76]	; (80012d4 <MX_I2C3_Init+0x54>)
 8001288:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 800128a:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <MX_I2C3_Init+0x50>)
 800128c:	4a12      	ldr	r2, [pc, #72]	; (80012d8 <MX_I2C3_Init+0x58>)
 800128e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001290:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <MX_I2C3_Init+0x50>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001296:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <MX_I2C3_Init+0x50>)
 8001298:	2200      	movs	r2, #0
 800129a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800129c:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <MX_I2C3_Init+0x50>)
 800129e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012a2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a4:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <MX_I2C3_Init+0x50>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80012aa:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <MX_I2C3_Init+0x50>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b0:	4b07      	ldr	r3, [pc, #28]	; (80012d0 <MX_I2C3_Init+0x50>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012b6:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <MX_I2C3_Init+0x50>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80012bc:	4804      	ldr	r0, [pc, #16]	; (80012d0 <MX_I2C3_Init+0x50>)
 80012be:	f004 f8d9 	bl	8005474 <HAL_I2C_Init>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80012c8:	f000 fb08 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20000648 	.word	0x20000648
 80012d4:	40005c00 	.word	0x40005c00
 80012d8:	00061a80 	.word	0x00061a80

080012dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b092      	sub	sp, #72	; 0x48
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
 80012fc:	615a      	str	r2, [r3, #20]
 80012fe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	2220      	movs	r2, #32
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f006 fd1a 	bl	8007d40 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800130c:	4b32      	ldr	r3, [pc, #200]	; (80013d8 <MX_TIM1_Init+0xfc>)
 800130e:	4a33      	ldr	r2, [pc, #204]	; (80013dc <MX_TIM1_Init+0x100>)
 8001310:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 8001312:	4b31      	ldr	r3, [pc, #196]	; (80013d8 <MX_TIM1_Init+0xfc>)
 8001314:	2203      	movs	r2, #3
 8001316:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001318:	4b2f      	ldr	r3, [pc, #188]	; (80013d8 <MX_TIM1_Init+0xfc>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800131e:	4b2e      	ldr	r3, [pc, #184]	; (80013d8 <MX_TIM1_Init+0xfc>)
 8001320:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001324:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001326:	4b2c      	ldr	r3, [pc, #176]	; (80013d8 <MX_TIM1_Init+0xfc>)
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800132c:	4b2a      	ldr	r3, [pc, #168]	; (80013d8 <MX_TIM1_Init+0xfc>)
 800132e:	2200      	movs	r2, #0
 8001330:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001332:	4b29      	ldr	r3, [pc, #164]	; (80013d8 <MX_TIM1_Init+0xfc>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001338:	4827      	ldr	r0, [pc, #156]	; (80013d8 <MX_TIM1_Init+0xfc>)
 800133a:	f005 f99f 	bl	800667c <HAL_TIM_PWM_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001344:	f000 faca 	bl	80018dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001348:	2300      	movs	r3, #0
 800134a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800134c:	2300      	movs	r3, #0
 800134e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001350:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001354:	4619      	mov	r1, r3
 8001356:	4820      	ldr	r0, [pc, #128]	; (80013d8 <MX_TIM1_Init+0xfc>)
 8001358:	f005 ff3a 	bl	80071d0 <HAL_TIMEx_MasterConfigSynchronization>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001362:	f000 fabb 	bl	80018dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001366:	2360      	movs	r3, #96	; 0x60
 8001368:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800136e:	2300      	movs	r3, #0
 8001370:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001372:	2300      	movs	r3, #0
 8001374:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001376:	2300      	movs	r3, #0
 8001378:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800137a:	2300      	movs	r3, #0
 800137c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800137e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001382:	220c      	movs	r2, #12
 8001384:	4619      	mov	r1, r3
 8001386:	4814      	ldr	r0, [pc, #80]	; (80013d8 <MX_TIM1_Init+0xfc>)
 8001388:	f005 fbb4 	bl	8006af4 <HAL_TIM_PWM_ConfigChannel>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 8001392:	f000 faa3 	bl	80018dc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001396:	2300      	movs	r3, #0
 8001398:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800139a:	2300      	movs	r3, #0
 800139c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013b0:	2300      	movs	r3, #0
 80013b2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013b4:	1d3b      	adds	r3, r7, #4
 80013b6:	4619      	mov	r1, r3
 80013b8:	4807      	ldr	r0, [pc, #28]	; (80013d8 <MX_TIM1_Init+0xfc>)
 80013ba:	f005 ff85 	bl	80072c8 <HAL_TIMEx_ConfigBreakDeadTime>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 80013c4:	f000 fa8a 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013c8:	4803      	ldr	r0, [pc, #12]	; (80013d8 <MX_TIM1_Init+0xfc>)
 80013ca:	f000 fcd9 	bl	8001d80 <HAL_TIM_MspPostInit>

}
 80013ce:	bf00      	nop
 80013d0:	3748      	adds	r7, #72	; 0x48
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	2000088c 	.word	0x2000088c
 80013dc:	40010000 	.word	0x40010000

080013e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08c      	sub	sp, #48	; 0x30
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013e6:	f107 030c 	add.w	r3, r7, #12
 80013ea:	2224      	movs	r2, #36	; 0x24
 80013ec:	2100      	movs	r1, #0
 80013ee:	4618      	mov	r0, r3
 80013f0:	f006 fca6 	bl	8007d40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013fc:	4b21      	ldr	r3, [pc, #132]	; (8001484 <MX_TIM2_Init+0xa4>)
 80013fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001402:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001404:	4b1f      	ldr	r3, [pc, #124]	; (8001484 <MX_TIM2_Init+0xa4>)
 8001406:	2200      	movs	r2, #0
 8001408:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800140a:	4b1e      	ldr	r3, [pc, #120]	; (8001484 <MX_TIM2_Init+0xa4>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 8001410:	4b1c      	ldr	r3, [pc, #112]	; (8001484 <MX_TIM2_Init+0xa4>)
 8001412:	f04f 32ff 	mov.w	r2, #4294967295
 8001416:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001418:	4b1a      	ldr	r3, [pc, #104]	; (8001484 <MX_TIM2_Init+0xa4>)
 800141a:	2200      	movs	r2, #0
 800141c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800141e:	4b19      	ldr	r3, [pc, #100]	; (8001484 <MX_TIM2_Init+0xa4>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001424:	2303      	movs	r3, #3
 8001426:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001428:	2300      	movs	r3, #0
 800142a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800142c:	2301      	movs	r3, #1
 800142e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001430:	2300      	movs	r3, #0
 8001432:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001438:	2302      	movs	r3, #2
 800143a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800143c:	2301      	movs	r3, #1
 800143e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001440:	2300      	movs	r3, #0
 8001442:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001448:	f107 030c 	add.w	r3, r7, #12
 800144c:	4619      	mov	r1, r3
 800144e:	480d      	ldr	r0, [pc, #52]	; (8001484 <MX_TIM2_Init+0xa4>)
 8001450:	f005 f97e 	bl	8006750 <HAL_TIM_Encoder_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800145a:	f000 fa3f 	bl	80018dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800145e:	2300      	movs	r3, #0
 8001460:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001462:	2300      	movs	r3, #0
 8001464:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	4619      	mov	r1, r3
 800146a:	4806      	ldr	r0, [pc, #24]	; (8001484 <MX_TIM2_Init+0xa4>)
 800146c:	f005 feb0 	bl	80071d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001476:	f000 fa31 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800147a:	bf00      	nop
 800147c:	3730      	adds	r7, #48	; 0x30
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200008cc 	.word	0x200008cc

08001488 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	; 0x28
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800148e:	f107 0320 	add.w	r3, r7, #32
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]
 80014a6:	615a      	str	r2, [r3, #20]
 80014a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014aa:	4b27      	ldr	r3, [pc, #156]	; (8001548 <MX_TIM3_Init+0xc0>)
 80014ac:	4a27      	ldr	r2, [pc, #156]	; (800154c <MX_TIM3_Init+0xc4>)
 80014ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16-1;
 80014b0:	4b25      	ldr	r3, [pc, #148]	; (8001548 <MX_TIM3_Init+0xc0>)
 80014b2:	220f      	movs	r2, #15
 80014b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b6:	4b24      	ldr	r3, [pc, #144]	; (8001548 <MX_TIM3_Init+0xc0>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 80014bc:	4b22      	ldr	r3, [pc, #136]	; (8001548 <MX_TIM3_Init+0xc0>)
 80014be:	f644 6220 	movw	r2, #20000	; 0x4e20
 80014c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c4:	4b20      	ldr	r3, [pc, #128]	; (8001548 <MX_TIM3_Init+0xc0>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ca:	4b1f      	ldr	r3, [pc, #124]	; (8001548 <MX_TIM3_Init+0xc0>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014d0:	481d      	ldr	r0, [pc, #116]	; (8001548 <MX_TIM3_Init+0xc0>)
 80014d2:	f005 f8d3 	bl	800667c <HAL_TIM_PWM_Init>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80014dc:	f000 f9fe 	bl	80018dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e0:	2300      	movs	r3, #0
 80014e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e4:	2300      	movs	r3, #0
 80014e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014e8:	f107 0320 	add.w	r3, r7, #32
 80014ec:	4619      	mov	r1, r3
 80014ee:	4816      	ldr	r0, [pc, #88]	; (8001548 <MX_TIM3_Init+0xc0>)
 80014f0:	f005 fe6e 	bl	80071d0 <HAL_TIMEx_MasterConfigSynchronization>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80014fa:	f000 f9ef 	bl	80018dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014fe:	2360      	movs	r3, #96	; 0x60
 8001500:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800150a:	2300      	movs	r3, #0
 800150c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	2200      	movs	r2, #0
 8001512:	4619      	mov	r1, r3
 8001514:	480c      	ldr	r0, [pc, #48]	; (8001548 <MX_TIM3_Init+0xc0>)
 8001516:	f005 faed 	bl	8006af4 <HAL_TIM_PWM_ConfigChannel>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001520:	f000 f9dc 	bl	80018dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	2204      	movs	r2, #4
 8001528:	4619      	mov	r1, r3
 800152a:	4807      	ldr	r0, [pc, #28]	; (8001548 <MX_TIM3_Init+0xc0>)
 800152c:	f005 fae2 	bl	8006af4 <HAL_TIM_PWM_ConfigChannel>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001536:	f000 f9d1 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800153a:	4803      	ldr	r0, [pc, #12]	; (8001548 <MX_TIM3_Init+0xc0>)
 800153c:	f000 fc20 	bl	8001d80 <HAL_TIM_MspPostInit>

}
 8001540:	bf00      	nop
 8001542:	3728      	adds	r7, #40	; 0x28
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000764 	.word	0x20000764
 800154c:	40000400 	.word	0x40000400

08001550 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	; 0x28
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001556:	f107 0320 	add.w	r3, r7, #32
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
 800156c:	611a      	str	r2, [r3, #16]
 800156e:	615a      	str	r2, [r3, #20]
 8001570:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001572:	4b27      	ldr	r3, [pc, #156]	; (8001610 <MX_TIM4_Init+0xc0>)
 8001574:	4a27      	ldr	r2, [pc, #156]	; (8001614 <MX_TIM4_Init+0xc4>)
 8001576:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001578:	4b25      	ldr	r3, [pc, #148]	; (8001610 <MX_TIM4_Init+0xc0>)
 800157a:	2200      	movs	r2, #0
 800157c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157e:	4b24      	ldr	r3, [pc, #144]	; (8001610 <MX_TIM4_Init+0xc0>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001584:	4b22      	ldr	r3, [pc, #136]	; (8001610 <MX_TIM4_Init+0xc0>)
 8001586:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800158a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158c:	4b20      	ldr	r3, [pc, #128]	; (8001610 <MX_TIM4_Init+0xc0>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001592:	4b1f      	ldr	r3, [pc, #124]	; (8001610 <MX_TIM4_Init+0xc0>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001598:	481d      	ldr	r0, [pc, #116]	; (8001610 <MX_TIM4_Init+0xc0>)
 800159a:	f005 f86f 	bl	800667c <HAL_TIM_PWM_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80015a4:	f000 f99a 	bl	80018dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a8:	2300      	movs	r3, #0
 80015aa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ac:	2300      	movs	r3, #0
 80015ae:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015b0:	f107 0320 	add.w	r3, r7, #32
 80015b4:	4619      	mov	r1, r3
 80015b6:	4816      	ldr	r0, [pc, #88]	; (8001610 <MX_TIM4_Init+0xc0>)
 80015b8:	f005 fe0a 	bl	80071d0 <HAL_TIMEx_MasterConfigSynchronization>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80015c2:	f000 f98b 	bl	80018dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015c6:	2360      	movs	r3, #96	; 0x60
 80015c8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2208      	movs	r2, #8
 80015da:	4619      	mov	r1, r3
 80015dc:	480c      	ldr	r0, [pc, #48]	; (8001610 <MX_TIM4_Init+0xc0>)
 80015de:	f005 fa89 	bl	8006af4 <HAL_TIM_PWM_ConfigChannel>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80015e8:	f000 f978 	bl	80018dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	220c      	movs	r2, #12
 80015f0:	4619      	mov	r1, r3
 80015f2:	4807      	ldr	r0, [pc, #28]	; (8001610 <MX_TIM4_Init+0xc0>)
 80015f4:	f005 fa7e 	bl	8006af4 <HAL_TIM_PWM_ConfigChannel>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80015fe:	f000 f96d 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001602:	4803      	ldr	r0, [pc, #12]	; (8001610 <MX_TIM4_Init+0xc0>)
 8001604:	f000 fbbc 	bl	8001d80 <HAL_TIM_MspPostInit>

}
 8001608:	bf00      	nop
 800160a:	3728      	adds	r7, #40	; 0x28
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	2000069c 	.word	0x2000069c
 8001614:	40000800 	.word	0x40000800

08001618 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08c      	sub	sp, #48	; 0x30
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	2224      	movs	r2, #36	; 0x24
 8001624:	2100      	movs	r1, #0
 8001626:	4618      	mov	r0, r3
 8001628:	f006 fb8a 	bl	8007d40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001634:	4b20      	ldr	r3, [pc, #128]	; (80016b8 <MX_TIM5_Init+0xa0>)
 8001636:	4a21      	ldr	r2, [pc, #132]	; (80016bc <MX_TIM5_Init+0xa4>)
 8001638:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800163a:	4b1f      	ldr	r3, [pc, #124]	; (80016b8 <MX_TIM5_Init+0xa0>)
 800163c:	2200      	movs	r2, #0
 800163e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001640:	4b1d      	ldr	r3, [pc, #116]	; (80016b8 <MX_TIM5_Init+0xa0>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFFFFFF;
 8001646:	4b1c      	ldr	r3, [pc, #112]	; (80016b8 <MX_TIM5_Init+0xa0>)
 8001648:	f04f 32ff 	mov.w	r2, #4294967295
 800164c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164e:	4b1a      	ldr	r3, [pc, #104]	; (80016b8 <MX_TIM5_Init+0xa0>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001654:	4b18      	ldr	r3, [pc, #96]	; (80016b8 <MX_TIM5_Init+0xa0>)
 8001656:	2200      	movs	r2, #0
 8001658:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800165a:	2301      	movs	r3, #1
 800165c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001662:	2301      	movs	r3, #1
 8001664:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001666:	2300      	movs	r3, #0
 8001668:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800166e:	2302      	movs	r3, #2
 8001670:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001672:	2301      	movs	r3, #1
 8001674:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001676:	2300      	movs	r3, #0
 8001678:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800167e:	f107 030c 	add.w	r3, r7, #12
 8001682:	4619      	mov	r1, r3
 8001684:	480c      	ldr	r0, [pc, #48]	; (80016b8 <MX_TIM5_Init+0xa0>)
 8001686:	f005 f863 	bl	8006750 <HAL_TIM_Encoder_Init>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001690:	f000 f924 	bl	80018dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001694:	2300      	movs	r3, #0
 8001696:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	4619      	mov	r1, r3
 80016a0:	4805      	ldr	r0, [pc, #20]	; (80016b8 <MX_TIM5_Init+0xa0>)
 80016a2:	f005 fd95 	bl	80071d0 <HAL_TIMEx_MasterConfigSynchronization>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80016ac:	f000 f916 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80016b0:	bf00      	nop
 80016b2:	3730      	adds	r7, #48	; 0x30
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	20000724 	.word	0x20000724
 80016bc:	40000c00 	.word	0x40000c00

080016c0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80016c4:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <MX_TIM14_Init+0x40>)
 80016c6:	4a0f      	ldr	r2, [pc, #60]	; (8001704 <MX_TIM14_Init+0x44>)
 80016c8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 16000;
 80016ca:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <MX_TIM14_Init+0x40>)
 80016cc:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80016d0:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d2:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <MX_TIM14_Init+0x40>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 50;
 80016d8:	4b09      	ldr	r3, [pc, #36]	; (8001700 <MX_TIM14_Init+0x40>)
 80016da:	2232      	movs	r2, #50	; 0x32
 80016dc:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016de:	4b08      	ldr	r3, [pc, #32]	; (8001700 <MX_TIM14_Init+0x40>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e4:	4b06      	ldr	r3, [pc, #24]	; (8001700 <MX_TIM14_Init+0x40>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80016ea:	4805      	ldr	r0, [pc, #20]	; (8001700 <MX_TIM14_Init+0x40>)
 80016ec:	f004 ff4c 	bl	8006588 <HAL_TIM_Base_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80016f6:	f000 f8f1 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	2000090c 	.word	0x2000090c
 8001704:	40002000 	.word	0x40002000

08001708 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800170c:	4b11      	ldr	r3, [pc, #68]	; (8001754 <MX_USART1_UART_Init+0x4c>)
 800170e:	4a12      	ldr	r2, [pc, #72]	; (8001758 <MX_USART1_UART_Init+0x50>)
 8001710:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001712:	4b10      	ldr	r3, [pc, #64]	; (8001754 <MX_USART1_UART_Init+0x4c>)
 8001714:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001718:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800171a:	4b0e      	ldr	r3, [pc, #56]	; (8001754 <MX_USART1_UART_Init+0x4c>)
 800171c:	2200      	movs	r2, #0
 800171e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001720:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <MX_USART1_UART_Init+0x4c>)
 8001722:	2200      	movs	r2, #0
 8001724:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001726:	4b0b      	ldr	r3, [pc, #44]	; (8001754 <MX_USART1_UART_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800172c:	4b09      	ldr	r3, [pc, #36]	; (8001754 <MX_USART1_UART_Init+0x4c>)
 800172e:	220c      	movs	r2, #12
 8001730:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001732:	4b08      	ldr	r3, [pc, #32]	; (8001754 <MX_USART1_UART_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001738:	4b06      	ldr	r3, [pc, #24]	; (8001754 <MX_USART1_UART_Init+0x4c>)
 800173a:	2200      	movs	r2, #0
 800173c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800173e:	4805      	ldr	r0, [pc, #20]	; (8001754 <MX_USART1_UART_Init+0x4c>)
 8001740:	f005 fe28 	bl	8007394 <HAL_UART_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800174a:	f000 f8c7 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	200007ec 	.word	0x200007ec
 8001758:	40011000 	.word	0x40011000

0800175c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <MX_DMA_Init+0x3c>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	4a0b      	ldr	r2, [pc, #44]	; (8001798 <MX_DMA_Init+0x3c>)
 800176c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001770:	6313      	str	r3, [r2, #48]	; 0x30
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <MX_DMA_Init+0x3c>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2100      	movs	r1, #0
 8001782:	2038      	movs	r0, #56	; 0x38
 8001784:	f003 f8c7 	bl	8004916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001788:	2038      	movs	r0, #56	; 0x38
 800178a:	f003 f8e0 	bl	800494e <HAL_NVIC_EnableIRQ>

}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40023800 	.word	0x40023800

0800179c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b088      	sub	sp, #32
 80017a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a2:	f107 030c 	add.w	r3, r7, #12
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	60da      	str	r2, [r3, #12]
 80017b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60bb      	str	r3, [r7, #8]
 80017b6:	4b44      	ldr	r3, [pc, #272]	; (80018c8 <MX_GPIO_Init+0x12c>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	4a43      	ldr	r2, [pc, #268]	; (80018c8 <MX_GPIO_Init+0x12c>)
 80017bc:	f043 0304 	orr.w	r3, r3, #4
 80017c0:	6313      	str	r3, [r2, #48]	; 0x30
 80017c2:	4b41      	ldr	r3, [pc, #260]	; (80018c8 <MX_GPIO_Init+0x12c>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	60bb      	str	r3, [r7, #8]
 80017cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	4b3d      	ldr	r3, [pc, #244]	; (80018c8 <MX_GPIO_Init+0x12c>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	4a3c      	ldr	r2, [pc, #240]	; (80018c8 <MX_GPIO_Init+0x12c>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	6313      	str	r3, [r2, #48]	; 0x30
 80017de:	4b3a      	ldr	r3, [pc, #232]	; (80018c8 <MX_GPIO_Init+0x12c>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	603b      	str	r3, [r7, #0]
 80017ee:	4b36      	ldr	r3, [pc, #216]	; (80018c8 <MX_GPIO_Init+0x12c>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	4a35      	ldr	r2, [pc, #212]	; (80018c8 <MX_GPIO_Init+0x12c>)
 80017f4:	f043 0302 	orr.w	r3, r3, #2
 80017f8:	6313      	str	r3, [r2, #48]	; 0x30
 80017fa:	4b33      	ldr	r3, [pc, #204]	; (80018c8 <MX_GPIO_Init+0x12c>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	603b      	str	r3, [r7, #0]
 8001804:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MUX3_Pin|LED_B_Pin, GPIO_PIN_RESET);
 8001806:	2200      	movs	r2, #0
 8001808:	f248 0180 	movw	r1, #32896	; 0x8080
 800180c:	482f      	ldr	r0, [pc, #188]	; (80018cc <MX_GPIO_Init+0x130>)
 800180e:	f003 fdd9 	bl	80053c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MUX2_Pin|MUX1_Pin|LED_G_Pin|LED_R_Pin, GPIO_PIN_RESET);
 8001812:	2200      	movs	r2, #0
 8001814:	f44f 6143 	mov.w	r1, #3120	; 0xc30
 8001818:	482d      	ldr	r0, [pc, #180]	; (80018d0 <MX_GPIO_Init+0x134>)
 800181a:	f003 fdd3 	bl	80053c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MUX0_Pin|MOTOR_R_IN2_Pin|MOTOR_R_IN1_Pin|MOTOR_L_IN2_Pin 
 800181e:	2200      	movs	r2, #0
 8001820:	21f1      	movs	r1, #241	; 0xf1
 8001822:	482c      	ldr	r0, [pc, #176]	; (80018d4 <MX_GPIO_Init+0x138>)
 8001824:	f003 fdce 	bl	80053c4 <HAL_GPIO_WritePin>
                          |MOTOR_L_IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON_SELECT_Pin */
  GPIO_InitStruct.Pin = BUTTON_SELECT_Pin;
 8001828:	2308      	movs	r3, #8
 800182a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800182c:	4b2a      	ldr	r3, [pc, #168]	; (80018d8 <MX_GPIO_Init+0x13c>)
 800182e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_SELECT_GPIO_Port, &GPIO_InitStruct);
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	4619      	mov	r1, r3
 800183a:	4825      	ldr	r0, [pc, #148]	; (80018d0 <MX_GPIO_Init+0x134>)
 800183c:	f003 fc10 	bl	8005060 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX3_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = MUX3_Pin|LED_B_Pin;
 8001840:	f248 0380 	movw	r3, #32896	; 0x8080
 8001844:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001846:	2301      	movs	r3, #1
 8001848:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184e:	2300      	movs	r3, #0
 8001850:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001852:	f107 030c 	add.w	r3, r7, #12
 8001856:	4619      	mov	r1, r3
 8001858:	481c      	ldr	r0, [pc, #112]	; (80018cc <MX_GPIO_Init+0x130>)
 800185a:	f003 fc01 	bl	8005060 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX2_Pin MUX1_Pin LED_G_Pin LED_R_Pin */
  GPIO_InitStruct.Pin = MUX2_Pin|MUX1_Pin|LED_G_Pin|LED_R_Pin;
 800185e:	f44f 6343 	mov.w	r3, #3120	; 0xc30
 8001862:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001864:	2301      	movs	r3, #1
 8001866:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186c:	2300      	movs	r3, #0
 800186e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001870:	f107 030c 	add.w	r3, r7, #12
 8001874:	4619      	mov	r1, r3
 8001876:	4816      	ldr	r0, [pc, #88]	; (80018d0 <MX_GPIO_Init+0x134>)
 8001878:	f003 fbf2 	bl	8005060 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX0_Pin MOTOR_R_IN2_Pin MOTOR_R_IN1_Pin MOTOR_L_IN2_Pin 
                           MOTOR_L_IN1_Pin */
  GPIO_InitStruct.Pin = MUX0_Pin|MOTOR_R_IN2_Pin|MOTOR_R_IN1_Pin|MOTOR_L_IN2_Pin 
 800187c:	23f1      	movs	r3, #241	; 0xf1
 800187e:	60fb      	str	r3, [r7, #12]
                          |MOTOR_L_IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001880:	2301      	movs	r3, #1
 8001882:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001888:	2300      	movs	r3, #0
 800188a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188c:	f107 030c 	add.w	r3, r7, #12
 8001890:	4619      	mov	r1, r3
 8001892:	4810      	ldr	r0, [pc, #64]	; (80018d4 <MX_GPIO_Init+0x138>)
 8001894:	f003 fbe4 	bl	8005060 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001898:	2304      	movs	r3, #4
 800189a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800189c:	2300      	movs	r3, #0
 800189e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	4619      	mov	r1, r3
 80018aa:	480a      	ldr	r0, [pc, #40]	; (80018d4 <MX_GPIO_Init+0x138>)
 80018ac:	f003 fbd8 	bl	8005060 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80018b0:	2200      	movs	r2, #0
 80018b2:	2100      	movs	r1, #0
 80018b4:	2009      	movs	r0, #9
 80018b6:	f003 f82e 	bl	8004916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80018ba:	2009      	movs	r0, #9
 80018bc:	f003 f847 	bl	800494e <HAL_NVIC_EnableIRQ>

}
 80018c0:	bf00      	nop
 80018c2:	3720      	adds	r7, #32
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40020000 	.word	0x40020000
 80018d0:	40020800 	.word	0x40020800
 80018d4:	40020400 	.word	0x40020400
 80018d8:	10210000 	.word	0x10210000

080018dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
	...

080018ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	607b      	str	r3, [r7, #4]
 80018f6:	4b10      	ldr	r3, [pc, #64]	; (8001938 <HAL_MspInit+0x4c>)
 80018f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fa:	4a0f      	ldr	r2, [pc, #60]	; (8001938 <HAL_MspInit+0x4c>)
 80018fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001900:	6453      	str	r3, [r2, #68]	; 0x44
 8001902:	4b0d      	ldr	r3, [pc, #52]	; (8001938 <HAL_MspInit+0x4c>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001906:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800190a:	607b      	str	r3, [r7, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	603b      	str	r3, [r7, #0]
 8001912:	4b09      	ldr	r3, [pc, #36]	; (8001938 <HAL_MspInit+0x4c>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	4a08      	ldr	r2, [pc, #32]	; (8001938 <HAL_MspInit+0x4c>)
 8001918:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800191c:	6413      	str	r3, [r2, #64]	; 0x40
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <HAL_MspInit+0x4c>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001926:	603b      	str	r3, [r7, #0]
 8001928:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	40023800 	.word	0x40023800

0800193c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08c      	sub	sp, #48	; 0x30
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 031c 	add.w	r3, r7, #28
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a45      	ldr	r2, [pc, #276]	; (8001a70 <HAL_ADC_MspInit+0x134>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d156      	bne.n	8001a0c <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	61bb      	str	r3, [r7, #24]
 8001962:	4b44      	ldr	r3, [pc, #272]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001966:	4a43      	ldr	r2, [pc, #268]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001968:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800196c:	6453      	str	r3, [r2, #68]	; 0x44
 800196e:	4b41      	ldr	r3, [pc, #260]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001976:	61bb      	str	r3, [r7, #24]
 8001978:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
 800197e:	4b3d      	ldr	r3, [pc, #244]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	4a3c      	ldr	r2, [pc, #240]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6313      	str	r3, [r2, #48]	; 0x30
 800198a:	4b3a      	ldr	r3, [pc, #232]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = VOLTM_BOOST_Pin|VOLTM_BATT_Pin;
 8001996:	230c      	movs	r3, #12
 8001998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800199a:	2303      	movs	r3, #3
 800199c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	f107 031c 	add.w	r3, r7, #28
 80019a6:	4619      	mov	r1, r3
 80019a8:	4833      	ldr	r0, [pc, #204]	; (8001a78 <HAL_ADC_MspInit+0x13c>)
 80019aa:	f003 fb59 	bl	8005060 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80019ae:	4b33      	ldr	r3, [pc, #204]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019b0:	4a33      	ldr	r2, [pc, #204]	; (8001a80 <HAL_ADC_MspInit+0x144>)
 80019b2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80019b4:	4b31      	ldr	r3, [pc, #196]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019ba:	4b30      	ldr	r3, [pc, #192]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019c0:	4b2e      	ldr	r3, [pc, #184]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019c6:	4b2d      	ldr	r3, [pc, #180]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019cc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019ce:	4b2b      	ldr	r3, [pc, #172]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019d4:	4b29      	ldr	r3, [pc, #164]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019da:	4b28      	ldr	r3, [pc, #160]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019e0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019e2:	4b26      	ldr	r3, [pc, #152]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019e8:	4b24      	ldr	r3, [pc, #144]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019ee:	4823      	ldr	r0, [pc, #140]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 80019f0:	f002 ffc8 	bl	8004984 <HAL_DMA_Init>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 80019fa:	f7ff ff6f 	bl	80018dc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a1e      	ldr	r2, [pc, #120]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 8001a02:	639a      	str	r2, [r3, #56]	; 0x38
 8001a04:	4a1d      	ldr	r2, [pc, #116]	; (8001a7c <HAL_ADC_MspInit+0x140>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001a0a:	e02c      	b.n	8001a66 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a1c      	ldr	r2, [pc, #112]	; (8001a84 <HAL_ADC_MspInit+0x148>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d127      	bne.n	8001a66 <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	4b16      	ldr	r3, [pc, #88]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1e:	4a15      	ldr	r2, [pc, #84]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001a20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a24:	6453      	str	r3, [r2, #68]	; 0x44
 8001a26:	4b13      	ldr	r3, [pc, #76]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	4b0f      	ldr	r3, [pc, #60]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	4a0e      	ldr	r2, [pc, #56]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001a3c:	f043 0302 	orr.w	r3, r3, #2
 8001a40:	6313      	str	r3, [r2, #48]	; 0x30
 8001a42:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <HAL_ADC_MspInit+0x138>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = XLINE_Pin;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a52:	2303      	movs	r3, #3
 8001a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(XLINE_GPIO_Port, &GPIO_InitStruct);
 8001a5a:	f107 031c 	add.w	r3, r7, #28
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4809      	ldr	r0, [pc, #36]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 8001a62:	f003 fafd 	bl	8005060 <HAL_GPIO_Init>
}
 8001a66:	bf00      	nop
 8001a68:	3730      	adds	r7, #48	; 0x30
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40012000 	.word	0x40012000
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40020000 	.word	0x40020000
 8001a7c:	2000082c 	.word	0x2000082c
 8001a80:	40026410 	.word	0x40026410
 8001a84:	40012100 	.word	0x40012100
 8001a88:	40020400 	.word	0x40020400

08001a8c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08a      	sub	sp, #40	; 0x28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a29      	ldr	r2, [pc, #164]	; (8001b50 <HAL_I2C_MspInit+0xc4>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d14b      	bne.n	8001b46 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	4b28      	ldr	r3, [pc, #160]	; (8001b54 <HAL_I2C_MspInit+0xc8>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	4a27      	ldr	r2, [pc, #156]	; (8001b54 <HAL_I2C_MspInit+0xc8>)
 8001ab8:	f043 0304 	orr.w	r3, r3, #4
 8001abc:	6313      	str	r3, [r2, #48]	; 0x30
 8001abe:	4b25      	ldr	r3, [pc, #148]	; (8001b54 <HAL_I2C_MspInit+0xc8>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 0304 	and.w	r3, r3, #4
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	4b21      	ldr	r3, [pc, #132]	; (8001b54 <HAL_I2C_MspInit+0xc8>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	4a20      	ldr	r2, [pc, #128]	; (8001b54 <HAL_I2C_MspInit+0xc8>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ada:	4b1e      	ldr	r3, [pc, #120]	; (8001b54 <HAL_I2C_MspInit+0xc8>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = SDA_Pin;
 8001ae6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001aea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aec:	2312      	movs	r3, #18
 8001aee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001af0:	2301      	movs	r3, #1
 8001af2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af4:	2303      	movs	r3, #3
 8001af6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001af8:	2304      	movs	r3, #4
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8001afc:	f107 0314 	add.w	r3, r7, #20
 8001b00:	4619      	mov	r1, r3
 8001b02:	4815      	ldr	r0, [pc, #84]	; (8001b58 <HAL_I2C_MspInit+0xcc>)
 8001b04:	f003 faac 	bl	8005060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SCL_Pin;
 8001b08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b0e:	2312      	movs	r3, #18
 8001b10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b12:	2301      	movs	r3, #1
 8001b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b16:	2303      	movs	r3, #3
 8001b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001b1a:	2304      	movs	r3, #4
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8001b1e:	f107 0314 	add.w	r3, r7, #20
 8001b22:	4619      	mov	r1, r3
 8001b24:	480d      	ldr	r0, [pc, #52]	; (8001b5c <HAL_I2C_MspInit+0xd0>)
 8001b26:	f003 fa9b 	bl	8005060 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <HAL_I2C_MspInit+0xc8>)
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	4a08      	ldr	r2, [pc, #32]	; (8001b54 <HAL_I2C_MspInit+0xc8>)
 8001b34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001b38:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3a:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <HAL_I2C_MspInit+0xc8>)
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001b42:	60bb      	str	r3, [r7, #8]
 8001b44:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001b46:	bf00      	nop
 8001b48:	3728      	adds	r7, #40	; 0x28
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40005c00 	.word	0x40005c00
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40020800 	.word	0x40020800
 8001b5c:	40020000 	.word	0x40020000

08001b60 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b087      	sub	sp, #28
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a1f      	ldr	r2, [pc, #124]	; (8001bec <HAL_TIM_PWM_MspInit+0x8c>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d10e      	bne.n	8001b90 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	4b1e      	ldr	r3, [pc, #120]	; (8001bf0 <HAL_TIM_PWM_MspInit+0x90>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7a:	4a1d      	ldr	r2, [pc, #116]	; (8001bf0 <HAL_TIM_PWM_MspInit+0x90>)
 8001b7c:	f043 0301 	orr.w	r3, r3, #1
 8001b80:	6453      	str	r3, [r2, #68]	; 0x44
 8001b82:	4b1b      	ldr	r3, [pc, #108]	; (8001bf0 <HAL_TIM_PWM_MspInit+0x90>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001b8e:	e026      	b.n	8001bde <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a17      	ldr	r2, [pc, #92]	; (8001bf4 <HAL_TIM_PWM_MspInit+0x94>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d10e      	bne.n	8001bb8 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	4b14      	ldr	r3, [pc, #80]	; (8001bf0 <HAL_TIM_PWM_MspInit+0x90>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	4a13      	ldr	r2, [pc, #76]	; (8001bf0 <HAL_TIM_PWM_MspInit+0x90>)
 8001ba4:	f043 0302 	orr.w	r3, r3, #2
 8001ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8001baa:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <HAL_TIM_PWM_MspInit+0x90>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	693b      	ldr	r3, [r7, #16]
}
 8001bb6:	e012      	b.n	8001bde <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM4)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a0e      	ldr	r2, [pc, #56]	; (8001bf8 <HAL_TIM_PWM_MspInit+0x98>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d10d      	bne.n	8001bde <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <HAL_TIM_PWM_MspInit+0x90>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	4a09      	ldr	r2, [pc, #36]	; (8001bf0 <HAL_TIM_PWM_MspInit+0x90>)
 8001bcc:	f043 0304 	orr.w	r3, r3, #4
 8001bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bd2:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <HAL_TIM_PWM_MspInit+0x90>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	f003 0304 	and.w	r3, r3, #4
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
}
 8001bde:	bf00      	nop
 8001be0:	371c      	adds	r7, #28
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	40010000 	.word	0x40010000
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40000400 	.word	0x40000400
 8001bf8:	40000800 	.word	0x40000800

08001bfc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08c      	sub	sp, #48	; 0x30
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 031c 	add.w	r3, r7, #28
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c1c:	d14a      	bne.n	8001cb4 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	61bb      	str	r3, [r7, #24]
 8001c22:	4b3f      	ldr	r3, [pc, #252]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	4a3e      	ldr	r2, [pc, #248]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2e:	4b3c      	ldr	r3, [pc, #240]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	61bb      	str	r3, [r7, #24]
 8001c38:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	4b38      	ldr	r3, [pc, #224]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	4a37      	ldr	r2, [pc, #220]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4a:	4b35      	ldr	r3, [pc, #212]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	4b31      	ldr	r3, [pc, #196]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	4a30      	ldr	r2, [pc, #192]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c60:	f043 0302 	orr.w	r3, r3, #2
 8001c64:	6313      	str	r3, [r2, #48]	; 0x30
 8001c66:	4b2e      	ldr	r3, [pc, #184]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	613b      	str	r3, [r7, #16]
 8001c70:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = ENC_L_A_Pin;
 8001c72:	2320      	movs	r3, #32
 8001c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c76:	2302      	movs	r3, #2
 8001c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c82:	2301      	movs	r3, #1
 8001c84:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENC_L_A_GPIO_Port, &GPIO_InitStruct);
 8001c86:	f107 031c 	add.w	r3, r7, #28
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4825      	ldr	r0, [pc, #148]	; (8001d24 <HAL_TIM_Encoder_MspInit+0x128>)
 8001c8e:	f003 f9e7 	bl	8005060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_L_B_Pin;
 8001c92:	2308      	movs	r3, #8
 8001c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c96:	2302      	movs	r3, #2
 8001c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENC_L_B_GPIO_Port, &GPIO_InitStruct);
 8001ca6:	f107 031c 	add.w	r3, r7, #28
 8001caa:	4619      	mov	r1, r3
 8001cac:	481e      	ldr	r0, [pc, #120]	; (8001d28 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001cae:	f003 f9d7 	bl	8005060 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001cb2:	e030      	b.n	8001d16 <HAL_TIM_Encoder_MspInit+0x11a>
  else if(htim_encoder->Instance==TIM5)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a1c      	ldr	r2, [pc, #112]	; (8001d2c <HAL_TIM_Encoder_MspInit+0x130>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d12b      	bne.n	8001d16 <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	4b17      	ldr	r3, [pc, #92]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc6:	4a16      	ldr	r2, [pc, #88]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cc8:	f043 0308 	orr.w	r3, r3, #8
 8001ccc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cce:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	f003 0308 	and.w	r3, r3, #8
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60bb      	str	r3, [r7, #8]
 8001cde:	4b10      	ldr	r3, [pc, #64]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a0f      	ldr	r2, [pc, #60]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b0d      	ldr	r3, [pc, #52]	; (8001d20 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_R_B_Pin|ENC_R_A_Pin;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2300      	movs	r3, #0
 8001d04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001d06:	2302      	movs	r3, #2
 8001d08:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0a:	f107 031c 	add.w	r3, r7, #28
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4804      	ldr	r0, [pc, #16]	; (8001d24 <HAL_TIM_Encoder_MspInit+0x128>)
 8001d12:	f003 f9a5 	bl	8005060 <HAL_GPIO_Init>
}
 8001d16:	bf00      	nop
 8001d18:	3730      	adds	r7, #48	; 0x30
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40023800 	.word	0x40023800
 8001d24:	40020000 	.word	0x40020000
 8001d28:	40020400 	.word	0x40020400
 8001d2c:	40000c00 	.word	0x40000c00

08001d30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a0e      	ldr	r2, [pc, #56]	; (8001d78 <HAL_TIM_Base_MspInit+0x48>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d115      	bne.n	8001d6e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	60fb      	str	r3, [r7, #12]
 8001d46:	4b0d      	ldr	r3, [pc, #52]	; (8001d7c <HAL_TIM_Base_MspInit+0x4c>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	4a0c      	ldr	r2, [pc, #48]	; (8001d7c <HAL_TIM_Base_MspInit+0x4c>)
 8001d4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d50:	6413      	str	r3, [r2, #64]	; 0x40
 8001d52:	4b0a      	ldr	r3, [pc, #40]	; (8001d7c <HAL_TIM_Base_MspInit+0x4c>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2100      	movs	r1, #0
 8001d62:	202d      	movs	r0, #45	; 0x2d
 8001d64:	f002 fdd7 	bl	8004916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001d68:	202d      	movs	r0, #45	; 0x2d
 8001d6a:	f002 fdf0 	bl	800494e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001d6e:	bf00      	nop
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40002000 	.word	0x40002000
 8001d7c:	40023800 	.word	0x40023800

08001d80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08a      	sub	sp, #40	; 0x28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d88:	f107 0314 	add.w	r3, r7, #20
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	60da      	str	r2, [r3, #12]
 8001d96:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a37      	ldr	r2, [pc, #220]	; (8001e7c <HAL_TIM_MspPostInit+0xfc>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d11f      	bne.n	8001de2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	4b36      	ldr	r3, [pc, #216]	; (8001e80 <HAL_TIM_MspPostInit+0x100>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a35      	ldr	r2, [pc, #212]	; (8001e80 <HAL_TIM_MspPostInit+0x100>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b33      	ldr	r3, [pc, #204]	; (8001e80 <HAL_TIM_MspPostInit+0x100>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	613b      	str	r3, [r7, #16]
 8001dbc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8001dbe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	4619      	mov	r1, r3
 8001dda:	482a      	ldr	r0, [pc, #168]	; (8001e84 <HAL_TIM_MspPostInit+0x104>)
 8001ddc:	f003 f940 	bl	8005060 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001de0:	e047      	b.n	8001e72 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a28      	ldr	r2, [pc, #160]	; (8001e88 <HAL_TIM_MspPostInit+0x108>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d11e      	bne.n	8001e2a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	4b23      	ldr	r3, [pc, #140]	; (8001e80 <HAL_TIM_MspPostInit+0x100>)
 8001df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df4:	4a22      	ldr	r2, [pc, #136]	; (8001e80 <HAL_TIM_MspPostInit+0x100>)
 8001df6:	f043 0304 	orr.w	r3, r3, #4
 8001dfa:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfc:	4b20      	ldr	r3, [pc, #128]	; (8001e80 <HAL_TIM_MspPostInit+0x100>)
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_L_PWM_Pin|FAN_R_PWM_Pin;
 8001e08:	23c0      	movs	r3, #192	; 0xc0
 8001e0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e14:	2300      	movs	r3, #0
 8001e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	4619      	mov	r1, r3
 8001e22:	481a      	ldr	r0, [pc, #104]	; (8001e8c <HAL_TIM_MspPostInit+0x10c>)
 8001e24:	f003 f91c 	bl	8005060 <HAL_GPIO_Init>
}
 8001e28:	e023      	b.n	8001e72 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM4)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a18      	ldr	r2, [pc, #96]	; (8001e90 <HAL_TIM_MspPostInit+0x110>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d11e      	bne.n	8001e72 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e34:	2300      	movs	r3, #0
 8001e36:	60bb      	str	r3, [r7, #8]
 8001e38:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <HAL_TIM_MspPostInit+0x100>)
 8001e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3c:	4a10      	ldr	r2, [pc, #64]	; (8001e80 <HAL_TIM_MspPostInit+0x100>)
 8001e3e:	f043 0302 	orr.w	r3, r3, #2
 8001e42:	6313      	str	r3, [r2, #48]	; 0x30
 8001e44:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <HAL_TIM_MspPostInit+0x100>)
 8001e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e48:	f003 0302 	and.w	r3, r3, #2
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_R_PWM_Pin|MOTOR_L_PWM_Pin;
 8001e50:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e56:	2302      	movs	r3, #2
 8001e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e62:	2302      	movs	r3, #2
 8001e64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e66:	f107 0314 	add.w	r3, r7, #20
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4809      	ldr	r0, [pc, #36]	; (8001e94 <HAL_TIM_MspPostInit+0x114>)
 8001e6e:	f003 f8f7 	bl	8005060 <HAL_GPIO_Init>
}
 8001e72:	bf00      	nop
 8001e74:	3728      	adds	r7, #40	; 0x28
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40010000 	.word	0x40010000
 8001e80:	40023800 	.word	0x40023800
 8001e84:	40020000 	.word	0x40020000
 8001e88:	40000400 	.word	0x40000400
 8001e8c:	40020800 	.word	0x40020800
 8001e90:	40000800 	.word	0x40000800
 8001e94:	40020400 	.word	0x40020400

08001e98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	; 0x28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a19      	ldr	r2, [pc, #100]	; (8001f1c <HAL_UART_MspInit+0x84>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d12c      	bne.n	8001f14 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	613b      	str	r3, [r7, #16]
 8001ebe:	4b18      	ldr	r3, [pc, #96]	; (8001f20 <HAL_UART_MspInit+0x88>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	4a17      	ldr	r2, [pc, #92]	; (8001f20 <HAL_UART_MspInit+0x88>)
 8001ec4:	f043 0310 	orr.w	r3, r3, #16
 8001ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eca:	4b15      	ldr	r3, [pc, #84]	; (8001f20 <HAL_UART_MspInit+0x88>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	f003 0310 	and.w	r3, r3, #16
 8001ed2:	613b      	str	r3, [r7, #16]
 8001ed4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <HAL_UART_MspInit+0x88>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	4a10      	ldr	r2, [pc, #64]	; (8001f20 <HAL_UART_MspInit+0x88>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee6:	4b0e      	ldr	r3, [pc, #56]	; (8001f20 <HAL_UART_MspInit+0x88>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8001ef2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001ef6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f00:	2303      	movs	r3, #3
 8001f02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f04:	2307      	movs	r3, #7
 8001f06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4805      	ldr	r0, [pc, #20]	; (8001f24 <HAL_UART_MspInit+0x8c>)
 8001f10:	f003 f8a6 	bl	8005060 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f14:	bf00      	nop
 8001f16:	3728      	adds	r7, #40	; 0x28
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40011000 	.word	0x40011000
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40020000 	.word	0x40020000

08001f28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f36:	b480      	push	{r7}
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f3a:	e7fe      	b.n	8001f3a <HardFault_Handler+0x4>

08001f3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f40:	e7fe      	b.n	8001f40 <MemManage_Handler+0x4>

08001f42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f42:	b480      	push	{r7}
 8001f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f46:	e7fe      	b.n	8001f46 <BusFault_Handler+0x4>

08001f48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f4c:	e7fe      	b.n	8001f4c <UsageFault_Handler+0x4>

08001f4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f7c:	f001 fe2e 	bl	8003bdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001f88:	2008      	movs	r0, #8
 8001f8a:	f003 fa4f 	bl	800542c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  // Button might have been pressed when this interrupt is called
  // Software debounce
  if(!checking){
 8001f8e:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <EXTI3_IRQHandler+0x24>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d105      	bne.n	8001fa2 <EXTI3_IRQHandler+0x1e>
		HAL_TIM_Base_Start_IT(&htim14);
 8001f96:	4805      	ldr	r0, [pc, #20]	; (8001fac <EXTI3_IRQHandler+0x28>)
 8001f98:	f004 fb21 	bl	80065de <HAL_TIM_Base_Start_IT>
		checking = 1;
 8001f9c:	4b02      	ldr	r3, [pc, #8]	; (8001fa8 <EXTI3_IRQHandler+0x24>)
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	601a      	str	r2, [r3, #0]
	}

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000214 	.word	0x20000214
 8001fac:	2000090c 	.word	0x2000090c

08001fb0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001fb4:	480c      	ldr	r0, [pc, #48]	; (8001fe8 <TIM8_TRG_COM_TIM14_IRQHandler+0x38>)
 8001fb6:	f004 fc94 	bl	80068e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */
  if(HAL_GPIO_ReadPin(BUTTON_SELECT_GPIO_Port, BUTTON_SELECT_Pin) == GPIO_PIN_RESET){
 8001fba:	2108      	movs	r1, #8
 8001fbc:	480b      	ldr	r0, [pc, #44]	; (8001fec <TIM8_TRG_COM_TIM14_IRQHandler+0x3c>)
 8001fbe:	f003 f9e9 	bl	8005394 <HAL_GPIO_ReadPin>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d10c      	bne.n	8001fe2 <TIM8_TRG_COM_TIM14_IRQHandler+0x32>
		checking = 0;
 8001fc8:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <TIM8_TRG_COM_TIM14_IRQHandler+0x40>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim14);
 8001fce:	4806      	ldr	r0, [pc, #24]	; (8001fe8 <TIM8_TRG_COM_TIM14_IRQHandler+0x38>)
 8001fd0:	f004 fb29 	bl	8006626 <HAL_TIM_Base_Stop_IT>
		oled_button_press();
 8001fd4:	f000 fcfa 	bl	80029cc <oled_button_press>
		counter++;
 8001fd8:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <TIM8_TRG_COM_TIM14_IRQHandler+0x44>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	4a05      	ldr	r2, [pc, #20]	; (8001ff4 <TIM8_TRG_COM_TIM14_IRQHandler+0x44>)
 8001fe0:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	2000090c 	.word	0x2000090c
 8001fec:	40020800 	.word	0x40020800
 8001ff0:	20000214 	.word	0x20000214
 8001ff4:	20000218 	.word	0x20000218

08001ff8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ffc:	4802      	ldr	r0, [pc, #8]	; (8002008 <DMA2_Stream0_IRQHandler+0x10>)
 8001ffe:	f002 fdc7 	bl	8004b90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	2000082c 	.word	0x2000082c

0800200c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	e00a      	b.n	8002034 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800201e:	f3af 8000 	nop.w
 8002022:	4601      	mov	r1, r0
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	60ba      	str	r2, [r7, #8]
 800202a:	b2ca      	uxtb	r2, r1
 800202c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	3301      	adds	r3, #1
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	697a      	ldr	r2, [r7, #20]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	429a      	cmp	r2, r3
 800203a:	dbf0      	blt.n	800201e <_read+0x12>
	}

return len;
 800203c:	687b      	ldr	r3, [r7, #4]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3718      	adds	r7, #24
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b086      	sub	sp, #24
 800204a:	af00      	add	r7, sp, #0
 800204c:	60f8      	str	r0, [r7, #12]
 800204e:	60b9      	str	r1, [r7, #8]
 8002050:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002052:	2300      	movs	r3, #0
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	e009      	b.n	800206c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	1c5a      	adds	r2, r3, #1
 800205c:	60ba      	str	r2, [r7, #8]
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	4618      	mov	r0, r3
 8002062:	f7fe ff21 	bl	8000ea8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	3301      	adds	r3, #1
 800206a:	617b      	str	r3, [r7, #20]
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	429a      	cmp	r2, r3
 8002072:	dbf1      	blt.n	8002058 <_write+0x12>
	}
	return len;
 8002074:	687b      	ldr	r3, [r7, #4]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3718      	adds	r7, #24
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <_close>:

int _close(int file)
{
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
	return -1;
 8002086:	f04f 33ff 	mov.w	r3, #4294967295
}
 800208a:	4618      	mov	r0, r3
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
 800209e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020a6:	605a      	str	r2, [r3, #4]
	return 0;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <_isatty>:

int _isatty(int file)
{
 80020b6:	b480      	push	{r7}
 80020b8:	b083      	sub	sp, #12
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
	return 1;
 80020be:	2301      	movs	r3, #1
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
	return 0;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3714      	adds	r7, #20
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
	...

080020e8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80020f0:	4b11      	ldr	r3, [pc, #68]	; (8002138 <_sbrk+0x50>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d102      	bne.n	80020fe <_sbrk+0x16>
		heap_end = &end;
 80020f8:	4b0f      	ldr	r3, [pc, #60]	; (8002138 <_sbrk+0x50>)
 80020fa:	4a10      	ldr	r2, [pc, #64]	; (800213c <_sbrk+0x54>)
 80020fc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80020fe:	4b0e      	ldr	r3, [pc, #56]	; (8002138 <_sbrk+0x50>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002104:	4b0c      	ldr	r3, [pc, #48]	; (8002138 <_sbrk+0x50>)
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4413      	add	r3, r2
 800210c:	466a      	mov	r2, sp
 800210e:	4293      	cmp	r3, r2
 8002110:	d907      	bls.n	8002122 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002112:	f005 fdeb 	bl	8007cec <__errno>
 8002116:	4602      	mov	r2, r0
 8002118:	230c      	movs	r3, #12
 800211a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800211c:	f04f 33ff 	mov.w	r3, #4294967295
 8002120:	e006      	b.n	8002130 <_sbrk+0x48>
	}

	heap_end += incr;
 8002122:	4b05      	ldr	r3, [pc, #20]	; (8002138 <_sbrk+0x50>)
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4413      	add	r3, r2
 800212a:	4a03      	ldr	r2, [pc, #12]	; (8002138 <_sbrk+0x50>)
 800212c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800212e:	68fb      	ldr	r3, [r7, #12]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3710      	adds	r7, #16
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	2000021c 	.word	0x2000021c
 800213c:	20000be0 	.word	0x20000be0

08002140 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002144:	4b08      	ldr	r3, [pc, #32]	; (8002168 <SystemInit+0x28>)
 8002146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800214a:	4a07      	ldr	r2, [pc, #28]	; (8002168 <SystemInit+0x28>)
 800214c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002150:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002154:	4b04      	ldr	r3, [pc, #16]	; (8002168 <SystemInit+0x28>)
 8002156:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800215a:	609a      	str	r2, [r3, #8]
#endif
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <init_buzzer>:
  NOTE_GS5,2,

};


void init_buzzer(void){
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002170:	210c      	movs	r1, #12
 8002172:	4802      	ldr	r0, [pc, #8]	; (800217c <init_buzzer+0x10>)
 8002174:	f004 faae 	bl	80066d4 <HAL_TIM_PWM_Start>
}
 8002178:	bf00      	nop
 800217a:	bd80      	pop	{r7, pc}
 800217c:	2000088c 	.word	0x2000088c

08002180 <beep>:

void beep(int duration){
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
    if(duration > 1000)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800218e:	dd02      	ble.n	8002196 <beep+0x16>
        duration = 1000;
 8002190:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002194:	607b      	str	r3, [r7, #4]
    if(duration < 0)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	da01      	bge.n	80021a0 <beep+0x20>
        duration = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	607b      	str	r3, [r7, #4]

    TIM1->CCR4 = 200;
 80021a0:	4b06      	ldr	r3, [pc, #24]	; (80021bc <beep+0x3c>)
 80021a2:	22c8      	movs	r2, #200	; 0xc8
 80021a4:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_Delay(duration);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f001 fd37 	bl	8003c1c <HAL_Delay>
    TIM1->CCR4 = 0;
 80021ae:	4b03      	ldr	r3, [pc, #12]	; (80021bc <beep+0x3c>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80021b4:	bf00      	nop
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40010000 	.word	0x40010000

080021c0 <tone>:
 * Plays a frequency for a duration
 *
 * @param int frequency - Hertz [Hz] (MAX 16kHz)
 * @param int duration - miliseconds [ms]
 */
void tone(int frequency, int duration){
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
	//Check for devision by 0
	if(frequency == 0){
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d104      	bne.n	80021da <tone+0x1a>
		HAL_Delay(duration);
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f001 fd22 	bl	8003c1c <HAL_Delay>
		return;
 80021d8:	e015      	b.n	8002206 <tone+0x46>
	}

	//Calculate prescaler value
	int prescalar = 16000000 / 1000 / frequency;
 80021da:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	fb92 f3f3 	sdiv	r3, r2, r3
 80021e4:	60fb      	str	r3, [r7, #12]
	TIM1->PSC = prescalar;
 80021e6:	4a09      	ldr	r2, [pc, #36]	; (800220c <tone+0x4c>)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6293      	str	r3, [r2, #40]	; 0x28

	//Play tone
	TIM1->CCR4 = 200;
 80021ec:	4b07      	ldr	r3, [pc, #28]	; (800220c <tone+0x4c>)
 80021ee:	22c8      	movs	r2, #200	; 0xc8
 80021f0:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(duration);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f001 fd11 	bl	8003c1c <HAL_Delay>
	TIM1->CCR4 = 0;
 80021fa:	4b04      	ldr	r3, [pc, #16]	; (800220c <tone+0x4c>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	641a      	str	r2, [r3, #64]	; 0x40

	//Base prescalar
	TIM1->PSC = 3;
 8002200:	4b02      	ldr	r3, [pc, #8]	; (800220c <tone+0x4c>)
 8002202:	2203      	movs	r2, #3
 8002204:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40010000 	.word	0x40010000

08002210 <test_buzzer>:
	    // Wait for the specified duration before playing the next note.
	    HAL_Delay(noteDuration);
	  }
}

void test_buzzer(void){
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
		tone(659,50);
 8002214:	2132      	movs	r1, #50	; 0x32
 8002216:	f240 2093 	movw	r0, #659	; 0x293
 800221a:	f7ff ffd1 	bl	80021c0 <tone>
		HAL_Delay(50);
 800221e:	2032      	movs	r0, #50	; 0x32
 8002220:	f001 fcfc 	bl	8003c1c <HAL_Delay>

		tone(659,50);
 8002224:	2132      	movs	r1, #50	; 0x32
 8002226:	f240 2093 	movw	r0, #659	; 0x293
 800222a:	f7ff ffc9 	bl	80021c0 <tone>
		HAL_Delay(50);
 800222e:	2032      	movs	r0, #50	; 0x32
 8002230:	f001 fcf4 	bl	8003c1c <HAL_Delay>
}
 8002234:	bf00      	nop
 8002236:	bd80      	pop	{r7, pc}

08002238 <init_fans>:


/**
 * Initialize fans by starting PWM timers and running startup sequence required by the ESCs.
 */
void init_fans(void){
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // Right
 800223c:	2104      	movs	r1, #4
 800223e:	480e      	ldr	r0, [pc, #56]	; (8002278 <init_fans+0x40>)
 8002240:	f004 fa48 	bl	80066d4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // Left
 8002244:	2100      	movs	r1, #0
 8002246:	480c      	ldr	r0, [pc, #48]	; (8002278 <init_fans+0x40>)
 8002248:	f004 fa44 	bl	80066d4 <HAL_TIM_PWM_Start>

	// Startup sequence
	// 1. Start arming by applying a OK signal
	// 2. Finish arming by applying 0 throttle

	TIM3->CCR2 = 1600;
 800224c:	4b0b      	ldr	r3, [pc, #44]	; (800227c <init_fans+0x44>)
 800224e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8002252:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR1 = 1600;
 8002254:	4b09      	ldr	r3, [pc, #36]	; (800227c <init_fans+0x44>)
 8002256:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800225a:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(3000);
 800225c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002260:	f001 fcdc 	bl	8003c1c <HAL_Delay>

	TIM3->CCR2 = 1500;
 8002264:	4b05      	ldr	r3, [pc, #20]	; (800227c <init_fans+0x44>)
 8002266:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800226a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR1 = 1500;
 800226c:	4b03      	ldr	r3, [pc, #12]	; (800227c <init_fans+0x44>)
 800226e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002272:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002274:	bf00      	nop
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20000764 	.word	0x20000764
 800227c:	40000400 	.word	0x40000400

08002280 <test_fan>:
/**
 * Test fans by spinning them and showing directions with LED. Forward = green, Backwards = red
 * 1. Left forward, wait 1s, left backwards, wait 1s.
 * 2. Right forward, wait 1s, right backwards, wait 1s.
 */
void test_fan(void){
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
	//Left forward
	fan_l_set_speed(10);
 8002284:	200a      	movs	r0, #10
 8002286:	f000 f8a9 	bl	80023dc <fan_l_set_speed>
	HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 800228a:	2201      	movs	r2, #1
 800228c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002290:	4832      	ldr	r0, [pc, #200]	; (800235c <test_fan+0xdc>)
 8002292:	f003 f897 	bl	80053c4 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8002296:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800229a:	f001 fcbf 	bl	8003c1c <HAL_Delay>

	//Wait 1s
	fan_l_set_speed(0);
 800229e:	2000      	movs	r0, #0
 80022a0:	f000 f89c 	bl	80023dc <fan_l_set_speed>
	HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 80022a4:	2200      	movs	r2, #0
 80022a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022aa:	482c      	ldr	r0, [pc, #176]	; (800235c <test_fan+0xdc>)
 80022ac:	f003 f88a 	bl	80053c4 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80022b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022b4:	f001 fcb2 	bl	8003c1c <HAL_Delay>

	//Left backwards
	fan_l_set_speed(-10);
 80022b8:	f06f 0009 	mvn.w	r0, #9
 80022bc:	f000 f88e 	bl	80023dc <fan_l_set_speed>
	HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 80022c0:	2201      	movs	r2, #1
 80022c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022c6:	4825      	ldr	r0, [pc, #148]	; (800235c <test_fan+0xdc>)
 80022c8:	f003 f87c 	bl	80053c4 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80022cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022d0:	f001 fca4 	bl	8003c1c <HAL_Delay>

	//Wait 1s
	fan_l_set_speed(0);
 80022d4:	2000      	movs	r0, #0
 80022d6:	f000 f881 	bl	80023dc <fan_l_set_speed>
	HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80022da:	2200      	movs	r2, #0
 80022dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022e0:	481e      	ldr	r0, [pc, #120]	; (800235c <test_fan+0xdc>)
 80022e2:	f003 f86f 	bl	80053c4 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80022e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022ea:	f001 fc97 	bl	8003c1c <HAL_Delay>




	//Right forward
	fan_r_set_speed(10);
 80022ee:	200a      	movs	r0, #10
 80022f0:	f000 f85e 	bl	80023b0 <fan_r_set_speed>
	HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 80022f4:	2201      	movs	r2, #1
 80022f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022fa:	4818      	ldr	r0, [pc, #96]	; (800235c <test_fan+0xdc>)
 80022fc:	f003 f862 	bl	80053c4 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8002300:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002304:	f001 fc8a 	bl	8003c1c <HAL_Delay>

	//Wait 1s
	fan_r_set_speed(0);
 8002308:	2000      	movs	r0, #0
 800230a:	f000 f851 	bl	80023b0 <fan_r_set_speed>
	HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 800230e:	2200      	movs	r2, #0
 8002310:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002314:	4811      	ldr	r0, [pc, #68]	; (800235c <test_fan+0xdc>)
 8002316:	f003 f855 	bl	80053c4 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 800231a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800231e:	f001 fc7d 	bl	8003c1c <HAL_Delay>

	//Right backwards
	fan_r_set_speed(-10);
 8002322:	f06f 0009 	mvn.w	r0, #9
 8002326:	f000 f843 	bl	80023b0 <fan_r_set_speed>
	HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 800232a:	2201      	movs	r2, #1
 800232c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002330:	480a      	ldr	r0, [pc, #40]	; (800235c <test_fan+0xdc>)
 8002332:	f003 f847 	bl	80053c4 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8002336:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800233a:	f001 fc6f 	bl	8003c1c <HAL_Delay>

	//Wait 1s
	fan_r_set_speed(0);
 800233e:	2000      	movs	r0, #0
 8002340:	f000 f836 	bl	80023b0 <fan_r_set_speed>
	HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8002344:	2200      	movs	r2, #0
 8002346:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800234a:	4804      	ldr	r0, [pc, #16]	; (800235c <test_fan+0xdc>)
 800234c:	f003 f83a 	bl	80053c4 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8002350:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002354:	f001 fc62 	bl	8003c1c <HAL_Delay>
}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40020800 	.word	0x40020800

08002360 <fan_limit_speed>:
 *
 * @param int speed - Unlimited speed
 *
 * @return int - Limited speed
 */
int fan_limit_speed(int speed){
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
	if(speed > 100)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b64      	cmp	r3, #100	; 0x64
 800236c:	dd01      	ble.n	8002372 <fan_limit_speed+0x12>
		speed = 100;
 800236e:	2364      	movs	r3, #100	; 0x64
 8002370:	607b      	str	r3, [r7, #4]
	if(speed < -100)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8002378:	da02      	bge.n	8002380 <fan_limit_speed+0x20>
		speed = -100;
 800237a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800237e:	607b      	str	r3, [r7, #4]
	return speed;
 8002380:	687b      	ldr	r3, [r7, #4]
}
 8002382:	4618      	mov	r0, r3
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <fan_convert_speed>:
 *
 * @param int speed - Desired speed
 *
 * @return int - Scaled timer value
 */
int fan_convert_speed(int speed){
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
	return 1500 + speed * 5;
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	4613      	mov	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
	...

080023b0 <fan_r_set_speed>:
/**
 * Set right fan speed between [-100,100] (%)
 *
 * @param int speed - Desired fan speed
 */
void fan_r_set_speed(int speed){
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
	int limited_speed = fan_limit_speed(speed);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f7ff ffd1 	bl	8002360 <fan_limit_speed>
 80023be:	60f8      	str	r0, [r7, #12]
	int CCR_val = fan_convert_speed(limited_speed);
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f7ff ffe4 	bl	800238e <fan_convert_speed>
 80023c6:	60b8      	str	r0, [r7, #8]
	TIM3->CCR2 = CCR_val;
 80023c8:	4a03      	ldr	r2, [pc, #12]	; (80023d8 <fan_r_set_speed+0x28>)
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	6393      	str	r3, [r2, #56]	; 0x38
}
 80023ce:	bf00      	nop
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40000400 	.word	0x40000400

080023dc <fan_l_set_speed>:
/**
 * Set left fan speed between [-100,100] (%)
 *
 * @param int speed - Desired fan speed
 */
void fan_l_set_speed(int speed){
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
	int limited_speed = fan_limit_speed(speed);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ffbb 	bl	8002360 <fan_limit_speed>
 80023ea:	60f8      	str	r0, [r7, #12]
	int CCR_val = fan_convert_speed(limited_speed);
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f7ff ffce 	bl	800238e <fan_convert_speed>
 80023f2:	60b8      	str	r0, [r7, #8]
	TIM3->CCR1 = CCR_val;
 80023f4:	4a03      	ldr	r2, [pc, #12]	; (8002404 <fan_l_set_speed+0x28>)
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	6353      	str	r3, [r2, #52]	; 0x34
}
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40000400 	.word	0x40000400

08002408 <init_motors>:

extern TIM_HandleTypeDef htim2;
extern TIM_HandleTypeDef htim4;
extern TIM_HandleTypeDef htim5;

void init_motors(void){
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
    // Start encoder inputs
    HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL); // Right
 800240c:	213c      	movs	r1, #60	; 0x3c
 800240e:	4809      	ldr	r0, [pc, #36]	; (8002434 <init_motors+0x2c>)
 8002410:	f004 fa30 	bl	8006874 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Left
 8002414:	213c      	movs	r1, #60	; 0x3c
 8002416:	4808      	ldr	r0, [pc, #32]	; (8002438 <init_motors+0x30>)
 8002418:	f004 fa2c 	bl	8006874 <HAL_TIM_Encoder_Start>

    // Start PWM generation for motors
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // Right
 800241c:	2108      	movs	r1, #8
 800241e:	4807      	ldr	r0, [pc, #28]	; (800243c <init_motors+0x34>)
 8002420:	f004 f958 	bl	80066d4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // Left
 8002424:	210c      	movs	r1, #12
 8002426:	4805      	ldr	r0, [pc, #20]	; (800243c <init_motors+0x34>)
 8002428:	f004 f954 	bl	80066d4 <HAL_TIM_PWM_Start>

    // Put both motors in Hi-Z (high impedance output => rotate freely)
    motors_stop();
 800242c:	f000 f880 	bl	8002530 <motors_stop>
}
 8002430:	bf00      	nop
 8002432:	bd80      	pop	{r7, pc}
 8002434:	20000724 	.word	0x20000724
 8002438:	200008cc 	.word	0x200008cc
 800243c:	2000069c 	.word	0x2000069c

08002440 <limit_speed>:

int limit_speed(int speed){
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
    if(speed > 1000){
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800244e:	dd03      	ble.n	8002458 <limit_speed+0x18>
        speed = 1000;
 8002450:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002454:	607b      	str	r3, [r7, #4]
 8002456:	e005      	b.n	8002464 <limit_speed+0x24>
    }else if(speed < -1000){
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800245e:	da01      	bge.n	8002464 <limit_speed+0x24>
        speed = -1000;
 8002460:	4b04      	ldr	r3, [pc, #16]	; (8002474 <limit_speed+0x34>)
 8002462:	607b      	str	r3, [r7, #4]
    }
    return speed;
 8002464:	687b      	ldr	r3, [r7, #4]
}
 8002466:	4618      	mov	r0, r3
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	fffffc18 	.word	0xfffffc18

08002478 <motor_l_set_speed>:


void motor_l_set_speed(int speed){
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
    int limited_speed = limit_speed(speed);
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f7ff ffdd 	bl	8002440 <limit_speed>
 8002486:	60f8      	str	r0, [r7, #12]

    if(limited_speed < 0){
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2b00      	cmp	r3, #0
 800248c:	da0d      	bge.n	80024aa <motor_l_set_speed+0x32>
        limited_speed = -limited_speed;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	425b      	negs	r3, r3
 8002492:	60fb      	str	r3, [r7, #12]
        HAL_GPIO_WritePin(MOTOR_L_IN1_GPIO_Port, MOTOR_L_IN1_Pin, GPIO_PIN_RESET);
 8002494:	2200      	movs	r2, #0
 8002496:	2180      	movs	r1, #128	; 0x80
 8002498:	480c      	ldr	r0, [pc, #48]	; (80024cc <motor_l_set_speed+0x54>)
 800249a:	f002 ff93 	bl	80053c4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_L_IN2_GPIO_Port, MOTOR_L_IN2_Pin, GPIO_PIN_SET);
 800249e:	2201      	movs	r2, #1
 80024a0:	2140      	movs	r1, #64	; 0x40
 80024a2:	480a      	ldr	r0, [pc, #40]	; (80024cc <motor_l_set_speed+0x54>)
 80024a4:	f002 ff8e 	bl	80053c4 <HAL_GPIO_WritePin>
 80024a8:	e009      	b.n	80024be <motor_l_set_speed+0x46>
    }else{
        HAL_GPIO_WritePin(MOTOR_L_IN1_GPIO_Port, MOTOR_L_IN1_Pin, GPIO_PIN_SET);
 80024aa:	2201      	movs	r2, #1
 80024ac:	2180      	movs	r1, #128	; 0x80
 80024ae:	4807      	ldr	r0, [pc, #28]	; (80024cc <motor_l_set_speed+0x54>)
 80024b0:	f002 ff88 	bl	80053c4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_L_IN2_GPIO_Port, MOTOR_L_IN2_Pin, GPIO_PIN_RESET);
 80024b4:	2200      	movs	r2, #0
 80024b6:	2140      	movs	r1, #64	; 0x40
 80024b8:	4804      	ldr	r0, [pc, #16]	; (80024cc <motor_l_set_speed+0x54>)
 80024ba:	f002 ff83 	bl	80053c4 <HAL_GPIO_WritePin>
    }

    TIM4->CCR4 = limited_speed;
 80024be:	4a04      	ldr	r2, [pc, #16]	; (80024d0 <motor_l_set_speed+0x58>)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6413      	str	r3, [r2, #64]	; 0x40
}
 80024c4:	bf00      	nop
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40020400 	.word	0x40020400
 80024d0:	40000800 	.word	0x40000800

080024d4 <motor_r_set_speed>:

void motor_r_set_speed(int speed){
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
    int limited_speed = limit_speed(speed);
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f7ff ffaf 	bl	8002440 <limit_speed>
 80024e2:	60f8      	str	r0, [r7, #12]

    if(limited_speed < 0){
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	da0d      	bge.n	8002506 <motor_r_set_speed+0x32>
        limited_speed = -limited_speed;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	425b      	negs	r3, r3
 80024ee:	60fb      	str	r3, [r7, #12]
        HAL_GPIO_WritePin(MOTOR_R_IN1_GPIO_Port, MOTOR_R_IN1_Pin, GPIO_PIN_RESET);
 80024f0:	2200      	movs	r2, #0
 80024f2:	2120      	movs	r1, #32
 80024f4:	480c      	ldr	r0, [pc, #48]	; (8002528 <motor_r_set_speed+0x54>)
 80024f6:	f002 ff65 	bl	80053c4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_R_IN2_GPIO_Port, MOTOR_R_IN2_Pin, GPIO_PIN_SET);
 80024fa:	2201      	movs	r2, #1
 80024fc:	2110      	movs	r1, #16
 80024fe:	480a      	ldr	r0, [pc, #40]	; (8002528 <motor_r_set_speed+0x54>)
 8002500:	f002 ff60 	bl	80053c4 <HAL_GPIO_WritePin>
 8002504:	e009      	b.n	800251a <motor_r_set_speed+0x46>
        
    }else{   
        HAL_GPIO_WritePin(MOTOR_R_IN1_GPIO_Port, MOTOR_R_IN1_Pin, GPIO_PIN_SET);
 8002506:	2201      	movs	r2, #1
 8002508:	2120      	movs	r1, #32
 800250a:	4807      	ldr	r0, [pc, #28]	; (8002528 <motor_r_set_speed+0x54>)
 800250c:	f002 ff5a 	bl	80053c4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_R_IN2_GPIO_Port, MOTOR_R_IN2_Pin, GPIO_PIN_RESET);
 8002510:	2200      	movs	r2, #0
 8002512:	2110      	movs	r1, #16
 8002514:	4804      	ldr	r0, [pc, #16]	; (8002528 <motor_r_set_speed+0x54>)
 8002516:	f002 ff55 	bl	80053c4 <HAL_GPIO_WritePin>
    }

    TIM4->CCR3 = limited_speed;
 800251a:	4a04      	ldr	r2, [pc, #16]	; (800252c <motor_r_set_speed+0x58>)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8002520:	bf00      	nop
 8002522:	3710      	adds	r7, #16
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40020400 	.word	0x40020400
 800252c:	40000800 	.word	0x40000800

08002530 <motors_stop>:

void motors_stop(void){
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
    TIM4->CCR3 = 0;
 8002534:	4b0d      	ldr	r3, [pc, #52]	; (800256c <motors_stop+0x3c>)
 8002536:	2200      	movs	r2, #0
 8002538:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_WritePin(MOTOR_R_IN1_GPIO_Port, MOTOR_R_IN1_Pin, GPIO_PIN_RESET);
 800253a:	2200      	movs	r2, #0
 800253c:	2120      	movs	r1, #32
 800253e:	480c      	ldr	r0, [pc, #48]	; (8002570 <motors_stop+0x40>)
 8002540:	f002 ff40 	bl	80053c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MOTOR_R_IN2_GPIO_Port, MOTOR_R_IN2_Pin, GPIO_PIN_RESET);
 8002544:	2200      	movs	r2, #0
 8002546:	2110      	movs	r1, #16
 8002548:	4809      	ldr	r0, [pc, #36]	; (8002570 <motors_stop+0x40>)
 800254a:	f002 ff3b 	bl	80053c4 <HAL_GPIO_WritePin>

    TIM4->CCR4 = 0;
 800254e:	4b07      	ldr	r3, [pc, #28]	; (800256c <motors_stop+0x3c>)
 8002550:	2200      	movs	r2, #0
 8002552:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_GPIO_WritePin(MOTOR_L_IN1_GPIO_Port, MOTOR_L_IN1_Pin, GPIO_PIN_RESET);
 8002554:	2200      	movs	r2, #0
 8002556:	2180      	movs	r1, #128	; 0x80
 8002558:	4805      	ldr	r0, [pc, #20]	; (8002570 <motors_stop+0x40>)
 800255a:	f002 ff33 	bl	80053c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MOTOR_L_IN2_GPIO_Port, MOTOR_L_IN2_Pin, GPIO_PIN_RESET);
 800255e:	2200      	movs	r2, #0
 8002560:	2140      	movs	r1, #64	; 0x40
 8002562:	4803      	ldr	r0, [pc, #12]	; (8002570 <motors_stop+0x40>)
 8002564:	f002 ff2e 	bl	80053c4 <HAL_GPIO_WritePin>
};
 8002568:	bf00      	nop
 800256a:	bd80      	pop	{r7, pc}
 800256c:	40000800 	.word	0x40000800
 8002570:	40020400 	.word	0x40020400

08002574 <test_motors>:
/**
 * Test motors by spinning them and showing directions with LED. Forward = green, Backwards = red
 * 1. Left forward, wait 1s, left backwards, wait 1s.
 * 2. Right forward, wait 1s, right backwards, wait 1s.
 */
void test_motors(void){
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
		//Left forward
		motor_l_set_speed(100);
 8002578:	2064      	movs	r0, #100	; 0x64
 800257a:	f7ff ff7d 	bl	8002478 <motor_l_set_speed>
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 800257e:	2201      	movs	r2, #1
 8002580:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002584:	4832      	ldr	r0, [pc, #200]	; (8002650 <test_motors+0xdc>)
 8002586:	f002 ff1d 	bl	80053c4 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 800258a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800258e:	f001 fb45 	bl	8003c1c <HAL_Delay>

		//Wait 1s
		motor_l_set_speed(0);
 8002592:	2000      	movs	r0, #0
 8002594:	f7ff ff70 	bl	8002478 <motor_l_set_speed>
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8002598:	2200      	movs	r2, #0
 800259a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800259e:	482c      	ldr	r0, [pc, #176]	; (8002650 <test_motors+0xdc>)
 80025a0:	f002 ff10 	bl	80053c4 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80025a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025a8:	f001 fb38 	bl	8003c1c <HAL_Delay>

		//Left backwards
		motor_l_set_speed(-100);
 80025ac:	f06f 0063 	mvn.w	r0, #99	; 0x63
 80025b0:	f7ff ff62 	bl	8002478 <motor_l_set_speed>
		HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 80025b4:	2201      	movs	r2, #1
 80025b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025ba:	4825      	ldr	r0, [pc, #148]	; (8002650 <test_motors+0xdc>)
 80025bc:	f002 ff02 	bl	80053c4 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80025c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025c4:	f001 fb2a 	bl	8003c1c <HAL_Delay>

		//Wait 1s
		motor_l_set_speed(0);
 80025c8:	2000      	movs	r0, #0
 80025ca:	f7ff ff55 	bl	8002478 <motor_l_set_speed>
		HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80025ce:	2200      	movs	r2, #0
 80025d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025d4:	481e      	ldr	r0, [pc, #120]	; (8002650 <test_motors+0xdc>)
 80025d6:	f002 fef5 	bl	80053c4 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80025da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025de:	f001 fb1d 	bl	8003c1c <HAL_Delay>




		//Right forward
		motor_r_set_speed(100);
 80025e2:	2064      	movs	r0, #100	; 0x64
 80025e4:	f7ff ff76 	bl	80024d4 <motor_r_set_speed>
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 80025e8:	2201      	movs	r2, #1
 80025ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025ee:	4818      	ldr	r0, [pc, #96]	; (8002650 <test_motors+0xdc>)
 80025f0:	f002 fee8 	bl	80053c4 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80025f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025f8:	f001 fb10 	bl	8003c1c <HAL_Delay>

		//Wait 1s
		motor_r_set_speed(0);
 80025fc:	2000      	movs	r0, #0
 80025fe:	f7ff ff69 	bl	80024d4 <motor_r_set_speed>
		HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8002602:	2200      	movs	r2, #0
 8002604:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002608:	4811      	ldr	r0, [pc, #68]	; (8002650 <test_motors+0xdc>)
 800260a:	f002 fedb 	bl	80053c4 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 800260e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002612:	f001 fb03 	bl	8003c1c <HAL_Delay>

		//Right backwards
		motor_r_set_speed(-100);
 8002616:	f06f 0063 	mvn.w	r0, #99	; 0x63
 800261a:	f7ff ff5b 	bl	80024d4 <motor_r_set_speed>
		HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 800261e:	2201      	movs	r2, #1
 8002620:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002624:	480a      	ldr	r0, [pc, #40]	; (8002650 <test_motors+0xdc>)
 8002626:	f002 fecd 	bl	80053c4 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 800262a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800262e:	f001 faf5 	bl	8003c1c <HAL_Delay>

		//Wait 1s
		motor_r_set_speed(0);
 8002632:	2000      	movs	r0, #0
 8002634:	f7ff ff4e 	bl	80024d4 <motor_r_set_speed>
		HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8002638:	2200      	movs	r2, #0
 800263a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800263e:	4804      	ldr	r0, [pc, #16]	; (8002650 <test_motors+0xdc>)
 8002640:	f002 fec0 	bl	80053c4 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8002644:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002648:	f001 fae8 	bl	8003c1c <HAL_Delay>
}
 800264c:	bf00      	nop
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40020800 	.word	0x40020800

08002654 <oled_nr_items>:
/**
 * @brief Calculate number of items in current menu
 *
 * @return uint8_t - Number of items in current menu
 */
uint8_t oled_nr_items(void){
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
	uint8_t nr_items = 0;
 800265a:	2300      	movs	r3, #0
 800265c:	73fb      	strb	r3, [r7, #15]

	if(curr_submenu == NULL){
 800265e:	4b13      	ldr	r3, [pc, #76]	; (80026ac <oled_nr_items+0x58>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10d      	bne.n	8002682 <oled_nr_items+0x2e>
		struct menu * sub_menu = main_menu.pNext;
 8002666:	4b12      	ldr	r3, [pc, #72]	; (80026b0 <oled_nr_items+0x5c>)
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	60bb      	str	r3, [r7, #8]
		while(sub_menu != NULL){
 800266c:	e005      	b.n	800267a <oled_nr_items+0x26>
			nr_items++;
 800266e:	7bfb      	ldrb	r3, [r7, #15]
 8002670:	3301      	adds	r3, #1
 8002672:	73fb      	strb	r3, [r7, #15]
			sub_menu = sub_menu->pNext;
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	60bb      	str	r3, [r7, #8]
		while(sub_menu != NULL){
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1f6      	bne.n	800266e <oled_nr_items+0x1a>
 8002680:	e00d      	b.n	800269e <oled_nr_items+0x4a>
		}
	}else{
		struct menu_item * item = curr_submenu->head_item;
 8002682:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <oled_nr_items+0x58>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	695b      	ldr	r3, [r3, #20]
 8002688:	607b      	str	r3, [r7, #4]
		while(item != NULL){
 800268a:	e005      	b.n	8002698 <oled_nr_items+0x44>
			nr_items++;
 800268c:	7bfb      	ldrb	r3, [r7, #15]
 800268e:	3301      	adds	r3, #1
 8002690:	73fb      	strb	r3, [r7, #15]
			item = item->pNext;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	69db      	ldr	r3, [r3, #28]
 8002696:	607b      	str	r3, [r7, #4]
		while(item != NULL){
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f6      	bne.n	800268c <oled_nr_items+0x38>
		}
	}

	return nr_items;
 800269e:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3714      	adds	r7, #20
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	2000022c 	.word	0x2000022c
 80026b0:	20000a20 	.word	0x20000a20

080026b4 <get_edited_val>:
 * Calculates a new updated variable value based on how much the right wheel has been turned.
 *
 * @param int val - Base value
 * @return int 		- Updated value
 */
int get_edited_val(int val){
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
	return val + (int)TIM5->CNT / (float)4096 * 15;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	ee07 3a90 	vmov	s15, r3
 80026c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026c6:	4b0d      	ldr	r3, [pc, #52]	; (80026fc <get_edited_val+0x48>)
 80026c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ca:	ee07 3a90 	vmov	s15, r3
 80026ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026d2:	ed9f 6a0b 	vldr	s12, [pc, #44]	; 8002700 <get_edited_val+0x4c>
 80026d6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80026da:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 80026de:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80026e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026ea:	ee17 3a90 	vmov	r3, s15
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	40000c00 	.word	0x40000c00
 8002700:	45800000 	.word	0x45800000

08002704 <init_oled>:
	* @brief Initialize the oled screen and a welcome screen. 
	*
	* Initializes the SSD1306 oled driver and draws a image to signal startup.
	* Also initializes all menus/menu items by setting name, callbacks and link them together
*/
void init_oled(void){
 8002704:	b5b0      	push	{r4, r5, r7, lr}
 8002706:	af00      	add	r7, sp, #0
	ssd1306_Init();
 8002708:	f000 fce2 	bl	80030d0 <ssd1306_Init>
	
	ssd1306_DrawBitmap(case_head_bmp);
 800270c:	4857      	ldr	r0, [pc, #348]	; (800286c <init_oled+0x168>)
 800270e:	f000 fdf5 	bl	80032fc <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 8002712:	f000 fd6d 	bl	80031f0 <ssd1306_UpdateScreen>

	HAL_Delay(500);
 8002716:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800271a:	f001 fa7f 	bl	8003c1c <HAL_Delay>
	
	// Show main menu
	active_screen = MENU;
 800271e:	4b54      	ldr	r3, [pc, #336]	; (8002870 <init_oled+0x16c>)
 8002720:	2201      	movs	r2, #1
 8002722:	801a      	strh	r2, [r3, #0]
	
	// Main Menu
	strcpy(main_menu.name, "Main menu");
 8002724:	4b53      	ldr	r3, [pc, #332]	; (8002874 <init_oled+0x170>)
 8002726:	4a54      	ldr	r2, [pc, #336]	; (8002878 <init_oled+0x174>)
 8002728:	ca07      	ldmia	r2, {r0, r1, r2}
 800272a:	c303      	stmia	r3!, {r0, r1}
 800272c:	801a      	strh	r2, [r3, #0]
	main_menu.head_item = NULL; 	// Main menu has no items, only sub menus
 800272e:	4b51      	ldr	r3, [pc, #324]	; (8002874 <init_oled+0x170>)
 8002730:	2200      	movs	r2, #0
 8002732:	615a      	str	r2, [r3, #20]
	main_menu.pNext  = &sub_menu_1; // Start of submenus
 8002734:	4b4f      	ldr	r3, [pc, #316]	; (8002874 <init_oled+0x170>)
 8002736:	4a51      	ldr	r2, [pc, #324]	; (800287c <init_oled+0x178>)
 8002738:	619a      	str	r2, [r3, #24]
	
	// Back to main menu item
	strcpy(menu_item_back_main.name, "Back");
 800273a:	4b51      	ldr	r3, [pc, #324]	; (8002880 <init_oled+0x17c>)
 800273c:	4a51      	ldr	r2, [pc, #324]	; (8002884 <init_oled+0x180>)
 800273e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002742:	6018      	str	r0, [r3, #0]
 8002744:	3304      	adds	r3, #4
 8002746:	7019      	strb	r1, [r3, #0]
	menu_item_back_main.pNext = NULL;
 8002748:	4b4d      	ldr	r3, [pc, #308]	; (8002880 <init_oled+0x17c>)
 800274a:	2200      	movs	r2, #0
 800274c:	61da      	str	r2, [r3, #28]
	menu_item_back_main.callback = go_back_main;
 800274e:	4b4c      	ldr	r3, [pc, #304]	; (8002880 <init_oled+0x17c>)
 8002750:	4a4d      	ldr	r2, [pc, #308]	; (8002888 <init_oled+0x184>)
 8002752:	615a      	str	r2, [r3, #20]
	
	// Sub menu 1 + items
	strcpy(sub_menu_1.name, "General");
 8002754:	4b49      	ldr	r3, [pc, #292]	; (800287c <init_oled+0x178>)
 8002756:	4a4d      	ldr	r2, [pc, #308]	; (800288c <init_oled+0x188>)
 8002758:	e892 0003 	ldmia.w	r2, {r0, r1}
 800275c:	e883 0003 	stmia.w	r3, {r0, r1}
	sub_menu_1.pNext = &sub_menu_2;
 8002760:	4b46      	ldr	r3, [pc, #280]	; (800287c <init_oled+0x178>)
 8002762:	4a4b      	ldr	r2, [pc, #300]	; (8002890 <init_oled+0x18c>)
 8002764:	619a      	str	r2, [r3, #24]
	sub_menu_1.head_item = &menu_item_11;
 8002766:	4b45      	ldr	r3, [pc, #276]	; (800287c <init_oled+0x178>)
 8002768:	4a4a      	ldr	r2, [pc, #296]	; (8002894 <init_oled+0x190>)
 800276a:	615a      	str	r2, [r3, #20]
	
	strcpy(menu_item_11.name, "Peripheral info");
 800276c:	4a49      	ldr	r2, [pc, #292]	; (8002894 <init_oled+0x190>)
 800276e:	4b4a      	ldr	r3, [pc, #296]	; (8002898 <init_oled+0x194>)
 8002770:	4614      	mov	r4, r2
 8002772:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002774:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	menu_item_11.pNext = &menu_item_12;
 8002778:	4b46      	ldr	r3, [pc, #280]	; (8002894 <init_oled+0x190>)
 800277a:	4a48      	ldr	r2, [pc, #288]	; (800289c <init_oled+0x198>)
 800277c:	61da      	str	r2, [r3, #28]
	menu_item_11.callback = oled_show_info;
 800277e:	4b45      	ldr	r3, [pc, #276]	; (8002894 <init_oled+0x190>)
 8002780:	4a47      	ldr	r2, [pc, #284]	; (80028a0 <init_oled+0x19c>)
 8002782:	615a      	str	r2, [r3, #20]
	
	strcpy(menu_item_12.name, "Run tests");
 8002784:	4b45      	ldr	r3, [pc, #276]	; (800289c <init_oled+0x198>)
 8002786:	4a47      	ldr	r2, [pc, #284]	; (80028a4 <init_oled+0x1a0>)
 8002788:	ca07      	ldmia	r2, {r0, r1, r2}
 800278a:	c303      	stmia	r3!, {r0, r1}
 800278c:	801a      	strh	r2, [r3, #0]
	menu_item_12.pNext = &menu_item_13;
 800278e:	4b43      	ldr	r3, [pc, #268]	; (800289c <init_oled+0x198>)
 8002790:	4a45      	ldr	r2, [pc, #276]	; (80028a8 <init_oled+0x1a4>)
 8002792:	61da      	str	r2, [r3, #28]
	menu_item_12.callback = oled_run_tests;
 8002794:	4b41      	ldr	r3, [pc, #260]	; (800289c <init_oled+0x198>)
 8002796:	4a45      	ldr	r2, [pc, #276]	; (80028ac <init_oled+0x1a8>)
 8002798:	615a      	str	r2, [r3, #20]
	
	strcpy(menu_item_13.name, "Nyx & Iris");
 800279a:	4b43      	ldr	r3, [pc, #268]	; (80028a8 <init_oled+0x1a4>)
 800279c:	4a44      	ldr	r2, [pc, #272]	; (80028b0 <init_oled+0x1ac>)
 800279e:	ca07      	ldmia	r2, {r0, r1, r2}
 80027a0:	c303      	stmia	r3!, {r0, r1}
 80027a2:	801a      	strh	r2, [r3, #0]
 80027a4:	3302      	adds	r3, #2
 80027a6:	0c12      	lsrs	r2, r2, #16
 80027a8:	701a      	strb	r2, [r3, #0]
	menu_item_13.pNext = &menu_item_back_main;
 80027aa:	4b3f      	ldr	r3, [pc, #252]	; (80028a8 <init_oled+0x1a4>)
 80027ac:	4a34      	ldr	r2, [pc, #208]	; (8002880 <init_oled+0x17c>)
 80027ae:	61da      	str	r2, [r3, #28]
	menu_item_13.callback = oled_show_cats;
 80027b0:	4b3d      	ldr	r3, [pc, #244]	; (80028a8 <init_oled+0x1a4>)
 80027b2:	4a40      	ldr	r2, [pc, #256]	; (80028b4 <init_oled+0x1b0>)
 80027b4:	615a      	str	r2, [r3, #20]
	
	// Sub menu 2 + items
	strcpy(sub_menu_2.name, "Edit vars");
 80027b6:	4b36      	ldr	r3, [pc, #216]	; (8002890 <init_oled+0x18c>)
 80027b8:	4a3f      	ldr	r2, [pc, #252]	; (80028b8 <init_oled+0x1b4>)
 80027ba:	ca07      	ldmia	r2, {r0, r1, r2}
 80027bc:	c303      	stmia	r3!, {r0, r1}
 80027be:	801a      	strh	r2, [r3, #0]
	sub_menu_2.pNext = &sub_menu_3;
 80027c0:	4b33      	ldr	r3, [pc, #204]	; (8002890 <init_oled+0x18c>)
 80027c2:	4a3e      	ldr	r2, [pc, #248]	; (80028bc <init_oled+0x1b8>)
 80027c4:	619a      	str	r2, [r3, #24]
	sub_menu_2.head_item = &menu_item_21;
 80027c6:	4b32      	ldr	r3, [pc, #200]	; (8002890 <init_oled+0x18c>)
 80027c8:	4a3d      	ldr	r2, [pc, #244]	; (80028c0 <init_oled+0x1bc>)
 80027ca:	615a      	str	r2, [r3, #20]
	
	strcpy(menu_item_21.name, "Kp");
 80027cc:	4b3c      	ldr	r3, [pc, #240]	; (80028c0 <init_oled+0x1bc>)
 80027ce:	4a3d      	ldr	r2, [pc, #244]	; (80028c4 <init_oled+0x1c0>)
 80027d0:	6812      	ldr	r2, [r2, #0]
 80027d2:	4611      	mov	r1, r2
 80027d4:	8019      	strh	r1, [r3, #0]
 80027d6:	3302      	adds	r3, #2
 80027d8:	0c12      	lsrs	r2, r2, #16
 80027da:	701a      	strb	r2, [r3, #0]
	menu_item_21.pNext = &menu_item_22;
 80027dc:	4b38      	ldr	r3, [pc, #224]	; (80028c0 <init_oled+0x1bc>)
 80027de:	4a3a      	ldr	r2, [pc, #232]	; (80028c8 <init_oled+0x1c4>)
 80027e0:	61da      	str	r2, [r3, #28]
	menu_item_21.pvar = &kp_test;
 80027e2:	4b37      	ldr	r3, [pc, #220]	; (80028c0 <init_oled+0x1bc>)
 80027e4:	4a39      	ldr	r2, [pc, #228]	; (80028cc <init_oled+0x1c8>)
 80027e6:	619a      	str	r2, [r3, #24]
	menu_item_21.callback = oled_edit_var;
 80027e8:	4b35      	ldr	r3, [pc, #212]	; (80028c0 <init_oled+0x1bc>)
 80027ea:	4a39      	ldr	r2, [pc, #228]	; (80028d0 <init_oled+0x1cc>)
 80027ec:	615a      	str	r2, [r3, #20]
	
	strcpy(menu_item_22.name, "Ki");
 80027ee:	4b36      	ldr	r3, [pc, #216]	; (80028c8 <init_oled+0x1c4>)
 80027f0:	4a38      	ldr	r2, [pc, #224]	; (80028d4 <init_oled+0x1d0>)
 80027f2:	6812      	ldr	r2, [r2, #0]
 80027f4:	4611      	mov	r1, r2
 80027f6:	8019      	strh	r1, [r3, #0]
 80027f8:	3302      	adds	r3, #2
 80027fa:	0c12      	lsrs	r2, r2, #16
 80027fc:	701a      	strb	r2, [r3, #0]
	menu_item_22.pNext = &menu_item_23;
 80027fe:	4b32      	ldr	r3, [pc, #200]	; (80028c8 <init_oled+0x1c4>)
 8002800:	4a35      	ldr	r2, [pc, #212]	; (80028d8 <init_oled+0x1d4>)
 8002802:	61da      	str	r2, [r3, #28]
	menu_item_22.pvar = &ki_test;
 8002804:	4b30      	ldr	r3, [pc, #192]	; (80028c8 <init_oled+0x1c4>)
 8002806:	4a35      	ldr	r2, [pc, #212]	; (80028dc <init_oled+0x1d8>)
 8002808:	619a      	str	r2, [r3, #24]
	menu_item_22.callback = oled_edit_var;
 800280a:	4b2f      	ldr	r3, [pc, #188]	; (80028c8 <init_oled+0x1c4>)
 800280c:	4a30      	ldr	r2, [pc, #192]	; (80028d0 <init_oled+0x1cc>)
 800280e:	615a      	str	r2, [r3, #20]

	strcpy(menu_item_23.name, "Without callback");
 8002810:	4a31      	ldr	r2, [pc, #196]	; (80028d8 <init_oled+0x1d4>)
 8002812:	4b33      	ldr	r3, [pc, #204]	; (80028e0 <init_oled+0x1dc>)
 8002814:	4614      	mov	r4, r2
 8002816:	461d      	mov	r5, r3
 8002818:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800281a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800281c:	682b      	ldr	r3, [r5, #0]
 800281e:	7023      	strb	r3, [r4, #0]
	menu_item_23.pNext = &menu_item_back_main;
 8002820:	4b2d      	ldr	r3, [pc, #180]	; (80028d8 <init_oled+0x1d4>)
 8002822:	4a17      	ldr	r2, [pc, #92]	; (8002880 <init_oled+0x17c>)
 8002824:	61da      	str	r2, [r3, #28]


	// Sub menu 3 + items
	strcpy(sub_menu_3.name, "Calibration");
 8002826:	4b25      	ldr	r3, [pc, #148]	; (80028bc <init_oled+0x1b8>)
 8002828:	4a2e      	ldr	r2, [pc, #184]	; (80028e4 <init_oled+0x1e0>)
 800282a:	ca07      	ldmia	r2, {r0, r1, r2}
 800282c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	sub_menu_3.pNext = NULL;
 8002830:	4b22      	ldr	r3, [pc, #136]	; (80028bc <init_oled+0x1b8>)
 8002832:	2200      	movs	r2, #0
 8002834:	619a      	str	r2, [r3, #24]
	sub_menu_3.head_item = &menu_item_31;
 8002836:	4b21      	ldr	r3, [pc, #132]	; (80028bc <init_oled+0x1b8>)
 8002838:	4a2b      	ldr	r2, [pc, #172]	; (80028e8 <init_oled+0x1e4>)
 800283a:	615a      	str	r2, [r3, #20]
	
	strcpy(menu_item_31.name, "Calibrate XLINE");
 800283c:	4a2a      	ldr	r2, [pc, #168]	; (80028e8 <init_oled+0x1e4>)
 800283e:	4b2b      	ldr	r3, [pc, #172]	; (80028ec <init_oled+0x1e8>)
 8002840:	4614      	mov	r4, r2
 8002842:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002844:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	menu_item_31.pNext = &menu_item_32;
 8002848:	4b27      	ldr	r3, [pc, #156]	; (80028e8 <init_oled+0x1e4>)
 800284a:	4a29      	ldr	r2, [pc, #164]	; (80028f0 <init_oled+0x1ec>)
 800284c:	61da      	str	r2, [r3, #28]
	menu_item_31.callback = oled_calibrate_xline;
 800284e:	4b26      	ldr	r3, [pc, #152]	; (80028e8 <init_oled+0x1e4>)
 8002850:	4a28      	ldr	r2, [pc, #160]	; (80028f4 <init_oled+0x1f0>)
 8002852:	615a      	str	r2, [r3, #20]
	
	strcpy(menu_item_32.name, "Item 32");
 8002854:	4b26      	ldr	r3, [pc, #152]	; (80028f0 <init_oled+0x1ec>)
 8002856:	4a28      	ldr	r2, [pc, #160]	; (80028f8 <init_oled+0x1f4>)
 8002858:	e892 0003 	ldmia.w	r2, {r0, r1}
 800285c:	e883 0003 	stmia.w	r3, {r0, r1}
	menu_item_32.pNext = &menu_item_back_main;
 8002860:	4b23      	ldr	r3, [pc, #140]	; (80028f0 <init_oled+0x1ec>)
 8002862:	4a07      	ldr	r2, [pc, #28]	; (8002880 <init_oled+0x17c>)
 8002864:	61da      	str	r2, [r3, #28]
}
 8002866:	bf00      	nop
 8002868:	bdb0      	pop	{r4, r5, r7, pc}
 800286a:	bf00      	nop
 800286c:	0800ab80 	.word	0x0800ab80
 8002870:	20000a18 	.word	0x20000a18
 8002874:	20000a20 	.word	0x20000a20
 8002878:	0800a924 	.word	0x0800a924
 800287c:	20000a3c 	.word	0x20000a3c
 8002880:	20000ab8 	.word	0x20000ab8
 8002884:	0800a930 	.word	0x0800a930
 8002888:	08002f59 	.word	0x08002f59
 800288c:	0800a938 	.word	0x0800a938
 8002890:	20000974 	.word	0x20000974
 8002894:	200009f8 	.word	0x200009f8
 8002898:	0800a940 	.word	0x0800a940
 800289c:	20000990 	.word	0x20000990
 80028a0:	08002fa5 	.word	0x08002fa5
 80028a4:	0800a950 	.word	0x0800a950
 80028a8:	20000a58 	.word	0x20000a58
 80028ac:	08002fed 	.word	0x08002fed
 80028b0:	0800a95c 	.word	0x0800a95c
 80028b4:	08002f79 	.word	0x08002f79
 80028b8:	0800a968 	.word	0x0800a968
 80028bc:	20000ad8 	.word	0x20000ad8
 80028c0:	20000a98 	.word	0x20000a98
 80028c4:	0800a974 	.word	0x0800a974
 80028c8:	2000094c 	.word	0x2000094c
 80028cc:	20000004 	.word	0x20000004
 80028d0:	08002fc5 	.word	0x08002fc5
 80028d4:	0800a978 	.word	0x0800a978
 80028d8:	200009d8 	.word	0x200009d8
 80028dc:	20000008 	.word	0x20000008
 80028e0:	0800a97c 	.word	0x0800a97c
 80028e4:	0800a990 	.word	0x0800a990
 80028e8:	20000a78 	.word	0x20000a78
 80028ec:	0800a99c 	.word	0x0800a99c
 80028f0:	200009b4 	.word	0x200009b4
 80028f4:	08003025 	.word	0x08003025
 80028f8:	0800a9ac 	.word	0x0800a9ac

080028fc <oled_update>:
	* @brief Update the OLED screen
	*	
	*	Checks flags and active screen to decide which screen gets rendered.
	*	Errors always have priority.
*/
void oled_update(void){
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0



	//Check flag for going back to main menu and reset flag.
	if(go_back_main_flag){
 8002900:	4b23      	ldr	r3, [pc, #140]	; (8002990 <oled_update+0x94>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d008      	beq.n	800291a <oled_update+0x1e>
		curr_submenu = NULL;
 8002908:	4b22      	ldr	r3, [pc, #136]	; (8002994 <oled_update+0x98>)
 800290a:	2200      	movs	r2, #0
 800290c:	601a      	str	r2, [r3, #0]
		prev_submenu = NULL;
 800290e:	4b22      	ldr	r3, [pc, #136]	; (8002998 <oled_update+0x9c>)
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]
		go_back_main_flag = 0;
 8002914:	4b1e      	ldr	r3, [pc, #120]	; (8002990 <oled_update+0x94>)
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
	}

	if(active_screen == ERROR_){
 800291a:	4b20      	ldr	r3, [pc, #128]	; (800299c <oled_update+0xa0>)
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d102      	bne.n	8002928 <oled_update+0x2c>
		oled_error_screen();
 8002922:	f000 fa67 	bl	8002df4 <oled_error_screen>
 8002926:	e02c      	b.n	8002982 <oled_update+0x86>
	}else if(active_screen == MENU){
 8002928:	4b1c      	ldr	r3, [pc, #112]	; (800299c <oled_update+0xa0>)
 800292a:	881b      	ldrh	r3, [r3, #0]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d102      	bne.n	8002936 <oled_update+0x3a>
		oled_menu_screen();
 8002930:	f000 f8de 	bl	8002af0 <oled_menu_screen>
 8002934:	e025      	b.n	8002982 <oled_update+0x86>
	}else if(active_screen == INFO){
 8002936:	4b19      	ldr	r3, [pc, #100]	; (800299c <oled_update+0xa0>)
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	2b02      	cmp	r3, #2
 800293c:	d102      	bne.n	8002944 <oled_update+0x48>
		oled_info_screen();
 800293e:	f000 f9c5 	bl	8002ccc <oled_info_screen>
 8002942:	e01e      	b.n	8002982 <oled_update+0x86>
	}else if(active_screen == IMAGE){
 8002944:	4b15      	ldr	r3, [pc, #84]	; (800299c <oled_update+0xa0>)
 8002946:	881b      	ldrh	r3, [r3, #0]
 8002948:	2b03      	cmp	r3, #3
 800294a:	d105      	bne.n	8002958 <oled_update+0x5c>
		ssd1306_DrawBitmap(curr_image);
 800294c:	4b14      	ldr	r3, [pc, #80]	; (80029a0 <oled_update+0xa4>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4618      	mov	r0, r3
 8002952:	f000 fcd3 	bl	80032fc <ssd1306_DrawBitmap>
 8002956:	e014      	b.n	8002982 <oled_update+0x86>
	}else if(active_screen == EDIT_VAR){
 8002958:	4b10      	ldr	r3, [pc, #64]	; (800299c <oled_update+0xa0>)
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	2b04      	cmp	r3, #4
 800295e:	d102      	bne.n	8002966 <oled_update+0x6a>
		oled_edit_var_screen();
 8002960:	f000 faa2 	bl	8002ea8 <oled_edit_var_screen>
 8002964:	e00d      	b.n	8002982 <oled_update+0x86>
	}else if(active_screen == MESSAGE){
 8002966:	4b0d      	ldr	r3, [pc, #52]	; (800299c <oled_update+0xa0>)
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	2b05      	cmp	r3, #5
 800296c:	d102      	bne.n	8002974 <oled_update+0x78>
		oled_message_screen();
 800296e:	f000 fa85 	bl	8002e7c <oled_message_screen>
 8002972:	e006      	b.n	8002982 <oled_update+0x86>
	}else if(active_screen == NOT_IMPLEMENTED){
 8002974:	4b09      	ldr	r3, [pc, #36]	; (800299c <oled_update+0xa0>)
 8002976:	881b      	ldrh	r3, [r3, #0]
 8002978:	f5b3 7fca 	cmp.w	r3, #404	; 0x194
 800297c:	d101      	bne.n	8002982 <oled_update+0x86>
		oled_not_implemented_screen();
 800297e:	f000 fad5 	bl	8002f2c <oled_not_implemented_screen>
	}
	
	ssd1306_UpdateScreen();
 8002982:	f000 fc35 	bl	80031f0 <ssd1306_UpdateScreen>

	// Check if button has been pressed
	oled_button_check();
 8002986:	f000 f82d 	bl	80029e4 <oled_button_check>
		}
		global_func_flag = 1;
		oled_enable_flag = 1;
	}
	*/
}
 800298a:	bf00      	nop
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	20000224 	.word	0x20000224
 8002994:	2000022c 	.word	0x2000022c
 8002998:	20000230 	.word	0x20000230
 800299c:	20000a18 	.word	0x20000a18
 80029a0:	20000970 	.word	0x20000970

080029a4 <oled_clear_error>:


/**
	* @brief Clear the error and update the screen with normal information.
*/
void oled_clear_error(void){
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80029a8:	2200      	movs	r2, #0
 80029aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029ae:	4805      	ldr	r0, [pc, #20]	; (80029c4 <oled_clear_error+0x20>)
 80029b0:	f002 fd08 	bl	80053c4 <HAL_GPIO_WritePin>
	active_screen = MENU;
 80029b4:	4b04      	ldr	r3, [pc, #16]	; (80029c8 <oled_clear_error+0x24>)
 80029b6:	2201      	movs	r2, #1
 80029b8:	801a      	strh	r2, [r3, #0]
	oled_update();
 80029ba:	f7ff ff9f 	bl	80028fc <oled_update>
}
 80029be:	bf00      	nop
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40020800 	.word	0x40020800
 80029c8:	20000a18 	.word	0x20000a18

080029cc <oled_button_press>:


void oled_button_press(void){
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
	button_pressed_flag = 1;
 80029d0:	4b03      	ldr	r3, [pc, #12]	; (80029e0 <oled_button_press+0x14>)
 80029d2:	2201      	movs	r2, #1
 80029d4:	601a      	str	r2, [r3, #0]
}
 80029d6:	bf00      	nop
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	20000220 	.word	0x20000220

080029e4 <oled_button_check>:
/**
	* @brief Button press callback
	*
	* Decides what happens after a button click depending on state and cursor
*/
void oled_button_check(void){
 80029e4:	b590      	push	{r4, r7, lr}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
	if(!button_pressed_flag){
 80029ea:	4b3a      	ldr	r3, [pc, #232]	; (8002ad4 <oled_button_check+0xf0>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d06b      	beq.n	8002aca <oled_button_check+0xe6>
		return;
	}

	button_pressed_flag = 0;
 80029f2:	4b38      	ldr	r3, [pc, #224]	; (8002ad4 <oled_button_check+0xf0>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]
	if(active_screen == ERROR_){
 80029f8:	4b37      	ldr	r3, [pc, #220]	; (8002ad8 <oled_button_check+0xf4>)
 80029fa:	881b      	ldrh	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d102      	bne.n	8002a06 <oled_button_check+0x22>
		oled_clear_error();
 8002a00:	f7ff ffd0 	bl	80029a4 <oled_clear_error>
		return;
 8002a04:	e062      	b.n	8002acc <oled_button_check+0xe8>
	}else if(active_screen == EDIT_VAR){ // Save new edited value
 8002a06:	4b34      	ldr	r3, [pc, #208]	; (8002ad8 <oled_button_check+0xf4>)
 8002a08:	881b      	ldrh	r3, [r3, #0]
 8002a0a:	2b04      	cmp	r3, #4
 8002a0c:	d10f      	bne.n	8002a2e <oled_button_check+0x4a>
		*edit_var->pvar = get_edited_val(*edit_var->pvar);
 8002a0e:	4b33      	ldr	r3, [pc, #204]	; (8002adc <oled_button_check+0xf8>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	4b31      	ldr	r3, [pc, #196]	; (8002adc <oled_button_check+0xf8>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	699c      	ldr	r4, [r3, #24]
 8002a1c:	4610      	mov	r0, r2
 8002a1e:	f7ff fe49 	bl	80026b4 <get_edited_val>
 8002a22:	4603      	mov	r3, r0
 8002a24:	6023      	str	r3, [r4, #0]
		active_screen = MENU;
 8002a26:	4b2c      	ldr	r3, [pc, #176]	; (8002ad8 <oled_button_check+0xf4>)
 8002a28:	2201      	movs	r2, #1
 8002a2a:	801a      	strh	r2, [r3, #0]
		return;
 8002a2c:	e04e      	b.n	8002acc <oled_button_check+0xe8>
	}else if(active_screen != MENU){
 8002a2e:	4b2a      	ldr	r3, [pc, #168]	; (8002ad8 <oled_button_check+0xf4>)
 8002a30:	881b      	ldrh	r3, [r3, #0]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d003      	beq.n	8002a3e <oled_button_check+0x5a>
		active_screen = MENU;
 8002a36:	4b28      	ldr	r3, [pc, #160]	; (8002ad8 <oled_button_check+0xf4>)
 8002a38:	2201      	movs	r2, #1
 8002a3a:	801a      	strh	r2, [r3, #0]
		return;
 8002a3c:	e046      	b.n	8002acc <oled_button_check+0xe8>
	}
	
	if(curr_submenu == NULL){ // Main menu => Select sub menu
 8002a3e:	4b28      	ldr	r3, [pc, #160]	; (8002ae0 <oled_button_check+0xfc>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d119      	bne.n	8002a7a <oled_button_check+0x96>
		struct menu * sub_menu = main_menu.pNext;
 8002a46:	4b27      	ldr	r3, [pc, #156]	; (8002ae4 <oled_button_check+0x100>)
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	60fb      	str	r3, [r7, #12]
		int line = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60bb      	str	r3, [r7, #8]
		while(sub_menu != NULL){
 8002a50:	e00f      	b.n	8002a72 <oled_button_check+0x8e>
			if (line == cursor){
 8002a52:	4b25      	ldr	r3, [pc, #148]	; (8002ae8 <oled_button_check+0x104>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d103      	bne.n	8002a66 <oled_button_check+0x82>
				curr_submenu = sub_menu;
 8002a5e:	4a20      	ldr	r2, [pc, #128]	; (8002ae0 <oled_button_check+0xfc>)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6013      	str	r3, [r2, #0]
				break;
 8002a64:	e02d      	b.n	8002ac2 <oled_button_check+0xde>
			}
			line++;
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	60bb      	str	r3, [r7, #8]
			sub_menu = sub_menu->pNext;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	60fb      	str	r3, [r7, #12]
		while(sub_menu != NULL){
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1ec      	bne.n	8002a52 <oled_button_check+0x6e>
 8002a78:	e023      	b.n	8002ac2 <oled_button_check+0xde>
		}
	}else{ // Sub menu => Select menu item == cursor and run it's callback
		struct menu_item * item = curr_submenu->head_item;
 8002a7a:	4b19      	ldr	r3, [pc, #100]	; (8002ae0 <oled_button_check+0xfc>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	695b      	ldr	r3, [r3, #20]
 8002a80:	607b      	str	r3, [r7, #4]
		int line = 0;
 8002a82:	2300      	movs	r3, #0
 8002a84:	603b      	str	r3, [r7, #0]
		while(item != NULL){
 8002a86:	e019      	b.n	8002abc <oled_button_check+0xd8>
			if (line == cursor){
 8002a88:	4b17      	ldr	r3, [pc, #92]	; (8002ae8 <oled_button_check+0x104>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d10d      	bne.n	8002ab0 <oled_button_check+0xcc>
				if(item->callback != NULL){
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	695b      	ldr	r3, [r3, #20]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d004      	beq.n	8002aa6 <oled_button_check+0xc2>
					item->callback(item);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	4798      	blx	r3
				}else{
					active_screen = NOT_IMPLEMENTED;
				}
				break;
 8002aa4:	e00d      	b.n	8002ac2 <oled_button_check+0xde>
					active_screen = NOT_IMPLEMENTED;
 8002aa6:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <oled_button_check+0xf4>)
 8002aa8:	f44f 72ca 	mov.w	r2, #404	; 0x194
 8002aac:	801a      	strh	r2, [r3, #0]
				break;
 8002aae:	e008      	b.n	8002ac2 <oled_button_check+0xde>
			}
			line++;
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	603b      	str	r3, [r7, #0]
			item = item->pNext;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	607b      	str	r3, [r7, #4]
		while(item != NULL){
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1e2      	bne.n	8002a88 <oled_button_check+0xa4>
		}
	}
	TIM5->CNT = 0; // Reset counter to reset cursor location
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <oled_button_check+0x108>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	625a      	str	r2, [r3, #36]	; 0x24
 8002ac8:	e000      	b.n	8002acc <oled_button_check+0xe8>
		return;
 8002aca:	bf00      	nop
}
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd90      	pop	{r4, r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000220 	.word	0x20000220
 8002ad8:	20000a18 	.word	0x20000a18
 8002adc:	200009b0 	.word	0x200009b0
 8002ae0:	2000022c 	.word	0x2000022c
 8002ae4:	20000a20 	.word	0x20000a20
 8002ae8:	20000228 	.word	0x20000228
 8002aec:	40000c00 	.word	0x40000c00

08002af0 <oled_menu_screen>:
	* 
	* The cursor position can be changed by rotating the wheels
	* You can choose menu or function by pressing the "Select Button" on the board 
	*
*/
void oled_menu_screen(void){
 8002af0:	b590      	push	{r4, r7, lr}
 8002af2:	b089      	sub	sp, #36	; 0x24
 8002af4:	af00      	add	r7, sp, #0
	// Calculate cursor index based on encoder
	float revolutions = TIM5->CNT / (float)4096 * 10;
 8002af6:	4b6c      	ldr	r3, [pc, #432]	; (8002ca8 <oled_menu_screen+0x1b8>)
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	ee07 3a90 	vmov	s15, r3
 8002afe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b02:	eddf 6a6a 	vldr	s13, [pc, #424]	; 8002cac <oled_menu_screen+0x1bc>
 8002b06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b0a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002b0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b12:	edc7 7a03 	vstr	s15, [r7, #12]
	cursor = (int) revolutions % oled_nr_items();
 8002b16:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b1e:	ee17 4a90 	vmov	r4, s15
 8002b22:	f7ff fd97 	bl	8002654 <oled_nr_items>
 8002b26:	4603      	mov	r3, r0
 8002b28:	fb94 f2f3 	sdiv	r2, r4, r3
 8002b2c:	fb03 f302 	mul.w	r3, r3, r2
 8002b30:	1ae3      	subs	r3, r4, r3
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	4b5e      	ldr	r3, [pc, #376]	; (8002cb0 <oled_menu_screen+0x1c0>)
 8002b36:	701a      	strb	r2, [r3, #0]
	
	ssd1306_Fill(Black);
 8002b38:	2000      	movs	r0, #0
 8002b3a:	f000 fb37 	bl	80031ac <ssd1306_Fill>
	
	if(curr_submenu == NULL){ // Main menu => draw sub menus
 8002b3e:	4b5d      	ldr	r3, [pc, #372]	; (8002cb4 <oled_menu_screen+0x1c4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d145      	bne.n	8002bd2 <oled_menu_screen+0xe2>
		ssd1306_SetCursor(0,0);
 8002b46:	2100      	movs	r1, #0
 8002b48:	2000      	movs	r0, #0
 8002b4a:	f000 fcc5 	bl	80034d8 <ssd1306_SetCursor>
		ssd1306_WriteString(main_menu.name, Font_11x18, White);
 8002b4e:	4a5a      	ldr	r2, [pc, #360]	; (8002cb8 <oled_menu_screen+0x1c8>)
 8002b50:	2301      	movs	r3, #1
 8002b52:	ca06      	ldmia	r2, {r1, r2}
 8002b54:	4859      	ldr	r0, [pc, #356]	; (8002cbc <oled_menu_screen+0x1cc>)
 8002b56:	f000 fc99 	bl	800348c <ssd1306_WriteString>
		
		menu_t * sub_menu = main_menu.pNext; // Reference to first submenu
 8002b5a:	4b58      	ldr	r3, [pc, #352]	; (8002cbc <oled_menu_screen+0x1cc>)
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	61fb      	str	r3, [r7, #28]
		int line = 0;
 8002b60:	2300      	movs	r3, #0
 8002b62:	61bb      	str	r3, [r7, #24]
		
		while(sub_menu != NULL){
 8002b64:	e031      	b.n	8002bca <oled_menu_screen+0xda>
			if(line == cursor){ // Draw cursor
 8002b66:	4b52      	ldr	r3, [pc, #328]	; (8002cb0 <oled_menu_screen+0x1c0>)
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d112      	bne.n	8002b98 <oled_menu_screen+0xa8>
				ssd1306_SetCursor(0, 18 + line*10);
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	461a      	mov	r2, r3
 8002b78:	0092      	lsls	r2, r2, #2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	3312      	adds	r3, #18
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	4619      	mov	r1, r3
 8002b86:	2000      	movs	r0, #0
 8002b88:	f000 fca6 	bl	80034d8 <ssd1306_SetCursor>
				ssd1306_WriteString(">", Font_7x10, White);
 8002b8c:	4a4c      	ldr	r2, [pc, #304]	; (8002cc0 <oled_menu_screen+0x1d0>)
 8002b8e:	2301      	movs	r3, #1
 8002b90:	ca06      	ldmia	r2, {r1, r2}
 8002b92:	484c      	ldr	r0, [pc, #304]	; (8002cc4 <oled_menu_screen+0x1d4>)
 8002b94:	f000 fc7a 	bl	800348c <ssd1306_WriteString>
			}
			ssd1306_SetCursor(14, 18 + line*10);
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	0092      	lsls	r2, r2, #2
 8002ba0:	4413      	add	r3, r2
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	3312      	adds	r3, #18
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	4619      	mov	r1, r3
 8002bac:	200e      	movs	r0, #14
 8002bae:	f000 fc93 	bl	80034d8 <ssd1306_SetCursor>
			ssd1306_WriteString(sub_menu->name, Font_7x10, White);
 8002bb2:	69f8      	ldr	r0, [r7, #28]
 8002bb4:	4a42      	ldr	r2, [pc, #264]	; (8002cc0 <oled_menu_screen+0x1d0>)
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	ca06      	ldmia	r2, {r1, r2}
 8002bba:	f000 fc67 	bl	800348c <ssd1306_WriteString>
			line++;
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	61bb      	str	r3, [r7, #24]
			sub_menu = sub_menu->pNext;
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	61fb      	str	r3, [r7, #28]
		while(sub_menu != NULL){
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1ca      	bne.n	8002b66 <oled_menu_screen+0x76>
			}
			line++;
			item = item->pNext;
		}		
	}
}
 8002bd0:	e066      	b.n	8002ca0 <oled_menu_screen+0x1b0>
		ssd1306_SetCursor(0,0);
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	2000      	movs	r0, #0
 8002bd6:	f000 fc7f 	bl	80034d8 <ssd1306_SetCursor>
		ssd1306_WriteString(curr_submenu->name, Font_11x18, White);
 8002bda:	4b36      	ldr	r3, [pc, #216]	; (8002cb4 <oled_menu_screen+0x1c4>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4618      	mov	r0, r3
 8002be0:	4a35      	ldr	r2, [pc, #212]	; (8002cb8 <oled_menu_screen+0x1c8>)
 8002be2:	2301      	movs	r3, #1
 8002be4:	ca06      	ldmia	r2, {r1, r2}
 8002be6:	f000 fc51 	bl	800348c <ssd1306_WriteString>
		menu_item_t * item = curr_submenu->head_item;
 8002bea:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <oled_menu_screen+0x1c4>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	617b      	str	r3, [r7, #20]
		int line = 0;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	613b      	str	r3, [r7, #16]
		while(item != NULL){
 8002bf6:	e050      	b.n	8002c9a <oled_menu_screen+0x1aa>
			if (line == cursor){
 8002bf8:	4b2d      	ldr	r3, [pc, #180]	; (8002cb0 <oled_menu_screen+0x1c0>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d112      	bne.n	8002c2a <oled_menu_screen+0x13a>
				ssd1306_SetCursor(0, 18 + line*10);
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	461a      	mov	r2, r3
 8002c0a:	0092      	lsls	r2, r2, #2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	3312      	adds	r3, #18
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	4619      	mov	r1, r3
 8002c18:	2000      	movs	r0, #0
 8002c1a:	f000 fc5d 	bl	80034d8 <ssd1306_SetCursor>
				ssd1306_WriteString(">", Font_7x10, White);
 8002c1e:	4a28      	ldr	r2, [pc, #160]	; (8002cc0 <oled_menu_screen+0x1d0>)
 8002c20:	2301      	movs	r3, #1
 8002c22:	ca06      	ldmia	r2, {r1, r2}
 8002c24:	4827      	ldr	r0, [pc, #156]	; (8002cc4 <oled_menu_screen+0x1d4>)
 8002c26:	f000 fc31 	bl	800348c <ssd1306_WriteString>
			ssd1306_SetCursor(14, 18 + line*10);
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	461a      	mov	r2, r3
 8002c30:	0092      	lsls	r2, r2, #2
 8002c32:	4413      	add	r3, r2
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	3312      	adds	r3, #18
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	200e      	movs	r0, #14
 8002c40:	f000 fc4a 	bl	80034d8 <ssd1306_SetCursor>
			ssd1306_WriteString(item->name, Font_7x10, White);
 8002c44:	6978      	ldr	r0, [r7, #20]
 8002c46:	4a1e      	ldr	r2, [pc, #120]	; (8002cc0 <oled_menu_screen+0x1d0>)
 8002c48:	2301      	movs	r3, #1
 8002c4a:	ca06      	ldmia	r2, {r1, r2}
 8002c4c:	f000 fc1e 	bl	800348c <ssd1306_WriteString>
			if(item->pvar != NULL){ // Show variable value
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d01a      	beq.n	8002c8e <oled_menu_screen+0x19e>
				ssd1306_SetCursor(80, 18 + line*10);
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	0092      	lsls	r2, r2, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	005b      	lsls	r3, r3, #1
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	3312      	adds	r3, #18
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	2050      	movs	r0, #80	; 0x50
 8002c6e:	f000 fc33 	bl	80034d8 <ssd1306_SetCursor>
				snprintf(buff, sizeof(buff), "%d", *item->pvar);
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4638      	mov	r0, r7
 8002c7a:	4a13      	ldr	r2, [pc, #76]	; (8002cc8 <oled_menu_screen+0x1d8>)
 8002c7c:	210a      	movs	r1, #10
 8002c7e:	f005 fd3f 	bl	8008700 <sniprintf>
				ssd1306_WriteString(buff, Font_7x10, White);
 8002c82:	4a0f      	ldr	r2, [pc, #60]	; (8002cc0 <oled_menu_screen+0x1d0>)
 8002c84:	4638      	mov	r0, r7
 8002c86:	2301      	movs	r3, #1
 8002c88:	ca06      	ldmia	r2, {r1, r2}
 8002c8a:	f000 fbff 	bl	800348c <ssd1306_WriteString>
			line++;
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	3301      	adds	r3, #1
 8002c92:	613b      	str	r3, [r7, #16]
			item = item->pNext;
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	69db      	ldr	r3, [r3, #28]
 8002c98:	617b      	str	r3, [r7, #20]
		while(item != NULL){
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1ab      	bne.n	8002bf8 <oled_menu_screen+0x108>
}
 8002ca0:	bf00      	nop
 8002ca2:	3724      	adds	r7, #36	; 0x24
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd90      	pop	{r4, r7, pc}
 8002ca8:	40000c00 	.word	0x40000c00
 8002cac:	45800000 	.word	0x45800000
 8002cb0:	20000228 	.word	0x20000228
 8002cb4:	2000022c 	.word	0x2000022c
 8002cb8:	20000014 	.word	0x20000014
 8002cbc:	20000a20 	.word	0x20000a20
 8002cc0:	2000000c 	.word	0x2000000c
 8002cc4:	0800a9b4 	.word	0x0800a9b4
 8002cc8:	0800a9b8 	.word	0x0800a9b8

08002ccc <oled_info_screen>:


/**
	* @brief Show an screen with general info about peripherals.
*/
void oled_info_screen(){
 8002ccc:	b590      	push	{r4, r7, lr}
 8002cce:	b093      	sub	sp, #76	; 0x4c
 8002cd0:	af02      	add	r7, sp, #8
	char buff[60];

	ssd1306_Fill(Black);
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	f000 fa6a 	bl	80031ac <ssd1306_Fill>
	ssd1306_SetCursor((128-4*10)/2,0);
 8002cd8:	2100      	movs	r1, #0
 8002cda:	202c      	movs	r0, #44	; 0x2c
 8002cdc:	f000 fbfc 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString("INFO", Font_7x10, White);
 8002ce0:	4a3b      	ldr	r2, [pc, #236]	; (8002dd0 <oled_info_screen+0x104>)
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	ca06      	ldmia	r2, {r1, r2}
 8002ce6:	483b      	ldr	r0, [pc, #236]	; (8002dd4 <oled_info_screen+0x108>)
 8002ce8:	f000 fbd0 	bl	800348c <ssd1306_WriteString>


	snprintf(buff, sizeof(buff), "Battery:  %5.2f V", GET_voltage_battery());
 8002cec:	f000 fc76 	bl	80035dc <GET_voltage_battery>
 8002cf0:	ee10 3a10 	vmov	r3, s0
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7fd fc27 	bl	8000548 <__aeabi_f2d>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	460c      	mov	r4, r1
 8002cfe:	1d38      	adds	r0, r7, #4
 8002d00:	e9cd 3400 	strd	r3, r4, [sp]
 8002d04:	4a34      	ldr	r2, [pc, #208]	; (8002dd8 <oled_info_screen+0x10c>)
 8002d06:	213c      	movs	r1, #60	; 0x3c
 8002d08:	f005 fcfa 	bl	8008700 <sniprintf>
	ssd1306_SetCursor(0,10);
 8002d0c:	210a      	movs	r1, #10
 8002d0e:	2000      	movs	r0, #0
 8002d10:	f000 fbe2 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString(buff, Font_7x10, White);
 8002d14:	4a2e      	ldr	r2, [pc, #184]	; (8002dd0 <oled_info_screen+0x104>)
 8002d16:	1d38      	adds	r0, r7, #4
 8002d18:	2301      	movs	r3, #1
 8002d1a:	ca06      	ldmia	r2, {r1, r2}
 8002d1c:	f000 fbb6 	bl	800348c <ssd1306_WriteString>

	snprintf(buff, sizeof(buff), "Boost:    %5.2f V", GET_voltage_boost());
 8002d20:	f000 fc6e 	bl	8003600 <GET_voltage_boost>
 8002d24:	ee10 3a10 	vmov	r3, s0
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7fd fc0d 	bl	8000548 <__aeabi_f2d>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	460c      	mov	r4, r1
 8002d32:	1d38      	adds	r0, r7, #4
 8002d34:	e9cd 3400 	strd	r3, r4, [sp]
 8002d38:	4a28      	ldr	r2, [pc, #160]	; (8002ddc <oled_info_screen+0x110>)
 8002d3a:	213c      	movs	r1, #60	; 0x3c
 8002d3c:	f005 fce0 	bl	8008700 <sniprintf>
	ssd1306_SetCursor(0,20);
 8002d40:	2114      	movs	r1, #20
 8002d42:	2000      	movs	r0, #0
 8002d44:	f000 fbc8 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString(buff, Font_7x10, White);
 8002d48:	4a21      	ldr	r2, [pc, #132]	; (8002dd0 <oled_info_screen+0x104>)
 8002d4a:	1d38      	adds	r0, r7, #4
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	ca06      	ldmia	r2, {r1, r2}
 8002d50:	f000 fb9c 	bl	800348c <ssd1306_WriteString>


	snprintf(buff, sizeof(buff), "Enc. R:   %5d", (int)TIM5->CNT);
 8002d54:	4b22      	ldr	r3, [pc, #136]	; (8002de0 <oled_info_screen+0x114>)
 8002d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d58:	1d38      	adds	r0, r7, #4
 8002d5a:	4a22      	ldr	r2, [pc, #136]	; (8002de4 <oled_info_screen+0x118>)
 8002d5c:	213c      	movs	r1, #60	; 0x3c
 8002d5e:	f005 fccf 	bl	8008700 <sniprintf>
	ssd1306_SetCursor(0,30);
 8002d62:	211e      	movs	r1, #30
 8002d64:	2000      	movs	r0, #0
 8002d66:	f000 fbb7 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString(buff, Font_7x10, White);
 8002d6a:	4a19      	ldr	r2, [pc, #100]	; (8002dd0 <oled_info_screen+0x104>)
 8002d6c:	1d38      	adds	r0, r7, #4
 8002d6e:	2301      	movs	r3, #1
 8002d70:	ca06      	ldmia	r2, {r1, r2}
 8002d72:	f000 fb8b 	bl	800348c <ssd1306_WriteString>

	snprintf(buff, sizeof(buff), "Enc. L:   %5d", (int)TIM2->CNT);
 8002d76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	1d38      	adds	r0, r7, #4
 8002d7e:	4a1a      	ldr	r2, [pc, #104]	; (8002de8 <oled_info_screen+0x11c>)
 8002d80:	213c      	movs	r1, #60	; 0x3c
 8002d82:	f005 fcbd 	bl	8008700 <sniprintf>
	ssd1306_SetCursor(0,40);
 8002d86:	2128      	movs	r1, #40	; 0x28
 8002d88:	2000      	movs	r0, #0
 8002d8a:	f000 fba5 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString(buff, Font_7x10, White);
 8002d8e:	4a10      	ldr	r2, [pc, #64]	; (8002dd0 <oled_info_screen+0x104>)
 8002d90:	1d38      	adds	r0, r7, #4
 8002d92:	2301      	movs	r3, #1
 8002d94:	ca06      	ldmia	r2, {r1, r2}
 8002d96:	f000 fb79 	bl	800348c <ssd1306_WriteString>

	snprintf(buff, sizeof(buff), "XLINE:    %5d", xline_read_line(xline) - 1000*(16-1)/2);
 8002d9a:	4814      	ldr	r0, [pc, #80]	; (8002dec <oled_info_screen+0x120>)
 8002d9c:	f000 fe0c 	bl	80039b8 <xline_read_line>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f5a3 53ea 	sub.w	r3, r3, #7488	; 0x1d40
 8002da6:	3b0c      	subs	r3, #12
 8002da8:	1d38      	adds	r0, r7, #4
 8002daa:	4a11      	ldr	r2, [pc, #68]	; (8002df0 <oled_info_screen+0x124>)
 8002dac:	213c      	movs	r1, #60	; 0x3c
 8002dae:	f005 fca7 	bl	8008700 <sniprintf>
	ssd1306_SetCursor(0,50);
 8002db2:	2132      	movs	r1, #50	; 0x32
 8002db4:	2000      	movs	r0, #0
 8002db6:	f000 fb8f 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString(buff, Font_7x10, White);
 8002dba:	4a05      	ldr	r2, [pc, #20]	; (8002dd0 <oled_info_screen+0x104>)
 8002dbc:	1d38      	adds	r0, r7, #4
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	ca06      	ldmia	r2, {r1, r2}
 8002dc2:	f000 fb63 	bl	800348c <ssd1306_WriteString>
}
 8002dc6:	bf00      	nop
 8002dc8:	3744      	adds	r7, #68	; 0x44
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd90      	pop	{r4, r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	2000000c 	.word	0x2000000c
 8002dd4:	0800a9bc 	.word	0x0800a9bc
 8002dd8:	0800a9c4 	.word	0x0800a9c4
 8002ddc:	0800a9d8 	.word	0x0800a9d8
 8002de0:	40000c00 	.word	0x40000c00
 8002de4:	0800a9ec 	.word	0x0800a9ec
 8002de8:	0800a9fc 	.word	0x0800a9fc
 8002dec:	20000b14 	.word	0x20000b14
 8002df0:	0800aa0c 	.word	0x0800aa0c

08002df4 <oled_error_screen>:
	* @brief Draws error screen
	*
	* Private function to draw error screen and beep buzzer.
	* Keep the error messages short and concise, e.g "Low batt voltage", MAX 18 characters.
*/
void oled_error_screen(void){
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
	// Status LED RED + Double beep
	HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002dfe:	4819      	ldr	r0, [pc, #100]	; (8002e64 <oled_error_screen+0x70>)
 8002e00:	f002 fae0 	bl	80053c4 <HAL_GPIO_WritePin>
	beep(50);
 8002e04:	2032      	movs	r0, #50	; 0x32
 8002e06:	f7ff f9bb 	bl	8002180 <beep>
	HAL_Delay(50);
 8002e0a:	2032      	movs	r0, #50	; 0x32
 8002e0c:	f000 ff06 	bl	8003c1c <HAL_Delay>
	beep(50);
 8002e10:	2032      	movs	r0, #50	; 0x32
 8002e12:	f7ff f9b5 	bl	8002180 <beep>
	HAL_Delay(50);
 8002e16:	2032      	movs	r0, #50	; 0x32
 8002e18:	f000 ff00 	bl	8003c1c <HAL_Delay>

	ssd1306_Fill(White);
 8002e1c:	2001      	movs	r0, #1
 8002e1e:	f000 f9c5 	bl	80031ac <ssd1306_Fill>
	ssd1306_SetCursor((128-5*11)/2, 0);
 8002e22:	2100      	movs	r1, #0
 8002e24:	2024      	movs	r0, #36	; 0x24
 8002e26:	f000 fb57 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString("ERROR", Font_11x18, Black);
 8002e2a:	4a0f      	ldr	r2, [pc, #60]	; (8002e68 <oled_error_screen+0x74>)
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	ca06      	ldmia	r2, {r1, r2}
 8002e30:	480e      	ldr	r0, [pc, #56]	; (8002e6c <oled_error_screen+0x78>)
 8002e32:	f000 fb2b 	bl	800348c <ssd1306_WriteString>

	ssd1306_SetCursor(0, 20);
 8002e36:	2114      	movs	r1, #20
 8002e38:	2000      	movs	r0, #0
 8002e3a:	f000 fb4d 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString(error_message, Font_7x10, Black);
 8002e3e:	4b0c      	ldr	r3, [pc, #48]	; (8002e70 <oled_error_screen+0x7c>)
 8002e40:	6818      	ldr	r0, [r3, #0]
 8002e42:	4a0c      	ldr	r2, [pc, #48]	; (8002e74 <oled_error_screen+0x80>)
 8002e44:	2300      	movs	r3, #0
 8002e46:	ca06      	ldmia	r2, {r1, r2}
 8002e48:	f000 fb20 	bl	800348c <ssd1306_WriteString>

	ssd1306_SetCursor(0, 50);
 8002e4c:	2132      	movs	r1, #50	; 0x32
 8002e4e:	2000      	movs	r0, #0
 8002e50:	f000 fb42 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString("Press button", Font_7x10, Black);
 8002e54:	4a07      	ldr	r2, [pc, #28]	; (8002e74 <oled_error_screen+0x80>)
 8002e56:	2300      	movs	r3, #0
 8002e58:	ca06      	ldmia	r2, {r1, r2}
 8002e5a:	4807      	ldr	r0, [pc, #28]	; (8002e78 <oled_error_screen+0x84>)
 8002e5c:	f000 fb16 	bl	800348c <ssd1306_WriteString>
	//HAL_Delay(1000); // Only for beeping every 1s
}
 8002e60:	bf00      	nop
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40020800 	.word	0x40020800
 8002e68:	20000014 	.word	0x20000014
 8002e6c:	0800aa1c 	.word	0x0800aa1c
 8002e70:	200009d4 	.word	0x200009d4
 8002e74:	2000000c 	.word	0x2000000c
 8002e78:	0800aa24 	.word	0x0800aa24

08002e7c <oled_message_screen>:

void oled_message_screen(void){
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
	//oled_disable();
	ssd1306_Fill(Black);
 8002e80:	2000      	movs	r0, #0
 8002e82:	f000 f993 	bl	80031ac <ssd1306_Fill>
	ssd1306_SetCursor(0, 32);
 8002e86:	2120      	movs	r1, #32
 8002e88:	2000      	movs	r0, #0
 8002e8a:	f000 fb25 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString(disp_message, Font_7x10, White);
 8002e8e:	4b04      	ldr	r3, [pc, #16]	; (8002ea0 <oled_message_screen+0x24>)
 8002e90:	6818      	ldr	r0, [r3, #0]
 8002e92:	4a04      	ldr	r2, [pc, #16]	; (8002ea4 <oled_message_screen+0x28>)
 8002e94:	2301      	movs	r3, #1
 8002e96:	ca06      	ldmia	r2, {r1, r2}
 8002e98:	f000 faf8 	bl	800348c <ssd1306_WriteString>
}
 8002e9c:	bf00      	nop
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	20000a1c 	.word	0x20000a1c
 8002ea4:	2000000c 	.word	0x2000000c

08002ea8 <oled_edit_var_screen>:


/**
 * @brief Show edit variable screen
 */
void oled_edit_var_screen(void){
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
	int new_val = get_edited_val(*edit_var->pvar);
 8002eae:	4b1a      	ldr	r3, [pc, #104]	; (8002f18 <oled_edit_var_screen+0x70>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7ff fbfc 	bl	80026b4 <get_edited_val>
 8002ebc:	60f8      	str	r0, [r7, #12]

	char buff[10];

	ssd1306_Fill(Black);
 8002ebe:	2000      	movs	r0, #0
 8002ec0:	f000 f974 	bl	80031ac <ssd1306_Fill>
	ssd1306_SetCursor(0,0);
 8002ec4:	2100      	movs	r1, #0
 8002ec6:	2000      	movs	r0, #0
 8002ec8:	f000 fb06 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString("Edit", Font_11x18, White);
 8002ecc:	4a13      	ldr	r2, [pc, #76]	; (8002f1c <oled_edit_var_screen+0x74>)
 8002ece:	2301      	movs	r3, #1
 8002ed0:	ca06      	ldmia	r2, {r1, r2}
 8002ed2:	4813      	ldr	r0, [pc, #76]	; (8002f20 <oled_edit_var_screen+0x78>)
 8002ed4:	f000 fada 	bl	800348c <ssd1306_WriteString>

	ssd1306_SetCursor(0, 40);
 8002ed8:	2128      	movs	r1, #40	; 0x28
 8002eda:	2000      	movs	r0, #0
 8002edc:	f000 fafc 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString(edit_var->name, Font_7x10, White);
 8002ee0:	4b0d      	ldr	r3, [pc, #52]	; (8002f18 <oled_edit_var_screen+0x70>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	4a0f      	ldr	r2, [pc, #60]	; (8002f24 <oled_edit_var_screen+0x7c>)
 8002ee8:	2301      	movs	r3, #1
 8002eea:	ca06      	ldmia	r2, {r1, r2}
 8002eec:	f000 face 	bl	800348c <ssd1306_WriteString>

	ssd1306_SetCursor(80, 40);
 8002ef0:	2128      	movs	r1, #40	; 0x28
 8002ef2:	2050      	movs	r0, #80	; 0x50
 8002ef4:	f000 faf0 	bl	80034d8 <ssd1306_SetCursor>
	snprintf(buff, sizeof(buff), "%d", new_val);
 8002ef8:	4638      	mov	r0, r7
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	4a0a      	ldr	r2, [pc, #40]	; (8002f28 <oled_edit_var_screen+0x80>)
 8002efe:	210a      	movs	r1, #10
 8002f00:	f005 fbfe 	bl	8008700 <sniprintf>
	ssd1306_WriteString(buff, Font_7x10, White);
 8002f04:	4a07      	ldr	r2, [pc, #28]	; (8002f24 <oled_edit_var_screen+0x7c>)
 8002f06:	4638      	mov	r0, r7
 8002f08:	2301      	movs	r3, #1
 8002f0a:	ca06      	ldmia	r2, {r1, r2}
 8002f0c:	f000 fabe 	bl	800348c <ssd1306_WriteString>
}
 8002f10:	bf00      	nop
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	200009b0 	.word	0x200009b0
 8002f1c:	20000014 	.word	0x20000014
 8002f20:	0800aa34 	.word	0x0800aa34
 8002f24:	2000000c 	.word	0x2000000c
 8002f28:	0800a9b8 	.word	0x0800a9b8

08002f2c <oled_not_implemented_screen>:


/**
 * @brief Show "not implemented" screen
 */
void oled_not_implemented_screen(void){
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8002f30:	2000      	movs	r0, #0
 8002f32:	f000 f93b 	bl	80031ac <ssd1306_Fill>
	ssd1306_SetCursor((128-15*7)/2, 32);
 8002f36:	2120      	movs	r1, #32
 8002f38:	200b      	movs	r0, #11
 8002f3a:	f000 facd 	bl	80034d8 <ssd1306_SetCursor>
	ssd1306_WriteString("NOT IMPLEMENTED", Font_7x10, White);
 8002f3e:	4a04      	ldr	r2, [pc, #16]	; (8002f50 <oled_not_implemented_screen+0x24>)
 8002f40:	2301      	movs	r3, #1
 8002f42:	ca06      	ldmia	r2, {r1, r2}
 8002f44:	4803      	ldr	r0, [pc, #12]	; (8002f54 <oled_not_implemented_screen+0x28>)
 8002f46:	f000 faa1 	bl	800348c <ssd1306_WriteString>
}
 8002f4a:	bf00      	nop
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	2000000c 	.word	0x2000000c
 8002f54:	0800aa3c 	.word	0x0800aa3c

08002f58 <go_back_main>:
/**
	* @brief Go back to the main menu
	*
	* @param menu_item_t *self - Pointer to itself
*/
void go_back_main(menu_item_t *self){
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
	go_back_main_flag = 1;
 8002f60:	4b04      	ldr	r3, [pc, #16]	; (8002f74 <go_back_main+0x1c>)
 8002f62:	2201      	movs	r2, #1
 8002f64:	601a      	str	r2, [r3, #0]
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	20000224 	.word	0x20000224

08002f78 <oled_show_cats>:
/**
 * @brief Change screen to IMAGE and show Nyx & Iris
 *
 * @param menu_item_t *self - Pointer to itself
*/
void oled_show_cats(menu_item_t *self){
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
	active_screen = IMAGE;
 8002f80:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <oled_show_cats+0x20>)
 8002f82:	2203      	movs	r2, #3
 8002f84:	801a      	strh	r2, [r3, #0]
	curr_image = cats_bmp;
 8002f86:	4b05      	ldr	r3, [pc, #20]	; (8002f9c <oled_show_cats+0x24>)
 8002f88:	4a05      	ldr	r2, [pc, #20]	; (8002fa0 <oled_show_cats+0x28>)
 8002f8a:	601a      	str	r2, [r3, #0]
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr
 8002f98:	20000a18 	.word	0x20000a18
 8002f9c:	20000970 	.word	0x20000970
 8002fa0:	0800af80 	.word	0x0800af80

08002fa4 <oled_show_info>:
/**
 * @brief Change screen to INFO
 *
 * @param menu_item_t *self - Pointer to itself
*/
void oled_show_info(menu_item_t *self){
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
	active_screen = INFO;
 8002fac:	4b04      	ldr	r3, [pc, #16]	; (8002fc0 <oled_show_info+0x1c>)
 8002fae:	2202      	movs	r2, #2
 8002fb0:	801a      	strh	r2, [r3, #0]
}
 8002fb2:	bf00      	nop
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	20000a18 	.word	0x20000a18

08002fc4 <oled_edit_var>:
/**
 * @brief Change screen to EDIT
 *
 * @param menu_item_t *self - Pointer to itself
*/
void oled_edit_var(menu_item_t *self){
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
	active_screen = EDIT_VAR;
 8002fcc:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <oled_edit_var+0x20>)
 8002fce:	2204      	movs	r2, #4
 8002fd0:	801a      	strh	r2, [r3, #0]
	edit_var = self;
 8002fd2:	4a05      	ldr	r2, [pc, #20]	; (8002fe8 <oled_edit_var+0x24>)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6013      	str	r3, [r2, #0]
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr
 8002fe4:	20000a18 	.word	0x20000a18
 8002fe8:	200009b0 	.word	0x200009b0

08002fec <oled_run_tests>:


void oled_run_tests(menu_item_t *self){
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  active_screen = MESSAGE;
 8002ff4:	4b08      	ldr	r3, [pc, #32]	; (8003018 <oled_run_tests+0x2c>)
 8002ff6:	2205      	movs	r2, #5
 8002ff8:	801a      	strh	r2, [r3, #0]
	disp_message = "Running tests";
 8002ffa:	4b08      	ldr	r3, [pc, #32]	; (800301c <oled_run_tests+0x30>)
 8002ffc:	4a08      	ldr	r2, [pc, #32]	; (8003020 <oled_run_tests+0x34>)
 8002ffe:	601a      	str	r2, [r3, #0]
	oled_update();
 8003000:	f7ff fc7c 	bl	80028fc <oled_update>
	tests_run();
 8003004:	f7fd ff62 	bl	8000ecc <tests_run>
	active_screen = MENU;
 8003008:	4b03      	ldr	r3, [pc, #12]	; (8003018 <oled_run_tests+0x2c>)
 800300a:	2201      	movs	r2, #1
 800300c:	801a      	strh	r2, [r3, #0]
}
 800300e:	bf00      	nop
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	20000a18 	.word	0x20000a18
 800301c:	20000a1c 	.word	0x20000a1c
 8003020:	0800aa4c 	.word	0x0800aa4c

08003024 <oled_calibrate_xline>:

void oled_calibrate_xline(menu_item_t *self){
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
	active_screen = MESSAGE;
 800302c:	4b08      	ldr	r3, [pc, #32]	; (8003050 <oled_calibrate_xline+0x2c>)
 800302e:	2205      	movs	r2, #5
 8003030:	801a      	strh	r2, [r3, #0]
	disp_message = "XLINE calibration";
 8003032:	4b08      	ldr	r3, [pc, #32]	; (8003054 <oled_calibrate_xline+0x30>)
 8003034:	4a08      	ldr	r2, [pc, #32]	; (8003058 <oled_calibrate_xline+0x34>)
 8003036:	601a      	str	r2, [r3, #0]
	oled_update();
 8003038:	f7ff fc60 	bl	80028fc <oled_update>
	xline_calibration_sequence();
 800303c:	f000 fbcc 	bl	80037d8 <xline_calibration_sequence>
	active_screen = MENU;
 8003040:	4b03      	ldr	r3, [pc, #12]	; (8003050 <oled_calibrate_xline+0x2c>)
 8003042:	2201      	movs	r2, #1
 8003044:	801a      	strh	r2, [r3, #0]
}
 8003046:	bf00      	nop
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	20000a18 	.word	0x20000a18
 8003054:	20000a1c 	.word	0x20000a1c
 8003058:	0800aa5c 	.word	0x0800aa5c

0800305c <ssd1306_Reset>:
#include "user/ssd1306.h"

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
	/* for I2C - do nothing */
}
 8003060:	bf00      	nop
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
	...

0800306c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af04      	add	r7, sp, #16
 8003072:	4603      	mov	r3, r0
 8003074:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003076:	f04f 33ff 	mov.w	r3, #4294967295
 800307a:	9302      	str	r3, [sp, #8]
 800307c:	2301      	movs	r3, #1
 800307e:	9301      	str	r3, [sp, #4]
 8003080:	1dfb      	adds	r3, r7, #7
 8003082:	9300      	str	r3, [sp, #0]
 8003084:	2301      	movs	r3, #1
 8003086:	2200      	movs	r2, #0
 8003088:	2178      	movs	r1, #120	; 0x78
 800308a:	4803      	ldr	r0, [pc, #12]	; (8003098 <ssd1306_WriteCommand+0x2c>)
 800308c:	f002 fb2a 	bl	80056e4 <HAL_I2C_Mem_Write>
}
 8003090:	bf00      	nop
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	20000648 	.word	0x20000648

0800309c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800309c:	b580      	push	{r7, lr}
 800309e:	b086      	sub	sp, #24
 80030a0:	af04      	add	r7, sp, #16
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	f04f 32ff 	mov.w	r2, #4294967295
 80030ae:	9202      	str	r2, [sp, #8]
 80030b0:	9301      	str	r3, [sp, #4]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	2301      	movs	r3, #1
 80030b8:	2240      	movs	r2, #64	; 0x40
 80030ba:	2178      	movs	r1, #120	; 0x78
 80030bc:	4803      	ldr	r0, [pc, #12]	; (80030cc <ssd1306_WriteData+0x30>)
 80030be:	f002 fb11 	bl	80056e4 <HAL_I2C_Mem_Write>
}
 80030c2:	bf00      	nop
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	20000648 	.word	0x20000648

080030d0 <ssd1306_Init>:

// Screen object
static SSD1306_t SSD1306;

// Initialize the oled screen
void ssd1306_Init(void) {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
	// Reset OLED
	ssd1306_Reset();
 80030d4:	f7ff ffc2 	bl	800305c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80030d8:	2064      	movs	r0, #100	; 0x64
 80030da:	f000 fd9f 	bl	8003c1c <HAL_Delay>
    
    // Init OLED
    ssd1306_WriteCommand(0xAE); //display off
 80030de:	20ae      	movs	r0, #174	; 0xae
 80030e0:	f7ff ffc4 	bl	800306c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 80030e4:	2020      	movs	r0, #32
 80030e6:	f7ff ffc1 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); // 00,Horizontal Addressing Mode; 01,Vertical Addressing Mode;
 80030ea:	2010      	movs	r0, #16
 80030ec:	f7ff ffbe 	bl	800306c <ssd1306_WriteCommand>
                                // 10,Page Addressing Mode (RESET); 11,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80030f0:	20b0      	movs	r0, #176	; 0xb0
 80030f2:	f7ff ffbb 	bl	800306c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80030f6:	20c8      	movs	r0, #200	; 0xc8
 80030f8:	f7ff ffb8 	bl	800306c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80030fc:	2000      	movs	r0, #0
 80030fe:	f7ff ffb5 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003102:	2010      	movs	r0, #16
 8003104:	f7ff ffb2 	bl	800306c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003108:	2040      	movs	r0, #64	; 0x40
 800310a:	f7ff ffaf 	bl	800306c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x81); //--set contrast control register - CHECK
 800310e:	2081      	movs	r0, #129	; 0x81
 8003110:	f7ff ffac 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xFF);
 8003114:	20ff      	movs	r0, #255	; 0xff
 8003116:	f7ff ffa9 	bl	800306c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800311a:	20a1      	movs	r0, #161	; 0xa1
 800311c:	f7ff ffa6 	bl	800306c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003120:	20a6      	movs	r0, #166	; 0xa6
 8003122:	f7ff ffa3 	bl	800306c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003126:	20a8      	movs	r0, #168	; 0xa8
 8003128:	f7ff ffa0 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 800312c:	203f      	movs	r0, #63	; 0x3f
 800312e:	f7ff ff9d 	bl	800306c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003132:	20a4      	movs	r0, #164	; 0xa4
 8003134:	f7ff ff9a 	bl	800306c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003138:	20d3      	movs	r0, #211	; 0xd3
 800313a:	f7ff ff97 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800313e:	2000      	movs	r0, #0
 8003140:	f7ff ff94 	bl	800306c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003144:	20d5      	movs	r0, #213	; 0xd5
 8003146:	f7ff ff91 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800314a:	20f0      	movs	r0, #240	; 0xf0
 800314c:	f7ff ff8e 	bl	800306c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003150:	20d9      	movs	r0, #217	; 0xd9
 8003152:	f7ff ff8b 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003156:	2022      	movs	r0, #34	; 0x22
 8003158:	f7ff ff88 	bl	800306c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800315c:	20da      	movs	r0, #218	; 0xda
 800315e:	f7ff ff85 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 8003162:	2012      	movs	r0, #18
 8003164:	f7ff ff82 	bl	800306c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003168:	20db      	movs	r0, #219	; 0xdb
 800316a:	f7ff ff7f 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800316e:	2020      	movs	r0, #32
 8003170:	f7ff ff7c 	bl	800306c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003174:	208d      	movs	r0, #141	; 0x8d
 8003176:	f7ff ff79 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800317a:	2014      	movs	r0, #20
 800317c:	f7ff ff76 	bl	800306c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 8003180:	20af      	movs	r0, #175	; 0xaf
 8003182:	f7ff ff73 	bl	800306c <ssd1306_WriteCommand>

    // Clear screen
    ssd1306_Fill(Black);
 8003186:	2000      	movs	r0, #0
 8003188:	f000 f810 	bl	80031ac <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800318c:	f000 f830 	bl	80031f0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003190:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <ssd1306_Init+0xd8>)
 8003192:	2200      	movs	r2, #0
 8003194:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003196:	4b04      	ldr	r3, [pc, #16]	; (80031a8 <ssd1306_Init+0xd8>)
 8003198:	2200      	movs	r2, #0
 800319a:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800319c:	4b02      	ldr	r3, [pc, #8]	; (80031a8 <ssd1306_Init+0xd8>)
 800319e:	2201      	movs	r2, #1
 80031a0:	715a      	strb	r2, [r3, #5]
}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20000634 	.word	0x20000634

080031ac <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	4603      	mov	r3, r0
 80031b4:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80031b6:	2300      	movs	r3, #0
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	e00d      	b.n	80031d8 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80031bc:	79fb      	ldrb	r3, [r7, #7]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <ssd1306_Fill+0x1a>
 80031c2:	2100      	movs	r1, #0
 80031c4:	e000      	b.n	80031c8 <ssd1306_Fill+0x1c>
 80031c6:	21ff      	movs	r1, #255	; 0xff
 80031c8:	4a08      	ldr	r2, [pc, #32]	; (80031ec <ssd1306_Fill+0x40>)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	4413      	add	r3, r2
 80031ce:	460a      	mov	r2, r1
 80031d0:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	3301      	adds	r3, #1
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031de:	d3ed      	bcc.n	80031bc <ssd1306_Fill+0x10>
    }
}
 80031e0:	bf00      	nop
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	20000234 	.word	0x20000234

080031f0 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
    uint8_t i;
    for(i = 0; i < 8; i++) {
 80031f6:	2300      	movs	r3, #0
 80031f8:	71fb      	strb	r3, [r7, #7]
 80031fa:	e016      	b.n	800322a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i);
 80031fc:	79fb      	ldrb	r3, [r7, #7]
 80031fe:	3b50      	subs	r3, #80	; 0x50
 8003200:	b2db      	uxtb	r3, r3
 8003202:	4618      	mov	r0, r3
 8003204:	f7ff ff32 	bl	800306c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8003208:	2000      	movs	r0, #0
 800320a:	f7ff ff2f 	bl	800306c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 800320e:	2010      	movs	r0, #16
 8003210:	f7ff ff2c 	bl	800306c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003214:	79fb      	ldrb	r3, [r7, #7]
 8003216:	01db      	lsls	r3, r3, #7
 8003218:	4a07      	ldr	r2, [pc, #28]	; (8003238 <ssd1306_UpdateScreen+0x48>)
 800321a:	4413      	add	r3, r2
 800321c:	2180      	movs	r1, #128	; 0x80
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff ff3c 	bl	800309c <ssd1306_WriteData>
    for(i = 0; i < 8; i++) {
 8003224:	79fb      	ldrb	r3, [r7, #7]
 8003226:	3301      	adds	r3, #1
 8003228:	71fb      	strb	r3, [r7, #7]
 800322a:	79fb      	ldrb	r3, [r7, #7]
 800322c:	2b07      	cmp	r3, #7
 800322e:	d9e5      	bls.n	80031fc <ssd1306_UpdateScreen+0xc>
    }
}
 8003230:	bf00      	nop
 8003232:	3708      	adds	r7, #8
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	20000234 	.word	0x20000234

0800323c <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	4603      	mov	r3, r0
 8003244:	71fb      	strb	r3, [r7, #7]
 8003246:	460b      	mov	r3, r1
 8003248:	71bb      	strb	r3, [r7, #6]
 800324a:	4613      	mov	r3, r2
 800324c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800324e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003252:	2b00      	cmp	r3, #0
 8003254:	db48      	blt.n	80032e8 <ssd1306_DrawPixel+0xac>
 8003256:	79bb      	ldrb	r3, [r7, #6]
 8003258:	2b3f      	cmp	r3, #63	; 0x3f
 800325a:	d845      	bhi.n	80032e8 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 800325c:	4b25      	ldr	r3, [pc, #148]	; (80032f4 <ssd1306_DrawPixel+0xb8>)
 800325e:	791b      	ldrb	r3, [r3, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d006      	beq.n	8003272 <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8003264:	797b      	ldrb	r3, [r7, #5]
 8003266:	2b00      	cmp	r3, #0
 8003268:	bf0c      	ite	eq
 800326a:	2301      	moveq	r3, #1
 800326c:	2300      	movne	r3, #0
 800326e:	b2db      	uxtb	r3, r3
 8003270:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 8003272:	797b      	ldrb	r3, [r7, #5]
 8003274:	2b01      	cmp	r3, #1
 8003276:	d11a      	bne.n	80032ae <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003278:	79fa      	ldrb	r2, [r7, #7]
 800327a:	79bb      	ldrb	r3, [r7, #6]
 800327c:	08db      	lsrs	r3, r3, #3
 800327e:	b2d8      	uxtb	r0, r3
 8003280:	4603      	mov	r3, r0
 8003282:	01db      	lsls	r3, r3, #7
 8003284:	4413      	add	r3, r2
 8003286:	4a1c      	ldr	r2, [pc, #112]	; (80032f8 <ssd1306_DrawPixel+0xbc>)
 8003288:	5cd3      	ldrb	r3, [r2, r3]
 800328a:	b25a      	sxtb	r2, r3
 800328c:	79bb      	ldrb	r3, [r7, #6]
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	2101      	movs	r1, #1
 8003294:	fa01 f303 	lsl.w	r3, r1, r3
 8003298:	b25b      	sxtb	r3, r3
 800329a:	4313      	orrs	r3, r2
 800329c:	b259      	sxtb	r1, r3
 800329e:	79fa      	ldrb	r2, [r7, #7]
 80032a0:	4603      	mov	r3, r0
 80032a2:	01db      	lsls	r3, r3, #7
 80032a4:	4413      	add	r3, r2
 80032a6:	b2c9      	uxtb	r1, r1
 80032a8:	4a13      	ldr	r2, [pc, #76]	; (80032f8 <ssd1306_DrawPixel+0xbc>)
 80032aa:	54d1      	strb	r1, [r2, r3]
 80032ac:	e01d      	b.n	80032ea <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80032ae:	79fa      	ldrb	r2, [r7, #7]
 80032b0:	79bb      	ldrb	r3, [r7, #6]
 80032b2:	08db      	lsrs	r3, r3, #3
 80032b4:	b2d8      	uxtb	r0, r3
 80032b6:	4603      	mov	r3, r0
 80032b8:	01db      	lsls	r3, r3, #7
 80032ba:	4413      	add	r3, r2
 80032bc:	4a0e      	ldr	r2, [pc, #56]	; (80032f8 <ssd1306_DrawPixel+0xbc>)
 80032be:	5cd3      	ldrb	r3, [r2, r3]
 80032c0:	b25a      	sxtb	r2, r3
 80032c2:	79bb      	ldrb	r3, [r7, #6]
 80032c4:	f003 0307 	and.w	r3, r3, #7
 80032c8:	2101      	movs	r1, #1
 80032ca:	fa01 f303 	lsl.w	r3, r1, r3
 80032ce:	b25b      	sxtb	r3, r3
 80032d0:	43db      	mvns	r3, r3
 80032d2:	b25b      	sxtb	r3, r3
 80032d4:	4013      	ands	r3, r2
 80032d6:	b259      	sxtb	r1, r3
 80032d8:	79fa      	ldrb	r2, [r7, #7]
 80032da:	4603      	mov	r3, r0
 80032dc:	01db      	lsls	r3, r3, #7
 80032de:	4413      	add	r3, r2
 80032e0:	b2c9      	uxtb	r1, r1
 80032e2:	4a05      	ldr	r2, [pc, #20]	; (80032f8 <ssd1306_DrawPixel+0xbc>)
 80032e4:	54d1      	strb	r1, [r2, r3]
 80032e6:	e000      	b.n	80032ea <ssd1306_DrawPixel+0xae>
        return;
 80032e8:	bf00      	nop
    }
}
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	20000634 	.word	0x20000634
 80032f8:	20000234 	.word	0x20000234

080032fc <ssd1306_DrawBitmap>:

// Draw a 128x64 bitmap image
// pBitmap     => Pointer to the stored byte array (size = 1024) of the image. 
// Convesion done here: https://javl.github.io/image2cpp/
void ssd1306_DrawBitmap(const unsigned char * pBitmap){
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b088      	sub	sp, #32
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 1024; i++){
 8003304:	2300      	movs	r3, #0
 8003306:	61fb      	str	r3, [r7, #28]
 8003308:	e037      	b.n	800337a <ssd1306_DrawBitmap+0x7e>
			// Extract each byte
			unsigned char byte = pBitmap[i];
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	4413      	add	r3, r2
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	75fb      	strb	r3, [r7, #23]
				
			for(int k = 0; k < 8; k++){
 8003314:	2300      	movs	r3, #0
 8003316:	61bb      	str	r3, [r7, #24]
 8003318:	e029      	b.n	800336e <ssd1306_DrawBitmap+0x72>
				unsigned char pixel = (byte >> (7-k)) & 0x01;
 800331a:	7dfa      	ldrb	r2, [r7, #23]
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	f1c3 0307 	rsb	r3, r3, #7
 8003322:	fa42 f303 	asr.w	r3, r2, r3
 8003326:	b2db      	uxtb	r3, r3
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	75bb      	strb	r3, [r7, #22]
				unsigned int x = (i*8 + k) % 128;
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	00da      	lsls	r2, r3, #3
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	4413      	add	r3, r2
 8003336:	425a      	negs	r2, r3
 8003338:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800333c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003340:	bf58      	it	pl
 8003342:	4253      	negpl	r3, r2
 8003344:	613b      	str	r3, [r7, #16]
				unsigned int y = (i*8 + k)/128;
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	00da      	lsls	r2, r3, #3
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	4413      	add	r3, r2
 800334e:	2b00      	cmp	r3, #0
 8003350:	da00      	bge.n	8003354 <ssd1306_DrawBitmap+0x58>
 8003352:	337f      	adds	r3, #127	; 0x7f
 8003354:	11db      	asrs	r3, r3, #7
 8003356:	60fb      	str	r3, [r7, #12]
				ssd1306_DrawPixel(x, y, (SSD1306_COLOR) pixel);
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	b2db      	uxtb	r3, r3
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	b2d1      	uxtb	r1, r2
 8003360:	7dba      	ldrb	r2, [r7, #22]
 8003362:	4618      	mov	r0, r3
 8003364:	f7ff ff6a 	bl	800323c <ssd1306_DrawPixel>
			for(int k = 0; k < 8; k++){
 8003368:	69bb      	ldr	r3, [r7, #24]
 800336a:	3301      	adds	r3, #1
 800336c:	61bb      	str	r3, [r7, #24]
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	2b07      	cmp	r3, #7
 8003372:	ddd2      	ble.n	800331a <ssd1306_DrawBitmap+0x1e>
	for(int i = 0; i < 1024; i++){
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	3301      	adds	r3, #1
 8003378:	61fb      	str	r3, [r7, #28]
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003380:	dbc3      	blt.n	800330a <ssd1306_DrawBitmap+0xe>
			}//for - k
	}//for - i
}
 8003382:	bf00      	nop
 8003384:	3720      	adds	r7, #32
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
	...

0800338c <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch         => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color     => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 800338c:	b590      	push	{r4, r7, lr}
 800338e:	b089      	sub	sp, #36	; 0x24
 8003390:	af00      	add	r7, sp, #0
 8003392:	4604      	mov	r4, r0
 8003394:	1d38      	adds	r0, r7, #4
 8003396:	e880 0006 	stmia.w	r0, {r1, r2}
 800339a:	461a      	mov	r2, r3
 800339c:	4623      	mov	r3, r4
 800339e:	73fb      	strb	r3, [r7, #15]
 80033a0:	4613      	mov	r3, r2
 80033a2:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80033a4:	4b38      	ldr	r3, [pc, #224]	; (8003488 <ssd1306_WriteChar+0xfc>)
 80033a6:	881b      	ldrh	r3, [r3, #0]
 80033a8:	461a      	mov	r2, r3
 80033aa:	793b      	ldrb	r3, [r7, #4]
 80033ac:	4413      	add	r3, r2
 80033ae:	2b7f      	cmp	r3, #127	; 0x7f
 80033b0:	dc06      	bgt.n	80033c0 <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80033b2:	4b35      	ldr	r3, [pc, #212]	; (8003488 <ssd1306_WriteChar+0xfc>)
 80033b4:	885b      	ldrh	r3, [r3, #2]
 80033b6:	461a      	mov	r2, r3
 80033b8:	797b      	ldrb	r3, [r7, #5]
 80033ba:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80033bc:	2b3f      	cmp	r3, #63	; 0x3f
 80033be:	dd01      	ble.n	80033c4 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 80033c0:	2300      	movs	r3, #0
 80033c2:	e05d      	b.n	8003480 <ssd1306_WriteChar+0xf4>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80033c4:	2300      	movs	r3, #0
 80033c6:	61fb      	str	r3, [r7, #28]
 80033c8:	e04c      	b.n	8003464 <ssd1306_WriteChar+0xd8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	7bfb      	ldrb	r3, [r7, #15]
 80033ce:	3b20      	subs	r3, #32
 80033d0:	7979      	ldrb	r1, [r7, #5]
 80033d2:	fb01 f303 	mul.w	r3, r1, r3
 80033d6:	4619      	mov	r1, r3
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	440b      	add	r3, r1
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	4413      	add	r3, r2
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80033e4:	2300      	movs	r3, #0
 80033e6:	61bb      	str	r3, [r7, #24]
 80033e8:	e034      	b.n	8003454 <ssd1306_WriteChar+0xc8>
            if((b << j) & 0x8000)  {
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d012      	beq.n	8003420 <ssd1306_WriteChar+0x94>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80033fa:	4b23      	ldr	r3, [pc, #140]	; (8003488 <ssd1306_WriteChar+0xfc>)
 80033fc:	881b      	ldrh	r3, [r3, #0]
 80033fe:	b2da      	uxtb	r2, r3
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	4413      	add	r3, r2
 8003406:	b2d8      	uxtb	r0, r3
 8003408:	4b1f      	ldr	r3, [pc, #124]	; (8003488 <ssd1306_WriteChar+0xfc>)
 800340a:	885b      	ldrh	r3, [r3, #2]
 800340c:	b2da      	uxtb	r2, r3
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	b2db      	uxtb	r3, r3
 8003412:	4413      	add	r3, r2
 8003414:	b2db      	uxtb	r3, r3
 8003416:	7bba      	ldrb	r2, [r7, #14]
 8003418:	4619      	mov	r1, r3
 800341a:	f7ff ff0f 	bl	800323c <ssd1306_DrawPixel>
 800341e:	e016      	b.n	800344e <ssd1306_WriteChar+0xc2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003420:	4b19      	ldr	r3, [pc, #100]	; (8003488 <ssd1306_WriteChar+0xfc>)
 8003422:	881b      	ldrh	r3, [r3, #0]
 8003424:	b2da      	uxtb	r2, r3
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	4413      	add	r3, r2
 800342c:	b2d8      	uxtb	r0, r3
 800342e:	4b16      	ldr	r3, [pc, #88]	; (8003488 <ssd1306_WriteChar+0xfc>)
 8003430:	885b      	ldrh	r3, [r3, #2]
 8003432:	b2da      	uxtb	r2, r3
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	b2db      	uxtb	r3, r3
 8003438:	4413      	add	r3, r2
 800343a:	b2d9      	uxtb	r1, r3
 800343c:	7bbb      	ldrb	r3, [r7, #14]
 800343e:	2b00      	cmp	r3, #0
 8003440:	bf0c      	ite	eq
 8003442:	2301      	moveq	r3, #1
 8003444:	2300      	movne	r3, #0
 8003446:	b2db      	uxtb	r3, r3
 8003448:	461a      	mov	r2, r3
 800344a:	f7ff fef7 	bl	800323c <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	3301      	adds	r3, #1
 8003452:	61bb      	str	r3, [r7, #24]
 8003454:	793b      	ldrb	r3, [r7, #4]
 8003456:	461a      	mov	r2, r3
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	4293      	cmp	r3, r2
 800345c:	d3c5      	bcc.n	80033ea <ssd1306_WriteChar+0x5e>
    for(i = 0; i < Font.FontHeight; i++) {
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	3301      	adds	r3, #1
 8003462:	61fb      	str	r3, [r7, #28]
 8003464:	797b      	ldrb	r3, [r7, #5]
 8003466:	461a      	mov	r2, r3
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	4293      	cmp	r3, r2
 800346c:	d3ad      	bcc.n	80033ca <ssd1306_WriteChar+0x3e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800346e:	4b06      	ldr	r3, [pc, #24]	; (8003488 <ssd1306_WriteChar+0xfc>)
 8003470:	881a      	ldrh	r2, [r3, #0]
 8003472:	793b      	ldrb	r3, [r7, #4]
 8003474:	b29b      	uxth	r3, r3
 8003476:	4413      	add	r3, r2
 8003478:	b29a      	uxth	r2, r3
 800347a:	4b03      	ldr	r3, [pc, #12]	; (8003488 <ssd1306_WriteChar+0xfc>)
 800347c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800347e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003480:	4618      	mov	r0, r3
 8003482:	3724      	adds	r7, #36	; 0x24
 8003484:	46bd      	mov	sp, r7
 8003486:	bd90      	pop	{r4, r7, pc}
 8003488:	20000634 	.word	0x20000634

0800348c <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	1d38      	adds	r0, r7, #4
 8003496:	e880 0006 	stmia.w	r0, {r1, r2}
 800349a:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 800349c:	e012      	b.n	80034c4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	7818      	ldrb	r0, [r3, #0]
 80034a2:	78fb      	ldrb	r3, [r7, #3]
 80034a4:	1d3a      	adds	r2, r7, #4
 80034a6:	ca06      	ldmia	r2, {r1, r2}
 80034a8:	f7ff ff70 	bl	800338c <ssd1306_WriteChar>
 80034ac:	4603      	mov	r3, r0
 80034ae:	461a      	mov	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d002      	beq.n	80034be <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	e008      	b.n	80034d0 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	3301      	adds	r3, #1
 80034c2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d1e8      	bne.n	800349e <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	781b      	ldrb	r3, [r3, #0]
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3710      	adds	r7, #16
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	4603      	mov	r3, r0
 80034e0:	460a      	mov	r2, r1
 80034e2:	71fb      	strb	r3, [r7, #7]
 80034e4:	4613      	mov	r3, r2
 80034e6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80034e8:	79fb      	ldrb	r3, [r7, #7]
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	4b05      	ldr	r3, [pc, #20]	; (8003504 <ssd1306_SetCursor+0x2c>)
 80034ee:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80034f0:	79bb      	ldrb	r3, [r7, #6]
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	4b03      	ldr	r3, [pc, #12]	; (8003504 <ssd1306_SetCursor+0x2c>)
 80034f6:	805a      	strh	r2, [r3, #2]
}
 80034f8:	bf00      	nop
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	20000634 	.word	0x20000634

08003508 <init_voltmeter>:
#define NR 2					// Number of ADC channels

uint8_t adc_raw[NR*SAMPLES];																	// Array for raw adc samples
uint8_t nr_indices = (sizeof(adc_raw) / sizeof(adc_raw[0]));	// Number or indices in the raw adc array

void init_voltmeter(void){
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_raw, nr_indices);
 800350c:	4b04      	ldr	r3, [pc, #16]	; (8003520 <init_voltmeter+0x18>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	461a      	mov	r2, r3
 8003512:	4904      	ldr	r1, [pc, #16]	; (8003524 <init_voltmeter+0x1c>)
 8003514:	4804      	ldr	r0, [pc, #16]	; (8003528 <init_voltmeter+0x20>)
 8003516:	f000 fd65 	bl	8003fe4 <HAL_ADC_Start_DMA>
}
 800351a:	bf00      	nop
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	2000001c 	.word	0x2000001c
 8003524:	20000af4 	.word	0x20000af4
 8003528:	200007a4 	.word	0x200007a4

0800352c <adc_average>:

int cmpfunc(const void * a, const void * b) {
   return ( *(int*)a - *(int*)b );
}

uint8_t adc_average(uint8_t index){
 800352c:	b480      	push	{r7}
 800352e:	b087      	sub	sp, #28
 8003530:	af00      	add	r7, sp, #0
 8003532:	4603      	mov	r3, r0
 8003534:	71fb      	strb	r3, [r7, #7]
	// This can be improved by sorting raw values first and then removing a couple of the highest and lowest readings
	// However after inspection the ADC values seem very stable and this is not needed.
	uint8_t average = 0;
 8003536:	2300      	movs	r3, #0
 8003538:	73fb      	strb	r3, [r7, #15]
	uint32_t sum = 0;
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]

	for(int i = index; i < NR*SAMPLES; i += NR){
 800353e:	79fb      	ldrb	r3, [r7, #7]
 8003540:	613b      	str	r3, [r7, #16]
 8003542:	e00a      	b.n	800355a <adc_average+0x2e>
		sum += adc_raw[i];
 8003544:	4a0b      	ldr	r2, [pc, #44]	; (8003574 <adc_average+0x48>)
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	4413      	add	r3, r2
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	461a      	mov	r2, r3
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	4413      	add	r3, r2
 8003552:	617b      	str	r3, [r7, #20]
	for(int i = index; i < NR*SAMPLES; i += NR){
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	3302      	adds	r3, #2
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	2b1f      	cmp	r3, #31
 800355e:	ddf1      	ble.n	8003544 <adc_average+0x18>
	}

	average = sum / SAMPLES;
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	091b      	lsrs	r3, r3, #4
 8003564:	73fb      	strb	r3, [r7, #15]
	return average;
 8003566:	7bfb      	ldrb	r3, [r7, #15]
}
 8003568:	4618      	mov	r0, r3
 800356a:	371c      	adds	r7, #28
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr
 8003574:	20000af4 	.word	0x20000af4

08003578 <adc_to_voltage>:


float adc_to_voltage(uint8_t adc_value, uint32_t R1, uint32_t R2){
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	4603      	mov	r3, r0
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
 8003584:	73fb      	strb	r3, [r7, #15]
	//1. Calculate the voltage between R2 and ground (V_out), (reading / resolution) * V_ref
	//2. Calculate actual voltage (V_in) with the voltage divider. (V_out = V_in * R2/(R1 + R2) or (V_in = V_out * (R1 + R2) / R2
	return (adc_value / 256.0f) * 3.3f * (R1 + R2) / (float)R2;
 8003586:	7bfb      	ldrb	r3, [r7, #15]
 8003588:	ee07 3a90 	vmov	s15, r3
 800358c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003590:	eddf 6a10 	vldr	s13, [pc, #64]	; 80035d4 <adc_to_voltage+0x5c>
 8003594:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003598:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80035d8 <adc_to_voltage+0x60>
 800359c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4413      	add	r3, r2
 80035a6:	ee07 3a90 	vmov	s15, r3
 80035aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	ee07 3a90 	vmov	s15, r3
 80035b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035bc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80035c0:	eef0 7a66 	vmov.f32	s15, s13

}
 80035c4:	eeb0 0a67 	vmov.f32	s0, s15
 80035c8:	3714      	adds	r7, #20
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	43800000 	.word	0x43800000
 80035d8:	40533333 	.word	0x40533333

080035dc <GET_voltage_battery>:


float GET_voltage_battery(void){
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
	return adc_to_voltage(adc_average(1), 20000, 10000);
 80035e0:	2001      	movs	r0, #1
 80035e2:	f7ff ffa3 	bl	800352c <adc_average>
 80035e6:	4603      	mov	r3, r0
 80035e8:	f242 7210 	movw	r2, #10000	; 0x2710
 80035ec:	f644 6120 	movw	r1, #20000	; 0x4e20
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff ffc1 	bl	8003578 <adc_to_voltage>
 80035f6:	eef0 7a40 	vmov.f32	s15, s0
}
 80035fa:	eeb0 0a67 	vmov.f32	s0, s15
 80035fe:	bd80      	pop	{r7, pc}

08003600 <GET_voltage_boost>:


float GET_voltage_boost(void){
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
	return adc_to_voltage(adc_average(0), 62000, 10000);
 8003604:	2000      	movs	r0, #0
 8003606:	f7ff ff91 	bl	800352c <adc_average>
 800360a:	4603      	mov	r3, r0
 800360c:	f242 7210 	movw	r2, #10000	; 0x2710
 8003610:	f24f 2130 	movw	r1, #62000	; 0xf230
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff ffaf 	bl	8003578 <adc_to_voltage>
 800361a:	eef0 7a40 	vmov.f32	s15, s0

}
 800361e:	eeb0 0a67 	vmov.f32	s0, s15
 8003622:	bd80      	pop	{r7, pc}

08003624 <init_xline>:

/**
 * @brief Initialize xline sensors.
 * 
 */
void init_xline(uint32_t *arr){
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
	xline_reset_calibration();
 800362c:	f000 f91a 	bl	8003864 <xline_reset_calibration>
}
 8003630:	bf00      	nop
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <xline_calibrate>:
 * Reads the sensors 10 times and uses the results for calibration. The sensor values are not returned; instead, the maximum and minimum values 
 * found over time are stored internally and used for the xline_read_calibrated() method.
 * 
 * In order to calibrate, call this function repeatadly under a couple seconds (~5s) when moving the sensor over a line. 
 */
void xline_calibrate(){
 8003638:	b580      	push	{r7, lr}
 800363a:	b0b2      	sub	sp, #200	; 0xc8
 800363c:	af00      	add	r7, sp, #0
	uint32_t sensor_values[_num_sensors] = {0};
 800363e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8003642:	2240      	movs	r2, #64	; 0x40
 8003644:	2100      	movs	r1, #0
 8003646:	4618      	mov	r0, r3
 8003648:	f004 fb7a 	bl	8007d40 <memset>
	uint32_t max_sensor_values[_num_sensors] = {0};
 800364c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003650:	2240      	movs	r2, #64	; 0x40
 8003652:	2100      	movs	r1, #0
 8003654:	4618      	mov	r0, r3
 8003656:	f004 fb73 	bl	8007d40 <memset>
	uint32_t min_sensor_values[_num_sensors] = {0};
 800365a:	1d3b      	adds	r3, r7, #4
 800365c:	2240      	movs	r2, #64	; 0x40
 800365e:	2100      	movs	r1, #0
 8003660:	4618      	mov	r0, r3
 8003662:	f004 fb6d 	bl	8007d40 <memset>

    
	for(uint8_t j = 0; j < 10; j++){
 8003666:	2300      	movs	r3, #0
 8003668:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800366c:	e062      	b.n	8003734 <xline_calibrate+0xfc>
		xline_read(sensor_values);
 800366e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8003672:	4618      	mov	r0, r3
 8003674:	f000 f918 	bl	80038a8 <xline_read>

		for(uint8_t i = 0; i < _num_sensors; i++){
 8003678:	2300      	movs	r3, #0
 800367a:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
 800367e:	e050      	b.n	8003722 <xline_calibrate+0xea>
			// set the min we found THIS time
			if(j == 0 || min_sensor_values[i] > sensor_values[i])
 8003680:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8003684:	2b00      	cmp	r3, #0
 8003686:	d011      	beq.n	80036ac <xline_calibrate+0x74>
 8003688:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8003692:	4413      	add	r3, r2
 8003694:	f853 2cc4 	ldr.w	r2, [r3, #-196]
 8003698:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 80036a2:	440b      	add	r3, r1
 80036a4:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d90f      	bls.n	80036cc <xline_calibrate+0x94>
				min_sensor_values[i] = sensor_values[i];
 80036ac:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 80036b0:	f897 10c6 	ldrb.w	r1, [r7, #198]	; 0xc6
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 80036ba:	4413      	add	r3, r2
 80036bc:	f853 2c44 	ldr.w	r2, [r3, #-68]
 80036c0:	008b      	lsls	r3, r1, #2
 80036c2:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 80036c6:	440b      	add	r3, r1
 80036c8:	f843 2cc4 	str.w	r2, [r3, #-196]

			// set the max we found THIS time
			if(j == 0 || max_sensor_values[i] < sensor_values[i])
 80036cc:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d011      	beq.n	80036f8 <xline_calibrate+0xc0>
 80036d4:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 80036de:	4413      	add	r3, r2
 80036e0:	f853 2c84 	ldr.w	r2, [r3, #-132]
 80036e4:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 80036ee:	440b      	add	r3, r1
 80036f0:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d20f      	bcs.n	8003718 <xline_calibrate+0xe0>
				max_sensor_values[i] = sensor_values[i];
 80036f8:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 80036fc:	f897 10c6 	ldrb.w	r1, [r7, #198]	; 0xc6
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8003706:	4413      	add	r3, r2
 8003708:	f853 2c44 	ldr.w	r2, [r3, #-68]
 800370c:	008b      	lsls	r3, r1, #2
 800370e:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 8003712:	440b      	add	r3, r1
 8003714:	f843 2c84 	str.w	r2, [r3, #-132]
		for(uint8_t i = 0; i < _num_sensors; i++){
 8003718:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800371c:	3301      	adds	r3, #1
 800371e:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
 8003722:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 8003726:	2b0f      	cmp	r3, #15
 8003728:	d9aa      	bls.n	8003680 <xline_calibrate+0x48>
	for(uint8_t j = 0; j < 10; j++){
 800372a:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800372e:	3301      	adds	r3, #1
 8003730:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 8003734:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8003738:	2b09      	cmp	r3, #9
 800373a:	d998      	bls.n	800366e <xline_calibrate+0x36>
		}
	}

	// Save the min and max calibration values
	for(uint8_t i = 0 ; i < _num_sensors; i++){
 800373c:	2300      	movs	r3, #0
 800373e:	f887 30c5 	strb.w	r3, [r7, #197]	; 0xc5
 8003742:	e03c      	b.n	80037be <xline_calibrate+0x186>
		if(min_sensor_values[i] > calibrated_max[i])
 8003744:	f897 30c5 	ldrb.w	r3, [r7, #197]	; 0xc5
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800374e:	4413      	add	r3, r2
 8003750:	f853 2cc4 	ldr.w	r2, [r3, #-196]
 8003754:	f897 30c5 	ldrb.w	r3, [r7, #197]	; 0xc5
 8003758:	491d      	ldr	r1, [pc, #116]	; (80037d0 <xline_calibrate+0x198>)
 800375a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800375e:	429a      	cmp	r2, r3
 8003760:	d90c      	bls.n	800377c <xline_calibrate+0x144>
			calibrated_max[i] = min_sensor_values[i];
 8003762:	f897 30c5 	ldrb.w	r3, [r7, #197]	; 0xc5
 8003766:	f897 20c5 	ldrb.w	r2, [r7, #197]	; 0xc5
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 8003770:	440b      	add	r3, r1
 8003772:	f853 3cc4 	ldr.w	r3, [r3, #-196]
 8003776:	4916      	ldr	r1, [pc, #88]	; (80037d0 <xline_calibrate+0x198>)
 8003778:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

		if(max_sensor_values[i] < calibrated_min[i])
 800377c:	f897 30c5 	ldrb.w	r3, [r7, #197]	; 0xc5
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8003786:	4413      	add	r3, r2
 8003788:	f853 2c84 	ldr.w	r2, [r3, #-132]
 800378c:	f897 30c5 	ldrb.w	r3, [r7, #197]	; 0xc5
 8003790:	4910      	ldr	r1, [pc, #64]	; (80037d4 <xline_calibrate+0x19c>)
 8003792:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003796:	429a      	cmp	r2, r3
 8003798:	d20c      	bcs.n	80037b4 <xline_calibrate+0x17c>
			calibrated_min[i] = max_sensor_values[i];
 800379a:	f897 30c5 	ldrb.w	r3, [r7, #197]	; 0xc5
 800379e:	f897 20c5 	ldrb.w	r2, [r7, #197]	; 0xc5
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 80037a8:	440b      	add	r3, r1
 80037aa:	f853 3c84 	ldr.w	r3, [r3, #-132]
 80037ae:	4909      	ldr	r1, [pc, #36]	; (80037d4 <xline_calibrate+0x19c>)
 80037b0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	for(uint8_t i = 0 ; i < _num_sensors; i++){
 80037b4:	f897 30c5 	ldrb.w	r3, [r7, #197]	; 0xc5
 80037b8:	3301      	adds	r3, #1
 80037ba:	f887 30c5 	strb.w	r3, [r7, #197]	; 0xc5
 80037be:	f897 30c5 	ldrb.w	r3, [r7, #197]	; 0xc5
 80037c2:	2b0f      	cmp	r3, #15
 80037c4:	d9be      	bls.n	8003744 <xline_calibrate+0x10c>
	}
}
 80037c6:	bf00      	nop
 80037c8:	37c8      	adds	r7, #200	; 0xc8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	20000b54 	.word	0x20000b54
 80037d4:	20000b94 	.word	0x20000b94

080037d8 <xline_calibration_sequence>:
 * @brief Runs full 5s calibration sequence and print result
 *
 * Calibrates be successively calling xline_calibrate over a 5s period
 * Then prints all min/max recorded values for the user.
 */
void xline_calibration_sequence(){
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
	printf("============ CALIBRATING XLINE ==============\r\n");
 80037de:	481a      	ldr	r0, [pc, #104]	; (8003848 <xline_calibration_sequence+0x70>)
 80037e0:	f004 ff86 	bl	80086f0 <puts>
	printf("\t - Calibrating over 5S\r\n");
 80037e4:	4819      	ldr	r0, [pc, #100]	; (800384c <xline_calibration_sequence+0x74>)
 80037e6:	f004 ff83 	bl	80086f0 <puts>
	printf("\t - Move the sensor over the line back and forth with a reasonable speed.\r\n");
 80037ea:	4819      	ldr	r0, [pc, #100]	; (8003850 <xline_calibration_sequence+0x78>)
 80037ec:	f004 ff80 	bl	80086f0 <puts>
	for(uint8_t i = 0; i < 100; i++){
 80037f0:	2300      	movs	r3, #0
 80037f2:	71fb      	strb	r3, [r7, #7]
 80037f4:	e007      	b.n	8003806 <xline_calibration_sequence+0x2e>
		xline_calibrate();
 80037f6:	f7ff ff1f 	bl	8003638 <xline_calibrate>
		HAL_Delay(50);
 80037fa:	2032      	movs	r0, #50	; 0x32
 80037fc:	f000 fa0e 	bl	8003c1c <HAL_Delay>
	for(uint8_t i = 0; i < 100; i++){
 8003800:	79fb      	ldrb	r3, [r7, #7]
 8003802:	3301      	adds	r3, #1
 8003804:	71fb      	strb	r3, [r7, #7]
 8003806:	79fb      	ldrb	r3, [r7, #7]
 8003808:	2b63      	cmp	r3, #99	; 0x63
 800380a:	d9f4      	bls.n	80037f6 <xline_calibration_sequence+0x1e>
	}
	printf("================ CALIBRATION COMPLETE =============\r\n");
 800380c:	4811      	ldr	r0, [pc, #68]	; (8003854 <xline_calibration_sequence+0x7c>)
 800380e:	f004 ff6f 	bl	80086f0 <puts>
	for(uint8_t i = 0; i < 16; i++){
 8003812:	2300      	movs	r3, #0
 8003814:	71bb      	strb	r3, [r7, #6]
 8003816:	e00f      	b.n	8003838 <xline_calibration_sequence+0x60>
			printf("Sensor %d: \r\n\t min: %lu\r\n\t max: %lu\r\n", i, calibrated_min[i], calibrated_max[i]);
 8003818:	79b9      	ldrb	r1, [r7, #6]
 800381a:	79bb      	ldrb	r3, [r7, #6]
 800381c:	4a0e      	ldr	r2, [pc, #56]	; (8003858 <xline_calibration_sequence+0x80>)
 800381e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003822:	79bb      	ldrb	r3, [r7, #6]
 8003824:	4a0d      	ldr	r2, [pc, #52]	; (800385c <xline_calibration_sequence+0x84>)
 8003826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800382a:	4602      	mov	r2, r0
 800382c:	480c      	ldr	r0, [pc, #48]	; (8003860 <xline_calibration_sequence+0x88>)
 800382e:	f004 feeb 	bl	8008608 <iprintf>
	for(uint8_t i = 0; i < 16; i++){
 8003832:	79bb      	ldrb	r3, [r7, #6]
 8003834:	3301      	adds	r3, #1
 8003836:	71bb      	strb	r3, [r7, #6]
 8003838:	79bb      	ldrb	r3, [r7, #6]
 800383a:	2b0f      	cmp	r3, #15
 800383c:	d9ec      	bls.n	8003818 <xline_calibration_sequence+0x40>
	}
}
 800383e:	bf00      	nop
 8003840:	3708      	adds	r7, #8
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	0800aa70 	.word	0x0800aa70
 800384c:	0800aaa0 	.word	0x0800aaa0
 8003850:	0800aabc 	.word	0x0800aabc
 8003854:	0800ab08 	.word	0x0800ab08
 8003858:	20000b94 	.word	0x20000b94
 800385c:	20000b54 	.word	0x20000b54
 8003860:	0800ab40 	.word	0x0800ab40

08003864 <xline_reset_calibration>:

/**
 * @brief Reset calibration values.
 * 
 */
void xline_reset_calibration(){
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
    for(uint8_t i = 0 ; i < _num_sensors; i++){
 800386a:	2300      	movs	r3, #0
 800386c:	71fb      	strb	r3, [r7, #7]
 800386e:	e00d      	b.n	800388c <xline_reset_calibration+0x28>
        calibrated_min[i] = 1023;
 8003870:	79fb      	ldrb	r3, [r7, #7]
 8003872:	4a0b      	ldr	r2, [pc, #44]	; (80038a0 <xline_reset_calibration+0x3c>)
 8003874:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003878:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        calibrated_max[i] = 0;
 800387c:	79fb      	ldrb	r3, [r7, #7]
 800387e:	4a09      	ldr	r2, [pc, #36]	; (80038a4 <xline_reset_calibration+0x40>)
 8003880:	2100      	movs	r1, #0
 8003882:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(uint8_t i = 0 ; i < _num_sensors; i++){
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	3301      	adds	r3, #1
 800388a:	71fb      	strb	r3, [r7, #7]
 800388c:	79fb      	ldrb	r3, [r7, #7]
 800388e:	2b0f      	cmp	r3, #15
 8003890:	d9ee      	bls.n	8003870 <xline_reset_calibration+0xc>
    }
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	20000b94 	.word	0x20000b94
 80038a4:	20000b54 	.word	0x20000b54

080038a8 <xline_read>:
/**
 * @brief Read all sensors and store raw values in supplied array.
 * 
 * @param sensor_values Array to store values. The size needs to be equal or bigger than number of sensors.
 */
void xline_read(uint32_t *sensor_values){
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
    // Reset old values
    for(uint8_t i = 0 ; i < _num_sensors; i++){
 80038b0:	2300      	movs	r3, #0
 80038b2:	73fb      	strb	r3, [r7, #15]
 80038b4:	e008      	b.n	80038c8 <xline_read+0x20>
        sensor_values[i] = 0;
 80038b6:	7bfb      	ldrb	r3, [r7, #15]
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	4413      	add	r3, r2
 80038be:	2200      	movs	r2, #0
 80038c0:	601a      	str	r2, [r3, #0]
    for(uint8_t i = 0 ; i < _num_sensors; i++){
 80038c2:	7bfb      	ldrb	r3, [r7, #15]
 80038c4:	3301      	adds	r3, #1
 80038c6:	73fb      	strb	r3, [r7, #15]
 80038c8:	7bfb      	ldrb	r3, [r7, #15]
 80038ca:	2b0f      	cmp	r3, #15
 80038cc:	d9f3      	bls.n	80038b6 <xline_read+0xe>
    }


	for(uint8_t i = 0 ; i < _num_sensors; i++){
 80038ce:	2300      	movs	r3, #0
 80038d0:	73bb      	strb	r3, [r7, #14]
 80038d2:	e01a      	b.n	800390a <xline_read+0x62>
		xline_mux_select(i);
 80038d4:	7bbb      	ldrb	r3, [r7, #14]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 f8c0 	bl	8003a5c <xline_mux_select>
       
		HAL_ADC_Start(&hadc2);
 80038dc:	480e      	ldr	r0, [pc, #56]	; (8003918 <xline_read+0x70>)
 80038de:	f000 fa03 	bl	8003ce8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, 5);
 80038e2:	2105      	movs	r1, #5
 80038e4:	480c      	ldr	r0, [pc, #48]	; (8003918 <xline_read+0x70>)
 80038e6:	f000 faf8 	bl	8003eda <HAL_ADC_PollForConversion>
		uint32_t raw = HAL_ADC_GetValue(&hadc2);
 80038ea:	480b      	ldr	r0, [pc, #44]	; (8003918 <xline_read+0x70>)
 80038ec:	f000 fc6c 	bl	80041c8 <HAL_ADC_GetValue>
 80038f0:	60b8      	str	r0, [r7, #8]
		sensor_values[i] = raw;
 80038f2:	7bbb      	ldrb	r3, [r7, #14]
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	4413      	add	r3, r2
 80038fa:	68ba      	ldr	r2, [r7, #8]
 80038fc:	601a      	str	r2, [r3, #0]
		HAL_ADC_Stop(&hadc2);
 80038fe:	4806      	ldr	r0, [pc, #24]	; (8003918 <xline_read+0x70>)
 8003900:	f000 fab8 	bl	8003e74 <HAL_ADC_Stop>
	for(uint8_t i = 0 ; i < _num_sensors; i++){
 8003904:	7bbb      	ldrb	r3, [r7, #14]
 8003906:	3301      	adds	r3, #1
 8003908:	73bb      	strb	r3, [r7, #14]
 800390a:	7bbb      	ldrb	r3, [r7, #14]
 800390c:	2b0f      	cmp	r3, #15
 800390e:	d9e1      	bls.n	80038d4 <xline_read+0x2c>
	}
}
 8003910:	bf00      	nop
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	200006dc 	.word	0x200006dc

0800391c <xline_read_calibrated>:
 * corresponds to the maximum value.  Calibration values are
 * stored separately for each sensor, so that differences in the
 * sensors are accounted for automatically.
 * @param sensor_values Array to store values.
 */
void xline_read_calibrated(uint32_t *sensor_values){
 800391c:	b580      	push	{r7, lr}
 800391e:	b086      	sub	sp, #24
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
	xline_read(sensor_values);
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f7ff ffbf 	bl	80038a8 <xline_read>

	for(uint8_t i = 0 ; i < _num_sensors; i++){
 800392a:	2300      	movs	r3, #0
 800392c:	75fb      	strb	r3, [r7, #23]
 800392e:	e037      	b.n	80039a0 <xline_read_calibrated+0x84>

		uint32_t denominator = calibrated_max[i] - calibrated_min[i];
 8003930:	7dfb      	ldrb	r3, [r7, #23]
 8003932:	4a1f      	ldr	r2, [pc, #124]	; (80039b0 <xline_read_calibrated+0x94>)
 8003934:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003938:	7dfb      	ldrb	r3, [r7, #23]
 800393a:	491e      	ldr	r1, [pc, #120]	; (80039b4 <xline_read_calibrated+0x98>)
 800393c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	60fb      	str	r3, [r7, #12]

		int x = 0;
 8003944:	2300      	movs	r3, #0
 8003946:	613b      	str	r3, [r7, #16]
		if(denominator != 0)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d012      	beq.n	8003974 <xline_read_calibrated+0x58>
			// Check the real reason for need to cast all to int
			x = ((int)( ((int)sensor_values[i]) - ((int)calibrated_min[i]))) * 1000 / (int)denominator;
 800394e:	7dfb      	ldrb	r3, [r7, #23]
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	4413      	add	r3, r2
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4619      	mov	r1, r3
 800395a:	7dfb      	ldrb	r3, [r7, #23]
 800395c:	4a15      	ldr	r2, [pc, #84]	; (80039b4 <xline_read_calibrated+0x98>)
 800395e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003962:	1acb      	subs	r3, r1, r3
 8003964:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003968:	fb02 f203 	mul.w	r2, r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003972:	613b      	str	r3, [r7, #16]
		if(x < 0)
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	2b00      	cmp	r3, #0
 8003978:	da02      	bge.n	8003980 <xline_read_calibrated+0x64>
			x = 0;
 800397a:	2300      	movs	r3, #0
 800397c:	613b      	str	r3, [r7, #16]
 800397e:	e006      	b.n	800398e <xline_read_calibrated+0x72>
		else if(x > 1000)
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003986:	dd02      	ble.n	800398e <xline_read_calibrated+0x72>
			x = 1000;
 8003988:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800398c:	613b      	str	r3, [r7, #16]
		// Add additional check when sensor is blocked
		sensor_values[i] = x;
 800398e:	7dfb      	ldrb	r3, [r7, #23]
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	4413      	add	r3, r2
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	601a      	str	r2, [r3, #0]
	for(uint8_t i = 0 ; i < _num_sensors; i++){
 800399a:	7dfb      	ldrb	r3, [r7, #23]
 800399c:	3301      	adds	r3, #1
 800399e:	75fb      	strb	r3, [r7, #23]
 80039a0:	7dfb      	ldrb	r3, [r7, #23]
 80039a2:	2b0f      	cmp	r3, #15
 80039a4:	d9c4      	bls.n	8003930 <xline_read_calibrated+0x14>
	}
}
 80039a6:	bf00      	nop
 80039a8:	3718      	adds	r7, #24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	20000b54 	.word	0x20000b54
 80039b4:	20000b94 	.word	0x20000b94

080039b8 <xline_read_line>:
 * 		     value0  +  value1  +  value2 + ...
 * 
 * @param sensor_values 
 * @return int Estimated position
 */
int xline_read_line(uint32_t *sensor_values){
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
	uint8_t i, on_line = 0;
 80039c0:	2300      	movs	r3, #0
 80039c2:	75bb      	strb	r3, [r7, #22]
	unsigned long avg = 0; // weighted total
 80039c4:	2300      	movs	r3, #0
 80039c6:	613b      	str	r3, [r7, #16]
	unsigned int sum = 0; // this is for the denominator which is <= 64000
 80039c8:	2300      	movs	r3, #0
 80039ca:	60fb      	str	r3, [r7, #12]
	static int last_value = 0; // assume initially that the line is left.


	xline_read_calibrated(sensor_values);
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f7ff ffa5 	bl	800391c <xline_read_calibrated>

	for( i = 0; i < _num_sensors; i++) {
 80039d2:	2300      	movs	r3, #0
 80039d4:	75fb      	strb	r3, [r7, #23]
 80039d6:	e020      	b.n	8003a1a <xline_read_line+0x62>
		int value = sensor_values[i];
 80039d8:	7dfb      	ldrb	r3, [r7, #23]
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	4413      	add	r3, r2
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	60bb      	str	r3, [r7, #8]
		//if(white_line)
		//	value = 1000 - value;

		// keep track of whether we see the line at all
		if(value > 200) {
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	2bc8      	cmp	r3, #200	; 0xc8
 80039e8:	dd01      	ble.n	80039ee <xline_read_line+0x36>
			on_line = 1;
 80039ea:	2301      	movs	r3, #1
 80039ec:	75bb      	strb	r3, [r7, #22]
		}
		
		// only average in values that are above a noise threshold
		if(value > 50) {
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	2b32      	cmp	r3, #50	; 0x32
 80039f2:	dd0f      	ble.n	8003a14 <xline_read_line+0x5c>
			avg += (long)(value) * (i * 1000);
 80039f4:	7dfb      	ldrb	r3, [r7, #23]
 80039f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80039fa:	fb02 f303 	mul.w	r3, r2, r3
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	fb02 f303 	mul.w	r3, r2, r3
 8003a04:	461a      	mov	r2, r3
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	4413      	add	r3, r2
 8003a0a:	613b      	str	r3, [r7, #16]
			sum += value;
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	4413      	add	r3, r2
 8003a12:	60fb      	str	r3, [r7, #12]
	for( i = 0; i < _num_sensors; i++) {
 8003a14:	7dfb      	ldrb	r3, [r7, #23]
 8003a16:	3301      	adds	r3, #1
 8003a18:	75fb      	strb	r3, [r7, #23]
 8003a1a:	7dfb      	ldrb	r3, [r7, #23]
 8003a1c:	2b0f      	cmp	r3, #15
 8003a1e:	d9db      	bls.n	80039d8 <xline_read_line+0x20>
		}
	}

	if(!on_line)
 8003a20:	7dbb      	ldrb	r3, [r7, #22]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d10a      	bne.n	8003a3c <xline_read_line+0x84>
	{
		// If it last read to the left of center, return 0.
		if(last_value < (_num_sensors - 1) *1000 /2)
 8003a26:	4b0c      	ldr	r3, [pc, #48]	; (8003a58 <xline_read_line+0xa0>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f641 524b 	movw	r2, #7499	; 0x1d4b
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	dc01      	bgt.n	8003a36 <xline_read_line+0x7e>
			return 0;
 8003a32:	2300      	movs	r3, #0
 8003a34:	e00b      	b.n	8003a4e <xline_read_line+0x96>
		
		// If it last read to the right of center, return the max.
		else
			return (_num_sensors - 1)*1000;
 8003a36:	f643 2398 	movw	r3, #15000	; 0x3a98
 8003a3a:	e008      	b.n	8003a4e <xline_read_line+0x96>

	}

	last_value = avg/sum;
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a44:	461a      	mov	r2, r3
 8003a46:	4b04      	ldr	r3, [pc, #16]	; (8003a58 <xline_read_line+0xa0>)
 8003a48:	601a      	str	r2, [r3, #0]

	return last_value;
 8003a4a:	4b03      	ldr	r3, [pc, #12]	; (8003a58 <xline_read_line+0xa0>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
	

};
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3718      	adds	r7, #24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	2000063c 	.word	0x2000063c

08003a5c <xline_mux_select>:
/**
 * @brief Selecting which sensor to read from via the MUX. (Multiplexer)
 * 
 * @param sensor_n Sensor to active.
 */
void xline_mux_select(uint8_t sensor){
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(MUX0_GPIO_Port, MUX0_Pin, (sensor & 0b1) > 0);
 8003a66:	79fb      	ldrb	r3, [r7, #7]
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	bfcc      	ite	gt
 8003a70:	2301      	movgt	r3, #1
 8003a72:	2300      	movle	r3, #0
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	461a      	mov	r2, r3
 8003a78:	2101      	movs	r1, #1
 8003a7a:	4817      	ldr	r0, [pc, #92]	; (8003ad8 <xline_mux_select+0x7c>)
 8003a7c:	f001 fca2 	bl	80053c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX1_GPIO_Port, MUX1_Pin, (sensor & 0b10) > 0);
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	bfcc      	ite	gt
 8003a8a:	2301      	movgt	r3, #1
 8003a8c:	2300      	movle	r3, #0
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	461a      	mov	r2, r3
 8003a92:	2120      	movs	r1, #32
 8003a94:	4811      	ldr	r0, [pc, #68]	; (8003adc <xline_mux_select+0x80>)
 8003a96:	f001 fc95 	bl	80053c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX2_GPIO_Port, MUX2_Pin, (sensor & 0b100) > 0);
 8003a9a:	79fb      	ldrb	r3, [r7, #7]
 8003a9c:	f003 0304 	and.w	r3, r3, #4
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	bfcc      	ite	gt
 8003aa4:	2301      	movgt	r3, #1
 8003aa6:	2300      	movle	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	461a      	mov	r2, r3
 8003aac:	2110      	movs	r1, #16
 8003aae:	480b      	ldr	r0, [pc, #44]	; (8003adc <xline_mux_select+0x80>)
 8003ab0:	f001 fc88 	bl	80053c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX3_GPIO_Port, MUX3_Pin, (sensor & 0b1000) > 0);
 8003ab4:	79fb      	ldrb	r3, [r7, #7]
 8003ab6:	f003 0308 	and.w	r3, r3, #8
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	bfcc      	ite	gt
 8003abe:	2301      	movgt	r3, #1
 8003ac0:	2300      	movle	r3, #0
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	2180      	movs	r1, #128	; 0x80
 8003ac8:	4805      	ldr	r0, [pc, #20]	; (8003ae0 <xline_mux_select+0x84>)
 8003aca:	f001 fc7b 	bl	80053c4 <HAL_GPIO_WritePin>
};
 8003ace:	bf00      	nop
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	40020400 	.word	0x40020400
 8003adc:	40020800 	.word	0x40020800
 8003ae0:	40020000 	.word	0x40020000

08003ae4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003ae4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b1c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003ae8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003aea:	e003      	b.n	8003af4 <LoopCopyDataInit>

08003aec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003aec:	4b0c      	ldr	r3, [pc, #48]	; (8003b20 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003aee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003af0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003af2:	3104      	adds	r1, #4

08003af4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003af4:	480b      	ldr	r0, [pc, #44]	; (8003b24 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003af6:	4b0c      	ldr	r3, [pc, #48]	; (8003b28 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003af8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003afa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003afc:	d3f6      	bcc.n	8003aec <CopyDataInit>
  ldr  r2, =_sbss
 8003afe:	4a0b      	ldr	r2, [pc, #44]	; (8003b2c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003b00:	e002      	b.n	8003b08 <LoopFillZerobss>

08003b02 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003b02:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003b04:	f842 3b04 	str.w	r3, [r2], #4

08003b08 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003b08:	4b09      	ldr	r3, [pc, #36]	; (8003b30 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003b0a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003b0c:	d3f9      	bcc.n	8003b02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003b0e:	f7fe fb17 	bl	8002140 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b12:	f004 f8f1 	bl	8007cf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b16:	f7fd fa03 	bl	8000f20 <main>
  bx  lr    
 8003b1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003b1c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003b20:	0800cb20 	.word	0x0800cb20
  ldr  r0, =_sdata
 8003b24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003b28:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 8003b2c:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 8003b30:	20000bdc 	.word	0x20000bdc

08003b34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b34:	e7fe      	b.n	8003b34 <ADC_IRQHandler>
	...

08003b38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b3c:	4b0e      	ldr	r3, [pc, #56]	; (8003b78 <HAL_Init+0x40>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a0d      	ldr	r2, [pc, #52]	; (8003b78 <HAL_Init+0x40>)
 8003b42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b48:	4b0b      	ldr	r3, [pc, #44]	; (8003b78 <HAL_Init+0x40>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a0a      	ldr	r2, [pc, #40]	; (8003b78 <HAL_Init+0x40>)
 8003b4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b54:	4b08      	ldr	r3, [pc, #32]	; (8003b78 <HAL_Init+0x40>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a07      	ldr	r2, [pc, #28]	; (8003b78 <HAL_Init+0x40>)
 8003b5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b60:	2003      	movs	r0, #3
 8003b62:	f000 fecd 	bl	8004900 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b66:	2000      	movs	r0, #0
 8003b68:	f000 f808 	bl	8003b7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b6c:	f7fd febe 	bl	80018ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	40023c00 	.word	0x40023c00

08003b7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b84:	4b12      	ldr	r3, [pc, #72]	; (8003bd0 <HAL_InitTick+0x54>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	4b12      	ldr	r3, [pc, #72]	; (8003bd4 <HAL_InitTick+0x58>)
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b92:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 fee5 	bl	800496a <HAL_SYSTICK_Config>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e00e      	b.n	8003bc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b0f      	cmp	r3, #15
 8003bae:	d80a      	bhi.n	8003bc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb8:	f000 fead 	bl	8004916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003bbc:	4a06      	ldr	r2, [pc, #24]	; (8003bd8 <HAL_InitTick+0x5c>)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	e000      	b.n	8003bc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3708      	adds	r7, #8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	20000000 	.word	0x20000000
 8003bd4:	20000024 	.word	0x20000024
 8003bd8:	20000020 	.word	0x20000020

08003bdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003be0:	4b06      	ldr	r3, [pc, #24]	; (8003bfc <HAL_IncTick+0x20>)
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	461a      	mov	r2, r3
 8003be6:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <HAL_IncTick+0x24>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4413      	add	r3, r2
 8003bec:	4a04      	ldr	r2, [pc, #16]	; (8003c00 <HAL_IncTick+0x24>)
 8003bee:	6013      	str	r3, [r2, #0]
}
 8003bf0:	bf00      	nop
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	20000024 	.word	0x20000024
 8003c00:	20000bd4 	.word	0x20000bd4

08003c04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
  return uwTick;
 8003c08:	4b03      	ldr	r3, [pc, #12]	; (8003c18 <HAL_GetTick+0x14>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20000bd4 	.word	0x20000bd4

08003c1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c24:	f7ff ffee 	bl	8003c04 <HAL_GetTick>
 8003c28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c34:	d005      	beq.n	8003c42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c36:	4b09      	ldr	r3, [pc, #36]	; (8003c5c <HAL_Delay+0x40>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4413      	add	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c42:	bf00      	nop
 8003c44:	f7ff ffde 	bl	8003c04 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d8f7      	bhi.n	8003c44 <HAL_Delay+0x28>
  {
  }
}
 8003c54:	bf00      	nop
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	20000024 	.word	0x20000024

08003c60 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e033      	b.n	8003cde <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d109      	bne.n	8003c92 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f7fd fe5c 	bl	800193c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c96:	f003 0310 	and.w	r3, r3, #16
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d118      	bne.n	8003cd0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003ca6:	f023 0302 	bic.w	r3, r3, #2
 8003caa:	f043 0202 	orr.w	r2, r3, #2
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 fbd6 	bl	8004464 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc2:	f023 0303 	bic.w	r3, r3, #3
 8003cc6:	f043 0201 	orr.w	r2, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	641a      	str	r2, [r3, #64]	; 0x40
 8003cce:	e001      	b.n	8003cd4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
	...

08003ce8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d101      	bne.n	8003d02 <HAL_ADC_Start+0x1a>
 8003cfe:	2302      	movs	r3, #2
 8003d00:	e0a5      	b.n	8003e4e <HAL_ADC_Start+0x166>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d018      	beq.n	8003d4a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689a      	ldr	r2, [r3, #8]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 0201 	orr.w	r2, r2, #1
 8003d26:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003d28:	4b4c      	ldr	r3, [pc, #304]	; (8003e5c <HAL_ADC_Start+0x174>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a4c      	ldr	r2, [pc, #304]	; (8003e60 <HAL_ADC_Start+0x178>)
 8003d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d32:	0c9a      	lsrs	r2, r3, #18
 8003d34:	4613      	mov	r3, r2
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	4413      	add	r3, r2
 8003d3a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003d3c:	e002      	b.n	8003d44 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	3b01      	subs	r3, #1
 8003d42:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1f9      	bne.n	8003d3e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d179      	bne.n	8003e4c <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003d60:	f023 0301 	bic.w	r3, r3, #1
 8003d64:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d007      	beq.n	8003d8a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d82:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d96:	d106      	bne.n	8003da6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d9c:	f023 0206 	bic.w	r2, r3, #6
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	645a      	str	r2, [r3, #68]	; 0x44
 8003da4:	e002      	b.n	8003dac <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003db4:	4b2b      	ldr	r3, [pc, #172]	; (8003e64 <HAL_ADC_Start+0x17c>)
 8003db6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003dc0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f003 031f 	and.w	r3, r3, #31
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d12a      	bne.n	8003e24 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a25      	ldr	r2, [pc, #148]	; (8003e68 <HAL_ADC_Start+0x180>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d015      	beq.n	8003e04 <HAL_ADC_Start+0x11c>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a23      	ldr	r2, [pc, #140]	; (8003e6c <HAL_ADC_Start+0x184>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d105      	bne.n	8003dee <HAL_ADC_Start+0x106>
 8003de2:	4b20      	ldr	r3, [pc, #128]	; (8003e64 <HAL_ADC_Start+0x17c>)
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f003 031f 	and.w	r3, r3, #31
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d00a      	beq.n	8003e04 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a1f      	ldr	r2, [pc, #124]	; (8003e70 <HAL_ADC_Start+0x188>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d129      	bne.n	8003e4c <HAL_ADC_Start+0x164>
 8003df8:	4b1a      	ldr	r3, [pc, #104]	; (8003e64 <HAL_ADC_Start+0x17c>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f003 031f 	and.w	r3, r3, #31
 8003e00:	2b0f      	cmp	r3, #15
 8003e02:	d823      	bhi.n	8003e4c <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d11c      	bne.n	8003e4c <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e20:	609a      	str	r2, [r3, #8]
 8003e22:	e013      	b.n	8003e4c <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a0f      	ldr	r2, [pc, #60]	; (8003e68 <HAL_ADC_Start+0x180>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d10e      	bne.n	8003e4c <HAL_ADC_Start+0x164>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d107      	bne.n	8003e4c <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689a      	ldr	r2, [r3, #8]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e4a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3714      	adds	r7, #20
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	20000000 	.word	0x20000000
 8003e60:	431bde83 	.word	0x431bde83
 8003e64:	40012300 	.word	0x40012300
 8003e68:	40012000 	.word	0x40012000
 8003e6c:	40012100 	.word	0x40012100
 8003e70:	40012200 	.word	0x40012200

08003e74 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d101      	bne.n	8003e8a <HAL_ADC_Stop+0x16>
 8003e86:	2302      	movs	r3, #2
 8003e88:	e021      	b.n	8003ece <HAL_ADC_Stop+0x5a>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	689a      	ldr	r2, [r3, #8]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f022 0201 	bic.w	r2, r2, #1
 8003ea0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f003 0301 	and.w	r3, r3, #1
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d109      	bne.n	8003ec4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003eb8:	f023 0301 	bic.w	r3, r3, #1
 8003ebc:	f043 0201 	orr.w	r2, r3, #1
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr

08003eda <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003eda:	b580      	push	{r7, lr}
 8003edc:	b084      	sub	sp, #16
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
 8003ee2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ef2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ef6:	d113      	bne.n	8003f20 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003f02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f06:	d10b      	bne.n	8003f20 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	f043 0220 	orr.w	r2, r3, #32
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e05c      	b.n	8003fda <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003f20:	f7ff fe70 	bl	8003c04 <HAL_GetTick>
 8003f24:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003f26:	e01a      	b.n	8003f5e <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f2e:	d016      	beq.n	8003f5e <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d007      	beq.n	8003f46 <HAL_ADC_PollForConversion+0x6c>
 8003f36:	f7ff fe65 	bl	8003c04 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	683a      	ldr	r2, [r7, #0]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d20b      	bcs.n	8003f5e <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4a:	f043 0204 	orr.w	r2, r3, #4
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e03d      	b.n	8003fda <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d1dd      	bne.n	8003f28 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f06f 0212 	mvn.w	r2, #18
 8003f74:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d123      	bne.n	8003fd8 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d11f      	bne.n	8003fd8 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d006      	beq.n	8003fb4 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d111      	bne.n	8003fd8 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d105      	bne.n	8003fd8 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd0:	f043 0201 	orr.w	r2, r3, #1
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
	...

08003fe4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b086      	sub	sp, #24
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d101      	bne.n	8004002 <HAL_ADC_Start_DMA+0x1e>
 8003ffe:	2302      	movs	r3, #2
 8004000:	e0cc      	b.n	800419c <HAL_ADC_Start_DMA+0x1b8>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	2b01      	cmp	r3, #1
 8004016:	d018      	beq.n	800404a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	689a      	ldr	r2, [r3, #8]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f042 0201 	orr.w	r2, r2, #1
 8004026:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004028:	4b5e      	ldr	r3, [pc, #376]	; (80041a4 <HAL_ADC_Start_DMA+0x1c0>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a5e      	ldr	r2, [pc, #376]	; (80041a8 <HAL_ADC_Start_DMA+0x1c4>)
 800402e:	fba2 2303 	umull	r2, r3, r2, r3
 8004032:	0c9a      	lsrs	r2, r3, #18
 8004034:	4613      	mov	r3, r2
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	4413      	add	r3, r2
 800403a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800403c:	e002      	b.n	8004044 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	3b01      	subs	r3, #1
 8004042:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f9      	bne.n	800403e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f003 0301 	and.w	r3, r3, #1
 8004054:	2b01      	cmp	r3, #1
 8004056:	f040 80a0 	bne.w	800419a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004062:	f023 0301 	bic.w	r3, r3, #1
 8004066:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004078:	2b00      	cmp	r3, #0
 800407a:	d007      	beq.n	800408c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004080:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004084:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004098:	d106      	bne.n	80040a8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409e:	f023 0206 	bic.w	r2, r3, #6
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	645a      	str	r2, [r3, #68]	; 0x44
 80040a6:	e002      	b.n	80040ae <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80040b6:	4b3d      	ldr	r3, [pc, #244]	; (80041ac <HAL_ADC_Start_DMA+0x1c8>)
 80040b8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040be:	4a3c      	ldr	r2, [pc, #240]	; (80041b0 <HAL_ADC_Start_DMA+0x1cc>)
 80040c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c6:	4a3b      	ldr	r2, [pc, #236]	; (80041b4 <HAL_ADC_Start_DMA+0x1d0>)
 80040c8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ce:	4a3a      	ldr	r2, [pc, #232]	; (80041b8 <HAL_ADC_Start_DMA+0x1d4>)
 80040d0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80040da:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685a      	ldr	r2, [r3, #4]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80040ea:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	689a      	ldr	r2, [r3, #8]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040fa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	334c      	adds	r3, #76	; 0x4c
 8004106:	4619      	mov	r1, r3
 8004108:	68ba      	ldr	r2, [r7, #8]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f000 fce8 	bl	8004ae0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f003 031f 	and.w	r3, r3, #31
 8004118:	2b00      	cmp	r3, #0
 800411a:	d12a      	bne.n	8004172 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a26      	ldr	r2, [pc, #152]	; (80041bc <HAL_ADC_Start_DMA+0x1d8>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d015      	beq.n	8004152 <HAL_ADC_Start_DMA+0x16e>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a25      	ldr	r2, [pc, #148]	; (80041c0 <HAL_ADC_Start_DMA+0x1dc>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d105      	bne.n	800413c <HAL_ADC_Start_DMA+0x158>
 8004130:	4b1e      	ldr	r3, [pc, #120]	; (80041ac <HAL_ADC_Start_DMA+0x1c8>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f003 031f 	and.w	r3, r3, #31
 8004138:	2b00      	cmp	r3, #0
 800413a:	d00a      	beq.n	8004152 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a20      	ldr	r2, [pc, #128]	; (80041c4 <HAL_ADC_Start_DMA+0x1e0>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d129      	bne.n	800419a <HAL_ADC_Start_DMA+0x1b6>
 8004146:	4b19      	ldr	r3, [pc, #100]	; (80041ac <HAL_ADC_Start_DMA+0x1c8>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f003 031f 	and.w	r3, r3, #31
 800414e:	2b0f      	cmp	r3, #15
 8004150:	d823      	bhi.n	800419a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d11c      	bne.n	800419a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800416e:	609a      	str	r2, [r3, #8]
 8004170:	e013      	b.n	800419a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a11      	ldr	r2, [pc, #68]	; (80041bc <HAL_ADC_Start_DMA+0x1d8>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d10e      	bne.n	800419a <HAL_ADC_Start_DMA+0x1b6>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d107      	bne.n	800419a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	689a      	ldr	r2, [r3, #8]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004198:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3718      	adds	r7, #24
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	20000000 	.word	0x20000000
 80041a8:	431bde83 	.word	0x431bde83
 80041ac:	40012300 	.word	0x40012300
 80041b0:	0800465d 	.word	0x0800465d
 80041b4:	08004717 	.word	0x08004717
 80041b8:	08004733 	.word	0x08004733
 80041bc:	40012000 	.word	0x40012000
 80041c0:	40012100 	.word	0x40012100
 80041c4:	40012200 	.word	0x40012200

080041c8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	370c      	adds	r7, #12
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr

080041e2 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80041e2:	b480      	push	{r7}
 80041e4:	b083      	sub	sp, #12
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80041ea:	bf00      	nop
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80041fe:	bf00      	nop
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
	...

08004220 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800422a:	2300      	movs	r3, #0
 800422c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004234:	2b01      	cmp	r3, #1
 8004236:	d101      	bne.n	800423c <HAL_ADC_ConfigChannel+0x1c>
 8004238:	2302      	movs	r3, #2
 800423a:	e105      	b.n	8004448 <HAL_ADC_ConfigChannel+0x228>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b09      	cmp	r3, #9
 800424a:	d925      	bls.n	8004298 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68d9      	ldr	r1, [r3, #12]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	b29b      	uxth	r3, r3
 8004258:	461a      	mov	r2, r3
 800425a:	4613      	mov	r3, r2
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	4413      	add	r3, r2
 8004260:	3b1e      	subs	r3, #30
 8004262:	2207      	movs	r2, #7
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	43da      	mvns	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	400a      	ands	r2, r1
 8004270:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68d9      	ldr	r1, [r3, #12]
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	b29b      	uxth	r3, r3
 8004282:	4618      	mov	r0, r3
 8004284:	4603      	mov	r3, r0
 8004286:	005b      	lsls	r3, r3, #1
 8004288:	4403      	add	r3, r0
 800428a:	3b1e      	subs	r3, #30
 800428c:	409a      	lsls	r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	60da      	str	r2, [r3, #12]
 8004296:	e022      	b.n	80042de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	6919      	ldr	r1, [r3, #16]
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	461a      	mov	r2, r3
 80042a6:	4613      	mov	r3, r2
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	4413      	add	r3, r2
 80042ac:	2207      	movs	r2, #7
 80042ae:	fa02 f303 	lsl.w	r3, r2, r3
 80042b2:	43da      	mvns	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	400a      	ands	r2, r1
 80042ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6919      	ldr	r1, [r3, #16]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	689a      	ldr	r2, [r3, #8]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	4618      	mov	r0, r3
 80042ce:	4603      	mov	r3, r0
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	4403      	add	r3, r0
 80042d4:	409a      	lsls	r2, r3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	430a      	orrs	r2, r1
 80042dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b06      	cmp	r3, #6
 80042e4:	d824      	bhi.n	8004330 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685a      	ldr	r2, [r3, #4]
 80042f0:	4613      	mov	r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4413      	add	r3, r2
 80042f6:	3b05      	subs	r3, #5
 80042f8:	221f      	movs	r2, #31
 80042fa:	fa02 f303 	lsl.w	r3, r2, r3
 80042fe:	43da      	mvns	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	400a      	ands	r2, r1
 8004306:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	b29b      	uxth	r3, r3
 8004314:	4618      	mov	r0, r3
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	4613      	mov	r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	4413      	add	r3, r2
 8004320:	3b05      	subs	r3, #5
 8004322:	fa00 f203 	lsl.w	r2, r0, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	430a      	orrs	r2, r1
 800432c:	635a      	str	r2, [r3, #52]	; 0x34
 800432e:	e04c      	b.n	80043ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	2b0c      	cmp	r3, #12
 8004336:	d824      	bhi.n	8004382 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	685a      	ldr	r2, [r3, #4]
 8004342:	4613      	mov	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	4413      	add	r3, r2
 8004348:	3b23      	subs	r3, #35	; 0x23
 800434a:	221f      	movs	r2, #31
 800434c:	fa02 f303 	lsl.w	r3, r2, r3
 8004350:	43da      	mvns	r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	400a      	ands	r2, r1
 8004358:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	b29b      	uxth	r3, r3
 8004366:	4618      	mov	r0, r3
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	4613      	mov	r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4413      	add	r3, r2
 8004372:	3b23      	subs	r3, #35	; 0x23
 8004374:	fa00 f203 	lsl.w	r2, r0, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	430a      	orrs	r2, r1
 800437e:	631a      	str	r2, [r3, #48]	; 0x30
 8004380:	e023      	b.n	80043ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685a      	ldr	r2, [r3, #4]
 800438c:	4613      	mov	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	4413      	add	r3, r2
 8004392:	3b41      	subs	r3, #65	; 0x41
 8004394:	221f      	movs	r2, #31
 8004396:	fa02 f303 	lsl.w	r3, r2, r3
 800439a:	43da      	mvns	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	400a      	ands	r2, r1
 80043a2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	4618      	mov	r0, r3
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	685a      	ldr	r2, [r3, #4]
 80043b6:	4613      	mov	r3, r2
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	4413      	add	r3, r2
 80043bc:	3b41      	subs	r3, #65	; 0x41
 80043be:	fa00 f203 	lsl.w	r2, r0, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80043ca:	4b22      	ldr	r3, [pc, #136]	; (8004454 <HAL_ADC_ConfigChannel+0x234>)
 80043cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a21      	ldr	r2, [pc, #132]	; (8004458 <HAL_ADC_ConfigChannel+0x238>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d109      	bne.n	80043ec <HAL_ADC_ConfigChannel+0x1cc>
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b12      	cmp	r3, #18
 80043de:	d105      	bne.n	80043ec <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a19      	ldr	r2, [pc, #100]	; (8004458 <HAL_ADC_ConfigChannel+0x238>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d123      	bne.n	800443e <HAL_ADC_ConfigChannel+0x21e>
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b10      	cmp	r3, #16
 80043fc:	d003      	beq.n	8004406 <HAL_ADC_ConfigChannel+0x1e6>
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2b11      	cmp	r3, #17
 8004404:	d11b      	bne.n	800443e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2b10      	cmp	r3, #16
 8004418:	d111      	bne.n	800443e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800441a:	4b10      	ldr	r3, [pc, #64]	; (800445c <HAL_ADC_ConfigChannel+0x23c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a10      	ldr	r2, [pc, #64]	; (8004460 <HAL_ADC_ConfigChannel+0x240>)
 8004420:	fba2 2303 	umull	r2, r3, r2, r3
 8004424:	0c9a      	lsrs	r2, r3, #18
 8004426:	4613      	mov	r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	4413      	add	r3, r2
 800442c:	005b      	lsls	r3, r3, #1
 800442e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004430:	e002      	b.n	8004438 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	3b01      	subs	r3, #1
 8004436:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1f9      	bne.n	8004432 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3714      	adds	r7, #20
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	40012300 	.word	0x40012300
 8004458:	40012000 	.word	0x40012000
 800445c:	20000000 	.word	0x20000000
 8004460:	431bde83 	.word	0x431bde83

08004464 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800446c:	4b79      	ldr	r3, [pc, #484]	; (8004654 <ADC_Init+0x1f0>)
 800446e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	431a      	orrs	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	685a      	ldr	r2, [r3, #4]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004498:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	6859      	ldr	r1, [r3, #4]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	021a      	lsls	r2, r3, #8
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	430a      	orrs	r2, r1
 80044ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	685a      	ldr	r2, [r3, #4]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80044bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6859      	ldr	r1, [r3, #4]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689a      	ldr	r2, [r3, #8]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	430a      	orrs	r2, r1
 80044ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689a      	ldr	r2, [r3, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6899      	ldr	r1, [r3, #8]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	68da      	ldr	r2, [r3, #12]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	430a      	orrs	r2, r1
 80044f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f6:	4a58      	ldr	r2, [pc, #352]	; (8004658 <ADC_Init+0x1f4>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d022      	beq.n	8004542 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	689a      	ldr	r2, [r3, #8]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800450a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6899      	ldr	r1, [r3, #8]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	430a      	orrs	r2, r1
 800451c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	689a      	ldr	r2, [r3, #8]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800452c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6899      	ldr	r1, [r3, #8]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	430a      	orrs	r2, r1
 800453e:	609a      	str	r2, [r3, #8]
 8004540:	e00f      	b.n	8004562 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004550:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	689a      	ldr	r2, [r3, #8]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004560:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f022 0202 	bic.w	r2, r2, #2
 8004570:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6899      	ldr	r1, [r3, #8]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	7e1b      	ldrb	r3, [r3, #24]
 800457c:	005a      	lsls	r2, r3, #1
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	430a      	orrs	r2, r1
 8004584:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f893 3020 	ldrb.w	r3, [r3, #32]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d01b      	beq.n	80045c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800459e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	685a      	ldr	r2, [r3, #4]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80045ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6859      	ldr	r1, [r3, #4]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ba:	3b01      	subs	r3, #1
 80045bc:	035a      	lsls	r2, r3, #13
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	430a      	orrs	r2, r1
 80045c4:	605a      	str	r2, [r3, #4]
 80045c6:	e007      	b.n	80045d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685a      	ldr	r2, [r3, #4]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80045e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	69db      	ldr	r3, [r3, #28]
 80045f2:	3b01      	subs	r3, #1
 80045f4:	051a      	lsls	r2, r3, #20
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	430a      	orrs	r2, r1
 80045fc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	689a      	ldr	r2, [r3, #8]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800460c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	6899      	ldr	r1, [r3, #8]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800461a:	025a      	lsls	r2, r3, #9
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	430a      	orrs	r2, r1
 8004622:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689a      	ldr	r2, [r3, #8]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004632:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6899      	ldr	r1, [r3, #8]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	029a      	lsls	r2, r3, #10
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	430a      	orrs	r2, r1
 8004646:	609a      	str	r2, [r3, #8]
}
 8004648:	bf00      	nop
 800464a:	3714      	adds	r7, #20
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	40012300 	.word	0x40012300
 8004658:	0f000001 	.word	0x0f000001

0800465c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004668:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004672:	2b00      	cmp	r3, #0
 8004674:	d13c      	bne.n	80046f0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d12b      	bne.n	80046e8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004694:	2b00      	cmp	r3, #0
 8004696:	d127      	bne.n	80046e8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d006      	beq.n	80046b4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d119      	bne.n	80046e8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685a      	ldr	r2, [r3, #4]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f022 0220 	bic.w	r2, r2, #32
 80046c2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d105      	bne.n	80046e8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e0:	f043 0201 	orr.w	r2, r3, #1
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f7ff fd7a 	bl	80041e2 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80046ee:	e00e      	b.n	800470e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f4:	f003 0310 	and.w	r3, r3, #16
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80046fc:	68f8      	ldr	r0, [r7, #12]
 80046fe:	f7ff fd84 	bl	800420a <HAL_ADC_ErrorCallback>
}
 8004702:	e004      	b.n	800470e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	4798      	blx	r3
}
 800470e:	bf00      	nop
 8004710:	3710      	adds	r7, #16
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004716:	b580      	push	{r7, lr}
 8004718:	b084      	sub	sp, #16
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004722:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f7ff fd66 	bl	80041f6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800472a:	bf00      	nop
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b084      	sub	sp, #16
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2240      	movs	r2, #64	; 0x40
 8004744:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474a:	f043 0204 	orr.w	r2, r3, #4
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f7ff fd59 	bl	800420a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004758:	bf00      	nop
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f003 0307 	and.w	r3, r3, #7
 800476e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004770:	4b0c      	ldr	r3, [pc, #48]	; (80047a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800477c:	4013      	ands	r3, r2
 800477e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800478c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004792:	4a04      	ldr	r2, [pc, #16]	; (80047a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	60d3      	str	r3, [r2, #12]
}
 8004798:	bf00      	nop
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	e000ed00 	.word	0xe000ed00

080047a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047ac:	4b04      	ldr	r3, [pc, #16]	; (80047c0 <__NVIC_GetPriorityGrouping+0x18>)
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	0a1b      	lsrs	r3, r3, #8
 80047b2:	f003 0307 	and.w	r3, r3, #7
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	e000ed00 	.word	0xe000ed00

080047c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	4603      	mov	r3, r0
 80047cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	db0b      	blt.n	80047ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047d6:	79fb      	ldrb	r3, [r7, #7]
 80047d8:	f003 021f 	and.w	r2, r3, #31
 80047dc:	4907      	ldr	r1, [pc, #28]	; (80047fc <__NVIC_EnableIRQ+0x38>)
 80047de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e2:	095b      	lsrs	r3, r3, #5
 80047e4:	2001      	movs	r0, #1
 80047e6:	fa00 f202 	lsl.w	r2, r0, r2
 80047ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	e000e100 	.word	0xe000e100

08004800 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	4603      	mov	r3, r0
 8004808:	6039      	str	r1, [r7, #0]
 800480a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800480c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004810:	2b00      	cmp	r3, #0
 8004812:	db0a      	blt.n	800482a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	b2da      	uxtb	r2, r3
 8004818:	490c      	ldr	r1, [pc, #48]	; (800484c <__NVIC_SetPriority+0x4c>)
 800481a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800481e:	0112      	lsls	r2, r2, #4
 8004820:	b2d2      	uxtb	r2, r2
 8004822:	440b      	add	r3, r1
 8004824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004828:	e00a      	b.n	8004840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	b2da      	uxtb	r2, r3
 800482e:	4908      	ldr	r1, [pc, #32]	; (8004850 <__NVIC_SetPriority+0x50>)
 8004830:	79fb      	ldrb	r3, [r7, #7]
 8004832:	f003 030f 	and.w	r3, r3, #15
 8004836:	3b04      	subs	r3, #4
 8004838:	0112      	lsls	r2, r2, #4
 800483a:	b2d2      	uxtb	r2, r2
 800483c:	440b      	add	r3, r1
 800483e:	761a      	strb	r2, [r3, #24]
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr
 800484c:	e000e100 	.word	0xe000e100
 8004850:	e000ed00 	.word	0xe000ed00

08004854 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004854:	b480      	push	{r7}
 8004856:	b089      	sub	sp, #36	; 0x24
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	f1c3 0307 	rsb	r3, r3, #7
 800486e:	2b04      	cmp	r3, #4
 8004870:	bf28      	it	cs
 8004872:	2304      	movcs	r3, #4
 8004874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	3304      	adds	r3, #4
 800487a:	2b06      	cmp	r3, #6
 800487c:	d902      	bls.n	8004884 <NVIC_EncodePriority+0x30>
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	3b03      	subs	r3, #3
 8004882:	e000      	b.n	8004886 <NVIC_EncodePriority+0x32>
 8004884:	2300      	movs	r3, #0
 8004886:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004888:	f04f 32ff 	mov.w	r2, #4294967295
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	fa02 f303 	lsl.w	r3, r2, r3
 8004892:	43da      	mvns	r2, r3
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	401a      	ands	r2, r3
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800489c:	f04f 31ff 	mov.w	r1, #4294967295
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	fa01 f303 	lsl.w	r3, r1, r3
 80048a6:	43d9      	mvns	r1, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048ac:	4313      	orrs	r3, r2
         );
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3724      	adds	r7, #36	; 0x24
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
	...

080048bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3b01      	subs	r3, #1
 80048c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048cc:	d301      	bcc.n	80048d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048ce:	2301      	movs	r3, #1
 80048d0:	e00f      	b.n	80048f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048d2:	4a0a      	ldr	r2, [pc, #40]	; (80048fc <SysTick_Config+0x40>)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3b01      	subs	r3, #1
 80048d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048da:	210f      	movs	r1, #15
 80048dc:	f04f 30ff 	mov.w	r0, #4294967295
 80048e0:	f7ff ff8e 	bl	8004800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048e4:	4b05      	ldr	r3, [pc, #20]	; (80048fc <SysTick_Config+0x40>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048ea:	4b04      	ldr	r3, [pc, #16]	; (80048fc <SysTick_Config+0x40>)
 80048ec:	2207      	movs	r2, #7
 80048ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	e000e010 	.word	0xe000e010

08004900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7ff ff29 	bl	8004760 <__NVIC_SetPriorityGrouping>
}
 800490e:	bf00      	nop
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004916:	b580      	push	{r7, lr}
 8004918:	b086      	sub	sp, #24
 800491a:	af00      	add	r7, sp, #0
 800491c:	4603      	mov	r3, r0
 800491e:	60b9      	str	r1, [r7, #8]
 8004920:	607a      	str	r2, [r7, #4]
 8004922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004924:	2300      	movs	r3, #0
 8004926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004928:	f7ff ff3e 	bl	80047a8 <__NVIC_GetPriorityGrouping>
 800492c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	68b9      	ldr	r1, [r7, #8]
 8004932:	6978      	ldr	r0, [r7, #20]
 8004934:	f7ff ff8e 	bl	8004854 <NVIC_EncodePriority>
 8004938:	4602      	mov	r2, r0
 800493a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800493e:	4611      	mov	r1, r2
 8004940:	4618      	mov	r0, r3
 8004942:	f7ff ff5d 	bl	8004800 <__NVIC_SetPriority>
}
 8004946:	bf00      	nop
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b082      	sub	sp, #8
 8004952:	af00      	add	r7, sp, #0
 8004954:	4603      	mov	r3, r0
 8004956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800495c:	4618      	mov	r0, r3
 800495e:	f7ff ff31 	bl	80047c4 <__NVIC_EnableIRQ>
}
 8004962:	bf00      	nop
 8004964:	3708      	adds	r7, #8
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b082      	sub	sp, #8
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f7ff ffa2 	bl	80048bc <SysTick_Config>
 8004978:	4603      	mov	r3, r0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3708      	adds	r7, #8
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
	...

08004984 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b086      	sub	sp, #24
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800498c:	2300      	movs	r3, #0
 800498e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004990:	f7ff f938 	bl	8003c04 <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d101      	bne.n	80049a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e099      	b.n	8004ad4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2202      	movs	r2, #2
 80049ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f022 0201 	bic.w	r2, r2, #1
 80049be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049c0:	e00f      	b.n	80049e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80049c2:	f7ff f91f 	bl	8003c04 <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	2b05      	cmp	r3, #5
 80049ce:	d908      	bls.n	80049e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2220      	movs	r2, #32
 80049d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2203      	movs	r2, #3
 80049da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e078      	b.n	8004ad4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0301 	and.w	r3, r3, #1
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1e8      	bne.n	80049c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	4b38      	ldr	r3, [pc, #224]	; (8004adc <HAL_DMA_Init+0x158>)
 80049fc:	4013      	ands	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a1b      	ldr	r3, [r3, #32]
 8004a2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a38:	2b04      	cmp	r3, #4
 8004a3a:	d107      	bne.n	8004a4c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a44:	4313      	orrs	r3, r2
 8004a46:	697a      	ldr	r2, [r7, #20]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	697a      	ldr	r2, [r7, #20]
 8004a52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	f023 0307 	bic.w	r3, r3, #7
 8004a62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a72:	2b04      	cmp	r3, #4
 8004a74:	d117      	bne.n	8004aa6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00e      	beq.n	8004aa6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f000 fa6f 	bl	8004f6c <DMA_CheckFifoParam>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d008      	beq.n	8004aa6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2240      	movs	r2, #64	; 0x40
 8004a98:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e016      	b.n	8004ad4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f000 fa26 	bl	8004f00 <DMA_CalcBaseAndBitshift>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004abc:	223f      	movs	r2, #63	; 0x3f
 8004abe:	409a      	lsls	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3718      	adds	r7, #24
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	f010803f 	.word	0xf010803f

08004ae0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b086      	sub	sp, #24
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
 8004aec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004aee:	2300      	movs	r3, #0
 8004af0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004af6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d101      	bne.n	8004b06 <HAL_DMA_Start_IT+0x26>
 8004b02:	2302      	movs	r3, #2
 8004b04:	e040      	b.n	8004b88 <HAL_DMA_Start_IT+0xa8>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d12f      	bne.n	8004b7a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2202      	movs	r2, #2
 8004b1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2200      	movs	r2, #0
 8004b26:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	68b9      	ldr	r1, [r7, #8]
 8004b2e:	68f8      	ldr	r0, [r7, #12]
 8004b30:	f000 f9b8 	bl	8004ea4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b38:	223f      	movs	r2, #63	; 0x3f
 8004b3a:	409a      	lsls	r2, r3
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0216 	orr.w	r2, r2, #22
 8004b4e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d007      	beq.n	8004b68 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 0208 	orr.w	r2, r2, #8
 8004b66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f042 0201 	orr.w	r2, r2, #1
 8004b76:	601a      	str	r2, [r3, #0]
 8004b78:	e005      	b.n	8004b86 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004b82:	2302      	movs	r3, #2
 8004b84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b9c:	4b92      	ldr	r3, [pc, #584]	; (8004de8 <HAL_DMA_IRQHandler+0x258>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a92      	ldr	r2, [pc, #584]	; (8004dec <HAL_DMA_IRQHandler+0x25c>)
 8004ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba6:	0a9b      	lsrs	r3, r3, #10
 8004ba8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bba:	2208      	movs	r2, #8
 8004bbc:	409a      	lsls	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d01a      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0304 	and.w	r3, r3, #4
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d013      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0204 	bic.w	r2, r2, #4
 8004be2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be8:	2208      	movs	r2, #8
 8004bea:	409a      	lsls	r2, r3
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf4:	f043 0201 	orr.w	r2, r3, #1
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c00:	2201      	movs	r2, #1
 8004c02:	409a      	lsls	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	4013      	ands	r3, r2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d012      	beq.n	8004c32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00b      	beq.n	8004c32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1e:	2201      	movs	r2, #1
 8004c20:	409a      	lsls	r2, r3
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2a:	f043 0202 	orr.w	r2, r3, #2
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c36:	2204      	movs	r2, #4
 8004c38:	409a      	lsls	r2, r3
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d012      	beq.n	8004c68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0302 	and.w	r3, r3, #2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00b      	beq.n	8004c68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c54:	2204      	movs	r2, #4
 8004c56:	409a      	lsls	r2, r3
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c60:	f043 0204 	orr.w	r2, r3, #4
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c6c:	2210      	movs	r2, #16
 8004c6e:	409a      	lsls	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	4013      	ands	r3, r2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d043      	beq.n	8004d00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0308 	and.w	r3, r3, #8
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d03c      	beq.n	8004d00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c8a:	2210      	movs	r2, #16
 8004c8c:	409a      	lsls	r2, r3
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d018      	beq.n	8004cd2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d108      	bne.n	8004cc0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d024      	beq.n	8004d00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	4798      	blx	r3
 8004cbe:	e01f      	b.n	8004d00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d01b      	beq.n	8004d00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	4798      	blx	r3
 8004cd0:	e016      	b.n	8004d00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d107      	bne.n	8004cf0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 0208 	bic.w	r2, r2, #8
 8004cee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d003      	beq.n	8004d00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d04:	2220      	movs	r2, #32
 8004d06:	409a      	lsls	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 808e 	beq.w	8004e2e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0310 	and.w	r3, r3, #16
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f000 8086 	beq.w	8004e2e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d26:	2220      	movs	r2, #32
 8004d28:	409a      	lsls	r2, r3
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b05      	cmp	r3, #5
 8004d38:	d136      	bne.n	8004da8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 0216 	bic.w	r2, r2, #22
 8004d48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	695a      	ldr	r2, [r3, #20]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d103      	bne.n	8004d6a <HAL_DMA_IRQHandler+0x1da>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d007      	beq.n	8004d7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 0208 	bic.w	r2, r2, #8
 8004d78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d7e:	223f      	movs	r2, #63	; 0x3f
 8004d80:	409a      	lsls	r2, r3
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2201      	movs	r2, #1
 8004d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d07d      	beq.n	8004e9a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	4798      	blx	r3
        }
        return;
 8004da6:	e078      	b.n	8004e9a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d01c      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d108      	bne.n	8004dd6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d030      	beq.n	8004e2e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	4798      	blx	r3
 8004dd4:	e02b      	b.n	8004e2e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d027      	beq.n	8004e2e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	4798      	blx	r3
 8004de6:	e022      	b.n	8004e2e <HAL_DMA_IRQHandler+0x29e>
 8004de8:	20000000 	.word	0x20000000
 8004dec:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d10f      	bne.n	8004e1e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f022 0210 	bic.w	r2, r2, #16
 8004e0c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d003      	beq.n	8004e2e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d032      	beq.n	8004e9c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d022      	beq.n	8004e88 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2205      	movs	r2, #5
 8004e46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f022 0201 	bic.w	r2, r2, #1
 8004e58:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	60bb      	str	r3, [r7, #8]
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d307      	bcc.n	8004e76 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0301 	and.w	r3, r3, #1
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1f2      	bne.n	8004e5a <HAL_DMA_IRQHandler+0x2ca>
 8004e74:	e000      	b.n	8004e78 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004e76:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d005      	beq.n	8004e9c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	4798      	blx	r3
 8004e98:	e000      	b.n	8004e9c <HAL_DMA_IRQHandler+0x30c>
        return;
 8004e9a:	bf00      	nop
    }
  }
}
 8004e9c:	3718      	adds	r7, #24
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop

08004ea4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	607a      	str	r2, [r7, #4]
 8004eb0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ec0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	2b40      	cmp	r3, #64	; 0x40
 8004ed0:	d108      	bne.n	8004ee4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004ee2:	e007      	b.n	8004ef4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68ba      	ldr	r2, [r7, #8]
 8004eea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	60da      	str	r2, [r3, #12]
}
 8004ef4:	bf00      	nop
 8004ef6:	3714      	adds	r7, #20
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	3b10      	subs	r3, #16
 8004f10:	4a14      	ldr	r2, [pc, #80]	; (8004f64 <DMA_CalcBaseAndBitshift+0x64>)
 8004f12:	fba2 2303 	umull	r2, r3, r2, r3
 8004f16:	091b      	lsrs	r3, r3, #4
 8004f18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004f1a:	4a13      	ldr	r2, [pc, #76]	; (8004f68 <DMA_CalcBaseAndBitshift+0x68>)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	4413      	add	r3, r2
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	461a      	mov	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2b03      	cmp	r3, #3
 8004f2c:	d909      	bls.n	8004f42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f36:	f023 0303 	bic.w	r3, r3, #3
 8004f3a:	1d1a      	adds	r2, r3, #4
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	659a      	str	r2, [r3, #88]	; 0x58
 8004f40:	e007      	b.n	8004f52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f4a:	f023 0303 	bic.w	r3, r3, #3
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3714      	adds	r7, #20
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	aaaaaaab 	.word	0xaaaaaaab
 8004f68:	0800c848 	.word	0x0800c848

08004f6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f74:	2300      	movs	r3, #0
 8004f76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d11f      	bne.n	8004fc6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	2b03      	cmp	r3, #3
 8004f8a:	d855      	bhi.n	8005038 <DMA_CheckFifoParam+0xcc>
 8004f8c:	a201      	add	r2, pc, #4	; (adr r2, 8004f94 <DMA_CheckFifoParam+0x28>)
 8004f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f92:	bf00      	nop
 8004f94:	08004fa5 	.word	0x08004fa5
 8004f98:	08004fb7 	.word	0x08004fb7
 8004f9c:	08004fa5 	.word	0x08004fa5
 8004fa0:	08005039 	.word	0x08005039
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d045      	beq.n	800503c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fb4:	e042      	b.n	800503c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fbe:	d13f      	bne.n	8005040 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fc4:	e03c      	b.n	8005040 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fce:	d121      	bne.n	8005014 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	2b03      	cmp	r3, #3
 8004fd4:	d836      	bhi.n	8005044 <DMA_CheckFifoParam+0xd8>
 8004fd6:	a201      	add	r2, pc, #4	; (adr r2, 8004fdc <DMA_CheckFifoParam+0x70>)
 8004fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fdc:	08004fed 	.word	0x08004fed
 8004fe0:	08004ff3 	.word	0x08004ff3
 8004fe4:	08004fed 	.word	0x08004fed
 8004fe8:	08005005 	.word	0x08005005
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	73fb      	strb	r3, [r7, #15]
      break;
 8004ff0:	e02f      	b.n	8005052 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d024      	beq.n	8005048 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005002:	e021      	b.n	8005048 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005008:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800500c:	d11e      	bne.n	800504c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005012:	e01b      	b.n	800504c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	2b02      	cmp	r3, #2
 8005018:	d902      	bls.n	8005020 <DMA_CheckFifoParam+0xb4>
 800501a:	2b03      	cmp	r3, #3
 800501c:	d003      	beq.n	8005026 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800501e:	e018      	b.n	8005052 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	73fb      	strb	r3, [r7, #15]
      break;
 8005024:	e015      	b.n	8005052 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00e      	beq.n	8005050 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	73fb      	strb	r3, [r7, #15]
      break;
 8005036:	e00b      	b.n	8005050 <DMA_CheckFifoParam+0xe4>
      break;
 8005038:	bf00      	nop
 800503a:	e00a      	b.n	8005052 <DMA_CheckFifoParam+0xe6>
      break;
 800503c:	bf00      	nop
 800503e:	e008      	b.n	8005052 <DMA_CheckFifoParam+0xe6>
      break;
 8005040:	bf00      	nop
 8005042:	e006      	b.n	8005052 <DMA_CheckFifoParam+0xe6>
      break;
 8005044:	bf00      	nop
 8005046:	e004      	b.n	8005052 <DMA_CheckFifoParam+0xe6>
      break;
 8005048:	bf00      	nop
 800504a:	e002      	b.n	8005052 <DMA_CheckFifoParam+0xe6>
      break;   
 800504c:	bf00      	nop
 800504e:	e000      	b.n	8005052 <DMA_CheckFifoParam+0xe6>
      break;
 8005050:	bf00      	nop
    }
  } 
  
  return status; 
 8005052:	7bfb      	ldrb	r3, [r7, #15]
}
 8005054:	4618      	mov	r0, r3
 8005056:	3714      	adds	r7, #20
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr

08005060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005060:	b480      	push	{r7}
 8005062:	b089      	sub	sp, #36	; 0x24
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800506a:	2300      	movs	r3, #0
 800506c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800506e:	2300      	movs	r3, #0
 8005070:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005072:	2300      	movs	r3, #0
 8005074:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005076:	2300      	movs	r3, #0
 8005078:	61fb      	str	r3, [r7, #28]
 800507a:	e16b      	b.n	8005354 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800507c:	2201      	movs	r2, #1
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	fa02 f303 	lsl.w	r3, r2, r3
 8005084:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	4013      	ands	r3, r2
 800508e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	429a      	cmp	r2, r3
 8005096:	f040 815a 	bne.w	800534e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d00b      	beq.n	80050ba <HAL_GPIO_Init+0x5a>
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	d007      	beq.n	80050ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80050ae:	2b11      	cmp	r3, #17
 80050b0:	d003      	beq.n	80050ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	2b12      	cmp	r3, #18
 80050b8:	d130      	bne.n	800511c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	2203      	movs	r2, #3
 80050c6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ca:	43db      	mvns	r3, r3
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	4013      	ands	r3, r2
 80050d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	68da      	ldr	r2, [r3, #12]
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	fa02 f303 	lsl.w	r3, r2, r3
 80050de:	69ba      	ldr	r2, [r7, #24]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80050f0:	2201      	movs	r2, #1
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	fa02 f303 	lsl.w	r3, r2, r3
 80050f8:	43db      	mvns	r3, r3
 80050fa:	69ba      	ldr	r2, [r7, #24]
 80050fc:	4013      	ands	r3, r2
 80050fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	091b      	lsrs	r3, r3, #4
 8005106:	f003 0201 	and.w	r2, r3, #1
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	fa02 f303 	lsl.w	r3, r2, r3
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	4313      	orrs	r3, r2
 8005114:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	69ba      	ldr	r2, [r7, #24]
 800511a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	005b      	lsls	r3, r3, #1
 8005126:	2203      	movs	r2, #3
 8005128:	fa02 f303 	lsl.w	r3, r2, r3
 800512c:	43db      	mvns	r3, r3
 800512e:	69ba      	ldr	r2, [r7, #24]
 8005130:	4013      	ands	r3, r2
 8005132:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	689a      	ldr	r2, [r3, #8]
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	005b      	lsls	r3, r3, #1
 800513c:	fa02 f303 	lsl.w	r3, r2, r3
 8005140:	69ba      	ldr	r2, [r7, #24]
 8005142:	4313      	orrs	r3, r2
 8005144:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	69ba      	ldr	r2, [r7, #24]
 800514a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b02      	cmp	r3, #2
 8005152:	d003      	beq.n	800515c <HAL_GPIO_Init+0xfc>
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	2b12      	cmp	r3, #18
 800515a:	d123      	bne.n	80051a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	08da      	lsrs	r2, r3, #3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	3208      	adds	r2, #8
 8005164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005168:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	f003 0307 	and.w	r3, r3, #7
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	220f      	movs	r2, #15
 8005174:	fa02 f303 	lsl.w	r3, r2, r3
 8005178:	43db      	mvns	r3, r3
 800517a:	69ba      	ldr	r2, [r7, #24]
 800517c:	4013      	ands	r3, r2
 800517e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	691a      	ldr	r2, [r3, #16]
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	f003 0307 	and.w	r3, r3, #7
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	fa02 f303 	lsl.w	r3, r2, r3
 8005190:	69ba      	ldr	r2, [r7, #24]
 8005192:	4313      	orrs	r3, r2
 8005194:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	08da      	lsrs	r2, r3, #3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	3208      	adds	r2, #8
 800519e:	69b9      	ldr	r1, [r7, #24]
 80051a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	005b      	lsls	r3, r3, #1
 80051ae:	2203      	movs	r2, #3
 80051b0:	fa02 f303 	lsl.w	r3, r2, r3
 80051b4:	43db      	mvns	r3, r3
 80051b6:	69ba      	ldr	r2, [r7, #24]
 80051b8:	4013      	ands	r3, r2
 80051ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f003 0203 	and.w	r2, r3, #3
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	005b      	lsls	r3, r3, #1
 80051c8:	fa02 f303 	lsl.w	r3, r2, r3
 80051cc:	69ba      	ldr	r2, [r7, #24]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f000 80b4 	beq.w	800534e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
 80051ea:	4b5f      	ldr	r3, [pc, #380]	; (8005368 <HAL_GPIO_Init+0x308>)
 80051ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ee:	4a5e      	ldr	r2, [pc, #376]	; (8005368 <HAL_GPIO_Init+0x308>)
 80051f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051f4:	6453      	str	r3, [r2, #68]	; 0x44
 80051f6:	4b5c      	ldr	r3, [pc, #368]	; (8005368 <HAL_GPIO_Init+0x308>)
 80051f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051fe:	60fb      	str	r3, [r7, #12]
 8005200:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005202:	4a5a      	ldr	r2, [pc, #360]	; (800536c <HAL_GPIO_Init+0x30c>)
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	089b      	lsrs	r3, r3, #2
 8005208:	3302      	adds	r3, #2
 800520a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800520e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	f003 0303 	and.w	r3, r3, #3
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	220f      	movs	r2, #15
 800521a:	fa02 f303 	lsl.w	r3, r2, r3
 800521e:	43db      	mvns	r3, r3
 8005220:	69ba      	ldr	r2, [r7, #24]
 8005222:	4013      	ands	r3, r2
 8005224:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a51      	ldr	r2, [pc, #324]	; (8005370 <HAL_GPIO_Init+0x310>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d02b      	beq.n	8005286 <HAL_GPIO_Init+0x226>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a50      	ldr	r2, [pc, #320]	; (8005374 <HAL_GPIO_Init+0x314>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d025      	beq.n	8005282 <HAL_GPIO_Init+0x222>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a4f      	ldr	r2, [pc, #316]	; (8005378 <HAL_GPIO_Init+0x318>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d01f      	beq.n	800527e <HAL_GPIO_Init+0x21e>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a4e      	ldr	r2, [pc, #312]	; (800537c <HAL_GPIO_Init+0x31c>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d019      	beq.n	800527a <HAL_GPIO_Init+0x21a>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a4d      	ldr	r2, [pc, #308]	; (8005380 <HAL_GPIO_Init+0x320>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d013      	beq.n	8005276 <HAL_GPIO_Init+0x216>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a4c      	ldr	r2, [pc, #304]	; (8005384 <HAL_GPIO_Init+0x324>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d00d      	beq.n	8005272 <HAL_GPIO_Init+0x212>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a4b      	ldr	r2, [pc, #300]	; (8005388 <HAL_GPIO_Init+0x328>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d007      	beq.n	800526e <HAL_GPIO_Init+0x20e>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a4a      	ldr	r2, [pc, #296]	; (800538c <HAL_GPIO_Init+0x32c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d101      	bne.n	800526a <HAL_GPIO_Init+0x20a>
 8005266:	2307      	movs	r3, #7
 8005268:	e00e      	b.n	8005288 <HAL_GPIO_Init+0x228>
 800526a:	2308      	movs	r3, #8
 800526c:	e00c      	b.n	8005288 <HAL_GPIO_Init+0x228>
 800526e:	2306      	movs	r3, #6
 8005270:	e00a      	b.n	8005288 <HAL_GPIO_Init+0x228>
 8005272:	2305      	movs	r3, #5
 8005274:	e008      	b.n	8005288 <HAL_GPIO_Init+0x228>
 8005276:	2304      	movs	r3, #4
 8005278:	e006      	b.n	8005288 <HAL_GPIO_Init+0x228>
 800527a:	2303      	movs	r3, #3
 800527c:	e004      	b.n	8005288 <HAL_GPIO_Init+0x228>
 800527e:	2302      	movs	r3, #2
 8005280:	e002      	b.n	8005288 <HAL_GPIO_Init+0x228>
 8005282:	2301      	movs	r3, #1
 8005284:	e000      	b.n	8005288 <HAL_GPIO_Init+0x228>
 8005286:	2300      	movs	r3, #0
 8005288:	69fa      	ldr	r2, [r7, #28]
 800528a:	f002 0203 	and.w	r2, r2, #3
 800528e:	0092      	lsls	r2, r2, #2
 8005290:	4093      	lsls	r3, r2
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	4313      	orrs	r3, r2
 8005296:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005298:	4934      	ldr	r1, [pc, #208]	; (800536c <HAL_GPIO_Init+0x30c>)
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	089b      	lsrs	r3, r3, #2
 800529e:	3302      	adds	r3, #2
 80052a0:	69ba      	ldr	r2, [r7, #24]
 80052a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80052a6:	4b3a      	ldr	r3, [pc, #232]	; (8005390 <HAL_GPIO_Init+0x330>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	43db      	mvns	r3, r3
 80052b0:	69ba      	ldr	r2, [r7, #24]
 80052b2:	4013      	ands	r3, r2
 80052b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d003      	beq.n	80052ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80052c2:	69ba      	ldr	r2, [r7, #24]
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80052ca:	4a31      	ldr	r2, [pc, #196]	; (8005390 <HAL_GPIO_Init+0x330>)
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80052d0:	4b2f      	ldr	r3, [pc, #188]	; (8005390 <HAL_GPIO_Init+0x330>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	43db      	mvns	r3, r3
 80052da:	69ba      	ldr	r2, [r7, #24]
 80052dc:	4013      	ands	r3, r2
 80052de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d003      	beq.n	80052f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80052ec:	69ba      	ldr	r2, [r7, #24]
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80052f4:	4a26      	ldr	r2, [pc, #152]	; (8005390 <HAL_GPIO_Init+0x330>)
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80052fa:	4b25      	ldr	r3, [pc, #148]	; (8005390 <HAL_GPIO_Init+0x330>)
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	43db      	mvns	r3, r3
 8005304:	69ba      	ldr	r2, [r7, #24]
 8005306:	4013      	ands	r3, r2
 8005308:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d003      	beq.n	800531e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005316:	69ba      	ldr	r2, [r7, #24]
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	4313      	orrs	r3, r2
 800531c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800531e:	4a1c      	ldr	r2, [pc, #112]	; (8005390 <HAL_GPIO_Init+0x330>)
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005324:	4b1a      	ldr	r3, [pc, #104]	; (8005390 <HAL_GPIO_Init+0x330>)
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	43db      	mvns	r3, r3
 800532e:	69ba      	ldr	r2, [r7, #24]
 8005330:	4013      	ands	r3, r2
 8005332:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d003      	beq.n	8005348 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005340:	69ba      	ldr	r2, [r7, #24]
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	4313      	orrs	r3, r2
 8005346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005348:	4a11      	ldr	r2, [pc, #68]	; (8005390 <HAL_GPIO_Init+0x330>)
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800534e:	69fb      	ldr	r3, [r7, #28]
 8005350:	3301      	adds	r3, #1
 8005352:	61fb      	str	r3, [r7, #28]
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	2b0f      	cmp	r3, #15
 8005358:	f67f ae90 	bls.w	800507c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800535c:	bf00      	nop
 800535e:	3724      	adds	r7, #36	; 0x24
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr
 8005368:	40023800 	.word	0x40023800
 800536c:	40013800 	.word	0x40013800
 8005370:	40020000 	.word	0x40020000
 8005374:	40020400 	.word	0x40020400
 8005378:	40020800 	.word	0x40020800
 800537c:	40020c00 	.word	0x40020c00
 8005380:	40021000 	.word	0x40021000
 8005384:	40021400 	.word	0x40021400
 8005388:	40021800 	.word	0x40021800
 800538c:	40021c00 	.word	0x40021c00
 8005390:	40013c00 	.word	0x40013c00

08005394 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	460b      	mov	r3, r1
 800539e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	691a      	ldr	r2, [r3, #16]
 80053a4:	887b      	ldrh	r3, [r7, #2]
 80053a6:	4013      	ands	r3, r2
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d002      	beq.n	80053b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80053ac:	2301      	movs	r3, #1
 80053ae:	73fb      	strb	r3, [r7, #15]
 80053b0:	e001      	b.n	80053b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80053b2:	2300      	movs	r3, #0
 80053b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80053b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3714      	adds	r7, #20
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	460b      	mov	r3, r1
 80053ce:	807b      	strh	r3, [r7, #2]
 80053d0:	4613      	mov	r3, r2
 80053d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80053d4:	787b      	ldrb	r3, [r7, #1]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d003      	beq.n	80053e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80053da:	887a      	ldrh	r2, [r7, #2]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80053e0:	e003      	b.n	80053ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80053e2:	887b      	ldrh	r3, [r7, #2]
 80053e4:	041a      	lsls	r2, r3, #16
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	619a      	str	r2, [r3, #24]
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b083      	sub	sp, #12
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
 80053fe:	460b      	mov	r3, r1
 8005400:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	695a      	ldr	r2, [r3, #20]
 8005406:	887b      	ldrh	r3, [r7, #2]
 8005408:	401a      	ands	r2, r3
 800540a:	887b      	ldrh	r3, [r7, #2]
 800540c:	429a      	cmp	r2, r3
 800540e:	d104      	bne.n	800541a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005410:	887b      	ldrh	r3, [r7, #2]
 8005412:	041a      	lsls	r2, r3, #16
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005418:	e002      	b.n	8005420 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800541a:	887a      	ldrh	r2, [r7, #2]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	619a      	str	r2, [r3, #24]
}
 8005420:	bf00      	nop
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	4603      	mov	r3, r0
 8005434:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005436:	4b08      	ldr	r3, [pc, #32]	; (8005458 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005438:	695a      	ldr	r2, [r3, #20]
 800543a:	88fb      	ldrh	r3, [r7, #6]
 800543c:	4013      	ands	r3, r2
 800543e:	2b00      	cmp	r3, #0
 8005440:	d006      	beq.n	8005450 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005442:	4a05      	ldr	r2, [pc, #20]	; (8005458 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005444:	88fb      	ldrh	r3, [r7, #6]
 8005446:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005448:	88fb      	ldrh	r3, [r7, #6]
 800544a:	4618      	mov	r0, r3
 800544c:	f000 f806 	bl	800545c <HAL_GPIO_EXTI_Callback>
  }
}
 8005450:	bf00      	nop
 8005452:	3708      	adds	r7, #8
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	40013c00 	.word	0x40013c00

0800545c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	4603      	mov	r3, r0
 8005464:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005466:	bf00      	nop
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
	...

08005474 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e11f      	b.n	80056c6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d106      	bne.n	80054a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f7fc faf6 	bl	8001a8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2224      	movs	r2, #36	; 0x24
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f022 0201 	bic.w	r2, r2, #1
 80054b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80054c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80054d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80054d8:	f001 f82e 	bl	8006538 <HAL_RCC_GetPCLK1Freq>
 80054dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	4a7b      	ldr	r2, [pc, #492]	; (80056d0 <HAL_I2C_Init+0x25c>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d807      	bhi.n	80054f8 <HAL_I2C_Init+0x84>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4a7a      	ldr	r2, [pc, #488]	; (80056d4 <HAL_I2C_Init+0x260>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	bf94      	ite	ls
 80054f0:	2301      	movls	r3, #1
 80054f2:	2300      	movhi	r3, #0
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	e006      	b.n	8005506 <HAL_I2C_Init+0x92>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	4a77      	ldr	r2, [pc, #476]	; (80056d8 <HAL_I2C_Init+0x264>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	bf94      	ite	ls
 8005500:	2301      	movls	r3, #1
 8005502:	2300      	movhi	r3, #0
 8005504:	b2db      	uxtb	r3, r3
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e0db      	b.n	80056c6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	4a72      	ldr	r2, [pc, #456]	; (80056dc <HAL_I2C_Init+0x268>)
 8005512:	fba2 2303 	umull	r2, r3, r2, r3
 8005516:	0c9b      	lsrs	r3, r3, #18
 8005518:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	430a      	orrs	r2, r1
 800552c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	4a64      	ldr	r2, [pc, #400]	; (80056d0 <HAL_I2C_Init+0x25c>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d802      	bhi.n	8005548 <HAL_I2C_Init+0xd4>
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	3301      	adds	r3, #1
 8005546:	e009      	b.n	800555c <HAL_I2C_Init+0xe8>
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800554e:	fb02 f303 	mul.w	r3, r2, r3
 8005552:	4a63      	ldr	r2, [pc, #396]	; (80056e0 <HAL_I2C_Init+0x26c>)
 8005554:	fba2 2303 	umull	r2, r3, r2, r3
 8005558:	099b      	lsrs	r3, r3, #6
 800555a:	3301      	adds	r3, #1
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	6812      	ldr	r2, [r2, #0]
 8005560:	430b      	orrs	r3, r1
 8005562:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	69db      	ldr	r3, [r3, #28]
 800556a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800556e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	4956      	ldr	r1, [pc, #344]	; (80056d0 <HAL_I2C_Init+0x25c>)
 8005578:	428b      	cmp	r3, r1
 800557a:	d80d      	bhi.n	8005598 <HAL_I2C_Init+0x124>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	1e59      	subs	r1, r3, #1
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	005b      	lsls	r3, r3, #1
 8005586:	fbb1 f3f3 	udiv	r3, r1, r3
 800558a:	3301      	adds	r3, #1
 800558c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005590:	2b04      	cmp	r3, #4
 8005592:	bf38      	it	cc
 8005594:	2304      	movcc	r3, #4
 8005596:	e04f      	b.n	8005638 <HAL_I2C_Init+0x1c4>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d111      	bne.n	80055c4 <HAL_I2C_Init+0x150>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	1e58      	subs	r0, r3, #1
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6859      	ldr	r1, [r3, #4]
 80055a8:	460b      	mov	r3, r1
 80055aa:	005b      	lsls	r3, r3, #1
 80055ac:	440b      	add	r3, r1
 80055ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80055b2:	3301      	adds	r3, #1
 80055b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	bf0c      	ite	eq
 80055bc:	2301      	moveq	r3, #1
 80055be:	2300      	movne	r3, #0
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	e012      	b.n	80055ea <HAL_I2C_Init+0x176>
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	1e58      	subs	r0, r3, #1
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6859      	ldr	r1, [r3, #4]
 80055cc:	460b      	mov	r3, r1
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	440b      	add	r3, r1
 80055d2:	0099      	lsls	r1, r3, #2
 80055d4:	440b      	add	r3, r1
 80055d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80055da:	3301      	adds	r3, #1
 80055dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	bf0c      	ite	eq
 80055e4:	2301      	moveq	r3, #1
 80055e6:	2300      	movne	r3, #0
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d001      	beq.n	80055f2 <HAL_I2C_Init+0x17e>
 80055ee:	2301      	movs	r3, #1
 80055f0:	e022      	b.n	8005638 <HAL_I2C_Init+0x1c4>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10e      	bne.n	8005618 <HAL_I2C_Init+0x1a4>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	1e58      	subs	r0, r3, #1
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6859      	ldr	r1, [r3, #4]
 8005602:	460b      	mov	r3, r1
 8005604:	005b      	lsls	r3, r3, #1
 8005606:	440b      	add	r3, r1
 8005608:	fbb0 f3f3 	udiv	r3, r0, r3
 800560c:	3301      	adds	r3, #1
 800560e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005612:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005616:	e00f      	b.n	8005638 <HAL_I2C_Init+0x1c4>
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	1e58      	subs	r0, r3, #1
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6859      	ldr	r1, [r3, #4]
 8005620:	460b      	mov	r3, r1
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	440b      	add	r3, r1
 8005626:	0099      	lsls	r1, r3, #2
 8005628:	440b      	add	r3, r1
 800562a:	fbb0 f3f3 	udiv	r3, r0, r3
 800562e:	3301      	adds	r3, #1
 8005630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005634:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005638:	6879      	ldr	r1, [r7, #4]
 800563a:	6809      	ldr	r1, [r1, #0]
 800563c:	4313      	orrs	r3, r2
 800563e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	69da      	ldr	r2, [r3, #28]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a1b      	ldr	r3, [r3, #32]
 8005652:	431a      	orrs	r2, r3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	430a      	orrs	r2, r1
 800565a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005666:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	6911      	ldr	r1, [r2, #16]
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	68d2      	ldr	r2, [r2, #12]
 8005672:	4311      	orrs	r1, r2
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	6812      	ldr	r2, [r2, #0]
 8005678:	430b      	orrs	r3, r1
 800567a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	695a      	ldr	r2, [r3, #20]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	431a      	orrs	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f042 0201 	orr.w	r2, r2, #1
 80056a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2220      	movs	r2, #32
 80056b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3710      	adds	r7, #16
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	000186a0 	.word	0x000186a0
 80056d4:	001e847f 	.word	0x001e847f
 80056d8:	003d08ff 	.word	0x003d08ff
 80056dc:	431bde83 	.word	0x431bde83
 80056e0:	10624dd3 	.word	0x10624dd3

080056e4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b088      	sub	sp, #32
 80056e8:	af02      	add	r7, sp, #8
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	4608      	mov	r0, r1
 80056ee:	4611      	mov	r1, r2
 80056f0:	461a      	mov	r2, r3
 80056f2:	4603      	mov	r3, r0
 80056f4:	817b      	strh	r3, [r7, #10]
 80056f6:	460b      	mov	r3, r1
 80056f8:	813b      	strh	r3, [r7, #8]
 80056fa:	4613      	mov	r3, r2
 80056fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056fe:	f7fe fa81 	bl	8003c04 <HAL_GetTick>
 8005702:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b20      	cmp	r3, #32
 800570e:	f040 80d9 	bne.w	80058c4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	9300      	str	r3, [sp, #0]
 8005716:	2319      	movs	r3, #25
 8005718:	2201      	movs	r2, #1
 800571a:	496d      	ldr	r1, [pc, #436]	; (80058d0 <HAL_I2C_Mem_Write+0x1ec>)
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 f96f 	bl	8005a00 <I2C_WaitOnFlagUntilTimeout>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d001      	beq.n	800572c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005728:	2302      	movs	r3, #2
 800572a:	e0cc      	b.n	80058c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005732:	2b01      	cmp	r3, #1
 8005734:	d101      	bne.n	800573a <HAL_I2C_Mem_Write+0x56>
 8005736:	2302      	movs	r3, #2
 8005738:	e0c5      	b.n	80058c6 <HAL_I2C_Mem_Write+0x1e2>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0301 	and.w	r3, r3, #1
 800574c:	2b01      	cmp	r3, #1
 800574e:	d007      	beq.n	8005760 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f042 0201 	orr.w	r2, r2, #1
 800575e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800576e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2221      	movs	r2, #33	; 0x21
 8005774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2240      	movs	r2, #64	; 0x40
 800577c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6a3a      	ldr	r2, [r7, #32]
 800578a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005790:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005796:	b29a      	uxth	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	4a4d      	ldr	r2, [pc, #308]	; (80058d4 <HAL_I2C_Mem_Write+0x1f0>)
 80057a0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80057a2:	88f8      	ldrh	r0, [r7, #6]
 80057a4:	893a      	ldrh	r2, [r7, #8]
 80057a6:	8979      	ldrh	r1, [r7, #10]
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	9301      	str	r3, [sp, #4]
 80057ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ae:	9300      	str	r3, [sp, #0]
 80057b0:	4603      	mov	r3, r0
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f000 f890 	bl	80058d8 <I2C_RequestMemoryWrite>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d052      	beq.n	8005864 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e081      	b.n	80058c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057c6:	68f8      	ldr	r0, [r7, #12]
 80057c8:	f000 f9f0 	bl	8005bac <I2C_WaitOnTXEFlagUntilTimeout>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00d      	beq.n	80057ee <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	d107      	bne.n	80057ea <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e06b      	b.n	80058c6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f2:	781a      	ldrb	r2, [r3, #0]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fe:	1c5a      	adds	r2, r3, #1
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005808:	3b01      	subs	r3, #1
 800580a:	b29a      	uxth	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005814:	b29b      	uxth	r3, r3
 8005816:	3b01      	subs	r3, #1
 8005818:	b29a      	uxth	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	695b      	ldr	r3, [r3, #20]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b04      	cmp	r3, #4
 800582a:	d11b      	bne.n	8005864 <HAL_I2C_Mem_Write+0x180>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005830:	2b00      	cmp	r3, #0
 8005832:	d017      	beq.n	8005864 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005838:	781a      	ldrb	r2, [r3, #0]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005844:	1c5a      	adds	r2, r3, #1
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800584e:	3b01      	subs	r3, #1
 8005850:	b29a      	uxth	r2, r3
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800585a:	b29b      	uxth	r3, r3
 800585c:	3b01      	subs	r3, #1
 800585e:	b29a      	uxth	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1aa      	bne.n	80057c2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005870:	68f8      	ldr	r0, [r7, #12]
 8005872:	f000 f9dc 	bl	8005c2e <I2C_WaitOnBTFFlagUntilTimeout>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d00d      	beq.n	8005898 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005880:	2b04      	cmp	r3, #4
 8005882:	d107      	bne.n	8005894 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005892:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e016      	b.n	80058c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2220      	movs	r2, #32
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80058c0:	2300      	movs	r3, #0
 80058c2:	e000      	b.n	80058c6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80058c4:	2302      	movs	r3, #2
  }
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3718      	adds	r7, #24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	00100002 	.word	0x00100002
 80058d4:	ffff0000 	.word	0xffff0000

080058d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b088      	sub	sp, #32
 80058dc:	af02      	add	r7, sp, #8
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	4608      	mov	r0, r1
 80058e2:	4611      	mov	r1, r2
 80058e4:	461a      	mov	r2, r3
 80058e6:	4603      	mov	r3, r0
 80058e8:	817b      	strh	r3, [r7, #10]
 80058ea:	460b      	mov	r3, r1
 80058ec:	813b      	strh	r3, [r7, #8]
 80058ee:	4613      	mov	r3, r2
 80058f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005900:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	6a3b      	ldr	r3, [r7, #32]
 8005908:	2200      	movs	r2, #0
 800590a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800590e:	68f8      	ldr	r0, [r7, #12]
 8005910:	f000 f876 	bl	8005a00 <I2C_WaitOnFlagUntilTimeout>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00c      	beq.n	8005934 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005924:	2b00      	cmp	r3, #0
 8005926:	d003      	beq.n	8005930 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800592e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e05f      	b.n	80059f4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005934:	897b      	ldrh	r3, [r7, #10]
 8005936:	b2db      	uxtb	r3, r3
 8005938:	461a      	mov	r2, r3
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005942:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005946:	6a3a      	ldr	r2, [r7, #32]
 8005948:	492c      	ldr	r1, [pc, #176]	; (80059fc <I2C_RequestMemoryWrite+0x124>)
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f000 f8af 	bl	8005aae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e04c      	b.n	80059f4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800595a:	2300      	movs	r3, #0
 800595c:	617b      	str	r3, [r7, #20]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	695b      	ldr	r3, [r3, #20]
 8005964:	617b      	str	r3, [r7, #20]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	617b      	str	r3, [r7, #20]
 800596e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005972:	6a39      	ldr	r1, [r7, #32]
 8005974:	68f8      	ldr	r0, [r7, #12]
 8005976:	f000 f919 	bl	8005bac <I2C_WaitOnTXEFlagUntilTimeout>
 800597a:	4603      	mov	r3, r0
 800597c:	2b00      	cmp	r3, #0
 800597e:	d00d      	beq.n	800599c <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005984:	2b04      	cmp	r3, #4
 8005986:	d107      	bne.n	8005998 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005996:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e02b      	b.n	80059f4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800599c:	88fb      	ldrh	r3, [r7, #6]
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d105      	bne.n	80059ae <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059a2:	893b      	ldrh	r3, [r7, #8]
 80059a4:	b2da      	uxtb	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	611a      	str	r2, [r3, #16]
 80059ac:	e021      	b.n	80059f2 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80059ae:	893b      	ldrh	r3, [r7, #8]
 80059b0:	0a1b      	lsrs	r3, r3, #8
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059be:	6a39      	ldr	r1, [r7, #32]
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f000 f8f3 	bl	8005bac <I2C_WaitOnTXEFlagUntilTimeout>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00d      	beq.n	80059e8 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d0:	2b04      	cmp	r3, #4
 80059d2:	d107      	bne.n	80059e4 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059e2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e005      	b.n	80059f4 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059e8:	893b      	ldrh	r3, [r7, #8]
 80059ea:	b2da      	uxtb	r2, r3
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80059f2:	2300      	movs	r3, #0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3718      	adds	r7, #24
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}
 80059fc:	00010002 	.word	0x00010002

08005a00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	60b9      	str	r1, [r7, #8]
 8005a0a:	603b      	str	r3, [r7, #0]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a10:	e025      	b.n	8005a5e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a18:	d021      	beq.n	8005a5e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a1a:	f7fe f8f3 	bl	8003c04 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	683a      	ldr	r2, [r7, #0]
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d302      	bcc.n	8005a30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d116      	bne.n	8005a5e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2220      	movs	r2, #32
 8005a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	f043 0220 	orr.w	r2, r3, #32
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e023      	b.n	8005aa6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	0c1b      	lsrs	r3, r3, #16
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d10d      	bne.n	8005a84 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	43da      	mvns	r2, r3
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	4013      	ands	r3, r2
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	bf0c      	ite	eq
 8005a7a:	2301      	moveq	r3, #1
 8005a7c:	2300      	movne	r3, #0
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	461a      	mov	r2, r3
 8005a82:	e00c      	b.n	8005a9e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	699b      	ldr	r3, [r3, #24]
 8005a8a:	43da      	mvns	r2, r3
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	4013      	ands	r3, r2
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	bf0c      	ite	eq
 8005a96:	2301      	moveq	r3, #1
 8005a98:	2300      	movne	r3, #0
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	79fb      	ldrb	r3, [r7, #7]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d0b6      	beq.n	8005a12 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3710      	adds	r7, #16
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b084      	sub	sp, #16
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	60f8      	str	r0, [r7, #12]
 8005ab6:	60b9      	str	r1, [r7, #8]
 8005ab8:	607a      	str	r2, [r7, #4]
 8005aba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005abc:	e051      	b.n	8005b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ac8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005acc:	d123      	bne.n	8005b16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005adc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ae6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	f043 0204 	orr.w	r2, r3, #4
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e046      	b.n	8005ba4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b1c:	d021      	beq.n	8005b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b1e:	f7fe f871 	bl	8003c04 <HAL_GetTick>
 8005b22:	4602      	mov	r2, r0
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d302      	bcc.n	8005b34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d116      	bne.n	8005b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4e:	f043 0220 	orr.w	r2, r3, #32
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e020      	b.n	8005ba4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	0c1b      	lsrs	r3, r3, #16
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d10c      	bne.n	8005b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	43da      	mvns	r2, r3
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	4013      	ands	r3, r2
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	bf14      	ite	ne
 8005b7e:	2301      	movne	r3, #1
 8005b80:	2300      	moveq	r3, #0
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	e00b      	b.n	8005b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	43da      	mvns	r2, r3
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	4013      	ands	r3, r2
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	bf14      	ite	ne
 8005b98:	2301      	movne	r3, #1
 8005b9a:	2300      	moveq	r3, #0
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d18d      	bne.n	8005abe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3710      	adds	r7, #16
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b084      	sub	sp, #16
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005bb8:	e02d      	b.n	8005c16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f000 f878 	bl	8005cb0 <I2C_IsAcknowledgeFailed>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d001      	beq.n	8005bca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e02d      	b.n	8005c26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bd0:	d021      	beq.n	8005c16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bd2:	f7fe f817 	bl	8003c04 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	68ba      	ldr	r2, [r7, #8]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d302      	bcc.n	8005be8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d116      	bne.n	8005c16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c02:	f043 0220 	orr.w	r2, r3, #32
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e007      	b.n	8005c26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	695b      	ldr	r3, [r3, #20]
 8005c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c20:	2b80      	cmp	r3, #128	; 0x80
 8005c22:	d1ca      	bne.n	8005bba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3710      	adds	r7, #16
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}

08005c2e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c2e:	b580      	push	{r7, lr}
 8005c30:	b084      	sub	sp, #16
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	60f8      	str	r0, [r7, #12]
 8005c36:	60b9      	str	r1, [r7, #8]
 8005c38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c3a:	e02d      	b.n	8005c98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	f000 f837 	bl	8005cb0 <I2C_IsAcknowledgeFailed>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d001      	beq.n	8005c4c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e02d      	b.n	8005ca8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c52:	d021      	beq.n	8005c98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c54:	f7fd ffd6 	bl	8003c04 <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	68ba      	ldr	r2, [r7, #8]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d302      	bcc.n	8005c6a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d116      	bne.n	8005c98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2220      	movs	r2, #32
 8005c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c84:	f043 0220 	orr.w	r2, r3, #32
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	e007      	b.n	8005ca8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	f003 0304 	and.w	r3, r3, #4
 8005ca2:	2b04      	cmp	r3, #4
 8005ca4:	d1ca      	bne.n	8005c3c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cc6:	d11b      	bne.n	8005d00 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005cd0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2220      	movs	r2, #32
 8005cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cec:	f043 0204 	orr.w	r2, r3, #4
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e000      	b.n	8005d02 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
	...

08005d10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b086      	sub	sp, #24
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e25b      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0301 	and.w	r3, r3, #1
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d075      	beq.n	8005e1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d2e:	4ba3      	ldr	r3, [pc, #652]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f003 030c 	and.w	r3, r3, #12
 8005d36:	2b04      	cmp	r3, #4
 8005d38:	d00c      	beq.n	8005d54 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d3a:	4ba0      	ldr	r3, [pc, #640]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d42:	2b08      	cmp	r3, #8
 8005d44:	d112      	bne.n	8005d6c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d46:	4b9d      	ldr	r3, [pc, #628]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d52:	d10b      	bne.n	8005d6c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d54:	4b99      	ldr	r3, [pc, #612]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d05b      	beq.n	8005e18 <HAL_RCC_OscConfig+0x108>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d157      	bne.n	8005e18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e236      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d74:	d106      	bne.n	8005d84 <HAL_RCC_OscConfig+0x74>
 8005d76:	4b91      	ldr	r3, [pc, #580]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a90      	ldr	r2, [pc, #576]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d80:	6013      	str	r3, [r2, #0]
 8005d82:	e01d      	b.n	8005dc0 <HAL_RCC_OscConfig+0xb0>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d8c:	d10c      	bne.n	8005da8 <HAL_RCC_OscConfig+0x98>
 8005d8e:	4b8b      	ldr	r3, [pc, #556]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a8a      	ldr	r2, [pc, #552]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d98:	6013      	str	r3, [r2, #0]
 8005d9a:	4b88      	ldr	r3, [pc, #544]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a87      	ldr	r2, [pc, #540]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005da4:	6013      	str	r3, [r2, #0]
 8005da6:	e00b      	b.n	8005dc0 <HAL_RCC_OscConfig+0xb0>
 8005da8:	4b84      	ldr	r3, [pc, #528]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a83      	ldr	r2, [pc, #524]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005dae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005db2:	6013      	str	r3, [r2, #0]
 8005db4:	4b81      	ldr	r3, [pc, #516]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a80      	ldr	r2, [pc, #512]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005dba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005dbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d013      	beq.n	8005df0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dc8:	f7fd ff1c 	bl	8003c04 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dce:	e008      	b.n	8005de2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005dd0:	f7fd ff18 	bl	8003c04 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b64      	cmp	r3, #100	; 0x64
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e1fb      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005de2:	4b76      	ldr	r3, [pc, #472]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d0f0      	beq.n	8005dd0 <HAL_RCC_OscConfig+0xc0>
 8005dee:	e014      	b.n	8005e1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df0:	f7fd ff08 	bl	8003c04 <HAL_GetTick>
 8005df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005df6:	e008      	b.n	8005e0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005df8:	f7fd ff04 	bl	8003c04 <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	2b64      	cmp	r3, #100	; 0x64
 8005e04:	d901      	bls.n	8005e0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e1e7      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e0a:	4b6c      	ldr	r3, [pc, #432]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1f0      	bne.n	8005df8 <HAL_RCC_OscConfig+0xe8>
 8005e16:	e000      	b.n	8005e1a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0302 	and.w	r3, r3, #2
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d063      	beq.n	8005eee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e26:	4b65      	ldr	r3, [pc, #404]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	f003 030c 	and.w	r3, r3, #12
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00b      	beq.n	8005e4a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e32:	4b62      	ldr	r3, [pc, #392]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e3a:	2b08      	cmp	r3, #8
 8005e3c:	d11c      	bne.n	8005e78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e3e:	4b5f      	ldr	r3, [pc, #380]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d116      	bne.n	8005e78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e4a:	4b5c      	ldr	r3, [pc, #368]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d005      	beq.n	8005e62 <HAL_RCC_OscConfig+0x152>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d001      	beq.n	8005e62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e1bb      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e62:	4b56      	ldr	r3, [pc, #344]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	00db      	lsls	r3, r3, #3
 8005e70:	4952      	ldr	r1, [pc, #328]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e76:	e03a      	b.n	8005eee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d020      	beq.n	8005ec2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e80:	4b4f      	ldr	r3, [pc, #316]	; (8005fc0 <HAL_RCC_OscConfig+0x2b0>)
 8005e82:	2201      	movs	r2, #1
 8005e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e86:	f7fd febd 	bl	8003c04 <HAL_GetTick>
 8005e8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e8c:	e008      	b.n	8005ea0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e8e:	f7fd feb9 	bl	8003c04 <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	2b02      	cmp	r3, #2
 8005e9a:	d901      	bls.n	8005ea0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e19c      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ea0:	4b46      	ldr	r3, [pc, #280]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0302 	and.w	r3, r3, #2
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d0f0      	beq.n	8005e8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eac:	4b43      	ldr	r3, [pc, #268]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	00db      	lsls	r3, r3, #3
 8005eba:	4940      	ldr	r1, [pc, #256]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	600b      	str	r3, [r1, #0]
 8005ec0:	e015      	b.n	8005eee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ec2:	4b3f      	ldr	r3, [pc, #252]	; (8005fc0 <HAL_RCC_OscConfig+0x2b0>)
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ec8:	f7fd fe9c 	bl	8003c04 <HAL_GetTick>
 8005ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ece:	e008      	b.n	8005ee2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ed0:	f7fd fe98 	bl	8003c04 <HAL_GetTick>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d901      	bls.n	8005ee2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e17b      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ee2:	4b36      	ldr	r3, [pc, #216]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d1f0      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 0308 	and.w	r3, r3, #8
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d030      	beq.n	8005f5c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	695b      	ldr	r3, [r3, #20]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d016      	beq.n	8005f30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f02:	4b30      	ldr	r3, [pc, #192]	; (8005fc4 <HAL_RCC_OscConfig+0x2b4>)
 8005f04:	2201      	movs	r2, #1
 8005f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f08:	f7fd fe7c 	bl	8003c04 <HAL_GetTick>
 8005f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f0e:	e008      	b.n	8005f22 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f10:	f7fd fe78 	bl	8003c04 <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	d901      	bls.n	8005f22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	e15b      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f22:	4b26      	ldr	r3, [pc, #152]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005f24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d0f0      	beq.n	8005f10 <HAL_RCC_OscConfig+0x200>
 8005f2e:	e015      	b.n	8005f5c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f30:	4b24      	ldr	r3, [pc, #144]	; (8005fc4 <HAL_RCC_OscConfig+0x2b4>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f36:	f7fd fe65 	bl	8003c04 <HAL_GetTick>
 8005f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f3c:	e008      	b.n	8005f50 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f3e:	f7fd fe61 	bl	8003c04 <HAL_GetTick>
 8005f42:	4602      	mov	r2, r0
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d901      	bls.n	8005f50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e144      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f50:	4b1a      	ldr	r3, [pc, #104]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005f52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f54:	f003 0302 	and.w	r3, r3, #2
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d1f0      	bne.n	8005f3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f003 0304 	and.w	r3, r3, #4
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	f000 80a0 	beq.w	80060aa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f6e:	4b13      	ldr	r3, [pc, #76]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d10f      	bne.n	8005f9a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	60bb      	str	r3, [r7, #8]
 8005f7e:	4b0f      	ldr	r3, [pc, #60]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f82:	4a0e      	ldr	r2, [pc, #56]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f88:	6413      	str	r3, [r2, #64]	; 0x40
 8005f8a:	4b0c      	ldr	r3, [pc, #48]	; (8005fbc <HAL_RCC_OscConfig+0x2ac>)
 8005f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f92:	60bb      	str	r3, [r7, #8]
 8005f94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f96:	2301      	movs	r3, #1
 8005f98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f9a:	4b0b      	ldr	r3, [pc, #44]	; (8005fc8 <HAL_RCC_OscConfig+0x2b8>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d121      	bne.n	8005fea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fa6:	4b08      	ldr	r3, [pc, #32]	; (8005fc8 <HAL_RCC_OscConfig+0x2b8>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a07      	ldr	r2, [pc, #28]	; (8005fc8 <HAL_RCC_OscConfig+0x2b8>)
 8005fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fb2:	f7fd fe27 	bl	8003c04 <HAL_GetTick>
 8005fb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fb8:	e011      	b.n	8005fde <HAL_RCC_OscConfig+0x2ce>
 8005fba:	bf00      	nop
 8005fbc:	40023800 	.word	0x40023800
 8005fc0:	42470000 	.word	0x42470000
 8005fc4:	42470e80 	.word	0x42470e80
 8005fc8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fcc:	f7fd fe1a 	bl	8003c04 <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d901      	bls.n	8005fde <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005fda:	2303      	movs	r3, #3
 8005fdc:	e0fd      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fde:	4b81      	ldr	r3, [pc, #516]	; (80061e4 <HAL_RCC_OscConfig+0x4d4>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d0f0      	beq.n	8005fcc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d106      	bne.n	8006000 <HAL_RCC_OscConfig+0x2f0>
 8005ff2:	4b7d      	ldr	r3, [pc, #500]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 8005ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff6:	4a7c      	ldr	r2, [pc, #496]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 8005ff8:	f043 0301 	orr.w	r3, r3, #1
 8005ffc:	6713      	str	r3, [r2, #112]	; 0x70
 8005ffe:	e01c      	b.n	800603a <HAL_RCC_OscConfig+0x32a>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	2b05      	cmp	r3, #5
 8006006:	d10c      	bne.n	8006022 <HAL_RCC_OscConfig+0x312>
 8006008:	4b77      	ldr	r3, [pc, #476]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 800600a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800600c:	4a76      	ldr	r2, [pc, #472]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 800600e:	f043 0304 	orr.w	r3, r3, #4
 8006012:	6713      	str	r3, [r2, #112]	; 0x70
 8006014:	4b74      	ldr	r3, [pc, #464]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 8006016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006018:	4a73      	ldr	r2, [pc, #460]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 800601a:	f043 0301 	orr.w	r3, r3, #1
 800601e:	6713      	str	r3, [r2, #112]	; 0x70
 8006020:	e00b      	b.n	800603a <HAL_RCC_OscConfig+0x32a>
 8006022:	4b71      	ldr	r3, [pc, #452]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 8006024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006026:	4a70      	ldr	r2, [pc, #448]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 8006028:	f023 0301 	bic.w	r3, r3, #1
 800602c:	6713      	str	r3, [r2, #112]	; 0x70
 800602e:	4b6e      	ldr	r3, [pc, #440]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 8006030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006032:	4a6d      	ldr	r2, [pc, #436]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 8006034:	f023 0304 	bic.w	r3, r3, #4
 8006038:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d015      	beq.n	800606e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006042:	f7fd fddf 	bl	8003c04 <HAL_GetTick>
 8006046:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006048:	e00a      	b.n	8006060 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800604a:	f7fd fddb 	bl	8003c04 <HAL_GetTick>
 800604e:	4602      	mov	r2, r0
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	f241 3288 	movw	r2, #5000	; 0x1388
 8006058:	4293      	cmp	r3, r2
 800605a:	d901      	bls.n	8006060 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e0bc      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006060:	4b61      	ldr	r3, [pc, #388]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 8006062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006064:	f003 0302 	and.w	r3, r3, #2
 8006068:	2b00      	cmp	r3, #0
 800606a:	d0ee      	beq.n	800604a <HAL_RCC_OscConfig+0x33a>
 800606c:	e014      	b.n	8006098 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800606e:	f7fd fdc9 	bl	8003c04 <HAL_GetTick>
 8006072:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006074:	e00a      	b.n	800608c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006076:	f7fd fdc5 	bl	8003c04 <HAL_GetTick>
 800607a:	4602      	mov	r2, r0
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	1ad3      	subs	r3, r2, r3
 8006080:	f241 3288 	movw	r2, #5000	; 0x1388
 8006084:	4293      	cmp	r3, r2
 8006086:	d901      	bls.n	800608c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006088:	2303      	movs	r3, #3
 800608a:	e0a6      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800608c:	4b56      	ldr	r3, [pc, #344]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 800608e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006090:	f003 0302 	and.w	r3, r3, #2
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1ee      	bne.n	8006076 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006098:	7dfb      	ldrb	r3, [r7, #23]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d105      	bne.n	80060aa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800609e:	4b52      	ldr	r3, [pc, #328]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 80060a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a2:	4a51      	ldr	r2, [pc, #324]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 80060a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	f000 8092 	beq.w	80061d8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060b4:	4b4c      	ldr	r3, [pc, #304]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f003 030c 	and.w	r3, r3, #12
 80060bc:	2b08      	cmp	r3, #8
 80060be:	d05c      	beq.n	800617a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	699b      	ldr	r3, [r3, #24]
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d141      	bne.n	800614c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060c8:	4b48      	ldr	r3, [pc, #288]	; (80061ec <HAL_RCC_OscConfig+0x4dc>)
 80060ca:	2200      	movs	r2, #0
 80060cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ce:	f7fd fd99 	bl	8003c04 <HAL_GetTick>
 80060d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060d4:	e008      	b.n	80060e8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060d6:	f7fd fd95 	bl	8003c04 <HAL_GetTick>
 80060da:	4602      	mov	r2, r0
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	d901      	bls.n	80060e8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80060e4:	2303      	movs	r3, #3
 80060e6:	e078      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060e8:	4b3f      	ldr	r3, [pc, #252]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d1f0      	bne.n	80060d6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	69da      	ldr	r2, [r3, #28]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	431a      	orrs	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006102:	019b      	lsls	r3, r3, #6
 8006104:	431a      	orrs	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800610a:	085b      	lsrs	r3, r3, #1
 800610c:	3b01      	subs	r3, #1
 800610e:	041b      	lsls	r3, r3, #16
 8006110:	431a      	orrs	r2, r3
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006116:	061b      	lsls	r3, r3, #24
 8006118:	4933      	ldr	r1, [pc, #204]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 800611a:	4313      	orrs	r3, r2
 800611c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800611e:	4b33      	ldr	r3, [pc, #204]	; (80061ec <HAL_RCC_OscConfig+0x4dc>)
 8006120:	2201      	movs	r2, #1
 8006122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006124:	f7fd fd6e 	bl	8003c04 <HAL_GetTick>
 8006128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800612a:	e008      	b.n	800613e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800612c:	f7fd fd6a 	bl	8003c04 <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	2b02      	cmp	r3, #2
 8006138:	d901      	bls.n	800613e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e04d      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800613e:	4b2a      	ldr	r3, [pc, #168]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006146:	2b00      	cmp	r3, #0
 8006148:	d0f0      	beq.n	800612c <HAL_RCC_OscConfig+0x41c>
 800614a:	e045      	b.n	80061d8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800614c:	4b27      	ldr	r3, [pc, #156]	; (80061ec <HAL_RCC_OscConfig+0x4dc>)
 800614e:	2200      	movs	r2, #0
 8006150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006152:	f7fd fd57 	bl	8003c04 <HAL_GetTick>
 8006156:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006158:	e008      	b.n	800616c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800615a:	f7fd fd53 	bl	8003c04 <HAL_GetTick>
 800615e:	4602      	mov	r2, r0
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	1ad3      	subs	r3, r2, r3
 8006164:	2b02      	cmp	r3, #2
 8006166:	d901      	bls.n	800616c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e036      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800616c:	4b1e      	ldr	r3, [pc, #120]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d1f0      	bne.n	800615a <HAL_RCC_OscConfig+0x44a>
 8006178:	e02e      	b.n	80061d8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	699b      	ldr	r3, [r3, #24]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d101      	bne.n	8006186 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e029      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006186:	4b18      	ldr	r3, [pc, #96]	; (80061e8 <HAL_RCC_OscConfig+0x4d8>)
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	69db      	ldr	r3, [r3, #28]
 8006196:	429a      	cmp	r2, r3
 8006198:	d11c      	bne.n	80061d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d115      	bne.n	80061d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80061ae:	4013      	ands	r3, r2
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d10d      	bne.n	80061d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d106      	bne.n	80061d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d001      	beq.n	80061d8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e000      	b.n	80061da <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3718      	adds	r7, #24
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop
 80061e4:	40007000 	.word	0x40007000
 80061e8:	40023800 	.word	0x40023800
 80061ec:	42470060 	.word	0x42470060

080061f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d101      	bne.n	8006204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e0cc      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006204:	4b68      	ldr	r3, [pc, #416]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 030f 	and.w	r3, r3, #15
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	d90c      	bls.n	800622c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006212:	4b65      	ldr	r3, [pc, #404]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006214:	683a      	ldr	r2, [r7, #0]
 8006216:	b2d2      	uxtb	r2, r2
 8006218:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800621a:	4b63      	ldr	r3, [pc, #396]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f003 030f 	and.w	r3, r3, #15
 8006222:	683a      	ldr	r2, [r7, #0]
 8006224:	429a      	cmp	r2, r3
 8006226:	d001      	beq.n	800622c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	e0b8      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 0302 	and.w	r3, r3, #2
 8006234:	2b00      	cmp	r3, #0
 8006236:	d020      	beq.n	800627a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0304 	and.w	r3, r3, #4
 8006240:	2b00      	cmp	r3, #0
 8006242:	d005      	beq.n	8006250 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006244:	4b59      	ldr	r3, [pc, #356]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	4a58      	ldr	r2, [pc, #352]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 800624a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800624e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0308 	and.w	r3, r3, #8
 8006258:	2b00      	cmp	r3, #0
 800625a:	d005      	beq.n	8006268 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800625c:	4b53      	ldr	r3, [pc, #332]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	4a52      	ldr	r2, [pc, #328]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006262:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006266:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006268:	4b50      	ldr	r3, [pc, #320]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	494d      	ldr	r1, [pc, #308]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006276:	4313      	orrs	r3, r2
 8006278:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b00      	cmp	r3, #0
 8006284:	d044      	beq.n	8006310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	2b01      	cmp	r3, #1
 800628c:	d107      	bne.n	800629e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800628e:	4b47      	ldr	r3, [pc, #284]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d119      	bne.n	80062ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e07f      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	2b02      	cmp	r3, #2
 80062a4:	d003      	beq.n	80062ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062aa:	2b03      	cmp	r3, #3
 80062ac:	d107      	bne.n	80062be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062ae:	4b3f      	ldr	r3, [pc, #252]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d109      	bne.n	80062ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e06f      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062be:	4b3b      	ldr	r3, [pc, #236]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 0302 	and.w	r3, r3, #2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e067      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062ce:	4b37      	ldr	r3, [pc, #220]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f023 0203 	bic.w	r2, r3, #3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	4934      	ldr	r1, [pc, #208]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 80062dc:	4313      	orrs	r3, r2
 80062de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80062e0:	f7fd fc90 	bl	8003c04 <HAL_GetTick>
 80062e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062e6:	e00a      	b.n	80062fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062e8:	f7fd fc8c 	bl	8003c04 <HAL_GetTick>
 80062ec:	4602      	mov	r2, r0
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d901      	bls.n	80062fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e04f      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062fe:	4b2b      	ldr	r3, [pc, #172]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	f003 020c 	and.w	r2, r3, #12
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	429a      	cmp	r2, r3
 800630e:	d1eb      	bne.n	80062e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006310:	4b25      	ldr	r3, [pc, #148]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 030f 	and.w	r3, r3, #15
 8006318:	683a      	ldr	r2, [r7, #0]
 800631a:	429a      	cmp	r2, r3
 800631c:	d20c      	bcs.n	8006338 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800631e:	4b22      	ldr	r3, [pc, #136]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006320:	683a      	ldr	r2, [r7, #0]
 8006322:	b2d2      	uxtb	r2, r2
 8006324:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006326:	4b20      	ldr	r3, [pc, #128]	; (80063a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 030f 	and.w	r3, r3, #15
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	429a      	cmp	r2, r3
 8006332:	d001      	beq.n	8006338 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e032      	b.n	800639e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 0304 	and.w	r3, r3, #4
 8006340:	2b00      	cmp	r3, #0
 8006342:	d008      	beq.n	8006356 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006344:	4b19      	ldr	r3, [pc, #100]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	4916      	ldr	r1, [pc, #88]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006352:	4313      	orrs	r3, r2
 8006354:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0308 	and.w	r3, r3, #8
 800635e:	2b00      	cmp	r3, #0
 8006360:	d009      	beq.n	8006376 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006362:	4b12      	ldr	r3, [pc, #72]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	00db      	lsls	r3, r3, #3
 8006370:	490e      	ldr	r1, [pc, #56]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 8006372:	4313      	orrs	r3, r2
 8006374:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006376:	f000 f821 	bl	80063bc <HAL_RCC_GetSysClockFreq>
 800637a:	4601      	mov	r1, r0
 800637c:	4b0b      	ldr	r3, [pc, #44]	; (80063ac <HAL_RCC_ClockConfig+0x1bc>)
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	091b      	lsrs	r3, r3, #4
 8006382:	f003 030f 	and.w	r3, r3, #15
 8006386:	4a0a      	ldr	r2, [pc, #40]	; (80063b0 <HAL_RCC_ClockConfig+0x1c0>)
 8006388:	5cd3      	ldrb	r3, [r2, r3]
 800638a:	fa21 f303 	lsr.w	r3, r1, r3
 800638e:	4a09      	ldr	r2, [pc, #36]	; (80063b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006392:	4b09      	ldr	r3, [pc, #36]	; (80063b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f7fd fbf0 	bl	8003b7c <HAL_InitTick>

  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3710      	adds	r7, #16
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	40023c00 	.word	0x40023c00
 80063ac:	40023800 	.word	0x40023800
 80063b0:	0800ab68 	.word	0x0800ab68
 80063b4:	20000000 	.word	0x20000000
 80063b8:	20000020 	.word	0x20000020

080063bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80063c2:	2300      	movs	r3, #0
 80063c4:	607b      	str	r3, [r7, #4]
 80063c6:	2300      	movs	r3, #0
 80063c8:	60fb      	str	r3, [r7, #12]
 80063ca:	2300      	movs	r3, #0
 80063cc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80063ce:	2300      	movs	r3, #0
 80063d0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063d2:	4b50      	ldr	r3, [pc, #320]	; (8006514 <HAL_RCC_GetSysClockFreq+0x158>)
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	f003 030c 	and.w	r3, r3, #12
 80063da:	2b04      	cmp	r3, #4
 80063dc:	d007      	beq.n	80063ee <HAL_RCC_GetSysClockFreq+0x32>
 80063de:	2b08      	cmp	r3, #8
 80063e0:	d008      	beq.n	80063f4 <HAL_RCC_GetSysClockFreq+0x38>
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	f040 808d 	bne.w	8006502 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80063e8:	4b4b      	ldr	r3, [pc, #300]	; (8006518 <HAL_RCC_GetSysClockFreq+0x15c>)
 80063ea:	60bb      	str	r3, [r7, #8]
       break;
 80063ec:	e08c      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063ee:	4b4b      	ldr	r3, [pc, #300]	; (800651c <HAL_RCC_GetSysClockFreq+0x160>)
 80063f0:	60bb      	str	r3, [r7, #8]
      break;
 80063f2:	e089      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063f4:	4b47      	ldr	r3, [pc, #284]	; (8006514 <HAL_RCC_GetSysClockFreq+0x158>)
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063fc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80063fe:	4b45      	ldr	r3, [pc, #276]	; (8006514 <HAL_RCC_GetSysClockFreq+0x158>)
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006406:	2b00      	cmp	r3, #0
 8006408:	d023      	beq.n	8006452 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800640a:	4b42      	ldr	r3, [pc, #264]	; (8006514 <HAL_RCC_GetSysClockFreq+0x158>)
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	099b      	lsrs	r3, r3, #6
 8006410:	f04f 0400 	mov.w	r4, #0
 8006414:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006418:	f04f 0200 	mov.w	r2, #0
 800641c:	ea03 0501 	and.w	r5, r3, r1
 8006420:	ea04 0602 	and.w	r6, r4, r2
 8006424:	4a3d      	ldr	r2, [pc, #244]	; (800651c <HAL_RCC_GetSysClockFreq+0x160>)
 8006426:	fb02 f106 	mul.w	r1, r2, r6
 800642a:	2200      	movs	r2, #0
 800642c:	fb02 f205 	mul.w	r2, r2, r5
 8006430:	440a      	add	r2, r1
 8006432:	493a      	ldr	r1, [pc, #232]	; (800651c <HAL_RCC_GetSysClockFreq+0x160>)
 8006434:	fba5 0101 	umull	r0, r1, r5, r1
 8006438:	1853      	adds	r3, r2, r1
 800643a:	4619      	mov	r1, r3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f04f 0400 	mov.w	r4, #0
 8006442:	461a      	mov	r2, r3
 8006444:	4623      	mov	r3, r4
 8006446:	f7fa fbaf 	bl	8000ba8 <__aeabi_uldivmod>
 800644a:	4603      	mov	r3, r0
 800644c:	460c      	mov	r4, r1
 800644e:	60fb      	str	r3, [r7, #12]
 8006450:	e049      	b.n	80064e6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006452:	4b30      	ldr	r3, [pc, #192]	; (8006514 <HAL_RCC_GetSysClockFreq+0x158>)
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	099b      	lsrs	r3, r3, #6
 8006458:	f04f 0400 	mov.w	r4, #0
 800645c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006460:	f04f 0200 	mov.w	r2, #0
 8006464:	ea03 0501 	and.w	r5, r3, r1
 8006468:	ea04 0602 	and.w	r6, r4, r2
 800646c:	4629      	mov	r1, r5
 800646e:	4632      	mov	r2, r6
 8006470:	f04f 0300 	mov.w	r3, #0
 8006474:	f04f 0400 	mov.w	r4, #0
 8006478:	0154      	lsls	r4, r2, #5
 800647a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800647e:	014b      	lsls	r3, r1, #5
 8006480:	4619      	mov	r1, r3
 8006482:	4622      	mov	r2, r4
 8006484:	1b49      	subs	r1, r1, r5
 8006486:	eb62 0206 	sbc.w	r2, r2, r6
 800648a:	f04f 0300 	mov.w	r3, #0
 800648e:	f04f 0400 	mov.w	r4, #0
 8006492:	0194      	lsls	r4, r2, #6
 8006494:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006498:	018b      	lsls	r3, r1, #6
 800649a:	1a5b      	subs	r3, r3, r1
 800649c:	eb64 0402 	sbc.w	r4, r4, r2
 80064a0:	f04f 0100 	mov.w	r1, #0
 80064a4:	f04f 0200 	mov.w	r2, #0
 80064a8:	00e2      	lsls	r2, r4, #3
 80064aa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80064ae:	00d9      	lsls	r1, r3, #3
 80064b0:	460b      	mov	r3, r1
 80064b2:	4614      	mov	r4, r2
 80064b4:	195b      	adds	r3, r3, r5
 80064b6:	eb44 0406 	adc.w	r4, r4, r6
 80064ba:	f04f 0100 	mov.w	r1, #0
 80064be:	f04f 0200 	mov.w	r2, #0
 80064c2:	02a2      	lsls	r2, r4, #10
 80064c4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80064c8:	0299      	lsls	r1, r3, #10
 80064ca:	460b      	mov	r3, r1
 80064cc:	4614      	mov	r4, r2
 80064ce:	4618      	mov	r0, r3
 80064d0:	4621      	mov	r1, r4
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f04f 0400 	mov.w	r4, #0
 80064d8:	461a      	mov	r2, r3
 80064da:	4623      	mov	r3, r4
 80064dc:	f7fa fb64 	bl	8000ba8 <__aeabi_uldivmod>
 80064e0:	4603      	mov	r3, r0
 80064e2:	460c      	mov	r4, r1
 80064e4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80064e6:	4b0b      	ldr	r3, [pc, #44]	; (8006514 <HAL_RCC_GetSysClockFreq+0x158>)
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	0c1b      	lsrs	r3, r3, #16
 80064ec:	f003 0303 	and.w	r3, r3, #3
 80064f0:	3301      	adds	r3, #1
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80064fe:	60bb      	str	r3, [r7, #8]
      break;
 8006500:	e002      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006502:	4b05      	ldr	r3, [pc, #20]	; (8006518 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006504:	60bb      	str	r3, [r7, #8]
      break;
 8006506:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006508:	68bb      	ldr	r3, [r7, #8]
}
 800650a:	4618      	mov	r0, r3
 800650c:	3714      	adds	r7, #20
 800650e:	46bd      	mov	sp, r7
 8006510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006512:	bf00      	nop
 8006514:	40023800 	.word	0x40023800
 8006518:	00f42400 	.word	0x00f42400
 800651c:	017d7840 	.word	0x017d7840

08006520 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006520:	b480      	push	{r7}
 8006522:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006524:	4b03      	ldr	r3, [pc, #12]	; (8006534 <HAL_RCC_GetHCLKFreq+0x14>)
 8006526:	681b      	ldr	r3, [r3, #0]
}
 8006528:	4618      	mov	r0, r3
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	20000000 	.word	0x20000000

08006538 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800653c:	f7ff fff0 	bl	8006520 <HAL_RCC_GetHCLKFreq>
 8006540:	4601      	mov	r1, r0
 8006542:	4b05      	ldr	r3, [pc, #20]	; (8006558 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	0a9b      	lsrs	r3, r3, #10
 8006548:	f003 0307 	and.w	r3, r3, #7
 800654c:	4a03      	ldr	r2, [pc, #12]	; (800655c <HAL_RCC_GetPCLK1Freq+0x24>)
 800654e:	5cd3      	ldrb	r3, [r2, r3]
 8006550:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006554:	4618      	mov	r0, r3
 8006556:	bd80      	pop	{r7, pc}
 8006558:	40023800 	.word	0x40023800
 800655c:	0800ab78 	.word	0x0800ab78

08006560 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006564:	f7ff ffdc 	bl	8006520 <HAL_RCC_GetHCLKFreq>
 8006568:	4601      	mov	r1, r0
 800656a:	4b05      	ldr	r3, [pc, #20]	; (8006580 <HAL_RCC_GetPCLK2Freq+0x20>)
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	0b5b      	lsrs	r3, r3, #13
 8006570:	f003 0307 	and.w	r3, r3, #7
 8006574:	4a03      	ldr	r2, [pc, #12]	; (8006584 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006576:	5cd3      	ldrb	r3, [r2, r3]
 8006578:	fa21 f303 	lsr.w	r3, r1, r3
}
 800657c:	4618      	mov	r0, r3
 800657e:	bd80      	pop	{r7, pc}
 8006580:	40023800 	.word	0x40023800
 8006584:	0800ab78 	.word	0x0800ab78

08006588 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d101      	bne.n	800659a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e01d      	b.n	80065d6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d106      	bne.n	80065b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f7fb fbbe 	bl	8001d30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2202      	movs	r2, #2
 80065b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	3304      	adds	r3, #4
 80065c4:	4619      	mov	r1, r3
 80065c6:	4610      	mov	r0, r2
 80065c8:	f000 fb8c 	bl	8006ce4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3708      	adds	r7, #8
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}

080065de <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065de:	b480      	push	{r7}
 80065e0:	b085      	sub	sp, #20
 80065e2:	af00      	add	r7, sp, #0
 80065e4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	68da      	ldr	r2, [r3, #12]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f042 0201 	orr.w	r2, r2, #1
 80065f4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	f003 0307 	and.w	r3, r3, #7
 8006600:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2b06      	cmp	r3, #6
 8006606:	d007      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f042 0201 	orr.w	r2, r2, #1
 8006616:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3714      	adds	r7, #20
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006626:	b480      	push	{r7}
 8006628:	b083      	sub	sp, #12
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68da      	ldr	r2, [r3, #12]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f022 0201 	bic.w	r2, r2, #1
 800663c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	6a1a      	ldr	r2, [r3, #32]
 8006644:	f241 1311 	movw	r3, #4369	; 0x1111
 8006648:	4013      	ands	r3, r2
 800664a:	2b00      	cmp	r3, #0
 800664c:	d10f      	bne.n	800666e <HAL_TIM_Base_Stop_IT+0x48>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	6a1a      	ldr	r2, [r3, #32]
 8006654:	f240 4344 	movw	r3, #1092	; 0x444
 8006658:	4013      	ands	r3, r2
 800665a:	2b00      	cmp	r3, #0
 800665c:	d107      	bne.n	800666e <HAL_TIM_Base_Stop_IT+0x48>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f022 0201 	bic.w	r2, r2, #1
 800666c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e01d      	b.n	80066ca <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006694:	b2db      	uxtb	r3, r3
 8006696:	2b00      	cmp	r3, #0
 8006698:	d106      	bne.n	80066a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f7fb fa5c 	bl	8001b60 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2202      	movs	r2, #2
 80066ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	3304      	adds	r3, #4
 80066b8:	4619      	mov	r1, r3
 80066ba:	4610      	mov	r0, r2
 80066bc:	f000 fb12 	bl	8006ce4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066c8:	2300      	movs	r3, #0
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	3708      	adds	r7, #8
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
	...

080066d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	2201      	movs	r2, #1
 80066e4:	6839      	ldr	r1, [r7, #0]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f000 fd4c 	bl	8007184 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a15      	ldr	r2, [pc, #84]	; (8006748 <HAL_TIM_PWM_Start+0x74>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d004      	beq.n	8006700 <HAL_TIM_PWM_Start+0x2c>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a14      	ldr	r2, [pc, #80]	; (800674c <HAL_TIM_PWM_Start+0x78>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d101      	bne.n	8006704 <HAL_TIM_PWM_Start+0x30>
 8006700:	2301      	movs	r3, #1
 8006702:	e000      	b.n	8006706 <HAL_TIM_PWM_Start+0x32>
 8006704:	2300      	movs	r3, #0
 8006706:	2b00      	cmp	r3, #0
 8006708:	d007      	beq.n	800671a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006718:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	f003 0307 	and.w	r3, r3, #7
 8006724:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2b06      	cmp	r3, #6
 800672a:	d007      	beq.n	800673c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f042 0201 	orr.w	r2, r2, #1
 800673a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	40010000 	.word	0x40010000
 800674c:	40010400 	.word	0x40010400

08006750 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d101      	bne.n	8006764 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	e083      	b.n	800686c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800676a:	b2db      	uxtb	r3, r3
 800676c:	2b00      	cmp	r3, #0
 800676e:	d106      	bne.n	800677e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f7fb fa3f 	bl	8001bfc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2202      	movs	r2, #2
 8006782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	6812      	ldr	r2, [r2, #0]
 8006790:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006794:	f023 0307 	bic.w	r3, r3, #7
 8006798:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	3304      	adds	r3, #4
 80067a2:	4619      	mov	r1, r3
 80067a4:	4610      	mov	r0, r2
 80067a6:	f000 fa9d 	bl	8006ce4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	6a1b      	ldr	r3, [r3, #32]
 80067c0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	697a      	ldr	r2, [r7, #20]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067d2:	f023 0303 	bic.w	r3, r3, #3
 80067d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	689a      	ldr	r2, [r3, #8]
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	021b      	lsls	r3, r3, #8
 80067e2:	4313      	orrs	r3, r2
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80067f0:	f023 030c 	bic.w	r3, r3, #12
 80067f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80067fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006800:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	68da      	ldr	r2, [r3, #12]
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	69db      	ldr	r3, [r3, #28]
 800680a:	021b      	lsls	r3, r3, #8
 800680c:	4313      	orrs	r3, r2
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	4313      	orrs	r3, r2
 8006812:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	691b      	ldr	r3, [r3, #16]
 8006818:	011a      	lsls	r2, r3, #4
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	6a1b      	ldr	r3, [r3, #32]
 800681e:	031b      	lsls	r3, r3, #12
 8006820:	4313      	orrs	r3, r2
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	4313      	orrs	r3, r2
 8006826:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800682e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006836:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	685a      	ldr	r2, [r3, #4]
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	695b      	ldr	r3, [r3, #20]
 8006840:	011b      	lsls	r3, r3, #4
 8006842:	4313      	orrs	r3, r2
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	4313      	orrs	r3, r2
 8006848:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	693a      	ldr	r2, [r7, #16]
 8006858:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2201      	movs	r2, #1
 8006866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3718      	adds	r7, #24
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b082      	sub	sp, #8
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d002      	beq.n	800688a <HAL_TIM_Encoder_Start+0x16>
 8006884:	2b04      	cmp	r3, #4
 8006886:	d008      	beq.n	800689a <HAL_TIM_Encoder_Start+0x26>
 8006888:	e00f      	b.n	80068aa <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2201      	movs	r2, #1
 8006890:	2100      	movs	r1, #0
 8006892:	4618      	mov	r0, r3
 8006894:	f000 fc76 	bl	8007184 <TIM_CCxChannelCmd>
      break;
 8006898:	e016      	b.n	80068c8 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2201      	movs	r2, #1
 80068a0:	2104      	movs	r1, #4
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fc6e 	bl	8007184 <TIM_CCxChannelCmd>
      break;
 80068a8:	e00e      	b.n	80068c8 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2201      	movs	r2, #1
 80068b0:	2100      	movs	r1, #0
 80068b2:	4618      	mov	r0, r3
 80068b4:	f000 fc66 	bl	8007184 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2201      	movs	r2, #1
 80068be:	2104      	movs	r1, #4
 80068c0:	4618      	mov	r0, r3
 80068c2:	f000 fc5f 	bl	8007184 <TIM_CCxChannelCmd>
      break;
 80068c6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f042 0201 	orr.w	r2, r2, #1
 80068d6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80068d8:	2300      	movs	r3, #0
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3708      	adds	r7, #8
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}

080068e2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068e2:	b580      	push	{r7, lr}
 80068e4:	b082      	sub	sp, #8
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	f003 0302 	and.w	r3, r3, #2
 80068f4:	2b02      	cmp	r3, #2
 80068f6:	d122      	bne.n	800693e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	f003 0302 	and.w	r3, r3, #2
 8006902:	2b02      	cmp	r3, #2
 8006904:	d11b      	bne.n	800693e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f06f 0202 	mvn.w	r2, #2
 800690e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	699b      	ldr	r3, [r3, #24]
 800691c:	f003 0303 	and.w	r3, r3, #3
 8006920:	2b00      	cmp	r3, #0
 8006922:	d003      	beq.n	800692c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 f9bf 	bl	8006ca8 <HAL_TIM_IC_CaptureCallback>
 800692a:	e005      	b.n	8006938 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f9b1 	bl	8006c94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f9c2 	bl	8006cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2200      	movs	r2, #0
 800693c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	f003 0304 	and.w	r3, r3, #4
 8006948:	2b04      	cmp	r3, #4
 800694a:	d122      	bne.n	8006992 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	f003 0304 	and.w	r3, r3, #4
 8006956:	2b04      	cmp	r3, #4
 8006958:	d11b      	bne.n	8006992 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f06f 0204 	mvn.w	r2, #4
 8006962:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2202      	movs	r2, #2
 8006968:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006974:	2b00      	cmp	r3, #0
 8006976:	d003      	beq.n	8006980 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f000 f995 	bl	8006ca8 <HAL_TIM_IC_CaptureCallback>
 800697e:	e005      	b.n	800698c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 f987 	bl	8006c94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 f998 	bl	8006cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	f003 0308 	and.w	r3, r3, #8
 800699c:	2b08      	cmp	r3, #8
 800699e:	d122      	bne.n	80069e6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	f003 0308 	and.w	r3, r3, #8
 80069aa:	2b08      	cmp	r3, #8
 80069ac:	d11b      	bne.n	80069e6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f06f 0208 	mvn.w	r2, #8
 80069b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2204      	movs	r2, #4
 80069bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	69db      	ldr	r3, [r3, #28]
 80069c4:	f003 0303 	and.w	r3, r3, #3
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d003      	beq.n	80069d4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f000 f96b 	bl	8006ca8 <HAL_TIM_IC_CaptureCallback>
 80069d2:	e005      	b.n	80069e0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 f95d 	bl	8006c94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 f96e 	bl	8006cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	691b      	ldr	r3, [r3, #16]
 80069ec:	f003 0310 	and.w	r3, r3, #16
 80069f0:	2b10      	cmp	r3, #16
 80069f2:	d122      	bne.n	8006a3a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	f003 0310 	and.w	r3, r3, #16
 80069fe:	2b10      	cmp	r3, #16
 8006a00:	d11b      	bne.n	8006a3a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f06f 0210 	mvn.w	r2, #16
 8006a0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2208      	movs	r2, #8
 8006a10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	69db      	ldr	r3, [r3, #28]
 8006a18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d003      	beq.n	8006a28 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 f941 	bl	8006ca8 <HAL_TIM_IC_CaptureCallback>
 8006a26:	e005      	b.n	8006a34 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f000 f933 	bl	8006c94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 f944 	bl	8006cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	691b      	ldr	r3, [r3, #16]
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d10e      	bne.n	8006a66 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	68db      	ldr	r3, [r3, #12]
 8006a4e:	f003 0301 	and.w	r3, r3, #1
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d107      	bne.n	8006a66 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f06f 0201 	mvn.w	r2, #1
 8006a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 f90d 	bl	8006c80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	691b      	ldr	r3, [r3, #16]
 8006a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a70:	2b80      	cmp	r3, #128	; 0x80
 8006a72:	d10e      	bne.n	8006a92 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	68db      	ldr	r3, [r3, #12]
 8006a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a7e:	2b80      	cmp	r3, #128	; 0x80
 8006a80:	d107      	bne.n	8006a92 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 fc77 	bl	8007380 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a9c:	2b40      	cmp	r3, #64	; 0x40
 8006a9e:	d10e      	bne.n	8006abe <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aaa:	2b40      	cmp	r3, #64	; 0x40
 8006aac:	d107      	bne.n	8006abe <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 f909 	bl	8006cd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	f003 0320 	and.w	r3, r3, #32
 8006ac8:	2b20      	cmp	r3, #32
 8006aca:	d10e      	bne.n	8006aea <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	f003 0320 	and.w	r3, r3, #32
 8006ad6:	2b20      	cmp	r3, #32
 8006ad8:	d107      	bne.n	8006aea <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f06f 0220 	mvn.w	r2, #32
 8006ae2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 fc41 	bl	800736c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006aea:	bf00      	nop
 8006aec:	3708      	adds	r7, #8
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
	...

08006af4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	60f8      	str	r0, [r7, #12]
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d101      	bne.n	8006b0e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006b0a:	2302      	movs	r3, #2
 8006b0c:	e0b4      	b.n	8006c78 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2202      	movs	r2, #2
 8006b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2b0c      	cmp	r3, #12
 8006b22:	f200 809f 	bhi.w	8006c64 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006b26:	a201      	add	r2, pc, #4	; (adr r2, 8006b2c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b2c:	08006b61 	.word	0x08006b61
 8006b30:	08006c65 	.word	0x08006c65
 8006b34:	08006c65 	.word	0x08006c65
 8006b38:	08006c65 	.word	0x08006c65
 8006b3c:	08006ba1 	.word	0x08006ba1
 8006b40:	08006c65 	.word	0x08006c65
 8006b44:	08006c65 	.word	0x08006c65
 8006b48:	08006c65 	.word	0x08006c65
 8006b4c:	08006be3 	.word	0x08006be3
 8006b50:	08006c65 	.word	0x08006c65
 8006b54:	08006c65 	.word	0x08006c65
 8006b58:	08006c65 	.word	0x08006c65
 8006b5c:	08006c23 	.word	0x08006c23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68b9      	ldr	r1, [r7, #8]
 8006b66:	4618      	mov	r0, r3
 8006b68:	f000 f95c 	bl	8006e24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	699a      	ldr	r2, [r3, #24]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f042 0208 	orr.w	r2, r2, #8
 8006b7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	699a      	ldr	r2, [r3, #24]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f022 0204 	bic.w	r2, r2, #4
 8006b8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	6999      	ldr	r1, [r3, #24]
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	691a      	ldr	r2, [r3, #16]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	430a      	orrs	r2, r1
 8006b9c:	619a      	str	r2, [r3, #24]
      break;
 8006b9e:	e062      	b.n	8006c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	68b9      	ldr	r1, [r7, #8]
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f000 f9ac 	bl	8006f04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	699a      	ldr	r2, [r3, #24]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	699a      	ldr	r2, [r3, #24]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	6999      	ldr	r1, [r3, #24]
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	691b      	ldr	r3, [r3, #16]
 8006bd6:	021a      	lsls	r2, r3, #8
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	430a      	orrs	r2, r1
 8006bde:	619a      	str	r2, [r3, #24]
      break;
 8006be0:	e041      	b.n	8006c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68b9      	ldr	r1, [r7, #8]
 8006be8:	4618      	mov	r0, r3
 8006bea:	f000 fa01 	bl	8006ff0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	69da      	ldr	r2, [r3, #28]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f042 0208 	orr.w	r2, r2, #8
 8006bfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	69da      	ldr	r2, [r3, #28]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f022 0204 	bic.w	r2, r2, #4
 8006c0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	69d9      	ldr	r1, [r3, #28]
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	691a      	ldr	r2, [r3, #16]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	430a      	orrs	r2, r1
 8006c1e:	61da      	str	r2, [r3, #28]
      break;
 8006c20:	e021      	b.n	8006c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	68b9      	ldr	r1, [r7, #8]
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f000 fa55 	bl	80070d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	69da      	ldr	r2, [r3, #28]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	69da      	ldr	r2, [r3, #28]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	69d9      	ldr	r1, [r3, #28]
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	021a      	lsls	r2, r3, #8
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	430a      	orrs	r2, r1
 8006c60:	61da      	str	r2, [r3, #28]
      break;
 8006c62:	e000      	b.n	8006c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006c64:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr

08006c94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c9c:	bf00      	nop
 8006c9e:	370c      	adds	r7, #12
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr

08006ca8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cc4:	bf00      	nop
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006cd8:	bf00      	nop
 8006cda:	370c      	adds	r7, #12
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr

08006ce4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a40      	ldr	r2, [pc, #256]	; (8006df8 <TIM_Base_SetConfig+0x114>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d013      	beq.n	8006d24 <TIM_Base_SetConfig+0x40>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d02:	d00f      	beq.n	8006d24 <TIM_Base_SetConfig+0x40>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a3d      	ldr	r2, [pc, #244]	; (8006dfc <TIM_Base_SetConfig+0x118>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d00b      	beq.n	8006d24 <TIM_Base_SetConfig+0x40>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a3c      	ldr	r2, [pc, #240]	; (8006e00 <TIM_Base_SetConfig+0x11c>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d007      	beq.n	8006d24 <TIM_Base_SetConfig+0x40>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a3b      	ldr	r2, [pc, #236]	; (8006e04 <TIM_Base_SetConfig+0x120>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d003      	beq.n	8006d24 <TIM_Base_SetConfig+0x40>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4a3a      	ldr	r2, [pc, #232]	; (8006e08 <TIM_Base_SetConfig+0x124>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d108      	bne.n	8006d36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	68fa      	ldr	r2, [r7, #12]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a2f      	ldr	r2, [pc, #188]	; (8006df8 <TIM_Base_SetConfig+0x114>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d02b      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d44:	d027      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a2c      	ldr	r2, [pc, #176]	; (8006dfc <TIM_Base_SetConfig+0x118>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d023      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a2b      	ldr	r2, [pc, #172]	; (8006e00 <TIM_Base_SetConfig+0x11c>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d01f      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a2a      	ldr	r2, [pc, #168]	; (8006e04 <TIM_Base_SetConfig+0x120>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d01b      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a29      	ldr	r2, [pc, #164]	; (8006e08 <TIM_Base_SetConfig+0x124>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d017      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a28      	ldr	r2, [pc, #160]	; (8006e0c <TIM_Base_SetConfig+0x128>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d013      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	4a27      	ldr	r2, [pc, #156]	; (8006e10 <TIM_Base_SetConfig+0x12c>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d00f      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	4a26      	ldr	r2, [pc, #152]	; (8006e14 <TIM_Base_SetConfig+0x130>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d00b      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4a25      	ldr	r2, [pc, #148]	; (8006e18 <TIM_Base_SetConfig+0x134>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d007      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a24      	ldr	r2, [pc, #144]	; (8006e1c <TIM_Base_SetConfig+0x138>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d003      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a23      	ldr	r2, [pc, #140]	; (8006e20 <TIM_Base_SetConfig+0x13c>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d108      	bne.n	8006da8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	689a      	ldr	r2, [r3, #8]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a0a      	ldr	r2, [pc, #40]	; (8006df8 <TIM_Base_SetConfig+0x114>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d003      	beq.n	8006ddc <TIM_Base_SetConfig+0xf8>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a0c      	ldr	r2, [pc, #48]	; (8006e08 <TIM_Base_SetConfig+0x124>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d103      	bne.n	8006de4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	691a      	ldr	r2, [r3, #16]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	615a      	str	r2, [r3, #20]
}
 8006dea:	bf00      	nop
 8006dec:	3714      	adds	r7, #20
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop
 8006df8:	40010000 	.word	0x40010000
 8006dfc:	40000400 	.word	0x40000400
 8006e00:	40000800 	.word	0x40000800
 8006e04:	40000c00 	.word	0x40000c00
 8006e08:	40010400 	.word	0x40010400
 8006e0c:	40014000 	.word	0x40014000
 8006e10:	40014400 	.word	0x40014400
 8006e14:	40014800 	.word	0x40014800
 8006e18:	40001800 	.word	0x40001800
 8006e1c:	40001c00 	.word	0x40001c00
 8006e20:	40002000 	.word	0x40002000

08006e24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b087      	sub	sp, #28
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	f023 0201 	bic.w	r2, r3, #1
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	699b      	ldr	r3, [r3, #24]
 8006e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f023 0303 	bic.w	r3, r3, #3
 8006e5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	f023 0302 	bic.w	r3, r3, #2
 8006e6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a20      	ldr	r2, [pc, #128]	; (8006efc <TIM_OC1_SetConfig+0xd8>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d003      	beq.n	8006e88 <TIM_OC1_SetConfig+0x64>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a1f      	ldr	r2, [pc, #124]	; (8006f00 <TIM_OC1_SetConfig+0xdc>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d10c      	bne.n	8006ea2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	f023 0308 	bic.w	r3, r3, #8
 8006e8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	697a      	ldr	r2, [r7, #20]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	f023 0304 	bic.w	r3, r3, #4
 8006ea0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a15      	ldr	r2, [pc, #84]	; (8006efc <TIM_OC1_SetConfig+0xd8>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d003      	beq.n	8006eb2 <TIM_OC1_SetConfig+0x8e>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a14      	ldr	r2, [pc, #80]	; (8006f00 <TIM_OC1_SetConfig+0xdc>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d111      	bne.n	8006ed6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006eb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	695b      	ldr	r3, [r3, #20]
 8006ec6:	693a      	ldr	r2, [r7, #16]
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	699b      	ldr	r3, [r3, #24]
 8006ed0:	693a      	ldr	r2, [r7, #16]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	685a      	ldr	r2, [r3, #4]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	697a      	ldr	r2, [r7, #20]
 8006eee:	621a      	str	r2, [r3, #32]
}
 8006ef0:	bf00      	nop
 8006ef2:	371c      	adds	r7, #28
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr
 8006efc:	40010000 	.word	0x40010000
 8006f00:	40010400 	.word	0x40010400

08006f04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b087      	sub	sp, #28
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a1b      	ldr	r3, [r3, #32]
 8006f12:	f023 0210 	bic.w	r2, r3, #16
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	699b      	ldr	r3, [r3, #24]
 8006f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	021b      	lsls	r3, r3, #8
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	f023 0320 	bic.w	r3, r3, #32
 8006f4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	011b      	lsls	r3, r3, #4
 8006f56:	697a      	ldr	r2, [r7, #20]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a22      	ldr	r2, [pc, #136]	; (8006fe8 <TIM_OC2_SetConfig+0xe4>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d003      	beq.n	8006f6c <TIM_OC2_SetConfig+0x68>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a21      	ldr	r2, [pc, #132]	; (8006fec <TIM_OC2_SetConfig+0xe8>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d10d      	bne.n	8006f88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	011b      	lsls	r3, r3, #4
 8006f7a:	697a      	ldr	r2, [r7, #20]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a17      	ldr	r2, [pc, #92]	; (8006fe8 <TIM_OC2_SetConfig+0xe4>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d003      	beq.n	8006f98 <TIM_OC2_SetConfig+0x94>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a16      	ldr	r2, [pc, #88]	; (8006fec <TIM_OC2_SetConfig+0xe8>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d113      	bne.n	8006fc0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006fa6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	695b      	ldr	r3, [r3, #20]
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	699b      	ldr	r3, [r3, #24]
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	68fa      	ldr	r2, [r7, #12]
 8006fca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	685a      	ldr	r2, [r3, #4]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	697a      	ldr	r2, [r7, #20]
 8006fd8:	621a      	str	r2, [r3, #32]
}
 8006fda:	bf00      	nop
 8006fdc:	371c      	adds	r7, #28
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	40010000 	.word	0x40010000
 8006fec:	40010400 	.word	0x40010400

08006ff0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b087      	sub	sp, #28
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a1b      	ldr	r3, [r3, #32]
 8006ffe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a1b      	ldr	r3, [r3, #32]
 800700a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	69db      	ldr	r3, [r3, #28]
 8007016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800701e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f023 0303 	bic.w	r3, r3, #3
 8007026:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68fa      	ldr	r2, [r7, #12]
 800702e:	4313      	orrs	r3, r2
 8007030:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007038:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	021b      	lsls	r3, r3, #8
 8007040:	697a      	ldr	r2, [r7, #20]
 8007042:	4313      	orrs	r3, r2
 8007044:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a21      	ldr	r2, [pc, #132]	; (80070d0 <TIM_OC3_SetConfig+0xe0>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d003      	beq.n	8007056 <TIM_OC3_SetConfig+0x66>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a20      	ldr	r2, [pc, #128]	; (80070d4 <TIM_OC3_SetConfig+0xe4>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d10d      	bne.n	8007072 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800705c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	68db      	ldr	r3, [r3, #12]
 8007062:	021b      	lsls	r3, r3, #8
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	4313      	orrs	r3, r2
 8007068:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007070:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a16      	ldr	r2, [pc, #88]	; (80070d0 <TIM_OC3_SetConfig+0xe0>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d003      	beq.n	8007082 <TIM_OC3_SetConfig+0x92>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a15      	ldr	r2, [pc, #84]	; (80070d4 <TIM_OC3_SetConfig+0xe4>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d113      	bne.n	80070aa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007088:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007090:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	695b      	ldr	r3, [r3, #20]
 8007096:	011b      	lsls	r3, r3, #4
 8007098:	693a      	ldr	r2, [r7, #16]
 800709a:	4313      	orrs	r3, r2
 800709c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	699b      	ldr	r3, [r3, #24]
 80070a2:	011b      	lsls	r3, r3, #4
 80070a4:	693a      	ldr	r2, [r7, #16]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	693a      	ldr	r2, [r7, #16]
 80070ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	68fa      	ldr	r2, [r7, #12]
 80070b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	685a      	ldr	r2, [r3, #4]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	697a      	ldr	r2, [r7, #20]
 80070c2:	621a      	str	r2, [r3, #32]
}
 80070c4:	bf00      	nop
 80070c6:	371c      	adds	r7, #28
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr
 80070d0:	40010000 	.word	0x40010000
 80070d4:	40010400 	.word	0x40010400

080070d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070d8:	b480      	push	{r7}
 80070da:	b087      	sub	sp, #28
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a1b      	ldr	r3, [r3, #32]
 80070e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a1b      	ldr	r3, [r3, #32]
 80070f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	69db      	ldr	r3, [r3, #28]
 80070fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007106:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800710e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	021b      	lsls	r3, r3, #8
 8007116:	68fa      	ldr	r2, [r7, #12]
 8007118:	4313      	orrs	r3, r2
 800711a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007122:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	031b      	lsls	r3, r3, #12
 800712a:	693a      	ldr	r2, [r7, #16]
 800712c:	4313      	orrs	r3, r2
 800712e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4a12      	ldr	r2, [pc, #72]	; (800717c <TIM_OC4_SetConfig+0xa4>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d003      	beq.n	8007140 <TIM_OC4_SetConfig+0x68>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a11      	ldr	r2, [pc, #68]	; (8007180 <TIM_OC4_SetConfig+0xa8>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d109      	bne.n	8007154 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007146:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	695b      	ldr	r3, [r3, #20]
 800714c:	019b      	lsls	r3, r3, #6
 800714e:	697a      	ldr	r2, [r7, #20]
 8007150:	4313      	orrs	r3, r2
 8007152:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	697a      	ldr	r2, [r7, #20]
 8007158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	68fa      	ldr	r2, [r7, #12]
 800715e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	685a      	ldr	r2, [r3, #4]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	621a      	str	r2, [r3, #32]
}
 800716e:	bf00      	nop
 8007170:	371c      	adds	r7, #28
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr
 800717a:	bf00      	nop
 800717c:	40010000 	.word	0x40010000
 8007180:	40010400 	.word	0x40010400

08007184 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007184:	b480      	push	{r7}
 8007186:	b087      	sub	sp, #28
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f003 031f 	and.w	r3, r3, #31
 8007196:	2201      	movs	r2, #1
 8007198:	fa02 f303 	lsl.w	r3, r2, r3
 800719c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6a1a      	ldr	r2, [r3, #32]
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	43db      	mvns	r3, r3
 80071a6:	401a      	ands	r2, r3
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6a1a      	ldr	r2, [r3, #32]
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	f003 031f 	and.w	r3, r3, #31
 80071b6:	6879      	ldr	r1, [r7, #4]
 80071b8:	fa01 f303 	lsl.w	r3, r1, r3
 80071bc:	431a      	orrs	r2, r3
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	621a      	str	r2, [r3, #32]
}
 80071c2:	bf00      	nop
 80071c4:	371c      	adds	r7, #28
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr
	...

080071d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b085      	sub	sp, #20
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d101      	bne.n	80071e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071e4:	2302      	movs	r3, #2
 80071e6:	e05a      	b.n	800729e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2202      	movs	r2, #2
 80071f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800720e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	4313      	orrs	r3, r2
 8007218:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68fa      	ldr	r2, [r7, #12]
 8007220:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a21      	ldr	r2, [pc, #132]	; (80072ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d022      	beq.n	8007272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007234:	d01d      	beq.n	8007272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a1d      	ldr	r2, [pc, #116]	; (80072b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d018      	beq.n	8007272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a1b      	ldr	r2, [pc, #108]	; (80072b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d013      	beq.n	8007272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a1a      	ldr	r2, [pc, #104]	; (80072b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d00e      	beq.n	8007272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a18      	ldr	r2, [pc, #96]	; (80072bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d009      	beq.n	8007272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a17      	ldr	r2, [pc, #92]	; (80072c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d004      	beq.n	8007272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a15      	ldr	r2, [pc, #84]	; (80072c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d10c      	bne.n	800728c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007278:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	4313      	orrs	r3, r2
 8007282:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68ba      	ldr	r2, [r7, #8]
 800728a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2201      	movs	r2, #1
 8007290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3714      	adds	r7, #20
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr
 80072aa:	bf00      	nop
 80072ac:	40010000 	.word	0x40010000
 80072b0:	40000400 	.word	0x40000400
 80072b4:	40000800 	.word	0x40000800
 80072b8:	40000c00 	.word	0x40000c00
 80072bc:	40010400 	.word	0x40010400
 80072c0:	40014000 	.word	0x40014000
 80072c4:	40001800 	.word	0x40001800

080072c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b085      	sub	sp, #20
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80072d2:	2300      	movs	r3, #0
 80072d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d101      	bne.n	80072e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80072e0:	2302      	movs	r3, #2
 80072e2:	e03d      	b.n	8007360 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	4313      	orrs	r3, r2
 8007306:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	4313      	orrs	r3, r2
 8007314:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4313      	orrs	r3, r2
 8007322:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	4313      	orrs	r3, r2
 8007330:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	695b      	ldr	r3, [r3, #20]
 800733c:	4313      	orrs	r3, r2
 800733e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	69db      	ldr	r3, [r3, #28]
 800734a:	4313      	orrs	r3, r2
 800734c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2200      	movs	r2, #0
 800735a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3714      	adds	r7, #20
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007374:	bf00      	nop
 8007376:	370c      	adds	r7, #12
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr

08007380 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007388:	bf00      	nop
 800738a:	370c      	adds	r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b082      	sub	sp, #8
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d101      	bne.n	80073a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	e03f      	b.n	8007426 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80073ac:	b2db      	uxtb	r3, r3
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d106      	bne.n	80073c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f7fa fd6c 	bl	8001e98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2224      	movs	r2, #36	; 0x24
 80073c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	68da      	ldr	r2, [r3, #12]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f000 f90b 	bl	80075f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	691a      	ldr	r2, [r3, #16]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	695a      	ldr	r2, [r3, #20]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	68da      	ldr	r2, [r3, #12]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800740c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2220      	movs	r2, #32
 8007418:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2220      	movs	r2, #32
 8007420:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007424:	2300      	movs	r3, #0
}
 8007426:	4618      	mov	r0, r3
 8007428:	3708      	adds	r7, #8
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}

0800742e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800742e:	b580      	push	{r7, lr}
 8007430:	b088      	sub	sp, #32
 8007432:	af02      	add	r7, sp, #8
 8007434:	60f8      	str	r0, [r7, #12]
 8007436:	60b9      	str	r1, [r7, #8]
 8007438:	603b      	str	r3, [r7, #0]
 800743a:	4613      	mov	r3, r2
 800743c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800743e:	2300      	movs	r3, #0
 8007440:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007448:	b2db      	uxtb	r3, r3
 800744a:	2b20      	cmp	r3, #32
 800744c:	f040 8083 	bne.w	8007556 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d002      	beq.n	800745c <HAL_UART_Transmit+0x2e>
 8007456:	88fb      	ldrh	r3, [r7, #6]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d101      	bne.n	8007460 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e07b      	b.n	8007558 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007466:	2b01      	cmp	r3, #1
 8007468:	d101      	bne.n	800746e <HAL_UART_Transmit+0x40>
 800746a:	2302      	movs	r3, #2
 800746c:	e074      	b.n	8007558 <HAL_UART_Transmit+0x12a>
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2221      	movs	r2, #33	; 0x21
 8007480:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007484:	f7fc fbbe 	bl	8003c04 <HAL_GetTick>
 8007488:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	88fa      	ldrh	r2, [r7, #6]
 800748e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	88fa      	ldrh	r2, [r7, #6]
 8007494:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2200      	movs	r2, #0
 800749a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800749e:	e042      	b.n	8007526 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	3b01      	subs	r3, #1
 80074a8:	b29a      	uxth	r2, r3
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074b6:	d122      	bne.n	80074fe <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	2200      	movs	r2, #0
 80074c0:	2180      	movs	r1, #128	; 0x80
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f000 f84c 	bl	8007560 <UART_WaitOnFlagUntilTimeout>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d001      	beq.n	80074d2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e042      	b.n	8007558 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	881b      	ldrh	r3, [r3, #0]
 80074da:	461a      	mov	r2, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074e4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d103      	bne.n	80074f6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	3302      	adds	r3, #2
 80074f2:	60bb      	str	r3, [r7, #8]
 80074f4:	e017      	b.n	8007526 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	3301      	adds	r3, #1
 80074fa:	60bb      	str	r3, [r7, #8]
 80074fc:	e013      	b.n	8007526 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	9300      	str	r3, [sp, #0]
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	2200      	movs	r2, #0
 8007506:	2180      	movs	r1, #128	; 0x80
 8007508:	68f8      	ldr	r0, [r7, #12]
 800750a:	f000 f829 	bl	8007560 <UART_WaitOnFlagUntilTimeout>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d001      	beq.n	8007518 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	e01f      	b.n	8007558 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	1c5a      	adds	r2, r3, #1
 800751c:	60ba      	str	r2, [r7, #8]
 800751e:	781a      	ldrb	r2, [r3, #0]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800752a:	b29b      	uxth	r3, r3
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1b7      	bne.n	80074a0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	9300      	str	r3, [sp, #0]
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	2200      	movs	r2, #0
 8007538:	2140      	movs	r1, #64	; 0x40
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f000 f810 	bl	8007560 <UART_WaitOnFlagUntilTimeout>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d001      	beq.n	800754a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e006      	b.n	8007558 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2220      	movs	r2, #32
 800754e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8007552:	2300      	movs	r3, #0
 8007554:	e000      	b.n	8007558 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007556:	2302      	movs	r3, #2
  }
}
 8007558:	4618      	mov	r0, r3
 800755a:	3718      	adds	r7, #24
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	603b      	str	r3, [r7, #0]
 800756c:	4613      	mov	r3, r2
 800756e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007570:	e02c      	b.n	80075cc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007572:	69bb      	ldr	r3, [r7, #24]
 8007574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007578:	d028      	beq.n	80075cc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d007      	beq.n	8007590 <UART_WaitOnFlagUntilTimeout+0x30>
 8007580:	f7fc fb40 	bl	8003c04 <HAL_GetTick>
 8007584:	4602      	mov	r2, r0
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	1ad3      	subs	r3, r2, r3
 800758a:	69ba      	ldr	r2, [r7, #24]
 800758c:	429a      	cmp	r2, r3
 800758e:	d21d      	bcs.n	80075cc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	68da      	ldr	r2, [r3, #12]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800759e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	695a      	ldr	r2, [r3, #20]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f022 0201 	bic.w	r2, r2, #1
 80075ae:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2220      	movs	r2, #32
 80075b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2220      	movs	r2, #32
 80075bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80075c8:	2303      	movs	r3, #3
 80075ca:	e00f      	b.n	80075ec <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	4013      	ands	r3, r2
 80075d6:	68ba      	ldr	r2, [r7, #8]
 80075d8:	429a      	cmp	r2, r3
 80075da:	bf0c      	ite	eq
 80075dc:	2301      	moveq	r3, #1
 80075de:	2300      	movne	r3, #0
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	461a      	mov	r2, r3
 80075e4:	79fb      	ldrb	r3, [r7, #7]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d0c3      	beq.n	8007572 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80075ea:	2300      	movs	r3, #0
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3710      	adds	r7, #16
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}

080075f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f8:	b085      	sub	sp, #20
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	68da      	ldr	r2, [r3, #12]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	430a      	orrs	r2, r1
 8007612:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	689a      	ldr	r2, [r3, #8]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	691b      	ldr	r3, [r3, #16]
 800761c:	431a      	orrs	r2, r3
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	695b      	ldr	r3, [r3, #20]
 8007622:	431a      	orrs	r2, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	69db      	ldr	r3, [r3, #28]
 8007628:	4313      	orrs	r3, r2
 800762a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007636:	f023 030c 	bic.w	r3, r3, #12
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	6812      	ldr	r2, [r2, #0]
 800763e:	68f9      	ldr	r1, [r7, #12]
 8007640:	430b      	orrs	r3, r1
 8007642:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	695b      	ldr	r3, [r3, #20]
 800764a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	699a      	ldr	r2, [r3, #24]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	430a      	orrs	r2, r1
 8007658:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	69db      	ldr	r3, [r3, #28]
 800765e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007662:	f040 818b 	bne.w	800797c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4ac1      	ldr	r2, [pc, #772]	; (8007970 <UART_SetConfig+0x37c>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d005      	beq.n	800767c <UART_SetConfig+0x88>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4abf      	ldr	r2, [pc, #764]	; (8007974 <UART_SetConfig+0x380>)
 8007676:	4293      	cmp	r3, r2
 8007678:	f040 80bd 	bne.w	80077f6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800767c:	f7fe ff70 	bl	8006560 <HAL_RCC_GetPCLK2Freq>
 8007680:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	461d      	mov	r5, r3
 8007686:	f04f 0600 	mov.w	r6, #0
 800768a:	46a8      	mov	r8, r5
 800768c:	46b1      	mov	r9, r6
 800768e:	eb18 0308 	adds.w	r3, r8, r8
 8007692:	eb49 0409 	adc.w	r4, r9, r9
 8007696:	4698      	mov	r8, r3
 8007698:	46a1      	mov	r9, r4
 800769a:	eb18 0805 	adds.w	r8, r8, r5
 800769e:	eb49 0906 	adc.w	r9, r9, r6
 80076a2:	f04f 0100 	mov.w	r1, #0
 80076a6:	f04f 0200 	mov.w	r2, #0
 80076aa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80076ae:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80076b2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80076b6:	4688      	mov	r8, r1
 80076b8:	4691      	mov	r9, r2
 80076ba:	eb18 0005 	adds.w	r0, r8, r5
 80076be:	eb49 0106 	adc.w	r1, r9, r6
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	461d      	mov	r5, r3
 80076c8:	f04f 0600 	mov.w	r6, #0
 80076cc:	196b      	adds	r3, r5, r5
 80076ce:	eb46 0406 	adc.w	r4, r6, r6
 80076d2:	461a      	mov	r2, r3
 80076d4:	4623      	mov	r3, r4
 80076d6:	f7f9 fa67 	bl	8000ba8 <__aeabi_uldivmod>
 80076da:	4603      	mov	r3, r0
 80076dc:	460c      	mov	r4, r1
 80076de:	461a      	mov	r2, r3
 80076e0:	4ba5      	ldr	r3, [pc, #660]	; (8007978 <UART_SetConfig+0x384>)
 80076e2:	fba3 2302 	umull	r2, r3, r3, r2
 80076e6:	095b      	lsrs	r3, r3, #5
 80076e8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	461d      	mov	r5, r3
 80076f0:	f04f 0600 	mov.w	r6, #0
 80076f4:	46a9      	mov	r9, r5
 80076f6:	46b2      	mov	sl, r6
 80076f8:	eb19 0309 	adds.w	r3, r9, r9
 80076fc:	eb4a 040a 	adc.w	r4, sl, sl
 8007700:	4699      	mov	r9, r3
 8007702:	46a2      	mov	sl, r4
 8007704:	eb19 0905 	adds.w	r9, r9, r5
 8007708:	eb4a 0a06 	adc.w	sl, sl, r6
 800770c:	f04f 0100 	mov.w	r1, #0
 8007710:	f04f 0200 	mov.w	r2, #0
 8007714:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007718:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800771c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007720:	4689      	mov	r9, r1
 8007722:	4692      	mov	sl, r2
 8007724:	eb19 0005 	adds.w	r0, r9, r5
 8007728:	eb4a 0106 	adc.w	r1, sl, r6
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	461d      	mov	r5, r3
 8007732:	f04f 0600 	mov.w	r6, #0
 8007736:	196b      	adds	r3, r5, r5
 8007738:	eb46 0406 	adc.w	r4, r6, r6
 800773c:	461a      	mov	r2, r3
 800773e:	4623      	mov	r3, r4
 8007740:	f7f9 fa32 	bl	8000ba8 <__aeabi_uldivmod>
 8007744:	4603      	mov	r3, r0
 8007746:	460c      	mov	r4, r1
 8007748:	461a      	mov	r2, r3
 800774a:	4b8b      	ldr	r3, [pc, #556]	; (8007978 <UART_SetConfig+0x384>)
 800774c:	fba3 1302 	umull	r1, r3, r3, r2
 8007750:	095b      	lsrs	r3, r3, #5
 8007752:	2164      	movs	r1, #100	; 0x64
 8007754:	fb01 f303 	mul.w	r3, r1, r3
 8007758:	1ad3      	subs	r3, r2, r3
 800775a:	00db      	lsls	r3, r3, #3
 800775c:	3332      	adds	r3, #50	; 0x32
 800775e:	4a86      	ldr	r2, [pc, #536]	; (8007978 <UART_SetConfig+0x384>)
 8007760:	fba2 2303 	umull	r2, r3, r2, r3
 8007764:	095b      	lsrs	r3, r3, #5
 8007766:	005b      	lsls	r3, r3, #1
 8007768:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800776c:	4498      	add	r8, r3
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	461d      	mov	r5, r3
 8007772:	f04f 0600 	mov.w	r6, #0
 8007776:	46a9      	mov	r9, r5
 8007778:	46b2      	mov	sl, r6
 800777a:	eb19 0309 	adds.w	r3, r9, r9
 800777e:	eb4a 040a 	adc.w	r4, sl, sl
 8007782:	4699      	mov	r9, r3
 8007784:	46a2      	mov	sl, r4
 8007786:	eb19 0905 	adds.w	r9, r9, r5
 800778a:	eb4a 0a06 	adc.w	sl, sl, r6
 800778e:	f04f 0100 	mov.w	r1, #0
 8007792:	f04f 0200 	mov.w	r2, #0
 8007796:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800779a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800779e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80077a2:	4689      	mov	r9, r1
 80077a4:	4692      	mov	sl, r2
 80077a6:	eb19 0005 	adds.w	r0, r9, r5
 80077aa:	eb4a 0106 	adc.w	r1, sl, r6
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	461d      	mov	r5, r3
 80077b4:	f04f 0600 	mov.w	r6, #0
 80077b8:	196b      	adds	r3, r5, r5
 80077ba:	eb46 0406 	adc.w	r4, r6, r6
 80077be:	461a      	mov	r2, r3
 80077c0:	4623      	mov	r3, r4
 80077c2:	f7f9 f9f1 	bl	8000ba8 <__aeabi_uldivmod>
 80077c6:	4603      	mov	r3, r0
 80077c8:	460c      	mov	r4, r1
 80077ca:	461a      	mov	r2, r3
 80077cc:	4b6a      	ldr	r3, [pc, #424]	; (8007978 <UART_SetConfig+0x384>)
 80077ce:	fba3 1302 	umull	r1, r3, r3, r2
 80077d2:	095b      	lsrs	r3, r3, #5
 80077d4:	2164      	movs	r1, #100	; 0x64
 80077d6:	fb01 f303 	mul.w	r3, r1, r3
 80077da:	1ad3      	subs	r3, r2, r3
 80077dc:	00db      	lsls	r3, r3, #3
 80077de:	3332      	adds	r3, #50	; 0x32
 80077e0:	4a65      	ldr	r2, [pc, #404]	; (8007978 <UART_SetConfig+0x384>)
 80077e2:	fba2 2303 	umull	r2, r3, r2, r3
 80077e6:	095b      	lsrs	r3, r3, #5
 80077e8:	f003 0207 	and.w	r2, r3, #7
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4442      	add	r2, r8
 80077f2:	609a      	str	r2, [r3, #8]
 80077f4:	e26f      	b.n	8007cd6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80077f6:	f7fe fe9f 	bl	8006538 <HAL_RCC_GetPCLK1Freq>
 80077fa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	461d      	mov	r5, r3
 8007800:	f04f 0600 	mov.w	r6, #0
 8007804:	46a8      	mov	r8, r5
 8007806:	46b1      	mov	r9, r6
 8007808:	eb18 0308 	adds.w	r3, r8, r8
 800780c:	eb49 0409 	adc.w	r4, r9, r9
 8007810:	4698      	mov	r8, r3
 8007812:	46a1      	mov	r9, r4
 8007814:	eb18 0805 	adds.w	r8, r8, r5
 8007818:	eb49 0906 	adc.w	r9, r9, r6
 800781c:	f04f 0100 	mov.w	r1, #0
 8007820:	f04f 0200 	mov.w	r2, #0
 8007824:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007828:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800782c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007830:	4688      	mov	r8, r1
 8007832:	4691      	mov	r9, r2
 8007834:	eb18 0005 	adds.w	r0, r8, r5
 8007838:	eb49 0106 	adc.w	r1, r9, r6
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	461d      	mov	r5, r3
 8007842:	f04f 0600 	mov.w	r6, #0
 8007846:	196b      	adds	r3, r5, r5
 8007848:	eb46 0406 	adc.w	r4, r6, r6
 800784c:	461a      	mov	r2, r3
 800784e:	4623      	mov	r3, r4
 8007850:	f7f9 f9aa 	bl	8000ba8 <__aeabi_uldivmod>
 8007854:	4603      	mov	r3, r0
 8007856:	460c      	mov	r4, r1
 8007858:	461a      	mov	r2, r3
 800785a:	4b47      	ldr	r3, [pc, #284]	; (8007978 <UART_SetConfig+0x384>)
 800785c:	fba3 2302 	umull	r2, r3, r3, r2
 8007860:	095b      	lsrs	r3, r3, #5
 8007862:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	461d      	mov	r5, r3
 800786a:	f04f 0600 	mov.w	r6, #0
 800786e:	46a9      	mov	r9, r5
 8007870:	46b2      	mov	sl, r6
 8007872:	eb19 0309 	adds.w	r3, r9, r9
 8007876:	eb4a 040a 	adc.w	r4, sl, sl
 800787a:	4699      	mov	r9, r3
 800787c:	46a2      	mov	sl, r4
 800787e:	eb19 0905 	adds.w	r9, r9, r5
 8007882:	eb4a 0a06 	adc.w	sl, sl, r6
 8007886:	f04f 0100 	mov.w	r1, #0
 800788a:	f04f 0200 	mov.w	r2, #0
 800788e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007892:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007896:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800789a:	4689      	mov	r9, r1
 800789c:	4692      	mov	sl, r2
 800789e:	eb19 0005 	adds.w	r0, r9, r5
 80078a2:	eb4a 0106 	adc.w	r1, sl, r6
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	461d      	mov	r5, r3
 80078ac:	f04f 0600 	mov.w	r6, #0
 80078b0:	196b      	adds	r3, r5, r5
 80078b2:	eb46 0406 	adc.w	r4, r6, r6
 80078b6:	461a      	mov	r2, r3
 80078b8:	4623      	mov	r3, r4
 80078ba:	f7f9 f975 	bl	8000ba8 <__aeabi_uldivmod>
 80078be:	4603      	mov	r3, r0
 80078c0:	460c      	mov	r4, r1
 80078c2:	461a      	mov	r2, r3
 80078c4:	4b2c      	ldr	r3, [pc, #176]	; (8007978 <UART_SetConfig+0x384>)
 80078c6:	fba3 1302 	umull	r1, r3, r3, r2
 80078ca:	095b      	lsrs	r3, r3, #5
 80078cc:	2164      	movs	r1, #100	; 0x64
 80078ce:	fb01 f303 	mul.w	r3, r1, r3
 80078d2:	1ad3      	subs	r3, r2, r3
 80078d4:	00db      	lsls	r3, r3, #3
 80078d6:	3332      	adds	r3, #50	; 0x32
 80078d8:	4a27      	ldr	r2, [pc, #156]	; (8007978 <UART_SetConfig+0x384>)
 80078da:	fba2 2303 	umull	r2, r3, r2, r3
 80078de:	095b      	lsrs	r3, r3, #5
 80078e0:	005b      	lsls	r3, r3, #1
 80078e2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80078e6:	4498      	add	r8, r3
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	461d      	mov	r5, r3
 80078ec:	f04f 0600 	mov.w	r6, #0
 80078f0:	46a9      	mov	r9, r5
 80078f2:	46b2      	mov	sl, r6
 80078f4:	eb19 0309 	adds.w	r3, r9, r9
 80078f8:	eb4a 040a 	adc.w	r4, sl, sl
 80078fc:	4699      	mov	r9, r3
 80078fe:	46a2      	mov	sl, r4
 8007900:	eb19 0905 	adds.w	r9, r9, r5
 8007904:	eb4a 0a06 	adc.w	sl, sl, r6
 8007908:	f04f 0100 	mov.w	r1, #0
 800790c:	f04f 0200 	mov.w	r2, #0
 8007910:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007914:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007918:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800791c:	4689      	mov	r9, r1
 800791e:	4692      	mov	sl, r2
 8007920:	eb19 0005 	adds.w	r0, r9, r5
 8007924:	eb4a 0106 	adc.w	r1, sl, r6
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	461d      	mov	r5, r3
 800792e:	f04f 0600 	mov.w	r6, #0
 8007932:	196b      	adds	r3, r5, r5
 8007934:	eb46 0406 	adc.w	r4, r6, r6
 8007938:	461a      	mov	r2, r3
 800793a:	4623      	mov	r3, r4
 800793c:	f7f9 f934 	bl	8000ba8 <__aeabi_uldivmod>
 8007940:	4603      	mov	r3, r0
 8007942:	460c      	mov	r4, r1
 8007944:	461a      	mov	r2, r3
 8007946:	4b0c      	ldr	r3, [pc, #48]	; (8007978 <UART_SetConfig+0x384>)
 8007948:	fba3 1302 	umull	r1, r3, r3, r2
 800794c:	095b      	lsrs	r3, r3, #5
 800794e:	2164      	movs	r1, #100	; 0x64
 8007950:	fb01 f303 	mul.w	r3, r1, r3
 8007954:	1ad3      	subs	r3, r2, r3
 8007956:	00db      	lsls	r3, r3, #3
 8007958:	3332      	adds	r3, #50	; 0x32
 800795a:	4a07      	ldr	r2, [pc, #28]	; (8007978 <UART_SetConfig+0x384>)
 800795c:	fba2 2303 	umull	r2, r3, r2, r3
 8007960:	095b      	lsrs	r3, r3, #5
 8007962:	f003 0207 	and.w	r2, r3, #7
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4442      	add	r2, r8
 800796c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800796e:	e1b2      	b.n	8007cd6 <UART_SetConfig+0x6e2>
 8007970:	40011000 	.word	0x40011000
 8007974:	40011400 	.word	0x40011400
 8007978:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4ad7      	ldr	r2, [pc, #860]	; (8007ce0 <UART_SetConfig+0x6ec>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d005      	beq.n	8007992 <UART_SetConfig+0x39e>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4ad6      	ldr	r2, [pc, #856]	; (8007ce4 <UART_SetConfig+0x6f0>)
 800798c:	4293      	cmp	r3, r2
 800798e:	f040 80d1 	bne.w	8007b34 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007992:	f7fe fde5 	bl	8006560 <HAL_RCC_GetPCLK2Freq>
 8007996:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	469a      	mov	sl, r3
 800799c:	f04f 0b00 	mov.w	fp, #0
 80079a0:	46d0      	mov	r8, sl
 80079a2:	46d9      	mov	r9, fp
 80079a4:	eb18 0308 	adds.w	r3, r8, r8
 80079a8:	eb49 0409 	adc.w	r4, r9, r9
 80079ac:	4698      	mov	r8, r3
 80079ae:	46a1      	mov	r9, r4
 80079b0:	eb18 080a 	adds.w	r8, r8, sl
 80079b4:	eb49 090b 	adc.w	r9, r9, fp
 80079b8:	f04f 0100 	mov.w	r1, #0
 80079bc:	f04f 0200 	mov.w	r2, #0
 80079c0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80079c4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80079c8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80079cc:	4688      	mov	r8, r1
 80079ce:	4691      	mov	r9, r2
 80079d0:	eb1a 0508 	adds.w	r5, sl, r8
 80079d4:	eb4b 0609 	adc.w	r6, fp, r9
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	4619      	mov	r1, r3
 80079de:	f04f 0200 	mov.w	r2, #0
 80079e2:	f04f 0300 	mov.w	r3, #0
 80079e6:	f04f 0400 	mov.w	r4, #0
 80079ea:	0094      	lsls	r4, r2, #2
 80079ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80079f0:	008b      	lsls	r3, r1, #2
 80079f2:	461a      	mov	r2, r3
 80079f4:	4623      	mov	r3, r4
 80079f6:	4628      	mov	r0, r5
 80079f8:	4631      	mov	r1, r6
 80079fa:	f7f9 f8d5 	bl	8000ba8 <__aeabi_uldivmod>
 80079fe:	4603      	mov	r3, r0
 8007a00:	460c      	mov	r4, r1
 8007a02:	461a      	mov	r2, r3
 8007a04:	4bb8      	ldr	r3, [pc, #736]	; (8007ce8 <UART_SetConfig+0x6f4>)
 8007a06:	fba3 2302 	umull	r2, r3, r3, r2
 8007a0a:	095b      	lsrs	r3, r3, #5
 8007a0c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	469b      	mov	fp, r3
 8007a14:	f04f 0c00 	mov.w	ip, #0
 8007a18:	46d9      	mov	r9, fp
 8007a1a:	46e2      	mov	sl, ip
 8007a1c:	eb19 0309 	adds.w	r3, r9, r9
 8007a20:	eb4a 040a 	adc.w	r4, sl, sl
 8007a24:	4699      	mov	r9, r3
 8007a26:	46a2      	mov	sl, r4
 8007a28:	eb19 090b 	adds.w	r9, r9, fp
 8007a2c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007a30:	f04f 0100 	mov.w	r1, #0
 8007a34:	f04f 0200 	mov.w	r2, #0
 8007a38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a3c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007a40:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007a44:	4689      	mov	r9, r1
 8007a46:	4692      	mov	sl, r2
 8007a48:	eb1b 0509 	adds.w	r5, fp, r9
 8007a4c:	eb4c 060a 	adc.w	r6, ip, sl
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	4619      	mov	r1, r3
 8007a56:	f04f 0200 	mov.w	r2, #0
 8007a5a:	f04f 0300 	mov.w	r3, #0
 8007a5e:	f04f 0400 	mov.w	r4, #0
 8007a62:	0094      	lsls	r4, r2, #2
 8007a64:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a68:	008b      	lsls	r3, r1, #2
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	4623      	mov	r3, r4
 8007a6e:	4628      	mov	r0, r5
 8007a70:	4631      	mov	r1, r6
 8007a72:	f7f9 f899 	bl	8000ba8 <__aeabi_uldivmod>
 8007a76:	4603      	mov	r3, r0
 8007a78:	460c      	mov	r4, r1
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	4b9a      	ldr	r3, [pc, #616]	; (8007ce8 <UART_SetConfig+0x6f4>)
 8007a7e:	fba3 1302 	umull	r1, r3, r3, r2
 8007a82:	095b      	lsrs	r3, r3, #5
 8007a84:	2164      	movs	r1, #100	; 0x64
 8007a86:	fb01 f303 	mul.w	r3, r1, r3
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	011b      	lsls	r3, r3, #4
 8007a8e:	3332      	adds	r3, #50	; 0x32
 8007a90:	4a95      	ldr	r2, [pc, #596]	; (8007ce8 <UART_SetConfig+0x6f4>)
 8007a92:	fba2 2303 	umull	r2, r3, r2, r3
 8007a96:	095b      	lsrs	r3, r3, #5
 8007a98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a9c:	4498      	add	r8, r3
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	469b      	mov	fp, r3
 8007aa2:	f04f 0c00 	mov.w	ip, #0
 8007aa6:	46d9      	mov	r9, fp
 8007aa8:	46e2      	mov	sl, ip
 8007aaa:	eb19 0309 	adds.w	r3, r9, r9
 8007aae:	eb4a 040a 	adc.w	r4, sl, sl
 8007ab2:	4699      	mov	r9, r3
 8007ab4:	46a2      	mov	sl, r4
 8007ab6:	eb19 090b 	adds.w	r9, r9, fp
 8007aba:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007abe:	f04f 0100 	mov.w	r1, #0
 8007ac2:	f04f 0200 	mov.w	r2, #0
 8007ac6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007aca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007ace:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007ad2:	4689      	mov	r9, r1
 8007ad4:	4692      	mov	sl, r2
 8007ad6:	eb1b 0509 	adds.w	r5, fp, r9
 8007ada:	eb4c 060a 	adc.w	r6, ip, sl
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	f04f 0200 	mov.w	r2, #0
 8007ae8:	f04f 0300 	mov.w	r3, #0
 8007aec:	f04f 0400 	mov.w	r4, #0
 8007af0:	0094      	lsls	r4, r2, #2
 8007af2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007af6:	008b      	lsls	r3, r1, #2
 8007af8:	461a      	mov	r2, r3
 8007afa:	4623      	mov	r3, r4
 8007afc:	4628      	mov	r0, r5
 8007afe:	4631      	mov	r1, r6
 8007b00:	f7f9 f852 	bl	8000ba8 <__aeabi_uldivmod>
 8007b04:	4603      	mov	r3, r0
 8007b06:	460c      	mov	r4, r1
 8007b08:	461a      	mov	r2, r3
 8007b0a:	4b77      	ldr	r3, [pc, #476]	; (8007ce8 <UART_SetConfig+0x6f4>)
 8007b0c:	fba3 1302 	umull	r1, r3, r3, r2
 8007b10:	095b      	lsrs	r3, r3, #5
 8007b12:	2164      	movs	r1, #100	; 0x64
 8007b14:	fb01 f303 	mul.w	r3, r1, r3
 8007b18:	1ad3      	subs	r3, r2, r3
 8007b1a:	011b      	lsls	r3, r3, #4
 8007b1c:	3332      	adds	r3, #50	; 0x32
 8007b1e:	4a72      	ldr	r2, [pc, #456]	; (8007ce8 <UART_SetConfig+0x6f4>)
 8007b20:	fba2 2303 	umull	r2, r3, r2, r3
 8007b24:	095b      	lsrs	r3, r3, #5
 8007b26:	f003 020f 	and.w	r2, r3, #15
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4442      	add	r2, r8
 8007b30:	609a      	str	r2, [r3, #8]
 8007b32:	e0d0      	b.n	8007cd6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007b34:	f7fe fd00 	bl	8006538 <HAL_RCC_GetPCLK1Freq>
 8007b38:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	469a      	mov	sl, r3
 8007b3e:	f04f 0b00 	mov.w	fp, #0
 8007b42:	46d0      	mov	r8, sl
 8007b44:	46d9      	mov	r9, fp
 8007b46:	eb18 0308 	adds.w	r3, r8, r8
 8007b4a:	eb49 0409 	adc.w	r4, r9, r9
 8007b4e:	4698      	mov	r8, r3
 8007b50:	46a1      	mov	r9, r4
 8007b52:	eb18 080a 	adds.w	r8, r8, sl
 8007b56:	eb49 090b 	adc.w	r9, r9, fp
 8007b5a:	f04f 0100 	mov.w	r1, #0
 8007b5e:	f04f 0200 	mov.w	r2, #0
 8007b62:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007b66:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007b6a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007b6e:	4688      	mov	r8, r1
 8007b70:	4691      	mov	r9, r2
 8007b72:	eb1a 0508 	adds.w	r5, sl, r8
 8007b76:	eb4b 0609 	adc.w	r6, fp, r9
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	4619      	mov	r1, r3
 8007b80:	f04f 0200 	mov.w	r2, #0
 8007b84:	f04f 0300 	mov.w	r3, #0
 8007b88:	f04f 0400 	mov.w	r4, #0
 8007b8c:	0094      	lsls	r4, r2, #2
 8007b8e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007b92:	008b      	lsls	r3, r1, #2
 8007b94:	461a      	mov	r2, r3
 8007b96:	4623      	mov	r3, r4
 8007b98:	4628      	mov	r0, r5
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	f7f9 f804 	bl	8000ba8 <__aeabi_uldivmod>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	460c      	mov	r4, r1
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	4b50      	ldr	r3, [pc, #320]	; (8007ce8 <UART_SetConfig+0x6f4>)
 8007ba8:	fba3 2302 	umull	r2, r3, r3, r2
 8007bac:	095b      	lsrs	r3, r3, #5
 8007bae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	469b      	mov	fp, r3
 8007bb6:	f04f 0c00 	mov.w	ip, #0
 8007bba:	46d9      	mov	r9, fp
 8007bbc:	46e2      	mov	sl, ip
 8007bbe:	eb19 0309 	adds.w	r3, r9, r9
 8007bc2:	eb4a 040a 	adc.w	r4, sl, sl
 8007bc6:	4699      	mov	r9, r3
 8007bc8:	46a2      	mov	sl, r4
 8007bca:	eb19 090b 	adds.w	r9, r9, fp
 8007bce:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007bd2:	f04f 0100 	mov.w	r1, #0
 8007bd6:	f04f 0200 	mov.w	r2, #0
 8007bda:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007bde:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007be2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007be6:	4689      	mov	r9, r1
 8007be8:	4692      	mov	sl, r2
 8007bea:	eb1b 0509 	adds.w	r5, fp, r9
 8007bee:	eb4c 060a 	adc.w	r6, ip, sl
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	4619      	mov	r1, r3
 8007bf8:	f04f 0200 	mov.w	r2, #0
 8007bfc:	f04f 0300 	mov.w	r3, #0
 8007c00:	f04f 0400 	mov.w	r4, #0
 8007c04:	0094      	lsls	r4, r2, #2
 8007c06:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007c0a:	008b      	lsls	r3, r1, #2
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	4623      	mov	r3, r4
 8007c10:	4628      	mov	r0, r5
 8007c12:	4631      	mov	r1, r6
 8007c14:	f7f8 ffc8 	bl	8000ba8 <__aeabi_uldivmod>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	460c      	mov	r4, r1
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	4b32      	ldr	r3, [pc, #200]	; (8007ce8 <UART_SetConfig+0x6f4>)
 8007c20:	fba3 1302 	umull	r1, r3, r3, r2
 8007c24:	095b      	lsrs	r3, r3, #5
 8007c26:	2164      	movs	r1, #100	; 0x64
 8007c28:	fb01 f303 	mul.w	r3, r1, r3
 8007c2c:	1ad3      	subs	r3, r2, r3
 8007c2e:	011b      	lsls	r3, r3, #4
 8007c30:	3332      	adds	r3, #50	; 0x32
 8007c32:	4a2d      	ldr	r2, [pc, #180]	; (8007ce8 <UART_SetConfig+0x6f4>)
 8007c34:	fba2 2303 	umull	r2, r3, r2, r3
 8007c38:	095b      	lsrs	r3, r3, #5
 8007c3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c3e:	4498      	add	r8, r3
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	469b      	mov	fp, r3
 8007c44:	f04f 0c00 	mov.w	ip, #0
 8007c48:	46d9      	mov	r9, fp
 8007c4a:	46e2      	mov	sl, ip
 8007c4c:	eb19 0309 	adds.w	r3, r9, r9
 8007c50:	eb4a 040a 	adc.w	r4, sl, sl
 8007c54:	4699      	mov	r9, r3
 8007c56:	46a2      	mov	sl, r4
 8007c58:	eb19 090b 	adds.w	r9, r9, fp
 8007c5c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007c60:	f04f 0100 	mov.w	r1, #0
 8007c64:	f04f 0200 	mov.w	r2, #0
 8007c68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c6c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007c70:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007c74:	4689      	mov	r9, r1
 8007c76:	4692      	mov	sl, r2
 8007c78:	eb1b 0509 	adds.w	r5, fp, r9
 8007c7c:	eb4c 060a 	adc.w	r6, ip, sl
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	4619      	mov	r1, r3
 8007c86:	f04f 0200 	mov.w	r2, #0
 8007c8a:	f04f 0300 	mov.w	r3, #0
 8007c8e:	f04f 0400 	mov.w	r4, #0
 8007c92:	0094      	lsls	r4, r2, #2
 8007c94:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007c98:	008b      	lsls	r3, r1, #2
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	4623      	mov	r3, r4
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	4631      	mov	r1, r6
 8007ca2:	f7f8 ff81 	bl	8000ba8 <__aeabi_uldivmod>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	460c      	mov	r4, r1
 8007caa:	461a      	mov	r2, r3
 8007cac:	4b0e      	ldr	r3, [pc, #56]	; (8007ce8 <UART_SetConfig+0x6f4>)
 8007cae:	fba3 1302 	umull	r1, r3, r3, r2
 8007cb2:	095b      	lsrs	r3, r3, #5
 8007cb4:	2164      	movs	r1, #100	; 0x64
 8007cb6:	fb01 f303 	mul.w	r3, r1, r3
 8007cba:	1ad3      	subs	r3, r2, r3
 8007cbc:	011b      	lsls	r3, r3, #4
 8007cbe:	3332      	adds	r3, #50	; 0x32
 8007cc0:	4a09      	ldr	r2, [pc, #36]	; (8007ce8 <UART_SetConfig+0x6f4>)
 8007cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc6:	095b      	lsrs	r3, r3, #5
 8007cc8:	f003 020f 	and.w	r2, r3, #15
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4442      	add	r2, r8
 8007cd2:	609a      	str	r2, [r3, #8]
}
 8007cd4:	e7ff      	b.n	8007cd6 <UART_SetConfig+0x6e2>
 8007cd6:	bf00      	nop
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ce0:	40011000 	.word	0x40011000
 8007ce4:	40011400 	.word	0x40011400
 8007ce8:	51eb851f 	.word	0x51eb851f

08007cec <__errno>:
 8007cec:	4b01      	ldr	r3, [pc, #4]	; (8007cf4 <__errno+0x8>)
 8007cee:	6818      	ldr	r0, [r3, #0]
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	20000028 	.word	0x20000028

08007cf8 <__libc_init_array>:
 8007cf8:	b570      	push	{r4, r5, r6, lr}
 8007cfa:	4e0d      	ldr	r6, [pc, #52]	; (8007d30 <__libc_init_array+0x38>)
 8007cfc:	4c0d      	ldr	r4, [pc, #52]	; (8007d34 <__libc_init_array+0x3c>)
 8007cfe:	1ba4      	subs	r4, r4, r6
 8007d00:	10a4      	asrs	r4, r4, #2
 8007d02:	2500      	movs	r5, #0
 8007d04:	42a5      	cmp	r5, r4
 8007d06:	d109      	bne.n	8007d1c <__libc_init_array+0x24>
 8007d08:	4e0b      	ldr	r6, [pc, #44]	; (8007d38 <__libc_init_array+0x40>)
 8007d0a:	4c0c      	ldr	r4, [pc, #48]	; (8007d3c <__libc_init_array+0x44>)
 8007d0c:	f002 fd78 	bl	800a800 <_init>
 8007d10:	1ba4      	subs	r4, r4, r6
 8007d12:	10a4      	asrs	r4, r4, #2
 8007d14:	2500      	movs	r5, #0
 8007d16:	42a5      	cmp	r5, r4
 8007d18:	d105      	bne.n	8007d26 <__libc_init_array+0x2e>
 8007d1a:	bd70      	pop	{r4, r5, r6, pc}
 8007d1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007d20:	4798      	blx	r3
 8007d22:	3501      	adds	r5, #1
 8007d24:	e7ee      	b.n	8007d04 <__libc_init_array+0xc>
 8007d26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007d2a:	4798      	blx	r3
 8007d2c:	3501      	adds	r5, #1
 8007d2e:	e7f2      	b.n	8007d16 <__libc_init_array+0x1e>
 8007d30:	0800cb18 	.word	0x0800cb18
 8007d34:	0800cb18 	.word	0x0800cb18
 8007d38:	0800cb18 	.word	0x0800cb18
 8007d3c:	0800cb1c 	.word	0x0800cb1c

08007d40 <memset>:
 8007d40:	4402      	add	r2, r0
 8007d42:	4603      	mov	r3, r0
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d100      	bne.n	8007d4a <memset+0xa>
 8007d48:	4770      	bx	lr
 8007d4a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d4e:	e7f9      	b.n	8007d44 <memset+0x4>

08007d50 <__cvt>:
 8007d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d54:	ec55 4b10 	vmov	r4, r5, d0
 8007d58:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007d5a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007d5e:	2d00      	cmp	r5, #0
 8007d60:	460e      	mov	r6, r1
 8007d62:	4691      	mov	r9, r2
 8007d64:	4619      	mov	r1, r3
 8007d66:	bfb8      	it	lt
 8007d68:	4622      	movlt	r2, r4
 8007d6a:	462b      	mov	r3, r5
 8007d6c:	f027 0720 	bic.w	r7, r7, #32
 8007d70:	bfbb      	ittet	lt
 8007d72:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007d76:	461d      	movlt	r5, r3
 8007d78:	2300      	movge	r3, #0
 8007d7a:	232d      	movlt	r3, #45	; 0x2d
 8007d7c:	bfb8      	it	lt
 8007d7e:	4614      	movlt	r4, r2
 8007d80:	2f46      	cmp	r7, #70	; 0x46
 8007d82:	700b      	strb	r3, [r1, #0]
 8007d84:	d004      	beq.n	8007d90 <__cvt+0x40>
 8007d86:	2f45      	cmp	r7, #69	; 0x45
 8007d88:	d100      	bne.n	8007d8c <__cvt+0x3c>
 8007d8a:	3601      	adds	r6, #1
 8007d8c:	2102      	movs	r1, #2
 8007d8e:	e000      	b.n	8007d92 <__cvt+0x42>
 8007d90:	2103      	movs	r1, #3
 8007d92:	ab03      	add	r3, sp, #12
 8007d94:	9301      	str	r3, [sp, #4]
 8007d96:	ab02      	add	r3, sp, #8
 8007d98:	9300      	str	r3, [sp, #0]
 8007d9a:	4632      	mov	r2, r6
 8007d9c:	4653      	mov	r3, sl
 8007d9e:	ec45 4b10 	vmov	d0, r4, r5
 8007da2:	f000 fe2d 	bl	8008a00 <_dtoa_r>
 8007da6:	2f47      	cmp	r7, #71	; 0x47
 8007da8:	4680      	mov	r8, r0
 8007daa:	d102      	bne.n	8007db2 <__cvt+0x62>
 8007dac:	f019 0f01 	tst.w	r9, #1
 8007db0:	d026      	beq.n	8007e00 <__cvt+0xb0>
 8007db2:	2f46      	cmp	r7, #70	; 0x46
 8007db4:	eb08 0906 	add.w	r9, r8, r6
 8007db8:	d111      	bne.n	8007dde <__cvt+0x8e>
 8007dba:	f898 3000 	ldrb.w	r3, [r8]
 8007dbe:	2b30      	cmp	r3, #48	; 0x30
 8007dc0:	d10a      	bne.n	8007dd8 <__cvt+0x88>
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	4629      	mov	r1, r5
 8007dca:	f7f8 fe7d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007dce:	b918      	cbnz	r0, 8007dd8 <__cvt+0x88>
 8007dd0:	f1c6 0601 	rsb	r6, r6, #1
 8007dd4:	f8ca 6000 	str.w	r6, [sl]
 8007dd8:	f8da 3000 	ldr.w	r3, [sl]
 8007ddc:	4499      	add	r9, r3
 8007dde:	2200      	movs	r2, #0
 8007de0:	2300      	movs	r3, #0
 8007de2:	4620      	mov	r0, r4
 8007de4:	4629      	mov	r1, r5
 8007de6:	f7f8 fe6f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007dea:	b938      	cbnz	r0, 8007dfc <__cvt+0xac>
 8007dec:	2230      	movs	r2, #48	; 0x30
 8007dee:	9b03      	ldr	r3, [sp, #12]
 8007df0:	454b      	cmp	r3, r9
 8007df2:	d205      	bcs.n	8007e00 <__cvt+0xb0>
 8007df4:	1c59      	adds	r1, r3, #1
 8007df6:	9103      	str	r1, [sp, #12]
 8007df8:	701a      	strb	r2, [r3, #0]
 8007dfa:	e7f8      	b.n	8007dee <__cvt+0x9e>
 8007dfc:	f8cd 900c 	str.w	r9, [sp, #12]
 8007e00:	9b03      	ldr	r3, [sp, #12]
 8007e02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e04:	eba3 0308 	sub.w	r3, r3, r8
 8007e08:	4640      	mov	r0, r8
 8007e0a:	6013      	str	r3, [r2, #0]
 8007e0c:	b004      	add	sp, #16
 8007e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007e12 <__exponent>:
 8007e12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e14:	2900      	cmp	r1, #0
 8007e16:	4604      	mov	r4, r0
 8007e18:	bfba      	itte	lt
 8007e1a:	4249      	neglt	r1, r1
 8007e1c:	232d      	movlt	r3, #45	; 0x2d
 8007e1e:	232b      	movge	r3, #43	; 0x2b
 8007e20:	2909      	cmp	r1, #9
 8007e22:	f804 2b02 	strb.w	r2, [r4], #2
 8007e26:	7043      	strb	r3, [r0, #1]
 8007e28:	dd20      	ble.n	8007e6c <__exponent+0x5a>
 8007e2a:	f10d 0307 	add.w	r3, sp, #7
 8007e2e:	461f      	mov	r7, r3
 8007e30:	260a      	movs	r6, #10
 8007e32:	fb91 f5f6 	sdiv	r5, r1, r6
 8007e36:	fb06 1115 	mls	r1, r6, r5, r1
 8007e3a:	3130      	adds	r1, #48	; 0x30
 8007e3c:	2d09      	cmp	r5, #9
 8007e3e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007e42:	f103 32ff 	add.w	r2, r3, #4294967295
 8007e46:	4629      	mov	r1, r5
 8007e48:	dc09      	bgt.n	8007e5e <__exponent+0x4c>
 8007e4a:	3130      	adds	r1, #48	; 0x30
 8007e4c:	3b02      	subs	r3, #2
 8007e4e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007e52:	42bb      	cmp	r3, r7
 8007e54:	4622      	mov	r2, r4
 8007e56:	d304      	bcc.n	8007e62 <__exponent+0x50>
 8007e58:	1a10      	subs	r0, r2, r0
 8007e5a:	b003      	add	sp, #12
 8007e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e5e:	4613      	mov	r3, r2
 8007e60:	e7e7      	b.n	8007e32 <__exponent+0x20>
 8007e62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e66:	f804 2b01 	strb.w	r2, [r4], #1
 8007e6a:	e7f2      	b.n	8007e52 <__exponent+0x40>
 8007e6c:	2330      	movs	r3, #48	; 0x30
 8007e6e:	4419      	add	r1, r3
 8007e70:	7083      	strb	r3, [r0, #2]
 8007e72:	1d02      	adds	r2, r0, #4
 8007e74:	70c1      	strb	r1, [r0, #3]
 8007e76:	e7ef      	b.n	8007e58 <__exponent+0x46>

08007e78 <_printf_float>:
 8007e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e7c:	b08d      	sub	sp, #52	; 0x34
 8007e7e:	460c      	mov	r4, r1
 8007e80:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007e84:	4616      	mov	r6, r2
 8007e86:	461f      	mov	r7, r3
 8007e88:	4605      	mov	r5, r0
 8007e8a:	f001 fceb 	bl	8009864 <_localeconv_r>
 8007e8e:	6803      	ldr	r3, [r0, #0]
 8007e90:	9304      	str	r3, [sp, #16]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f7f8 f99c 	bl	80001d0 <strlen>
 8007e98:	2300      	movs	r3, #0
 8007e9a:	930a      	str	r3, [sp, #40]	; 0x28
 8007e9c:	f8d8 3000 	ldr.w	r3, [r8]
 8007ea0:	9005      	str	r0, [sp, #20]
 8007ea2:	3307      	adds	r3, #7
 8007ea4:	f023 0307 	bic.w	r3, r3, #7
 8007ea8:	f103 0208 	add.w	r2, r3, #8
 8007eac:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007eb0:	f8d4 b000 	ldr.w	fp, [r4]
 8007eb4:	f8c8 2000 	str.w	r2, [r8]
 8007eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ebc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007ec0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007ec4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ec8:	9307      	str	r3, [sp, #28]
 8007eca:	f8cd 8018 	str.w	r8, [sp, #24]
 8007ece:	f04f 32ff 	mov.w	r2, #4294967295
 8007ed2:	4ba7      	ldr	r3, [pc, #668]	; (8008170 <_printf_float+0x2f8>)
 8007ed4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ed8:	f7f8 fe28 	bl	8000b2c <__aeabi_dcmpun>
 8007edc:	bb70      	cbnz	r0, 8007f3c <_printf_float+0xc4>
 8007ede:	f04f 32ff 	mov.w	r2, #4294967295
 8007ee2:	4ba3      	ldr	r3, [pc, #652]	; (8008170 <_printf_float+0x2f8>)
 8007ee4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ee8:	f7f8 fe02 	bl	8000af0 <__aeabi_dcmple>
 8007eec:	bb30      	cbnz	r0, 8007f3c <_printf_float+0xc4>
 8007eee:	2200      	movs	r2, #0
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	4640      	mov	r0, r8
 8007ef4:	4649      	mov	r1, r9
 8007ef6:	f7f8 fdf1 	bl	8000adc <__aeabi_dcmplt>
 8007efa:	b110      	cbz	r0, 8007f02 <_printf_float+0x8a>
 8007efc:	232d      	movs	r3, #45	; 0x2d
 8007efe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f02:	4a9c      	ldr	r2, [pc, #624]	; (8008174 <_printf_float+0x2fc>)
 8007f04:	4b9c      	ldr	r3, [pc, #624]	; (8008178 <_printf_float+0x300>)
 8007f06:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007f0a:	bf8c      	ite	hi
 8007f0c:	4690      	movhi	r8, r2
 8007f0e:	4698      	movls	r8, r3
 8007f10:	2303      	movs	r3, #3
 8007f12:	f02b 0204 	bic.w	r2, fp, #4
 8007f16:	6123      	str	r3, [r4, #16]
 8007f18:	6022      	str	r2, [r4, #0]
 8007f1a:	f04f 0900 	mov.w	r9, #0
 8007f1e:	9700      	str	r7, [sp, #0]
 8007f20:	4633      	mov	r3, r6
 8007f22:	aa0b      	add	r2, sp, #44	; 0x2c
 8007f24:	4621      	mov	r1, r4
 8007f26:	4628      	mov	r0, r5
 8007f28:	f000 f9e6 	bl	80082f8 <_printf_common>
 8007f2c:	3001      	adds	r0, #1
 8007f2e:	f040 808d 	bne.w	800804c <_printf_float+0x1d4>
 8007f32:	f04f 30ff 	mov.w	r0, #4294967295
 8007f36:	b00d      	add	sp, #52	; 0x34
 8007f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f3c:	4642      	mov	r2, r8
 8007f3e:	464b      	mov	r3, r9
 8007f40:	4640      	mov	r0, r8
 8007f42:	4649      	mov	r1, r9
 8007f44:	f7f8 fdf2 	bl	8000b2c <__aeabi_dcmpun>
 8007f48:	b110      	cbz	r0, 8007f50 <_printf_float+0xd8>
 8007f4a:	4a8c      	ldr	r2, [pc, #560]	; (800817c <_printf_float+0x304>)
 8007f4c:	4b8c      	ldr	r3, [pc, #560]	; (8008180 <_printf_float+0x308>)
 8007f4e:	e7da      	b.n	8007f06 <_printf_float+0x8e>
 8007f50:	6861      	ldr	r1, [r4, #4]
 8007f52:	1c4b      	adds	r3, r1, #1
 8007f54:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007f58:	a80a      	add	r0, sp, #40	; 0x28
 8007f5a:	d13e      	bne.n	8007fda <_printf_float+0x162>
 8007f5c:	2306      	movs	r3, #6
 8007f5e:	6063      	str	r3, [r4, #4]
 8007f60:	2300      	movs	r3, #0
 8007f62:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007f66:	ab09      	add	r3, sp, #36	; 0x24
 8007f68:	9300      	str	r3, [sp, #0]
 8007f6a:	ec49 8b10 	vmov	d0, r8, r9
 8007f6e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007f72:	6022      	str	r2, [r4, #0]
 8007f74:	f8cd a004 	str.w	sl, [sp, #4]
 8007f78:	6861      	ldr	r1, [r4, #4]
 8007f7a:	4628      	mov	r0, r5
 8007f7c:	f7ff fee8 	bl	8007d50 <__cvt>
 8007f80:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007f84:	2b47      	cmp	r3, #71	; 0x47
 8007f86:	4680      	mov	r8, r0
 8007f88:	d109      	bne.n	8007f9e <_printf_float+0x126>
 8007f8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f8c:	1cd8      	adds	r0, r3, #3
 8007f8e:	db02      	blt.n	8007f96 <_printf_float+0x11e>
 8007f90:	6862      	ldr	r2, [r4, #4]
 8007f92:	4293      	cmp	r3, r2
 8007f94:	dd47      	ble.n	8008026 <_printf_float+0x1ae>
 8007f96:	f1aa 0a02 	sub.w	sl, sl, #2
 8007f9a:	fa5f fa8a 	uxtb.w	sl, sl
 8007f9e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007fa2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fa4:	d824      	bhi.n	8007ff0 <_printf_float+0x178>
 8007fa6:	3901      	subs	r1, #1
 8007fa8:	4652      	mov	r2, sl
 8007faa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007fae:	9109      	str	r1, [sp, #36]	; 0x24
 8007fb0:	f7ff ff2f 	bl	8007e12 <__exponent>
 8007fb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007fb6:	1813      	adds	r3, r2, r0
 8007fb8:	2a01      	cmp	r2, #1
 8007fba:	4681      	mov	r9, r0
 8007fbc:	6123      	str	r3, [r4, #16]
 8007fbe:	dc02      	bgt.n	8007fc6 <_printf_float+0x14e>
 8007fc0:	6822      	ldr	r2, [r4, #0]
 8007fc2:	07d1      	lsls	r1, r2, #31
 8007fc4:	d501      	bpl.n	8007fca <_printf_float+0x152>
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	6123      	str	r3, [r4, #16]
 8007fca:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d0a5      	beq.n	8007f1e <_printf_float+0xa6>
 8007fd2:	232d      	movs	r3, #45	; 0x2d
 8007fd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fd8:	e7a1      	b.n	8007f1e <_printf_float+0xa6>
 8007fda:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007fde:	f000 8177 	beq.w	80082d0 <_printf_float+0x458>
 8007fe2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007fe6:	d1bb      	bne.n	8007f60 <_printf_float+0xe8>
 8007fe8:	2900      	cmp	r1, #0
 8007fea:	d1b9      	bne.n	8007f60 <_printf_float+0xe8>
 8007fec:	2301      	movs	r3, #1
 8007fee:	e7b6      	b.n	8007f5e <_printf_float+0xe6>
 8007ff0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007ff4:	d119      	bne.n	800802a <_printf_float+0x1b2>
 8007ff6:	2900      	cmp	r1, #0
 8007ff8:	6863      	ldr	r3, [r4, #4]
 8007ffa:	dd0c      	ble.n	8008016 <_printf_float+0x19e>
 8007ffc:	6121      	str	r1, [r4, #16]
 8007ffe:	b913      	cbnz	r3, 8008006 <_printf_float+0x18e>
 8008000:	6822      	ldr	r2, [r4, #0]
 8008002:	07d2      	lsls	r2, r2, #31
 8008004:	d502      	bpl.n	800800c <_printf_float+0x194>
 8008006:	3301      	adds	r3, #1
 8008008:	440b      	add	r3, r1
 800800a:	6123      	str	r3, [r4, #16]
 800800c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800800e:	65a3      	str	r3, [r4, #88]	; 0x58
 8008010:	f04f 0900 	mov.w	r9, #0
 8008014:	e7d9      	b.n	8007fca <_printf_float+0x152>
 8008016:	b913      	cbnz	r3, 800801e <_printf_float+0x1a6>
 8008018:	6822      	ldr	r2, [r4, #0]
 800801a:	07d0      	lsls	r0, r2, #31
 800801c:	d501      	bpl.n	8008022 <_printf_float+0x1aa>
 800801e:	3302      	adds	r3, #2
 8008020:	e7f3      	b.n	800800a <_printf_float+0x192>
 8008022:	2301      	movs	r3, #1
 8008024:	e7f1      	b.n	800800a <_printf_float+0x192>
 8008026:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800802a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800802e:	4293      	cmp	r3, r2
 8008030:	db05      	blt.n	800803e <_printf_float+0x1c6>
 8008032:	6822      	ldr	r2, [r4, #0]
 8008034:	6123      	str	r3, [r4, #16]
 8008036:	07d1      	lsls	r1, r2, #31
 8008038:	d5e8      	bpl.n	800800c <_printf_float+0x194>
 800803a:	3301      	adds	r3, #1
 800803c:	e7e5      	b.n	800800a <_printf_float+0x192>
 800803e:	2b00      	cmp	r3, #0
 8008040:	bfd4      	ite	le
 8008042:	f1c3 0302 	rsble	r3, r3, #2
 8008046:	2301      	movgt	r3, #1
 8008048:	4413      	add	r3, r2
 800804a:	e7de      	b.n	800800a <_printf_float+0x192>
 800804c:	6823      	ldr	r3, [r4, #0]
 800804e:	055a      	lsls	r2, r3, #21
 8008050:	d407      	bmi.n	8008062 <_printf_float+0x1ea>
 8008052:	6923      	ldr	r3, [r4, #16]
 8008054:	4642      	mov	r2, r8
 8008056:	4631      	mov	r1, r6
 8008058:	4628      	mov	r0, r5
 800805a:	47b8      	blx	r7
 800805c:	3001      	adds	r0, #1
 800805e:	d12b      	bne.n	80080b8 <_printf_float+0x240>
 8008060:	e767      	b.n	8007f32 <_printf_float+0xba>
 8008062:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008066:	f240 80dc 	bls.w	8008222 <_printf_float+0x3aa>
 800806a:	2200      	movs	r2, #0
 800806c:	2300      	movs	r3, #0
 800806e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008072:	f7f8 fd29 	bl	8000ac8 <__aeabi_dcmpeq>
 8008076:	2800      	cmp	r0, #0
 8008078:	d033      	beq.n	80080e2 <_printf_float+0x26a>
 800807a:	2301      	movs	r3, #1
 800807c:	4a41      	ldr	r2, [pc, #260]	; (8008184 <_printf_float+0x30c>)
 800807e:	4631      	mov	r1, r6
 8008080:	4628      	mov	r0, r5
 8008082:	47b8      	blx	r7
 8008084:	3001      	adds	r0, #1
 8008086:	f43f af54 	beq.w	8007f32 <_printf_float+0xba>
 800808a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800808e:	429a      	cmp	r2, r3
 8008090:	db02      	blt.n	8008098 <_printf_float+0x220>
 8008092:	6823      	ldr	r3, [r4, #0]
 8008094:	07d8      	lsls	r0, r3, #31
 8008096:	d50f      	bpl.n	80080b8 <_printf_float+0x240>
 8008098:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800809c:	4631      	mov	r1, r6
 800809e:	4628      	mov	r0, r5
 80080a0:	47b8      	blx	r7
 80080a2:	3001      	adds	r0, #1
 80080a4:	f43f af45 	beq.w	8007f32 <_printf_float+0xba>
 80080a8:	f04f 0800 	mov.w	r8, #0
 80080ac:	f104 091a 	add.w	r9, r4, #26
 80080b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080b2:	3b01      	subs	r3, #1
 80080b4:	4543      	cmp	r3, r8
 80080b6:	dc09      	bgt.n	80080cc <_printf_float+0x254>
 80080b8:	6823      	ldr	r3, [r4, #0]
 80080ba:	079b      	lsls	r3, r3, #30
 80080bc:	f100 8103 	bmi.w	80082c6 <_printf_float+0x44e>
 80080c0:	68e0      	ldr	r0, [r4, #12]
 80080c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080c4:	4298      	cmp	r0, r3
 80080c6:	bfb8      	it	lt
 80080c8:	4618      	movlt	r0, r3
 80080ca:	e734      	b.n	8007f36 <_printf_float+0xbe>
 80080cc:	2301      	movs	r3, #1
 80080ce:	464a      	mov	r2, r9
 80080d0:	4631      	mov	r1, r6
 80080d2:	4628      	mov	r0, r5
 80080d4:	47b8      	blx	r7
 80080d6:	3001      	adds	r0, #1
 80080d8:	f43f af2b 	beq.w	8007f32 <_printf_float+0xba>
 80080dc:	f108 0801 	add.w	r8, r8, #1
 80080e0:	e7e6      	b.n	80080b0 <_printf_float+0x238>
 80080e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	dc2b      	bgt.n	8008140 <_printf_float+0x2c8>
 80080e8:	2301      	movs	r3, #1
 80080ea:	4a26      	ldr	r2, [pc, #152]	; (8008184 <_printf_float+0x30c>)
 80080ec:	4631      	mov	r1, r6
 80080ee:	4628      	mov	r0, r5
 80080f0:	47b8      	blx	r7
 80080f2:	3001      	adds	r0, #1
 80080f4:	f43f af1d 	beq.w	8007f32 <_printf_float+0xba>
 80080f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080fa:	b923      	cbnz	r3, 8008106 <_printf_float+0x28e>
 80080fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080fe:	b913      	cbnz	r3, 8008106 <_printf_float+0x28e>
 8008100:	6823      	ldr	r3, [r4, #0]
 8008102:	07d9      	lsls	r1, r3, #31
 8008104:	d5d8      	bpl.n	80080b8 <_printf_float+0x240>
 8008106:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800810a:	4631      	mov	r1, r6
 800810c:	4628      	mov	r0, r5
 800810e:	47b8      	blx	r7
 8008110:	3001      	adds	r0, #1
 8008112:	f43f af0e 	beq.w	8007f32 <_printf_float+0xba>
 8008116:	f04f 0900 	mov.w	r9, #0
 800811a:	f104 0a1a 	add.w	sl, r4, #26
 800811e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008120:	425b      	negs	r3, r3
 8008122:	454b      	cmp	r3, r9
 8008124:	dc01      	bgt.n	800812a <_printf_float+0x2b2>
 8008126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008128:	e794      	b.n	8008054 <_printf_float+0x1dc>
 800812a:	2301      	movs	r3, #1
 800812c:	4652      	mov	r2, sl
 800812e:	4631      	mov	r1, r6
 8008130:	4628      	mov	r0, r5
 8008132:	47b8      	blx	r7
 8008134:	3001      	adds	r0, #1
 8008136:	f43f aefc 	beq.w	8007f32 <_printf_float+0xba>
 800813a:	f109 0901 	add.w	r9, r9, #1
 800813e:	e7ee      	b.n	800811e <_printf_float+0x2a6>
 8008140:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008142:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008144:	429a      	cmp	r2, r3
 8008146:	bfa8      	it	ge
 8008148:	461a      	movge	r2, r3
 800814a:	2a00      	cmp	r2, #0
 800814c:	4691      	mov	r9, r2
 800814e:	dd07      	ble.n	8008160 <_printf_float+0x2e8>
 8008150:	4613      	mov	r3, r2
 8008152:	4631      	mov	r1, r6
 8008154:	4642      	mov	r2, r8
 8008156:	4628      	mov	r0, r5
 8008158:	47b8      	blx	r7
 800815a:	3001      	adds	r0, #1
 800815c:	f43f aee9 	beq.w	8007f32 <_printf_float+0xba>
 8008160:	f104 031a 	add.w	r3, r4, #26
 8008164:	f04f 0b00 	mov.w	fp, #0
 8008168:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800816c:	9306      	str	r3, [sp, #24]
 800816e:	e015      	b.n	800819c <_printf_float+0x324>
 8008170:	7fefffff 	.word	0x7fefffff
 8008174:	0800c858 	.word	0x0800c858
 8008178:	0800c854 	.word	0x0800c854
 800817c:	0800c860 	.word	0x0800c860
 8008180:	0800c85c 	.word	0x0800c85c
 8008184:	0800c864 	.word	0x0800c864
 8008188:	2301      	movs	r3, #1
 800818a:	9a06      	ldr	r2, [sp, #24]
 800818c:	4631      	mov	r1, r6
 800818e:	4628      	mov	r0, r5
 8008190:	47b8      	blx	r7
 8008192:	3001      	adds	r0, #1
 8008194:	f43f aecd 	beq.w	8007f32 <_printf_float+0xba>
 8008198:	f10b 0b01 	add.w	fp, fp, #1
 800819c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80081a0:	ebaa 0309 	sub.w	r3, sl, r9
 80081a4:	455b      	cmp	r3, fp
 80081a6:	dcef      	bgt.n	8008188 <_printf_float+0x310>
 80081a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80081ac:	429a      	cmp	r2, r3
 80081ae:	44d0      	add	r8, sl
 80081b0:	db15      	blt.n	80081de <_printf_float+0x366>
 80081b2:	6823      	ldr	r3, [r4, #0]
 80081b4:	07da      	lsls	r2, r3, #31
 80081b6:	d412      	bmi.n	80081de <_printf_float+0x366>
 80081b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081bc:	eba3 020a 	sub.w	r2, r3, sl
 80081c0:	eba3 0a01 	sub.w	sl, r3, r1
 80081c4:	4592      	cmp	sl, r2
 80081c6:	bfa8      	it	ge
 80081c8:	4692      	movge	sl, r2
 80081ca:	f1ba 0f00 	cmp.w	sl, #0
 80081ce:	dc0e      	bgt.n	80081ee <_printf_float+0x376>
 80081d0:	f04f 0800 	mov.w	r8, #0
 80081d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80081d8:	f104 091a 	add.w	r9, r4, #26
 80081dc:	e019      	b.n	8008212 <_printf_float+0x39a>
 80081de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081e2:	4631      	mov	r1, r6
 80081e4:	4628      	mov	r0, r5
 80081e6:	47b8      	blx	r7
 80081e8:	3001      	adds	r0, #1
 80081ea:	d1e5      	bne.n	80081b8 <_printf_float+0x340>
 80081ec:	e6a1      	b.n	8007f32 <_printf_float+0xba>
 80081ee:	4653      	mov	r3, sl
 80081f0:	4642      	mov	r2, r8
 80081f2:	4631      	mov	r1, r6
 80081f4:	4628      	mov	r0, r5
 80081f6:	47b8      	blx	r7
 80081f8:	3001      	adds	r0, #1
 80081fa:	d1e9      	bne.n	80081d0 <_printf_float+0x358>
 80081fc:	e699      	b.n	8007f32 <_printf_float+0xba>
 80081fe:	2301      	movs	r3, #1
 8008200:	464a      	mov	r2, r9
 8008202:	4631      	mov	r1, r6
 8008204:	4628      	mov	r0, r5
 8008206:	47b8      	blx	r7
 8008208:	3001      	adds	r0, #1
 800820a:	f43f ae92 	beq.w	8007f32 <_printf_float+0xba>
 800820e:	f108 0801 	add.w	r8, r8, #1
 8008212:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008216:	1a9b      	subs	r3, r3, r2
 8008218:	eba3 030a 	sub.w	r3, r3, sl
 800821c:	4543      	cmp	r3, r8
 800821e:	dcee      	bgt.n	80081fe <_printf_float+0x386>
 8008220:	e74a      	b.n	80080b8 <_printf_float+0x240>
 8008222:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008224:	2a01      	cmp	r2, #1
 8008226:	dc01      	bgt.n	800822c <_printf_float+0x3b4>
 8008228:	07db      	lsls	r3, r3, #31
 800822a:	d53a      	bpl.n	80082a2 <_printf_float+0x42a>
 800822c:	2301      	movs	r3, #1
 800822e:	4642      	mov	r2, r8
 8008230:	4631      	mov	r1, r6
 8008232:	4628      	mov	r0, r5
 8008234:	47b8      	blx	r7
 8008236:	3001      	adds	r0, #1
 8008238:	f43f ae7b 	beq.w	8007f32 <_printf_float+0xba>
 800823c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008240:	4631      	mov	r1, r6
 8008242:	4628      	mov	r0, r5
 8008244:	47b8      	blx	r7
 8008246:	3001      	adds	r0, #1
 8008248:	f108 0801 	add.w	r8, r8, #1
 800824c:	f43f ae71 	beq.w	8007f32 <_printf_float+0xba>
 8008250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008252:	2200      	movs	r2, #0
 8008254:	f103 3aff 	add.w	sl, r3, #4294967295
 8008258:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800825c:	2300      	movs	r3, #0
 800825e:	f7f8 fc33 	bl	8000ac8 <__aeabi_dcmpeq>
 8008262:	b9c8      	cbnz	r0, 8008298 <_printf_float+0x420>
 8008264:	4653      	mov	r3, sl
 8008266:	4642      	mov	r2, r8
 8008268:	4631      	mov	r1, r6
 800826a:	4628      	mov	r0, r5
 800826c:	47b8      	blx	r7
 800826e:	3001      	adds	r0, #1
 8008270:	d10e      	bne.n	8008290 <_printf_float+0x418>
 8008272:	e65e      	b.n	8007f32 <_printf_float+0xba>
 8008274:	2301      	movs	r3, #1
 8008276:	4652      	mov	r2, sl
 8008278:	4631      	mov	r1, r6
 800827a:	4628      	mov	r0, r5
 800827c:	47b8      	blx	r7
 800827e:	3001      	adds	r0, #1
 8008280:	f43f ae57 	beq.w	8007f32 <_printf_float+0xba>
 8008284:	f108 0801 	add.w	r8, r8, #1
 8008288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800828a:	3b01      	subs	r3, #1
 800828c:	4543      	cmp	r3, r8
 800828e:	dcf1      	bgt.n	8008274 <_printf_float+0x3fc>
 8008290:	464b      	mov	r3, r9
 8008292:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008296:	e6de      	b.n	8008056 <_printf_float+0x1de>
 8008298:	f04f 0800 	mov.w	r8, #0
 800829c:	f104 0a1a 	add.w	sl, r4, #26
 80082a0:	e7f2      	b.n	8008288 <_printf_float+0x410>
 80082a2:	2301      	movs	r3, #1
 80082a4:	e7df      	b.n	8008266 <_printf_float+0x3ee>
 80082a6:	2301      	movs	r3, #1
 80082a8:	464a      	mov	r2, r9
 80082aa:	4631      	mov	r1, r6
 80082ac:	4628      	mov	r0, r5
 80082ae:	47b8      	blx	r7
 80082b0:	3001      	adds	r0, #1
 80082b2:	f43f ae3e 	beq.w	8007f32 <_printf_float+0xba>
 80082b6:	f108 0801 	add.w	r8, r8, #1
 80082ba:	68e3      	ldr	r3, [r4, #12]
 80082bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80082be:	1a9b      	subs	r3, r3, r2
 80082c0:	4543      	cmp	r3, r8
 80082c2:	dcf0      	bgt.n	80082a6 <_printf_float+0x42e>
 80082c4:	e6fc      	b.n	80080c0 <_printf_float+0x248>
 80082c6:	f04f 0800 	mov.w	r8, #0
 80082ca:	f104 0919 	add.w	r9, r4, #25
 80082ce:	e7f4      	b.n	80082ba <_printf_float+0x442>
 80082d0:	2900      	cmp	r1, #0
 80082d2:	f43f ae8b 	beq.w	8007fec <_printf_float+0x174>
 80082d6:	2300      	movs	r3, #0
 80082d8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80082dc:	ab09      	add	r3, sp, #36	; 0x24
 80082de:	9300      	str	r3, [sp, #0]
 80082e0:	ec49 8b10 	vmov	d0, r8, r9
 80082e4:	6022      	str	r2, [r4, #0]
 80082e6:	f8cd a004 	str.w	sl, [sp, #4]
 80082ea:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80082ee:	4628      	mov	r0, r5
 80082f0:	f7ff fd2e 	bl	8007d50 <__cvt>
 80082f4:	4680      	mov	r8, r0
 80082f6:	e648      	b.n	8007f8a <_printf_float+0x112>

080082f8 <_printf_common>:
 80082f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082fc:	4691      	mov	r9, r2
 80082fe:	461f      	mov	r7, r3
 8008300:	688a      	ldr	r2, [r1, #8]
 8008302:	690b      	ldr	r3, [r1, #16]
 8008304:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008308:	4293      	cmp	r3, r2
 800830a:	bfb8      	it	lt
 800830c:	4613      	movlt	r3, r2
 800830e:	f8c9 3000 	str.w	r3, [r9]
 8008312:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008316:	4606      	mov	r6, r0
 8008318:	460c      	mov	r4, r1
 800831a:	b112      	cbz	r2, 8008322 <_printf_common+0x2a>
 800831c:	3301      	adds	r3, #1
 800831e:	f8c9 3000 	str.w	r3, [r9]
 8008322:	6823      	ldr	r3, [r4, #0]
 8008324:	0699      	lsls	r1, r3, #26
 8008326:	bf42      	ittt	mi
 8008328:	f8d9 3000 	ldrmi.w	r3, [r9]
 800832c:	3302      	addmi	r3, #2
 800832e:	f8c9 3000 	strmi.w	r3, [r9]
 8008332:	6825      	ldr	r5, [r4, #0]
 8008334:	f015 0506 	ands.w	r5, r5, #6
 8008338:	d107      	bne.n	800834a <_printf_common+0x52>
 800833a:	f104 0a19 	add.w	sl, r4, #25
 800833e:	68e3      	ldr	r3, [r4, #12]
 8008340:	f8d9 2000 	ldr.w	r2, [r9]
 8008344:	1a9b      	subs	r3, r3, r2
 8008346:	42ab      	cmp	r3, r5
 8008348:	dc28      	bgt.n	800839c <_printf_common+0xa4>
 800834a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800834e:	6822      	ldr	r2, [r4, #0]
 8008350:	3300      	adds	r3, #0
 8008352:	bf18      	it	ne
 8008354:	2301      	movne	r3, #1
 8008356:	0692      	lsls	r2, r2, #26
 8008358:	d42d      	bmi.n	80083b6 <_printf_common+0xbe>
 800835a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800835e:	4639      	mov	r1, r7
 8008360:	4630      	mov	r0, r6
 8008362:	47c0      	blx	r8
 8008364:	3001      	adds	r0, #1
 8008366:	d020      	beq.n	80083aa <_printf_common+0xb2>
 8008368:	6823      	ldr	r3, [r4, #0]
 800836a:	68e5      	ldr	r5, [r4, #12]
 800836c:	f8d9 2000 	ldr.w	r2, [r9]
 8008370:	f003 0306 	and.w	r3, r3, #6
 8008374:	2b04      	cmp	r3, #4
 8008376:	bf08      	it	eq
 8008378:	1aad      	subeq	r5, r5, r2
 800837a:	68a3      	ldr	r3, [r4, #8]
 800837c:	6922      	ldr	r2, [r4, #16]
 800837e:	bf0c      	ite	eq
 8008380:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008384:	2500      	movne	r5, #0
 8008386:	4293      	cmp	r3, r2
 8008388:	bfc4      	itt	gt
 800838a:	1a9b      	subgt	r3, r3, r2
 800838c:	18ed      	addgt	r5, r5, r3
 800838e:	f04f 0900 	mov.w	r9, #0
 8008392:	341a      	adds	r4, #26
 8008394:	454d      	cmp	r5, r9
 8008396:	d11a      	bne.n	80083ce <_printf_common+0xd6>
 8008398:	2000      	movs	r0, #0
 800839a:	e008      	b.n	80083ae <_printf_common+0xb6>
 800839c:	2301      	movs	r3, #1
 800839e:	4652      	mov	r2, sl
 80083a0:	4639      	mov	r1, r7
 80083a2:	4630      	mov	r0, r6
 80083a4:	47c0      	blx	r8
 80083a6:	3001      	adds	r0, #1
 80083a8:	d103      	bne.n	80083b2 <_printf_common+0xba>
 80083aa:	f04f 30ff 	mov.w	r0, #4294967295
 80083ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083b2:	3501      	adds	r5, #1
 80083b4:	e7c3      	b.n	800833e <_printf_common+0x46>
 80083b6:	18e1      	adds	r1, r4, r3
 80083b8:	1c5a      	adds	r2, r3, #1
 80083ba:	2030      	movs	r0, #48	; 0x30
 80083bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083c0:	4422      	add	r2, r4
 80083c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083ca:	3302      	adds	r3, #2
 80083cc:	e7c5      	b.n	800835a <_printf_common+0x62>
 80083ce:	2301      	movs	r3, #1
 80083d0:	4622      	mov	r2, r4
 80083d2:	4639      	mov	r1, r7
 80083d4:	4630      	mov	r0, r6
 80083d6:	47c0      	blx	r8
 80083d8:	3001      	adds	r0, #1
 80083da:	d0e6      	beq.n	80083aa <_printf_common+0xb2>
 80083dc:	f109 0901 	add.w	r9, r9, #1
 80083e0:	e7d8      	b.n	8008394 <_printf_common+0x9c>
	...

080083e4 <_printf_i>:
 80083e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80083e8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80083ec:	460c      	mov	r4, r1
 80083ee:	7e09      	ldrb	r1, [r1, #24]
 80083f0:	b085      	sub	sp, #20
 80083f2:	296e      	cmp	r1, #110	; 0x6e
 80083f4:	4617      	mov	r7, r2
 80083f6:	4606      	mov	r6, r0
 80083f8:	4698      	mov	r8, r3
 80083fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083fc:	f000 80b3 	beq.w	8008566 <_printf_i+0x182>
 8008400:	d822      	bhi.n	8008448 <_printf_i+0x64>
 8008402:	2963      	cmp	r1, #99	; 0x63
 8008404:	d036      	beq.n	8008474 <_printf_i+0x90>
 8008406:	d80a      	bhi.n	800841e <_printf_i+0x3a>
 8008408:	2900      	cmp	r1, #0
 800840a:	f000 80b9 	beq.w	8008580 <_printf_i+0x19c>
 800840e:	2958      	cmp	r1, #88	; 0x58
 8008410:	f000 8083 	beq.w	800851a <_printf_i+0x136>
 8008414:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008418:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800841c:	e032      	b.n	8008484 <_printf_i+0xa0>
 800841e:	2964      	cmp	r1, #100	; 0x64
 8008420:	d001      	beq.n	8008426 <_printf_i+0x42>
 8008422:	2969      	cmp	r1, #105	; 0x69
 8008424:	d1f6      	bne.n	8008414 <_printf_i+0x30>
 8008426:	6820      	ldr	r0, [r4, #0]
 8008428:	6813      	ldr	r3, [r2, #0]
 800842a:	0605      	lsls	r5, r0, #24
 800842c:	f103 0104 	add.w	r1, r3, #4
 8008430:	d52a      	bpl.n	8008488 <_printf_i+0xa4>
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	6011      	str	r1, [r2, #0]
 8008436:	2b00      	cmp	r3, #0
 8008438:	da03      	bge.n	8008442 <_printf_i+0x5e>
 800843a:	222d      	movs	r2, #45	; 0x2d
 800843c:	425b      	negs	r3, r3
 800843e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008442:	486f      	ldr	r0, [pc, #444]	; (8008600 <_printf_i+0x21c>)
 8008444:	220a      	movs	r2, #10
 8008446:	e039      	b.n	80084bc <_printf_i+0xd8>
 8008448:	2973      	cmp	r1, #115	; 0x73
 800844a:	f000 809d 	beq.w	8008588 <_printf_i+0x1a4>
 800844e:	d808      	bhi.n	8008462 <_printf_i+0x7e>
 8008450:	296f      	cmp	r1, #111	; 0x6f
 8008452:	d020      	beq.n	8008496 <_printf_i+0xb2>
 8008454:	2970      	cmp	r1, #112	; 0x70
 8008456:	d1dd      	bne.n	8008414 <_printf_i+0x30>
 8008458:	6823      	ldr	r3, [r4, #0]
 800845a:	f043 0320 	orr.w	r3, r3, #32
 800845e:	6023      	str	r3, [r4, #0]
 8008460:	e003      	b.n	800846a <_printf_i+0x86>
 8008462:	2975      	cmp	r1, #117	; 0x75
 8008464:	d017      	beq.n	8008496 <_printf_i+0xb2>
 8008466:	2978      	cmp	r1, #120	; 0x78
 8008468:	d1d4      	bne.n	8008414 <_printf_i+0x30>
 800846a:	2378      	movs	r3, #120	; 0x78
 800846c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008470:	4864      	ldr	r0, [pc, #400]	; (8008604 <_printf_i+0x220>)
 8008472:	e055      	b.n	8008520 <_printf_i+0x13c>
 8008474:	6813      	ldr	r3, [r2, #0]
 8008476:	1d19      	adds	r1, r3, #4
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	6011      	str	r1, [r2, #0]
 800847c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008480:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008484:	2301      	movs	r3, #1
 8008486:	e08c      	b.n	80085a2 <_printf_i+0x1be>
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	6011      	str	r1, [r2, #0]
 800848c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008490:	bf18      	it	ne
 8008492:	b21b      	sxthne	r3, r3
 8008494:	e7cf      	b.n	8008436 <_printf_i+0x52>
 8008496:	6813      	ldr	r3, [r2, #0]
 8008498:	6825      	ldr	r5, [r4, #0]
 800849a:	1d18      	adds	r0, r3, #4
 800849c:	6010      	str	r0, [r2, #0]
 800849e:	0628      	lsls	r0, r5, #24
 80084a0:	d501      	bpl.n	80084a6 <_printf_i+0xc2>
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	e002      	b.n	80084ac <_printf_i+0xc8>
 80084a6:	0668      	lsls	r0, r5, #25
 80084a8:	d5fb      	bpl.n	80084a2 <_printf_i+0xbe>
 80084aa:	881b      	ldrh	r3, [r3, #0]
 80084ac:	4854      	ldr	r0, [pc, #336]	; (8008600 <_printf_i+0x21c>)
 80084ae:	296f      	cmp	r1, #111	; 0x6f
 80084b0:	bf14      	ite	ne
 80084b2:	220a      	movne	r2, #10
 80084b4:	2208      	moveq	r2, #8
 80084b6:	2100      	movs	r1, #0
 80084b8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80084bc:	6865      	ldr	r5, [r4, #4]
 80084be:	60a5      	str	r5, [r4, #8]
 80084c0:	2d00      	cmp	r5, #0
 80084c2:	f2c0 8095 	blt.w	80085f0 <_printf_i+0x20c>
 80084c6:	6821      	ldr	r1, [r4, #0]
 80084c8:	f021 0104 	bic.w	r1, r1, #4
 80084cc:	6021      	str	r1, [r4, #0]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d13d      	bne.n	800854e <_printf_i+0x16a>
 80084d2:	2d00      	cmp	r5, #0
 80084d4:	f040 808e 	bne.w	80085f4 <_printf_i+0x210>
 80084d8:	4665      	mov	r5, ip
 80084da:	2a08      	cmp	r2, #8
 80084dc:	d10b      	bne.n	80084f6 <_printf_i+0x112>
 80084de:	6823      	ldr	r3, [r4, #0]
 80084e0:	07db      	lsls	r3, r3, #31
 80084e2:	d508      	bpl.n	80084f6 <_printf_i+0x112>
 80084e4:	6923      	ldr	r3, [r4, #16]
 80084e6:	6862      	ldr	r2, [r4, #4]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	bfde      	ittt	le
 80084ec:	2330      	movle	r3, #48	; 0x30
 80084ee:	f805 3c01 	strble.w	r3, [r5, #-1]
 80084f2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80084f6:	ebac 0305 	sub.w	r3, ip, r5
 80084fa:	6123      	str	r3, [r4, #16]
 80084fc:	f8cd 8000 	str.w	r8, [sp]
 8008500:	463b      	mov	r3, r7
 8008502:	aa03      	add	r2, sp, #12
 8008504:	4621      	mov	r1, r4
 8008506:	4630      	mov	r0, r6
 8008508:	f7ff fef6 	bl	80082f8 <_printf_common>
 800850c:	3001      	adds	r0, #1
 800850e:	d14d      	bne.n	80085ac <_printf_i+0x1c8>
 8008510:	f04f 30ff 	mov.w	r0, #4294967295
 8008514:	b005      	add	sp, #20
 8008516:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800851a:	4839      	ldr	r0, [pc, #228]	; (8008600 <_printf_i+0x21c>)
 800851c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008520:	6813      	ldr	r3, [r2, #0]
 8008522:	6821      	ldr	r1, [r4, #0]
 8008524:	1d1d      	adds	r5, r3, #4
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	6015      	str	r5, [r2, #0]
 800852a:	060a      	lsls	r2, r1, #24
 800852c:	d50b      	bpl.n	8008546 <_printf_i+0x162>
 800852e:	07ca      	lsls	r2, r1, #31
 8008530:	bf44      	itt	mi
 8008532:	f041 0120 	orrmi.w	r1, r1, #32
 8008536:	6021      	strmi	r1, [r4, #0]
 8008538:	b91b      	cbnz	r3, 8008542 <_printf_i+0x15e>
 800853a:	6822      	ldr	r2, [r4, #0]
 800853c:	f022 0220 	bic.w	r2, r2, #32
 8008540:	6022      	str	r2, [r4, #0]
 8008542:	2210      	movs	r2, #16
 8008544:	e7b7      	b.n	80084b6 <_printf_i+0xd2>
 8008546:	064d      	lsls	r5, r1, #25
 8008548:	bf48      	it	mi
 800854a:	b29b      	uxthmi	r3, r3
 800854c:	e7ef      	b.n	800852e <_printf_i+0x14a>
 800854e:	4665      	mov	r5, ip
 8008550:	fbb3 f1f2 	udiv	r1, r3, r2
 8008554:	fb02 3311 	mls	r3, r2, r1, r3
 8008558:	5cc3      	ldrb	r3, [r0, r3]
 800855a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800855e:	460b      	mov	r3, r1
 8008560:	2900      	cmp	r1, #0
 8008562:	d1f5      	bne.n	8008550 <_printf_i+0x16c>
 8008564:	e7b9      	b.n	80084da <_printf_i+0xf6>
 8008566:	6813      	ldr	r3, [r2, #0]
 8008568:	6825      	ldr	r5, [r4, #0]
 800856a:	6961      	ldr	r1, [r4, #20]
 800856c:	1d18      	adds	r0, r3, #4
 800856e:	6010      	str	r0, [r2, #0]
 8008570:	0628      	lsls	r0, r5, #24
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	d501      	bpl.n	800857a <_printf_i+0x196>
 8008576:	6019      	str	r1, [r3, #0]
 8008578:	e002      	b.n	8008580 <_printf_i+0x19c>
 800857a:	066a      	lsls	r2, r5, #25
 800857c:	d5fb      	bpl.n	8008576 <_printf_i+0x192>
 800857e:	8019      	strh	r1, [r3, #0]
 8008580:	2300      	movs	r3, #0
 8008582:	6123      	str	r3, [r4, #16]
 8008584:	4665      	mov	r5, ip
 8008586:	e7b9      	b.n	80084fc <_printf_i+0x118>
 8008588:	6813      	ldr	r3, [r2, #0]
 800858a:	1d19      	adds	r1, r3, #4
 800858c:	6011      	str	r1, [r2, #0]
 800858e:	681d      	ldr	r5, [r3, #0]
 8008590:	6862      	ldr	r2, [r4, #4]
 8008592:	2100      	movs	r1, #0
 8008594:	4628      	mov	r0, r5
 8008596:	f7f7 fe23 	bl	80001e0 <memchr>
 800859a:	b108      	cbz	r0, 80085a0 <_printf_i+0x1bc>
 800859c:	1b40      	subs	r0, r0, r5
 800859e:	6060      	str	r0, [r4, #4]
 80085a0:	6863      	ldr	r3, [r4, #4]
 80085a2:	6123      	str	r3, [r4, #16]
 80085a4:	2300      	movs	r3, #0
 80085a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085aa:	e7a7      	b.n	80084fc <_printf_i+0x118>
 80085ac:	6923      	ldr	r3, [r4, #16]
 80085ae:	462a      	mov	r2, r5
 80085b0:	4639      	mov	r1, r7
 80085b2:	4630      	mov	r0, r6
 80085b4:	47c0      	blx	r8
 80085b6:	3001      	adds	r0, #1
 80085b8:	d0aa      	beq.n	8008510 <_printf_i+0x12c>
 80085ba:	6823      	ldr	r3, [r4, #0]
 80085bc:	079b      	lsls	r3, r3, #30
 80085be:	d413      	bmi.n	80085e8 <_printf_i+0x204>
 80085c0:	68e0      	ldr	r0, [r4, #12]
 80085c2:	9b03      	ldr	r3, [sp, #12]
 80085c4:	4298      	cmp	r0, r3
 80085c6:	bfb8      	it	lt
 80085c8:	4618      	movlt	r0, r3
 80085ca:	e7a3      	b.n	8008514 <_printf_i+0x130>
 80085cc:	2301      	movs	r3, #1
 80085ce:	464a      	mov	r2, r9
 80085d0:	4639      	mov	r1, r7
 80085d2:	4630      	mov	r0, r6
 80085d4:	47c0      	blx	r8
 80085d6:	3001      	adds	r0, #1
 80085d8:	d09a      	beq.n	8008510 <_printf_i+0x12c>
 80085da:	3501      	adds	r5, #1
 80085dc:	68e3      	ldr	r3, [r4, #12]
 80085de:	9a03      	ldr	r2, [sp, #12]
 80085e0:	1a9b      	subs	r3, r3, r2
 80085e2:	42ab      	cmp	r3, r5
 80085e4:	dcf2      	bgt.n	80085cc <_printf_i+0x1e8>
 80085e6:	e7eb      	b.n	80085c0 <_printf_i+0x1dc>
 80085e8:	2500      	movs	r5, #0
 80085ea:	f104 0919 	add.w	r9, r4, #25
 80085ee:	e7f5      	b.n	80085dc <_printf_i+0x1f8>
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d1ac      	bne.n	800854e <_printf_i+0x16a>
 80085f4:	7803      	ldrb	r3, [r0, #0]
 80085f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80085fa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80085fe:	e76c      	b.n	80084da <_printf_i+0xf6>
 8008600:	0800c866 	.word	0x0800c866
 8008604:	0800c877 	.word	0x0800c877

08008608 <iprintf>:
 8008608:	b40f      	push	{r0, r1, r2, r3}
 800860a:	4b0a      	ldr	r3, [pc, #40]	; (8008634 <iprintf+0x2c>)
 800860c:	b513      	push	{r0, r1, r4, lr}
 800860e:	681c      	ldr	r4, [r3, #0]
 8008610:	b124      	cbz	r4, 800861c <iprintf+0x14>
 8008612:	69a3      	ldr	r3, [r4, #24]
 8008614:	b913      	cbnz	r3, 800861c <iprintf+0x14>
 8008616:	4620      	mov	r0, r4
 8008618:	f001 f89a 	bl	8009750 <__sinit>
 800861c:	ab05      	add	r3, sp, #20
 800861e:	9a04      	ldr	r2, [sp, #16]
 8008620:	68a1      	ldr	r1, [r4, #8]
 8008622:	9301      	str	r3, [sp, #4]
 8008624:	4620      	mov	r0, r4
 8008626:	f001 feaf 	bl	800a388 <_vfiprintf_r>
 800862a:	b002      	add	sp, #8
 800862c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008630:	b004      	add	sp, #16
 8008632:	4770      	bx	lr
 8008634:	20000028 	.word	0x20000028

08008638 <_puts_r>:
 8008638:	b570      	push	{r4, r5, r6, lr}
 800863a:	460e      	mov	r6, r1
 800863c:	4605      	mov	r5, r0
 800863e:	b118      	cbz	r0, 8008648 <_puts_r+0x10>
 8008640:	6983      	ldr	r3, [r0, #24]
 8008642:	b90b      	cbnz	r3, 8008648 <_puts_r+0x10>
 8008644:	f001 f884 	bl	8009750 <__sinit>
 8008648:	69ab      	ldr	r3, [r5, #24]
 800864a:	68ac      	ldr	r4, [r5, #8]
 800864c:	b913      	cbnz	r3, 8008654 <_puts_r+0x1c>
 800864e:	4628      	mov	r0, r5
 8008650:	f001 f87e 	bl	8009750 <__sinit>
 8008654:	4b23      	ldr	r3, [pc, #140]	; (80086e4 <_puts_r+0xac>)
 8008656:	429c      	cmp	r4, r3
 8008658:	d117      	bne.n	800868a <_puts_r+0x52>
 800865a:	686c      	ldr	r4, [r5, #4]
 800865c:	89a3      	ldrh	r3, [r4, #12]
 800865e:	071b      	lsls	r3, r3, #28
 8008660:	d51d      	bpl.n	800869e <_puts_r+0x66>
 8008662:	6923      	ldr	r3, [r4, #16]
 8008664:	b1db      	cbz	r3, 800869e <_puts_r+0x66>
 8008666:	3e01      	subs	r6, #1
 8008668:	68a3      	ldr	r3, [r4, #8]
 800866a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800866e:	3b01      	subs	r3, #1
 8008670:	60a3      	str	r3, [r4, #8]
 8008672:	b9e9      	cbnz	r1, 80086b0 <_puts_r+0x78>
 8008674:	2b00      	cmp	r3, #0
 8008676:	da2e      	bge.n	80086d6 <_puts_r+0x9e>
 8008678:	4622      	mov	r2, r4
 800867a:	210a      	movs	r1, #10
 800867c:	4628      	mov	r0, r5
 800867e:	f000 f873 	bl	8008768 <__swbuf_r>
 8008682:	3001      	adds	r0, #1
 8008684:	d011      	beq.n	80086aa <_puts_r+0x72>
 8008686:	200a      	movs	r0, #10
 8008688:	e011      	b.n	80086ae <_puts_r+0x76>
 800868a:	4b17      	ldr	r3, [pc, #92]	; (80086e8 <_puts_r+0xb0>)
 800868c:	429c      	cmp	r4, r3
 800868e:	d101      	bne.n	8008694 <_puts_r+0x5c>
 8008690:	68ac      	ldr	r4, [r5, #8]
 8008692:	e7e3      	b.n	800865c <_puts_r+0x24>
 8008694:	4b15      	ldr	r3, [pc, #84]	; (80086ec <_puts_r+0xb4>)
 8008696:	429c      	cmp	r4, r3
 8008698:	bf08      	it	eq
 800869a:	68ec      	ldreq	r4, [r5, #12]
 800869c:	e7de      	b.n	800865c <_puts_r+0x24>
 800869e:	4621      	mov	r1, r4
 80086a0:	4628      	mov	r0, r5
 80086a2:	f000 f8b3 	bl	800880c <__swsetup_r>
 80086a6:	2800      	cmp	r0, #0
 80086a8:	d0dd      	beq.n	8008666 <_puts_r+0x2e>
 80086aa:	f04f 30ff 	mov.w	r0, #4294967295
 80086ae:	bd70      	pop	{r4, r5, r6, pc}
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	da04      	bge.n	80086be <_puts_r+0x86>
 80086b4:	69a2      	ldr	r2, [r4, #24]
 80086b6:	429a      	cmp	r2, r3
 80086b8:	dc06      	bgt.n	80086c8 <_puts_r+0x90>
 80086ba:	290a      	cmp	r1, #10
 80086bc:	d004      	beq.n	80086c8 <_puts_r+0x90>
 80086be:	6823      	ldr	r3, [r4, #0]
 80086c0:	1c5a      	adds	r2, r3, #1
 80086c2:	6022      	str	r2, [r4, #0]
 80086c4:	7019      	strb	r1, [r3, #0]
 80086c6:	e7cf      	b.n	8008668 <_puts_r+0x30>
 80086c8:	4622      	mov	r2, r4
 80086ca:	4628      	mov	r0, r5
 80086cc:	f000 f84c 	bl	8008768 <__swbuf_r>
 80086d0:	3001      	adds	r0, #1
 80086d2:	d1c9      	bne.n	8008668 <_puts_r+0x30>
 80086d4:	e7e9      	b.n	80086aa <_puts_r+0x72>
 80086d6:	6823      	ldr	r3, [r4, #0]
 80086d8:	200a      	movs	r0, #10
 80086da:	1c5a      	adds	r2, r3, #1
 80086dc:	6022      	str	r2, [r4, #0]
 80086de:	7018      	strb	r0, [r3, #0]
 80086e0:	e7e5      	b.n	80086ae <_puts_r+0x76>
 80086e2:	bf00      	nop
 80086e4:	0800c8b8 	.word	0x0800c8b8
 80086e8:	0800c8d8 	.word	0x0800c8d8
 80086ec:	0800c898 	.word	0x0800c898

080086f0 <puts>:
 80086f0:	4b02      	ldr	r3, [pc, #8]	; (80086fc <puts+0xc>)
 80086f2:	4601      	mov	r1, r0
 80086f4:	6818      	ldr	r0, [r3, #0]
 80086f6:	f7ff bf9f 	b.w	8008638 <_puts_r>
 80086fa:	bf00      	nop
 80086fc:	20000028 	.word	0x20000028

08008700 <sniprintf>:
 8008700:	b40c      	push	{r2, r3}
 8008702:	b530      	push	{r4, r5, lr}
 8008704:	4b17      	ldr	r3, [pc, #92]	; (8008764 <sniprintf+0x64>)
 8008706:	1e0c      	subs	r4, r1, #0
 8008708:	b09d      	sub	sp, #116	; 0x74
 800870a:	681d      	ldr	r5, [r3, #0]
 800870c:	da08      	bge.n	8008720 <sniprintf+0x20>
 800870e:	238b      	movs	r3, #139	; 0x8b
 8008710:	602b      	str	r3, [r5, #0]
 8008712:	f04f 30ff 	mov.w	r0, #4294967295
 8008716:	b01d      	add	sp, #116	; 0x74
 8008718:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800871c:	b002      	add	sp, #8
 800871e:	4770      	bx	lr
 8008720:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008724:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008728:	bf14      	ite	ne
 800872a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800872e:	4623      	moveq	r3, r4
 8008730:	9304      	str	r3, [sp, #16]
 8008732:	9307      	str	r3, [sp, #28]
 8008734:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008738:	9002      	str	r0, [sp, #8]
 800873a:	9006      	str	r0, [sp, #24]
 800873c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008740:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008742:	ab21      	add	r3, sp, #132	; 0x84
 8008744:	a902      	add	r1, sp, #8
 8008746:	4628      	mov	r0, r5
 8008748:	9301      	str	r3, [sp, #4]
 800874a:	f001 fcfb 	bl	800a144 <_svfiprintf_r>
 800874e:	1c43      	adds	r3, r0, #1
 8008750:	bfbc      	itt	lt
 8008752:	238b      	movlt	r3, #139	; 0x8b
 8008754:	602b      	strlt	r3, [r5, #0]
 8008756:	2c00      	cmp	r4, #0
 8008758:	d0dd      	beq.n	8008716 <sniprintf+0x16>
 800875a:	9b02      	ldr	r3, [sp, #8]
 800875c:	2200      	movs	r2, #0
 800875e:	701a      	strb	r2, [r3, #0]
 8008760:	e7d9      	b.n	8008716 <sniprintf+0x16>
 8008762:	bf00      	nop
 8008764:	20000028 	.word	0x20000028

08008768 <__swbuf_r>:
 8008768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800876a:	460e      	mov	r6, r1
 800876c:	4614      	mov	r4, r2
 800876e:	4605      	mov	r5, r0
 8008770:	b118      	cbz	r0, 800877a <__swbuf_r+0x12>
 8008772:	6983      	ldr	r3, [r0, #24]
 8008774:	b90b      	cbnz	r3, 800877a <__swbuf_r+0x12>
 8008776:	f000 ffeb 	bl	8009750 <__sinit>
 800877a:	4b21      	ldr	r3, [pc, #132]	; (8008800 <__swbuf_r+0x98>)
 800877c:	429c      	cmp	r4, r3
 800877e:	d12a      	bne.n	80087d6 <__swbuf_r+0x6e>
 8008780:	686c      	ldr	r4, [r5, #4]
 8008782:	69a3      	ldr	r3, [r4, #24]
 8008784:	60a3      	str	r3, [r4, #8]
 8008786:	89a3      	ldrh	r3, [r4, #12]
 8008788:	071a      	lsls	r2, r3, #28
 800878a:	d52e      	bpl.n	80087ea <__swbuf_r+0x82>
 800878c:	6923      	ldr	r3, [r4, #16]
 800878e:	b363      	cbz	r3, 80087ea <__swbuf_r+0x82>
 8008790:	6923      	ldr	r3, [r4, #16]
 8008792:	6820      	ldr	r0, [r4, #0]
 8008794:	1ac0      	subs	r0, r0, r3
 8008796:	6963      	ldr	r3, [r4, #20]
 8008798:	b2f6      	uxtb	r6, r6
 800879a:	4283      	cmp	r3, r0
 800879c:	4637      	mov	r7, r6
 800879e:	dc04      	bgt.n	80087aa <__swbuf_r+0x42>
 80087a0:	4621      	mov	r1, r4
 80087a2:	4628      	mov	r0, r5
 80087a4:	f000 ff6a 	bl	800967c <_fflush_r>
 80087a8:	bb28      	cbnz	r0, 80087f6 <__swbuf_r+0x8e>
 80087aa:	68a3      	ldr	r3, [r4, #8]
 80087ac:	3b01      	subs	r3, #1
 80087ae:	60a3      	str	r3, [r4, #8]
 80087b0:	6823      	ldr	r3, [r4, #0]
 80087b2:	1c5a      	adds	r2, r3, #1
 80087b4:	6022      	str	r2, [r4, #0]
 80087b6:	701e      	strb	r6, [r3, #0]
 80087b8:	6963      	ldr	r3, [r4, #20]
 80087ba:	3001      	adds	r0, #1
 80087bc:	4283      	cmp	r3, r0
 80087be:	d004      	beq.n	80087ca <__swbuf_r+0x62>
 80087c0:	89a3      	ldrh	r3, [r4, #12]
 80087c2:	07db      	lsls	r3, r3, #31
 80087c4:	d519      	bpl.n	80087fa <__swbuf_r+0x92>
 80087c6:	2e0a      	cmp	r6, #10
 80087c8:	d117      	bne.n	80087fa <__swbuf_r+0x92>
 80087ca:	4621      	mov	r1, r4
 80087cc:	4628      	mov	r0, r5
 80087ce:	f000 ff55 	bl	800967c <_fflush_r>
 80087d2:	b190      	cbz	r0, 80087fa <__swbuf_r+0x92>
 80087d4:	e00f      	b.n	80087f6 <__swbuf_r+0x8e>
 80087d6:	4b0b      	ldr	r3, [pc, #44]	; (8008804 <__swbuf_r+0x9c>)
 80087d8:	429c      	cmp	r4, r3
 80087da:	d101      	bne.n	80087e0 <__swbuf_r+0x78>
 80087dc:	68ac      	ldr	r4, [r5, #8]
 80087de:	e7d0      	b.n	8008782 <__swbuf_r+0x1a>
 80087e0:	4b09      	ldr	r3, [pc, #36]	; (8008808 <__swbuf_r+0xa0>)
 80087e2:	429c      	cmp	r4, r3
 80087e4:	bf08      	it	eq
 80087e6:	68ec      	ldreq	r4, [r5, #12]
 80087e8:	e7cb      	b.n	8008782 <__swbuf_r+0x1a>
 80087ea:	4621      	mov	r1, r4
 80087ec:	4628      	mov	r0, r5
 80087ee:	f000 f80d 	bl	800880c <__swsetup_r>
 80087f2:	2800      	cmp	r0, #0
 80087f4:	d0cc      	beq.n	8008790 <__swbuf_r+0x28>
 80087f6:	f04f 37ff 	mov.w	r7, #4294967295
 80087fa:	4638      	mov	r0, r7
 80087fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087fe:	bf00      	nop
 8008800:	0800c8b8 	.word	0x0800c8b8
 8008804:	0800c8d8 	.word	0x0800c8d8
 8008808:	0800c898 	.word	0x0800c898

0800880c <__swsetup_r>:
 800880c:	4b32      	ldr	r3, [pc, #200]	; (80088d8 <__swsetup_r+0xcc>)
 800880e:	b570      	push	{r4, r5, r6, lr}
 8008810:	681d      	ldr	r5, [r3, #0]
 8008812:	4606      	mov	r6, r0
 8008814:	460c      	mov	r4, r1
 8008816:	b125      	cbz	r5, 8008822 <__swsetup_r+0x16>
 8008818:	69ab      	ldr	r3, [r5, #24]
 800881a:	b913      	cbnz	r3, 8008822 <__swsetup_r+0x16>
 800881c:	4628      	mov	r0, r5
 800881e:	f000 ff97 	bl	8009750 <__sinit>
 8008822:	4b2e      	ldr	r3, [pc, #184]	; (80088dc <__swsetup_r+0xd0>)
 8008824:	429c      	cmp	r4, r3
 8008826:	d10f      	bne.n	8008848 <__swsetup_r+0x3c>
 8008828:	686c      	ldr	r4, [r5, #4]
 800882a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800882e:	b29a      	uxth	r2, r3
 8008830:	0715      	lsls	r5, r2, #28
 8008832:	d42c      	bmi.n	800888e <__swsetup_r+0x82>
 8008834:	06d0      	lsls	r0, r2, #27
 8008836:	d411      	bmi.n	800885c <__swsetup_r+0x50>
 8008838:	2209      	movs	r2, #9
 800883a:	6032      	str	r2, [r6, #0]
 800883c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008840:	81a3      	strh	r3, [r4, #12]
 8008842:	f04f 30ff 	mov.w	r0, #4294967295
 8008846:	e03e      	b.n	80088c6 <__swsetup_r+0xba>
 8008848:	4b25      	ldr	r3, [pc, #148]	; (80088e0 <__swsetup_r+0xd4>)
 800884a:	429c      	cmp	r4, r3
 800884c:	d101      	bne.n	8008852 <__swsetup_r+0x46>
 800884e:	68ac      	ldr	r4, [r5, #8]
 8008850:	e7eb      	b.n	800882a <__swsetup_r+0x1e>
 8008852:	4b24      	ldr	r3, [pc, #144]	; (80088e4 <__swsetup_r+0xd8>)
 8008854:	429c      	cmp	r4, r3
 8008856:	bf08      	it	eq
 8008858:	68ec      	ldreq	r4, [r5, #12]
 800885a:	e7e6      	b.n	800882a <__swsetup_r+0x1e>
 800885c:	0751      	lsls	r1, r2, #29
 800885e:	d512      	bpl.n	8008886 <__swsetup_r+0x7a>
 8008860:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008862:	b141      	cbz	r1, 8008876 <__swsetup_r+0x6a>
 8008864:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008868:	4299      	cmp	r1, r3
 800886a:	d002      	beq.n	8008872 <__swsetup_r+0x66>
 800886c:	4630      	mov	r0, r6
 800886e:	f001 fb67 	bl	8009f40 <_free_r>
 8008872:	2300      	movs	r3, #0
 8008874:	6363      	str	r3, [r4, #52]	; 0x34
 8008876:	89a3      	ldrh	r3, [r4, #12]
 8008878:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800887c:	81a3      	strh	r3, [r4, #12]
 800887e:	2300      	movs	r3, #0
 8008880:	6063      	str	r3, [r4, #4]
 8008882:	6923      	ldr	r3, [r4, #16]
 8008884:	6023      	str	r3, [r4, #0]
 8008886:	89a3      	ldrh	r3, [r4, #12]
 8008888:	f043 0308 	orr.w	r3, r3, #8
 800888c:	81a3      	strh	r3, [r4, #12]
 800888e:	6923      	ldr	r3, [r4, #16]
 8008890:	b94b      	cbnz	r3, 80088a6 <__swsetup_r+0x9a>
 8008892:	89a3      	ldrh	r3, [r4, #12]
 8008894:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800889c:	d003      	beq.n	80088a6 <__swsetup_r+0x9a>
 800889e:	4621      	mov	r1, r4
 80088a0:	4630      	mov	r0, r6
 80088a2:	f001 f811 	bl	80098c8 <__smakebuf_r>
 80088a6:	89a2      	ldrh	r2, [r4, #12]
 80088a8:	f012 0301 	ands.w	r3, r2, #1
 80088ac:	d00c      	beq.n	80088c8 <__swsetup_r+0xbc>
 80088ae:	2300      	movs	r3, #0
 80088b0:	60a3      	str	r3, [r4, #8]
 80088b2:	6963      	ldr	r3, [r4, #20]
 80088b4:	425b      	negs	r3, r3
 80088b6:	61a3      	str	r3, [r4, #24]
 80088b8:	6923      	ldr	r3, [r4, #16]
 80088ba:	b953      	cbnz	r3, 80088d2 <__swsetup_r+0xc6>
 80088bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088c0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80088c4:	d1ba      	bne.n	800883c <__swsetup_r+0x30>
 80088c6:	bd70      	pop	{r4, r5, r6, pc}
 80088c8:	0792      	lsls	r2, r2, #30
 80088ca:	bf58      	it	pl
 80088cc:	6963      	ldrpl	r3, [r4, #20]
 80088ce:	60a3      	str	r3, [r4, #8]
 80088d0:	e7f2      	b.n	80088b8 <__swsetup_r+0xac>
 80088d2:	2000      	movs	r0, #0
 80088d4:	e7f7      	b.n	80088c6 <__swsetup_r+0xba>
 80088d6:	bf00      	nop
 80088d8:	20000028 	.word	0x20000028
 80088dc:	0800c8b8 	.word	0x0800c8b8
 80088e0:	0800c8d8 	.word	0x0800c8d8
 80088e4:	0800c898 	.word	0x0800c898

080088e8 <quorem>:
 80088e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	6903      	ldr	r3, [r0, #16]
 80088ee:	690c      	ldr	r4, [r1, #16]
 80088f0:	42a3      	cmp	r3, r4
 80088f2:	4680      	mov	r8, r0
 80088f4:	f2c0 8082 	blt.w	80089fc <quorem+0x114>
 80088f8:	3c01      	subs	r4, #1
 80088fa:	f101 0714 	add.w	r7, r1, #20
 80088fe:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008902:	f100 0614 	add.w	r6, r0, #20
 8008906:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800890a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800890e:	eb06 030c 	add.w	r3, r6, ip
 8008912:	3501      	adds	r5, #1
 8008914:	eb07 090c 	add.w	r9, r7, ip
 8008918:	9301      	str	r3, [sp, #4]
 800891a:	fbb0 f5f5 	udiv	r5, r0, r5
 800891e:	b395      	cbz	r5, 8008986 <quorem+0x9e>
 8008920:	f04f 0a00 	mov.w	sl, #0
 8008924:	4638      	mov	r0, r7
 8008926:	46b6      	mov	lr, r6
 8008928:	46d3      	mov	fp, sl
 800892a:	f850 2b04 	ldr.w	r2, [r0], #4
 800892e:	b293      	uxth	r3, r2
 8008930:	fb05 a303 	mla	r3, r5, r3, sl
 8008934:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008938:	b29b      	uxth	r3, r3
 800893a:	ebab 0303 	sub.w	r3, fp, r3
 800893e:	0c12      	lsrs	r2, r2, #16
 8008940:	f8de b000 	ldr.w	fp, [lr]
 8008944:	fb05 a202 	mla	r2, r5, r2, sl
 8008948:	fa13 f38b 	uxtah	r3, r3, fp
 800894c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008950:	fa1f fb82 	uxth.w	fp, r2
 8008954:	f8de 2000 	ldr.w	r2, [lr]
 8008958:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800895c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008960:	b29b      	uxth	r3, r3
 8008962:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008966:	4581      	cmp	r9, r0
 8008968:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800896c:	f84e 3b04 	str.w	r3, [lr], #4
 8008970:	d2db      	bcs.n	800892a <quorem+0x42>
 8008972:	f856 300c 	ldr.w	r3, [r6, ip]
 8008976:	b933      	cbnz	r3, 8008986 <quorem+0x9e>
 8008978:	9b01      	ldr	r3, [sp, #4]
 800897a:	3b04      	subs	r3, #4
 800897c:	429e      	cmp	r6, r3
 800897e:	461a      	mov	r2, r3
 8008980:	d330      	bcc.n	80089e4 <quorem+0xfc>
 8008982:	f8c8 4010 	str.w	r4, [r8, #16]
 8008986:	4640      	mov	r0, r8
 8008988:	f001 fa06 	bl	8009d98 <__mcmp>
 800898c:	2800      	cmp	r0, #0
 800898e:	db25      	blt.n	80089dc <quorem+0xf4>
 8008990:	3501      	adds	r5, #1
 8008992:	4630      	mov	r0, r6
 8008994:	f04f 0c00 	mov.w	ip, #0
 8008998:	f857 2b04 	ldr.w	r2, [r7], #4
 800899c:	f8d0 e000 	ldr.w	lr, [r0]
 80089a0:	b293      	uxth	r3, r2
 80089a2:	ebac 0303 	sub.w	r3, ip, r3
 80089a6:	0c12      	lsrs	r2, r2, #16
 80089a8:	fa13 f38e 	uxtah	r3, r3, lr
 80089ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80089b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089ba:	45b9      	cmp	r9, r7
 80089bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80089c0:	f840 3b04 	str.w	r3, [r0], #4
 80089c4:	d2e8      	bcs.n	8008998 <quorem+0xb0>
 80089c6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80089ca:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80089ce:	b92a      	cbnz	r2, 80089dc <quorem+0xf4>
 80089d0:	3b04      	subs	r3, #4
 80089d2:	429e      	cmp	r6, r3
 80089d4:	461a      	mov	r2, r3
 80089d6:	d30b      	bcc.n	80089f0 <quorem+0x108>
 80089d8:	f8c8 4010 	str.w	r4, [r8, #16]
 80089dc:	4628      	mov	r0, r5
 80089de:	b003      	add	sp, #12
 80089e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e4:	6812      	ldr	r2, [r2, #0]
 80089e6:	3b04      	subs	r3, #4
 80089e8:	2a00      	cmp	r2, #0
 80089ea:	d1ca      	bne.n	8008982 <quorem+0x9a>
 80089ec:	3c01      	subs	r4, #1
 80089ee:	e7c5      	b.n	800897c <quorem+0x94>
 80089f0:	6812      	ldr	r2, [r2, #0]
 80089f2:	3b04      	subs	r3, #4
 80089f4:	2a00      	cmp	r2, #0
 80089f6:	d1ef      	bne.n	80089d8 <quorem+0xf0>
 80089f8:	3c01      	subs	r4, #1
 80089fa:	e7ea      	b.n	80089d2 <quorem+0xea>
 80089fc:	2000      	movs	r0, #0
 80089fe:	e7ee      	b.n	80089de <quorem+0xf6>

08008a00 <_dtoa_r>:
 8008a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a04:	ec57 6b10 	vmov	r6, r7, d0
 8008a08:	b097      	sub	sp, #92	; 0x5c
 8008a0a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008a0c:	9106      	str	r1, [sp, #24]
 8008a0e:	4604      	mov	r4, r0
 8008a10:	920b      	str	r2, [sp, #44]	; 0x2c
 8008a12:	9312      	str	r3, [sp, #72]	; 0x48
 8008a14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008a18:	e9cd 6700 	strd	r6, r7, [sp]
 8008a1c:	b93d      	cbnz	r5, 8008a2e <_dtoa_r+0x2e>
 8008a1e:	2010      	movs	r0, #16
 8008a20:	f000 ff92 	bl	8009948 <malloc>
 8008a24:	6260      	str	r0, [r4, #36]	; 0x24
 8008a26:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008a2a:	6005      	str	r5, [r0, #0]
 8008a2c:	60c5      	str	r5, [r0, #12]
 8008a2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a30:	6819      	ldr	r1, [r3, #0]
 8008a32:	b151      	cbz	r1, 8008a4a <_dtoa_r+0x4a>
 8008a34:	685a      	ldr	r2, [r3, #4]
 8008a36:	604a      	str	r2, [r1, #4]
 8008a38:	2301      	movs	r3, #1
 8008a3a:	4093      	lsls	r3, r2
 8008a3c:	608b      	str	r3, [r1, #8]
 8008a3e:	4620      	mov	r0, r4
 8008a40:	f000 ffc9 	bl	80099d6 <_Bfree>
 8008a44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a46:	2200      	movs	r2, #0
 8008a48:	601a      	str	r2, [r3, #0]
 8008a4a:	1e3b      	subs	r3, r7, #0
 8008a4c:	bfbb      	ittet	lt
 8008a4e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008a52:	9301      	strlt	r3, [sp, #4]
 8008a54:	2300      	movge	r3, #0
 8008a56:	2201      	movlt	r2, #1
 8008a58:	bfac      	ite	ge
 8008a5a:	f8c8 3000 	strge.w	r3, [r8]
 8008a5e:	f8c8 2000 	strlt.w	r2, [r8]
 8008a62:	4baf      	ldr	r3, [pc, #700]	; (8008d20 <_dtoa_r+0x320>)
 8008a64:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008a68:	ea33 0308 	bics.w	r3, r3, r8
 8008a6c:	d114      	bne.n	8008a98 <_dtoa_r+0x98>
 8008a6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a70:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a74:	6013      	str	r3, [r2, #0]
 8008a76:	9b00      	ldr	r3, [sp, #0]
 8008a78:	b923      	cbnz	r3, 8008a84 <_dtoa_r+0x84>
 8008a7a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008a7e:	2800      	cmp	r0, #0
 8008a80:	f000 8542 	beq.w	8009508 <_dtoa_r+0xb08>
 8008a84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a86:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008d34 <_dtoa_r+0x334>
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	f000 8544 	beq.w	8009518 <_dtoa_r+0xb18>
 8008a90:	f10b 0303 	add.w	r3, fp, #3
 8008a94:	f000 bd3e 	b.w	8009514 <_dtoa_r+0xb14>
 8008a98:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	4630      	mov	r0, r6
 8008aa2:	4639      	mov	r1, r7
 8008aa4:	f7f8 f810 	bl	8000ac8 <__aeabi_dcmpeq>
 8008aa8:	4681      	mov	r9, r0
 8008aaa:	b168      	cbz	r0, 8008ac8 <_dtoa_r+0xc8>
 8008aac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008aae:	2301      	movs	r3, #1
 8008ab0:	6013      	str	r3, [r2, #0]
 8008ab2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	f000 8524 	beq.w	8009502 <_dtoa_r+0xb02>
 8008aba:	4b9a      	ldr	r3, [pc, #616]	; (8008d24 <_dtoa_r+0x324>)
 8008abc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008abe:	f103 3bff 	add.w	fp, r3, #4294967295
 8008ac2:	6013      	str	r3, [r2, #0]
 8008ac4:	f000 bd28 	b.w	8009518 <_dtoa_r+0xb18>
 8008ac8:	aa14      	add	r2, sp, #80	; 0x50
 8008aca:	a915      	add	r1, sp, #84	; 0x54
 8008acc:	ec47 6b10 	vmov	d0, r6, r7
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	f001 f9d8 	bl	8009e86 <__d2b>
 8008ad6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008ada:	9004      	str	r0, [sp, #16]
 8008adc:	2d00      	cmp	r5, #0
 8008ade:	d07c      	beq.n	8008bda <_dtoa_r+0x1da>
 8008ae0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008ae4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008ae8:	46b2      	mov	sl, r6
 8008aea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8008aee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008af2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008af6:	2200      	movs	r2, #0
 8008af8:	4b8b      	ldr	r3, [pc, #556]	; (8008d28 <_dtoa_r+0x328>)
 8008afa:	4650      	mov	r0, sl
 8008afc:	4659      	mov	r1, fp
 8008afe:	f7f7 fbc3 	bl	8000288 <__aeabi_dsub>
 8008b02:	a381      	add	r3, pc, #516	; (adr r3, 8008d08 <_dtoa_r+0x308>)
 8008b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b08:	f7f7 fd76 	bl	80005f8 <__aeabi_dmul>
 8008b0c:	a380      	add	r3, pc, #512	; (adr r3, 8008d10 <_dtoa_r+0x310>)
 8008b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b12:	f7f7 fbbb 	bl	800028c <__adddf3>
 8008b16:	4606      	mov	r6, r0
 8008b18:	4628      	mov	r0, r5
 8008b1a:	460f      	mov	r7, r1
 8008b1c:	f7f7 fd02 	bl	8000524 <__aeabi_i2d>
 8008b20:	a37d      	add	r3, pc, #500	; (adr r3, 8008d18 <_dtoa_r+0x318>)
 8008b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b26:	f7f7 fd67 	bl	80005f8 <__aeabi_dmul>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	460b      	mov	r3, r1
 8008b2e:	4630      	mov	r0, r6
 8008b30:	4639      	mov	r1, r7
 8008b32:	f7f7 fbab 	bl	800028c <__adddf3>
 8008b36:	4606      	mov	r6, r0
 8008b38:	460f      	mov	r7, r1
 8008b3a:	f7f8 f80d 	bl	8000b58 <__aeabi_d2iz>
 8008b3e:	2200      	movs	r2, #0
 8008b40:	4682      	mov	sl, r0
 8008b42:	2300      	movs	r3, #0
 8008b44:	4630      	mov	r0, r6
 8008b46:	4639      	mov	r1, r7
 8008b48:	f7f7 ffc8 	bl	8000adc <__aeabi_dcmplt>
 8008b4c:	b148      	cbz	r0, 8008b62 <_dtoa_r+0x162>
 8008b4e:	4650      	mov	r0, sl
 8008b50:	f7f7 fce8 	bl	8000524 <__aeabi_i2d>
 8008b54:	4632      	mov	r2, r6
 8008b56:	463b      	mov	r3, r7
 8008b58:	f7f7 ffb6 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b5c:	b908      	cbnz	r0, 8008b62 <_dtoa_r+0x162>
 8008b5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b62:	f1ba 0f16 	cmp.w	sl, #22
 8008b66:	d859      	bhi.n	8008c1c <_dtoa_r+0x21c>
 8008b68:	4970      	ldr	r1, [pc, #448]	; (8008d2c <_dtoa_r+0x32c>)
 8008b6a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008b6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b76:	f7f7 ffcf 	bl	8000b18 <__aeabi_dcmpgt>
 8008b7a:	2800      	cmp	r0, #0
 8008b7c:	d050      	beq.n	8008c20 <_dtoa_r+0x220>
 8008b7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b82:	2300      	movs	r3, #0
 8008b84:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b88:	1b5d      	subs	r5, r3, r5
 8008b8a:	f1b5 0801 	subs.w	r8, r5, #1
 8008b8e:	bf49      	itett	mi
 8008b90:	f1c5 0301 	rsbmi	r3, r5, #1
 8008b94:	2300      	movpl	r3, #0
 8008b96:	9305      	strmi	r3, [sp, #20]
 8008b98:	f04f 0800 	movmi.w	r8, #0
 8008b9c:	bf58      	it	pl
 8008b9e:	9305      	strpl	r3, [sp, #20]
 8008ba0:	f1ba 0f00 	cmp.w	sl, #0
 8008ba4:	db3e      	blt.n	8008c24 <_dtoa_r+0x224>
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	44d0      	add	r8, sl
 8008baa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008bae:	9307      	str	r3, [sp, #28]
 8008bb0:	9b06      	ldr	r3, [sp, #24]
 8008bb2:	2b09      	cmp	r3, #9
 8008bb4:	f200 8090 	bhi.w	8008cd8 <_dtoa_r+0x2d8>
 8008bb8:	2b05      	cmp	r3, #5
 8008bba:	bfc4      	itt	gt
 8008bbc:	3b04      	subgt	r3, #4
 8008bbe:	9306      	strgt	r3, [sp, #24]
 8008bc0:	9b06      	ldr	r3, [sp, #24]
 8008bc2:	f1a3 0302 	sub.w	r3, r3, #2
 8008bc6:	bfcc      	ite	gt
 8008bc8:	2500      	movgt	r5, #0
 8008bca:	2501      	movle	r5, #1
 8008bcc:	2b03      	cmp	r3, #3
 8008bce:	f200 808f 	bhi.w	8008cf0 <_dtoa_r+0x2f0>
 8008bd2:	e8df f003 	tbb	[pc, r3]
 8008bd6:	7f7d      	.short	0x7f7d
 8008bd8:	7131      	.short	0x7131
 8008bda:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008bde:	441d      	add	r5, r3
 8008be0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008be4:	2820      	cmp	r0, #32
 8008be6:	dd13      	ble.n	8008c10 <_dtoa_r+0x210>
 8008be8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008bec:	9b00      	ldr	r3, [sp, #0]
 8008bee:	fa08 f800 	lsl.w	r8, r8, r0
 8008bf2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008bf6:	fa23 f000 	lsr.w	r0, r3, r0
 8008bfa:	ea48 0000 	orr.w	r0, r8, r0
 8008bfe:	f7f7 fc81 	bl	8000504 <__aeabi_ui2d>
 8008c02:	2301      	movs	r3, #1
 8008c04:	4682      	mov	sl, r0
 8008c06:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8008c0a:	3d01      	subs	r5, #1
 8008c0c:	9313      	str	r3, [sp, #76]	; 0x4c
 8008c0e:	e772      	b.n	8008af6 <_dtoa_r+0xf6>
 8008c10:	9b00      	ldr	r3, [sp, #0]
 8008c12:	f1c0 0020 	rsb	r0, r0, #32
 8008c16:	fa03 f000 	lsl.w	r0, r3, r0
 8008c1a:	e7f0      	b.n	8008bfe <_dtoa_r+0x1fe>
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	e7b1      	b.n	8008b84 <_dtoa_r+0x184>
 8008c20:	900f      	str	r0, [sp, #60]	; 0x3c
 8008c22:	e7b0      	b.n	8008b86 <_dtoa_r+0x186>
 8008c24:	9b05      	ldr	r3, [sp, #20]
 8008c26:	eba3 030a 	sub.w	r3, r3, sl
 8008c2a:	9305      	str	r3, [sp, #20]
 8008c2c:	f1ca 0300 	rsb	r3, sl, #0
 8008c30:	9307      	str	r3, [sp, #28]
 8008c32:	2300      	movs	r3, #0
 8008c34:	930e      	str	r3, [sp, #56]	; 0x38
 8008c36:	e7bb      	b.n	8008bb0 <_dtoa_r+0x1b0>
 8008c38:	2301      	movs	r3, #1
 8008c3a:	930a      	str	r3, [sp, #40]	; 0x28
 8008c3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	dd59      	ble.n	8008cf6 <_dtoa_r+0x2f6>
 8008c42:	9302      	str	r3, [sp, #8]
 8008c44:	4699      	mov	r9, r3
 8008c46:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008c48:	2200      	movs	r2, #0
 8008c4a:	6072      	str	r2, [r6, #4]
 8008c4c:	2204      	movs	r2, #4
 8008c4e:	f102 0014 	add.w	r0, r2, #20
 8008c52:	4298      	cmp	r0, r3
 8008c54:	6871      	ldr	r1, [r6, #4]
 8008c56:	d953      	bls.n	8008d00 <_dtoa_r+0x300>
 8008c58:	4620      	mov	r0, r4
 8008c5a:	f000 fe88 	bl	800996e <_Balloc>
 8008c5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c60:	6030      	str	r0, [r6, #0]
 8008c62:	f1b9 0f0e 	cmp.w	r9, #14
 8008c66:	f8d3 b000 	ldr.w	fp, [r3]
 8008c6a:	f200 80e6 	bhi.w	8008e3a <_dtoa_r+0x43a>
 8008c6e:	2d00      	cmp	r5, #0
 8008c70:	f000 80e3 	beq.w	8008e3a <_dtoa_r+0x43a>
 8008c74:	ed9d 7b00 	vldr	d7, [sp]
 8008c78:	f1ba 0f00 	cmp.w	sl, #0
 8008c7c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008c80:	dd74      	ble.n	8008d6c <_dtoa_r+0x36c>
 8008c82:	4a2a      	ldr	r2, [pc, #168]	; (8008d2c <_dtoa_r+0x32c>)
 8008c84:	f00a 030f 	and.w	r3, sl, #15
 8008c88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008c8c:	ed93 7b00 	vldr	d7, [r3]
 8008c90:	ea4f 162a 	mov.w	r6, sl, asr #4
 8008c94:	06f0      	lsls	r0, r6, #27
 8008c96:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008c9a:	d565      	bpl.n	8008d68 <_dtoa_r+0x368>
 8008c9c:	4b24      	ldr	r3, [pc, #144]	; (8008d30 <_dtoa_r+0x330>)
 8008c9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008ca2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008ca6:	f7f7 fdd1 	bl	800084c <__aeabi_ddiv>
 8008caa:	e9cd 0100 	strd	r0, r1, [sp]
 8008cae:	f006 060f 	and.w	r6, r6, #15
 8008cb2:	2503      	movs	r5, #3
 8008cb4:	4f1e      	ldr	r7, [pc, #120]	; (8008d30 <_dtoa_r+0x330>)
 8008cb6:	e04c      	b.n	8008d52 <_dtoa_r+0x352>
 8008cb8:	2301      	movs	r3, #1
 8008cba:	930a      	str	r3, [sp, #40]	; 0x28
 8008cbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cbe:	4453      	add	r3, sl
 8008cc0:	f103 0901 	add.w	r9, r3, #1
 8008cc4:	9302      	str	r3, [sp, #8]
 8008cc6:	464b      	mov	r3, r9
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	bfb8      	it	lt
 8008ccc:	2301      	movlt	r3, #1
 8008cce:	e7ba      	b.n	8008c46 <_dtoa_r+0x246>
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	e7b2      	b.n	8008c3a <_dtoa_r+0x23a>
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	e7f0      	b.n	8008cba <_dtoa_r+0x2ba>
 8008cd8:	2501      	movs	r5, #1
 8008cda:	2300      	movs	r3, #0
 8008cdc:	9306      	str	r3, [sp, #24]
 8008cde:	950a      	str	r5, [sp, #40]	; 0x28
 8008ce0:	f04f 33ff 	mov.w	r3, #4294967295
 8008ce4:	9302      	str	r3, [sp, #8]
 8008ce6:	4699      	mov	r9, r3
 8008ce8:	2200      	movs	r2, #0
 8008cea:	2312      	movs	r3, #18
 8008cec:	920b      	str	r2, [sp, #44]	; 0x2c
 8008cee:	e7aa      	b.n	8008c46 <_dtoa_r+0x246>
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	930a      	str	r3, [sp, #40]	; 0x28
 8008cf4:	e7f4      	b.n	8008ce0 <_dtoa_r+0x2e0>
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	9302      	str	r3, [sp, #8]
 8008cfa:	4699      	mov	r9, r3
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	e7f5      	b.n	8008cec <_dtoa_r+0x2ec>
 8008d00:	3101      	adds	r1, #1
 8008d02:	6071      	str	r1, [r6, #4]
 8008d04:	0052      	lsls	r2, r2, #1
 8008d06:	e7a2      	b.n	8008c4e <_dtoa_r+0x24e>
 8008d08:	636f4361 	.word	0x636f4361
 8008d0c:	3fd287a7 	.word	0x3fd287a7
 8008d10:	8b60c8b3 	.word	0x8b60c8b3
 8008d14:	3fc68a28 	.word	0x3fc68a28
 8008d18:	509f79fb 	.word	0x509f79fb
 8008d1c:	3fd34413 	.word	0x3fd34413
 8008d20:	7ff00000 	.word	0x7ff00000
 8008d24:	0800c865 	.word	0x0800c865
 8008d28:	3ff80000 	.word	0x3ff80000
 8008d2c:	0800c920 	.word	0x0800c920
 8008d30:	0800c8f8 	.word	0x0800c8f8
 8008d34:	0800c891 	.word	0x0800c891
 8008d38:	07f1      	lsls	r1, r6, #31
 8008d3a:	d508      	bpl.n	8008d4e <_dtoa_r+0x34e>
 8008d3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d44:	f7f7 fc58 	bl	80005f8 <__aeabi_dmul>
 8008d48:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008d4c:	3501      	adds	r5, #1
 8008d4e:	1076      	asrs	r6, r6, #1
 8008d50:	3708      	adds	r7, #8
 8008d52:	2e00      	cmp	r6, #0
 8008d54:	d1f0      	bne.n	8008d38 <_dtoa_r+0x338>
 8008d56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008d5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d5e:	f7f7 fd75 	bl	800084c <__aeabi_ddiv>
 8008d62:	e9cd 0100 	strd	r0, r1, [sp]
 8008d66:	e01a      	b.n	8008d9e <_dtoa_r+0x39e>
 8008d68:	2502      	movs	r5, #2
 8008d6a:	e7a3      	b.n	8008cb4 <_dtoa_r+0x2b4>
 8008d6c:	f000 80a0 	beq.w	8008eb0 <_dtoa_r+0x4b0>
 8008d70:	f1ca 0600 	rsb	r6, sl, #0
 8008d74:	4b9f      	ldr	r3, [pc, #636]	; (8008ff4 <_dtoa_r+0x5f4>)
 8008d76:	4fa0      	ldr	r7, [pc, #640]	; (8008ff8 <_dtoa_r+0x5f8>)
 8008d78:	f006 020f 	and.w	r2, r6, #15
 8008d7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d88:	f7f7 fc36 	bl	80005f8 <__aeabi_dmul>
 8008d8c:	e9cd 0100 	strd	r0, r1, [sp]
 8008d90:	1136      	asrs	r6, r6, #4
 8008d92:	2300      	movs	r3, #0
 8008d94:	2502      	movs	r5, #2
 8008d96:	2e00      	cmp	r6, #0
 8008d98:	d17f      	bne.n	8008e9a <_dtoa_r+0x49a>
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d1e1      	bne.n	8008d62 <_dtoa_r+0x362>
 8008d9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	f000 8087 	beq.w	8008eb4 <_dtoa_r+0x4b4>
 8008da6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008daa:	2200      	movs	r2, #0
 8008dac:	4b93      	ldr	r3, [pc, #588]	; (8008ffc <_dtoa_r+0x5fc>)
 8008dae:	4630      	mov	r0, r6
 8008db0:	4639      	mov	r1, r7
 8008db2:	f7f7 fe93 	bl	8000adc <__aeabi_dcmplt>
 8008db6:	2800      	cmp	r0, #0
 8008db8:	d07c      	beq.n	8008eb4 <_dtoa_r+0x4b4>
 8008dba:	f1b9 0f00 	cmp.w	r9, #0
 8008dbe:	d079      	beq.n	8008eb4 <_dtoa_r+0x4b4>
 8008dc0:	9b02      	ldr	r3, [sp, #8]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	dd35      	ble.n	8008e32 <_dtoa_r+0x432>
 8008dc6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008dca:	9308      	str	r3, [sp, #32]
 8008dcc:	4639      	mov	r1, r7
 8008dce:	2200      	movs	r2, #0
 8008dd0:	4b8b      	ldr	r3, [pc, #556]	; (8009000 <_dtoa_r+0x600>)
 8008dd2:	4630      	mov	r0, r6
 8008dd4:	f7f7 fc10 	bl	80005f8 <__aeabi_dmul>
 8008dd8:	e9cd 0100 	strd	r0, r1, [sp]
 8008ddc:	9f02      	ldr	r7, [sp, #8]
 8008dde:	3501      	adds	r5, #1
 8008de0:	4628      	mov	r0, r5
 8008de2:	f7f7 fb9f 	bl	8000524 <__aeabi_i2d>
 8008de6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008dea:	f7f7 fc05 	bl	80005f8 <__aeabi_dmul>
 8008dee:	2200      	movs	r2, #0
 8008df0:	4b84      	ldr	r3, [pc, #528]	; (8009004 <_dtoa_r+0x604>)
 8008df2:	f7f7 fa4b 	bl	800028c <__adddf3>
 8008df6:	4605      	mov	r5, r0
 8008df8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008dfc:	2f00      	cmp	r7, #0
 8008dfe:	d15d      	bne.n	8008ebc <_dtoa_r+0x4bc>
 8008e00:	2200      	movs	r2, #0
 8008e02:	4b81      	ldr	r3, [pc, #516]	; (8009008 <_dtoa_r+0x608>)
 8008e04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008e08:	f7f7 fa3e 	bl	8000288 <__aeabi_dsub>
 8008e0c:	462a      	mov	r2, r5
 8008e0e:	4633      	mov	r3, r6
 8008e10:	e9cd 0100 	strd	r0, r1, [sp]
 8008e14:	f7f7 fe80 	bl	8000b18 <__aeabi_dcmpgt>
 8008e18:	2800      	cmp	r0, #0
 8008e1a:	f040 8288 	bne.w	800932e <_dtoa_r+0x92e>
 8008e1e:	462a      	mov	r2, r5
 8008e20:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008e24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008e28:	f7f7 fe58 	bl	8000adc <__aeabi_dcmplt>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	f040 827c 	bne.w	800932a <_dtoa_r+0x92a>
 8008e32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008e36:	e9cd 2300 	strd	r2, r3, [sp]
 8008e3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	f2c0 8150 	blt.w	80090e2 <_dtoa_r+0x6e2>
 8008e42:	f1ba 0f0e 	cmp.w	sl, #14
 8008e46:	f300 814c 	bgt.w	80090e2 <_dtoa_r+0x6e2>
 8008e4a:	4b6a      	ldr	r3, [pc, #424]	; (8008ff4 <_dtoa_r+0x5f4>)
 8008e4c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008e50:	ed93 7b00 	vldr	d7, [r3]
 8008e54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008e5c:	f280 80d8 	bge.w	8009010 <_dtoa_r+0x610>
 8008e60:	f1b9 0f00 	cmp.w	r9, #0
 8008e64:	f300 80d4 	bgt.w	8009010 <_dtoa_r+0x610>
 8008e68:	f040 825e 	bne.w	8009328 <_dtoa_r+0x928>
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	4b66      	ldr	r3, [pc, #408]	; (8009008 <_dtoa_r+0x608>)
 8008e70:	ec51 0b17 	vmov	r0, r1, d7
 8008e74:	f7f7 fbc0 	bl	80005f8 <__aeabi_dmul>
 8008e78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e7c:	f7f7 fe42 	bl	8000b04 <__aeabi_dcmpge>
 8008e80:	464f      	mov	r7, r9
 8008e82:	464e      	mov	r6, r9
 8008e84:	2800      	cmp	r0, #0
 8008e86:	f040 8234 	bne.w	80092f2 <_dtoa_r+0x8f2>
 8008e8a:	2331      	movs	r3, #49	; 0x31
 8008e8c:	f10b 0501 	add.w	r5, fp, #1
 8008e90:	f88b 3000 	strb.w	r3, [fp]
 8008e94:	f10a 0a01 	add.w	sl, sl, #1
 8008e98:	e22f      	b.n	80092fa <_dtoa_r+0x8fa>
 8008e9a:	07f2      	lsls	r2, r6, #31
 8008e9c:	d505      	bpl.n	8008eaa <_dtoa_r+0x4aa>
 8008e9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ea2:	f7f7 fba9 	bl	80005f8 <__aeabi_dmul>
 8008ea6:	3501      	adds	r5, #1
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	1076      	asrs	r6, r6, #1
 8008eac:	3708      	adds	r7, #8
 8008eae:	e772      	b.n	8008d96 <_dtoa_r+0x396>
 8008eb0:	2502      	movs	r5, #2
 8008eb2:	e774      	b.n	8008d9e <_dtoa_r+0x39e>
 8008eb4:	f8cd a020 	str.w	sl, [sp, #32]
 8008eb8:	464f      	mov	r7, r9
 8008eba:	e791      	b.n	8008de0 <_dtoa_r+0x3e0>
 8008ebc:	4b4d      	ldr	r3, [pc, #308]	; (8008ff4 <_dtoa_r+0x5f4>)
 8008ebe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008ec2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d047      	beq.n	8008f5c <_dtoa_r+0x55c>
 8008ecc:	4602      	mov	r2, r0
 8008ece:	460b      	mov	r3, r1
 8008ed0:	2000      	movs	r0, #0
 8008ed2:	494e      	ldr	r1, [pc, #312]	; (800900c <_dtoa_r+0x60c>)
 8008ed4:	f7f7 fcba 	bl	800084c <__aeabi_ddiv>
 8008ed8:	462a      	mov	r2, r5
 8008eda:	4633      	mov	r3, r6
 8008edc:	f7f7 f9d4 	bl	8000288 <__aeabi_dsub>
 8008ee0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008ee4:	465d      	mov	r5, fp
 8008ee6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008eea:	f7f7 fe35 	bl	8000b58 <__aeabi_d2iz>
 8008eee:	4606      	mov	r6, r0
 8008ef0:	f7f7 fb18 	bl	8000524 <__aeabi_i2d>
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	460b      	mov	r3, r1
 8008ef8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008efc:	f7f7 f9c4 	bl	8000288 <__aeabi_dsub>
 8008f00:	3630      	adds	r6, #48	; 0x30
 8008f02:	f805 6b01 	strb.w	r6, [r5], #1
 8008f06:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008f0a:	e9cd 0100 	strd	r0, r1, [sp]
 8008f0e:	f7f7 fde5 	bl	8000adc <__aeabi_dcmplt>
 8008f12:	2800      	cmp	r0, #0
 8008f14:	d163      	bne.n	8008fde <_dtoa_r+0x5de>
 8008f16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f1a:	2000      	movs	r0, #0
 8008f1c:	4937      	ldr	r1, [pc, #220]	; (8008ffc <_dtoa_r+0x5fc>)
 8008f1e:	f7f7 f9b3 	bl	8000288 <__aeabi_dsub>
 8008f22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008f26:	f7f7 fdd9 	bl	8000adc <__aeabi_dcmplt>
 8008f2a:	2800      	cmp	r0, #0
 8008f2c:	f040 80b7 	bne.w	800909e <_dtoa_r+0x69e>
 8008f30:	eba5 030b 	sub.w	r3, r5, fp
 8008f34:	429f      	cmp	r7, r3
 8008f36:	f77f af7c 	ble.w	8008e32 <_dtoa_r+0x432>
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	4b30      	ldr	r3, [pc, #192]	; (8009000 <_dtoa_r+0x600>)
 8008f3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008f42:	f7f7 fb59 	bl	80005f8 <__aeabi_dmul>
 8008f46:	2200      	movs	r2, #0
 8008f48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008f4c:	4b2c      	ldr	r3, [pc, #176]	; (8009000 <_dtoa_r+0x600>)
 8008f4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f52:	f7f7 fb51 	bl	80005f8 <__aeabi_dmul>
 8008f56:	e9cd 0100 	strd	r0, r1, [sp]
 8008f5a:	e7c4      	b.n	8008ee6 <_dtoa_r+0x4e6>
 8008f5c:	462a      	mov	r2, r5
 8008f5e:	4633      	mov	r3, r6
 8008f60:	f7f7 fb4a 	bl	80005f8 <__aeabi_dmul>
 8008f64:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008f68:	eb0b 0507 	add.w	r5, fp, r7
 8008f6c:	465e      	mov	r6, fp
 8008f6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f72:	f7f7 fdf1 	bl	8000b58 <__aeabi_d2iz>
 8008f76:	4607      	mov	r7, r0
 8008f78:	f7f7 fad4 	bl	8000524 <__aeabi_i2d>
 8008f7c:	3730      	adds	r7, #48	; 0x30
 8008f7e:	4602      	mov	r2, r0
 8008f80:	460b      	mov	r3, r1
 8008f82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f86:	f7f7 f97f 	bl	8000288 <__aeabi_dsub>
 8008f8a:	f806 7b01 	strb.w	r7, [r6], #1
 8008f8e:	42ae      	cmp	r6, r5
 8008f90:	e9cd 0100 	strd	r0, r1, [sp]
 8008f94:	f04f 0200 	mov.w	r2, #0
 8008f98:	d126      	bne.n	8008fe8 <_dtoa_r+0x5e8>
 8008f9a:	4b1c      	ldr	r3, [pc, #112]	; (800900c <_dtoa_r+0x60c>)
 8008f9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008fa0:	f7f7 f974 	bl	800028c <__adddf3>
 8008fa4:	4602      	mov	r2, r0
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008fac:	f7f7 fdb4 	bl	8000b18 <__aeabi_dcmpgt>
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	d174      	bne.n	800909e <_dtoa_r+0x69e>
 8008fb4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008fb8:	2000      	movs	r0, #0
 8008fba:	4914      	ldr	r1, [pc, #80]	; (800900c <_dtoa_r+0x60c>)
 8008fbc:	f7f7 f964 	bl	8000288 <__aeabi_dsub>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	460b      	mov	r3, r1
 8008fc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008fc8:	f7f7 fd88 	bl	8000adc <__aeabi_dcmplt>
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	f43f af30 	beq.w	8008e32 <_dtoa_r+0x432>
 8008fd2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008fd6:	2b30      	cmp	r3, #48	; 0x30
 8008fd8:	f105 32ff 	add.w	r2, r5, #4294967295
 8008fdc:	d002      	beq.n	8008fe4 <_dtoa_r+0x5e4>
 8008fde:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008fe2:	e04a      	b.n	800907a <_dtoa_r+0x67a>
 8008fe4:	4615      	mov	r5, r2
 8008fe6:	e7f4      	b.n	8008fd2 <_dtoa_r+0x5d2>
 8008fe8:	4b05      	ldr	r3, [pc, #20]	; (8009000 <_dtoa_r+0x600>)
 8008fea:	f7f7 fb05 	bl	80005f8 <__aeabi_dmul>
 8008fee:	e9cd 0100 	strd	r0, r1, [sp]
 8008ff2:	e7bc      	b.n	8008f6e <_dtoa_r+0x56e>
 8008ff4:	0800c920 	.word	0x0800c920
 8008ff8:	0800c8f8 	.word	0x0800c8f8
 8008ffc:	3ff00000 	.word	0x3ff00000
 8009000:	40240000 	.word	0x40240000
 8009004:	401c0000 	.word	0x401c0000
 8009008:	40140000 	.word	0x40140000
 800900c:	3fe00000 	.word	0x3fe00000
 8009010:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009014:	465d      	mov	r5, fp
 8009016:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800901a:	4630      	mov	r0, r6
 800901c:	4639      	mov	r1, r7
 800901e:	f7f7 fc15 	bl	800084c <__aeabi_ddiv>
 8009022:	f7f7 fd99 	bl	8000b58 <__aeabi_d2iz>
 8009026:	4680      	mov	r8, r0
 8009028:	f7f7 fa7c 	bl	8000524 <__aeabi_i2d>
 800902c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009030:	f7f7 fae2 	bl	80005f8 <__aeabi_dmul>
 8009034:	4602      	mov	r2, r0
 8009036:	460b      	mov	r3, r1
 8009038:	4630      	mov	r0, r6
 800903a:	4639      	mov	r1, r7
 800903c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009040:	f7f7 f922 	bl	8000288 <__aeabi_dsub>
 8009044:	f805 6b01 	strb.w	r6, [r5], #1
 8009048:	eba5 060b 	sub.w	r6, r5, fp
 800904c:	45b1      	cmp	r9, r6
 800904e:	4602      	mov	r2, r0
 8009050:	460b      	mov	r3, r1
 8009052:	d139      	bne.n	80090c8 <_dtoa_r+0x6c8>
 8009054:	f7f7 f91a 	bl	800028c <__adddf3>
 8009058:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800905c:	4606      	mov	r6, r0
 800905e:	460f      	mov	r7, r1
 8009060:	f7f7 fd5a 	bl	8000b18 <__aeabi_dcmpgt>
 8009064:	b9c8      	cbnz	r0, 800909a <_dtoa_r+0x69a>
 8009066:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800906a:	4630      	mov	r0, r6
 800906c:	4639      	mov	r1, r7
 800906e:	f7f7 fd2b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009072:	b110      	cbz	r0, 800907a <_dtoa_r+0x67a>
 8009074:	f018 0f01 	tst.w	r8, #1
 8009078:	d10f      	bne.n	800909a <_dtoa_r+0x69a>
 800907a:	9904      	ldr	r1, [sp, #16]
 800907c:	4620      	mov	r0, r4
 800907e:	f000 fcaa 	bl	80099d6 <_Bfree>
 8009082:	2300      	movs	r3, #0
 8009084:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009086:	702b      	strb	r3, [r5, #0]
 8009088:	f10a 0301 	add.w	r3, sl, #1
 800908c:	6013      	str	r3, [r2, #0]
 800908e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009090:	2b00      	cmp	r3, #0
 8009092:	f000 8241 	beq.w	8009518 <_dtoa_r+0xb18>
 8009096:	601d      	str	r5, [r3, #0]
 8009098:	e23e      	b.n	8009518 <_dtoa_r+0xb18>
 800909a:	f8cd a020 	str.w	sl, [sp, #32]
 800909e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80090a2:	2a39      	cmp	r2, #57	; 0x39
 80090a4:	f105 33ff 	add.w	r3, r5, #4294967295
 80090a8:	d108      	bne.n	80090bc <_dtoa_r+0x6bc>
 80090aa:	459b      	cmp	fp, r3
 80090ac:	d10a      	bne.n	80090c4 <_dtoa_r+0x6c4>
 80090ae:	9b08      	ldr	r3, [sp, #32]
 80090b0:	3301      	adds	r3, #1
 80090b2:	9308      	str	r3, [sp, #32]
 80090b4:	2330      	movs	r3, #48	; 0x30
 80090b6:	f88b 3000 	strb.w	r3, [fp]
 80090ba:	465b      	mov	r3, fp
 80090bc:	781a      	ldrb	r2, [r3, #0]
 80090be:	3201      	adds	r2, #1
 80090c0:	701a      	strb	r2, [r3, #0]
 80090c2:	e78c      	b.n	8008fde <_dtoa_r+0x5de>
 80090c4:	461d      	mov	r5, r3
 80090c6:	e7ea      	b.n	800909e <_dtoa_r+0x69e>
 80090c8:	2200      	movs	r2, #0
 80090ca:	4b9b      	ldr	r3, [pc, #620]	; (8009338 <_dtoa_r+0x938>)
 80090cc:	f7f7 fa94 	bl	80005f8 <__aeabi_dmul>
 80090d0:	2200      	movs	r2, #0
 80090d2:	2300      	movs	r3, #0
 80090d4:	4606      	mov	r6, r0
 80090d6:	460f      	mov	r7, r1
 80090d8:	f7f7 fcf6 	bl	8000ac8 <__aeabi_dcmpeq>
 80090dc:	2800      	cmp	r0, #0
 80090de:	d09a      	beq.n	8009016 <_dtoa_r+0x616>
 80090e0:	e7cb      	b.n	800907a <_dtoa_r+0x67a>
 80090e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090e4:	2a00      	cmp	r2, #0
 80090e6:	f000 808b 	beq.w	8009200 <_dtoa_r+0x800>
 80090ea:	9a06      	ldr	r2, [sp, #24]
 80090ec:	2a01      	cmp	r2, #1
 80090ee:	dc6e      	bgt.n	80091ce <_dtoa_r+0x7ce>
 80090f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80090f2:	2a00      	cmp	r2, #0
 80090f4:	d067      	beq.n	80091c6 <_dtoa_r+0x7c6>
 80090f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80090fa:	9f07      	ldr	r7, [sp, #28]
 80090fc:	9d05      	ldr	r5, [sp, #20]
 80090fe:	9a05      	ldr	r2, [sp, #20]
 8009100:	2101      	movs	r1, #1
 8009102:	441a      	add	r2, r3
 8009104:	4620      	mov	r0, r4
 8009106:	9205      	str	r2, [sp, #20]
 8009108:	4498      	add	r8, r3
 800910a:	f000 fd04 	bl	8009b16 <__i2b>
 800910e:	4606      	mov	r6, r0
 8009110:	2d00      	cmp	r5, #0
 8009112:	dd0c      	ble.n	800912e <_dtoa_r+0x72e>
 8009114:	f1b8 0f00 	cmp.w	r8, #0
 8009118:	dd09      	ble.n	800912e <_dtoa_r+0x72e>
 800911a:	4545      	cmp	r5, r8
 800911c:	9a05      	ldr	r2, [sp, #20]
 800911e:	462b      	mov	r3, r5
 8009120:	bfa8      	it	ge
 8009122:	4643      	movge	r3, r8
 8009124:	1ad2      	subs	r2, r2, r3
 8009126:	9205      	str	r2, [sp, #20]
 8009128:	1aed      	subs	r5, r5, r3
 800912a:	eba8 0803 	sub.w	r8, r8, r3
 800912e:	9b07      	ldr	r3, [sp, #28]
 8009130:	b1eb      	cbz	r3, 800916e <_dtoa_r+0x76e>
 8009132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009134:	2b00      	cmp	r3, #0
 8009136:	d067      	beq.n	8009208 <_dtoa_r+0x808>
 8009138:	b18f      	cbz	r7, 800915e <_dtoa_r+0x75e>
 800913a:	4631      	mov	r1, r6
 800913c:	463a      	mov	r2, r7
 800913e:	4620      	mov	r0, r4
 8009140:	f000 fd88 	bl	8009c54 <__pow5mult>
 8009144:	9a04      	ldr	r2, [sp, #16]
 8009146:	4601      	mov	r1, r0
 8009148:	4606      	mov	r6, r0
 800914a:	4620      	mov	r0, r4
 800914c:	f000 fcec 	bl	8009b28 <__multiply>
 8009150:	9904      	ldr	r1, [sp, #16]
 8009152:	9008      	str	r0, [sp, #32]
 8009154:	4620      	mov	r0, r4
 8009156:	f000 fc3e 	bl	80099d6 <_Bfree>
 800915a:	9b08      	ldr	r3, [sp, #32]
 800915c:	9304      	str	r3, [sp, #16]
 800915e:	9b07      	ldr	r3, [sp, #28]
 8009160:	1bda      	subs	r2, r3, r7
 8009162:	d004      	beq.n	800916e <_dtoa_r+0x76e>
 8009164:	9904      	ldr	r1, [sp, #16]
 8009166:	4620      	mov	r0, r4
 8009168:	f000 fd74 	bl	8009c54 <__pow5mult>
 800916c:	9004      	str	r0, [sp, #16]
 800916e:	2101      	movs	r1, #1
 8009170:	4620      	mov	r0, r4
 8009172:	f000 fcd0 	bl	8009b16 <__i2b>
 8009176:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009178:	4607      	mov	r7, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	f000 81d0 	beq.w	8009520 <_dtoa_r+0xb20>
 8009180:	461a      	mov	r2, r3
 8009182:	4601      	mov	r1, r0
 8009184:	4620      	mov	r0, r4
 8009186:	f000 fd65 	bl	8009c54 <__pow5mult>
 800918a:	9b06      	ldr	r3, [sp, #24]
 800918c:	2b01      	cmp	r3, #1
 800918e:	4607      	mov	r7, r0
 8009190:	dc40      	bgt.n	8009214 <_dtoa_r+0x814>
 8009192:	9b00      	ldr	r3, [sp, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d139      	bne.n	800920c <_dtoa_r+0x80c>
 8009198:	9b01      	ldr	r3, [sp, #4]
 800919a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d136      	bne.n	8009210 <_dtoa_r+0x810>
 80091a2:	9b01      	ldr	r3, [sp, #4]
 80091a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091a8:	0d1b      	lsrs	r3, r3, #20
 80091aa:	051b      	lsls	r3, r3, #20
 80091ac:	b12b      	cbz	r3, 80091ba <_dtoa_r+0x7ba>
 80091ae:	9b05      	ldr	r3, [sp, #20]
 80091b0:	3301      	adds	r3, #1
 80091b2:	9305      	str	r3, [sp, #20]
 80091b4:	f108 0801 	add.w	r8, r8, #1
 80091b8:	2301      	movs	r3, #1
 80091ba:	9307      	str	r3, [sp, #28]
 80091bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d12a      	bne.n	8009218 <_dtoa_r+0x818>
 80091c2:	2001      	movs	r0, #1
 80091c4:	e030      	b.n	8009228 <_dtoa_r+0x828>
 80091c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80091c8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80091cc:	e795      	b.n	80090fa <_dtoa_r+0x6fa>
 80091ce:	9b07      	ldr	r3, [sp, #28]
 80091d0:	f109 37ff 	add.w	r7, r9, #4294967295
 80091d4:	42bb      	cmp	r3, r7
 80091d6:	bfbf      	itttt	lt
 80091d8:	9b07      	ldrlt	r3, [sp, #28]
 80091da:	9707      	strlt	r7, [sp, #28]
 80091dc:	1afa      	sublt	r2, r7, r3
 80091de:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80091e0:	bfbb      	ittet	lt
 80091e2:	189b      	addlt	r3, r3, r2
 80091e4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80091e6:	1bdf      	subge	r7, r3, r7
 80091e8:	2700      	movlt	r7, #0
 80091ea:	f1b9 0f00 	cmp.w	r9, #0
 80091ee:	bfb5      	itete	lt
 80091f0:	9b05      	ldrlt	r3, [sp, #20]
 80091f2:	9d05      	ldrge	r5, [sp, #20]
 80091f4:	eba3 0509 	sublt.w	r5, r3, r9
 80091f8:	464b      	movge	r3, r9
 80091fa:	bfb8      	it	lt
 80091fc:	2300      	movlt	r3, #0
 80091fe:	e77e      	b.n	80090fe <_dtoa_r+0x6fe>
 8009200:	9f07      	ldr	r7, [sp, #28]
 8009202:	9d05      	ldr	r5, [sp, #20]
 8009204:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009206:	e783      	b.n	8009110 <_dtoa_r+0x710>
 8009208:	9a07      	ldr	r2, [sp, #28]
 800920a:	e7ab      	b.n	8009164 <_dtoa_r+0x764>
 800920c:	2300      	movs	r3, #0
 800920e:	e7d4      	b.n	80091ba <_dtoa_r+0x7ba>
 8009210:	9b00      	ldr	r3, [sp, #0]
 8009212:	e7d2      	b.n	80091ba <_dtoa_r+0x7ba>
 8009214:	2300      	movs	r3, #0
 8009216:	9307      	str	r3, [sp, #28]
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800921e:	6918      	ldr	r0, [r3, #16]
 8009220:	f000 fc2b 	bl	8009a7a <__hi0bits>
 8009224:	f1c0 0020 	rsb	r0, r0, #32
 8009228:	4440      	add	r0, r8
 800922a:	f010 001f 	ands.w	r0, r0, #31
 800922e:	d047      	beq.n	80092c0 <_dtoa_r+0x8c0>
 8009230:	f1c0 0320 	rsb	r3, r0, #32
 8009234:	2b04      	cmp	r3, #4
 8009236:	dd3b      	ble.n	80092b0 <_dtoa_r+0x8b0>
 8009238:	9b05      	ldr	r3, [sp, #20]
 800923a:	f1c0 001c 	rsb	r0, r0, #28
 800923e:	4403      	add	r3, r0
 8009240:	9305      	str	r3, [sp, #20]
 8009242:	4405      	add	r5, r0
 8009244:	4480      	add	r8, r0
 8009246:	9b05      	ldr	r3, [sp, #20]
 8009248:	2b00      	cmp	r3, #0
 800924a:	dd05      	ble.n	8009258 <_dtoa_r+0x858>
 800924c:	461a      	mov	r2, r3
 800924e:	9904      	ldr	r1, [sp, #16]
 8009250:	4620      	mov	r0, r4
 8009252:	f000 fd4d 	bl	8009cf0 <__lshift>
 8009256:	9004      	str	r0, [sp, #16]
 8009258:	f1b8 0f00 	cmp.w	r8, #0
 800925c:	dd05      	ble.n	800926a <_dtoa_r+0x86a>
 800925e:	4639      	mov	r1, r7
 8009260:	4642      	mov	r2, r8
 8009262:	4620      	mov	r0, r4
 8009264:	f000 fd44 	bl	8009cf0 <__lshift>
 8009268:	4607      	mov	r7, r0
 800926a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800926c:	b353      	cbz	r3, 80092c4 <_dtoa_r+0x8c4>
 800926e:	4639      	mov	r1, r7
 8009270:	9804      	ldr	r0, [sp, #16]
 8009272:	f000 fd91 	bl	8009d98 <__mcmp>
 8009276:	2800      	cmp	r0, #0
 8009278:	da24      	bge.n	80092c4 <_dtoa_r+0x8c4>
 800927a:	2300      	movs	r3, #0
 800927c:	220a      	movs	r2, #10
 800927e:	9904      	ldr	r1, [sp, #16]
 8009280:	4620      	mov	r0, r4
 8009282:	f000 fbbf 	bl	8009a04 <__multadd>
 8009286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009288:	9004      	str	r0, [sp, #16]
 800928a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800928e:	2b00      	cmp	r3, #0
 8009290:	f000 814d 	beq.w	800952e <_dtoa_r+0xb2e>
 8009294:	2300      	movs	r3, #0
 8009296:	4631      	mov	r1, r6
 8009298:	220a      	movs	r2, #10
 800929a:	4620      	mov	r0, r4
 800929c:	f000 fbb2 	bl	8009a04 <__multadd>
 80092a0:	9b02      	ldr	r3, [sp, #8]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	4606      	mov	r6, r0
 80092a6:	dc4f      	bgt.n	8009348 <_dtoa_r+0x948>
 80092a8:	9b06      	ldr	r3, [sp, #24]
 80092aa:	2b02      	cmp	r3, #2
 80092ac:	dd4c      	ble.n	8009348 <_dtoa_r+0x948>
 80092ae:	e011      	b.n	80092d4 <_dtoa_r+0x8d4>
 80092b0:	d0c9      	beq.n	8009246 <_dtoa_r+0x846>
 80092b2:	9a05      	ldr	r2, [sp, #20]
 80092b4:	331c      	adds	r3, #28
 80092b6:	441a      	add	r2, r3
 80092b8:	9205      	str	r2, [sp, #20]
 80092ba:	441d      	add	r5, r3
 80092bc:	4498      	add	r8, r3
 80092be:	e7c2      	b.n	8009246 <_dtoa_r+0x846>
 80092c0:	4603      	mov	r3, r0
 80092c2:	e7f6      	b.n	80092b2 <_dtoa_r+0x8b2>
 80092c4:	f1b9 0f00 	cmp.w	r9, #0
 80092c8:	dc38      	bgt.n	800933c <_dtoa_r+0x93c>
 80092ca:	9b06      	ldr	r3, [sp, #24]
 80092cc:	2b02      	cmp	r3, #2
 80092ce:	dd35      	ble.n	800933c <_dtoa_r+0x93c>
 80092d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80092d4:	9b02      	ldr	r3, [sp, #8]
 80092d6:	b963      	cbnz	r3, 80092f2 <_dtoa_r+0x8f2>
 80092d8:	4639      	mov	r1, r7
 80092da:	2205      	movs	r2, #5
 80092dc:	4620      	mov	r0, r4
 80092de:	f000 fb91 	bl	8009a04 <__multadd>
 80092e2:	4601      	mov	r1, r0
 80092e4:	4607      	mov	r7, r0
 80092e6:	9804      	ldr	r0, [sp, #16]
 80092e8:	f000 fd56 	bl	8009d98 <__mcmp>
 80092ec:	2800      	cmp	r0, #0
 80092ee:	f73f adcc 	bgt.w	8008e8a <_dtoa_r+0x48a>
 80092f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092f4:	465d      	mov	r5, fp
 80092f6:	ea6f 0a03 	mvn.w	sl, r3
 80092fa:	f04f 0900 	mov.w	r9, #0
 80092fe:	4639      	mov	r1, r7
 8009300:	4620      	mov	r0, r4
 8009302:	f000 fb68 	bl	80099d6 <_Bfree>
 8009306:	2e00      	cmp	r6, #0
 8009308:	f43f aeb7 	beq.w	800907a <_dtoa_r+0x67a>
 800930c:	f1b9 0f00 	cmp.w	r9, #0
 8009310:	d005      	beq.n	800931e <_dtoa_r+0x91e>
 8009312:	45b1      	cmp	r9, r6
 8009314:	d003      	beq.n	800931e <_dtoa_r+0x91e>
 8009316:	4649      	mov	r1, r9
 8009318:	4620      	mov	r0, r4
 800931a:	f000 fb5c 	bl	80099d6 <_Bfree>
 800931e:	4631      	mov	r1, r6
 8009320:	4620      	mov	r0, r4
 8009322:	f000 fb58 	bl	80099d6 <_Bfree>
 8009326:	e6a8      	b.n	800907a <_dtoa_r+0x67a>
 8009328:	2700      	movs	r7, #0
 800932a:	463e      	mov	r6, r7
 800932c:	e7e1      	b.n	80092f2 <_dtoa_r+0x8f2>
 800932e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009332:	463e      	mov	r6, r7
 8009334:	e5a9      	b.n	8008e8a <_dtoa_r+0x48a>
 8009336:	bf00      	nop
 8009338:	40240000 	.word	0x40240000
 800933c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800933e:	f8cd 9008 	str.w	r9, [sp, #8]
 8009342:	2b00      	cmp	r3, #0
 8009344:	f000 80fa 	beq.w	800953c <_dtoa_r+0xb3c>
 8009348:	2d00      	cmp	r5, #0
 800934a:	dd05      	ble.n	8009358 <_dtoa_r+0x958>
 800934c:	4631      	mov	r1, r6
 800934e:	462a      	mov	r2, r5
 8009350:	4620      	mov	r0, r4
 8009352:	f000 fccd 	bl	8009cf0 <__lshift>
 8009356:	4606      	mov	r6, r0
 8009358:	9b07      	ldr	r3, [sp, #28]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d04c      	beq.n	80093f8 <_dtoa_r+0x9f8>
 800935e:	6871      	ldr	r1, [r6, #4]
 8009360:	4620      	mov	r0, r4
 8009362:	f000 fb04 	bl	800996e <_Balloc>
 8009366:	6932      	ldr	r2, [r6, #16]
 8009368:	3202      	adds	r2, #2
 800936a:	4605      	mov	r5, r0
 800936c:	0092      	lsls	r2, r2, #2
 800936e:	f106 010c 	add.w	r1, r6, #12
 8009372:	300c      	adds	r0, #12
 8009374:	f000 faf0 	bl	8009958 <memcpy>
 8009378:	2201      	movs	r2, #1
 800937a:	4629      	mov	r1, r5
 800937c:	4620      	mov	r0, r4
 800937e:	f000 fcb7 	bl	8009cf0 <__lshift>
 8009382:	9b00      	ldr	r3, [sp, #0]
 8009384:	f8cd b014 	str.w	fp, [sp, #20]
 8009388:	f003 0301 	and.w	r3, r3, #1
 800938c:	46b1      	mov	r9, r6
 800938e:	9307      	str	r3, [sp, #28]
 8009390:	4606      	mov	r6, r0
 8009392:	4639      	mov	r1, r7
 8009394:	9804      	ldr	r0, [sp, #16]
 8009396:	f7ff faa7 	bl	80088e8 <quorem>
 800939a:	4649      	mov	r1, r9
 800939c:	4605      	mov	r5, r0
 800939e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80093a2:	9804      	ldr	r0, [sp, #16]
 80093a4:	f000 fcf8 	bl	8009d98 <__mcmp>
 80093a8:	4632      	mov	r2, r6
 80093aa:	9000      	str	r0, [sp, #0]
 80093ac:	4639      	mov	r1, r7
 80093ae:	4620      	mov	r0, r4
 80093b0:	f000 fd0c 	bl	8009dcc <__mdiff>
 80093b4:	68c3      	ldr	r3, [r0, #12]
 80093b6:	4602      	mov	r2, r0
 80093b8:	bb03      	cbnz	r3, 80093fc <_dtoa_r+0x9fc>
 80093ba:	4601      	mov	r1, r0
 80093bc:	9008      	str	r0, [sp, #32]
 80093be:	9804      	ldr	r0, [sp, #16]
 80093c0:	f000 fcea 	bl	8009d98 <__mcmp>
 80093c4:	9a08      	ldr	r2, [sp, #32]
 80093c6:	4603      	mov	r3, r0
 80093c8:	4611      	mov	r1, r2
 80093ca:	4620      	mov	r0, r4
 80093cc:	9308      	str	r3, [sp, #32]
 80093ce:	f000 fb02 	bl	80099d6 <_Bfree>
 80093d2:	9b08      	ldr	r3, [sp, #32]
 80093d4:	b9a3      	cbnz	r3, 8009400 <_dtoa_r+0xa00>
 80093d6:	9a06      	ldr	r2, [sp, #24]
 80093d8:	b992      	cbnz	r2, 8009400 <_dtoa_r+0xa00>
 80093da:	9a07      	ldr	r2, [sp, #28]
 80093dc:	b982      	cbnz	r2, 8009400 <_dtoa_r+0xa00>
 80093de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80093e2:	d029      	beq.n	8009438 <_dtoa_r+0xa38>
 80093e4:	9b00      	ldr	r3, [sp, #0]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	dd01      	ble.n	80093ee <_dtoa_r+0x9ee>
 80093ea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80093ee:	9b05      	ldr	r3, [sp, #20]
 80093f0:	1c5d      	adds	r5, r3, #1
 80093f2:	f883 8000 	strb.w	r8, [r3]
 80093f6:	e782      	b.n	80092fe <_dtoa_r+0x8fe>
 80093f8:	4630      	mov	r0, r6
 80093fa:	e7c2      	b.n	8009382 <_dtoa_r+0x982>
 80093fc:	2301      	movs	r3, #1
 80093fe:	e7e3      	b.n	80093c8 <_dtoa_r+0x9c8>
 8009400:	9a00      	ldr	r2, [sp, #0]
 8009402:	2a00      	cmp	r2, #0
 8009404:	db04      	blt.n	8009410 <_dtoa_r+0xa10>
 8009406:	d125      	bne.n	8009454 <_dtoa_r+0xa54>
 8009408:	9a06      	ldr	r2, [sp, #24]
 800940a:	bb1a      	cbnz	r2, 8009454 <_dtoa_r+0xa54>
 800940c:	9a07      	ldr	r2, [sp, #28]
 800940e:	bb0a      	cbnz	r2, 8009454 <_dtoa_r+0xa54>
 8009410:	2b00      	cmp	r3, #0
 8009412:	ddec      	ble.n	80093ee <_dtoa_r+0x9ee>
 8009414:	2201      	movs	r2, #1
 8009416:	9904      	ldr	r1, [sp, #16]
 8009418:	4620      	mov	r0, r4
 800941a:	f000 fc69 	bl	8009cf0 <__lshift>
 800941e:	4639      	mov	r1, r7
 8009420:	9004      	str	r0, [sp, #16]
 8009422:	f000 fcb9 	bl	8009d98 <__mcmp>
 8009426:	2800      	cmp	r0, #0
 8009428:	dc03      	bgt.n	8009432 <_dtoa_r+0xa32>
 800942a:	d1e0      	bne.n	80093ee <_dtoa_r+0x9ee>
 800942c:	f018 0f01 	tst.w	r8, #1
 8009430:	d0dd      	beq.n	80093ee <_dtoa_r+0x9ee>
 8009432:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009436:	d1d8      	bne.n	80093ea <_dtoa_r+0x9ea>
 8009438:	9b05      	ldr	r3, [sp, #20]
 800943a:	9a05      	ldr	r2, [sp, #20]
 800943c:	1c5d      	adds	r5, r3, #1
 800943e:	2339      	movs	r3, #57	; 0x39
 8009440:	7013      	strb	r3, [r2, #0]
 8009442:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009446:	2b39      	cmp	r3, #57	; 0x39
 8009448:	f105 32ff 	add.w	r2, r5, #4294967295
 800944c:	d04f      	beq.n	80094ee <_dtoa_r+0xaee>
 800944e:	3301      	adds	r3, #1
 8009450:	7013      	strb	r3, [r2, #0]
 8009452:	e754      	b.n	80092fe <_dtoa_r+0x8fe>
 8009454:	9a05      	ldr	r2, [sp, #20]
 8009456:	2b00      	cmp	r3, #0
 8009458:	f102 0501 	add.w	r5, r2, #1
 800945c:	dd06      	ble.n	800946c <_dtoa_r+0xa6c>
 800945e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009462:	d0e9      	beq.n	8009438 <_dtoa_r+0xa38>
 8009464:	f108 0801 	add.w	r8, r8, #1
 8009468:	9b05      	ldr	r3, [sp, #20]
 800946a:	e7c2      	b.n	80093f2 <_dtoa_r+0x9f2>
 800946c:	9a02      	ldr	r2, [sp, #8]
 800946e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8009472:	eba5 030b 	sub.w	r3, r5, fp
 8009476:	4293      	cmp	r3, r2
 8009478:	d021      	beq.n	80094be <_dtoa_r+0xabe>
 800947a:	2300      	movs	r3, #0
 800947c:	220a      	movs	r2, #10
 800947e:	9904      	ldr	r1, [sp, #16]
 8009480:	4620      	mov	r0, r4
 8009482:	f000 fabf 	bl	8009a04 <__multadd>
 8009486:	45b1      	cmp	r9, r6
 8009488:	9004      	str	r0, [sp, #16]
 800948a:	f04f 0300 	mov.w	r3, #0
 800948e:	f04f 020a 	mov.w	r2, #10
 8009492:	4649      	mov	r1, r9
 8009494:	4620      	mov	r0, r4
 8009496:	d105      	bne.n	80094a4 <_dtoa_r+0xaa4>
 8009498:	f000 fab4 	bl	8009a04 <__multadd>
 800949c:	4681      	mov	r9, r0
 800949e:	4606      	mov	r6, r0
 80094a0:	9505      	str	r5, [sp, #20]
 80094a2:	e776      	b.n	8009392 <_dtoa_r+0x992>
 80094a4:	f000 faae 	bl	8009a04 <__multadd>
 80094a8:	4631      	mov	r1, r6
 80094aa:	4681      	mov	r9, r0
 80094ac:	2300      	movs	r3, #0
 80094ae:	220a      	movs	r2, #10
 80094b0:	4620      	mov	r0, r4
 80094b2:	f000 faa7 	bl	8009a04 <__multadd>
 80094b6:	4606      	mov	r6, r0
 80094b8:	e7f2      	b.n	80094a0 <_dtoa_r+0xaa0>
 80094ba:	f04f 0900 	mov.w	r9, #0
 80094be:	2201      	movs	r2, #1
 80094c0:	9904      	ldr	r1, [sp, #16]
 80094c2:	4620      	mov	r0, r4
 80094c4:	f000 fc14 	bl	8009cf0 <__lshift>
 80094c8:	4639      	mov	r1, r7
 80094ca:	9004      	str	r0, [sp, #16]
 80094cc:	f000 fc64 	bl	8009d98 <__mcmp>
 80094d0:	2800      	cmp	r0, #0
 80094d2:	dcb6      	bgt.n	8009442 <_dtoa_r+0xa42>
 80094d4:	d102      	bne.n	80094dc <_dtoa_r+0xadc>
 80094d6:	f018 0f01 	tst.w	r8, #1
 80094da:	d1b2      	bne.n	8009442 <_dtoa_r+0xa42>
 80094dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80094e0:	2b30      	cmp	r3, #48	; 0x30
 80094e2:	f105 32ff 	add.w	r2, r5, #4294967295
 80094e6:	f47f af0a 	bne.w	80092fe <_dtoa_r+0x8fe>
 80094ea:	4615      	mov	r5, r2
 80094ec:	e7f6      	b.n	80094dc <_dtoa_r+0xadc>
 80094ee:	4593      	cmp	fp, r2
 80094f0:	d105      	bne.n	80094fe <_dtoa_r+0xafe>
 80094f2:	2331      	movs	r3, #49	; 0x31
 80094f4:	f10a 0a01 	add.w	sl, sl, #1
 80094f8:	f88b 3000 	strb.w	r3, [fp]
 80094fc:	e6ff      	b.n	80092fe <_dtoa_r+0x8fe>
 80094fe:	4615      	mov	r5, r2
 8009500:	e79f      	b.n	8009442 <_dtoa_r+0xa42>
 8009502:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009568 <_dtoa_r+0xb68>
 8009506:	e007      	b.n	8009518 <_dtoa_r+0xb18>
 8009508:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800950a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800956c <_dtoa_r+0xb6c>
 800950e:	b11b      	cbz	r3, 8009518 <_dtoa_r+0xb18>
 8009510:	f10b 0308 	add.w	r3, fp, #8
 8009514:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009516:	6013      	str	r3, [r2, #0]
 8009518:	4658      	mov	r0, fp
 800951a:	b017      	add	sp, #92	; 0x5c
 800951c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009520:	9b06      	ldr	r3, [sp, #24]
 8009522:	2b01      	cmp	r3, #1
 8009524:	f77f ae35 	ble.w	8009192 <_dtoa_r+0x792>
 8009528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800952a:	9307      	str	r3, [sp, #28]
 800952c:	e649      	b.n	80091c2 <_dtoa_r+0x7c2>
 800952e:	9b02      	ldr	r3, [sp, #8]
 8009530:	2b00      	cmp	r3, #0
 8009532:	dc03      	bgt.n	800953c <_dtoa_r+0xb3c>
 8009534:	9b06      	ldr	r3, [sp, #24]
 8009536:	2b02      	cmp	r3, #2
 8009538:	f73f aecc 	bgt.w	80092d4 <_dtoa_r+0x8d4>
 800953c:	465d      	mov	r5, fp
 800953e:	4639      	mov	r1, r7
 8009540:	9804      	ldr	r0, [sp, #16]
 8009542:	f7ff f9d1 	bl	80088e8 <quorem>
 8009546:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800954a:	f805 8b01 	strb.w	r8, [r5], #1
 800954e:	9a02      	ldr	r2, [sp, #8]
 8009550:	eba5 030b 	sub.w	r3, r5, fp
 8009554:	429a      	cmp	r2, r3
 8009556:	ddb0      	ble.n	80094ba <_dtoa_r+0xaba>
 8009558:	2300      	movs	r3, #0
 800955a:	220a      	movs	r2, #10
 800955c:	9904      	ldr	r1, [sp, #16]
 800955e:	4620      	mov	r0, r4
 8009560:	f000 fa50 	bl	8009a04 <__multadd>
 8009564:	9004      	str	r0, [sp, #16]
 8009566:	e7ea      	b.n	800953e <_dtoa_r+0xb3e>
 8009568:	0800c864 	.word	0x0800c864
 800956c:	0800c888 	.word	0x0800c888

08009570 <__sflush_r>:
 8009570:	898a      	ldrh	r2, [r1, #12]
 8009572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009576:	4605      	mov	r5, r0
 8009578:	0710      	lsls	r0, r2, #28
 800957a:	460c      	mov	r4, r1
 800957c:	d458      	bmi.n	8009630 <__sflush_r+0xc0>
 800957e:	684b      	ldr	r3, [r1, #4]
 8009580:	2b00      	cmp	r3, #0
 8009582:	dc05      	bgt.n	8009590 <__sflush_r+0x20>
 8009584:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009586:	2b00      	cmp	r3, #0
 8009588:	dc02      	bgt.n	8009590 <__sflush_r+0x20>
 800958a:	2000      	movs	r0, #0
 800958c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009590:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009592:	2e00      	cmp	r6, #0
 8009594:	d0f9      	beq.n	800958a <__sflush_r+0x1a>
 8009596:	2300      	movs	r3, #0
 8009598:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800959c:	682f      	ldr	r7, [r5, #0]
 800959e:	6a21      	ldr	r1, [r4, #32]
 80095a0:	602b      	str	r3, [r5, #0]
 80095a2:	d032      	beq.n	800960a <__sflush_r+0x9a>
 80095a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80095a6:	89a3      	ldrh	r3, [r4, #12]
 80095a8:	075a      	lsls	r2, r3, #29
 80095aa:	d505      	bpl.n	80095b8 <__sflush_r+0x48>
 80095ac:	6863      	ldr	r3, [r4, #4]
 80095ae:	1ac0      	subs	r0, r0, r3
 80095b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80095b2:	b10b      	cbz	r3, 80095b8 <__sflush_r+0x48>
 80095b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80095b6:	1ac0      	subs	r0, r0, r3
 80095b8:	2300      	movs	r3, #0
 80095ba:	4602      	mov	r2, r0
 80095bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095be:	6a21      	ldr	r1, [r4, #32]
 80095c0:	4628      	mov	r0, r5
 80095c2:	47b0      	blx	r6
 80095c4:	1c43      	adds	r3, r0, #1
 80095c6:	89a3      	ldrh	r3, [r4, #12]
 80095c8:	d106      	bne.n	80095d8 <__sflush_r+0x68>
 80095ca:	6829      	ldr	r1, [r5, #0]
 80095cc:	291d      	cmp	r1, #29
 80095ce:	d848      	bhi.n	8009662 <__sflush_r+0xf2>
 80095d0:	4a29      	ldr	r2, [pc, #164]	; (8009678 <__sflush_r+0x108>)
 80095d2:	40ca      	lsrs	r2, r1
 80095d4:	07d6      	lsls	r6, r2, #31
 80095d6:	d544      	bpl.n	8009662 <__sflush_r+0xf2>
 80095d8:	2200      	movs	r2, #0
 80095da:	6062      	str	r2, [r4, #4]
 80095dc:	04d9      	lsls	r1, r3, #19
 80095de:	6922      	ldr	r2, [r4, #16]
 80095e0:	6022      	str	r2, [r4, #0]
 80095e2:	d504      	bpl.n	80095ee <__sflush_r+0x7e>
 80095e4:	1c42      	adds	r2, r0, #1
 80095e6:	d101      	bne.n	80095ec <__sflush_r+0x7c>
 80095e8:	682b      	ldr	r3, [r5, #0]
 80095ea:	b903      	cbnz	r3, 80095ee <__sflush_r+0x7e>
 80095ec:	6560      	str	r0, [r4, #84]	; 0x54
 80095ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095f0:	602f      	str	r7, [r5, #0]
 80095f2:	2900      	cmp	r1, #0
 80095f4:	d0c9      	beq.n	800958a <__sflush_r+0x1a>
 80095f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095fa:	4299      	cmp	r1, r3
 80095fc:	d002      	beq.n	8009604 <__sflush_r+0x94>
 80095fe:	4628      	mov	r0, r5
 8009600:	f000 fc9e 	bl	8009f40 <_free_r>
 8009604:	2000      	movs	r0, #0
 8009606:	6360      	str	r0, [r4, #52]	; 0x34
 8009608:	e7c0      	b.n	800958c <__sflush_r+0x1c>
 800960a:	2301      	movs	r3, #1
 800960c:	4628      	mov	r0, r5
 800960e:	47b0      	blx	r6
 8009610:	1c41      	adds	r1, r0, #1
 8009612:	d1c8      	bne.n	80095a6 <__sflush_r+0x36>
 8009614:	682b      	ldr	r3, [r5, #0]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d0c5      	beq.n	80095a6 <__sflush_r+0x36>
 800961a:	2b1d      	cmp	r3, #29
 800961c:	d001      	beq.n	8009622 <__sflush_r+0xb2>
 800961e:	2b16      	cmp	r3, #22
 8009620:	d101      	bne.n	8009626 <__sflush_r+0xb6>
 8009622:	602f      	str	r7, [r5, #0]
 8009624:	e7b1      	b.n	800958a <__sflush_r+0x1a>
 8009626:	89a3      	ldrh	r3, [r4, #12]
 8009628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800962c:	81a3      	strh	r3, [r4, #12]
 800962e:	e7ad      	b.n	800958c <__sflush_r+0x1c>
 8009630:	690f      	ldr	r7, [r1, #16]
 8009632:	2f00      	cmp	r7, #0
 8009634:	d0a9      	beq.n	800958a <__sflush_r+0x1a>
 8009636:	0793      	lsls	r3, r2, #30
 8009638:	680e      	ldr	r6, [r1, #0]
 800963a:	bf08      	it	eq
 800963c:	694b      	ldreq	r3, [r1, #20]
 800963e:	600f      	str	r7, [r1, #0]
 8009640:	bf18      	it	ne
 8009642:	2300      	movne	r3, #0
 8009644:	eba6 0807 	sub.w	r8, r6, r7
 8009648:	608b      	str	r3, [r1, #8]
 800964a:	f1b8 0f00 	cmp.w	r8, #0
 800964e:	dd9c      	ble.n	800958a <__sflush_r+0x1a>
 8009650:	4643      	mov	r3, r8
 8009652:	463a      	mov	r2, r7
 8009654:	6a21      	ldr	r1, [r4, #32]
 8009656:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009658:	4628      	mov	r0, r5
 800965a:	47b0      	blx	r6
 800965c:	2800      	cmp	r0, #0
 800965e:	dc06      	bgt.n	800966e <__sflush_r+0xfe>
 8009660:	89a3      	ldrh	r3, [r4, #12]
 8009662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009666:	81a3      	strh	r3, [r4, #12]
 8009668:	f04f 30ff 	mov.w	r0, #4294967295
 800966c:	e78e      	b.n	800958c <__sflush_r+0x1c>
 800966e:	4407      	add	r7, r0
 8009670:	eba8 0800 	sub.w	r8, r8, r0
 8009674:	e7e9      	b.n	800964a <__sflush_r+0xda>
 8009676:	bf00      	nop
 8009678:	20400001 	.word	0x20400001

0800967c <_fflush_r>:
 800967c:	b538      	push	{r3, r4, r5, lr}
 800967e:	690b      	ldr	r3, [r1, #16]
 8009680:	4605      	mov	r5, r0
 8009682:	460c      	mov	r4, r1
 8009684:	b1db      	cbz	r3, 80096be <_fflush_r+0x42>
 8009686:	b118      	cbz	r0, 8009690 <_fflush_r+0x14>
 8009688:	6983      	ldr	r3, [r0, #24]
 800968a:	b90b      	cbnz	r3, 8009690 <_fflush_r+0x14>
 800968c:	f000 f860 	bl	8009750 <__sinit>
 8009690:	4b0c      	ldr	r3, [pc, #48]	; (80096c4 <_fflush_r+0x48>)
 8009692:	429c      	cmp	r4, r3
 8009694:	d109      	bne.n	80096aa <_fflush_r+0x2e>
 8009696:	686c      	ldr	r4, [r5, #4]
 8009698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800969c:	b17b      	cbz	r3, 80096be <_fflush_r+0x42>
 800969e:	4621      	mov	r1, r4
 80096a0:	4628      	mov	r0, r5
 80096a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096a6:	f7ff bf63 	b.w	8009570 <__sflush_r>
 80096aa:	4b07      	ldr	r3, [pc, #28]	; (80096c8 <_fflush_r+0x4c>)
 80096ac:	429c      	cmp	r4, r3
 80096ae:	d101      	bne.n	80096b4 <_fflush_r+0x38>
 80096b0:	68ac      	ldr	r4, [r5, #8]
 80096b2:	e7f1      	b.n	8009698 <_fflush_r+0x1c>
 80096b4:	4b05      	ldr	r3, [pc, #20]	; (80096cc <_fflush_r+0x50>)
 80096b6:	429c      	cmp	r4, r3
 80096b8:	bf08      	it	eq
 80096ba:	68ec      	ldreq	r4, [r5, #12]
 80096bc:	e7ec      	b.n	8009698 <_fflush_r+0x1c>
 80096be:	2000      	movs	r0, #0
 80096c0:	bd38      	pop	{r3, r4, r5, pc}
 80096c2:	bf00      	nop
 80096c4:	0800c8b8 	.word	0x0800c8b8
 80096c8:	0800c8d8 	.word	0x0800c8d8
 80096cc:	0800c898 	.word	0x0800c898

080096d0 <std>:
 80096d0:	2300      	movs	r3, #0
 80096d2:	b510      	push	{r4, lr}
 80096d4:	4604      	mov	r4, r0
 80096d6:	e9c0 3300 	strd	r3, r3, [r0]
 80096da:	6083      	str	r3, [r0, #8]
 80096dc:	8181      	strh	r1, [r0, #12]
 80096de:	6643      	str	r3, [r0, #100]	; 0x64
 80096e0:	81c2      	strh	r2, [r0, #14]
 80096e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096e6:	6183      	str	r3, [r0, #24]
 80096e8:	4619      	mov	r1, r3
 80096ea:	2208      	movs	r2, #8
 80096ec:	305c      	adds	r0, #92	; 0x5c
 80096ee:	f7fe fb27 	bl	8007d40 <memset>
 80096f2:	4b05      	ldr	r3, [pc, #20]	; (8009708 <std+0x38>)
 80096f4:	6263      	str	r3, [r4, #36]	; 0x24
 80096f6:	4b05      	ldr	r3, [pc, #20]	; (800970c <std+0x3c>)
 80096f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80096fa:	4b05      	ldr	r3, [pc, #20]	; (8009710 <std+0x40>)
 80096fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80096fe:	4b05      	ldr	r3, [pc, #20]	; (8009714 <std+0x44>)
 8009700:	6224      	str	r4, [r4, #32]
 8009702:	6323      	str	r3, [r4, #48]	; 0x30
 8009704:	bd10      	pop	{r4, pc}
 8009706:	bf00      	nop
 8009708:	0800a5d5 	.word	0x0800a5d5
 800970c:	0800a5f7 	.word	0x0800a5f7
 8009710:	0800a62f 	.word	0x0800a62f
 8009714:	0800a653 	.word	0x0800a653

08009718 <_cleanup_r>:
 8009718:	4901      	ldr	r1, [pc, #4]	; (8009720 <_cleanup_r+0x8>)
 800971a:	f000 b885 	b.w	8009828 <_fwalk_reent>
 800971e:	bf00      	nop
 8009720:	0800967d 	.word	0x0800967d

08009724 <__sfmoreglue>:
 8009724:	b570      	push	{r4, r5, r6, lr}
 8009726:	1e4a      	subs	r2, r1, #1
 8009728:	2568      	movs	r5, #104	; 0x68
 800972a:	4355      	muls	r5, r2
 800972c:	460e      	mov	r6, r1
 800972e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009732:	f000 fc53 	bl	8009fdc <_malloc_r>
 8009736:	4604      	mov	r4, r0
 8009738:	b140      	cbz	r0, 800974c <__sfmoreglue+0x28>
 800973a:	2100      	movs	r1, #0
 800973c:	e9c0 1600 	strd	r1, r6, [r0]
 8009740:	300c      	adds	r0, #12
 8009742:	60a0      	str	r0, [r4, #8]
 8009744:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009748:	f7fe fafa 	bl	8007d40 <memset>
 800974c:	4620      	mov	r0, r4
 800974e:	bd70      	pop	{r4, r5, r6, pc}

08009750 <__sinit>:
 8009750:	6983      	ldr	r3, [r0, #24]
 8009752:	b510      	push	{r4, lr}
 8009754:	4604      	mov	r4, r0
 8009756:	bb33      	cbnz	r3, 80097a6 <__sinit+0x56>
 8009758:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800975c:	6503      	str	r3, [r0, #80]	; 0x50
 800975e:	4b12      	ldr	r3, [pc, #72]	; (80097a8 <__sinit+0x58>)
 8009760:	4a12      	ldr	r2, [pc, #72]	; (80097ac <__sinit+0x5c>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	6282      	str	r2, [r0, #40]	; 0x28
 8009766:	4298      	cmp	r0, r3
 8009768:	bf04      	itt	eq
 800976a:	2301      	moveq	r3, #1
 800976c:	6183      	streq	r3, [r0, #24]
 800976e:	f000 f81f 	bl	80097b0 <__sfp>
 8009772:	6060      	str	r0, [r4, #4]
 8009774:	4620      	mov	r0, r4
 8009776:	f000 f81b 	bl	80097b0 <__sfp>
 800977a:	60a0      	str	r0, [r4, #8]
 800977c:	4620      	mov	r0, r4
 800977e:	f000 f817 	bl	80097b0 <__sfp>
 8009782:	2200      	movs	r2, #0
 8009784:	60e0      	str	r0, [r4, #12]
 8009786:	2104      	movs	r1, #4
 8009788:	6860      	ldr	r0, [r4, #4]
 800978a:	f7ff ffa1 	bl	80096d0 <std>
 800978e:	2201      	movs	r2, #1
 8009790:	2109      	movs	r1, #9
 8009792:	68a0      	ldr	r0, [r4, #8]
 8009794:	f7ff ff9c 	bl	80096d0 <std>
 8009798:	2202      	movs	r2, #2
 800979a:	2112      	movs	r1, #18
 800979c:	68e0      	ldr	r0, [r4, #12]
 800979e:	f7ff ff97 	bl	80096d0 <std>
 80097a2:	2301      	movs	r3, #1
 80097a4:	61a3      	str	r3, [r4, #24]
 80097a6:	bd10      	pop	{r4, pc}
 80097a8:	0800c850 	.word	0x0800c850
 80097ac:	08009719 	.word	0x08009719

080097b0 <__sfp>:
 80097b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097b2:	4b1b      	ldr	r3, [pc, #108]	; (8009820 <__sfp+0x70>)
 80097b4:	681e      	ldr	r6, [r3, #0]
 80097b6:	69b3      	ldr	r3, [r6, #24]
 80097b8:	4607      	mov	r7, r0
 80097ba:	b913      	cbnz	r3, 80097c2 <__sfp+0x12>
 80097bc:	4630      	mov	r0, r6
 80097be:	f7ff ffc7 	bl	8009750 <__sinit>
 80097c2:	3648      	adds	r6, #72	; 0x48
 80097c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80097c8:	3b01      	subs	r3, #1
 80097ca:	d503      	bpl.n	80097d4 <__sfp+0x24>
 80097cc:	6833      	ldr	r3, [r6, #0]
 80097ce:	b133      	cbz	r3, 80097de <__sfp+0x2e>
 80097d0:	6836      	ldr	r6, [r6, #0]
 80097d2:	e7f7      	b.n	80097c4 <__sfp+0x14>
 80097d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80097d8:	b16d      	cbz	r5, 80097f6 <__sfp+0x46>
 80097da:	3468      	adds	r4, #104	; 0x68
 80097dc:	e7f4      	b.n	80097c8 <__sfp+0x18>
 80097de:	2104      	movs	r1, #4
 80097e0:	4638      	mov	r0, r7
 80097e2:	f7ff ff9f 	bl	8009724 <__sfmoreglue>
 80097e6:	6030      	str	r0, [r6, #0]
 80097e8:	2800      	cmp	r0, #0
 80097ea:	d1f1      	bne.n	80097d0 <__sfp+0x20>
 80097ec:	230c      	movs	r3, #12
 80097ee:	603b      	str	r3, [r7, #0]
 80097f0:	4604      	mov	r4, r0
 80097f2:	4620      	mov	r0, r4
 80097f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097f6:	4b0b      	ldr	r3, [pc, #44]	; (8009824 <__sfp+0x74>)
 80097f8:	6665      	str	r5, [r4, #100]	; 0x64
 80097fa:	e9c4 5500 	strd	r5, r5, [r4]
 80097fe:	60a5      	str	r5, [r4, #8]
 8009800:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009804:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009808:	2208      	movs	r2, #8
 800980a:	4629      	mov	r1, r5
 800980c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009810:	f7fe fa96 	bl	8007d40 <memset>
 8009814:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009818:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800981c:	e7e9      	b.n	80097f2 <__sfp+0x42>
 800981e:	bf00      	nop
 8009820:	0800c850 	.word	0x0800c850
 8009824:	ffff0001 	.word	0xffff0001

08009828 <_fwalk_reent>:
 8009828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800982c:	4680      	mov	r8, r0
 800982e:	4689      	mov	r9, r1
 8009830:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009834:	2600      	movs	r6, #0
 8009836:	b914      	cbnz	r4, 800983e <_fwalk_reent+0x16>
 8009838:	4630      	mov	r0, r6
 800983a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800983e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009842:	3f01      	subs	r7, #1
 8009844:	d501      	bpl.n	800984a <_fwalk_reent+0x22>
 8009846:	6824      	ldr	r4, [r4, #0]
 8009848:	e7f5      	b.n	8009836 <_fwalk_reent+0xe>
 800984a:	89ab      	ldrh	r3, [r5, #12]
 800984c:	2b01      	cmp	r3, #1
 800984e:	d907      	bls.n	8009860 <_fwalk_reent+0x38>
 8009850:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009854:	3301      	adds	r3, #1
 8009856:	d003      	beq.n	8009860 <_fwalk_reent+0x38>
 8009858:	4629      	mov	r1, r5
 800985a:	4640      	mov	r0, r8
 800985c:	47c8      	blx	r9
 800985e:	4306      	orrs	r6, r0
 8009860:	3568      	adds	r5, #104	; 0x68
 8009862:	e7ee      	b.n	8009842 <_fwalk_reent+0x1a>

08009864 <_localeconv_r>:
 8009864:	4b04      	ldr	r3, [pc, #16]	; (8009878 <_localeconv_r+0x14>)
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	6a18      	ldr	r0, [r3, #32]
 800986a:	4b04      	ldr	r3, [pc, #16]	; (800987c <_localeconv_r+0x18>)
 800986c:	2800      	cmp	r0, #0
 800986e:	bf08      	it	eq
 8009870:	4618      	moveq	r0, r3
 8009872:	30f0      	adds	r0, #240	; 0xf0
 8009874:	4770      	bx	lr
 8009876:	bf00      	nop
 8009878:	20000028 	.word	0x20000028
 800987c:	2000008c 	.word	0x2000008c

08009880 <__swhatbuf_r>:
 8009880:	b570      	push	{r4, r5, r6, lr}
 8009882:	460e      	mov	r6, r1
 8009884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009888:	2900      	cmp	r1, #0
 800988a:	b096      	sub	sp, #88	; 0x58
 800988c:	4614      	mov	r4, r2
 800988e:	461d      	mov	r5, r3
 8009890:	da07      	bge.n	80098a2 <__swhatbuf_r+0x22>
 8009892:	2300      	movs	r3, #0
 8009894:	602b      	str	r3, [r5, #0]
 8009896:	89b3      	ldrh	r3, [r6, #12]
 8009898:	061a      	lsls	r2, r3, #24
 800989a:	d410      	bmi.n	80098be <__swhatbuf_r+0x3e>
 800989c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098a0:	e00e      	b.n	80098c0 <__swhatbuf_r+0x40>
 80098a2:	466a      	mov	r2, sp
 80098a4:	f000 fefc 	bl	800a6a0 <_fstat_r>
 80098a8:	2800      	cmp	r0, #0
 80098aa:	dbf2      	blt.n	8009892 <__swhatbuf_r+0x12>
 80098ac:	9a01      	ldr	r2, [sp, #4]
 80098ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80098b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80098b6:	425a      	negs	r2, r3
 80098b8:	415a      	adcs	r2, r3
 80098ba:	602a      	str	r2, [r5, #0]
 80098bc:	e7ee      	b.n	800989c <__swhatbuf_r+0x1c>
 80098be:	2340      	movs	r3, #64	; 0x40
 80098c0:	2000      	movs	r0, #0
 80098c2:	6023      	str	r3, [r4, #0]
 80098c4:	b016      	add	sp, #88	; 0x58
 80098c6:	bd70      	pop	{r4, r5, r6, pc}

080098c8 <__smakebuf_r>:
 80098c8:	898b      	ldrh	r3, [r1, #12]
 80098ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80098cc:	079d      	lsls	r5, r3, #30
 80098ce:	4606      	mov	r6, r0
 80098d0:	460c      	mov	r4, r1
 80098d2:	d507      	bpl.n	80098e4 <__smakebuf_r+0x1c>
 80098d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80098d8:	6023      	str	r3, [r4, #0]
 80098da:	6123      	str	r3, [r4, #16]
 80098dc:	2301      	movs	r3, #1
 80098de:	6163      	str	r3, [r4, #20]
 80098e0:	b002      	add	sp, #8
 80098e2:	bd70      	pop	{r4, r5, r6, pc}
 80098e4:	ab01      	add	r3, sp, #4
 80098e6:	466a      	mov	r2, sp
 80098e8:	f7ff ffca 	bl	8009880 <__swhatbuf_r>
 80098ec:	9900      	ldr	r1, [sp, #0]
 80098ee:	4605      	mov	r5, r0
 80098f0:	4630      	mov	r0, r6
 80098f2:	f000 fb73 	bl	8009fdc <_malloc_r>
 80098f6:	b948      	cbnz	r0, 800990c <__smakebuf_r+0x44>
 80098f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098fc:	059a      	lsls	r2, r3, #22
 80098fe:	d4ef      	bmi.n	80098e0 <__smakebuf_r+0x18>
 8009900:	f023 0303 	bic.w	r3, r3, #3
 8009904:	f043 0302 	orr.w	r3, r3, #2
 8009908:	81a3      	strh	r3, [r4, #12]
 800990a:	e7e3      	b.n	80098d4 <__smakebuf_r+0xc>
 800990c:	4b0d      	ldr	r3, [pc, #52]	; (8009944 <__smakebuf_r+0x7c>)
 800990e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009910:	89a3      	ldrh	r3, [r4, #12]
 8009912:	6020      	str	r0, [r4, #0]
 8009914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009918:	81a3      	strh	r3, [r4, #12]
 800991a:	9b00      	ldr	r3, [sp, #0]
 800991c:	6163      	str	r3, [r4, #20]
 800991e:	9b01      	ldr	r3, [sp, #4]
 8009920:	6120      	str	r0, [r4, #16]
 8009922:	b15b      	cbz	r3, 800993c <__smakebuf_r+0x74>
 8009924:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009928:	4630      	mov	r0, r6
 800992a:	f000 fecb 	bl	800a6c4 <_isatty_r>
 800992e:	b128      	cbz	r0, 800993c <__smakebuf_r+0x74>
 8009930:	89a3      	ldrh	r3, [r4, #12]
 8009932:	f023 0303 	bic.w	r3, r3, #3
 8009936:	f043 0301 	orr.w	r3, r3, #1
 800993a:	81a3      	strh	r3, [r4, #12]
 800993c:	89a3      	ldrh	r3, [r4, #12]
 800993e:	431d      	orrs	r5, r3
 8009940:	81a5      	strh	r5, [r4, #12]
 8009942:	e7cd      	b.n	80098e0 <__smakebuf_r+0x18>
 8009944:	08009719 	.word	0x08009719

08009948 <malloc>:
 8009948:	4b02      	ldr	r3, [pc, #8]	; (8009954 <malloc+0xc>)
 800994a:	4601      	mov	r1, r0
 800994c:	6818      	ldr	r0, [r3, #0]
 800994e:	f000 bb45 	b.w	8009fdc <_malloc_r>
 8009952:	bf00      	nop
 8009954:	20000028 	.word	0x20000028

08009958 <memcpy>:
 8009958:	b510      	push	{r4, lr}
 800995a:	1e43      	subs	r3, r0, #1
 800995c:	440a      	add	r2, r1
 800995e:	4291      	cmp	r1, r2
 8009960:	d100      	bne.n	8009964 <memcpy+0xc>
 8009962:	bd10      	pop	{r4, pc}
 8009964:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009968:	f803 4f01 	strb.w	r4, [r3, #1]!
 800996c:	e7f7      	b.n	800995e <memcpy+0x6>

0800996e <_Balloc>:
 800996e:	b570      	push	{r4, r5, r6, lr}
 8009970:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009972:	4604      	mov	r4, r0
 8009974:	460e      	mov	r6, r1
 8009976:	b93d      	cbnz	r5, 8009988 <_Balloc+0x1a>
 8009978:	2010      	movs	r0, #16
 800997a:	f7ff ffe5 	bl	8009948 <malloc>
 800997e:	6260      	str	r0, [r4, #36]	; 0x24
 8009980:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009984:	6005      	str	r5, [r0, #0]
 8009986:	60c5      	str	r5, [r0, #12]
 8009988:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800998a:	68eb      	ldr	r3, [r5, #12]
 800998c:	b183      	cbz	r3, 80099b0 <_Balloc+0x42>
 800998e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009996:	b9b8      	cbnz	r0, 80099c8 <_Balloc+0x5a>
 8009998:	2101      	movs	r1, #1
 800999a:	fa01 f506 	lsl.w	r5, r1, r6
 800999e:	1d6a      	adds	r2, r5, #5
 80099a0:	0092      	lsls	r2, r2, #2
 80099a2:	4620      	mov	r0, r4
 80099a4:	f000 fabe 	bl	8009f24 <_calloc_r>
 80099a8:	b160      	cbz	r0, 80099c4 <_Balloc+0x56>
 80099aa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80099ae:	e00e      	b.n	80099ce <_Balloc+0x60>
 80099b0:	2221      	movs	r2, #33	; 0x21
 80099b2:	2104      	movs	r1, #4
 80099b4:	4620      	mov	r0, r4
 80099b6:	f000 fab5 	bl	8009f24 <_calloc_r>
 80099ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099bc:	60e8      	str	r0, [r5, #12]
 80099be:	68db      	ldr	r3, [r3, #12]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d1e4      	bne.n	800998e <_Balloc+0x20>
 80099c4:	2000      	movs	r0, #0
 80099c6:	bd70      	pop	{r4, r5, r6, pc}
 80099c8:	6802      	ldr	r2, [r0, #0]
 80099ca:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80099ce:	2300      	movs	r3, #0
 80099d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80099d4:	e7f7      	b.n	80099c6 <_Balloc+0x58>

080099d6 <_Bfree>:
 80099d6:	b570      	push	{r4, r5, r6, lr}
 80099d8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80099da:	4606      	mov	r6, r0
 80099dc:	460d      	mov	r5, r1
 80099de:	b93c      	cbnz	r4, 80099f0 <_Bfree+0x1a>
 80099e0:	2010      	movs	r0, #16
 80099e2:	f7ff ffb1 	bl	8009948 <malloc>
 80099e6:	6270      	str	r0, [r6, #36]	; 0x24
 80099e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80099ec:	6004      	str	r4, [r0, #0]
 80099ee:	60c4      	str	r4, [r0, #12]
 80099f0:	b13d      	cbz	r5, 8009a02 <_Bfree+0x2c>
 80099f2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80099f4:	686a      	ldr	r2, [r5, #4]
 80099f6:	68db      	ldr	r3, [r3, #12]
 80099f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80099fc:	6029      	str	r1, [r5, #0]
 80099fe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009a02:	bd70      	pop	{r4, r5, r6, pc}

08009a04 <__multadd>:
 8009a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a08:	690d      	ldr	r5, [r1, #16]
 8009a0a:	461f      	mov	r7, r3
 8009a0c:	4606      	mov	r6, r0
 8009a0e:	460c      	mov	r4, r1
 8009a10:	f101 0c14 	add.w	ip, r1, #20
 8009a14:	2300      	movs	r3, #0
 8009a16:	f8dc 0000 	ldr.w	r0, [ip]
 8009a1a:	b281      	uxth	r1, r0
 8009a1c:	fb02 7101 	mla	r1, r2, r1, r7
 8009a20:	0c0f      	lsrs	r7, r1, #16
 8009a22:	0c00      	lsrs	r0, r0, #16
 8009a24:	fb02 7000 	mla	r0, r2, r0, r7
 8009a28:	b289      	uxth	r1, r1
 8009a2a:	3301      	adds	r3, #1
 8009a2c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009a30:	429d      	cmp	r5, r3
 8009a32:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009a36:	f84c 1b04 	str.w	r1, [ip], #4
 8009a3a:	dcec      	bgt.n	8009a16 <__multadd+0x12>
 8009a3c:	b1d7      	cbz	r7, 8009a74 <__multadd+0x70>
 8009a3e:	68a3      	ldr	r3, [r4, #8]
 8009a40:	42ab      	cmp	r3, r5
 8009a42:	dc12      	bgt.n	8009a6a <__multadd+0x66>
 8009a44:	6861      	ldr	r1, [r4, #4]
 8009a46:	4630      	mov	r0, r6
 8009a48:	3101      	adds	r1, #1
 8009a4a:	f7ff ff90 	bl	800996e <_Balloc>
 8009a4e:	6922      	ldr	r2, [r4, #16]
 8009a50:	3202      	adds	r2, #2
 8009a52:	f104 010c 	add.w	r1, r4, #12
 8009a56:	4680      	mov	r8, r0
 8009a58:	0092      	lsls	r2, r2, #2
 8009a5a:	300c      	adds	r0, #12
 8009a5c:	f7ff ff7c 	bl	8009958 <memcpy>
 8009a60:	4621      	mov	r1, r4
 8009a62:	4630      	mov	r0, r6
 8009a64:	f7ff ffb7 	bl	80099d6 <_Bfree>
 8009a68:	4644      	mov	r4, r8
 8009a6a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a6e:	3501      	adds	r5, #1
 8009a70:	615f      	str	r7, [r3, #20]
 8009a72:	6125      	str	r5, [r4, #16]
 8009a74:	4620      	mov	r0, r4
 8009a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009a7a <__hi0bits>:
 8009a7a:	0c02      	lsrs	r2, r0, #16
 8009a7c:	0412      	lsls	r2, r2, #16
 8009a7e:	4603      	mov	r3, r0
 8009a80:	b9b2      	cbnz	r2, 8009ab0 <__hi0bits+0x36>
 8009a82:	0403      	lsls	r3, r0, #16
 8009a84:	2010      	movs	r0, #16
 8009a86:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009a8a:	bf04      	itt	eq
 8009a8c:	021b      	lsleq	r3, r3, #8
 8009a8e:	3008      	addeq	r0, #8
 8009a90:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009a94:	bf04      	itt	eq
 8009a96:	011b      	lsleq	r3, r3, #4
 8009a98:	3004      	addeq	r0, #4
 8009a9a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009a9e:	bf04      	itt	eq
 8009aa0:	009b      	lsleq	r3, r3, #2
 8009aa2:	3002      	addeq	r0, #2
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	db06      	blt.n	8009ab6 <__hi0bits+0x3c>
 8009aa8:	005b      	lsls	r3, r3, #1
 8009aaa:	d503      	bpl.n	8009ab4 <__hi0bits+0x3a>
 8009aac:	3001      	adds	r0, #1
 8009aae:	4770      	bx	lr
 8009ab0:	2000      	movs	r0, #0
 8009ab2:	e7e8      	b.n	8009a86 <__hi0bits+0xc>
 8009ab4:	2020      	movs	r0, #32
 8009ab6:	4770      	bx	lr

08009ab8 <__lo0bits>:
 8009ab8:	6803      	ldr	r3, [r0, #0]
 8009aba:	f013 0207 	ands.w	r2, r3, #7
 8009abe:	4601      	mov	r1, r0
 8009ac0:	d00b      	beq.n	8009ada <__lo0bits+0x22>
 8009ac2:	07da      	lsls	r2, r3, #31
 8009ac4:	d423      	bmi.n	8009b0e <__lo0bits+0x56>
 8009ac6:	0798      	lsls	r0, r3, #30
 8009ac8:	bf49      	itett	mi
 8009aca:	085b      	lsrmi	r3, r3, #1
 8009acc:	089b      	lsrpl	r3, r3, #2
 8009ace:	2001      	movmi	r0, #1
 8009ad0:	600b      	strmi	r3, [r1, #0]
 8009ad2:	bf5c      	itt	pl
 8009ad4:	600b      	strpl	r3, [r1, #0]
 8009ad6:	2002      	movpl	r0, #2
 8009ad8:	4770      	bx	lr
 8009ada:	b298      	uxth	r0, r3
 8009adc:	b9a8      	cbnz	r0, 8009b0a <__lo0bits+0x52>
 8009ade:	0c1b      	lsrs	r3, r3, #16
 8009ae0:	2010      	movs	r0, #16
 8009ae2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009ae6:	bf04      	itt	eq
 8009ae8:	0a1b      	lsreq	r3, r3, #8
 8009aea:	3008      	addeq	r0, #8
 8009aec:	071a      	lsls	r2, r3, #28
 8009aee:	bf04      	itt	eq
 8009af0:	091b      	lsreq	r3, r3, #4
 8009af2:	3004      	addeq	r0, #4
 8009af4:	079a      	lsls	r2, r3, #30
 8009af6:	bf04      	itt	eq
 8009af8:	089b      	lsreq	r3, r3, #2
 8009afa:	3002      	addeq	r0, #2
 8009afc:	07da      	lsls	r2, r3, #31
 8009afe:	d402      	bmi.n	8009b06 <__lo0bits+0x4e>
 8009b00:	085b      	lsrs	r3, r3, #1
 8009b02:	d006      	beq.n	8009b12 <__lo0bits+0x5a>
 8009b04:	3001      	adds	r0, #1
 8009b06:	600b      	str	r3, [r1, #0]
 8009b08:	4770      	bx	lr
 8009b0a:	4610      	mov	r0, r2
 8009b0c:	e7e9      	b.n	8009ae2 <__lo0bits+0x2a>
 8009b0e:	2000      	movs	r0, #0
 8009b10:	4770      	bx	lr
 8009b12:	2020      	movs	r0, #32
 8009b14:	4770      	bx	lr

08009b16 <__i2b>:
 8009b16:	b510      	push	{r4, lr}
 8009b18:	460c      	mov	r4, r1
 8009b1a:	2101      	movs	r1, #1
 8009b1c:	f7ff ff27 	bl	800996e <_Balloc>
 8009b20:	2201      	movs	r2, #1
 8009b22:	6144      	str	r4, [r0, #20]
 8009b24:	6102      	str	r2, [r0, #16]
 8009b26:	bd10      	pop	{r4, pc}

08009b28 <__multiply>:
 8009b28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b2c:	4614      	mov	r4, r2
 8009b2e:	690a      	ldr	r2, [r1, #16]
 8009b30:	6923      	ldr	r3, [r4, #16]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	bfb8      	it	lt
 8009b36:	460b      	movlt	r3, r1
 8009b38:	4688      	mov	r8, r1
 8009b3a:	bfbc      	itt	lt
 8009b3c:	46a0      	movlt	r8, r4
 8009b3e:	461c      	movlt	r4, r3
 8009b40:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009b44:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009b48:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b4c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009b50:	eb07 0609 	add.w	r6, r7, r9
 8009b54:	42b3      	cmp	r3, r6
 8009b56:	bfb8      	it	lt
 8009b58:	3101      	addlt	r1, #1
 8009b5a:	f7ff ff08 	bl	800996e <_Balloc>
 8009b5e:	f100 0514 	add.w	r5, r0, #20
 8009b62:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009b66:	462b      	mov	r3, r5
 8009b68:	2200      	movs	r2, #0
 8009b6a:	4573      	cmp	r3, lr
 8009b6c:	d316      	bcc.n	8009b9c <__multiply+0x74>
 8009b6e:	f104 0214 	add.w	r2, r4, #20
 8009b72:	f108 0114 	add.w	r1, r8, #20
 8009b76:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009b7a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009b7e:	9300      	str	r3, [sp, #0]
 8009b80:	9b00      	ldr	r3, [sp, #0]
 8009b82:	9201      	str	r2, [sp, #4]
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d80c      	bhi.n	8009ba2 <__multiply+0x7a>
 8009b88:	2e00      	cmp	r6, #0
 8009b8a:	dd03      	ble.n	8009b94 <__multiply+0x6c>
 8009b8c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d05d      	beq.n	8009c50 <__multiply+0x128>
 8009b94:	6106      	str	r6, [r0, #16]
 8009b96:	b003      	add	sp, #12
 8009b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b9c:	f843 2b04 	str.w	r2, [r3], #4
 8009ba0:	e7e3      	b.n	8009b6a <__multiply+0x42>
 8009ba2:	f8b2 b000 	ldrh.w	fp, [r2]
 8009ba6:	f1bb 0f00 	cmp.w	fp, #0
 8009baa:	d023      	beq.n	8009bf4 <__multiply+0xcc>
 8009bac:	4689      	mov	r9, r1
 8009bae:	46ac      	mov	ip, r5
 8009bb0:	f04f 0800 	mov.w	r8, #0
 8009bb4:	f859 4b04 	ldr.w	r4, [r9], #4
 8009bb8:	f8dc a000 	ldr.w	sl, [ip]
 8009bbc:	b2a3      	uxth	r3, r4
 8009bbe:	fa1f fa8a 	uxth.w	sl, sl
 8009bc2:	fb0b a303 	mla	r3, fp, r3, sl
 8009bc6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009bca:	f8dc 4000 	ldr.w	r4, [ip]
 8009bce:	4443      	add	r3, r8
 8009bd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009bd4:	fb0b 840a 	mla	r4, fp, sl, r8
 8009bd8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009bdc:	46e2      	mov	sl, ip
 8009bde:	b29b      	uxth	r3, r3
 8009be0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009be4:	454f      	cmp	r7, r9
 8009be6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009bea:	f84a 3b04 	str.w	r3, [sl], #4
 8009bee:	d82b      	bhi.n	8009c48 <__multiply+0x120>
 8009bf0:	f8cc 8004 	str.w	r8, [ip, #4]
 8009bf4:	9b01      	ldr	r3, [sp, #4]
 8009bf6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009bfa:	3204      	adds	r2, #4
 8009bfc:	f1ba 0f00 	cmp.w	sl, #0
 8009c00:	d020      	beq.n	8009c44 <__multiply+0x11c>
 8009c02:	682b      	ldr	r3, [r5, #0]
 8009c04:	4689      	mov	r9, r1
 8009c06:	46a8      	mov	r8, r5
 8009c08:	f04f 0b00 	mov.w	fp, #0
 8009c0c:	f8b9 c000 	ldrh.w	ip, [r9]
 8009c10:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009c14:	fb0a 440c 	mla	r4, sl, ip, r4
 8009c18:	445c      	add	r4, fp
 8009c1a:	46c4      	mov	ip, r8
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009c22:	f84c 3b04 	str.w	r3, [ip], #4
 8009c26:	f859 3b04 	ldr.w	r3, [r9], #4
 8009c2a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009c2e:	0c1b      	lsrs	r3, r3, #16
 8009c30:	fb0a b303 	mla	r3, sl, r3, fp
 8009c34:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009c38:	454f      	cmp	r7, r9
 8009c3a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009c3e:	d805      	bhi.n	8009c4c <__multiply+0x124>
 8009c40:	f8c8 3004 	str.w	r3, [r8, #4]
 8009c44:	3504      	adds	r5, #4
 8009c46:	e79b      	b.n	8009b80 <__multiply+0x58>
 8009c48:	46d4      	mov	ip, sl
 8009c4a:	e7b3      	b.n	8009bb4 <__multiply+0x8c>
 8009c4c:	46e0      	mov	r8, ip
 8009c4e:	e7dd      	b.n	8009c0c <__multiply+0xe4>
 8009c50:	3e01      	subs	r6, #1
 8009c52:	e799      	b.n	8009b88 <__multiply+0x60>

08009c54 <__pow5mult>:
 8009c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c58:	4615      	mov	r5, r2
 8009c5a:	f012 0203 	ands.w	r2, r2, #3
 8009c5e:	4606      	mov	r6, r0
 8009c60:	460f      	mov	r7, r1
 8009c62:	d007      	beq.n	8009c74 <__pow5mult+0x20>
 8009c64:	3a01      	subs	r2, #1
 8009c66:	4c21      	ldr	r4, [pc, #132]	; (8009cec <__pow5mult+0x98>)
 8009c68:	2300      	movs	r3, #0
 8009c6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009c6e:	f7ff fec9 	bl	8009a04 <__multadd>
 8009c72:	4607      	mov	r7, r0
 8009c74:	10ad      	asrs	r5, r5, #2
 8009c76:	d035      	beq.n	8009ce4 <__pow5mult+0x90>
 8009c78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009c7a:	b93c      	cbnz	r4, 8009c8c <__pow5mult+0x38>
 8009c7c:	2010      	movs	r0, #16
 8009c7e:	f7ff fe63 	bl	8009948 <malloc>
 8009c82:	6270      	str	r0, [r6, #36]	; 0x24
 8009c84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009c88:	6004      	str	r4, [r0, #0]
 8009c8a:	60c4      	str	r4, [r0, #12]
 8009c8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009c90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009c94:	b94c      	cbnz	r4, 8009caa <__pow5mult+0x56>
 8009c96:	f240 2171 	movw	r1, #625	; 0x271
 8009c9a:	4630      	mov	r0, r6
 8009c9c:	f7ff ff3b 	bl	8009b16 <__i2b>
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ca6:	4604      	mov	r4, r0
 8009ca8:	6003      	str	r3, [r0, #0]
 8009caa:	f04f 0800 	mov.w	r8, #0
 8009cae:	07eb      	lsls	r3, r5, #31
 8009cb0:	d50a      	bpl.n	8009cc8 <__pow5mult+0x74>
 8009cb2:	4639      	mov	r1, r7
 8009cb4:	4622      	mov	r2, r4
 8009cb6:	4630      	mov	r0, r6
 8009cb8:	f7ff ff36 	bl	8009b28 <__multiply>
 8009cbc:	4639      	mov	r1, r7
 8009cbe:	4681      	mov	r9, r0
 8009cc0:	4630      	mov	r0, r6
 8009cc2:	f7ff fe88 	bl	80099d6 <_Bfree>
 8009cc6:	464f      	mov	r7, r9
 8009cc8:	106d      	asrs	r5, r5, #1
 8009cca:	d00b      	beq.n	8009ce4 <__pow5mult+0x90>
 8009ccc:	6820      	ldr	r0, [r4, #0]
 8009cce:	b938      	cbnz	r0, 8009ce0 <__pow5mult+0x8c>
 8009cd0:	4622      	mov	r2, r4
 8009cd2:	4621      	mov	r1, r4
 8009cd4:	4630      	mov	r0, r6
 8009cd6:	f7ff ff27 	bl	8009b28 <__multiply>
 8009cda:	6020      	str	r0, [r4, #0]
 8009cdc:	f8c0 8000 	str.w	r8, [r0]
 8009ce0:	4604      	mov	r4, r0
 8009ce2:	e7e4      	b.n	8009cae <__pow5mult+0x5a>
 8009ce4:	4638      	mov	r0, r7
 8009ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cea:	bf00      	nop
 8009cec:	0800c9e8 	.word	0x0800c9e8

08009cf0 <__lshift>:
 8009cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cf4:	460c      	mov	r4, r1
 8009cf6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009cfa:	6923      	ldr	r3, [r4, #16]
 8009cfc:	6849      	ldr	r1, [r1, #4]
 8009cfe:	eb0a 0903 	add.w	r9, sl, r3
 8009d02:	68a3      	ldr	r3, [r4, #8]
 8009d04:	4607      	mov	r7, r0
 8009d06:	4616      	mov	r6, r2
 8009d08:	f109 0501 	add.w	r5, r9, #1
 8009d0c:	42ab      	cmp	r3, r5
 8009d0e:	db32      	blt.n	8009d76 <__lshift+0x86>
 8009d10:	4638      	mov	r0, r7
 8009d12:	f7ff fe2c 	bl	800996e <_Balloc>
 8009d16:	2300      	movs	r3, #0
 8009d18:	4680      	mov	r8, r0
 8009d1a:	f100 0114 	add.w	r1, r0, #20
 8009d1e:	461a      	mov	r2, r3
 8009d20:	4553      	cmp	r3, sl
 8009d22:	db2b      	blt.n	8009d7c <__lshift+0x8c>
 8009d24:	6920      	ldr	r0, [r4, #16]
 8009d26:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d2a:	f104 0314 	add.w	r3, r4, #20
 8009d2e:	f016 021f 	ands.w	r2, r6, #31
 8009d32:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009d36:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009d3a:	d025      	beq.n	8009d88 <__lshift+0x98>
 8009d3c:	f1c2 0e20 	rsb	lr, r2, #32
 8009d40:	2000      	movs	r0, #0
 8009d42:	681e      	ldr	r6, [r3, #0]
 8009d44:	468a      	mov	sl, r1
 8009d46:	4096      	lsls	r6, r2
 8009d48:	4330      	orrs	r0, r6
 8009d4a:	f84a 0b04 	str.w	r0, [sl], #4
 8009d4e:	f853 0b04 	ldr.w	r0, [r3], #4
 8009d52:	459c      	cmp	ip, r3
 8009d54:	fa20 f00e 	lsr.w	r0, r0, lr
 8009d58:	d814      	bhi.n	8009d84 <__lshift+0x94>
 8009d5a:	6048      	str	r0, [r1, #4]
 8009d5c:	b108      	cbz	r0, 8009d62 <__lshift+0x72>
 8009d5e:	f109 0502 	add.w	r5, r9, #2
 8009d62:	3d01      	subs	r5, #1
 8009d64:	4638      	mov	r0, r7
 8009d66:	f8c8 5010 	str.w	r5, [r8, #16]
 8009d6a:	4621      	mov	r1, r4
 8009d6c:	f7ff fe33 	bl	80099d6 <_Bfree>
 8009d70:	4640      	mov	r0, r8
 8009d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d76:	3101      	adds	r1, #1
 8009d78:	005b      	lsls	r3, r3, #1
 8009d7a:	e7c7      	b.n	8009d0c <__lshift+0x1c>
 8009d7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009d80:	3301      	adds	r3, #1
 8009d82:	e7cd      	b.n	8009d20 <__lshift+0x30>
 8009d84:	4651      	mov	r1, sl
 8009d86:	e7dc      	b.n	8009d42 <__lshift+0x52>
 8009d88:	3904      	subs	r1, #4
 8009d8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d8e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009d92:	459c      	cmp	ip, r3
 8009d94:	d8f9      	bhi.n	8009d8a <__lshift+0x9a>
 8009d96:	e7e4      	b.n	8009d62 <__lshift+0x72>

08009d98 <__mcmp>:
 8009d98:	6903      	ldr	r3, [r0, #16]
 8009d9a:	690a      	ldr	r2, [r1, #16]
 8009d9c:	1a9b      	subs	r3, r3, r2
 8009d9e:	b530      	push	{r4, r5, lr}
 8009da0:	d10c      	bne.n	8009dbc <__mcmp+0x24>
 8009da2:	0092      	lsls	r2, r2, #2
 8009da4:	3014      	adds	r0, #20
 8009da6:	3114      	adds	r1, #20
 8009da8:	1884      	adds	r4, r0, r2
 8009daa:	4411      	add	r1, r2
 8009dac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009db0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009db4:	4295      	cmp	r5, r2
 8009db6:	d003      	beq.n	8009dc0 <__mcmp+0x28>
 8009db8:	d305      	bcc.n	8009dc6 <__mcmp+0x2e>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	bd30      	pop	{r4, r5, pc}
 8009dc0:	42a0      	cmp	r0, r4
 8009dc2:	d3f3      	bcc.n	8009dac <__mcmp+0x14>
 8009dc4:	e7fa      	b.n	8009dbc <__mcmp+0x24>
 8009dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8009dca:	e7f7      	b.n	8009dbc <__mcmp+0x24>

08009dcc <__mdiff>:
 8009dcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dd0:	460d      	mov	r5, r1
 8009dd2:	4607      	mov	r7, r0
 8009dd4:	4611      	mov	r1, r2
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	4614      	mov	r4, r2
 8009dda:	f7ff ffdd 	bl	8009d98 <__mcmp>
 8009dde:	1e06      	subs	r6, r0, #0
 8009de0:	d108      	bne.n	8009df4 <__mdiff+0x28>
 8009de2:	4631      	mov	r1, r6
 8009de4:	4638      	mov	r0, r7
 8009de6:	f7ff fdc2 	bl	800996e <_Balloc>
 8009dea:	2301      	movs	r3, #1
 8009dec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009df4:	bfa4      	itt	ge
 8009df6:	4623      	movge	r3, r4
 8009df8:	462c      	movge	r4, r5
 8009dfa:	4638      	mov	r0, r7
 8009dfc:	6861      	ldr	r1, [r4, #4]
 8009dfe:	bfa6      	itte	ge
 8009e00:	461d      	movge	r5, r3
 8009e02:	2600      	movge	r6, #0
 8009e04:	2601      	movlt	r6, #1
 8009e06:	f7ff fdb2 	bl	800996e <_Balloc>
 8009e0a:	692b      	ldr	r3, [r5, #16]
 8009e0c:	60c6      	str	r6, [r0, #12]
 8009e0e:	6926      	ldr	r6, [r4, #16]
 8009e10:	f105 0914 	add.w	r9, r5, #20
 8009e14:	f104 0214 	add.w	r2, r4, #20
 8009e18:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009e1c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009e20:	f100 0514 	add.w	r5, r0, #20
 8009e24:	f04f 0e00 	mov.w	lr, #0
 8009e28:	f852 ab04 	ldr.w	sl, [r2], #4
 8009e2c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009e30:	fa1e f18a 	uxtah	r1, lr, sl
 8009e34:	b2a3      	uxth	r3, r4
 8009e36:	1ac9      	subs	r1, r1, r3
 8009e38:	0c23      	lsrs	r3, r4, #16
 8009e3a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009e3e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009e42:	b289      	uxth	r1, r1
 8009e44:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009e48:	45c8      	cmp	r8, r9
 8009e4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009e4e:	4694      	mov	ip, r2
 8009e50:	f845 3b04 	str.w	r3, [r5], #4
 8009e54:	d8e8      	bhi.n	8009e28 <__mdiff+0x5c>
 8009e56:	45bc      	cmp	ip, r7
 8009e58:	d304      	bcc.n	8009e64 <__mdiff+0x98>
 8009e5a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009e5e:	b183      	cbz	r3, 8009e82 <__mdiff+0xb6>
 8009e60:	6106      	str	r6, [r0, #16]
 8009e62:	e7c5      	b.n	8009df0 <__mdiff+0x24>
 8009e64:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009e68:	fa1e f381 	uxtah	r3, lr, r1
 8009e6c:	141a      	asrs	r2, r3, #16
 8009e6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009e72:	b29b      	uxth	r3, r3
 8009e74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e78:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009e7c:	f845 3b04 	str.w	r3, [r5], #4
 8009e80:	e7e9      	b.n	8009e56 <__mdiff+0x8a>
 8009e82:	3e01      	subs	r6, #1
 8009e84:	e7e9      	b.n	8009e5a <__mdiff+0x8e>

08009e86 <__d2b>:
 8009e86:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e8a:	460e      	mov	r6, r1
 8009e8c:	2101      	movs	r1, #1
 8009e8e:	ec59 8b10 	vmov	r8, r9, d0
 8009e92:	4615      	mov	r5, r2
 8009e94:	f7ff fd6b 	bl	800996e <_Balloc>
 8009e98:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009e9c:	4607      	mov	r7, r0
 8009e9e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ea2:	bb34      	cbnz	r4, 8009ef2 <__d2b+0x6c>
 8009ea4:	9301      	str	r3, [sp, #4]
 8009ea6:	f1b8 0300 	subs.w	r3, r8, #0
 8009eaa:	d027      	beq.n	8009efc <__d2b+0x76>
 8009eac:	a802      	add	r0, sp, #8
 8009eae:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009eb2:	f7ff fe01 	bl	8009ab8 <__lo0bits>
 8009eb6:	9900      	ldr	r1, [sp, #0]
 8009eb8:	b1f0      	cbz	r0, 8009ef8 <__d2b+0x72>
 8009eba:	9a01      	ldr	r2, [sp, #4]
 8009ebc:	f1c0 0320 	rsb	r3, r0, #32
 8009ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ec4:	430b      	orrs	r3, r1
 8009ec6:	40c2      	lsrs	r2, r0
 8009ec8:	617b      	str	r3, [r7, #20]
 8009eca:	9201      	str	r2, [sp, #4]
 8009ecc:	9b01      	ldr	r3, [sp, #4]
 8009ece:	61bb      	str	r3, [r7, #24]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	bf14      	ite	ne
 8009ed4:	2102      	movne	r1, #2
 8009ed6:	2101      	moveq	r1, #1
 8009ed8:	6139      	str	r1, [r7, #16]
 8009eda:	b1c4      	cbz	r4, 8009f0e <__d2b+0x88>
 8009edc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009ee0:	4404      	add	r4, r0
 8009ee2:	6034      	str	r4, [r6, #0]
 8009ee4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ee8:	6028      	str	r0, [r5, #0]
 8009eea:	4638      	mov	r0, r7
 8009eec:	b003      	add	sp, #12
 8009eee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ef2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ef6:	e7d5      	b.n	8009ea4 <__d2b+0x1e>
 8009ef8:	6179      	str	r1, [r7, #20]
 8009efa:	e7e7      	b.n	8009ecc <__d2b+0x46>
 8009efc:	a801      	add	r0, sp, #4
 8009efe:	f7ff fddb 	bl	8009ab8 <__lo0bits>
 8009f02:	9b01      	ldr	r3, [sp, #4]
 8009f04:	617b      	str	r3, [r7, #20]
 8009f06:	2101      	movs	r1, #1
 8009f08:	6139      	str	r1, [r7, #16]
 8009f0a:	3020      	adds	r0, #32
 8009f0c:	e7e5      	b.n	8009eda <__d2b+0x54>
 8009f0e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009f12:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f16:	6030      	str	r0, [r6, #0]
 8009f18:	6918      	ldr	r0, [r3, #16]
 8009f1a:	f7ff fdae 	bl	8009a7a <__hi0bits>
 8009f1e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009f22:	e7e1      	b.n	8009ee8 <__d2b+0x62>

08009f24 <_calloc_r>:
 8009f24:	b538      	push	{r3, r4, r5, lr}
 8009f26:	fb02 f401 	mul.w	r4, r2, r1
 8009f2a:	4621      	mov	r1, r4
 8009f2c:	f000 f856 	bl	8009fdc <_malloc_r>
 8009f30:	4605      	mov	r5, r0
 8009f32:	b118      	cbz	r0, 8009f3c <_calloc_r+0x18>
 8009f34:	4622      	mov	r2, r4
 8009f36:	2100      	movs	r1, #0
 8009f38:	f7fd ff02 	bl	8007d40 <memset>
 8009f3c:	4628      	mov	r0, r5
 8009f3e:	bd38      	pop	{r3, r4, r5, pc}

08009f40 <_free_r>:
 8009f40:	b538      	push	{r3, r4, r5, lr}
 8009f42:	4605      	mov	r5, r0
 8009f44:	2900      	cmp	r1, #0
 8009f46:	d045      	beq.n	8009fd4 <_free_r+0x94>
 8009f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f4c:	1f0c      	subs	r4, r1, #4
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	bfb8      	it	lt
 8009f52:	18e4      	addlt	r4, r4, r3
 8009f54:	f000 fc03 	bl	800a75e <__malloc_lock>
 8009f58:	4a1f      	ldr	r2, [pc, #124]	; (8009fd8 <_free_r+0x98>)
 8009f5a:	6813      	ldr	r3, [r2, #0]
 8009f5c:	4610      	mov	r0, r2
 8009f5e:	b933      	cbnz	r3, 8009f6e <_free_r+0x2e>
 8009f60:	6063      	str	r3, [r4, #4]
 8009f62:	6014      	str	r4, [r2, #0]
 8009f64:	4628      	mov	r0, r5
 8009f66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f6a:	f000 bbf9 	b.w	800a760 <__malloc_unlock>
 8009f6e:	42a3      	cmp	r3, r4
 8009f70:	d90c      	bls.n	8009f8c <_free_r+0x4c>
 8009f72:	6821      	ldr	r1, [r4, #0]
 8009f74:	1862      	adds	r2, r4, r1
 8009f76:	4293      	cmp	r3, r2
 8009f78:	bf04      	itt	eq
 8009f7a:	681a      	ldreq	r2, [r3, #0]
 8009f7c:	685b      	ldreq	r3, [r3, #4]
 8009f7e:	6063      	str	r3, [r4, #4]
 8009f80:	bf04      	itt	eq
 8009f82:	1852      	addeq	r2, r2, r1
 8009f84:	6022      	streq	r2, [r4, #0]
 8009f86:	6004      	str	r4, [r0, #0]
 8009f88:	e7ec      	b.n	8009f64 <_free_r+0x24>
 8009f8a:	4613      	mov	r3, r2
 8009f8c:	685a      	ldr	r2, [r3, #4]
 8009f8e:	b10a      	cbz	r2, 8009f94 <_free_r+0x54>
 8009f90:	42a2      	cmp	r2, r4
 8009f92:	d9fa      	bls.n	8009f8a <_free_r+0x4a>
 8009f94:	6819      	ldr	r1, [r3, #0]
 8009f96:	1858      	adds	r0, r3, r1
 8009f98:	42a0      	cmp	r0, r4
 8009f9a:	d10b      	bne.n	8009fb4 <_free_r+0x74>
 8009f9c:	6820      	ldr	r0, [r4, #0]
 8009f9e:	4401      	add	r1, r0
 8009fa0:	1858      	adds	r0, r3, r1
 8009fa2:	4282      	cmp	r2, r0
 8009fa4:	6019      	str	r1, [r3, #0]
 8009fa6:	d1dd      	bne.n	8009f64 <_free_r+0x24>
 8009fa8:	6810      	ldr	r0, [r2, #0]
 8009faa:	6852      	ldr	r2, [r2, #4]
 8009fac:	605a      	str	r2, [r3, #4]
 8009fae:	4401      	add	r1, r0
 8009fb0:	6019      	str	r1, [r3, #0]
 8009fb2:	e7d7      	b.n	8009f64 <_free_r+0x24>
 8009fb4:	d902      	bls.n	8009fbc <_free_r+0x7c>
 8009fb6:	230c      	movs	r3, #12
 8009fb8:	602b      	str	r3, [r5, #0]
 8009fba:	e7d3      	b.n	8009f64 <_free_r+0x24>
 8009fbc:	6820      	ldr	r0, [r4, #0]
 8009fbe:	1821      	adds	r1, r4, r0
 8009fc0:	428a      	cmp	r2, r1
 8009fc2:	bf04      	itt	eq
 8009fc4:	6811      	ldreq	r1, [r2, #0]
 8009fc6:	6852      	ldreq	r2, [r2, #4]
 8009fc8:	6062      	str	r2, [r4, #4]
 8009fca:	bf04      	itt	eq
 8009fcc:	1809      	addeq	r1, r1, r0
 8009fce:	6021      	streq	r1, [r4, #0]
 8009fd0:	605c      	str	r4, [r3, #4]
 8009fd2:	e7c7      	b.n	8009f64 <_free_r+0x24>
 8009fd4:	bd38      	pop	{r3, r4, r5, pc}
 8009fd6:	bf00      	nop
 8009fd8:	20000640 	.word	0x20000640

08009fdc <_malloc_r>:
 8009fdc:	b570      	push	{r4, r5, r6, lr}
 8009fde:	1ccd      	adds	r5, r1, #3
 8009fe0:	f025 0503 	bic.w	r5, r5, #3
 8009fe4:	3508      	adds	r5, #8
 8009fe6:	2d0c      	cmp	r5, #12
 8009fe8:	bf38      	it	cc
 8009fea:	250c      	movcc	r5, #12
 8009fec:	2d00      	cmp	r5, #0
 8009fee:	4606      	mov	r6, r0
 8009ff0:	db01      	blt.n	8009ff6 <_malloc_r+0x1a>
 8009ff2:	42a9      	cmp	r1, r5
 8009ff4:	d903      	bls.n	8009ffe <_malloc_r+0x22>
 8009ff6:	230c      	movs	r3, #12
 8009ff8:	6033      	str	r3, [r6, #0]
 8009ffa:	2000      	movs	r0, #0
 8009ffc:	bd70      	pop	{r4, r5, r6, pc}
 8009ffe:	f000 fbae 	bl	800a75e <__malloc_lock>
 800a002:	4a21      	ldr	r2, [pc, #132]	; (800a088 <_malloc_r+0xac>)
 800a004:	6814      	ldr	r4, [r2, #0]
 800a006:	4621      	mov	r1, r4
 800a008:	b991      	cbnz	r1, 800a030 <_malloc_r+0x54>
 800a00a:	4c20      	ldr	r4, [pc, #128]	; (800a08c <_malloc_r+0xb0>)
 800a00c:	6823      	ldr	r3, [r4, #0]
 800a00e:	b91b      	cbnz	r3, 800a018 <_malloc_r+0x3c>
 800a010:	4630      	mov	r0, r6
 800a012:	f000 facf 	bl	800a5b4 <_sbrk_r>
 800a016:	6020      	str	r0, [r4, #0]
 800a018:	4629      	mov	r1, r5
 800a01a:	4630      	mov	r0, r6
 800a01c:	f000 faca 	bl	800a5b4 <_sbrk_r>
 800a020:	1c43      	adds	r3, r0, #1
 800a022:	d124      	bne.n	800a06e <_malloc_r+0x92>
 800a024:	230c      	movs	r3, #12
 800a026:	6033      	str	r3, [r6, #0]
 800a028:	4630      	mov	r0, r6
 800a02a:	f000 fb99 	bl	800a760 <__malloc_unlock>
 800a02e:	e7e4      	b.n	8009ffa <_malloc_r+0x1e>
 800a030:	680b      	ldr	r3, [r1, #0]
 800a032:	1b5b      	subs	r3, r3, r5
 800a034:	d418      	bmi.n	800a068 <_malloc_r+0x8c>
 800a036:	2b0b      	cmp	r3, #11
 800a038:	d90f      	bls.n	800a05a <_malloc_r+0x7e>
 800a03a:	600b      	str	r3, [r1, #0]
 800a03c:	50cd      	str	r5, [r1, r3]
 800a03e:	18cc      	adds	r4, r1, r3
 800a040:	4630      	mov	r0, r6
 800a042:	f000 fb8d 	bl	800a760 <__malloc_unlock>
 800a046:	f104 000b 	add.w	r0, r4, #11
 800a04a:	1d23      	adds	r3, r4, #4
 800a04c:	f020 0007 	bic.w	r0, r0, #7
 800a050:	1ac3      	subs	r3, r0, r3
 800a052:	d0d3      	beq.n	8009ffc <_malloc_r+0x20>
 800a054:	425a      	negs	r2, r3
 800a056:	50e2      	str	r2, [r4, r3]
 800a058:	e7d0      	b.n	8009ffc <_malloc_r+0x20>
 800a05a:	428c      	cmp	r4, r1
 800a05c:	684b      	ldr	r3, [r1, #4]
 800a05e:	bf16      	itet	ne
 800a060:	6063      	strne	r3, [r4, #4]
 800a062:	6013      	streq	r3, [r2, #0]
 800a064:	460c      	movne	r4, r1
 800a066:	e7eb      	b.n	800a040 <_malloc_r+0x64>
 800a068:	460c      	mov	r4, r1
 800a06a:	6849      	ldr	r1, [r1, #4]
 800a06c:	e7cc      	b.n	800a008 <_malloc_r+0x2c>
 800a06e:	1cc4      	adds	r4, r0, #3
 800a070:	f024 0403 	bic.w	r4, r4, #3
 800a074:	42a0      	cmp	r0, r4
 800a076:	d005      	beq.n	800a084 <_malloc_r+0xa8>
 800a078:	1a21      	subs	r1, r4, r0
 800a07a:	4630      	mov	r0, r6
 800a07c:	f000 fa9a 	bl	800a5b4 <_sbrk_r>
 800a080:	3001      	adds	r0, #1
 800a082:	d0cf      	beq.n	800a024 <_malloc_r+0x48>
 800a084:	6025      	str	r5, [r4, #0]
 800a086:	e7db      	b.n	800a040 <_malloc_r+0x64>
 800a088:	20000640 	.word	0x20000640
 800a08c:	20000644 	.word	0x20000644

0800a090 <__ssputs_r>:
 800a090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a094:	688e      	ldr	r6, [r1, #8]
 800a096:	429e      	cmp	r6, r3
 800a098:	4682      	mov	sl, r0
 800a09a:	460c      	mov	r4, r1
 800a09c:	4690      	mov	r8, r2
 800a09e:	4699      	mov	r9, r3
 800a0a0:	d837      	bhi.n	800a112 <__ssputs_r+0x82>
 800a0a2:	898a      	ldrh	r2, [r1, #12]
 800a0a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a0a8:	d031      	beq.n	800a10e <__ssputs_r+0x7e>
 800a0aa:	6825      	ldr	r5, [r4, #0]
 800a0ac:	6909      	ldr	r1, [r1, #16]
 800a0ae:	1a6f      	subs	r7, r5, r1
 800a0b0:	6965      	ldr	r5, [r4, #20]
 800a0b2:	2302      	movs	r3, #2
 800a0b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0b8:	fb95 f5f3 	sdiv	r5, r5, r3
 800a0bc:	f109 0301 	add.w	r3, r9, #1
 800a0c0:	443b      	add	r3, r7
 800a0c2:	429d      	cmp	r5, r3
 800a0c4:	bf38      	it	cc
 800a0c6:	461d      	movcc	r5, r3
 800a0c8:	0553      	lsls	r3, r2, #21
 800a0ca:	d530      	bpl.n	800a12e <__ssputs_r+0x9e>
 800a0cc:	4629      	mov	r1, r5
 800a0ce:	f7ff ff85 	bl	8009fdc <_malloc_r>
 800a0d2:	4606      	mov	r6, r0
 800a0d4:	b950      	cbnz	r0, 800a0ec <__ssputs_r+0x5c>
 800a0d6:	230c      	movs	r3, #12
 800a0d8:	f8ca 3000 	str.w	r3, [sl]
 800a0dc:	89a3      	ldrh	r3, [r4, #12]
 800a0de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0e2:	81a3      	strh	r3, [r4, #12]
 800a0e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ec:	463a      	mov	r2, r7
 800a0ee:	6921      	ldr	r1, [r4, #16]
 800a0f0:	f7ff fc32 	bl	8009958 <memcpy>
 800a0f4:	89a3      	ldrh	r3, [r4, #12]
 800a0f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a0fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0fe:	81a3      	strh	r3, [r4, #12]
 800a100:	6126      	str	r6, [r4, #16]
 800a102:	6165      	str	r5, [r4, #20]
 800a104:	443e      	add	r6, r7
 800a106:	1bed      	subs	r5, r5, r7
 800a108:	6026      	str	r6, [r4, #0]
 800a10a:	60a5      	str	r5, [r4, #8]
 800a10c:	464e      	mov	r6, r9
 800a10e:	454e      	cmp	r6, r9
 800a110:	d900      	bls.n	800a114 <__ssputs_r+0x84>
 800a112:	464e      	mov	r6, r9
 800a114:	4632      	mov	r2, r6
 800a116:	4641      	mov	r1, r8
 800a118:	6820      	ldr	r0, [r4, #0]
 800a11a:	f000 fb07 	bl	800a72c <memmove>
 800a11e:	68a3      	ldr	r3, [r4, #8]
 800a120:	1b9b      	subs	r3, r3, r6
 800a122:	60a3      	str	r3, [r4, #8]
 800a124:	6823      	ldr	r3, [r4, #0]
 800a126:	441e      	add	r6, r3
 800a128:	6026      	str	r6, [r4, #0]
 800a12a:	2000      	movs	r0, #0
 800a12c:	e7dc      	b.n	800a0e8 <__ssputs_r+0x58>
 800a12e:	462a      	mov	r2, r5
 800a130:	f000 fb17 	bl	800a762 <_realloc_r>
 800a134:	4606      	mov	r6, r0
 800a136:	2800      	cmp	r0, #0
 800a138:	d1e2      	bne.n	800a100 <__ssputs_r+0x70>
 800a13a:	6921      	ldr	r1, [r4, #16]
 800a13c:	4650      	mov	r0, sl
 800a13e:	f7ff feff 	bl	8009f40 <_free_r>
 800a142:	e7c8      	b.n	800a0d6 <__ssputs_r+0x46>

0800a144 <_svfiprintf_r>:
 800a144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a148:	461d      	mov	r5, r3
 800a14a:	898b      	ldrh	r3, [r1, #12]
 800a14c:	061f      	lsls	r7, r3, #24
 800a14e:	b09d      	sub	sp, #116	; 0x74
 800a150:	4680      	mov	r8, r0
 800a152:	460c      	mov	r4, r1
 800a154:	4616      	mov	r6, r2
 800a156:	d50f      	bpl.n	800a178 <_svfiprintf_r+0x34>
 800a158:	690b      	ldr	r3, [r1, #16]
 800a15a:	b96b      	cbnz	r3, 800a178 <_svfiprintf_r+0x34>
 800a15c:	2140      	movs	r1, #64	; 0x40
 800a15e:	f7ff ff3d 	bl	8009fdc <_malloc_r>
 800a162:	6020      	str	r0, [r4, #0]
 800a164:	6120      	str	r0, [r4, #16]
 800a166:	b928      	cbnz	r0, 800a174 <_svfiprintf_r+0x30>
 800a168:	230c      	movs	r3, #12
 800a16a:	f8c8 3000 	str.w	r3, [r8]
 800a16e:	f04f 30ff 	mov.w	r0, #4294967295
 800a172:	e0c8      	b.n	800a306 <_svfiprintf_r+0x1c2>
 800a174:	2340      	movs	r3, #64	; 0x40
 800a176:	6163      	str	r3, [r4, #20]
 800a178:	2300      	movs	r3, #0
 800a17a:	9309      	str	r3, [sp, #36]	; 0x24
 800a17c:	2320      	movs	r3, #32
 800a17e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a182:	2330      	movs	r3, #48	; 0x30
 800a184:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a188:	9503      	str	r5, [sp, #12]
 800a18a:	f04f 0b01 	mov.w	fp, #1
 800a18e:	4637      	mov	r7, r6
 800a190:	463d      	mov	r5, r7
 800a192:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a196:	b10b      	cbz	r3, 800a19c <_svfiprintf_r+0x58>
 800a198:	2b25      	cmp	r3, #37	; 0x25
 800a19a:	d13e      	bne.n	800a21a <_svfiprintf_r+0xd6>
 800a19c:	ebb7 0a06 	subs.w	sl, r7, r6
 800a1a0:	d00b      	beq.n	800a1ba <_svfiprintf_r+0x76>
 800a1a2:	4653      	mov	r3, sl
 800a1a4:	4632      	mov	r2, r6
 800a1a6:	4621      	mov	r1, r4
 800a1a8:	4640      	mov	r0, r8
 800a1aa:	f7ff ff71 	bl	800a090 <__ssputs_r>
 800a1ae:	3001      	adds	r0, #1
 800a1b0:	f000 80a4 	beq.w	800a2fc <_svfiprintf_r+0x1b8>
 800a1b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1b6:	4453      	add	r3, sl
 800a1b8:	9309      	str	r3, [sp, #36]	; 0x24
 800a1ba:	783b      	ldrb	r3, [r7, #0]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	f000 809d 	beq.w	800a2fc <_svfiprintf_r+0x1b8>
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	f04f 32ff 	mov.w	r2, #4294967295
 800a1c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1cc:	9304      	str	r3, [sp, #16]
 800a1ce:	9307      	str	r3, [sp, #28]
 800a1d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a1d4:	931a      	str	r3, [sp, #104]	; 0x68
 800a1d6:	462f      	mov	r7, r5
 800a1d8:	2205      	movs	r2, #5
 800a1da:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a1de:	4850      	ldr	r0, [pc, #320]	; (800a320 <_svfiprintf_r+0x1dc>)
 800a1e0:	f7f5 fffe 	bl	80001e0 <memchr>
 800a1e4:	9b04      	ldr	r3, [sp, #16]
 800a1e6:	b9d0      	cbnz	r0, 800a21e <_svfiprintf_r+0xda>
 800a1e8:	06d9      	lsls	r1, r3, #27
 800a1ea:	bf44      	itt	mi
 800a1ec:	2220      	movmi	r2, #32
 800a1ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a1f2:	071a      	lsls	r2, r3, #28
 800a1f4:	bf44      	itt	mi
 800a1f6:	222b      	movmi	r2, #43	; 0x2b
 800a1f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a1fc:	782a      	ldrb	r2, [r5, #0]
 800a1fe:	2a2a      	cmp	r2, #42	; 0x2a
 800a200:	d015      	beq.n	800a22e <_svfiprintf_r+0xea>
 800a202:	9a07      	ldr	r2, [sp, #28]
 800a204:	462f      	mov	r7, r5
 800a206:	2000      	movs	r0, #0
 800a208:	250a      	movs	r5, #10
 800a20a:	4639      	mov	r1, r7
 800a20c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a210:	3b30      	subs	r3, #48	; 0x30
 800a212:	2b09      	cmp	r3, #9
 800a214:	d94d      	bls.n	800a2b2 <_svfiprintf_r+0x16e>
 800a216:	b1b8      	cbz	r0, 800a248 <_svfiprintf_r+0x104>
 800a218:	e00f      	b.n	800a23a <_svfiprintf_r+0xf6>
 800a21a:	462f      	mov	r7, r5
 800a21c:	e7b8      	b.n	800a190 <_svfiprintf_r+0x4c>
 800a21e:	4a40      	ldr	r2, [pc, #256]	; (800a320 <_svfiprintf_r+0x1dc>)
 800a220:	1a80      	subs	r0, r0, r2
 800a222:	fa0b f000 	lsl.w	r0, fp, r0
 800a226:	4318      	orrs	r0, r3
 800a228:	9004      	str	r0, [sp, #16]
 800a22a:	463d      	mov	r5, r7
 800a22c:	e7d3      	b.n	800a1d6 <_svfiprintf_r+0x92>
 800a22e:	9a03      	ldr	r2, [sp, #12]
 800a230:	1d11      	adds	r1, r2, #4
 800a232:	6812      	ldr	r2, [r2, #0]
 800a234:	9103      	str	r1, [sp, #12]
 800a236:	2a00      	cmp	r2, #0
 800a238:	db01      	blt.n	800a23e <_svfiprintf_r+0xfa>
 800a23a:	9207      	str	r2, [sp, #28]
 800a23c:	e004      	b.n	800a248 <_svfiprintf_r+0x104>
 800a23e:	4252      	negs	r2, r2
 800a240:	f043 0302 	orr.w	r3, r3, #2
 800a244:	9207      	str	r2, [sp, #28]
 800a246:	9304      	str	r3, [sp, #16]
 800a248:	783b      	ldrb	r3, [r7, #0]
 800a24a:	2b2e      	cmp	r3, #46	; 0x2e
 800a24c:	d10c      	bne.n	800a268 <_svfiprintf_r+0x124>
 800a24e:	787b      	ldrb	r3, [r7, #1]
 800a250:	2b2a      	cmp	r3, #42	; 0x2a
 800a252:	d133      	bne.n	800a2bc <_svfiprintf_r+0x178>
 800a254:	9b03      	ldr	r3, [sp, #12]
 800a256:	1d1a      	adds	r2, r3, #4
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	9203      	str	r2, [sp, #12]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	bfb8      	it	lt
 800a260:	f04f 33ff 	movlt.w	r3, #4294967295
 800a264:	3702      	adds	r7, #2
 800a266:	9305      	str	r3, [sp, #20]
 800a268:	4d2e      	ldr	r5, [pc, #184]	; (800a324 <_svfiprintf_r+0x1e0>)
 800a26a:	7839      	ldrb	r1, [r7, #0]
 800a26c:	2203      	movs	r2, #3
 800a26e:	4628      	mov	r0, r5
 800a270:	f7f5 ffb6 	bl	80001e0 <memchr>
 800a274:	b138      	cbz	r0, 800a286 <_svfiprintf_r+0x142>
 800a276:	2340      	movs	r3, #64	; 0x40
 800a278:	1b40      	subs	r0, r0, r5
 800a27a:	fa03 f000 	lsl.w	r0, r3, r0
 800a27e:	9b04      	ldr	r3, [sp, #16]
 800a280:	4303      	orrs	r3, r0
 800a282:	3701      	adds	r7, #1
 800a284:	9304      	str	r3, [sp, #16]
 800a286:	7839      	ldrb	r1, [r7, #0]
 800a288:	4827      	ldr	r0, [pc, #156]	; (800a328 <_svfiprintf_r+0x1e4>)
 800a28a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a28e:	2206      	movs	r2, #6
 800a290:	1c7e      	adds	r6, r7, #1
 800a292:	f7f5 ffa5 	bl	80001e0 <memchr>
 800a296:	2800      	cmp	r0, #0
 800a298:	d038      	beq.n	800a30c <_svfiprintf_r+0x1c8>
 800a29a:	4b24      	ldr	r3, [pc, #144]	; (800a32c <_svfiprintf_r+0x1e8>)
 800a29c:	bb13      	cbnz	r3, 800a2e4 <_svfiprintf_r+0x1a0>
 800a29e:	9b03      	ldr	r3, [sp, #12]
 800a2a0:	3307      	adds	r3, #7
 800a2a2:	f023 0307 	bic.w	r3, r3, #7
 800a2a6:	3308      	adds	r3, #8
 800a2a8:	9303      	str	r3, [sp, #12]
 800a2aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2ac:	444b      	add	r3, r9
 800a2ae:	9309      	str	r3, [sp, #36]	; 0x24
 800a2b0:	e76d      	b.n	800a18e <_svfiprintf_r+0x4a>
 800a2b2:	fb05 3202 	mla	r2, r5, r2, r3
 800a2b6:	2001      	movs	r0, #1
 800a2b8:	460f      	mov	r7, r1
 800a2ba:	e7a6      	b.n	800a20a <_svfiprintf_r+0xc6>
 800a2bc:	2300      	movs	r3, #0
 800a2be:	3701      	adds	r7, #1
 800a2c0:	9305      	str	r3, [sp, #20]
 800a2c2:	4619      	mov	r1, r3
 800a2c4:	250a      	movs	r5, #10
 800a2c6:	4638      	mov	r0, r7
 800a2c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2cc:	3a30      	subs	r2, #48	; 0x30
 800a2ce:	2a09      	cmp	r2, #9
 800a2d0:	d903      	bls.n	800a2da <_svfiprintf_r+0x196>
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d0c8      	beq.n	800a268 <_svfiprintf_r+0x124>
 800a2d6:	9105      	str	r1, [sp, #20]
 800a2d8:	e7c6      	b.n	800a268 <_svfiprintf_r+0x124>
 800a2da:	fb05 2101 	mla	r1, r5, r1, r2
 800a2de:	2301      	movs	r3, #1
 800a2e0:	4607      	mov	r7, r0
 800a2e2:	e7f0      	b.n	800a2c6 <_svfiprintf_r+0x182>
 800a2e4:	ab03      	add	r3, sp, #12
 800a2e6:	9300      	str	r3, [sp, #0]
 800a2e8:	4622      	mov	r2, r4
 800a2ea:	4b11      	ldr	r3, [pc, #68]	; (800a330 <_svfiprintf_r+0x1ec>)
 800a2ec:	a904      	add	r1, sp, #16
 800a2ee:	4640      	mov	r0, r8
 800a2f0:	f7fd fdc2 	bl	8007e78 <_printf_float>
 800a2f4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a2f8:	4681      	mov	r9, r0
 800a2fa:	d1d6      	bne.n	800a2aa <_svfiprintf_r+0x166>
 800a2fc:	89a3      	ldrh	r3, [r4, #12]
 800a2fe:	065b      	lsls	r3, r3, #25
 800a300:	f53f af35 	bmi.w	800a16e <_svfiprintf_r+0x2a>
 800a304:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a306:	b01d      	add	sp, #116	; 0x74
 800a308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a30c:	ab03      	add	r3, sp, #12
 800a30e:	9300      	str	r3, [sp, #0]
 800a310:	4622      	mov	r2, r4
 800a312:	4b07      	ldr	r3, [pc, #28]	; (800a330 <_svfiprintf_r+0x1ec>)
 800a314:	a904      	add	r1, sp, #16
 800a316:	4640      	mov	r0, r8
 800a318:	f7fe f864 	bl	80083e4 <_printf_i>
 800a31c:	e7ea      	b.n	800a2f4 <_svfiprintf_r+0x1b0>
 800a31e:	bf00      	nop
 800a320:	0800c9f4 	.word	0x0800c9f4
 800a324:	0800c9fa 	.word	0x0800c9fa
 800a328:	0800c9fe 	.word	0x0800c9fe
 800a32c:	08007e79 	.word	0x08007e79
 800a330:	0800a091 	.word	0x0800a091

0800a334 <__sfputc_r>:
 800a334:	6893      	ldr	r3, [r2, #8]
 800a336:	3b01      	subs	r3, #1
 800a338:	2b00      	cmp	r3, #0
 800a33a:	b410      	push	{r4}
 800a33c:	6093      	str	r3, [r2, #8]
 800a33e:	da08      	bge.n	800a352 <__sfputc_r+0x1e>
 800a340:	6994      	ldr	r4, [r2, #24]
 800a342:	42a3      	cmp	r3, r4
 800a344:	db01      	blt.n	800a34a <__sfputc_r+0x16>
 800a346:	290a      	cmp	r1, #10
 800a348:	d103      	bne.n	800a352 <__sfputc_r+0x1e>
 800a34a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a34e:	f7fe ba0b 	b.w	8008768 <__swbuf_r>
 800a352:	6813      	ldr	r3, [r2, #0]
 800a354:	1c58      	adds	r0, r3, #1
 800a356:	6010      	str	r0, [r2, #0]
 800a358:	7019      	strb	r1, [r3, #0]
 800a35a:	4608      	mov	r0, r1
 800a35c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a360:	4770      	bx	lr

0800a362 <__sfputs_r>:
 800a362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a364:	4606      	mov	r6, r0
 800a366:	460f      	mov	r7, r1
 800a368:	4614      	mov	r4, r2
 800a36a:	18d5      	adds	r5, r2, r3
 800a36c:	42ac      	cmp	r4, r5
 800a36e:	d101      	bne.n	800a374 <__sfputs_r+0x12>
 800a370:	2000      	movs	r0, #0
 800a372:	e007      	b.n	800a384 <__sfputs_r+0x22>
 800a374:	463a      	mov	r2, r7
 800a376:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a37a:	4630      	mov	r0, r6
 800a37c:	f7ff ffda 	bl	800a334 <__sfputc_r>
 800a380:	1c43      	adds	r3, r0, #1
 800a382:	d1f3      	bne.n	800a36c <__sfputs_r+0xa>
 800a384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a388 <_vfiprintf_r>:
 800a388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a38c:	460c      	mov	r4, r1
 800a38e:	b09d      	sub	sp, #116	; 0x74
 800a390:	4617      	mov	r7, r2
 800a392:	461d      	mov	r5, r3
 800a394:	4606      	mov	r6, r0
 800a396:	b118      	cbz	r0, 800a3a0 <_vfiprintf_r+0x18>
 800a398:	6983      	ldr	r3, [r0, #24]
 800a39a:	b90b      	cbnz	r3, 800a3a0 <_vfiprintf_r+0x18>
 800a39c:	f7ff f9d8 	bl	8009750 <__sinit>
 800a3a0:	4b7c      	ldr	r3, [pc, #496]	; (800a594 <_vfiprintf_r+0x20c>)
 800a3a2:	429c      	cmp	r4, r3
 800a3a4:	d158      	bne.n	800a458 <_vfiprintf_r+0xd0>
 800a3a6:	6874      	ldr	r4, [r6, #4]
 800a3a8:	89a3      	ldrh	r3, [r4, #12]
 800a3aa:	0718      	lsls	r0, r3, #28
 800a3ac:	d55e      	bpl.n	800a46c <_vfiprintf_r+0xe4>
 800a3ae:	6923      	ldr	r3, [r4, #16]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d05b      	beq.n	800a46c <_vfiprintf_r+0xe4>
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	9309      	str	r3, [sp, #36]	; 0x24
 800a3b8:	2320      	movs	r3, #32
 800a3ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a3be:	2330      	movs	r3, #48	; 0x30
 800a3c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a3c4:	9503      	str	r5, [sp, #12]
 800a3c6:	f04f 0b01 	mov.w	fp, #1
 800a3ca:	46b8      	mov	r8, r7
 800a3cc:	4645      	mov	r5, r8
 800a3ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a3d2:	b10b      	cbz	r3, 800a3d8 <_vfiprintf_r+0x50>
 800a3d4:	2b25      	cmp	r3, #37	; 0x25
 800a3d6:	d154      	bne.n	800a482 <_vfiprintf_r+0xfa>
 800a3d8:	ebb8 0a07 	subs.w	sl, r8, r7
 800a3dc:	d00b      	beq.n	800a3f6 <_vfiprintf_r+0x6e>
 800a3de:	4653      	mov	r3, sl
 800a3e0:	463a      	mov	r2, r7
 800a3e2:	4621      	mov	r1, r4
 800a3e4:	4630      	mov	r0, r6
 800a3e6:	f7ff ffbc 	bl	800a362 <__sfputs_r>
 800a3ea:	3001      	adds	r0, #1
 800a3ec:	f000 80c2 	beq.w	800a574 <_vfiprintf_r+0x1ec>
 800a3f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3f2:	4453      	add	r3, sl
 800a3f4:	9309      	str	r3, [sp, #36]	; 0x24
 800a3f6:	f898 3000 	ldrb.w	r3, [r8]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	f000 80ba 	beq.w	800a574 <_vfiprintf_r+0x1ec>
 800a400:	2300      	movs	r3, #0
 800a402:	f04f 32ff 	mov.w	r2, #4294967295
 800a406:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a40a:	9304      	str	r3, [sp, #16]
 800a40c:	9307      	str	r3, [sp, #28]
 800a40e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a412:	931a      	str	r3, [sp, #104]	; 0x68
 800a414:	46a8      	mov	r8, r5
 800a416:	2205      	movs	r2, #5
 800a418:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a41c:	485e      	ldr	r0, [pc, #376]	; (800a598 <_vfiprintf_r+0x210>)
 800a41e:	f7f5 fedf 	bl	80001e0 <memchr>
 800a422:	9b04      	ldr	r3, [sp, #16]
 800a424:	bb78      	cbnz	r0, 800a486 <_vfiprintf_r+0xfe>
 800a426:	06d9      	lsls	r1, r3, #27
 800a428:	bf44      	itt	mi
 800a42a:	2220      	movmi	r2, #32
 800a42c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a430:	071a      	lsls	r2, r3, #28
 800a432:	bf44      	itt	mi
 800a434:	222b      	movmi	r2, #43	; 0x2b
 800a436:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a43a:	782a      	ldrb	r2, [r5, #0]
 800a43c:	2a2a      	cmp	r2, #42	; 0x2a
 800a43e:	d02a      	beq.n	800a496 <_vfiprintf_r+0x10e>
 800a440:	9a07      	ldr	r2, [sp, #28]
 800a442:	46a8      	mov	r8, r5
 800a444:	2000      	movs	r0, #0
 800a446:	250a      	movs	r5, #10
 800a448:	4641      	mov	r1, r8
 800a44a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a44e:	3b30      	subs	r3, #48	; 0x30
 800a450:	2b09      	cmp	r3, #9
 800a452:	d969      	bls.n	800a528 <_vfiprintf_r+0x1a0>
 800a454:	b360      	cbz	r0, 800a4b0 <_vfiprintf_r+0x128>
 800a456:	e024      	b.n	800a4a2 <_vfiprintf_r+0x11a>
 800a458:	4b50      	ldr	r3, [pc, #320]	; (800a59c <_vfiprintf_r+0x214>)
 800a45a:	429c      	cmp	r4, r3
 800a45c:	d101      	bne.n	800a462 <_vfiprintf_r+0xda>
 800a45e:	68b4      	ldr	r4, [r6, #8]
 800a460:	e7a2      	b.n	800a3a8 <_vfiprintf_r+0x20>
 800a462:	4b4f      	ldr	r3, [pc, #316]	; (800a5a0 <_vfiprintf_r+0x218>)
 800a464:	429c      	cmp	r4, r3
 800a466:	bf08      	it	eq
 800a468:	68f4      	ldreq	r4, [r6, #12]
 800a46a:	e79d      	b.n	800a3a8 <_vfiprintf_r+0x20>
 800a46c:	4621      	mov	r1, r4
 800a46e:	4630      	mov	r0, r6
 800a470:	f7fe f9cc 	bl	800880c <__swsetup_r>
 800a474:	2800      	cmp	r0, #0
 800a476:	d09d      	beq.n	800a3b4 <_vfiprintf_r+0x2c>
 800a478:	f04f 30ff 	mov.w	r0, #4294967295
 800a47c:	b01d      	add	sp, #116	; 0x74
 800a47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a482:	46a8      	mov	r8, r5
 800a484:	e7a2      	b.n	800a3cc <_vfiprintf_r+0x44>
 800a486:	4a44      	ldr	r2, [pc, #272]	; (800a598 <_vfiprintf_r+0x210>)
 800a488:	1a80      	subs	r0, r0, r2
 800a48a:	fa0b f000 	lsl.w	r0, fp, r0
 800a48e:	4318      	orrs	r0, r3
 800a490:	9004      	str	r0, [sp, #16]
 800a492:	4645      	mov	r5, r8
 800a494:	e7be      	b.n	800a414 <_vfiprintf_r+0x8c>
 800a496:	9a03      	ldr	r2, [sp, #12]
 800a498:	1d11      	adds	r1, r2, #4
 800a49a:	6812      	ldr	r2, [r2, #0]
 800a49c:	9103      	str	r1, [sp, #12]
 800a49e:	2a00      	cmp	r2, #0
 800a4a0:	db01      	blt.n	800a4a6 <_vfiprintf_r+0x11e>
 800a4a2:	9207      	str	r2, [sp, #28]
 800a4a4:	e004      	b.n	800a4b0 <_vfiprintf_r+0x128>
 800a4a6:	4252      	negs	r2, r2
 800a4a8:	f043 0302 	orr.w	r3, r3, #2
 800a4ac:	9207      	str	r2, [sp, #28]
 800a4ae:	9304      	str	r3, [sp, #16]
 800a4b0:	f898 3000 	ldrb.w	r3, [r8]
 800a4b4:	2b2e      	cmp	r3, #46	; 0x2e
 800a4b6:	d10e      	bne.n	800a4d6 <_vfiprintf_r+0x14e>
 800a4b8:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a4bc:	2b2a      	cmp	r3, #42	; 0x2a
 800a4be:	d138      	bne.n	800a532 <_vfiprintf_r+0x1aa>
 800a4c0:	9b03      	ldr	r3, [sp, #12]
 800a4c2:	1d1a      	adds	r2, r3, #4
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	9203      	str	r2, [sp, #12]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	bfb8      	it	lt
 800a4cc:	f04f 33ff 	movlt.w	r3, #4294967295
 800a4d0:	f108 0802 	add.w	r8, r8, #2
 800a4d4:	9305      	str	r3, [sp, #20]
 800a4d6:	4d33      	ldr	r5, [pc, #204]	; (800a5a4 <_vfiprintf_r+0x21c>)
 800a4d8:	f898 1000 	ldrb.w	r1, [r8]
 800a4dc:	2203      	movs	r2, #3
 800a4de:	4628      	mov	r0, r5
 800a4e0:	f7f5 fe7e 	bl	80001e0 <memchr>
 800a4e4:	b140      	cbz	r0, 800a4f8 <_vfiprintf_r+0x170>
 800a4e6:	2340      	movs	r3, #64	; 0x40
 800a4e8:	1b40      	subs	r0, r0, r5
 800a4ea:	fa03 f000 	lsl.w	r0, r3, r0
 800a4ee:	9b04      	ldr	r3, [sp, #16]
 800a4f0:	4303      	orrs	r3, r0
 800a4f2:	f108 0801 	add.w	r8, r8, #1
 800a4f6:	9304      	str	r3, [sp, #16]
 800a4f8:	f898 1000 	ldrb.w	r1, [r8]
 800a4fc:	482a      	ldr	r0, [pc, #168]	; (800a5a8 <_vfiprintf_r+0x220>)
 800a4fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a502:	2206      	movs	r2, #6
 800a504:	f108 0701 	add.w	r7, r8, #1
 800a508:	f7f5 fe6a 	bl	80001e0 <memchr>
 800a50c:	2800      	cmp	r0, #0
 800a50e:	d037      	beq.n	800a580 <_vfiprintf_r+0x1f8>
 800a510:	4b26      	ldr	r3, [pc, #152]	; (800a5ac <_vfiprintf_r+0x224>)
 800a512:	bb1b      	cbnz	r3, 800a55c <_vfiprintf_r+0x1d4>
 800a514:	9b03      	ldr	r3, [sp, #12]
 800a516:	3307      	adds	r3, #7
 800a518:	f023 0307 	bic.w	r3, r3, #7
 800a51c:	3308      	adds	r3, #8
 800a51e:	9303      	str	r3, [sp, #12]
 800a520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a522:	444b      	add	r3, r9
 800a524:	9309      	str	r3, [sp, #36]	; 0x24
 800a526:	e750      	b.n	800a3ca <_vfiprintf_r+0x42>
 800a528:	fb05 3202 	mla	r2, r5, r2, r3
 800a52c:	2001      	movs	r0, #1
 800a52e:	4688      	mov	r8, r1
 800a530:	e78a      	b.n	800a448 <_vfiprintf_r+0xc0>
 800a532:	2300      	movs	r3, #0
 800a534:	f108 0801 	add.w	r8, r8, #1
 800a538:	9305      	str	r3, [sp, #20]
 800a53a:	4619      	mov	r1, r3
 800a53c:	250a      	movs	r5, #10
 800a53e:	4640      	mov	r0, r8
 800a540:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a544:	3a30      	subs	r2, #48	; 0x30
 800a546:	2a09      	cmp	r2, #9
 800a548:	d903      	bls.n	800a552 <_vfiprintf_r+0x1ca>
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d0c3      	beq.n	800a4d6 <_vfiprintf_r+0x14e>
 800a54e:	9105      	str	r1, [sp, #20]
 800a550:	e7c1      	b.n	800a4d6 <_vfiprintf_r+0x14e>
 800a552:	fb05 2101 	mla	r1, r5, r1, r2
 800a556:	2301      	movs	r3, #1
 800a558:	4680      	mov	r8, r0
 800a55a:	e7f0      	b.n	800a53e <_vfiprintf_r+0x1b6>
 800a55c:	ab03      	add	r3, sp, #12
 800a55e:	9300      	str	r3, [sp, #0]
 800a560:	4622      	mov	r2, r4
 800a562:	4b13      	ldr	r3, [pc, #76]	; (800a5b0 <_vfiprintf_r+0x228>)
 800a564:	a904      	add	r1, sp, #16
 800a566:	4630      	mov	r0, r6
 800a568:	f7fd fc86 	bl	8007e78 <_printf_float>
 800a56c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a570:	4681      	mov	r9, r0
 800a572:	d1d5      	bne.n	800a520 <_vfiprintf_r+0x198>
 800a574:	89a3      	ldrh	r3, [r4, #12]
 800a576:	065b      	lsls	r3, r3, #25
 800a578:	f53f af7e 	bmi.w	800a478 <_vfiprintf_r+0xf0>
 800a57c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a57e:	e77d      	b.n	800a47c <_vfiprintf_r+0xf4>
 800a580:	ab03      	add	r3, sp, #12
 800a582:	9300      	str	r3, [sp, #0]
 800a584:	4622      	mov	r2, r4
 800a586:	4b0a      	ldr	r3, [pc, #40]	; (800a5b0 <_vfiprintf_r+0x228>)
 800a588:	a904      	add	r1, sp, #16
 800a58a:	4630      	mov	r0, r6
 800a58c:	f7fd ff2a 	bl	80083e4 <_printf_i>
 800a590:	e7ec      	b.n	800a56c <_vfiprintf_r+0x1e4>
 800a592:	bf00      	nop
 800a594:	0800c8b8 	.word	0x0800c8b8
 800a598:	0800c9f4 	.word	0x0800c9f4
 800a59c:	0800c8d8 	.word	0x0800c8d8
 800a5a0:	0800c898 	.word	0x0800c898
 800a5a4:	0800c9fa 	.word	0x0800c9fa
 800a5a8:	0800c9fe 	.word	0x0800c9fe
 800a5ac:	08007e79 	.word	0x08007e79
 800a5b0:	0800a363 	.word	0x0800a363

0800a5b4 <_sbrk_r>:
 800a5b4:	b538      	push	{r3, r4, r5, lr}
 800a5b6:	4c06      	ldr	r4, [pc, #24]	; (800a5d0 <_sbrk_r+0x1c>)
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	4605      	mov	r5, r0
 800a5bc:	4608      	mov	r0, r1
 800a5be:	6023      	str	r3, [r4, #0]
 800a5c0:	f7f7 fd92 	bl	80020e8 <_sbrk>
 800a5c4:	1c43      	adds	r3, r0, #1
 800a5c6:	d102      	bne.n	800a5ce <_sbrk_r+0x1a>
 800a5c8:	6823      	ldr	r3, [r4, #0]
 800a5ca:	b103      	cbz	r3, 800a5ce <_sbrk_r+0x1a>
 800a5cc:	602b      	str	r3, [r5, #0]
 800a5ce:	bd38      	pop	{r3, r4, r5, pc}
 800a5d0:	20000bd8 	.word	0x20000bd8

0800a5d4 <__sread>:
 800a5d4:	b510      	push	{r4, lr}
 800a5d6:	460c      	mov	r4, r1
 800a5d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5dc:	f000 f8e8 	bl	800a7b0 <_read_r>
 800a5e0:	2800      	cmp	r0, #0
 800a5e2:	bfab      	itete	ge
 800a5e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a5e6:	89a3      	ldrhlt	r3, [r4, #12]
 800a5e8:	181b      	addge	r3, r3, r0
 800a5ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a5ee:	bfac      	ite	ge
 800a5f0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a5f2:	81a3      	strhlt	r3, [r4, #12]
 800a5f4:	bd10      	pop	{r4, pc}

0800a5f6 <__swrite>:
 800a5f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5fa:	461f      	mov	r7, r3
 800a5fc:	898b      	ldrh	r3, [r1, #12]
 800a5fe:	05db      	lsls	r3, r3, #23
 800a600:	4605      	mov	r5, r0
 800a602:	460c      	mov	r4, r1
 800a604:	4616      	mov	r6, r2
 800a606:	d505      	bpl.n	800a614 <__swrite+0x1e>
 800a608:	2302      	movs	r3, #2
 800a60a:	2200      	movs	r2, #0
 800a60c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a610:	f000 f868 	bl	800a6e4 <_lseek_r>
 800a614:	89a3      	ldrh	r3, [r4, #12]
 800a616:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a61a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a61e:	81a3      	strh	r3, [r4, #12]
 800a620:	4632      	mov	r2, r6
 800a622:	463b      	mov	r3, r7
 800a624:	4628      	mov	r0, r5
 800a626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a62a:	f000 b817 	b.w	800a65c <_write_r>

0800a62e <__sseek>:
 800a62e:	b510      	push	{r4, lr}
 800a630:	460c      	mov	r4, r1
 800a632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a636:	f000 f855 	bl	800a6e4 <_lseek_r>
 800a63a:	1c43      	adds	r3, r0, #1
 800a63c:	89a3      	ldrh	r3, [r4, #12]
 800a63e:	bf15      	itete	ne
 800a640:	6560      	strne	r0, [r4, #84]	; 0x54
 800a642:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a646:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a64a:	81a3      	strheq	r3, [r4, #12]
 800a64c:	bf18      	it	ne
 800a64e:	81a3      	strhne	r3, [r4, #12]
 800a650:	bd10      	pop	{r4, pc}

0800a652 <__sclose>:
 800a652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a656:	f000 b813 	b.w	800a680 <_close_r>
	...

0800a65c <_write_r>:
 800a65c:	b538      	push	{r3, r4, r5, lr}
 800a65e:	4c07      	ldr	r4, [pc, #28]	; (800a67c <_write_r+0x20>)
 800a660:	4605      	mov	r5, r0
 800a662:	4608      	mov	r0, r1
 800a664:	4611      	mov	r1, r2
 800a666:	2200      	movs	r2, #0
 800a668:	6022      	str	r2, [r4, #0]
 800a66a:	461a      	mov	r2, r3
 800a66c:	f7f7 fceb 	bl	8002046 <_write>
 800a670:	1c43      	adds	r3, r0, #1
 800a672:	d102      	bne.n	800a67a <_write_r+0x1e>
 800a674:	6823      	ldr	r3, [r4, #0]
 800a676:	b103      	cbz	r3, 800a67a <_write_r+0x1e>
 800a678:	602b      	str	r3, [r5, #0]
 800a67a:	bd38      	pop	{r3, r4, r5, pc}
 800a67c:	20000bd8 	.word	0x20000bd8

0800a680 <_close_r>:
 800a680:	b538      	push	{r3, r4, r5, lr}
 800a682:	4c06      	ldr	r4, [pc, #24]	; (800a69c <_close_r+0x1c>)
 800a684:	2300      	movs	r3, #0
 800a686:	4605      	mov	r5, r0
 800a688:	4608      	mov	r0, r1
 800a68a:	6023      	str	r3, [r4, #0]
 800a68c:	f7f7 fcf7 	bl	800207e <_close>
 800a690:	1c43      	adds	r3, r0, #1
 800a692:	d102      	bne.n	800a69a <_close_r+0x1a>
 800a694:	6823      	ldr	r3, [r4, #0]
 800a696:	b103      	cbz	r3, 800a69a <_close_r+0x1a>
 800a698:	602b      	str	r3, [r5, #0]
 800a69a:	bd38      	pop	{r3, r4, r5, pc}
 800a69c:	20000bd8 	.word	0x20000bd8

0800a6a0 <_fstat_r>:
 800a6a0:	b538      	push	{r3, r4, r5, lr}
 800a6a2:	4c07      	ldr	r4, [pc, #28]	; (800a6c0 <_fstat_r+0x20>)
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	4605      	mov	r5, r0
 800a6a8:	4608      	mov	r0, r1
 800a6aa:	4611      	mov	r1, r2
 800a6ac:	6023      	str	r3, [r4, #0]
 800a6ae:	f7f7 fcf2 	bl	8002096 <_fstat>
 800a6b2:	1c43      	adds	r3, r0, #1
 800a6b4:	d102      	bne.n	800a6bc <_fstat_r+0x1c>
 800a6b6:	6823      	ldr	r3, [r4, #0]
 800a6b8:	b103      	cbz	r3, 800a6bc <_fstat_r+0x1c>
 800a6ba:	602b      	str	r3, [r5, #0]
 800a6bc:	bd38      	pop	{r3, r4, r5, pc}
 800a6be:	bf00      	nop
 800a6c0:	20000bd8 	.word	0x20000bd8

0800a6c4 <_isatty_r>:
 800a6c4:	b538      	push	{r3, r4, r5, lr}
 800a6c6:	4c06      	ldr	r4, [pc, #24]	; (800a6e0 <_isatty_r+0x1c>)
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	4605      	mov	r5, r0
 800a6cc:	4608      	mov	r0, r1
 800a6ce:	6023      	str	r3, [r4, #0]
 800a6d0:	f7f7 fcf1 	bl	80020b6 <_isatty>
 800a6d4:	1c43      	adds	r3, r0, #1
 800a6d6:	d102      	bne.n	800a6de <_isatty_r+0x1a>
 800a6d8:	6823      	ldr	r3, [r4, #0]
 800a6da:	b103      	cbz	r3, 800a6de <_isatty_r+0x1a>
 800a6dc:	602b      	str	r3, [r5, #0]
 800a6de:	bd38      	pop	{r3, r4, r5, pc}
 800a6e0:	20000bd8 	.word	0x20000bd8

0800a6e4 <_lseek_r>:
 800a6e4:	b538      	push	{r3, r4, r5, lr}
 800a6e6:	4c07      	ldr	r4, [pc, #28]	; (800a704 <_lseek_r+0x20>)
 800a6e8:	4605      	mov	r5, r0
 800a6ea:	4608      	mov	r0, r1
 800a6ec:	4611      	mov	r1, r2
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	6022      	str	r2, [r4, #0]
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	f7f7 fcea 	bl	80020cc <_lseek>
 800a6f8:	1c43      	adds	r3, r0, #1
 800a6fa:	d102      	bne.n	800a702 <_lseek_r+0x1e>
 800a6fc:	6823      	ldr	r3, [r4, #0]
 800a6fe:	b103      	cbz	r3, 800a702 <_lseek_r+0x1e>
 800a700:	602b      	str	r3, [r5, #0]
 800a702:	bd38      	pop	{r3, r4, r5, pc}
 800a704:	20000bd8 	.word	0x20000bd8

0800a708 <__ascii_mbtowc>:
 800a708:	b082      	sub	sp, #8
 800a70a:	b901      	cbnz	r1, 800a70e <__ascii_mbtowc+0x6>
 800a70c:	a901      	add	r1, sp, #4
 800a70e:	b142      	cbz	r2, 800a722 <__ascii_mbtowc+0x1a>
 800a710:	b14b      	cbz	r3, 800a726 <__ascii_mbtowc+0x1e>
 800a712:	7813      	ldrb	r3, [r2, #0]
 800a714:	600b      	str	r3, [r1, #0]
 800a716:	7812      	ldrb	r2, [r2, #0]
 800a718:	1c10      	adds	r0, r2, #0
 800a71a:	bf18      	it	ne
 800a71c:	2001      	movne	r0, #1
 800a71e:	b002      	add	sp, #8
 800a720:	4770      	bx	lr
 800a722:	4610      	mov	r0, r2
 800a724:	e7fb      	b.n	800a71e <__ascii_mbtowc+0x16>
 800a726:	f06f 0001 	mvn.w	r0, #1
 800a72a:	e7f8      	b.n	800a71e <__ascii_mbtowc+0x16>

0800a72c <memmove>:
 800a72c:	4288      	cmp	r0, r1
 800a72e:	b510      	push	{r4, lr}
 800a730:	eb01 0302 	add.w	r3, r1, r2
 800a734:	d807      	bhi.n	800a746 <memmove+0x1a>
 800a736:	1e42      	subs	r2, r0, #1
 800a738:	4299      	cmp	r1, r3
 800a73a:	d00a      	beq.n	800a752 <memmove+0x26>
 800a73c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a740:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a744:	e7f8      	b.n	800a738 <memmove+0xc>
 800a746:	4283      	cmp	r3, r0
 800a748:	d9f5      	bls.n	800a736 <memmove+0xa>
 800a74a:	1881      	adds	r1, r0, r2
 800a74c:	1ad2      	subs	r2, r2, r3
 800a74e:	42d3      	cmn	r3, r2
 800a750:	d100      	bne.n	800a754 <memmove+0x28>
 800a752:	bd10      	pop	{r4, pc}
 800a754:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a758:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a75c:	e7f7      	b.n	800a74e <memmove+0x22>

0800a75e <__malloc_lock>:
 800a75e:	4770      	bx	lr

0800a760 <__malloc_unlock>:
 800a760:	4770      	bx	lr

0800a762 <_realloc_r>:
 800a762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a764:	4607      	mov	r7, r0
 800a766:	4614      	mov	r4, r2
 800a768:	460e      	mov	r6, r1
 800a76a:	b921      	cbnz	r1, 800a776 <_realloc_r+0x14>
 800a76c:	4611      	mov	r1, r2
 800a76e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a772:	f7ff bc33 	b.w	8009fdc <_malloc_r>
 800a776:	b922      	cbnz	r2, 800a782 <_realloc_r+0x20>
 800a778:	f7ff fbe2 	bl	8009f40 <_free_r>
 800a77c:	4625      	mov	r5, r4
 800a77e:	4628      	mov	r0, r5
 800a780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a782:	f000 f834 	bl	800a7ee <_malloc_usable_size_r>
 800a786:	42a0      	cmp	r0, r4
 800a788:	d20f      	bcs.n	800a7aa <_realloc_r+0x48>
 800a78a:	4621      	mov	r1, r4
 800a78c:	4638      	mov	r0, r7
 800a78e:	f7ff fc25 	bl	8009fdc <_malloc_r>
 800a792:	4605      	mov	r5, r0
 800a794:	2800      	cmp	r0, #0
 800a796:	d0f2      	beq.n	800a77e <_realloc_r+0x1c>
 800a798:	4631      	mov	r1, r6
 800a79a:	4622      	mov	r2, r4
 800a79c:	f7ff f8dc 	bl	8009958 <memcpy>
 800a7a0:	4631      	mov	r1, r6
 800a7a2:	4638      	mov	r0, r7
 800a7a4:	f7ff fbcc 	bl	8009f40 <_free_r>
 800a7a8:	e7e9      	b.n	800a77e <_realloc_r+0x1c>
 800a7aa:	4635      	mov	r5, r6
 800a7ac:	e7e7      	b.n	800a77e <_realloc_r+0x1c>
	...

0800a7b0 <_read_r>:
 800a7b0:	b538      	push	{r3, r4, r5, lr}
 800a7b2:	4c07      	ldr	r4, [pc, #28]	; (800a7d0 <_read_r+0x20>)
 800a7b4:	4605      	mov	r5, r0
 800a7b6:	4608      	mov	r0, r1
 800a7b8:	4611      	mov	r1, r2
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	6022      	str	r2, [r4, #0]
 800a7be:	461a      	mov	r2, r3
 800a7c0:	f7f7 fc24 	bl	800200c <_read>
 800a7c4:	1c43      	adds	r3, r0, #1
 800a7c6:	d102      	bne.n	800a7ce <_read_r+0x1e>
 800a7c8:	6823      	ldr	r3, [r4, #0]
 800a7ca:	b103      	cbz	r3, 800a7ce <_read_r+0x1e>
 800a7cc:	602b      	str	r3, [r5, #0]
 800a7ce:	bd38      	pop	{r3, r4, r5, pc}
 800a7d0:	20000bd8 	.word	0x20000bd8

0800a7d4 <__ascii_wctomb>:
 800a7d4:	b149      	cbz	r1, 800a7ea <__ascii_wctomb+0x16>
 800a7d6:	2aff      	cmp	r2, #255	; 0xff
 800a7d8:	bf85      	ittet	hi
 800a7da:	238a      	movhi	r3, #138	; 0x8a
 800a7dc:	6003      	strhi	r3, [r0, #0]
 800a7de:	700a      	strbls	r2, [r1, #0]
 800a7e0:	f04f 30ff 	movhi.w	r0, #4294967295
 800a7e4:	bf98      	it	ls
 800a7e6:	2001      	movls	r0, #1
 800a7e8:	4770      	bx	lr
 800a7ea:	4608      	mov	r0, r1
 800a7ec:	4770      	bx	lr

0800a7ee <_malloc_usable_size_r>:
 800a7ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7f2:	1f18      	subs	r0, r3, #4
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	bfbc      	itt	lt
 800a7f8:	580b      	ldrlt	r3, [r1, r0]
 800a7fa:	18c0      	addlt	r0, r0, r3
 800a7fc:	4770      	bx	lr
	...

0800a800 <_init>:
 800a800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a802:	bf00      	nop
 800a804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a806:	bc08      	pop	{r3}
 800a808:	469e      	mov	lr, r3
 800a80a:	4770      	bx	lr

0800a80c <_fini>:
 800a80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a80e:	bf00      	nop
 800a810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a812:	bc08      	pop	{r3}
 800a814:	469e      	mov	lr, r3
 800a816:	4770      	bx	lr
