Running: /media/ds123f15/36BE19BDBE197719/AAAProjects/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ds123f15/Documents/organization/Xilinx_Projects/ask1_1/ALU_TB_isim_beh.exe -prj /home/ds123f15/Documents/organization/Xilinx_Projects/ask1_1/ALU_TB_beh.prj ALU_TB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "/home/ds123f15/Documents/organization/Xilinx_Projects/ask1_1/ALU.vhd" into library work
Parsing VHDL file "/home/ds123f15/Documents/organization/Xilinx_Projects/ask1_1/ALU_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84988 KB
Fuse CPU Usage: 820 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture testbench of entity alu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/ds123f15/Documents/organization/Xilinx_Projects/ask1_1/ALU_TB_isim_beh.exe
Fuse Memory Usage: 1705864 KB
Fuse CPU Usage: 870 ms
GCC CPU Usage: 1020 ms
