[{"DBLP title": "Modeling and mitigating NBTI in nanoscale circuits.", "DBLP authors": ["Seyab Khan", "Said Hamdioui"], "year": 2011, "MAG papers": [{"PaperId": 2165130438, "PaperTitle": "modeling and mitigating nbti in nanoscale circuits", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Investigation of multi cell upset in sequential logic and validity of redundancy technique.", "DBLP authors": ["Taiki Uemura", "Takashi Kato", "Hideya Matsuyama", "Keiji Takahisa", "Mitsuhiro Fukuda", "Kichiji Hatanaka"], "year": 2011, "MAG papers": [{"PaperId": 2153717655, "PaperTitle": "investigation of multi cell upset in sequential logic and validity of redundancy technique", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["fujitsu", "osaka university", "fujitsu", "osaka university", "osaka university", "fujitsu"]}], "source": "ES"}, {"DBLP title": "High-level synthesis for multi-cycle transient fault tolerant datapaths.", "DBLP authors": ["Tomoo Inoue", "Hayato Henmi", "Yuki Yoshikawa", "Hideyuki Ichihara"], "year": 2011, "MAG papers": [{"PaperId": 2166008281, "PaperTitle": "high level synthesis for multi cycle transient fault tolerant datapaths", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["hiroshima city university", "hiroshima city university", "hiroshima city university", "hiroshima city university"]}], "source": "ES"}, {"DBLP title": "An intellectual property core to detect task schedulling-related faults in RTOS-based embedded systems.", "DBLP authors": ["Dhiego Silva", "Let\u00edcia Maria Veiras Bolzani", "Fabian Vargas"], "year": 2011, "MAG papers": [{"PaperId": 2115088835, "PaperTitle": "an intellectual property core to detect task schedulling related faults in rtos based embedded systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["the catholic university of america", "the catholic university of america", "the catholic university of america"]}], "source": "ES"}, {"DBLP title": "RVC-based time-predictable faulty caches for safety-critical systems.", "DBLP authors": ["Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla", "Mateo Valero", "Yanos Sazeides"], "year": 2011, "MAG papers": [{"PaperId": 2156631019, "PaperTitle": "rvc based time predictable faulty caches for safety critical systems", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "university of cyprus", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Towards functional-safe timing-dependable real-time architectures.", "DBLP authors": ["Marco Paolieri", "Riccardo Mariani"], "year": 2011, "MAG papers": [{"PaperId": 2105259174, "PaperTitle": "towards functional safe timing dependable real time architectures", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["barcelona supercomputing center", null]}], "source": "ES"}, {"DBLP title": "Matrix control-flow algorithm-based fault tolerance.", "DBLP authors": ["Ronaldo Rodrigues Ferreira", "\u00c1lvaro Freitas Moreira", "Luigi Carro"], "year": 2011, "MAG papers": [{"PaperId": 2136929486, "PaperTitle": "matrix control flow algorithm based fault tolerance", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "Selective fault tolerance for finite state machines.", "DBLP authors": ["Michael Augustin", "Michael G\u00f6ssel", "Rolf Kraemer"], "year": 2011, "MAG papers": [{"PaperId": 2137700671, "PaperTitle": "selective fault tolerance for finite state machines", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "university of potsdam", null]}], "source": "ES"}, {"DBLP title": "A new IP core for fast error detection and fault tolerance in COTS-based solid state mass memories.", "DBLP authors": ["Enrico Costenaro", "Massimo Violante", "Dan Alexandrescu"], "year": 2011, "MAG papers": [{"PaperId": 2144493763, "PaperTitle": "a new ip core for fast error detection and fault tolerance in cots based solid state mass memories", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Variability-aware task mapping strategies for many-cores processor chips.", "DBLP authors": ["Fabien Chaix", "Gilles Bizot", "Michael Nicolaidis", "Nacer-Eddine Zergainoh"], "year": 2011, "MAG papers": [{"PaperId": 2168433060, "PaperTitle": "variability aware task mapping strategies for many cores processor chips", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of grenoble", "university of grenoble", "university of grenoble", "university of grenoble"]}], "source": "ES"}, {"DBLP title": "On graceful degradation of microprocessors in presence of faults via resource banking.", "DBLP authors": ["Rance Rodrigues", "Sandip Kundu"], "year": 2011, "MAG papers": [{"PaperId": 2149376789, "PaperTitle": "on graceful degradation of microprocessors in presence of faults via resource banking", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "On graceful degradation of chip multiprocessors in presence of faults via flexible pooling of critical execution units.", "DBLP authors": ["Rance Rodrigues", "Sandip Kundu"], "year": 2011, "MAG papers": [{"PaperId": 2107327601, "PaperTitle": "on graceful degradation of chip multiprocessors in presence of faults via flexible pooling of critical execution units", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "A multi-objective optimization for memory BIST sharing using a genetic algorithm.", "DBLP authors": ["Lilia Zaourar", "Yann Kieffer", "Arnaud Wenzel"], "year": 2011, "MAG papers": [{"PaperId": 2140380855, "PaperTitle": "a multi objective optimization for memory bist sharing using a genetic algorithm", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Memory BIST with address programmability.", "DBLP authors": ["Aymen Fradi", "Michael Nicolaidis", "Lorena Anghel"], "year": 2011, "MAG papers": [{"PaperId": 2150057069, "PaperTitle": "memory bist with address programmability", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", null]}], "source": "ES"}, {"DBLP title": "Generic BIST architecture for testing of content addressable memories.", "DBLP authors": ["H. Grigoryan", "Gurgen Harutunyan", "Samvel K. Shoukourian", "Valery A. Vardanian", "Yervant Zorian"], "year": 2011, "MAG papers": [{"PaperId": 2162736794, "PaperTitle": "generic bist architecture for testing of content addressable memories", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["synopsys", "synopsys", "synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "A reliable fault classifier for dependable systems on SRAM-based FPGAs.", "DBLP authors": ["Cristiana Bolchini", "Chiara Sandionigi", "Luca Fossati", "David Merodio Codinachs"], "year": 2011, "MAG papers": [{"PaperId": 2147360973, "PaperTitle": "a reliable fault classifier for dependable systems on sram based fpgas", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["european space agency", "polytechnic university of milan", "european space agency", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "An approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities.", "DBLP authors": ["Josep Torras Flaquer", "Jean-Marc Daveau", "Lirida A. B. Naviner", "Philippe Roche"], "year": 2011, "MAG papers": [{"PaperId": 2142395375, "PaperTitle": "an approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, "telecom paristech", null]}], "source": "ES"}, {"DBLP title": "Estimation of component criticality in early design steps.", "DBLP authors": ["Matthias Sauer", "Alejandro Czutro", "Ilia Polian", "Bernd Becker"], "year": 2011, "MAG papers": [{"PaperId": 2159564843, "PaperTitle": "estimation of component criticality in early design steps", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of freiburg", "university of freiburg", "university of passau", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "New reliability mechanisms in memory design for sub-22nm technologies.", "DBLP authors": ["Nivard Aymerich", "A. Asenov", "Andrew R. Brown", "Ramon Canal", "B. Cheng", "Joan Figueras", "Antonio Gonz\u00e1lez", "Enric Herrero", "S. Markov", "Miguel Miranda", "Peyman Pouyan", "Tanaus\u00fa Ram\u00edrez", "Antonio Rubio", "Elena I. Vatajelu", "Xavier Vera", "X. Wang", "Paul Zuber"], "year": 2011, "MAG papers": [{"PaperId": 2144496406, "PaperTitle": "new reliability mechanisms in memory design for sub 22nm technologies", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "intel", "university of glasgow", "intel", "university of glasgow", "intel", "university of glasgow", "intel", "university of glasgow", "polytechnic university of catalonia", "polytechnic university of catalonia", "university of glasgow", "katholieke universiteit leuven", "katholieke universiteit leuven", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "A BIST scheme for testing and repair of multi-mode power switches.", "DBLP authors": ["Zhaobo Zhang", "Xrysovalantis Kavousianos", "Yiorgos Tsiatouhas", "Krishnendu Chakrabarty"], "year": 2011, "MAG papers": [{"PaperId": 2100937788, "PaperTitle": "a bist scheme for testing and repair of multi mode power switches", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of ioannina", "duke university", "duke university", "university of ioannina"]}], "source": "ES"}, {"DBLP title": "Internal model control for a self-tuning Delay-Locked Loop in UWB communication systems.", "DBLP authors": ["Rshdee Alhakim", "Emmanuel Simeu", "Kosai Raoof"], "year": 2011, "MAG papers": [{"PaperId": 2161411092, "PaperTitle": "internal model control for a self tuning delay locked loop in uwb communication systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of grenoble", "university of grenoble", "university of grenoble"]}], "source": "ES"}, {"DBLP title": "Real time cross-layer adaptation for minimum energy wireless image transport using bit error rate control.", "DBLP authors": ["Jayaram Natarajan", "Shreyas Sen", "Abhijit Chatterjee"], "year": 2011, "MAG papers": [{"PaperId": 2096021790, "PaperTitle": "real time cross layer adaptation for minimum energy wireless image transport using bit error rate control", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Countermeasures against fault attacks: The good, the bad, and the ugly.", "DBLP authors": ["Paolo Maistri"], "year": 2011, "MAG papers": [{"PaperId": 2102665664, "PaperTitle": "countermeasures against fault attacks the good the bad and the ugly", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "A novel radiation tolerant SRAM design based on synergetic functional component separation for nanoscale CMOS.", "DBLP authors": ["Yuriy Shiyanovskii", "Aravind Rajendran", "Christos A. Papachristou"], "year": 2011, "MAG papers": [{"PaperId": 2003629322, "PaperTitle": "a novel radiation tolerant sram design based on synergetic functional component separation for nanoscale cmos", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["case western reserve university", "case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "Noise margin, critical charge and power-delay tradeoffs for SRAM design.", "DBLP authors": ["Aravind Rajendran", "Yuriy Shiyanovskii", "Frank Wolff", "Christos A. Papachristou"], "year": 2011, "MAG papers": [{"PaperId": 2164440002, "PaperTitle": "noise margin critical charge and power delay tradeoffs for sram design", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["case western reserve university", "case western reserve university", "case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "Multiple-bit-upset and single-bit-upset resilient 8T SRAM bitcell layout with divided wordline structure.", "DBLP authors": ["Shusuke Yoshimoto", "Takuro Amashita", "D. Kozuwa", "Taiga Takata", "Masayoshi Yoshimura", "Yusuke Matsunaga", "Hiroto Yasuura", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2011, "MAG papers": [{"PaperId": 2738785111, "PaperTitle": "multiple bit upset and single bit upset resilient 8t sram bitcell layout with divided wordline structure", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null]}, {"PaperId": 2104447481, "PaperTitle": "multiple bit upset and single bit upset resilient 8t sram bitcell layout with divided wordline structure", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["kyushu university", "kobe university", "kobe university", "kyushu university", "kyushu university", null, "kyushu university", null, "kobe university"]}], "source": "ES"}, {"DBLP title": "Error correction encoding for multi-threshold capture mechanism.", "DBLP authors": ["Kedar Karmarkar", "Spyros Tragoudas"], "year": 2011, "MAG papers": [{"PaperId": 2142806061, "PaperTitle": "error correction encoding for multi threshold capture mechanism", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "Reduced overhead soft error mitigation using error control coding techniques.", "DBLP authors": ["V. Prasanth", "Virendra Singh", "Rubin A. Parekhji"], "year": 2011, "MAG papers": [{"PaperId": 2141072664, "PaperTitle": "reduced overhead soft error mitigation using error control coding techniques", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of science", "indian institute of science", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Soft error correction in embedded storage elements.", "DBLP authors": ["Michael E. Imhof", "Hans-Joachim Wunderlich"], "year": 2011, "MAG papers": [{"PaperId": 2149051075, "PaperTitle": "soft error correction in embedded storage elements", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of stuttgart", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "An FPGA-based framework for run-time injection and analysis of soft errors in microprocessors.", "DBLP authors": ["Matthias Sauer", "Victor Tomashevich", "J\u00f6rg M\u00fcller", "Matthew D. T. Lewis", "Andreas Spilla", "Ilia Polian", "Bernd Becker", "Wolfram Burgard"], "year": 2011, "MAG papers": [{"PaperId": 2136817648, "PaperTitle": "an fpga based framework for run time injection and analysis of soft errors in microprocessors", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of passau", null, null, null, null, null, "university of passau", null]}], "source": "ES"}, {"DBLP title": "An on-line memory state validation using shadow memory cloning.", "DBLP authors": ["Mikhail Baklashov"], "year": 2011, "MAG papers": [{"PaperId": 2105752266, "PaperTitle": "an on line memory state validation using shadow memory cloning", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["intel"]}], "source": "ES"}, {"DBLP title": "Generalized parity-check matrices for SEC-DED codes with fixed parity.", "DBLP authors": ["Valentin Gherman", "Samuel Evain", "Nathaniel Seymour", "Yannick Bonhomme"], "year": 2011, "MAG papers": [{"PaperId": 2108890712, "PaperTitle": "generalized parity check matrices for sec ded codes with fixed parity", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "ICT: Interface software for the characterization and test of mixed-signal power cores.", "DBLP authors": ["Jorge O. M. Esteves", "Tiago H. Moita", "Carlos B. Almeida", "Marcelino B. Santos"], "year": 2011, "MAG papers": [{"PaperId": 2112908085, "PaperTitle": "ict interface software for the characterization and test of mixed signal power cores", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["inesc id", "inesc id", "inesc id", "inesc id"]}], "source": "ES"}, {"DBLP title": "Self-checking test circuits for latches and flip-flops.", "DBLP authors": ["Renato P. Ribas", "Yuyang Sun", "Andr\u00e9 In\u00e1cio Reis", "Andr\u00e9 Ivanov"], "year": 2011, "MAG papers": [{"PaperId": 2129524503, "PaperTitle": "self checking test circuits for latches and flip flops", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of british columbia", "university of british columbia", "universidade federal do rio grande do sul", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Software-based control flow error detection and correction using branch triplication.", "DBLP authors": ["Nahid Farhady Ghalaty", "Mahdi Fazeli", "Hossein Izadi Rad", "Seyed Ghassem Miremadi"], "year": 2011, "MAG papers": [{"PaperId": 2144798687, "PaperTitle": "software based control flow error detection and correction using branch triplication", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "Variations of fault manifestation during Burn-In - A case study on industrial SRAM test results.", "DBLP authors": ["Michael Linder", "Alfred Eder", "Klaus Oberl\u00e4nder", "Martin Huch"], "year": 2011, "MAG papers": [{"PaperId": 2117191888, "PaperTitle": "variations of fault manifestation during burn in a case study on industrial sram test results", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["infineon technologies", "infineon technologies", "augsburg college", "augsburg college"]}], "source": "ES"}, {"DBLP title": "A side channel attack countermeasure using system-on-chip power profile scrambling.", "DBLP authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Josef Haid"], "year": 2011, "MAG papers": [{"PaperId": 2106846903, "PaperTitle": "a side channel attack countermeasure using system on chip power profile scrambling", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["graz university of technology", "graz university of technology", "graz university of technology", "graz university of technology", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "AKARI-X: A pseudorandom number generator for secure lightweight systems.", "DBLP authors": ["Honorio Mart\u00edn", "Enrique San Mill\u00e1n", "Luis Entrena", "Julio C\u00e9sar Hern\u00e1ndez Castro", "Pedro Peris-Lopez"], "year": 2011, "MAG papers": [{"PaperId": 2143074761, "PaperTitle": "akari x a pseudorandom number generator for secure lightweight systems", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["delft university of technology", "instituto de salud carlos iii", "instituto de salud carlos iii", "university of portsmouth", "instituto de salud carlos iii"]}], "source": "ES"}, {"DBLP title": "Algebraic manipulation detection codes and their applications for design of secure cryptographic devices.", "DBLP authors": ["Zhen Wang", "Mark G. Karpovsky"], "year": 2011, "MAG papers": [{"PaperId": 2147586717, "PaperTitle": "algebraic manipulation detection codes and their applications for design of secure cryptographic devices", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Towards improved survivability in safety-critical systems.", "DBLP authors": ["Jaume Abella", "Francisco J. Cazorla", "Eduardo Qui\u00f1ones", "Arnaud Grasset", "Sami Yehia", "Philippe Bonnot", "Dimitris Gizopoulos", "Riccardo Mariani", "Guillem Bernat"], "year": 2011, "MAG papers": [{"PaperId": 2146949636, "PaperTitle": "towards improved survivability in safety critical systems", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["national and kapodistrian university of athens", null, "barcelona supercomputing center", "barcelona supercomputing center", null, null, "barcelona supercomputing center", null, null]}], "source": "ES"}, {"DBLP title": "A robust algorithm for pessimistic analysis of logic masking effects in combinational circuits.", "DBLP authors": ["Taiga Takata", "Yusuke Matsunaga"], "year": 2011, "MAG papers": [{"PaperId": 2134079021, "PaperTitle": "a robust algorithm for pessimistic analysis of logic masking effects in combinational circuits", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["kyushu university", "kyushu university"]}], "source": "ES"}, {"DBLP title": "An analytical model for the calculation of the Expected Miss Ratio in faulty caches.", "DBLP authors": ["Daniel S\u00e1nchez", "Yiannakis Sazeides", "Juan L. Arag\u00f3n", "Jos\u00e9 M. Garc\u00eda"], "year": 2011, "MAG papers": [{"PaperId": 2070347956, "PaperTitle": "an analytical model for the calculation of the expected miss ratio in faulty caches", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of murcia", "university of murcia", "university of murcia", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "Evaluation techniques for on-line testing of robust systems based on critical tasks distribution.", "DBLP authors": ["Anna Vaskova", "Celia L\u00f3pez-Ongil", "Mario Garc\u00eda-Valderas", "Marta Portela-Garc\u00eda", "Luis Entrena"], "year": 2011, "MAG papers": [{"PaperId": 2167412132, "PaperTitle": "evaluation techniques for on line testing of robust systems based on critical tasks distribution", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["charles iii university of madrid", "charles iii university of madrid", "charles iii university of madrid", "charles iii university of madrid", "charles iii university of madrid"]}], "source": "ES"}, {"DBLP title": "Unidirectional error detection, localization and correction for DRAMs: Application to on-line DRAM repair strategies.", "DBLP authors": ["Madalin Neagu", "Liviu Miclea", "Joan Figueras"], "year": 2011, "MAG papers": [{"PaperId": 2121336511, "PaperTitle": "unidirectional error detection localization and correction for drams application to on line dram repair strategies", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["technical university of cluj napoca", "polytechnic university of catalonia", "technical university of cluj napoca"]}], "source": "ES"}, {"DBLP title": "An effective methodology for on-line testing of embedded microprocessors.", "DBLP authors": ["Paolo Bernardi", "Lyl M. Ciganda", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2011, "MAG papers": [{"PaperId": 2123880708, "PaperTitle": "an effective methodology for on line testing of embedded microprocessors", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Fail-safety in core-based system design.", "DBLP authors": ["Rafal Baranowski", "Hans-Joachim Wunderlich"], "year": 2011, "MAG papers": [{"PaperId": 2117515535, "PaperTitle": "fail safety in core based system design", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of stuttgart", "university of stuttgart"]}], "source": "ES"}]